

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2'
================================================================
* Date:           Thu Oct 30 18:13:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +-------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      46|     294|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln319_1_fu_416_p2      |         +|   0|  0|  22|          15|           1|
    |add_ln319_fu_461_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln320_1_fu_428_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln320_fu_516_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln321_fu_595_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln322_1_fu_547_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln322_fu_493_p2        |         +|   0|  0|  17|          11|          11|
    |and_ln319_fu_510_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln319_fu_410_p2       |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln320_fu_422_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln321_fu_504_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln320_fu_522_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln319_1_fu_474_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln319_fu_467_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln320_1_fu_535_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln320_2_fu_434_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln320_fu_527_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln319_fu_499_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 204|         104|          78|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten29_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |conv1_to_conv2_blk_n                    |   9|          2|    1|          2|
    |feat_fu_144                             |   9|          2|    7|         14|
    |i_fu_136                                |   9|          2|    5|         10|
    |indvar_flatten29_fu_148                 |   9|          2|   15|         30|
    |indvar_flatten_fu_140                   |   9|          2|   10|         20|
    |j_fu_132                                |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   70|        140|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |feat_fu_144              |   7|   0|    7|          0|
    |i_fu_136                 |   5|   0|    5|          0|
    |icmp_ln320_reg_654       |   1|   0|    1|          0|
    |indvar_flatten29_fu_148  |  15|   0|   15|          0|
    |indvar_flatten_fu_140    |  10|   0|   10|          0|
    |j_fu_132                 |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2|  return value|
|conv1_to_conv2_dout            |   in|   32|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_num_data_valid  |   in|   10|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_fifo_cap        |   in|   10|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_empty_n         |   in|    1|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|conv1_to_conv2_read            |  out|    1|     ap_fifo|                                                      conv1_to_conv2|       pointer|
|input_tile_address0            |  out|   11|   ap_memory|                                                          input_tile|         array|
|input_tile_ce0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_we0                 |  out|    1|   ap_memory|                                                          input_tile|         array|
|input_tile_d0                  |  out|   32|   ap_memory|                                                          input_tile|         array|
|input_tile_1_address0          |  out|   11|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_ce0               |  out|    1|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_we0               |  out|    1|   ap_memory|                                                        input_tile_1|         array|
|input_tile_1_d0                |  out|   32|   ap_memory|                                                        input_tile_1|         array|
|input_tile_2_address0          |  out|   11|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_ce0               |  out|    1|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_we0               |  out|    1|   ap_memory|                                                        input_tile_2|         array|
|input_tile_2_d0                |  out|   32|   ap_memory|                                                        input_tile_2|         array|
|input_tile_3_address0          |  out|   11|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_ce0               |  out|    1|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_we0               |  out|    1|   ap_memory|                                                        input_tile_3|         array|
|input_tile_3_d0                |  out|   32|   ap_memory|                                                        input_tile_3|         array|
|input_tile_4_address0          |  out|   11|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_ce0               |  out|    1|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_we0               |  out|    1|   ap_memory|                                                        input_tile_4|         array|
|input_tile_4_d0                |  out|   32|   ap_memory|                                                        input_tile_4|         array|
|input_tile_5_address0          |  out|   11|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_ce0               |  out|    1|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_we0               |  out|    1|   ap_memory|                                                        input_tile_5|         array|
|input_tile_5_d0                |  out|   32|   ap_memory|                                                        input_tile_5|         array|
|input_tile_6_address0          |  out|   11|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_ce0               |  out|    1|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_we0               |  out|    1|   ap_memory|                                                        input_tile_6|         array|
|input_tile_6_d0                |  out|   32|   ap_memory|                                                        input_tile_6|         array|
|input_tile_7_address0          |  out|   11|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_ce0               |  out|    1|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_we0               |  out|    1|   ap_memory|                                                        input_tile_7|         array|
|input_tile_7_d0                |  out|   32|   ap_memory|                                                        input_tile_7|         array|
|input_tile_8_address0          |  out|   11|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_ce0               |  out|    1|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_we0               |  out|    1|   ap_memory|                                                        input_tile_8|         array|
|input_tile_8_d0                |  out|   32|   ap_memory|                                                        input_tile_8|         array|
|input_tile_9_address0          |  out|   11|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_ce0               |  out|    1|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_we0               |  out|    1|   ap_memory|                                                        input_tile_9|         array|
|input_tile_9_d0                |  out|   32|   ap_memory|                                                        input_tile_9|         array|
|input_tile_10_address0         |  out|   11|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_ce0              |  out|    1|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_we0              |  out|    1|   ap_memory|                                                       input_tile_10|         array|
|input_tile_10_d0               |  out|   32|   ap_memory|                                                       input_tile_10|         array|
|input_tile_11_address0         |  out|   11|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_ce0              |  out|    1|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_we0              |  out|    1|   ap_memory|                                                       input_tile_11|         array|
|input_tile_11_d0               |  out|   32|   ap_memory|                                                       input_tile_11|         array|
|input_tile_12_address0         |  out|   11|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_ce0              |  out|    1|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_we0              |  out|    1|   ap_memory|                                                       input_tile_12|         array|
|input_tile_12_d0               |  out|   32|   ap_memory|                                                       input_tile_12|         array|
|input_tile_13_address0         |  out|   11|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_ce0              |  out|    1|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_we0              |  out|    1|   ap_memory|                                                       input_tile_13|         array|
|input_tile_13_d0               |  out|   32|   ap_memory|                                                       input_tile_13|         array|
|input_tile_14_address0         |  out|   11|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_ce0              |  out|    1|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_we0              |  out|    1|   ap_memory|                                                       input_tile_14|         array|
|input_tile_14_d0               |  out|   32|   ap_memory|                                                       input_tile_14|         array|
|input_tile_15_address0         |  out|   11|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_ce0              |  out|    1|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_we0              |  out|    1|   ap_memory|                                                       input_tile_15|         array|
|input_tile_15_d0               |  out|   32|   ap_memory|                                                       input_tile_15|         array|
|input_tile_16_address0         |  out|   11|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_ce0              |  out|    1|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_we0              |  out|    1|   ap_memory|                                                       input_tile_16|         array|
|input_tile_16_d0               |  out|   32|   ap_memory|                                                       input_tile_16|         array|
+-------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_to_conv2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_151, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten29"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %feat"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/srcnn.cpp:320]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i15 %indvar_flatten29" [src/srcnn.cpp:319]   --->   Operation 19 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%icmp_ln319 = icmp_eq  i15 %indvar_flatten29_load, i15 18496" [src/srcnn.cpp:319]   --->   Operation 21 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%add_ln319_1 = add i15 %indvar_flatten29_load, i15 1" [src/srcnn.cpp:319]   --->   Operation 22 'add' 'add_ln319_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %for.inc16, void %for.inc41.preheader.exitStub" [src/srcnn.cpp:319]   --->   Operation 23 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%icmp_ln320 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/srcnn.cpp:320]   --->   Operation 24 'icmp' 'icmp_ln320' <Predicate = (!icmp_ln319)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%add_ln320_1 = add i10 %indvar_flatten_load, i10 1" [src/srcnn.cpp:320]   --->   Operation 25 'add' 'add_ln320_1' <Predicate = (!icmp_ln319)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%select_ln320_2 = select i1 %icmp_ln320, i10 1, i10 %add_ln320_1" [src/srcnn.cpp:320]   --->   Operation 26 'select' 'select_ln320_2' <Predicate = (!icmp_ln319)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln321 = store i15 %add_ln319_1, i15 %indvar_flatten29" [src/srcnn.cpp:321]   --->   Operation 27 'store' 'store_ln321' <Predicate = (!icmp_ln319)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln321 = store i10 %select_ln320_2, i10 %indvar_flatten" [src/srcnn.cpp:321]   --->   Operation 28 'store' 'store_ln321' <Predicate = (!icmp_ln319)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln319)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.20>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:321]   --->   Operation 29 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [src/srcnn.cpp:319]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln320)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%feat_load = load i7 %feat" [src/srcnn.cpp:319]   --->   Operation 31 'load' 'feat_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln319 = add i7 %feat_load, i7 1" [src/srcnn.cpp:319]   --->   Operation 32 'add' 'add_ln319' <Predicate = (icmp_ln320)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln319 = select i1 %icmp_ln320, i5 0, i5 %i_load" [src/srcnn.cpp:319]   --->   Operation 35 'select' 'select_ln319' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.36ns)   --->   "%select_ln319_1 = select i1 %icmp_ln320, i7 %add_ln319, i7 %feat_load" [src/srcnn.cpp:319]   --->   Operation 36 'select' 'select_ln319_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i7 %select_ln319_1" [src/srcnn.cpp:322]   --->   Operation 37 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln319_1, i4 0" [src/srcnn.cpp:322]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln322 = add i11 %tmp_s, i11 %zext_ln322" [src/srcnn.cpp:322]   --->   Operation 39 'add' 'add_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln319)   --->   "%xor_ln319 = xor i1 %icmp_ln320, i1 1" [src/srcnn.cpp:319]   --->   Operation 41 'xor' 'xor_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln321 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:321]   --->   Operation 42 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln319 = and i1 %icmp_ln321, i1 %xor_ln319" [src/srcnn.cpp:319]   --->   Operation 43 'and' 'and_ln319' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%add_ln320 = add i5 %select_ln319, i5 1" [src/srcnn.cpp:320]   --->   Operation 44 'add' 'add_ln320' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln320)   --->   "%or_ln320 = or i1 %and_ln319, i1 %icmp_ln320" [src/srcnn.cpp:320]   --->   Operation 46 'or' 'or_ln320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln320 = select i1 %or_ln320, i5 0, i5 %j_load" [src/srcnn.cpp:320]   --->   Operation 47 'select' 'select_ln320' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.41ns)   --->   "%select_ln320_1 = select i1 %and_ln319, i5 %add_ln320, i5 %select_ln319" [src/srcnn.cpp:320]   --->   Operation 48 'select' 'select_ln320_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln322_1 = zext i5 %select_ln320_1" [src/srcnn.cpp:322]   --->   Operation 49 'zext' 'zext_ln322_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln322_1 = add i11 %add_ln322, i11 %zext_ln322_1" [src/srcnn.cpp:322]   --->   Operation 50 'add' 'add_ln322_1' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln322_2 = zext i11 %add_ln322_1" [src/srcnn.cpp:322]   --->   Operation 51 'zext' 'zext_ln322_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 52 'getelementptr' 'input_tile_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%input_tile_1_addr = getelementptr i32 %input_tile_1, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 53 'getelementptr' 'input_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%input_tile_2_addr = getelementptr i32 %input_tile_2, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 54 'getelementptr' 'input_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%input_tile_3_addr = getelementptr i32 %input_tile_3, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 55 'getelementptr' 'input_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%input_tile_4_addr = getelementptr i32 %input_tile_4, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 56 'getelementptr' 'input_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%input_tile_5_addr = getelementptr i32 %input_tile_5, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 57 'getelementptr' 'input_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%input_tile_6_addr = getelementptr i32 %input_tile_6, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 58 'getelementptr' 'input_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%input_tile_7_addr = getelementptr i32 %input_tile_7, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 59 'getelementptr' 'input_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%input_tile_8_addr = getelementptr i32 %input_tile_8, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 60 'getelementptr' 'input_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%input_tile_9_addr = getelementptr i32 %input_tile_9, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 61 'getelementptr' 'input_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%input_tile_10_addr = getelementptr i32 %input_tile_10, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 62 'getelementptr' 'input_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%input_tile_11_addr = getelementptr i32 %input_tile_11, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 63 'getelementptr' 'input_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%input_tile_12_addr = getelementptr i32 %input_tile_12, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 64 'getelementptr' 'input_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_tile_13_addr = getelementptr i32 %input_tile_13, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 65 'getelementptr' 'input_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%input_tile_14_addr = getelementptr i32 %input_tile_14, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 66 'getelementptr' 'input_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_tile_15_addr = getelementptr i32 %input_tile_15, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 67 'getelementptr' 'input_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%input_tile_16_addr = getelementptr i32 %input_tile_16, i64 0, i64 %zext_ln322_2" [src/srcnn.cpp:322]   --->   Operation 68 'getelementptr' 'input_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_172" [src/srcnn.cpp:321]   --->   Operation 70 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.97ns)   --->   "%conv1_to_conv2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv1_to_conv2" [src/srcnn.cpp:322]   --->   Operation 71 'read' 'conv1_to_conv2_read' <Predicate = true> <Delay = 2.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln322 = bitcast i32 %conv1_to_conv2_read" [src/srcnn.cpp:322]   --->   Operation 72 'bitcast' 'bitcast_ln322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.74ns)   --->   "%switch_ln322 = switch i5 %select_ln320, void %arrayidx1217.case.16, i5 0, void %arrayidx1217.case.0, i5 1, void %arrayidx1217.case.1, i5 2, void %arrayidx1217.case.2, i5 3, void %arrayidx1217.case.3, i5 4, void %arrayidx1217.case.4, i5 5, void %arrayidx1217.case.5, i5 6, void %arrayidx1217.case.6, i5 7, void %arrayidx1217.case.7, i5 8, void %arrayidx1217.case.8, i5 9, void %arrayidx1217.case.9, i5 10, void %arrayidx1217.case.10, i5 11, void %arrayidx1217.case.11, i5 12, void %arrayidx1217.case.12, i5 13, void %arrayidx1217.case.13, i5 14, void %arrayidx1217.case.14, i5 15, void %arrayidx1217.case.15" [src/srcnn.cpp:322]   --->   Operation 73 'switch' 'switch_ln322' <Predicate = true> <Delay = 0.74>
ST_2 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_15_addr" [src/srcnn.cpp:322]   --->   Operation 74 'store' 'store_ln322' <Predicate = (select_ln320 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 75 'br' 'br_ln322' <Predicate = (select_ln320 == 15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_14_addr" [src/srcnn.cpp:322]   --->   Operation 76 'store' 'store_ln322' <Predicate = (select_ln320 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 77 'br' 'br_ln322' <Predicate = (select_ln320 == 14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_13_addr" [src/srcnn.cpp:322]   --->   Operation 78 'store' 'store_ln322' <Predicate = (select_ln320 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 79 'br' 'br_ln322' <Predicate = (select_ln320 == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_12_addr" [src/srcnn.cpp:322]   --->   Operation 80 'store' 'store_ln322' <Predicate = (select_ln320 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 81 'br' 'br_ln322' <Predicate = (select_ln320 == 12)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_11_addr" [src/srcnn.cpp:322]   --->   Operation 82 'store' 'store_ln322' <Predicate = (select_ln320 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 83 'br' 'br_ln322' <Predicate = (select_ln320 == 11)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_10_addr" [src/srcnn.cpp:322]   --->   Operation 84 'store' 'store_ln322' <Predicate = (select_ln320 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 85 'br' 'br_ln322' <Predicate = (select_ln320 == 10)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_9_addr" [src/srcnn.cpp:322]   --->   Operation 86 'store' 'store_ln322' <Predicate = (select_ln320 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 87 'br' 'br_ln322' <Predicate = (select_ln320 == 9)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_8_addr" [src/srcnn.cpp:322]   --->   Operation 88 'store' 'store_ln322' <Predicate = (select_ln320 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 89 'br' 'br_ln322' <Predicate = (select_ln320 == 8)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_7_addr" [src/srcnn.cpp:322]   --->   Operation 90 'store' 'store_ln322' <Predicate = (select_ln320 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 91 'br' 'br_ln322' <Predicate = (select_ln320 == 7)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_6_addr" [src/srcnn.cpp:322]   --->   Operation 92 'store' 'store_ln322' <Predicate = (select_ln320 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 93 'br' 'br_ln322' <Predicate = (select_ln320 == 6)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_5_addr" [src/srcnn.cpp:322]   --->   Operation 94 'store' 'store_ln322' <Predicate = (select_ln320 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 95 'br' 'br_ln322' <Predicate = (select_ln320 == 5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_4_addr" [src/srcnn.cpp:322]   --->   Operation 96 'store' 'store_ln322' <Predicate = (select_ln320 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 97 'br' 'br_ln322' <Predicate = (select_ln320 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_3_addr" [src/srcnn.cpp:322]   --->   Operation 98 'store' 'store_ln322' <Predicate = (select_ln320 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 99 'br' 'br_ln322' <Predicate = (select_ln320 == 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_2_addr" [src/srcnn.cpp:322]   --->   Operation 100 'store' 'store_ln322' <Predicate = (select_ln320 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 101 'br' 'br_ln322' <Predicate = (select_ln320 == 2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_1_addr" [src/srcnn.cpp:322]   --->   Operation 102 'store' 'store_ln322' <Predicate = (select_ln320 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 103 'br' 'br_ln322' <Predicate = (select_ln320 == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_addr" [src/srcnn.cpp:322]   --->   Operation 104 'store' 'store_ln322' <Predicate = (select_ln320 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 105 'br' 'br_ln322' <Predicate = (select_ln320 == 0)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (1.23ns)   --->   "%store_ln322 = store i32 %bitcast_ln322, i11 %input_tile_16_addr" [src/srcnn.cpp:322]   --->   Operation 106 'store' 'store_ln322' <Predicate = (select_ln320 != 0 & select_ln320 != 1 & select_ln320 != 2 & select_ln320 != 3 & select_ln320 != 4 & select_ln320 != 5 & select_ln320 != 6 & select_ln320 != 7 & select_ln320 != 8 & select_ln320 != 9 & select_ln320 != 10 & select_ln320 != 11 & select_ln320 != 12 & select_ln320 != 13 & select_ln320 != 14 & select_ln320 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1088> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln322 = br void %arrayidx1217.exit" [src/srcnn.cpp:322]   --->   Operation 107 'br' 'br_ln322' <Predicate = (select_ln320 != 0 & select_ln320 != 1 & select_ln320 != 2 & select_ln320 != 3 & select_ln320 != 4 & select_ln320 != 5 & select_ln320 != 6 & select_ln320 != 7 & select_ln320 != 8 & select_ln320 != 9 & select_ln320 != 10 & select_ln320 != 11 & select_ln320 != 12 & select_ln320 != 13 & select_ln320 != 14 & select_ln320 != 15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln321 = add i5 %select_ln320, i5 1" [src/srcnn.cpp:321]   --->   Operation 108 'add' 'add_ln321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln321 = store i7 %select_ln319_1, i7 %feat" [src/srcnn.cpp:321]   --->   Operation 109 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln321 = store i5 %select_ln320_1, i5 %i" [src/srcnn.cpp:321]   --->   Operation 110 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln321 = store i5 %add_ln321, i5 %j" [src/srcnn.cpp:321]   --->   Operation 111 'store' 'store_ln321' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln321 = br void %for.inc" [src/srcnn.cpp:321]   --->   Operation 112 'br' 'br_ln321' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_to_conv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011]
i                     (alloca           ) [ 011]
indvar_flatten        (alloca           ) [ 010]
feat                  (alloca           ) [ 011]
indvar_flatten29      (alloca           ) [ 010]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
indvar_flatten29_load (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln319            (icmp             ) [ 010]
add_ln319_1           (add              ) [ 000]
br_ln319              (br               ) [ 000]
icmp_ln320            (icmp             ) [ 011]
add_ln320_1           (add              ) [ 000]
select_ln320_2        (select           ) [ 000]
store_ln321           (store            ) [ 000]
store_ln321           (store            ) [ 000]
j_load                (load             ) [ 000]
i_load                (load             ) [ 000]
feat_load             (load             ) [ 000]
add_ln319             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
select_ln319          (select           ) [ 000]
select_ln319_1        (select           ) [ 000]
zext_ln322            (zext             ) [ 000]
tmp_s                 (bitconcatenate   ) [ 000]
add_ln322             (add              ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
xor_ln319             (xor              ) [ 000]
icmp_ln321            (icmp             ) [ 000]
and_ln319             (and              ) [ 000]
add_ln320             (add              ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
or_ln320              (or               ) [ 000]
select_ln320          (select           ) [ 011]
select_ln320_1        (select           ) [ 000]
zext_ln322_1          (zext             ) [ 000]
add_ln322_1           (add              ) [ 000]
zext_ln322_2          (zext             ) [ 000]
input_tile_addr       (getelementptr    ) [ 000]
input_tile_1_addr     (getelementptr    ) [ 000]
input_tile_2_addr     (getelementptr    ) [ 000]
input_tile_3_addr     (getelementptr    ) [ 000]
input_tile_4_addr     (getelementptr    ) [ 000]
input_tile_5_addr     (getelementptr    ) [ 000]
input_tile_6_addr     (getelementptr    ) [ 000]
input_tile_7_addr     (getelementptr    ) [ 000]
input_tile_8_addr     (getelementptr    ) [ 000]
input_tile_9_addr     (getelementptr    ) [ 000]
input_tile_10_addr    (getelementptr    ) [ 000]
input_tile_11_addr    (getelementptr    ) [ 000]
input_tile_12_addr    (getelementptr    ) [ 000]
input_tile_13_addr    (getelementptr    ) [ 000]
input_tile_14_addr    (getelementptr    ) [ 000]
input_tile_15_addr    (getelementptr    ) [ 000]
input_tile_16_addr    (getelementptr    ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
specloopname_ln321    (specloopname     ) [ 000]
conv1_to_conv2_read   (read             ) [ 000]
bitcast_ln322         (bitcast          ) [ 000]
switch_ln322          (switch           ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
store_ln322           (store            ) [ 000]
br_ln322              (br               ) [ 000]
add_ln321             (add              ) [ 000]
store_ln321           (store            ) [ 000]
store_ln321           (store            ) [ 000]
store_ln321           (store            ) [ 000]
br_ln321              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_tile_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_tile_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_tile_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_tile_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_tile_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_tile_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_tile_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_tile_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_tile_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_tile_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_tile_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_tile_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_tile_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_tile_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_tile_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_tile_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_tile_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_to_conv2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_to_conv2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_151"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_132"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_320_1_VITIS_LOOP_321_2_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_172"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="feat_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten29_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv1_to_conv2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_to_conv2_read/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_tile_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_tile_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_1_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_tile_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_2_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="input_tile_3_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_3_addr/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="input_tile_4_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_4_addr/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="input_tile_5_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_5_addr/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input_tile_6_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_6_addr/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="input_tile_7_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_7_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_tile_8_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_8_addr/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input_tile_9_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_9_addr/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_tile_10_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_10_addr/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="input_tile_11_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_11_addr/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="input_tile_12_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_12_addr/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="input_tile_13_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_13_addr/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_tile_14_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_14_addr/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="input_tile_15_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_15_addr/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="input_tile_16_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_tile_16_addr/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln322_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln322_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln322_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln322_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln322_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln322_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="11" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln322_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln322_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln322_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln322_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln322_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln322_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln322_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln322_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln322_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln322_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln322_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="store_ln0_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="15" slack="0"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln0_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln0_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln0_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln0_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="indvar_flatten_load_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="indvar_flatten29_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="15" slack="0"/>
<pin id="409" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln319_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="15" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln319_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319_1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln320_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln320/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln320_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln320_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln320_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320_2/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln321_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="15" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln321_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="j_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="i_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="1"/>
<pin id="457" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="feat_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="1"/>
<pin id="460" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_load/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln319_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln319/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln319_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln319/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln319_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="0" index="2" bw="7" slack="0"/>
<pin id="478" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln319_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln322_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_s_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln322_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="11" slack="0"/>
<pin id="495" dir="0" index="1" bw="7" slack="0"/>
<pin id="496" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="xor_ln319_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln319/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln321_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln321/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln319_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln319/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln320_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln320/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="or_ln320_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="1"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln320/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln320_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln320_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="5" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln320_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln322_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="0"/>
<pin id="545" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln322_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="0" index="1" bw="5" slack="0"/>
<pin id="550" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322_1/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln322_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322_2/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="bitcast_ln322_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln322/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln321_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln321_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="0"/>
<pin id="603" dir="0" index="1" bw="7" slack="1"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln321_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="0" index="1" bw="5" slack="1"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln321_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="5" slack="1"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="j_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="623" class="1005" name="i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="630" class="1005" name="indvar_flatten_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="637" class="1005" name="feat_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="644" class="1005" name="indvar_flatten29_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="15" slack="0"/>
<pin id="646" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="654" class="1005" name="icmp_ln320_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln320 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="98" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="98" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="98" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="98" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="98" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="98" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="98" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="98" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="98" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="98" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="98" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="263" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="256" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="249" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="242" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="235" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="228" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="221" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="214" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="207" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="200" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="193" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="186" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="179" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="172" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="366"><net_src comp="165" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="158" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="270" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="404" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="404" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="422" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="416" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="434" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="62" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="455" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="461" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="458" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="474" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="88" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="481" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="90" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="452" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="92" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="499" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="467" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="94" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="510" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="62" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="452" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="510" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="516" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="467" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="493" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="559"><net_src comp="553" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="564"><net_src comp="553" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="565"><net_src comp="553" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="566"><net_src comp="553" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="567"><net_src comp="553" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="568"><net_src comp="553" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="569"><net_src comp="553" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="570"><net_src comp="553" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="571"><net_src comp="553" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="572"><net_src comp="553" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="573"><net_src comp="553" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="577"><net_src comp="152" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="581"><net_src comp="574" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="585"><net_src comp="574" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="586"><net_src comp="574" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="587"><net_src comp="574" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="588"><net_src comp="574" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="589"><net_src comp="574" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="590"><net_src comp="574" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="591"><net_src comp="574" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="592"><net_src comp="574" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="593"><net_src comp="574" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="594"><net_src comp="574" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="599"><net_src comp="527" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="94" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="474" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="535" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="595" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="132" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="626"><net_src comp="136" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="633"><net_src comp="140" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="640"><net_src comp="144" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="647"><net_src comp="148" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="657"><net_src comp="422" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="661"><net_src comp="654" pin="1"/><net_sink comp="522" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_tile | {2 }
	Port: input_tile_1 | {2 }
	Port: input_tile_2 | {2 }
	Port: input_tile_3 | {2 }
	Port: input_tile_4 | {2 }
	Port: input_tile_5 | {2 }
	Port: input_tile_6 | {2 }
	Port: input_tile_7 | {2 }
	Port: input_tile_8 | {2 }
	Port: input_tile_9 | {2 }
	Port: input_tile_10 | {2 }
	Port: input_tile_11 | {2 }
	Port: input_tile_12 | {2 }
	Port: input_tile_13 | {2 }
	Port: input_tile_14 | {2 }
	Port: input_tile_15 | {2 }
	Port: input_tile_16 | {2 }
	Port: conv1_to_conv2 | {}
 - Input state : 
	Port: conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_320_1_VITIS_LOOP_321_2 : conv1_to_conv2 | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		indvar_flatten29_load : 1
		icmp_ln319 : 2
		add_ln319_1 : 2
		br_ln319 : 3
		icmp_ln320 : 2
		add_ln320_1 : 2
		select_ln320_2 : 3
		store_ln321 : 3
		store_ln321 : 4
	State 2
		add_ln319 : 1
		select_ln319 : 1
		select_ln319_1 : 2
		zext_ln322 : 3
		tmp_s : 3
		add_ln322 : 4
		icmp_ln321 : 1
		and_ln319 : 2
		add_ln320 : 2
		or_ln320 : 2
		select_ln320 : 2
		select_ln320_1 : 3
		zext_ln322_1 : 4
		add_ln322_1 : 5
		zext_ln322_2 : 6
		input_tile_addr : 7
		input_tile_1_addr : 7
		input_tile_2_addr : 7
		input_tile_3_addr : 7
		input_tile_4_addr : 7
		input_tile_5_addr : 7
		input_tile_6_addr : 7
		input_tile_7_addr : 7
		input_tile_8_addr : 7
		input_tile_9_addr : 7
		input_tile_10_addr : 7
		input_tile_11_addr : 7
		input_tile_12_addr : 7
		input_tile_13_addr : 7
		input_tile_14_addr : 7
		input_tile_15_addr : 7
		input_tile_16_addr : 7
		switch_ln322 : 3
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		store_ln322 : 8
		add_ln321 : 3
		store_ln321 : 3
		store_ln321 : 4
		store_ln321 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        add_ln319_1_fu_416       |    0    |    22   |
|          |        add_ln320_1_fu_428       |    0    |    17   |
|          |         add_ln319_fu_461        |    0    |    14   |
|    add   |         add_ln322_fu_493        |    0    |    17   |
|          |         add_ln320_fu_516        |    0    |    12   |
|          |        add_ln322_1_fu_547       |    0    |    17   |
|          |         add_ln321_fu_595        |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |        icmp_ln319_fu_410        |    0    |    22   |
|   icmp   |        icmp_ln320_fu_422        |    0    |    17   |
|          |        icmp_ln321_fu_504        |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |      select_ln320_2_fu_434      |    0    |    10   |
|          |       select_ln319_fu_467       |    0    |    5    |
|  select  |      select_ln319_1_fu_474      |    0    |    7    |
|          |       select_ln320_fu_527       |    0    |    5    |
|          |      select_ln320_1_fu_535      |    0    |    5    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln319_fu_499        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln319_fu_510        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln320_fu_522         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | conv1_to_conv2_read_read_fu_152 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln322_fu_481        |    0    |    0    |
|   zext   |       zext_ln322_1_fu_543       |    0    |    0    |
|          |       zext_ln322_2_fu_553       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|           tmp_s_fu_485          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   200   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      feat_reg_637      |    7   |
|        i_reg_623       |    5   |
|   icmp_ln320_reg_654   |    1   |
|indvar_flatten29_reg_644|   15   |
| indvar_flatten_reg_630 |   10   |
|        j_reg_616       |    5   |
+------------------------+--------+
|          Total         |   43   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   200  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   200  |
+-----------+--------+--------+
