
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./ligra/Radii-3.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3369154 heartbeat IPC: 2.9681 cumulative IPC: 2.9681 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6754477 heartbeat IPC: 2.95393 cumulative IPC: 2.961 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 8471680 (Simulation time: 0 hr 1 min 6 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 34278457 heartbeat IPC: 0.36332 cumulative IPC: 0.193748 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 77471516 heartbeat IPC: 0.231519 cumulative IPC: 0.217392 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 123926906 heartbeat IPC: 0.21526 cumulative IPC: 0.216534 (Simulation time: 0 hr 2 min 51 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 168072136 heartbeat IPC: 0.226525 cumulative IPC: 0.219298 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 219087354 heartbeat IPC: 0.19602 cumulative IPC: 0.213659 (Simulation time: 0 hr 4 min 19 sec) 
Finished CPU 0 instructions: 50000003 cycles: 238000517 cumulative IPC: 0.210084 (Simulation time: 0 hr 4 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210084 instructions: 50000003 cycles: 238000517
cpu0_DTLB TOTAL     ACCESS:   14107500  HIT:   12313928  MISS:    1793572
cpu0_DTLB LOAD      ACCESS:   12231097  HIT:   10454602  MISS:    1776495
cpu0_DTLB RFO       ACCESS:    1876403  HIT:    1859326  MISS:      17077
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3891 cycles
cpu0_ITLB TOTAL     ACCESS:    5217538  HIT:    5217538  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5217538  HIT:    5217538  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1793572  HIT:    1629357  MISS:     164215
cpu0_STLB LOAD      ACCESS:    1776495  HIT:    1613922  MISS:     162573
cpu0_STLB RFO       ACCESS:      17077  HIT:      15435  MISS:       1642
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 24.2639 cycles
cpu0_L1D TOTAL     ACCESS:   13290414  HIT:   10666488  MISS:    2623926
cpu0_L1D LOAD      ACCESS:   11127209  HIT:    8521377  MISS:    2605832
cpu0_L1D RFO       ACCESS:    2004410  HIT:    1993032  MISS:      11378
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     158795  HIT:     152079  MISS:       6716
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 120.045 cycles
cpu0_L2C TOTAL     ACCESS:    5247845  HIT:    2915950  MISS:    2331895
cpu0_L2C LOAD      ACCESS:    2605825  HIT:     285664  MISS:    2320161
cpu0_L2C RFO       ACCESS:      11378  HIT:          3  MISS:      11375
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    2623926  HIT:    2623710  MISS:        216
cpu0_L2C TRANSLATION ACCESS:       6716  HIT:       6573  MISS:        143
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 122.564 cycles
LLC TOTAL     ACCESS:    3922999  HIT:     983885  MISS:    2939114
LLC LOAD      ACCESS:    2320158  HIT:     983885  MISS:    1336273
LLC RFO       ACCESS:      11375  HIT:          0  MISS:      11375
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1591323  HIT:          0  MISS:    1591323
LLC TRANSLATION ACCESS:        143  HIT:          0  MISS:        143
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles
LLC Load Access : 2320158
Dead Block count: 738325
Unique Blocks Accessed: 853172
Reuse_distance_Access
01_0 253
02_1 2499
03_2 9648
04_3-4 62180
05_5-6 102623
06_7-8 108454
07_9-10 103319
08_11-12 96206
09_13-15 129262
10_16-20 178435
11_21-30 242851
12_31-40 139870
13_41-50 80445
14_51-60 49271
15_61-70 31807
16_71-80 22156
17_81-100 29807
18_101-150 39066
19_151-200 19625
20_>200 19209
Avg_block_Reuse_Access
01_0 0
02_1 4
03_2 20
04_3-4 92
05_5-6 198
06_7-8 226
07_9-10 453
08_11-12 1288
09_13-15 4516
10_16-20 10724
11_21-30 15825
12_31-40 8039
13_41-50 6337
14_51-60 6862
15_61-70 7037
16_71-80 6655
17_81-100 11768
18_101-150 17948
19_151-200 8461
20_>200 8394
Avg_block_Reuse_Access_for_LLC_victims_in_L2C
01_0 0
02_1 0
03_2 0
04_3-4 0
05_5-6 0
06_7-8 0
07_9-10 0
08_11-12 0
09_13-15 0
10_16-20 0
11_21-30 0
12_31-40 0
13_41-50 0
14_51-60 0
15_61-70 0
16_71-80 1
17_81-100 1
18_101-150 33
19_151-200 109
20_>200 83144
Access_Reuse_for_LLC_victim_Reuse_in_L2C
Reuse_distance_Access
01_0 0
02_1 0
03_2 0
04_3-4 0
05_5-6 0
06_7-8 0
07_9-10 0
08_11-12 0
09_13-15 0
10_16-20 0
11_21-30 0
12_31-40 0
13_41-50 0
14_51-60 5
15_61-70 25
16_71-80 83
17_81-100 647
18_101-150 5991
19_151-200 11394
20_>200 359830
Access_per_block
01_0 0
02_1 738325
03_2 29384
04_3-4 28237
05_5-6 12280
06_7-8 6134
07_9-10 3401
08_11-12 2190
09_13-15 2293
10_16-20 3203
11_21-30 6816
12_31-40 7435
13_41-50 6250
14_51-60 3893
15_61-70 2108
16_71-80 817
17_81-100 387
18_101-150 19
19_151-200 0
20_>200 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      37234  ROW_BUFFER_MISS:    1310557
 DBUS AVG_CONGESTED_CYCLE:    3.73903
 WQ ROW_BUFFER_HIT:      93567  ROW_BUFFER_MISS:      54038  FULL:          0


CPU 0 Branch Prediction Accuracy: 85.263% MPKI: 38.6116 Average ROB Occupancy at Mispredict: 22.062
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 38.6116
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

