#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ADC_cy_psoc4_sar_1 */
ADC_cy_psoc4_sar_1__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar_1__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar_1__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar_1__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar_1__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar_1__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar_1__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar_1__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar_1__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar_1__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar_1__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar_1__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar_1__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_cy_psoc4_sarmux_1 */
ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PIN EQU 5
ADC_cy_psoc4_sarmux_1__CH_0_MINUS_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_0_PIN EQU 7
ADC_cy_psoc4_sarmux_1__CH_0_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PIN EQU 6
ADC_cy_psoc4_sarmux_1__CH_1_MINUS_PORT EQU 0
ADC_cy_psoc4_sarmux_1__CH_1_PIN EQU 5
ADC_cy_psoc4_sarmux_1__CH_1_PORT EQU 0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sarmux_1__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE EQU CYREG_SAR_CHAN_RESULT_NEWVALUE
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED EQU CYREG_SAR_CHAN_RESULT_UPDATED
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE EQU CYREG_SAR_CHAN_WORK_NEWVALUE
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED EQU CYREG_SAR_CHAN_WORK_UPDATED
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sarmux_1__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_cy_psoc4_sarmux_1__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sarmux_1__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sarmux_1__VNEG0 EQU 0

/* ADC_intSarClock */
ADC_intSarClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
ADC_intSarClock__DIV_ID EQU 0x00000042
ADC_intSarClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_intSarClock__PA_DIV_ID EQU 0x000000FF

/* ADC_intUabClock */
ADC_intUabClock__DIV_ID EQU 0x00000040
ADC_intUabClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
ADC_intUabClock__PA_DIV_ID EQU 0x000000FF

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* UART_rx */
UART_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_rx__0__HSIOM_GPIO EQU 0
UART_rx__0__HSIOM_I2C EQU 14
UART_rx__0__HSIOM_I2C_SCL EQU 14
UART_rx__0__HSIOM_MASK EQU 0x000F0000
UART_rx__0__HSIOM_SHIFT EQU 16
UART_rx__0__HSIOM_SPI EQU 15
UART_rx__0__HSIOM_SPI_MOSI EQU 15
UART_rx__0__HSIOM_UART EQU 9
UART_rx__0__HSIOM_UART_RX EQU 9
UART_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__0__MASK EQU 0x10
UART_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__0__PORT EQU 0
UART_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__0__SHIFT EQU 4
UART_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_rx__MASK EQU 0x10
UART_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_rx__PORT EQU 0
UART_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_rx__SHIFT EQU 4

/* UART_SCB */
UART_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_SCB__SS0_POSISTION EQU 0
UART_SCB__SS1_POSISTION EQU 1
UART_SCB__SS2_POSISTION EQU 2
UART_SCB__SS3_POSISTION EQU 3
UART_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_SCB_IRQ */
UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
UART_SCB_IRQ__INTC_MASK EQU 0x200
UART_SCB_IRQ__INTC_NUMBER EQU 9
UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* UART_SCBCLK */
UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
UART_SCBCLK__DIV_ID EQU 0x00000043
UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_tx */
UART_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_tx__0__HSIOM_GPIO EQU 0
UART_tx__0__HSIOM_I2C EQU 14
UART_tx__0__HSIOM_I2C_SDA EQU 14
UART_tx__0__HSIOM_MASK EQU 0x00F00000
UART_tx__0__HSIOM_SHIFT EQU 20
UART_tx__0__HSIOM_SPI EQU 15
UART_tx__0__HSIOM_SPI_MISO EQU 15
UART_tx__0__HSIOM_UART EQU 9
UART_tx__0__HSIOM_UART_TX EQU 9
UART_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__0__MASK EQU 0x20
UART_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__0__PORT EQU 0
UART_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__0__SHIFT EQU 5
UART_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_tx__MASK EQU 0x20
UART_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_tx__PORT EQU 0
UART_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_tx__SHIFT EQU 5

/* PVref_cy_psoc4_pref */
PVref_cy_psoc4_pref_PRB_REF EQU CYREG_PASS_PRB_REF1

/* Pin_Vhi */
Pin_Vhi__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vhi__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vhi__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vhi__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vhi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Vhi__0__HSIOM_MASK EQU 0xF0000000
Pin_Vhi__0__HSIOM_SHIFT EQU 28
Pin_Vhi__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vhi__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vhi__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vhi__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vhi__0__MASK EQU 0x80
Pin_Vhi__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vhi__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vhi__0__PORT EQU 3
Pin_Vhi__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vhi__0__SHIFT EQU 7
Pin_Vhi__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vhi__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vhi__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vhi__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vhi__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vhi__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vhi__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vhi__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vhi__MASK EQU 0x80
Pin_Vhi__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vhi__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vhi__PORT EQU 3
Pin_Vhi__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vhi__SHIFT EQU 7

/* CapSense_Cmod */
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT5_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
CapSense_Cmod__0__HSIOM_MASK EQU 0x0000000F
CapSense_Cmod__0__HSIOM_SHIFT EQU 0
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__0__MASK EQU 0x01
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT5_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT5_PC2
CapSense_Cmod__0__PORT EQU 5
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT5_PS
CapSense_Cmod__0__SHIFT EQU 0
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT5_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__Cmod__MASK EQU 0x01
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT5_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT5_PC2
CapSense_Cmod__Cmod__PORT EQU 5
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT5_PS
CapSense_Cmod__Cmod__SHIFT EQU 0
CapSense_Cmod__DR EQU CYREG_GPIO_PRT5_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT5_INTR
CapSense_Cmod__MASK EQU 0x01
CapSense_Cmod__PC EQU CYREG_GPIO_PRT5_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT5_PC2
CapSense_Cmod__PORT EQU 5
CapSense_Cmod__PS EQU CYREG_GPIO_PRT5_PS
CapSense_Cmod__SHIFT EQU 0

/* CapSense_CSD */
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CMOD_PAD EQU 1
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__CSH_TANK_PAD EQU 2
CapSense_CSD__CSHIELD_PAD EQU 4
CapSense_CSD__DEDICATED_IO EQU CapSense_CSD__CSHIELD_PAD
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACComp */
CapSense_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_IDACComp__POSITION EQU 1

/* CapSense_IDACMod */
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x4000
CapSense_ISR__INTC_NUMBER EQU 14
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC00000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* CapSense_ModClk */
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
CapSense_ModClk__DIV_ID EQU 0x00000041
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Sns */
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__0__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__0__HSIOM_SHIFT EQU 12
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__MASK EQU 0x08
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__0__PORT EQU 0
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__0__SHIFT EQU 3
CapSense_Sns__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__MASK EQU 0x08
CapSense_Sns__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__PORT EQU 0
CapSense_Sns__Proximity0_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Proximity0_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Proximity0_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Proximity0_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Proximity0_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Proximity0_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Proximity0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Proximity0_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Proximity0_Sns0__MASK EQU 0x08
CapSense_Sns__Proximity0_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Proximity0_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Proximity0_Sns0__PORT EQU 0
CapSense_Sns__Proximity0_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Proximity0_Sns0__SHIFT EQU 3
CapSense_Sns__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__SHIFT EQU 3

/* Pin_Vlow */
Pin_Vlow__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vlow__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vlow__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vlow__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vlow__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Vlow__0__HSIOM_MASK EQU 0x0F000000
Pin_Vlow__0__HSIOM_SHIFT EQU 24
Pin_Vlow__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vlow__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vlow__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vlow__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vlow__0__MASK EQU 0x40
Pin_Vlow__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vlow__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vlow__0__PORT EQU 3
Pin_Vlow__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vlow__0__SHIFT EQU 6
Pin_Vlow__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vlow__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vlow__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vlow__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vlow__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vlow__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vlow__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vlow__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vlow__MASK EQU 0x40
Pin_Vlow__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vlow__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vlow__PORT EQU 3
Pin_Vlow__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vlow__SHIFT EQU 6

/* Pin_Vref */
Pin_Vref__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_Vref__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Vref__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Vref__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Vref__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Vref__0__HSIOM_MASK EQU 0x0000F000
Pin_Vref__0__HSIOM_SHIFT EQU 12
Pin_Vref__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Vref__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Vref__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Vref__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Vref__0__MASK EQU 0x08
Pin_Vref__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_Vref__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Vref__0__PORT EQU 1
Pin_Vref__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_Vref__0__SHIFT EQU 3
Pin_Vref__DR EQU CYREG_GPIO_PRT1_DR
Pin_Vref__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_Vref__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_Vref__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_Vref__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Vref__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_Vref__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_Vref__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_Vref__MASK EQU 0x08
Pin_Vref__PC EQU CYREG_GPIO_PRT1_PC
Pin_Vref__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_Vref__PORT EQU 1
Pin_Vref__PS EQU CYREG_GPIO_PRT1_PS
Pin_Vref__SHIFT EQU 3

/* DMA_Synth */
DMA_Synth__CH_CTL EQU CYREG_DMAC_CH_CTL0
DMA_Synth__CHANNEL_NUMBER EQU 0
DMA_Synth__DESCR_PING_CTL EQU CYREG_DMAC_DESCR0_PING_CTL
DMA_Synth__DESCR_PING_DST EQU CYREG_DMAC_DESCR0_PING_DST
DMA_Synth__DESCR_PING_SRC EQU CYREG_DMAC_DESCR0_PING_SRC
DMA_Synth__DESCR_PING_STATUS EQU CYREG_DMAC_DESCR0_PING_STATUS
DMA_Synth__DESCR_PONG_CTL EQU CYREG_DMAC_DESCR0_PONG_CTL
DMA_Synth__DESCR_PONG_DST EQU CYREG_DMAC_DESCR0_PONG_DST
DMA_Synth__DESCR_PONG_SRC EQU CYREG_DMAC_DESCR0_PONG_SRC
DMA_Synth__DESCR_PONG_STATUS EQU CYREG_DMAC_DESCR0_PONG_STATUS
DMA_Synth__PRIORITY EQU 2
DMA_Synth__TR_GROUP EQU 0
DMA_Synth__TR_OUTPUT EQU 0

/* isr_Synth */
isr_Synth__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
isr_Synth__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
isr_Synth__INTC_MASK EQU 0x20000
isr_Synth__INTC_NUMBER EQU 17
isr_Synth__INTC_PRIOR_MASK EQU 0xC000
isr_Synth__INTC_PRIOR_NUM EQU 2
isr_Synth__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
isr_Synth__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
isr_Synth__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Pin_Vtherm */
Pin_Vtherm__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vtherm__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vtherm__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vtherm__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vtherm__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_Vtherm__0__HSIOM_MASK EQU 0x00F00000
Pin_Vtherm__0__HSIOM_SHIFT EQU 20
Pin_Vtherm__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vtherm__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vtherm__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vtherm__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vtherm__0__MASK EQU 0x20
Pin_Vtherm__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vtherm__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vtherm__0__PORT EQU 3
Pin_Vtherm__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vtherm__0__SHIFT EQU 5
Pin_Vtherm__DR EQU CYREG_GPIO_PRT3_DR
Pin_Vtherm__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_Vtherm__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_Vtherm__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_Vtherm__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vtherm__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_Vtherm__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_Vtherm__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_Vtherm__MASK EQU 0x20
Pin_Vtherm__PC EQU CYREG_GPIO_PRT3_PC
Pin_Vtherm__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_Vtherm__PORT EQU 3
Pin_Vtherm__PS EQU CYREG_GPIO_PRT3_PS
Pin_Vtherm__SHIFT EQU 5

/* VDAC_Synth_internalClock */
VDAC_Synth_internalClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
VDAC_Synth_internalClock__DIV_ID EQU 0x00000045
VDAC_Synth_internalClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL5
VDAC_Synth_internalClock__PA_DIV_ID EQU 0x000000FF

/* VDAC_Synth_OUTBUFFER_cy_psoc4_abuf */
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB0_COMP_STAT
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB0_CTB_CTRL
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR EQU CYREG_CTB0_INTR
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB0_INTR_MASK
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB0_INTR_MASKED
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB0_INTR_SET
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB0_OA0_COMP_TRIM
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER EQU 0
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB0_OA0_OFFSET_TRIM
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB0_OA_RES0_CTRL
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SW EQU CYREG_CTB0_OA0_SW
VDAC_Synth_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB0_OA0_SW_CLEAR

/* VDAC_Synth_UAB_halfuab */
VDAC_Synth_UAB_halfuab__AGND_TIED EQU CYREG_UAB0_OA0_CTRL
VDAC_Synth_UAB_halfuab__AGND_TIED_SHIFT EQU 24
VDAC_Synth_UAB_halfuab__CAP_AB_VAL_NXT EQU CYREG_UAB0_CAP_AB1_VAL_NXT
VDAC_Synth_UAB_halfuab__CAP_ABCF_VAL EQU CYREG_UAB0_CAP_ABCF1_VAL
VDAC_Synth_UAB_halfuab__CAP_CF_VAL_NXT EQU CYREG_UAB0_CAP_CF1_VAL_NXT
VDAC_Synth_UAB_halfuab__CAP_CTRL EQU CYREG_UAB0_CAP_CTRL1
VDAC_Synth_UAB_halfuab__HALF_UAB_NUMBER EQU 1
VDAC_Synth_UAB_halfuab__INTR EQU CYREG_UAB0_INTR
VDAC_Synth_UAB_halfuab__INTR_COMP_MASK_SHIFT EQU 16
VDAC_Synth_UAB_halfuab__INTR_COMP_MASKED_SHIFT EQU 16
VDAC_Synth_UAB_halfuab__INTR_COMP_SET_SHIFT EQU 16
VDAC_Synth_UAB_halfuab__INTR_COMP_SHIFT EQU 16
VDAC_Synth_UAB_halfuab__INTR_MASK EQU CYREG_UAB0_INTR_MASK
VDAC_Synth_UAB_halfuab__INTR_MASKED EQU CYREG_UAB0_INTR_MASKED
VDAC_Synth_UAB_halfuab__INTR_SET EQU CYREG_UAB0_INTR_SET
VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT EQU 17
VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT EQU 17
VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT EQU 17
VDAC_Synth_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT EQU 17
VDAC_Synth_UAB_halfuab__ISPAIRED EQU 0
VDAC_Synth_UAB_halfuab__MODBIT0_SEL EQU -1
VDAC_Synth_UAB_halfuab__MODBIT1_SEL EQU -1
VDAC_Synth_UAB_halfuab__OA_CTRL EQU CYREG_UAB0_OA1_CTRL
VDAC_Synth_UAB_halfuab__OA_TRIM EQU CYREG_UAB0_OA_TRIM1
VDAC_Synth_UAB_halfuab__POSITION EQU 1
VDAC_Synth_UAB_halfuab__REF_TIED EQU CYREG_UAB0_OA1_CTRL
VDAC_Synth_UAB_halfuab__REF_TIED_SHIFT EQU 24
VDAC_Synth_UAB_halfuab__SRAM_CTRL EQU CYREG_UAB0_SRAM1_CTRL
VDAC_Synth_UAB_halfuab__SRAM0 EQU CYREG_UAB0_SRAM10
VDAC_Synth_UAB_halfuab__SRAM1 EQU CYREG_UAB0_SRAM11
VDAC_Synth_UAB_halfuab__SRAM10 EQU CYREG_UAB0_SRAM110
VDAC_Synth_UAB_halfuab__SRAM11 EQU CYREG_UAB0_SRAM111
VDAC_Synth_UAB_halfuab__SRAM12 EQU CYREG_UAB0_SRAM112
VDAC_Synth_UAB_halfuab__SRAM13 EQU CYREG_UAB0_SRAM113
VDAC_Synth_UAB_halfuab__SRAM14 EQU CYREG_UAB0_SRAM114
VDAC_Synth_UAB_halfuab__SRAM15 EQU CYREG_UAB0_SRAM115
VDAC_Synth_UAB_halfuab__SRAM2 EQU CYREG_UAB0_SRAM12
VDAC_Synth_UAB_halfuab__SRAM3 EQU CYREG_UAB0_SRAM13
VDAC_Synth_UAB_halfuab__SRAM4 EQU CYREG_UAB0_SRAM14
VDAC_Synth_UAB_halfuab__SRAM5 EQU CYREG_UAB0_SRAM15
VDAC_Synth_UAB_halfuab__SRAM6 EQU CYREG_UAB0_SRAM16
VDAC_Synth_UAB_halfuab__SRAM7 EQU CYREG_UAB0_SRAM17
VDAC_Synth_UAB_halfuab__SRAM8 EQU CYREG_UAB0_SRAM18
VDAC_Synth_UAB_halfuab__SRAM9 EQU CYREG_UAB0_SRAM19
VDAC_Synth_UAB_halfuab__SRC_AGNDBUF EQU 5
VDAC_Synth_UAB_halfuab__SRC_REFBUF EQU 4
VDAC_Synth_UAB_halfuab__SRC_VIN0 EQU 0
VDAC_Synth_UAB_halfuab__SRC_VIN1 EQU 1
VDAC_Synth_UAB_halfuab__SRC_VIN2 EQU 2
VDAC_Synth_UAB_halfuab__SRC_VIN3 EQU 3
VDAC_Synth_UAB_halfuab__STARTUP_DELAY EQU CYREG_UAB0_STARTUP_DELAY1
VDAC_Synth_UAB_halfuab__STAT EQU CYREG_UAB0_STAT1
VDAC_Synth_UAB_halfuab__STRB_RST_SEL EQU -1
VDAC_Synth_UAB_halfuab__SUBSAMPLE_CTRL EQU CYREG_UAB0_SUBSAMPLE_CTRL1
VDAC_Synth_UAB_halfuab__SW_AA EQU CYREG_UAB0_SW_CA0_IN1
VDAC_Synth_UAB_halfuab__SW_AA_SHIFT EQU 0
VDAC_Synth_UAB_halfuab__SW_BB EQU CYREG_UAB0_SW_CB0_IN1
VDAC_Synth_UAB_halfuab__SW_BB_SHIFT EQU 0
VDAC_Synth_UAB_halfuab__SW_BOOST_CTRL EQU CYREG_UAB0_SW_BOOST_CTRL1
VDAC_Synth_UAB_halfuab__SW_CA_IN0 EQU CYREG_UAB0_SW_CA1_IN0
VDAC_Synth_UAB_halfuab__SW_CA_IN1 EQU CYREG_UAB0_SW_CA1_IN1
VDAC_Synth_UAB_halfuab__SW_CA_TOP EQU CYREG_UAB0_SW_CA1_TOP
VDAC_Synth_UAB_halfuab__SW_CB_IN0 EQU CYREG_UAB0_SW_CB1_IN0
VDAC_Synth_UAB_halfuab__SW_CB_IN1 EQU CYREG_UAB0_SW_CB1_IN1
VDAC_Synth_UAB_halfuab__SW_CB_TOP EQU CYREG_UAB0_SW_CB1_TOP
VDAC_Synth_UAB_halfuab__SW_CC EQU CYREG_UAB0_SW_CC0_IN1
VDAC_Synth_UAB_halfuab__SW_CC_IN0 EQU CYREG_UAB0_SW_CC1_IN0
VDAC_Synth_UAB_halfuab__SW_CC_IN1 EQU CYREG_UAB0_SW_CC1_IN1
VDAC_Synth_UAB_halfuab__SW_CC_SHIFT EQU 0
VDAC_Synth_UAB_halfuab__SW_CC_TOP EQU CYREG_UAB0_SW_CC1_TOP
VDAC_Synth_UAB_halfuab__SW_CF_BOT EQU CYREG_UAB0_SW_CF1_BOT
VDAC_Synth_UAB_halfuab__SW_MODBIT_SRC EQU CYREG_UAB0_SW_MODBIT_SRC1
VDAC_Synth_UAB_halfuab__SW_OTHER EQU CYREG_UAB0_SW_OTHER1
VDAC_Synth_UAB_halfuab__SW_STATIC EQU CYREG_UAB0_SW_STATIC1
VDAC_Synth_UAB_halfuab__TRIG_SEL EQU -1
VDAC_Synth_UAB_halfuab__UAB_CTRL EQU CYREG_UAB0_UAB_CTRL
VDAC_Synth_UAB_halfuab__UAB_NUMBER EQU 0
VDAC_Synth_UAB_halfuab__VAGND_SRC EQU VDAC_Synth_UAB_halfuab__SRC_AGNDBUF
VDAC_Synth_UAB_halfuab__VREF_SRC EQU VDAC_Synth_UAB_halfuab__SRC_REFBUF
VDAC_Synth_UAB_halfuab__X0 EQU -1
VDAC_Synth_UAB_halfuab__X1 EQU -1
VDAC_Synth_UAB_halfuab__X2 EQU -1
VDAC_Synth_UAB_halfuab__X3 EQU -1

/* VrefBuffer_cy_psoc4_abuf */
VrefBuffer_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTB1_COMP_STAT
VrefBuffer_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
VrefBuffer_cy_psoc4_abuf__CTB_CTB_CTRL EQU CYREG_CTB1_CTB_CTRL
VrefBuffer_cy_psoc4_abuf__INTR EQU CYREG_CTB1_INTR
VrefBuffer_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTB1_INTR_MASK
VrefBuffer_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTB1_INTR_MASKED
VrefBuffer_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_SET EQU CYREG_CTB1_INTR_SET
VrefBuffer_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__INTR_SHIFT EQU 1
VrefBuffer_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTB1_OA1_COMP_TRIM
VrefBuffer_cy_psoc4_abuf__OA_NUMBER EQU 1
VrefBuffer_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTB1_OA1_OFFSET_TRIM
VrefBuffer_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTB1_OA_RES1_CTRL
VrefBuffer_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
VrefBuffer_cy_psoc4_abuf__OA_SW EQU CYREG_CTB1_OA1_SW
VrefBuffer_cy_psoc4_abuf__OA_SW_CLEAR EQU CYREG_CTB1_OA1_SW_CLEAR

/* Clock_Synth */
Clock_Synth__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL4
Clock_Synth__DIV_ID EQU 0x00000044
Clock_Synth__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
Clock_Synth__PA_DIV_ID EQU 0x000000FF

/* Timer_Synth_cy_m0s8_tcpwm_1 */
Timer_Synth_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_Synth_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_Synth_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_Synth_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_Synth_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_Synth_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_Synth_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_Synth_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_Synth_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_Synth_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_Synth_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_Synth_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_Synth_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Pin_Synth_Out */
Pin_Synth_Out__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_Synth_Out__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Synth_Out__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Synth_Out__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Synth_Out__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_Synth_Out__0__HSIOM_MASK EQU 0x00000F00
Pin_Synth_Out__0__HSIOM_SHIFT EQU 8
Pin_Synth_Out__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Synth_Out__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Synth_Out__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Synth_Out__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Synth_Out__0__MASK EQU 0x04
Pin_Synth_Out__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_Synth_Out__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Synth_Out__0__PORT EQU 2
Pin_Synth_Out__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_Synth_Out__0__SHIFT EQU 2
Pin_Synth_Out__DR EQU CYREG_GPIO_PRT2_DR
Pin_Synth_Out__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_Synth_Out__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_Synth_Out__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_Synth_Out__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Synth_Out__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_Synth_Out__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_Synth_Out__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_Synth_Out__MASK EQU 0x04
Pin_Synth_Out__PC EQU CYREG_GPIO_PRT2_PC
Pin_Synth_Out__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_Synth_Out__PORT EQU 2
Pin_Synth_Out__PS EQU CYREG_GPIO_PRT2_PS
Pin_Synth_Out__SHIFT EQU 2

/* Miscellaneous */
CyDesignWideVoltageReference_PRB_REF EQU CYREG_PASS_PRB_REF0
CYDEV_BANDGAP_REF_GAIN EQU 1
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1C0011AC
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4I
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4I_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 12
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PRB_VDDA_SLEEP EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_RTC_SOURCE_DIV EQU 40000
CYDEV_RTC_SOURCE_WDT EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_SYSTEM_PRB_SOURCE EQU 0
CYDEV_SYSTEM_PRB_VALUE EQU 15
CYDEV_TIMER0_DIV EQU 40000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4b_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
