[   10.114264] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.114275] RTW: mac_id : 0
[   10.114280] RTW: wireless_mode : 0x0b
[   10.114286] RTW: mimo_type : 0
[   10.114292] RTW: static smps : N
[   10.114298] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.114303] RTW: rate_id : 3
[   10.114310] RTW: rssi : -1 (%), rssi_level : 0
[   10.114315] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.114321] RTW: disable_ra : N, disable_pt : N
[   10.114326] RTW: is_noisy : N
[   10.114332] RTW: txrx_state : 0
[   10.114338] RTW: curr_tx_rate : CCK_1M (L)
[   10.114344] RTW: curr_tx_bw : 20MHz
[   10.114349] RTW: curr_retry_ratio : 0
[   10.114355] RTW: ra_mask : 0x00000000000fffff
[   10.114355] 
[   10.116890] RTW: recv eapol packet 1/4
[   10.118052] RTW: send eapol packet 2/4
[   10.125448] RTW: recv eapol packet 3/4
[   10.125823] RTW: send eapol packet 4/4
[   10.127006] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.127303] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.227636] codec_codec_ctl: set repaly channel...
[   13.227673] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.227681] codec_codec_ctl: set sample rate...
[   13.227765] codec_codec_ctl: set device...
[   13.459182] codec_set_device: set device: speaker...
[  125.170500] ISP Register Monitor v1.3 initializing
[  125.170639] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  125.197821] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  125.204137] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  125.204277] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  130.792768] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  130.795271] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  130.795289] *** PROBE: ISP device allocated successfully: 80514000 ***
[  130.795305] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  130.795311] *** PROBE: ISP device mutex and spinlock initialized ***
[  130.795318] *** PROBE: Event callback structure initialized at 0x85f46680 (offset 0xc from isp_dev) ***
[  130.795329] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  130.795336] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  130.795343] *** PROBE: Platform data: c06b4540 ***
[  130.795348] *** PROBE: Platform data validation passed ***
[  130.795353] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  130.795359] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  130.795365] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  130.795371] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  130.795376] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  130.817434] All ISP subdev platform drivers registered successfully
[  130.820340] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  130.820354] *** Registering platform device 0 from platform data ***
[  130.826726] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  130.826741] *** tx_isp_subdev_init: pdev=c06b4220, sd=85215800, ops=c06b4840 ***
[  130.826748] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.826755] *** tx_isp_subdev_init: ops=c06b4840, ops->core=c06b4874 ***
[  130.826761] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[  130.826767] *** tx_isp_subdev_init: Set sd->dev=c06b4230, sd->pdev=c06b4220 ***
[  130.826774] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  130.826780] tx_isp_module_init: Module initialized for isp-w00
[  130.826786] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.826793] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  130.826799] tx_isp_subdev_init: platform_get_resource returned c06b4318 for device isp-w00
[  130.826807] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  130.826817] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  130.826823] isp_subdev_init_clks: Using platform data clock arrays: c06b4308
[  130.826829] isp_subdev_init_clks: Using platform data clock configs
[  130.826837] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.826847] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.826855] Clock cgu_isp enabled successfully
[  130.826862] Platform data clock[1]: name=isp, rate=65535
[  130.826870] Clock isp enabled successfully
[  130.829238] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  130.829253] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.829262] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829271] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  130.829281] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829291] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829305] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829313] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829323] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  130.829333] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  130.829343] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  130.829353] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  130.829362] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829371] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.829381] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  130.829390] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  130.829399] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.829409] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829419] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  130.829429] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  130.829439] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  130.831341] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  130.831357] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.831367] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  130.831377] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831386] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831395] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831405] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831415] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831440] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  130.831450] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  130.831461] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  130.831470] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831481] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831491] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831500] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  130.831509] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831519] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831528] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  130.831539] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.831548] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.831801] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  130.831811] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831820] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831830] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831839] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  130.831849] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831858] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831867] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831877] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  130.831887] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  130.831896] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  130.831905] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.831915] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  130.831924] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  130.831934] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  130.831943] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  130.831954] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831963] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831973] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831982] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  130.831991] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  130.848955] CPM clock gates configured
[  130.848969] isp_subdev_init_clks: Successfully initialized 2 clocks
[  130.848979] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4220, sd=85215800, ourISPdev=80514000 ***
[  130.848987] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  130.848993] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  130.848998] *** DEBUG: About to check device name matches ***
[  130.849005] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  130.849011] *** LINKED CSI device: 85215800, regs: b0022000 ***
[  130.849018] *** CSI PROBE: Set dev_priv to csi_dev 85215800 AFTER subdev_init ***
[  130.849025] *** CSI PROBE: Set host_priv to csi_dev 85215800 AFTER subdev_init ***
[  130.849031] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  130.849037] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.849061] *** Platform device 0 (isp-w00) registered successfully ***
[  130.849067] *** Registering platform device 1 from platform data ***
[  130.851434] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  130.851449] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  130.851455] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  130.851461] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  130.851469] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  130.851475] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  130.851480] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  130.851486] *** VIC will operate in FULL mode with complete buffer operations ***
[  130.851491] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  130.851499] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  130.851505] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  130.851511] *** VIC PROBE: Stored vic_dev pointer 85f42000 in subdev dev_priv ***
[  130.851517] *** VIC PROBE: Set host_priv to vic_dev 85f42000 for Binary Ninja compatibility ***
[  130.851523] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  130.851531] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  130.851539] *** tx_isp_subdev_init: pdev=c06b4338, sd=85f42000, ops=c06b47c0 ***
[  130.851545] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.851552] *** tx_isp_subdev_init: ops=c06b47c0, ops->core=c06b47dc ***
[  130.851558] *** tx_isp_subdev_init: ops->core->init=c0680d58 ***
[  130.851565] *** tx_isp_subdev_init: Set sd->dev=c06b4348, sd->pdev=c06b4338 ***
[  130.851571] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  130.851577] tx_isp_module_init: Module initialized for isp-w02
[  130.851583] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.851591] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  130.851598] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  130.851608] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  130.851617] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[  130.858997] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.859008] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  130.859015] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  130.859024] tx_isp_subdev_init: platform_get_resource returned c06b4430 for device isp-w02
[  130.859032] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  130.859041] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  130.859048] isp_subdev_init_clks: Using platform data clock arrays: c06b4420
[  130.859055] isp_subdev_init_clks: Using platform data clock configs
[  130.859063] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.859079] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.859085] Clock cgu_isp enabled successfully
[  130.859091] Platform data clock[1]: name=isp, rate=65535
[  130.859098] Clock isp enabled successfully
[  130.888457] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.888473] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  130.888482] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  130.888491] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  130.888504] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  130.888513] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  130.888523] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  130.888532] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  130.888545] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  130.888554] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  130.888563] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  130.888573] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  130.888582] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  130.888591] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  130.888601] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  130.888610] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  130.888619] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  130.888629] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  130.888638] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  130.888647] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  130.888657] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  130.888666] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  130.888675] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  130.888685] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  130.888694] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  130.888704] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  130.888713] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  130.888729] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  130.888739] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  130.888748] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  130.888951] CPM clock gates configured
[  130.888958] isp_subdev_init_clks: Successfully initialized 2 clocks
[  130.888967] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4338, sd=85f42000, ourISPdev=80514000 ***
[  130.888975] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  130.888981] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  130.888987] *** DEBUG: About to check device name matches ***
[  130.888992] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  130.888998] *** DEBUG: Retrieved vic_dev from subdev data: 85f42000 ***
[  130.889005] *** DEBUG: About to set ourISPdev->vic_dev = 85f42000 ***
[  130.889010] *** DEBUG: ourISPdev before linking: 80514000 ***
[  130.889016] *** DEBUG: ourISPdev->vic_dev set to: 85f42000 ***
[  130.889022] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  130.889027] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  130.889033] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  130.889041] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.889047] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  130.889052] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  130.889058] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  130.889079] *** Platform device 1 (isp-w02) registered successfully ***
[  130.889085] *** Registering platform device 2 from platform data ***
[  130.891853] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  130.891869] *** tx_isp_subdev_init: pdev=c06b4148, sd=81154000, ops=c06b56a4 ***
[  130.891875] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.891883] *** tx_isp_subdev_init: ops=c06b56a4, ops->core=c06b56c4 ***
[  130.891889] *** tx_isp_subdev_init: ops->core->init=c068cde8 ***
[  130.891895] *** tx_isp_subdev_init: Set sd->dev=c06b4158, sd->pdev=c06b4148 ***
[  130.891902] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b56a4 ***
[  130.891909] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4840 ***
[  130.891915] tx_isp_module_init: Module initialized for isp-w01
[  130.891921] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.891929] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4148, sd=81154000, ourISPdev=80514000 ***
[  130.891936] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  130.891942] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  130.891947] *** DEBUG: About to check device name matches ***
[  130.891953] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  130.891959] *** LINKED VIN device: 81154000 ***
[  130.891966] *** VIN SUBDEV OPS CONFIGURED: core=c06b56c4, video=c06b56b8, s_stream=c068cfe0 ***
[  130.891973] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  130.891979] *** VIN PROBE: Set dev_priv to vin_dev 81154000 AFTER subdev_init ***
[  130.891985] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.892005] *** Platform device 2 (isp-w01) registered successfully ***
[  130.892011] *** Registering platform device 3 from platform data ***
[  130.899169] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  130.899184] *** tx_isp_subdev_init: pdev=c06b4008, sd=81154400, ops=c06b48f4 ***
[  130.899191] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.899197] *** tx_isp_subdev_init: ops=c06b48f4, ops->core=c06bb77c ***
[  130.899203] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  130.899210] *** tx_isp_subdev_init: Set sd->dev=c06b4018, sd->pdev=c06b4008 ***
[  130.899217] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b48f4 ***
[  130.899223] *** tx_isp_subdev_init: ops->sensor=c06bb770, csi_subdev_ops=c06b4840 ***
[  130.899229] tx_isp_module_init: Module initialized for isp-fs
[  130.899235] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.899241] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  130.899249] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  130.899255] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  130.899262] *** FS PROBE: Set dev_priv to fs_dev 81154400 AFTER subdev_init ***
[  130.899268] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  130.899287] *** Platform device 3 (isp-fs) registered successfully ***
[  130.899293] *** Registering platform device 4 from platform data ***
[  130.901894] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  130.901908] *** tx_isp_create_core_device: Creating ISP core device ***
[  130.901917] *** tx_isp_create_core_device: Core device created successfully: 85f42400 ***
[  130.901924] *** CORE PROBE: Set dev_priv to core_dev 85f42400 ***
[  130.901930] *** CORE PROBE: Set host_priv to core_dev 85f42400 - PREVENTS BadVA CRASH ***
[  130.901937] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  130.901945] *** tx_isp_subdev_init: pdev=c06b3ed0, sd=85f42400, ops=c06b45f8 ***
[  130.901951] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.901958] *** tx_isp_subdev_init: ops=c06b45f8, ops->core=c06b4624 ***
[  130.901964] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[  130.901971] *** tx_isp_subdev_init: Set sd->dev=c06b3ee0, sd->pdev=c06b3ed0 ***
[  130.901978] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  130.901984] tx_isp_module_init: Module initialized for isp-m0
[  130.901989] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.901998] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  130.902005] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  130.902015] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  130.902023] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[  130.904309] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.904321] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  130.904328] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  130.904337] tx_isp_subdev_init: platform_get_resource returned c06b3fd0 for device isp-m0
[  130.904345] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  130.904356] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  130.904363] isp_subdev_init_clks: Using platform data clock arrays: c06b3fb8
[  130.904369] isp_subdev_init_clks: Using platform data clock configs
[  130.904377] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.904386] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.904392] Clock cgu_isp enabled successfully
[  130.904399] Platform data clock[1]: name=isp, rate=65535
[  130.904406] Clock isp enabled successfully
[  130.904413] Platform data clock[2]: name=csi, rate=65535
[  130.904420] Clock csi enabled successfully
[  130.928949] CPM clock gates configured
[  130.928962] isp_subdev_init_clks: Successfully initialized 3 clocks
[  130.928973] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3ed0, sd=85f42400, ourISPdev=80514000 ***
[  130.928981] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  130.928987] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  130.928992] *** DEBUG: About to check device name matches ***
[  130.928999] *** DEBUG: CORE device name matched! Setting up Core device ***
[  130.929005] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  130.929013] *** tx_isp_link_core_device: Linking core device 85f42400 to ISP device 80514000 ***
[  130.929018] *** tx_isp_link_core_device: Core device linked successfully ***
[  130.929025] *** Core subdev already registered at slot 3: 85f42400 ***
[  130.929031] *** LINKED CORE device: 85f42400 ***
[  130.929035] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  130.929041] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  130.929048] *** tx_isp_core_device_init: Initializing core device: 85f42400 ***
[  130.929060] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  130.929066] *** tx_isp_core_device_init: Core device initialized successfully ***
[  130.929071] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  130.929079] *** tx_isp_link_core_device: Linking core device 85f42400 to ISP device 80514000 ***
[  130.929085] *** tx_isp_link_core_device: Core device linked successfully ***
[  130.929091] *** Core subdev already registered at slot 3: 85f42400 ***
[  130.929105] *** tx_isp_core_probe: Assigned frame_channels=85f42800 to core_dev ***
[  130.929111] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  130.929116] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  130.929121] *** tx_isp_core_probe: Calling sensor_early_init ***
[  130.929127] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  130.929133] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  130.929139] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  130.929145] ispcore_slake_module: VIC device=85f42000, state=1ispcore_slake_module: Processing subdevices
[  130.929154] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  130.929163] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  130.929169] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  130.929176] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  130.929181] ispcore_slake_module: CSI slake success
[  130.929185] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  130.929191] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f42000 ***
[  130.929199] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f42000, current state=1 ***
[  130.929205] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  130.929210] ispcore_slake_module: VIC slake success
[  130.929215] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  130.929220] ispcore_slake_module: Managing ISP clocks
[  130.929225] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  130.929232] ispcore_slake_module: Complete, result=0<6>[  130.929237] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  130.929243] *** tx_isp_core_probe: Core device setup complete ***
[  130.929249] ***   - Core device: 85f42400 ***
[  130.929254] ***   - Channel count: 6 ***
[  130.929259] ***   - Linked to ISP device: 80514000 ***
[  130.929265] *** tx_isp_core_probe: Initializing core tuning system ***
[  130.929271] isp_core_tuning_init: Initializing tuning data structure
[  130.929282] isp_core_tuning_init: Tuning data structure initialized at 84d2e000
[  130.929288] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  130.929293] *** SAFE: mode_flag properly initialized using struct member access ***
[  130.929299] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  130.929304] *** tx_isp_core_probe: Set platform driver data ***
[  130.929309] *** tx_isp_core_probe: Set global core device reference ***
[  130.929315] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  130.929321] ***   - Core device: 85f42400 ***
[  130.929326] ***   - Tuning device: 84d2e000 ***
[  130.929331] *** tx_isp_core_probe: Creating frame channel devices ***
[  130.929337] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  130.932260] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  130.936811] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  130.942359] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  130.945497] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  130.945507] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  130.945513] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  130.945519] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  130.945525] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  130.945534] tisp_code_create_tuning_node: Allocated dynamic major 251
[  130.959205] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  130.959216] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  130.959222] *** tx_isp_core_probe: Core probe completed successfully ***
[  130.959242] *** Platform device 4 (isp-m0) registered successfully ***
[  130.959248] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  130.959271] *** Created /proc/jz/isp directory ***
[  130.959279] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  130.959288] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  130.959295] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  130.959301] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0682828 ***
[  130.959309] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f42000 for isp-w02 ***
[  130.959317] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  130.959325] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  130.959333] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  130.959342] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  130.959351] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  130.959357] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  130.959363] *** Misc device registration handled via main tx-isp device ***
[  130.959368] *** Misc device registration handled via main tx-isp device ***
[  130.959373] *** Misc device registration handled via main tx-isp device ***
[  130.959379] *** Misc device registration handled via main tx-isp device ***
[  130.959384] *** Misc device registration handled via main tx-isp device ***
[  130.959389] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  130.959398] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  130.959406] *** Frame channel 1 initialized: 640x360, state=2 ***
[  130.959412] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  130.959419] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f42000 ***
[  130.959424] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  130.959429] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  130.959435] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  130.959441] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  130.959447] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  130.959452] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  130.959458] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  130.959463] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  130.959469] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  130.959475] *** PROBE: Binary Ninja reference implementation complete ***
[  130.961985] *** tx_isp_init: Platform device and driver registered successfully ***
[  130.975028] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  130.975043] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.975053] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.975200] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[  130.979005] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  130.980854] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  130.980896] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  130.980905] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  131.949142] === gc2053 SENSOR MODULE INIT ===
[  131.951607] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# [INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
d[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[    0.746313] usbcore: registered new interface driver cdc_ncm
[    0.752261] i2c /dev entries driver
[    0.756717] jz-wdt: watchdog initialized
[    0.761451] TCP: cubic registered
[    0.765869] NET: Registered protocol family 10
[    0.771261] NET: Registered protocol family 17
[    0.777037] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787918] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798291] devtmpfs: mounted
[    0.801747] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.207213] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.420003] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.733836] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.736388] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.736446] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.739063] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    5.856362] exFAT: Version 1.2.9
[    5.897362] usbcore: registered new interface driver usbserial
[    5.917258] usbcore: registered new interface driver ch341
[    5.919824] usbserial: USB Serial support registered for ch341-uart
[    5.934306] usbcore: registered new interface driver cp210x
[    5.936719] usbserial: USB Serial support registered for cp210x
[    5.962324] request spk en gpio 63 ok!
[    5.962335] jz_codec_register: probe() successful!
[    5.962409] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    5.962418] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    5.962435] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    5.962443] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.369349] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48d8000)
[    6.369638] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48c0000)
[    6.369957] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48c6000)
[    6.399753] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.436953] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.439702] Additional GPIO keys device registered with 1 buttons
[    6.449383] The version of PWM driver is H20210412a
[    6.460201] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    6.938553] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.051602] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.110012] mmc1: new SDIO card at address 0001
[    7.328254] RTW: module init start
[    7.328268] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.328274] RTW: build time: Aug 28 2025 05:46:40
[    7.328498] RTW: == SDIO Card Info ==
[    7.328507] RTW:   card: 84299c00
[    7.328513] RTW:   clock: 24000000 Hz
[    7.328518] RTW:   timing spec: legacy
[    7.328526] RTW:   sd3_bus_mode: FALSE
[    7.328531] RTW:   func num: 1
[    7.328538] RTW:   func1: 84789300 (*)
[    7.328542] RTW: ================
[    7.357916] RTW: HW EFUSE
[    7.357930] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.357962] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.357995] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358028] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358060] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358093] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358126] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358158] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358191] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358224] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358256] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358289] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.358322] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.358354] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.358386] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.358418] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.358449] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.358481] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.358513] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358546] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358578] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358611] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358644] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358676] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358709] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358742] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358774] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358807] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358840] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358872] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358905] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358938] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.358980] RTW: hal_com_config_channel_plan chplan:0x20
[    7.442816] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.442830] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.442837] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.442844] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.442850] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.442857] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.442864] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.442870] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.442876] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.444123] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.464190] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.477473] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.493036] RTW: module init ret=0
[    8.121772] RTW: txpath=0x1, rxpath=0x1
[    8.121784] RTW: txpath_1ss:0x1, num:1
[    8.207671] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[    9.893140] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.102904] RTW: start auth
[   10.107442] RTW: auth success, start assoc
[   10.112697] RTW: assoc success
[   10.112792] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.114264] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.114275] RTW: mac_id : 0
[   10.114280] RTW: wireless_mode : 0x0b
[   10.114286] RTW: mimo_type : 0
[   10.114292] RTW: static smps : N
[   10.114298] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.114303] RTW: rate_id : 3
[   10.114310] RTW: rssi : -1 (%), rssi_level : 0
[   10.114315] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.114321] RTW: disable_ra : N, disable_pt : N
[   10.114326] RTW: is_noisy : N
[   10.114332] RTW: txrx_state : 0
[   10.114338] RTW: curr_tx_rate : CCK_1M (L)
[   10.114344] RTW: curr_tx_bw : 20MHz
[   10.114349] RTW: curr_retry_ratio : 0
[   10.114355] RTW: ra_mask : 0x00000000000fffff
[   10.114355] 
[   10.116890] RTW: recv eapol packet 1/4
[   10.118052] RTW: send eapol packet 2/4
[   10.125448] RTW: recv eapol packet 3/4
[   10.125823] RTW: send eapol packet 4/4
[   10.127006] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.127303] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.227636] codec_codec_ctl: set repaly channel...
[   13.227673] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.227681] codec_codec_ctl: set sample rate...
[   13.227765] codec_codec_ctl: set device...
[   13.459182] codec_set_device: set device: speaker...
[  125.170500] ISP Register Monitor v1.3 initializing
[  125.170639] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[  125.197821] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[  125.204137] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[  125.204277] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[  130.792768] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[  130.795271] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[  130.795289] *** PROBE: ISP device allocated successfully: 80514000 ***
[  130.795305] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[  130.795311] *** PROBE: ISP device mutex and spinlock initialized ***
[  130.795318] *** PROBE: Event callback structure initialized at 0x85f46680 (offset 0xc from isp_dev) ***
[  130.795329] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[  130.795336] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[  130.795343] *** PROBE: Platform data: c06b4540 ***
[  130.795348] *** PROBE: Platform data validation passed ***
[  130.795353] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[  130.795359] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[  130.795365] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[  130.795371] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[  130.795376] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[  130.817434] All ISP subdev platform drivers registered successfully
[  130.820340] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[  130.820354] *** Registering platform device 0 from platform data ***
[  130.826726] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[  130.826741] *** tx_isp_subdev_init: pdev=c06b4220, sd=85215800, ops=c06b4840 ***
[  130.826748] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.826755] *** tx_isp_subdev_init: ops=c06b4840, ops->core=c06b4874 ***
[  130.826761] *** tx_isp_subdev_init: ops->core->init=c066b288 ***
[  130.826767] *** tx_isp_subdev_init: Set sd->dev=c06b4230, sd->pdev=c06b4220 ***
[  130.826774] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[  130.826780] tx_isp_module_init: Module initialized for isp-w00
[  130.826786] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.826793] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[  130.826799] tx_isp_subdev_init: platform_get_resource returned c06b4318 for device isp-w00
[  130.826807] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[  130.826817] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  130.826823] isp_subdev_init_clks: Using platform data clock arrays: c06b4308
[  130.826829] isp_subdev_init_clks: Using platform data clock configs
[  130.826837] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.826847] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.826855] Clock cgu_isp enabled successfully
[  130.826862] Platform data clock[1]: name=isp, rate=65535
[  130.826870] Clock isp enabled successfully
[  130.829238] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[  130.829253] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.829262] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829271] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[  130.829281] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829291] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829305] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829313] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.829323] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[  130.829333] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  130.829343] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[  130.829353] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[  130.829362] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829371] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.829381] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[  130.829390] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[  130.829399] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.829409] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[  130.829419] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[  130.829429] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[  130.829439] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[  130.831341] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[  130.831357] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.831367] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[  130.831377] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831386] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831395] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831405] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831415] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[  130.831440] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  130.831450] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[  130.831461] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[  130.831470] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831481] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831491] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831500] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[  130.831509] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831519] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.831528] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[  130.831539] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.831548] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.831801] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[  130.831811] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831820] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831830] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831839] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[  130.831849] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831858] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831867] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[  130.831877] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[  130.831887] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  130.831896] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[  130.831905] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[  130.831915] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[  130.831924] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[  130.831934] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[  130.831943] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[  130.831954] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831963] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831973] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[  130.831982] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[  130.831991] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[  130.848955] CPM clock gates configured
[  130.848969] isp_subdev_init_clks: Successfully initialized 2 clocks
[  130.848979] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4220, sd=85215800, ourISPdev=80514000 ***
[  130.848987] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[  130.848993] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[  130.848998] *** DEBUG: About to check device name matches ***
[  130.849005] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[  130.849011] *** LINKED CSI device: 85215800, regs: b0022000 ***
[  130.849018] *** CSI PROBE: Set dev_priv to csi_dev 85215800 AFTER subdev_init ***
[  130.849025] *** CSI PROBE: Set host_priv to csi_dev 85215800 AFTER subdev_init ***
[  130.849031] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[  130.849037] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.849061] *** Platform device 0 (isp-w00) registered successfully ***
[  130.849067] *** Registering platform device 1 from platform data ***
[  130.851434] *** VIC PROBE: IRQ numbers initialized to 38 ***
[  130.851449] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[  130.851455] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[  130.851461] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[  130.851469] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[  130.851475] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[  130.851480] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[  130.851486] *** VIC will operate in FULL mode with complete buffer operations ***
[  130.851491] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[  130.851499] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[  130.851505] *** VIC PROBE: Event callback structure stored in VIC device field ***
[  130.851511] *** VIC PROBE: Stored vic_dev pointer 85f42000 in subdev dev_priv ***
[  130.851517] *** VIC PROBE: Set host_priv to vic_dev 85f42000 for Binary Ninja compatibility ***
[  130.851523] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[  130.851531] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[  130.851539] *** tx_isp_subdev_init: pdev=c06b4338, sd=85f42000, ops=c06b47c0 ***
[  130.851545] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.851552] *** tx_isp_subdev_init: ops=c06b47c0, ops->core=c06b47dc ***
[  130.851558] *** tx_isp_subdev_init: ops->core->init=c0680d58 ***
[  130.851565] *** tx_isp_subdev_init: Set sd->dev=c06b4348, sd->pdev=c06b4338 ***
[  130.851571] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[  130.851577] tx_isp_module_init: Module initialized for isp-w02
[  130.851583] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.851591] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[  130.851598] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[  130.851608] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0673928, thread=c0666584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[  130.851617] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0673928, thread=c0666584 ***
[  130.858997] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.859008] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[  130.859015] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[  130.859024] tx_isp_subdev_init: platform_get_resource returned c06b4430 for device isp-w02
[  130.859032] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[  130.859041] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[  130.859048] isp_subdev_init_clks: Using platform data clock arrays: c06b4420
[  130.859055] isp_subdev_init_clks: Using platform data clock configs
[  130.859063] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.859079] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.859085] Clock cgu_isp enabled successfully
[  130.859091] Platform data clock[1]: name=isp, rate=65535
[  130.859098] Clock isp enabled successfully
[  130.888457] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  130.888473] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[  130.888482] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[  130.888491] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[  130.888504] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[  130.888513] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[  130.888523] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[  130.888532] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[  130.888545] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  130.888554] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  130.888563] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  130.888573] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[  130.888582] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  130.888591] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  130.888601] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  130.888610] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  130.888619] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[  130.888629] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[  130.888638] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[  130.888647] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[  130.888657] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[  130.888666] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[  130.888675] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[  130.888685] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[  130.888694] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[  130.888704] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[  130.888713] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[  130.888729] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[  130.888739] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[  130.888748] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[  130.888951] CPM clock gates configured
[  130.888958] isp_subdev_init_clks: Successfully initialized 2 clocks
[  130.888967] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4338, sd=85f42000, ourISPdev=80514000 ***
[  130.888975] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[  130.888981] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[  130.888987] *** DEBUG: About to check device name matches ***
[  130.888992] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[  130.888998] *** DEBUG: Retrieved vic_dev from subdev data: 85f42000 ***
[  130.889005] *** DEBUG: About to set ourISPdev->vic_dev = 85f42000 ***
[  130.889010] *** DEBUG: ourISPdev before linking: 80514000 ***
[  130.889016] *** DEBUG: ourISPdev->vic_dev set to: 85f42000 ***
[  130.889022] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[  130.889027] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[  130.889033] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[  130.889041] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.889047] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[  130.889052] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[  130.889058] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[  130.889079] *** Platform device 1 (isp-w02) registered successfully ***
[  130.889085] *** Registering platform device 2 from platform data ***
[  130.891853] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[  130.891869] *** tx_isp_subdev_init: pdev=c06b4148, sd=81154000, ops=c06b56a4 ***
[  130.891875] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.891883] *** tx_isp_subdev_init: ops=c06b56a4, ops->core=c06b56c4 ***
[  130.891889] *** tx_isp_subdev_init: ops->core->init=c068cde8 ***
[  130.891895] *** tx_isp_subdev_init: Set sd->dev=c06b4158, sd->pdev=c06b4148 ***
[  130.891902] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b56a4 ***
[  130.891909] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b4840 ***
[  130.891915] tx_isp_module_init: Module initialized for isp-w01
[  130.891921] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.891929] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b4148, sd=81154000, ourISPdev=80514000 ***
[  130.891936] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[  130.891942] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[  130.891947] *** DEBUG: About to check device name matches ***
[  130.891953] *** DEBUG: VIN device name matched! Setting up VIN device ***
[  130.891959] *** LINKED VIN device: 81154000 ***
[  130.891966] *** VIN SUBDEV OPS CONFIGURED: core=c06b56c4, video=c06b56b8, s_stream=c068cfe0 ***
[  130.891973] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[  130.891979] *** VIN PROBE: Set dev_priv to vin_dev 81154000 AFTER subdev_init ***
[  130.891985] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[  130.892005] *** Platform device 2 (isp-w01) registered successfully ***
[  130.892011] *** Registering platform device 3 from platform data ***
[  130.899169] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[  130.899184] *** tx_isp_subdev_init: pdev=c06b4008, sd=81154400, ops=c06b48f4 ***
[  130.899191] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.899197] *** tx_isp_subdev_init: ops=c06b48f4, ops->core=c06bb77c ***
[  130.899203] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[  130.899210] *** tx_isp_subdev_init: Set sd->dev=c06b4018, sd->pdev=c06b4008 ***
[  130.899217] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b48f4 ***
[  130.899223] *** tx_isp_subdev_init: ops->sensor=c06bb770, csi_subdev_ops=c06b4840 ***
[  130.899229] tx_isp_module_init: Module initialized for isp-fs
[  130.899235] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.899241] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[  130.899249] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[  130.899255] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[  130.899262] *** FS PROBE: Set dev_priv to fs_dev 81154400 AFTER subdev_init ***
[  130.899268] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[  130.899287] *** Platform device 3 (isp-fs) registered successfully ***
[  130.899293] *** Registering platform device 4 from platform data ***
[  130.901894] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[  130.901908] *** tx_isp_create_core_device: Creating ISP core device ***
[  130.901917] *** tx_isp_create_core_device: Core device created successfully: 85f42400 ***
[  130.901924] *** CORE PROBE: Set dev_priv to core_dev 85f42400 ***
[  130.901930] *** CORE PROBE: Set host_priv to core_dev 85f42400 - PREVENTS BadVA CRASH ***
[  130.901937] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[  130.901945] *** tx_isp_subdev_init: pdev=c06b3ed0, sd=85f42400, ops=c06b45f8 ***
[  130.901951] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  130.901958] *** tx_isp_subdev_init: ops=c06b45f8, ops->core=c06b4624 ***
[  130.901964] *** tx_isp_subdev_init: ops->core->init=c067d8fc ***
[  130.901971] *** tx_isp_subdev_init: Set sd->dev=c06b3ee0, sd->pdev=c06b3ed0 ***
[  130.901978] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[  130.901984] tx_isp_module_init: Module initialized for isp-m0
[  130.901989] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[  130.901998] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[  130.902005] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[  130.902015] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0673928, thread=c0666584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[  130.902023] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0673928, thread=c0666584 ***
[  130.904309] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[  130.904321] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[  130.904328] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[  130.904337] tx_isp_subdev_init: platform_get_resource returned c06b3fd0 for device isp-m0
[  130.904345] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[  130.904356] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[  130.904363] isp_subdev_init_clks: Using platform data clock arrays: c06b3fb8
[  130.904369] isp_subdev_init_clks: Using platform data clock configs
[  130.904377] Platform data clock[0]: name=cgu_isp, rate=100000000
[  130.904386] Clock cgu_isp: set rate 100000000 Hz, result=0
[  130.904392] Clock cgu_isp enabled successfully
[  130.904399] Platform data clock[1]: name=isp, rate=65535
[  130.904406] Clock isp enabled successfully
[  130.904413] Platform data clock[2]: name=csi, rate=65535
[  130.904420] Clock csi enabled successfully
[  130.928949] CPM clock gates configured
[  130.928962] isp_subdev_init_clks: Successfully initialized 3 clocks
[  130.928973] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b3ed0, sd=85f42400, ourISPdev=80514000 ***
[  130.928981] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[  130.928987] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[  130.928992] *** DEBUG: About to check device name matches ***
[  130.928999] *** DEBUG: CORE device name matched! Setting up Core device ***
[  130.929005] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[  130.929013] *** tx_isp_link_core_device: Linking core device 85f42400 to ISP device 80514000 ***
[  130.929018] *** tx_isp_link_core_device: Core device linked successfully ***
[  130.929025] *** Core subdev already registered at slot 3: 85f42400 ***
[  130.929031] *** LINKED CORE device: 85f42400 ***
[  130.929035] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[  130.929041] *** tx_isp_core_probe: Core subdev initialized successfully ***
[  130.929048] *** tx_isp_core_device_init: Initializing core device: 85f42400 ***
[  130.929060] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[  130.929066] *** tx_isp_core_device_init: Core device initialized successfully ***
[  130.929071] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[  130.929079] *** tx_isp_link_core_device: Linking core device 85f42400 to ISP device 80514000 ***
[  130.929085] *** tx_isp_link_core_device: Core device linked successfully ***
[  130.929091] *** Core subdev already registered at slot 3: 85f42400 ***
[  130.929105] *** tx_isp_core_probe: Assigned frame_channels=85f42800 to core_dev ***
[  130.929111] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[  130.929116] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[  130.929121] *** tx_isp_core_probe: Calling sensor_early_init ***
[  130.929127] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[  130.929133] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[  130.929139] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[  130.929145] ispcore_slake_module: VIC device=85f42000, state=1ispcore_slake_module: Processing subdevices
[  130.929154] *** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***<6>[  130.929163] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[  130.929169] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[  130.929176] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[  130.929181] ispcore_slake_module: CSI slake success
[  130.929185] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[  130.929191] *** tx_isp_vic_slake_subdev: ENTRY - sd=85f42000 ***
[  130.929199] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=85f42000, current state=1 ***
[  130.929205] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[  130.929210] ispcore_slake_module: VIC slake success
[  130.929215] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[  130.929220] ispcore_slake_module: Managing ISP clocks
[  130.929225] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[  130.929232] ispcore_slake_module: Complete, result=0<6>[  130.929237] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[  130.929243] *** tx_isp_core_probe: Core device setup complete ***
[  130.929249] ***   - Core device: 85f42400 ***
[  130.929254] ***   - Channel count: 6 ***
[  130.929259] ***   - Linked to ISP device: 80514000 ***
[  130.929265] *** tx_isp_core_probe: Initializing core tuning system ***
[  130.929271] isp_core_tuning_init: Initializing tuning data structure
[  130.929282] isp_core_tuning_init: Tuning data structure initialized at 84d2e000
[  130.929288] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  130.929293] *** SAFE: mode_flag properly initialized using struct member access ***
[  130.929299] *** tx_isp_core_probe: Tuning init SUCCESS ***
[  130.929304] *** tx_isp_core_probe: Set platform driver data ***
[  130.929309] *** tx_isp_core_probe: Set global core device reference ***
[  130.929315] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[  130.929321] ***   - Core device: 85f42400 ***
[  130.929326] ***   - Tuning device: 84d2e000 ***
[  130.929331] *** tx_isp_core_probe: Creating frame channel devices ***
[  130.929337] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[  130.932260] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[  130.936811] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[  130.942359] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[  130.945497] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[  130.945507] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[  130.945513] *** tx_isp_core_probe: Frame channel devices created successfully ***
[  130.945519] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[  130.945525] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  130.945534] tisp_code_create_tuning_node: Allocated dynamic major 251
[  130.959205] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[  130.959216] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[  130.959222] *** tx_isp_core_probe: Core probe completed successfully ***
d[  130.959242] *** Platform device 4 (isp-m0) registered successfully ***
[  130.959248] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[  130.959271] *** Created /proc/jz/isp directory ***
[  130.959279] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[  130.959288] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[  130.959295] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[  130.959301] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0682828 ***
[  130.959309] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 85f42000 for isp-w02 ***
[  130.959317] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[  130.959325] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[  130.959333] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[  130.959342] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[  130.959351] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[  130.959357] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[  130.959363] *** Misc device registration handled via main tx-isp device ***
[  130.959368] *** Misc device registration handled via main tx-isp device ***
[  130.959373] *** Misc device registration handled via main tx-isp device ***
[  130.959379] *** Misc device registration handled via main tx-isp device ***
[  130.959384] *** Misc device registration handled via main tx-isp device ***
[  130.959389] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[  130.959398] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[  130.959406] *** Frame channel 1 initialized: 640x360, state=2 ***
[  130.959412] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[  130.959419] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 85f42000 ***
[  130.959424] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[  130.959429] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[  130.959435] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[  130.959441] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[  130.959447] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[  130.959452] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[  130.959458] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[  130.959463] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[  130.959469] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[  130.959475] *** PROBE: Binary Ninja reference implementation complete ***
[  130.961985] *** tx_isp_init: Platform device and driver registered successfully ***
[  130.975028] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[  130.975043] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[  130.975053] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[  130.975200] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[  130.979005] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[  130.980854] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[  130.980896] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[  130.980905] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[  131.949142] === gc2053 SENSOR MODULE INIT ===
[  131.951607] gc2053 I2C driver registered, waiting for device creation by ISP
[  134.725389] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[  134.725403] === ISP Subdevice Array Status ===
[  134.725412]   [0]: isp-w00 (sd=85215800)
[  134.725419]   [1]: isp-w02 (sd=85f42000)
[  134.725540]   [2]: isp-w01 (sd=81154000)
[  134.725548]   [3]: isp-m0 (sd=85f42400)
[  134.725553]   [4]: (empty)
[  134.725559]   [5]: (empty)
[  134.725564]   [6]: (empty)
[  134.725569]   [7]: (empty)
[  134.725574]   [8]: (empty)
[  134.725579]   [9]: (empty)
[  134.725584]   [10]: (empty)
[  134.725589]   [11]: (empty)
[  134.725595]   [12]: (empty)
[  134.725599]   [13]: (empty)
[  134.725605]   [14]: (empty)
[  134.725610]   [15]: (empty)
[  134.725615] === End Subdevice Array ===
[  134.725621] *** tx_isp_open: Found core subdev 85f42400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[  134.725629] *** DEBUG: core_sd->dev_priv=85f42400, core_sd->host_priv=85f42400 ***
[  134.725635] *** DEBUG: core_sd->pdev=c06b3ed0, core_sd->ops=c06b45f8 ***
[  134.725643] *** ispcore_core_ops_init: ENTRY - sd=85f42400, on=1 ***
[  134.725649] *** ispcore_core_ops_init: sd->dev_priv=85f42400, sd->host_priv=85f42400 ***
[  134.725657] *** ispcore_core_ops_init: sd->pdev=c06b3ed0, sd->ops=c06b45f8 ***
[  134.725663] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  134.725669] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  134.725677] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  134.725683] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[  134.725689] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[  134.725693] *** ispcore_core_ops_init: s0 (core_dev) = 85f42400 from sd->host_priv ***
[  134.725701] ispcore_core_ops_init: core_dev=85f42400, vic_dev=85f42000, vic_state=1
[  134.725706] ispcore_core_ops_init: Complete, result=0<6>[  134.725711] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[  134.725717] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[  134.726305] ISP IOCTL: cmd=0x805056c1 arg=0x7711bd60
[  134.726321] subdev_sensor_ops_ioctl: cmd=0x2000000
[  134.726326] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[  134.726333] *** Creating I2C sensor device on adapter 0 ***
[  134.726341] *** Creating I2C device: gc2053 at 0x37 ***
[  134.726347] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[  134.726355] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[  134.726361] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[  134.736567] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[  134.739202] === GC2053 SENSOR PROBE START ===
[  134.739219] sensor_probe: client=85574500, addr=0x37, adapter=84074c10 (i2c0)
[  134.739225] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[  134.739231] Requesting reset GPIO 18
[  134.739239] GPIO reset sequence: HIGH -> LOW -> HIGH
[  134.968924] GPIO reset sequence completed successfully
[  134.968937] === GPIO INITIALIZATION COMPLETE ===
[  134.968947] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[  134.968962] sensor_probe: data_interface=1, sensor_max_fps=30
[  134.968967] sensor_probe: MIPI 30fps
[  134.968975] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[  134.968983] *** tx_isp_subdev_init: pdev=c06de168, sd=8047f400, ops=c06de248 ***
[  134.968989] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[  134.968996] *** tx_isp_subdev_init: ops=c06de248, ops->core=c06de274 ***
[  134.969002] *** tx_isp_subdev_init: ops->core->init=c06db6bc ***
[  134.969009] *** tx_isp_subdev_init: Set sd->dev=c06de178, sd->pdev=c06de168 ***
[  134.969016] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06de248, ops->sensor=c06de25c ***
[  134.969022] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[  134.969029] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8047f400 ***
[  134.969036] *** tx_isp_subdev_init: SENSOR ops=c06de248, ops->sensor=c06de25c ***
[  134.969042] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[  134.969048] tx_isp_module_init: Module initialized for (null)
[  134.969054] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
m[  134.969063] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06de168, sd=8047f400, ourISPdev=80514000 ***
[  134.969069] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[  134.969075] *** DEBUG: Device name comparison - checking 'gc2053' ***
[  134.969081] *** DEBUG: About to check device name matches ***
[  134.969088] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[  134.969095] *** SENSOR 'gc2053' registered at subdev index 5 ***
[  134.969101] *** SENSOR subdev: 8047f400, ops: c06de248 ***
[  134.969107] *** SENSOR ops->sensor: c06de25c ***
[  134.969113] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[  134.969119] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[  134.969192] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  134.969200] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[  134.969206] sensor_probe: I2C client association complete
[  134.969215]   sd=8047f400, client=85574500, addr=0x37, adapter=i2c0
[  134.969220] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[  134.969229] sensor_read: reg=0xf0, client=85574500, adapter=i2c0, addr=0x37
[  134.969637] sensor_read: reg=0xf0 value=0x20 SUCCESS
[  134.969645] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[  134.969651] *** SUCCESS: I2C communication working after GPIO reset! ***
[  134.969659] sensor_read: reg=0xf1, client=85574500, adapter=i2c0, addr=0x37
[  134.970148] sensor_read: reg=0xf1 value=0x53 SUCCESS
[  134.970155] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[  134.970161] === I2C COMMUNICATION TEST COMPLETE ===
[  134.970168] Registering gc2053 with ISP framework (sd=8047f400, sensor=8047f400)
[  134.970174] gc2053 registered with ISP framework successfully
[  134.970195] *** MIPS-SAFE: I2C device created successfully at 0x85574500 ***
[  134.970202] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[  134.970209] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[  134.970215] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[  134.970222] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[  134.970257] ISP IOCTL: cmd=0xc050561a arg=0x7fff54c8
[  134.970264] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[  134.970271] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[  134.970279] ISP IOCTL: cmd=0xc050561a arg=0x7fff54c8
[  134.970284] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[  134.970291] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[  134.970298] ISP IOCTL: cmd=0xc0045627 arg=0x7fff5520
[  134.970309] ISP IOCTL: cmd=0x800856d5 arg=0x7fff5518
[  134.970315] TX_ISP_GET_BUF: IOCTL handler called
[  134.970321] TX_ISP_GET_BUF: core_dev=85f42400, isp_dev=80514000
[  134.970328] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[  134.970335] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[  135.043089] ISP IOCTL: cmd=0x800856d4 arg=0x7fff5518
[  135.043103] TX_ISP_SET_BUF: addr=0x6300000 size=0
[  135.047323] ISP IOCTL: cmd=0x40045626 arg=0x7fff5530
[  135.047337] subdev_sensor_ops_ioctl: cmd=0x2000003
[  135.047343] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[  135.047349] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[  135.047355] subdev_sensor_ops_ioctl: Returning current sensor index 0
[  135.047365] ISP IOCTL: cmd=0x80045612 arg=0x0
[  135.047371] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[  135.047377] === ISP Subdevice Array Status ===
[  135.047385]   [0]: isp-w00 (sd=85215800)
[  135.047392]   [1]: isp-w02 (sd=85f42000)
[  135.047399]   [2]: isp-w01 (sd=81154000)
[  135.047405]   [3]: isp-m0 (sd=85f42400)
[  135.047412]   [4]: gc2053 (sd=8047f400)
[  135.047419]   [5]: gc2053 (sd=8047f400)
[  135.047424]   [6]: (empty)
[  135.047429]   [7]: (empty)
[  135.047434]   [8]: (empty)
[  135.047439]   [9]: (empty)
[  135.047444]   [10]: (empty)
[  135.047449]   [11]: (empty)
[  135.047455]   [12]: (empty)
[  135.047459]   [13]: (empty)
[  135.047465]   [14]: (empty)
[  135.047470]   [15]: (empty)
[  135.047475] === End Subdevice Array ===
[  135.047480] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[  135.047485] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[  135.047491] *** ispcore_activate_module: Fixed for our struct layouts ***
[  135.047497] *** VIC device in state 1, proceeding with activation ***
[  135.047503] *** CLOCK CONFIGURATION SECTION: clk_array=85479680, clk_count=2 ***
[  135.047511] Clock 0 set to 100000000 Hz
[  135.047517] Clock 0 enabled
[  135.047524] Clock 1 set to 100000000 Hz
[  135.047529] Clock 1 enabled
[  135.047534] *** SUBDEVICE VALIDATION SECTION ***
[  135.047539] VIC device state set to 2 (activated)
[  135.047544] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[  135.047549] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[  135.047555] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[  135.047560] *** SUBDEVICE INITIALIZATION LOOP ***
[  135.047565] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[  135.047571] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[  135.047579] *** SENSOR_INIT: gc2053 enable=1 ***
[  135.047587] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[  135.047595] *** CALLING SENSOR_WRITE_ARRAY WITH c06dee20 (should be 137 registers) ***
[  135.047604] sensor_write: reg=0xfe val=0x80, client=85574500, adapter=i2c0, addr=0x37
[  135.047924] sensor_write: reg=0xfe val=0x80 SUCCESS
[  135.047931] sensor_write_array: reg[1] 0xfe=0x80 OK
[  135.047940] sensor_write: reg=0xfe val=0x80, client=85574500, adapter=i2c0, addr=0x37
[  135.048261] sensor_write: reg=0xfe val=0x80 SUCCESS
[  135.048268] sensor_write_array: reg[2] 0xfe=0x80 OK
[  135.048277] sensor_write: reg=0xfe val=0x80, client=85574500, adapter=i2c0, addr=0x37
[  135.048588] sensor_write: reg=0xfe val=0x80 SUCCESS
[  135.048595] sensor_write_array: reg[3] 0xfe=0x80 OK
[  135.048603] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.048942] sensor_write: reg=0xfe val=0x00 SUCCESS
[  135.048949] sensor_write_array: reg[4] 0xfe=0x00 OK
[  135.048958] sensor_write: reg=0xf2 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.057407] sensor_write: reg=0xf2 val=0x00 SUCCESS
[  135.057420] sensor_write_array: reg[5] 0xf2=0x00 OK
[  135.057430] sensor_write: reg=0xf3 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.057749] sensor_write: reg=0xf3 val=0x00 SUCCESS
[  135.057755] sensor_write_array: reg[6] 0xf3=0x00 OK
[  135.057764] sensor_write: reg=0xf4 val=0x36, client=85574500, adapter=i2c0, addr=0x37
[  135.058082] sensor_write: reg=0xf4 val=0x36 SUCCESS
[  135.058089] sensor_write_array: reg[7] 0xf4=0x36 OK
[  135.058098] sensor_write: reg=0xf5 val=0xc0, client=85574500, adapter=i2c0, addr=0x37
[  135.058411] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[  135.058419] sensor_write_array: reg[8] 0xf5=0xc0 OK
[  135.058427] sensor_write: reg=0xf6 val=0x44, client=85574500, adapter=i2c0, addr=0x37
[  135.058741] sensor_write: reg=0xf6 val=0x44 SUCCESS
[  135.058748] sensor_write_array: reg[9] 0xf6=0x44 OK
[  135.058757] sensor_write: reg=0xf7 val=0x01, client=85574500, adapter=i2c0, addr=0x37
[  135.059058] sensor_write: reg=0xf7 val=0x01 SUCCESS
[  135.059066] sensor_write_array: reg[10] 0xf7=0x01 OK
[  135.059075] sensor_write: reg=0xf8 val=0x68, client=85574500, adapter=i2c0, addr=0x37
[  135.059390] sensor_write: reg=0xf8 val=0x68 SUCCESS
[  135.059399] sensor_write: reg=0xf9 val=0x40, client=85574500, adapter=i2c0, addr=0x37
[  135.059713] sensor_write: reg=0xf9 val=0x40 SUCCESS
[  135.059721] sensor_write: reg=0xfc val=0x8e, client=85574500, adapter=i2c0, addr=0x37
[  135.060035] sensor_write: reg=0xfc val=0x8e SUCCESS
[  135.060043] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
	[  135.060356] sensor_write: reg=0xfe val=0x00 SUCCESS
[  135.060365] sensor_write: reg=0x87 val=0x18, client=85574500, adapter=i2c0, addr=0x37
[  135.060678] sensor_write: reg=0x87 val=0x18 SUCCESS
[  135.060687] sensor_write: reg=0xee val=0x30, client=85574500, adapter=i2c0, addr=0x37
[  135.060999] sensor_write: reg=0xee val=0x30 SUCCESS
[  135.061015] sensor_write: reg=0xd0 val=0xb7, client=85574500, adapter=i2c0, addr=0x37
[  135.061330] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[  135.061339] sensor_write: reg=0x03 val=0x04, client=85574500, adapter=i2c0, addr=0x37
[  135.061651] sensor_write: reg=0x03 val=0x04 SUCCESS
[  135.061660] sensor_write: reg=0x04 val=0x60, client=85574500, adapter=i2c0, addr=0x37
[  135.061973] sensor_write: reg=0x04 val=0x60 SUCCESS
[  135.061982] sensor_write: reg=0x05 val=0x04, client=85574500, adapter=i2c0, addr=0x37
[  135.067515] sensor_write: reg=0x05 val=0x04 SUCCESS
[  135.067530] sensor_write: reg=0x06 val=0x4c, client=85574500, adapter=i2c0, addr=0x37
[  135.068007] sensor_write: reg=0x06 val=0x4c SUCCESS
[  135.068022] sensor_write: reg=0x07 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.068341] sensor_write: reg=0x07 val=0x00 SUCCESS
[  135.068349] sensor_write: reg=0x08 val=0x11, client=85574500, adapter=i2c0, addr=0x37
[  135.068667] sensor_write: reg=0x08 val=0x11 SUCCESS
[  135.068676] sensor_write: reg=0x09 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.069034] sensor_write: reg=0x09 val=0x00 SUCCESS
[  135.069045] sensor_write: reg=0x0a val=0x02, client=85574500, adapter=i2c0, addr=0x37
[  135.069357] sensor_write: reg=0x0a val=0x02 SUCCESS
[  135.069365] sensor_write: reg=0x0b val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.069679] sensor_write: reg=0x0b val=0x00 SUCCESS
[  135.069688] sensor_write: reg=0x0c val=0x02, client=85574500, adapter=i2c0, addr=0x37
[  135.070001] sensor_write: reg=0x0c val=0x02 SUCCESS
[  135.070011] sensor_write: reg=0x0d val=0x04, client=85574500, adapter=i2c0, addr=0x37
[  135.070323] sensor_write: reg=0x0d val=0x04 SUCCESS
[  135.070332] sensor_write: reg=0x0e val=0x40, client=85574500, adapter=i2c0, addr=0x37
[  135.070645] sensor_write: reg=0x0e val=0x40 SUCCESS
[  135.070654] sensor_write: reg=0x12 val=0xe2, client=85574500, adapter=i2c0, addr=0x37
[  135.070967] sensor_write: reg=0x12 val=0xe2 SUCCESS
[  135.070975] sensor_write: reg=0x13 val=0x16, client=85574500, adapter=i2c0, addr=0x37
[  135.071289] sensor_write: reg=0x13 val=0x16 SUCCESS
[  135.071297] sensor_write: reg=0x19 val=0x0a, client=85574500, adapter=i2c0, addr=0x37
[  135.071611] sensor_write: reg=0x19 val=0x0a SUCCESS
[  135.071619] sensor_write: reg=0x21 val=0x1c, client=85574500, adapter=i2c0, addr=0x37
[  135.071932] sensor_write: reg=0x21 val=0x1c SUCCESS
[  135.071941] sensor_write: reg=0x28 val=0x0a, client=85574500, adapter=i2c0, addr=0x37
[  135.072253] sensor_write: reg=0x28 val=0x0a SUCCESS
[  135.072262] sensor_write: reg=0x29 val=0x24, client=85574500, adapter=i2c0, addr=0x37
[  135.072575] sensor_write: reg=0x29 val=0x24 SUCCESS
[  135.072584] sensor_write: reg=0x2b val=0x04, client=85574500, adapter=i2c0, addr=0x37
[  135.077633] sensor_write: reg=0x2b val=0x04 SUCCESS
[  135.077649] sensor_write: reg=0x32 val=0xf8, client=85574500, adapter=i2c0, addr=0x37
[  135.077967] sensor_write: reg=0x32 val=0xf8 SUCCESS
[  135.077975] sensor_write: reg=0x37 val=0x03, client=85574500, adapter=i2c0, addr=0x37
[  135.078293] sensor_write: reg=0x37 val=0x03 SUCCESS
[  135.078302] sensor_write: reg=0x39 val=0x15, client=85574500, adapter=i2c0, addr=0x37
[  135.078616] sensor_write: reg=0x39 val=0x15 SUCCESS
[  135.078625] sensor_write: reg=0x43 val=0x07, client=85574500, adapter=i2c0, addr=0x37
[  135.078968] sensor_write: reg=0x43 val=0x07 SUCCESS
[  135.078979] sensor_write: reg=0x44 val=0x40, client=85574500, adapter=i2c0, addr=0x37
[  135.079291] sensor_write: reg=0x44 val=0x40 SUCCESS
[  135.079300] sensor_write: reg=0x46 val=0x0b, client=85574500, adapter=i2c0, addr=0x37
[  135.079615] sensor_write: reg=0x46 val=0x0b SUCCESS
[  135.079625] sensor_write: reg=0x4b val=0x20, client=85574500, adapter=i2c0, addr=0x37
[  135.079936] sensor_write: reg=0x4b val=0x20 SUCCESS
[  135.079945] sensor_write: reg=0x4e val=0x08, client=85574500, adapter=i2c0, addr=0x37
[  135.080258] sensor_write: reg=0x4e val=0x08 SUCCESS
[  135.080267] sensor_write: reg=0x55 val=0x20, client=85574500, adapter=i2c0, addr=0x37
[  135.080580] sensor_write: reg=0x55 val=0x20 SUCCESS
[  135.080588] sensor_write: reg=0x66 val=0x05, client=85574500, adapter=i2c0, addr=0x37
[  135.080901] sensor_write: reg=0x66 val=0x05 SUCCESS
[  135.080910] sensor_write: reg=0x67 val=0x05, client=85574500, adapter=i2c0, addr=0x37
[  135.081231] sensor_write: reg=0x67 val=0x05 SUCCESS
[  135.081239] sensor_write: reg=0x77 val=0x01, client=85574500, adapter=i2c0, addr=0x37
[  135.081553] sensor_write: reg=0x77 val=0x01 SUCCESS
[  135.081562] sensor_write: reg=0x78 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.081875] sensor_write: reg=0x78 val=0x00 SUCCESS
[  135.081883] sensor_write: reg=0x7c val=0x93, client=85574500, adapter=i2c0, addr=0x37
[  135.084268] sensor_write: reg=0x7c val=0x93 SUCCESS
[  135.084278] sensor_write_array: reg[50] 0x7c=0x93 OK
[  135.084287] sensor_write: reg=0x8c val=0x12, client=85574500, adapter=i2c0, addr=0x37
[  135.084607] sensor_write: reg=0x8c val=0x12 SUCCESS
[  135.084616] sensor_write: reg=0x8d val=0x92, client=85574500, adapter=i2c0, addr=0x37
[  135.084931] sensor_write: reg=0x8d val=0x92 SUCCESS
[  135.084939] sensor_write: reg=0x90 val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  135.085253] sensor_write: reg=0x90 val=0x00 SUCCESS
[  135.085262] sensor_write: reg=0x41 val=0x04, client=85574500, adapter=i2c0, addr=0x37
[  135.085575] sensor_write: reg=0x41 val=0x04 SUCCESS
[  135.085584] sensor_write: reg=0x42 val=0x9d, client=85574500, adapter=i2c0, addr=0x37
[  135.085897] sensor_write: reg=0x42 val=0x9d SUCCESS
[  135.085906] sensor_write: reg=0x9d val=0x10, client=85574500, adapter=i2c0, addr=0x37
[  135.086983] sensor_write: reg=0x9d val=0x10 SUCCESS
[  135.087000] sensor_write: reg=0xce val=0x7c, client=85574500, adapter=i2c0, addr=0x37
[  135.087323] sensor_write: reg=0xce val=0x7c SUCCESS
[  135.087332] sensor_write: reg=0xd2 val=0x41, client=85574500, adapter=i2c0, addr=0x37
[  135.097854] sensor_write: reg=0xd2 val=0x41 SUCCESS
[  135.097870] sensor_write: reg=0xd3 val=0xdc, client=85574500, adapter=i2c0, addr=0x37
[  135.098193] sensor_write: reg=0xd3 val=0xdc SUCCESS
[  135.098203] sensor_write: reg=0xe6 val=0x50, client=85574500, adapter=i2c0, addr=0x37
[  135.098520] sensor_write: reg=0xe6 val=0x50 SUCCESS
[  135.098529] sensor_write: reg=0xb6 val=0xc0, client=85574500, adapter=i2c0, addr=0x37
[  135.098841] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[  135.098850] sensor_write: reg=0xb0 val=0x70, client=85574500, adapter=i2c0, addr=0x37
root@ing-wyze-cam3-a000 ~# dmesg 
[  135.324115] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  135.324586] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  135.324592] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  135.324599] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  135.324606] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  135.324612] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  135.324619] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  135.324626] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  135.324632] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  135.324639] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  135.324646] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  135.324652] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  135.324658] tiziano_ae_set_hardware_param: Parameters written to AE1
[  135.324664] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  135.324672] *** system_irq_func_set: Registered handler c0684640 at index 10 ***
[  135.338975] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 4500.000 ms)
[  135.338990] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 4500.000 ms)
[  135.342532] *** system_irq_func_set: Registered handler c0684758 at index 27 ***
[  135.358932] *** system_irq_func_set: Registered handler c0684640 at index 26 ***
[  135.376740] *** system_irq_func_set: Registered handler c0684840 at index 29 ***
[  135.396931] *** system_irq_func_set: Registered handler c06847cc at index 28 ***
[  135.404589] *** system_irq_func_set: Registered handler c06848b4 at index 30 ***
[  135.422354] *** system_irq_func_set: Registered handler c0684908 at index 20 ***
[  135.439537] *** system_irq_func_set: Registered handler c068495c at index 18 ***
[  135.457377] *** system_irq_func_set: Registered handler c06849b0 at index 31 ***
[  135.477595] *** system_irq_func_set: Registered handler c0684a04 at index 11 ***
[  135.485258] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  135.485276] tiziano_deflicker_expt: Generated 119 LUT entries
[  135.485282] tisp_event_set_cb: Setting callback for event 1
[  135.485289] tisp_event_set_cb: Event 1 callback set to c0684240
[  135.485295] tisp_event_set_cb: Setting callback for event 6
[  135.485302] tisp_event_set_cb: Event 6 callback set to c06837a0
[  135.485307] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  135.485313] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  135.485320] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  135.485328] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  135.485334] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  135.485340] tiziano_awb_init: AWB hardware blocks enabled
[  135.485345] tiziano_gamma_init: Initializing Gamma processing
[  135.485351] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  135.485410] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  135.485416] tiziano_gib_init: Initializing GIB processing
[  135.485421] tiziano_lsc_init: Initializing LSC processing
[  135.485426] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  135.485433] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  135.485440] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  135.485447] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  135.485452] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  135.485509] tiziano_ccm_init: Initializing Color Correction Matrix
[  135.485514] tiziano_ccm_init: Using linear CCM parameters
[  135.485520] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  135.485526] jz_isp_ccm: EV=64, CT=9984
[  135.485533] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  135.485539] cm_control: saturation=128
[  135.485544] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  135.485550] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  135.485556] tiziano_ccm_init: CCM initialized successfully
[  135.485561] tiziano_dmsc_init: Initializing DMSC processing
[  135.485566] tiziano_sharpen_init: Initializing Sharpening
[  135.485572] tiziano_sharpen_init: Using linear sharpening parameters
[  135.485578] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  135.485584] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  135.485590] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  135.485617] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  135.485624] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  135.485629] tiziano_sharpen_init: Sharpening initialized successfully
[  135.485634] tiziano_sdns_init: Initializing SDNS processing
[  135.485642] tiziano_sdns_init: Using linear SDNS parameters
[  135.485648] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  135.485655] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  135.485661] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  135.485694] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  135.485700] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  135.485706] tiziano_sdns_init: SDNS processing initialized successfully
[  135.485712] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  135.485718] tiziano_mdns_init: Using linear MDNS parameters
[  135.485728] tiziano_mdns_init: MDNS processing initialized successfully
[  135.485733] tiziano_clm_init: Initializing CLM processing
[  135.485738] tiziano_dpc_init: Initializing DPC processing
[  135.485744] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  135.485750] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  135.485756] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  135.485762] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  135.485777] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  135.485784] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  135.485789] tiziano_hldc_init: Initializing HLDC processing
[  135.485796] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  135.485802] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  135.485809] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  135.485816] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  135.485822] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  135.485830] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  135.485836] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  135.485844] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  135.485850] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  135.485857] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  135.485864] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  135.485871] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  135.485878] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  135.485884] tiziano_adr_params_refresh: Refreshing ADR parameters
[  135.485890] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  135.485895] tiziano_adr_params_init: Initializing ADR parameter arrays
[  135.485902] tisp_adr_set_params: Writing ADR parameters to registers
[  135.485934] tisp_adr_set_params: ADR parameters written to hardware
[  135.485940] tisp_event_set_cb: Setting callback for event 18
[  135.485946] tisp_event_set_cb: Event 18 callback set to c068495c
[  135.485952] tisp_event_set_cb: Setting callback for event 2
[  135.485958] tisp_event_set_cb: Event 2 callback set to c068343c
[  135.485964] tiziano_adr_init: ADR processing initialized successfully
[  135.485970] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  135.485976] tiziano_bcsh_init: Initializing BCSH processing
[  135.485981] tiziano_ydns_init: Initializing YDNS processing
[  135.485986] tiziano_rdns_init: Initializing RDNS processing
[  135.485991] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  135.485996] tisp_event_init: Initializing ISP event system
[  135.486004] tisp_event_init: SAFE event system initialized with 20 nodes
[  135.486010] tisp_event_set_cb: Setting callback for event 4
[  135.486016] tisp_event_set_cb: Event 4 callback set to c0683468
[  135.486022] tisp_event_set_cb: Setting callback for event 5
[  135.486028] tisp_event_set_cb: Event 5 callback set to c0683930
[  135.486034] tisp_event_set_cb: Setting callback for event 7
[  135.486040] tisp_event_set_cb: Event 7 callback set to c06834fc
[  135.486046] tisp_event_set_cb: Setting callback for event 9
[  135.486052] tisp_event_set_cb: Event 9 callback set to c0683584
[  135.486058] tisp_event_set_cb: Setting callback for event 8
[  135.486064] tisp_event_set_cb: Event 8 callback set to c0683648
[  135.486070] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  135.486076] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  135.486082] tisp_param_operate_init: Initializing parameter operations
[  135.486090] tisp_netlink_init: Initializing netlink communication
[  135.486096] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  135.486126] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  135.486137] tisp_netlink_init: Netlink socket created successfully
[  135.486143] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  135.486149] tisp_code_create_tuning_node: Device already created, skipping
[  135.486155] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  135.486161] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  135.486168] *** ispcore_core_ops_init: Second tisp_init completed ***
[  135.486173] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  135.486182] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  135.486190] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  135.486195] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  135.486201] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  135.486207] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  135.486212] ispcore_core_ops_init: Complete, result=0<6>[  135.486218] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[  135.486225] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[  135.486231] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  135.486241] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  135.486248] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  135.486254] VIN: tx_isp_vin_init: a0 (sensor) = 8047f400
[  135.486260] VIN: tx_isp_vin_init: using VIN device from global ISP: 81154000
[  135.486266] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[  135.486274] *** SENSOR_INIT: gc2053 enable=1 ***
[  135.486280] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  135.486287] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  135.486293] VIN: tx_isp_vin_init: sensor init returned = 0x0
[  135.486298] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[  135.486304] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[  135.486310] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[  135.486318] *** vic_core_ops_init: ENTRY - sd=85f42000, enable=1 ***
[  135.486324] *** vic_core_ops_init: vic_dev=85f42000, current state check ***
[  135.486330] *** vic_core_ops_init: current_state=3, enable=1 ***
[  135.486336] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[  135.486344] csi_core_ops_init: sd=85215800, csi_dev=85215800, enable=1
[  135.486350] *** VIC device final state set to 2 (fully activated) ***
[  135.486356] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[  135.486362] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[  135.486368] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[  135.486375] *** vic_core_ops_init: ENTRY - sd=85f42000, enable=1 ***
[  135.486381] *** vic_core_ops_init: vic_dev=85f42000, current state check ***
[  135.486388] *** vic_core_ops_init: current_state=2, enable=1 ***
[  135.486393] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[  135.486399] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[  135.486404] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[  135.486411] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[  135.486417] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[  135.486424] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[  135.486430] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[  135.486436] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[  135.486442] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[  135.486448] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  135.486454] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  135.486460] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  135.486468] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  135.486474] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  135.486480] *** tx_vic_enable_irq: completed successfully ***
[  135.486485] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[  135.486491] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[  135.486498] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[  135.486505] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[  135.486513] csi_core_ops_init: sd=85215800, csi_dev=85215800, enable=1
[  135.486518] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[  135.486524] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[  135.486530] *** vic_core_ops_init: ENTRY - sd=85f42000, enable=1 ***
[  135.486536] *** vic_core_ops_init: vic_dev=85f42000, current state check ***
[  135.486543] *** vic_core_ops_init: current_state=3, enable=1 ***
[  135.486548] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[  135.486554] *** tx_isp_video_s_stream: Initializing Core subdev ***
[  135.486561] *** ispcore_core_ops_init: ENTRY - sd=85f42400, on=1 ***
[  135.486568] *** ispcore_core_ops_init: sd->dev_priv=85f42400, sd->host_priv=85f42400 ***
[  135.486575] *** ispcore_core_ops_init: sd->pdev=c06b3ed0, sd->ops=c06b45f8 ***
[  135.486581] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[  135.486586] *** ispcore_core_ops_init: ISP device=80514000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[  135.486594] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  135.486602] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  135.486608] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  135.486614] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[  135.486619] *** ispcore_core_ops_init: s0 (core_dev) = 85f42400 from sd->host_priv ***
[  135.486626] ispcore_core_ops_init: core_dev=85f42400, vic_dev=85f42000, vic_state=3
[  135.486631] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[  135.486640] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[  135.486648] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  135.486656] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  135.486662] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  135.486667] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[  135.486672] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[  135.486678] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[  135.486684] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[  135.486691] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[  135.486697] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  135.486702] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  135.486708] tisp_event_init: Initializing ISP event system
[  135.486714] tisp_event_init: SAFE event system initialized with 20 nodes
[  135.486720] tisp_event_set_cb: Setting callback for event 4
[  135.486726] tisp_event_set_cb: Event 4 callback set to c0683468
[  135.486732] tisp_event_set_cb: Setting callback for event 5
[  135.486739] tisp_event_set_cb: Event 5 callback set to c0683930
[  135.486744] tisp_event_set_cb: Setting callback for event 7
[  135.486751] tisp_event_set_cb: Event 7 callback set to c06834fc
[  135.486756] tisp_event_set_cb: Setting callback for event 9
[  135.486763] tisp_event_set_cb: Event 9 callback set to c0683584
[  135.486769] tisp_event_set_cb: Setting callback for event 8
[  135.486775] tisp_event_set_cb: Event 8 callback set to c0683648
[  135.486782] *** system_irq_func_set: Registered handler c067c558 at index 13 ***
[  135.504608] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  135.504624] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[  135.504631] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504638] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504645] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504652] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[  135.504659] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504666] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504673] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[  135.504680] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[  135.504687] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[  135.504694] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[  135.504701] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[  135.504708] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[  135.504714] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[  135.504722] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[  135.504728] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[  135.504734] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[  135.504740] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[  135.504748] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[  135.504754] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[  135.504761] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[  135.504766] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[  135.504772] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  135.504779] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[  135.504786] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[  135.504793] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[  135.504800] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[  135.504806] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[  135.504813] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[  135.504820] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[  135.504827] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[  135.504832] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[  135.504840] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[  135.504846] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[  135.504854] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[  135.504860] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[  135.504867] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[  135.504874] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[  135.504880] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[  135.504887] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[  135.504894] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[  135.504900] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[  135.504906] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[  135.504914] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[  135.504922] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
d[  135.504928] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[  135.504934] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[  135.504940] *** tisp_init: ISP control register set to enable processing pipeline ***
[  135.504947] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  135.504953] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[  135.504960] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  135.504966] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[  135.504972] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[  135.504978] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[  135.504989] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  135.512442] *** isp_irq_handle: IRQ 37 received, dev_id=80514000 ***
[  135.512448] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  135.520171] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=80514000 ***
[  135.527619] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[  135.535330] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[  135.542873] *** ISP CORE: After clearing - legacy=0x00000000 ***
[  135.549063] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[  135.557142] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0684640 ***
[  135.565394] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[  135.574636] ae0_interrupt_static: Processing AE0 static interrupt
[  135.574643] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[  135.574648] ae0_interrupt_static: AE0 static interrupt processed
[  135.574655] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[  135.582816] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[  135.623652] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 4790.000 ms)
[  135.623667] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 4790.000 ms)
[  135.623684] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[  135.625986] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 290.000 ms)
[  135.626000] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 290.000 ms)
[  135.678917] *** tisp_init: ISP data flow configured (input->processing->output) ***
[  135.678933] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  135.678940] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  135.678946] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[  135.678953] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  135.678961] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[  135.678968] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[  135.678974] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[  135.678981] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[  135.678988] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[  135.678994] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[  135.679000] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[  135.679007] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[  135.679014] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[  135.679020] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[  135.679027] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  135.679034] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[  135.679040] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[  135.679050] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[  135.679057] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[  135.679064] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[  135.679071] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[  135.679077] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[  135.679084] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[  135.679090] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[  135.679095] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[  135.679101] *** This should eliminate green frames by enabling proper color processing ***
[  135.679108] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[  135.679114] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[  135.679121] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[  135.679128] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[  135.679134] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[  135.679141] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[  135.679148] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[  135.679154] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[  135.679161] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[  135.679166] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[  135.679172] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[  135.679178] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[  135.679183] *** tisp_init: Standard tuning parameters loaded successfully ***
[  135.679188] *** tisp_init: Custom tuning parameters loaded successfully ***
[  135.679194] tisp_set_csc_version: Setting CSC version 0
[  135.679201] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[  135.679208] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[  135.679214] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[  135.679220] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  135.679227] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  135.679233] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[  135.679238] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  135.679245] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[  135.679251] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[  135.679257] *** tisp_init: ISP-VIC frame synchronization enabled ***
[  135.679263] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[  135.679270] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[  135.679275] *** tisp_init: ISP processing pipeline fully enabled ***
[  135.679282] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[  135.679288] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[  135.679294] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[  135.679301] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[  135.679308] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[  135.679313] tisp_init: ISP memory buffers configured
[  135.679318] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[  135.679326] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  135.679335] tiziano_ae_params_refresh: Refreshing AE parameters
[  135.679346] tiziano_ae_params_refresh: AE parameters refreshed
[  135.679352] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  135.679358] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  135.679363] tiziano_ae_para_addr: Setting up AE parameter addresses
[  135.679368] tiziano_ae_para_addr: AE parameter addresses configured
[  135.679375] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  135.679382] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  135.679389] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  135.679396] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
m[  135.679403] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  135.679410] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  135.679416] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  135.679424] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b560814 (Binary Ninja EXACT) ***
[  135.679430] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  135.679438] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  135.679444] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  135.679451] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  135.679457] tiziano_ae_set_hardware_param: Parameters written to AE0
[  135.679463] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  135.679470] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  135.679476] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  135.679483] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  135.679490] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  135.679496] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  135.679503] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  135.679510] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  135.679516] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  135.679523] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  135.679530] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  135.679536] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  135.679542] tiziano_ae_set_hardware_param: Parameters written to AE1
[  135.679548] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  135.679556] *** system_irq_func_set: Registered handler c0684640 at index 10 ***
[  135.693365] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 70.000 ms)
[  135.693380] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 70.000 ms)
[  135.699484] *** system_irq_func_set: Registered handler c0684758 at index 27 ***
[  135.707119] *** system_irq_func_set: Registered handler c0684640 at index 26 ***
[  135.728917] *** system_irq_func_set: Registered handler c0684840 at index 29 ***
[  135.746734] *** system_irq_func_set: Registered handler c06847cc at index 28 ***
[  135.766945] *** system_irq_func_set: Registered handler c06848b4 at index 30 ***
[  135.777016] *** system_irq_func_set: Registered handler c0684908 at index 20 ***
[  135.796426] *** system_irq_func_set: Registered handler c068495c at index 18 ***
[  135.809063] *** system_irq_func_set: Registered handler c06849b0 at index 31 ***
[  135.827115] *** system_irq_func_set: Registered handler c0684a04 at index 11 ***
[  135.847331] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  135.847353] tiziano_deflicker_expt: Generated 119 LUT entries
[  135.847359] tisp_event_set_cb: Setting callback for event 1
[  135.847367] tisp_event_set_cb: Event 1 callback set to c0684240
[  135.847373] tisp_event_set_cb: Setting callback for event 6
[  135.847379] tisp_event_set_cb: Event 6 callback set to c06837a0
[  135.847385] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  135.847391] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  135.847398] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  135.847406] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  135.847412] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  135.847418] tiziano_awb_init: AWB hardware blocks enabled
[  135.847423] tiziano_gamma_init: Initializing Gamma processing
[  135.847428] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  135.847488] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  135.847494] tiziano_gib_init: Initializing GIB processing
[  135.847499] tiziano_lsc_init: Initializing LSC processing
[  135.847504] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  135.847511] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  135.847518] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  135.847524] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  135.847530] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  135.847587] tiziano_ccm_init: Initializing Color Correction Matrix
[  135.847592] tiziano_ccm_init: Using linear CCM parameters
[  135.847598] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  135.847604] jz_isp_ccm: EV=64, CT=9984
[  135.847611] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  135.847617] cm_control: saturation=128
[  135.847622] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  135.847629] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  135.847634] tiziano_ccm_init: CCM initialized successfully
[  135.847640] tiziano_dmsc_init: Initializing DMSC processing
[  135.847645] tiziano_sharpen_init: Initializing Sharpening
[  135.847650] tiziano_sharpen_init: Using linear sharpening parameters
[  135.847656] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  135.847662] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  135.847668] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  135.847695] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  135.847702] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  135.847707] tiziano_sharpen_init: Sharpening initialized successfully
[  135.847713] tiziano_sdns_init: Initializing SDNS processing
[  135.847721] tiziano_sdns_init: Using linear SDNS parameters
[  135.847726] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  135.847733] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  135.847739] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  135.847772] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  135.847778] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  135.847784] tiziano_sdns_init: SDNS processing initialized successfully
[  135.847790] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  135.847796] tiziano_mdns_init: Using linear MDNS parameters
[  135.847806] tiziano_mdns_init: MDNS processing initialized successfully
[  135.847812] tiziano_clm_init: Initializing CLM processing
[  135.847816] tiziano_dpc_init: Initializing DPC processing
[  135.847822] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  135.847828] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  135.847835] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  135.847840] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  135.847855] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  135.847862] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  135.847868] tiziano_hldc_init: Initializing HLDC processing
[  135.847874] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  135.847880] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  135.847887] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  135.847894] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  135.847901] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  135.847908] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  135.847915] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  135.847922] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  135.847929] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  135.847936] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  135.847942] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  135.847950] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  135.847956] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  135.847962] tiziano_adr_params_refresh: Refreshing ADR parameters
[  135.847968] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  135.847973] tiziano_adr_params_init: Initializing ADR parameter arrays
[  135.847980] tisp_adr_set_params: Writing ADR parameters to registers
[  135.848012] tisp_adr_set_params: ADR parameters written to hardware
[  135.848018] tisp_event_set_cb: Setting callback for event 18
[  135.848025] tisp_event_set_cb: Event 18 callback set to c068495c
[  135.848030] tisp_event_set_cb: Setting callback for event 2
[  135.848037] tisp_event_set_cb: Event 2 callback set to c068343c
[  135.848042] tiziano_adr_init: ADR processing initialized successfully
[  135.848049] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  135.848054] tiziano_bcsh_init: Initializing BCSH processing
[  135.848059] tiziano_ydns_init: Initializing YDNS processing
[  135.848064] tiziano_rdns_init: Initializing RDNS processing
[  135.848070] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[  135.848082] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x1188000 (Binary Ninja EXACT) ***
[  135.848090] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x1189000 (Binary Ninja EXACT) ***
[  135.848097] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x118a000 (Binary Ninja EXACT) ***
[  135.848104] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x118b000 (Binary Ninja EXACT) ***
[  135.848111] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x118c000 (Binary Ninja EXACT) ***
[  135.848118] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x118c800 (Binary Ninja EXACT) ***
[  135.848125] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x118d000 (Binary Ninja EXACT) ***
[  135.848132] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x118d800 (Binary Ninja EXACT) ***
[  135.848138] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[  135.848145] *** tisp_init: AE0 buffer allocated at 0x01188000 ***
[  135.848151] *** CRITICAL FIX: data_b2f3c initialized to 0x81188000 (prevents stack corruption) ***
[  135.848160] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x1190000 (Binary Ninja EXACT) ***
[  135.848167] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x1191000 (Binary Ninja EXACT) ***
[  135.848174] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x1192000 (Binary Ninja EXACT) ***
[  135.848181] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x1193000 (Binary Ninja EXACT) ***
[  135.848188] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x1194000 (Binary Ninja EXACT) ***
[  135.848194] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x1194800 (Binary Ninja EXACT) ***
[  135.848202] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[  135.848209] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[  135.848216] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  135.848222] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[  135.848227] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  135.848234] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  135.848240] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  135.848246] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  135.848253] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  135.848258] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  135.848266] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  135.848274] tiziano_ae_params_refresh: Refreshing AE parameters
[  135.848284] tiziano_ae_params_refresh: AE parameters refreshed
[  135.848290] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  135.848296] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  135.848302] tiziano_ae_para_addr: Setting up AE parameter addresses
[  135.848307] tiziano_ae_para_addr: AE parameter addresses configured
[  135.848314] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  135.848320] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  135.848327] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  135.848334] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  135.848341] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  135.848348] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  135.848355] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  135.848362] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b560814 (Binary Ninja EXACT) ***
[  135.848369] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  135.848376] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  135.848382] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  135.848390] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  135.848396] tiziano_ae_set_hardware_param: Parameters written to AE0
[  135.848402] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  135.848408] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  135.848415] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  135.848422] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  135.848428] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  135.848435] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  135.848442] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  135.848448] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  135.848454] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  135.848461] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  135.848468] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  135.848474] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  135.848480] tiziano_ae_set_hardware_param: Parameters written to AE1
[  135.848486] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  135.848494] *** system_irq_func_set: Registered handler c0684640 at index 10 ***
[  135.867542] *** system_irq_func_set: Registered handler c0684758 at index 27 ***
[  135.875350] *** system_irq_func_set: Registered handler c0684640 at index 26 ***
[  135.893144] *** system_irq_func_set: Registered handler c0684840 at index 29 ***
[  135.908925] *** system_irq_func_set: Registered handler c06847cc at index 28 ***
[  135.926840] *** system_irq_func_set: Registered handler c06848b4 at index 30 ***
[  135.937698] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[  135.937712] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[  135.940882] *** system_irq_func_set: Registered handler c0684908 at index 20 ***
[  135.958883] *** system_irq_func_set: Registered handler c068495c at index 18 ***
[  135.978944] *** system_irq_func_set: Registered handler c06849b0 at index 31 ***
[  135.996751] *** system_irq_func_set: Registered handler c0684a04 at index 11 ***
[  136.004419] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  136.004437] tiziano_deflicker_expt: Generated 119 LUT entries
[  136.004443] tisp_event_set_cb: Setting callback for event 1
[  136.004451] tisp_event_set_cb: Event 1 callback set to c0684240
[  136.004456] tisp_event_set_cb: Setting callback for event 6
[  136.004463] tisp_event_set_cb: Event 6 callback set to c06837a0
[  136.004468] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  136.004474] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  136.004481] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  136.004489] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  136.004495] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  136.004501] tiziano_awb_init: AWB hardware blocks enabled
[  136.004506] tiziano_gamma_init: Initializing Gamma processing
[  136.004511] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  136.004571] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  136.004577] tiziano_gib_init: Initializing GIB processing
[  136.004582] tiziano_lsc_init: Initializing LSC processing
[  136.004587] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  136.004594] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  136.004601] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  136.004607] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  136.004613] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  136.004669] tiziano_ccm_init: Initializing Color Correction Matrix
[  136.004675] tiziano_ccm_init: Using linear CCM parameters
[  136.004681] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  136.004687] jz_isp_ccm: EV=64, CT=9984
[  136.004694] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  136.004699] cm_control: saturation=128
[  136.004705] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  136.004711] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  136.004717] tiziano_ccm_init: CCM initialized successfully
[  136.004722] tiziano_dmsc_init: Initializing DMSC processing
[  136.004727] tiziano_sharpen_init: Initializing Sharpening
[  136.004732] tiziano_sharpen_init: Using linear sharpening parameters
[  136.004738] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  136.004745] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  136.004750] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  136.004777] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  136.004783] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  136.004789] tiziano_sharpen_init: Sharpening initialized successfully
[  136.004795] tiziano_sdns_init: Initializing SDNS processing
[  136.004803] tiziano_sdns_init: Using linear SDNS parameters
[  136.004808] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  136.004815] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  136.004821] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  136.004853] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  136.004860] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  136.004866] tiziano_sdns_init: SDNS processing initialized successfully
[  136.004873] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  136.004877] tiziano_mdns_init: Using linear MDNS parameters
[  136.004888] tiziano_mdns_init: MDNS processing initialized successfully
[  136.004893] tiziano_clm_init: Initializing CLM processing
[  136.004898] tiziano_dpc_init: Initializing DPC processing
[  136.004903] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  136.004909] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  136.004916] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  136.004922] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  136.004937] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  136.004943] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  136.004949] tiziano_hldc_init: Initializing HLDC processing
[  136.004955] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  136.004961] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  136.004968] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  136.004975] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  136.004982] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  136.004989] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  136.004995] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  136.005002] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  136.005009] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  136.005016] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  136.005023] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  136.005030] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  136.005037] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  136.005042] tiziano_adr_params_refresh: Refreshing ADR parameters
[  136.005048] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  136.005053] tiziano_adr_params_init: Initializing ADR parameter arrays
[  136.005061] tisp_adr_set_params: Writing ADR parameters to registers
[  136.005093] tisp_adr_set_params: ADR parameters written to hardware
[  136.005099] tisp_event_set_cb: Setting callback for event 18
[  136.005105] tisp_event_set_cb: Event 18 callback set to c068495c
[  136.005111] tisp_event_set_cb: Setting callback for event 2
[  136.005117] tisp_event_set_cb: Event 2 callback set to c068343c
[  136.005123] tiziano_adr_init: ADR processing initialized successfully
[  136.005129] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  136.005134] tiziano_bcsh_init: Initializing BCSH processing
[  136.005139] tiziano_ydns_init: Initializing YDNS processing
[  136.005144] tiziano_rdns_init: Initializing RDNS processing
[  136.005149] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  136.005155] tisp_event_init: Initializing ISP event system
[  136.005162] tisp_event_init: SAFE event system initialized with 20 nodes
[  136.005167] tisp_event_set_cb: Setting callback for event 4
[  136.005174] tisp_event_set_cb: Event 4 callback set to c0683468
[  136.005179] tisp_event_set_cb: Setting callback for event 5
[  136.005186] tisp_event_set_cb: Event 5 callback set to c0683930
[  136.005191] tisp_event_set_cb: Setting callback for event 7
[  136.005198] tisp_event_set_cb: Event 7 callback set to c06834fc
[  136.005203] tisp_event_set_cb: Setting callback for event 9
[  136.005210] tisp_event_set_cb: Event 9 callback set to c0683584
[  136.005215] tisp_event_set_cb: Setting callback for event 8
[  136.005222] tisp_event_set_cb: Event 8 callback set to c0683648
[  136.005227] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  136.005233] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  136.005239] tisp_param_operate_init: Initializing parameter operations
[  136.005247] tisp_netlink_init: Initializing netlink communication
[  136.005252] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  136.005283] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  136.005296] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  136.005309] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  136.005315] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  136.005321] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  136.005327] tisp_code_create_tuning_node: Device already created, skipping
[  136.005333] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  136.005339] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  136.005345] *** ispcore_core_ops_init: Second tisp_init completed ***
[  136.005351] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  136.005359] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  136.005367] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  136.005373] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  136.005378] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.005384] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  136.005389] ispcore_core_ops_init: Complete, result=0<6>[  136.005395] *** tx_isp_video_s_stream: Core init SUCCESS ***
	[  136.005401] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  136.005409] *** SENSOR_INIT: gc2053 enable=1 ***
[  136.005415] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  136.005422] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  136.005427] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  136.005433] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  136.005440] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  136.005446] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.005453] csi_video_s_stream: sd=85215800, enable=1
[  136.005459] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005467] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005474] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005480] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.005485] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  136.005493] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  136.005499] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.005505] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  136.005511] *** vic_core_s_stream: STREAM ON ***
[  136.005516] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  136.005522] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  136.005528] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  136.005534] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  136.005542] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  136.005548] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  136.005555] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  136.005561] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  136.005567] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005575] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005581] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005587] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  136.005592] *** STREAMING: Configuring CPM registers for VIC access ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[  135.848202] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x1195000 (Binary Ninja EXACT) ***
[  135.848209] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x1195800 (Binary Ninja EXACT) ***
[  135.848216] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[  135.848222] *** tisp_init: AE1 buffer allocated at 0x01190000 ***
[  135.848227] *** tisp_init: FINAL REGISTER SEQUENCE ***
[  135.848234] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[  135.848240] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[  135.848246] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[  135.848253] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[  135.848258] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[  135.848266] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[  135.848274] tiziano_ae_params_refresh: Refreshing AE parameters
[  135.848284] tiziano_ae_params_refresh: AE parameters refreshed
[  135.848290] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[  135.848296] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[  135.848302] tiziano_ae_para_addr: Setting up AE parameter addresses
[  135.848307] tiziano_ae_para_addr: AE parameter addresses configured
[  135.848314] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[  135.848320] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[  135.848327] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[  135.848334] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[  135.848341] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[  135.848348] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[  135.848355] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[  135.848362] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b560814 (Binary Ninja EXACT) ***
[  135.848369] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[  135.848376] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[  135.848382] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[  135.848390] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[  135.848396] tiziano_ae_set_hardware_param: Parameters written to AE0
[  135.848402] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[  135.848408] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[  135.848415] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[  135.848422] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[  135.848428] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[  135.848435] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[  135.848442] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[  135.848448] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[  135.848454] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[  135.848461] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[  135.848468] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[  135.848474] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[  135.848480] tiziano_ae_set_hardware_param: Parameters written to AE1
[  135.848486] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[  135.848494] *** system_irq_func_set: Registered handler c0684640 at index 10 ***
[  135.867542] *** system_irq_func_set: Registered handler c0684758 at index 27 ***
[  135.875350] *** system_irq_func_set: Registered handler c0684640 at index 26 ***
[  135.893144] *** system_irq_func_set: Registered handler c0684840 at index 29 ***
[  135.908925] *** system_irq_func_set: Registered handler c06847cc at index 28 ***
[  135.926840] *** system_irq_func_set: Registered handler c06848b4 at index 30 ***
[  135.937698] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[  135.937712] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[  135.940882] *** system_irq_func_set: Registered handler c0684908 at index 20 ***
[  135.958883] *** system_irq_func_set: Registered handler c068495c at index 18 ***
[  135.978944] *** system_irq_func_set: Registered handler c06849b0 at index 31 ***
[  135.996751] *** system_irq_func_set: Registered handler c0684a04 at index 11 ***
[  136.004419] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[  136.004437] tiziano_deflicker_expt: Generated 119 LUT entries
[  136.004443] tisp_event_set_cb: Setting callback for event 1
[  136.004451] tisp_event_set_cb: Event 1 callback set to c0684240
[  136.004456] tisp_event_set_cb: Setting callback for event 6
[  136.004463] tisp_event_set_cb: Event 6 callback set to c06837a0
[  136.004468] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[  136.004474] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[  136.004481] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[  136.004489] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[  136.004495] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[  136.004501] tiziano_awb_init: AWB hardware blocks enabled
[  136.004506] tiziano_gamma_init: Initializing Gamma processing
[  136.004511] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[  136.004571] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[  136.004577] tiziano_gib_init: Initializing GIB processing
[  136.004582] tiziano_lsc_init: Initializing LSC processing
[  136.004587] tiziano_lsc_params_refresh: Refreshing LSC parameters
[  136.004594] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[  136.004601] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[  136.004607] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[  136.004613] tisp_lsc_write_lut_datas: Writing LSC LUT data
[  136.004669] tiziano_ccm_init: Initializing Color Correction Matrix
[  136.004675] tiziano_ccm_init: Using linear CCM parameters
[  136.004681] tiziano_ccm_params_refresh: Refreshing CCM parameters
[  136.004687] jz_isp_ccm: EV=64, CT=9984
[  136.004694] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[  136.004699] cm_control: saturation=128
[  136.004705] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[  136.004711] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[  136.004717] tiziano_ccm_init: CCM initialized successfully
[  136.004722] tiziano_dmsc_init: Initializing DMSC processing
[  136.004727] tiziano_sharpen_init: Initializing Sharpening
[  136.004732] tiziano_sharpen_init: Using linear sharpening parameters
[  136.004738] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[  136.004745] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[  136.004750] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[  136.004777] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[  136.004783] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[  136.004789] tiziano_sharpen_init: Sharpening initialized successfully
[  136.004795] tiziano_sdns_init: Initializing SDNS processing
[  136.004803] tiziano_sdns_init: Using linear SDNS parameters
[  136.004808] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[  136.004815] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[  136.004821] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[  136.004853] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[  136.004860] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[  136.004866] tiziano_sdns_init: SDNS processing initialized successfully
[  136.004873] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  136.004877] tiziano_mdns_init: Using linear MDNS parameters
[  136.004888] tiziano_mdns_init: MDNS processing initialized successfully
[  136.004893] tiziano_clm_init: Initializing CLM processing
[  136.004898] tiziano_dpc_init: Initializing DPC processing
[  136.004903] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  136.004909] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  136.004916] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  136.004922] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  136.004937] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  136.004943] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  136.004949] tiziano_hldc_init: Initializing HLDC processing
[  136.004955] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  136.004961] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  136.004968] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  136.004975] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  136.004982] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  136.004989] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  136.004995] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  136.005002] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  136.005009] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  136.005016] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  136.005023] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  136.005030] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  136.005037] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  136.005042] tiziano_adr_params_refresh: Refreshing ADR parameters
[  136.005048] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  136.005053] tiziano_adr_params_init: Initializing ADR parameter arrays
[  136.005061] tisp_adr_set_params: Writing ADR parameters to registers
[  136.005093] tisp_adr_set_params: ADR parameters written to hardware
[  136.005099] tisp_event_set_cb: Setting callback for event 18
[  136.005105] tisp_event_set_cb: Event 18 callback set to c068495c
[  136.005111] tisp_event_set_cb: Setting callback for event 2
[  136.005117] tisp_event_set_cb: Event 2 callback set to c068343c
[  136.005123] tiziano_adr_init: ADR processing initialized successfully
[  136.005129] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  136.005134] tiziano_bcsh_init: Initializing BCSH processing
[  136.005139] tiziano_ydns_init: Initializing YDNS processing
[  136.005144] tiziano_rdns_init: Initializing RDNS processing
[  136.005149] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  136.005155] tisp_event_init: Initializing ISP event system
[  136.005162] tisp_event_init: SAFE event system initialized with 20 nodes
[  136.005167] tisp_event_set_cb: Setting callback for event 4
[  136.005174] tisp_event_set_cb: Event 4 callback set to c0683468
[  136.005179] tisp_event_set_cb: Setting callback for event 5
[  136.005186] tisp_event_set_cb: Event 5 callback set to c0683930
[  136.005191] tisp_event_set_cb: Setting callback for event 7
[  136.005198] tisp_event_set_cb: Event 7 callback set to c06834fc
[  136.005203] tisp_event_set_cb: Setting callback for event 9
[  136.005210] tisp_event_set_cb: Event 9 callback set to c0683584
[  136.005215] tisp_event_set_cb: Setting callback for event 8
[  136.005222] tisp_event_set_cb: Event 8 callback set to c0683648
[  136.005227] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  136.005233] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  136.005239] tisp_param_operate_init: Initializing parameter operations
[  136.005247] tisp_netlink_init: Initializing netlink communication
[  136.005252] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  136.005283] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  136.005296] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  136.005309] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  136.005315] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  136.005321] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  136.005327] tisp_code_create_tuning_node: Device already created, skipping
[  136.005333] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  136.005339] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  136.005345] *** ispcore_core_ops_init: Second tisp_init completed ***
[  136.005351] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  136.005359] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  136.005367] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  136.005373] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  136.005378] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.005384] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  136.005389] ispcore_core_ops_init: Complete, result=0<6>[  136.005395] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  136.005401] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  136.005409] *** SENSOR_INIT: gc2053 enable=1 ***
[  136.005415] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  136.005422] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  136.005427] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  136.005433] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  136.005440] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  136.005446] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.005453] csi_video_s_stream: sd=85215800, enable=1
[  136.005459] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005467] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005474] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005480] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.005485] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  136.005493] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  136.005499] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.005505] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  136.005511] *** vic_core_s_stream: STREAM ON ***
[  136.005516] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  136.005522] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  136.005528] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  136.005534] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  136.005542] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  136.005548] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  136.005555] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  136.005561] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  136.005567] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005575] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005581] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005587] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  136.005592] *** STREAMING: Configuring CPM registers for VIC access ***
[  136.033379] STREAMING: CPM clocks configured for VIC access
[  136.033393] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  136.033399] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  136.033406] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  136.033412] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  136.033419] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  136.033425] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  136.033431] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  136.033437] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  136.033445] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  136.033452] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  136.033459] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  136.033465] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  136.033471] *** VIC unlock: Commands written, checking VIC status register ***
[  136.033478] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  136.033483] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  136.033489] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  136.033495] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  136.033501] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  136.033507] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  136.033581] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  136.033589] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  136.033595] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  136.033603] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  136.033611] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  136.033617] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
d[  136.033624] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  136.033631] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  136.033637] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  136.033643] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  136.033649] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  136.033655] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  136.033660] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  136.033666] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  136.033672] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  136.033679] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  136.033685] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  136.033691] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  136.033696] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.033703] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  136.033709] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  136.033717] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  136.033727] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  136.033733] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  136.033739] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  136.033746] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  136.033753] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  136.033758] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  136.033764] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  136.033770] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  136.033775] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  136.033781] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  136.033787] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  136.052064] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  136.068930] *** VIC IRQ: Got vic_dev=85f42000 ***
[  136.078922] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f42000 ***
[  136.096003] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  136.106110] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  136.116213] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  136.135651] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5160.000 ms)
[  136.135665] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135675] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5160.000 ms)
[  136.135801] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135811] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5250.000 ms)
m[  136.135820] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  136.135829] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5250.000 ms)
[  136.135844] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135859] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5250.000 ms)
[  136.135869] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5250.000 ms)
[  136.135885] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.136437] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  136.145276] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  136.154213] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154227] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  136.154236] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  136.154245] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  136.154255] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  136.154264] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154273] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  136.154283] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  136.154291] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  136.154301] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  136.154310] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  136.154319] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154328] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  136.154337] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  136.154347] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154356] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154365] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154374] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154383] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  136.154393] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  136.154402] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154411] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154420] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154429] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  136.154439] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  136.154447] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  136.154457] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  136.154467] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  136.154479] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154488] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154497] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154507] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154516] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154525] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154534] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  136.154543] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154553] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.154562] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154571] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154580] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154589] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.154599] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154608] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.154617] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154626] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.154635] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154645] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154654] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.154663] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.154673] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.154682] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.154691] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.154700] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154710] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154719] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154728] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154737] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154747] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154756] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154765] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.154774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154783] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.154793] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154801] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154811] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154820] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.154829] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154839] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.154847] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154857] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.154866] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154875] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154885] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.154894] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.154903] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.154913] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.154921] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.154931] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154941] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154949] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154959] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154968] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154977] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154987] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154996] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.155005] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155014] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.155023] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155033] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155042] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.155051] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.155061] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.155069] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.155079] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155088] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.155097] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.155107] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155116] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.155125] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.155135] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.155144] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.155153] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.155163] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.155172] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.155181] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.155191] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.155200] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.155209] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.155218] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.155227] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.155237] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155246] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.155255] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155264] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155273] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.155283] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.155292] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.155301] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.155310] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155319] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.155329] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.155338] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155347] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.155357] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.155366] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.155375] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.155385] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.155394] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.159900] *** VIC IRQ: About to read reg 0x1e8 ***
[  136.175278] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  136.185382] *** VIC IRQ: About to read reg 0x1e0 ***
[  136.195486] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  136.205606] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  136.215708] *** VIC IRQ: Read v1_10 = 0x0 ***
[  136.225819] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  136.235905] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  136.256103] *** VIC IRQ: Register writes completed ***
[  136.261427] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  136.275624] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  136.288921] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  136.298913] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  136.316902] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  136.316913] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  136.316920] *** VIC FRAME DONE: Frame completion signaled ***
[  136.316927] *** VIC TEST 2: Manual frame done function returned -1066711012 ***
[  136.316933] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  136.316939] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  136.316945] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  136.316951] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  136.316957] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  136.316965] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  136.316971] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  136.316976] *** tx_vic_enable_irq: completed successfully ***
[  136.316981] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  136.316988] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  136.316995] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  136.317003] *** vin_s_stream: SAFE implementation - sd=81154000, enable=1 ***
[  136.317011] vin_s_stream: VIN state = 3, enable = 1
[  136.317016] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.317026] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.317032] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.317038] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.317044] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  136.317050] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  136.317057] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  136.317065] gc2053: s_stream called with enable=1
[  136.317071] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.317077] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.317084] gc2053: About to write streaming registers for interface 1
[  136.317090] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.317100] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.317421] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.317428] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.317437] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.327937] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.327949] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.327956] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.327964] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.327971] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.327977] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.327983] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  136.327991] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  136.327997] gc2053: s_stream called with enable=1
[  136.328004] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.328010] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.328016] gc2053: About to write streaming registers for interface 1
[  136.328022] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.328032] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.328347] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.328354] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.328363] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.328681] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.328689] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.328695] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.328702] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.328707] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.328714] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.328720] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  136.328757] ISP IOCTL: cmd=0x800456d0 arg=0x7fff5530
[  136.328765] TX_ISP_VIDEO_LINK_SETUP: config=0
[  136.328771] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  136.328777] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  136.328785] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  136.328790] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  136.328797] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  136.328805] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  136.328811] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  136.328817] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.328823] csi_video_s_stream: sd=85215800, enable=1
[  136.328829] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.328837] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.328845] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.328850] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.328857] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.328863] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  136.328869] *** vic_core_s_stream: STREAM ON ***
[  136.328874] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  136.328916] *** vin_s_stream: SAFE implementation - sd=81154000, enable=1 ***
[  136.328924] vin_s_stream: VIN state = 4, enable = 1
[  136.328929] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.328937] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.328943] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.328949] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.328955] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  136.328961] gc2053: s_stream called with enable=1
[  136.328968] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.328975] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.328981] gc2053: About to write streaming registers for interface 1
[  136.328987] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.328996] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.329309] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.329317] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.329325] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.329641] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.329649] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.329655] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.329661] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.329667] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.329673] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.329680] gc2053: s_stream called with enable=1
[  136.329687] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.329693] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.329699] gc2053: About to write streaming registers for interface 1
[  136.329705] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.329713] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.330025] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.330032] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.330041] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.330355] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.330361] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.330368] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.330374] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.330380] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.330386] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.709000] ISP M0 device open called from pid 2505
[  136.709033] *** REFERENCE DRIVER IMPLEMENTATION ***
[  136.709041] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  136.709048] tisp_par_ioctl global variable set: 811b8000
[  136.709102] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  136.709109] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  136.709114] isp_core_tuning_init: Initializing tuning data structure
[  136.709134] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  136.709140] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  136.709146] *** SAFE: mode_flag properly initialized using struct member access ***
[  136.709153] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  136.709159] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  136.709165] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  136.709172] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.709178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  136.709185] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  136.709190] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  136.709196] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  136.709219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  136.709226] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  136.709232] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  136.709240] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  136.709246] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  136.709254] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  136.709608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709620] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  136.709628] Set control: cmd=0x980901 value=128
[  136.709688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709696] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
	[INFO:Opus.cpp]: Encoder bitrate: 40000
[  136.709703] Set control: cmd=0x98091b value=128
[  136.709758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709766] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  136.709773] Set control: cmd=0x980902 value=128
[  136.709779] tisp_bcsh_saturation: saturation=128
[  136.709784] tiziano_bcsh_update: Updating BCSH parameters
[  136.709792]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  136.709798] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  136.709852] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709860] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  136.709866] Set control: cmd=0x980900 value=128
[  136.709936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709944] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  136.709951] Set control: cmd=0x980901 value=128
[  136.710007] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710014] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  136.710021] Set control: cmd=0x98091b value=128
[  136.710075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  136.710089] Set control: cmd=0x980902 value=128
[  136.710095] tisp_bcsh_saturation: saturation=128
[  136.710100] tiziano_bcsh_update: Updating BCSH parameters
[  136.710108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  136.710113] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  136.710168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710176] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  136.710183] Set control: cmd=0x980900 value=128
[  136.710243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.710252] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.710258] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.710317] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.710324] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.710330] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.712457] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.712469] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  136.712476] Set control: cmd=0x980914 value=0
[  136.712647] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.712657] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  136.712663] Set control: cmd=0x980915 value=0
[  136.712780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.712790] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.712796] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.712935] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  136.712946] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  136.712953] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.712961] csi_video_s_stream: sd=85215800, enable=0
[  136.712967] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.712976] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.712982] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.712988] csi_video_s_stream: Stream OFF - CSI state set to 3
[  136.712996] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=0 ***
[  136.713002] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  136.713008] *** vic_core_s_stream: STREAM OFF ***
[  136.713013] vic_core_s_stream: Stream OFF - state 4 -> 3
[  136.713020] *** vin_s_stream: SAFE implementation - sd=81154000, enable=0 ***
[  136.713027] vin_s_stream: VIN state = 4, enable = 0
[  136.713032] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.713040] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.713046] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.713052] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.713058] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  136.713066] gc2053: s_stream called with enable=0
[  136.713073] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.713079] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  136.713085] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  136.713094] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.713418] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.713426] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.713434] sensor_write: reg=0x3e val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.713754] sensor_write: reg=0x3e val=0x00 SUCCESS
[  136.713761] sensor_write_array: reg[2] 0x3e=0x00 OK
[  136.713768] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.713774] gc2053: Sensor hardware streaming stopped
[  136.713780] gc2053: s_stream called with enable=0
[  136.713786] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.713792] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  136.713798] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  136.713807] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.718044] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.718057] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.718068] sensor_write: reg=0x3e val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.718412] sensor_write: reg=0x3e val=0x00 SUCCESS
[  136.718420] sensor_write_array: reg[2] 0x3e=0x00 OK
[  136.718427] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.718434] gc2053: Sensor hardware streaming stopped
[  136.718448] ISP IOCTL: cmd=0x800456d1 arg=0x7fff5530
[  136.718456] tx_isp_video_link_destroy: Destroying links for config 0
[  136.718464] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  136.718473] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.718480] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  136.718487] Set control: cmd=0x8000164 value=1
[  136.718495] ISP IOCTL: cmd=0x800456d0 arg=0x7fff5530
[  136.718501] TX_ISP_VIDEO_LINK_SETUP: config=0
[  136.718507] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  136.718512] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  136.718519] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  136.718526] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  136.718532] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  136.718538] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  136.718546] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  136.718552] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  136.718558] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.718565] csi_video_s_stream: sd=85215800, enable=1
[  136.718571] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.718579] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.718586] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.718592] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.718599] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.718606] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  136.718611] *** vic_core_s_stream: STREAM ON ***
[  136.718616] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  136.718622] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  136.718628] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  136.718634] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  136.718642] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  136.718648] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  136.718654] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  136.718660] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  136.718666] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.718674] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.718680] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.718686] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  136.718692] *** STREAMING: Configuring CPM registers for VIC access ***
[  136.718810] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.718820] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  136.718826] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  136.718832] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  136.718838] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  136.738941] STREAMING: CPM clocks configured for VIC access
[  136.738955] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  136.738962] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  136.738969] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  136.738975] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  136.738982] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  136.738988] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  136.738994] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  136.739000] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  136.739008] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  136.739015] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  136.739022] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  136.739028] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  136.739034] *** VIC unlock: Commands written, checking VIC status register ***
[  136.739040] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  136.739046] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  136.739052] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  136.739058] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  136.739063] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  136.739069] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***

[INFO:WS.cpp]: Server started on port 8089
[  136.739143] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  136.739151] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  136.739158] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  136.739166] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  136.739172] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  136.739179] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  136.739186] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  136.739191] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  136.739197] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  136.739203] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  136.739209] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  136.739215] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  136.739221] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  136.739227] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  136.739233] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  136.739239] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  136.739245] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  136.739251] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.739258] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  136.739264] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  136.739272] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  136.739282] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  136.739288] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  136.739294] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  136.739301] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  136.739308] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  136.739313] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  136.739319] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  136.739324] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  136.739330] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  136.739336] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  136.739342] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  136.757608] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  136.773443] *** VIC IRQ: Got vic_dev=85f42000 ***
[  136.778468] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f42000 ***
[  136.798658] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  136.804704] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  136.817188] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[  136.004866] tiziano_sdns_init: SDNS processing initialized successfully
[  136.004873] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[  136.004877] tiziano_mdns_init: Using linear MDNS parameters
[  136.004888] tiziano_mdns_init: MDNS processing initialized successfully
[  136.004893] tiziano_clm_init: Initializing CLM processing
[  136.004898] tiziano_dpc_init: Initializing DPC processing
[  136.004903] tiziano_dpc_params_refresh: Refreshing DPC parameters
[  136.004909] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[  136.004916] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[  136.004922] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[  136.004937] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[  136.004943] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[  136.004949] tiziano_hldc_init: Initializing HLDC processing
[  136.004955] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[  136.004961] tiziano_defog_init: Initializing Defog processing (1920x1080)
[  136.004968] tiziano_adr_init: Initializing ADR processing (1920x1080)
[  136.004975] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[  136.004982] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[  136.004989] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[  136.004995] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[  136.005002] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[  136.005009] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[  136.005016] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[  136.005023] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[  136.005030] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[  136.005037] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[  136.005042] tiziano_adr_params_refresh: Refreshing ADR parameters
[  136.005048] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[  136.005053] tiziano_adr_params_init: Initializing ADR parameter arrays
[  136.005061] tisp_adr_set_params: Writing ADR parameters to registers
[  136.005093] tisp_adr_set_params: ADR parameters written to hardware
[  136.005099] tisp_event_set_cb: Setting callback for event 18
[  136.005105] tisp_event_set_cb: Event 18 callback set to c068495c
[  136.005111] tisp_event_set_cb: Setting callback for event 2
[  136.005117] tisp_event_set_cb: Event 2 callback set to c068343c
[  136.005123] tiziano_adr_init: ADR processing initialized successfully
[  136.005129] tiziano_af_init: Initializing Auto Focus (1920x1080)
[  136.005134] tiziano_bcsh_init: Initializing BCSH processing
[  136.005139] tiziano_ydns_init: Initializing YDNS processing
[  136.005144] tiziano_rdns_init: Initializing RDNS processing
[  136.005149] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[  136.005155] tisp_event_init: Initializing ISP event system
[  136.005162] tisp_event_init: SAFE event system initialized with 20 nodes
[  136.005167] tisp_event_set_cb: Setting callback for event 4
[  136.005174] tisp_event_set_cb: Event 4 callback set to c0683468
[  136.005179] tisp_event_set_cb: Setting callback for event 5
[  136.005186] tisp_event_set_cb: Event 5 callback set to c0683930
[  136.005191] tisp_event_set_cb: Setting callback for event 7
[  136.005198] tisp_event_set_cb: Event 7 callback set to c06834fc
[  136.005203] tisp_event_set_cb: Setting callback for event 9
[  136.005210] tisp_event_set_cb: Event 9 callback set to c0683584
[  136.005215] tisp_event_set_cb: Setting callback for event 8
[  136.005222] tisp_event_set_cb: Event 8 callback set to c0683648
[  136.005227] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[  136.005233] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[  136.005239] tisp_param_operate_init: Initializing parameter operations
[  136.005247] tisp_netlink_init: Initializing netlink communication
[  136.005252] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[  136.005283] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[  136.005296] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[  136.005309] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[  136.005315] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[  136.005321] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[  136.005327] tisp_code_create_tuning_node: Device already created, skipping
[  136.005333] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[  136.005339] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[  136.005345] *** ispcore_core_ops_init: Second tisp_init completed ***
[  136.005351] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[  136.005359] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[  136.005367] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[  136.005373] *** ISP CORE: Hardware interrupt generation ENABLED ***
[  136.005378] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.005384] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[  136.005389] ispcore_core_ops_init: Complete, result=0<6>[  136.005395] *** tx_isp_video_s_stream: Core init SUCCESS ***
[  136.005401] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[  136.005409] *** SENSOR_INIT: gc2053 enable=1 ***
[  136.005415] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[  136.005422] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[  136.005427] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[  136.005433] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[  136.005440] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[  136.005446] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.005453] csi_video_s_stream: sd=85215800, enable=1
[  136.005459] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005467] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005474] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005480] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.005485] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[  136.005493] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[  136.005499] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.005505] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  136.005511] *** vic_core_s_stream: STREAM ON ***
[  136.005516] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  136.005522] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  136.005528] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  136.005534] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  136.005542] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  136.005548] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  136.005555] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  136.005561] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  136.005567] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.005575] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.005581] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.005587] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  136.005592] *** STREAMING: Configuring CPM registers for VIC access ***
[  136.033379] STREAMING: CPM clocks configured for VIC access
[  136.033393] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  136.033399] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  136.033406] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  136.033412] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  136.033419] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  136.033425] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  136.033431] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  136.033437] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  136.033445] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  136.033452] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  136.033459] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  136.033465] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  136.033471] *** VIC unlock: Commands written, checking VIC status register ***
[  136.033478] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  136.033483] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  136.033489] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  136.033495] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  136.033501] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  136.033507] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  136.033581] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  136.033589] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  136.033595] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[  136.033603] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[  136.033611] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  136.033617] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  136.033624] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  136.033631] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  136.033637] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  136.033643] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  136.033649] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  136.033655] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  136.033660] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  136.033666] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  136.033672] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  136.033679] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  136.033685] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  136.033691] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  136.033696] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[  136.033703] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  136.033709] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  136.033717] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  136.033727] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  136.033733] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  136.033739] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  136.033746] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  136.033753] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  136.033758] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  136.033764] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  136.033770] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  136.033775] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  136.033781] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  136.033787] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  136.052064] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  136.068930] *** VIC IRQ: Got vic_dev=85f42000 ***
[  136.078922] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f42000 ***
[  136.096003] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  136.106110] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  136.116213] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  136.135651] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 5160.000 ms)
[  136.135665] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135675] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 5160.000 ms)
[  136.135801] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135811] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 5250.000 ms)
[  136.135820] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[  136.135829] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x2b (delta: 5250.000 ms)
[  136.135844] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.135859] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 5250.000 ms)
[  136.135869] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 5250.000 ms)
[  136.135885] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.136437] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  136.145276] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  136.154213] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154227] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[  136.154236] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[  136.154245] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[  136.154255] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[  136.154264] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154273] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[  136.154283] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[  136.154291] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[  136.154301] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[  136.154310] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[  136.154319] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154328] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[  136.154337] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[  136.154347] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154356] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154365] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154374] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154383] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[  136.154393] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[  136.154402] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154411] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154420] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[  136.154429] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[  136.154439] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[  136.154447] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[  136.154457] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[  136.154467] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[  136.154479] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154488] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154497] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154507] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154516] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154525] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154534] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[  136.154543] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154553] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.154562] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154571] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154580] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154589] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.154599] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154608] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.154617] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154626] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.154635] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154645] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154654] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.154663] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.154673] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.154682] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.154691] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.154700] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154710] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154719] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154728] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154737] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154747] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154756] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154765] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.154774] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154783] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.154793] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154801] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[  136.154811] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.154820] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.154829] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.154839] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.154847] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154857] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.154866] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.154875] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.154885] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.154894] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.154903] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.154913] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.154921] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.154931] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154941] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.154949] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.154959] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.154968] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.154977] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.154987] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.154996] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.155005] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155014] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.155023] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155033] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155042] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.155051] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.155061] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.155069] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.155079] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155088] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.155097] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.155107] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155116] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.155125] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.155135] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.155144] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.155153] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.155163] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.155172] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[  136.155181] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[  136.155191] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[  136.155200] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[  136.155209] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[  136.155218] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.155227] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[  136.155237] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155246] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[  136.155255] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155264] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[  136.155273] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[  136.155283] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[  136.155292] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[  136.155301] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[  136.155310] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155319] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[  136.155329] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[  136.155338] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[  136.155347] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[  136.155357] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[  136.155366] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[  136.155375] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[  136.155385] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[  136.155394] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[  136.159900] *** VIC IRQ: About to read reg 0x1e8 ***
[  136.175278] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  136.185382] *** VIC IRQ: About to read reg 0x1e0 ***
[  136.195486] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  136.205606] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  136.215708] *** VIC IRQ: Read v1_10 = 0x0 ***
[  136.225819] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  136.235905] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  136.256103] *** VIC IRQ: Register writes completed ***
[  136.261427] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  136.275624] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  136.288921] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  136.298913] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  136.316902] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  136.316913] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  136.316920] *** VIC FRAME DONE: Frame completion signaled ***
[  136.316927] *** VIC TEST 2: Manual frame done function returned -1066711012 ***
[  136.316933] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  136.316939] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  136.316945] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  136.316951] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  136.316957] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  136.316965] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  136.316971] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  136.316976] *** tx_vic_enable_irq: completed successfully ***
[  136.316981] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  136.316988] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[  136.316995] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[  136.317003] *** vin_s_stream: SAFE implementation - sd=81154000, enable=1 ***
[  136.317011] vin_s_stream: VIN state = 3, enable = 1
[  136.317016] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.317026] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.317032] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.317038] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.317044] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  136.317050] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[  136.317057] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[  136.317065] gc2053: s_stream called with enable=1
[  136.317071] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.317077] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.317084] gc2053: About to write streaming registers for interface 1
[  136.317090] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.317100] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.317421] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.317428] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.317437] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.327937] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.327949] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.327956] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.327964] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.327971] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.327977] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.327983] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[  136.327991] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[  136.327997] gc2053: s_stream called with enable=1
[  136.328004] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.328010] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.328016] gc2053: About to write streaming registers for interface 1
[  136.328022] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.328032] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.328347] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.328354] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.328363] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.328681] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.328689] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.328695] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.328702] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.328707] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.328714] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.328720] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[  136.328757] ISP IOCTL: cmd=0x800456d0 arg=0x7fff5530
[  136.328765] TX_ISP_VIDEO_LINK_SETUP: config=0
[  136.328771] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[  136.328777] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  136.328785] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  136.328790] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  136.328797] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  136.328805] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  136.328811] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  136.328817] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.328823] csi_video_s_stream: sd=85215800, enable=1
[  136.328829] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.328837] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.328845] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.328850] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.328857] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.328863] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  136.328869] *** vic_core_s_stream: STREAM ON ***
[  136.328874] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[  136.328916] *** vin_s_stream: SAFE implementation - sd=81154000, enable=1 ***
[  136.328924] vin_s_stream: VIN state = 4, enable = 1
[  136.328929] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.328937] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.328943] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.328949] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.328955] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  136.328961] gc2053: s_stream called with enable=1
[  136.328968] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.328975] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.328981] gc2053: About to write streaming registers for interface 1
[  136.328987] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.328996] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.329309] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.329317] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.329325] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.329641] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.329649] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.329655] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.329661] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.329667] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.329673] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.329680] gc2053: s_stream called with enable=1
[  136.329687] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.329693] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  136.329699] gc2053: About to write streaming registers for interface 1
[  136.329705] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  136.329713] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.330025] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.330032] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.330041] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  136.330355] sensor_write: reg=0x3e val=0x91 SUCCESS
[  136.330361] sensor_write_array: reg[2] 0x3e=0x91 OK
[  136.330368] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.330374] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  136.330380] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  136.330386] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  136.709000] ISP M0 device open called from pid 2505
[  136.709033] *** REFERENCE DRIVER IMPLEMENTATION ***
[  136.709041] ISP M0 tuning buffer allocated: 811b8000 (size=0x500c, aligned)
[  136.709048] tisp_par_ioctl global variable set: 811b8000
[  136.709102] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[  136.709109] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[  136.709114] isp_core_tuning_init: Initializing tuning data structure
[  136.709134] isp_core_tuning_init: Tuning data structure initialized at 80590000
[  136.709140] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[  136.709146] *** SAFE: mode_flag properly initialized using struct member access ***
[  136.709153] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 80590000
[  136.709159] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[  136.709165] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[  136.709172] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.709178] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  136.709185] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  136.709190] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  136.709196] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  136.709219] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  136.709226] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[  136.709232] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[  136.709240] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[  136.709246] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[  136.709254] CRITICAL: Cannot access saturation field at 80590024 - PREVENTING BadVA CRASH
[  136.709608] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709620] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  136.709628] Set control: cmd=0x980901 value=128
[  136.709688] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709696] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  136.709703] Set control: cmd=0x98091b value=128
[  136.709758] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709766] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  136.709773] Set control: cmd=0x980902 value=128
[  136.709779] tisp_bcsh_saturation: saturation=128
[  136.709784] tiziano_bcsh_update: Updating BCSH parameters
[  136.709792]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  136.709798] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  136.709852] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709860] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[  136.709866] Set control: cmd=0x980900 value=128
[  136.709936] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.709944] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[  136.709951] Set control: cmd=0x980901 value=128
[  136.710007] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710014] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[  136.710021] Set control: cmd=0x98091b value=128
[  136.710075] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710082] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[  136.710089] Set control: cmd=0x980902 value=128
[  136.710095] tisp_bcsh_saturation: saturation=128
[  136.710100] tiziano_bcsh_update: Updating BCSH parameters
[  136.710108]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[  136.710113] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[  136.710168] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.710176] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
m[  136.710183] Set control: cmd=0x980900 value=128
[  136.710243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.710252] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.710258] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.710317] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.710324] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.710330] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.712457] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.712469] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[  136.712476] Set control: cmd=0x980914 value=0
[  136.712647] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.712657] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[  136.712663] Set control: cmd=0x980915 value=0
[  136.712780] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.712790] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  136.712796] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  136.712935] ISP IOCTL: cmd=0x800456d3 arg=0x0
[  136.712946] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[  136.712953] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.712961] csi_video_s_stream: sd=85215800, enable=0
[  136.712967] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.712976] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.712982] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.712988] csi_video_s_stream: Stream OFF - CSI state set to 3
[  136.712996] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=0 ***
[  136.713002] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[  136.713008] *** vic_core_s_stream: STREAM OFF ***
[  136.713013] vic_core_s_stream: Stream OFF - state 4 -> 3
[  136.713020] *** vin_s_stream: SAFE implementation - sd=81154000, enable=0 ***
[  136.713027] vin_s_stream: VIN state = 4, enable = 0
[  136.713032] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.713040] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.713046] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.713052] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  136.713058] vin_s_stream: VIN state set to 3 (SAFE implementation)
[  136.713066] gc2053: s_stream called with enable=0
[  136.713073] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.713079] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  136.713085] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  136.713094] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.713418] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.713426] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.713434] sensor_write: reg=0x3e val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.713754] sensor_write: reg=0x3e val=0x00 SUCCESS
[  136.713761] sensor_write_array: reg[2] 0x3e=0x00 OK
[  136.713768] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.713774] gc2053: Sensor hardware streaming stopped
[  136.713780] gc2053: s_stream called with enable=0
[  136.713786] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  136.713792] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[  136.713798] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[  136.713807] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
d[  136.718044] sensor_write: reg=0xfe val=0x00 SUCCESS
[  136.718057] sensor_write_array: reg[1] 0xfe=0x00 OK
[  136.718068] sensor_write: reg=0x3e val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  136.718412] sensor_write: reg=0x3e val=0x00 SUCCESS
[  136.718420] sensor_write_array: reg[2] 0x3e=0x00 OK
[  136.718427] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  136.718434] gc2053: Sensor hardware streaming stopped
[  136.718448] ISP IOCTL: cmd=0x800456d1 arg=0x7fff5530
[  136.718456] tx_isp_video_link_destroy: Destroying links for config 0
[  136.718464] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[  136.718473] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  136.718480] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[  136.718487] Set control: cmd=0x8000164 value=1
[  136.718495] ISP IOCTL: cmd=0x800456d0 arg=0x7fff5530
[  136.718501] TX_ISP_VIDEO_LINK_SETUP: config=0
[  136.718507] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[  136.718512] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[  136.718519] ISP IOCTL: cmd=0x800456d2 arg=0x0
[  136.718526] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[  136.718532] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[  136.718538] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[  136.718546] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[  136.718552] *** tx_isp_video_link_stream: All activate_module calls complete ***
[  136.718558] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[  136.718565] csi_video_s_stream: sd=85215800, enable=1
[  136.718571] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.718579] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.718586] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.718592] csi_video_s_stream: Stream ON - CSI state set to 4
[  136.718599] *** vic_core_s_stream: BINARY NINJA EXACT - sd=85f42000, enable=1 ***
[  136.718606] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[  136.718611] *** vic_core_s_stream: STREAM ON ***
[  136.718616] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[  136.718622] tx_vic_disable_irq: VIC interrupts disabled (irq_enabled = 0)
[  136.718628] tx_vic_disable_irq: Calling VIC interrupt disable callback
[  136.718634] *** tx_isp_disable_irq: EXACT Binary Ninja - disabling IRQ 38 ***
[  136.718642] *** tx_isp_disable_irq: IRQ 38 DISABLED ***
[  136.718648] *** tx_vic_disable_irq: CRITICAL FIX - Disabling VIC interrupt (IRQ 38) at kernel level ***
[  136.718654] *** tx_vic_disable_irq: VIC interrupt (IRQ 38) DISABLED at kernel level ***
[  136.718660] tx_vic_disable_irq: VIC interrupt flag cleared and kernel interrupt disabled
[  136.718666] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  136.718674] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  136.718680] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  136.718686] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[  136.718692] *** STREAMING: Configuring CPM registers for VIC access ***
[  136.718810] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  136.718820] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[  136.718826] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[  136.718832] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[  136.718838] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[  136.738941] STREAMING: CPM clocks configured for VIC access
[  136.738955] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[  136.738962] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[  136.738969] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[  136.738975] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[  136.738982] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[  136.738988] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[  136.738994] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[  136.739000] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[  136.739008] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[  136.739015] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[  136.739022] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[  136.739028] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[  136.739034] *** VIC unlock: Commands written, checking VIC status register ***
[  136.739040] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[  136.739046] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[  136.739052] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[  136.739058] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[  136.739063] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[  136.739069] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[  136.739143] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[  136.739151] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[  136.739158] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[  136.739166] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[  136.739172] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[  136.739179] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[  136.739186] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[  136.739191] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[  136.739197] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[  136.739203] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[  136.739209] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[  136.739215] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[  136.739221] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[  136.739227] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[  136.739233] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[  136.739239] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[  136.739245] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[  136.739251] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
warn: shm_init,53shm init already
[  136.739258] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[  136.739264] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[  136.739272] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[  136.739282] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x0000002b ***
[  136.739288] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[  136.739294] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[  136.739301] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=1 ***
[  136.739308] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[  136.739313] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[  136.739319] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[  136.739324] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[  136.739330] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[  136.739336] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[  136.739342] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[  136.757608] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=80514000 ***
[  136.773443] *** VIC IRQ: Got vic_dev=85f42000 ***
[  136.778468] *** VIC IRQ: Checking vic_dev validity: vic_dev=85f42000 ***
[  136.798658] *** VIC IRQ: About to access vic_dev->vic_regs ***
[  136.804704] *** VIC IRQ: Got vic_regs=b33e0000 ***
[  136.817188] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[  136.836954] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[  136.855954] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[  136.875844] *** VIC IRQ: About to read reg 0x1e8 ***
[  136.881151] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[  136.886640] *** VIC IRQ: About to read reg 0x1e0 ***
[  136.901901] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[  136.906759] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[  136.922066] *** VIC IRQ: Read v1_10 = 0x0 ***
[  136.926563] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[  136.941380] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[  136.957946] *** VIC IRQ: Register writes completed ***
[  136.968054] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[  136.988355] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[  136.994584] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[  137.008934] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[  137.027721] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[  137.027732] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[  137.027740] *** VIC FRAME DONE: Frame completion signaled ***
[  137.027746] *** VIC TEST 2: Manual frame done function returned -1066711012 ***
[  137.027752] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[  137.027759] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[  137.027765] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[  137.027772] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[  137.027778] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[  137.027786] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[  137.027791] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[  137.027796] *** tx_vic_enable_irq: completed successfully ***
[  137.027802] *** vic_core_s_stream: VIC initialized, final state=4 ***
[  137.027812] *** vin_s_stream: SAFE implementation - sd=81154000, enable=1 ***
[  137.027818] vin_s_stream: VIN state = 3, enable = 1
[  137.027824] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[  137.027834] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8047f400 (name=gc2053) ***
[  137.027840] *** tx_isp_get_sensor: Found real sensor: 8047f400 ***
[  137.027846] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[  137.027852] vin_s_stream: VIN state set to 4 (SAFE implementation)
[  137.027860] gc2053: s_stream called with enable=1
[  137.027867] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  137.027874] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  137.027880] gc2053: About to write streaming registers for interface 1
[  137.027886] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  137.027896] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  137.028217] sensor_write: reg=0xfe val=0x00 SUCCESS
[  137.028224] sensor_write_array: reg[1] 0xfe=0x00 OK
[  137.028233] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  137.028552] sensor_write: reg=0x3e val=0x91 SUCCESS
[  137.028560] sensor_write_array: reg[2] 0x3e=0x91 OK
[  137.028566] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  137.028573] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  137.028579] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  137.028585] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  137.028592] gc2053: s_stream called with enable=1
[  137.028598] gc2053: module data_interface=1, sensor data_interface=1 (1=DVP, 2=MIPI)
[  137.028604] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[  137.028610] gc2053: About to write streaming registers for interface 1
[  137.028617] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[  137.028626] sensor_write: reg=0xfe val=0x00, client=85574500, adapter=i2c0, addr=0x37
[  137.028963] sensor_write: reg=0xfe val=0x00 SUCCESS
[  137.028970] sensor_write_array: reg[1] 0xfe=0x00 OK
[  137.028979] sensor_write: reg=0x3e val=0x91, client=85574500, adapter=i2c0, addr=0x37
[  137.029291] sensor_write: reg=0x3e val=0x91 SUCCESS
[  137.029298] sensor_write_array: reg[2] 0x3e=0x91 OK
[  137.029305] sensor_write_array: Complete - wrote 2 registers, 0 errors
[  137.029311] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[  137.029317] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[  137.029323] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[  137.029557] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[  137.029569] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[  137.029576] Set control: cmd=0x980918 value=2
[  137.029716] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.029725] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.029732] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.029860] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.029869] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.029875] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.029997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030006] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030012] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030122] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030130] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030136] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030279] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030288] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030294] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030412] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030420] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030426] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030546] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030554] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030560] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030679] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030688] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030694] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.030892] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.030900] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.030906] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.031030] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[  137.031038] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[  137.031044] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[  137.312467] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[  137.312478] codec_codec_ctl: set sample rate...
[  137.312609] codec_codec_ctl: set device...
[INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
root@ing-wyze-cam3-a000 ~# md
-sh: md: not found
root@ing-wyze-cam3-a000 ~# set jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# md
-sh: md: not found
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      27082   jz-intc  jz-timerost
 14:         88   jz-intc  ipu
 15:      68655   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      12996   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        383   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         28   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
