Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  2 21:38:15 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1134 register/latch pins with no clock driven by root clock pin: clk1m_mod/flex_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: master_mod/clk1k_mod/flex_clk_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: master_mod/clk1p0_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2550 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.411        0.000                      0                  268        0.183        0.000                      0                  268        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.411        0.000                      0                  268        0.183        0.000                      0                  268        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.242%)  route 3.111ns (77.758%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.948     9.077    clk6p25m_mod/clear
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[28]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.242%)  route 3.111ns (77.758%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.948     9.077    clk6p25m_mod/clear
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[29]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.242%)  route 3.111ns (77.758%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.948     9.077    clk6p25m_mod/clear
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[30]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.890ns (22.242%)  route 3.111ns (77.758%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.948     9.077    clk6p25m_mod/clear
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y64         FDRE                                         r  clk6p25m_mod/COUNT_reg[31]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y64         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.887     9.016    clk6p25m_mod/clear
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.439    14.780    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[0]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.524    14.493    clk6p25m_mod/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.887     9.016    clk6p25m_mod/clear
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.439    14.780    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[1]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.524    14.493    clk6p25m_mod/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.887     9.016    clk6p25m_mod/clear
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.439    14.780    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[2]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.524    14.493    clk6p25m_mod/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 0.890ns (22.585%)  route 3.051ns (77.415%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.887     9.016    clk6p25m_mod/clear
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.439    14.780    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y57         FDRE                                         r  clk6p25m_mod/COUNT_reg[3]/C
                         clock pessimism              0.272    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X14Y57         FDRE (Setup_fdre_C_R)       -0.524    14.493    clk6p25m_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.890ns (23.039%)  route 2.973ns (76.961%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.809     8.939    clk6p25m_mod/clear
    SLICE_X14Y63         FDRE                                         r  clk6p25m_mod/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  clk6p25m_mod/COUNT_reg[24]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y63         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 clk6p25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_mod/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.890ns (23.039%)  route 2.973ns (76.961%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.555     5.076    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  clk6p25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y59         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  clk6p25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           1.217     6.811    clk6p25m_mod/COUNT_reg[11]
    SLICE_X15Y60         LUT6 (Prop_lut6_I1_O)        0.124     6.935 r  clk6p25m_mod/COUNT[0]_i_7__1/O
                         net (fo=1, routed)           0.639     7.574    clk6p25m_mod/COUNT[0]_i_7__1_n_0
    SLICE_X15Y61         LUT3 (Prop_lut3_I0_O)        0.124     7.698 r  clk6p25m_mod/COUNT[0]_i_4/O
                         net (fo=2, routed)           0.307     8.005    clk6p25m_mod/COUNT[0]_i_4_n_0
    SLICE_X15Y59         LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  clk6p25m_mod/COUNT[0]_i_1/O
                         net (fo=32, routed)          0.809     8.939    clk6p25m_mod/clear
    SLICE_X14Y63         FDRE                                         r  clk6p25m_mod/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.435    14.776    clk6p25m_mod/clk_IBUF_BUFG
    SLICE_X14Y63         FDRE                                         r  clk6p25m_mod/COUNT_reg[25]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y63         FDRE (Setup_fdre_C_R)       -0.524    14.489    clk6p25m_mod/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 master_mod/lfsr_mod/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/lfsr_mod/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master_mod/lfsr_mod/Q_reg[4]/Q
                         net (fo=2, routed)           0.130     1.717    master_mod/lfsr_mod/D[4]
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[5]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.075     1.534    master_mod/lfsr_mod/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 master_mod/lfsr_mod/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/lfsr_mod/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  master_mod/lfsr_mod/Q_reg[5]/Q
                         net (fo=2, routed)           0.135     1.709    master_mod/lfsr_mod/D[5]
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.012     1.458    master_mod/lfsr_mod/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  clk1m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk1m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.700    clk1m_mod/COUNT_reg[11]
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  clk1m_mod/COUNT_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.808    clk1m_mod/COUNT_reg[8]_i_1__2_n_4
    SLICE_X37Y60         FDRE                                         r  clk1m_mod/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.955    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  clk1m_mod/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.105     1.547    clk1m_mod/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.558     1.441    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  clk1m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.699    clk1m_mod/COUNT_reg[19]
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  clk1m_mod/COUNT_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.807    clk1m_mod/COUNT_reg[16]_i_1__2_n_4
    SLICE_X37Y62         FDRE                                         r  clk1m_mod/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.825     1.953    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  clk1m_mod/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.105     1.546    clk1m_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  clk1m_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk1m_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.698    clk1m_mod/COUNT_reg[23]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk1m_mod/COUNT_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.806    clk1m_mod/COUNT_reg[20]_i_1__2_n_4
    SLICE_X37Y63         FDRE                                         r  clk1m_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.952    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  clk1m_mod/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y63         FDRE (Hold_fdre_C_D)         0.105     1.545    clk1m_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  clk1m_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk1m_mod/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.117     1.698    clk1m_mod/COUNT_reg[31]
    SLICE_X37Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  clk1m_mod/COUNT_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.806    clk1m_mod/COUNT_reg[28]_i_1__2_n_4
    SLICE_X37Y65         FDRE                                         r  clk1m_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.951    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  clk1m_mod/COUNT_reg[31]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.105     1.545    clk1m_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 master_mod/lfsr_mod/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/lfsr_mod/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.742%)  route 0.167ns (47.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.563     1.446    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  master_mod/lfsr_mod/Q_reg[7]/Q
                         net (fo=2, routed)           0.167     1.754    master_mod/lfsr_mod/D[7]
    SLICE_X48Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  master_mod/lfsr_mod/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    master_mod/lfsr_mod/Q[0]_i_1_n_0
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.832     1.959    master_mod/lfsr_mod/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  master_mod/lfsr_mod/Q_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X48Y37         FDRE (Hold_fdre_C_D)         0.091     1.537    master_mod/lfsr_mod/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 master_mod/clk1k_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1k_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.437    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  master_mod/clk1k_mod/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.696    master_mod/clk1k_mod/COUNT_reg[31]
    SLICE_X51Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  master_mod/clk1k_mod/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    master_mod/clk1k_mod/COUNT_reg[28]_i_1__0_n_4
    SLICE_X51Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.822     1.949    master_mod/clk1k_mod/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  master_mod/clk1k_mod/COUNT_reg[31]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.105     1.542    master_mod/clk1k_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 master_mod/clk1p0_mod/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            master_mod/clk1p0_mod/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.559     1.442    master_mod/clk1p0_mod/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  master_mod/clk1p0_mod/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  master_mod/clk1p0_mod/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.701    master_mod/clk1p0_mod/COUNT_reg[31]
    SLICE_X45Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  master_mod/clk1p0_mod/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    master_mod/clk1p0_mod/COUNT_reg[28]_i_1_n_4
    SLICE_X45Y33         FDRE                                         r  master_mod/clk1p0_mod/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.954    master_mod/clk1p0_mod/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  master_mod/clk1p0_mod/COUNT_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    master_mod/clk1p0_mod/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk1m_mod/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1m_mod/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.557     1.440    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  clk1m_mod/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  clk1m_mod/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.702    clk1m_mod/COUNT_reg[27]
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk1m_mod/COUNT_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.810    clk1m_mod/COUNT_reg[24]_i_1__2_n_4
    SLICE_X37Y64         FDRE                                         r  clk1m_mod/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.952    clk1m_mod/clk_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  clk1m_mod/COUNT_reg[27]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.105     1.545    clk1m_mod/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y58   clk1m_mod/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   master_mod/clk1k_mod/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   master_mod/clk1k_mod/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y23   master_mod/clk1k_mod/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y19   master_mod/clk1k_mod/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   master_mod/lfsr_mod/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   master_mod/lfsr_mod/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   master_mod/lfsr_mod/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   master_mod/lfsr_mod/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y37   master_mod/lfsr_mod/Q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   master_mod/lfsr_mod/Q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   master_mod/lfsr_mod/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y37   master_mod/lfsr_mod/Q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   master_mod/clk1k_mod/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   master_mod/clk1k_mod/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   master_mod/clk1k_mod/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y19   master_mod/clk1k_mod/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   master_mod/clk1k_mod/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   master_mod/clk1k_mod/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   master_mod/clk1k_mod/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y20   master_mod/clk1k_mod/COUNT_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   master_mod/clk1k_mod/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y65   clk1m_mod/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   master_mod/clk1k_mod/COUNT_reg[9]/C



