// Seed: 2253785001
module module_0 (
    output wor id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = 1 ? 1'b0 : {1, 1};
  supply1 id_4 = 1 + id_4;
  assign module_1.type_2 = 0;
  assign id_4 = id_1;
  wire id_5;
  assign id_2 = 1'd0 || 1;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input tri1 id_5
);
  always @(posedge 1 - "") begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4
  );
endmodule
