// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _karastuba_mul_MUL_st_2_HH_
#define _karastuba_mul_MUL_st_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "karastuba_mul_templa_2.h"
#include "mul_I_O.h"
#include "karastuba_mul_temcud.h"
#include "karastuba_mul_MULmb6.h"

namespace ap_rtl {

struct karastuba_mul_MUL_st_2 : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<2> > lhs_tmp_bits_read;
    sc_out< sc_lv<4> > lhs_digits_data_V_address0;
    sc_out< sc_logic > lhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs_digits_data_V_q0;
    sc_in< sc_lv<2> > rhs_tmp_bits_read;
    sc_out< sc_lv<4> > rhs_digits_data_V_address0;
    sc_out< sc_logic > rhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs_digits_data_V_q0;
    sc_out< sc_lv<4> > z0_digits_data_V_address0;
    sc_out< sc_logic > z0_digits_data_V_ce0;
    sc_out< sc_logic > z0_digits_data_V_we0;
    sc_out< sc_lv<64> > z0_digits_data_V_d0;
    sc_out< sc_lv<4> > z2_digits_data_V_address0;
    sc_out< sc_logic > z2_digits_data_V_ce0;
    sc_out< sc_logic > z2_digits_data_V_we0;
    sc_out< sc_lv<64> > z2_digits_data_V_d0;
    sc_out< sc_lv<4> > cross_mul_digits_dat_address0;
    sc_out< sc_logic > cross_mul_digits_dat_ce0;
    sc_out< sc_logic > cross_mul_digits_dat_we0;
    sc_out< sc_lv<64> > cross_mul_digits_dat_d0;
    sc_out< sc_lv<4> > inter_lhs_digits_dat_address0;
    sc_out< sc_logic > inter_lhs_digits_dat_ce0;
    sc_out< sc_logic > inter_lhs_digits_dat_we0;
    sc_out< sc_lv<64> > inter_lhs_digits_dat_d0;
    sc_out< sc_lv<4> > inter_rhs_digits_dat_address0;
    sc_out< sc_logic > inter_rhs_digits_dat_ce0;
    sc_out< sc_logic > inter_rhs_digits_dat_we0;
    sc_out< sc_lv<64> > inter_rhs_digits_dat_d0;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_signal< sc_lv<2> > ap_var_for_const0;


    // Module declarations
    karastuba_mul_MUL_st_2(sc_module_name name);
    SC_HAS_PROCESS(karastuba_mul_MUL_st_2);

    ~karastuba_mul_MUL_st_2();

    sc_trace_file* mVcdFile;

    karastuba_mul_temcud* lhs0_digits_data_V_U;
    karastuba_mul_temcud* lhs1_digits_data_V_U;
    karastuba_mul_temcud* rhs0_digits_data_V_U;
    karastuba_mul_temcud* rhs1_digits_data_V_U;
    karastuba_mul_temcud* lhs0_tmp_digits_data_U;
    karastuba_mul_temcud* lhs1_tmp_digits_data_U;
    karastuba_mul_temcud* rhs0_tmp_digits_data_U;
    karastuba_mul_temcud* rhs1_tmp_digits_data_U;
    karastuba_mul_MULmb6* res_digits_data_V_as_U;
    karastuba_mul_MULmb6* res_digits_data_V_as_1_U;
    karastuba_mul_MULmb6* p_cross_mul_digits_da_U;
    karastuba_mul_templa_2* grp_karastuba_mul_templa_2_fu_476;
    mul_I_O* grp_mul_I_O_fu_485;
    mul_I_O* grp_mul_I_O_fu_496;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_0_i_reg_397;
    sc_signal< sc_lv<4> > i1_0_i_reg_408;
    sc_signal< sc_lv<4> > i2_0_i_reg_420;
    sc_signal< sc_lv<4> > i3_0_i_reg_431;
    sc_signal< sc_lv<5> > i4_0_i_reg_443;
    sc_signal< sc_lv<5> > i5_0_i_reg_454;
    sc_signal< sc_lv<5> > i6_0_i_reg_465;
    sc_signal< sc_lv<64> > reg_507;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln262_reg_715;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_state6_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln267_reg_736;
    sc_signal< sc_lv<64> > reg_512;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln272_reg_755;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_state14_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state15_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln277_reg_776;
    sc_signal< sc_lv<32> > p_read1_cast_i_fu_517_p1;
    sc_signal< sc_lv<32> > p_read1_cast_i_reg_705;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > p_read_cast_i_fu_521_p1;
    sc_signal< sc_lv<32> > p_read_cast_i_reg_710;
    sc_signal< sc_lv<1> > icmp_ln262_fu_525_p2;
    sc_signal< sc_lv<1> > icmp_ln262_reg_715_pp0_iter1_reg;
    sc_signal< sc_lv<4> > i_fu_531_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln265_fu_537_p1;
    sc_signal< sc_lv<64> > zext_ln265_reg_724;
    sc_signal< sc_lv<64> > zext_ln265_reg_724_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln267_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln267_reg_736_pp1_iter1_reg;
    sc_signal< sc_lv<4> > i_5_fu_548_p2;
    sc_signal< sc_lv<4> > i_5_reg_740;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln270_1_fu_560_p1;
    sc_signal< sc_lv<64> > zext_ln270_1_reg_745;
    sc_signal< sc_lv<64> > zext_ln270_1_reg_745_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln272_fu_571_p2;
    sc_signal< sc_lv<1> > icmp_ln272_reg_755_pp2_iter1_reg;
    sc_signal< sc_lv<4> > i_6_fu_577_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln275_fu_583_p1;
    sc_signal< sc_lv<64> > zext_ln275_reg_764;
    sc_signal< sc_lv<64> > zext_ln275_reg_764_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln277_fu_588_p2;
    sc_signal< sc_lv<1> > icmp_ln277_reg_776_pp3_iter1_reg;
    sc_signal< sc_lv<4> > i_7_fu_594_p2;
    sc_signal< sc_lv<4> > i_7_reg_780;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<64> > zext_ln280_1_fu_606_p1;
    sc_signal< sc_lv<64> > zext_ln280_1_reg_785;
    sc_signal< sc_lv<64> > zext_ln280_1_reg_785_pp3_iter1_reg;
    sc_signal< sc_lv<4> > grp_mul_I_O_fu_485_ap_return;
    sc_signal< sc_lv<4> > z0_tmp_bits_i_reg_795;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_ap_ready;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_ap_done;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_ap_ready;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_ap_done;
    sc_signal< bool > ap_block_state18_on_subcall_done;
    sc_signal< sc_lv<4> > grp_mul_I_O_fu_496_ap_return;
    sc_signal< sc_lv<4> > z2_tmp_bits_i_reg_800;
    sc_signal< sc_lv<32> > p_cross_mul_tmp_bits_fu_617_p1;
    sc_signal< sc_lv<32> > p_cross_mul_tmp_bits_reg_805;
    sc_signal< sc_lv<1> > icmp_ln294_fu_621_p2;
    sc_signal< sc_lv<1> > icmp_ln294_reg_810;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state19_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln294_reg_810_pp4_iter1_reg;
    sc_signal< sc_lv<5> > i_8_fu_627_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln297_fu_633_p1;
    sc_signal< sc_lv<64> > zext_ln297_reg_819;
    sc_signal< sc_lv<64> > zext_ln297_reg_819_pp4_iter1_reg;
    sc_signal< sc_lv<64> > res_digits_data_V_as_q0;
    sc_signal< sc_lv<64> > res_digits_data_V_as_3_reg_829;
    sc_signal< sc_lv<1> > icmp_ln300_fu_638_p2;
    sc_signal< sc_lv<1> > icmp_ln300_reg_834;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< bool > ap_block_state23_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln300_reg_834_pp5_iter1_reg;
    sc_signal< sc_lv<5> > i_9_fu_644_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<64> > zext_ln303_fu_650_p1;
    sc_signal< sc_lv<64> > zext_ln303_reg_843;
    sc_signal< sc_lv<64> > zext_ln303_reg_843_pp5_iter1_reg;
    sc_signal< sc_lv<64> > res_digits_data_V_as_1_q0;
    sc_signal< sc_lv<64> > res_digits_data_V_as_5_reg_853;
    sc_signal< sc_lv<1> > icmp_ln306_fu_655_p2;
    sc_signal< sc_lv<1> > icmp_ln306_reg_858;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< bool > ap_block_state27_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state28_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state29_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln306_reg_858_pp6_iter1_reg;
    sc_signal< sc_lv<5> > i_10_fu_661_p2;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<64> > zext_ln309_fu_667_p1;
    sc_signal< sc_lv<64> > zext_ln309_reg_867;
    sc_signal< sc_lv<64> > zext_ln309_reg_867_pp6_iter1_reg;
    sc_signal< sc_lv<64> > p_cross_mul_digits_da_q0;
    sc_signal< sc_lv<64> > p_cross_mul_digits_da_2_reg_877;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state14;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state27;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_lv<3> > lhs0_digits_data_V_address0;
    sc_signal< sc_logic > lhs0_digits_data_V_ce0;
    sc_signal< sc_logic > lhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs0_digits_data_V_q0;
    sc_signal< sc_lv<3> > lhs1_digits_data_V_address0;
    sc_signal< sc_logic > lhs1_digits_data_V_ce0;
    sc_signal< sc_logic > lhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs1_digits_data_V_q0;
    sc_signal< sc_lv<3> > rhs0_digits_data_V_address0;
    sc_signal< sc_logic > rhs0_digits_data_V_ce0;
    sc_signal< sc_logic > rhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs0_digits_data_V_q0;
    sc_signal< sc_lv<3> > rhs1_digits_data_V_address0;
    sc_signal< sc_logic > rhs1_digits_data_V_ce0;
    sc_signal< sc_logic > rhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs1_digits_data_V_q0;
    sc_signal< sc_lv<3> > lhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<3> > lhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<3> > rhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<3> > rhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<4> > res_digits_data_V_as_address0;
    sc_signal< sc_logic > res_digits_data_V_as_ce0;
    sc_signal< sc_logic > res_digits_data_V_as_we0;
    sc_signal< sc_lv<4> > res_digits_data_V_as_1_address0;
    sc_signal< sc_logic > res_digits_data_V_as_1_ce0;
    sc_signal< sc_logic > res_digits_data_V_as_1_we0;
    sc_signal< sc_lv<4> > p_cross_mul_digits_da_address0;
    sc_signal< sc_logic > p_cross_mul_digits_da_ce0;
    sc_signal< sc_logic > p_cross_mul_digits_da_we0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_ap_idle;
    sc_signal< sc_lv<3> > grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_lhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<3> > grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_lhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<3> > grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_rhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<3> > grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_rhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_2_fu_476_cross_mul_digits_data_V_d0;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_2_fu_476_ap_return;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_ap_start;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_ap_idle;
    sc_signal< sc_lv<3> > grp_mul_I_O_fu_485_u_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_u_digits_data_V_ce0;
    sc_signal< sc_lv<3> > grp_mul_I_O_fu_485_v_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_v_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_mul_I_O_fu_485_w_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_w_digits_data_V_ce0;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_w_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_mul_I_O_fu_485_w_digits_data_V_d0;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_ap_start;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_ap_idle;
    sc_signal< sc_lv<3> > grp_mul_I_O_fu_496_u_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_u_digits_data_V_ce0;
    sc_signal< sc_lv<3> > grp_mul_I_O_fu_496_v_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_v_digits_data_V_ce0;
    sc_signal< sc_lv<4> > grp_mul_I_O_fu_496_w_digits_data_V_address0;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_w_digits_data_V_ce0;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_w_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_mul_I_O_fu_496_w_digits_data_V_d0;
    sc_signal< sc_lv<4> > ap_phi_mux_i1_0_i_phi_fu_412_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i3_0_i_phi_fu_435_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_2_fu_476_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_mul_I_O_fu_485_ap_start_reg;
    sc_signal< sc_logic > grp_mul_I_O_fu_496_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln270_fu_565_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln280_fu_611_p1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<4> > xor_ln270_fu_554_p2;
    sc_signal< sc_lv<4> > xor_ln280_fu_600_p2;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > zext_ln312_fu_672_p1;
    sc_signal< sc_lv<32> > zext_ln312_1_fu_681_p1;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_pp1_stage0;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_pp2_stage0;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_pp3_stage0;
    static const sc_lv<16> ap_ST_fsm_state17;
    static const sc_lv<16> ap_ST_fsm_state18;
    static const sc_lv<16> ap_ST_fsm_pp4_stage0;
    static const sc_lv<16> ap_ST_fsm_state22;
    static const sc_lv<16> ap_ST_fsm_pp5_stage0;
    static const sc_lv<16> ap_ST_fsm_state26;
    static const sc_lv<16> ap_ST_fsm_pp6_stage0;
    static const sc_lv<16> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_F;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp2_stage0_iter0();
    void thread_ap_block_state11_pp2_stage0_iter1();
    void thread_ap_block_state12_pp2_stage0_iter2();
    void thread_ap_block_state14_pp3_stage0_iter0();
    void thread_ap_block_state15_pp3_stage0_iter1();
    void thread_ap_block_state16_pp3_stage0_iter2();
    void thread_ap_block_state18_on_subcall_done();
    void thread_ap_block_state19_pp4_stage0_iter0();
    void thread_ap_block_state20_pp4_stage0_iter1();
    void thread_ap_block_state21_pp4_stage0_iter2();
    void thread_ap_block_state23_pp5_stage0_iter0();
    void thread_ap_block_state24_pp5_stage0_iter1();
    void thread_ap_block_state25_pp5_stage0_iter2();
    void thread_ap_block_state27_pp6_stage0_iter0();
    void thread_ap_block_state28_pp6_stage0_iter1();
    void thread_ap_block_state29_pp6_stage0_iter2();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state6_pp1_stage0_iter0();
    void thread_ap_block_state7_pp1_stage0_iter1();
    void thread_ap_block_state8_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state6();
    void thread_ap_condition_pp2_exit_iter0_state10();
    void thread_ap_condition_pp3_exit_iter0_state14();
    void thread_ap_condition_pp4_exit_iter0_state19();
    void thread_ap_condition_pp5_exit_iter0_state23();
    void thread_ap_condition_pp6_exit_iter0_state27();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_phi_mux_i1_0_i_phi_fu_412_p4();
    void thread_ap_phi_mux_i3_0_i_phi_fu_435_p4();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_cross_mul_digits_dat_address0();
    void thread_cross_mul_digits_dat_ce0();
    void thread_cross_mul_digits_dat_d0();
    void thread_cross_mul_digits_dat_we0();
    void thread_grp_karastuba_mul_templa_2_fu_476_ap_start();
    void thread_grp_mul_I_O_fu_485_ap_start();
    void thread_grp_mul_I_O_fu_496_ap_start();
    void thread_i_10_fu_661_p2();
    void thread_i_5_fu_548_p2();
    void thread_i_6_fu_577_p2();
    void thread_i_7_fu_594_p2();
    void thread_i_8_fu_627_p2();
    void thread_i_9_fu_644_p2();
    void thread_i_fu_531_p2();
    void thread_icmp_ln262_fu_525_p2();
    void thread_icmp_ln267_fu_542_p2();
    void thread_icmp_ln272_fu_571_p2();
    void thread_icmp_ln277_fu_588_p2();
    void thread_icmp_ln294_fu_621_p2();
    void thread_icmp_ln300_fu_638_p2();
    void thread_icmp_ln306_fu_655_p2();
    void thread_inter_lhs_digits_dat_address0();
    void thread_inter_lhs_digits_dat_ce0();
    void thread_inter_lhs_digits_dat_d0();
    void thread_inter_lhs_digits_dat_we0();
    void thread_inter_rhs_digits_dat_address0();
    void thread_inter_rhs_digits_dat_ce0();
    void thread_inter_rhs_digits_dat_d0();
    void thread_inter_rhs_digits_dat_we0();
    void thread_lhs0_digits_data_V_address0();
    void thread_lhs0_digits_data_V_ce0();
    void thread_lhs0_digits_data_V_we0();
    void thread_lhs0_tmp_digits_data_address0();
    void thread_lhs0_tmp_digits_data_ce0();
    void thread_lhs0_tmp_digits_data_we0();
    void thread_lhs1_digits_data_V_address0();
    void thread_lhs1_digits_data_V_ce0();
    void thread_lhs1_digits_data_V_we0();
    void thread_lhs1_tmp_digits_data_address0();
    void thread_lhs1_tmp_digits_data_ce0();
    void thread_lhs1_tmp_digits_data_we0();
    void thread_lhs_digits_data_V_address0();
    void thread_lhs_digits_data_V_ce0();
    void thread_p_cross_mul_digits_da_address0();
    void thread_p_cross_mul_digits_da_ce0();
    void thread_p_cross_mul_digits_da_we0();
    void thread_p_cross_mul_tmp_bits_fu_617_p1();
    void thread_p_read1_cast_i_fu_517_p1();
    void thread_p_read_cast_i_fu_521_p1();
    void thread_res_digits_data_V_as_1_address0();
    void thread_res_digits_data_V_as_1_ce0();
    void thread_res_digits_data_V_as_1_we0();
    void thread_res_digits_data_V_as_address0();
    void thread_res_digits_data_V_as_ce0();
    void thread_res_digits_data_V_as_we0();
    void thread_rhs0_digits_data_V_address0();
    void thread_rhs0_digits_data_V_ce0();
    void thread_rhs0_digits_data_V_we0();
    void thread_rhs0_tmp_digits_data_address0();
    void thread_rhs0_tmp_digits_data_ce0();
    void thread_rhs0_tmp_digits_data_we0();
    void thread_rhs1_digits_data_V_address0();
    void thread_rhs1_digits_data_V_ce0();
    void thread_rhs1_digits_data_V_we0();
    void thread_rhs1_tmp_digits_data_address0();
    void thread_rhs1_tmp_digits_data_ce0();
    void thread_rhs1_tmp_digits_data_we0();
    void thread_rhs_digits_data_V_address0();
    void thread_rhs_digits_data_V_ce0();
    void thread_xor_ln270_fu_554_p2();
    void thread_xor_ln280_fu_600_p2();
    void thread_z0_digits_data_V_address0();
    void thread_z0_digits_data_V_ce0();
    void thread_z0_digits_data_V_d0();
    void thread_z0_digits_data_V_we0();
    void thread_z2_digits_data_V_address0();
    void thread_z2_digits_data_V_ce0();
    void thread_z2_digits_data_V_d0();
    void thread_z2_digits_data_V_we0();
    void thread_zext_ln265_fu_537_p1();
    void thread_zext_ln270_1_fu_560_p1();
    void thread_zext_ln270_fu_565_p1();
    void thread_zext_ln275_fu_583_p1();
    void thread_zext_ln280_1_fu_606_p1();
    void thread_zext_ln280_fu_611_p1();
    void thread_zext_ln297_fu_633_p1();
    void thread_zext_ln303_fu_650_p1();
    void thread_zext_ln309_fu_667_p1();
    void thread_zext_ln312_1_fu_681_p1();
    void thread_zext_ln312_fu_672_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
