INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl\cnn_accl.hlsrun_impl_summary, at 02/13/26 17:26:21
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run vivado -work_dir C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl -config C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg -cmdlineconfig C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:26:24 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'student' on host 'vlsi-25' (Windows NT_amd64 version 10.0) on Fri Feb 13 17:26:25 +0530 2026
INFO: [HLS 200-10] In directory 'C:/Users/student/Desktop/HackArm/cnn_accl'
INFO: [HLS 200-2005] Using work_dir C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.cpp' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=cnn.h' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=cnn_accelerator' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu7ev-ffvc1156-2-e' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/student/Desktop/HackArm/cnn_accl/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:26:36 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/hls_data.json outdir=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip srcdir=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/misc
INFO: Copied 34 verilog file(s) to C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/hdl/verilog
INFO: Copied 28 vhdl file(s) to C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/drivers
Generating 3 subcores in C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/hdl/ip.tmp:
impl/misc/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
impl/misc/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 619.492 ; gain = 201.016
INFO: Using COE_DIR=C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/hdl/verilog
INFO: Generating cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 674.652 ; gain = 55.160
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: Done generating cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip via file impl/misc/cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl
INFO: Generating cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: Done generating cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip via file impl/misc/cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/hdl/vhdl/cnn_accelerator.vhd (cnn_accelerator)
INFO: Add axi4lite interface s_axi_ctrl
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface in_stream
INFO: Add axi4stream interface out_stream
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip/xilinx_com_hls_cnn_accelerator_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 17:27:37 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\student\Desktop\HackArm\cnn_accl\cnn_accl\hls\impl\verilog>C:/Xilinx/Vivado/2024.1/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:27:42 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module cnn_accelerator
## set language verilog
## set family zynquplus
## set device xczu7ev
## set package -ffvc1156
## set speed -2-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:cnn_accelerator:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project cnn_accl
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "cnn_accelerator"
# dict set report_options funcmodules {cnn_accelerator_read_input cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2 cnn_accelerator_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5 cnn_accelerator_conv_and_pool cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3 cnn_accelerator_dense_and_write_Pipeline_VITIS_LOOP_88_5 cnn_accelerator_dense_and_write}
# dict set report_options bindmodules {cnn_accelerator_regslice_both cnn_accelerator_flow_control_loop_pipe cnn_accelerator_urem_5ns_5ns_5_9_1 cnn_accelerator_mul_5ns_7ns_11_1_1 cnn_accelerator_flow_control_loop_pipe_sequential_init cnn_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 cnn_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 cnn_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 cnn_accelerator_urem_4ns_4ns_3_8_1 cnn_accelerator_mul_4ns_6ns_9_1_1 cnn_accelerator_urem_4ns_4ns_4_8_1 cnn_accelerator_sparsemux_7_2_32_1_1 cnn_accelerator_frp_fifoout cnn_accelerator_frp_pipeline_valid cnn_accelerator_conv_and_pool_image_RAM_1WNR_AUTO_1R1W cnn_accelerator_sparsemux_21_4_32_1_1 cnn_accelerator_fifo_w32_d2_S cnn_accelerator_start_for_conv_and_pool_U0 cnn_accelerator_start_for_dense_and_write_U0 cnn_accelerator_ctrl_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 620.027 ; gain = 197.621
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : <C:\Users\student\Desktop\HackArm\cnn_accl\cnn_accl\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 654.168 ; gain = 12.371
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_ctrl CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_ctrl/Reg' is being assigned into address space '/s_axi_ctrl' at <0x0000_0000 [ 64K ]>.
Wrote  : <C:\Users\student\Desktop\HackArm\cnn_accl\cnn_accl\hls\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 940.367 ; gain = 238.555
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 940.367 ; gain = 0.000
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-02-13 17:28:59 +0530
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.

[Fri Feb 13 17:29:18 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Feb 13 17:29:18 2026] Launched synth_1...
Run output will be captured here: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 940.367 ; gain = 0.000
[Fri Feb 13 17:29:18 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:36:58 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 59309
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 619.797 ; gain = 201.203
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2177.543 ; gain = 403.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-3528-VLSI-25/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-3528-VLSI-25/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.062 ; gain = 519.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.062 ; gain = 519.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.062 ; gain = 519.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2294.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/cnn_accelerator.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2310.777 ; gain = 1.219
Finished Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/cnn_accelerator.xdc]
Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2310.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2310.965 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2310.965 ; gain = 536.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2310.965 ; gain = 536.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2310.965 ; gain = 536.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2310.965 ; gain = 536.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2310.965 ; gain = 536.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2783.012 ; gain = 1008.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2783.012 ; gain = 1008.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2792.582 ; gain = 1018.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 2808.344 ; gain = 1033.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 2808.344 ; gain = 1017.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2808.344 ; gain = 1033.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2808.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2808.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ec8b2eff
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 2808.344 ; gain = 2133.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 17:39:05 2026...
[Fri Feb 13 17:39:13 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:09:55 . Memory (MB): peak = 940.367 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-02-13 17:39:13 +0530
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu7ev-ffvc1156-2-e
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2081.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/cnn_accelerator.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2097.746 ; gain = 16.555
Finished Parsing XDC File [C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/cnn_accelerator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2570.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 827 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 504 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 81 instances

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2570.594 ; gain = 1630.227
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-02-13 17:40:12 +0530
INFO: HLS-REPORT: Running report: report_utilization -file ./report/cnn_accelerator_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/cnn_accelerator_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/cnn_accelerator_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 4052.332 ; gain = 1481.738
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/cnn_accelerator_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/cnn_accelerator_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/cnn_accelerator_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 2 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 9 seconds
 -I- average fanout metrics completed in 11 seconds (0 modules)
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 6 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu7ev-ffvc1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 7.06%  | OK     |
#  | FD                                                        | 50%       | 2.29%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.86%  | OK     |
#  | CARRY8                                                    | 25%       | 1.55%  | OK     |
#  | MUXF7                                                     | 15%       | 0.09%  | OK     |
#  | DSP                                                       | 80%       | 4.63%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.63%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 4320      | 132    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.96   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/report/cnn_accelerator_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 38 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-02-13 17:41:42 +0530
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-02-13 17:41:42 +0530
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-02-13 17:41:42 +0530
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-02-13 17:41:43 +0530
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-02-13 17:41:43 +0530
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-02-13 17:41:43 +0530
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-02-13 17:41:43 +0530
HLS EXTRACTION: synth area_totals:  0 230400 460800 1728 624 0 96
HLS EXTRACTION: synth area_current: 0 16260 10533 80 0 0 426 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 230400 LUT 16260 AVAIL_FF 460800 FF 10533 AVAIL_DSP 1728 DSP 80 AVAIL_BRAM 624 BRAM 0 AVAIL_URAM 96 URAM 0 LATCH 0 SRL 426 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/report/verilog/cnn_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             cnn_accl
Solution:            hls
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Fri Feb 13 17:41:44 +0530 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          16260
FF:           10533
DSP:             80
BRAM:             0
URAM:             0
LATCH:            0
SRL:            426
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.683
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-02-13 17:41:44 +0530
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 4455.988 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.

[Fri Feb 13 17:42:16 2026] Launched impl_1...
Run output will be captured here: C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 4455.988 ; gain = 0.000
[Fri Feb 13 17:42:16 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Feb 13 17:42:21 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 59309
Command: open_checkpoint C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1795.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1991.285 ; gain = 5.508
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2868.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 827 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 504 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 81 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:01:44 . Memory (MB): peak = 2868.156 ; gain = 2446.301
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2869.141 ; gain = 0.984
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.660 ; gain = 37.488

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a9ee184a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2959.758 ; gain = 45.098

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a9ee184a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 3359.898 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a9ee184a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 3359.898 ; gain = 0.000
Phase 1 Initialization | Checksum: 1a9ee184a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 3359.898 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a9ee184a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3359.898 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a9ee184a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3359.898 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a9ee184a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3359.898 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 40 inverters resulting in an inversion of 84 pins
INFO: [Opt 31-138] Pushed 41 inverter(s) to 516 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 280c189f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3359.898 ; gain = 0.000
Retarget | Checksum: 280c189f8
INFO: [Opt 31-389] Phase Retarget created 978 cells and removed 1075 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b0fdb02e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3359.898 ; gain = 0.000
Constant propagation | Checksum: 1b0fdb02e
INFO: [Opt 31-389] Phase Constant propagation created 21 cells and removed 202 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 28a0858ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3359.898 ; gain = 0.000
Sweep | Checksum: 28a0858ae
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 755 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 28a0858ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3359.898 ; gain = 0.000
BUFG optimization | Checksum: 28a0858ae
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 26a57df65

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3359.898 ; gain = 0.000
Shift Register Optimization | Checksum: 26a57df65
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26a57df65

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3359.898 ; gain = 0.000
Post Processing Netlist | Checksum: 26a57df65
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 217846659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3359.898 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 3359.898 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 217846659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3359.898 ; gain = 0.000
Phase 9 Finalization | Checksum: 217846659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3359.898 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             978  |            1075  |                                              0  |
|  Constant propagation         |              21  |             202  |                                              0  |
|  Sweep                        |               0  |             755  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 217846659

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3359.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 217846659

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 3359.898 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 217846659

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3359.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3359.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 217846659

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3359.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3359.898 ; gain = 490.758
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3359.898 ; gain = 0.000
generate_parallel_reports: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3359.898 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3378.703 ; gain = 10.043
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3384.020 ; gain = 24.121
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3390.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12254a15c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 3390.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3390.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e9724d40

Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 4334.699 ; gain = 943.785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c2a7b664

Time (s): cpu = 00:00:50 ; elapsed = 00:01:23 . Memory (MB): peak = 4334.699 ; gain = 943.785

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c2a7b664

Time (s): cpu = 00:00:50 ; elapsed = 00:01:23 . Memory (MB): peak = 4334.699 ; gain = 943.785
Phase 1 Placer Initialization | Checksum: 2c2a7b664

Time (s): cpu = 00:00:50 ; elapsed = 00:01:24 . Memory (MB): peak = 4334.699 ; gain = 943.785

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 292e0683e

Time (s): cpu = 00:01:04 ; elapsed = 00:01:35 . Memory (MB): peak = 4334.699 ; gain = 943.785

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 295c6db75

Time (s): cpu = 00:01:05 ; elapsed = 00:01:36 . Memory (MB): peak = 4334.699 ; gain = 943.785

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 295c6db75

Time (s): cpu = 00:01:29 ; elapsed = 00:02:13 . Memory (MB): peak = 4358.797 ; gain = 967.883

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1f215e2a0

Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 4365.375 ; gain = 974.461

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1f215e2a0

Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 4365.375 ; gain = 974.461
Phase 2.1.1 Partition Driven Placement | Checksum: 1f215e2a0

Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 4365.375 ; gain = 974.461
Phase 2.1 Floorplanning | Checksum: 2e4b82c64

Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 4365.375 ; gain = 974.461

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2e4b82c64

Time (s): cpu = 00:01:31 ; elapsed = 00:02:14 . Memory (MB): peak = 4365.375 ; gain = 974.461

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2e4b82c64

Time (s): cpu = 00:01:32 ; elapsed = 00:02:15 . Memory (MB): peak = 4365.375 ; gain = 974.461

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2642bdb63

Time (s): cpu = 00:02:53 ; elapsed = 00:03:28 . Memory (MB): peak = 4500.074 ; gain = 1109.160

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3388 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1647 nets or LUTs. Breaked 0 LUT, combined 1647 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 69 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 21 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 21 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 4500.074 ; gain = 0.000
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/image_address0[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/image_8_address0[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1314 to 163 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 163.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/image_8_address0[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1307 to 156 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 156.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/image_address0[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_3[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_3[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1319 to 168 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 168.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_3[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_3[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_2[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1320 to 169 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 169.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_2[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_2[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U16/ap_CS_fsm_reg[4]_2[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/image_address0[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/image_address0[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/ap_CS_fsm_reg[4]_0[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/ap_CS_fsm_reg[4]_0[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/ap_CS_fsm_reg[4][0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2_fu_58/urem_5ns_5ns_5_9_1_U18/ap_CS_fsm_reg[4][1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1296 to 145 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 145.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4500.074 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1647  |                  1647  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     7  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1647  |                  1654  |           0  |           5  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e7ef046a

Time (s): cpu = 00:03:01 ; elapsed = 00:03:39 . Memory (MB): peak = 4500.074 ; gain = 1109.160
Phase 2.4 Global Placement Core | Checksum: 1601ebd09

Time (s): cpu = 00:03:23 ; elapsed = 00:03:51 . Memory (MB): peak = 4500.074 ; gain = 1109.160
Phase 2 Global Placement | Checksum: 1601ebd09

Time (s): cpu = 00:03:23 ; elapsed = 00:03:52 . Memory (MB): peak = 4500.074 ; gain = 1109.160

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d15e6c5c

Time (s): cpu = 00:03:45 ; elapsed = 00:04:04 . Memory (MB): peak = 4500.074 ; gain = 1109.160

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 203939bc0

Time (s): cpu = 00:03:52 ; elapsed = 00:04:10 . Memory (MB): peak = 4500.074 ; gain = 1109.160

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1cc8f1613

Time (s): cpu = 00:04:32 ; elapsed = 00:04:33 . Memory (MB): peak = 4504.379 ; gain = 1113.465

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 183f71b0e

Time (s): cpu = 00:04:54 ; elapsed = 00:04:46 . Memory (MB): peak = 4515.418 ; gain = 1124.504
Phase 3.3.2 Slice Area Swap | Checksum: 183f71b0e

Time (s): cpu = 00:04:54 ; elapsed = 00:04:46 . Memory (MB): peak = 4518.023 ; gain = 1127.109
Phase 3.3 Small Shape DP | Checksum: 27131735a

Time (s): cpu = 00:05:39 ; elapsed = 00:05:12 . Memory (MB): peak = 4522.348 ; gain = 1131.434

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 2a3082c56

Time (s): cpu = 00:05:41 ; elapsed = 00:05:14 . Memory (MB): peak = 4522.348 ; gain = 1131.434

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 2ab4e1a9a

Time (s): cpu = 00:05:41 ; elapsed = 00:05:14 . Memory (MB): peak = 4522.348 ; gain = 1131.434
Phase 3 Detail Placement | Checksum: 2ab4e1a9a

Time (s): cpu = 00:05:41 ; elapsed = 00:05:14 . Memory (MB): peak = 4522.348 ; gain = 1131.434

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 274ab4966

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.781 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 13064bd01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4602.488 ; gain = 0.000
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Place 46-35] Processed net bd_0_i/hls_inst/inst/conv_and_pool_U0/grp_conv_and_pool_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_VITIS_LOOP_36_5_fu_82/ap_CS_fsm_reg[4][0], inserted BUFG to drive 1134 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21eabb630

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 4602.488 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 21b98c72d

Time (s): cpu = 00:06:31 ; elapsed = 00:06:08 . Memory (MB): peak = 4602.488 ; gain = 1211.574

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.781. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2960e6c1e

Time (s): cpu = 00:06:32 ; elapsed = 00:06:09 . Memory (MB): peak = 4602.488 ; gain = 1211.574

Time (s): cpu = 00:06:32 ; elapsed = 00:06:09 . Memory (MB): peak = 4602.488 ; gain = 1211.574
Phase 4.1 Post Commit Optimization | Checksum: 2960e6c1e

Time (s): cpu = 00:06:32 ; elapsed = 00:06:09 . Memory (MB): peak = 4602.488 ; gain = 1211.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 4636.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ff4ff416

Time (s): cpu = 00:07:02 ; elapsed = 00:06:51 . Memory (MB): peak = 4636.691 ; gain = 1245.777

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ff4ff416

Time (s): cpu = 00:07:02 ; elapsed = 00:06:52 . Memory (MB): peak = 4636.691 ; gain = 1245.777
Phase 4.3 Placer Reporting | Checksum: 1ff4ff416

Time (s): cpu = 00:07:02 ; elapsed = 00:06:52 . Memory (MB): peak = 4636.691 ; gain = 1245.777

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 4636.691 ; gain = 0.000

Time (s): cpu = 00:07:02 ; elapsed = 00:06:52 . Memory (MB): peak = 4636.691 ; gain = 1245.777
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe4b4b69

Time (s): cpu = 00:07:03 ; elapsed = 00:06:53 . Memory (MB): peak = 4636.691 ; gain = 1245.777
Ending Placer Task | Checksum: 14f131759

Time (s): cpu = 00:07:03 ; elapsed = 00:06:53 . Memory (MB): peak = 4636.691 ; gain = 1245.777
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:12 ; elapsed = 00:07:01 . Memory (MB): peak = 4636.691 ; gain = 1252.672
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 4636.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 4636.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 5.781 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4636.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4636.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4636.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4636.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4636.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 918a566e ConstDB: 0 ShapeSum: 57c7cb71 RouteDB: 65c0f57a
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4636.691 ; gain = 0.000
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_stream_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_stream_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_ctrl_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_ctrl_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_stream_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_stream_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: 57447ac0 | NumContArr: 76c1dcc1 | Constraints: 1a9eda06 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1ab4e2c24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 4636.691 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1ab4e2c24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 4636.691 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1ab4e2c24

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 4636.691 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 22b0f6184

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 4832.719 ; gain = 196.027

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 25554baed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 4832.719 ; gain = 196.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.935  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23706
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17905
  Number of Partially Routed Nets     = 5801
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dd0c499a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dd0c499a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:48 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23ac31171

Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 4874.043 ; gain = 237.352
Phase 4 Initial Routing | Checksum: 231e23317

Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3843
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.368  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 195c42041

Time (s): cpu = 00:01:53 ; elapsed = 00:01:31 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 19944b463

Time (s): cpu = 00:01:53 ; elapsed = 00:01:31 . Memory (MB): peak = 4874.043 ; gain = 237.352
Phase 5 Rip-up And Reroute | Checksum: 19944b463

Time (s): cpu = 00:01:53 ; elapsed = 00:01:31 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 19944b463

Time (s): cpu = 00:01:53 ; elapsed = 00:01:32 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 19944b463

Time (s): cpu = 00:01:54 ; elapsed = 00:01:32 . Memory (MB): peak = 4874.043 ; gain = 237.352
Phase 6 Delay and Skew Optimization | Checksum: 19944b463

Time (s): cpu = 00:01:54 ; elapsed = 00:01:32 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.368  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1412281d9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 4874.043 ; gain = 237.352
Phase 7 Post Hold Fix | Checksum: 1412281d9

Time (s): cpu = 00:02:02 ; elapsed = 00:01:35 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 8 Leaf Clock Prog Delay Opt
Phase 8 Leaf Clock Prog Delay Opt | Checksum: 1121fa583

Time (s): cpu = 00:02:07 ; elapsed = 00:01:38 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.978755 %
  Global Horizontal Routing Utilization  = 1.28269 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 9 Route finalize | Checksum: 1121fa583

Time (s): cpu = 00:02:08 ; elapsed = 00:01:39 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1121fa583

Time (s): cpu = 00:02:08 ; elapsed = 00:01:39 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1121fa583

Time (s): cpu = 00:02:11 ; elapsed = 00:01:40 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 12 Resolve XTalk
Phase 12 Resolve XTalk | Checksum: 1121fa583

Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 13 Post Process Routing
Phase 13 Post Process Routing | Checksum: 1121fa583

Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 4874.043 ; gain = 237.352

Phase 14 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.368  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 14 Post Router Timing | Checksum: 1121fa583

Time (s): cpu = 00:02:11 ; elapsed = 00:01:41 . Memory (MB): peak = 4874.043 ; gain = 237.352
Total Elapsed time in route_design: 100.648 secs

Phase 15 Post-Route Event Processing
Phase 15 Post-Route Event Processing | Checksum: 18d1aefc6

Time (s): cpu = 00:02:12 ; elapsed = 00:01:41 . Memory (MB): peak = 4874.043 ; gain = 237.352
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 18d1aefc6

Time (s): cpu = 00:02:12 ; elapsed = 00:01:42 . Memory (MB): peak = 4874.043 ; gain = 237.352

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:06 . Memory (MB): peak = 4874.043 ; gain = 237.352
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:22 ; elapsed = 00:01:20 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 4874.043 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4874.043 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4874.043 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.578 . Memory (MB): peak = 4874.043 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 4874.043 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4874.043 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4874.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 17:57:34 2026...
[Fri Feb 13 17:59:30 2026] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:17:14 . Memory (MB): peak = 4455.988 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2026-02-13 17:59:30 +0530
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4455.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1294 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 4455.988 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 4494.012 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 4494.012 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4515.449 ; gain = 21.438
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4515.449 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4533.871 ; gain = 18.422
Read Physdb Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 4533.871 ; gain = 39.859
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 4533.871 ; gain = 39.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 4533.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 836 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 81 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 504 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 81 instances
  SRLC32E => SRL16E: 9 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 4533.871 ; gain = 77.883
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2026-02-13 18:00:31 +0530
INFO: HLS-REPORT: Running report: report_utilization -file ./report/cnn_accelerator_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/cnn_accelerator_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/cnn_accelerator_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4802.547 ; gain = 268.676
INFO: HLS-REPORT: Running report: report_route_status -file ./report/cnn_accelerator_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/cnn_accelerator_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/cnn_accelerator_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/cnn_accelerator_failfast_routed.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 2 seconds
 -I- Generated file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/report/impl.BUFG.rpt
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 8 seconds
 -I- average fanout metrics completed in 11 seconds (0 modules)
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 6 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xczu7ev-ffvc1156-2-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 6.03%  | OK     |
#  | FD                                                        | 50%       | 2.26%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.73%  | OK     |
#  | CARRY8                                                    | 25%       | 1.35%  | OK     |
#  | MUXF7                                                     | 15%       | 0.07%  | OK     |
#  | DSP                                                       | 80%       | 4.63%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.63%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 4320      | 116    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 1.66   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/report/cnn_accelerator_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 39 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: impl process timing paths: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2026-02-13 18:01:33 +0530
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2026-02-13 18:01:33 +0530
HLS EXTRACTION: impl area_totals:  0 230400 460800 1728 624 28800 96
HLS EXTRACTION: impl area_current: 0 13887 10426 80 0 0 334 2928 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 230400 LUT 13887 AVAIL_FF 460800 FF 10426 AVAIL_DSP 1728 DSP 80 AVAIL_BRAM 624 BRAM 0 AVAIL_URAM 96 URAM 0 LATCH 0 SRL 334 AVAIL_CLB 28800 CLB 2928
INFO: HLS-REPORT: generated C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated C:/Users/student/Desktop/HackArm/cnn_accl/cnn_accl/hls/impl/report/verilog/cnn_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             cnn_accl
Solution:            hls
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Fri Feb 13 18:01:34 +0530 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          13887
FF:           10426
DSP:             80
BRAM:             0
URAM:             0
LATCH:            0
SRL:            334
CLB:           2928

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.683
CP achieved post-implementation: 5.617
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2026-02-13 18:01:34 +0530
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=4.383157, worst hold slack (WHS)=0.020000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2026-02-13 18:01:35 +0530
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 18:01:36 2026...
INFO: [HLS 200-802] Generated output file cnn_accl/cnn_accelerator.zip
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2159.99 seconds; peak allocated memory: 306.645 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 36m 16s
