// Seed: 2118726045
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output supply0 id_4
);
  assign id_4 = 1'h0;
  wire id_6;
endmodule
module module_0 #(
    parameter id_0 = 32'd9,
    parameter id_2 = 32'd65,
    parameter id_5 = 32'd56
) (
    input tri1 _id_0,
    output tri id_1,
    input supply1 _id_2,
    output uwire id_3,
    input supply1 id_4,
    output supply1 _id_5,
    input uwire id_6,
    input supply0 id_7
);
  parameter module_1 = 1;
  logic [-1 : id_5  -  -1] id_9 = -1'b0;
  uwire [id_2 : -1] id_10;
  tri0 [1 'b0 : id_0] id_11;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_3,
      id_6,
      id_3
  );
  int id_12;
  ;
  assign id_10 = id_2 * 'd0;
  assign id_11 = 1;
  wire id_13;
  logic [1 : -1] id_14;
endmodule
