// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Wed Oct 19 00:27:23 2022
// Host        : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rx_test_axi_dma_0_1_sim_netlist.v
// Design      : rx_test_axi_dma_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg
   (dout,
    data_valid,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    sig_cmd_stat_rst_user,
    out,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    rd_en,
    mm2s_cmnd_wr_1,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid_split);
  output [68:0]dout;
  output data_valid;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  input sig_cmd_stat_rst_user;
  input out;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input rd_en;
  input mm2s_cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid_split;

  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire \USE_ASYNC_FIFO.sig_async_wr_fifo ;
  wire data_valid;
  wire [68:0]dout;
  wire full;
  wire m_axi_mm2s_aclk;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire out;
  wire rd_en;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_afifo_almost_empty;
  wire [32:31]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire sig_inhibit_rdy_n;
  wire wr_rst_busy;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_81 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_83 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_84 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_85 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_86 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1 
       (.I0(mm2s_cmnd_wr_1),
        .I1(full),
        .I2(wr_rst_busy),
        .I3(sig_inhibit_rdy_n),
        .I4(s_axis_mm2s_cmd_tvalid_split),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "4" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "71" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "71" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async \xpm_fifo_instance.xpm_fifo_async_inst 
       (.almost_empty(sig_afifo_almost_empty),
        .almost_full(\xpm_fifo_instance.xpm_fifo_async_inst_n_8 ),
        .data_valid(data_valid),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED ),
        .din({1'b0,1'b0,1'b0,1'b0,mm2s_cmd_wdata[59:27],mm2s_cmd_wdata[27],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mm2s_cmd_wdata[26:0]}),
        .dout({dout[68:31],sig_cmd2mstr_command,dout[30:0]}),
        .empty(\xpm_fifo_instance.xpm_fifo_async_inst_n_81 ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED ),
        .rd_clk(m_axi_mm2s_aclk),
        .rd_data_count({\xpm_fifo_instance.xpm_fifo_async_inst_n_83 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_84 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_85 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_86 }),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_cmd_stat_rst_user),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_async_inst_n_9 ),
        .wr_clk(out),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_async_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_5 }),
        .wr_en(\USE_ASYNC_FIFO.sig_async_wr_fifo ),
        .wr_rst_busy(wr_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_2__0 
       (.I0(s_axis_mm2s_cmd_tvalid_split),
        .I1(full),
        .I2(wr_rst_busy),
        .I3(sig_inhibit_rdy_n),
        .O(\USE_ASYNC_FIFO.sig_async_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "async_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0
   (data_valid,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    SR,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    din,
    out,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    sig_rd_sts_okay_reg_reg,
    \sig_next_tag_reg_reg[3] );
  output data_valid;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output [0:0]SR;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [7:0]din;
  input out;
  input mm2s_sts_received;
  input m_axis_mm2s_sts_tready;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_okay_reg_reg;
  input \sig_next_tag_reg_reg[3] ;

  wire [0:0]SR;
  wire \USE_ASYNC_FIFO.sig_async_rd_fifo ;
  wire \USE_ASYNC_FIFO.sig_async_wr_fifo ;
  wire data_valid;
  wire [7:0]din;
  wire full;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata_int;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire sig_afifo_almost_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_rd_sts_okay_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;
  wire wr_rst_busy;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_10 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_14 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_15 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_16 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_17 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_18 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_20 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_21 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_22 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_23 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_8 ;
  wire \xpm_fifo_instance.xpm_fifo_async_inst_n_9 ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_decerr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(data_valid),
        .I2(m_axis_mm2s_sts_tdata_int[5]),
        .O(mm2s_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_interr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(data_valid),
        .I2(m_axis_mm2s_sts_tdata_int[4]),
        .O(mm2s_interr_i));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h40)) 
    mm2s_slverr_i_i_1
       (.I0(mm2s_sts_received),
        .I1(data_valid),
        .I2(m_axis_mm2s_sts_tdata_int[6]),
        .O(mm2s_slverr_i));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hFFFFFB00)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(wr_rst_busy),
        .I1(sig_inhibit_rdy_n),
        .I2(full),
        .I3(sig_rsc2stat_status_valid),
        .I4(\sig_next_tag_reg_reg[3] ),
        .O(sig_inhibit_rdy_n_reg));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(wr_rst_busy),
        .I1(sig_inhibit_rdy_n),
        .I2(full),
        .I3(sig_rsc2stat_status_valid),
        .I4(sig_rd_sts_okay_reg_reg),
        .O(SR));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_SYNC_STAGES = "4" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_ASYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "8" *) 
  (* READ_MODE = "fwft" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "8" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1 \xpm_fifo_instance.xpm_fifo_async_inst 
       (.almost_empty(sig_afifo_almost_empty),
        .almost_full(\xpm_fifo_instance.xpm_fifo_async_inst_n_8 ),
        .data_valid(data_valid),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({\xpm_fifo_instance.xpm_fifo_async_inst_n_10 ,m_axis_mm2s_sts_tdata_int,\xpm_fifo_instance.xpm_fifo_async_inst_n_14 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_15 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_16 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_17 }),
        .empty(\xpm_fifo_instance.xpm_fifo_async_inst_n_18 ),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_prog_full_UNCONNECTED ),
        .rd_clk(out),
        .rd_data_count({\xpm_fifo_instance.xpm_fifo_async_inst_n_20 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_21 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_22 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_23 }),
        .rd_en(\USE_ASYNC_FIFO.sig_async_rd_fifo ),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_async_inst_underflow_UNCONNECTED ),
        .wr_ack(\xpm_fifo_instance.xpm_fifo_async_inst_n_9 ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_async_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_async_inst_n_5 }),
        .wr_en(\USE_ASYNC_FIFO.sig_async_wr_fifo ),
        .wr_rst_busy(wr_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_2 
       (.I0(sig_rsc2stat_status_valid),
        .I1(full),
        .I2(sig_inhibit_rdy_n),
        .I3(wr_rst_busy),
        .O(\USE_ASYNC_FIFO.sig_async_wr_fifo ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_3__0 
       (.I0(data_valid),
        .I1(m_axis_mm2s_sts_tready),
        .O(\USE_ASYNC_FIFO.sig_async_rd_fifo ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (data_valid,
    m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    prmry_in,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    s_axi_lite_aclk,
    mm2s_sts_received,
    mm2s_cmnd_wr_1,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axi_mm2s_rlast,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output data_valid;
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  output prmry_in;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [127:0]m_axis_mm2s_tdata;
  output [15:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input [127:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input s_axi_lite_aclk;
  input mm2s_sts_received;
  input mm2s_cmnd_wr_1;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axi_mm2s_rlast;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire data_valid;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [127:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [127:0]m_axis_mm2s_tdata;
  wire [15:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire prmry_in;
  (* DONT_TOUCH *) wire s_axi_lite_aclk;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ),
        .data_valid(data_valid),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(s_axi_lite_aclk),
        .prmry_in(prmry_in),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(out),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_push_addr_reg1_out,
    sig_addr2rsc_calc_error,
    sig_addr_reg_full,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_next_addr_reg0,
    sig_posted_to_axi_2_reg_0,
    sig_init_done_reg,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_push_addr_reg1_out;
  output sig_addr2rsc_calc_error;
  output sig_addr_reg_full;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_next_addr_reg0;
  input sig_posted_to_axi_2_reg_0;
  input sig_init_done_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.E(sig_push_addr_reg1_out),
        .FIFO_Full_reg(FIFO_Full_reg),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47:46],sig_aq_fifo_data_out[43:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_mm2s_arlen[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[42]),
        .Q(m_axi_mm2s_arlen[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[43]),
        .Q(m_axi_mm2s_arlen[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_mm2s_arsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_posted_to_axi_2_reg_0),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_afifo_autord
   (dout,
    data_valid,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    sig_cmd_stat_rst_user,
    out,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    rd_en,
    mm2s_cmnd_wr_1,
    sig_inhibit_rdy_n,
    s_axis_mm2s_cmd_tvalid_split);
  output [68:0]dout;
  output data_valid;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  input sig_cmd_stat_rst_user;
  input out;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input rd_en;
  input mm2s_cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s_axis_mm2s_cmd_tvalid_split;

  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire data_valid;
  wire [68:0]dout;
  wire m_axi_mm2s_aclk;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire out;
  wire rd_en;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire sig_cmd_stat_rst_user;
  wire sig_inhibit_rdy_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg I_ASYNC_FIFOGEN_FIFO
       (.\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ),
        .data_valid(data_valid),
        .dout(dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .out(out),
        .rd_en(rd_en),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
endmodule

(* ORIG_REF_NAME = "axi_datamover_afifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_afifo_autord__parameterized0
   (data_valid,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    SR,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    din,
    out,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    sig_inhibit_rdy_n,
    sig_rsc2stat_status_valid,
    sig_rd_sts_okay_reg_reg,
    \sig_next_tag_reg_reg[3] );
  output data_valid;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output [0:0]SR;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [7:0]din;
  input out;
  input mm2s_sts_received;
  input m_axis_mm2s_sts_tready;
  input sig_inhibit_rdy_n;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_okay_reg_reg;
  input \sig_next_tag_reg_reg[3] ;

  wire [0:0]SR;
  wire data_valid;
  wire [7:0]din;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_rd_sts_okay_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_async_fifo_fg__parameterized0 I_ASYNC_FIFOGEN_FIFO
       (.SR(SR),
        .data_valid(data_valid),
        .din(din),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (dout,
    data_valid,
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg ,
    sig_reset_reg,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    SR,
    sig_inhibit_rdy_n_reg,
    sig_cmd_stat_rst_user,
    out,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    rd_en,
    sig_stream_rst,
    din,
    mm2s_sts_received,
    mm2s_cmnd_wr_1,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_rsc2stat_status_valid,
    sig_rd_sts_okay_reg_reg,
    sig_secondary_aresetn_reg,
    scndry_out,
    \sig_next_tag_reg_reg[3] );
  output [68:0]dout;
  output data_valid;
  output \gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  output sig_reset_reg;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output [0:0]SR;
  output sig_inhibit_rdy_n_reg;
  input sig_cmd_stat_rst_user;
  input out;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input rd_en;
  input sig_stream_rst;
  input [7:0]din;
  input mm2s_sts_received;
  input mm2s_cmnd_wr_1;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_okay_reg_reg;
  input sig_secondary_aresetn_reg;
  input scndry_out;
  input \sig_next_tag_reg_reg[3] ;

  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire [0:0]SR;
  wire data_valid;
  wire [7:0]din;
  wire [68:0]dout;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire rd_en;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_rd_sts_okay_reg_reg;
  wire sig_reset_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_secondary_aresetn_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.SR(SR),
        .data_valid(\gen_fwft.gdvld_fwft.data_valid_fwft_reg ),
        .din(din),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_reg_reg_0(sig_reset_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(sig_init_reg_reg_1),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ),
        .data_valid(data_valid),
        .dout(dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .out(out),
        .rd_en(rd_en),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .scndry_out(scndry_out),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_secondary_aresetn_reg(sig_secondary_aresetn_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (dout,
    data_valid,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    sig_cmd_stat_rst_user,
    out,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    rd_en,
    mm2s_cmnd_wr_1,
    s_axis_mm2s_cmd_tvalid_split,
    sig_secondary_aresetn_reg,
    scndry_out);
  output [68:0]dout;
  output data_valid;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  input sig_cmd_stat_rst_user;
  input out;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input rd_en;
  input mm2s_cmnd_wr_1;
  input s_axis_mm2s_cmd_tvalid_split;
  input sig_secondary_aresetn_reg;
  input scndry_out;

  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire data_valid;
  wire [68:0]dout;
  wire m_axi_mm2s_aclk;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire out;
  wire rd_en;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire scndry_out;
  wire sig_cmd_stat_rst_user;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_secondary_aresetn_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_afifo_autord \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ),
        .data_valid(data_valid),
        .dout(dout),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .out(out),
        .rd_en(rd_en),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(out),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_cmd_stat_rst_user));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_init_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_init_done),
        .I3(sig_secondary_aresetn_reg),
        .I4(scndry_out),
        .O(sig_init_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(out),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(out),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_cmd_stat_rst_user));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(out),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (data_valid,
    sig_init_reg_reg_0,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    SR,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    din,
    out,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_rsc2stat_status_valid,
    sig_rd_sts_okay_reg_reg,
    \sig_next_tag_reg_reg[3] );
  output data_valid;
  output sig_init_reg_reg_0;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output [0:0]SR;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [7:0]din;
  input out;
  input mm2s_sts_received;
  input m_axis_mm2s_sts_tready;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_rsc2stat_status_valid;
  input sig_rd_sts_okay_reg_reg;
  input \sig_next_tag_reg_reg[3] ;

  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [0:0]SR;
  wire data_valid;
  wire [7:0]din;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__3_n_0;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_rd_sts_okay_reg_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_afifo_autord__parameterized0 \USE_ASYNC_FIFO.I_ASYNC_FIFO 
       (.SR(SR),
        .data_valid(data_valid),
        .din(din),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .sig_rd_sts_okay_reg_reg(sig_rd_sts_okay_reg_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_2),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1__0
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1__1
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1__2
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_1),
        .O(sig_init_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_init_done_i_1__3
       (.I0(sig_init_reg_reg_0),
        .I1(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I2(sig_init_done_2),
        .O(sig_init_done_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__3_n_0),
        .Q(sig_init_done_2),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    sig_calc_error_reg_reg,
    out,
    E,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mstr2addr_cmd_valid,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output [0:0]E;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mstr2addr_cmd_valid;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [41:0]in;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(E),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg,
    sig_next_sequential_reg_reg,
    sig_cmd2addr_valid_reg,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    E,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_last_dbeat_reg_1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[15] ,
    sig_inhibit_rdy_n_0,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \sig_next_tag_reg_reg[3] ,
    sig_next_calc_error_reg,
    m_axi_mm2s_rready,
    full,
    \sig_next_tag_reg_reg[3]_0 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready_0,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output sig_first_dbeat_reg;
  output [0:0]sig_next_sequential_reg_reg;
  output sig_cmd2addr_valid_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [39:0]out;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_coelsc_cmd_cmplt_reg_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input [0:0]E;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_last_dbeat_reg_1;
  input [7:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[15] ;
  input sig_inhibit_rdy_n_0;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \sig_next_tag_reg_reg[3] ;
  input sig_next_calc_error_reg;
  input [2:0]m_axi_mm2s_rready;
  input full;
  input \sig_next_tag_reg_reg[3]_0 ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rready_0;
  input sig_dqual_reg_full;
  input [47:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [47:0]in;
  wire m_axi_mm2s_aclk;
  wire [2:0]m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire m_axi_mm2s_rvalid;
  wire [39:0]out;
  wire scndry_out;
  wire \sig_addr_cntr_im0_msh_reg[15] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire [0:0]sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(m_axi_mm2s_rready_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .scndry_out(scndry_out),
        .\sig_addr_cntr_im0_msh_reg[15] (\sig_addr_cntr_im0_msh_reg[15] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3]_0 ),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    sel,
    sig_inhibit_rdy_n_reg_0,
    D,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    dout,
    sig_pop_data_fifo,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    sig_sf2dre_use_autodest,
    FIFO_Full_reg_0,
    sig_mstr2sf_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output [3:0]D;
  output [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input [0:0]dout;
  input sig_pop_data_fifo;
  input \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input sig_sf2dre_use_autodest;
  input FIFO_Full_reg_0;
  input sig_mstr2sf_cmd_valid;
  input [8:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]dout;
  wire [8:0]in;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2sf_cmd_valid;
  wire sig_pop_data_fifo;
  wire sig_sf2dre_use_autodest;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .dout(dout),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sel),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_dre
   (sig_dre2skid_wvalid,
    sig_advance_pipe_data76_out,
    sig_dre2skid_wlast,
    sig_flush_db1,
    sig_flush_db2,
    sig_pop_data_fifo,
    D,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ,
    \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 ,
    sig_slast_with_stop,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ,
    sig_dre2skid_wstrb,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ,
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_tlast_out_reg_0,
    sig_flush_db10,
    sig_flush_db1_reg_0,
    out,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]_0 ,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ,
    dout,
    empty,
    \OMIT_UNPACKING.lsig_cmd_loaded ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ,
    sig_sstrb_stop_mask,
    Q,
    sig_sf2dre_use_autodest,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_3 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_5 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_1 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ,
    SR,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ,
    \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ,
    \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ,
    \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ,
    \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ,
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ,
    \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ,
    \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ,
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ,
    \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ,
    \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ,
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ,
    \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ,
    \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ,
    \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_2 ,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ,
    \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ,
    \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ,
    \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ,
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 );
  output sig_dre2skid_wvalid;
  output sig_advance_pipe_data76_out;
  output sig_dre2skid_wlast;
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_pop_data_fifo;
  output [0:0]D;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ;
  output [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ;
  output [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ;
  output [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ;
  output [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ;
  output [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ;
  output \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ;
  output [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ;
  output [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ;
  output [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 ;
  output sig_slast_with_stop;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] ;
  output \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ;
  output \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] ;
  output \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ;
  output [15:0]sig_dre2skid_wstrb;
  output \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ;
  output [127:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_tlast_out_reg_0;
  input sig_flush_db10;
  input sig_flush_db1_reg_0;
  input out;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]_0 ;
  input \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  input [143:0]dout;
  input empty;
  input \OMIT_UNPACKING.lsig_cmd_loaded ;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  input [0:0]sig_sstrb_stop_mask;
  input [2:0]Q;
  input sig_sf2dre_use_autodest;
  input [2:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg0 ;
  input [3:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_3 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_5 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_1 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ;
  input [0:0]SR;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  input [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  input [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  input [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  input [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  input \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  input [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ;
  input [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ;
  input [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ;
  input [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ;
  input [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ;
  input [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ;
  input [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ;
  input [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ;
  input [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ;
  input [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ;
  input [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ;
  input [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ;
  input [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ;
  input [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ;
  input [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ;
  input [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ;
  input [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ;
  input [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_2 ;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ;
  input [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ;
  input [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ;
  input [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ;
  input [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ;
  input [0:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ;

  wire [0:0]D;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ;
  wire [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ;
  wire [9:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ;
  wire [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 ;
  wire \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ;
  wire \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]_0 ;
  wire [9:0]\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ;
  wire [9:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_5_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_6_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_4_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ;
  wire [9:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ;
  wire \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ;
  wire [9:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_5_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_6_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ;
  wire \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ;
  wire [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ;
  wire [0:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ;
  wire [9:0]\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 ;
  wire \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 ;
  wire \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 ;
  wire \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 ;
  wire \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 ;
  wire \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ;
  wire [0:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 ;
  wire \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 ;
  wire \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 ;
  wire \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 ;
  wire \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ;
  wire [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 ;
  wire [3:0]\GEN_MUXFARM_128.sig_shift_case_reg ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_13_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_14_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ;
  wire [2:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_5 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_1 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ;
  wire [3:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ;
  wire [0:0]\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_3 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ;
  wire \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_7_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ;
  wire \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ;
  wire [0:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ;
  wire [127:0]\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ;
  wire \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ;
  wire \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ;
  wire \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ;
  wire \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [143:0]dout;
  wire empty;
  wire m_axi_mm2s_aclk;
  wire out;
  wire scndry_out;
  wire sig_advance_pipe_data76_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [9:0]\sig_delay_mux_bus[0]_56 ;
  wire [7:0]\sig_delay_mux_bus[11]_46 ;
  wire [9:0]\sig_delay_mux_bus[12]_47 ;
  wire [9:0]\sig_delay_mux_bus[1]_39 ;
  wire [9:0]\sig_delay_mux_bus[2]_51 ;
  wire [9:0]\sig_delay_mux_bus[3]_40 ;
  wire [9:0]\sig_delay_mux_bus[4]_44 ;
  wire [9:0]\sig_delay_mux_bus[5]_45 ;
  wire [9:0]\sig_delay_mux_bus[6]_50 ;
  wire [9:0]\sig_delay_mux_bus[7]_57 ;
  wire [9:0]\sig_delay_mux_bus[8]_48 ;
  wire sig_dre2skid_wlast;
  wire [15:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_dre_tvalid_i0;
  wire sig_dre_tvalid_i_i_10_n_0;
  wire sig_dre_tvalid_i_i_11_n_0;
  wire sig_dre_tvalid_i_i_12_n_0;
  wire sig_dre_tvalid_i_i_13_n_0;
  wire sig_dre_tvalid_i_i_14_n_0;
  wire sig_dre_tvalid_i_i_15_n_0;
  wire sig_dre_tvalid_i_i_16_n_0;
  wire sig_dre_tvalid_i_i_17_n_0;
  wire sig_dre_tvalid_i_i_18_n_0;
  wire sig_dre_tvalid_i_i_19_n_0;
  wire sig_dre_tvalid_i_i_20_n_0;
  wire sig_dre_tvalid_i_i_21_n_0;
  wire sig_dre_tvalid_i_i_22_n_0;
  wire sig_dre_tvalid_i_i_23_n_0;
  wire sig_dre_tvalid_i_i_24_n_0;
  wire sig_dre_tvalid_i_i_25_n_0;
  wire sig_dre_tvalid_i_i_26_n_0;
  wire sig_dre_tvalid_i_i_27_n_0;
  wire sig_dre_tvalid_i_i_28_n_0;
  wire sig_dre_tvalid_i_i_29_n_0;
  wire sig_dre_tvalid_i_i_30_n_0;
  wire sig_dre_tvalid_i_i_31_n_0;
  wire sig_dre_tvalid_i_i_32_n_0;
  wire sig_dre_tvalid_i_i_33_n_0;
  wire sig_dre_tvalid_i_i_34_n_0;
  wire sig_dre_tvalid_i_i_35_n_0;
  wire sig_dre_tvalid_i_i_36_n_0;
  wire sig_dre_tvalid_i_i_37_n_0;
  wire sig_dre_tvalid_i_i_38_n_0;
  wire sig_dre_tvalid_i_i_39_n_0;
  wire sig_dre_tvalid_i_i_40_n_0;
  wire sig_dre_tvalid_i_i_41_n_0;
  wire sig_dre_tvalid_i_i_42_n_0;
  wire sig_dre_tvalid_i_i_43_n_0;
  wire sig_dre_tvalid_i_i_44_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_6_n_0;
  wire sig_dre_tvalid_i_i_7_n_0;
  wire sig_dre_tvalid_i_i_8_n_0;
  wire sig_dre_tvalid_i_i_9_n_0;
  wire sig_enable_input_rdy;
  wire [8:8]\sig_final_mux_bus[0]_54 ;
  wire [7:0]\sig_final_mux_bus[0]__0 ;
  wire [7:0]\sig_final_mux_bus[10]__0 ;
  wire [7:0]\sig_final_mux_bus[11]__0 ;
  wire [7:0]\sig_final_mux_bus[12]__0 ;
  wire [7:0]\sig_final_mux_bus[13]__0 ;
  wire [7:0]\sig_final_mux_bus[14]__0 ;
  wire [7:0]\sig_final_mux_bus[1]__0 ;
  wire [7:0]\sig_final_mux_bus[2]__0 ;
  wire [7:0]\sig_final_mux_bus[3]__0 ;
  wire [7:0]\sig_final_mux_bus[4]__0 ;
  wire [7:0]\sig_final_mux_bus[5]__0 ;
  wire [7:0]\sig_final_mux_bus[6]__0 ;
  wire [7:0]\sig_final_mux_bus[7]__0 ;
  wire [7:0]\sig_final_mux_bus[8]__0 ;
  wire [7:0]\sig_final_mux_bus[9]__0 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire [7:0]\sig_pass_mux_bus[15]_55 ;
  wire sig_pop_data_fifo;
  wire sig_sf2dre_use_autodest;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stream_rst;
  wire sig_tlast_out_i_10_n_0;
  wire sig_tlast_out_i_2_n_0;
  wire sig_tlast_out_i_3_n_0;
  wire sig_tlast_out_i_4_n_0;
  wire sig_tlast_out_i_5_n_0;
  wire sig_tlast_out_i_6_n_0;
  wire sig_tlast_out_i_7_n_0;
  wire sig_tlast_out_i_8_n_0;
  wire sig_tlast_out_i_9_n_0;
  wire sig_tlast_out_reg_0;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [0]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [3]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [6]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[0]_56 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_56 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0A0F000C0C0)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4445)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AFC00000A0C0000)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .O(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [0]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [1]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [2]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [3]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [4]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [5]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [6]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [7]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [8]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  FDRE \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]0 ),
        .D(\GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [9]),
        .R(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'h001000FF00100000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEAAAAA)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_1 
       (.I0(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [1]));
  LUT6 #(
    .INIT(64'h0100101001000000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h001000FF00100000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [3]));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [4]));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444445444444444)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000ACAC0000F000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAEAAAAAAAA)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_1 
       (.I0(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .O(\sig_delay_mux_bus[11]_46 [6]));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000200FF00020000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[11]_46 [7]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ));
  LUT6 #(
    .INIT(64'hC0F0C000A000A000)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ));
  LUT6 #(
    .INIT(64'h5140000055555555)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFFFFDD3F)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [0]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [0]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [1]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [1]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [2]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [2]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [3]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [3]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [4]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [4]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [5]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [6]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [6]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\sig_delay_mux_bus[11]_46 [7]),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [7]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [8]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  FDRE \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [9]),
        .R(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][0]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [0]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][1]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [1]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][2]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [2]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][3]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [3]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][4]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [4]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][5]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [5]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][6]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [6]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][7]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\sig_delay_mux_bus[12]_47 [7]));
  LUT6 #(
    .INIT(64'hCACA0000F0000000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][8]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ));
  LUT6 #(
    .INIT(64'hC0F0A000C000A000)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .O(\sig_delay_mux_bus[12]_47 [9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [0]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [0]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [1]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [1]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [2]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [2]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [3]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [3]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [4]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [4]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [5]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [5]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [6]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [6]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [7]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [7]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 ),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [8]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  FDRE \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]0 ),
        .D(\sig_delay_mux_bus[12]_47 [9]),
        .Q(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [9]),
        .R(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100101001000000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0110001001000000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 ));
  LUT6 #(
    .INIT(64'h0088A00000000000)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ));
  LUT6 #(
    .INIT(64'h0000000000003808)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [0]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [1]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [2]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [3]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [4]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [5]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [6]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [7]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [8]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  FDRE \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]0 ),
        .D(\GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [9]),
        .R(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFFF)) 
    \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I2(sig_advance_pipe_data76_out),
        .I3(scndry_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]_0 ),
        .O(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [0]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [1]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [2]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [3]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [4]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [5]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [6]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [7]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(1'b1),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [8]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .Q(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [9]),
        .R(\GEN_DELAY_REG[14].sig_delay_data_reg[14][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFEEAAFAAAEEAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [1]));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00F0AACC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFEEAAFAAAEEAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [2]));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFEEAAFAAAEEAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [4]));
  LUT6 #(
    .INIT(64'hF444F4F4F4444444)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEAAAAFAEEAA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [7]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  LUT6 #(
    .INIT(64'hFFF0FAFAFCFCF0F0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[1]_39 [9]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_39 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hEEFEFFEEEEFEEEEE)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [0]));
  LUT6 #(
    .INIT(64'hFFA088A088A088A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00CA000000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FCF00C00FAF00A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2C20)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_3 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFA088A088A088A0)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0B00080000000000)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [0]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [1]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [1]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [2]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [2]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [3]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [3]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [4]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [4]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [5]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [5]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [6]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [6]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [7]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][7]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[2]_51 [7]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  MUXF7 \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][8]_i_3_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 ),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\sig_delay_mux_bus[2]_51 [9]),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0CA0FFA0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [0]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEFAAEAA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [1]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF000AACCAACC)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFAAFAEAFAEAFA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [2]));
  LUT6 #(
    .INIT(64'hC0F0C000A000A000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBFAFFAABBFABBAA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [3]));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFAEEFFAAFAEEAAAA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [4]));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0CA0FFA0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [5]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEFAAEAA)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h33003B08)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .O(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [0]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [0]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [1]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [1]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [2]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [2]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [3]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [3]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [4]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [4]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [5]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [5]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [6]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [6]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  MUXF7 \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][6]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [6]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [7]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [7]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  MUXF7 \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][7]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][7]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [7]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 ),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [8]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  FDRE \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0 ),
        .D(\sig_delay_mux_bus[3]_40 [9]),
        .Q(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [9]),
        .R(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 ));
  MUXF7 \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][9]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[3]_40 [9]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [0]));
  LUT6 #(
    .INIT(64'hCA00FFFFCA00CA00)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [1]));
  LUT6 #(
    .INIT(64'hCA00FFFFCA00CA00)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [2]));
  LUT6 #(
    .INIT(64'hCA00FFFFCA00CA00)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [3]));
  LUT6 #(
    .INIT(64'hCA00FFFFCA00CA00)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [4]));
  LUT6 #(
    .INIT(64'hFFA0C0A0C0A0C0A0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [5]));
  LUT6 #(
    .INIT(64'hFF88F0F088880000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [6]));
  LUT6 #(
    .INIT(64'hFFA0C0A0C0A0C0A0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [7]));
  LUT6 #(
    .INIT(64'hFF88F0F088880000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ));
  LUT5 #(
    .INIT(32'hFFFF0CA0)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_3 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[4]_44 [9]));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_4_n_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [0]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [0]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [1]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [1]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [2]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [2]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [3]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [3]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [4]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [4]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [5]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [5]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [6]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [6]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [7]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [7]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 ),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [8]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  FDRE \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0 ),
        .D(\sig_delay_mux_bus[4]_44 [9]),
        .Q(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [9]),
        .R(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [0]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [1]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [2]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [3]));
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [5]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0CAF0CA0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [7]));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEECC)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ));
  LUT6 #(
    .INIT(64'hFFC0A0C0A0C0A0C0)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055D800D8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_6 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [0]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [0]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [1]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [1]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [2]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [2]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [3]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [3]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [4]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [4]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [5]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [5]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [6]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [6]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [7]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [7]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 ),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [8]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  FDRE \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0 ),
        .D(\sig_delay_mux_bus[5]_45 [9]),
        .Q(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [9]),
        .R(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 ));
  MUXF7 \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][9]_i_3 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[5]_45 [9]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000B0008)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0008000)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_1 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A0F0A0C0A030A00)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_5_n_0 ),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_6 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEEEEE)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ));
  LUT6 #(
    .INIT(64'h0300000002000200)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFA088A088A088A0)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .O(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [0]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [0]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][0]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [0]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [1]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [1]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][1]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [1]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [2]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [2]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][2]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [2]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [3]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [3]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][3]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [3]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [4]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [4]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][4]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [4]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [5]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [5]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][5]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [5]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [6]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [6]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][6]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][6]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [6]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [7]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [7]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 ),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [8]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  FDRE \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0 ),
        .D(\sig_delay_mux_bus[6]_50 [9]),
        .Q(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [9]),
        .R(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 ));
  MUXF7 \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][9]_i_3 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_5_n_0 ),
        .O(\sig_delay_mux_bus[6]_50 [9]),
        .S(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I4(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_4_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0AFA0CFCFC0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I4(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_1 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ),
        .O(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ));
  LUT6 #(
    .INIT(64'h0F004F4F0F004040)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_6_n_0 ),
        .O(\sig_delay_mux_bus[7]_57 [9]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I4(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_6 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_6_n_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [0]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [0]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [1]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [1]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [2]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [2]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [3]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [3]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [4]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [4]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [5]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [5]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [6]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [6]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [7]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [7]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 ),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [8]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  FDRE \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]0 ),
        .D(\sig_delay_mux_bus[7]_57 [9]),
        .Q(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [9]),
        .R(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [1]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [4]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F8F8F8F8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [6]));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFF20)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ));
  LUT6 #(
    .INIT(64'hA0F0A000C000C000)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I2(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .O(\sig_delay_mux_bus[8]_48 [9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [0]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [0]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [1]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [1]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [2]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [2]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [3]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [3]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [4]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [4]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [5]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [5]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [6]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [6]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [7]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [7]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 ),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [8]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  FDRE \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]0 ),
        .D(\sig_delay_mux_bus[8]_48 [9]),
        .Q(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [9]),
        .R(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'h5555554055405540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_5_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AA800A80A080008)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_4 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5545454544444444)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00F00000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555554055405540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_5_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_6_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0AA800A80A080008)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_6 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h4000444455555555)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF55FF33FF0FFFFF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4000444455555555)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF5F0F3FFF5FFF3FF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5444555544444444)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00F00000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555004055555540)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000022C0)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF53F)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5444555544444444)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00CC00F00000)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5444555544444444)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I3(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000ACF0AC00)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(D),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ));
  LUT6 #(
    .INIT(64'h4404040455555555)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg[6][7]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF530F53FF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_5_n_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][0]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [0]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][1]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [1]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][2]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [2]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][3]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [3]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][4]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [4]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][5]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [5]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][6]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [6]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][7]_i_1_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [7]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(D),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [8]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  FDRE \GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_3_n_0 ),
        .Q(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [9]),
        .R(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[128]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(dout[128]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[138]),
        .O(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[80]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[81]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[82]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[83]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[84]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[85]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[86]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[87]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(dout[138]),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  FDRE \GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 ),
        .Q(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .R(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[139]),
        .O(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[88]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[89]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[90]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[91]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[92]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[93]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[94]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[95]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(dout[139]),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  FDRE \GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 ),
        .Q(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .R(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[140]),
        .O(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[96]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[97]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[98]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[99]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[100]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[101]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[102]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[103]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(dout[140]),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  FDRE \GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 ),
        .Q(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .R(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[141]),
        .O(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[104]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[105]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[106]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[107]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[108]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[109]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[110]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[111]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(dout[141]),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  FDRE \GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 ),
        .Q(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .R(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[142]),
        .O(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[112]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[113]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[114]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[115]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[116]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[117]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[118]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[119]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(dout[142]),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  FDRE \GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 ),
        .Q(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .R(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[143]),
        .O(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[120]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[121]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[122]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[123]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[124]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[125]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[126]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[127]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(dout[143]),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  FDRE \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_2 ),
        .Q(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .R(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[129]),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[10]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[11]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[12]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[13]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[14]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[15]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(dout[129]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[130]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[16]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[17]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[18]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[19]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[20]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[21]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[22]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[23]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(dout[130]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 ),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .R(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[131]),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[24]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[25]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[26]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[27]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[28]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[29]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[30]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[31]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(dout[131]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[132]),
        .O(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[32]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[33]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[34]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[35]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[36]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[37]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[38]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[39]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(dout[132]),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  FDRE \GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 ),
        .Q(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .R(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[133]),
        .O(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[40]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[41]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[42]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[43]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[44]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[45]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[46]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[47]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(dout[133]),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  FDRE \GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 ),
        .Q(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .R(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[134]),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[48]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[49]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[50]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[51]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[52]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[53]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[54]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[55]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(dout[134]),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  FDRE \GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 ),
        .Q(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .R(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[135]),
        .O(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[56]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[57]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[58]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[59]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[60]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[61]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[62]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[63]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(dout[135]),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  FDRE \GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 ),
        .Q(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .R(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[136]),
        .O(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[64]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[65]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[66]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[67]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[68]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[69]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[70]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[71]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(dout[136]),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  FDRE \GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 ),
        .Q(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .R(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2 
       (.I0(sig_pop_data_fifo),
        .I1(dout[137]),
        .O(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[72]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[73]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[74]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[75]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[76]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[77]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[78]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[79]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(dout[137]),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  FDRE \GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_2_n_0 ),
        .D(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 ),
        .Q(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .R(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ),
        .I1(sig_dre2skid_wstrb[9]),
        .I2(sig_dre2skid_wstrb[10]),
        .I3(sig_dre2skid_wstrb[7]),
        .I4(sig_dre2skid_wstrb[8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_14_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11 
       (.I0(sig_dre2skid_wstrb[4]),
        .I1(sig_dre2skid_wstrb[3]),
        .I2(sig_dre2skid_wstrb[2]),
        .I3(sig_dre2skid_wstrb[1]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12 
       (.I0(sig_dre2skid_wstrb[7]),
        .I1(sig_dre2skid_wstrb[8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_13 
       (.I0(sig_dre2skid_wstrb[7]),
        .I1(sig_dre2skid_wstrb[8]),
        .I2(sig_dre2skid_wstrb[9]),
        .I3(sig_dre2skid_wstrb[10]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDDDFDDDFDDDFDDDD)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_14 
       (.I0(sig_sf2dre_use_autodest),
        .I1(sig_dre2skid_wstrb[15]),
        .I2(sig_dre2skid_wstrb[13]),
        .I3(sig_dre2skid_wstrb[14]),
        .I4(sig_dre2skid_wstrb[12]),
        .I5(sig_dre2skid_wstrb[11]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAAAB0000AAABAAAB)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0 ),
        .I1(sig_dre2skid_wstrb[4]),
        .I2(sig_dre2skid_wstrb[3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0 ),
        .I4(sig_sf2dre_use_autodest),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 [2]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ));
  LUT6 #(
    .INIT(64'h5503FFFF55030000)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0 ),
        .I2(sig_dre2skid_wstrb[5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0 ),
        .I4(sig_sf2dre_use_autodest),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ));
  LUT5 #(
    .INIT(32'hD0D0D0DD)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 [1]),
        .I1(sig_sf2dre_use_autodest),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_10_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_11_n_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFF00FFFFFEFEFFFF)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0 ),
        .I1(sig_dre2skid_wstrb[10]),
        .I2(sig_dre2skid_wstrb[9]),
        .I3(sig_dre2skid_wstrb[15]),
        .I4(sig_sf2dre_use_autodest),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6 
       (.I0(sig_dre2skid_wstrb[5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_12_n_0 ),
        .I2(sig_dre2skid_wstrb[10]),
        .I3(sig_dre2skid_wstrb[9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ),
        .I5(sig_dre2skid_wstrb[6]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0F0F0FFF0FE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_13_n_0 ),
        .I1(sig_dre2skid_wstrb[11]),
        .I2(sig_dre2skid_wstrb[15]),
        .I3(sig_dre2skid_wstrb[14]),
        .I4(sig_dre2skid_wstrb[13]),
        .I5(sig_dre2skid_wstrb[12]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8 
       (.I0(sig_dre2skid_wstrb[0]),
        .I1(sig_dre2skid_wstrb[1]),
        .I2(sig_dre2skid_wstrb[2]),
        .I3(sig_dre2skid_wstrb[3]),
        .I4(sig_dre2skid_wstrb[4]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9 
       (.I0(sig_dre2skid_wstrb[6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ),
        .I2(sig_dre2skid_wstrb[9]),
        .I3(sig_dre2skid_wstrb[10]),
        .I4(sig_dre2skid_wstrb[7]),
        .I5(sig_dre2skid_wstrb[8]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1777177711171777)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_7 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 ),
        .I1(Q[2]),
        .I2(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_8 
       (.I0(sig_dre2skid_wstrb[8]),
        .I1(sig_dre2skid_wstrb[7]),
        .I2(sig_dre2skid_wstrb[10]),
        .I3(sig_dre2skid_wstrb[9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9 
       (.I0(sig_dre2skid_wstrb[11]),
        .I1(sig_dre2skid_wstrb[12]),
        .I2(sig_dre2skid_wstrb[13]),
        .I3(sig_dre2skid_wstrb[14]),
        .I4(sig_dre2skid_wstrb[15]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_9_n_0 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 [0]),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 [1]),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[1]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 [2]),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_5 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_1 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 [3]),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_3 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  (* ORIG_CELL_NAME = "GEN_MUXFARM_128.sig_shift_case_reg_reg[3]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 ),
        .Q(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .R(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [0]),
        .O(\sig_final_mux_bus[0]__0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [1]),
        .O(\sig_final_mux_bus[0]__0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [2]),
        .O(\sig_final_mux_bus[0]__0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [3]),
        .O(\sig_final_mux_bus[0]__0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [4]),
        .O(\sig_final_mux_bus[0]__0 [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [5]),
        .O(\sig_final_mux_bus[0]__0 [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [6]),
        .O(\sig_final_mux_bus[0]__0 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [7]),
        .O(\sig_final_mux_bus[0]__0 [7]));
  LUT6 #(
    .INIT(64'h47000000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I3(out),
        .I4(sig_dre2skid_wvalid),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [8]),
        .O(\sig_final_mux_bus[0]_54 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_54 ),
        .Q(sig_dre2skid_wstrb[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEFFAEAEAEAEAE)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [0]),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [0]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [0]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFB080)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [1]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F88FFFF8F888F88)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [1]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [2]),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [2]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2222222)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_1 
       (.I0(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [3]),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [3]));
  LUT6 #(
    .INIT(64'hCFAFC0AFCFA0C0A0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2 
       (.I0(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE020)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [4]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2222222)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_1 
       (.I0(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [5]),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [5]));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [6]));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [6]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [7]),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[10]__0 [7]));
  LUT6 #(
    .INIT(64'hF888F888FFFFF888)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFF89)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ));
  LUT5 #(
    .INIT(32'hFFFFB080)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [8]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_7_n_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [80]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [81]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [82]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [83]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [84]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [85]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [86]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\sig_final_mux_bus[10]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [87]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  FDRE \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 ),
        .Q(sig_dre2skid_wstrb[10]),
        .R(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF202020)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [0]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[11]__0 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hACF0AC00AC0FAC00)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [0]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFF80000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [1]),
        .O(\sig_final_mux_bus[11]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h888B3333888B3330)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_4 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [2]),
        .O(\sig_final_mux_bus[11]__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h8C80)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F88888)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_1 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[11]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF00AC00AC0FAC00)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [3]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEEEFFFFFEEE0000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [4]),
        .O(\sig_final_mux_bus[11]__0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hC808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF080808)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ),
        .O(\sig_final_mux_bus[11]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAF00AC00AC0FAC00)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [5]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888F888)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[11]__0 [6]));
  LUT6 #(
    .INIT(64'hC0F0C0A0C0AFC0A0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [6]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888F888)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ),
        .O(\sig_final_mux_bus[11]__0 [7]));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0CF00CA00CAF0CA0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_5_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [7]),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFF80000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_6_n_0 ),
        .I3(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_7_n_0 ),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [8]),
        .O(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_5 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_6 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h888B3333888B3330)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_7 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [8]),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFEAB)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [88]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [89]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [90]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [91]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [92]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [93]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [94]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\sig_final_mux_bus[11]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [95]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  FDRE \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11]0 ),
        .D(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 ),
        .Q(sig_dre2skid_wstrb[11]),
        .R(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEAAAAFAEEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [0]));
  LUT6 #(
    .INIT(64'h000000AA000000B8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEFAFFAAEEFAAAAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [1]));
  LUT6 #(
    .INIT(64'h000000AB000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFEA0000)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [2]),
        .O(\sig_final_mux_bus[12]__0 [2]));
  LUT6 #(
    .INIT(64'hA280F7D500000000)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I4(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FE000000FE)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEAAAAFAEEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [3]));
  LUT6 #(
    .INIT(64'h000000AA000000B8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFFF0FCFCF0F0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [4]));
  LUT6 #(
    .INIT(64'h000000AB000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFFF0FCFCF0F0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [5]));
  LUT6 #(
    .INIT(64'h000000AB000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEAAAAFAEEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [6]));
  LUT6 #(
    .INIT(64'h000000AA000000B8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAEEAAAAFAEEAA)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_3_n_0 ),
        .O(\sig_final_mux_bus[12]__0 [7]));
  LUT6 #(
    .INIT(64'h000000AB000000A8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000E0000)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [8]),
        .I5(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0AFA0CFC0)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [96]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [97]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [98]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [99]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [100]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [101]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [102]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\sig_final_mux_bus[12]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [103]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  FDRE \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 ),
        .Q(sig_dre2skid_wstrb[12]),
        .R(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 ));
  LUT5 #(
    .INIT(32'hFCCCEEEE)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[13]__0 [0]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080B0B0808080808)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [0]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01100000)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [1]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]__0 [1]));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCCCEEEE)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[13]__0 [2]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FF6000000060)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01100000)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [3]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]__0 [3]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEAFFFFAEAA)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_5_n_0 ),
        .O(\sig_final_mux_bus[13]__0 [4]));
  LUT6 #(
    .INIT(64'h0000FF6000000060)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000010110000000)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCCFCEEEE)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[13]__0 [5]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00006000000060)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD55FFFF5D55FFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I4(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[13]__0 [6]));
  LUT6 #(
    .INIT(64'hAAFFAAFBFFFFFFFB)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFCFCFFFDFFFFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [6]),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01100000)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [7]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[13]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01100000)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [8]),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [104]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [105]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [106]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [107]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [108]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [109]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [110]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\sig_final_mux_bus[13]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [111]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  FDRE \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 ),
        .Q(sig_dre2skid_wstrb[13]),
        .R(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_5_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg[2][0]_i_4_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [0]));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [0]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [1]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [1]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [1]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][2]_i_3_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [2]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [2]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [2]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][3]_i_2_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [3]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [3]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [3]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [3]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_3_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [4]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [4]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [4]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [5]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [5]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000A0C)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [5]),
        .I1(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD1FFFF1D11)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [6]));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [6]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3 
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [6]),
        .I1(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDD1DFFFFD111)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4_n_0 ),
        .O(\sig_final_mux_bus[14]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2 
       (.I0(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [7]),
        .I1(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [7]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000002300000020)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3 
       (.I0(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [7]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFCFA0CFAFC0A0C0)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4 
       (.I0(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD1FFFF1D11)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ),
        .I5(\GEN_DELAY_REG[6].sig_delay_data_reg[6][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4 
       (.I0(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [8]),
        .O(\GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [112]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [113]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [114]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [115]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [116]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [117]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [118]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\sig_final_mux_bus[14]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [119]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  FDRE \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 ),
        .Q(sig_dre2skid_wstrb[14]),
        .R(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][0]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [0]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [1]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][2]_i_5_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [2]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][3]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [3]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg[3][4]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCAAAAFF00)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [4]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][5]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [5]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_1 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg[7][6]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I5(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2 
       (.I0(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [6]),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0CCCCAAAAFF00)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_1 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg[7][7]_i_3_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][7]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I4(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ),
        .O(\sig_pass_mux_bus[15]_55 [7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [7]),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ),
        .O(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [120]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [121]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [122]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [123]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [124]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [125]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [126]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(\sig_pass_mux_bus[15]_55 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [127]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  FDRE \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15]0 ),
        .D(1'b1),
        .Q(sig_dre2skid_wstrb[15]),
        .R(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 ));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [0]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\sig_final_mux_bus[1]__0 [0]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [1]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\sig_final_mux_bus[1]__0 [1]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [2]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\sig_final_mux_bus[1]__0 [2]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [3]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\sig_final_mux_bus[1]__0 [3]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [4]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\sig_final_mux_bus[1]__0 [4]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [5]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .O(\sig_final_mux_bus[1]__0 [5]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [6]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\sig_final_mux_bus[1]__0 [6]));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [7]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\sig_final_mux_bus[1]__0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [8]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 ),
        .Q(sig_dre2skid_wstrb[1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [0]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [0]));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [1]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [1]));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [2]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [2]));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2F0000002F00)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0 ),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [3]),
        .O(\sig_final_mux_bus[2]__0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE7F7FFFFE)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h3FFE)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [4]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [4]));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [5]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [5]));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAAAB0AAAAAA8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ),
        .O(\sig_final_mux_bus[2]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h3300B8B8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3FFE0000)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [8]),
        .I5(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_4_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 ),
        .Q(sig_dre2skid_wstrb[2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [0]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [0]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [1]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [1]));
  LUT6 #(
    .INIT(64'hAA00CC00F0000000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [2]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [2]));
  LUT6 #(
    .INIT(64'hF0CC0000AA000000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [3]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [3]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8F8F8F0F8F8F8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [4]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_4_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [4]));
  LUT6 #(
    .INIT(64'h00C0000200000002)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [5]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [5]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFF4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [6]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[3]__0 [6]));
  LUT6 #(
    .INIT(64'hAA00CC00F0000000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4FFF4F4F4F4F4)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [7]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .O(\sig_final_mux_bus[3]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8881)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0F0C000A000C000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777E0000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [8]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8000000)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I3(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00C0000200000002)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 ),
        .Q(sig_dre2skid_wstrb[3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [0]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [0]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FF70FF70)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [1]),
        .I3(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [1]));
  LUT6 #(
    .INIT(64'hB8FF0000B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [2]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [2]));
  LUT6 #(
    .INIT(64'hCFC000000A0A0000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800000308000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [3]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [3]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FF70FF70)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [4]),
        .I3(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [4]));
  LUT6 #(
    .INIT(64'hCAFF0000CA000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [5]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [5]));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1000001110000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [6]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[4]__0 [6]));
  LUT6 #(
    .INIT(64'hF4FFF44444444444)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C0000200000002)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4FFF4F4F4)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [7]),
        .I2(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .O(\sig_final_mux_bus[4]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h8889)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF0000B8000000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0700)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [8]),
        .I4(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ));
  LUT6 #(
    .INIT(64'hCFC00000A0A00000)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [32]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [33]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [34]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [35]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [36]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [37]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [38]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\sig_final_mux_bus[4]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [39]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  FDRE \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 ),
        .Q(sig_dre2skid_wstrb[4]),
        .R(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [0]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [0]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [1]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [1]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [2]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4001000140000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [3]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [3]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [4]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [4]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0030000000000022)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [5]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I2(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2808000020000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF80FF80FFFFFF80)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [6]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4000000540000000)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [7]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\sig_final_mux_bus[5]__0 [7]));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFFFFEA)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ),
        .I3(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [8]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF801)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_9_n_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [40]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [41]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [42]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [43]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [44]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [45]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [46]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\sig_final_mux_bus[5]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [47]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  FDRE \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0 ),
        .D(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 ),
        .Q(sig_dre2skid_wstrb[5]),
        .R(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [0]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [0]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][0]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [1]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [1]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][1]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [2]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [2]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [3]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [3]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [3]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [4]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [4]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][4]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [5]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [5]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [5]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [5]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [6]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [6]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][6]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [7]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[6]__0 [7]));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_3_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [8]),
        .I5(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ));
  LUT6 #(
    .INIT(64'h00005F77FFFF5F77)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEE01)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [48]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [49]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [50]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [51]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [52]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [53]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [54]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\sig_final_mux_bus[6]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [55]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  FDRE \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 ),
        .Q(sig_dre2skid_wstrb[6]),
        .R(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [0]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][0]_i_2_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [0]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [1]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [2]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_4 
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [2]),
        .I1(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [3]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][3]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88F88888)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_1 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [4]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBB33BB3C88008800)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg[15][4]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [4]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [5]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][5]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hCFA0C0A0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFAAEAAA)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I4(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [6]));
  LUT6 #(
    .INIT(64'h0002AAAB0002AAA8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [6]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA0CEA0CEA0C)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [7]),
        .I2(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ),
        .O(\sig_final_mux_bus[7]__0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_5_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFCFC0A0A0CFC0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_4 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [7]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_5 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAC0C0FFC0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [8]),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_6_n_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [56]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [57]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [58]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [59]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [60]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [61]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [62]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\sig_final_mux_bus[7]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [63]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  FDRE \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0 ),
        .D(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 ),
        .Q(sig_dre2skid_wstrb[7]),
        .R(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 ));
  LUT5 #(
    .INIT(32'hEEFCCCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_final_mux_bus[8]__0 [0]));
  LUT6 #(
    .INIT(64'h0000AAAA0000AAAC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [0]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCEECCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[8]__0 [1]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [1]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAEAA0000AEAAAEAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I4(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [2]),
        .I5(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_4_n_0 ),
        .O(\sig_final_mux_bus[8]__0 [2]));
  LUT6 #(
    .INIT(64'hAFAF0F0FAFAF0F0C)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_4_n_0 ),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0F0CCCCAAAA)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [2]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [2]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [2]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg [1]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEFCCCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_final_mux_bus[8]__0 [3]));
  LUT6 #(
    .INIT(64'h0000AAAA0000AAAC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [3]),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFC0C0AFA0AFA0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCEECCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[8]__0 [4]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [4]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFCEECCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[8]__0 [5]));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [5]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [5]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEFCCCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[8]__0 [6]));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [6]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEFCCCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ),
        .I2(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .O(\sig_final_mux_bus[8]__0 [7]));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [7]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [7]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAAAAFF00F0F0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ));
  LUT5 #(
    .INIT(32'hFCEECCCC)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAB0000AAA8)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [8]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [8]),
        .O(\GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_5_n_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [64]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [65]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [66]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [67]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [68]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [69]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [70]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\sig_final_mux_bus[8]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [71]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  FDRE \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8]0 ),
        .D(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 ),
        .Q(sig_dre2skid_wstrb[8]),
        .R(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [0]),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [0]));
  LUT6 #(
    .INIT(64'h5000000400000004)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [0]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [0]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [0]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [0]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE020)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg [2]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg [3]),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_3_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [1]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [1]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [1]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [1]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [1]),
        .I2(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [1]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [1]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][2]_i_2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [2]),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [2]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [2]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ),
        .I3(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [3]),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [3]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [3]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5000000400000004)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [3]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [3]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [3]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [3]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFF8FFFFFFF8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_3_n_0 ),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [4]),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [4]));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [4]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5000000400000004)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [4]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [4]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [4]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [4]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEFFAEAEAEAEAE)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [5]),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_4_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [5]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFAFA0A0CFC0CFC0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [5]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [5]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [5]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [5]),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [5]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAEAEAE)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [6]),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_4_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [6]));
  LUT6 #(
    .INIT(64'h5000000400000004)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [6]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [6]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [6]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ),
        .I5(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [6]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [6]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEAAFFFFAEAA)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ),
        .I1(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [7]),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .O(\sig_final_mux_bus[9]__0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [7]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [7]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [7]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [7]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [7]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [7]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_2 
       (.I0(sig_advance_pipe_data76_out),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_3 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [8]),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_4_n_0 ),
        .I1(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ),
        .I2(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0 ),
        .I3(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [8]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF81)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6 
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [8]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [8]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [8]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [8]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [8]),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_8_n_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [0]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [72]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [1]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [73]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [2]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [74]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [3]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [75]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [4]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [76]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [5]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [77]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [6]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [78]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\sig_final_mux_bus[9]__0 [7]),
        .Q(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 [79]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  FDRE \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9]0 ),
        .D(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 ),
        .Q(sig_dre2skid_wstrb[9]),
        .R(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEE)) 
    sig_dre_tvalid_i_i_10
       (.I0(sig_tlast_out_i_3_n_0),
        .I1(sig_dre_tvalid_i_i_21_n_0),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [9]),
        .I4(sig_dre_tvalid_i_i_22_n_0),
        .O(sig_dre_tvalid_i_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    sig_dre_tvalid_i_i_11
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [8]),
        .O(sig_dre_tvalid_i_i_11_n_0));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    sig_dre_tvalid_i_i_12
       (.I0(sig_dre_tvalid_i_i_23_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .O(sig_dre_tvalid_i_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
    sig_dre_tvalid_i_i_13
       (.I0(sig_dre_tvalid_i_i_24_n_0),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_n_0 ),
        .I5(sig_dre_tvalid_i_i_25_n_0),
        .O(sig_dre_tvalid_i_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFC0EAEAC0C0C0C0)) 
    sig_dre_tvalid_i_i_14
       (.I0(sig_dre_tvalid_i_i_26_n_0),
        .I1(\GEN_INPUT_REG[8].sig_input_data_reg_reg[8]_8 [9]),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .O(sig_dre_tvalid_i_i_14_n_0));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    sig_dre_tvalid_i_i_15
       (.I0(sig_dre_tvalid_i_i_27_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[7].sig_input_data_reg_reg[7]_7 [9]),
        .O(sig_dre_tvalid_i_i_15_n_0));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    sig_dre_tvalid_i_i_16
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2_n_0 ),
        .I1(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]_19 [9]),
        .I2(sig_dre_tvalid_i_i_28_n_0),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .O(sig_dre_tvalid_i_i_16_n_0));
  LUT6 #(
    .INIT(64'hCCEFCCCCCCECCCCC)) 
    sig_dre_tvalid_i_i_17
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(sig_dre_tvalid_i_i_29_n_0),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_17_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAEEE)) 
    sig_dre_tvalid_i_i_18
       (.I0(sig_dre_tvalid_i_i_30_n_0),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_18 [9]),
        .I2(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I4(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I5(sig_dre_tvalid_i_i_31_n_0),
        .O(sig_dre_tvalid_i_i_18_n_0));
  LUT6 #(
    .INIT(64'h47004700470047FF)) 
    sig_dre_tvalid_i_i_19
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I4(sig_dre_tvalid_i_i_27_n_0),
        .I5(sig_dre_tvalid_i_i_32_n_0),
        .O(sig_dre_tvalid_i_i_19_n_0));
  LUT6 #(
    .INIT(64'h4440444444404440)) 
    sig_dre_tvalid_i_i_2
       (.I0(sig_dre_tvalid_i_i_4_n_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .I4(empty),
        .I5(\OMIT_UNPACKING.lsig_cmd_loaded ),
        .O(sig_advance_pipe_data76_out));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    sig_dre_tvalid_i_i_20
       (.I0(sig_dre_tvalid_i_i_33_n_0),
        .I1(\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14]_30 [9]),
        .I2(\GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_7_n_0 ),
        .I3(sig_dre_tvalid_i_i_34_n_0),
        .I4(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13]_29 [9]),
        .I5(sig_dre_tvalid_i_i_35_n_0),
        .O(sig_dre_tvalid_i_i_20_n_0));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    sig_dre_tvalid_i_i_21
       (.I0(sig_dre_tvalid_i_i_36_n_0),
        .I1(sig_dre_tvalid_i_i_37_n_0),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I3(sig_dre_tvalid_i_i_38_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .O(sig_dre_tvalid_i_i_21_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    sig_dre_tvalid_i_i_22
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(sig_dre_tvalid_i_i_39_n_0),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(sig_dre_tvalid_i_i_40_n_0),
        .O(sig_dre_tvalid_i_i_22_n_0));
  LUT6 #(
    .INIT(64'hACA0ACACACA0A0A0)) 
    sig_dre_tvalid_i_i_23
       (.I0(sig_dre_tvalid_i_i_39_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_23_n_0));
  LUT6 #(
    .INIT(64'h1100001000000010)) 
    sig_dre_tvalid_i_i_24
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_dre_tvalid_i_i_24_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    sig_dre_tvalid_i_i_25
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_26
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_dre_tvalid_i_i_26_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_dre_tvalid_i_i_27
       (.I0(sig_tlast_out_i_8_n_0),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(sig_tlast_out_i_10_n_0),
        .O(sig_dre_tvalid_i_i_27_n_0));
  LUT6 #(
    .INIT(64'hA0A0FFC0A0A0C0C0)) 
    sig_dre_tvalid_i_i_28
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I5(sig_dre_tvalid_i_i_41_n_0),
        .O(sig_dre_tvalid_i_i_28_n_0));
  LUT6 #(
    .INIT(64'hA0A0FFC0A0A0C0C0)) 
    sig_dre_tvalid_i_i_29
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(\GEN_OUTPUT_REG[4].sig_output_data_reg[4][6]_i_5_n_0 ),
        .I3(\GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_4_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I5(sig_dre_tvalid_i_i_42_n_0),
        .O(sig_dre_tvalid_i_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    sig_dre_tvalid_i_i_3
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ),
        .I1(sig_dre_tvalid_i_i_6_n_0),
        .I2(sig_dre_tvalid_i_i_7_n_0),
        .I3(sig_dre_tvalid_i_i_8_n_0),
        .I4(sig_dre_tvalid_i_i_9_n_0),
        .I5(sig_dre_tvalid_i_i_10_n_0),
        .O(sig_dre_tvalid_i0));
  LUT6 #(
    .INIT(64'hF300FBFBF3000808)) 
    sig_dre_tvalid_i_i_30
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I4(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_30_n_0));
  LUT6 #(
    .INIT(64'hB88888BBB8888888)) 
    sig_dre_tvalid_i_i_31
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_17 [9]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_dre_tvalid_i_i_31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    sig_dre_tvalid_i_i_32
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15]_15 [9]),
        .O(sig_dre_tvalid_i_i_32_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_33
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(sig_dre_tvalid_i_i_39_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(sig_dre_tvalid_i_i_43_n_0),
        .O(sig_dre_tvalid_i_i_33_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_34
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_4_n_0 ),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_n_0 ),
        .I3(sig_dre_tvalid_i_i_38_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I5(sig_dre_tvalid_i_i_44_n_0),
        .O(sig_dre_tvalid_i_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFEEF)) 
    sig_dre_tvalid_i_i_35
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h02222220)) 
    sig_dre_tvalid_i_i_36
       (.I0(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80038000)) 
    sig_dre_tvalid_i_i_37
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I4(\GEN_INPUT_REG[9].sig_input_data_reg_reg[9]_9 [9]),
        .O(sig_dre_tvalid_i_i_37_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_38
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .O(sig_dre_tvalid_i_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_dre_tvalid_i_i_39
       (.I0(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I1(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .O(sig_dre_tvalid_i_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_dre_tvalid_i_i_4
       (.I0(sig_dre2skid_wvalid),
        .I1(out),
        .O(sig_dre_tvalid_i_i_4_n_0));
  LUT6 #(
    .INIT(64'hAA000000CC0000F0)) 
    sig_dre_tvalid_i_i_40
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_INPUT_REG[10].sig_input_data_reg_reg[10]_10 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_dre_tvalid_i_i_41
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_dre_tvalid_i_i_42
       (.I0(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_42_n_0));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    sig_dre_tvalid_i_i_43
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[14].sig_input_data_reg_reg[14]_14 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .O(sig_dre_tvalid_i_i_43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8830)) 
    sig_dre_tvalid_i_i_44
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_n_0 ),
        .I2(\GEN_INPUT_REG[13].sig_input_data_reg_reg[13]_13 [9]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_44_n_0));
  LUT6 #(
    .INIT(64'h0F000FFF11111111)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_4_n_0 ),
        .I1(sig_dre_tvalid_i_i_11_n_0),
        .I2(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_4_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_n_0 ),
        .I4(\GEN_DELAY_REG[3].sig_delay_data_reg[3][8]_i_3_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    sig_dre_tvalid_i_i_6
       (.I0(sig_dre_tvalid_i_i_12_n_0),
        .I1(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]_22 [9]),
        .I2(\GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_5_n_0 ),
        .I3(sig_dre_tvalid_i_i_13_n_0),
        .I4(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]_21 [9]),
        .I5(\GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_8_n_0 ),
        .O(sig_dre_tvalid_i_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFAFAFAFAFAFFFE)) 
    sig_dre_tvalid_i_i_7
       (.I0(sig_dre_tvalid_i_i_14_n_0),
        .I1(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8]_24 [9]),
        .I2(sig_dre_tvalid_i_i_15_n_0),
        .I3(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7]_23 [9]),
        .I4(\GEN_DELAY_REG[7].sig_delay_data_reg[7][8]_i_2_n_0 ),
        .I5(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_n_0 ),
        .O(sig_dre_tvalid_i_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    sig_dre_tvalid_i_i_8
       (.I0(sig_dre_tvalid_i_i_16_n_0),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_3_n_0 ),
        .I2(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I3(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]_20 [9]),
        .I4(sig_dre_tvalid_i_i_17_n_0),
        .I5(sig_dre_tvalid_i_i_18_n_0),
        .O(sig_dre_tvalid_i_i_8_n_0));
  LUT5 #(
    .INIT(32'h00004700)) 
    sig_dre_tvalid_i_i_9
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4_n_0 ),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_16 [9]),
        .I3(sig_dre_tvalid_i_i_19_n_0),
        .I4(sig_dre_tvalid_i_i_20_n_0),
        .O(sig_dre_tvalid_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_advance_pipe_data76_out),
        .D(sig_dre_tvalid_i0),
        .Q(sig_dre2skid_wvalid),
        .R(sig_tlast_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_reg_0),
        .Q(sig_flush_db1),
        .R(sig_flush_db10));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db2),
        .I1(sig_dre2skid_wvalid),
        .I2(out),
        .I3(sig_flush_db1),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(sig_flush_db10));
  LUT2 #(
    .INIT(4'hE)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_sstrb_stop_mask),
        .O(sig_slast_with_stop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    sig_tlast_out_i_1
       (.I0(sig_dre_tvalid_i_i_6_n_0),
        .I1(sig_dre_tvalid_i_i_7_n_0),
        .I2(sig_dre_tvalid_i_i_8_n_0),
        .I3(sig_dre_tvalid_i_i_9_n_0),
        .I4(sig_tlast_out_i_2_n_0),
        .I5(sig_tlast_out_i_3_n_0),
        .O(sig_final_mux_has_tlast));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    sig_tlast_out_i_10
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2 [9]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_0 [9]),
        .O(sig_tlast_out_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    sig_tlast_out_i_2
       (.I0(sig_dre_tvalid_i_i_22_n_0),
        .I1(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10]_26 [9]),
        .I2(\GEN_OUTPUT_REG[10].sig_output_data_reg[10][7]_i_4_n_0 ),
        .I3(sig_tlast_out_i_4_n_0),
        .I4(\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9]_25 [9]),
        .I5(\GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_5_n_0 ),
        .O(sig_tlast_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hAEFFFFFFAEFFAEFF)) 
    sig_tlast_out_i_3
       (.I0(sig_tlast_out_i_5_n_0),
        .I1(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12]_28 [9]),
        .I2(\GEN_OUTPUT_REG[12].sig_output_data_reg[12][2]_i_4_n_0 ),
        .I3(sig_tlast_out_i_6_n_0),
        .I4(\GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_8_n_0 ),
        .I5(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11]_27 [9]),
        .O(sig_tlast_out_i_3_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    sig_tlast_out_i_4
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_5_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_n_0 ),
        .I2(sig_dre_tvalid_i_i_38_n_0),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I4(sig_dre_tvalid_i_i_37_n_0),
        .O(sig_tlast_out_i_4_n_0));
  LUT6 #(
    .INIT(64'hAFAFCFC0AFA0CFC0)) 
    sig_tlast_out_i_5
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_6_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(sig_tlast_out_i_7_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(sig_dre_tvalid_i_i_26_n_0),
        .O(sig_tlast_out_i_5_n_0));
  LUT6 #(
    .INIT(64'h50503F305F503F30)) 
    sig_tlast_out_i_6
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_6_n_0 ),
        .I1(sig_tlast_out_i_8_n_0),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_n_0 ),
        .I3(sig_tlast_out_i_9_n_0),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I5(sig_tlast_out_i_10_n_0),
        .O(sig_tlast_out_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_tlast_out_i_7
       (.I0(\GEN_INPUT_REG[12].sig_input_data_reg_reg[12]_12 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_n_0 ),
        .O(sig_tlast_out_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    sig_tlast_out_i_8
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg_reg[6]_6 [9]),
        .I1(\GEN_INPUT_REG[5].sig_input_data_reg_reg[5]_5 [9]),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_INPUT_REG[4].sig_input_data_reg_reg[4]_4 [9]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]_3 [9]),
        .O(sig_tlast_out_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    sig_tlast_out_i_9
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg_reg[11]_11 [9]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_n_0 ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_n_0 ),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_n_0 ),
        .O(sig_tlast_out_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_advance_pipe_data76_out),
        .D(sig_final_mux_has_tlast),
        .Q(sig_dre2skid_wlast),
        .R(sig_tlast_out_reg_0));
  LUT4 #(
    .INIT(16'h0004)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_21 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db1),
        .I3(sig_flush_db2),
        .O(sig_pop_data_fifo));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (data_valid,
    m_axis_mm2s_tvalid,
    sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tlast,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ,
    prmry_in,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_rready,
    out,
    mm2s_cmd_wdata,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ,
    mm2s_sts_received,
    mm2s_cmnd_wr_1,
    s_axis_mm2s_cmd_tvalid_split,
    m_axis_mm2s_sts_tready,
    m_axi_mm2s_rlast,
    m_axis_mm2s_tready,
    m_axi_mm2s_arready,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output data_valid;
  output m_axis_mm2s_tvalid;
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output m_axis_mm2s_tlast;
  output mm2s_decerr_i;
  output mm2s_interr_i;
  output mm2s_slverr_i;
  output \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  output prmry_in;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [127:0]m_axis_mm2s_tdata;
  output [15:0]m_axis_mm2s_tkeep;
  output m_axi_mm2s_rready;
  input out;
  input [59:0]mm2s_cmd_wdata;
  input m_axi_mm2s_aclk;
  input [127:0]m_axi_mm2s_rdata;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  input mm2s_sts_received;
  input mm2s_cmnd_wr_1;
  input s_axis_mm2s_cmd_tvalid_split;
  input m_axis_mm2s_sts_tready;
  input m_axi_mm2s_rlast;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_arready;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_36 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_37 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_38 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_39 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_56 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6 ;
  wire \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_151 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_152 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_153 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_161 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_162 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_163 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_184 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_188 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_189 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_190 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_194 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_195 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_196 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_197 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_198 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_199 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_200 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_201 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_202 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_203 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_204 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_205 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_206 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_207 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_208 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_209 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_210 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_211 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_212 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_213 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_214 ;
  wire [3:0]\GEN_MUXFARM_128.s_case_i_128 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg0 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire \I_CMD_FIFO/USE_ASYNC_FIFO.sig_async_rd_fifo ;
  wire I_CMD_STATUS_n_76;
  wire I_CMD_STATUS_n_77;
  wire I_CMD_STATUS_n_78;
  wire I_CMD_STATUS_n_79;
  wire I_CMD_STATUS_n_80;
  wire I_MSTR_PCC_n_0;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_10;
  wire I_RD_DATA_CNTL_n_15;
  wire I_RD_DATA_CNTL_n_17;
  wire I_RD_DATA_CNTL_n_18;
  wire I_RD_DATA_CNTL_n_4;
  wire I_RD_DATA_CNTL_n_40;
  wire I_RESET_n_10;
  wire I_RESET_n_11;
  wire I_RESET_n_12;
  wire I_RESET_n_13;
  wire I_RESET_n_14;
  wire I_RESET_n_15;
  wire I_RESET_n_16;
  wire I_RESET_n_17;
  wire I_RESET_n_18;
  wire I_RESET_n_19;
  wire I_RESET_n_20;
  wire I_RESET_n_21;
  wire I_RESET_n_22;
  wire I_RESET_n_23;
  wire I_RESET_n_24;
  wire I_RESET_n_25;
  wire I_RESET_n_26;
  wire I_RESET_n_27;
  wire I_RESET_n_28;
  wire I_RESET_n_29;
  wire I_RESET_n_30;
  wire I_RESET_n_31;
  wire I_RESET_n_32;
  wire I_RESET_n_33;
  wire I_RESET_n_34;
  wire I_RESET_n_35;
  wire I_RESET_n_36;
  wire I_RESET_n_37;
  wire I_RESET_n_4;
  wire I_RESET_n_40;
  wire I_RESET_n_41;
  wire I_RESET_n_45;
  wire I_RESET_n_46;
  wire I_RESET_n_7;
  wire I_RESET_n_8;
  wire I_RESET_n_9;
  wire \OMIT_UNPACKING.lsig_cmd_loaded ;
  wire data_valid;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [127:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire [127:0]m_axis_mm2s_tdata;
  wire [15:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire mm2s_decerr_i;
  wire mm2s_interr_i;
  wire mm2s_slverr_i;
  wire mm2s_sts_received;
  wire out;
  wire p_0_in63_in;
  wire p_0_in64_in;
  wire p_0_in65_in;
  wire p_0_in68_in;
  wire p_0_in69_in;
  wire p_0_in70_in;
  wire p_0_in71_in;
  wire p_0_in72_in;
  wire p_0_in73_in;
  wire p_0_in74_in;
  wire p_0_in75_in;
  wire p_0_in77_in;
  wire prmry_in;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [7:0]sel0;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_advance_pipe_data76_out;
  wire sig_cmd2mstr_cmd_valid;
  wire [70:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_data_reg_out0;
  wire [127:0]sig_dre2skid_wdata;
  wire sig_dre2skid_wlast;
  wire [15:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire [8:8]\sig_final_mux_bus[10]_36 ;
  wire [8:8]\sig_final_mux_bus[11]_37 ;
  wire [8:8]\sig_final_mux_bus[12]_49 ;
  wire [8:8]\sig_final_mux_bus[13]_32 ;
  wire [8:8]\sig_final_mux_bus[14]_38 ;
  wire [8:8]\sig_final_mux_bus[1]_34 ;
  wire [8:8]\sig_final_mux_bus[2]_33 ;
  wire [8:8]\sig_final_mux_bus[3]_41 ;
  wire [8:8]\sig_final_mux_bus[4]_42 ;
  wire [8:8]\sig_final_mux_bus[5]_43 ;
  wire [8:8]\sig_final_mux_bus[6]_53 ;
  wire [8:8]\sig_final_mux_bus[7]_52 ;
  wire [8:8]\sig_final_mux_bus[8]_35 ;
  wire [8:8]\sig_final_mux_bus[9]_31 ;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db2;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_input_dsa_reg;
  wire [3:0]sig_input_tag_reg;
  wire [31:5]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [15:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_drr;
  wire sig_mstr2sf_strt_offset;
  wire sig_mvalid_stop;
  wire sig_next_addr_reg0;
  wire sig_pop_data_fifo;
  wire sig_prim2sec_rst_reg2_n;
  wire sig_push_addr_reg1_out;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [15:0]sig_rdc2sf_wstrb;
  wire sig_reset_reg;
  wire sig_rsc2data_ready;
  wire [7:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_secondary_aresetn_reg;
  wire [2:0]sig_sf2dre_dest_align;
  wire [2:0]sig_sf2dre_src_align;
  wire sig_sf2dre_use_autodest;
  wire [127:0]sig_sf2dre_wdata;
  wire [15:0]sig_sf2dre_wstrb;
  wire sig_sf_allow_addr_req;
  wire sig_skid2dre_wready;
  wire sig_slast_with_stop;
  wire [15:15]sig_sstrb_stop_mask;
  wire sig_stream_rst;
  wire [3:0]sig_xfer_addr_reg;
  wire [15:0]sig_xfer_strt_strb2use_im3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF 
       (.D(sig_dre2skid_wdata),
        .SR(sig_data_reg_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(sig_skid2dre_wready),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wstrb(sig_dre2skid_wstrb),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_reset_reg(sig_reset_reg),
        .sig_s_ready_out_reg_0(I_RESET_n_40),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .\sig_sstrb_stop_mask_reg[15]_0 (I_RD_DATA_CNTL_n_10),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6 ),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]_0 (I_RESET_n_4),
        .\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0]_0 (I_RESET_n_10),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0]_0 (I_RESET_n_9),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][8]_0 (\sig_final_mux_bus[11]_37 ),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0]_0 (I_RESET_n_8),
        .\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0]_0 (I_RESET_n_7),
        .\GEN_DELAY_REG[14].sig_delay_data_reg_reg[14][9]_0 (\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2 ),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]_0 (I_RESET_n_19),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]_0 (\sig_final_mux_bus[1]_34 ),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]_0 (I_RESET_n_18),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0]_0 (I_RESET_n_17),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0]_0 (I_RESET_n_16),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0]_0 (I_RESET_n_15),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][8]_0 (\sig_final_mux_bus[5]_43 ),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0]_0 (I_RESET_n_14),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0]_0 (I_RESET_n_13),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][8]_0 (\sig_final_mux_bus[7]_52 ),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0]_0 (I_RESET_n_12),
        .\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][0]_0 (I_RESET_n_11),
        .\GEN_DELAY_REG[9].sig_delay_data_reg_reg[9][8]_0 (\sig_final_mux_bus[9]_31 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_188 ),
        .\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174 ),
        .\GEN_INPUT_REG[10].sig_input_data_reg_reg[10][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_202 ),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173 ),
        .\GEN_INPUT_REG[11].sig_input_data_reg_reg[11][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_203 ),
        .\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172 ),
        .\GEN_INPUT_REG[12].sig_input_data_reg_reg[12][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_204 ),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171 ),
        .\GEN_INPUT_REG[13].sig_input_data_reg_reg[13][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_205 ),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][8]_0 (p_0_in64_in),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170 ),
        .\GEN_INPUT_REG[14].sig_input_data_reg_reg[14][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_206 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][8]_0 (p_0_in69_in),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_190 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_153 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_194 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_195 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_196 ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180 ),
        .\GEN_INPUT_REG[4].sig_input_data_reg_reg[4][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_197 ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179 ),
        .\GEN_INPUT_REG[5].sig_input_data_reg_reg[5][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_198 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178 ),
        .\GEN_INPUT_REG[6].sig_input_data_reg_reg[6][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_189 ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177 ),
        .\GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_199 ),
        .\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176 ),
        .\GEN_INPUT_REG[8].sig_input_data_reg_reg[8][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_200 ),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175 ),
        .\GEN_INPUT_REG[9].sig_input_data_reg_reg[9][9]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_201 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg0 (\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_0 (\sig_final_mux_bus[2]_33 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_210 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__0_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_211 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__1_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_212 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__2_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_213 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0]_rep__3_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_214 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_0 (\sig_final_mux_bus[12]_49 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_161 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__0_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_162 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__1_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_163 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1]_rep__2_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_0 (sig_sf2dre_dest_align),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_0 (\sig_final_mux_bus[3]_41 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_1 (\sig_final_mux_bus[8]_35 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_2 (p_0_in68_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_3 (p_0_in65_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_4 (p_0_in63_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep_5 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__0_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_0 (\sig_final_mux_bus[4]_42 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_1 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__1_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_0 (\sig_final_mux_bus[10]_36 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2]_rep__2_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_0 (\sig_final_mux_bus[13]_32 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_152 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_2 (\GEN_MUXFARM_128.s_case_i_128 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_0 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_1 (\sig_final_mux_bus[14]_38 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_2 (p_0_in75_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_3 (p_0_in74_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_4 (p_0_in73_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_5 (p_0_in71_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_6 (p_0_in70_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep_7 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_207 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_0 (\sig_final_mux_bus[6]_53 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_1 (p_0_in72_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_2 (p_0_in77_in),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__0_3 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_208 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_209 ),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 (I_RESET_n_46),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0]_0 (I_RESET_n_25),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0]_0 (I_RESET_n_24),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0]_0 (I_RESET_n_23),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0]_0 (I_RESET_n_22),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0]_0 (I_RESET_n_21),
        .\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0]_0 (I_RESET_n_20),
        .\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][7]_0 (sig_dre2skid_wdata),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]_0 (I_RESET_n_34),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]_0 (I_RESET_n_33),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]_0 (I_RESET_n_32),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0]_0 (I_RESET_n_31),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][8]_0 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_37 ),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0]_0 (I_RESET_n_30),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][8]_0 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_39 ),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0]_0 (I_RESET_n_29),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0]_0 (I_RESET_n_28),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0]_0 (I_RESET_n_27),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][8]_0 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_56 ),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0]_0 (I_RESET_n_26),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_38 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_36 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded (\OMIT_UNPACKING.lsig_cmd_loaded ),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_184 ),
        .dout({sig_sf2dre_wstrb,sig_sf2dre_wdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(sig_skid2dre_wready),
        .scndry_out(\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2 ),
        .sig_advance_pipe_data76_out(sig_advance_pipe_data76_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2skid_wlast(sig_dre2skid_wlast),
        .sig_dre2skid_wstrb(sig_dre2skid_wstrb),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db10(sig_flush_db10),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_151 ),
        .sig_flush_db2(sig_flush_db2),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_slast_with_stop(sig_slast_with_stop),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg_0(I_RESET_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146 ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (I_RESET_n_41),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 (sig_skid2dre_wready),
        .\GEN_MUXFARM_128.sig_shift_case_reg0 (\GEN_MUXFARM_128.sig_shift_case_reg0 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_39 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_38 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_37 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_36 ),
        .\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_56 ),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_152 ),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 (sig_sf2dre_dest_align),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_210 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_211 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_212 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_213 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_214 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 (\GEN_MUXFARM_128.s_case_i_128 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_161 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_162 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_3 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_163 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_4 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_164 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_5 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_207 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_6 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_208 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_7 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_209 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_165 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_166 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_167 ),
        .\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_3 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_168 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded (\OMIT_UNPACKING.lsig_cmd_loaded ),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_184 ),
        .\USE_SRL_FIFO.sig_wr_fifo (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .dout({sig_sf2dre_wstrb,sig_sf2dre_wdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_145 ),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_153 ),
        .\gen_fwft.empty_fwft_i_reg_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_205 ),
        .\gen_fwft.empty_fwft_i_reg_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_206 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_188 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_189 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_194 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_203 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_204 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_195 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_196 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_197 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_198 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_199 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_200 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_201 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_202 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_8 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_151 ),
        .in({sig_mstr2sf_drr,sig_input_dsa_reg,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(I_ADDR_CNTL_n_0),
        .sig_dre2skid_wstrb(sig_dre2skid_wstrb[15]),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_76),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_ok_to_post_rd_addr_reg_0(I_RESET_n_46),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_s_ready_out_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_169 ),
        .sig_s_ready_out_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_170 ),
        .sig_s_ready_out_reg_1(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_171 ),
        .sig_s_ready_out_reg_10(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_180 ),
        .sig_s_ready_out_reg_11(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_181 ),
        .sig_s_ready_out_reg_12(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_182 ),
        .sig_s_ready_out_reg_13(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_183 ),
        .sig_s_ready_out_reg_14(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_190 ),
        .sig_s_ready_out_reg_2(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_172 ),
        .sig_s_ready_out_reg_3(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_173 ),
        .sig_s_ready_out_reg_4(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_174 ),
        .sig_s_ready_out_reg_5(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_175 ),
        .sig_s_ready_out_reg_6(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_176 ),
        .sig_s_ready_out_reg_7(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_177 ),
        .sig_s_ready_out_reg_8(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_178 ),
        .sig_s_ready_out_reg_9(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_179 ),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst),
        .\sig_token_cntr_reg[1]_0 (I_RD_DATA_CNTL_n_4),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sel0,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_78),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .sig_posted_to_axi_2_reg_0(I_RESET_n_45),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg ),
        .SR(I_CMD_STATUS_n_79),
        .data_valid(sig_cmd2mstr_cmd_valid),
        .din(sig_rsc2stat_status),
        .dout({sig_cmd2mstr_command[70:33],sig_cmd2mstr_command[30:0]}),
        .\gen_fwft.gdvld_fwft.data_valid_fwft_reg (data_valid),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_sts_received(mm2s_sts_received),
        .out(out),
        .rd_en(\I_CMD_FIFO/USE_ASYNC_FIFO.sig_async_rd_fifo ),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .scndry_out(sig_prim2sec_rst_reg2_n),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_80),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg_reg(I_CMD_STATUS_n_76),
        .sig_init_reg_reg_0(I_CMD_STATUS_n_77),
        .sig_init_reg_reg_1(I_CMD_STATUS_n_78),
        .\sig_next_tag_reg_reg[3] (I_RD_DATA_CNTL_n_18),
        .sig_rd_sts_okay_reg_reg(I_RESET_n_46),
        .sig_reset_reg(sig_reset_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_secondary_aresetn_reg(sig_secondary_aresetn_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.data_valid(sig_cmd2mstr_cmd_valid),
        .dout({sig_cmd2mstr_command[70:33],sig_cmd2mstr_command[30:0]}),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sel0,sig_mstr2addr_addr,sig_mstr2sf_strt_offset,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .rd_en(\I_CMD_FIFO/USE_ASYNC_FIFO.sig_async_rd_fifo ),
        .\sig_addr_cntr_im0_msh_reg[15]_0 (I_RD_DATA_CNTL_n_15),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_input_tag_reg}),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146 ),
        .sig_first_xfer_im0_reg_0({sig_mstr2sf_drr,sig_input_dsa_reg}),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_reset_reg(sig_reset_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_146 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_RD_DATA_CNTL_n_18),
        .Q(sig_coelsc_tag_reg),
        .SR(I_RESET_n_35),
        .\USE_SRL_FIFO.sig_wr_fifo (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .din(sig_rsc2stat_status[6:4]),
        .full(sig_data_fifo_full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (I_RD_DATA_CNTL_n_17),
        .in({I_MSTR_PCC_n_0,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sel0,sig_input_tag_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .scndry_out(\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2 ),
        .\sig_addr_cntr_im0_msh_reg[15] (I_ADDR_CNTL_n_2),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd2addr_valid_reg(I_RD_DATA_CNTL_n_15),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_slverr_reg_reg_0(I_RESET_n_36),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_first_dbeat_reg_0(I_RESET_n_46),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly2_reg_0(I_RD_DATA_CNTL_n_10),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_77),
        .sig_last_dbeat_reg_0(\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2 ),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_4),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg_reg_0(I_RD_DATA_CNTL_n_40),
        .sig_next_eof_reg_reg_0({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .\sig_next_tag_reg_reg[3]_0 (I_CMD_STATUS_n_80),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_dqual_reg16_out(sig_push_dqual_reg16_out),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D(sig_coelsc_tag_reg),
        .SR(I_CMD_STATUS_n_79),
        .din(sig_rsc2stat_status),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.D(\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (I_RESET_n_4),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_rst_syncro2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RESET_n_7),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 (I_RESET_n_16),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 (I_RESET_n_17),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 (I_RESET_n_18),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 (I_RESET_n_19),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 (sig_prim2sec_rst_reg2_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 (I_RESET_n_40),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 (I_RESET_n_41),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_17 (I_RESET_n_45),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_18 (I_RESET_n_46),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (I_RESET_n_8),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (I_RESET_n_9),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (I_RESET_n_10),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (I_RESET_n_11),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 (I_RESET_n_12),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 (I_RESET_n_13),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 (I_RESET_n_14),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 (I_RESET_n_15),
        .\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 (\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg ),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] (p_0_in77_in),
        .\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7 ),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] (p_0_in65_in),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] (p_0_in64_in),
        .\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] (p_0_in63_in),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] (p_0_in75_in),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] (p_0_in74_in),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] (p_0_in73_in),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] (p_0_in72_in),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] (p_0_in71_in),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] (p_0_in70_in),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] (p_0_in69_in),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] (p_0_in68_in),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] (\sig_final_mux_bus[10]_36 ),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] (\sig_final_mux_bus[11]_37 ),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] (\sig_final_mux_bus[12]_49 ),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] (\sig_final_mux_bus[13]_32 ),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] (\sig_final_mux_bus[14]_38 ),
        .\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] (\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_22 ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] (\sig_final_mux_bus[1]_34 ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] (\sig_final_mux_bus[2]_33 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] (\sig_final_mux_bus[3]_41 ),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] (\sig_final_mux_bus[4]_42 ),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] (\sig_final_mux_bus[5]_43 ),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] (\sig_final_mux_bus[6]_53 ),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] (\sig_final_mux_bus[7]_52 ),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] (\sig_final_mux_bus[8]_35 ),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] (\sig_final_mux_bus[9]_31 ),
        .SR(I_RESET_n_35),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .out(out),
        .prmry_in(prmry_in),
        .scndry_out(\GEN_ASYNC_CMDSTAT_RESET.sig_sec2prim_reset_reg2 ),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_advance_pipe_data76_out(sig_advance_pipe_data76_out),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_cmd_cmplt_reg_reg(I_RESET_n_36),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db10(sig_flush_db10),
        .sig_flush_db1_reg(sig_skid2dre_wready),
        .sig_flush_db2(sig_flush_db2),
        .sig_halt_cmplt_reg_0(I_RD_DATA_CNTL_n_40),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_mvalid_stop_reg_reg(sig_data_reg_out0),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .\sig_next_strt_strb_reg_reg[0] (I_RD_DATA_CNTL_n_17),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_dqual_reg16_out(sig_push_dqual_reg16_out),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_s_ready_out_reg(I_RESET_n_20),
        .sig_s_ready_out_reg_0(I_RESET_n_21),
        .sig_s_ready_out_reg_1(I_RESET_n_22),
        .sig_s_ready_out_reg_10(I_RESET_n_31),
        .sig_s_ready_out_reg_11(I_RESET_n_32),
        .sig_s_ready_out_reg_12(I_RESET_n_33),
        .sig_s_ready_out_reg_13(I_RESET_n_34),
        .sig_s_ready_out_reg_14(I_RESET_n_37),
        .sig_s_ready_out_reg_2(I_RESET_n_23),
        .sig_s_ready_out_reg_3(I_RESET_n_24),
        .sig_s_ready_out_reg_4(I_RESET_n_25),
        .sig_s_ready_out_reg_5(I_RESET_n_26),
        .sig_s_ready_out_reg_6(I_RESET_n_27),
        .sig_s_ready_out_reg_7(I_RESET_n_28),
        .sig_s_ready_out_reg_8(I_RESET_n_29),
        .sig_s_ready_out_reg_9(I_RESET_n_30),
        .sig_secondary_aresetn_reg(sig_secondary_aresetn_reg),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (in,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    rd_en,
    sig_calc_error_reg_reg_0,
    sig_first_xfer_im0_reg_0,
    sig_reset_reg,
    m_axi_mm2s_aclk,
    dout,
    \sig_addr_cntr_im0_msh_reg[15]_0 ,
    data_valid,
    sig_cmd2dre_valid_reg_0,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_1,
    sig_cmd2addr_valid_reg_0);
  output [41:0]in;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output rd_en;
  output [37:0]sig_calc_error_reg_reg_0;
  output [4:0]sig_first_xfer_im0_reg_0;
  input sig_reset_reg;
  input m_axi_mm2s_aclk;
  input [68:0]dout;
  input \sig_addr_cntr_im0_msh_reg[15]_0 ;
  input data_valid;
  input sig_cmd2dre_valid_reg_0;
  input sig_inhibit_rdy_n;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input sig_cmd2addr_valid_reg_0;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0 ;
  wire \INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ;
  wire \I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3 ;
  wire [3:0]\I_STRT_STRB_GEN/sig_end_offset_un ;
  wire data_valid;
  wire [68:0]dout;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [15:0]p_0_in;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire rd_en;
  wire sig_addr_aligned_ireg1;
  wire sig_addr_aligned_ireg1_i_1_n_0;
  wire \sig_addr_cntr_im0_msh[10]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[13]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[15]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[5]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[9]_i_2_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[15]_0 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[12] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [11:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire \sig_btt_cntr_im0[15]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[23]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[25]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_10_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_11_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_12_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_13_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_14_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_15_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_16_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_17_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[23]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[25]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_10 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_11 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_12 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_13 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_14 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_15 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_8 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_9 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[23] ;
  wire \sig_btt_cntr_im0_reg_n_0_[24] ;
  wire \sig_btt_cntr_im0_reg_n_0_[25] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_5_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_6_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_7_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_10_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_11_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_12_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_13_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_14_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_15_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_16_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_17_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_n_4;
  wire sig_btt_lt_b2mbaa_im01_carry_n_5;
  wire sig_btt_lt_b2mbaa_im01_carry_n_6;
  wire sig_btt_lt_b2mbaa_im01_carry_n_7;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [11:2]sig_bytes_to_mbaa_im0;
  wire [11:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire [37:0]sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire [3:0]sig_finish_addr_offset_im1;
  wire [3:0]sig_finish_addr_offset_ireg2;
  wire \sig_finish_addr_offset_ireg2[3]_i_2_n_0 ;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire [4:0]sig_first_xfer_im0_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire sig_last_addr_offset_im2_n_0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_no_btt_residue_ireg1_i_3_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_reset_reg;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [3:0]sig_strbgen_addr_ireg2;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_2_n_0 ;
  wire \sig_strbgen_bytes_ireg2[4]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[4] ;
  wire [15:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[10]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[11]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[12]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[13]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[14]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[4]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[9]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_len_eq_0_ireg3_i_3_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [14:1]sig_xfer_strt_strb_im2;
  wire [15:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[0]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[10]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[12]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[13]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[14]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_10_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_11_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_12_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_13_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_6_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_8_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[15]_i_9_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_1_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[9]_i_2_n_0 ;
  wire [7:3]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED ;
  wire [7:7]NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED;
  wire [7:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [7:7]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_parent_done),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_reset_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_btt_eq_b2mbaa_ireg1),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[36]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[15]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[35]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[14]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[34]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[13]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[33]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(\INFERRED_GEN.data_reg[3][15]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[12]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[32]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[11]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I2(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[10]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[9]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[8]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[28]));
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][20]_srl4_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[27]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[15]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[14]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[13]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[12]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[11]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[10]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[9]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[8]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(p_1_in_0),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_drr_reg),
        .O(sig_first_xfer_im0_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[40]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(in[41]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[37]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .O(sig_addr_aligned_ireg1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_ireg1_i_1_n_0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(dout[49]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[10]_i_1 
       (.I0(dout[59]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \sig_addr_cntr_im0_msh[10]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[7]),
        .I4(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[11]_i_1 
       (.I0(dout[60]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .I3(\sig_addr_cntr_im0_msh[13]_i_2_n_0 ),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[12]_i_1 
       (.I0(dout[61]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .I3(\sig_addr_cntr_im0_msh[13]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[11]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[13]_i_1 
       (.I0(dout[62]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .I3(sig_addr_cntr_im0_msh_reg[11]),
        .I4(\sig_addr_cntr_im0_msh[13]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \sig_addr_cntr_im0_msh[13]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(sig_addr_cntr_im0_msh_reg[9]),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[6]),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[14]_i_1 
       (.I0(dout[63]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[15]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[15]_i_2 
       (.I0(dout[64]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[14]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_addr_cntr_im0_msh[15]_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(sig_addr_cntr_im0_msh_reg[11]),
        .I2(\sig_addr_cntr_im0_msh[13]_i_2_n_0 ),
        .I3(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_addr_cntr_im0_msh[1]_i_1 
       (.I0(dout[50]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \sig_addr_cntr_im0_msh[2]_i_1 
       (.I0(dout[51]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .I4(sig_addr_cntr_im0_msh_reg[0]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[3]_i_1 
       (.I0(dout[52]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[1]),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[4]_i_1 
       (.I0(dout[53]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .I3(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[5]_i_1 
       (.I0(dout[54]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \sig_addr_cntr_im0_msh[5]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(sig_addr_cntr_im0_msh_reg[0]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .I4(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[6]_i_1 
       (.I0(dout[55]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_addr_cntr_im0_msh[7]_i_1 
       (.I0(dout[56]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I4(sig_addr_cntr_im0_msh_reg[6]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hB8B88BB8B8B8B8B8)) 
    \sig_addr_cntr_im0_msh[8]_i_1 
       (.I0(dout[57]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .I3(sig_addr_cntr_im0_msh_reg[6]),
        .I4(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[2]),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .I3(sig_addr_cntr_im0_msh_reg[0]),
        .I4(sig_addr_cntr_im0_msh_reg[3]),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_addr_cntr_im0_msh[9]_i_1 
       (.I0(dout[58]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ),
        .O(p_0_in[9]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \sig_addr_cntr_im0_msh[9]_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[15]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[11]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[12]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(dout[33]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(dout[43]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(dout[44]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(dout[45]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(dout[46]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(dout[47]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(dout[48]),
        .I1(sig_push_input_reg11_out),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(dout[34]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(dout[35]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(dout[36]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(dout[37]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(dout[38]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(dout[39]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(dout[40]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(dout[41]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(dout[42]),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[33]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[43]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[44]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[45]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[46]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[47]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[48]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[49]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[50]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[51]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[52]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[34]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[53]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[54]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[55]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[56]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[57]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[58]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[59]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[60]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[61]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[62]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[35]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[63]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[64]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[36]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[37]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[38]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[39]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[40]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[41]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[42]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[11]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[10]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_10 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_11 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_12 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_13 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[10]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[11]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .R(sig_reset_reg));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[11]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_CO_UNCONNECTED [7:3],\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[11]_i_1_O_UNCONNECTED [7:4],sig_adjusted_addr_incr_im1[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[11]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY8 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 }),
        .O(sig_adjusted_addr_incr_im1[7:0]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_6_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_7_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_8_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_9_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_10_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_11_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_12_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[12]),
        .O(\sig_btt_cntr_im0[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[11]),
        .O(\sig_btt_cntr_im0[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[10]),
        .O(\sig_btt_cntr_im0[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[9]),
        .O(\sig_btt_cntr_im0[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[15]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[8]),
        .O(\sig_btt_cntr_im0[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[15]),
        .O(\sig_btt_cntr_im0[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[14]),
        .O(\sig_btt_cntr_im0[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[15]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[13]),
        .O(\sig_btt_cntr_im0[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[23]),
        .O(\sig_btt_cntr_im0[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[22]),
        .O(\sig_btt_cntr_im0[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[21]),
        .O(\sig_btt_cntr_im0[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[20]),
        .O(\sig_btt_cntr_im0[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[19]),
        .O(\sig_btt_cntr_im0[23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_7 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[18]),
        .O(\sig_btt_cntr_im0[23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_8 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[17]),
        .O(\sig_btt_cntr_im0[23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[23]_i_9 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[16]),
        .O(\sig_btt_cntr_im0[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \sig_btt_cntr_im0[25]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(data_valid),
        .I2(sig_input_reg_empty),
        .I3(in[41]),
        .O(\sig_btt_cntr_im0[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[25]),
        .O(\sig_btt_cntr_im0[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD1)) 
    \sig_btt_cntr_im0[25]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .I1(sig_push_input_reg11_out),
        .I2(dout[24]),
        .O(\sig_btt_cntr_im0[25]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_10 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[7]),
        .O(\sig_btt_cntr_im0[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_11 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[6]),
        .O(\sig_btt_cntr_im0[7]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_12 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[5]),
        .O(\sig_btt_cntr_im0[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_13 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[4]),
        .O(\sig_btt_cntr_im0[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_14 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[3]),
        .O(\sig_btt_cntr_im0[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_15 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[2]),
        .O(\sig_btt_cntr_im0[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_16 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[1]),
        .O(\sig_btt_cntr_im0[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_17 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(dout[0]),
        .O(\sig_btt_cntr_im0[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(sig_push_input_reg11_out),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 ,\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_8 ,\sig_btt_cntr_im0_reg[15]_i_1_n_9 ,\sig_btt_cntr_im0_reg[15]_i_1_n_10 ,\sig_btt_cntr_im0_reg[15]_i_1_n_11 ,\sig_btt_cntr_im0_reg[15]_i_1_n_12 ,\sig_btt_cntr_im0_reg[15]_i_1_n_13 ,\sig_btt_cntr_im0_reg[15]_i_1_n_14 ,\sig_btt_cntr_im0_reg[15]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[15]_i_7_n_0 ,\sig_btt_cntr_im0[15]_i_8_n_0 ,\sig_btt_cntr_im0[15]_i_9_n_0 ,\sig_btt_cntr_im0[15]_i_10_n_0 ,\sig_btt_cntr_im0[15]_i_11_n_0 ,\sig_btt_cntr_im0[15]_i_12_n_0 ,\sig_btt_cntr_im0[15]_i_13_n_0 ,\sig_btt_cntr_im0[15]_i_14_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[23]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[23] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[23]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[23]_i_1_n_0 ,\sig_btt_cntr_im0_reg[23]_i_1_n_1 ,\sig_btt_cntr_im0_reg[23]_i_1_n_2 ,\sig_btt_cntr_im0_reg[23]_i_1_n_3 ,\sig_btt_cntr_im0_reg[23]_i_1_n_4 ,\sig_btt_cntr_im0_reg[23]_i_1_n_5 ,\sig_btt_cntr_im0_reg[23]_i_1_n_6 ,\sig_btt_cntr_im0_reg[23]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 ,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[23]_i_1_n_8 ,\sig_btt_cntr_im0_reg[23]_i_1_n_9 ,\sig_btt_cntr_im0_reg[23]_i_1_n_10 ,\sig_btt_cntr_im0_reg[23]_i_1_n_11 ,\sig_btt_cntr_im0_reg[23]_i_1_n_12 ,\sig_btt_cntr_im0_reg[23]_i_1_n_13 ,\sig_btt_cntr_im0_reg[23]_i_1_n_14 ,\sig_btt_cntr_im0_reg[23]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[23]_i_2_n_0 ,\sig_btt_cntr_im0[23]_i_3_n_0 ,\sig_btt_cntr_im0[23]_i_4_n_0 ,\sig_btt_cntr_im0[23]_i_5_n_0 ,\sig_btt_cntr_im0[23]_i_6_n_0 ,\sig_btt_cntr_im0[23]_i_7_n_0 ,\sig_btt_cntr_im0[23]_i_8_n_0 ,\sig_btt_cntr_im0[23]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[24] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[25]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[25] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[25]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED [7:1],\sig_btt_cntr_im0_reg[25]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED [7:2],\sig_btt_cntr_im0_reg[25]_i_1_n_14 ,\sig_btt_cntr_im0_reg[25]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sig_btt_cntr_im0[25]_i_3_n_0 ,\sig_btt_cntr_im0[25]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_13 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_12 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_11 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_10 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_9 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_8 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_reset_reg));
  CARRY8 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0[25]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 ,\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_8 ,\sig_btt_cntr_im0_reg[7]_i_1_n_9 ,\sig_btt_cntr_im0_reg[7]_i_1_n_10 ,\sig_btt_cntr_im0_reg[7]_i_1_n_11 ,\sig_btt_cntr_im0_reg[7]_i_1_n_12 ,\sig_btt_cntr_im0_reg[7]_i_1_n_13 ,\sig_btt_cntr_im0_reg[7]_i_1_n_14 ,\sig_btt_cntr_im0_reg[7]_i_1_n_15 }),
        .S({\sig_btt_cntr_im0[7]_i_10_n_0 ,\sig_btt_cntr_im0[7]_i_11_n_0 ,\sig_btt_cntr_im0[7]_i_12_n_0 ,\sig_btt_cntr_im0[7]_i_13_n_0 ,\sig_btt_cntr_im0[7]_i_14_n_0 ,\sig_btt_cntr_im0[7]_i_15_n_0 ,\sig_btt_cntr_im0[7]_i_16_n_0 ,\sig_btt_cntr_im0[7]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_15 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_14 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_addr_aligned_ireg1_i_1_n_0),
        .I2(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_5_n_0),
        .I5(sig_btt_eq_b2mbaa_ireg1_i_6_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  LUT5 #(
    .INIT(32'h12244881)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_17_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h2800008200000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_7_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I5(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hEDDBB77E)) 
    sig_btt_eq_b2mbaa_ireg1_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_5_n_0));
  LUT5 #(
    .INIT(32'hEDDBB77E)) 
    sig_btt_eq_b2mbaa_ireg1_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_6_n_0));
  LUT6 #(
    .INIT(64'h1112222444488881)) 
    sig_btt_eq_b2mbaa_ireg1_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_reset_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED[7],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3,sig_btt_lt_b2mbaa_im01_carry_n_4,sig_btt_lt_b2mbaa_im01_carry_n_5,sig_btt_lt_b2mbaa_im01_carry_n_6,sig_btt_lt_b2mbaa_im01_carry_n_7}),
        .DI({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,sig_btt_lt_b2mbaa_im01_carry_i_9_n_0,sig_btt_lt_b2mbaa_im01_carry_i_10_n_0,sig_btt_lt_b2mbaa_im01_carry_i_11_n_0,sig_btt_lt_b2mbaa_im01_carry_i_12_n_0,sig_btt_lt_b2mbaa_im01_carry_i_13_n_0,sig_btt_lt_b2mbaa_im01_carry_i_14_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h14284281)) 
    sig_btt_lt_b2mbaa_im01_carry_i_10
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_10_n_0));
  LUT5 #(
    .INIT(32'h14284281)) 
    sig_btt_lt_b2mbaa_im01_carry_i_11
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_11_n_0));
  LUT5 #(
    .INIT(32'h12244881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_12
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_17_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h1112222444488881)) 
    sig_btt_lt_b2mbaa_im01_carry_i_13
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_14
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_15
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_16
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_17
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_17_n_0));
  LUT5 #(
    .INIT(32'h104551C7)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT5 #(
    .INIT(32'h0110377C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_16_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h0110377C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h0110377C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_17_n_0),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h000111103337777C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_addr_aligned_ireg1_i_1_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_15_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[10]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa_im0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_bytes_to_mbaa_ireg1[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_bytes_to_mbaa_im0[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[10]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_bytes_to_mbaa_im0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[10]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[11]),
        .Q(sig_bytes_to_mbaa_ireg1[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[41]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_reset_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(sig_push_input_reg11_out),
        .I2(in[41]),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(sig_calc_error_reg_i_4_n_0),
        .I2(sig_calc_error_reg_i_5_n_0),
        .I3(sig_calc_error_reg_i_6_n_0),
        .I4(dout[0]),
        .I5(dout[1]),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[2]),
        .I3(dout[3]),
        .I4(dout[7]),
        .I5(dout[6]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(dout[22]),
        .I1(dout[23]),
        .I2(dout[20]),
        .I3(dout[21]),
        .I4(dout[25]),
        .I5(dout[24]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_5
       (.I0(dout[16]),
        .I1(dout[17]),
        .I2(dout[14]),
        .I3(dout[15]),
        .I4(dout[19]),
        .I5(dout[18]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_6
       (.I0(dout[10]),
        .I1(dout[11]),
        .I2(dout[8]),
        .I3(dout[9]),
        .I4(dout[13]),
        .I5(dout[12]),
        .O(sig_calc_error_reg_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[41]),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_inhibit_rdy_n_1),
        .I3(sig_cmd2addr_valid_reg_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55054444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_inhibit_rdy_n_0),
        .I3(sig_cmd2data_valid_reg_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5500555540404040)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_reset_reg),
        .I1(sig_first_xfer_im0),
        .I2(sig_sm_ld_xfer_reg_ns),
        .I3(sig_cmd2dre_valid_reg_0),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2sf_cmd_valid),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_finish_addr_offset_im1[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  LUT6 #(
    .INIT(64'hF80807F707F7F808)) 
    \sig_finish_addr_offset_ireg2[2]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I4(\sig_finish_addr_offset_ireg2[3]_i_2_n_0 ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_finish_addr_offset_im1[2]));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \sig_finish_addr_offset_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_finish_addr_offset_ireg2[3]_i_2_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_finish_addr_offset_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \sig_finish_addr_offset_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_finish_addr_offset_ireg2[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[2]),
        .Q(sig_finish_addr_offset_ireg2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[3]),
        .Q(sig_finish_addr_offset_ireg2[3]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I3(sig_reset_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[26]),
        .Q(in[40]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[32]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[27]),
        .Q(sig_first_xfer_im0_reg_0[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[28]),
        .Q(sig_first_xfer_im0_reg_0[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[29]),
        .Q(sig_first_xfer_im0_reg_0[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_dsa_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[30]),
        .Q(sig_first_xfer_im0_reg_0[3]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[31]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1 
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_reset_reg),
        .I2(sig_calc_error_pushed),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_input_tag_reg[3]_i_2 
       (.I0(in[41]),
        .I1(sig_input_reg_empty),
        .I2(data_valid),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[65]),
        .Q(sig_calc_error_reg_reg_0[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[66]),
        .Q(sig_calc_error_reg_reg_0[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[67]),
        .Q(sig_calc_error_reg_reg_0[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(dout[68]),
        .Q(sig_calc_error_reg_reg_0[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(sig_last_addr_offset_im2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_reset_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I3(sig_reset_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(sig_no_btt_residue_ireg1_i_2_n_0),
        .I5(sig_no_btt_residue_ireg1_i_3_n_0),
        .O(sig_no_btt_residue_im0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_no_btt_residue_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_no_btt_residue_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_reset_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_reset_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[15]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_6 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_7 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_8 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_9 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [7],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7 }),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] ,\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[15:8]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_reset_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7 }),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] ,\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[7:0]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_6_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_7_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_8_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_parent_done),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .Q(sig_strbgen_addr_ireg2[3]),
        .R(sig_reset_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[3]_i_2_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(sig_reset_reg),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[12]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[11]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[4]_i_1 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[3]_i_2_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .O(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[4]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hAA81)) 
    \sig_xfer_end_strb_ireg3[10]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'hAA01)) 
    \sig_xfer_end_strb_ireg3[11]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h8881)) 
    \sig_xfer_end_strb_ireg3[12]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8801)) 
    \sig_xfer_end_strb_ireg3[13]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h8001)) 
    \sig_xfer_end_strb_ireg3[14]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_xfer_end_strb_ireg3[15]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hFFEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hFFAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \sig_xfer_end_strb_ireg3[4]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[2]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[1]),
        .O(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hEEAB)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hEAAB)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hAA89)) 
    \sig_xfer_end_strb_ireg3[9]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[3]),
        .I1(sig_finish_addr_offset_ireg2[1]),
        .I2(sig_finish_addr_offset_ireg2[0]),
        .I3(sig_finish_addr_offset_ireg2[2]),
        .O(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[10]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[11]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[12]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[13]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[14]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[4]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2_n_0),
        .Q(sig_xfer_end_strb_ireg3[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[9]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h1400)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I3(sig_xfer_len_eq_0_ireg3_i_3_n_0),
        .O(sig_xfer_len_eq_0_im2));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_xfer_len_eq_0_ireg3_i_3
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[11] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[10] ),
        .O(sig_xfer_len_eq_0_ireg3_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFF2E)) 
    sig_xfer_reg_empty_i_1
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_reset_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hDDD00000)) 
    \sig_xfer_strt_strb_ireg3[10]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[10]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \sig_xfer_strt_strb_ireg3[10]_i_2 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7770707000000000)) 
    \sig_xfer_strt_strb_ireg3[11]_i_1 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[11]));
  LUT6 #(
    .INIT(64'h57FF000000000000)) 
    \sig_xfer_strt_strb_ireg3[12]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .O(\sig_xfer_strt_strb_ireg3[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD000D000D0000000)) 
    \sig_xfer_strt_strb_ireg3[13]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[13]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .O(sig_xfer_strt_strb_im2[13]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_xfer_strt_strb_ireg3[13]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    \sig_xfer_strt_strb_ireg3[14]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[14]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .O(sig_xfer_strt_strb_im2[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_xfer_strt_strb_ireg3[14]_i_2 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \sig_xfer_strt_strb_ireg3[15]_i_1 
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA9EB81EB81A900)) 
    \sig_xfer_strt_strb_ireg3[15]_i_10 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_xfer_strt_strb_ireg3[15]_i_8_n_0 ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\sig_xfer_strt_strb_ireg3[15]_i_13_n_0 ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h0505FAFB)) 
    \sig_xfer_strt_strb_ireg3[15]_i_11 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBE189A00)) 
    \sig_xfer_strt_strb_ireg3[15]_i_12 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3 ),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00AA00AA00A8)) 
    \sig_xfer_strt_strb_ireg3[15]_i_13 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hBEBEEBBEBEEBBEBE)) 
    \sig_xfer_strt_strb_ireg3[15]_i_2 
       (.I0(\sig_xfer_strt_strb_ireg3[15]_i_6_n_0 ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3 ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_strt_strb_ireg3[15]_i_3 
       (.I0(\sig_xfer_strt_strb_ireg3[15]_i_6_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[15]_i_8_n_0 ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hD77E7EEB)) 
    \sig_xfer_strt_strb_ireg3[15]_i_4 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[15]_i_9_n_0 ),
        .I4(\sig_xfer_strt_strb_ireg3[15]_i_10_n_0 ),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    \sig_xfer_strt_strb_ireg3[15]_i_5 
       (.I0(\sig_xfer_strt_strb_ireg3[15]_i_6_n_0 ),
        .I1(sig_strbgen_addr_ireg2[2]),
        .I2(\sig_xfer_strt_strb_ireg3[15]_i_11_n_0 ),
        .I3(\sig_xfer_strt_strb_ireg3[15]_i_12_n_0 ),
        .O(\I_STRT_STRB_GEN/sig_end_offset_un [2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h1E7878E1)) 
    \sig_xfer_strt_strb_ireg3[15]_i_6 
       (.I0(\sig_xfer_strt_strb_ireg3[15]_i_10_n_0 ),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I3(\sig_xfer_strt_strb_ireg3[15]_i_9_n_0 ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_xfer_strt_strb_ireg3[15]_i_7 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\I_STRT_STRB_GEN/GEN_OFF_LEN_CASE.lsig_length_adjust_us__3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hF0F0F0F1)) 
    \sig_xfer_strt_strb_ireg3[15]_i_8 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFFFAFB)) 
    \sig_xfer_strt_strb_ireg3[15]_i_9 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[4] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_xfer_strt_strb_ireg3[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[9]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h44444440)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[10]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[2]));
  LUT6 #(
    .INIT(64'h1111111111101010)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[3]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[3]));
  LUT6 #(
    .INIT(64'h0155015501550000)) 
    \sig_xfer_strt_strb_ireg3[4]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[4]));
  LUT6 #(
    .INIT(64'h4444444044004400)) 
    \sig_xfer_strt_strb_ireg3[5]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[13]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .O(sig_xfer_strt_strb_im2[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h44444000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[14]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_xfer_strt_strb_ireg3[7]_i_1 
       (.I0(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I1(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .I4(sig_strbgen_addr_ireg2[3]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h55570000)) 
    \sig_xfer_strt_strb_ireg3[8]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[2]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[8]));
  LUT6 #(
    .INIT(64'hDDDDDDD000000000)) 
    \sig_xfer_strt_strb_ireg3[9]_i_1 
       (.I0(sig_strbgen_addr_ireg2[3]),
        .I1(\sig_xfer_strt_strb_ireg3[9]_i_2_n_0 ),
        .I2(\I_STRT_STRB_GEN/sig_end_offset_un [2]),
        .I3(\I_STRT_STRB_GEN/sig_end_offset_un [0]),
        .I4(\I_STRT_STRB_GEN/sig_end_offset_un [1]),
        .I5(\I_STRT_STRB_GEN/sig_end_offset_un [3]),
        .O(sig_xfer_strt_strb_im2[9]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_strt_strb_ireg3[9]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[0]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[10]),
        .Q(sig_xfer_strt_strb_ireg3[10]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[11]),
        .Q(sig_xfer_strt_strb_ireg3[11]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[12]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[12]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[13]),
        .Q(sig_xfer_strt_strb_ireg3[13]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[14]),
        .Q(sig_xfer_strt_strb_ireg3[14]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[15]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[15]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[8]),
        .Q(sig_xfer_strt_strb_ireg3[8]),
        .R(sig_reset_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[9]),
        .Q(sig_xfer_strt_strb_ireg3[9]),
        .R(sig_reset_reg));
  LUT4 #(
    .INIT(16'h0040)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_3 
       (.I0(sig_calc_error_pushed),
        .I1(sig_input_reg_empty),
        .I2(data_valid),
        .I3(sig_sm_halt_reg),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
   (full,
    dout,
    empty,
    FIFO_Full_reg,
    sig_sf_allow_addr_req,
    \OMIT_UNPACKING.lsig_cmd_loaded ,
    sig_sf2dre_use_autodest,
    sig_init_done,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 ,
    Q,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_1 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_2 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_3 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_4 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_1 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_2 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_3 ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    sig_s_ready_out_reg_4,
    sig_s_ready_out_reg_5,
    sig_s_ready_out_reg_6,
    sig_s_ready_out_reg_7,
    sig_s_ready_out_reg_8,
    sig_s_ready_out_reg_9,
    sig_s_ready_out_reg_10,
    sig_s_ready_out_reg_11,
    sig_s_ready_out_reg_12,
    sig_s_ready_out_reg_13,
    SR,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n,
    \GEN_MUXFARM_128.sig_shift_case_reg0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ,
    sig_s_ready_out_reg_14,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_5 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_6 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_7 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3 ,
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4 ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_pop_data_fifo,
    sig_init_done_reg,
    sig_flush_db1,
    sig_ok_to_post_rd_addr_reg_0,
    out,
    \sig_token_cntr_reg[1]_0 ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ,
    sig_dre2skid_wvalid,
    sig_mstr2sf_cmd_valid,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ,
    \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 ,
    sig_dre2skid_wstrb,
    in);
  output full;
  output [143:0]dout;
  output empty;
  output FIFO_Full_reg;
  output sig_sf_allow_addr_req;
  output \OMIT_UNPACKING.lsig_cmd_loaded ;
  output sig_sf2dre_use_autodest;
  output sig_init_done;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  output \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [3:0]\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 ;
  output [2:0]Q;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_1 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_2 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_3 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_4 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_0 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_1 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_2 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_3 ;
  output [0:0]sig_s_ready_out_reg;
  output [0:0]sig_s_ready_out_reg_0;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]sig_s_ready_out_reg_2;
  output [0:0]sig_s_ready_out_reg_3;
  output [0:0]sig_s_ready_out_reg_4;
  output [0:0]sig_s_ready_out_reg_5;
  output [0:0]sig_s_ready_out_reg_6;
  output [0:0]sig_s_ready_out_reg_7;
  output [0:0]sig_s_ready_out_reg_8;
  output [0:0]sig_s_ready_out_reg_9;
  output [0:0]sig_s_ready_out_reg_10;
  output [0:0]sig_s_ready_out_reg_11;
  output [0:0]sig_s_ready_out_reg_12;
  output [0:0]sig_s_ready_out_reg_13;
  output [0:0]SR;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_inhibit_rdy_n;
  output \GEN_MUXFARM_128.sig_shift_case_reg0 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  output sig_s_ready_out_reg_14;
  output [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_5 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_6 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_7 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3 ;
  output \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [146:0]din;
  input sig_pop_data_fifo;
  input sig_init_done_reg;
  input sig_flush_db1;
  input sig_ok_to_post_rd_addr_reg_0;
  input out;
  input \sig_token_cntr_reg[1]_0 ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  input sig_dre2skid_wvalid;
  input sig_mstr2sf_cmd_valid;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ;
  input \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 ;
  input [0:0]sig_dre2skid_wstrb;
  input [8:0]in;

  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ;
  wire \GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_11 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_12 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_13 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_14 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_4 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ;
  wire [2:0]\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4 ;
  wire [3:0]\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_1 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_2 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_3 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_4 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_5 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_6 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_7 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_1 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_2 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_3 ;
  wire I_DATA_FIFO_n_148;
  wire I_DATA_FIFO_n_166;
  wire I_DATA_FIFO_n_167;
  wire \OMIT_UNPACKING.lsig_cmd_loaded ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [146:0]din;
  wire [143:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  wire [8:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [145:145]sig_data_fifo_data_out;
  wire [0:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_pop_data_fifo;
  wire [0:0]sig_s_ready_out_reg;
  wire [0:0]sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [0:0]sig_s_ready_out_reg_10;
  wire [0:0]sig_s_ready_out_reg_11;
  wire [0:0]sig_s_ready_out_reg_12;
  wire [0:0]sig_s_ready_out_reg_13;
  wire sig_s_ready_out_reg_14;
  wire [0:0]sig_s_ready_out_reg_2;
  wire [0:0]sig_s_ready_out_reg_3;
  wire [0:0]sig_s_ready_out_reg_4;
  wire [0:0]sig_s_ready_out_reg_5;
  wire [0:0]sig_s_ready_out_reg_6;
  wire [0:0]sig_s_ready_out_reg_7;
  wire [0:0]sig_s_ready_out_reg_8;
  wire [0:0]sig_s_ready_out_reg_9;
  wire [3:3]sig_sf2dre_dest_align;
  wire sig_sf2dre_new_align;
  wire [3:3]sig_sf2dre_src_align;
  wire sig_sf2dre_use_autodest;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[1]_0 ;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__0_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__1_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__2_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep__3_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[0]_rep_i_1 
       (.I0(Q[0]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 [1]));
  LUT4 #(
    .INIT(16'h9969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__0_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_2 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__1_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_3 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep__2_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_4 ));
  LUT4 #(
    .INIT(16'h9969)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[1]_rep_i_1 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h9999996999696666)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I5(Q[1]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 [2]));
  LUT6 #(
    .INIT(64'h9999996999696666)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__0_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I5(Q[1]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h9999996999696666)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__1_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I5(Q[1]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_2 ));
  LUT6 #(
    .INIT(64'h9999996999696666)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep__2_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I5(Q[1]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_3 ));
  LUT6 #(
    .INIT(64'h9999996999696666)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[2]_rep_i_1 
       (.I0(Q[2]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I3(Q[0]),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I5(Q[1]),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(sig_pop_data_fifo),
        .I2(sig_sf2dre_new_align),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ),
        .I4(sig_ok_to_post_rd_addr_reg_0),
        .O(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_2 
       (.I0(sig_sf2dre_new_align),
        .I1(sig_pop_data_fifo),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_3 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_0 [3]));
  LUT6 #(
    .INIT(64'hF99FFFFFFFFFF99F)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4 
       (.I0(Q[1]),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[1] ),
        .I2(Q[2]),
        .I3(\GEN_MUXFARM_128.sig_shift_case_reg_reg[2] ),
        .I4(\GEN_MUXFARM_128.sig_shift_case_reg_reg[0] ),
        .I5(Q[0]),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h5A9A5595)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5 
       (.I0(sig_sf2dre_src_align),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3]_rep__1 ),
        .I2(sig_sf2dre_use_autodest),
        .I3(sig_dre2skid_wstrb),
        .I4(sig_sf2dre_dest_align),
        .O(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__0_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_6 ));
  LUT3 #(
    .INIT(8'h96)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep__1_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_7 ));
  LUT3 #(
    .INIT(8'h96)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_rep_i_1 
       (.I0(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_4_n_0 ),
        .I1(\GEN_MUXFARM_128.sig_shift_case_reg_reg[3] ),
        .I2(\GEN_MUXFARM_128.sig_shift_case_reg[3]_i_5_n_0 ),
        .O(\INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1]_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D({\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 }),
        .E(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(I_DATA_FIFO_n_167),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] (\OMIT_UNPACKING.lsig_cmd_loaded ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_4 ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (sig_ok_to_post_rd_addr_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg ({\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_11 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_12 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_13 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_14 }),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .dout(sig_data_fifo_data_out),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_2 ),
        .Q(sig_sf2dre_new_align),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_10 ),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ),
        .Q(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[2]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ),
        .Q(sig_sf2dre_dest_align),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_14 ),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_13 ),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_12 ),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_11 ),
        .Q(sig_sf2dre_src_align),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_4 ),
        .Q(sig_sf2dre_use_autodest),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_DATA_FIFO
       (.\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_167),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .SR(SR),
        .din(din),
        .dout({sig_data_fifo_data_out,dout}),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .\gen_fwft.empty_fwft_i_reg_1 (\gen_fwft.empty_fwft_i_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_8 (\gen_wr_a.gen_word_narrow.mem_reg_bram_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 (I_DATA_FIFO_n_148),
        .\gwdc.wr_data_count_i_reg[11] (I_DATA_FIFO_n_166),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(\OMIT_UNPACKING.lsig_cmd_loaded ),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_i_3_n_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_token_cntr_reg),
        .sig_ok_to_post_rd_addr_reg_2(sig_ok_to_post_rd_addr_i_5_n_0),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_10(sig_s_ready_out_reg_10),
        .sig_s_ready_out_reg_11(sig_s_ready_out_reg_11),
        .sig_s_ready_out_reg_12(sig_s_ready_out_reg_12),
        .sig_s_ready_out_reg_13(sig_s_ready_out_reg_13),
        .sig_s_ready_out_reg_14(sig_s_ready_out_reg_14),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_s_ready_out_reg_3(sig_s_ready_out_reg_3),
        .sig_s_ready_out_reg_4(sig_s_ready_out_reg_4),
        .sig_s_ready_out_reg_5(sig_s_ready_out_reg_5),
        .sig_s_ready_out_reg_6(sig_s_ready_out_reg_6),
        .sig_s_ready_out_reg_7(sig_s_ready_out_reg_7),
        .sig_s_ready_out_reg_8(sig_s_ready_out_reg_8),
        .sig_s_ready_out_reg_9(sig_s_ready_out_reg_9),
        .sig_stream_rst(sig_stream_rst),
        .wr_en(wr_en));
  FDRE #(
    .INIT(1'b0)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_148),
        .Q(\OMIT_UNPACKING.lsig_cmd_loaded ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[1]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_166),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFF55005500B8FF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[0]),
        .I5(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9CC79CC4CCC3CCC3)) 
    \sig_token_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[1]),
        .I4(sig_token_cntr_reg[3]),
        .I5(\sig_token_cntr_reg[1]_0 ),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555BAAAAAAA8)) 
    \sig_token_cntr[3]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(sig_token_cntr_reg[2]),
        .I5(\sig_token_cntr_reg[1]_0 ),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC6CCCCCC1CCC1)) 
    \sig_token_cntr[3]_i_2 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[0]),
        .I4(out),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[3]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .S(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    din,
    SR,
    sig_push_rd_sts_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_slverr,
    D);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [7:0]din;
  input [0:0]SR;
  input sig_push_rd_sts_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_decerr_reg0;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_slverr;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]SR;
  wire [7:0]din;
  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(din[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(din[4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(din[7]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(din[6]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(din[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[0]),
        .Q(din[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[1]),
        .Q(din[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[2]),
        .Q(din[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(D[3]),
        .Q(din[3]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_push_dqual_reg16_out,
    sig_data2rsc_valid,
    sig_push_coelsc_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_data2rsc_slverr,
    sig_init_done,
    sig_halt_reg_dly2_reg_0,
    sig_push_rd_sts_reg,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_rd_sts_interr_reg0,
    sig_cmd2addr_valid_reg,
    sig_inhibit_rdy_n,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    wr_en,
    sig_next_eof_reg_reg_0,
    m_axi_mm2s_rready,
    sig_next_calc_error_reg_reg_0,
    Q,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    SR,
    sig_coelsc_slverr_reg_reg_0,
    sig_init_done_reg,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_0,
    sig_sstrb_stop_mask,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_first_dbeat_reg_0,
    sig_rsc2data_ready,
    din,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[15] ,
    sig_inhibit_rdy_n_0,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    \sig_next_tag_reg_reg[3]_0 ,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request);
  output FIFO_Full_reg;
  output sig_push_dqual_reg16_out;
  output sig_data2rsc_valid;
  output sig_push_coelsc_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly2;
  output sig_halt_reg_dly3;
  output sig_data2rsc_slverr;
  output sig_init_done;
  output sig_halt_reg_dly2_reg_0;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  output sig_rd_sts_interr_reg0;
  output sig_cmd2addr_valid_reg;
  output sig_inhibit_rdy_n;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output wr_en;
  output [18:0]sig_next_eof_reg_reg_0;
  output m_axi_mm2s_rready;
  output sig_next_calc_error_reg_reg_0;
  output [3:0]Q;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input [0:0]sig_coelsc_slverr_reg_reg_0;
  input sig_init_done_reg;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_0;
  input [0:0]sig_sstrb_stop_mask;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_first_dbeat_reg_0;
  input sig_rsc2data_ready;
  input [2:0]din;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[15] ;
  input sig_inhibit_rdy_n_0;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input \sig_next_tag_reg_reg[3]_0 ;
  input m_axi_mm2s_rvalid;
  input full;
  input m_axi_mm2s_rlast;
  input [1:0]m_axi_mm2s_rresp;
  input [47:0]in;
  input sig_rst2all_stop_request;

  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_57 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]din;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [47:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire scndry_out;
  wire \sig_addr_cntr_im0_msh_reg[15] ;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_2_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [52:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg0;
  wire [0:0]sig_coelsc_slverr_reg_reg_0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_i_2_n_0;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly2_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [18:0]sig_next_eof_reg_reg_0;
  wire [15:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [15:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rsc2data_ready;
  wire sig_rst2all_stop_request;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stream_rst;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_22_n_0 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 }),
        .E(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(sig_dbeat_cntr),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(sig_addr_posted_cntr),
        .m_axi_mm2s_rready_0(sig_data2rsc_valid),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[52:49],sig_cmd_fifo_data_out[47:16],sig_cmd_fifo_data_out[3:0]}),
        .scndry_out(scndry_out),
        .\sig_addr_cntr_im0_msh_reg[15] (\sig_addr_cntr_im0_msh_reg[15] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_cmd_cmplt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_57 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_i_2_n_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_i_3_n_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_push_dqual_reg16_out),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3]_0 ),
        .\sig_next_tag_reg_reg[3]_0 (sig_data2addr_stop_req),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_57 ),
        .O(m_axi_mm2s_rready));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFB4444BB)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg_0),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h007FFE00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hEFEE1811)) 
    \sig_addr_posted_cntr[2]_i_2 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_last_mmap_dbeat_reg_reg_0),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_addr_posted_cntr[2]),
        .O(\sig_addr_posted_cntr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .D(\sig_addr_posted_cntr[2]_i_2_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_slverr_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_slverr_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_slverr_reg_reg_0));
  LUT3 #(
    .INIT(8'h15)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .S(sig_coelsc_slverr_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rresp[0]),
        .I2(m_axi_mm2s_rvalid),
        .I3(m_axi_mm2s_rresp[1]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_slverr_reg_reg_0));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(Q[0]),
        .R(sig_coelsc_slverr_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(Q[1]),
        .R(sig_coelsc_slverr_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(Q[2]),
        .R(sig_coelsc_slverr_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(Q[3]),
        .R(sig_coelsc_slverr_reg_reg_0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[0]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_push_dqual_reg16_out),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .I4(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(\sig_dbeat_cntr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_push_dqual_reg16_out),
        .Q(sig_dqual_reg_full),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    sig_first_dbeat_i_2
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[2]),
        .O(sig_first_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    sig_halt_cmplt_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .O(sig_next_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    sig_last_dbeat_i_3
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[2]),
        .I3(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .O(sig_last_dbeat_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_push_dqual_reg16_out),
        .I1(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[52]),
        .Q(sig_next_calc_error_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[51]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[49]),
        .Q(sig_next_eof_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_last_strb_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[42]),
        .Q(sig_next_last_strb_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[43]),
        .Q(sig_next_last_strb_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[44]),
        .Q(sig_next_last_strb_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[45]),
        .Q(sig_next_last_strb_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[46]),
        .Q(sig_next_last_strb_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[47]),
        .Q(sig_next_last_strb_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_last_strb_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_last_strb_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_last_strb_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[36]),
        .Q(sig_next_last_strb_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[37]),
        .Q(sig_next_last_strb_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[38]),
        .Q(sig_next_last_strb_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[39]),
        .Q(sig_next_last_strb_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[40]),
        .Q(sig_next_last_strb_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[41]),
        .Q(sig_next_last_strb_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[50]),
        .Q(sig_next_sequential_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_strt_strb_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_strt_strb_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_strt_strb_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_strt_strb_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_strt_strb_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[31]),
        .Q(sig_next_strt_strb_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_strt_strb_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_strt_strb_reg[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(din[1]),
        .O(sig_rd_sts_decerr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(din[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(din[2]),
        .I1(sig_data2rsc_slverr),
        .I2(sig_data2rsc_okay),
        .I3(sig_rd_sts_decerr_reg0),
        .I4(sig_data2rsc_calc_err),
        .I5(din[0]),
        .O(sig_rd_sts_okay_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
  LUT3 #(
    .INIT(8'hF2)) 
    \sig_sstrb_stop_mask[15]_i_1 
       (.I0(sig_halt_reg_dly2),
        .I1(sig_halt_reg_dly3),
        .I2(sig_sstrb_stop_mask),
        .O(sig_halt_reg_dly2_reg_0));
  LUT5 #(
    .INIT(32'h00005510)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_22_n_0 ),
        .I1(sig_data2rsc_valid),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2addr_stop_req),
        .I4(full),
        .O(wr_en));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[10]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[10]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[10]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[9]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[9]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[9]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[8]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[8]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_17 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_18 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_19 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_next_eof_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_sequential_reg),
        .O(sig_next_eof_reg_reg_0[18]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_20 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hFF01FFFF)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_22 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0808080808080800)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_23 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .I5(sig_addr_posted_cntr[2]),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0 ),
        .O(sig_next_eof_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_i_23_n_0 ),
        .I1(sig_next_eof_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_next_eof_reg_reg_0[16]));
  LUT5 #(
    .INIT(32'hFFFFF0DD)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[15]),
        .I2(sig_next_strt_strb_reg[15]),
        .I3(sig_first_dbeat),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[15]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[14]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[14]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[14]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[13]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[13]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[13]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[12]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[12]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[12]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[11]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[11]),
        .I4(sig_data2addr_stop_req),
        .O(sig_next_eof_reg_reg_0[11]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    sig_stream_rst,
    sig_secondary_aresetn_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    sig_s_ready_out_reg_4,
    sig_s_ready_out_reg_5,
    sig_s_ready_out_reg_6,
    sig_s_ready_out_reg_7,
    sig_s_ready_out_reg_8,
    sig_s_ready_out_reg_9,
    sig_s_ready_out_reg_10,
    sig_s_ready_out_reg_11,
    sig_s_ready_out_reg_12,
    sig_s_ready_out_reg_13,
    SR,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_s_ready_out_reg_14,
    sig_cmd_stat_rst_user,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ,
    sig_flush_db10,
    sig_next_addr_reg0,
    sig_mvalid_stop_reg_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_17 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_18 ,
    prmry_in,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ,
    out,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ,
    sig_advance_pipe_data76_out,
    \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ,
    \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ,
    D,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ,
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ,
    sig_flush_db1_reg,
    sig_dre2skid_wvalid,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ,
    sig_push_dqual_reg16_out,
    m_axi_mm2s_rlast,
    \sig_next_strt_strb_reg_reg[0] ,
    sig_push_coelsc_reg,
    sig_data2rsc_valid,
    sig_rsc2data_ready,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_sstrb_stop_mask,
    sig_flush_db1,
    sig_flush_db2,
    m_axi_mm2s_arready,
    sig_addr_reg_full,
    sig_addr2rsc_calc_error,
    sig_mvalid_stop,
    sig_push_addr_reg1_out,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_halt_cmplt_reg_0);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output sig_stream_rst;
  output sig_secondary_aresetn_reg;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output scndry_out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ;
  output [0:0]sig_s_ready_out_reg;
  output [0:0]sig_s_ready_out_reg_0;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]sig_s_ready_out_reg_2;
  output [0:0]sig_s_ready_out_reg_3;
  output [0:0]sig_s_ready_out_reg_4;
  output [0:0]sig_s_ready_out_reg_5;
  output [0:0]sig_s_ready_out_reg_6;
  output [0:0]sig_s_ready_out_reg_7;
  output [0:0]sig_s_ready_out_reg_8;
  output [0:0]sig_s_ready_out_reg_9;
  output [0:0]sig_s_ready_out_reg_10;
  output [0:0]sig_s_ready_out_reg_11;
  output [0:0]sig_s_ready_out_reg_12;
  output [0:0]sig_s_ready_out_reg_13;
  output [0:0]SR;
  output [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  output sig_s_ready_out_reg_14;
  output sig_cmd_stat_rst_user;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ;
  output sig_flush_db10;
  output sig_next_addr_reg0;
  output [0:0]sig_mvalid_stop_reg_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_17 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_18 ;
  output prmry_in;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ;
  input out;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ;
  input sig_advance_pipe_data76_out;
  input [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ;
  input [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ;
  input [0:0]D;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ;
  input [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ;
  input \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ;
  input sig_flush_db1_reg;
  input sig_dre2skid_wvalid;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ;
  input sig_push_dqual_reg16_out;
  input m_axi_mm2s_rlast;
  input \sig_next_strt_strb_reg_reg[0] ;
  input sig_push_coelsc_reg;
  input sig_data2rsc_valid;
  input sig_rsc2data_ready;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input [0:0]sig_sstrb_stop_mask;
  input sig_flush_db1;
  input sig_flush_db2;
  input m_axi_mm2s_arready;
  input sig_addr_reg_full;
  input sig_addr2rsc_calc_error;
  input sig_mvalid_stop;
  input sig_push_addr_reg1_out;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_halt_cmplt_reg_0;

  wire [0:0]D;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_17 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_18 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ;
  wire [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ;
  wire [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_arready;
  wire m_axi_mm2s_rlast;
  wire out;
  wire prmry_in;
  wire scndry_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_advance_pipe_data76_out;
  wire sig_cmd_stat_rst_user;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_valid;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db1_reg;
  wire sig_flush_db2;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_mvalid_stop;
  wire [0:0]sig_mvalid_stop_reg_reg;
  wire sig_next_addr_reg0;
  wire \sig_next_strt_strb_reg_reg[0] ;
  wire sig_push_addr_reg1_out;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rsc2data_ready;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire [0:0]sig_s_ready_out_reg;
  wire [0:0]sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [0:0]sig_s_ready_out_reg_10;
  wire [0:0]sig_s_ready_out_reg_11;
  wire [0:0]sig_s_ready_out_reg_12;
  wire [0:0]sig_s_ready_out_reg_13;
  wire sig_s_ready_out_reg_14;
  wire [0:0]sig_s_ready_out_reg_2;
  wire [0:0]sig_s_ready_out_reg_3;
  wire [0:0]sig_s_ready_out_reg_4;
  wire [0:0]sig_s_ready_out_reg_5;
  wire [0:0]sig_s_ready_out_reg_6;
  wire [0:0]sig_s_ready_out_reg_7;
  wire [0:0]sig_s_ready_out_reg_8;
  wire [0:0]sig_s_ready_out_reg_9;
  wire sig_sec_neg_edge_plus_delay;
  wire sig_sec_neg_edge_plus_delay0__0;
  wire sig_secondary_aresetn_reg;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (sig_sec_neg_edge_plus_delay),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_17 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ),
        .\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] (\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ),
        .\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] (\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ),
        .\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] (\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ),
        .\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] (\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ),
        .\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] (\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ),
        .\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] (\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ),
        .\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] (\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ),
        .\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] (\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ),
        .\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] (\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ),
        .\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] (\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ),
        .\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] (\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ),
        .\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] (\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ),
        .\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] (\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ),
        .\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] (\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ),
        .\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] (\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ),
        .\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] (\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ),
        .\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] (\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ),
        .\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] (\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ),
        .\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] (\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] (\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ),
        .\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] (\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ),
        .\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] (\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ),
        .\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] (\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ),
        .\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] (\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ),
        .\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] (\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ),
        .\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] (\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ),
        .SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .scndry_out(scndry_out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_full(sig_addr_reg_full),
        .sig_advance_pipe_data76_out(sig_advance_pipe_data76_out),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db10(sig_flush_db10),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_flush_db2(sig_flush_db2),
        .sig_halt_cmplt_reg(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .sig_halt_reg_dly2(sig_halt_reg_dly2),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_mvalid_stop(sig_mvalid_stop),
        .sig_mvalid_stop_reg_reg(sig_mvalid_stop_reg_reg),
        .sig_next_addr_reg0(sig_next_addr_reg0),
        .\sig_next_strt_strb_reg_reg[0] (\sig_next_strt_strb_reg_reg[0] ),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_dqual_reg16_out(sig_push_dqual_reg16_out),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_10(sig_s_ready_out_reg_10),
        .sig_s_ready_out_reg_11(sig_s_ready_out_reg_11),
        .sig_s_ready_out_reg_12(sig_s_ready_out_reg_12),
        .sig_s_ready_out_reg_13(sig_s_ready_out_reg_13),
        .sig_s_ready_out_reg_14(sig_s_ready_out_reg_14),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_s_ready_out_reg_3(sig_s_ready_out_reg_3),
        .sig_s_ready_out_reg_4(sig_s_ready_out_reg_4),
        .sig_s_ready_out_reg_5(sig_s_ready_out_reg_5),
        .sig_s_ready_out_reg_6(sig_s_ready_out_reg_6),
        .sig_s_ready_out_reg_7(sig_s_ready_out_reg_7),
        .sig_s_ready_out_reg_8(sig_s_ready_out_reg_8),
        .sig_s_ready_out_reg_9(sig_s_ready_out_reg_9),
        .sig_sstrb_stop_mask(sig_sstrb_stop_mask),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 \GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (sig_secondary_aresetn_reg),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_18 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6 \GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ),
        .out(out),
        .prmry_in(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user(sig_cmd_stat_rst_user),
        .sig_inhibit_rdy_n_reg(sig_secondary_aresetn_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_sec_neg_edge_plus_delay_reg 
       (.C(out),
        .CE(1'b1),
        .D(sig_sec_neg_edge_plus_delay0__0),
        .Q(sig_sec_neg_edge_plus_delay),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg 
       (.C(out),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ),
        .Q(sig_secondary_aresetn_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1 ),
        .I1(sig_secondary_aresetn_reg),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_reg 
       (.C(out),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1_i_1_n_0 ),
        .Q(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h2022)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1 
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1 ),
        .I1(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ),
        .I3(sig_secondary_aresetn_reg),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg 
       (.C(out),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_i_1_n_0 ),
        .Q(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .I4(sig_halt_cmplt_reg_0),
        .I5(prmry_in),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(prmry_in),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    sig_sec_neg_edge_plus_delay0
       (.I0(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg_0 ),
        .I1(sig_secondary_aresetn_reg),
        .I2(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly1 ),
        .I3(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_dly2_reg_n_0 ),
        .O(sig_sec_neg_edge_plus_delay0__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    sig_s_ready_out_reg_4,
    sig_s_ready_out_reg_5,
    sig_s_ready_out_reg_6,
    sig_s_ready_out_reg_7,
    sig_s_ready_out_reg_8,
    sig_s_ready_out_reg_9,
    sig_s_ready_out_reg_10,
    sig_s_ready_out_reg_11,
    sig_s_ready_out_reg_12,
    sig_s_ready_out_reg_13,
    SR,
    \gwdc.wr_data_count_i_reg[11] ,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ,
    sig_s_ready_out_reg_14,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_pop_data_fifo,
    sig_flush_db1_reg,
    sig_flush_db1,
    Q,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ,
    sig_dre2skid_wvalid,
    sig_ok_to_post_rd_addr_reg,
    out,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_reg_2);
  output full;
  output [144:0]dout;
  output empty;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_s_ready_out_reg;
  output [0:0]sig_s_ready_out_reg_0;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]sig_s_ready_out_reg_2;
  output [0:0]sig_s_ready_out_reg_3;
  output [0:0]sig_s_ready_out_reg_4;
  output [0:0]sig_s_ready_out_reg_5;
  output [0:0]sig_s_ready_out_reg_6;
  output [0:0]sig_s_ready_out_reg_7;
  output [0:0]sig_s_ready_out_reg_8;
  output [0:0]sig_s_ready_out_reg_9;
  output [0:0]sig_s_ready_out_reg_10;
  output [0:0]sig_s_ready_out_reg_11;
  output [0:0]sig_s_ready_out_reg_12;
  output [0:0]sig_s_ready_out_reg_13;
  output [0:0]SR;
  output \gwdc.wr_data_count_i_reg[11] ;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  output sig_s_ready_out_reg_14;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [146:0]din;
  input sig_pop_data_fifo;
  input sig_flush_db1_reg;
  input sig_flush_db1;
  input [0:0]Q;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  input sig_dre2skid_wvalid;
  input sig_ok_to_post_rd_addr_reg;
  input out;
  input sig_ok_to_post_rd_addr_reg_0;
  input [3:0]sig_ok_to_post_rd_addr_reg_1;
  input sig_ok_to_post_rd_addr_reg_2;

  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [146:0]din;
  wire [144:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ;
  wire \gwdc.wr_data_count_i_reg[11] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg_1;
  wire sig_ok_to_post_rd_addr_reg_2;
  wire sig_pop_data_fifo;
  wire [0:0]sig_s_ready_out_reg;
  wire [0:0]sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [0:0]sig_s_ready_out_reg_10;
  wire [0:0]sig_s_ready_out_reg_11;
  wire [0:0]sig_s_ready_out_reg_12;
  wire [0:0]sig_s_ready_out_reg_13;
  wire sig_s_ready_out_reg_14;
  wire [0:0]sig_s_ready_out_reg_2;
  wire [0:0]sig_s_ready_out_reg_3;
  wire [0:0]sig_s_ready_out_reg_4;
  wire [0:0]sig_s_ready_out_reg_5;
  wire [0:0]sig_s_ready_out_reg_6;
  wire [0:0]sig_s_ready_out_reg_7;
  wire [0:0]sig_s_ready_out_reg_8;
  wire [0:0]sig_s_ready_out_reg_9;
  wire sig_stream_rst;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 (\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_fwft.empty_fwft_i_reg_0 (\gen_fwft.empty_fwft_i_reg_0 ),
        .\gen_fwft.empty_fwft_i_reg_1 (\gen_fwft.empty_fwft_i_reg_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 (\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_8 (\gen_wr_a.gen_word_narrow.mem_reg_bram_8 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 (\gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ),
        .\gwdc.wr_data_count_i_reg[11] (\gwdc.wr_data_count_i_reg[11] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_dre2skid_wvalid(sig_dre2skid_wvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg(sig_flush_db1_reg),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .sig_ok_to_post_rd_addr_reg_2(sig_ok_to_post_rd_addr_reg_2),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_10(sig_s_ready_out_reg_10),
        .sig_s_ready_out_reg_11(sig_s_ready_out_reg_11),
        .sig_s_ready_out_reg_12(sig_s_ready_out_reg_12),
        .sig_s_ready_out_reg_13(sig_s_ready_out_reg_13),
        .sig_s_ready_out_reg_14(sig_s_ready_out_reg_14),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_s_ready_out_reg_3(sig_s_ready_out_reg_3),
        .sig_s_ready_out_reg_4(sig_s_ready_out_reg_4),
        .sig_s_ready_out_reg_5(sig_s_ready_out_reg_5),
        .sig_s_ready_out_reg_6(sig_s_ready_out_reg_6),
        .sig_s_ready_out_reg_7(sig_s_ready_out_reg_7),
        .sig_s_ready_out_reg_8(sig_s_ready_out_reg_8),
        .sig_s_ready_out_reg_9(sig_s_ready_out_reg_9),
        .sig_stream_rst(sig_stream_rst),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
   (out,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    sig_sstrb_stop_mask,
    sig_mvalid_stop,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axi_mm2s_aclk,
    sig_stream_rst,
    sig_slast_with_stop,
    SR,
    \sig_sstrb_stop_mask_reg[15]_0 ,
    sig_reset_reg,
    m_axis_mm2s_tready,
    sig_dre2skid_wvalid,
    sig_s_ready_out_reg_0,
    sig_halt_reg_dly3,
    sig_halt_reg_dly2,
    sig_dre2skid_wlast,
    sig_dre2skid_wstrb,
    D);
  output out;
  output m_axis_mm2s_tvalid;
  output m_axis_mm2s_tlast;
  output [0:0]sig_sstrb_stop_mask;
  output sig_mvalid_stop;
  output [127:0]m_axis_mm2s_tdata;
  output [15:0]m_axis_mm2s_tkeep;
  input m_axi_mm2s_aclk;
  input sig_stream_rst;
  input sig_slast_with_stop;
  input [0:0]SR;
  input \sig_sstrb_stop_mask_reg[15]_0 ;
  input sig_reset_reg;
  input m_axis_mm2s_tready;
  input sig_dre2skid_wvalid;
  input sig_s_ready_out_reg_0;
  input sig_halt_reg_dly3;
  input sig_halt_reg_dly2;
  input sig_dre2skid_wlast;
  input [15:0]sig_dre2skid_wstrb;
  input [127:0]D;

  wire [127:0]D;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire [127:0]m_axis_mm2s_tdata;
  wire [15:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire sig_data_reg_out_en;
  wire [127:0]sig_data_skid_mux_out;
  wire [127:0]sig_data_skid_reg;
  wire sig_dre2skid_wlast;
  wire [15:0]sig_dre2skid_wstrb;
  wire sig_dre2skid_wvalid;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  wire sig_m_valid_dup_i_2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_mvalid_stop;
  wire sig_mvalid_stop_reg_i_1_n_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire sig_slast_with_stop;
  wire [0:0]sig_sstrb_stop_mask;
  wire \sig_sstrb_stop_mask_reg[15]_0 ;
  wire [15:0]sig_sstrb_with_stop;
  wire [15:0]sig_strb_skid_mux_out;
  wire [15:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign m_axis_mm2s_tvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[100]_i_1 
       (.I0(D[100]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[100]),
        .O(sig_data_skid_mux_out[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[101]_i_1 
       (.I0(D[101]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[101]),
        .O(sig_data_skid_mux_out[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[102]_i_1 
       (.I0(D[102]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[102]),
        .O(sig_data_skid_mux_out[102]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[103]_i_1 
       (.I0(D[103]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[103]),
        .O(sig_data_skid_mux_out[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[104]_i_1 
       (.I0(D[104]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[104]),
        .O(sig_data_skid_mux_out[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[105]_i_1 
       (.I0(D[105]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[105]),
        .O(sig_data_skid_mux_out[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[106]_i_1 
       (.I0(D[106]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[106]),
        .O(sig_data_skid_mux_out[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[107]_i_1 
       (.I0(D[107]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[107]),
        .O(sig_data_skid_mux_out[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[108]_i_1 
       (.I0(D[108]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[108]),
        .O(sig_data_skid_mux_out[108]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[109]_i_1 
       (.I0(D[109]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[109]),
        .O(sig_data_skid_mux_out[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[110]_i_1 
       (.I0(D[110]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[110]),
        .O(sig_data_skid_mux_out[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[111]_i_1 
       (.I0(D[111]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[111]),
        .O(sig_data_skid_mux_out[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[112]_i_1 
       (.I0(D[112]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[112]),
        .O(sig_data_skid_mux_out[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[113]_i_1 
       (.I0(D[113]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[113]),
        .O(sig_data_skid_mux_out[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[114]_i_1 
       (.I0(D[114]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[114]),
        .O(sig_data_skid_mux_out[114]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[115]_i_1 
       (.I0(D[115]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[115]),
        .O(sig_data_skid_mux_out[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[116]_i_1 
       (.I0(D[116]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[116]),
        .O(sig_data_skid_mux_out[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[117]_i_1 
       (.I0(D[117]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[117]),
        .O(sig_data_skid_mux_out[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[118]_i_1 
       (.I0(D[118]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[118]),
        .O(sig_data_skid_mux_out[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[119]_i_1 
       (.I0(D[119]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[119]),
        .O(sig_data_skid_mux_out[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[120]_i_1 
       (.I0(D[120]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[120]),
        .O(sig_data_skid_mux_out[120]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[121]_i_1 
       (.I0(D[121]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[121]),
        .O(sig_data_skid_mux_out[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[122]_i_1 
       (.I0(D[122]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[122]),
        .O(sig_data_skid_mux_out[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[123]_i_1 
       (.I0(D[123]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[123]),
        .O(sig_data_skid_mux_out[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[124]_i_1 
       (.I0(D[124]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[124]),
        .O(sig_data_skid_mux_out[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[125]_i_1 
       (.I0(D[125]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[125]),
        .O(sig_data_skid_mux_out[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[126]_i_1 
       (.I0(D[126]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[126]),
        .O(sig_data_skid_mux_out[126]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[127]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[127]_i_3 
       (.I0(D[127]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[127]),
        .O(sig_data_skid_mux_out[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(D[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(D[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(D[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(D[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(D[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(D[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(D[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(D[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(D[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(D[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(D[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(D[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(D[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(D[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(D[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(D[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(D[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(D[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(D[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(D[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(D[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(D[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(D[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(D[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(D[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(D[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(D[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(D[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(D[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(D[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(D[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(D[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(D[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(D[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(D[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(D[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[68]_i_1 
       (.I0(D[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[68]),
        .O(sig_data_skid_mux_out[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[69]_i_1 
       (.I0(D[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[69]),
        .O(sig_data_skid_mux_out[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[70]_i_1 
       (.I0(D[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[70]),
        .O(sig_data_skid_mux_out[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[71]_i_1 
       (.I0(D[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[71]),
        .O(sig_data_skid_mux_out[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[72]_i_1 
       (.I0(D[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[72]),
        .O(sig_data_skid_mux_out[72]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[73]_i_1 
       (.I0(D[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[73]),
        .O(sig_data_skid_mux_out[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[74]_i_1 
       (.I0(D[74]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[74]),
        .O(sig_data_skid_mux_out[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[75]_i_1 
       (.I0(D[75]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[75]),
        .O(sig_data_skid_mux_out[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[76]_i_1 
       (.I0(D[76]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[76]),
        .O(sig_data_skid_mux_out[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[77]_i_1 
       (.I0(D[77]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[77]),
        .O(sig_data_skid_mux_out[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[78]_i_1 
       (.I0(D[78]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[78]),
        .O(sig_data_skid_mux_out[78]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[79]_i_1 
       (.I0(D[79]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[79]),
        .O(sig_data_skid_mux_out[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[80]_i_1 
       (.I0(D[80]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[80]),
        .O(sig_data_skid_mux_out[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[81]_i_1 
       (.I0(D[81]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[81]),
        .O(sig_data_skid_mux_out[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[82]_i_1 
       (.I0(D[82]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[82]),
        .O(sig_data_skid_mux_out[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[83]_i_1 
       (.I0(D[83]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[83]),
        .O(sig_data_skid_mux_out[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[84]_i_1 
       (.I0(D[84]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[84]),
        .O(sig_data_skid_mux_out[84]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[85]_i_1 
       (.I0(D[85]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[85]),
        .O(sig_data_skid_mux_out[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[86]_i_1 
       (.I0(D[86]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[86]),
        .O(sig_data_skid_mux_out[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[87]_i_1 
       (.I0(D[87]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[87]),
        .O(sig_data_skid_mux_out[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[88]_i_1 
       (.I0(D[88]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[88]),
        .O(sig_data_skid_mux_out[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[89]_i_1 
       (.I0(D[89]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[89]),
        .O(sig_data_skid_mux_out[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[90]_i_1 
       (.I0(D[90]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[90]),
        .O(sig_data_skid_mux_out[90]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[91]_i_1 
       (.I0(D[91]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[91]),
        .O(sig_data_skid_mux_out[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[92]_i_1 
       (.I0(D[92]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[92]),
        .O(sig_data_skid_mux_out[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[93]_i_1 
       (.I0(D[93]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[93]),
        .O(sig_data_skid_mux_out[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[94]_i_1 
       (.I0(D[94]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[94]),
        .O(sig_data_skid_mux_out[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[95]_i_1 
       (.I0(D[95]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[95]),
        .O(sig_data_skid_mux_out[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[96]_i_1 
       (.I0(D[96]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[96]),
        .O(sig_data_skid_mux_out[96]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[97]_i_1 
       (.I0(D[97]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[97]),
        .O(sig_data_skid_mux_out[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[98]_i_1 
       (.I0(D[98]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[98]),
        .O(sig_data_skid_mux_out[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[99]_i_1 
       (.I0(D[99]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[99]),
        .O(sig_data_skid_mux_out[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axis_mm2s_tdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[100]),
        .Q(m_axis_mm2s_tdata[100]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[101]),
        .Q(m_axis_mm2s_tdata[101]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[102]),
        .Q(m_axis_mm2s_tdata[102]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[103]),
        .Q(m_axis_mm2s_tdata[103]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[104]),
        .Q(m_axis_mm2s_tdata[104]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[105]),
        .Q(m_axis_mm2s_tdata[105]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[106]),
        .Q(m_axis_mm2s_tdata[106]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[107]),
        .Q(m_axis_mm2s_tdata[107]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[108]),
        .Q(m_axis_mm2s_tdata[108]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[109]),
        .Q(m_axis_mm2s_tdata[109]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axis_mm2s_tdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[110]),
        .Q(m_axis_mm2s_tdata[110]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[111]),
        .Q(m_axis_mm2s_tdata[111]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[112]),
        .Q(m_axis_mm2s_tdata[112]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[113]),
        .Q(m_axis_mm2s_tdata[113]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[114]),
        .Q(m_axis_mm2s_tdata[114]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[115]),
        .Q(m_axis_mm2s_tdata[115]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[116]),
        .Q(m_axis_mm2s_tdata[116]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[117]),
        .Q(m_axis_mm2s_tdata[117]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[118]),
        .Q(m_axis_mm2s_tdata[118]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[119]),
        .Q(m_axis_mm2s_tdata[119]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axis_mm2s_tdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[120]),
        .Q(m_axis_mm2s_tdata[120]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[121]),
        .Q(m_axis_mm2s_tdata[121]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[122]),
        .Q(m_axis_mm2s_tdata[122]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[123]),
        .Q(m_axis_mm2s_tdata[123]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[124]),
        .Q(m_axis_mm2s_tdata[124]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[125]),
        .Q(m_axis_mm2s_tdata[125]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[126]),
        .Q(m_axis_mm2s_tdata[126]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[127]),
        .Q(m_axis_mm2s_tdata[127]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axis_mm2s_tdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axis_mm2s_tdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axis_mm2s_tdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axis_mm2s_tdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axis_mm2s_tdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axis_mm2s_tdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axis_mm2s_tdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axis_mm2s_tdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axis_mm2s_tdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axis_mm2s_tdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axis_mm2s_tdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axis_mm2s_tdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axis_mm2s_tdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axis_mm2s_tdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axis_mm2s_tdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axis_mm2s_tdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axis_mm2s_tdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axis_mm2s_tdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axis_mm2s_tdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axis_mm2s_tdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axis_mm2s_tdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axis_mm2s_tdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axis_mm2s_tdata[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axis_mm2s_tdata[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axis_mm2s_tdata[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axis_mm2s_tdata[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axis_mm2s_tdata[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axis_mm2s_tdata[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axis_mm2s_tdata[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axis_mm2s_tdata[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axis_mm2s_tdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axis_mm2s_tdata[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axis_mm2s_tdata[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axis_mm2s_tdata[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axis_mm2s_tdata[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axis_mm2s_tdata[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axis_mm2s_tdata[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axis_mm2s_tdata[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axis_mm2s_tdata[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axis_mm2s_tdata[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axis_mm2s_tdata[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axis_mm2s_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axis_mm2s_tdata[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axis_mm2s_tdata[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axis_mm2s_tdata[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axis_mm2s_tdata[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axis_mm2s_tdata[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axis_mm2s_tdata[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axis_mm2s_tdata[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axis_mm2s_tdata[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axis_mm2s_tdata[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axis_mm2s_tdata[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axis_mm2s_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axis_mm2s_tdata[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axis_mm2s_tdata[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axis_mm2s_tdata[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axis_mm2s_tdata[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(m_axis_mm2s_tdata[64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(m_axis_mm2s_tdata[65]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(m_axis_mm2s_tdata[66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(m_axis_mm2s_tdata[67]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[68]),
        .Q(m_axis_mm2s_tdata[68]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[69]),
        .Q(m_axis_mm2s_tdata[69]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axis_mm2s_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[70]),
        .Q(m_axis_mm2s_tdata[70]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[71]),
        .Q(m_axis_mm2s_tdata[71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[72]),
        .Q(m_axis_mm2s_tdata[72]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[73]),
        .Q(m_axis_mm2s_tdata[73]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[74]),
        .Q(m_axis_mm2s_tdata[74]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[75]),
        .Q(m_axis_mm2s_tdata[75]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[76]),
        .Q(m_axis_mm2s_tdata[76]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[77]),
        .Q(m_axis_mm2s_tdata[77]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[78]),
        .Q(m_axis_mm2s_tdata[78]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[79]),
        .Q(m_axis_mm2s_tdata[79]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axis_mm2s_tdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[80]),
        .Q(m_axis_mm2s_tdata[80]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[81]),
        .Q(m_axis_mm2s_tdata[81]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[82]),
        .Q(m_axis_mm2s_tdata[82]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[83]),
        .Q(m_axis_mm2s_tdata[83]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[84]),
        .Q(m_axis_mm2s_tdata[84]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[85]),
        .Q(m_axis_mm2s_tdata[85]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[86]),
        .Q(m_axis_mm2s_tdata[86]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[87]),
        .Q(m_axis_mm2s_tdata[87]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[88]),
        .Q(m_axis_mm2s_tdata[88]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[89]),
        .Q(m_axis_mm2s_tdata[89]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axis_mm2s_tdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[90]),
        .Q(m_axis_mm2s_tdata[90]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[91]),
        .Q(m_axis_mm2s_tdata[91]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[92]),
        .Q(m_axis_mm2s_tdata[92]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[93]),
        .Q(m_axis_mm2s_tdata[93]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[94]),
        .Q(m_axis_mm2s_tdata[94]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[95]),
        .Q(m_axis_mm2s_tdata[95]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[96]),
        .Q(m_axis_mm2s_tdata[96]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[97]),
        .Q(m_axis_mm2s_tdata[97]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[98]),
        .Q(m_axis_mm2s_tdata[98]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[99]),
        .Q(m_axis_mm2s_tdata[99]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axis_mm2s_tdata[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[100] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[100]),
        .Q(sig_data_skid_reg[100]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[101] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[101]),
        .Q(sig_data_skid_reg[101]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[102] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[102]),
        .Q(sig_data_skid_reg[102]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[103] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[103]),
        .Q(sig_data_skid_reg[103]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[104] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[104]),
        .Q(sig_data_skid_reg[104]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[105] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[105]),
        .Q(sig_data_skid_reg[105]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[106] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[106]),
        .Q(sig_data_skid_reg[106]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[107] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[107]),
        .Q(sig_data_skid_reg[107]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[108] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[108]),
        .Q(sig_data_skid_reg[108]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[109] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[109]),
        .Q(sig_data_skid_reg[109]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[110] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[110]),
        .Q(sig_data_skid_reg[110]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[111] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[111]),
        .Q(sig_data_skid_reg[111]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[112] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[112]),
        .Q(sig_data_skid_reg[112]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[113] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[113]),
        .Q(sig_data_skid_reg[113]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[114] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[114]),
        .Q(sig_data_skid_reg[114]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[115] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[115]),
        .Q(sig_data_skid_reg[115]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[116] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[116]),
        .Q(sig_data_skid_reg[116]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[117] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[117]),
        .Q(sig_data_skid_reg[117]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[118] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[118]),
        .Q(sig_data_skid_reg[118]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[119] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[119]),
        .Q(sig_data_skid_reg[119]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[120] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[120]),
        .Q(sig_data_skid_reg[120]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[121] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[121]),
        .Q(sig_data_skid_reg[121]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[122] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[122]),
        .Q(sig_data_skid_reg[122]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[123] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[123]),
        .Q(sig_data_skid_reg[123]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[124] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[124]),
        .Q(sig_data_skid_reg[124]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[125] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[125]),
        .Q(sig_data_skid_reg[125]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[126] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[126]),
        .Q(sig_data_skid_reg[126]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[127] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[127]),
        .Q(sig_data_skid_reg[127]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[64]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[65]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[66]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[67]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[68] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[68]),
        .Q(sig_data_skid_reg[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[69] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[69]),
        .Q(sig_data_skid_reg[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[70] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[70]),
        .Q(sig_data_skid_reg[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[71] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[71]),
        .Q(sig_data_skid_reg[71]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[72] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[72]),
        .Q(sig_data_skid_reg[72]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[73] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[73]),
        .Q(sig_data_skid_reg[73]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[74] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[74]),
        .Q(sig_data_skid_reg[74]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[75] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[75]),
        .Q(sig_data_skid_reg[75]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[76] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[76]),
        .Q(sig_data_skid_reg[76]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[77] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[77]),
        .Q(sig_data_skid_reg[77]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[78] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[78]),
        .Q(sig_data_skid_reg[78]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[79] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[79]),
        .Q(sig_data_skid_reg[79]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[80] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[80]),
        .Q(sig_data_skid_reg[80]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[81] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[81]),
        .Q(sig_data_skid_reg[81]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[82] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[82]),
        .Q(sig_data_skid_reg[82]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[83] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[83]),
        .Q(sig_data_skid_reg[83]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[84] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[84]),
        .Q(sig_data_skid_reg[84]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[85] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[85]),
        .Q(sig_data_skid_reg[85]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[86] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[86]),
        .Q(sig_data_skid_reg[86]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[87] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[87]),
        .Q(sig_data_skid_reg[87]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[88] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[88]),
        .Q(sig_data_skid_reg[88]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[89] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[89]),
        .Q(sig_data_skid_reg[89]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[90] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[90]),
        .Q(sig_data_skid_reg[90]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[91] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[91]),
        .Q(sig_data_skid_reg[91]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[92] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[92]),
        .Q(sig_data_skid_reg[92]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[93] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[93]),
        .Q(sig_data_skid_reg[93]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[94] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[94]),
        .Q(sig_data_skid_reg[94]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[95] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[95]),
        .Q(sig_data_skid_reg[95]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[96] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[96]),
        .Q(sig_data_skid_reg[96]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[97] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[97]),
        .Q(sig_data_skid_reg[97]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[98] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[98]),
        .Q(sig_data_skid_reg[98]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[99] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[99]),
        .Q(sig_data_skid_reg[99]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    sig_last_reg_out_i_1
       (.I0(sig_dre2skid_wlast),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_s_ready_dup),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_slast_with_stop),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000045554444)) 
    sig_m_valid_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_dre2skid_wvalid),
        .I2(m_axis_mm2s_tready),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(sig_m_valid_dup_i_2_n_0),
        .O(sig_m_valid_dup_i_1_n_0));
  LUT6 #(
    .INIT(64'hEFEEAAAAEEEEEEEE)) 
    sig_m_valid_dup_i_2
       (.I0(SR),
        .I1(sig_sstrb_stop_mask),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_dly2),
        .I4(m_axis_mm2s_tready),
        .I5(sig_m_valid_dup),
        .O(sig_m_valid_dup_i_2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBA00AAAA)) 
    sig_mvalid_stop_reg_i_1
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_halt_reg_dly3),
        .I2(sig_halt_reg_dly2),
        .I3(m_axis_mm2s_tready),
        .I4(sig_m_valid_dup),
        .I5(sig_mvalid_stop),
        .O(sig_mvalid_stop_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mvalid_stop_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mvalid_stop_reg_i_1_n_0),
        .Q(sig_mvalid_stop),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000EEFEFEFE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(m_axis_mm2s_tready),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(sig_dre2skid_wvalid),
        .I5(sig_s_ready_out_reg_0),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sstrb_stop_mask_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_sstrb_stop_mask_reg[15]_0 ),
        .Q(sig_sstrb_stop_mask),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[0]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[10]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[10]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[10]),
        .O(sig_strb_skid_mux_out[10]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[11]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[11]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[11]),
        .O(sig_strb_skid_mux_out[11]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[12]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[12]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[12]),
        .O(sig_strb_skid_mux_out[12]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[13]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[13]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[13]),
        .O(sig_strb_skid_mux_out[13]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[14]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[14]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[14]),
        .O(sig_strb_skid_mux_out[14]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[15]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[15]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[15]),
        .O(sig_strb_skid_mux_out[15]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[1]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[2]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[3]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[4]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[5]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[6]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[7]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[8]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \sig_strb_reg_out[9]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[9]),
        .I2(sig_s_ready_dup),
        .I3(sig_strb_skid_reg[9]),
        .O(sig_strb_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(m_axis_mm2s_tkeep[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[10]),
        .Q(m_axis_mm2s_tkeep[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[11]),
        .Q(m_axis_mm2s_tkeep[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[12]),
        .Q(m_axis_mm2s_tkeep[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[13]),
        .Q(m_axis_mm2s_tkeep[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[14]),
        .Q(m_axis_mm2s_tkeep[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[15]),
        .Q(m_axis_mm2s_tkeep[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(m_axis_mm2s_tkeep[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(m_axis_mm2s_tkeep[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(m_axis_mm2s_tkeep[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(m_axis_mm2s_tkeep[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(m_axis_mm2s_tkeep[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(m_axis_mm2s_tkeep[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(m_axis_mm2s_tkeep[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(m_axis_mm2s_tkeep[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[9]),
        .Q(m_axis_mm2s_tkeep[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[0]),
        .O(sig_sstrb_with_stop[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[10]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[10]),
        .O(sig_sstrb_with_stop[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[11]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[11]),
        .O(sig_sstrb_with_stop[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[12]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[12]),
        .O(sig_sstrb_with_stop[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[13]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[13]),
        .O(sig_sstrb_with_stop[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[14]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[14]),
        .O(sig_sstrb_with_stop[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[15]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[15]),
        .O(sig_sstrb_with_stop[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[1]),
        .O(sig_sstrb_with_stop[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[2]),
        .O(sig_sstrb_with_stop[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[3]),
        .O(sig_sstrb_with_stop[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[4]),
        .O(sig_sstrb_with_stop[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[5]),
        .O(sig_sstrb_with_stop[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[6]),
        .O(sig_sstrb_with_stop[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[7]),
        .O(sig_sstrb_with_stop[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[8]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[8]),
        .O(sig_sstrb_with_stop[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_strb_skid_reg[9]_i_1 
       (.I0(sig_sstrb_stop_mask),
        .I1(sig_dre2skid_wstrb[9]),
        .O(sig_sstrb_with_stop[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[10]),
        .Q(sig_strb_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[11]),
        .Q(sig_strb_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[12]),
        .Q(sig_strb_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[13]),
        .Q(sig_strb_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[14]),
        .Q(sig_strb_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[15]),
        .Q(sig_strb_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[3]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[4]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[5]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[6]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[7]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[8]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_sstrb_with_stop[9]),
        .Q(sig_strb_skid_reg[9]),
        .R(sig_stream_rst));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_ENABLE_MULTI_CHANNEL = "0" *) (* C_FAMILY = "zynquplus" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "1" *) 
(* C_INCLUDE_S2MM = "0" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INCREASE_THROUGHPUT = "0" *) (* C_INSTANCE = "axi_dma" *) 
(* C_MICRO_DMA = "0" *) (* C_MM2S_BURST_SIZE = "256" *) (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "128" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) (* C_M_AXI_MM2S_DATA_WIDTH = "128" *) 
(* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
(* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_MM2S_CHANNELS = "1" *) (* C_NUM_S2MM_CHANNELS = "1" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_BURST_SIZE = "16" *) (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
(* C_SG_LENGTH_WIDTH = "26" *) (* C_SG_USE_STSAPP_LENGTH = "0" *) (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axi_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_awuser,
    m_axi_sg_awvalid,
    m_axi_sg_awready,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_wvalid,
    m_axi_sg_wready,
    m_axi_sg_bresp,
    m_axi_sg_bvalid,
    m_axi_sg_bready,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_aruser,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tid,
    m_axis_mm2s_tdest,
    mm2s_cntrl_reset_out_n,
    m_axis_mm2s_cntrl_tdata,
    m_axis_mm2s_cntrl_tkeep,
    m_axis_mm2s_cntrl_tvalid,
    m_axis_mm2s_cntrl_tready,
    m_axis_mm2s_cntrl_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tid,
    s_axis_s2mm_tdest,
    s2mm_sts_reset_out_n,
    s_axis_s2mm_sts_tdata,
    s_axis_s2mm_sts_tkeep,
    s_axis_s2mm_sts_tvalid,
    s_axis_s2mm_sts_tready,
    s_axis_s2mm_sts_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_dma_tstvec);
  (* dont_touch = "true" *) input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [9:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [9:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  output [3:0]m_axi_sg_awuser;
  output m_axi_sg_awvalid;
  input m_axi_sg_awready;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_wvalid;
  input m_axi_sg_wready;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_bvalid;
  output m_axi_sg_bready;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output [3:0]m_axi_sg_aruser;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [127:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [127:0]m_axis_mm2s_tdata;
  output [15:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [3:0]m_axis_mm2s_tuser;
  output [4:0]m_axis_mm2s_tid;
  output [4:0]m_axis_mm2s_tdest;
  output mm2s_cntrl_reset_out_n;
  output [31:0]m_axis_mm2s_cntrl_tdata;
  output [3:0]m_axis_mm2s_cntrl_tkeep;
  output m_axis_mm2s_cntrl_tvalid;
  input m_axis_mm2s_cntrl_tready;
  output m_axis_mm2s_cntrl_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  input [3:0]s_axis_s2mm_tuser;
  input [4:0]s_axis_s2mm_tid;
  input [4:0]s_axis_s2mm_tdest;
  output s2mm_sts_reset_out_n;
  input [31:0]s_axis_s2mm_sts_tdata;
  input [3:0]s_axis_s2mm_sts_tkeep;
  input s_axis_s2mm_sts_tvalid;
  output s_axis_s2mm_sts_tready;
  input s_axis_s2mm_sts_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2 ;
  wire [26:26]\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7 ;
  wire \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ;
  wire I_AXI_DMA_REG_MODULE_n_1;
  wire I_AXI_DMA_REG_MODULE_n_2;
  wire I_AXI_DMA_REG_MODULE_n_3;
  wire I_AXI_DMA_REG_MODULE_n_8;
  wire I_PRMRY_DATAMOVER_n_10;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_15;
  wire [4:0]\^axi_dma_tstvec ;
  wire axi_lite_reset_n;
  wire axi_resetn;
  wire dm_mm2s_scndry_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire m_axi_mm2s_aresetn;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:2]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [127:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_sg_aresetn;
  wire m_axi_sg_hrdresetn;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_mm2s_sts_tvalid_int;
  wire [127:0]m_axis_mm2s_tdata;
  wire [15:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_all_idle;
  wire mm2s_cmnd_wr_1;
  wire mm2s_cntrl_reset_out_n;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire [25:0]mm2s_length;
  wire mm2s_length_wren;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_prmry_resetn;
  wire [31:0]mm2s_sa;
  wire mm2s_stop;
  wire mm2s_sts_received;
  wire p_0_in;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [66:0]s_axis_mm2s_cmd_tdata_split;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire soft_reset;
  wire soft_reset_clr;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5] = \<const0> ;
  assign axi_dma_tstvec[4] = \^axi_dma_tstvec [4];
  assign axi_dma_tstvec[3] = \<const0> ;
  assign axi_dma_tstvec[2] = \<const0> ;
  assign axi_dma_tstvec[1:0] = \^axi_dma_tstvec [1:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \^m_axi_mm2s_arsize [2];
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_aruser[3] = \<const0> ;
  assign m_axi_sg_aruser[2] = \<const0> ;
  assign m_axi_sg_aruser[1] = \<const0> ;
  assign m_axi_sg_aruser[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_awaddr[31] = \<const0> ;
  assign m_axi_sg_awaddr[30] = \<const0> ;
  assign m_axi_sg_awaddr[29] = \<const0> ;
  assign m_axi_sg_awaddr[28] = \<const0> ;
  assign m_axi_sg_awaddr[27] = \<const0> ;
  assign m_axi_sg_awaddr[26] = \<const0> ;
  assign m_axi_sg_awaddr[25] = \<const0> ;
  assign m_axi_sg_awaddr[24] = \<const0> ;
  assign m_axi_sg_awaddr[23] = \<const0> ;
  assign m_axi_sg_awaddr[22] = \<const0> ;
  assign m_axi_sg_awaddr[21] = \<const0> ;
  assign m_axi_sg_awaddr[20] = \<const0> ;
  assign m_axi_sg_awaddr[19] = \<const0> ;
  assign m_axi_sg_awaddr[18] = \<const0> ;
  assign m_axi_sg_awaddr[17] = \<const0> ;
  assign m_axi_sg_awaddr[16] = \<const0> ;
  assign m_axi_sg_awaddr[15] = \<const0> ;
  assign m_axi_sg_awaddr[14] = \<const0> ;
  assign m_axi_sg_awaddr[13] = \<const0> ;
  assign m_axi_sg_awaddr[12] = \<const0> ;
  assign m_axi_sg_awaddr[11] = \<const0> ;
  assign m_axi_sg_awaddr[10] = \<const0> ;
  assign m_axi_sg_awaddr[9] = \<const0> ;
  assign m_axi_sg_awaddr[8] = \<const0> ;
  assign m_axi_sg_awaddr[7] = \<const0> ;
  assign m_axi_sg_awaddr[6] = \<const0> ;
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \<const0> ;
  assign m_axi_sg_awaddr[3] = \<const0> ;
  assign m_axi_sg_awaddr[2] = \<const0> ;
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \<const0> ;
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const0> ;
  assign m_axi_sg_awcache[0] = \<const0> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \<const0> ;
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_awuser[3] = \<const0> ;
  assign m_axi_sg_awuser[2] = \<const0> ;
  assign m_axi_sg_awuser[1] = \<const0> ;
  assign m_axi_sg_awuser[0] = \<const0> ;
  assign m_axi_sg_awvalid = \<const0> ;
  assign m_axi_sg_bready = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign m_axi_sg_wdata[31] = \<const0> ;
  assign m_axi_sg_wdata[30] = \<const0> ;
  assign m_axi_sg_wdata[29] = \<const0> ;
  assign m_axi_sg_wdata[28] = \<const0> ;
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wlast = \<const0> ;
  assign m_axi_sg_wstrb[3] = \<const0> ;
  assign m_axi_sg_wstrb[2] = \<const0> ;
  assign m_axi_sg_wstrb[1] = \<const0> ;
  assign m_axi_sg_wstrb[0] = \<const0> ;
  assign m_axi_sg_wvalid = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[31] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[30] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[29] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[28] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[27] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[26] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[25] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[24] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[23] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[22] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[21] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[20] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[19] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[18] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[17] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[16] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[15] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[14] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[13] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[12] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[11] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[10] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[9] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[8] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[7] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[6] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[5] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[4] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tdata[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[3] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[2] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[1] = \<const0> ;
  assign m_axis_mm2s_cntrl_tkeep[0] = \<const0> ;
  assign m_axis_mm2s_cntrl_tlast = \<const0> ;
  assign m_axis_mm2s_cntrl_tvalid = \<const0> ;
  assign m_axis_mm2s_tdest[4] = \<const0> ;
  assign m_axis_mm2s_tdest[3] = \<const0> ;
  assign m_axis_mm2s_tdest[2] = \<const0> ;
  assign m_axis_mm2s_tdest[1] = \<const0> ;
  assign m_axis_mm2s_tdest[0] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3] = \<const0> ;
  assign m_axis_mm2s_tid[2] = \<const0> ;
  assign m_axis_mm2s_tid[1] = \<const0> ;
  assign m_axis_mm2s_tid[0] = \<const0> ;
  assign m_axis_mm2s_tuser[3] = \<const0> ;
  assign m_axis_mm2s_tuser[2] = \<const0> ;
  assign m_axis_mm2s_tuser[1] = \<const0> ;
  assign m_axis_mm2s_tuser[0] = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_sts_reset_out_n = \<const0> ;
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_sts_tready = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR 
       (.\FSM_sequential_smpl_cs_reg[0] (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] (mm2s_length),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg (I_PRMRY_DATAMOVER_n_10),
        .Q(mm2s_sa),
        .axi_dma_tstvec(\^axi_dma_tstvec [4]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .halted1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1 ),
        .idle_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7 ),
        .idle_reg_0(I_AXI_DMA_REG_MODULE_n_8),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata({s_axis_mm2s_cmd_tdata_split[66:34],s_axis_mm2s_cmd_tdata_split[26:0]}),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_decerr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_set_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6 ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_interr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_slverr_i_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .mm2s_stop(mm2s_stop),
        .mm2s_sts_received(mm2s_sts_received),
        .mm2s_sts_wvalid(m_axis_mm2s_sts_tvalid_int),
        .out(m_axi_sg_aresetn),
        .p_1_out__0(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0 ),
        .prmry_in(mm2s_halt_cmplt),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .soft_reset(soft_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN 
       (.\GEN_FOR_ASYNC.p_last_d1_reg_0 (I_RST_MODULE_n_14),
        .axi_dma_tstvec(\^axi_dma_tstvec [1:0]),
        .halted1(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .out(mm2s_prmry_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module I_AXI_DMA_REG_MODULE
       (.\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] (m_axi_sg_hrdresetn),
        .\GEN_ASYNC_WRITE.rdy_to2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] (mm2s_sa),
        .Q(mm2s_length),
        .SR(I_RST_MODULE_n_12),
        .axi_dma_tstvec(\^axi_dma_tstvec [4]),
        .dma_decerr_reg(I_AXI_DMA_REG_MODULE_n_3),
        .dma_decerr_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12 ),
        .dma_interr_reg(I_AXI_DMA_REG_MODULE_n_1),
        .dma_interr_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10 ),
        .dma_slverr_reg(I_AXI_DMA_REG_MODULE_n_2),
        .dma_slverr_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11 ),
        .\dmacr_i_reg[0] (mm2s_dmacr),
        .\dmacr_i_reg[31] (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1 ),
        .halted_reg(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_6 ),
        .idle_reg(I_AXI_DMA_REG_MODULE_n_8),
        .idle_reg_0(\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_7 ),
        .introut_reg(m_axi_sg_aresetn),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_stop(mm2s_stop),
        .out(axi_lite_reset_n),
        .p_0_in(p_0_in),
        .p_1_out__0(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_1_out__0 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[6:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_reg (dm_mm2s_scndry_resetn),
        .\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_10),
        .data_valid(m_axis_mm2s_sts_tvalid_int),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cmd_wdata({s_axis_mm2s_cmd_tdata_split[66:34],s_axis_mm2s_cmd_tdata_split[26:0]}),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .mm2s_decerr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i ),
        .mm2s_interr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i ),
        .mm2s_slverr_i(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i ),
        .mm2s_sts_received(mm2s_sts_received),
        .out(m_axi_mm2s_aresetn),
        .prmry_in(mm2s_halt_cmplt),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_mm2s_cmd_tvalid_split(s_axis_mm2s_cmd_tvalid_split),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module I_RST_MODULE
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_prmry_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (m_axi_mm2s_aresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (m_axi_sg_hrdresetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (axi_lite_reset_n),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (I_RST_MODULE_n_14),
        .\GEN_ASYNC_RESET.halt_i_reg (I_RST_MODULE_n_15),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg (dm_mm2s_scndry_resetn),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_8 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted1 ),
        .\GEN_ASYNC_WRITE.rdy_to2 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2 ),
        .SR(I_RST_MODULE_n_12),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(m_axi_sg_aresetn),
        .p_0_in(p_0_in),
        .prmry_in(mm2s_halt_cmplt),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to ),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .soft_reset_re0(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if
   (s_axi_lite_arready,
    axi2ip_wrce,
    E,
    p_0_in1_in,
    s_axi_lite_bvalid,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ,
    scndry_out,
    s_axi_lite_wready,
    SS,
    buffer_length_wren0,
    scndry_vect_out,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ,
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ,
    \dmacr_i_reg[2] ,
    s_axi_lite_rdata,
    \GEN_ASYNC_WRITE.rdy_to2 ,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 ,
    \dmacr_i_reg[23] ,
    D,
    Q,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ,
    mm2s_dmasr,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ,
    \dmacr_i_reg[2]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ,
    s_axi_lite_rready,
    soft_reset_clr,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr);
  output s_axi_lite_arready;
  output [1:0]axi2ip_wrce;
  output [0:0]E;
  output p_0_in1_in;
  output s_axi_lite_bvalid;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  output scndry_out;
  output s_axi_lite_wready;
  output [0:0]SS;
  output buffer_length_wren0;
  output [31:0]scndry_vect_out;
  output \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ;
  output \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ;
  output \dmacr_i_reg[2] ;
  output [31:0]s_axi_lite_rdata;
  input \GEN_ASYNC_WRITE.rdy_to2 ;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 ;
  input \dmacr_i_reg[23] ;
  input [11:0]D;
  input [19:0]Q;
  input [19:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  input mm2s_dmasr;
  input [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  input [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  input [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ;
  input \dmacr_i_reg[2]_0 ;
  input [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  input [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ;
  input s_axi_lite_rready;
  input soft_reset_clr;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;

  wire [11:0]D;
  wire [0:0]E;
  wire [9:0]\GEN_ASYNC_READ.araddr_d3 ;
  wire \GEN_ASYNC_READ.arready_d1 ;
  wire \GEN_ASYNC_READ.arready_d10 ;
  wire \GEN_ASYNC_READ.arready_d11 ;
  wire \GEN_ASYNC_READ.arready_d12 ;
  wire \GEN_ASYNC_READ.arready_d2 ;
  wire \GEN_ASYNC_READ.arready_d3 ;
  wire \GEN_ASYNC_READ.arready_d4 ;
  wire \GEN_ASYNC_READ.arready_d5 ;
  wire \GEN_ASYNC_READ.arready_d6 ;
  wire \GEN_ASYNC_READ.arready_d7 ;
  wire \GEN_ASYNC_READ.arready_d8 ;
  wire \GEN_ASYNC_READ.arready_d9 ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ;
  wire \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ;
  wire \GEN_ASYNC_READ.ip_arvalid_d2 ;
  wire \GEN_ASYNC_READ.ip_arvalid_d3 ;
  wire \GEN_ASYNC_READ.ip_arvalid_re ;
  wire [31:0]\GEN_ASYNC_READ.lite_rdata_cdc_from ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ;
  wire [0:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ;
  wire [2:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ;
  wire [7:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ;
  wire [19:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ;
  wire [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ;
  wire [1:0]\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ;
  wire [31:0]\GEN_ASYNC_READ.lite_rdata_d2 ;
  wire \GEN_ASYNC_READ.read_in_progress_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ;
  wire \GEN_ASYNC_WRITE.REG2_WREADY_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ;
  wire \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from ;
  wire \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.awvalid_to ;
  wire \GEN_ASYNC_WRITE.awvalid_to2 ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap0 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ;
  wire \GEN_ASYNC_WRITE.ip_data_cap ;
  wire \GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_back ;
  wire \GEN_ASYNC_WRITE.rdy_back_to ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.rdy_to2 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_WRITE.rdy_to2_cdc_from ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from ;
  wire \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ;
  wire \GEN_ASYNC_WRITE.wvalid_to ;
  wire \GEN_ASYNC_WRITE.wvalid_to2 ;
  wire [19:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re__0;
  wire awvalid;
  wire awvalid_d1;
  wire [9:0]axi2ip_rdaddr_i;
  wire [1:0]axi2ip_wrce;
  wire buffer_length_wren0;
  wire \dmacr_i_reg[23] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [25:0]ip2axi_rddata1_out;
  wire mm2s_dmasr;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire rdy;
  wire read_in_progress;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;
  wire wvalid;
  wire wvalid_d1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3 \GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK 
       (.E(\GEN_ASYNC_READ.ip_arvalid_re ),
        .\GEN_ASYNC_READ.ip_arvalid_d3 (\GEN_ASYNC_READ.ip_arvalid_d3 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_arready(s_axi_lite_arready),
        .scndry_out(\GEN_ASYNC_READ.ip_arvalid_d2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4 \GEN_ASYNC_READ.REG_DATA2LITE_CLOCK 
       (.Q(\GEN_ASYNC_READ.lite_rdata_cdc_from ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_vect_out(\GEN_ASYNC_READ.lite_rdata_d2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2 \GEN_ASYNC_READ.REG_RADDR_TO_IPCLK 
       (.s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .scndry_vect_out(\GEN_ASYNC_READ.araddr_d3 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d10_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d9 ),
        .Q(\GEN_ASYNC_READ.arready_d10 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d11_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d10 ),
        .Q(\GEN_ASYNC_READ.arready_d11 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d12_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d11 ),
        .Q(\GEN_ASYNC_READ.arready_d12 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(\GEN_ASYNC_READ.arready_d1 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d1 ),
        .Q(\GEN_ASYNC_READ.arready_d2 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d2 ),
        .Q(\GEN_ASYNC_READ.arready_d3 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d4_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d3 ),
        .Q(\GEN_ASYNC_READ.arready_d4 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d5_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d4 ),
        .Q(\GEN_ASYNC_READ.arready_d5 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d6_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d5 ),
        .Q(\GEN_ASYNC_READ.arready_d6 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d7_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d6 ),
        .Q(\GEN_ASYNC_READ.arready_d7 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d8_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d7 ),
        .Q(\GEN_ASYNC_READ.arready_d8 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.arready_d9_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.arready_d8 ),
        .Q(\GEN_ASYNC_READ.arready_d9 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [0]),
        .Q(axi2ip_rdaddr_i[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [1]),
        .Q(axi2ip_rdaddr_i[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [2]),
        .Q(axi2ip_rdaddr_i[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [3]),
        .Q(axi2ip_rdaddr_i[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [4]),
        .Q(axi2ip_rdaddr_i[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [5]),
        .Q(axi2ip_rdaddr_i[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [6]),
        .Q(axi2ip_rdaddr_i[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [7]),
        .Q(axi2ip_rdaddr_i[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [8]),
        .Q(axi2ip_rdaddr_i[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.ip_arvalid_re ),
        .D(\GEN_ASYNC_READ.araddr_d3 [9]),
        .Q(axi2ip_rdaddr_i[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.ip_arvalid_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.ip_arvalid_d2 ),
        .Q(\GEN_ASYNC_READ.ip_arvalid_d3 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(mm2s_dmasr),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [0]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1 
       (.I0(Q[7]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [0]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [7]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [8]),
        .I4(Q[8]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1 
       (.I0(Q[9]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 [2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [9]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [10]),
        .I4(Q[10]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [11]),
        .I4(Q[11]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [2]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [12]),
        .I4(Q[12]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [3]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [13]),
        .I4(Q[13]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .I1(Q[1]),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [1]),
        .I3(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .O(ip2axi_rddata1_out[1]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [4]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [14]),
        .I4(Q[14]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [5]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [15]),
        .I4(Q[15]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [6]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [16]),
        .I4(Q[16]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 [7]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [17]),
        .I4(Q[17]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [18]),
        .I4(Q[18]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 [1]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [19]),
        .I4(Q[19]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2 
       (.I0(axi2ip_rdaddr_i[4]),
        .I1(axi2ip_rdaddr_i[5]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [2]),
        .I4(Q[2]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3 
       (.I0(axi2ip_rdaddr_i[5]),
        .I1(axi2ip_rdaddr_i[3]),
        .I2(axi2ip_rdaddr_i[4]),
        .I3(axi2ip_rdaddr_i[2]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .O(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4 
       (.I0(axi2ip_rdaddr_i[6]),
        .I1(axi2ip_rdaddr_i[7]),
        .I2(axi2ip_rdaddr_i[8]),
        .I3(axi2ip_rdaddr_i[9]),
        .I4(axi2ip_rdaddr_i[1]),
        .I5(axi2ip_rdaddr_i[0]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1 
       (.I0(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 [0]),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [3]),
        .I4(Q[3]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1 
       (.I0(Q[4]),
        .I1(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ),
        .O(ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 [1]),
        .I4(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [4]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [5]),
        .I4(Q[5]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 ),
        .I2(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 [6]),
        .I4(Q[6]),
        .I5(\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 ),
        .O(ip2axi_rddata1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2 
       (.I0(\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0 ),
        .I1(axi2ip_rdaddr_i[4]),
        .I2(axi2ip_rdaddr_i[3]),
        .I3(axi2ip_rdaddr_i[5]),
        .I4(axi2ip_rdaddr_i[2]),
        .O(\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[0]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[4]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[12]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[13]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[14]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[5]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[16]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[17]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[18]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[19]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[1]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[20]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[21]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[22]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[23]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[24]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[25]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[6]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[7]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[8]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[9]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[2]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[10]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[11]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[3]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[4]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[5]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(ip2axi_rddata1_out[6]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(\GEN_ASYNC_READ.lite_rdata_cdc_from [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_READ.read_in_progress_i_1 
       (.I0(arvalid_d1),
        .I1(arvalid),
        .I2(read_in_progress),
        .O(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.read_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.read_in_progress_i_1_n_0 ),
        .Q(read_in_progress),
        .R(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.ip_arvalid_re ),
        .Q(rvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(s_axi_lite_rready),
        .I1(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I2(out),
        .O(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  FDRE \GEN_ASYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_ASYNC_READ.arready_d12 ),
        .D(\GEN_ASYNC_READ.lite_rdata_d2 [9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(\GEN_ASYNC_READ.arready_d12 ),
        .I1(out),
        .I2(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I3(s_axi_lite_rready),
        .O(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_30 \GEN_ASYNC_WRITE.AWVLD_CDC_TO 
       (.prmry_in(\GEN_ASYNC_WRITE.awvalid_cdc_from ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_ASYNC_WRITE.awvalid_to ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_31 \GEN_ASYNC_WRITE.REG2_WREADY 
       (.\GEN_ASYNC_WRITE.bvalid_i_reg (\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .\GEN_ASYNC_WRITE.rdy_to2_reg (\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .out(out),
        .prmry_in(\GEN_ASYNC_WRITE.rdy_cdc_from ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_wready(s_axi_lite_wready),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_32 \GEN_ASYNC_WRITE.REG3_WREADY 
       (.\GEN_ASYNC_WRITE.ip_addr_cap0 (\GEN_ASYNC_WRITE.ip_addr_cap0 ),
        .\GEN_ASYNC_WRITE.rdy_back (\GEN_ASYNC_WRITE.rdy_back ),
        .\GEN_ASYNC_WRITE.rdy_cdc_from_reg (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 ),
        .prmry_in(\GEN_ASYNC_WRITE.rdy_to2_cdc_from ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_ASYNC_WRITE.rdy_back_to ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK 
       (.\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 ),
        .rdy(rdy),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1 \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1 
       (.SS(SS),
        .axi2ip_wrce(axi2ip_wrce),
        .buffer_length_wren0(buffer_length_wren0),
        .\dmacr_i_reg[23] (\dmacr_i_reg[23] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .scndry_vect_out(scndry_vect_out),
        .soft_reset_clr(soft_reset_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_33 \GEN_ASYNC_WRITE.WVLD_CDC_TO 
       (.prmry_in(\GEN_ASYNC_WRITE.wvalid_cdc_from ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GEN_ASYNC_WRITE.wvalid_to ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(\GEN_ASYNC_WRITE.awvalid_cdc_from ),
        .O(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0 ),
        .Q(\GEN_ASYNC_WRITE.awvalid_cdc_from ),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ASYNC_WRITE.awvalid_d1_i_1 
       (.I0(s_axi_lite_bvalid),
        .I1(out),
        .O(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(awvalid),
        .Q(awvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.awvalid_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.awvalid_to ),
        .Q(\GEN_ASYNC_WRITE.awvalid_to2 ),
        .R(SR));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3 ),
        .Q(axi2ip_wrce[0]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0 ),
        .Q(axi2ip_wrce[1]),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2 ),
        .Q(p_0_in1_in),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ));
  FDRE \GEN_ASYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1 ),
        .Q(E),
        .R(\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.REG2_WREADY_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_2 
       (.I0(\GEN_ASYNC_WRITE.awvalid_to2 ),
        .I1(\GEN_ASYNC_WRITE.awvalid_to ),
        .I2(\GEN_ASYNC_WRITE.ip_addr_cap ),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_addr_cap_i_2_n_0 ),
        .Q(\GEN_ASYNC_WRITE.ip_addr_cap ),
        .R(\GEN_ASYNC_WRITE.ip_addr_cap0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.ip_data_cap_i_1 
       (.I0(\GEN_ASYNC_WRITE.wvalid_to2 ),
        .I1(\GEN_ASYNC_WRITE.wvalid_to ),
        .I2(\GEN_ASYNC_WRITE.ip_data_cap ),
        .O(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.ip_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.ip_data_cap_i_1_n_0 ),
        .Q(\GEN_ASYNC_WRITE.ip_data_cap ),
        .R(\GEN_ASYNC_WRITE.ip_addr_cap0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_back_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_back_to ),
        .Q(\GEN_ASYNC_WRITE.rdy_back ),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_i_1 
       (.I0(rdy),
        .I1(\GEN_ASYNC_WRITE.rdy_cdc_from ),
        .O(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0 ),
        .Q(\GEN_ASYNC_WRITE.rdy_cdc_from ),
        .R(\GEN_ASYNC_WRITE.ip_addr_cap0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_ASYNC_WRITE.rdy_i_1 
       (.I0(\GEN_ASYNC_WRITE.ip_addr_cap ),
        .I1(\GEN_ASYNC_WRITE.ip_data_cap ),
        .I2(rdy),
        .O(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_i_1_n_0 ),
        .Q(rdy),
        .R(\GEN_ASYNC_WRITE.ip_addr_cap0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_to2 ),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_cdc_from ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.rdy_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.rdy_to2 ),
        .Q(\GEN_ASYNC_WRITE.rdy_to2_reg_n_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1 
       (.I0(wvalid_d1),
        .I1(wvalid),
        .I2(\GEN_ASYNC_WRITE.wvalid_cdc_from ),
        .O(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_cdc_from_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0 ),
        .Q(\GEN_ASYNC_WRITE.wvalid_cdc_from ),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(wvalid),
        .Q(wvalid_d1),
        .R(\GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_WRITE.wvalid_to2_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_WRITE.wvalid_to ),
        .Q(\GEN_ASYNC_WRITE.wvalid_to2 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re__0),
        .Q(s_axi_lite_arready),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hB)) 
    arvalid_d1_i_1
       (.I0(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .I1(out),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid),
        .Q(arvalid_d1),
        .R(arvalid_d1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0002)) 
    arvalid_re
       (.I0(arvalid),
        .I1(read_in_progress),
        .I2(arvalid_d1),
        .I3(\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 ),
        .O(arvalid_re__0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if
   (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ,
    sts_received_i_reg_0,
    m_axis_mm2s_sts_tready,
    D,
    mm2s_error_reg_0,
    write_cmnd_cmb,
    mm2s_stop_i,
    mm2s_interr_i_reg_0,
    mm2s_slverr_i_reg_0,
    mm2s_decerr_i_reg_0,
    halted1,
    mm2s_decerr_i,
    s_axi_lite_aclk,
    mm2s_interr_i,
    mm2s_slverr_i,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ,
    sts_received_i_reg_1,
    soft_reset,
    Q,
    out,
    mm2s_sts_wvalid,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg);
  output \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  output sts_received_i_reg_0;
  output m_axis_mm2s_sts_tready;
  output [0:0]D;
  output mm2s_error_reg_0;
  output write_cmnd_cmb;
  output mm2s_stop_i;
  output mm2s_interr_i_reg_0;
  output mm2s_slverr_i_reg_0;
  output mm2s_decerr_i_reg_0;
  input halted1;
  input mm2s_decerr_i;
  input s_axi_lite_aclk;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  input sts_received_i_reg_1;
  input soft_reset;
  input [1:0]Q;
  input out;
  input mm2s_sts_wvalid;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;

  wire [0:0]D;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ;
  wire [1:0]Q;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire halted1;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_decerr_i;
  wire mm2s_decerr_i_reg_0;
  wire mm2s_error_i_1_n_0;
  wire mm2s_error_reg_0;
  wire mm2s_interr_i;
  wire mm2s_interr_i_reg_0;
  wire mm2s_slverr_i;
  wire mm2s_slverr_i_reg_0;
  wire mm2s_smpl_decerr_set;
  wire mm2s_smpl_interr_set;
  wire mm2s_smpl_slverr_set;
  wire mm2s_stop_i;
  wire mm2s_sts_wvalid;
  wire out;
  wire s_axi_lite_aclk;
  wire soft_reset;
  wire sts_received_i_reg_0;
  wire sts_received_i_reg_1;
  wire sts_tready_i_1_n_0;
  wire write_cmnd_cmb;

  LUT6 #(
    .INIT(64'h0000010100030000)) 
    \FSM_sequential_smpl_cs[1]_i_2 
       (.I0(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .I1(soft_reset),
        .I2(mm2s_error_reg_0),
        .I3(sts_received_i_reg_0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1 
       (.I0(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .I1(mm2s_error_reg_0),
        .I2(soft_reset),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(write_cmnd_cmb));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_DMA_CONTROL.mm2s_stop_i_1 
       (.I0(mm2s_error_reg_0),
        .I1(soft_reset),
        .O(mm2s_stop_i));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_smpl_decerr_set),
        .I1(dma_decerr_reg),
        .O(mm2s_decerr_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_interr_i_1 
       (.I0(mm2s_smpl_interr_set),
        .I1(dma_interr_reg),
        .O(mm2s_interr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_smpl_slverr_set),
        .I1(dma_slverr_reg),
        .O(mm2s_slverr_i_reg_0));
  FDRE \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 ),
        .Q(\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 ),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_decerr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_decerr_i),
        .Q(mm2s_smpl_decerr_set),
        .R(halted1));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mm2s_error_i_1
       (.I0(mm2s_smpl_interr_set),
        .I1(mm2s_smpl_decerr_set),
        .I2(mm2s_smpl_slverr_set),
        .I3(mm2s_error_reg_0),
        .O(mm2s_error_i_1_n_0));
  FDRE mm2s_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_error_i_1_n_0),
        .Q(mm2s_error_reg_0),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_interr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_interr_i),
        .Q(mm2s_smpl_interr_set),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    mm2s_slverr_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_slverr_i),
        .Q(mm2s_smpl_slverr_set),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    sts_received_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_i_reg_1),
        .Q(sts_received_i_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0A22)) 
    sts_tready_i_1
       (.I0(out),
        .I1(sts_received_i_reg_0),
        .I2(mm2s_sts_wvalid),
        .I3(m_axis_mm2s_sts_tready),
        .O(sts_tready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_tready_i_1_n_0),
        .Q(m_axis_mm2s_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_mngr
   (mm2s_cmnd_wr_1,
    mm2s_all_idle,
    mm2s_stop,
    s_axis_mm2s_cmd_tvalid_split,
    mm2s_sts_received,
    m_axis_mm2s_sts_tready,
    mm2s_halted_set_reg,
    idle_reg,
    \FSM_sequential_smpl_cs_reg[0] ,
    axi_dma_tstvec,
    mm2s_interr_i_reg,
    mm2s_slverr_i_reg,
    mm2s_decerr_i_reg,
    mm2s_cmd_wdata,
    halted1,
    s_axi_lite_aclk,
    mm2s_decerr_i,
    mm2s_interr_i,
    mm2s_slverr_i,
    mm2s_dmacr,
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ,
    mm2s_dmasr,
    out,
    idle_reg_0,
    soft_reset,
    mm2s_length_wren,
    mm2s_sts_wvalid,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    prmry_in,
    Q,
    p_1_out__0,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] );
  output mm2s_cmnd_wr_1;
  output mm2s_all_idle;
  output mm2s_stop;
  output s_axis_mm2s_cmd_tvalid_split;
  output mm2s_sts_received;
  output m_axis_mm2s_sts_tready;
  output mm2s_halted_set_reg;
  output idle_reg;
  output \FSM_sequential_smpl_cs_reg[0] ;
  output [0:0]axi_dma_tstvec;
  output mm2s_interr_i_reg;
  output mm2s_slverr_i_reg;
  output mm2s_decerr_i_reg;
  output [59:0]mm2s_cmd_wdata;
  input halted1;
  input s_axi_lite_aclk;
  input mm2s_decerr_i;
  input mm2s_interr_i;
  input mm2s_slverr_i;
  input [0:0]mm2s_dmacr;
  input \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  input mm2s_dmasr;
  input out;
  input idle_reg_0;
  input soft_reset;
  input mm2s_length_wren;
  input mm2s_sts_wvalid;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input prmry_in;
  input [31:0]Q;
  input [0:0]p_1_out__0;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;

  wire \FSM_sequential_smpl_cs_reg[0] ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ;
  wire \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8 ;
  wire \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ;
  wire \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ;
  wire [31:0]Q;
  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire halted1;
  wire idle_reg;
  wire idle_reg_0;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_all_idle;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire mm2s_decerr_i;
  wire mm2s_decerr_i_reg;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halt_cmpt_cdc_d2;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg;
  wire mm2s_interr_i;
  wire mm2s_interr_i_reg;
  wire mm2s_length_wren;
  wire mm2s_slverr_i;
  wire mm2s_slverr_i_reg;
  wire mm2s_stop;
  wire mm2s_stop_i;
  wire mm2s_sts_received;
  wire mm2s_sts_received_clr;
  wire mm2s_sts_wvalid;
  wire out;
  wire [0:0]p_1_out__0;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axis_mm2s_cmd_tvalid_split;
  wire [1:0]smpl_cs;
  wire [1:1]smpl_ns;
  wire soft_reset;
  wire write_cmnd_cmb;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM 
       (.D(smpl_ns),
        .\FSM_sequential_smpl_cs_reg[0]_0 (\FSM_sequential_smpl_cs_reg[0] ),
        .\FSM_sequential_smpl_cs_reg[0]_1 (s_axis_mm2s_cmd_tvalid_split),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 (\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] ),
        .\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 (Q),
        .Q(smpl_cs),
        .all_is_idle_d1(all_is_idle_d1),
        .cmnds_queued_reg_0(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ),
        .halted1(halted1),
        .idle_reg(idle_reg),
        .idle_reg_0(idle_reg_0),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmd_wdata(mm2s_cmd_wdata),
        .mm2s_cmnd_wr_1(mm2s_cmnd_wr_1),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_received_clr(mm2s_sts_received_clr),
        .mm2s_sts_wvalid(mm2s_sts_wvalid),
        .out(out),
        .p_1_out__0(p_1_out__0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(mm2s_halt_cmpt_cdc_d2),
        .soft_reset(soft_reset),
        .sts_received_clr_reg_0(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8 ),
        .sts_received_i_reg(mm2s_sts_received),
        .write_cmnd_cmb(write_cmnd_cmb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_cmdsts_if \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS 
       (.D(smpl_ns),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0 (s_axis_mm2s_cmd_tvalid_split),
        .\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1 (\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg ),
        .Q(smpl_cs),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_interr_reg(dma_interr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .halted1(halted1),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_decerr_i(mm2s_decerr_i),
        .mm2s_decerr_i_reg_0(mm2s_decerr_i_reg),
        .mm2s_error_reg_0(\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ),
        .mm2s_interr_i(mm2s_interr_i),
        .mm2s_interr_i_reg_0(mm2s_interr_i_reg),
        .mm2s_slverr_i(mm2s_slverr_i),
        .mm2s_slverr_i_reg_0(mm2s_slverr_i_reg),
        .mm2s_stop_i(mm2s_stop_i),
        .mm2s_sts_wvalid(mm2s_sts_wvalid),
        .out(out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .soft_reset(soft_reset),
        .sts_received_i_reg_0(mm2s_sts_received),
        .sts_received_i_reg_1(\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_8 ),
        .write_cmnd_cmb(write_cmnd_cmb));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR 
       (.all_is_idle_d1(all_is_idle_d1),
        .axi_dma_tstvec(axi_dma_tstvec),
        .\axi_dma_tstvec[4] (\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS_n_4 ),
        .halted1(halted1),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_halted_set(mm2s_halted_set),
        .mm2s_halted_set0(mm2s_halted_set0),
        .mm2s_halted_set_reg_0(mm2s_halted_set_reg),
        .mm2s_sts_received_clr(mm2s_sts_received_clr),
        .out(out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(mm2s_halt_cmpt_cdc_d2),
        .soft_reset(soft_reset));
  FDRE \GEN_MM2S_DMA_CONTROL.mm2s_stop_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_stop_i),
        .Q(mm2s_stop),
        .R(halted1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_mm2s_sts_mngr
   (mm2s_halted_set,
    all_is_idle_d1,
    mm2s_halted_set_reg_0,
    axi_dma_tstvec,
    scndry_out,
    halted1,
    mm2s_dmacr,
    s_axi_lite_aclk,
    mm2s_halted_set0,
    mm2s_all_idle,
    mm2s_dmasr,
    out,
    \axi_dma_tstvec[4] ,
    soft_reset,
    mm2s_sts_received_clr,
    prmry_in);
  output mm2s_halted_set;
  output all_is_idle_d1;
  output mm2s_halted_set_reg_0;
  output [0:0]axi_dma_tstvec;
  output scndry_out;
  input halted1;
  input [0:0]mm2s_dmacr;
  input s_axi_lite_aclk;
  input mm2s_halted_set0;
  input mm2s_all_idle;
  input mm2s_dmasr;
  input out;
  input \axi_dma_tstvec[4] ;
  input soft_reset;
  input mm2s_sts_received_clr;
  input prmry_in;

  wire all_is_idle_d1;
  wire [0:0]axi_dma_tstvec;
  wire \axi_dma_tstvec[4] ;
  wire halted1;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_halted_set_reg_0;
  wire mm2s_sts_received_clr;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire soft_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_37 \GEN_FOR_ASYNC.AWVLD_CDC_TO 
       (.prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(scndry_out));
  FDRE #(
    .INIT(1'b0)) 
    all_is_idle_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(all_is_idle_d1),
        .R(halted1));
  LUT5 #(
    .INIT(32'h222F2220)) 
    \axi_dma_tstvec[4]_INST_0 
       (.I0(mm2s_halted_set),
        .I1(mm2s_dmasr),
        .I2(\axi_dma_tstvec[4] ),
        .I3(soft_reset),
        .I4(mm2s_sts_received_clr),
        .O(axi_dma_tstvec));
  LUT4 #(
    .INIT(16'hAEFF)) 
    halted_i_1
       (.I0(mm2s_halted_set),
        .I1(mm2s_dmasr),
        .I2(mm2s_halted_clr),
        .I3(out),
        .O(mm2s_halted_set_reg_0));
  FDRE mm2s_halted_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(halted1));
  FDRE mm2s_halted_set_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_halted_set0),
        .Q(mm2s_halted_set),
        .R(halted1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reg_module
   (s_axi_lite_arready,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    mm2s_length_wren,
    \dmacr_i_reg[0] ,
    s_axi_lite_bvalid,
    mm2s_dmasr,
    idle_reg,
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ,
    scndry_out,
    s_axi_lite_wready,
    soft_reset,
    Q,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ,
    p_1_out__0,
    soft_reset_re0,
    mm2s_introut,
    s_axi_lite_rdata,
    \GEN_ASYNC_WRITE.rdy_to2 ,
    s_axi_lite_aclk,
    p_0_in,
    s_axi_lite_arvalid,
    SR,
    \dmacr_i_reg[31] ,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    halted_reg,
    idle_reg_0,
    out,
    s_axi_lite_bready,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ,
    mm2s_stop,
    introut_reg,
    s_axi_lite_rready,
    soft_reset_d1,
    s_axi_lite_awaddr,
    s_axi_lite_wdata,
    s_axi_lite_araddr,
    soft_reset_clr,
    axi_dma_tstvec);
  output s_axi_lite_arready;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output mm2s_length_wren;
  output [0:0]\dmacr_i_reg[0] ;
  output s_axi_lite_bvalid;
  output mm2s_dmasr;
  output idle_reg;
  output \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  output scndry_out;
  output s_axi_lite_wready;
  output soft_reset;
  output [25:0]Q;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  output [0:0]p_1_out__0;
  output soft_reset_re0;
  output mm2s_introut;
  output [31:0]s_axi_lite_rdata;
  input \GEN_ASYNC_WRITE.rdy_to2 ;
  input s_axi_lite_aclk;
  input p_0_in;
  input s_axi_lite_arvalid;
  input [0:0]SR;
  input [0:0]\dmacr_i_reg[31] ;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input halted_reg;
  input idle_reg_0;
  input out;
  input s_axi_lite_bready;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  input mm2s_stop;
  input introut_reg;
  input s_axi_lite_rready;
  input soft_reset_d1;
  input [4:0]s_axi_lite_awaddr;
  input [31:0]s_axi_lite_wdata;
  input [9:0]s_axi_lite_araddr;
  input soft_reset_clr;
  input [0:0]axi_dma_tstvec;

  wire \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  wire \GEN_ASYNC_WRITE.rdy_to2 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_45 ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96 ;
  wire \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [10:0]axi2ip_wrce;
  wire [31:0]axi2ip_wrdata;
  wire [0:0]axi_dma_tstvec;
  wire buffer_length_wren0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire [23:23]dmacr_i;
  wire [0:0]\dmacr_i_reg[0] ;
  wire [0:0]\dmacr_i_reg[31] ;
  wire halted_reg;
  wire idle_reg;
  wire idle_reg_0;
  wire introut_reg;
  wire [31:7]ip2axi_rddata1_out;
  wire [3:3]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_introut;
  wire mm2s_introut_i_cdc_from;
  wire mm2s_length_wren;
  wire mm2s_stop;
  wire out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_1_in;
  wire [0:0]p_1_out__0;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [4:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire scndry_out;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;
  (* async_reg = "true" *) wire strm_valid_int2;
  (* async_reg = "true" *) wire strm_valid_int_cdc_to;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D({ip2axi_rddata1_out[31:26],ip2axi_rddata1_out[15],ip2axi_rddata1_out[11:7]}),
        .E(p_1_in),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_45 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0 (\dmacr_i_reg[0] ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1 (\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]_0 (idle_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_0 ({\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [25:16],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [14:12],\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] [6:0]}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]_1 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97 }),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0 (dma_interr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_1 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ,mm2s_dmacr}),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]_0 (dma_slverr_reg),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0 (dma_decerr_reg),
        .\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0 (\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg ),
        .\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10]_0 (\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ),
        .\GEN_ASYNC_WRITE.rdy_to2 (\GEN_ASYNC_WRITE.rdy_to2 ),
        .Q({Q[25:16],Q[14:12],Q[6:0]}),
        .SR(SR),
        .SS(dmacr_i),
        .axi2ip_wrce({axi2ip_wrce[10],axi2ip_wrce[0]}),
        .buffer_length_wren0(buffer_length_wren0),
        .\dmacr_i_reg[23] (introut_reg),
        .\dmacr_i_reg[2] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46 ),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .mm2s_dmasr(mm2s_dmasr),
        .out(out),
        .p_0_in(p_0_in),
        .p_0_in1_in(p_0_in1_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .scndry_out(scndry_out),
        .scndry_vect_out(axi2ip_wrdata),
        .soft_reset_clr(soft_reset_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29 \GEN_MM2S_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE 
       (.mm2s_introut(mm2s_introut),
        .prmry_in(mm2s_introut_i_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER 
       (.D(axi2ip_wrdata),
        .E(p_1_in),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_45 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43 ),
        .\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_44 ),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ({ip2axi_rddata1_out[31:26],ip2axi_rddata1_out[15],ip2axi_rddata1_out[11:7]}),
        .\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 (\GEN_REG_FOR_SMPL.buffer_address_i_reg[31] ),
        .\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 (Q),
        .Q({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_10 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_11 }),
        .SS(dmacr_i),
        .axi2ip_wrce({axi2ip_wrce[10],axi2ip_wrce[0]}),
        .axi_dma_tstvec(axi_dma_tstvec),
        .buffer_length_wren0(buffer_length_wren0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[23]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_88 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_89 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_90 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_91 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_92 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_93 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_94 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_95 }),
        .\dmacr_i_reg[25]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_96 ,\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_97 }),
        .\dmacr_i_reg[2]_0 (soft_reset),
        .\dmacr_i_reg[2]_1 (\GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_46 ),
        .\dmacr_i_reg[31]_0 (\dmacr_i_reg[31] ),
        .\dmacr_i_reg[4]_0 ({\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_85 ,mm2s_dmacr}),
        .err_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12 ),
        .halted_reg_0(halted_reg),
        .idle_reg_0(idle_reg),
        .idle_reg_1(idle_reg_0),
        .introut_reg_0(introut_reg),
        .ioc_irq_reg_0(\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13 ),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_length_wren(mm2s_length_wren),
        .mm2s_stop(mm2s_stop),
        .p_0_in1_in(p_0_in1_in),
        .p_1_out__0(p_1_out__0),
        .prmry_in(mm2s_introut_i_cdc_from),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(strm_valid_int2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(strm_valid_int_cdc_to));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_register
   (dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    mm2s_length_wren,
    \dmacr_i_reg[0]_0 ,
    mm2s_dmasr,
    idle_reg_0,
    prmry_in,
    \dmacr_i_reg[2]_0 ,
    Q,
    err_irq_reg_0,
    ioc_irq_reg_0,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ,
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ,
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ,
    p_1_out__0,
    \dmacr_i_reg[4]_0 ,
    soft_reset_re0,
    \dmacr_i_reg[23]_0 ,
    \dmacr_i_reg[25]_0 ,
    \dmacr_i_reg[31]_0 ,
    dma_interr_reg_1,
    s_axi_lite_aclk,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    buffer_length_wren0,
    halted_reg_0,
    idle_reg_1,
    \dmacr_i_reg[2]_1 ,
    mm2s_stop,
    introut_reg_0,
    D,
    axi2ip_wrce,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ,
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ,
    soft_reset_d1,
    SS,
    p_0_in1_in,
    axi_dma_tstvec,
    E);
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output mm2s_length_wren;
  output [0:0]\dmacr_i_reg[0]_0 ;
  output mm2s_dmasr;
  output idle_reg_0;
  output prmry_in;
  output \dmacr_i_reg[2]_0 ;
  output [2:0]Q;
  output err_irq_reg_0;
  output ioc_irq_reg_0;
  output [11:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  output [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  output [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  output [0:0]p_1_out__0;
  output [1:0]\dmacr_i_reg[4]_0 ;
  output soft_reset_re0;
  output [7:0]\dmacr_i_reg[23]_0 ;
  output [1:0]\dmacr_i_reg[25]_0 ;
  input [0:0]\dmacr_i_reg[31]_0 ;
  input dma_interr_reg_1;
  input s_axi_lite_aclk;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input buffer_length_wren0;
  input halted_reg_0;
  input idle_reg_1;
  input \dmacr_i_reg[2]_1 ;
  input mm2s_stop;
  input introut_reg_0;
  input [31:0]D;
  input [1:0]axi2ip_wrce;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ;
  input \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ;
  input soft_reset_d1;
  input [0:0]SS;
  input p_0_in1_in;
  input [0:0]axi_dma_tstvec;
  input [0:0]E;

  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ;
  wire \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ;
  wire [11:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 ;
  wire [31:0]\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 ;
  wire [25:0]\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [1:0]axi2ip_wrce;
  wire [0:0]axi_dma_tstvec;
  wire buffer_length_wren0;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i[0]_i_1_n_0 ;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire [0:0]\dmacr_i_reg[0]_0 ;
  wire [7:0]\dmacr_i_reg[23]_0 ;
  wire [1:0]\dmacr_i_reg[25]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire [0:0]\dmacr_i_reg[31]_0 ;
  wire [1:0]\dmacr_i_reg[4]_0 ;
  wire \dmacr_i_reg_n_0_[26] ;
  wire \dmacr_i_reg_n_0_[27] ;
  wire \dmacr_i_reg_n_0_[28] ;
  wire \dmacr_i_reg_n_0_[29] ;
  wire \dmacr_i_reg_n_0_[30] ;
  wire \dmacr_i_reg_n_0_[31] ;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire halted_reg_0;
  wire idle_reg_0;
  wire idle_reg_1;
  wire introut_i_1_n_0;
  wire introut_reg_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_0;
  wire mm2s_dmasr;
  wire mm2s_length_wren;
  wire mm2s_stop;
  wire p_0_in1_in;
  wire [0:0]p_1_out__0;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [10]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [11]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [15]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [26]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[26] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [27]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[27] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [28]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[28] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [29]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[29] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [30]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[30] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [31]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .I2(\dmacr_i_reg_n_0_[31] ),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26] ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [7]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [8]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .I1(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7] ),
        .I2(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [9]),
        .I3(\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]_0 ),
        .O(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1 
       (.I0(\dmacr_i_reg[4]_0 [0]),
        .O(p_1_out__0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [26]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [27]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [28]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [29]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [30]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [31]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [3]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1 [9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [10]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [11]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [12]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [13]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [14]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [15]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[16]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [16]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[17]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [17]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[18]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [18]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[19]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [19]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[20]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [20]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[21]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [21]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[22]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [22]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[23]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [23]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[24]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [24]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[25]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [25]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [3]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [4]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [5]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [6]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [7]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [8]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0 [9]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE \GEN_REG_FOR_SMPL.buffer_length_wren_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(buffer_length_wren0),
        .Q(mm2s_length_wren),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(dma_interr_reg_0),
        .I2(dma_slverr_reg_0),
        .I3(dma_decerr_reg_0),
        .O(\dmacr_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404000000)) 
    \dmacr_i[0]_i_2 
       (.I0(mm2s_stop),
        .I1(introut_reg_0),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(D[0]),
        .I4(axi2ip_wrce[0]),
        .I5(\dmacr_i_reg[0]_0 ),
        .O(\dmacr_i[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i[0]_i_1_n_0 ),
        .Q(\dmacr_i_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[12]),
        .Q(Q[0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[13]),
        .Q(Q[1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[14]),
        .Q(Q[2]),
        .R(\dmacr_i_reg[31]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\dmacr_i_reg[23]_0 [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\dmacr_i_reg[23]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\dmacr_i_reg[23]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\dmacr_i_reg[23]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[20]),
        .Q(\dmacr_i_reg[23]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[21]),
        .Q(\dmacr_i_reg[23]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[22]),
        .Q(\dmacr_i_reg[23]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[23]),
        .Q(\dmacr_i_reg[23]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[24]),
        .Q(\dmacr_i_reg[25]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[25]),
        .Q(\dmacr_i_reg[25]_0 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[26]),
        .Q(\dmacr_i_reg_n_0_[26] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[27]),
        .Q(\dmacr_i_reg_n_0_[27] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[28]),
        .Q(\dmacr_i_reg_n_0_[28] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[29]),
        .Q(\dmacr_i_reg_n_0_[29] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[30]),
        .Q(\dmacr_i_reg_n_0_[30] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[31]),
        .Q(\dmacr_i_reg_n_0_[31] ),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\dmacr_i_reg[4]_0 [0]),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\dmacr_i_reg[4]_0 [1]),
        .R(\dmacr_i_reg[31]_0 ));
  LUT5 #(
    .INIT(32'h5FDF00CC)) 
    err_irq_i_1
       (.I0(D[14]),
        .I1(error_d1_i_1_n_0),
        .I2(p_0_in1_in),
        .I3(error_d1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    error_d1_i_1
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(\dmacr_i_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_reg_0),
        .Q(mm2s_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(idle_reg_1),
        .Q(idle_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444400040004000)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(Q[2]),
        .I3(err_irq_reg_0),
        .I4(Q[0]),
        .I5(ioc_irq_reg_0),
        .O(introut_i_1_n_0));
  FDRE introut_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(prmry_in),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    ioc_irq_i_1
       (.I0(D[12]),
        .I1(p_0_in1_in),
        .I2(axi_dma_tstvec),
        .I3(ioc_irq_reg_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_0),
        .R(\dmacr_i_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    soft_reset_re_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(soft_reset_d1),
        .O(soft_reset_re0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    soft_reset_d1,
    \GEN_ASYNC_RESET.scndry_resetn_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GEN_ASYNC_RESET.halt_i_reg_0 ,
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ,
    s_axi_lite_aclk,
    mm2s_all_idle,
    prmry_in,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    soft_reset_clr,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ,
    mm2s_stop,
    sig_rst2all_stop_request,
    scndry_out);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output soft_reset_d1;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \GEN_ASYNC_RESET.halt_i_reg_0 ;
  output \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input soft_reset_clr;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  input mm2s_stop;
  input sig_rst2all_stop_request;
  input scndry_out;

  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ;
  wire \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ;
  wire \GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ;
  wire \GEN_ASYNC_RESET.halt_i_reg_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg_0 ;
  wire assert_sftrst_d1;
  wire halt_cmplt_reg;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire mm2s_all_idle;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_cntrl_reset_out_n;
  wire mm2s_halt;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire n_0_1826;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire out;
  wire p_halt;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_halt;
  wire s_halt0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire scndry_out;
  wire scndry_resetn_i;
  wire sft_rst_dly1;
  wire sft_rst_dly10;
  wire sft_rst_dly11;
  wire sft_rst_dly12;
  wire sft_rst_dly13;
  wire sft_rst_dly14;
  wire sft_rst_dly15;
  wire sft_rst_dly16;
  wire sft_rst_dly2;
  wire sft_rst_dly3;
  wire sft_rst_dly4;
  wire sft_rst_dly5;
  wire sft_rst_dly6;
  wire sft_rst_dly7;
  wire sft_rst_dly8;
  wire sft_rst_dly9;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re;
  wire soft_reset_re0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1 \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_in(s_halt),
        .scndry_out(p_halt));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1 
       (.I0(sft_rst_dly16),
        .I1(min_assert_sftrst),
        .I2(s_soft_reset_i_d1),
        .I3(s_soft_reset_i),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1 
       (.I0(soft_reset_re),
        .I1(mm2s_stop),
        .O(s_halt0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_halt0),
        .Q(s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly9),
        .Q(sft_rst_dly10),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly10),
        .Q(sft_rst_dly11),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly11),
        .Q(sft_rst_dly12),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly12),
        .Q(sft_rst_dly13),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly13),
        .Q(sft_rst_dly14),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly14),
        .Q(sft_rst_dly15),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly15),
        .Q(sft_rst_dly16),
        .R(s_soft_reset_i_re));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(1'b0),
        .Q(sft_rst_dly1),
        .S(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly1),
        .Q(sft_rst_dly2),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly2),
        .Q(sft_rst_dly3),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly3),
        .Q(sft_rst_dly4),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly4),
        .Q(sft_rst_dly5),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly5),
        .Q(sft_rst_dly6),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly6),
        .Q(sft_rst_dly7),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly7),
        .Q(sft_rst_dly8),
        .R(s_soft_reset_i_re));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg 
       (.C(s_axi_lite_aclk),
        .CE(mm2s_all_idle),
        .D(sft_rst_dly8),
        .Q(sft_rst_dly9),
        .R(s_soft_reset_i_re));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2 \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN 
       (.\GEN_ASYNC_RESET.s_soft_reset_i_reg (\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 ),
        .\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg (\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .prmry_in(halt_cmplt_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3 \GEN_ASYNC_RESET.REG_RESET_OUT 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .\GEN_ASYNC_RESET.halt_i_reg (p_halt),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .prmry_in(scndry_resetn_i),
        .scndry_out(mm2s_prmry_reset_out_n));
  FDRE \GEN_ASYNC_RESET.halt_cmplt_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(halt_cmplt_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.halt_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_RESET_OUT_n_0 ),
        .Q(mm2s_halt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0 ),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(scndry_resetn_i),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    \GEN_ASYNC_RESET.scndry_resetn_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .Q(out),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_FOR_ASYNC.p_ready_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(mm2s_halt),
        .I1(sig_rst2all_stop_request),
        .O(\GEN_ASYNC_RESET.halt_i_reg_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1 
       (.I0(min_assert_sftrst),
        .I1(assert_sftrst_d1),
        .I2(scndry_out),
        .I3(soft_reset_clr),
        .O(\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    dm_prmry_resetn_inst
       (.I0(mm2s_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dmacr_i[4]_i_1 
       (.I0(out),
        .O(\GEN_ASYNC_RESET.scndry_resetn_reg_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(mm2s_cntrl_reset_out_n));
  LUT1 #(
    .INIT(2'h1)) 
    i_1826
       (.I0(out),
        .O(n_0_1826));
  LUT1 #(
    .INIT(2'h2)) 
    prmry_resetn_inst
       (.I0(mm2s_prmry_reset_out_n),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h04)) 
    resetn_i
       (.I0(s_soft_reset_i),
        .I1(scndry_out),
        .I2(min_assert_sftrst),
        .O(\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_re_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_re0),
        .Q(soft_reset_re),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_rst_module
   (out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    mm2s_prmry_reset_out_n,
    mm2s_cntrl_reset_out_n,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    soft_reset_d1,
    soft_reset_clr,
    \GEN_ASYNC_WRITE.rdy_to2 ,
    p_0_in,
    SR,
    \GEN_ASYNC_RESET.scndry_resetn_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GEN_ASYNC_RESET.halt_i_reg ,
    s_axi_lite_aclk,
    mm2s_all_idle,
    prmry_in,
    m_axi_mm2s_aclk,
    soft_reset,
    soft_reset_re0,
    scndry_out,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ,
    mm2s_stop,
    sig_rst2all_stop_request,
    axi_resetn);
  output out;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  output mm2s_prmry_reset_out_n;
  output mm2s_cntrl_reset_out_n;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output soft_reset_d1;
  output soft_reset_clr;
  output \GEN_ASYNC_WRITE.rdy_to2 ;
  output p_0_in;
  output [0:0]SR;
  output [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output \GEN_ASYNC_RESET.halt_i_reg ;
  input s_axi_lite_aclk;
  input mm2s_all_idle;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input soft_reset;
  input soft_reset_re0;
  input scndry_out;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  input mm2s_stop;
  input sig_rst2all_stop_request;
  input axi_resetn;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ;
  wire [0:0]\GEN_ASYNC_RESET.scndry_resetn_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I_n_10 ;
  wire [0:0]SR;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire mm2s_cntrl_reset_out_n;
  wire mm2s_prmry_reset_out_n;
  wire mm2s_stop;
  wire out;
  wire p_0_in;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire sig_rst2all_stop_request;
  wire soft_reset;
  wire soft_reset_clr;
  wire soft_reset_d1;
  wire soft_reset_re0;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ASYNC_WRITE.awvalid_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .O(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ASYNC_WRITE.rdy_to2_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .I1(scndry_out),
        .O(\GEN_ASYNC_WRITE.rdy_to2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ),
        .\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0 (\GEN_RESET_FOR_MM2S.RESET_I_n_10 ),
        .\GEN_ASYNC_RESET.halt_i_reg_0 (\GEN_ASYNC_RESET.halt_i_reg ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 (\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .\GEN_ASYNC_RESET.s_soft_reset_i_reg_1 (\GEN_ASYNC_RESET.s_soft_reset_i_reg_0 ),
        .\GEN_ASYNC_RESET.scndry_resetn_reg_0 (\GEN_ASYNC_RESET.scndry_resetn_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cntrl_reset_out_n(mm2s_cntrl_reset_out_n),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .mm2s_stop(mm2s_stop),
        .out(out),
        .prmry_in(prmry_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .soft_reset(soft_reset),
        .soft_reset_clr(soft_reset_clr),
        .soft_reset_d1(soft_reset_d1),
        .soft_reset_re0(soft_reset_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_MM2S.RESET_I_n_10 ),
        .Q(soft_reset_clr),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync REG_HRD_RST
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0 REG_HRD_RST_OUT
       (.axi_resetn(axi_resetn),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    arready_i_i_1
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .O(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_smple_sm
   (mm2s_cmnd_wr_1,
    mm2s_sts_received_clr,
    idle_reg,
    \FSM_sequential_smpl_cs_reg[0]_0 ,
    Q,
    mm2s_all_idle,
    mm2s_halted_set0,
    sts_received_clr_reg_0,
    mm2s_cmd_wdata,
    halted1,
    write_cmnd_cmb,
    s_axi_lite_aclk,
    idle_reg_0,
    out,
    mm2s_halted_set,
    all_is_idle_d1,
    sts_received_i_reg,
    soft_reset,
    cmnds_queued_reg_0,
    mm2s_dmacr,
    mm2s_length_wren,
    mm2s_stop_i,
    \FSM_sequential_smpl_cs_reg[0]_1 ,
    D,
    scndry_out,
    mm2s_sts_wvalid,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ,
    p_1_out__0,
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 );
  output mm2s_cmnd_wr_1;
  output mm2s_sts_received_clr;
  output idle_reg;
  output \FSM_sequential_smpl_cs_reg[0]_0 ;
  output [1:0]Q;
  output mm2s_all_idle;
  output mm2s_halted_set0;
  output sts_received_clr_reg_0;
  output [59:0]mm2s_cmd_wdata;
  input halted1;
  input write_cmnd_cmb;
  input s_axi_lite_aclk;
  input idle_reg_0;
  input out;
  input mm2s_halted_set;
  input all_is_idle_d1;
  input sts_received_i_reg;
  input soft_reset;
  input cmnds_queued_reg_0;
  input [0:0]mm2s_dmacr;
  input mm2s_length_wren;
  input mm2s_stop_i;
  input \FSM_sequential_smpl_cs_reg[0]_1 ;
  input [0:0]D;
  input scndry_out;
  input mm2s_sts_wvalid;
  input [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  input [0:0]p_1_out__0;
  input [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;

  wire [0:0]D;
  wire \FSM_sequential_smpl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_smpl_cs_reg[0]_0 ;
  wire \FSM_sequential_smpl_cs_reg[0]_1 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ;
  wire \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ;
  wire [25:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 ;
  wire [31:0]\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 ;
  wire [1:0]Q;
  wire all_is_idle_d1;
  wire cmnds_queued;
  wire cmnds_queued_i_1_n_0;
  wire cmnds_queued_reg_0;
  wire halted1;
  wire idle_i_4_n_0;
  wire idle_reg;
  wire idle_reg_0;
  wire mm2s_all_idle;
  wire [59:0]mm2s_cmd_wdata;
  wire mm2s_cmnd_wr_1;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halted_set;
  wire mm2s_halted_set0;
  wire mm2s_idle_set;
  wire mm2s_length_wren;
  wire mm2s_stop_i;
  wire mm2s_sts_received_clr;
  wire mm2s_sts_wvalid;
  wire out;
  wire [0:0]p_1_out__0;
  wire s_axi_lite_aclk;
  wire scndry_out;
  wire [0:0]smpl_ns;
  wire soft_reset;
  wire sts_received_clr_cmb;
  wire sts_received_clr_reg_0;
  wire sts_received_i_reg;
  wire write_cmnd_cmb;

  LUT5 #(
    .INIT(32'h00005755)) 
    \FSM_sequential_smpl_cs[0]_i_1 
       (.I0(Q[0]),
        .I1(cmnds_queued_reg_0),
        .I2(soft_reset),
        .I3(\FSM_sequential_smpl_cs_reg[0]_1 ),
        .I4(Q[1]),
        .O(smpl_ns));
  LUT6 #(
    .INIT(64'h6666676666666666)) 
    \FSM_sequential_smpl_cs[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cmnds_queued),
        .I3(mm2s_length_wren),
        .I4(mm2s_stop_i),
        .I5(mm2s_dmacr),
        .O(\FSM_sequential_smpl_cs[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_1_n_0 ),
        .D(smpl_ns),
        .Q(Q[0]),
        .R(halted1));
  (* FSM_ENCODED_STATES = "execute_xfer:01,wait_status:10,idle:00" *) 
  FDRE \FSM_sequential_smpl_cs_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\FSM_sequential_smpl_cs[1]_i_1_n_0 ),
        .D(D),
        .Q(Q[1]),
        .R(halted1));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1 
       (.I0(out),
        .I1(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .I2(mm2s_cmd_wdata[27]),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002FFFFFFFF)) 
    \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(soft_reset),
        .I3(cmnds_queued_reg_0),
        .I4(\FSM_sequential_smpl_cs_reg[0]_1 ),
        .I5(out),
        .O(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [0]),
        .Q(mm2s_cmd_wdata[0]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [10]),
        .Q(mm2s_cmd_wdata[10]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [11]),
        .Q(mm2s_cmd_wdata[11]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [12]),
        .Q(mm2s_cmd_wdata[12]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [13]),
        .Q(mm2s_cmd_wdata[13]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [14]),
        .Q(mm2s_cmd_wdata[14]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [15]),
        .Q(mm2s_cmd_wdata[15]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [16]),
        .Q(mm2s_cmd_wdata[16]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [17]),
        .Q(mm2s_cmd_wdata[17]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [18]),
        .Q(mm2s_cmd_wdata[18]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [19]),
        .Q(mm2s_cmd_wdata[19]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [1]),
        .Q(mm2s_cmd_wdata[1]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [20]),
        .Q(mm2s_cmd_wdata[20]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [21]),
        .Q(mm2s_cmd_wdata[21]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [22]),
        .Q(mm2s_cmd_wdata[22]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [23]),
        .Q(mm2s_cmd_wdata[23]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [24]),
        .Q(mm2s_cmd_wdata[24]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [25]),
        .Q(mm2s_cmd_wdata[25]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(p_1_out__0),
        .Q(mm2s_cmd_wdata[26]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [2]),
        .Q(mm2s_cmd_wdata[2]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0 ),
        .Q(mm2s_cmd_wdata[27]),
        .R(1'b0));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [0]),
        .Q(mm2s_cmd_wdata[28]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [1]),
        .Q(mm2s_cmd_wdata[29]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [2]),
        .Q(mm2s_cmd_wdata[30]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [3]),
        .Q(mm2s_cmd_wdata[31]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [4]),
        .Q(mm2s_cmd_wdata[32]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [3]),
        .Q(mm2s_cmd_wdata[3]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [5]),
        .Q(mm2s_cmd_wdata[33]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [6]),
        .Q(mm2s_cmd_wdata[34]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [7]),
        .Q(mm2s_cmd_wdata[35]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [8]),
        .Q(mm2s_cmd_wdata[36]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [9]),
        .Q(mm2s_cmd_wdata[37]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [10]),
        .Q(mm2s_cmd_wdata[38]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [11]),
        .Q(mm2s_cmd_wdata[39]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [12]),
        .Q(mm2s_cmd_wdata[40]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [13]),
        .Q(mm2s_cmd_wdata[41]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [14]),
        .Q(mm2s_cmd_wdata[42]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [4]),
        .Q(mm2s_cmd_wdata[4]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [15]),
        .Q(mm2s_cmd_wdata[43]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [16]),
        .Q(mm2s_cmd_wdata[44]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [17]),
        .Q(mm2s_cmd_wdata[45]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [18]),
        .Q(mm2s_cmd_wdata[46]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [19]),
        .Q(mm2s_cmd_wdata[47]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [20]),
        .Q(mm2s_cmd_wdata[48]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [21]),
        .Q(mm2s_cmd_wdata[49]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [22]),
        .Q(mm2s_cmd_wdata[50]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [23]),
        .Q(mm2s_cmd_wdata[51]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [24]),
        .Q(mm2s_cmd_wdata[52]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [5]),
        .Q(mm2s_cmd_wdata[5]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [25]),
        .Q(mm2s_cmd_wdata[53]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [26]),
        .Q(mm2s_cmd_wdata[54]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [27]),
        .Q(mm2s_cmd_wdata[55]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [28]),
        .Q(mm2s_cmd_wdata[56]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [29]),
        .Q(mm2s_cmd_wdata[57]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [30]),
        .Q(mm2s_cmd_wdata[58]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0 [31]),
        .Q(mm2s_cmd_wdata[59]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [6]),
        .Q(mm2s_cmd_wdata[6]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [7]),
        .Q(mm2s_cmd_wdata[7]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [8]),
        .Q(mm2s_cmd_wdata[8]),
        .R(halted1));
  FDRE \GEN_CMD_BTT_EQL_23.cmnd_data_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0 ),
        .D(\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0 [9]),
        .Q(mm2s_cmd_wdata[9]),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(mm2s_cmnd_wr_1),
        .R(halted1));
  LUT6 #(
    .INIT(64'h00000000000000DF)) 
    all_is_idle_d1_i_1
       (.I0(mm2s_length_wren),
        .I1(mm2s_stop_i),
        .I2(mm2s_dmacr),
        .I3(cmnds_queued),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mm2s_all_idle));
  LUT6 #(
    .INIT(64'h0000000000008A88)) 
    cmnds_queued_i_1
       (.I0(out),
        .I1(mm2s_cmnd_wr_1),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued),
        .I4(soft_reset),
        .I5(cmnds_queued_reg_0),
        .O(cmnds_queued_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cmnds_queued_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(cmnds_queued_i_1_n_0),
        .Q(cmnds_queued),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000E000E000E0)) 
    idle_i_1
       (.I0(mm2s_idle_set),
        .I1(idle_reg_0),
        .I2(out),
        .I3(mm2s_halted_set),
        .I4(\FSM_sequential_smpl_cs_reg[0]_0 ),
        .I5(all_is_idle_d1),
        .O(idle_reg));
  LUT6 #(
    .INIT(64'h0404040404040004)) 
    idle_i_2
       (.I0(idle_i_4_n_0),
        .I1(mm2s_dmacr),
        .I2(all_is_idle_d1),
        .I3(mm2s_length_wren),
        .I4(cmnds_queued_reg_0),
        .I5(soft_reset),
        .O(mm2s_idle_set));
  LUT6 #(
    .INIT(64'hFEFEFFFEFEFEFEFE)) 
    idle_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cmnds_queued),
        .I3(mm2s_dmacr),
        .I4(mm2s_stop_i),
        .I5(mm2s_length_wren),
        .O(\FSM_sequential_smpl_cs_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    idle_i_4
       (.I0(cmnds_queued),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(idle_i_4_n_0));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    mm2s_halted_set_i_1
       (.I0(mm2s_dmacr),
        .I1(cmnds_queued),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mm2s_stop_i),
        .I5(scndry_out),
        .O(mm2s_halted_set0));
  LUT5 #(
    .INIT(32'h44444440)) 
    sts_received_clr_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sts_received_i_reg),
        .I3(cmnds_queued_reg_0),
        .I4(soft_reset),
        .O(sts_received_clr_cmb));
  FDRE sts_received_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sts_received_clr_cmb),
        .Q(mm2s_sts_received_clr),
        .R(halted1));
  LUT4 #(
    .INIT(16'h4440)) 
    sts_received_i_i_1
       (.I0(mm2s_sts_received_clr),
        .I1(out),
        .I2(sts_received_i_reg),
        .I3(mm2s_sts_wvalid),
        .O(sts_received_clr_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma_sofeof_gen
   (axi_dma_tstvec,
    halted1,
    s_axi_lite_aclk,
    \GEN_FOR_ASYNC.p_last_d1_reg_0 ,
    m_axis_mm2s_tready,
    m_axi_mm2s_aclk,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tlast,
    out);
  output [1:0]axi_dma_tstvec;
  input halted1;
  input s_axi_lite_aclk;
  input \GEN_FOR_ASYNC.p_last_d1_reg_0 ;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tlast;
  input out;

  wire \GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ;
  wire \GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ;
  wire \GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ;
  wire \GEN_FOR_ASYNC.p_last_d1_reg_0 ;
  wire [1:0]axi_dma_tstvec;
  wire halted1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire out;
  wire p_eof;
  wire p_eof_d2;
  wire p_eof_d3;
  wire p_last;
  wire p_last_d1;
  wire p_last_d10;
  wire p_last_re;
  wire p_last_re0;
  wire p_ready;
  wire p_sof;
  wire p_valid;
  wire p_valid_d1;
  wire p_valid_d10;
  wire s_axi_lite_aclk;
  wire s_eof_d2;
  wire s_eof_d3;
  wire s_eof_re_latch;
  wire s_sof_d2;
  wire s_sof_d3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_34 \GEN_FOR_ASYNC.EOF_REG2PRMRY 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 (s_eof_re_latch),
        .\GEN_FOR_ASYNC.p_eof_reg (\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ),
        .\GEN_FOR_ASYNC.p_eof_reg_0 (p_eof),
        .\GEN_FOR_ASYNC.p_sof_reg (\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .p_eof_d3(p_eof_d3),
        .p_last_re(p_last_re),
        .p_valid_d1(p_valid_d1),
        .p_valid_d10(p_valid_d10),
        .prmry_in(p_sof),
        .scndry_out(p_eof_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_35 \GEN_FOR_ASYNC.EOF_REG2SCNDRY 
       (.\GEN_FOR_ASYNC.s_eof_d3_reg (\GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ),
        .\GEN_FOR_ASYNC.s_eof_re_latch_reg (s_eof_re_latch),
        .axi_dma_tstvec(axi_dma_tstvec[1]),
        .prmry_in(p_eof),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_eof_d3(s_eof_d3),
        .scndry_out(s_eof_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_36 \GEN_FOR_ASYNC.SOF_REG2SCNDRY 
       (.axi_dma_tstvec(axi_dma_tstvec[0]),
        .prmry_in(p_sof),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_sof_d3(s_sof_d3),
        .scndry_out(s_sof_d2));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_eof_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_eof_d2),
        .Q(p_eof_d3),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_eof_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_2 ),
        .Q(p_eof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FOR_ASYNC.p_last_d1_i_1 
       (.I0(p_ready),
        .I1(p_valid),
        .I2(p_last),
        .O(p_last_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_last_d10),
        .Q(p_last_d1),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_FOR_ASYNC.p_last_re_i_1 
       (.I0(p_last),
        .I1(p_valid),
        .I2(p_ready),
        .I3(p_last_d1),
        .O(p_last_re0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_re_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_last_re0),
        .Q(p_last_re),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_last_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tlast),
        .Q(p_last),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_ready_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tready),
        .Q(p_ready),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_sof_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2PRMRY_n_0 ),
        .Q(p_sof),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_FOR_ASYNC.p_valid_d1_i_1 
       (.I0(p_valid),
        .I1(p_ready),
        .O(p_valid_d10));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_valid_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_valid_d10),
        .Q(p_valid_d1),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.p_valid_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_mm2s_tvalid),
        .Q(p_valid),
        .R(\GEN_FOR_ASYNC.p_last_d1_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_eof_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_eof_d2),
        .Q(s_eof_d3),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_eof_re_latch_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_ASYNC.EOF_REG2SCNDRY_n_0 ),
        .Q(s_eof_re_latch),
        .R(halted1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_ASYNC.s_sof_d3_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_sof_d2),
        .Q(s_sof_d3),
        .R(halted1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_0
   (scndry_out,
    axi_resetn,
    s_axi_lite_aclk);
  output scndry_out;
  input axi_resetn;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire axi_resetn;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_1
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_2
   (\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ,
    soft_reset_clr,
    s_soft_reset_i,
    \GEN_ASYNC_RESET.s_soft_reset_i_reg ,
    soft_reset,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  input soft_reset_clr;
  input s_soft_reset_i;
  input \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  input soft_reset;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_RESET.s_soft_reset_i_reg ;
  wire \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ;
  wire Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_halt_cmplt;
  wire s_soft_reset_i;
  wire soft_reset;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(s_halt_cmplt),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \GEN_ASYNC_RESET.s_soft_reset_i_i_1 
       (.I0(soft_reset_clr),
        .I1(s_soft_reset_i),
        .I2(s_halt_cmplt),
        .I3(\GEN_ASYNC_RESET.s_soft_reset_i_reg ),
        .I4(soft_reset),
        .O(\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_29
   (mm2s_introut,
    prmry_in,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire mm2s_introut;
  wire prmry_in;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(mm2s_introut),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_3
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    mm2s_halt,
    \GEN_ASYNC_RESET.halt_i_reg ,
    prmry_in,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  input mm2s_halt;
  input \GEN_ASYNC_RESET.halt_i_reg ;
  input prmry_in;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_RESET.halt_i_reg ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire prmry_in;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA8)) 
    \GEN_ASYNC_RESET.halt_i_i_1 
       (.I0(scndry_out),
        .I1(mm2s_halt),
        .I2(\GEN_ASYNC_RESET.halt_i_reg ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_30
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_31
   (\GEN_ASYNC_WRITE.rdy_to2_reg ,
    scndry_out,
    s_axi_lite_wready,
    \GEN_ASYNC_WRITE.bvalid_i_reg ,
    out,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.rdy_to2_reg ;
  output scndry_out;
  output s_axi_lite_wready;
  input \GEN_ASYNC_WRITE.bvalid_i_reg ;
  input out;
  input s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_WRITE.bvalid_i_reg ;
  wire \GEN_ASYNC_WRITE.rdy_to2_reg ;
  wire Q;
  wire out;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_wready;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0020F020)) 
    \GEN_ASYNC_WRITE.bvalid_i_i_1 
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .I2(out),
        .I3(s_axi_lite_bvalid),
        .I4(s_axi_lite_bready),
        .O(\GEN_ASYNC_WRITE.rdy_to2_reg ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_lite_wready_INST_0
       (.I0(\GEN_ASYNC_WRITE.bvalid_i_reg ),
        .I1(scndry_out),
        .O(s_axi_lite_wready));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_32
   (\GEN_ASYNC_WRITE.ip_addr_cap0 ,
    scndry_out,
    \GEN_ASYNC_WRITE.rdy_back ,
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg ,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_ASYNC_WRITE.ip_addr_cap0 ;
  output scndry_out;
  input \GEN_ASYNC_WRITE.rdy_back ;
  input \GEN_ASYNC_WRITE.rdy_cdc_from_reg ;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_WRITE.ip_addr_cap0 ;
  wire \GEN_ASYNC_WRITE.rdy_back ;
  wire \GEN_ASYNC_WRITE.rdy_cdc_from_reg ;
  wire Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_ASYNC_WRITE.ip_addr_cap_i_1 
       (.I0(\GEN_ASYNC_WRITE.rdy_back ),
        .I1(scndry_out),
        .I2(\GEN_ASYNC_WRITE.rdy_cdc_from_reg ),
        .O(\GEN_ASYNC_WRITE.ip_addr_cap0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_33
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_34
   (\GEN_FOR_ASYNC.p_sof_reg ,
    scndry_out,
    \GEN_FOR_ASYNC.p_eof_reg ,
    prmry_in,
    p_valid_d10,
    p_valid_d1,
    out,
    p_eof_d3,
    \GEN_FOR_ASYNC.p_eof_reg_0 ,
    p_last_re,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    m_axi_mm2s_aclk);
  output \GEN_FOR_ASYNC.p_sof_reg ;
  output scndry_out;
  output \GEN_FOR_ASYNC.p_eof_reg ;
  input prmry_in;
  input p_valid_d10;
  input p_valid_d1;
  input out;
  input p_eof_d3;
  input \GEN_FOR_ASYNC.p_eof_reg_0 ;
  input p_last_re;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_FOR_ASYNC.p_eof_reg ;
  wire \GEN_FOR_ASYNC.p_eof_reg_0 ;
  wire \GEN_FOR_ASYNC.p_sof_reg ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire out;
  wire p_eof_d3;
  wire p_last_re;
  wire p_valid_d1;
  wire p_valid_d10;
  wire prmry_in;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE20000E200000000)) 
    \GEN_FOR_ASYNC.p_eof_i_1 
       (.I0(\GEN_FOR_ASYNC.p_eof_reg_0 ),
        .I1(p_last_re),
        .I2(prmry_in),
        .I3(scndry_out),
        .I4(p_eof_d3),
        .I5(out),
        .O(\GEN_FOR_ASYNC.p_eof_reg ));
  LUT6 #(
    .INIT(64'hAE0000000000AE00)) 
    \GEN_FOR_ASYNC.p_sof_i_1 
       (.I0(prmry_in),
        .I1(p_valid_d10),
        .I2(p_valid_d1),
        .I3(out),
        .I4(p_eof_d3),
        .I5(scndry_out),
        .O(\GEN_FOR_ASYNC.p_sof_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_35
   (\GEN_FOR_ASYNC.s_eof_d3_reg ,
    scndry_out,
    axi_dma_tstvec,
    s_eof_d3,
    \GEN_FOR_ASYNC.s_eof_re_latch_reg ,
    prmry_in,
    s_axi_lite_aclk);
  output \GEN_FOR_ASYNC.s_eof_d3_reg ;
  output scndry_out;
  output [0:0]axi_dma_tstvec;
  input s_eof_d3;
  input \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_FOR_ASYNC.s_eof_d3_reg ;
  wire \GEN_FOR_ASYNC.s_eof_re_latch_reg ;
  wire Q;
  wire [0:0]axi_dma_tstvec;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_eof_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \GEN_FOR_ASYNC.s_eof_re_latch_i_1 
       (.I0(s_eof_d3),
        .I1(scndry_out),
        .I2(\GEN_FOR_ASYNC.s_eof_re_latch_reg ),
        .O(\GEN_FOR_ASYNC.s_eof_d3_reg ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \axi_dma_tstvec[1]_INST_0 
       (.I0(scndry_out),
        .I1(s_eof_d3),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_36
   (axi_dma_tstvec,
    scndry_out,
    s_sof_d3,
    prmry_in,
    s_axi_lite_aclk);
  output [0:0]axi_dma_tstvec;
  output scndry_out;
  input s_sof_d3;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire [0:0]axi_dma_tstvec;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire s_sof_d3;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_dma_tstvec[0]_INST_0 
       (.I0(scndry_out),
        .I1(s_sof_d3),
        .O(axi_dma_tstvec));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_37
   (scndry_out,
    prmry_in,
    s_axi_lite_aclk);
  output scndry_out;
  input prmry_in;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire prmry_in;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    sig_s_ready_out_reg_4,
    sig_s_ready_out_reg_5,
    sig_s_ready_out_reg_6,
    sig_s_ready_out_reg_7,
    sig_s_ready_out_reg_8,
    sig_s_ready_out_reg_9,
    sig_s_ready_out_reg_10,
    sig_s_ready_out_reg_11,
    sig_s_ready_out_reg_12,
    sig_s_ready_out_reg_13,
    SR,
    sig_coelsc_cmd_cmplt_reg_reg,
    sig_s_ready_out_reg_14,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ,
    sig_flush_db10,
    sig_next_addr_reg0,
    sig_mvalid_stop_reg_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ,
    sig_stream_rst,
    \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ,
    sig_advance_pipe_data76_out,
    prmry_in,
    sig_halt_cmplt_reg,
    \GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ,
    \GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ,
    \GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ,
    \GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ,
    D,
    \GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ,
    \GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ,
    \GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ,
    \GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ,
    \GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ,
    \GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ,
    \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ,
    \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ,
    \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ,
    sig_flush_db1_reg,
    sig_dre2skid_wvalid,
    \GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ,
    \GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ,
    \GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ,
    \GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ,
    \GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ,
    \GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ,
    \GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ,
    \GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ,
    \GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ,
    \GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ,
    \GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ,
    sig_push_dqual_reg16_out,
    m_axi_mm2s_rlast,
    \sig_next_strt_strb_reg_reg[0] ,
    sig_push_coelsc_reg,
    sig_data2rsc_valid,
    sig_rsc2data_ready,
    sig_halt_reg_dly2,
    sig_halt_reg_dly3,
    sig_sstrb_stop_mask,
    sig_flush_db1,
    sig_flush_db2,
    m_axi_mm2s_arready,
    sig_addr_reg_full,
    sig_addr2rsc_calc_error,
    sig_mvalid_stop,
    sig_push_addr_reg1_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    m_axi_mm2s_aclk);
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output scndry_out;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ;
  output [0:0]sig_s_ready_out_reg;
  output [0:0]sig_s_ready_out_reg_0;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]sig_s_ready_out_reg_2;
  output [0:0]sig_s_ready_out_reg_3;
  output [0:0]sig_s_ready_out_reg_4;
  output [0:0]sig_s_ready_out_reg_5;
  output [0:0]sig_s_ready_out_reg_6;
  output [0:0]sig_s_ready_out_reg_7;
  output [0:0]sig_s_ready_out_reg_8;
  output [0:0]sig_s_ready_out_reg_9;
  output [0:0]sig_s_ready_out_reg_10;
  output [0:0]sig_s_ready_out_reg_11;
  output [0:0]sig_s_ready_out_reg_12;
  output [0:0]sig_s_ready_out_reg_13;
  output [0:0]SR;
  output [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  output sig_s_ready_out_reg_14;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ;
  output sig_flush_db10;
  output sig_next_addr_reg0;
  output [0:0]sig_mvalid_stop_reg_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ;
  output sig_stream_rst;
  input [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ;
  input sig_advance_pipe_data76_out;
  input prmry_in;
  input sig_halt_cmplt_reg;
  input [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ;
  input [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ;
  input [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ;
  input [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ;
  input [0:0]D;
  input [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ;
  input [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ;
  input [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ;
  input [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ;
  input [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ;
  input [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ;
  input [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ;
  input [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ;
  input \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ;
  input sig_flush_db1_reg;
  input sig_dre2skid_wvalid;
  input [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ;
  input [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ;
  input [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ;
  input [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ;
  input [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ;
  input [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ;
  input [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ;
  input [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ;
  input [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ;
  input [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ;
  input [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ;
  input [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ;
  input sig_push_dqual_reg16_out;
  input m_axi_mm2s_rlast;
  input \sig_next_strt_strb_reg_reg[0] ;
  input sig_push_coelsc_reg;
  input sig_data2rsc_valid;
  input sig_rsc2data_ready;
  input sig_halt_reg_dly2;
  input sig_halt_reg_dly3;
  input [0:0]sig_sstrb_stop_mask;
  input sig_flush_db1;
  input sig_flush_db2;
  input m_axi_mm2s_arready;
  input sig_addr_reg_full;
  input sig_addr2rsc_calc_error;
  input sig_mvalid_stop;
  input sig_push_addr_reg1_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire [0:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ;
  wire [0:0]\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ;
  wire [0:0]\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ;
  wire [0:0]\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ;
  wire [0:0]\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ;
  wire [0:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ;
  wire [0:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ;
  wire [0:0]\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ;
  wire [0:0]\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ;
  wire [0:0]\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ;
  wire [0:0]\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ;
  wire [0:0]\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ;
  wire [0:0]\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ;
  wire [0:0]\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ;
  wire [0:0]\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ;
  wire [0:0]\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ;
  wire [0:0]\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ;
  wire [0:0]\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ;
  wire \GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ;
  wire [0:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ;
  wire [0:0]\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ;
  wire [0:0]\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ;
  wire [0:0]\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ;
  wire [0:0]\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ;
  wire [0:0]\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ;
  wire [0:0]\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ;
  wire Q;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_arready;
  wire m_axi_mm2s_rlast;
  wire prmry_in;
  wire scndry_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_full;
  wire sig_advance_pipe_data76_out;
  wire [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2rsc_valid;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db10;
  wire sig_flush_db1_reg;
  wire sig_flush_db2;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_mvalid_stop;
  wire [0:0]sig_mvalid_stop_reg_reg;
  wire sig_next_addr_reg0;
  wire \sig_next_strt_strb_reg_reg[0] ;
  wire sig_push_addr_reg1_out;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rsc2data_ready;
  wire [0:0]sig_s_ready_out_reg;
  wire [0:0]sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [0:0]sig_s_ready_out_reg_10;
  wire [0:0]sig_s_ready_out_reg_11;
  wire [0:0]sig_s_ready_out_reg_12;
  wire [0:0]sig_s_ready_out_reg_13;
  wire sig_s_ready_out_reg_14;
  wire [0:0]sig_s_ready_out_reg_2;
  wire [0:0]sig_s_ready_out_reg_3;
  wire [0:0]sig_s_ready_out_reg_4;
  wire [0:0]sig_s_ready_out_reg_5;
  wire [0:0]sig_s_ready_out_reg_6;
  wire [0:0]sig_s_ready_out_reg_7;
  wire [0:0]sig_s_ready_out_reg_8;
  wire [0:0]sig_s_ready_out_reg_9;
  wire [0:0]sig_sstrb_stop_mask;
  wire sig_stream_rst;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[10].sig_delay_data_reg[10][9]_i_1 
       (.I0(\GEN_DELAY_REG[10].sig_delay_data_reg_reg[10][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[11].sig_delay_data_reg[11][9]_i_1 
       (.I0(\GEN_DELAY_REG[11].sig_delay_data_reg_reg[11][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[12].sig_delay_data_reg[12][9]_i_1 
       (.I0(\GEN_DELAY_REG[12].sig_delay_data_reg_reg[12][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[13].sig_delay_data_reg[13][9]_i_1 
       (.I0(\GEN_DELAY_REG[13].sig_delay_data_reg_reg[13][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_13 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_12 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1 
       (.I0(\GEN_DELAY_REG[3].sig_delay_data_reg_reg[3][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_11 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1 
       (.I0(\GEN_DELAY_REG[4].sig_delay_data_reg_reg[4][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_10 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1 
       (.I0(\GEN_DELAY_REG[5].sig_delay_data_reg_reg[5][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_9 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1 
       (.I0(\GEN_DELAY_REG[6].sig_delay_data_reg_reg[6][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[7].sig_delay_data_reg[7][9]_i_1 
       (.I0(\GEN_DELAY_REG[7].sig_delay_data_reg_reg[7][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[8].sig_delay_data_reg[8][9]_i_1 
       (.I0(\GEN_DELAY_REG[8].sig_delay_data_reg_reg[8][0] ),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6 ));
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \GEN_DELAY_REG[9].sig_delay_data_reg[9][9]_i_1 
       (.I0(D),
        .I1(sig_advance_pipe_data76_out),
        .I2(scndry_out),
        .I3(prmry_in),
        .I4(sig_halt_cmplt_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5 ));
  LUT6 #(
    .INIT(64'hFFFBFFFBFBFBFFFB)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4 
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_flush_db1),
        .I4(sig_dre2skid_wvalid),
        .I5(sig_flush_db1_reg),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_15 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[10].sig_output_data_reg[10][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[10].sig_output_data_reg_reg[10][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[11].sig_output_data_reg[11][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[11].sig_output_data_reg_reg[11][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[12].sig_output_data_reg[12][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[12].sig_output_data_reg_reg[12][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[13].sig_output_data_reg[13][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[13].sig_output_data_reg_reg[13][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[14].sig_output_data_reg[14][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[14].sig_output_data_reg_reg[14][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF80FFFF)) 
    \GEN_OUTPUT_REG[15].sig_output_data_reg[15][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[15].sig_output_data_reg_reg[15][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_12));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[4].sig_output_data_reg[4][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[5].sig_output_data_reg[5][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[6].sig_output_data_reg[6][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[7].sig_output_data_reg[7][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[8].sig_output_data_reg[8][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[8].sig_output_data_reg_reg[8][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \GEN_OUTPUT_REG[9].sig_output_data_reg[9][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[9].sig_output_data_reg_reg[9][0] ),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_push_coelsc_reg),
        .I1(sig_data2rsc_valid),
        .I2(sig_rsc2data_ready),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_coelsc_cmd_cmplt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_data_reg_out[127]_i_1 
       (.I0(sig_mvalid_stop),
        .I1(scndry_out),
        .I2(prmry_in),
        .I3(sig_halt_cmplt_reg),
        .O(sig_mvalid_stop_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    sig_dre_tvalid_i_i_1
       (.I0(sig_advance_pipe_data76_out),
        .I1(sig_flush_db1_reg),
        .I2(sig_dre2skid_wvalid),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(sig_s_ready_out_reg_14));
  LUT6 #(
    .INIT(64'hFFFBFFFBFBFBFFFB)) 
    sig_flush_db1_i_1
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_flush_db2),
        .I4(sig_dre2skid_wvalid),
        .I5(sig_flush_db1_reg),
        .O(sig_flush_db10));
  LUT6 #(
    .INIT(64'hFBFBFBFBFFFBFBFB)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .I3(m_axi_mm2s_arready),
        .I4(sig_addr_reg_full),
        .I5(sig_addr2rsc_calc_error),
        .O(sig_next_addr_reg0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF40FFFF)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(sig_push_dqual_reg16_out),
        .I1(m_axi_mm2s_rlast),
        .I2(\sig_next_strt_strb_reg_reg[0] ),
        .I3(scndry_out),
        .I4(prmry_in),
        .I5(sig_halt_cmplt_reg),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_push_addr_reg1_out),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_16 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFBFFFB)) 
    sig_s_ready_dup_i_2
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .I3(sig_halt_reg_dly2),
        .I4(sig_halt_reg_dly3),
        .I5(sig_sstrb_stop_mask),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_14 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_1 
       (.I0(scndry_out),
        .I1(prmry_in),
        .I2(sig_halt_cmplt_reg),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    prmry_in,
    scndry_out,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  input prmry_in;
  input scndry_out;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire prmry_in;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp ),
        .Q(Q),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ),
        .O(\GEN_ASYNC_CMDSTAT_RESET.sig_secondary_aresetn_reg_tmp ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_MUXFARM_128.sig_shift_case_reg[3]_i_6 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ),
        .I1(prmry_in),
        .I2(scndry_out),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_6
   (sig_cmd_stat_rst_user,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    sig_inhibit_rdy_n_reg,
    prmry_in,
    out);
  output sig_cmd_stat_rst_user;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  input sig_inhibit_rdy_n_reg;
  input prmry_in;
  input out;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire out;
  wire prmry_in;
  wire sig_cmd_stat_rst_user;
  wire sig_inhibit_rdy_n_reg;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(out),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(out),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(out),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(out),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \xpm_fifo_instance.xpm_fifo_async_inst_i_1__0 
       (.I0(sig_inhibit_rdy_n_reg),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ),
        .O(sig_cmd_stat_rst_user));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ,
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ,
    rdy,
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ,
    s_axi_lite_awaddr,
    s_axi_lite_aclk);
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  output \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  input rdy;
  input \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  input [4:0]s_axi_lite_awaddr;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ;
  wire [6:2]\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig ;
  wire \GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ;
  wire rdy;
  wire s_axi_lite_aclk;
  wire [4:0]s_axi_lite_awaddr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [3]),
        .I1(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [2]),
        .I2(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [5]),
        .I3(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [6]),
        .I1(rdy),
        .I2(\GEN_ASYNC_WRITE.axi2ip_wrce_reg[10] ),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [2]),
        .I1(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [3]),
        .I2(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [4]),
        .I3(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [5]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [3]),
        .I1(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [2]),
        .I2(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [5]),
        .I3(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \GEN_ASYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [2]),
        .I1(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [3]),
        .I2(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [5]),
        .I3(\GEN_ASYNC_WRITE.awaddr_d1_cdc_tig [4]),
        .O(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1
   (SS,
    buffer_length_wren0,
    scndry_vect_out,
    \dmacr_i_reg[2] ,
    axi2ip_wrce,
    \dmacr_i_reg[23] ,
    \dmacr_i_reg[2]_0 ,
    soft_reset_clr,
    s_axi_lite_wdata,
    s_axi_lite_aclk);
  output [0:0]SS;
  output buffer_length_wren0;
  output [31:0]scndry_vect_out;
  output \dmacr_i_reg[2] ;
  input [1:0]axi2ip_wrce;
  input \dmacr_i_reg[23] ;
  input \dmacr_i_reg[2]_0 ;
  input soft_reset_clr;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;

  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ;
  wire \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ;
  wire [0:0]SS;
  wire [1:0]axi2ip_wrce;
  wire buffer_length_wren0;
  wire \dmacr_i[23]_i_2_n_0 ;
  wire \dmacr_i[23]_i_3_n_0 ;
  wire \dmacr_i_reg[23] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire s_axi_lite_aclk;
  wire [31:0]s_axi_lite_wdata;
  wire [31:0]scndry_vect_out;
  wire soft_reset_clr;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_1 
       (.I0(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ),
        .I1(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ),
        .I2(axi2ip_wrce[1]),
        .I3(scndry_vect_out[3]),
        .I4(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ),
        .I5(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ),
        .O(buffer_length_wren0));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_2 
       (.I0(scndry_vect_out[9]),
        .I1(scndry_vect_out[12]),
        .I2(scndry_vect_out[13]),
        .I3(scndry_vect_out[11]),
        .I4(axi2ip_wrce[1]),
        .I5(scndry_vect_out[10]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_3 
       (.I0(scndry_vect_out[4]),
        .I1(scndry_vect_out[7]),
        .I2(scndry_vect_out[8]),
        .I3(scndry_vect_out[6]),
        .I4(axi2ip_wrce[1]),
        .I5(scndry_vect_out[5]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_4 
       (.I0(scndry_vect_out[14]),
        .I1(scndry_vect_out[24]),
        .I2(scndry_vect_out[25]),
        .I3(\dmacr_i[23]_i_2_n_0 ),
        .I4(axi2ip_wrce[1]),
        .I5(scndry_vect_out[15]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF0E0)) 
    \GEN_REG_FOR_SMPL.buffer_length_wren_i_5 
       (.I0(scndry_vect_out[2]),
        .I1(scndry_vect_out[1]),
        .I2(axi2ip_wrce[1]),
        .I3(scndry_vect_out[0]),
        .O(\GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \dmacr_i[23]_i_1 
       (.I0(\dmacr_i[23]_i_2_n_0 ),
        .I1(axi2ip_wrce[0]),
        .I2(\dmacr_i_reg[23] ),
        .O(SS));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dmacr_i[23]_i_2 
       (.I0(scndry_vect_out[18]),
        .I1(scndry_vect_out[19]),
        .I2(scndry_vect_out[16]),
        .I3(scndry_vect_out[17]),
        .I4(\dmacr_i[23]_i_3_n_0 ),
        .O(\dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dmacr_i[23]_i_3 
       (.I0(scndry_vect_out[21]),
        .I1(scndry_vect_out[20]),
        .I2(scndry_vect_out[23]),
        .I3(scndry_vect_out[22]),
        .O(\dmacr_i[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \dmacr_i[2]_i_1 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(axi2ip_wrce[0]),
        .I2(scndry_vect_out[2]),
        .I3(soft_reset_clr),
        .O(\dmacr_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2
   (scndry_vect_out,
    s_axi_lite_araddr,
    s_axi_lite_aclk);
  output [9:0]scndry_vect_out;
  input [9:0]s_axi_lite_araddr;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire [9:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 ;
  wire [9:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 ;
  wire Q;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire [9:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [2]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [3]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [4]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [5]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [6]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [7]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [8]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [9]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[6]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[7]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[8]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[9]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized3
   (E,
    scndry_out,
    \GEN_ASYNC_READ.ip_arvalid_d3 ,
    s_axi_lite_arready,
    s_axi_lite_aclk);
  output [0:0]E;
  output scndry_out;
  input \GEN_ASYNC_READ.ip_arvalid_d3 ;
  input s_axi_lite_arready;
  input s_axi_lite_aclk;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_ASYNC_READ.ip_arvalid_d3 ;
  wire Q;
  wire s_axi_lite_aclk;
  wire s_axi_lite_arready;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(Q),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_ASYNC_READ.rvalid_i_1 
       (.I0(scndry_out),
        .I1(\GEN_ASYNC_READ.ip_arvalid_d3 ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized4
   (scndry_vect_out,
    Q,
    s_axi_lite_aclk);
  output [31:0]scndry_vect_out;
  input [31:0]Q;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ;
  wire [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 ;
  wire [31:0]\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 ;
  wire [31:0]Q;
  wire Q_0;
  wire s_axi_lite_aclk;
  wire [31:0]scndry_vect_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q_0),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [0]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [10]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [11]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [12]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [13]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [14]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [15]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [16]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [17]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [18]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [19]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [20]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [21]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [22]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [23]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [24]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [25]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [26]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [27]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [28]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [29]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [2]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [30]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [31]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [3]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [4]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [5]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [6]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [7]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [8]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2 [9]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [0]),
        .Q(scndry_vect_out[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [10]),
        .Q(scndry_vect_out[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [11]),
        .Q(scndry_vect_out[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [12]),
        .Q(scndry_vect_out[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [13]),
        .Q(scndry_vect_out[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [14]),
        .Q(scndry_vect_out[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [15]),
        .Q(scndry_vect_out[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [16]),
        .Q(scndry_vect_out[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [17]),
        .Q(scndry_vect_out[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [18]),
        .Q(scndry_vect_out[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [19]),
        .Q(scndry_vect_out[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [1]),
        .Q(scndry_vect_out[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [20]),
        .Q(scndry_vect_out[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [21]),
        .Q(scndry_vect_out[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [22]),
        .Q(scndry_vect_out[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [23]),
        .Q(scndry_vect_out[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [24]),
        .Q(scndry_vect_out[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [25]),
        .Q(scndry_vect_out[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [26]),
        .Q(scndry_vect_out[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [27]),
        .Q(scndry_vect_out[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [28]),
        .Q(scndry_vect_out[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [29]),
        .Q(scndry_vect_out[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [2]),
        .Q(scndry_vect_out[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [30]),
        .Q(scndry_vect_out[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [31]),
        .Q(scndry_vect_out[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [3]),
        .Q(scndry_vect_out[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [4]),
        .Q(scndry_vect_out[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [5]),
        .Q(scndry_vect_out[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [6]),
        .Q(scndry_vect_out[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [7]),
        .Q(scndry_vect_out[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [8]),
        .Q(scndry_vect_out[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d3 [9]),
        .Q(scndry_vect_out[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_n_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_next_sequential_reg_reg,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_coelsc_cmd_cmplt_reg_reg,
    \USE_SRL_FIFO.sig_wr_fifo_0 ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_next_sequential_reg,
    \sig_next_tag_reg_reg[3] ,
    sig_dqual_reg_empty,
    \sig_next_tag_reg_reg[3]_0 ,
    sig_next_calc_error_reg,
    m_axi_mm2s_rready,
    full,
    \sig_next_tag_reg_reg[3]_1 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready_0,
    sig_dqual_reg_full,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_next_sequential_reg_reg;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output sig_coelsc_cmd_cmplt_reg_reg;
  input \USE_SRL_FIFO.sig_wr_fifo_0 ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_next_sequential_reg;
  input \sig_next_tag_reg_reg[3] ;
  input sig_dqual_reg_empty;
  input \sig_next_tag_reg_reg[3]_0 ;
  input sig_next_calc_error_reg;
  input [2:0]m_axi_mm2s_rready;
  input full;
  input \sig_next_tag_reg_reg[3]_1 ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rready_0;
  input sig_dqual_reg_full;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo_0 ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire [2:0]m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire m_axi_mm2s_rvalid;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire \sig_next_tag_reg_reg[3]_1 ;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hC0040400)) 
    FIFO_Full_i_1__0
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[1]),
        .I2(sig_next_sequential_reg_reg),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_next_sequential_reg_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF20DFFF00DF2000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(sig_next_sequential_reg_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h071F0810)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .I1(Q[0]),
        .I2(sig_next_sequential_reg_reg),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBFF)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(m_axi_mm2s_rready_0),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(m_axi_mm2s_rready[1]),
        .I4(m_axi_mm2s_rready[0]),
        .I5(m_axi_mm2s_rready[2]),
        .O(sig_coelsc_cmd_cmplt_reg_reg));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .I1(sig_next_sequential_reg),
        .I2(\sig_next_tag_reg_reg[3] ),
        .I3(sig_dqual_reg_empty),
        .I4(\sig_next_tag_reg_reg[3]_0 ),
        .O(sig_next_sequential_reg_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(full),
        .I1(\sig_next_tag_reg_reg[3]_1 ),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_coelsc_cmd_cmplt_reg_reg),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(sig_next_calc_error_reg),
        .I2(m_axi_mm2s_rready[2]),
        .I3(m_axi_mm2s_rready[1]),
        .I4(m_axi_mm2s_rready[0]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23
   (fifo_full_p1,
    Q,
    sig_ok_to_post_rd_addr_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_ok_to_post_rd_addr_reg;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_ok_to_post_rd_addr_reg),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_ok_to_post_rd_addr_reg),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A69AA6A6A6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_ok_to_post_rd_addr_reg),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[1]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(sig_ok_to_post_rd_addr_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0008)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_sf_allow_addr_req),
        .I1(sig_addr_reg_empty),
        .I2(sig_data2addr_stop_req),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .O(sig_ok_to_post_rd_addr_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    Q,
    fifo_full_p1,
    E,
    dout,
    sig_pop_data_fifo,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_stream_rst,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output [2:0]Q;
  output fifo_full_p1;
  output [0:0]E;
  input [0:0]dout;
  input sig_pop_data_fifo;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire [0:0]dout;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_mstr2sf_cmd_valid;
  wire sig_pop_data_fifo;
  wire sig_stream_rst;

  LUT5 #(
    .INIT(32'h02080800)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(FIFO_Full_reg_0),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4055)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(Q[2]),
        .I1(dout),
        .I2(sig_pop_data_fifo),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[3]_i_1 
       (.I0(sig_pop_data_fifo),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF08F7FF00F70800)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h46664444DCCCDDDD)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(dout),
        .I3(sig_pop_data_fifo),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h8E888888)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_mstr2sf_cmd_valid),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (sig_calc_error_reg_reg,
    out,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [41:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[42]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg,
    \USE_SRL_FIFO.sig_wr_fifo_0 ,
    D,
    out,
    E,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat_reg_2,
    sig_first_dbeat,
    sig_last_dbeat_reg_1,
    Q,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output sig_first_dbeat_reg;
  output \USE_SRL_FIFO.sig_wr_fifo_0 ;
  output [7:0]D;
  output [39:0]out;
  input [0:0]E;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat_reg_2;
  input sig_first_dbeat;
  input sig_last_dbeat_reg_1;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input [47:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo_0 ;
  wire [47:0]in;
  wire m_axi_mm2s_aclk;
  wire [39:0]out;
  wire scndry_out;
  wire [15:8]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_i_3_n_0;
  wire sig_first_dbeat_i_4_n_0;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_first_dbeat_reg_2;
  wire sig_last_dbeat6_out;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(sig_cmd_fifo_data_out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(sig_cmd_fifo_data_out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(sig_cmd_fifo_data_out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(sig_cmd_fifo_data_out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(sig_cmd_fifo_data_out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo_0 ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[38]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_cmd_fifo_data_out[11]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_cmd_fifo_data_out[12]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\sig_dbeat_cntr_reg[4] ),
        .I5(Q[3]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_cmd_fifo_data_out[14]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[6]),
        .I3(\sig_dbeat_cntr_reg[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_cmd_fifo_data_out[15]),
        .I1(sig_first_dbeat_reg_2),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\sig_dbeat_cntr_reg[6] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hC044C000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_first_dbeat_reg_1),
        .I2(sig_first_dbeat_i_3_n_0),
        .I3(sig_first_dbeat_reg_2),
        .I4(sig_first_dbeat),
        .O(sig_first_dbeat_reg));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_first_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[13]),
        .I1(sig_cmd_fifo_data_out[12]),
        .I2(sig_cmd_fifo_data_out[15]),
        .I3(sig_cmd_fifo_data_out[14]),
        .I4(sig_first_dbeat_i_4_n_0),
        .O(sig_first_dbeat_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_first_dbeat_i_4
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(sig_cmd_fifo_data_out[11]),
        .I2(sig_cmd_fifo_data_out[8]),
        .I3(sig_cmd_fifo_data_out[9]),
        .O(sig_first_dbeat_i_4_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAA8AA)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat6_out),
        .I1(E),
        .I2(scndry_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_last_dbeat_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT5 #(
    .INIT(32'h0080CC80)) 
    sig_last_dbeat_i_2
       (.I0(sig_last_dbeat_reg_1),
        .I1(sig_first_dbeat_reg_1),
        .I2(Q[0]),
        .I3(sig_first_dbeat_reg_2),
        .I4(sig_first_dbeat_i_3_n_0),
        .O(sig_last_dbeat6_out));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    sig_cmd2dre_valid_reg,
    D,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    sig_pop_data_fifo,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_1 ,
    sig_sf2dre_use_autodest,
    sig_mstr2sf_cmd_valid,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ,
    dout,
    Q,
    in,
    m_axi_mm2s_aclk);
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output sig_cmd2dre_valid_reg;
  output [3:0]D;
  output [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  input sig_pop_data_fifo;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_1 ;
  input sig_sf2dre_use_autodest;
  input sig_mstr2sf_cmd_valid;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  input [0:0]dout;
  input [2:0]Q;
  input [8:0]in;
  input m_axi_mm2s_aclk;

  wire [3:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [12:4]\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out ;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_1 ;
  wire [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [2:0]Q;
  wire [0:0]dout;
  wire [8:0]in;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_pop_data_fifo;
  wire sig_sf2dre_use_autodest;

  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [8]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[1]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [9]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[2]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [10]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg[3]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [11]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [4]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg [0]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [5]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg [1]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[2]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [6]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg [2]));
  LUT5 #(
    .INIT(32'h0000A222)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[3]_i_2 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [7]),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .I2(sig_pop_data_fifo),
        .I3(dout),
        .I4(Q[2]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg [3]));
  LUT5 #(
    .INIT(32'h0C440C00)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(sig_pop_data_fifo),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .I2(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [12]),
        .I3(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_1 ),
        .I4(sig_sf2dre_use_autodest),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [4]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_mstr2sf_cmd_valid),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .O(sig_cmd2dre_valid_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_cmd2dre_valid_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [6]));
endmodule

(* CHECK_LICENSE_TYPE = "rx_test_axi_dma_0_1,axi_dma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_dma,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut,
    axi_dma_tstvec);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rx_test_zynq_ultra_ps_e_0_1_pl_clk0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 249997498, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rx_test_zynq_ultra_ps_e_0_1_pl_clk1, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rx_test_zynq_ultra_ps_e_0_1_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [9:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [9:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 128, PROTOCOL AXI4, FREQ_HZ 249997498, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN rx_test_zynq_ultra_ps_e_0_1_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [127:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) output mm2s_prmry_reset_out_n;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 249997498, PHASE 0.0, CLK_DOMAIN rx_test_zynq_ultra_ps_e_0_1_pl_clk1, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0" *) output [127:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [15:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1" *) output mm2s_introut;
  output [31:0]axi_dma_tstvec;

  wire \<const0> ;
  wire \<const1> ;
  wire [4:0]\^axi_dma_tstvec ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [2:2]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [127:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [127:0]m_axis_mm2s_tdata;
  wire [15:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire mm2s_introut;
  wire mm2s_prmry_reset_out_n;
  wire s_axi_lite_aclk;
  wire [9:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [9:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_bready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_sg_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED;
  wire NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [31:2]NLW_U0_axi_dma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_awuser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_wdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tdest_UNCONNECTED;
  wire [4:0]NLW_U0_m_axis_mm2s_tid_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_mm2s_tuser_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign axi_dma_tstvec[31] = \<const0> ;
  assign axi_dma_tstvec[30] = \<const0> ;
  assign axi_dma_tstvec[29] = \<const0> ;
  assign axi_dma_tstvec[28] = \<const0> ;
  assign axi_dma_tstvec[27] = \<const0> ;
  assign axi_dma_tstvec[26] = \<const0> ;
  assign axi_dma_tstvec[25] = \<const0> ;
  assign axi_dma_tstvec[24] = \<const0> ;
  assign axi_dma_tstvec[23] = \<const0> ;
  assign axi_dma_tstvec[22] = \<const0> ;
  assign axi_dma_tstvec[21] = \<const0> ;
  assign axi_dma_tstvec[20] = \<const0> ;
  assign axi_dma_tstvec[19] = \<const0> ;
  assign axi_dma_tstvec[18] = \<const0> ;
  assign axi_dma_tstvec[17] = \<const0> ;
  assign axi_dma_tstvec[16] = \<const0> ;
  assign axi_dma_tstvec[15] = \<const0> ;
  assign axi_dma_tstvec[14] = \<const0> ;
  assign axi_dma_tstvec[13] = \<const0> ;
  assign axi_dma_tstvec[12] = \<const0> ;
  assign axi_dma_tstvec[11] = \<const0> ;
  assign axi_dma_tstvec[10] = \<const0> ;
  assign axi_dma_tstvec[9] = \<const0> ;
  assign axi_dma_tstvec[8] = \<const0> ;
  assign axi_dma_tstvec[7] = \<const0> ;
  assign axi_dma_tstvec[6] = \<const0> ;
  assign axi_dma_tstvec[5] = \<const0> ;
  assign axi_dma_tstvec[4] = \^axi_dma_tstvec [4];
  assign axi_dma_tstvec[3] = \<const0> ;
  assign axi_dma_tstvec[2] = \<const0> ;
  assign axi_dma_tstvec[1:0] = \^axi_dma_tstvec [1:0];
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \^m_axi_mm2s_arsize [2];
  assign m_axi_mm2s_arsize[1] = \<const0> ;
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_ENABLE_MULTI_CHANNEL = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "1" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INCREASE_THROUGHPUT = "0" *) 
  (* C_INSTANCE = "axi_dma" *) 
  (* C_MICRO_DMA = "0" *) 
  (* C_MM2S_BURST_SIZE = "256" *) 
  (* C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH = "32" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "128" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "128" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_MM2S_CHANNELS = "1" *) 
  (* C_NUM_S2MM_CHANNELS = "1" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_BURST_SIZE = "16" *) 
  (* C_SG_INCLUDE_STSCNTRL_STRM = "0" *) 
  (* C_SG_LENGTH_WIDTH = "26" *) 
  (* C_SG_USE_STSAPP_LENGTH = "0" *) 
  (* C_S_AXIS_S2MM_STS_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_dma U0
       (.axi_dma_tstvec({NLW_U0_axi_dma_tstvec_UNCONNECTED[31:5],\^axi_dma_tstvec }),
        .axi_resetn(axi_resetn),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({\^m_axi_mm2s_arsize ,NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[1:0]}),
        .m_axi_mm2s_aruser(NLW_U0_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awuser(NLW_U0_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[31:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[3:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_aruser(NLW_U0_m_axi_sg_aruser_UNCONNECTED[3:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_awaddr(NLW_U0_m_axi_sg_awaddr_UNCONNECTED[31:0]),
        .m_axi_sg_awburst(NLW_U0_m_axi_sg_awburst_UNCONNECTED[1:0]),
        .m_axi_sg_awcache(NLW_U0_m_axi_sg_awcache_UNCONNECTED[3:0]),
        .m_axi_sg_awlen(NLW_U0_m_axi_sg_awlen_UNCONNECTED[7:0]),
        .m_axi_sg_awprot(NLW_U0_m_axi_sg_awprot_UNCONNECTED[2:0]),
        .m_axi_sg_awready(1'b0),
        .m_axi_sg_awsize(NLW_U0_m_axi_sg_awsize_UNCONNECTED[2:0]),
        .m_axi_sg_awuser(NLW_U0_m_axi_sg_awuser_UNCONNECTED[3:0]),
        .m_axi_sg_awvalid(NLW_U0_m_axi_sg_awvalid_UNCONNECTED),
        .m_axi_sg_bready(NLW_U0_m_axi_sg_bready_UNCONNECTED),
        .m_axi_sg_bresp({1'b0,1'b0}),
        .m_axi_sg_bvalid(1'b0),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axi_sg_wdata(NLW_U0_m_axi_sg_wdata_UNCONNECTED[31:0]),
        .m_axi_sg_wlast(NLW_U0_m_axi_sg_wlast_UNCONNECTED),
        .m_axi_sg_wready(1'b0),
        .m_axi_sg_wstrb(NLW_U0_m_axi_sg_wstrb_UNCONNECTED[3:0]),
        .m_axi_sg_wvalid(NLW_U0_m_axi_sg_wvalid_UNCONNECTED),
        .m_axis_mm2s_cntrl_tdata(NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED[31:0]),
        .m_axis_mm2s_cntrl_tkeep(NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED[3:0]),
        .m_axis_mm2s_cntrl_tlast(NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED),
        .m_axis_mm2s_cntrl_tready(1'b0),
        .m_axis_mm2s_cntrl_tvalid(NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tdest(NLW_U0_m_axis_mm2s_tdest_UNCONNECTED[4:0]),
        .m_axis_mm2s_tid(NLW_U0_m_axis_mm2s_tid_UNCONNECTED[4:0]),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(NLW_U0_m_axis_mm2s_tuser_UNCONNECTED[3:0]),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cntrl_reset_out_n(NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(mm2s_prmry_reset_out_n),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_sts_reset_out_n(NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,1'b0,1'b0,s_axi_lite_awaddr[6:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_sts_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_sts_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_sts_tlast(1'b0),
        .s_axis_s2mm_sts_tready(NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED),
        .s_axis_s2mm_sts_tvalid(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tdest({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tid({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tvalid(1'b0));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output sig_ok_to_post_rd_addr_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [41:0]in;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg,
    sig_next_sequential_reg_reg,
    sig_cmd2addr_valid_reg,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_cmd_cmplt_reg_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    E,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_last_dbeat_reg_1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[15] ,
    sig_inhibit_rdy_n_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \sig_next_tag_reg_reg[3] ,
    sig_next_calc_error_reg,
    m_axi_mm2s_rready,
    full,
    \sig_next_tag_reg_reg[3]_0 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready_0,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output sig_first_dbeat_reg;
  output sig_next_sequential_reg_reg;
  output sig_cmd2addr_valid_reg;
  output [7:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_last_dbeat_reg_1;
  input [7:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[15] ;
  input sig_inhibit_rdy_n_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \sig_next_tag_reg_reg[3] ;
  input sig_next_calc_error_reg;
  input [2:0]m_axi_mm2s_rready;
  input full;
  input \sig_next_tag_reg_reg[3]_0 ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rready_0;
  input sig_dqual_reg_full;
  input [47:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [47:0]in;
  wire m_axi_mm2s_aclk;
  wire [2:0]m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire m_axi_mm2s_rvalid;
  wire [39:0]out;
  wire scndry_out;
  wire \sig_addr_cntr_im0_msh_reg[15] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\FSM_onehot_sig_pcc_sm_state[6]_i_2_0 (\FSM_onehot_sig_pcc_sm_state[6]_i_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(m_axi_mm2s_rready_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .scndry_out(scndry_out),
        .\sig_addr_cntr_im0_msh_reg[15] (\sig_addr_cntr_im0_msh_reg[15] ),
        .sig_cmd2addr_valid_reg(sig_cmd2addr_valid_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_1(sig_inhibit_rdy_n_1),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .\sig_next_tag_reg_reg[3] (\sig_next_tag_reg_reg[3] ),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3]_0 ),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    sig_cmd2dre_valid_reg,
    D,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    dout,
    sig_pop_data_fifo,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    sig_sf2dre_use_autodest,
    FIFO_Full_reg_0,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output sig_cmd2dre_valid_reg;
  output [3:0]D;
  output [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [0:0]dout;
  input sig_pop_data_fifo;
  input \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input sig_sf2dre_use_autodest;
  input FIFO_Full_reg_0;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [8:0]in;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]dout;
  wire [8:0]in;
  wire m_axi_mm2s_aclk;
  wire sig_cmd2dre_valid_reg;
  wire sig_mstr2sf_cmd_valid;
  wire sig_pop_data_fifo;
  wire sig_sf2dre_use_autodest;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q(Q),
        .dout(dout),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(sig_cmd2dre_valid_reg),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_sf_allow_addr_req,
    sig_addr_reg_empty,
    sig_data2addr_stop_req,
    in);
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [42:0]out;
  output sig_ok_to_post_rd_addr_reg;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_sf_allow_addr_req;
  input sig_addr_reg_empty;
  input sig_data2addr_stop_req;
  input [41:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [41:0]in;
  wire m_axi_mm2s_aclk;
  wire [42:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_mstr2addr_cmd_valid;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_sf_allow_addr_req;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_1(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_first_dbeat_reg,
    sig_next_sequential_reg_reg,
    sig_cmd2addr_valid_reg,
    D,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_cmd_cmplt_reg_reg,
    out,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    E,
    scndry_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_first_dbeat_reg_1,
    sig_first_dbeat,
    sig_last_dbeat_reg_1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \sig_addr_cntr_im0_msh_reg[15] ,
    sig_inhibit_rdy_n_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ,
    sig_inhibit_rdy_n_1,
    sig_mstr2sf_cmd_valid,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    \sig_next_tag_reg_reg[3] ,
    sig_next_calc_error_reg,
    m_axi_mm2s_rready,
    full,
    \sig_next_tag_reg_reg[3]_0 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready_0,
    sig_dqual_reg_full,
    in);
  output FIFO_Full_reg_0;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output sig_first_dbeat_reg;
  output sig_next_sequential_reg_reg;
  output sig_cmd2addr_valid_reg;
  output [7:0]D;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_coelsc_cmd_cmplt_reg_reg;
  output [39:0]out;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input scndry_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_first_dbeat_reg_1;
  input sig_first_dbeat;
  input sig_last_dbeat_reg_1;
  input [7:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \sig_addr_cntr_im0_msh_reg[15] ;
  input sig_inhibit_rdy_n_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ;
  input sig_inhibit_rdy_n_1;
  input sig_mstr2sf_cmd_valid;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input \sig_next_tag_reg_reg[3] ;
  input sig_next_calc_error_reg;
  input [2:0]m_axi_mm2s_rready;
  input full;
  input \sig_next_tag_reg_reg[3]_0 ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rready_0;
  input sig_dqual_reg_full;
  input [47:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire \USE_SRL_FIFO.sig_wr_fifo_0 ;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire [47:0]in;
  wire m_axi_mm2s_aclk;
  wire [2:0]m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire m_axi_mm2s_rvalid;
  wire [39:0]out;
  wire scndry_out;
  wire \sig_addr_cntr_im0_msh_reg[15] ;
  wire sig_cmd2addr_valid_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_1;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2sf_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_next_sequential_reg_reg;
  wire \sig_next_tag_reg_reg[3] ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo_0 (\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(m_axi_mm2s_rready_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_next_sequential_reg_reg(sig_next_sequential_reg_reg),
        .\sig_next_tag_reg_reg[3] (sig_last_dbeat_reg_0),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3] ),
        .\sig_next_tag_reg_reg[3]_1 (\sig_next_tag_reg_reg[3]_0 ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo_0 (\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .scndry_out(scndry_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_first_dbeat_reg_1(sig_first_dbeat_reg_1),
        .sig_first_dbeat_reg_2(sig_next_sequential_reg_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\sig_addr_cntr_im0_msh_reg[15] ),
        .I4(sig_inhibit_rdy_n_0),
        .I5(\FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ),
        .O(sig_cmd2addr_valid_reg));
  LUT6 #(
    .INIT(64'hFFD0FFFFD0D0D0D0)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_0 ),
        .I4(sig_inhibit_rdy_n_1),
        .I5(sig_mstr2sf_cmd_valid),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    sel,
    D,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    E,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    dout,
    sig_pop_data_fifo,
    \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ,
    sig_sf2dre_use_autodest,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg_0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output sel;
  output [3:0]D;
  output [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input [0:0]dout;
  input sig_pop_data_fifo;
  input \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  input \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  input sig_sf2dre_use_autodest;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [8:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [3:0]\OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]dout;
  wire fifo_full_p1;
  wire [8:0]in;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_mstr2sf_cmd_valid;
  wire sig_pop_data_fifo;
  wire sig_sf2dre_use_autodest;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_28 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dout(dout),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] (\INCLUDE_DRE_CNTL.sig_dre_dest_align_reg_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_0 ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg_1 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\OMIT_UNPACKING.lsig_cmd_loaded_reg (\OMIT_UNPACKING.lsig_cmd_loaded_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .dout(dout),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd2dre_valid_reg(sel),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_pop_data_fifo(sig_pop_data_fifo),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (full,
    dout,
    empty,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    sig_s_ready_out_reg,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_s_ready_out_reg_3,
    sig_s_ready_out_reg_4,
    sig_s_ready_out_reg_5,
    sig_s_ready_out_reg_6,
    sig_s_ready_out_reg_7,
    sig_s_ready_out_reg_8,
    sig_s_ready_out_reg_9,
    sig_s_ready_out_reg_10,
    sig_s_ready_out_reg_11,
    sig_s_ready_out_reg_12,
    sig_s_ready_out_reg_13,
    SR,
    \gwdc.wr_data_count_i_reg[11] ,
    \OMIT_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ,
    sig_s_ready_out_reg_14,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ,
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ,
    \gen_fwft.empty_fwft_i_reg_0 ,
    \gen_fwft.empty_fwft_i_reg_1 ,
    sig_stream_rst,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_pop_data_fifo,
    sig_flush_db1_reg,
    sig_flush_db1,
    Q,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ,
    \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ,
    sig_dre2skid_wvalid,
    sig_ok_to_post_rd_addr_reg,
    out,
    sig_ok_to_post_rd_addr_reg_0,
    sig_ok_to_post_rd_addr_reg_1,
    sig_ok_to_post_rd_addr_reg_2);
  output full;
  output [144:0]dout;
  output empty;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [0:0]sig_s_ready_out_reg;
  output [0:0]sig_s_ready_out_reg_0;
  output [0:0]sig_s_ready_out_reg_1;
  output [0:0]sig_s_ready_out_reg_2;
  output [0:0]sig_s_ready_out_reg_3;
  output [0:0]sig_s_ready_out_reg_4;
  output [0:0]sig_s_ready_out_reg_5;
  output [0:0]sig_s_ready_out_reg_6;
  output [0:0]sig_s_ready_out_reg_7;
  output [0:0]sig_s_ready_out_reg_8;
  output [0:0]sig_s_ready_out_reg_9;
  output [0:0]sig_s_ready_out_reg_10;
  output [0:0]sig_s_ready_out_reg_11;
  output [0:0]sig_s_ready_out_reg_12;
  output [0:0]sig_s_ready_out_reg_13;
  output [0:0]SR;
  output \gwdc.wr_data_count_i_reg[11] ;
  output \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  output \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  output sig_s_ready_out_reg_14;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  input sig_stream_rst;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [146:0]din;
  input sig_pop_data_fifo;
  input sig_flush_db1_reg;
  input sig_flush_db1;
  input [0:0]Q;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  input \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  input sig_dre2skid_wvalid;
  input sig_ok_to_post_rd_addr_reg;
  input out;
  input sig_ok_to_post_rd_addr_reg_0;
  input [3:0]sig_ok_to_post_rd_addr_reg_1;
  input sig_ok_to_post_rd_addr_reg_2;

  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_7_n_0 ;
  wire \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ;
  wire \GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ;
  wire \OMIT_UNPACKING.lsig_cmd_loaded_reg ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [146:0]din;
  wire [144:0]dout;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_0 ;
  wire [0:0]\gen_fwft.empty_fwft_i_reg_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ;
  wire \gwdc.wr_data_count_i_reg[11] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire [144:144]sig_data_fifo_data_out;
  wire [11:8]sig_data_fifo_wr_cnt;
  wire sig_dre2skid_wvalid;
  wire sig_flush_db1;
  wire sig_flush_db1_reg;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg_1;
  wire sig_ok_to_post_rd_addr_reg_2;
  wire sig_pop_data_fifo;
  wire [0:0]sig_s_ready_out_reg;
  wire [0:0]sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;
  wire [0:0]sig_s_ready_out_reg_10;
  wire [0:0]sig_s_ready_out_reg_11;
  wire [0:0]sig_s_ready_out_reg_12;
  wire [0:0]sig_s_ready_out_reg_13;
  wire sig_s_ready_out_reg_14;
  wire [0:0]sig_s_ready_out_reg_2;
  wire [0:0]sig_s_ready_out_reg_3;
  wire [0:0]sig_s_ready_out_reg_4;
  wire [0:0]sig_s_ready_out_reg_5;
  wire [0:0]sig_s_ready_out_reg_6;
  wire [0:0]sig_s_ready_out_reg_7;
  wire [0:0]sig_s_ready_out_reg_8;
  wire [0:0]sig_s_ready_out_reg_9;
  wire sig_sf2dre_flush;
  wire sig_stream_rst;
  wire wr_en;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [7:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    FIFO_Full_i_2
       (.I0(sig_flush_db1_reg),
        .I1(sig_pop_data_fifo),
        .I2(dout[144]),
        .O(\OMIT_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[128]),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0 ),
        .I2(dout[131]),
        .I3(dout[132]),
        .I4(dout[130]),
        .I5(dout[129]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5 
       (.I0(dout[140]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ),
        .I2(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_7_n_0 ),
        .I3(dout[138]),
        .I4(dout[134]),
        .I5(dout[133]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6 
       (.I0(dout[143]),
        .I1(dout[142]),
        .I2(dout[141]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_7 
       (.I0(dout[137]),
        .I1(dout[136]),
        .I2(dout[139]),
        .I3(dout[135]),
        .O(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[138]),
        .O(sig_s_ready_out_reg_4));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[10].sig_input_data_reg[10][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .I1(dout[143]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_9 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[139]),
        .O(sig_s_ready_out_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_3 
       (.I0(dout[140]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ),
        .I2(dout[143]),
        .I3(dout[142]),
        .I4(dout[141]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_10 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4 
       (.I0(sig_data_fifo_data_out),
        .I1(sig_flush_db1_reg),
        .I2(empty),
        .O(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[140]),
        .O(sig_s_ready_out_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_INPUT_REG[12].sig_input_data_reg[12][9]_i_3 
       (.I0(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ),
        .I1(dout[143]),
        .I2(dout[142]),
        .I3(dout[141]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_11 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[141]),
        .O(sig_s_ready_out_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \GEN_INPUT_REG[13].sig_input_data_reg[13][9]_i_3 
       (.I0(empty),
        .I1(sig_flush_db1_reg),
        .I2(sig_data_fifo_data_out),
        .I3(dout[142]),
        .I4(dout[143]),
        .O(\gen_fwft.empty_fwft_i_reg_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[142]),
        .O(sig_s_ready_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_INPUT_REG[14].sig_input_data_reg[14][9]_i_3 
       (.I0(empty),
        .I1(sig_flush_db1_reg),
        .I2(sig_data_fifo_data_out),
        .I3(dout[143]),
        .O(\gen_fwft.empty_fwft_i_reg_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[143]),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_INPUT_REG[15].sig_input_data_reg[15][9]_i_3 
       (.I0(empty),
        .I1(sig_flush_db1_reg),
        .I2(sig_data_fifo_data_out),
        .O(\gen_fwft.empty_fwft_i_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[129]),
        .O(sig_s_ready_out_reg_13));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_6_n_0 ),
        .I2(dout[131]),
        .I3(dout[132]),
        .I4(dout[130]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[130]),
        .O(sig_s_ready_out_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(dout[133]),
        .I1(dout[134]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .I3(dout[131]),
        .I4(dout[132]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[131]),
        .O(sig_s_ready_out_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(dout[133]),
        .I1(dout[134]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .I3(dout[132]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[132]),
        .O(sig_s_ready_out_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_INPUT_REG[4].sig_input_data_reg[4][9]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_5_n_0 ),
        .I1(dout[143]),
        .I2(dout[142]),
        .I3(dout[141]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_4 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[133]),
        .O(sig_s_ready_out_reg_9));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INPUT_REG[5].sig_input_data_reg[5][9]_i_3 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ),
        .I1(dout[134]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[134]),
        .O(sig_s_ready_out_reg_8));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_3 
       (.I0(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0 ),
        .I1(dout[141]),
        .I2(dout[142]),
        .I3(dout[135]),
        .I4(dout[139]),
        .I5(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4 
       (.I0(empty),
        .I1(sig_flush_db1_reg),
        .I2(sig_data_fifo_data_out),
        .I3(dout[140]),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5 
       (.I0(dout[143]),
        .I1(dout[138]),
        .I2(dout[137]),
        .I3(dout[136]),
        .O(\GEN_INPUT_REG[6].sig_input_data_reg[6][9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[135]),
        .O(sig_s_ready_out_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .I1(dout[143]),
        .I2(dout[138]),
        .I3(dout[137]),
        .I4(dout[136]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_6 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4 
       (.I0(dout[139]),
        .I1(\GEN_INPUT_REG[11].sig_input_data_reg[11][9]_i_4_n_0 ),
        .I2(dout[140]),
        .I3(dout[141]),
        .I4(dout[142]),
        .O(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[136]),
        .O(sig_s_ready_out_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \GEN_INPUT_REG[8].sig_input_data_reg[8][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .I1(dout[137]),
        .I2(dout[138]),
        .I3(dout[143]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_7 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEFAA)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_1 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9] ),
        .I1(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I2(sig_dre2skid_wvalid),
        .I3(sig_flush_db1_reg),
        .I4(empty),
        .I5(dout[137]),
        .O(sig_s_ready_out_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_INPUT_REG[9].sig_input_data_reg[9][9]_i_3 
       (.I0(\GEN_INPUT_REG[7].sig_input_data_reg[7][9]_i_4_n_0 ),
        .I1(dout[138]),
        .I2(dout[143]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_8 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h7F0F)) 
    \OMIT_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(sig_pop_data_fifo),
        .I1(dout[144]),
        .I2(Q),
        .I3(sig_flush_db1_reg),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_8_0 ));
  LUT6 #(
    .INIT(64'hBAAAFFFFBAAA0000)) 
    sig_flush_db1_i_2
       (.I0(sig_sf2dre_flush),
        .I1(empty),
        .I2(sig_flush_db1_reg),
        .I3(sig_data_fifo_data_out),
        .I4(sig_pop_data_fifo),
        .I5(sig_flush_db1),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_8 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_reg),
        .I2(sig_data_fifo_wr_cnt[11]),
        .I3(out),
        .I4(sig_ok_to_post_rd_addr_reg_0),
        .O(\gwdc.wr_data_count_i_reg[11] ));
  LUT6 #(
    .INIT(64'h1FFFFFFF11111111)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_ok_to_post_rd_addr_i_4_n_0),
        .I1(sig_ok_to_post_rd_addr_reg_1[3]),
        .I2(sig_data_fifo_wr_cnt[10]),
        .I3(sig_data_fifo_wr_cnt[9]),
        .I4(sig_data_fifo_wr_cnt[8]),
        .I5(sig_ok_to_post_rd_addr_reg_2),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'hF4FFFFFF0040F4FF)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_ok_to_post_rd_addr_reg_1[0]),
        .I1(sig_data_fifo_wr_cnt[8]),
        .I2(sig_data_fifo_wr_cnt[9]),
        .I3(sig_ok_to_post_rd_addr_reg_1[1]),
        .I4(sig_ok_to_post_rd_addr_reg_1[2]),
        .I5(sig_data_fifo_wr_cnt[10]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "147" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "147" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout({sig_sf2dre_flush,dout[144],sig_data_fifo_data_out,dout[143:0]}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [7:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_24 
       (.I0(\GEN_INPUT_REG[15].sig_input_data_reg_reg[15][9]_0 ),
        .I1(sig_dre2skid_wvalid),
        .I2(sig_flush_db1_reg),
        .I3(empty),
        .O(sig_s_ready_out_reg_14));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* REG_OUTPUT = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[3] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[3] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .I3(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[3] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[3] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .I3(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[3] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[3] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .I3(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [3:0]src_in_bin;
  input dest_clk;
  output [3:0]dest_out_bin;

  wire [3:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [3:0]\dest_graysync_ff[3] ;
  wire [2:0]\^dest_out_bin ;
  wire [2:0]gray_enc;
  wire src_clk;
  wire [3:0]src_in_bin;

  assign dest_out_bin[3] = \dest_graysync_ff[3] [3];
  assign dest_out_bin[2:0] = \^dest_out_bin [2:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [3]),
        .I3(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[3]),
        .Q(async_path[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[5] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[5] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [3]),
        .I4(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "6" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[4] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[5] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[5] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [0]),
        .Q(\dest_graysync_ff[4] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [1]),
        .Q(\dest_graysync_ff[4] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [2]),
        .Q(\dest_graysync_ff[4] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [3]),
        .Q(\dest_graysync_ff[4] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[4][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[3] [4]),
        .Q(\dest_graysync_ff[4] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [0]),
        .Q(\dest_graysync_ff[5] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [1]),
        .Q(\dest_graysync_ff[5] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [2]),
        .Q(\dest_graysync_ff[5] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [3]),
        .Q(\dest_graysync_ff[5] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[5][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[4] [4]),
        .Q(\dest_graysync_ff[5] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[5] [0]),
        .I1(\dest_graysync_ff[5] [2]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [3]),
        .I4(\dest_graysync_ff[5] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[5] [1]),
        .I1(\dest_graysync_ff[5] [3]),
        .I2(\dest_graysync_ff[5] [4]),
        .I3(\dest_graysync_ff[5] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[5] [2]),
        .I1(\dest_graysync_ff[5] [4]),
        .I2(\dest_graysync_ff[5] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[5] [3]),
        .I1(\dest_graysync_ff[5] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "0" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [4:0]src_in_bin;
  input dest_clk;
  output [4:0]dest_out_bin;

  wire [4:0]async_path;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[2] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [4:0]\dest_graysync_ff[3] ;
  wire [3:0]\^dest_out_bin ;
  wire [3:0]gray_enc;
  wire src_clk;
  wire [4:0]src_in_bin;

  assign dest_out_bin[4] = \dest_graysync_ff[3] [4];
  assign dest_out_bin[3:0] = \^dest_out_bin [3:0];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [0]),
        .Q(\dest_graysync_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [1]),
        .Q(\dest_graysync_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [2]),
        .Q(\dest_graysync_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [3]),
        .Q(\dest_graysync_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [4]),
        .Q(\dest_graysync_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [0]),
        .Q(\dest_graysync_ff[3] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [1]),
        .Q(\dest_graysync_ff[3] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [2]),
        .Q(\dest_graysync_ff[3] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [3]),
        .Q(\dest_graysync_ff[3] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[3][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[2] [4]),
        .Q(\dest_graysync_ff[3] [4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin[0]_INST_0 
       (.I0(\dest_graysync_ff[3] [0]),
        .I1(\dest_graysync_ff[3] [2]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [3]),
        .I4(\dest_graysync_ff[3] [1]),
        .O(\^dest_out_bin [0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin[1]_INST_0 
       (.I0(\dest_graysync_ff[3] [1]),
        .I1(\dest_graysync_ff[3] [3]),
        .I2(\dest_graysync_ff[3] [4]),
        .I3(\dest_graysync_ff[3] [2]),
        .O(\^dest_out_bin [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin[2]_INST_0 
       (.I0(\dest_graysync_ff[3] [2]),
        .I1(\dest_graysync_ff[3] [4]),
        .I2(\dest_graysync_ff[3] [3]),
        .O(\^dest_out_bin [2]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin[3]_INST_0 
       (.I0(\dest_graysync_ff[3] [3]),
        .I1(\dest_graysync_ff[3] [4]),
        .O(\^dest_out_bin [3]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[4]),
        .Q(async_path[4]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* SIM_ASSERT_CHK = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT = "0" *) 
(* INIT_SYNC_FF = "1" *) (* ORIG_REF_NAME = "xpm_cdc_sync_rst" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "SYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6
   (src_rst,
    dest_clk,
    dest_rst);
  input src_rst;
  input dest_clk;
  output dest_rst;

  wire dest_clk;
  wire src_rst;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SYNC_RST" *) wire [3:0]syncstages_ff;

  assign dest_rst = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_rst),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  FDRE #(
    .INIT(1'b0)) 
    \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
   (Q,
    wrst_busy,
    wr_pntr_plus1_pf_carry,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input wr_pntr_plus1_pf_carry;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_11
   (Q,
    wrst_busy,
    wr_pntr_plus1_pf_carry,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input wr_pntr_plus1_pf_carry;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(wr_pntr_plus1_pf_carry),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (Q,
    D,
    \count_value_i_reg[1]_0 ,
    src_in_bin,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \count_value_i_reg[1]_0 ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [2]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I4(Q[1]),
        .I5(\grdc.rd_data_count_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_16
   (Q,
    D,
    \count_value_i_reg[1]_0 ,
    src_in_bin,
    ram_empty_i,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \grdc.rd_data_count_i_reg[2] ,
    \grdc.rd_data_count_i_reg[2]_0 ,
    SR,
    rd_clk);
  output [1:0]Q;
  output [0:0]D;
  output \count_value_i_reg[1]_0 ;
  output [0:0]src_in_bin;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  input [0:0]SR;
  input rd_clk;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \count_value_i[0]_i_1__4_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \gen_fwft.count_en ;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire [2:0]\grdc.rd_data_count_i_reg[2]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [0:0]src_in_bin;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\count_value_i_reg[1]_1 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[1]_1 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q[1]),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1]_1 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[1]_1 [0]),
        .I5(Q[0]),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .O(src_in_bin));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(\count_value_i_reg[1]_0 ),
        .I1(\grdc.rd_data_count_i_reg[2] [2]),
        .I2(\grdc.rd_data_count_i_reg[2]_0 [2]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I4(Q[1]),
        .I5(\grdc.rd_data_count_i_reg[2] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \grdc.rd_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[2]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[2] [1]),
        .I3(\grdc.rd_data_count_i_reg[2]_0 [0]),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[2] [0]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24
   (Q,
    S,
    DI,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    \gwdc.wr_data_count_i_reg[11]_i_2 ,
    \gwdc.wr_data_count_i_reg[11]_i_2_0 ,
    SR,
    wr_clk);
  output [0:0]Q;
  output [1:0]S;
  output [0:0]DI;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input [1:0]\gwdc.wr_data_count_i_reg[11]_i_2 ;
  input [1:0]\gwdc.wr_data_count_i_reg[11]_i_2_0 ;
  input [0:0]SR;
  input wr_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_3_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire \gen_fwft.count_en ;
  wire [1:0]\gwdc.wr_data_count_i_reg[11]_i_2 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[11]_i_2_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT5 #(
    .INIT(32'h5AAAA655)) 
    \count_value_i[0]_i_1__3 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC02F)) 
    \count_value_i[1]_i_2 
       (.I0(\count_value_i_reg[0]_0 [0]),
        .I1(rd_en),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .O(\gen_fwft.count_en ));
  LUT6 #(
    .INIT(64'hA999A9A96AAA6AAA)) 
    \count_value_i[1]_i_3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(rd_en),
        .I4(\count_value_i_reg[0]_0 [0]),
        .I5(count_value_i),
        .O(\count_value_i[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(count_value_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_fwft.count_en ),
        .D(\count_value_i[1]_i_3_n_0 ),
        .Q(Q),
        .R(SR));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[11]_i_16 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[11]_i_2 [0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[11]_i_23 
       (.I0(DI),
        .I1(\gwdc.wr_data_count_i_reg[11]_i_2 [1]),
        .I2(Q),
        .I3(\gwdc.wr_data_count_i_reg[11]_i_2_0 [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[11]_i_24 
       (.I0(count_value_i),
        .I1(\gwdc.wr_data_count_i_reg[11]_i_2 [0]),
        .I2(\gwdc.wr_data_count_i_reg[11]_i_2_0 [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (D,
    \count_value_i_reg[3]_0 ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \reg_out_i_reg[4] ,
    src_in_bin,
    Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[4]_0 ,
    \src_gray_ff_reg[4] ,
    \grdc.rd_data_count_i_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [1:0]\reg_out_i_reg[4] ;
  output [3:0]src_in_bin;
  input [3:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  input [1:0]\src_gray_ff_reg[4] ;
  input \grdc.rd_data_count_i_reg[3] ;
  input \count_value_i_reg[4]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__5_n_0 ;
  wire \count_value_i[1]_i_1__5_n_0 ;
  wire \count_value_i[2]_i_1__4_n_0 ;
  wire \count_value_i[3]_i_1__4_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i_reg[3] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[4] ;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__5 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__5 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__4 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__4 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__5_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__5_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__4_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__4_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg[3]_0 [0]),
        .I5(\count_value_i_reg[3]_0 [3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h44D4D4DD)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\count_value_i_reg[3]_0 [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(\reg_out_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [3]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I5(\count_value_i_reg[3]_0 [3]),
        .O(\reg_out_i_reg[4] [1]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [0]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\grdc.rd_data_count_i_reg[3] ),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_17
   (D,
    \count_value_i_reg[3]_0 ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    \reg_out_i_reg[4] ,
    src_in_bin,
    Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[4]_0 ,
    \src_gray_ff_reg[4] ,
    \grdc.rd_data_count_i_reg[3] ,
    \count_value_i_reg[4]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [1:0]\reg_out_i_reg[4] ;
  output [3:0]src_in_bin;
  input [3:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input \grdc.rd_data_count_i_reg[4] ;
  input [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  input [1:0]\src_gray_ff_reg[4] ;
  input \grdc.rd_data_count_i_reg[3] ;
  input \count_value_i_reg[4]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__5_n_0 ;
  wire \count_value_i[1]_i_1__5_n_0 ;
  wire \count_value_i[2]_i_1__4_n_0 ;
  wire \count_value_i[3]_i_1__4_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[4]_i_3_n_0 ;
  wire \grdc.rd_data_count_i_reg[3] ;
  wire \grdc.rd_data_count_i_reg[4] ;
  wire [3:0]\grdc.rd_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [1:0]\reg_out_i_reg[4] ;
  wire [1:0]\src_gray_ff_reg[4] ;
  wire [3:0]src_in_bin;

  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__5 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__5 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__4 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__4 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__5_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__5_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__4_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__4_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAFE00001501)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .I5(\count_value_i_reg_n_0_[4] ),
        .O(src_in_bin[3]));
  LUT6 #(
    .INIT(64'hFBFBBAFB04044504)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\src_gray_ff_reg[4] [1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [0]),
        .I4(\count_value_i_reg[3]_0 [0]),
        .I5(\count_value_i_reg[3]_0 [3]),
        .O(src_in_bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hB0FB4F04)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(src_in_bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(src_in_bin[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\src_gray_ff_reg[4] [0]),
        .O(\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDDDFDDDD44454444)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .I5(Q[0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[3]),
        .I4(\count_value_i_reg[3]_0 [3]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h44D4D4DD)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\count_value_i_reg[3]_0 [0]),
        .O(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I4(\count_value_i_reg[3]_0 [2]),
        .O(\reg_out_i_reg[4] [0]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\grdc.rd_data_count_i[4]_i_3_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] ),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [3]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\grdc.rd_data_count_i_reg[4]_0 [2]),
        .I5(\count_value_i_reg[3]_0 [3]),
        .O(\reg_out_i_reg[4] [1]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \grdc.rd_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[4]_0 [1]),
        .I2(\grdc.rd_data_count_i_reg[4]_0 [0]),
        .I3(\src_gray_ff_reg[4] [1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .I5(\grdc.rd_data_count_i_reg[3] ),
        .O(\grdc.rd_data_count_i[4]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_20
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\gwdc.wr_data_count_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\gwdc.wr_data_count_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[2] [1]),
        .I4(\gwdc.wr_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_9
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[2] ,
    wrst_busy,
    E,
    wr_clk);
  output [0:0]D;
  output [4:0]Q;
  input [2:0]\gwdc.wr_data_count_i_reg[2] ;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [2:0]\gwdc.wr_data_count_i_reg[2] ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(wrst_busy));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[2] [1]),
        .I4(\gwdc.wr_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__4 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    rd_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input \count_value_i_reg[0]_0 ;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__4_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__4 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_21
   (Q,
    wrst_busy,
    E,
    wr_clk);
  output [3:0]Q;
  input wrst_busy;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire wr_clk;
  wire wrst_busy;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (DI,
    Q,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    leaving_empty0,
    S,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[11]_i_2 ,
    \gwdc.wr_data_count_i_reg[11] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ,
    ram_wr_en_pf,
    clr_full,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]DI;
  output [10:0]Q;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output leaving_empty0;
  output [3:0]S;
  output [4:0]\count_value_i_reg[6]_0 ;
  output \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[11]_i_2 ;
  input [11:0]\gwdc.wr_data_count_i_reg[11] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  input [10:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 ;
  input \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  input ram_wr_en_pf;
  input clr_full;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [10:0]Q;
  wire [3:0]S;
  wire clr_full;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[10]_i_1__1_n_0 ;
  wire \count_value_i[11]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__1_n_0 ;
  wire \count_value_i[8]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_1__1_n_0 ;
  wire \count_value_i[9]_i_2__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [4:0]\count_value_i_reg[6]_0 ;
  wire \count_value_i_reg_n_0_[11] ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ;
  wire [10:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire [11:0]\gwdc.wr_data_count_i_reg[11] ;
  wire [0:0]\gwdc.wr_data_count_i_reg[11]_i_2 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__1 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1__0 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2__0_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(\count_value_i_reg_n_0_[11] ),
        .O(\count_value_i[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__1_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__1_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[11]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[11] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h000000003B2A2A2A)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 ),
        .I1(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I2(leaving_empty0),
        .I3(going_full1),
        .I4(ram_wr_en_pf),
        .I5(clr_full),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [0]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [3]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [9]),
        .I2(Q[10]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [10]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h8000008000000000)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ),
        .I3(Q[9]),
        .I4(\gwdc.wr_data_count_i_reg[11] [9]),
        .I5(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 ),
        .O(leaving_empty0));
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0 ),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[11] [6]),
        .I2(\gwdc.wr_data_count_i_reg[11] [8]),
        .I3(Q[8]),
        .I4(\gwdc.wr_data_count_i_reg[11] [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[11] [0]),
        .I2(\gwdc.wr_data_count_i_reg[11] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[11] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[11] [3]),
        .I2(\gwdc.wr_data_count_i_reg[11] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[11] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [6]),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[11]_i_15 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[11]_i_2 ),
        .I2(\gwdc.wr_data_count_i_reg[11] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_17 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[11] [6]),
        .I2(Q[7]),
        .I3(\gwdc.wr_data_count_i_reg[11] [7]),
        .O(\count_value_i_reg[6]_0 [4]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_18 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[11] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[11] [6]),
        .O(\count_value_i_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_19 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[11] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[11] [5]),
        .O(\count_value_i_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_20 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[11] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[11] [4]),
        .O(\count_value_i_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_21 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[11] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[11] [3]),
        .O(\count_value_i_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_6 
       (.I0(Q[10]),
        .I1(\gwdc.wr_data_count_i_reg[11] [10]),
        .I2(\count_value_i_reg_n_0_[11] ),
        .I3(\gwdc.wr_data_count_i_reg[11] [11]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_7 
       (.I0(Q[9]),
        .I1(\gwdc.wr_data_count_i_reg[11] [9]),
        .I2(Q[10]),
        .I3(\gwdc.wr_data_count_i_reg[11] [10]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_8 
       (.I0(Q[8]),
        .I1(\gwdc.wr_data_count_i_reg[11] [8]),
        .I2(Q[9]),
        .I3(\gwdc.wr_data_count_i_reg[11] [9]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[11]_i_9 
       (.I0(Q[7]),
        .I1(\gwdc.wr_data_count_i_reg[11] [7]),
        .I2(Q[8]),
        .I3(\gwdc.wr_data_count_i_reg[11] [8]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_26
   (ram_empty_i0,
    Q,
    D,
    \count_value_i_reg[10]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[11]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[11] ,
    \gwdc.wr_data_count_i_reg[11]_i_2_0 ,
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ,
    wr_clk);
  output ram_empty_i0;
  output [11:0]Q;
  output [3:0]D;
  output \count_value_i_reg[10]_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[11]_0 ;
  input rst_d1;
  input [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [6:0]S;
  input [3:0]\gwdc.wr_data_count_i_reg[11] ;
  input [0:0]\gwdc.wr_data_count_i_reg[11]_i_2_0 ;
  input [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ;
  input wr_clk;

  wire [3:0]D;
  wire [1:0]DI;
  wire [11:0]Q;
  wire [6:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[10]_i_1__0_n_0 ;
  wire \count_value_i[11]_i_1_n_0 ;
  wire \count_value_i[11]_i_2_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[8]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_1__0_n_0 ;
  wire \count_value_i[9]_i_2__0_n_0 ;
  wire \count_value_i_reg[10]_0 ;
  wire [0:0]\count_value_i_reg[11]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [9:0]\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [10:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \gwdc.wr_data_count_i[11]_i_10_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_11_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_12_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_13_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_14_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_22_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_4_n_0 ;
  wire \gwdc.wr_data_count_i[11]_i_5_n_0 ;
  wire [3:0]\gwdc.wr_data_count_i_reg[11] ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_5 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_6 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_1_n_7 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[11]_i_2_0 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_1 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_2 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_3 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_4 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_5 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_6 ;
  wire \gwdc.wr_data_count_i_reg[11]_i_2_n_7 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:3]\NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__0 
       (.I0(Q[8]),
        .I1(\count_value_i[11]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[11]_i_1 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\count_value_i[11]_i_2_n_0 ),
        .I3(Q[8]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\count_value_i[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[11]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__0_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[11]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__0 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[11] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8 
       (.I0(Q[10]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [9]),
        .O(\count_value_i_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(ram_wr_en_pf),
        .I5(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [8]),
        .I3(Q[8]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [7]),
        .I5(Q[7]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg_0 [10]),
        .I1(Q[10]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [9]),
        .I3(Q[9]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .I5(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_10 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [5]),
        .O(\gwdc.wr_data_count_i[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_11 
       (.I0(Q[5]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [4]),
        .O(\gwdc.wr_data_count_i[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_12 
       (.I0(Q[4]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [3]),
        .O(\gwdc.wr_data_count_i[11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_13 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [2]),
        .O(\gwdc.wr_data_count_i[11]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_14 
       (.I0(Q[2]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [1]),
        .O(\gwdc.wr_data_count_i[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[11]_i_22 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[11]_i_2_0 ),
        .I2(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [0]),
        .I3(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[11]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_3 
       (.I0(Q[9]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [8]),
        .O(\gwdc.wr_data_count_i[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_4 
       (.I0(Q[8]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [7]),
        .O(\gwdc.wr_data_count_i[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[11]_i_5 
       (.I0(Q[7]),
        .I1(\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 [6]),
        .O(\gwdc.wr_data_count_i[11]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[11]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[11]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED [7:3],\gwdc.wr_data_count_i_reg[11]_i_1_n_5 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_6 ,\gwdc.wr_data_count_i_reg[11]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i[11]_i_3_n_0 ,\gwdc.wr_data_count_i[11]_i_4_n_0 ,\gwdc.wr_data_count_i[11]_i_5_n_0 }),
        .O({\NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED [7:4],D}),
        .S({1'b0,1'b0,1'b0,1'b0,\gwdc.wr_data_count_i_reg[11] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \gwdc.wr_data_count_i_reg[11]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[11]_i_2_n_0 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_1 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_2 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_3 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_4 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_5 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_6 ,\gwdc.wr_data_count_i_reg[11]_i_2_n_7 }),
        .DI({\gwdc.wr_data_count_i[11]_i_10_n_0 ,\gwdc.wr_data_count_i[11]_i_11_n_0 ,\gwdc.wr_data_count_i[11]_i_12_n_0 ,\gwdc.wr_data_count_i[11]_i_13_n_0 ,\gwdc.wr_data_count_i[11]_i_14_n_0 ,DI,Q[0]}),
        .O(\NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED [7:0]),
        .S({S[6:2],\gwdc.wr_data_count_i[11]_i_22_n_0 ,S[1:0]}));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [10:0]Q;
  input \count_value_i_reg[0]_0 ;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_1__2_n_0 ;
  wire \count_value_i[10]_i_2__0_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire \count_value_i[7]_i_1__2_n_0 ;
  wire \count_value_i[8]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_1__2_n_0 ;
  wire \count_value_i[9]_i_2__2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1__2 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2__0_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2__2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__2 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1__2 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2__2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1__2 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2__2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_27
   (Q,
    ram_wr_en_pf,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    wr_clk);
  output [10:0]Q;
  input ram_wr_en_pf;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input wr_clk;

  wire [10:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[10]_i_1_n_0 ;
  wire \count_value_i[10]_i_2_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[8]_i_1_n_0 ;
  wire \count_value_i[9]_i_1_n_0 ;
  wire \count_value_i[9]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[10]_i_1 
       (.I0(Q[8]),
        .I1(\count_value_i[10]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(\count_value_i[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[10]_i_2 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\count_value_i[6]_i_2_n_0 ),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\count_value_i[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[8]_i_1 
       (.I0(Q[6]),
        .I1(\count_value_i[9]_i_2_n_0 ),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[8]),
        .O(\count_value_i[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[9]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\count_value_i[9]_i_2_n_0 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\count_value_i[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[9]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[10] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[8] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[9] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "4" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "0" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "71" *) 
(* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "71" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [70:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [70:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [70:0]din;
  wire [70:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "4" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1136" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "71" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "71" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_SYNC_STAGES = "4" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_ASYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "1" *) 
(* ORIG_REF_NAME = "xpm_fifo_async" *) (* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) 
(* P_COMMON_CLOCK = "0" *) (* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) 
(* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "8" *) (* READ_MODE = "fwft" *) (* RELATED_CLOCKS = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "8" *) (* WR_DATA_COUNT_WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) 
(* dont_touch = "true" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [7:0]din;
  output full;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [7:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_empty;
  wire almost_full;
  wire data_valid;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire prog_empty;
  wire prog_full;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire underflow;
  wire wr_ack;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ;
  wire \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "4" *) 
  (* COMMON_CLOCK = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "128" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "9" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "8" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "8" *) 
  (* WR_DATA_COUNT_WIDTH = "4" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "3" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 \gnuram_async_fifo.xpm_fifo_base_inst 
       (.almost_empty(almost_empty),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(overflow),
        .prog_empty(prog_empty),
        .prog_full(prog_full),
        .rd_clk(rd_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(rd_rst_busy),
        .rst(rst),
        .sbiterr(\NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED ),
        .sleep(sleep),
        .underflow(underflow),
        .wr_ack(wr_ack),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "4" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "1136" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "9" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "71" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "71" *) (* WR_DATA_COUNT_WIDTH = "4" *) 
(* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [70:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [70:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [3:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [70:0]din;
  wire [70:0]dout;
  wire empty;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_0_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_6;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [70:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn \gaf_wptr_p3.wrpp3_inst 
       (.Q(count_value_i),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5 \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(wr_pntr_plus1_pf),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg (full),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 (count_value_i),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\gwdc.wr_data_count_i_reg[4] (wr_pntr_ext),
        .\reg_out_i_reg[4]_0 (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] (rdp_inst_n_6),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[3]_0 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[1] ({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\grdc.rd_data_count_i_reg[4] (rd_pntr_ext[2:0]),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[2]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc_dc));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(rd_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(rd_rst_busy));
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(almost_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_0_in),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "71" *) 
  (* BYTE_WRITE_WIDTH_B = "71" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "70" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "71" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "1136" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "71" *) 
  (* P_MIN_WIDTH_DATA_A = "71" *) 
  (* P_MIN_WIDTH_DATA_B = "71" *) 
  (* P_MIN_WIDTH_DATA_ECC = "71" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "71" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "71" *) 
  (* P_WIDTH_COL_WRITE_B = "71" *) 
  (* READ_DATA_WIDTH_A = "71" *) 
  (* READ_DATA_WIDTH_B = "71" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "71" *) 
  (* WRITE_DATA_WIDTH_B = "71" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "72" *) 
  (* rstb_loop_iter = "72" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [70:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(wr_pntr_plus1_pf_carry),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\count_value_i_reg[4]_0 (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[3] (\gen_fwft.rdpp1_inst_n_3 ),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\grdc.rd_data_count_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .\src_gray_ff_reg[4] ({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_6),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.clr_full(clr_full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rst_d1_inst_n_1),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_9 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_10 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1 xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\gen_fwft.count_rst ),
        .d_out_reg(xpm_fifo_rst_inst_n_2),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_1 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "4" *) (* COMMON_CLOCK = "0" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "128" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "9" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "8" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "8" *) 
(* WR_DATA_COUNT_WIDTH = "4" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "3" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [7:0]din;
  output full;
  output full_n;
  output prog_full;
  output [3:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [7:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire aempty_fwft_i0;
  wire almost_empty;
  wire almost_full;
  wire clr_full;
  wire [3:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [3:0]diff_pntr_pe;
  wire [4:4]diff_pntr_pf_q0;
  wire [7:0]din;
  wire [7:0]dout;
  wire empty;
  wire full;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.rpw_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_0 ;
  wire \gen_cdc_pntr.rpw_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_1 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_5 ;
  wire \gen_cdc_pntr.wpr_gray_reg_dc_n_6 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_2 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_3 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_4 ;
  wire \gen_cdc_pntr.wpr_gray_reg_n_5 ;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire [4:1]\gwdc.diff_wr_rd_pntr1_out ;
  wire [1:0]next_fwft_state__0;
  wire overflow;
  wire overflow_i0;
  wire p_0_in;
  wire prog_empty;
  wire prog_full;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire [3:0]rd_pntr_wr_cdc;
  wire [4:0]rd_pntr_wr_cdc_dc;
  wire rd_rst_busy;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_6;
  wire rdp_inst_n_9;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_1;
  wire sleep;
  wire [1:1]src_in_bin00_out;
  wire underflow;
  wire underflow_i0;
  wire wr_ack;
  wire wr_clk;
  wire [3:0]wr_data_count;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire [4:1]wr_pntr_plus1_pf;
  wire wr_pntr_plus1_pf_carry;
  wire [3:0]wr_pntr_rd_cdc;
  wire [4:0]wr_pntr_rd_cdc_dc;
  wire wr_rst_busy;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire wrpp2_inst_n_3;
  wire wrst_busy;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [7:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign sbiterr = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h3FF0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(ram_empty_i),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(rd_rst_busy));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(rd_rst_busy));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_11 \gaf_wptr_p3.wrpp3_inst 
       (.Q(count_value_i),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1 \gen_cdc_pntr.rd_pntr_cdc_dc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc_dc),
        .src_clk(rd_clk),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,src_in_bin00_out,rdp_inst_n_12}));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray \gen_cdc_pntr.rd_pntr_cdc_inst 
       (.dest_clk(wr_clk),
        .dest_out_bin(rd_pntr_wr_cdc),
        .src_clk(rd_clk),
        .src_in_bin(rd_pntr_ext));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_12 \gen_cdc_pntr.rpw_gray_reg 
       (.D(rd_pntr_wr_cdc),
        .Q(wr_pntr_plus1_pf),
        .almost_full(almost_full),
        .clr_full(clr_full),
        .diff_pntr_pf_q0(diff_pntr_pf_q0),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg (full),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 (count_value_i),
        .\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg (\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .\reg_out_i_reg[3]_0 (\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_pntr_plus1_pf_carry(wr_pntr_plus1_pf_carry),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_13 \gen_cdc_pntr.rpw_gray_reg_dc 
       (.D({\gwdc.diff_wr_rd_pntr1_out [4:3],\gwdc.diff_wr_rd_pntr1_out [1]}),
        .Q({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .\gwdc.wr_data_count_i_reg[4] (wr_pntr_ext),
        .\reg_out_i_reg[4]_0 (rd_pntr_wr_cdc_dc),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_14 \gen_cdc_pntr.wpr_gray_reg 
       (.D(diff_pntr_pe[1:0]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] (curr_fwft_state),
        .\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] (rdp_inst_n_6),
        .\gen_pf_ic_rc.ram_empty_i_reg (rd_pntr_ext),
        .\gen_pf_ic_rc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[0]_0 (rd_rst_busy),
        .\reg_out_i_reg[3]_0 (wr_pntr_rd_cdc));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_15 \gen_cdc_pntr.wpr_gray_reg_dc 
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[1] ({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\grdc.rd_data_count_i_reg[4] (rd_pntr_ext[2:0]),
        .rd_clk(rd_clk),
        .\reg_out_i_reg[2]_0 (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\reg_out_i_reg[4]_0 (rd_rst_busy),
        .\reg_out_i_reg[4]_1 (wr_pntr_rd_cdc_dc));
  (* DEST_SYNC_FF = "6" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0 \gen_cdc_pntr.wr_pntr_cdc_dc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc_dc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* REG_OUTPUT = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6 \gen_cdc_pntr.wr_pntr_cdc_inst 
       (.dest_clk(rd_clk),
        .dest_out_bin(wr_pntr_rd_cdc),
        .src_clk(wr_clk),
        .src_in_bin(wr_pntr_ext[3:0]));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(rd_rst_busy));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFDDD4000)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(ram_empty_i),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(almost_empty),
        .O(aempty_fwft_i0));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.gae_fwft.aempty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .Q(almost_empty),
        .S(rd_rst_busy));
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(rd_rst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_16 \gen_fwft.rdpp1_inst 
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[1]_0 (\gen_fwft.rdpp1_inst_n_3 ),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .\grdc.rd_data_count_i_reg[2] ({\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_5 }),
        .\grdc.rd_data_count_i_reg[2]_0 (rd_pntr_ext[2:0]),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .src_in_bin(src_in_bin00_out));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_0 ),
        .Q(almost_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_cdc_pntr.rpw_gray_reg_n_2 ),
        .Q(full),
        .S(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .R(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .R(rd_rst_busy));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBBB)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1 
       (.I0(prog_empty),
        .I1(empty),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0] ),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1] ),
        .I4(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2] ),
        .I5(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3] ),
        .O(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpe_ic.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0 ),
        .Q(prog_empty),
        .S(rd_rst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0),
        .Q(p_0_in),
        .R(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1_inst_n_1),
        .Q(prog_full),
        .S(wrst_busy));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pf_ic_rc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(rd_rst_busy));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "8" *) 
  (* BYTE_WRITE_WIDTH_B = "8" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "1" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "7" *) 
  (* \MEM.ADDRESS_SPACE_END  = "15" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "8" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "128" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "8" *) 
  (* P_MIN_WIDTH_DATA_A = "8" *) 
  (* P_MIN_WIDTH_DATA_B = "8" *) 
  (* P_MIN_WIDTH_DATA_ECC = "8" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "8" *) 
  (* P_WIDTH_COL_WRITE_B = "8" *) 
  (* READ_DATA_WIDTH_A = "8" *) 
  (* READ_DATA_WIDTH_B = "8" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "8" *) 
  (* WRITE_DATA_WIDTH_B = "8" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "8" *) 
  (* rstb_loop_iter = "8" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext[3:0]),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(rd_clk),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [7:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(rd_rst_busy),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(wr_pntr_plus1_pf_carry),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE #(
    .INIT(1'b0)) 
    \gof.overflow_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(overflow_i0),
        .Q(overflow),
        .R(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \guf.underflow_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(underflow_i0),
        .Q(underflow),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gwack.wr_ack_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_2),
        .Q(wr_ack),
        .R(1'b0));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [1]),
        .Q(wr_data_count[0]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .Q(wr_data_count[1]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [3]),
        .Q(wr_data_count[2]),
        .R(wrst_busy));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gwdc.diff_wr_rd_pntr1_out [4]),
        .Q(wr_data_count[3]),
        .R(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_17 rdp_inst
       (.D(diff_pntr_pe[3:2]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q({\gen_cdc_pntr.wpr_gray_reg_n_2 ,\gen_cdc_pntr.wpr_gray_reg_n_3 ,\gen_cdc_pntr.wpr_gray_reg_n_4 ,\gen_cdc_pntr.wpr_gray_reg_n_5 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\count_value_i_reg[4]_0 (rd_rst_busy),
        .\grdc.rd_data_count_i_reg[3] (\gen_fwft.rdpp1_inst_n_3 ),
        .\grdc.rd_data_count_i_reg[4] (\gen_cdc_pntr.wpr_gray_reg_dc_n_6 ),
        .\grdc.rd_data_count_i_reg[4]_0 ({\gen_cdc_pntr.wpr_gray_reg_dc_n_1 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_2 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_3 ,\gen_cdc_pntr.wpr_gray_reg_dc_n_4 }),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .\reg_out_i_reg[4] (\grdc.diff_wr_rd_pntr_rdc [4:3]),
        .\src_gray_ff_reg[4] ({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .src_in_bin({rdp_inst_n_9,rdp_inst_n_10,rdp_inst_n_11,rdp_inst_n_12}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_18 rdpp1_inst
       (.E(rdp_inst_n_6),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (rd_rst_busy),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_19 rst_d1_inst
       (.clr_full(clr_full),
        .\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] (rst_d1_inst_n_1),
        .\gof.overflow_i_reg (full),
        .overflow_i0(overflow_i0),
        .p_0_in(p_0_in),
        .prog_full(prog_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_20 wrp_inst
       (.D(\gwdc.diff_wr_rd_pntr1_out [2]),
        .E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_ext),
        .\gwdc.wr_data_count_i_reg[2] ({\gen_cdc_pntr.rpw_gray_reg_dc_n_3 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_4 ,\gen_cdc_pntr.rpw_gray_reg_dc_n_5 }),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_21 wrpp1_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(wr_pntr_plus1_pf),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_22 wrpp2_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q({wrpp2_inst_n_0,wrpp2_inst_n_1,wrpp2_inst_n_2,wrpp2_inst_n_3}),
        .wr_clk(wr_clk),
        .wrst_busy(wrst_busy));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(wr_pntr_plus1_pf_carry),
        .Q(curr_fwft_state),
        .SR(\gen_fwft.count_rst ),
        .d_out_reg(xpm_fifo_rst_inst_n_2),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_0 (rd_rst_busy),
        .\gen_rst_ic.fifo_rd_rst_ic_reg_1 (\grdc.rd_data_count_i0 ),
        .\guf.underflow_i_reg (empty),
        .\gwack.wr_ack_i_reg (full),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .rst_d1(rst_d1),
        .underflow_i0(underflow_i0),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .wrst_busy(wrst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "2048" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "301056" *) (* FIFO_WRITE_DEPTH = "2048" *) 
(* FULL_RESET_VALUE = "1" *) (* FULL_RST_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "2043" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "2043" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "12" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "11" *) (* READ_DATA_WIDTH = "147" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "147" *) 
(* WR_DATA_COUNT_WIDTH = "12" *) (* WR_DC_WIDTH_EXT = "12" *) (* WR_DEPTH_LOG = "11" *) 
(* WR_PNTR_WIDTH = "11" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "8" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [146:0]din;
  output full;
  output full_n;
  output prog_full;
  output [11:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [146:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire clr_full;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [146:0]din;
  wire [146:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.count_rst ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire \gen_fwft.rdpp1_inst_n_3 ;
  wire [11:8]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [10:0]rd_pntr_ext;
  wire rdp_inst_n_0;
  wire rdp_inst_n_12;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_16;
  wire rdp_inst_n_17;
  wire rdp_inst_n_18;
  wire rdp_inst_n_19;
  wire rdp_inst_n_20;
  wire rdp_inst_n_21;
  wire rdp_inst_n_22;
  wire rdp_inst_n_23;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_10;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rdpp1_inst_n_7;
  wire rdpp1_inst_n_8;
  wire rdpp1_inst_n_9;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [11:8]\^wr_data_count ;
  wire wr_en;
  wire [10:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrp_inst_n_17;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_10;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire wrpp1_inst_n_8;
  wire wrpp1_inst_n_9;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [146:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[11:8] = \^wr_data_count [11:8];
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_24 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_3 ),
        .Q(count_value_i),
        .S({\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\gwdc.wr_data_count_i_reg[11]_i_2 (rd_pntr_ext[1:0]),
        .\gwdc.wr_data_count_i_reg[11]_i_2_0 (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_23),
        .Q(full),
        .S(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "11" *) 
  (* ADDR_WIDTH_B = "11" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "147" *) 
  (* BYTE_WRITE_WIDTH_B = "147" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "146" *) 
  (* \MEM.ADDRESS_SPACE_END  = "2047" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "147" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "301056" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "2048" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "147" *) 
  (* P_MIN_WIDTH_DATA_A = "147" *) 
  (* P_MIN_WIDTH_DATA_B = "147" *) 
  (* P_MIN_WIDTH_DATA_ECC = "147" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "147" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "11" *) 
  (* P_WIDTH_ADDR_READ_B = "11" *) 
  (* P_WIDTH_ADDR_WRITE_A = "11" *) 
  (* P_WIDTH_ADDR_WRITE_B = "11" *) 
  (* P_WIDTH_COL_WRITE_A = "147" *) 
  (* P_WIDTH_COL_WRITE_B = "147" *) 
  (* READ_DATA_WIDTH_A = "147" *) 
  (* READ_DATA_WIDTH_B = "147" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "147" *) 
  (* WRITE_DATA_WIDTH_B = "147" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "148" *) 
  (* rstb_loop_iter = "148" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [146:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_12),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [10]),
        .Q(\^wr_data_count [10]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[11] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [11]),
        .Q(\^wr_data_count [11]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [8]),
        .Q(\^wr_data_count [8]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [9]),
        .Q(\^wr_data_count [9]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.DI(rdp_inst_n_0),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_12),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16,rdp_inst_n_17}),
        .clr_full(clr_full),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6]_0 ({rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg (rdp_inst_n_23),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_17),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1 (full),
        .\gwdc.wr_data_count_i_reg[11] ({wrp_inst_n_1,wr_pntr_ext}),
        .\gwdc.wr_data_count_i_reg[11]_i_2 (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\count_value_i_reg[0]_0 (rdp_inst_n_12),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_25 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .clr_full(clr_full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_26 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_0,\gen_fwft.rdpp1_inst_n_3 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_18,rdp_inst_n_19,rdp_inst_n_20,rdp_inst_n_21,rdp_inst_n_22,\gen_fwft.rdpp1_inst_n_1 ,\gen_fwft.rdpp1_inst_n_2 }),
        .\count_value_i_reg[10]_0 (wrp_inst_n_17),
        .\count_value_i_reg[11]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2 (rd_pntr_ext[10:1]),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_12),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6,rdpp1_inst_n_7,rdpp1_inst_n_8,rdpp1_inst_n_9,rdpp1_inst_n_10}),
        .\gwdc.wr_data_count_i_reg[11] ({rdp_inst_n_14,rdp_inst_n_15,rdp_inst_n_16,rdp_inst_n_17}),
        .\gwdc.wr_data_count_i_reg[11]_i_2_0 (count_value_i),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_27 wrpp1_inst
       (.Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6,wrpp1_inst_n_7,wrpp1_inst_n_8,wrpp1_inst_n_9,wrpp1_inst_n_10}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\gen_fwft.count_rst ),
        .\count_value_i_reg[10] (full),
        .\count_value_i_reg[1] (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    overflow_i0,
    clr_full,
    wrst_busy,
    wr_clk,
    p_0_in,
    rst,
    \gof.overflow_i_reg ,
    prog_full,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  output overflow_i0;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input p_0_in;
  input rst;
  input \gof.overflow_i_reg ;
  input prog_full;
  input wr_en;

  wire clr_full;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'hF3A200A2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_0_in),
        .I1(rst_d1),
        .I2(rst),
        .I3(\gof.overflow_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_19
   (rst_d1,
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ,
    overflow_i0,
    clr_full,
    wrst_busy,
    wr_clk,
    p_0_in,
    rst,
    \gof.overflow_i_reg ,
    prog_full,
    wr_en);
  output rst_d1;
  output \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  output overflow_i0;
  output clr_full;
  input wrst_busy;
  input wr_clk;
  input p_0_in;
  input rst;
  input \gof.overflow_i_reg ;
  input prog_full;
  input wr_en;

  wire clr_full;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ;
  wire \gof.overflow_i_reg ;
  wire overflow_i0;
  wire p_0_in;
  wire prog_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire wrst_busy;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(wrst_busy),
        .Q(rst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(wrst_busy),
        .O(clr_full));
  LUT5 #(
    .INIT(32'hF3A200A2)) 
    \gen_pf_ic_rc.gpf_ic.prog_full_i_i_1 
       (.I0(p_0_in),
        .I1(rst_d1),
        .I2(rst),
        .I3(\gof.overflow_i_reg ),
        .I4(prog_full),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \gof.overflow_i_i_1 
       (.I0(rst_d1),
        .I1(wrst_busy),
        .I2(\gof.overflow_i_reg ),
        .I3(wr_en),
        .O(overflow_i0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_25
   (rst_d1,
    clr_full,
    Q,
    wr_clk,
    rst);
  output rst_d1;
  output clr_full;
  input [0:0]Q;
  input wr_clk;
  input rst;

  wire [0:0]Q;
  wire clr_full;
  wire rst;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4 
       (.I0(rst),
        .I1(rst_d1),
        .I2(Q),
        .O(clr_full));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    diff_pntr_pf_q0,
    \reg_out_i_reg[3]_0 ,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ,
    rst,
    rst_d1,
    almost_full,
    Q,
    wr_pntr_plus1_pf_carry,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ,
    clr_full,
    wrst_busy,
    D,
    wr_clk);
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]diff_pntr_pf_q0;
  output \reg_out_i_reg[3]_0 ;
  input \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ;
  input rst;
  input rst_d1;
  input almost_full;
  input [3:0]Q;
  input wr_pntr_plus1_pf_carry;
  input [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ;
  input [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ;
  input clr_full;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [3:0]Q;
  wire almost_full;
  wire clr_full;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ;
  wire [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ;
  wire [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire leaving_afull;
  wire ram_afull_i0;
  wire [3:0]rd_pntr_wr;
  wire \reg_out_i_reg[3]_0 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0FE0002)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1 
       (.I0(ram_afull_i0),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ),
        .I2(rst),
        .I3(rst_d1),
        .I4(almost_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2 
       (.I0(wr_pntr_plus1_pf_carry),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [3]),
        .I5(rd_pntr_wr[3]),
        .O(ram_afull_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF909090)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(rd_pntr_wr[3]),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(leaving_afull),
        .I4(wr_pntr_plus1_pf_carry),
        .I5(clr_full),
        .O(\reg_out_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rd_pntr_wr[2]),
        .I4(Q[1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[3]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [3]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [0]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(rd_pntr_wr[2]),
        .I3(rd_pntr_wr[3]),
        .I4(Q[3]),
        .O(diff_pntr_pf_q0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[1]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[0]),
        .I4(rd_pntr_wr[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_wr[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_12
   (\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ,
    diff_pntr_pf_q0,
    \reg_out_i_reg[3]_0 ,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ,
    rst,
    rst_d1,
    almost_full,
    Q,
    wr_pntr_plus1_pf_carry,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ,
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ,
    clr_full,
    wrst_busy,
    D,
    wr_clk);
  output \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  output [0:0]diff_pntr_pf_q0;
  output \reg_out_i_reg[3]_0 ;
  input \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ;
  input rst;
  input rst_d1;
  input almost_full;
  input [3:0]Q;
  input wr_pntr_plus1_pf_carry;
  input [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ;
  input [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ;
  input clr_full;
  input wrst_busy;
  input [3:0]D;
  input wr_clk;

  wire [3:0]D;
  wire [3:0]Q;
  wire almost_full;
  wire clr_full;
  wire [0:0]diff_pntr_pf_q0;
  wire \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ;
  wire \gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ;
  wire [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 ;
  wire [3:0]\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ;
  wire \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire leaving_afull;
  wire ram_afull_i0;
  wire [3:0]rd_pntr_wr;
  wire \reg_out_i_reg[3]_0 ;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_pntr_plus1_pf_carry;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'hF0FE0002)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_1 
       (.I0(ram_afull_i0),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg ),
        .I2(rst),
        .I3(rst_d1),
        .I4(almost_full),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_2 
       (.I0(wr_pntr_plus1_pf_carry),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ),
        .I3(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [3]),
        .I5(rd_pntr_wr[3]),
        .O(ram_afull_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_0 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gaf_ic.ram_afull_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF909090)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1 
       (.I0(rd_pntr_wr[3]),
        .I1(Q[3]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I3(leaving_afull),
        .I4(wr_pntr_plus1_pf_carry),
        .I5(clr_full),
        .O(\reg_out_i_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2 
       (.I0(rd_pntr_wr[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(rd_pntr_wr[2]),
        .I4(Q[1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_3 
       (.I0(rd_pntr_wr[3]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [3]),
        .I2(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_afull));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5 
       (.I0(rd_pntr_wr[0]),
        .I1(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [0]),
        .I2(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [2]),
        .I3(rd_pntr_wr[2]),
        .I4(\gen_pf_ic_rc.gaf_ic.ram_afull_i_reg_1 [1]),
        .I5(rd_pntr_wr[1]),
        .O(\gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(rd_pntr_wr[2]),
        .I3(rd_pntr_wr[3]),
        .I4(Q[3]),
        .O(diff_pntr_pf_q0));
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2 
       (.I0(rd_pntr_wr[1]),
        .I1(Q[1]),
        .I2(wr_pntr_plus1_pf_carry),
        .I3(Q[0]),
        .I4(rd_pntr_wr[0]),
        .O(\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_pntr_wr[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_pntr_wr[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rd_pntr_wr[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rd_pntr_wr[3]),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_14
   (D,
    Q,
    ram_empty_i0,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    rd_en,
    ram_empty_i,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[3]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input rd_en;
  input ram_empty_i;
  input \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \reg_out_i_reg[0]_0 ;
  input [3:0]\reg_out_i_reg[3]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [3:0]\reg_out_i_reg[3]_0 ;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7
   (D,
    Q,
    ram_empty_i0,
    \gen_pf_ic_rc.ram_empty_i_reg ,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ,
    rd_en,
    ram_empty_i,
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ,
    \gen_pf_ic_rc.ram_empty_i_reg_0 ,
    \reg_out_i_reg[0]_0 ,
    \reg_out_i_reg[3]_0 ,
    rd_clk);
  output [1:0]D;
  output [3:0]Q;
  output ram_empty_i0;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  input [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  input rd_en;
  input ram_empty_i;
  input \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ;
  input [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  input \reg_out_i_reg[0]_0 ;
  input [3:0]\reg_out_i_reg[3]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire [1:0]\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] ;
  wire \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ;
  wire \gen_pf_ic_rc.ram_empty_i_i_2_n_0 ;
  wire \gen_pf_ic_rc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg ;
  wire [3:0]\gen_pf_ic_rc.ram_empty_i_reg_0 ;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire \reg_out_i_reg[0]_0 ;
  wire [3:0]\reg_out_i_reg[3]_0 ;

  LUT6 #(
    .INIT(64'h6666666699999969)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [1]),
        .I3(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0] [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hD42B2BD4)) 
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I3(Q[1]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF8080802020FF20)) 
    \gen_pf_ic_rc.ram_empty_i_i_1 
       (.I0(\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1] ),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ),
        .I3(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [3]),
        .I5(Q[3]),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pf_ic_rc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pf_ic_rc.ram_empty_i_reg [0]),
        .I2(\gen_pf_ic_rc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pf_ic_rc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pf_ic_rc.ram_empty_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[3]_0 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[4] ,
    wrst_busy,
    \reg_out_i_reg[4]_0 ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\gwdc.wr_data_count_i_reg[4] ;
  input wrst_busy;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\gwdc.wr_data_count_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4] [2]),
        .I2(\gwdc.wr_data_count_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\gwdc.wr_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_13
   (D,
    Q,
    \gwdc.wr_data_count_i_reg[4] ,
    wrst_busy,
    \reg_out_i_reg[4]_0 ,
    wr_clk);
  output [2:0]D;
  output [2:0]Q;
  input [4:0]\gwdc.wr_data_count_i_reg[4] ;
  input wrst_busy;
  input [4:0]\reg_out_i_reg[4]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [2:0]Q;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\reg_out_i_reg[4]_0 ;
  wire \reg_out_i_reg_n_0_[3] ;
  wire \reg_out_i_reg_n_0_[4] ;
  wire wr_clk;
  wire wrst_busy;

  LUT4 #(
    .INIT(16'h2DD2)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[4] [0]),
        .I2(Q[1]),
        .I3(\gwdc.wr_data_count_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\reg_out_i_reg_n_0_[3] ),
        .I2(\gwdc.wr_data_count_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] [3]),
        .I2(\reg_out_i_reg_n_0_[3] ),
        .I3(\reg_out_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4] [2]),
        .I2(\gwdc.wr_data_count_i_reg[4] [0]),
        .I3(Q[0]),
        .I4(\gwdc.wr_data_count_i_reg[4] [1]),
        .I5(Q[1]),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [0]),
        .Q(Q[0]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [1]),
        .Q(Q[1]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [2]),
        .Q(Q[2]),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [3]),
        .Q(\reg_out_i_reg_n_0_[3] ),
        .R(wrst_busy));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_0 [4]),
        .Q(\reg_out_i_reg_n_0_[4] ),
        .R(wrst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_15
   (D,
    Q,
    \reg_out_i_reg[2]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \reg_out_i_reg[4]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \reg_out_i_reg[2]_0 ;
  input [2:0]\grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input \reg_out_i_reg[4]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire [2:0]\grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;
  wire \reg_out_i_reg[2]_0 ;
  wire \reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [1]),
        .I4(\grdc.rd_data_count_i_reg[1] [0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\reg_out_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[4]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_vec" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8
   (D,
    Q,
    \reg_out_i_reg[2]_0 ,
    \grdc.rd_data_count_i_reg[4] ,
    \grdc.rd_data_count_i_reg[1] ,
    \reg_out_i_reg[4]_0 ,
    \reg_out_i_reg[4]_1 ,
    rd_clk);
  output [0:0]D;
  output [4:0]Q;
  output \reg_out_i_reg[2]_0 ;
  input [2:0]\grdc.rd_data_count_i_reg[4] ;
  input [1:0]\grdc.rd_data_count_i_reg[1] ;
  input \reg_out_i_reg[4]_0 ;
  input [4:0]\reg_out_i_reg[4]_1 ;
  input rd_clk;

  wire [0:0]D;
  wire [4:0]Q;
  wire [1:0]\grdc.rd_data_count_i_reg[1] ;
  wire [2:0]\grdc.rd_data_count_i_reg[4] ;
  wire rd_clk;
  wire \reg_out_i_reg[2]_0 ;
  wire \reg_out_i_reg[4]_0 ;
  wire [4:0]\reg_out_i_reg[4]_1 ;

  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\grdc.rd_data_count_i_reg[4] [1]),
        .I3(\grdc.rd_data_count_i_reg[1] [1]),
        .I4(\grdc.rd_data_count_i_reg[1] [0]),
        .I5(\grdc.rd_data_count_i_reg[4] [0]),
        .O(D));
  LUT2 #(
    .INIT(4'h2)) 
    \grdc.rd_data_count_i[4]_i_4 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .O(\reg_out_i_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [0]),
        .Q(Q[0]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [1]),
        .Q(Q[1]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [2]),
        .Q(Q[2]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [3]),
        .Q(Q[3]),
        .R(\reg_out_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\reg_out_i_reg[4]_1 [4]),
        .Q(Q[4]),
        .R(\reg_out_i_reg[4]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    d_out_reg,
    E,
    wr_rst_busy,
    SR,
    \gen_rst_ic.fifo_rd_rst_ic_reg_1 ,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    rst_d1,
    \gwack.wr_ack_i_reg ,
    wr_en,
    ram_empty_i,
    Q,
    rd_en,
    \guf.underflow_i_reg );
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output d_out_reg;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input rst_d1;
  input \gwack.wr_ack_i_reg ;
  input wr_en;
  input ram_empty_i;
  input [1:0]Q;
  input rd_en;
  input \guf.underflow_i_reg ;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire d_out_reg;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C0008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004400000044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAE)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(SR));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_1 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(wr_en),
        .I3(wrst_busy),
        .I4(\gen_rst_ic.fifo_wr_rst_ic ),
        .I5(rst),
        .O(d_out_reg));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0
   (ram_wr_en_pf,
    Q,
    SR,
    rst,
    wr_en,
    \count_value_i_reg[10] ,
    rst_d1,
    ram_empty_i,
    \count_value_i_reg[1] ,
    wr_clk);
  output ram_wr_en_pf;
  output [0:0]Q;
  output [0:0]SR;
  input rst;
  input wr_en;
  input \count_value_i_reg[10] ;
  input rst_d1;
  input ram_empty_i;
  input [1:0]\count_value_i_reg[1] ;
  input wr_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire \count_value_i_reg[10] ;
  wire [1:0]\count_value_i_reg[1] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire ram_wr_en_pf;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT4 #(
    .INIT(16'hAAAE)) 
    \count_value_i[1]_i_1__3 
       (.I0(Q),
        .I1(ram_empty_i),
        .I2(\count_value_i_reg[1] [1]),
        .I3(\count_value_i_reg[1] [0]),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[10] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1
   (\gen_rst_ic.fifo_rd_rst_ic_reg_0 ,
    wrst_busy,
    d_out_reg,
    E,
    wr_rst_busy,
    SR,
    \gen_rst_ic.fifo_rd_rst_ic_reg_1 ,
    underflow_i0,
    rd_clk,
    wr_clk,
    rst,
    rst_d1,
    \gwack.wr_ack_i_reg ,
    wr_en,
    ram_empty_i,
    Q,
    rd_en,
    \guf.underflow_i_reg );
  output \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  output wrst_busy;
  output d_out_reg;
  output [0:0]E;
  output wr_rst_busy;
  output [0:0]SR;
  output [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  output underflow_i0;
  input rd_clk;
  input wr_clk;
  input rst;
  input rst_d1;
  input \gwack.wr_ack_i_reg ;
  input wr_en;
  input ram_empty_i;
  input [1:0]Q;
  input rd_en;
  input \guf.underflow_i_reg ;

  wire \/i__n_0 ;
  wire [0:0]E;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ;
  wire \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire d_out_reg;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_rst_ic.curr_rrst_state ;
  wire \gen_rst_ic.fifo_rd_rst_i ;
  wire \gen_rst_ic.fifo_rd_rst_ic_reg_0 ;
  wire [0:0]\gen_rst_ic.fifo_rd_rst_ic_reg_1 ;
  wire \gen_rst_ic.fifo_rd_rst_wr_i ;
  wire \gen_rst_ic.fifo_wr_rst_ic ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ;
  wire \gen_rst_ic.fifo_wr_rst_rd ;
  wire [1:0]\gen_rst_ic.next_rrst_state ;
  wire \gen_rst_ic.rst_seq_reentered_i_1_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_i_2_n_0 ;
  wire \gen_rst_ic.rst_seq_reentered_reg_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ;
  wire \gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ;
  wire \guf.underflow_i_reg ;
  wire \gwack.wr_ack_i_reg ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire rst_d1;
  wire rst_i__0;
  wire underflow_i0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire wrst_busy;

  LUT5 #(
    .INIT(32'h00010116)) 
    \/i_ 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\/i__n_0 ));
  LUT6 #(
    .INIT(64'h03030200FFFFFFFF)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I5(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFEFEFEEE)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I3(rst),
        .I4(p_0_in),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFFEEE0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I5(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000C0008)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I1(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I2(rst),
        .I3(p_0_in),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000004400000044)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .I3(rst),
        .I4(p_0_in),
        .I5(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 
       (.I0(\/i__n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(p_0_in),
        .I2(rst),
        .I3(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0 ),
        .Q(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .R(\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1 
       (.I0(\gen_rst_ic.curr_rrst_state [0]),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .O(\gen_rst_ic.next_rrst_state [1]));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [0]),
        .Q(\gen_rst_ic.curr_rrst_state [0]),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.next_rrst_state [1]),
        .Q(\gen_rst_ic.curr_rrst_state [1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \__0/i_ 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.next_rrst_state [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hAAAAAEAE)) 
    \count_value_i[1]_i_1__3 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(ram_empty_i),
        .I2(Q[1]),
        .I3(rd_en),
        .I4(Q[0]),
        .O(SR));
  LUT3 #(
    .INIT(8'h3E)) 
    \gen_rst_ic.fifo_rd_rst_ic_i_1 
       (.I0(\gen_rst_ic.fifo_wr_rst_rd ),
        .I1(\gen_rst_ic.curr_rrst_state [1]),
        .I2(\gen_rst_ic.curr_rrst_state [0]),
        .O(\gen_rst_ic.fifo_rd_rst_i ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_rd_rst_ic_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_rd_rst_i ),
        .Q(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_1 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I2(rst_i__0),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I4(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ),
        .I5(\gen_rst_ic.fifo_wr_rst_ic ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_2 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i__0));
  LUT5 #(
    .INIT(32'h00010116)) 
    \gen_rst_ic.fifo_wr_rst_ic_i_3 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.fifo_wr_rst_ic_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.fifo_wr_rst_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.fifo_wr_rst_ic_i_1_n_0 ),
        .Q(\gen_rst_ic.fifo_wr_rst_ic ),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5 \gen_rst_ic.rrst_wr_inst 
       (.dest_clk(wr_clk),
        .dest_rst(\gen_rst_ic.fifo_rd_rst_wr_i ),
        .src_rst(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_rst_ic.rst_seq_reentered_i_1 
       (.I0(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ),
        .I1(rst),
        .I2(p_0_in),
        .O(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_rst_ic.rst_seq_reentered_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .I5(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .O(\gen_rst_ic.rst_seq_reentered_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.rst_seq_reentered_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.rst_seq_reentered_i_1_n_0 ),
        .Q(\gen_rst_ic.rst_seq_reentered_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFFEF00)) 
    \gen_rst_ic.wr_rst_busy_ic_i_1 
       (.I0(rst),
        .I1(p_0_in),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I3(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ),
        .I4(wrst_busy),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000116)) 
    \gen_rst_ic.wr_rst_busy_ic_i_2 
       (.I0(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0] ),
        .I4(\FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4] ),
        .O(\gen_rst_ic.wr_rst_busy_ic_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rst_ic.wr_rst_busy_ic_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_ic.wr_rst_busy_ic_i_1_n_0 ),
        .Q(wrst_busy),
        .R(1'b0));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT = "0" *) 
  (* INIT_SYNC_FF = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4 \gen_rst_ic.wrst_rd_inst 
       (.dest_clk(rd_clk),
        .dest_rst(\gen_rst_ic.fifo_wr_rst_rd ),
        .src_rst(\gen_rst_ic.fifo_wr_rst_ic ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(wrst_busy),
        .I3(rst_d1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\gen_rst_ic.fifo_rd_rst_ic_reg_1 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \guf.underflow_i_i_1 
       (.I0(\guf.underflow_i_reg ),
        .I1(\gen_rst_ic.fifo_rd_rst_ic_reg_0 ),
        .I2(rd_en),
        .O(underflow_i0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gwack.wr_ack_i_i_1 
       (.I0(rst_d1),
        .I1(\gwack.wr_ack_i_reg ),
        .I2(wr_en),
        .I3(wrst_busy),
        .I4(\gen_rst_ic.fifo_wr_rst_ic ),
        .I5(rst),
        .O(d_out_reg));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(wrst_busy),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "2048" *) (* FULL_RESET_VALUE = "1" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "147" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "147" *) (* WR_DATA_COUNT_WIDTH = "12" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [146:0]din;
  output full;
  output prog_full;
  output [11:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [146:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [146:0]din;
  wire [146:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [11:8]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [7:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[11:8] = \^wr_data_count [11:8];
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "2048" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "301056" *) 
  (* FIFO_WRITE_DEPTH = "2048" *) 
  (* FULL_RESET_VALUE = "1" *) 
  (* FULL_RST_VAL = "1'b1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "2043" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "2043" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "12" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "11" *) 
  (* READ_DATA_WIDTH = "147" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "147" *) 
  (* WR_DATA_COUNT_WIDTH = "12" *) 
  (* WR_DC_WIDTH_EXT = "12" *) 
  (* WR_DEPTH_LOG = "11" *) 
  (* WR_PNTR_WIDTH = "11" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[7:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "71" *) (* BYTE_WRITE_WIDTH_B = "71" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "1136" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "16" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "71" *) 
(* P_MIN_WIDTH_DATA_A = "71" *) (* P_MIN_WIDTH_DATA_B = "71" *) (* P_MIN_WIDTH_DATA_ECC = "71" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "71" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) (* P_WIDTH_ADDR_READ_B = "4" *) 
(* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) (* P_WIDTH_COL_WRITE_A = "71" *) 
(* P_WIDTH_COL_WRITE_B = "71" *) (* READ_DATA_WIDTH_A = "71" *) (* READ_DATA_WIDTH_B = "71" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "71" *) (* WRITE_DATA_WIDTH_B = "71" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "72" *) (* rstb_loop_iter = "72" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [70:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [70:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [70:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [70:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [70:0]dina;
  wire [70:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [3:3]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p7_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "70" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p7_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "70" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "1136" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "70" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED [31:0]),
        .CASDINB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED [31:0]),
        .CASDINPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED [3:0]),
        .CASDINPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED [3:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN(dina[63:32]),
        .DINPADINP(dina[67:64]),
        .DINPBDINP({1'b1,dina[70:68]}),
        .DOUTADOUT(doutb[31:0]),
        .DOUTBDOUT(doutb[63:32]),
        .DOUTPADOUTP(doutb[67:64]),
        .DOUTPBDOUTP({\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED [3],doutb[70:68]}),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "8" *) (* BYTE_WRITE_WIDTH_B = "8" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "1" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "128" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "8" *) (* P_MIN_WIDTH_DATA_A = "8" *) (* P_MIN_WIDTH_DATA_B = "8" *) 
(* P_MIN_WIDTH_DATA_ECC = "8" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "8" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "8" *) (* P_WIDTH_COL_WRITE_B = "8" *) (* READ_DATA_WIDTH_A = "8" *) 
(* READ_DATA_WIDTH_B = "8" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "8" *) (* WRITE_DATA_WIDTH_B = "8" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "8" *) 
(* rstb_loop_iter = "8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [7:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [7:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [7:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [7:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [7:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [15:8]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "15" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "7" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "15" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "7" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 4}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("TRUE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addrb,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clkb),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [15:8],doutb}),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [15:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "11" *) (* ADDR_WIDTH_B = "11" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "147" *) (* BYTE_WRITE_WIDTH_B = "147" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "301056" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "2048" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "147" *) (* P_MIN_WIDTH_DATA_A = "147" *) (* P_MIN_WIDTH_DATA_B = "147" *) 
(* P_MIN_WIDTH_DATA_ECC = "147" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "147" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "11" *) 
(* P_WIDTH_ADDR_READ_B = "11" *) (* P_WIDTH_ADDR_WRITE_A = "11" *) (* P_WIDTH_ADDR_WRITE_B = "11" *) 
(* P_WIDTH_COL_WRITE_A = "147" *) (* P_WIDTH_COL_WRITE_B = "147" *) (* READ_DATA_WIDTH_A = "147" *) 
(* READ_DATA_WIDTH_B = "147" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "147" *) (* WRITE_DATA_WIDTH_B = "147" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "148" *) 
(* rstb_loop_iter = "148" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [10:0]addra;
  input [146:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [146:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [10:0]addrb;
  input [146:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [146:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire [146:0]dina;
  wire [146:0]doutb;
  wire enb;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED ;
  wire [15:3]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[146] = \<const0> ;
  assign douta[145] = \<const0> ;
  assign douta[144] = \<const0> ;
  assign douta[143] = \<const0> ;
  assign douta[142] = \<const0> ;
  assign douta[141] = \<const0> ;
  assign douta[140] = \<const0> ;
  assign douta[139] = \<const0> ;
  assign douta[138] = \<const0> ;
  assign douta[137] = \<const0> ;
  assign douta[136] = \<const0> ;
  assign douta[135] = \<const0> ;
  assign douta[134] = \<const0> ;
  assign douta[133] = \<const0> ;
  assign douta[132] = \<const0> ;
  assign douta[131] = \<const0> ;
  assign douta[130] = \<const0> ;
  assign douta[129] = \<const0> ;
  assign douta[128] = \<const0> ;
  assign douta[127] = \<const0> ;
  assign douta[126] = \<const0> ;
  assign douta[125] = \<const0> ;
  assign douta[124] = \<const0> ;
  assign douta[123] = \<const0> ;
  assign douta[122] = \<const0> ;
  assign douta[121] = \<const0> ;
  assign douta[120] = \<const0> ;
  assign douta[119] = \<const0> ;
  assign douta[118] = \<const0> ;
  assign douta[117] = \<const0> ;
  assign douta[116] = \<const0> ;
  assign douta[115] = \<const0> ;
  assign douta[114] = \<const0> ;
  assign douta[113] = \<const0> ;
  assign douta[112] = \<const0> ;
  assign douta[111] = \<const0> ;
  assign douta[110] = \<const0> ;
  assign douta[109] = \<const0> ;
  assign douta[108] = \<const0> ;
  assign douta[107] = \<const0> ;
  assign douta[106] = \<const0> ;
  assign douta[105] = \<const0> ;
  assign douta[104] = \<const0> ;
  assign douta[103] = \<const0> ;
  assign douta[102] = \<const0> ;
  assign douta[101] = \<const0> ;
  assign douta[100] = \<const0> ;
  assign douta[99] = \<const0> ;
  assign douta[98] = \<const0> ;
  assign douta[97] = \<const0> ;
  assign douta[96] = \<const0> ;
  assign douta[95] = \<const0> ;
  assign douta[94] = \<const0> ;
  assign douta[93] = \<const0> ;
  assign douta[92] = \<const0> ;
  assign douta[91] = \<const0> ;
  assign douta[90] = \<const0> ;
  assign douta[89] = \<const0> ;
  assign douta[88] = \<const0> ;
  assign douta[87] = \<const0> ;
  assign douta[86] = \<const0> ;
  assign douta[85] = \<const0> ;
  assign douta[84] = \<const0> ;
  assign douta[83] = \<const0> ;
  assign douta[82] = \<const0> ;
  assign douta[81] = \<const0> ;
  assign douta[80] = \<const0> ;
  assign douta[79] = \<const0> ;
  assign douta[78] = \<const0> ;
  assign douta[77] = \<const0> ;
  assign douta[76] = \<const0> ;
  assign douta[75] = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 
       (.I0(enb),
        .I1(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3 
       (.I0(wea),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "35" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_1 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DBITERR_UNCONNECTED ),
        .DINADIN(dina[31:0]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[35:32]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[35:32]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(addra[10]),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_2 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DBITERR_UNCONNECTED ),
        .DINADIN(dina[67:36]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[71:68]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_2_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "36" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "36" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_3 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_2_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DBITERR_UNCONNECTED ),
        .DINADIN(dina[67:36]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[71:68]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[67:36]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(addra[10]),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_3_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "107" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "107" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_4 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[107:104]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_4_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "107" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "107" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "107" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_5 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_4_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DBITERR_UNCONNECTED ),
        .DINADIN(dina[103:72]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[107:104]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[103:72]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[107:104]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(addra[10]),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_5_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "108" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "108" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_6 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASOUTSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DBITERR_UNCONNECTED ),
        .DINADIN(dina[139:108]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[143:140]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTBDOUT_UNCONNECTED [31:0]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_6_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "108" *) 
  (* \MEM.PORTA.DATA_MSB  = "143" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "1024" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "108" *) 
  (* \MEM.PORTB.DATA_MSB  = "143" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "1024" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "108" *) 
  (* ram_slice_end = "143" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7 
       (.ADDRARDADDR({addra[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb[9:0],1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_36 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_37 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_38 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_39 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_40 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_41 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_42 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_43 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_44 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_45 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_46 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_47 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_48 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_49 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_50 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_51 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_52 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_53 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_54 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_55 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_56 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_57 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_58 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_59 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_60 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_61 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_62 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_63 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_64 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_65 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_66 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_67 }),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_136 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_137 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_138 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_139 }),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_0 ),
        .CASINSBITERR(\gen_wr_a.gen_word_narrow.mem_reg_bram_6_n_1 ),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(enb),
        .CASOUTDBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DBITERR_UNCONNECTED ),
        .DINADIN(dina[139:108]),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP(dina[143:140]),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTADOUT_UNCONNECTED [31:0]),
        .DOUTBDOUT(doutb[139:108]),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(doutb[143:140]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(addra[10]),
        .ENBWREN(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_7_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ,\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1 
       (.I0(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2 
       (.I0(enb),
        .I1(addrb[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3 
       (.I0(wea),
        .I1(addra[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_bram_7_i_3_n_0 ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTA.DATA_LSB  = "144" *) 
  (* \MEM.PORTA.DATA_MSB  = "146" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "2047" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_LSB  = "144" *) 
  (* \MEM.PORTB.DATA_MSB  = "146" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "301056" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "144" *) 
  (* ram_slice_end = "146" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \gen_wr_a.gen_word_narrow.mem_reg_bram_8 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[146:144]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTBDOUT_UNCONNECTED [15:3],doutb[146:144]}),
        .DOUTPADOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_bram_8_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b1),
        .REGCEB(regceb),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(rstb),
        .SLEEP(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
