#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan 29 09:13:32 2024
# Process ID: 7004
# Current directory: C:/Users/arous/Bureau/APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18160 C:\Users\arous\Bureau\APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/arous/Bureau/APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/arous/Bureau/APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.xpr
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
source C:/Users/arous/Bureau/APP2/pb_logique_seq/schema.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top module_commande_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
save_bd_design
launch_simulation
source module_commande_tb.tcl
close_sim
launch_simulation
source module_commande_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simul_module_sig_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
close_sim
launch_simulation
source simul_module_sig_tb.tcl
close_sim
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source simul_module_sig_tb.tcl
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
source simul_module_sig_tb.tcl
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
update_module_reference design_1_mef_decod_i2s_v1b_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
launch_simulation
update_module_reference design_1_mef_decod_i2s_v1b_0_0
generate_target Simulation [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
run all
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 13}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M5_parametre_1}} 
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
restart
run all
restart
run 1000 us
current_wave_config {Untitled 15}
add_wave {{/simul_module_sig_tb/UUT_decodeur/MEF_decodeur_i2s}} 
run all
restart
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
run all
current_wave_config {Untitled 16}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M1_decodeur_i2s}} 
restart
run all
close_sim
launch_simulation
source simul_module_sig_tb.tcl
current_wave_config {Untitled 17}
add_wave {{/simul_module_sig_tb/UUT_mod_sig}} 
run all
current_wave_config {Untitled 17}
add_wave {{/simul_module_sig_tb/UUT_mod_sig/M1_decodeur_i2s}} 
restart
run all
close_sim
