| units: 0.5 tech: gf180mcuD format: MIT
x a_2722_n82# a_4950_n314# a_10034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=9978 y=-313 nfet_03v3
x a_110_n80# a_17052_n4460# D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18062 y=-3199 pfet_03v3
x a_1902_n82# VDDD a_2722_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2666 y=618 pfet_03v3
x a_1902_n82# a_4950_n314# a_10034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=9978 y=946 pfet_03v3
x Set VSSD a_2790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3906 y=-4421 nfet_03v3
x a_110_n80# VSSD a_1002_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=946 y=-79 nfet_03v3
x Reset a_8818_n4422# a_10182_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10126 y=-3161 pfet_03v3
x a_1002_n80# VDDD a_16854_1076# VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=16634 y=1076 pfet_03v3
x Set VSSD a_4950_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=4894 y=-313 nfet_03v3
x a_2722_n4054# a_2604_n3162# a_2790_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=2734 y=-4421 nfet_03v3
x Q_R a_2790_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=4522 y=-4421 nfet_03v3
x a_2604_n3162# Q_R a_5602_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5546 y=-3161 pfet_03v3
x a_4950_n314# VDDD a_6578_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6522 y=946 pfet_03v3
x a_3966_n314# a_4950_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=5510 y=-313 nfet_03v3
x a_1002_n80# VDDD a_1902_n82# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=1846 y=618 pfet_03v3
x a_1902_n82# a_6578_n314# a_3966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8502 y=946 pfet_03v3
x Reset VSSD D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=11102 y=-313 nfet_03v3
x Reset a_5602_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=6162 y=-3161 pfet_03v3
x CLK VDDD a_110_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=54 y=620 pfet_03v3
x Q_R D_reset_FF_0.nQ VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=1718 y=-4189 nfet_03v3
x a_1902_n82# VSSD a_2722_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=2666 y=-81 nfet_03v3
x a_4950_n314# VSSD a_6578_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=6522 y=-313 nfet_03v3
x a_7342_n4422# a_10182_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=10742 y=-3161 pfet_03v3
x a_1002_n80# a_17052_n4460# D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=18062 y=-4459 nfet_03v3
x a_3966_n314# a_4950_946# a_4950_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=5510 y=946 pfet_03v3
x a_1002_n80# VC VCM VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=20616 y=1042 pfet_03v3
x a_110_n80# VSSD a_17052_n4460# VSSD s=38064,868 d=38064,868 l=220 w=312 x=16832 y=-4459 nfet_03v3
x Set VDDD a_4950_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4894 y=946 pfet_03v3
x Set a_12798_946# a_12798_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13358 y=946 pfet_03v3
x Reset a_6578_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=7138 y=-313 nfet_03v3
x Reset VSSD a_8818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=10126 y=-4421 nfet_03v3
x Q_R D_reset_FF_0.nQ VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=1718 y=-3489 pfet_03v3
x a_1902_n82# D_C a_3966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=3910 y=-313 nfet_03v3
x a_110_n80# VC VCM VSSD s=38064,868 d=38064,868 l=56 w=312 x=20616 y=-217 nfet_03v3
x a_8632_n3162# a_7342_n4422# a_11810_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11754 y=-3161 pfet_03v3
x a_2604_n3162# VSSD Q_R VSSD s=38064,868 d=38064,868 l=56 w=312 x=5546 y=-4421 nfet_03v3
x a_2722_n4054# a_2722_n3300# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=14598 y=-4189 nfet_03v3
x clks a_2722_n4054# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=15418 y=-4189 nfet_03v3
x a_1002_n80# VSSD a_1902_n82# VSSD s=38064,868 d=38064,868 l=56 w=312 x=1846 y=-81 nfet_03v3
x a_2722_n4054# a_2604_n3162# a_7342_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7286 y=-3161 pfet_03v3
x D_reset_FF_1.Q VSSD a_12798_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=12742 y=-313 nfet_03v3
x Set a_11810_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12370 y=-3161 pfet_03v3
x Reset Q_R VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=6162 y=-4421 nfet_03v3
x a_7342_n4422# a_8818_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=10742 y=-4421 nfet_03v3
x CLK VSSD a_110_n80# VSSD s=38064,868 d=38064,868 l=56 w=312 x=54 y=-79 nfet_03v3
x Set a_12798_n314# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=13358 y=-313 nfet_03v3
x a_2722_n4054# a_2722_n3300# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14598 y=-3489 pfet_03v3
x clks a_2722_n4054# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15418 y=-3489 pfet_03v3
x a_16854_1076# VDDD VC VDDD s=101400,1820 d=101400,1820 l=220 w=780 x=19188 y=1076 pfet_03v3
x D_reset_FF_1.Q VDDD a_12798_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=12742 y=946 pfet_03v3
x a_2722_n82# a_12798_n314# a_10034_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=14530 y=946 pfet_03v3
x a_110_n80# a_16854_1076# D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=18062 y=1042 pfet_03v3
x a_1902_n82# a_12798_n314# a_10034_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=14530 y=-313 nfet_03v3
x a_17052_n4460# VC VSSD VSSD s=38064,868 d=38064,868 l=220 w=312 x=19234 y=-4479 nfet_03v3
x a_2722_n82# D_C a_3966_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3910 y=946 pfet_03v3
x a_2722_n4054# a_8632_n3162# a_8818_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=8762 y=-3161 pfet_03v3
x Reset VDDD a_11158_946# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11102 y=946 pfet_03v3
x a_10034_n314# a_11158_946# D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=11718 y=946 pfet_03v3
x a_2722_n3300# a_2604_n3162# a_7342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=7286 y=-4421 nfet_03v3
x a_8632_n3162# VSSD a_7342_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=11754 y=-4421 nfet_03v3
x D_reset_FF_1.Q VDDD D_reset_FF_1.nQ VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=15546 y=618 pfet_03v3
x a_1002_n80# a_16854_1076# D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=18062 y=-217 nfet_03v3
x Set a_7342_n4422# VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=12370 y=-4421 nfet_03v3
x a_2722_n82# a_6578_n314# a_3966_n314# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8502 y=-313 nfet_03v3
x a_2722_n3300# a_8632_n3162# D_reset_FF_1.Q VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=13354 y=-3161 pfet_03v3
x a_110_n80# VDDD a_1002_n80# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=946 y=620 pfet_03v3
x Set a_2790_n4422# a_3962_n3162# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=3906 y=-3161 pfet_03v3
x Q_R a_3962_n3162# VDDD VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=4522 y=-3161 pfet_03v3
x a_2722_n3300# a_8632_n3162# a_8818_n4422# VSSD s=38064,868 d=38064,868 l=56 w=312 x=8762 y=-4421 nfet_03v3
x D_reset_FF_1.Q VSSD D_reset_FF_1.nQ VSSD s=38064,868 d=38064,868 l=56 w=312 x=15546 y=-81 nfet_03v3
x a_2722_n3300# a_2604_n3162# a_2790_n4422# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=2734 y=-3161 pfet_03v3
x Reset a_6578_946# a_6578_n314# VDDD s=101400,1820 d=101400,1820 l=56 w=780 x=7138 y=946 pfet_03v3
x a_10034_n314# D_reset_FF_1.Q VSSD VSSD s=38064,868 d=38064,868 l=56 w=312 x=11718 y=-313 nfet_03v3
x a_2722_n4054# a_8632_n3162# D_reset_FF_1.Q VSSD s=38064,868 d=38064,868 l=56 w=312 x=13354 y=-4421 nfet_03v3
C VDDD a_6578_n314# 3.0
C a_2722_n3300# a_2722_n4054# 4.2
C a_4950_n314# VDDD 4.9
C VDDD a_1902_n82# 3.4
C VDDD a_2722_n4054# 3.4
C VDDD Reset 13.0
C a_2604_n3162# Set 2.4
C a_110_n80# Reset 3.1
C VDDD a_7342_n4422# 4.9
C a_2722_n82# VDDD 4.3
C VDDD a_1002_n80# 4.1
C Q_R VDDD 4.9
C D_C VDDD 2.3
C VC VDDD 3.1
C D_reset_FF_1.Q a_1002_n80# 2.1
C a_2790_n4422# VDDD 3.0
C a_4950_n314# Reset 2.4
C a_3966_n314# VDDD 2.0
C a_110_n80# a_1002_n80# 6.8
C VDDD a_16854_1076# 2.9
C Set a_1002_n80# 2.5
C a_2722_n3300# VDDD 4.3
C a_12798_n314# VDDD 3.0
C VC VCM 2.1
C a_3966_n314# Set 2.6
C VDDD a_8818_n4422# 3.0
C D_reset_FF_1.Q VDDD 9.3
C a_2722_n82# a_1902_n82# 4.2
C Reset a_7342_n4422# 2.4
C VDDD a_110_n80# 6.7
C Set VDDD 4.4
C Set a_8632_n3162# 2.8
R clks 214
C Q_R0 4.6
R Q_R 557
= Q_R D_reset_FF_0.Q
R VCM 64
C VC0 3.3
R VC 163
C Reset0 8.3
R Reset 942
C Set0 17.0
R Set 947
R D_C 70
C CLK0 2.2
R CLK 214
C VDDD0 215.7
R VDDD 40576
R VSSD 7066
C a_17052_n4460#0 2.5
R a_17052_n4460# 116
R a_11810_n3162# 100
R a_10182_n3162# 100
R a_8818_n4422# 202
C a_8632_n3162#0 3.6
R a_8632_n3162# 379
C a_7342_n4422#0 2.5
R a_7342_n4422# 423
C a_2722_n4054#0 5.3
R a_2722_n4054# 748
R a_5602_n3162# 100
R a_3962_n3162# 100
R a_2790_n4422# 202
C a_2604_n3162#0 5.0
R a_2604_n3162# 381
C a_2722_n3300#0 3.3
R a_2722_n3300# 520
R D_reset_FF_0.nQ 60
R a_16854_1076# 157
R D_reset_FF_1.nQ 60
R a_12798_n314# 202
R a_12798_946# 100
C D_reset_FF_1.Q0 8.1
R D_reset_FF_1.Q 848
R a_11158_946# 100
C a_10034_n314#0 4.4
R a_10034_n314# 381
R a_6578_n314# 202
R a_6578_946# 100
C a_4950_n314#0 2.5
R a_4950_n314# 423
R a_4950_946# 100
C a_3966_n314#0 3.6
R a_3966_n314# 379
C a_2722_n82#0 3.3
R a_2722_n82# 520
C a_1902_n82#0 5.2
R a_1902_n82# 748
C a_1002_n80#0 10.6
R a_1002_n80# 514
C a_110_n80#0 7.7
R a_110_n80# 614
