// Seed: 863107545
module module_0;
  always @(id_1 ? id_1 & (1) - id_1 : id_1) id_1 = id_1;
  tri id_2, id_3, id_4;
  assign id_1 = id_2 - id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input supply1 id_2,
    input logic id_3,
    input tri0 id_4,
    input supply0 id_5,
    output logic id_6,
    output logic id_7
);
  assign id_7 = id_0;
  initial id_7 = id_3;
  assign id_7 = 1'd0 + 1'b0;
  assign id_6 = id_0;
  wire id_9;
  always id_1 <= 1;
  always id_6 <= 1;
  assign id_6 = 1;
  always
    if (1'h0) id_9 = 1'h0;
    else id_1 = id_3;
  module_0();
endmodule
