// Seed: 3323209837
module module_0;
  reg id_2;
  always id_2 <= #1  (1) === 1;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12,
    output tri id_13,
    output wire id_14,
    output tri1 id_15,
    input uwire id_16,
    input tri0 id_17
);
  assign id_6 = 1;
  module_0();
endmodule
