{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 22:37:50 2011 " "Info: Processing started: Fri May 13 22:37:50 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcd -c lcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcd -c lcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 4 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkr " "Info: Detected ripple clock \"clkr\" as buffer" {  } { { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register next.dat8 register dat\[5\]~reg0 228.47 MHz 4.377 ns Internal " "Info: Clock \"clk\" has Internal fmax of 228.47 MHz between source register \"next.dat8\" and destination register \"dat\[5\]~reg0\" (period= 4.377 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.121 ns + Longest register register " "Info: + Longest register to register delay is 4.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next.dat8 1 REG LCFF_X28_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y7_N21; Fanout = 3; REG Node = 'next.dat8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { next.dat8 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.624 ns) 2.700 ns WideOr3~1 2 COMB LCCOMB_X29_Y18_N28 1 " "Info: 2: + IC(2.076 ns) + CELL(0.624 ns) = 2.700 ns; Loc. = LCCOMB_X29_Y18_N28; Fanout = 1; COMB Node = 'WideOr3~1'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { next.dat8 WideOr3~1 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 4.013 ns WideOr3~2 3 COMB LCCOMB_X28_Y14_N18 1 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 4.013 ns; Loc. = LCCOMB_X28_Y14_N18; Fanout = 1; COMB Node = 'WideOr3~2'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { WideOr3~1 WideOr3~2 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.121 ns dat\[5\]~reg0 4 REG LCFF_X28_Y14_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.121 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 1; REG Node = 'dat\[5\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WideOr3~2 dat[5]~reg0 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.938 ns ( 22.76 % ) " "Info: Total cell delay = 0.938 ns ( 22.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.183 ns ( 77.24 % ) " "Info: Total interconnect delay = 3.183 ns ( 77.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { next.dat8 WideOr3~1 WideOr3~2 dat[5]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { next.dat8 {} WideOr3~1 {} WideOr3~2 {} dat[5]~reg0 {} } { 0.000ns 2.076ns 1.107ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.344 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.970 ns) 4.764 ns clkr 2 REG LCFF_X30_Y15_N1 3 " "Info: 2: + IC(2.654 ns) + CELL(0.970 ns) = 4.764 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 3; REG Node = 'clkr'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { clk clkr } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.000 ns) 6.762 ns clkr~clkctrl 3 COMB CLKCTRL_G6 47 " "Info: 3: + IC(1.998 ns) + CELL(0.000 ns) = 6.762 ns; Loc. = CLKCTRL_G6; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 8.344 ns dat\[5\]~reg0 4 REG LCFF_X28_Y14_N19 1 " "Info: 4: + IC(0.916 ns) + CELL(0.666 ns) = 8.344 ns; Loc. = LCFF_X28_Y14_N19; Fanout = 1; REG Node = 'dat\[5\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.27 % ) " "Info: Total cell delay = 2.776 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.568 ns ( 66.73 % ) " "Info: Total interconnect delay = 5.568 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { clk clkr clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[5]~reg0 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.336 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.970 ns) 4.764 ns clkr 2 REG LCFF_X30_Y15_N1 3 " "Info: 2: + IC(2.654 ns) + CELL(0.970 ns) = 4.764 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 3; REG Node = 'clkr'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { clk clkr } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.000 ns) 6.762 ns clkr~clkctrl 3 COMB CLKCTRL_G6 47 " "Info: 3: + IC(1.998 ns) + CELL(0.000 ns) = 6.762 ns; Loc. = CLKCTRL_G6; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 8.336 ns next.dat8 4 REG LCFF_X28_Y7_N21 3 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 8.336 ns; Loc. = LCFF_X28_Y7_N21; Fanout = 3; REG Node = 'next.dat8'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clkr~clkctrl next.dat8 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.30 % ) " "Info: Total cell delay = 2.776 ns ( 33.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.560 ns ( 66.70 % ) " "Info: Total interconnect delay = 5.560 ns ( 66.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { clk clkr clkr~clkctrl next.dat8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat8 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { clk clkr clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[5]~reg0 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { clk clkr clkr~clkctrl next.dat8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat8 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.121 ns" { next.dat8 WideOr3~1 WideOr3~2 dat[5]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "4.121 ns" { next.dat8 {} WideOr3~1 {} WideOr3~2 {} dat[5]~reg0 {} } { 0.000ns 2.076ns 1.107ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.108ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.344 ns" { clk clkr clkr~clkctrl dat[5]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.344 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[5]~reg0 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.916ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { clk clkr clkr~clkctrl next.dat8 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} next.dat8 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.908ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dat\[6\] dat\[6\]~reg0 15.210 ns register " "Info: tco from clock \"clk\" to destination pin \"dat\[6\]\" through register \"dat\[6\]~reg0\" is 15.210 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.353 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.970 ns) 4.764 ns clkr 2 REG LCFF_X30_Y15_N1 3 " "Info: 2: + IC(2.654 ns) + CELL(0.970 ns) = 4.764 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 3; REG Node = 'clkr'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.624 ns" { clk clkr } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.000 ns) 6.762 ns clkr~clkctrl 3 COMB CLKCTRL_G6 47 " "Info: 3: + IC(1.998 ns) + CELL(0.000 ns) = 6.762 ns; Loc. = CLKCTRL_G6; Fanout = 47; COMB Node = 'clkr~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { clkr clkr~clkctrl } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 8.353 ns dat\[6\]~reg0 4 REG LCFF_X30_Y15_N13 1 " "Info: 4: + IC(0.925 ns) + CELL(0.666 ns) = 8.353 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 1; REG Node = 'dat\[6\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clkr~clkctrl dat[6]~reg0 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 33.23 % ) " "Info: Total cell delay = 2.776 ns ( 33.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.577 ns ( 66.77 % ) " "Info: Total interconnect delay = 5.577 ns ( 66.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { clk clkr clkr~clkctrl dat[6]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[6]~reg0 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.553 ns + Longest register pin " "Info: + Longest register to pin delay is 6.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dat\[6\]~reg0 1 REG LCFF_X30_Y15_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N13; Fanout = 1; REG Node = 'dat\[6\]~reg0'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { dat[6]~reg0 } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.287 ns) + CELL(3.266 ns) 6.553 ns dat\[6\] 2 PIN PIN_197 0 " "Info: 2: + IC(3.287 ns) + CELL(3.266 ns) = 6.553 ns; Loc. = PIN_197; Fanout = 0; PIN Node = 'dat\[6\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { dat[6]~reg0 dat[6] } "NODE_NAME" } } { "lcd.v" "" { Text "F:/fpgatest/wx/13_LCD12864/lcd.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 49.84 % ) " "Info: Total cell delay = 3.266 ns ( 49.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.287 ns ( 50.16 % ) " "Info: Total interconnect delay = 3.287 ns ( 50.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { dat[6]~reg0 dat[6] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { dat[6]~reg0 {} dat[6] {} } { 0.000ns 3.287ns } { 0.000ns 3.266ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.353 ns" { clk clkr clkr~clkctrl dat[6]~reg0 } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "8.353 ns" { clk {} clk~combout {} clkr {} clkr~clkctrl {} dat[6]~reg0 {} } { 0.000ns 0.000ns 2.654ns 1.998ns 0.925ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.553 ns" { dat[6]~reg0 dat[6] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.553 ns" { dat[6]~reg0 {} dat[6] {} } { 0.000ns 3.287ns } { 0.000ns 3.266ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 22:37:51 2011 " "Info: Processing ended: Fri May 13 22:37:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
