TimeQuest Timing Analyzer report for SYSTEM
Fri May 22 03:00:03 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 14. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 16. Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 17. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 18. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 19. Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 20. Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 21. Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 22. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 23. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 24. Slow Model Minimum Pulse Width: 'iCLK_50'
 25. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'
 38. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 40. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 41. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 42. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 43. Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'
 44. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 45. Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'
 46. Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'
 47. Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'
 48. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'
 49. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'
 50. Fast Model Minimum Pulse Width: 'iCLK_50'
 51. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Recovery Transfers
 68. Removal Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; FIFO:FIFO_ADC0_instant|clock            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { FIFO:FIFO_ADC0_instant|clock }            ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|SPI_CLK }     ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] } ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 155.71 MHz ; 155.71 MHz      ; FIFO:FIFO_ADC0_instant|clock            ;      ;
; 351.0 MHz  ; 351.0 MHz       ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 381.24 MHz ; 381.24 MHz      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;      ;
; 386.4 MHz  ; 386.4 MHz       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -5.422 ; -4657.062     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -2.091 ; -4.053        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -1.623 ; -53.083       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -1.588 ; -28.182       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -1.173 ; -1.173        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.804 ; -7.025        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.731 ; -0.731        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.136        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.320 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -1.289 ; -28.942       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.500 ; -24.000       ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.089     ; 6.369      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.420 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.078     ; 6.378      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.398 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.090     ; 6.344      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.263 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.082     ; 6.217      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.237 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.072     ; 6.201      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.225 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.080     ; 6.181      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.199 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a17~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[3]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.088     ; 6.147      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.183 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.093     ; 6.126      ;
; -5.173 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 6.148      ;
; -5.173 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 6.148      ;
; -5.173 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 6.148      ;
; -5.173 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 6.148      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.091 ; FIFO:FIFO_ADC0_instant|empty_reg        ; MBED_RDY                                ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.329     ; 0.798      ;
; -1.962 ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.200     ; 0.798      ;
; 0.308  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.179      ; 0.657      ;
; 0.319  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.319  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.808  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.179      ; 0.657      ;
; 0.819  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 0.819  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 22.151 ; usonic[0]                               ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.007      ; 2.892      ;
; 22.424 ; usonic[0]                               ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.007      ; 2.619      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.722 ; rst                                     ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.010      ; 2.324      ;
; 22.919 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.117      ;
; 22.978 ; usonic[1]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.058      ;
; 22.984 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.052      ;
; 22.988 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.048      ;
; 22.991 ; usonic[0]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.045      ;
; 23.016 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.020      ;
; 23.049 ; usonic[1]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.987      ;
; 23.053 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.983      ;
; 23.062 ; usonic[0]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.974      ;
; 23.066 ; usonic[2]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.970      ;
; 23.085 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.951      ;
; 23.120 ; usonic[1]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.916      ;
; 23.125 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.911      ;
; 23.133 ; usonic[0]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.903      ;
; 23.137 ; usonic[2]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.899      ;
; 23.155 ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.881      ;
; 23.191 ; usonic[1]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.845      ;
; 23.194 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.842      ;
; 23.198 ; on                                      ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; on                                      ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; on                                      ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; on                                      ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; on                                      ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; on                                      ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.839      ;
; 23.198 ; usonic[3]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.838      ;
; 23.204 ; usonic[0]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.832      ;
; 23.208 ; usonic[2]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.828      ;
; 23.262 ; usonic[1]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.774      ;
; 23.269 ; usonic[3]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.767      ;
; 23.275 ; usonic[0]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.761      ;
; 23.279 ; usonic[2]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.757      ;
; 23.309 ; usonic[4]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.727      ;
; 23.333 ; usonic[1]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.703      ;
; 23.340 ; usonic[5]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.340 ; usonic[3]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.696      ;
; 23.346 ; usonic[0]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.690      ;
; 23.350 ; usonic[2]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.686      ;
; 23.380 ; usonic[4]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.656      ;
; 23.404 ; usonic[1]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.632      ;
; 23.411 ; usonic[5]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.411 ; usonic[3]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.625      ;
; 23.417 ; usonic[0]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.619      ;
; 23.421 ; usonic[2]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.615      ;
; 23.450 ; usonic[6]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.586      ;
; 23.451 ; usonic[4]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.585      ;
; 23.457 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.579      ;
; 23.482 ; usonic[7]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[5]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.482 ; usonic[3]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.554      ;
; 23.492 ; usonic[2]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.544      ;
; 23.521 ; usonic[6]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.515      ;
; 23.522 ; usonic[4]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.514      ;
; 23.522 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.514      ;
; 23.528 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.508      ;
; 23.539 ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.497      ;
; 23.553 ; usonic[7]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[5]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.553 ; usonic[3]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.483      ;
; 23.554 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.482      ;
; 23.563 ; usonic[1]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.473      ;
; 23.571 ; MBED_RDY_EDGE                           ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.004      ; 1.469      ;
; 23.576 ; usonic[0]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.460      ;
; 23.588 ; usonic[8]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.448      ;
; 23.592 ; usonic[6]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.444      ;
; 23.593 ; usonic[4]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.443      ;
; 23.593 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.443      ;
; 23.599 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.437      ;
; 23.850 ; CLK_SAMPLE[5]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.186      ;
; 23.939 ; usonic[7]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[5]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.939 ; usonic[3]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.097      ;
; 23.940 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.096      ;
; 23.950 ; usonic[1]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.086      ;
; 23.959 ; usonic[0]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.077      ;
; 23.967 ; usonic[2]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.069      ;
; 23.971 ; usonic[8]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.065      ;
; 23.975 ; usonic[6]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.975 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.061      ;
; 23.976 ; usonic[4]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.060      ;
; 23.976 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.060      ;
; 23.982 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.054      ;
; 24.107 ; MBED_RDY                                ; MBED_RDY_PREV                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.929      ;
; 24.113 ; MBED_RDY                                ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.923      ;
; 24.243 ; usonic[9]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.793      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.623 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.642      ;
; -1.623 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.642      ;
; -1.619 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.648      ;
; -1.610 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.647      ;
; -1.577 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.612      ;
; -1.561 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.580      ;
; -1.561 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.580      ;
; -1.558 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.594      ;
; -1.557 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.586      ;
; -1.548 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.585      ;
; -1.536 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.571      ;
; -1.446 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.481      ;
; -1.440 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.475      ;
; -1.405 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.440      ;
; -1.382 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.407      ;
; -1.382 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.407      ;
; -1.381 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.411      ;
; -1.380 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.414      ;
; -1.379 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.013     ; 2.402      ;
; -1.370 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.403      ;
; -1.368 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.387      ;
; -1.368 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.017     ; 2.387      ;
; -1.364 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.007     ; 2.393      ;
; -1.363 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.398      ;
; -1.355 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.392      ;
; -1.354 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.393      ;
; -1.320 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.345      ;
; -1.320 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.345      ;
; -1.319 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.349      ;
; -1.318 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.352      ;
; -1.317 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.013     ; 2.340      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.316 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.360      ;
; -1.312 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.343      ;
; -1.312 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.343      ;
; -1.312 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.343      ;
; -1.312 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.343      ;
; -1.309 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.344      ;
; -1.308 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.341      ;
; -1.292 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.331      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.254 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.298      ;
; -1.250 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.281      ;
; -1.250 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.281      ;
; -1.250 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.281      ;
; -1.250 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.281      ;
; -1.232 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 2.267      ;
; -1.127 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.152      ;
; -1.127 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 2.152      ;
; -1.126 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 2.156      ;
; -1.125 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.002     ; 2.159      ;
; -1.124 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.013     ; 2.147      ;
; -1.115 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 2.148      ;
; -1.110 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 2.146      ;
; -1.099 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.003      ; 2.138      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.008      ; 2.105      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.059 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.096      ;
; -1.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.088      ;
; -1.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.088      ;
; -1.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.088      ;
; -1.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.005     ; 2.088      ;
; -0.997 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.034      ;
; -0.997 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 2.034      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.588 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.623      ;
; -1.533 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.558      ;
; -1.533 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.558      ;
; -1.511 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.546      ;
; -1.464 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 2.500      ;
; -1.451 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.486      ;
; -1.440 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.475      ;
; -1.409 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.444      ;
; -1.380 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.415      ;
; -1.368 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.403      ;
; -1.354 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.379      ;
; -1.354 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.379      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.349 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.387      ;
; -1.326 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.360      ;
; -1.326 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.360      ;
; -1.326 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.360      ;
; -1.326 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.360      ;
; -1.326 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.360      ;
; -1.308 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.343      ;
; -1.304 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.339      ;
; -1.292 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.327      ;
; -1.249 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.274      ;
; -1.249 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.011     ; 2.274      ;
; -1.232 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 2.267      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.170 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.208      ;
; -1.147 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.181      ;
; -1.147 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.181      ;
; -1.147 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.181      ;
; -1.147 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.181      ;
; -1.147 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.181      ;
; -1.125 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.162      ;
; -1.120 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.157      ;
; -1.089 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 2.125      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.065 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 2.103      ;
; -1.042 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.076      ;
; -1.042 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.076      ;
; -1.042 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.076      ;
; -1.042 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.076      ;
; -1.042 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 2.076      ;
; -1.040 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.077      ;
; -1.040 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.077      ;
; -1.040 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.077      ;
; -1.040 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.077      ;
; -1.007 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 2.043      ;
; -0.990 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.027      ;
; -0.986 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 2.023      ;
; -0.944 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.980      ;
; -0.936 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.972      ;
; -0.933 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.005      ; 1.974      ;
; -0.873 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.909      ;
; -0.840 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.866      ;
; -0.820 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 1.869      ;
; -0.804 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.840      ;
; -0.801 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.837      ;
; -0.781 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.005      ; 1.822      ;
; -0.777 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.004      ; 1.817      ;
; -0.771 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.013     ; 1.787      ;
; -0.756 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.793      ;
; -0.756 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.793      ;
; -0.756 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.793      ;
; -0.756 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.793      ;
; -0.678 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.007     ; 1.707      ;
; -0.586 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 1.635      ;
; -0.568 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.003     ; 1.601      ;
; -0.555 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.591      ;
; -0.552 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.588      ;
; -0.421 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.457      ;
; -0.413 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.449      ;
; -0.292 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 1.330      ;
; -0.267 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.005      ; 1.308      ;
; -0.233 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.269      ;
; -0.233 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.269      ;
; -0.222 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.256      ;
; -0.204 ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.130     ; 1.110      ;
; -0.199 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.235      ;
; -0.191 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 1.229      ;
; -0.072 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.108      ;
; -0.070 ; FIFO:FIFO_ADC0_instant|empty_reg        ; SPI_MASTER_UC:mbed_instant|CSbar        ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.127     ; 0.979      ;
; -0.064 ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.127     ; 0.973      ;
; -0.036 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.072      ;
; -0.030 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.066      ;
; -0.029 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.065      ;
; 0.108  ; FIFO:FIFO_ADC0_instant|out[11]          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.129     ; 0.799      ;
; 0.109  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.129     ; 0.798      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.173 ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 2.198      ; 1.291      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.649  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.915      ;
; 0.651  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.917      ;
; 0.652  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.918      ;
; 0.653  ; FIFO:FIFO_ADC0_instant|out[12]          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.790      ;
; 0.653  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.919      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.794      ;
; 0.657  ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.794      ;
; 0.658  ; FIFO:FIFO_ADC0_instant|out[14]          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.795      ;
; 0.659  ; FIFO:FIFO_ADC0_instant|out[3]           ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.796      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[2]           ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[5]           ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[7]           ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[8]           ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[13]          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.660  ; FIFO:FIFO_ADC0_instant|out[15]          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.797      ;
; 0.661  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.798      ;
; 0.662  ; FIFO:FIFO_ADC0_instant|out[11]          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.129     ; 0.799      ;
; 0.799  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.066      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.072      ;
; 0.834  ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.127     ; 0.973      ;
; 0.840  ; FIFO:FIFO_ADC0_instant|empty_reg        ; SPI_MASTER_UC:mbed_instant|CSbar        ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.127     ; 0.979      ;
; 0.842  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.108      ;
; 0.961  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.229      ;
; 0.969  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.235      ;
; 0.974  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.130     ; 1.110      ;
; 0.978  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.244      ;
; 0.992  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.256      ;
; 1.003  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.269      ;
; 1.003  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.269      ;
; 1.037  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.005      ; 1.308      ;
; 1.062  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.330      ;
; 1.183  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.449      ;
; 1.191  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.457      ;
; 1.322  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.588      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.591      ;
; 1.338  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.003     ; 1.601      ;
; 1.356  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.013      ; 1.635      ;
; 1.448  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.007     ; 1.707      ;
; 1.526  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.793      ;
; 1.526  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.793      ;
; 1.526  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.793      ;
; 1.526  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.793      ;
; 1.534  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.013     ; 1.787      ;
; 1.547  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.004      ; 1.817      ;
; 1.550  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.818      ;
; 1.551  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.005      ; 1.822      ;
; 1.551  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.819      ;
; 1.556  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.824      ;
; 1.559  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.827      ;
; 1.560  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.828      ;
; 1.561  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 1.829      ;
; 1.571  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.837      ;
; 1.574  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.840      ;
; 1.590  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.013      ; 1.869      ;
; 1.610  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.010     ; 1.866      ;
; 1.631  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.898      ;
; 1.631  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.898      ;
; 1.631  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.898      ;
; 1.631  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.898      ;
; 1.633  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.011     ; 1.888      ;
; 1.636  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.011     ; 1.891      ;
; 1.643  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.909      ;
; 1.703  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.005      ; 1.974      ;
; 1.706  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.972      ;
; 1.714  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 1.980      ;
; 1.755  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.019      ;
; 1.759  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.023      ;
; 1.777  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 2.043      ;
; 1.795  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 2.060      ;
; 1.810  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 2.077      ;
; 1.810  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 2.077      ;
; 1.810  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 2.077      ;
; 1.810  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 2.077      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.076      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.076      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.076      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.076      ;
; 1.812  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.076      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.835  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 2.103      ;
; 1.908  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.172      ;
; 1.909  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.173      ;
; 1.909  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.173      ;
; 2.002  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 2.267      ;
; 2.019  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.011     ; 2.274      ;
; 2.019  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.011     ; 2.274      ;
; 2.062  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 2.327      ;
; 2.074  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 2.339      ;
; 2.078  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 2.343      ;
; 2.096  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.360      ;
; 2.096  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 2.360      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.804 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.331      ; 1.793      ;
; -0.567 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.013      ;
; -0.567 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.314      ; 2.013      ;
; -0.535 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.322      ; 2.053      ;
; -0.494 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.095      ;
; -0.494 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.095      ;
; -0.494 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.095      ;
; -0.494 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.095      ;
; -0.494 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.095      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; -0.347 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 2.246      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[2]                 ; FIFO:FIFO_ADC0_instant|rd_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[4]                 ; FIFO:FIFO_ADC0_instant|rd_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[5]                 ; FIFO:FIFO_ADC0_instant|rd_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[7]                 ; FIFO:FIFO_ADC0_instant|rd_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|rd_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.657      ;
; 0.401  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.797      ;
; 0.401  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.797      ;
; 0.401  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.797      ;
; 0.402  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.798      ;
; 0.403  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.799      ;
; 0.411  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.807      ;
; 0.541  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 0.937      ;
; 0.544  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.184      ; 0.962      ;
; 0.583  ; SPI_MASTER_UC:mbed_instant|FIN                   ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.128      ; 0.977      ;
; 0.592  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.129      ; 0.987      ;
; 0.597  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.132      ; 0.995      ;
; 0.600  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.132      ; 0.998      ;
; 0.728  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.134      ; 1.128      ;
; 0.730  ; SPI_MASTER_ADC:ADC0_instant|FIN                  ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.130      ; 1.126      ;
; 0.732  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.134      ; 1.132      ;
; 0.733  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.129      ; 1.128      ;
; 0.747  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[27]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.013      ;
; 0.751  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.135      ; 1.152      ;
; 0.792  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29] ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.058      ;
; 0.796  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.170      ; 1.200      ;
; 0.805  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.169      ; 1.208      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.177      ; 1.218      ;
; 0.828  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.169      ; 1.231      ;
; 0.830  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 1.098      ;
; 0.831  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.129      ; 1.226      ;
; 0.836  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30] ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.101      ;
; 0.836  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.188      ; 1.258      ;
; 0.837  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.103      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.105      ;
; 0.844  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.111      ;
; 0.845  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.005      ; 1.116      ;
; 0.845  ; FIFO:FIFO_ADC0_instant|dffr2                     ; FIFO:FIFO_ADC0_instant|rd_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.111      ;
; 0.846  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.180      ; 1.260      ;
; 0.850  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray~4                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.236      ;
; 0.852  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.190      ; 1.276      ;
; 0.852  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.174      ; 1.260      ;
; 0.868  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.133      ; 1.267      ;
; 0.873  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.166      ; 1.273      ;
; 0.888  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.133      ; 1.287      ;
; 0.888  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.157      ; 1.279      ;
; 0.946  ; FIFO:FIFO_ADC0_instant|regarray~12               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.211      ;
; 0.962  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.127      ; 1.355      ;
; 0.966  ; FIFO:FIFO_ADC0_instant|regarray~7                ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.233      ;
; 0.973  ; FIFO:FIFO_ADC0_instant|regarray~11               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.238      ;
; 0.978  ; FIFO:FIFO_ADC0_instant|regarray~15               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.245      ;
; 0.978  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray~15                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.131      ; 1.375      ;
; 0.980  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.131      ; 1.377      ;
; 0.981  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42] ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.002     ; 1.245      ;
; 0.981  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40] ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.246      ;
; 0.982  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.265      ;
; 0.984  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.249      ;
; 0.984  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43] ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.001      ; 1.251      ;
; 0.986  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.269      ;
; 0.989  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.255      ;
; 0.990  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.273      ;
; 0.997  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.280      ;
; 1.000  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg2  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.283      ;
; 1.004  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.287      ;
; 1.008  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.291      ;
; 1.017  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 1.282      ;
; 1.018  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 1.284      ;
; 1.018  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.167      ; 1.419      ;
; 1.060  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.446      ;
; 1.063  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10]    ; FIFO:FIFO_ADC0_instant|regarray~11                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.120      ; 1.449      ;
; 1.067  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg5  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 1.350      ;
; 1.074  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.179      ; 1.487      ;
; 1.077  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.174      ; 1.485      ;
; 1.079  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.165      ; 1.478      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.731 ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.191      ; 1.726      ;
; -0.145 ; CLK_SAMPLE[4]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.190      ; 2.311      ;
; 0.125  ; CLK_SAMPLE[5]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.190      ; 2.581      ;
; 0.139  ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 2.200      ; 2.605      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.782      ;
; 0.519  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.785      ;
; 0.522  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.788      ;
; 0.525  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.797      ;
; 0.548  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.814      ;
; 0.564  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.830      ;
; 0.569  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.835      ;
; 0.571  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.837      ;
; 0.571  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.837      ;
; 0.572  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.838      ;
; 0.580  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.846      ;
; 0.582  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.848      ;
; 0.586  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.852      ;
; 0.587  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.853      ;
; 0.588  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.854      ;
; 0.653  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.919      ;
; 0.667  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.933      ;
; 0.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.945      ;
; 0.694  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.961      ;
; 0.705  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.971      ;
; 0.707  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.973      ;
; 0.709  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.976      ;
; 0.710  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.977      ;
; 0.757  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.023      ;
; 0.764  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.030      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.061      ;
; 0.798  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.064      ;
; 0.819  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.085      ;
; 0.820  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.086      ;
; 0.824  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.090      ;
; 0.827  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.094      ;
; 0.830  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.097      ;
; 0.832  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.098      ;
; 0.833  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.099      ;
; 0.834  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.100      ;
; 0.836  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.102      ;
; 0.839  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.105      ;
; 0.840  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.106      ;
; 0.840  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.106      ;
; 0.843  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.109      ;
; 0.846  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.112      ;
; 0.849  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.115      ;
; 0.851  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.117      ;
; 0.853  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.119      ;
; 0.853  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.120      ;
; 0.854  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.120      ;
; 0.858  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.124      ;
; 0.885  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.152      ;
; 0.898  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.164      ;
; 0.902  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.168      ;
; 0.902  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.168      ;
; 0.945  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.211      ;
; 0.946  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.212      ;
; 0.955  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.007      ; 1.228      ;
; 0.956  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.222      ;
; 0.958  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.224      ;
; 0.960  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.226      ;
; 0.962  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.228      ;
; 0.966  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.232      ;
; 0.972  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.238      ;
; 0.973  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.239      ;
; 0.977  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.244      ;
; 1.008  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 1.273      ;
; 1.009  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.007     ; 1.268      ;
; 1.012  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.278      ;
; 1.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.281      ;
; 1.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.281      ;
; 1.020  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.003     ; 1.283      ;
; 1.021  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.012     ; 1.275      ;
; 1.025  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.012     ; 1.279      ;
; 1.050  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.317      ;
; 1.050  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.317      ;
; 1.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.319      ;
; 1.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.319      ;
; 1.052  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.319      ;
; 1.058  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 1.325      ;
; 1.066  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.006      ; 1.338      ;
; 1.083  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.005     ; 1.344      ;
; 1.103  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.369      ;
; 1.107  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.373      ;
; 1.107  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.373      ;
; 1.110  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.376      ;
; 1.113  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.379      ;
; 1.154  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 1.420      ;
; 1.186  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.008      ; 1.460      ;
; 1.186  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.008      ; 1.460      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.038 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.179      ; 0.657      ;
; 0.391  ; SPI_ON                                  ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; usonic[0]                               ; usonic[0]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.462  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.179      ; 0.657      ;
; 0.516  ; MBED_RDY_PREV                           ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.524  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.527  ; usonic[9]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.657  ; MBED_RDY                                ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.663  ; MBED_RDY                                ; MBED_RDY_PREV                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.929      ;
; 0.788  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; usonic[4]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; usonic[6]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; usonic[8]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.803  ; usonic[2]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.069      ;
; 0.811  ; usonic[0]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.077      ;
; 0.820  ; usonic[1]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.830  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; usonic[3]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[5]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; usonic[7]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.920  ; CLK_SAMPLE[5]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.186      ;
; 1.171  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.437      ;
; 1.177  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.177  ; usonic[4]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
; 1.178  ; usonic[6]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.444      ;
; 1.182  ; usonic[8]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.448      ;
; 1.194  ; usonic[0]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.460      ;
; 1.199  ; MBED_RDY_EDGE                           ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.469      ;
; 1.207  ; usonic[1]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.216  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.217  ; usonic[3]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[5]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.217  ; usonic[7]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.231  ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.497      ;
; 1.242  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.508      ;
; 1.248  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.248  ; usonic[4]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.249  ; usonic[6]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.515      ;
; 1.278  ; usonic[2]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.544      ;
; 1.288  ; usonic[3]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[5]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.288  ; usonic[7]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.554      ;
; 1.313  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.319  ; usonic[4]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.585      ;
; 1.320  ; usonic[6]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.349  ; usonic[2]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.615      ;
; 1.353  ; usonic[0]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.619      ;
; 1.359  ; usonic[3]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.359  ; usonic[5]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.366  ; usonic[1]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.632      ;
; 1.390  ; usonic[4]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.656      ;
; 1.420  ; usonic[2]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.686      ;
; 1.424  ; usonic[0]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.690      ;
; 1.430  ; usonic[3]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.430  ; usonic[5]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.696      ;
; 1.437  ; usonic[1]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.703      ;
; 1.461  ; usonic[4]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.727      ;
; 1.491  ; usonic[2]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.757      ;
; 1.495  ; usonic[0]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.761      ;
; 1.501  ; usonic[3]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.767      ;
; 1.508  ; usonic[1]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.562  ; usonic[2]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.828      ;
; 1.566  ; usonic[0]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.832      ;
; 1.572  ; on                                      ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; on                                      ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; on                                      ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; on                                      ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; on                                      ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; on                                      ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.839      ;
; 1.572  ; usonic[3]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.838      ;
; 1.576  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.842      ;
; 1.579  ; usonic[1]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.845      ;
; 1.615  ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.881      ;
; 1.633  ; usonic[2]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.899      ;
; 1.637  ; usonic[0]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.903      ;
; 1.645  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.911      ;
; 1.650  ; usonic[1]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.916      ;
; 1.685  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.951      ;
; 1.704  ; usonic[2]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.970      ;
; 1.708  ; usonic[0]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.974      ;
; 1.717  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.983      ;
; 1.721  ; usonic[1]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.987      ;
; 1.754  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.020      ;
; 1.779  ; usonic[0]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.045      ;
; 1.782  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.786  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.052      ;
; 1.792  ; usonic[1]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.058      ;
; 1.851  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.117      ;
; 2.048  ; rst                                     ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.324      ;
; 2.048  ; rst                                     ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.324      ;
; 2.048  ; rst                                     ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.324      ;
; 2.048  ; rst                                     ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.324      ;
; 2.048  ; rst                                     ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 2.324      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.320 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.323      ; 2.039      ;
; 1.601 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 1.762      ;
; 1.601 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 1.762      ;
; 1.601 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.327      ; 1.762      ;
; 1.607 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.765      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.612 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.336      ; 1.760      ;
; 1.613 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.326      ; 1.749      ;
; 1.622 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 1.742      ;
; 1.622 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 1.742      ;
; 1.622 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 1.742      ;
; 1.622 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.328      ; 1.742      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
; 2.059 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 2.329      ; 1.306      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -1.289 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.329      ; 1.306      ;
; -0.852 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 1.742      ;
; -0.852 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 1.742      ;
; -0.852 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 1.742      ;
; -0.852 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.328      ; 1.742      ;
; -0.843 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.326      ; 1.749      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.842 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.760      ;
; -0.837 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.336      ; 1.765      ;
; -0.831 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 1.762      ;
; -0.831 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 1.762      ;
; -0.831 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.327      ; 1.762      ;
; -0.550 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 2.323      ; 2.039      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[4]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1]             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1]             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[1]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[1]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[2]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[2]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 6.929 ; 6.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 6.929 ; 6.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 7.540 ; 7.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.540 ; 7.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.169 ; 7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.169 ; 7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.233 ; 5.233 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.006 ; 5.006 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.233 ; 5.233 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -6.699 ; -6.699 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -6.699 ; -6.699 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -7.310 ; -7.310 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -7.310 ; -7.310 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -6.939 ; -6.939 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -6.939 ; -6.939 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.713 ; -4.713 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.713 ; -4.713 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.776 ; -4.776 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -4.776 ; -4.776 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -5.003 ; -5.003 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.377  ; 6.377  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.377  ; 6.377  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 8.398  ; 8.398  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 8.398  ; 8.398  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 12.952 ; 12.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 11.082 ; 11.082 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 10.835 ; 10.835 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.900  ; 9.900  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 12.952 ; 12.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 11.054 ; 11.054 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.932  ; 9.932  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.625  ; 9.625  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.801 ; 10.801 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 10.801 ; 10.801 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 9.480  ; 9.480  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.828  ; 9.828  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 10.231 ; 10.231 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 10.279 ; 10.279 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 10.029 ; 10.029 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 12.486 ; 12.486 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 12.486 ; 12.486 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 12.398 ; 12.398 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 11.554 ; 11.554 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 11.896 ; 11.896 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.182 ; 10.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 10.177 ; 10.177 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 10.406 ; 10.406 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.138 ; 10.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 9.369  ; 9.369  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 9.238  ; 9.238  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.812  ; 9.812  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 9.794  ; 9.794  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.138 ; 10.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.795  ; 9.795  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.822  ; 9.822  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 10.718 ; 10.718 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.718 ; 10.718 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 9.551  ; 9.551  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.511  ; 8.511  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.257  ; 8.257  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.511  ; 8.511  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.642  ; 8.642  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.146  ; 8.146  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.341  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.642  ; 8.642  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 5.780  ; 5.780  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.780  ; 5.780  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 7.528  ; 7.528  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 7.528  ; 7.528  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 9.276  ; 9.276  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 10.702 ; 10.702 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 10.453 ; 10.453 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.520  ; 9.520  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 12.571 ; 12.571 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.674 ; 10.674 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.552  ; 9.552  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.276  ; 9.276  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 8.699  ; 8.699  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 10.018 ; 10.018 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 8.699  ; 8.699  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.072  ; 9.072  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 9.447  ; 9.447  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 9.225  ; 9.225  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.496  ; 9.496  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.242  ; 9.242  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 9.806  ; 9.806  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 12.109 ; 12.109 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 12.046 ; 12.046 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 11.199 ; 11.199 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 11.550 ; 11.550 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 9.806  ; 9.806  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.818  ; 9.818  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 10.049 ; 10.049 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 8.491  ; 8.491  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 8.624  ; 8.624  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 8.491  ; 8.491  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.091  ; 9.091  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 9.046  ; 9.046  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 9.395  ; 9.395  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.079  ; 9.079  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.074  ; 9.074  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 9.551  ; 9.551  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.718 ; 10.718 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 9.551  ; 9.551  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.350  ; 8.257  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.257  ; 8.257  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.511  ; 8.511  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.341  ; 8.146  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.146  ; 8.146  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.341  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.642  ; 8.642  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.356 ;        ;        ; 12.356 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.088 ; 12.088 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.260 ;        ;        ; 12.260 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.069 ;        ;        ; 11.069 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.371 ;        ;        ; 12.371 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.672 ;        ;        ; 11.672 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.987 ;        ;        ; 11.987 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.356 ;        ;        ; 12.356 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.088 ; 12.088 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.260 ;        ;        ; 12.260 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.069 ;        ;        ; 11.069 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.371 ;        ;        ; 12.371 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.672 ;        ;        ; 11.672 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.987 ;        ;        ; 11.987 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -2.548 ; -1358.192     ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.817 ; -1.586        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.308 ; -5.559        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.263 ; -2.469        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.942 ; -0.942        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.695 ; -0.695        ;
; FIFO:FIFO_ADC0_instant|clock            ; -0.691 ; -8.059        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.077        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast Model Recovery Summary                          ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; 1.410 ; 0.000         ;
+------------------------------+-------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock ; -0.869 ; -21.857       ;
+------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; FIFO:FIFO_ADC0_instant|clock            ; -1.627 ; -5368.480     ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -0.500 ; -54.000       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -0.500 ; -24.000       ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.548 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a52~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.058     ; 3.522      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.511 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a37~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[8]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.065     ; 3.478      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.502 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a56~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[12] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.066     ; 3.468      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.453 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a3~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.063     ; 3.422      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg0   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg1   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg2   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg3   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg4   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg5   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg6   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg7   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg8   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg9   ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg10  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.445 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a6~portb_address_reg11  ; FIFO:FIFO_ADC0_instant|out[7]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.061     ; 3.416      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.422 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a18~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[4]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.056     ; 3.398      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.411 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a12~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[13] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.069     ; 3.374      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.377      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg4  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg5  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg6  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg7  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg8  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg9  ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg10 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a49~portb_address_reg11 ; FIFO:FIFO_ADC0_instant|out[5]  ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.045     ; 3.396      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.377      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.377      ;
; -2.409 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ; FIFO:FIFO_ADC0_instant|out[11] ; FIFO:FIFO_ADC0_instant|clock ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; -0.064     ; 3.377      ;
+--------+-------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.817 ; FIFO:FIFO_ADC0_instant|empty_reg        ; MBED_RDY                                ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.455     ; 0.394      ;
; -0.769 ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.407     ; 0.394      ;
; 0.397  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.091      ; 0.367      ;
; 0.410  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.410  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.897  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.091      ; 0.367      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 0.910  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 23.701 ; usonic[0]                               ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 1.336      ;
; 23.818 ; usonic[0]                               ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.005      ; 1.219      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 23.878 ; rst                                     ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.008      ; 1.162      ;
; 24.071 ; usonic[1]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.961      ;
; 24.074 ; usonic[0]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.958      ;
; 24.084 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.948      ;
; 24.101 ; on                                      ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.101 ; on                                      ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.101 ; on                                      ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.101 ; on                                      ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.101 ; on                                      ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.101 ; on                                      ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.931      ;
; 24.106 ; usonic[1]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.926      ;
; 24.109 ; usonic[0]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.923      ;
; 24.116 ; usonic[2]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.916      ;
; 24.116 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.916      ;
; 24.117 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.915      ;
; 24.136 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.896      ;
; 24.141 ; usonic[1]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.891      ;
; 24.144 ; usonic[0]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.888      ;
; 24.149 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.883      ;
; 24.151 ; usonic[2]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.881      ;
; 24.169 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.863      ;
; 24.176 ; usonic[1]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.856      ;
; 24.179 ; usonic[0]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.853      ;
; 24.186 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.846      ;
; 24.186 ; usonic[2]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.846      ;
; 24.196 ; usonic[3]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.836      ;
; 24.206 ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.826      ;
; 24.211 ; usonic[1]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.821      ;
; 24.214 ; usonic[0]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.818      ;
; 24.219 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.813      ;
; 24.221 ; usonic[2]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.811      ;
; 24.231 ; usonic[3]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.801      ;
; 24.246 ; usonic[1]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.246 ; usonic[4]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.786      ;
; 24.249 ; usonic[0]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.783      ;
; 24.256 ; usonic[2]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.776      ;
; 24.266 ; usonic[5]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.266 ; usonic[3]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.766      ;
; 24.281 ; usonic[1]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.281 ; usonic[4]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.751      ;
; 24.284 ; usonic[0]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.748      ;
; 24.291 ; usonic[2]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.741      ;
; 24.301 ; usonic[5]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.301 ; usonic[3]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.731      ;
; 24.316 ; usonic[6]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.316 ; usonic[4]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.716      ;
; 24.319 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.713      ;
; 24.326 ; usonic[2]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.706      ;
; 24.335 ; usonic[7]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.697      ;
; 24.336 ; usonic[5]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.336 ; usonic[3]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.696      ;
; 24.340 ; MBED_RDY_EDGE                           ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.003      ; 0.695      ;
; 24.344 ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.688      ;
; 24.351 ; usonic[6]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; usonic[4]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.351 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.681      ;
; 24.354 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.678      ;
; 24.370 ; usonic[7]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.662      ;
; 24.371 ; usonic[5]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.371 ; usonic[3]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.371 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.661      ;
; 24.375 ; usonic[1]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.657      ;
; 24.378 ; usonic[0]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.654      ;
; 24.383 ; usonic[8]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.649      ;
; 24.386 ; usonic[6]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; usonic[4]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.386 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.646      ;
; 24.389 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.643      ;
; 24.476 ; CLK_SAMPLE[5]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.556      ;
; 24.510 ; usonic[7]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.522      ;
; 24.511 ; usonic[5]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; usonic[3]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.511 ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.521      ;
; 24.513 ; usonic[0]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.519      ;
; 24.515 ; usonic[1]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.517      ;
; 24.519 ; usonic[2]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.513      ;
; 24.521 ; usonic[8]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.511      ;
; 24.524 ; usonic[6]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; usonic[4]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.524 ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.508      ;
; 24.527 ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.505      ;
; 24.553 ; MBED_RDY                                ; MBED_RDY_PREV                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.479      ;
; 24.560 ; MBED_RDY                                ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.472      ;
; 24.637 ; usonic[9]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 0.395      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                       ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.308 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.324      ;
; -0.308 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.324      ;
; -0.307 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.330      ;
; -0.298 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.330      ;
; -0.258 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.274      ;
; -0.258 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.274      ;
; -0.257 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.280      ;
; -0.248 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.280      ;
; -0.198 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.221      ;
; -0.198 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.221      ;
; -0.196 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.222      ;
; -0.195 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.216      ;
; -0.194 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.223      ;
; -0.188 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.216      ;
; -0.177 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.193      ;
; -0.177 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.016     ; 1.193      ;
; -0.176 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.199      ;
; -0.170 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.204      ;
; -0.167 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.199      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.184      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.184      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.184      ;
; -0.158 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.184      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.157 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.195      ;
; -0.156 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.194      ;
; -0.156 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.194      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.186      ;
; -0.148 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.171      ;
; -0.148 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.171      ;
; -0.146 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.172      ;
; -0.145 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.166      ;
; -0.144 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.173      ;
; -0.138 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.166      ;
; -0.138 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.169      ;
; -0.129 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.000      ; 1.161      ;
; -0.120 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.154      ;
; -0.108 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.134      ;
; -0.108 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.134      ;
; -0.108 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.134      ;
; -0.108 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.134      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.145      ;
; -0.106 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.144      ;
; -0.106 ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.144      ;
; -0.089 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.120      ;
; -0.078 ; SPI_MASTER_ADC:ADC0_instant|icounter[0] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.109      ;
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.090      ;
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.009     ; 1.090      ;
; -0.065 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.091      ;
; -0.064 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.011     ; 1.085      ;
; -0.063 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.003     ; 1.092      ;
; -0.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[1] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.092      ;
; -0.057 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.004     ; 1.085      ;
; -0.049 ; SPI_MASTER_ADC:ADC0_instant|icounter[3] ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.080      ;
; -0.039 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.002      ; 1.073      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.036 ; SPI_MASTER_ADC:ADC0_instant|CSbar       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.069      ;
; -0.027 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.053      ;
; -0.027 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.053      ;
; -0.027 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.053      ;
; -0.027 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.006     ; 1.053      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.064      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.063      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|icounter[4] ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.006      ; 1.063      ;
; -0.012 ; SPI_MASTER_ADC:ADC0_instant|icounter[2] ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; -0.001     ; 1.043      ;
; 0.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.019      ;
; 0.014  ; SPI_MASTER_ADC:ADC0_instant|icounter[5] ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 1.000        ; 0.001      ; 1.019      ;
+--------+-----------------------------------------+-----------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.263 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.003     ; 1.292      ;
; -0.232 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.254      ;
; -0.232 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.254      ;
; -0.196 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.003     ; 1.225      ;
; -0.165 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.187      ;
; -0.165 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.187      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.146 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.181      ;
; -0.139 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.003     ; 1.168      ;
; -0.130 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.160      ;
; -0.130 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.160      ;
; -0.130 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.160      ;
; -0.130 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.160      ;
; -0.130 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.160      ;
; -0.110 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.141      ;
; -0.108 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.130      ;
; -0.108 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.010     ; 1.130      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.110      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.079 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.114      ;
; -0.075 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.106      ;
; -0.073 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 1.105      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.093      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.093      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.093      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.093      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.093      ;
; -0.044 ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.075      ;
; -0.039 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.070      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.022 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.003      ; 1.057      ;
; -0.013 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.046      ;
; -0.010 ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.043      ;
; -0.008 ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.039      ;
; -0.006 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.036      ;
; -0.006 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.036      ;
; -0.006 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.036      ;
; -0.006 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.036      ;
; -0.006 ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.002     ; 1.036      ;
; -0.002 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.035      ;
; -0.002 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.035      ;
; -0.002 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.035      ;
; -0.002 ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 1.035      ;
; -0.002 ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.033      ;
; 0.029  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.001     ; 1.002      ;
; 0.044  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.004      ; 0.992      ;
; 0.063  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.969      ;
; 0.065  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.968      ;
; 0.065  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.968      ;
; 0.110  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.922      ;
; 0.122  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.911      ;
; 0.122  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.911      ;
; 0.122  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.911      ;
; 0.122  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.001      ; 0.911      ;
; 0.145  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.887      ;
; 0.149  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.007     ; 0.876      ;
; 0.151  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.881      ;
; 0.165  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 0.880      ;
; 0.171  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.005      ; 0.866      ;
; 0.173  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.004      ; 0.863      ;
; 0.175  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.013     ; 0.844      ;
; 0.186  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.846      ;
; 0.195  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.837      ;
; 0.214  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.006     ; 0.812      ;
; 0.219  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.813      ;
; 0.222  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.810      ;
; 0.263  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.006     ; 0.763      ;
; 0.273  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.013      ; 0.772      ;
; 0.281  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.751      ;
; 0.284  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.748      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.675      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.675      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.675      ;
; 0.362  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.670      ;
; 0.392  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 0.642      ;
; 0.399  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.004      ; 0.637      ;
; 0.419  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.613      ;
; 0.424  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.003     ; 0.605      ;
; 0.426  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.049     ; 0.557      ;
; 0.445  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.002      ; 0.589      ;
; 0.490  ; FIFO:FIFO_ADC0_instant|empty_reg        ; SPI_MASTER_UC:mbed_instant|CSbar        ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.047     ; 0.495      ;
; 0.502  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.530      ;
; 0.513  ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.047     ; 0.472      ;
; 0.518  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.514      ;
; 0.520  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.512      ;
; 0.521  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; 0.000      ; 0.511      ;
; 0.587  ; FIFO:FIFO_ADC0_instant|out[2]           ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.048     ; 0.397      ;
; 0.587  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1.000        ; -0.048     ; 0.397      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.942 ; SPI_ON                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 1.405      ; 0.615      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.288  ; FIFO:FIFO_ADC0_instant|out[12]          ; SPI_MASTER_UC:mbed_instant|data_out[12] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.392      ;
; 0.289  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.441      ;
; 0.290  ; FIFO:FIFO_ADC0_instant|out[4]           ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.394      ;
; 0.290  ; FIFO:FIFO_ADC0_instant|out[10]          ; SPI_MASTER_UC:mbed_instant|data_out[10] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.394      ;
; 0.291  ; FIFO:FIFO_ADC0_instant|out[3]           ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.395      ;
; 0.291  ; FIFO:FIFO_ADC0_instant|out[5]           ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.395      ;
; 0.291  ; FIFO:FIFO_ADC0_instant|out[13]          ; SPI_MASTER_UC:mbed_instant|data_out[13] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.395      ;
; 0.291  ; FIFO:FIFO_ADC0_instant|out[14]          ; SPI_MASTER_UC:mbed_instant|data_out[14] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.395      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; FIFO:FIFO_ADC0_instant|out[7]           ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.396      ;
; 0.292  ; FIFO:FIFO_ADC0_instant|out[8]           ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.396      ;
; 0.292  ; FIFO:FIFO_ADC0_instant|out[15]          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.396      ;
; 0.293  ; FIFO:FIFO_ADC0_instant|out[2]           ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.397      ;
; 0.293  ; FIFO:FIFO_ADC0_instant|out[6]           ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.397      ;
; 0.293  ; FIFO:FIFO_ADC0_instant|out[11]          ; SPI_MASTER_UC:mbed_instant|data_out[11] ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.048     ; 0.397      ;
; 0.359  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.514      ;
; 0.367  ; FIFO:FIFO_ADC0_instant|out[9]           ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.047     ; 0.472      ;
; 0.378  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.530      ;
; 0.390  ; FIFO:FIFO_ADC0_instant|empty_reg        ; SPI_MASTER_UC:mbed_instant|CSbar        ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.047     ; 0.495      ;
; 0.435  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 0.589      ;
; 0.454  ; FIFO:FIFO_ADC0_instant|out[1]           ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.049     ; 0.557      ;
; 0.456  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.003     ; 0.605      ;
; 0.458  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.610      ;
; 0.461  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.613      ;
; 0.481  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.004      ; 0.637      ;
; 0.488  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.002      ; 0.642      ;
; 0.518  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.670      ;
; 0.523  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.675      ;
; 0.596  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.751      ;
; 0.607  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.013      ; 0.772      ;
; 0.617  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.006     ; 0.763      ;
; 0.658  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.661  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.813      ;
; 0.666  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.006     ; 0.812      ;
; 0.694  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.846      ;
; 0.705  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.013     ; 0.844      ;
; 0.707  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.004      ; 0.863      ;
; 0.709  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.005      ; 0.866      ;
; 0.714  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.869      ;
; 0.714  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.869      ;
; 0.715  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.013      ; 0.880      ;
; 0.719  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.874      ;
; 0.720  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.875      ;
; 0.722  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.877      ;
; 0.725  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 0.880      ;
; 0.729  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.881      ;
; 0.731  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.007     ; 0.876      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.887      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.010     ; 0.878      ;
; 0.740  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.010     ; 0.882      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.911      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.911      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.911      ;
; 0.758  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.911      ;
; 0.770  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.810  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.963      ;
; 0.812  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.962      ;
; 0.814  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.967      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 0.965      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.827  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.003     ; 0.976      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.004      ; 0.992      ;
; 0.851  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.002      ;
; 0.882  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.033      ;
; 0.882  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.035      ;
; 0.882  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.035      ;
; 0.882  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.035      ;
; 0.882  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.001      ; 1.035      ;
; 0.886  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.036      ;
; 0.886  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.036      ;
; 0.886  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.036      ;
; 0.886  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.036      ;
; 0.886  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.036      ;
; 0.888  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.039      ;
; 0.889  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.039      ;
; 0.890  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.040      ;
; 0.892  ; SPI_MASTER_UC:mbed_instant|CSbar        ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.002     ; 1.042      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; 0.003      ; 1.057      ;
; 0.919  ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.070      ;
; 0.924  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.075      ;
; 0.955  ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.106      ;
; 0.959  ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.001     ; 1.110      ;
; 0.988  ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 0.000        ; -0.010     ; 1.130      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                       ; Launch Clock                            ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.695 ; on                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 0.856      ;
; -0.467 ; CLK_SAMPLE[4]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.084      ;
; -0.351 ; CLK_SAMPLE[5]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.399      ; 1.200      ;
; -0.319 ; rst                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar             ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 1.407      ; 1.240      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[4]   ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[5]   ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[6]   ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_in[8]   ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; SPI_MASTER_ADC:ADC0_instant|data_in[10]  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.397      ;
; 0.257  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.409      ;
; 0.262  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.414      ;
; 0.267  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.419      ;
; 0.269  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.421      ;
; 0.269  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.421      ;
; 0.269  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.421      ;
; 0.270  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.422      ;
; 0.272  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.424      ;
; 0.275  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.427      ;
; 0.276  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.428      ;
; 0.276  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.428      ;
; 0.313  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.466      ;
; 0.314  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.466      ;
; 0.315  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.467      ;
; 0.321  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.473      ;
; 0.329  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.481      ;
; 0.333  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.486      ;
; 0.333  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.486      ;
; 0.343  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.495      ;
; 0.349  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.501      ;
; 0.352  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.504      ;
; 0.362  ; SPI_MASTER_ADC:ADC0_instant|data_in[7]   ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.517      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.377  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; SPI_MASTER_ADC:ADC0_instant|data_in[11]  ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.534      ;
; 0.384  ; SPI_MASTER_ADC:ADC0_instant|data_in[9]   ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.536      ;
; 0.386  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.539      ;
; 0.388  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.541      ;
; 0.393  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.545      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.550      ;
; 0.400  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.552      ;
; 0.410  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.562      ;
; 0.412  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.564      ;
; 0.416  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.568      ;
; 0.416  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.568      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.569      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.569      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.569      ;
; 0.417  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.569      ;
; 0.418  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.570      ;
; 0.420  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.572      ;
; 0.421  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.573      ;
; 0.438  ; SPI_MASTER_ADC:ADC0_instant|data_in[2]   ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.005      ; 0.595      ;
; 0.444  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.597      ;
; 0.449  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.601      ;
; 0.450  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.602      ;
; 0.451  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.605      ;
; 0.453  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.605      ;
; 0.454  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.606      ;
; 0.454  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.001     ; 0.607      ;
; 0.457  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.609      ;
; 0.458  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.610      ;
; 0.460  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.612      ;
; 0.463  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.616      ;
; 0.469  ; SPI_MASTER_ADC:ADC0_instant|data_in[3]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.615      ;
; 0.473  ; SPI_MASTER_ADC:ADC0_instant|data_in[0]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.004     ; 0.621      ;
; 0.478  ; SPI_MASTER_ADC:ADC0_instant|data_in[13]  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.010     ; 0.620      ;
; 0.478  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.631      ;
; 0.478  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.631      ;
; 0.479  ; SPI_MASTER_ADC:ADC0_instant|data_in[1]   ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.010     ; 0.621      ;
; 0.483  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; -0.006     ; 0.629      ;
; 0.493  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN               ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.005      ; 0.650      ;
; 0.502  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.655      ;
; 0.502  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.655      ;
; 0.503  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.656      ;
; 0.503  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.656      ;
; 0.504  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.657      ;
; 0.504  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.001      ; 0.657      ;
; 0.523  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.675      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.676      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.530  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.682      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.687      ;
; 0.538  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 0.000        ; 0.000      ; 0.690      ;
+--------+------------------------------------------+-----------------------------------------------+-----------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.691 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.456      ; 0.917      ;
; -0.568 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[10]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 1.025      ;
; -0.568 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.441      ; 1.025      ;
; -0.547 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.054      ;
; -0.547 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.054      ;
; -0.547 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[4]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.054      ;
; -0.547 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.054      ;
; -0.547 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.449      ; 1.054      ;
; -0.545 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[9]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.447      ; 1.054      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[8]                                                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; -0.492 ; rst                                              ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 1.114      ;
; 0.193  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray~9                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.394      ;
; 0.193  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray~14                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.394      ;
; 0.194  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[32]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.395      ;
; 0.195  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray~6                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.396      ;
; 0.195  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray~10                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.396      ;
; 0.201  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.402      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[2]                 ; FIFO:FIFO_ADC0_instant|rd_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[4]                 ; FIFO:FIFO_ADC0_instant|rd_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[5]                 ; FIFO:FIFO_ADC0_instant|rd_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[7]                 ; FIFO:FIFO_ADC0_instant|rd_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[10]                ; FIFO:FIFO_ADC0_instant|rd_reg[10]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|rd_reg[11]                ; FIFO:FIFO_ADC0_instant|rd_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO:FIFO_ADC0_instant|empty_reg                 ; FIFO:FIFO_ADC0_instant|empty_reg                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.367      ;
; 0.225  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a2~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.107      ; 0.470      ;
; 0.275  ; SPI_MASTER_UC:mbed_instant|FIN                   ; FIFO:FIFO_ADC0_instant|dffr1                                                                                      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.047      ; 0.474      ;
; 0.279  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray~2                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.480      ;
; 0.281  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.047      ; 0.480      ;
; 0.282  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[36]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.485      ;
; 0.285  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|regarray~8                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.488      ;
; 0.351  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a28~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.093      ; 0.582      ;
; 0.354  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a26~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.101      ; 0.593      ;
; 0.355  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a8~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.094      ; 0.587      ;
; 0.356  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29] ; FIFO:FIFO_ADC0_instant|out[1]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a32~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.109      ; 0.603      ;
; 0.359  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[27]                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|wr_reg[0]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|wr_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|wr_reg[11]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|wr_reg[2]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[5]                 ; FIFO:FIFO_ADC0_instant|wr_reg[5]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO:FIFO_ADC0_instant|wr_reg[9]                 ; FIFO:FIFO_ADC0_instant|wr_reg[9]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a1~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.101      ; 0.603      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.053      ; 0.569      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|FIN                  ; FIFO:FIFO_ADC0_instant|dffw1                                                                                      ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.049      ; 0.568      ;
; 0.368  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]     ; FIFO:FIFO_ADC0_instant|regarray~5                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.053      ; 0.573      ;
; 0.368  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[38]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.047      ; 0.567      ;
; 0.369  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.111      ; 0.618      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|wr_reg[1]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|wr_reg[6]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO:FIFO_ADC0_instant|wr_reg[8]                 ; FIFO:FIFO_ADC0_instant|wr_reg[8]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a14~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.094      ; 0.603      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[3]                 ; FIFO:FIFO_ADC0_instant|wr_reg[3]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO:FIFO_ADC0_instant|wr_reg[4]                 ; FIFO:FIFO_ADC0_instant|wr_reg[4]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30] ; FIFO:FIFO_ADC0_instant|out[2]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.524      ;
; 0.373  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[33] ; FIFO:FIFO_ADC0_instant|out[5]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.525      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[30]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.580      ;
; 0.376  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a5~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.095      ; 0.609      ;
; 0.378  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[34] ; FIFO:FIFO_ADC0_instant|out[6]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.004      ; 0.534      ;
; 0.378  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[35] ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.532      ;
; 0.379  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[31] ; FIFO:FIFO_ADC0_instant|out[3]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.530      ;
; 0.384  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[37]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.584      ;
; 0.394  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a20~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.088      ; 0.620      ;
; 0.400  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.603      ;
; 0.402  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]     ; FIFO:FIFO_ADC0_instant|regarray~4                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.042      ; 0.596      ;
; 0.408  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a35~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.079      ; 0.625      ;
; 0.409  ; FIFO:FIFO_ADC0_instant|dffr2                     ; FIFO:FIFO_ADC0_instant|rd_reg[7]                                                                                  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.561      ;
; 0.413  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]     ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[29]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.617      ;
; 0.439  ; FIFO:FIFO_ADC0_instant|wr_reg[0]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg0  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.629      ;
; 0.439  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43] ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.593      ;
; 0.440  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[40] ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.591      ;
; 0.441  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[42] ; FIFO:FIFO_ADC0_instant|out[14]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.592      ;
; 0.442  ; FIFO:FIFO_ADC0_instant|wr_reg[6]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg6  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.632      ;
; 0.443  ; FIFO:FIFO_ADC0_instant|wr_reg[11]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg11 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.633      ;
; 0.443  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[41] ; FIFO:FIFO_ADC0_instant|out[13]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.594      ;
; 0.446  ; FIFO:FIFO_ADC0_instant|wr_reg[1]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg1  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.636      ;
; 0.448  ; FIFO:FIFO_ADC0_instant|wr_reg[13]                ; FIFO:FIFO_ADC0_instant|wr_reg[13]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a7~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.091      ; 0.677      ;
; 0.450  ; FIFO:FIFO_ADC0_instant|wr_reg[2]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg2  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.640      ;
; 0.452  ; FIFO:FIFO_ADC0_instant|wr_reg[12]                ; FIFO:FIFO_ADC0_instant|wr_reg[12]                                                                                 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.000      ; 0.604      ;
; 0.452  ; FIFO:FIFO_ADC0_instant|wr_reg[7]                 ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg7  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.642      ;
; 0.454  ; FIFO:FIFO_ADC0_instant|wr_reg[10]                ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a47~porta_address_reg10 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.052      ; 0.644      ;
; 0.456  ; FIFO:FIFO_ADC0_instant|regarray~7                ; FIFO:FIFO_ADC0_instant|out[7]                                                                                     ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.610      ;
; 0.458  ; FIFO:FIFO_ADC0_instant|regarray~12               ; FIFO:FIFO_ADC0_instant|out[12]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.609      ;
; 0.461  ; FIFO:FIFO_ADC0_instant|regarray~11               ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.612      ;
; 0.462  ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[39] ; FIFO:FIFO_ADC0_instant|out[11]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; -0.001     ; 0.613      ;
; 0.463  ; FIFO:FIFO_ADC0_instant|regarray~15               ; FIFO:FIFO_ADC0_instant|out[15]                                                                                    ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.002      ; 0.617      ;
; 0.467  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]     ; FIFO:FIFO_ADC0_instant|regarray~3                                                                                 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.048      ; 0.667      ;
; 0.471  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]     ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.109      ; 0.718      ;
; 0.471  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a11~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.102      ; 0.711      ;
; 0.476  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a58~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.097      ; 0.711      ;
; 0.477  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray~15                                                                                ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.680      ;
; 0.478  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a13~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.089      ; 0.705      ;
; 0.479  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|regarray_rtl_0_bypass[43]                                                                  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.051      ; 0.682      ;
; 0.488  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a43~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.100      ; 0.726      ;
; 0.488  ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14]    ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a44~porta_datain_reg0   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 0.092      ; 0.718      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.030 ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.017 ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.091      ; 0.367      ;
; 0.215  ; SPI_ON                                  ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; usonic[0]                               ; usonic[0]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; MBED_RDY_PREV                           ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.241  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; usonic[9]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.320  ; MBED_RDY                                ; MBED_RDY_EDGE                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.472      ;
; 0.327  ; MBED_RDY                                ; MBED_RDY_PREV                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.353  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[4]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; usonic[6]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359  ; usonic[8]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; usonic[2]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.365  ; usonic[1]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.367  ; usonic[0]                               ; usonic[1]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[3]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; usonic[5]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; usonic[7]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.404  ; CLK_SAMPLE[5]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.556      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.470  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.483  ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.091      ; 0.367      ;
; 0.491  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.494  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[4]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; usonic[6]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.497  ; usonic[8]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.502  ; usonic[0]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.654      ;
; 0.505  ; usonic[1]                               ; usonic[2]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[3]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; usonic[5]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; usonic[7]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.526  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[4]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; usonic[6]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.536  ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.540  ; MBED_RDY_EDGE                           ; SPI_ON                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.695      ;
; 0.544  ; usonic[3]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; usonic[5]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; usonic[7]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.554  ; usonic[2]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.561  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.564  ; usonic[4]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; usonic[6]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; usonic[3]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; usonic[5]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.589  ; usonic[2]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.596  ; usonic[0]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599  ; usonic[4]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; usonic[1]                               ; usonic[3]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.614  ; usonic[3]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; usonic[5]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.624  ; usonic[2]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.631  ; usonic[0]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.634  ; usonic[4]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.634  ; usonic[1]                               ; usonic[4]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.649  ; usonic[3]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.659  ; usonic[2]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.661  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.666  ; usonic[0]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.669  ; usonic[1]                               ; usonic[5]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.821      ;
; 0.674  ; CLK_SAMPLE[4]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.684  ; usonic[3]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.694  ; usonic[2]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.694  ; CLK_SAMPLE[3]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.701  ; usonic[0]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.853      ;
; 0.704  ; usonic[1]                               ; usonic[6]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.856      ;
; 0.711  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.863      ;
; 0.729  ; usonic[2]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.881      ;
; 0.731  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.883      ;
; 0.736  ; usonic[0]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.888      ;
; 0.739  ; usonic[1]                               ; usonic[7]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.891      ;
; 0.744  ; CLK_SAMPLE[2]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.896      ;
; 0.763  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.915      ;
; 0.764  ; usonic[2]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.764  ; CLK_SAMPLE[1]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.771  ; usonic[0]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.774  ; usonic[1]                               ; usonic[8]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.926      ;
; 0.779  ; on                                      ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; on                                      ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; on                                      ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; on                                      ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; on                                      ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.779  ; on                                      ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.796  ; CLK_SAMPLE[0]                           ; CLK_SAMPLE[5]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.948      ;
; 0.806  ; usonic[0]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.958      ;
; 0.809  ; usonic[1]                               ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.961      ;
; 1.002  ; rst                                     ; CLK_SAMPLE[0]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.162      ;
; 1.002  ; rst                                     ; CLK_SAMPLE[1]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.162      ;
; 1.002  ; rst                                     ; CLK_SAMPLE[2]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.162      ;
; 1.002  ; rst                                     ; CLK_SAMPLE[3]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.162      ;
; 1.002  ; rst                                     ; CLK_SAMPLE[4]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.162      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                     ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; 1.410 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.450      ; 1.072      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 0.949      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 0.949      ;
; 1.536 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.453      ; 0.949      ;
; 1.541 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.952      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.542 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.461      ; 0.951      ;
; 1.543 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.452      ; 0.941      ;
; 1.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.935      ;
; 1.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.935      ;
; 1.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.935      ;
; 1.551 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.454      ; 0.935      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
; 1.749 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 1.000        ; 1.455      ; 0.738      ;
+-------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                       ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                           ; Launch Clock                            ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.869 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.455      ; 0.738      ;
; -0.671 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.935      ;
; -0.671 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.935      ;
; -0.671 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.935      ;
; -0.671 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.454      ; 0.935      ;
; -0.663 ; rst       ; FIFO:FIFO_ADC0_instant|regarray~0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.452      ; 0.941      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.662 ; rst       ; FIFO:FIFO_ADC0_instant|wr_reg[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.951      ;
; -0.661 ; rst       ; FIFO:FIFO_ADC0_instant|full_reg   ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.461      ; 0.952      ;
; -0.656 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 0.949      ;
; -0.656 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 0.949      ;
; -0.656 ; rst       ; FIFO:FIFO_ADC0_instant|rd_reg[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.453      ; 0.949      ;
; -0.530 ; rst       ; FIFO:FIFO_ADC0_instant|empty_reg  ; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 0.000        ; 1.450      ; 1.072      ;
+--------+-----------+-----------------------------------+-----------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FIFO:FIFO_ADC0_instant|clock'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; FIFO:FIFO_ADC0_instant|clock ; Rise       ; FIFO:FIFO_ADC0_instant|altsyncram:regarray_rtl_0|altsyncram_05h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|SPI_CLK'                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[10]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[11]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[12]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[13]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[14]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[2]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[3]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[4]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[5]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[6]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[7]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[8]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in[9]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_in_final[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]       ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|SPI_CLK_5[2]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; Rise       ; mbed_instant|icounter[4]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO:FIFO_ADC0_instant|clock                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY                                            ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV                                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV                                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1]             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[1]             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]             ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]             ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON                                              ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on                                                  ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst                                                 ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[6]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[7]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[8]                                           ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[9]                                           ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; ADC0_instant|SPI_CLK|clk                            ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLKPLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[0]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[1]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[2]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[3]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[4]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_SAMPLE[5]|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_ADC0_instant|clock|clk                         ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_EDGE|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY_PREV|clk                                   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; MBED_RDY|clk                                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; SPI_ON|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[1]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[1]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[2]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; mbed_instant|SPI_CLK_5[2]|clk                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; on|clk                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; rst|clk                                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[0]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[1]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[2]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[3]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[4]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; usonic[5]|clk                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 3.969 ; 3.969 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 3.969 ; 3.969 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 4.222 ; 4.222 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 4.222 ; 4.222 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 4.132 ; 4.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 4.132 ; 4.132 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.728 ; 2.728 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.728 ; 2.728 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.847 ; 2.847 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.737 ; 2.737 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 2.847 ; 2.847 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -3.849 ; -3.849 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -3.849 ; -3.849 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -4.102 ; -4.102 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.102 ; -4.102 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.012 ; -4.012 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.012 ; -4.012 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.608 ; -2.608 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.608 ; -2.608 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.617 ; -2.617 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.617 ; -2.617 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.727 ; -2.727 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 3.197 ; 3.197 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 3.197 ; 3.197 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 4.202 ; 4.202 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 4.202 ; 4.202 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 6.893 ; 6.893 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.957 ; 5.957 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 5.777 ; 5.777 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.385 ; 5.385 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.893 ; 6.893 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.931 ; 5.931 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.417 ; 5.417 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.268 ; 5.268 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.703 ; 5.703 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.703 ; 5.703 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 5.101 ; 5.101 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.245 ; 5.245 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 5.422 ; 5.422 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.315 ; 5.315 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.444 ; 5.444 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.315 ; 5.315 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 6.440 ; 6.440 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 6.440 ; 6.440 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 6.434 ; 6.434 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 6.094 ; 6.094 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.242 ; 6.242 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.431 ; 5.431 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.393 ; 5.393 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.499 ; 5.499 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.358 ; 5.358 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 4.984 ; 4.984 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 4.935 ; 4.935 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.222 ; 5.222 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 5.178 ; 5.178 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.358 ; 5.358 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.205 ; 5.205 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.198 ; 5.198 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 5.774 ; 5.774 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.774 ; 5.774 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.217 ; 5.217 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.655 ; 4.655 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.547 ; 4.547 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.655 ; 4.655 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.710 ; 4.710 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.472 ; 4.472 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.224 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.710 ; 4.710 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.929 ; 2.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.929 ; 2.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.826 ; 3.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.826 ; 3.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.090 ; 5.090 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.776 ; 5.776 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 5.597 ; 5.597 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.205 ; 5.205 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.710 ; 6.710 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.750 ; 5.750 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.209 ; 5.209 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.090 ; 5.090 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 4.725 ; 4.725 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.322 ; 5.322 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 4.725 ; 4.725 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 4.868 ; 4.868 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 4.929 ; 4.929 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.068 ; 5.068 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 4.940 ; 4.940 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.197 ; 5.197 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 6.250 ; 6.250 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 6.242 ; 6.242 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.902 ; 5.902 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.052 ; 6.052 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.242 ; 5.242 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.197 ; 5.197 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 4.595 ; 4.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 4.645 ; 4.645 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 4.595 ; 4.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 4.876 ; 4.876 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 4.839 ; 4.839 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.018 ; 5.018 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 4.862 ; 4.862 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 4.858 ; 4.858 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 5.217 ; 5.217 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.774 ; 5.774 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.217 ; 5.217 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2.285 ; 4.547 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.547 ; 4.547 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.655 ; 4.655 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.224 ; 4.472 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.472 ; 4.472 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.224 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.710 ; 4.710 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.864 ;       ;       ; 6.864 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.706 ; 6.706 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.812 ;       ;       ; 6.812 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.274 ;       ;       ; 6.274 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.861 ;       ;       ; 6.861 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.526 ;       ;       ; 6.526 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.864 ;       ;       ; 6.864 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.706 ; 6.706 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.812 ;       ;       ; 6.812 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.274 ;       ;       ; 6.274 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.861 ;       ;       ; 6.861 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.526 ;       ;       ; 6.526 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                    ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                         ; -5.422    ; -1.173 ; 1.320    ; -1.289  ; -1.627              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -2.091    ; -0.049 ; N/A      ; N/A     ; 11.500              ;
;  FIFO:FIFO_ADC0_instant|clock            ; -5.422    ; -0.804 ; 1.320    ; -1.289  ; -1.627              ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -1.623    ; -0.731 ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -1.588    ; -1.173 ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A       ; N/A    ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -4742.38  ; -9.773 ; 0.0      ; -28.942 ; -5446.48            ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -4.053    ; -0.136 ; N/A      ; N/A     ; 0.000               ;
;  FIFO:FIFO_ADC0_instant|clock            ; -4657.062 ; -8.059 ; 0.000    ; -28.942 ; -5368.480           ;
;  SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; -53.083   ; -0.731 ; N/A      ; N/A     ; -54.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; -28.182   ; -1.173 ; N/A      ; N/A     ; -24.000             ;
;  iCLK_50                                 ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; 6.929 ; 6.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; 6.929 ; 6.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; 7.540 ; 7.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; 7.540 ; 7.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; 7.169 ; 7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; 7.169 ; 7.169 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 4.943 ; 4.943 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.233 ; 5.233 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.006 ; 5.006 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; 5.233 ; 5.233 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+-------+-------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]  ; iCLK_50                             ; -3.849 ; -3.849 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[7] ; iCLK_50                             ; -3.849 ; -3.849 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iKEY[*]    ; iCLK_50                             ; -4.102 ; -4.102 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]   ; iCLK_50                             ; -4.102 ; -4.102 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]     ; iCLK_50                             ; -4.012 ; -4.012 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]    ; iCLK_50                             ; -4.012 ; -4.012 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_0[*]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.608 ; -2.608 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.608 ; -2.608 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; iSW[*]     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.617 ; -2.617 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[0]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.617 ; -2.617 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  iSW[1]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK ; -2.727 ; -2.727 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
+------------+-------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 6.377  ; 6.377  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 6.377  ; 6.377  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 8.398  ; 8.398  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 8.398  ; 8.398  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 12.952 ; 12.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 11.082 ; 11.082 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 10.835 ; 10.835 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.900  ; 9.900  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 12.952 ; 12.952 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 11.054 ; 11.054 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.932  ; 9.932  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.625  ; 9.625  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.801 ; 10.801 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 10.801 ; 10.801 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 9.480  ; 9.480  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.828  ; 9.828  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 10.231 ; 10.231 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.011 ; 10.011 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 10.279 ; 10.279 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 10.029 ; 10.029 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 12.486 ; 12.486 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 12.486 ; 12.486 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 12.398 ; 12.398 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 11.554 ; 11.554 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 11.896 ; 11.896 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.182 ; 10.182 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 10.177 ; 10.177 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 10.406 ; 10.406 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.138 ; 10.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 9.369  ; 9.369  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 9.238  ; 9.238  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 9.812  ; 9.812  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 9.794  ; 9.794  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 10.138 ; 10.138 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 9.795  ; 9.795  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 9.822  ; 9.822  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 10.718 ; 10.718 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 10.718 ; 10.718 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 9.551  ; 9.551  ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.511  ; 8.511  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.257  ; 8.257  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.350  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.511  ; 8.511  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 8.179  ; 8.179  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;        ; 4.350  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.642  ; 8.642  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.146  ; 8.146  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.341  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.642  ; 8.642  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 8.063  ; 8.063  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;        ; 4.341  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.929 ; 2.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.929 ; 2.929 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.826 ; 3.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.826 ; 3.826 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.090 ; 5.090 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.776 ; 5.776 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 5.597 ; 5.597 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.205 ; 5.205 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.710 ; 6.710 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.750 ; 5.750 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.209 ; 5.209 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX0_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.090 ; 5.090 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX1_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 4.725 ; 4.725 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 5.322 ; 5.322 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 4.725 ; 4.725 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 4.868 ; 4.868 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 5.045 ; 5.045 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 4.929 ; 4.929 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.068 ; 5.068 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX1_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 4.940 ; 4.940 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX2_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.197 ; 5.197 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 6.250 ; 6.250 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 6.242 ; 6.242 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 5.902 ; 5.902 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 6.052 ; 6.052 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.242 ; 5.242 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 5.197 ; 5.197 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX2_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 5.302 ; 5.302 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oHEX3_D[*]  ; FIFO:FIFO_ADC0_instant|clock            ; 4.595 ; 4.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[0] ; FIFO:FIFO_ADC0_instant|clock            ; 4.645 ; 4.645 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[1] ; FIFO:FIFO_ADC0_instant|clock            ; 4.595 ; 4.595 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[2] ; FIFO:FIFO_ADC0_instant|clock            ; 4.876 ; 4.876 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[3] ; FIFO:FIFO_ADC0_instant|clock            ; 4.839 ; 4.839 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[4] ; FIFO:FIFO_ADC0_instant|clock            ; 5.018 ; 5.018 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[5] ; FIFO:FIFO_ADC0_instant|clock            ; 4.862 ; 4.862 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oHEX3_D[6] ; FIFO:FIFO_ADC0_instant|clock            ; 4.858 ; 4.858 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; oLEDR[*]    ; FIFO:FIFO_ADC0_instant|clock            ; 5.217 ; 5.217 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[16]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.774 ; 5.774 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
;  oLEDR[17]  ; FIFO:FIFO_ADC0_instant|clock            ; 5.217 ; 5.217 ; Rise       ; FIFO:FIFO_ADC0_instant|clock            ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2.285 ; 4.547 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.547 ; 4.547 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 2.285 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.655 ; 4.655 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4.415 ; 4.415 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;       ; 2.285 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.224 ; 4.472 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.472 ; 4.472 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 2.224 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.710 ; 4.710 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 4.533 ; 4.533 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;       ; 2.224 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.356 ;        ;        ; 12.356 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.088 ; 12.088 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.260 ;        ;        ; 12.260 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.069 ;        ;        ; 11.069 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.371 ;        ;        ; 12.371 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.941 ; 11.941 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.672 ;        ;        ; 11.672 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.845 ; 11.845 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.987 ;        ;        ; 11.987 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.041 ; 11.041 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.661  ; 9.661  ; 9.661  ; 9.661  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.950  ; 9.950  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.937  ; 9.937  ; 9.937  ; 9.937  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.647  ;        ;        ; 9.647  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.947  ;        ;        ; 9.947  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.892  ; 8.892  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.907  ; 8.907  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.182  ;        ;        ; 9.182  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.411  ; 9.411  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.444  ; 9.444  ; 9.444  ; 9.444  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.185  ;        ;        ; 9.185  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.430  ; 9.430  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.864 ;       ;       ; 6.864 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.706 ; 6.706 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.812 ;       ;       ; 6.812 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.274 ;       ;       ; 6.274 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.861 ;       ;       ; 6.861 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.655 ; 6.655 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.526 ;       ;       ; 6.526 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.603 ; 6.603 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.682 ;       ;       ; 6.682 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.265 ; 6.265 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.390 ; 5.390 ; 5.390 ; 5.390 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.512 ; 5.512 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.508 ; 5.508 ; 5.508 ; 5.508 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.407 ;       ;       ; 5.407 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.520 ;       ;       ; 5.520 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.010 ; 5.010 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.134 ;       ;       ; 5.134 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.128 ; 5.128 ; 5.128 ; 5.128 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.026 ; 5.026 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.142 ;       ;       ; 5.142 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.133 ; 5.133 ; 5.133 ; 5.133 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.251 ; 5.251 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.144 ;       ;       ; 5.144 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.261 ; 5.261 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 97       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 30       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12315    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock            ; 91       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; FIFO:FIFO_ADC0_instant|clock            ; 1        ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 16       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 121      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 97       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 2        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock            ; 30       ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; FIFO:FIFO_ADC0_instant|clock            ; 12315    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; FIFO:FIFO_ADC0_instant|clock            ; 91       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; FIFO:FIFO_ADC0_instant|clock            ; 1        ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 4        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; SPI_MASTER_ADC:ADC0_instant|SPI_CLK     ; 242      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 1        ; 0        ; 0        ; 0        ;
; FIFO:FIFO_ADC0_instant|clock            ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 16       ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] ; 121      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                 ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                  ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; FIFO:FIFO_ADC0_instant|clock ; 31       ; 0        ; 0        ; 0        ;
+-----------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 53    ; 53   ;
; Unconstrained Output Port Paths ; 153   ; 153  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 22 03:00:00 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FIFO:FIFO_ADC0_instant|clock FIFO:FIFO_ADC0_instant|clock
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|SPI_CLK SPI_MASTER_ADC:ADC0_instant|SPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.422
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.422     -4657.062 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -2.091        -4.053 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.623       -53.083 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -1.588       -28.182 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
Info (332146): Worst-case hold slack is -1.173
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.173        -1.173 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.804        -7.025 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.731        -0.731 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.049        -0.136 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.320         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -1.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.289       -28.942 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -24.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.548
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.548     -1358.192 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.817        -1.586 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.308        -5.559 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.263        -2.469 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
Info (332146): Worst-case hold slack is -0.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.942        -0.942 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    -0.695        -0.695 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.691        -8.059 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.030        -0.077 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is 1.410
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.410         0.000 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case removal slack is -0.869
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.869       -21.857 FIFO:FIFO_ADC0_instant|clock 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -5368.480 FIFO:FIFO_ADC0_instant|clock 
    Info (332119):    -0.500       -54.000 SPI_MASTER_ADC:ADC0_instant|SPI_CLK 
    Info (332119):    -0.500       -24.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_5[2] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Fri May 22 03:00:03 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


