module CSCT(
	input clk,	//pixel speed clock (25MHz)
	input [7:0] pix,
	input [12:0] row,
	input [12:0] col,
	output reg [24:0] pixout,
	output reg [12:0] rowout,
	output reg [12:0] colout
);
	//BEWARE: may have to zero pad image for avoid weird wrap arounds
	//5 linebuffers, QUESTION: does "leave it blank" initialize RAM to zero?
		//read col+1, so at clock t+1 it has the current value in that col
		//write col
	wire [7:0] out1,out2,out3,out4,out5;	
	//BEWARE: only using 9 lowest bit of column
	linebuffer l1(.clock(clk),.data(pix),.rdaddress(col[9:0]),.wraddress(col[9:0]+9'b1),.wren(1'b1),.q(out1));	//2-port RAM 1024x8
	linebuffer l2(.clock(clk),.data(out1),.rdaddress(col[9:0]),.wraddress(col[9:0]+9'b1),.wren(1'b1),.q(out2));
	linebuffer l3(.clock(clk),.data(out2),.rdaddress(col[9:0]),.wraddress(col[9:0]+9'b1),.wren(1'b1),.q(out3));
	linebuffer l4(.clock(clk),.data(out3),.rdaddress(col[9:0]),.wraddress(col[9:0]+9'b1),.wren(1'b1),.q(out4));
	linebuffer l5(.clock(clk),.data(out4),.rdaddress(col[9:0]),.wraddress(col[9:0]+9'b1),.wren(1'b1),.q(out5));
	//registers store the last 5 8-bit values from each of the pixels
	reg [39:0] r1=40'b0,r1_c,r2=40'b0,r2_c,r3=40'b0,r3_c,r4=40'b0,r4_c,r5=40'b0,r5_c;
	always @(*) begin
		r1_c 	<= {r1[31:0],out1};
		r2_c 	<= {r2[31:0],out2};
		r3_c 	<= {r3[31:0],out3};
		r4_c	<= {r4[31:0],out4};
		r5_c 	<= {r5[31:0],out5};
		//compare each pixel in window
		pixout[4:0]		<=	{r1[7:0]>r3[23:16],r1[15:8]>r3[23:16],r1[23:16]>r3[23:16],r1[31:24]>r3[23:16],r1[39:32]>r3[23:16]};
		pixout[9:5]		<=	{r2[7:0]>r3[23:16],r2[15:8]>r3[23:16],r2[23:16]>r3[23:16],r2[31:24]>r3[23:16],r2[39:32]>r3[23:16]};
		pixout[13:10]	<=	{r3[7:0]>r3[23:16],r3[15:8]>r3[23:16],							 r3[31:24]>r3[23:16],r3[39:32]>r3[23:16]};
		pixout[18:14]	<=	{r4[7:0]>r3[23:16],r4[15:8]>r3[23:16],r4[23:16]>r3[23:16],r4[31:24]>r3[23:16],r4[39:32]>r3[23:16]};
		pixout[23:19]	<=	{r5[7:0]>r3[23:16],r5[15:8]>r3[23:16],r5[23:16]>r3[23:16],r5[31:24]>r3[23:16],r5[39:32]>r3[23:16]};
		//adjust output coords (input pixel is bottom right of window, output is center; -2,-2)
		colout <= col-12'd2;
		rowout <= row-12'd2;
	end
	
	always @(clk) begin
		r1 <= r1_c;
		r2 <= r2_c;
		r3 <= r3_c;
		r4 <= r4_c;
		r5 <= r5_c;
	end
	
endmodule

