ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NMI_Handler:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_it.c"
   1:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_it.c **** /**
   3:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_it.c ****   * @file    stm32f4xx_it.c
   5:Core/Src/stm32f4xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_it.c ****   * @attention
   8:Core/Src/stm32f4xx_it.c ****   *
   9:Core/Src/stm32f4xx_it.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f4xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f4xx_it.c ****   *
  12:Core/Src/stm32f4xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f4xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f4xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f4xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f4xx_it.c ****   *
  17:Core/Src/stm32f4xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_it.c ****   */
  19:Core/Src/stm32f4xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_it.c **** 
  21:Core/Src/stm32f4xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_it.c **** #include "main.h"
  23:Core/Src/stm32f4xx_it.c **** #include "stm32f4xx_it.h"
  24:Core/Src/stm32f4xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f4xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_it.c **** 
  28:Core/Src/stm32f4xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_it.c **** 
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 2


  31:Core/Src/stm32f4xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_it.c **** 
  33:Core/Src/stm32f4xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f4xx_it.c **** 
  36:Core/Src/stm32f4xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f4xx_it.c **** 
  38:Core/Src/stm32f4xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f4xx_it.c **** 
  41:Core/Src/stm32f4xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f4xx_it.c **** 
  43:Core/Src/stm32f4xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_it.c **** 
  46:Core/Src/stm32f4xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_it.c **** 
  48:Core/Src/stm32f4xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_it.c **** 
  51:Core/Src/stm32f4xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_it.c **** 
  53:Core/Src/stm32f4xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f4xx_it.c **** 
  56:Core/Src/stm32f4xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f4xx_it.c **** 
  58:Core/Src/stm32f4xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  60:Core/Src/stm32f4xx_it.c **** extern DMA_HandleTypeDef hdma_adc2;
  61:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim1;
  62:Core/Src/stm32f4xx_it.c **** extern TIM_HandleTypeDef htim8;
  63:Core/Src/stm32f4xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f4xx_it.c **** 
  65:Core/Src/stm32f4xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f4xx_it.c **** 
  67:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f4xx_it.c **** /*           Cortex-M4 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f4xx_it.c **** /**
  71:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f4xx_it.c ****   */
  73:Core/Src/stm32f4xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f4xx_it.c **** {
  29              		.loc 1 74 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  75:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f4xx_it.c **** 
  77:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f4xx_it.c ****   while (1)
  36              		.loc 1 79 3 discriminator 1 view .LVU1
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 3


  80:Core/Src/stm32f4xx_it.c ****   {
  81:Core/Src/stm32f4xx_it.c ****   }
  37              		.loc 1 81 3 discriminator 1 view .LVU2
  79:Core/Src/stm32f4xx_it.c ****   {
  38              		.loc 1 79 9 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE235:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv4-sp-d16
  51              	HardFault_Handler:
  52              	.LFB236:
  82:Core/Src/stm32f4xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  83:Core/Src/stm32f4xx_it.c **** }
  84:Core/Src/stm32f4xx_it.c **** 
  85:Core/Src/stm32f4xx_it.c **** /**
  86:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Hard fault interrupt.
  87:Core/Src/stm32f4xx_it.c ****   */
  88:Core/Src/stm32f4xx_it.c **** void HardFault_Handler(void)
  89:Core/Src/stm32f4xx_it.c **** {
  53              		.loc 1 89 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  90:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  91:Core/Src/stm32f4xx_it.c **** 
  92:Core/Src/stm32f4xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  93:Core/Src/stm32f4xx_it.c ****   while (1)
  60              		.loc 1 93 3 discriminator 1 view .LVU5
  94:Core/Src/stm32f4xx_it.c ****   {
  95:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  97:Core/Src/stm32f4xx_it.c ****   }
  61              		.loc 1 97 3 discriminator 1 view .LVU6
  93:Core/Src/stm32f4xx_it.c ****   {
  62              		.loc 1 93 9 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE236:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	MemManage_Handler:
  76              	.LFB237:
  98:Core/Src/stm32f4xx_it.c **** }
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 4


  99:Core/Src/stm32f4xx_it.c **** 
 100:Core/Src/stm32f4xx_it.c **** /**
 101:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Memory management fault.
 102:Core/Src/stm32f4xx_it.c ****   */
 103:Core/Src/stm32f4xx_it.c **** void MemManage_Handler(void)
 104:Core/Src/stm32f4xx_it.c **** {
  77              		.loc 1 104 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 105:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f4xx_it.c **** 
 107:Core/Src/stm32f4xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 108:Core/Src/stm32f4xx_it.c ****   while (1)
  84              		.loc 1 108 3 discriminator 1 view .LVU9
 109:Core/Src/stm32f4xx_it.c ****   {
 110:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 112:Core/Src/stm32f4xx_it.c ****   }
  85              		.loc 1 112 3 discriminator 1 view .LVU10
 108:Core/Src/stm32f4xx_it.c ****   {
  86              		.loc 1 108 9 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE237:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	BusFault_Handler:
 100              	.LFB238:
 113:Core/Src/stm32f4xx_it.c **** }
 114:Core/Src/stm32f4xx_it.c **** 
 115:Core/Src/stm32f4xx_it.c **** /**
 116:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 117:Core/Src/stm32f4xx_it.c ****   */
 118:Core/Src/stm32f4xx_it.c **** void BusFault_Handler(void)
 119:Core/Src/stm32f4xx_it.c **** {
 101              		.loc 1 119 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 120:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 121:Core/Src/stm32f4xx_it.c **** 
 122:Core/Src/stm32f4xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 123:Core/Src/stm32f4xx_it.c ****   while (1)
 108              		.loc 1 123 3 discriminator 1 view .LVU13
 124:Core/Src/stm32f4xx_it.c ****   {
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 5


 125:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 127:Core/Src/stm32f4xx_it.c ****   }
 109              		.loc 1 127 3 discriminator 1 view .LVU14
 123:Core/Src/stm32f4xx_it.c ****   {
 110              		.loc 1 123 9 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE238:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB239:
 128:Core/Src/stm32f4xx_it.c **** }
 129:Core/Src/stm32f4xx_it.c **** 
 130:Core/Src/stm32f4xx_it.c **** /**
 131:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 132:Core/Src/stm32f4xx_it.c ****   */
 133:Core/Src/stm32f4xx_it.c **** void UsageFault_Handler(void)
 134:Core/Src/stm32f4xx_it.c **** {
 125              		.loc 1 134 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 135:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 136:Core/Src/stm32f4xx_it.c **** 
 137:Core/Src/stm32f4xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 138:Core/Src/stm32f4xx_it.c ****   while (1)
 132              		.loc 1 138 3 discriminator 1 view .LVU17
 139:Core/Src/stm32f4xx_it.c ****   {
 140:Core/Src/stm32f4xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f4xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 142:Core/Src/stm32f4xx_it.c ****   }
 133              		.loc 1 142 3 discriminator 1 view .LVU18
 138:Core/Src/stm32f4xx_it.c ****   {
 134              		.loc 1 138 9 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE239:
 139              		.section	.text.SVC_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	SVC_Handler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv4-sp-d16
 147              	SVC_Handler:
 148              	.LFB240:
 143:Core/Src/stm32f4xx_it.c **** }
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 6


 144:Core/Src/stm32f4xx_it.c **** 
 145:Core/Src/stm32f4xx_it.c **** /**
 146:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 147:Core/Src/stm32f4xx_it.c ****   */
 148:Core/Src/stm32f4xx_it.c **** void SVC_Handler(void)
 149:Core/Src/stm32f4xx_it.c **** {
 149              		.loc 1 149 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 150:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 151:Core/Src/stm32f4xx_it.c **** 
 152:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 153:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 154:Core/Src/stm32f4xx_it.c **** 
 155:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 156:Core/Src/stm32f4xx_it.c **** }
 154              		.loc 1 156 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE240:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv4-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB241:
 157:Core/Src/stm32f4xx_it.c **** 
 158:Core/Src/stm32f4xx_it.c **** /**
 159:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Debug monitor.
 160:Core/Src/stm32f4xx_it.c ****   */
 161:Core/Src/stm32f4xx_it.c **** void DebugMon_Handler(void)
 162:Core/Src/stm32f4xx_it.c **** {
 169              		.loc 1 162 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 163:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f4xx_it.c **** 
 165:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 166:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f4xx_it.c **** 
 168:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 169:Core/Src/stm32f4xx_it.c **** }
 174              		.loc 1 169 1 view .LVU23
 175 0000 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE241:
 179              		.section	.text.PendSV_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	PendSV_Handler
 182              		.syntax unified
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 7


 183              		.thumb
 184              		.thumb_func
 185              		.fpu fpv4-sp-d16
 187              	PendSV_Handler:
 188              	.LFB242:
 170:Core/Src/stm32f4xx_it.c **** 
 171:Core/Src/stm32f4xx_it.c **** /**
 172:Core/Src/stm32f4xx_it.c ****   * @brief This function handles Pendable request for system service.
 173:Core/Src/stm32f4xx_it.c ****   */
 174:Core/Src/stm32f4xx_it.c **** void PendSV_Handler(void)
 175:Core/Src/stm32f4xx_it.c **** {
 189              		.loc 1 175 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 176:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 177:Core/Src/stm32f4xx_it.c **** 
 178:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 179:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 180:Core/Src/stm32f4xx_it.c **** 
 181:Core/Src/stm32f4xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 182:Core/Src/stm32f4xx_it.c **** }
 194              		.loc 1 182 1 view .LVU25
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE242:
 199              		.section	.text.SysTick_Handler,"ax",%progbits
 200              		.align	1
 201              		.global	SysTick_Handler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv4-sp-d16
 207              	SysTick_Handler:
 208              	.LFB243:
 183:Core/Src/stm32f4xx_it.c **** 
 184:Core/Src/stm32f4xx_it.c **** /**
 185:Core/Src/stm32f4xx_it.c ****   * @brief This function handles System tick timer.
 186:Core/Src/stm32f4xx_it.c ****   */
 187:Core/Src/stm32f4xx_it.c **** void SysTick_Handler(void)
 188:Core/Src/stm32f4xx_it.c **** {
 209              		.loc 1 188 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI0:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 189:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 190:Core/Src/stm32f4xx_it.c **** 
 191:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 192:Core/Src/stm32f4xx_it.c ****   HAL_IncTick();
 218              		.loc 1 192 3 view .LVU27
 219 0002 FFF7FEFF 		bl	HAL_IncTick
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 8


 220              	.LVL0:
 193:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 194:Core/Src/stm32f4xx_it.c **** 
 195:Core/Src/stm32f4xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
 196:Core/Src/stm32f4xx_it.c **** }
 221              		.loc 1 196 1 is_stmt 0 view .LVU28
 222 0006 08BD     		pop	{r3, pc}
 223              		.cfi_endproc
 224              	.LFE243:
 226              		.section	.text.TIM1_UP_TIM10_IRQHandler,"ax",%progbits
 227              		.align	1
 228              		.global	TIM1_UP_TIM10_IRQHandler
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu fpv4-sp-d16
 234              	TIM1_UP_TIM10_IRQHandler:
 235              	.LFB244:
 197:Core/Src/stm32f4xx_it.c **** 
 198:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 199:Core/Src/stm32f4xx_it.c **** /* STM32F4xx Peripheral Interrupt Handlers                                    */
 200:Core/Src/stm32f4xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 201:Core/Src/stm32f4xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 202:Core/Src/stm32f4xx_it.c **** /* please refer to the startup file (startup_stm32f4xx.s).                    */
 203:Core/Src/stm32f4xx_it.c **** /******************************************************************************/
 204:Core/Src/stm32f4xx_it.c **** 
 205:Core/Src/stm32f4xx_it.c **** /**
 206:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
 207:Core/Src/stm32f4xx_it.c ****   */
 208:Core/Src/stm32f4xx_it.c **** void TIM1_UP_TIM10_IRQHandler(void)
 209:Core/Src/stm32f4xx_it.c **** {
 236              		.loc 1 209 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240 0000 08B5     		push	{r3, lr}
 241              	.LCFI1:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 3, -8
 244              		.cfi_offset 14, -4
 210:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
 211:Core/Src/stm32f4xx_it.c **** 
 212:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
 213:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim1);
 245              		.loc 1 213 3 view .LVU30
 246 0002 0248     		ldr	r0, .L18
 247 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 248              	.LVL1:
 214:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
 215:Core/Src/stm32f4xx_it.c **** 
 216:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
 217:Core/Src/stm32f4xx_it.c **** }
 249              		.loc 1 217 1 is_stmt 0 view .LVU31
 250 0008 08BD     		pop	{r3, pc}
 251              	.L19:
 252 000a 00BF     		.align	2
 253              	.L18:
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 9


 254 000c 00000000 		.word	htim1
 255              		.cfi_endproc
 256              	.LFE244:
 258              		.section	.text.EXTI15_10_IRQHandler,"ax",%progbits
 259              		.align	1
 260              		.global	EXTI15_10_IRQHandler
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 264              		.fpu fpv4-sp-d16
 266              	EXTI15_10_IRQHandler:
 267              	.LFB245:
 218:Core/Src/stm32f4xx_it.c **** 
 219:Core/Src/stm32f4xx_it.c **** /**
 220:Core/Src/stm32f4xx_it.c ****   * @brief This function handles EXTI line[15:10] interrupts.
 221:Core/Src/stm32f4xx_it.c ****   */
 222:Core/Src/stm32f4xx_it.c **** void EXTI15_10_IRQHandler(void)
 223:Core/Src/stm32f4xx_it.c **** {
 268              		.loc 1 223 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272 0000 08B5     		push	{r3, lr}
 273              	.LCFI2:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 3, -8
 276              		.cfi_offset 14, -4
 224:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 0 */
 225:Core/Src/stm32f4xx_it.c **** 
 226:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 0 */
 227:Core/Src/stm32f4xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 277              		.loc 1 227 3 view .LVU33
 278 0002 4FF48050 		mov	r0, #4096
 279 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 280              	.LVL2:
 228:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN EXTI15_10_IRQn 1 */
 229:Core/Src/stm32f4xx_it.c **** 
 230:Core/Src/stm32f4xx_it.c ****   /* USER CODE END EXTI15_10_IRQn 1 */
 231:Core/Src/stm32f4xx_it.c **** }
 281              		.loc 1 231 1 is_stmt 0 view .LVU34
 282 000a 08BD     		pop	{r3, pc}
 283              		.cfi_endproc
 284              	.LFE245:
 286              		.section	.text.TIM8_UP_TIM13_IRQHandler,"ax",%progbits
 287              		.align	1
 288              		.global	TIM8_UP_TIM13_IRQHandler
 289              		.syntax unified
 290              		.thumb
 291              		.thumb_func
 292              		.fpu fpv4-sp-d16
 294              	TIM8_UP_TIM13_IRQHandler:
 295              	.LFB246:
 232:Core/Src/stm32f4xx_it.c **** 
 233:Core/Src/stm32f4xx_it.c **** /**
 234:Core/Src/stm32f4xx_it.c ****   * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
 235:Core/Src/stm32f4xx_it.c ****   */
 236:Core/Src/stm32f4xx_it.c **** void TIM8_UP_TIM13_IRQHandler(void)
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 10


 237:Core/Src/stm32f4xx_it.c **** {
 296              		.loc 1 237 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300 0000 08B5     		push	{r3, lr}
 301              	.LCFI3:
 302              		.cfi_def_cfa_offset 8
 303              		.cfi_offset 3, -8
 304              		.cfi_offset 14, -4
 238:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
 239:Core/Src/stm32f4xx_it.c **** 
 240:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
 241:Core/Src/stm32f4xx_it.c ****   HAL_TIM_IRQHandler(&htim8);
 305              		.loc 1 241 3 view .LVU36
 306 0002 0248     		ldr	r0, .L24
 307 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 308              	.LVL3:
 242:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */
 243:Core/Src/stm32f4xx_it.c **** 
 244:Core/Src/stm32f4xx_it.c ****   /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
 245:Core/Src/stm32f4xx_it.c **** }
 309              		.loc 1 245 1 is_stmt 0 view .LVU37
 310 0008 08BD     		pop	{r3, pc}
 311              	.L25:
 312 000a 00BF     		.align	2
 313              	.L24:
 314 000c 00000000 		.word	htim8
 315              		.cfi_endproc
 316              	.LFE246:
 318              		.section	.text.DMA2_Stream0_IRQHandler,"ax",%progbits
 319              		.align	1
 320              		.global	DMA2_Stream0_IRQHandler
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 324              		.fpu fpv4-sp-d16
 326              	DMA2_Stream0_IRQHandler:
 327              	.LFB247:
 246:Core/Src/stm32f4xx_it.c **** 
 247:Core/Src/stm32f4xx_it.c **** /**
 248:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream0 global interrupt.
 249:Core/Src/stm32f4xx_it.c ****   */
 250:Core/Src/stm32f4xx_it.c **** void DMA2_Stream0_IRQHandler(void)
 251:Core/Src/stm32f4xx_it.c **** {
 328              		.loc 1 251 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332 0000 08B5     		push	{r3, lr}
 333              	.LCFI4:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 3, -8
 336              		.cfi_offset 14, -4
 252:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 253:Core/Src/stm32f4xx_it.c **** 
 254:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 0 */
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 11


 255:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 337              		.loc 1 255 3 view .LVU39
 338 0002 0248     		ldr	r0, .L28
 339 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 340              	.LVL4:
 256:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 257:Core/Src/stm32f4xx_it.c **** 
 258:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream0_IRQn 1 */
 259:Core/Src/stm32f4xx_it.c **** }
 341              		.loc 1 259 1 is_stmt 0 view .LVU40
 342 0008 08BD     		pop	{r3, pc}
 343              	.L29:
 344 000a 00BF     		.align	2
 345              	.L28:
 346 000c 00000000 		.word	hdma_adc1
 347              		.cfi_endproc
 348              	.LFE247:
 350              		.section	.text.DMA2_Stream2_IRQHandler,"ax",%progbits
 351              		.align	1
 352              		.global	DMA2_Stream2_IRQHandler
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu fpv4-sp-d16
 358              	DMA2_Stream2_IRQHandler:
 359              	.LFB248:
 260:Core/Src/stm32f4xx_it.c **** 
 261:Core/Src/stm32f4xx_it.c **** /**
 262:Core/Src/stm32f4xx_it.c ****   * @brief This function handles DMA2 stream2 global interrupt.
 263:Core/Src/stm32f4xx_it.c ****   */
 264:Core/Src/stm32f4xx_it.c **** void DMA2_Stream2_IRQHandler(void)
 265:Core/Src/stm32f4xx_it.c **** {
 360              		.loc 1 265 1 is_stmt 1 view -0
 361              		.cfi_startproc
 362              		@ args = 0, pretend = 0, frame = 0
 363              		@ frame_needed = 0, uses_anonymous_args = 0
 364 0000 08B5     		push	{r3, lr}
 365              	.LCFI5:
 366              		.cfi_def_cfa_offset 8
 367              		.cfi_offset 3, -8
 368              		.cfi_offset 14, -4
 266:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
 267:Core/Src/stm32f4xx_it.c **** 
 268:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 0 */
 269:Core/Src/stm32f4xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc2);
 369              		.loc 1 269 3 view .LVU42
 370 0002 0248     		ldr	r0, .L32
 371 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 372              	.LVL5:
 270:Core/Src/stm32f4xx_it.c ****   /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
 271:Core/Src/stm32f4xx_it.c **** 
 272:Core/Src/stm32f4xx_it.c ****   /* USER CODE END DMA2_Stream2_IRQn 1 */
 273:Core/Src/stm32f4xx_it.c **** }
 373              		.loc 1 273 1 is_stmt 0 view .LVU43
 374 0008 08BD     		pop	{r3, pc}
 375              	.L33:
 376 000a 00BF     		.align	2
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 12


 377              	.L32:
 378 000c 00000000 		.word	hdma_adc2
 379              		.cfi_endproc
 380              	.LFE248:
 382              		.text
 383              	.Letext0:
 384              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_defau
 385              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint.h"
 386              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 387              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 388              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 389              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 390              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 391              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_it.c
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:18     .text.NMI_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:44     .text.HardFault_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:68     .text.MemManage_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:92     .text.BusFault_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:116    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:140    .text.SVC_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:147    .text.SVC_Handler:0000000000000000 SVC_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:160    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:167    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:180    .text.PendSV_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:187    .text.PendSV_Handler:0000000000000000 PendSV_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:200    .text.SysTick_Handler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:207    .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:227    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:234    .text.TIM1_UP_TIM10_IRQHandler:0000000000000000 TIM1_UP_TIM10_IRQHandler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:254    .text.TIM1_UP_TIM10_IRQHandler:000000000000000c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:259    .text.EXTI15_10_IRQHandler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:266    .text.EXTI15_10_IRQHandler:0000000000000000 EXTI15_10_IRQHandler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:287    .text.TIM8_UP_TIM13_IRQHandler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:294    .text.TIM8_UP_TIM13_IRQHandler:0000000000000000 TIM8_UP_TIM13_IRQHandler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:314    .text.TIM8_UP_TIM13_IRQHandler:000000000000000c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:319    .text.DMA2_Stream0_IRQHandler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:326    .text.DMA2_Stream0_IRQHandler:0000000000000000 DMA2_Stream0_IRQHandler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:346    .text.DMA2_Stream0_IRQHandler:000000000000000c $d
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:351    .text.DMA2_Stream2_IRQHandler:0000000000000000 $t
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:358    .text.DMA2_Stream2_IRQHandler:0000000000000000 DMA2_Stream2_IRQHandler
/var/folders/v_/kwz_t0cs68g1q1d733r227b80000gn/T//ccYVOa4J.s:378    .text.DMA2_Stream2_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_TIM_IRQHandler
htim1
HAL_GPIO_EXTI_IRQHandler
htim8
HAL_DMA_IRQHandler
hdma_adc1
hdma_adc2
