$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # i_clk $end
  $var wire 1 $ i_rst $end
  $var wire 8 % i_data [7:0] $end
  $var wire 2 & i_ctrl [1:0] $end
  $var wire 1 ' i_de $end
  $var wire 10 ( o_tmds [9:0] $end
  $scope module tmds_encoder_dvi $end
   $var wire 1 # i_clk $end
   $var wire 1 $ i_rst $end
   $var wire 8 % i_data [7:0] $end
   $var wire 2 & i_ctrl [1:0] $end
   $var wire 1 ' i_de $end
   $var wire 10 ( o_tmds [9:0] $end
   $var wire 4 ) d_ones [3:0] $end
   $var wire 1 * use_xnor $end
   $var wire 9 + enc_qm [8:0] $end
   $var wire 5 , ones [4:0] $end
   $var wire 5 - zeros [4:0] $end
   $var wire 5 . balance [4:0] $end
   $var wire 5 / bias [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b11111111 %
b11 &
1'
b0000000000 (
b1000 )
1*
b011111111 +
b01000 ,
b00000 -
b01000 .
b00000 /
#1
0#
#2
1#
b1000000000 (
b11000 /
#3
0#
#4
1#
b0011111111 (
b11110 /
#5
0#
#6
1#
b00100 /
#7
0#
#8
1#
b1000000000 (
b11100 /
#9
0#
#10
1#
b0011111111 (
b00010 /
#11
0#
#12
1#
b1000000000 (
b11010 /
#13
0#
#14
1#
b0011111111 (
b00000 /
#15
0#
#16
1#
b1000000000 (
b11000 /
#17
0#
#18
1#
b0011111111 (
b11110 /
#19
0#
