20:54:16 INFO  : Registering command handlers for SDK TCF services
20:54:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
20:54:18 INFO  : XSCT server has started successfully.
20:54:18 INFO  : Successfully done setting XSCT server connection channel  
20:54:18 INFO  : Successfully done setting SDK workspace  
20:54:18 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:03:41 INFO  : Example project UART_TEST_1_bsp_xuartlite_polled_example_1 has been created successfully.
21:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:34 INFO  : 'fpga -state' command is executed.
21:08:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:34 INFO  : 'jtag frequency' command is executed.
21:08:34 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:34 INFO  : Context for 'APU' is selected.
21:08:34 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:08:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:34 INFO  : Context for 'APU' is selected.
21:08:34 INFO  : 'stop' command is executed.
21:08:34 INFO  : 'ps7_init' command is executed.
21:08:34 INFO  : 'ps7_post_config' command is executed.
21:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:34 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:35 INFO  : Memory regions updated for context APU
21:08:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:35 INFO  : 'con' command is executed.
21:08:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:35 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:09:18 INFO  : Disconnected from the channel tcfchan#1.
21:09:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:19 INFO  : 'fpga -state' command is executed.
21:09:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:19 INFO  : 'jtag frequency' command is executed.
21:09:19 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:19 INFO  : Context for 'APU' is selected.
21:09:20 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:20 INFO  : Context for 'APU' is selected.
21:09:20 INFO  : 'stop' command is executed.
21:09:21 INFO  : 'ps7_init' command is executed.
21:09:21 INFO  : 'ps7_post_config' command is executed.
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:21 INFO  : Memory regions updated for context APU
21:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:21 INFO  : 'con' command is executed.
21:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:21 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:20 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:16:30 INFO  : Disconnected from the channel tcfchan#2.
21:16:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:31 INFO  : 'fpga -state' command is executed.
21:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:32 INFO  : 'jtag frequency' command is executed.
21:16:32 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:32 INFO  : Context for 'APU' is selected.
21:16:33 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:33 INFO  : Context for 'APU' is selected.
21:16:33 INFO  : 'stop' command is executed.
21:16:33 INFO  : 'ps7_init' command is executed.
21:16:33 INFO  : 'ps7_post_config' command is executed.
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:33 INFO  : Memory regions updated for context APU
21:16:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:33 INFO  : 'con' command is executed.
21:16:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:33 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:21:27 INFO  : Disconnected from the channel tcfchan#3.
21:25:22 INFO  : Registering command handlers for SDK TCF services
21:25:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:25:25 INFO  : XSCT server has started successfully.
21:25:25 INFO  : Successfully done setting XSCT server connection channel  
21:25:25 INFO  : Successfully done setting SDK workspace  
21:25:25 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:25:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:25:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750166683761,  Project:1750164816871
21:25:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:25:27 INFO  : Copied contents of C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:25:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:31 INFO  : 
21:25:31 INFO  : Updating hardware inferred compiler options for UART_TEST_1.
21:25:32 INFO  : Updating hardware inferred compiler options for UART_TEST_1_bsp_xuartlite_polled_example_1.
21:25:32 INFO  : Clearing existing target manager status.
21:25:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:25:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:49 INFO  : 'fpga -state' command is executed.
21:25:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:49 INFO  : 'jtag frequency' command is executed.
21:25:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:49 INFO  : Context for 'APU' is selected.
21:25:49 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:49 INFO  : Context for 'APU' is selected.
21:25:49 INFO  : 'stop' command is executed.
21:25:50 INFO  : 'ps7_init' command is executed.
21:25:50 INFO  : 'ps7_post_config' command is executed.
21:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:53 ERROR : Memory write error at 0x100000. AP transaction timeout
21:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
----------------End of Script----------------

21:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:29 ERROR : fpga configuration failed. DONE PIN is not HIGH
21:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:47 INFO  : 'fpga -state' command is executed.
21:26:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:47 INFO  : 'jtag frequency' command is executed.
21:26:47 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:48 INFO  : Context for 'APU' is selected.
21:26:48 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:48 INFO  : Context for 'APU' is selected.
21:26:48 INFO  : 'stop' command is executed.
21:26:48 INFO  : 'ps7_init' command is executed.
21:26:48 INFO  : 'ps7_post_config' command is executed.
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:48 INFO  : Memory regions updated for context APU
21:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:48 INFO  : 'con' command is executed.
21:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:48 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:17 INFO  : Disconnected from the channel tcfchan#1.
21:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:18 INFO  : 'fpga -state' command is executed.
21:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:18 INFO  : 'jtag frequency' command is executed.
21:29:18 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:18 INFO  : Context for 'APU' is selected.
21:29:20 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:20 INFO  : Context for 'APU' is selected.
21:29:20 INFO  : 'stop' command is executed.
21:29:20 INFO  : 'ps7_init' command is executed.
21:29:20 INFO  : 'ps7_post_config' command is executed.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:21 INFO  : Memory regions updated for context APU
21:29:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : 'con' command is executed.
21:29:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:21 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:09 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:55 INFO  : Disconnected from the channel tcfchan#2.
21:33:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:56 INFO  : 'fpga -state' command is executed.
21:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:56 INFO  : 'jtag frequency' command is executed.
21:33:56 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:56 INFO  : Context for 'APU' is selected.
21:33:56 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:33:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:56 INFO  : Context for 'APU' is selected.
21:33:56 INFO  : 'stop' command is executed.
21:33:57 INFO  : 'ps7_init' command is executed.
21:33:57 INFO  : 'ps7_post_config' command is executed.
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:57 INFO  : Memory regions updated for context APU
21:33:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:57 INFO  : 'con' command is executed.
21:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:57 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:33:58 INFO  : Disconnected from the channel tcfchan#3.
21:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:00 INFO  : 'fpga -state' command is executed.
21:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:00 INFO  : 'jtag frequency' command is executed.
21:34:00 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:00 INFO  : Context for 'APU' is selected.
21:34:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:00 INFO  : Context for 'APU' is selected.
21:34:00 INFO  : 'stop' command is executed.
21:34:00 INFO  : 'ps7_init' command is executed.
21:34:00 INFO  : 'ps7_post_config' command is executed.
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:00 INFO  : Memory regions updated for context APU
21:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:00 INFO  : 'con' command is executed.
21:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:36 INFO  : Disconnected from the channel tcfchan#4.
21:37:48 INFO  : Registering command handlers for SDK TCF services
21:37:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\temp_xsdb_launch_script.tcl
21:37:50 INFO  : XSCT server has started successfully.
21:37:50 INFO  : Successfully done setting XSCT server connection channel  
21:37:50 INFO  : Successfully done setting SDK workspace  
21:37:50 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper.hdf.
21:37:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:41:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:13 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:41:18 INFO  : 'fpga -state' command is executed.
21:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:41:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:41:18 INFO  : 'jtag frequency' command is executed.
21:41:18 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:41:18 INFO  : Context for 'APU' is selected.
21:41:18 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:41:18 INFO  : Context for 'APU' is selected.
21:41:18 INFO  : 'stop' command is executed.
21:41:18 INFO  : 'ps7_init' command is executed.
21:41:18 INFO  : 'ps7_post_config' command is executed.
21:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:41:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:18 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:41:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:41:19 INFO  : Memory regions updated for context APU
21:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:41:19 INFO  : 'con' command is executed.
21:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:41:19 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:07 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:42:13 INFO  : Disconnected from the channel tcfchan#1.
21:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:14 INFO  : 'fpga -state' command is executed.
21:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:14 INFO  : 'jtag frequency' command is executed.
21:42:14 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:14 INFO  : Context for 'APU' is selected.
21:42:16 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:16 INFO  : Context for 'APU' is selected.
21:42:16 INFO  : 'stop' command is executed.
21:42:16 INFO  : 'ps7_init' command is executed.
21:42:16 INFO  : 'ps7_post_config' command is executed.
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:16 INFO  : Memory regions updated for context APU
21:42:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:16 INFO  : 'con' command is executed.
21:42:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:16 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:45:24 INFO  : Disconnected from the channel tcfchan#2.
21:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:25 INFO  : 'fpga -state' command is executed.
21:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:25 INFO  : 'jtag frequency' command is executed.
21:45:25 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:25 INFO  : Context for 'APU' is selected.
21:45:26 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:26 INFO  : Context for 'APU' is selected.
21:45:26 INFO  : 'stop' command is executed.
21:45:26 INFO  : 'ps7_init' command is executed.
21:45:26 INFO  : 'ps7_post_config' command is executed.
21:45:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:27 INFO  : Memory regions updated for context APU
21:45:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:27 INFO  : 'con' command is executed.
21:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:27 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:48:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:43 INFO  : Disconnected from the channel tcfchan#3.
21:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:44 INFO  : 'fpga -state' command is executed.
21:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:44 INFO  : 'jtag frequency' command is executed.
21:48:44 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:44 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:45 INFO  : Context for 'APU' is selected.
21:48:45 INFO  : 'stop' command is executed.
21:48:45 INFO  : 'ps7_init' command is executed.
21:48:45 INFO  : 'ps7_post_config' command is executed.
21:48:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:46 INFO  : Memory regions updated for context APU
21:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:46 INFO  : 'con' command is executed.
21:48:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:46 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:56 INFO  : Disconnected from the channel tcfchan#4.
21:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:57 INFO  : 'fpga -state' command is executed.
21:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:57 INFO  : 'jtag frequency' command is executed.
21:55:57 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:57 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:59 INFO  : Context for 'APU' is selected.
21:55:59 INFO  : 'stop' command is executed.
21:55:59 INFO  : 'ps7_init' command is executed.
21:55:59 INFO  : 'ps7_post_config' command is executed.
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:59 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:59 INFO  : Memory regions updated for context APU
21:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:00 INFO  : 'con' command is executed.
21:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:00 INFO  : Disconnected from the channel tcfchan#5.
21:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:01 INFO  : 'fpga -state' command is executed.
21:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:01 INFO  : 'jtag frequency' command is executed.
21:59:01 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:01 INFO  : Context for 'APU' is selected.
21:59:03 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:03 INFO  : Context for 'APU' is selected.
21:59:03 INFO  : 'stop' command is executed.
21:59:03 INFO  : 'ps7_init' command is executed.
21:59:03 INFO  : 'ps7_post_config' command is executed.
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:03 INFO  : Memory regions updated for context APU
21:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:03 INFO  : 'con' command is executed.
21:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:03 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
21:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:00:01 INFO  : Disconnected from the channel tcfchan#6.
22:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:03 INFO  : 'fpga -state' command is executed.
22:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:03 INFO  : 'jtag frequency' command is executed.
22:00:03 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:03 INFO  : Context for 'APU' is selected.
22:00:04 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:04 INFO  : Context for 'APU' is selected.
22:00:04 INFO  : 'stop' command is executed.
22:00:04 INFO  : 'ps7_init' command is executed.
22:00:04 INFO  : 'ps7_post_config' command is executed.
22:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:04 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:04 INFO  : Memory regions updated for context APU
22:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:05 INFO  : 'con' command is executed.
22:00:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:05 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:05:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:05:47 INFO  : Disconnected from the channel tcfchan#7.
22:05:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:48 INFO  : 'fpga -state' command is executed.
22:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:49 INFO  : 'jtag frequency' command is executed.
22:05:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:49 INFO  : Context for 'APU' is selected.
22:05:50 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:50 INFO  : Context for 'APU' is selected.
22:05:50 INFO  : 'stop' command is executed.
22:05:51 INFO  : 'ps7_init' command is executed.
22:05:51 INFO  : 'ps7_post_config' command is executed.
22:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 ERROR : Memory write error at 0x100000. AP transaction timeout
22:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
----------------End of Script----------------

22:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:06:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:22 INFO  : 'fpga -state' command is executed.
22:06:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:06:22 INFO  : 'jtag frequency' command is executed.
22:06:22 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:06:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:22 INFO  : Context for 'APU' is selected.
22:06:22 INFO  : 'stop' command is executed.
22:06:23 INFO  : 'ps7_init' command is executed.
22:06:23 INFO  : 'ps7_post_config' command is executed.
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:23 INFO  : Memory regions updated for context APU
22:06:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:23 INFO  : 'con' command is executed.
22:06:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:06:23 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:04 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:12 INFO  : Disconnected from the channel tcfchan#8.
22:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:13 INFO  : 'fpga -state' command is executed.
22:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:13 INFO  : 'jtag frequency' command is executed.
22:10:13 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:13 INFO  : Context for 'APU' is selected.
22:10:14 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:14 INFO  : Context for 'APU' is selected.
22:10:15 INFO  : 'stop' command is executed.
22:10:15 INFO  : 'ps7_init' command is executed.
22:10:15 INFO  : 'ps7_post_config' command is executed.
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:15 INFO  : Memory regions updated for context APU
22:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:15 INFO  : 'con' command is executed.
22:10:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:15 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:11 INFO  : Disconnected from the channel tcfchan#9.
22:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:12:13 INFO  : 'fpga -state' command is executed.
22:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:12:13 INFO  : 'jtag frequency' command is executed.
22:12:13 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:13 INFO  : Context for 'APU' is selected.
22:12:14 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:14 INFO  : Context for 'APU' is selected.
22:12:14 INFO  : 'stop' command is executed.
22:12:14 INFO  : 'ps7_init' command is executed.
22:12:14 INFO  : 'ps7_post_config' command is executed.
22:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:14 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:15 INFO  : Memory regions updated for context APU
22:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:15 INFO  : 'con' command is executed.
22:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:12:15 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:13:48 INFO  : Disconnected from the channel tcfchan#10.
22:13:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:49 INFO  : 'fpga -state' command is executed.
22:13:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:49 INFO  : 'jtag frequency' command is executed.
22:13:49 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:49 INFO  : Context for 'APU' is selected.
22:13:51 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:13:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:51 INFO  : Context for 'APU' is selected.
22:13:51 INFO  : 'stop' command is executed.
22:13:51 INFO  : 'ps7_init' command is executed.
22:13:51 INFO  : 'ps7_post_config' command is executed.
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:51 INFO  : Memory regions updated for context APU
22:13:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:51 INFO  : 'con' command is executed.
22:13:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:51 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:15:04 INFO  : Disconnected from the channel tcfchan#11.
22:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:05 INFO  : 'fpga -state' command is executed.
22:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:05 INFO  : 'jtag frequency' command is executed.
22:15:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:05 INFO  : Context for 'APU' is selected.
22:15:07 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:07 INFO  : Context for 'APU' is selected.
22:15:07 INFO  : 'stop' command is executed.
22:15:07 INFO  : 'ps7_init' command is executed.
22:15:07 INFO  : 'ps7_post_config' command is executed.
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:07 INFO  : Memory regions updated for context APU
22:15:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:07 INFO  : 'con' command is executed.
22:15:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:23 INFO  : Disconnected from the channel tcfchan#12.
22:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:24 INFO  : 'fpga -state' command is executed.
22:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:24 INFO  : 'jtag frequency' command is executed.
22:15:24 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:24 INFO  : Context for 'APU' is selected.
22:15:25 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:25 INFO  : Context for 'APU' is selected.
22:15:25 INFO  : 'stop' command is executed.
22:15:25 INFO  : 'ps7_init' command is executed.
22:15:25 INFO  : 'ps7_post_config' command is executed.
22:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:26 INFO  : Memory regions updated for context APU
22:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:26 INFO  : 'con' command is executed.
22:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:26 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:57 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:17:04 INFO  : Disconnected from the channel tcfchan#13.
22:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:05 INFO  : 'fpga -state' command is executed.
22:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:05 INFO  : 'jtag frequency' command is executed.
22:17:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:17:05 INFO  : Context for 'APU' is selected.
22:17:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:06 INFO  : Context for 'APU' is selected.
22:17:06 INFO  : 'stop' command is executed.
22:17:06 INFO  : 'ps7_init' command is executed.
22:17:06 INFO  : 'ps7_post_config' command is executed.
22:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:17:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:06 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:07 INFO  : Memory regions updated for context APU
22:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:07 INFO  : 'con' command is executed.
22:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:17:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:21 INFO  : Disconnected from the channel tcfchan#14.
22:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:23 INFO  : 'fpga -state' command is executed.
22:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:23 INFO  : 'jtag frequency' command is executed.
22:18:23 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:23 INFO  : Context for 'APU' is selected.
22:18:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:24 INFO  : Context for 'APU' is selected.
22:18:24 INFO  : 'stop' command is executed.
22:18:24 INFO  : 'ps7_init' command is executed.
22:18:24 INFO  : 'ps7_post_config' command is executed.
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:24 INFO  : Memory regions updated for context APU
22:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:24 INFO  : 'con' command is executed.
22:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:24 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:04 INFO  : Disconnected from the channel tcfchan#15.
22:19:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:05 INFO  : 'fpga -state' command is executed.
22:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:05 INFO  : 'jtag frequency' command is executed.
22:19:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:05 INFO  : Context for 'APU' is selected.
22:19:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:06 INFO  : Context for 'APU' is selected.
22:19:06 INFO  : 'stop' command is executed.
22:19:07 INFO  : 'ps7_init' command is executed.
22:19:07 INFO  : 'ps7_post_config' command is executed.
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:07 INFO  : Memory regions updated for context APU
22:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:07 INFO  : 'con' command is executed.
22:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:21:50 INFO  : Disconnected from the channel tcfchan#16.
22:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:51 INFO  : 'fpga -state' command is executed.
22:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:51 INFO  : 'jtag frequency' command is executed.
22:21:51 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:51 INFO  : Context for 'APU' is selected.
22:21:53 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:53 INFO  : Context for 'APU' is selected.
22:21:53 INFO  : 'stop' command is executed.
22:21:53 INFO  : 'ps7_init' command is executed.
22:21:53 INFO  : 'ps7_post_config' command is executed.
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:53 INFO  : Memory regions updated for context APU
22:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:53 INFO  : 'con' command is executed.
22:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:53 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:24:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:51 INFO  : Disconnected from the channel tcfchan#17.
22:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:53 INFO  : 'fpga -state' command is executed.
22:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:53 INFO  : 'jtag frequency' command is executed.
22:24:53 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:53 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:54 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : 'stop' command is executed.
22:24:54 INFO  : 'ps7_init' command is executed.
22:24:54 INFO  : 'ps7_post_config' command is executed.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:54 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:55 INFO  : Memory regions updated for context APU
22:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:55 INFO  : 'con' command is executed.
22:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:55 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:26:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:26:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:26:57 INFO  : Disconnected from the channel tcfchan#18.
22:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:26:58 INFO  : 'fpga -state' command is executed.
22:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:26:58 INFO  : 'jtag frequency' command is executed.
22:26:58 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:26:58 INFO  : Context for 'APU' is selected.
22:27:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:00 INFO  : Context for 'APU' is selected.
22:27:00 INFO  : 'stop' command is executed.
22:27:00 INFO  : 'ps7_init' command is executed.
22:27:00 INFO  : 'ps7_post_config' command is executed.
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:00 INFO  : Memory regions updated for context APU
22:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:00 INFO  : 'con' command is executed.
22:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:52 INFO  : Disconnected from the channel tcfchan#19.
22:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:53 INFO  : 'fpga -state' command is executed.
22:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:54 INFO  : 'jtag frequency' command is executed.
22:27:54 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:54 INFO  : Context for 'APU' is selected.
22:27:55 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:55 INFO  : Context for 'APU' is selected.
22:27:55 INFO  : 'stop' command is executed.
22:27:55 INFO  : 'ps7_init' command is executed.
22:27:55 INFO  : 'ps7_post_config' command is executed.
22:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:55 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:56 INFO  : Memory regions updated for context APU
22:27:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:56 INFO  : 'con' command is executed.
22:27:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:56 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:04 INFO  : Disconnected from the channel tcfchan#20.
22:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:05 INFO  : 'fpga -state' command is executed.
22:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:05 INFO  : 'jtag frequency' command is executed.
22:29:05 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:05 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:06 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : 'stop' command is executed.
22:29:07 INFO  : 'ps7_init' command is executed.
22:29:07 INFO  : 'ps7_post_config' command is executed.
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:07 INFO  : Memory regions updated for context APU
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : 'con' command is executed.
22:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:29:07 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:30:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:54 INFO  : Disconnected from the channel tcfchan#21.
22:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:55 INFO  : 'fpga -state' command is executed.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:55 INFO  : 'jtag frequency' command is executed.
22:30:55 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:55 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:56 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : 'stop' command is executed.
22:30:57 INFO  : 'ps7_init' command is executed.
22:30:57 INFO  : 'ps7_post_config' command is executed.
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:57 INFO  : Memory regions updated for context APU
22:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:57 INFO  : 'con' command is executed.
22:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:57 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:22 INFO  : Disconnected from the channel tcfchan#22.
22:38:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:23 INFO  : 'fpga -state' command is executed.
22:38:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:23 INFO  : 'jtag frequency' command is executed.
22:38:23 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:23 INFO  : Context for 'APU' is selected.
22:38:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:24 INFO  : Context for 'APU' is selected.
22:38:24 INFO  : 'stop' command is executed.
22:38:25 INFO  : 'ps7_init' command is executed.
22:38:25 INFO  : 'ps7_post_config' command is executed.
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:25 INFO  : Memory regions updated for context APU
22:38:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:25 INFO  : 'con' command is executed.
22:38:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:25 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:40 INFO  : Disconnected from the channel tcfchan#23.
22:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:41 INFO  : 'fpga -state' command is executed.
22:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:42 INFO  : 'jtag frequency' command is executed.
22:43:42 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:42 INFO  : Context for 'APU' is selected.
22:43:43 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:43 INFO  : Context for 'APU' is selected.
22:43:43 INFO  : 'stop' command is executed.
22:43:44 INFO  : 'ps7_init' command is executed.
22:43:44 INFO  : 'ps7_post_config' command is executed.
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:44 INFO  : Memory regions updated for context APU
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : 'con' command is executed.
22:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:44 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:58 INFO  : Disconnected from the channel tcfchan#24.
22:44:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:59 INFO  : 'fpga -state' command is executed.
22:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:59 INFO  : 'jtag frequency' command is executed.
22:44:59 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:59 INFO  : Context for 'APU' is selected.
22:45:01 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:01 INFO  : Context for 'APU' is selected.
22:45:01 INFO  : 'stop' command is executed.
22:45:02 INFO  : 'ps7_init' command is executed.
22:45:02 INFO  : 'ps7_post_config' command is executed.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:02 INFO  : Memory regions updated for context APU
22:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:02 INFO  : 'con' command is executed.
22:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:45:02 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:47:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:48:16 INFO  : Disconnected from the channel tcfchan#25.
22:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:48:17 INFO  : 'fpga -state' command is executed.
22:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:48:17 INFO  : 'jtag frequency' command is executed.
22:48:17 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:17 INFO  : Context for 'APU' is selected.
22:48:18 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:19 INFO  : Context for 'APU' is selected.
22:48:19 INFO  : 'stop' command is executed.
22:48:19 INFO  : 'ps7_init' command is executed.
22:48:19 INFO  : 'ps7_post_config' command is executed.
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:19 INFO  : Memory regions updated for context APU
22:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:19 INFO  : 'con' command is executed.
22:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:48:19 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:00 INFO  : Disconnected from the channel tcfchan#26.
22:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:01 INFO  : 'fpga -state' command is executed.
22:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:02 INFO  : 'jtag frequency' command is executed.
22:51:02 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:03 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : 'stop' command is executed.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:03 INFO  : Memory regions updated for context APU
22:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : 'con' command is executed.
22:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:04 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:53:29 INFO  : Disconnected from the channel tcfchan#27.
22:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:30 INFO  : 'fpga -state' command is executed.
22:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:30 INFO  : 'jtag frequency' command is executed.
22:53:30 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:30 INFO  : Context for 'APU' is selected.
22:53:31 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:31 INFO  : Context for 'APU' is selected.
22:53:31 INFO  : 'stop' command is executed.
22:53:32 INFO  : 'ps7_init' command is executed.
22:53:32 INFO  : 'ps7_post_config' command is executed.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:32 INFO  : Memory regions updated for context APU
22:53:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:32 INFO  : 'con' command is executed.
22:53:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:32 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
22:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:53:55 INFO  : Disconnected from the channel tcfchan#28.
22:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:56 INFO  : 'fpga -state' command is executed.
22:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:56 INFO  : 'jtag frequency' command is executed.
22:53:56 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:56 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:58 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : 'stop' command is executed.
22:53:58 INFO  : 'ps7_init' command is executed.
22:53:58 INFO  : 'ps7_post_config' command is executed.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Memory regions updated for context APU
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
23:47:21 INFO  : Disconnected from the channel tcfchan#29.
23:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:22 INFO  : 'fpga -state' command is executed.
23:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:22 INFO  : 'jtag frequency' command is executed.
23:47:22 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:22 INFO  : Context for 'APU' is selected.
23:47:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:24 INFO  : Context for 'APU' is selected.
23:47:24 INFO  : 'stop' command is executed.
23:47:24 INFO  : 'ps7_init' command is executed.
23:47:24 INFO  : 'ps7_post_config' command is executed.
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:24 INFO  : Memory regions updated for context APU
23:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:24 INFO  : 'con' command is executed.
23:47:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:24 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
23:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:47:36 INFO  : Disconnected from the channel tcfchan#30.
23:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:37 INFO  : 'fpga -state' command is executed.
23:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:37 INFO  : 'jtag frequency' command is executed.
23:47:37 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:37 INFO  : Context for 'APU' is selected.
23:47:39 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:47:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:39 INFO  : Context for 'APU' is selected.
23:47:39 INFO  : 'stop' command is executed.
23:47:39 INFO  : 'ps7_init' command is executed.
23:47:39 INFO  : 'ps7_post_config' command is executed.
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : The application 'C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/final/backup/project_1/project_1.sdk/UART_TEST_1/Debug/UART_TEST_1.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:39 INFO  : Memory regions updated for context APU
23:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:39 INFO  : 'con' command is executed.
23:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:39 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\final\backup\project_1\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_uart_test_1.elf_on_local.tcl'
02:51:34 INFO  : Disconnected from the channel tcfchan#31.
19:06:11 INFO  : Registering command handlers for SDK TCF services
19:06:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\final\project_1.sdk\temp_xsdb_launch_script.tcl
19:06:13 INFO  : XSCT server has started successfully.
19:06:13 INFO  : Successfully done setting XSCT server connection channel  
19:06:13 INFO  : Successfully done setting SDK workspace  
19:06:13 INFO  : Processing command line option -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf.
01:27:09 INFO  : Registering command handlers for SDK TCF services
01:27:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\final\project_1.sdk\temp_xsdb_launch_script.tcl
01:27:13 INFO  : XSCT server has started successfully.
01:27:13 INFO  : Successfully done setting XSCT server connection channel  
01:27:17 INFO  : Successfully done setting SDK workspace  
01:27:17 INFO  : Processing command line option -hwspec C:/final/project_1.sdk/design_1_wrapper.hdf.
01:27:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
01:27:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750247172822,  Project:1750236648000
01:27:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from C:/final/project_1.sdk/design_1_wrapper.hdf.
01:27:22 INFO  : Copied contents of C:/final/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
01:27:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:27:25 INFO  : Clearing existing target manager status.
01:27:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:27:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:43 INFO  : Registering command handlers for SDK TCF services
14:36:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
14:37:06 INFO  : XSCT server has started successfully.
14:37:07 INFO  : Successfully done setting XSCT server connection channel  
14:37:07 INFO  : Successfully done setting SDK workspace  
14:37:07 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
15:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
15:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:15 INFO  : 'fpga -state' command is executed.
15:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:15 INFO  : 'jtag frequency' command is executed.
15:39:15 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:39:15 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:39:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:15 INFO  : Context for 'APU' is selected.
15:39:15 INFO  : 'stop' command is executed.
15:39:16 INFO  : 'ps7_init' command is executed.
15:39:16 INFO  : 'ps7_post_config' command is executed.
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:16 INFO  : Memory regions updated for context APU
15:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:16 INFO  : 'con' command is executed.
15:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:16 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
15:42:00 INFO  : Disconnected from the channel tcfchan#1.
15:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:02 INFO  : 'fpga -state' command is executed.
15:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:02 INFO  : 'jtag frequency' command is executed.
15:42:02 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:42:02 INFO  : Context for 'APU' is selected.
15:42:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:42:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:02 INFO  : Context for 'APU' is selected.
15:42:02 INFO  : 'stop' command is executed.
15:42:03 INFO  : 'ps7_init' command is executed.
15:42:03 INFO  : 'ps7_post_config' command is executed.
15:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:03 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:03 INFO  : Memory regions updated for context APU
15:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:03 INFO  : 'con' command is executed.
15:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:03 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
15:42:16 INFO  : Disconnected from the channel tcfchan#2.
15:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:17 INFO  : 'fpga -state' command is executed.
15:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:17 INFO  : 'jtag frequency' command is executed.
15:42:18 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:42:18 INFO  : Context for 'APU' is selected.
15:42:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:42:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:18 INFO  : Context for 'APU' is selected.
15:42:18 INFO  : 'stop' command is executed.
15:42:18 INFO  : 'ps7_init' command is executed.
15:42:18 INFO  : 'ps7_post_config' command is executed.
15:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:18 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:19 INFO  : Memory regions updated for context APU
15:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:19 INFO  : 'con' command is executed.
15:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:19 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
15:47:40 INFO  : Disconnected from the channel tcfchan#3.
15:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:41 INFO  : 'fpga -state' command is executed.
15:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:42 INFO  : 'jtag frequency' command is executed.
15:47:42 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:47:42 INFO  : Context for 'APU' is selected.
15:47:42 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:47:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:42 INFO  : Context for 'APU' is selected.
15:47:42 INFO  : 'stop' command is executed.
15:47:42 INFO  : 'ps7_init' command is executed.
15:47:42 INFO  : 'ps7_post_config' command is executed.
15:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:43 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:43 INFO  : Memory regions updated for context APU
15:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:43 INFO  : 'con' command is executed.
15:47:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:43 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
15:48:24 INFO  : Disconnected from the channel tcfchan#4.
16:09:54 INFO  : Registering command handlers for SDK TCF services
16:09:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
16:09:59 INFO  : XSCT server has started successfully.
16:09:59 INFO  : Successfully done setting XSCT server connection channel  
16:10:05 INFO  : Successfully done setting SDK workspace  
16:10:05 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
16:10:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
16:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:23 INFO  : 'fpga -state' command is executed.
16:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:23 INFO  : 'jtag frequency' command is executed.
16:15:23 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:15:23 INFO  : Context for 'APU' is selected.
16:15:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:15:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:23 INFO  : Context for 'APU' is selected.
16:15:23 INFO  : 'stop' command is executed.
16:15:24 INFO  : 'ps7_init' command is executed.
16:15:24 INFO  : 'ps7_post_config' command is executed.
16:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:24 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:24 INFO  : Memory regions updated for context APU
16:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:24 INFO  : 'con' command is executed.
16:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:24 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_dma.elf_on_local.tcl'
16:15:25 INFO  : Apm configuration has been updated and stored to 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_1\apmconfigs\apm_default.json' for the project 'design_1_wrapper_hw_platform_1'
16:15:28 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_1_Traces\Traces\Run_-19_16-15\PS_Trace_-19_16-15\trace'
16:15:28 INFO  : Created tracing project 'design_1_wrapper_hw_platform_1_Traces'
16:15:28 INFO  : Added tracing folder 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_1_Traces\Traces\Run_-19_16-15\PS_Trace_-19_16-15' into  'design_1_wrapper_hw_platform_1_Traces'
16:15:28 INFO  : Attempting to open tracing file 'PS_Trace_-19_16-15'
16:15:38 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_1_Traces\Traces\Run_-19_16-15\PS_Trace_-19_16-15\trace'
16:15:38 INFO  : Disconnected from the channel tcfchan#1.
16:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:39 INFO  : 'fpga -state' command is executed.
16:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:40 INFO  : 'jtag frequency' command is executed.
16:15:40 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:15:40 INFO  : Context for 'APU' is selected.
16:15:40 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:40 INFO  : Context for 'APU' is selected.
16:15:40 INFO  : 'stop' command is executed.
16:15:40 INFO  : 'ps7_init' command is executed.
16:15:40 INFO  : 'ps7_post_config' command is executed.
16:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:40 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:40 INFO  : Memory regions updated for context APU
16:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:40 INFO  : 'con' command is executed.
16:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:40 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:17:24 INFO  : Disconnected from the channel tcfchan#2.
16:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:25 INFO  : 'fpga -state' command is executed.
16:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:25 INFO  : 'jtag frequency' command is executed.
16:17:25 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:17:25 INFO  : Context for 'APU' is selected.
16:17:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:17:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:25 INFO  : Context for 'APU' is selected.
16:17:26 INFO  : 'stop' command is executed.
16:17:26 INFO  : 'ps7_init' command is executed.
16:17:26 INFO  : 'ps7_post_config' command is executed.
16:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:26 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:26 INFO  : Memory regions updated for context APU
16:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:26 INFO  : 'con' command is executed.
16:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:26 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:18:35 INFO  : Disconnected from the channel tcfchan#3.
16:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:36 INFO  : 'fpga -state' command is executed.
16:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:36 INFO  : 'jtag frequency' command is executed.
16:18:36 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:18:36 INFO  : Context for 'APU' is selected.
16:18:36 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:18:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:36 INFO  : Context for 'APU' is selected.
16:18:36 INFO  : 'stop' command is executed.
16:18:36 INFO  : 'ps7_init' command is executed.
16:18:36 INFO  : 'ps7_post_config' command is executed.
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:37 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:37 INFO  : Memory regions updated for context APU
16:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:37 INFO  : 'con' command is executed.
16:18:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:18:37 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:27:40 INFO  : Disconnected from the channel tcfchan#4.
16:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:42 INFO  : 'fpga -state' command is executed.
16:27:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:42 INFO  : 'jtag frequency' command is executed.
16:27:42 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:27:42 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:27:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:42 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : 'stop' command is executed.
16:27:42 INFO  : 'ps7_init' command is executed.
16:27:42 INFO  : 'ps7_post_config' command is executed.
16:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:42 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:42 INFO  : Memory regions updated for context APU
16:27:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:42 INFO  : 'con' command is executed.
16:27:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:42 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:34:55 INFO  : Disconnected from the channel tcfchan#5.
16:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:34:56 INFO  : 'fpga -state' command is executed.
16:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:34:57 INFO  : 'jtag frequency' command is executed.
16:34:57 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:34:57 INFO  : Context for 'APU' is selected.
16:34:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:34:57 INFO  : Context for 'APU' is selected.
16:34:57 INFO  : 'stop' command is executed.
16:34:57 INFO  : 'ps7_init' command is executed.
16:34:57 INFO  : 'ps7_post_config' command is executed.
16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:34:57 INFO  : Memory regions updated for context APU
16:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:34:57 INFO  : 'con' command is executed.
16:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:34:57 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:37:22 INFO  : Disconnected from the channel tcfchan#6.
16:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:24 INFO  : 'fpga -state' command is executed.
16:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:24 INFO  : 'jtag frequency' command is executed.
16:37:24 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:37:24 INFO  : Context for 'APU' is selected.
16:37:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:24 INFO  : Context for 'APU' is selected.
16:37:24 INFO  : 'stop' command is executed.
16:37:24 INFO  : 'ps7_init' command is executed.
16:37:24 INFO  : 'ps7_post_config' command is executed.
16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:24 INFO  : Memory regions updated for context APU
16:37:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:24 INFO  : 'con' command is executed.
16:37:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:24 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:37:59 INFO  : Disconnected from the channel tcfchan#7.
16:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:38:00 INFO  : 'fpga -state' command is executed.
16:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:01 INFO  : 'jtag frequency' command is executed.
16:38:01 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:38:01 INFO  : Context for 'APU' is selected.
16:38:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:01 INFO  : Context for 'APU' is selected.
16:38:01 INFO  : 'stop' command is executed.
16:38:01 INFO  : 'ps7_init' command is executed.
16:38:01 INFO  : 'ps7_post_config' command is executed.
16:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:01 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:01 INFO  : Memory regions updated for context APU
16:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:01 INFO  : 'con' command is executed.
16:38:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:38:01 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
16:45:46 INFO  : Disconnected from the channel tcfchan#8.
16:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:47 INFO  : 'fpga -state' command is executed.
16:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:47 INFO  : 'jtag frequency' command is executed.
16:45:47 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:45:47 INFO  : Context for 'APU' is selected.
16:45:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:47 INFO  : Context for 'APU' is selected.
16:45:47 INFO  : 'stop' command is executed.
16:45:47 INFO  : 'ps7_init' command is executed.
16:45:47 INFO  : 'ps7_post_config' command is executed.
16:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:48 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:48 INFO  : Memory regions updated for context APU
16:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:48 INFO  : 'con' command is executed.
16:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:48 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
17:11:08 INFO  : Disconnected from the channel tcfchan#9.
17:11:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
17:11:40 INFO  : XSCT server has started successfully.
17:11:40 INFO  : Successfully done setting XSCT server connection channel  
17:11:40 INFO  : Successfully done setting SDK workspace  
17:11:45 INFO  : Registering command handlers for SDK TCF services
17:11:45 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
17:11:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
17:11:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750323733111,  Project:1750247172822
17:11:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
17:11:49 INFO  : Copied contents of C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
17:11:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:11:52 INFO  : Clearing existing target manager status.
17:11:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:11:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:12:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:14:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:56 INFO  : 'fpga -state' command is executed.
17:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:56 INFO  : 'jtag frequency' command is executed.
17:14:56 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:14:56 INFO  : Context for 'APU' is selected.
17:14:56 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:14:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:56 INFO  : Context for 'APU' is selected.
17:14:57 INFO  : 'stop' command is executed.
17:14:59 INFO  : 'ps7_init' command is executed.
17:14:59 INFO  : 'ps7_post_config' command is executed.
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:01 ERROR : Memory write error at 0x100000. AP transaction timeout
17:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
----------------End of Script----------------

17:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:18 INFO  : 'fpga -state' command is executed.
17:15:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:18 INFO  : 'jtag frequency' command is executed.
17:15:18 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:15:18 INFO  : Context for 'APU' is selected.
17:15:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:18 INFO  : Context for 'APU' is selected.
17:15:18 INFO  : 'stop' command is executed.
17:15:18 ERROR : AP transaction error, DAP status f0000021
17:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

17:16:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:32 ERROR : fpga configuration failed. DONE PIN is not HIGH
17:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:47 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:53 INFO  : 'fpga -state' command is executed.
17:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:54 INFO  : 'jtag frequency' command is executed.
17:16:54 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:16:54 INFO  : Context for 'APU' is selected.
17:16:54 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:16:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:54 INFO  : Context for 'APU' is selected.
17:16:54 INFO  : 'stop' command is executed.
17:16:54 INFO  : 'ps7_init' command is executed.
17:16:54 INFO  : 'ps7_post_config' command is executed.
17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:54 INFO  : Memory regions updated for context APU
17:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:54 INFO  : 'con' command is executed.
17:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:54 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
17:17:08 INFO  : Disconnected from the channel tcfchan#1.
17:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:09 INFO  : 'fpga -state' command is executed.
17:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:09 INFO  : 'jtag frequency' command is executed.
17:17:09 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:17:09 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:11 INFO  : Context for 'APU' is selected.
17:17:11 INFO  : 'stop' command is executed.
17:17:11 INFO  : 'ps7_init' command is executed.
17:17:11 INFO  : 'ps7_post_config' command is executed.
17:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:11 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma/Debug/dma.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:12 INFO  : Memory regions updated for context APU
17:17:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:12 INFO  : 'con' command is executed.
17:17:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:12 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma.elf_on_local.tcl'
17:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/design_1_wrapper.bit"
17:17:34 INFO  : Disconnected from the channel tcfchan#2.
17:17:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:35 INFO  : 'fpga -state' command is executed.
17:17:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:35 INFO  : 'jtag frequency' command is executed.
17:17:35 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:35 INFO  : Context for 'APU' is selected.
17:17:35 INFO  : 'stop' command is executed.
17:17:35 INFO  : 'ps7_init' command is executed.
17:17:35 INFO  : 'ps7_post_config' command is executed.
17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:36 INFO  : Memory regions updated for context APU
17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:36 INFO  : 'con' command is executed.
17:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:36 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:17:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:49 INFO  : 'fpga -state' command is executed.
17:17:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:49 INFO  : 'jtag frequency' command is executed.
17:17:49 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:17:49 INFO  : Context for 'APU' is selected.
17:17:49 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:17:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:49 INFO  : Context for 'APU' is selected.
17:17:49 INFO  : 'stop' command is executed.
17:17:49 INFO  : 'ps7_init' command is executed.
17:17:49 INFO  : 'ps7_post_config' command is executed.
17:17:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:50 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:50 INFO  : Memory regions updated for context APU
17:17:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:50 INFO  : 'con' command is executed.
17:17:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:50 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_dma19.elf_on_local.tcl'
17:17:50 INFO  : Apm configuration has been updated and stored to 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_2\apmconfigs\apm_default.json' for the project 'design_1_wrapper_hw_platform_2'
17:17:52 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_2_Traces\Traces\Run_-19_17-17\PS_Trace_-19_17-17\trace'
17:17:53 INFO  : Created tracing project 'design_1_wrapper_hw_platform_2_Traces'
17:17:53 INFO  : Added tracing folder 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_2_Traces\Traces\Run_-19_17-17\PS_Trace_-19_17-17' into  'design_1_wrapper_hw_platform_2_Traces'
17:17:53 INFO  : Attempting to open tracing file 'PS_Trace_-19_17-17'
17:18:16 INFO  : Disconnected from the channel tcfchan#3.
17:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:17 INFO  : 'fpga -state' command is executed.
17:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:18 INFO  : 'jtag frequency' command is executed.
17:18:18 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:18:18 INFO  : Context for 'APU' is selected.
17:18:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:18 INFO  : Context for 'APU' is selected.
17:18:18 INFO  : 'stop' command is executed.
17:18:18 INFO  : 'ps7_init' command is executed.
17:18:18 INFO  : 'ps7_post_config' command is executed.
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:18 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:18 INFO  : Memory regions updated for context APU
17:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:19 INFO  : 'con' command is executed.
17:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:19 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:19:13 INFO  : Disconnected from the channel tcfchan#4.
17:19:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:14 INFO  : 'fpga -state' command is executed.
17:19:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:15 INFO  : 'jtag frequency' command is executed.
17:19:15 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:19:15 INFO  : Context for 'APU' is selected.
17:19:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:19:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:15 INFO  : Context for 'APU' is selected.
17:19:15 INFO  : 'stop' command is executed.
17:19:15 INFO  : 'ps7_init' command is executed.
17:19:15 INFO  : 'ps7_post_config' command is executed.
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:15 INFO  : Memory regions updated for context APU
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : 'con' command is executed.
17:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:15 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:22:11 INFO  : Disconnected from the channel tcfchan#5.
17:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:12 INFO  : 'fpga -state' command is executed.
17:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:12 INFO  : 'jtag frequency' command is executed.
17:22:12 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:22:12 INFO  : Context for 'APU' is selected.
17:22:12 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:22:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:12 INFO  : Context for 'APU' is selected.
17:22:12 INFO  : 'stop' command is executed.
17:22:13 INFO  : 'ps7_init' command is executed.
17:22:13 INFO  : 'ps7_post_config' command is executed.
17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:13 INFO  : Memory regions updated for context APU
17:22:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:13 INFO  : 'con' command is executed.
17:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:13 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:26:24 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\User\Downloads\619\final\project_1.sdk\design_1_wrapper_hw_platform_2_Traces\Traces\Run_-19_17-17\PS_Trace_-19_17-17\trace'
17:26:24 WARN  : channel "tcfchan#3" closed
17:26:24 INFO  : Disconnected from the channel tcfchan#6.
17:26:42 INFO  : Registering command handlers for SDK TCF services
17:26:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
17:26:44 INFO  : XSCT server has started successfully.
17:26:44 INFO  : Successfully done setting XSCT server connection channel  
17:26:45 INFO  : Successfully done setting SDK workspace  
17:26:45 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
17:26:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
17:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:11 INFO  : 'fpga -state' command is executed.
17:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:11 INFO  : 'jtag frequency' command is executed.
17:28:11 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:28:11 INFO  : Context for 'APU' is selected.
17:28:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:12 INFO  : Context for 'APU' is selected.
17:28:12 INFO  : 'stop' command is executed.
17:28:12 INFO  : 'ps7_init' command is executed.
17:28:12 INFO  : 'ps7_post_config' command is executed.
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:12 INFO  : Memory regions updated for context APU
17:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:12 INFO  : 'con' command is executed.
17:28:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:12 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:42:51 INFO  : Disconnected from the channel tcfchan#1.
17:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:52 INFO  : 'fpga -state' command is executed.
17:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:52 INFO  : 'jtag frequency' command is executed.
17:42:52 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:42:52 INFO  : Context for 'APU' is selected.
17:42:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:42:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:52 INFO  : Context for 'APU' is selected.
17:42:52 INFO  : 'stop' command is executed.
17:42:53 INFO  : 'ps7_init' command is executed.
17:42:53 INFO  : 'ps7_post_config' command is executed.
17:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:53 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:53 INFO  : Memory regions updated for context APU
17:42:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:53 INFO  : 'con' command is executed.
17:42:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:42:53 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:46:03 INFO  : Disconnected from the channel tcfchan#2.
17:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:04 INFO  : 'fpga -state' command is executed.
17:46:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:04 INFO  : 'jtag frequency' command is executed.
17:46:04 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:46:04 INFO  : Context for 'APU' is selected.
17:46:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:04 INFO  : Context for 'APU' is selected.
17:46:04 INFO  : 'stop' command is executed.
17:46:05 INFO  : 'ps7_init' command is executed.
17:46:05 INFO  : 'ps7_post_config' command is executed.
17:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:05 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:05 INFO  : Memory regions updated for context APU
17:46:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:05 INFO  : 'con' command is executed.
17:46:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:05 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:48:13 INFO  : Disconnected from the channel tcfchan#3.
17:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:14 INFO  : 'fpga -state' command is executed.
17:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:15 INFO  : 'jtag frequency' command is executed.
17:48:15 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:48:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:15 INFO  : Context for 'APU' is selected.
17:48:15 INFO  : 'stop' command is executed.
17:48:15 INFO  : 'ps7_init' command is executed.
17:48:15 INFO  : 'ps7_post_config' command is executed.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:15 INFO  : Memory regions updated for context APU
17:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:15 INFO  : 'con' command is executed.
17:48:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:15 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:54:07 INFO  : Disconnected from the channel tcfchan#4.
17:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:08 INFO  : 'fpga -state' command is executed.
17:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:08 INFO  : 'jtag frequency' command is executed.
17:54:08 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:54:08 INFO  : Context for 'APU' is selected.
17:54:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:08 INFO  : Context for 'APU' is selected.
17:54:08 INFO  : 'stop' command is executed.
17:54:09 INFO  : 'ps7_init' command is executed.
17:54:09 INFO  : 'ps7_post_config' command is executed.
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:09 INFO  : Memory regions updated for context APU
17:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:09 INFO  : 'con' command is executed.
17:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:54:09 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
17:55:59 INFO  : Disconnected from the channel tcfchan#5.
17:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:00 INFO  : 'fpga -state' command is executed.
17:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:01 INFO  : 'jtag frequency' command is executed.
17:56:01 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:56:01 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:01 INFO  : Context for 'APU' is selected.
17:56:01 INFO  : 'stop' command is executed.
17:56:01 INFO  : 'ps7_init' command is executed.
17:56:01 INFO  : 'ps7_post_config' command is executed.
17:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:01 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/dma19/Debug/dma19.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:01 INFO  : Memory regions updated for context APU
17:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:01 INFO  : 'con' command is executed.
17:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:01 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_dma19.elf_on_local.tcl'
19:11:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750331488147,  Project:1750323733111
19:11:44 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:11:54 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification location will not be monitored anymore.
19:11:57 INFO  : Disconnected from the channel tcfchan#6.
19:12:42 INFO  : Registering command handlers for SDK TCF services
19:12:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
19:12:47 INFO  : XSCT server has started successfully.
19:12:47 INFO  : Successfully done setting XSCT server connection channel  
19:12:52 INFO  : Successfully done setting SDK workspace  
19:12:52 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
19:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
19:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:28 INFO  : 'fpga -state' command is executed.
19:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:28 INFO  : 'jtag frequency' command is executed.
19:19:28 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
19:19:28 INFO  : Context for 'APU' is selected.
19:19:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
19:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:28 INFO  : Context for 'APU' is selected.
19:19:28 INFO  : 'stop' command is executed.
19:19:29 INFO  : 'ps7_init' command is executed.
19:19:29 INFO  : 'ps7_post_config' command is executed.
19:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:29 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:29 INFO  : Memory regions updated for context APU
19:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:29 INFO  : 'con' command is executed.
19:19:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:29 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
20:33:34 INFO  : Disconnected from the channel tcfchan#1.
20:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:33:35 INFO  : 'fpga -state' command is executed.
20:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:36 INFO  : 'jtag frequency' command is executed.
20:33:36 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:33:36 INFO  : Context for 'APU' is selected.
20:33:36 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:33:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:36 INFO  : Context for 'APU' is selected.
20:33:36 INFO  : 'stop' command is executed.
20:33:36 INFO  : 'ps7_init' command is executed.
20:33:36 INFO  : 'ps7_post_config' command is executed.
20:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:36 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:37 INFO  : Memory regions updated for context APU
20:33:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:37 INFO  : 'con' command is executed.
20:33:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:33:37 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:39:26 INFO  : Disconnected from the channel tcfchan#2.
20:39:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:27 INFO  : 'fpga -state' command is executed.
20:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:27 INFO  : 'jtag frequency' command is executed.
20:39:27 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:27 INFO  : Context for 'APU' is selected.
20:39:27 INFO  : 'stop' command is executed.
20:39:27 INFO  : 'ps7_init' command is executed.
20:39:27 INFO  : 'ps7_post_config' command is executed.
20:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:28 INFO  : Memory regions updated for context APU
20:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:28 INFO  : 'con' command is executed.
20:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:28 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:40:19 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
20:41:07 INFO  : Disconnected from the channel tcfchan#3.
20:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:41:08 INFO  : 'fpga -state' command is executed.
20:41:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:41:08 INFO  : 'jtag frequency' command is executed.
20:41:08 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:41:08 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:08 INFO  : Context for 'APU' is selected.
20:41:08 INFO  : 'stop' command is executed.
20:41:09 INFO  : 'ps7_init' command is executed.
20:41:09 INFO  : 'ps7_post_config' command is executed.
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:09 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:09 INFO  : Memory regions updated for context APU
20:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:09 INFO  : 'con' command is executed.
20:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:41:09 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:50:15 INFO  : Disconnected from the channel tcfchan#4.
20:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:50:16 INFO  : 'fpga -state' command is executed.
20:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:50:16 INFO  : 'jtag frequency' command is executed.
20:50:16 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:50:16 INFO  : Context for 'APU' is selected.
20:50:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:16 INFO  : Context for 'APU' is selected.
20:50:16 INFO  : 'stop' command is executed.
20:50:17 INFO  : 'ps7_init' command is executed.
20:50:17 INFO  : 'ps7_post_config' command is executed.
20:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:17 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:17 INFO  : Memory regions updated for context APU
20:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:17 INFO  : 'con' command is executed.
20:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:50:17 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:52:02 INFO  : Disconnected from the channel tcfchan#5.
20:52:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:52:03 INFO  : 'fpga -state' command is executed.
20:52:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:04 INFO  : 'jtag frequency' command is executed.
20:52:04 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:52:04 INFO  : Context for 'APU' is selected.
20:52:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:52:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:04 INFO  : Context for 'APU' is selected.
20:52:04 INFO  : 'stop' command is executed.
20:52:04 INFO  : 'ps7_init' command is executed.
20:52:04 INFO  : 'ps7_post_config' command is executed.
20:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:04 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:04 INFO  : Memory regions updated for context APU
20:52:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:05 INFO  : 'con' command is executed.
20:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:05 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:53:18 INFO  : Disconnected from the channel tcfchan#6.
20:53:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:19 INFO  : 'fpga -state' command is executed.
20:53:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:20 INFO  : 'jtag frequency' command is executed.
20:53:20 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:53:20 INFO  : Context for 'APU' is selected.
20:53:20 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:20 INFO  : Context for 'APU' is selected.
20:53:20 INFO  : 'stop' command is executed.
20:53:20 INFO  : 'ps7_init' command is executed.
20:53:20 INFO  : 'ps7_post_config' command is executed.
20:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:21 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:21 INFO  : Memory regions updated for context APU
20:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:21 INFO  : 'con' command is executed.
20:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:21 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:53:58 INFO  : Disconnected from the channel tcfchan#7.
20:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:59 INFO  : 'fpga -state' command is executed.
20:53:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:59 INFO  : 'jtag frequency' command is executed.
20:53:59 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:53:59 INFO  : Context for 'APU' is selected.
20:53:59 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:59 INFO  : Context for 'APU' is selected.
20:53:59 INFO  : 'stop' command is executed.
20:54:00 INFO  : 'ps7_init' command is executed.
20:54:00 INFO  : 'ps7_post_config' command is executed.
20:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:00 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:00 INFO  : Memory regions updated for context APU
20:54:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:00 INFO  : 'con' command is executed.
20:54:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:00 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:56:18 INFO  : Disconnected from the channel tcfchan#8.
20:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:19 INFO  : 'fpga -state' command is executed.
20:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:19 INFO  : 'jtag frequency' command is executed.
20:56:19 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:56:19 INFO  : Context for 'APU' is selected.
20:56:19 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:19 INFO  : Context for 'APU' is selected.
20:56:19 INFO  : 'stop' command is executed.
20:56:20 INFO  : 'ps7_init' command is executed.
20:56:20 INFO  : 'ps7_post_config' command is executed.
20:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:20 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:20 INFO  : Memory regions updated for context APU
20:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:20 INFO  : 'con' command is executed.
20:56:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:20 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:58:15 INFO  : Disconnected from the channel tcfchan#9.
20:58:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:58:16 INFO  : 'fpga -state' command is executed.
20:58:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:58:17 INFO  : 'jtag frequency' command is executed.
20:58:17 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:58:17 INFO  : Context for 'APU' is selected.
20:58:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:58:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:17 INFO  : Context for 'APU' is selected.
20:58:17 INFO  : 'stop' command is executed.
20:58:17 INFO  : 'ps7_init' command is executed.
20:58:17 INFO  : 'ps7_post_config' command is executed.
20:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:58:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:18 INFO  : Memory regions updated for context APU
20:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:18 INFO  : 'con' command is executed.
20:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:58:18 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
20:59:44 INFO  : Disconnected from the channel tcfchan#10.
20:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:59:45 INFO  : 'fpga -state' command is executed.
20:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:59:45 INFO  : 'jtag frequency' command is executed.
20:59:45 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
20:59:45 INFO  : Context for 'APU' is selected.
20:59:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
20:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:45 INFO  : Context for 'APU' is selected.
20:59:45 INFO  : 'stop' command is executed.
20:59:45 INFO  : 'ps7_init' command is executed.
20:59:45 INFO  : 'ps7_post_config' command is executed.
20:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:46 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:46 INFO  : Memory regions updated for context APU
20:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:46 INFO  : 'con' command is executed.
20:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:59:46 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:05:37 INFO  : Disconnected from the channel tcfchan#11.
21:05:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:38 INFO  : 'fpga -state' command is executed.
21:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:38 INFO  : 'jtag frequency' command is executed.
21:05:38 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:05:39 INFO  : Context for 'APU' is selected.
21:05:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:05:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:39 INFO  : Context for 'APU' is selected.
21:05:39 INFO  : 'stop' command is executed.
21:05:39 INFO  : 'ps7_init' command is executed.
21:05:39 INFO  : 'ps7_post_config' command is executed.
21:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:39 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:39 INFO  : Memory regions updated for context APU
21:05:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:40 INFO  : 'con' command is executed.
21:05:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:40 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:06:13 INFO  : Disconnected from the channel tcfchan#12.
21:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:14 INFO  : 'fpga -state' command is executed.
21:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:14 INFO  : 'jtag frequency' command is executed.
21:06:14 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:06:14 INFO  : Context for 'APU' is selected.
21:06:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:14 INFO  : Context for 'APU' is selected.
21:06:14 INFO  : 'stop' command is executed.
21:06:15 INFO  : 'ps7_init' command is executed.
21:06:15 INFO  : 'ps7_post_config' command is executed.
21:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:15 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:15 INFO  : Memory regions updated for context APU
21:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:15 INFO  : 'con' command is executed.
21:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:15 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
21:06:49 INFO  : Disconnected from the channel tcfchan#13.
21:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:50 INFO  : 'fpga -state' command is executed.
21:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:51 INFO  : 'jtag frequency' command is executed.
21:06:51 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:06:51 INFO  : Context for 'APU' is selected.
21:06:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:06:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:51 INFO  : Context for 'APU' is selected.
21:06:51 INFO  : 'stop' command is executed.
21:06:51 INFO  : 'ps7_init' command is executed.
21:06:51 INFO  : 'ps7_post_config' command is executed.
21:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:52 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:52 INFO  : Memory regions updated for context APU
21:06:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:52 INFO  : 'con' command is executed.
21:06:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:52 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:07:05 INFO  : Disconnected from the channel tcfchan#14.
21:07:28 INFO  : Registering command handlers for SDK TCF services
21:07:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
21:07:31 INFO  : XSCT server has started successfully.
21:07:32 INFO  : Successfully done setting XSCT server connection channel  
21:07:32 INFO  : Successfully done setting SDK workspace  
21:07:32 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
21:07:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_3.
21:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:20 INFO  : 'fpga -state' command is executed.
21:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:20 INFO  : 'jtag frequency' command is executed.
21:08:20 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:08:20 INFO  : Context for 'APU' is selected.
21:08:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:21 INFO  : Context for 'APU' is selected.
21:08:21 INFO  : 'stop' command is executed.
21:08:21 INFO  : 'ps7_init' command is executed.
21:08:21 INFO  : 'ps7_post_config' command is executed.
21:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:21 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:21 INFO  : Memory regions updated for context APU
21:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:22 INFO  : 'con' command is executed.
21:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:22 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:08:38 INFO  : Disconnected from the channel tcfchan#1.
21:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:39 INFO  : 'fpga -state' command is executed.
21:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:39 INFO  : 'jtag frequency' command is executed.
21:08:39 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:08:39 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:39 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : 'stop' command is executed.
21:08:40 INFO  : 'ps7_init' command is executed.
21:08:40 INFO  : 'ps7_post_config' command is executed.
21:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:40 INFO  : Memory regions updated for context APU
21:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : 'con' command is executed.
21:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:40 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:08:57 INFO  : Disconnected from the channel tcfchan#2.
21:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:58 INFO  : 'fpga -state' command is executed.
21:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:58 INFO  : 'jtag frequency' command is executed.
21:08:58 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:08:58 INFO  : Context for 'APU' is selected.
21:08:58 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:58 INFO  : Context for 'APU' is selected.
21:08:58 INFO  : 'stop' command is executed.
21:08:59 INFO  : 'ps7_init' command is executed.
21:08:59 INFO  : 'ps7_post_config' command is executed.
21:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:59 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:59 INFO  : Memory regions updated for context APU
21:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:59 INFO  : 'con' command is executed.
21:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:59 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:10:22 INFO  : Disconnected from the channel tcfchan#3.
21:10:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:23 INFO  : 'fpga -state' command is executed.
21:10:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:24 INFO  : 'jtag frequency' command is executed.
21:10:24 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:10:24 INFO  : Context for 'APU' is selected.
21:10:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:24 INFO  : Context for 'APU' is selected.
21:10:24 INFO  : 'stop' command is executed.
21:10:24 INFO  : 'ps7_init' command is executed.
21:10:24 INFO  : 'ps7_post_config' command is executed.
21:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:24 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:25 INFO  : Memory regions updated for context APU
21:10:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:25 INFO  : 'con' command is executed.
21:10:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:25 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:10:45 INFO  : Disconnected from the channel tcfchan#4.
21:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:46 INFO  : 'fpga -state' command is executed.
21:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:47 INFO  : 'jtag frequency' command is executed.
21:10:47 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:10:47 INFO  : Context for 'APU' is selected.
21:10:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:47 INFO  : Context for 'APU' is selected.
21:10:47 INFO  : 'stop' command is executed.
21:10:47 INFO  : 'ps7_init' command is executed.
21:10:47 INFO  : 'ps7_post_config' command is executed.
21:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:47 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:47 INFO  : Memory regions updated for context APU
21:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:48 INFO  : 'con' command is executed.
21:10:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:48 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:11:14 INFO  : Disconnected from the channel tcfchan#5.
21:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:15 INFO  : 'fpga -state' command is executed.
21:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:16 INFO  : 'jtag frequency' command is executed.
21:11:16 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:11:16 INFO  : Context for 'APU' is selected.
21:11:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:11:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:16 INFO  : Context for 'APU' is selected.
21:11:16 INFO  : 'stop' command is executed.
21:11:16 INFO  : 'ps7_init' command is executed.
21:11:16 INFO  : 'ps7_post_config' command is executed.
21:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:16 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:16 INFO  : Memory regions updated for context APU
21:11:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:17 INFO  : 'con' command is executed.
21:11:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:17 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
21:12:02 INFO  : Disconnected from the channel tcfchan#6.
21:12:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:03 INFO  : 'fpga -state' command is executed.
21:12:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:04 INFO  : 'jtag frequency' command is executed.
21:12:04 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
21:12:04 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
21:12:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:04 INFO  : Context for 'APU' is selected.
21:12:04 INFO  : 'stop' command is executed.
21:12:04 INFO  : 'ps7_init' command is executed.
21:12:04 INFO  : 'ps7_post_config' command is executed.
21:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:04 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:04 INFO  : Memory regions updated for context APU
21:12:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:05 INFO  : 'con' command is executed.
21:12:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:12:05 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:26:44 INFO  : Disconnected from the channel tcfchan#7.
22:27:18 INFO  : Registering command handlers for SDK TCF services
22:27:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
22:27:22 INFO  : XSCT server has started successfully.
22:27:22 INFO  : Successfully done setting XSCT server connection channel  
22:27:22 INFO  : Successfully done setting SDK workspace  
22:27:22 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
22:27:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_3.
22:27:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750343159489,  Project:1750331488147
22:27:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_3' is different from C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
22:27:32 INFO  : Copied contents of C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_3\system.hdf.
22:27:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:27:40 INFO  : 
22:27:40 INFO  : Updating hardware inferred compiler options for bram.
22:27:40 INFO  : Clearing existing target manager status.
22:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/design_1_wrapper.bit"
22:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:12 INFO  : 'fpga -state' command is executed.
22:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:12 INFO  : 'jtag frequency' command is executed.
22:28:12 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:28:13 INFO  : Context for 'APU' is selected.
22:28:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:13 INFO  : Context for 'APU' is selected.
22:28:13 INFO  : 'stop' command is executed.
22:28:13 INFO  : 'ps7_init' command is executed.
22:28:13 INFO  : 'ps7_post_config' command is executed.
22:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:13 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:14 INFO  : Memory regions updated for context APU
22:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:14 INFO  : 'con' command is executed.
22:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:14 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:30:40 INFO  : Disconnected from the channel tcfchan#1.
22:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:41 INFO  : 'fpga -state' command is executed.
22:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:41 INFO  : 'jtag frequency' command is executed.
22:30:41 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:30:41 INFO  : Context for 'APU' is selected.
22:30:42 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:42 INFO  : Context for 'APU' is selected.
22:30:42 INFO  : 'stop' command is executed.
22:30:42 INFO  : 'ps7_init' command is executed.
22:30:42 INFO  : 'ps7_post_config' command is executed.
22:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:42 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:42 INFO  : Memory regions updated for context APU
22:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:42 INFO  : 'con' command is executed.
22:30:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:42 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:36:47 INFO  : Disconnected from the channel tcfchan#2.
22:36:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:48 INFO  : 'fpga -state' command is executed.
22:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:48 INFO  : 'jtag frequency' command is executed.
22:36:48 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:36:48 INFO  : Context for 'APU' is selected.
22:36:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:48 INFO  : Context for 'APU' is selected.
22:36:48 INFO  : 'stop' command is executed.
22:36:48 INFO  : 'ps7_init' command is executed.
22:36:48 INFO  : 'ps7_post_config' command is executed.
22:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:49 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:49 INFO  : Memory regions updated for context APU
22:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:49 INFO  : 'con' command is executed.
22:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:49 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:47:22 INFO  : Disconnected from the channel tcfchan#3.
22:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:47:23 INFO  : 'fpga -state' command is executed.
22:47:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:47:24 INFO  : 'jtag frequency' command is executed.
22:47:24 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:47:24 INFO  : Context for 'APU' is selected.
22:47:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:24 INFO  : Context for 'APU' is selected.
22:47:24 INFO  : 'stop' command is executed.
22:47:24 INFO  : 'ps7_init' command is executed.
22:47:24 INFO  : 'ps7_post_config' command is executed.
22:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:47:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:24 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:24 INFO  : Memory regions updated for context APU
22:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:25 INFO  : 'con' command is executed.
22:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:47:25 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:55:07 INFO  : Disconnected from the channel tcfchan#4.
22:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:08 INFO  : 'fpga -state' command is executed.
22:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:55:09 INFO  : 'jtag frequency' command is executed.
22:55:09 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:55:09 INFO  : Context for 'APU' is selected.
22:55:09 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:55:09 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:09 INFO  : Context for 'APU' is selected.
22:55:09 INFO  : 'stop' command is executed.
22:55:09 INFO  : 'ps7_init' command is executed.
22:55:09 INFO  : 'ps7_post_config' command is executed.
22:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:09 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:09 INFO  : Memory regions updated for context APU
22:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:10 INFO  : 'con' command is executed.
22:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:10 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
22:56:32 INFO  : Disconnected from the channel tcfchan#5.
22:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:56:33 INFO  : 'fpga -state' command is executed.
22:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:56:34 INFO  : 'jtag frequency' command is executed.
22:56:34 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
22:56:34 INFO  : Context for 'APU' is selected.
22:56:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
22:56:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:34 INFO  : Context for 'APU' is selected.
22:56:34 INFO  : 'stop' command is executed.
22:56:34 INFO  : 'ps7_init' command is executed.
22:56:34 INFO  : 'ps7_post_config' command is executed.
22:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:34 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:34 INFO  : Memory regions updated for context APU
22:56:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:35 INFO  : 'con' command is executed.
22:56:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:56:35 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:00:44 INFO  : Disconnected from the channel tcfchan#6.
23:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:45 INFO  : 'fpga -state' command is executed.
23:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:45 INFO  : 'jtag frequency' command is executed.
23:00:45 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:00:45 INFO  : Context for 'APU' is selected.
23:00:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:45 INFO  : Context for 'APU' is selected.
23:00:45 INFO  : 'stop' command is executed.
23:00:46 INFO  : 'ps7_init' command is executed.
23:00:46 INFO  : 'ps7_post_config' command is executed.
23:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:46 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:46 INFO  : Memory regions updated for context APU
23:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:46 INFO  : 'con' command is executed.
23:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:46 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:05:48 INFO  : Disconnected from the channel tcfchan#7.
23:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:49 INFO  : 'fpga -state' command is executed.
23:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:49 INFO  : 'jtag frequency' command is executed.
23:05:49 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:05:49 INFO  : Context for 'APU' is selected.
23:05:49 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:50 INFO  : Context for 'APU' is selected.
23:05:50 INFO  : 'stop' command is executed.
23:05:50 INFO  : 'ps7_init' command is executed.
23:05:50 INFO  : 'ps7_post_config' command is executed.
23:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:50 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:50 INFO  : Memory regions updated for context APU
23:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:50 INFO  : 'con' command is executed.
23:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:05:50 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:06:13 INFO  : Disconnected from the channel tcfchan#8.
23:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:14 INFO  : 'fpga -state' command is executed.
23:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:14 INFO  : 'jtag frequency' command is executed.
23:06:14 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:06:14 INFO  : Context for 'APU' is selected.
23:06:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:06:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:14 INFO  : Context for 'APU' is selected.
23:06:14 INFO  : 'stop' command is executed.
23:06:14 INFO  : 'ps7_init' command is executed.
23:06:14 INFO  : 'ps7_post_config' command is executed.
23:06:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:15 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:15 INFO  : Memory regions updated for context APU
23:06:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:15 INFO  : 'con' command is executed.
23:06:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:15 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:11:33 INFO  : Disconnected from the channel tcfchan#9.
23:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:11:34 INFO  : 'fpga -state' command is executed.
23:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:11:35 INFO  : 'jtag frequency' command is executed.
23:11:35 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:11:35 INFO  : Context for 'APU' is selected.
23:11:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:11:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:35 INFO  : Context for 'APU' is selected.
23:11:35 INFO  : 'stop' command is executed.
23:11:35 INFO  : 'ps7_init' command is executed.
23:11:35 INFO  : 'ps7_post_config' command is executed.
23:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:35 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:35 INFO  : Memory regions updated for context APU
23:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:35 INFO  : 'con' command is executed.
23:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:11:35 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:12:32 INFO  : Disconnected from the channel tcfchan#10.
23:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:33 INFO  : 'fpga -state' command is executed.
23:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:33 INFO  : 'jtag frequency' command is executed.
23:12:33 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:12:33 INFO  : Context for 'APU' is selected.
23:12:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:33 INFO  : Context for 'APU' is selected.
23:12:33 INFO  : 'stop' command is executed.
23:12:33 INFO  : 'ps7_init' command is executed.
23:12:33 INFO  : 'ps7_post_config' command is executed.
23:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:34 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:34 INFO  : Memory regions updated for context APU
23:12:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:34 INFO  : 'con' command is executed.
23:12:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:34 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:13:32 INFO  : Disconnected from the channel tcfchan#11.
23:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:33 INFO  : 'fpga -state' command is executed.
23:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:33 INFO  : 'jtag frequency' command is executed.
23:13:33 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:13:33 INFO  : Context for 'APU' is selected.
23:13:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:33 INFO  : Context for 'APU' is selected.
23:13:33 INFO  : 'stop' command is executed.
23:13:33 INFO  : 'ps7_init' command is executed.
23:13:33 INFO  : 'ps7_post_config' command is executed.
23:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:34 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:34 INFO  : Memory regions updated for context APU
23:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:34 INFO  : 'con' command is executed.
23:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:13:34 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:13:58 INFO  : Disconnected from the channel tcfchan#12.
23:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:59 INFO  : 'fpga -state' command is executed.
23:13:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:59 INFO  : 'jtag frequency' command is executed.
23:13:59 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:13:59 INFO  : Context for 'APU' is selected.
23:13:59 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:59 INFO  : Context for 'APU' is selected.
23:13:59 INFO  : 'stop' command is executed.
23:14:00 INFO  : 'ps7_init' command is executed.
23:14:00 INFO  : 'ps7_post_config' command is executed.
23:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:00 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:00 INFO  : Memory regions updated for context APU
23:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:00 INFO  : 'con' command is executed.
23:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:14:00 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:14:43 INFO  : Disconnected from the channel tcfchan#13.
23:14:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:14:44 INFO  : 'fpga -state' command is executed.
23:14:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:14:44 INFO  : 'jtag frequency' command is executed.
23:14:44 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:14:44 INFO  : Context for 'APU' is selected.
23:14:44 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:44 INFO  : Context for 'APU' is selected.
23:14:44 INFO  : 'stop' command is executed.
23:14:44 INFO  : 'ps7_init' command is executed.
23:14:44 INFO  : 'ps7_post_config' command is executed.
23:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:45 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:45 INFO  : Memory regions updated for context APU
23:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:45 INFO  : 'con' command is executed.
23:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:14:45 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:15:46 INFO  : Disconnected from the channel tcfchan#14.
23:15:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:15:47 INFO  : 'fpga -state' command is executed.
23:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:15:48 INFO  : 'jtag frequency' command is executed.
23:15:48 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:15:48 INFO  : Context for 'APU' is selected.
23:15:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:48 INFO  : Context for 'APU' is selected.
23:15:48 INFO  : 'stop' command is executed.
23:15:48 INFO  : 'ps7_init' command is executed.
23:15:48 INFO  : 'ps7_post_config' command is executed.
23:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:48 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:49 INFO  : Memory regions updated for context APU
23:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:49 INFO  : 'con' command is executed.
23:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:15:49 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:17:14 INFO  : Disconnected from the channel tcfchan#15.
23:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:16 INFO  : 'fpga -state' command is executed.
23:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:16 INFO  : 'jtag frequency' command is executed.
23:17:16 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:17:16 INFO  : Context for 'APU' is selected.
23:17:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:16 INFO  : Context for 'APU' is selected.
23:17:16 INFO  : 'stop' command is executed.
23:17:16 INFO  : 'ps7_init' command is executed.
23:17:16 INFO  : 'ps7_post_config' command is executed.
23:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:17 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:17 INFO  : Memory regions updated for context APU
23:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:17 INFO  : 'con' command is executed.
23:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:17:17 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:17:30 INFO  : Disconnected from the channel tcfchan#16.
23:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:31 INFO  : 'fpga -state' command is executed.
23:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:31 INFO  : 'jtag frequency' command is executed.
23:17:31 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:17:31 INFO  : Context for 'APU' is selected.
23:17:31 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:17:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:32 INFO  : Context for 'APU' is selected.
23:17:32 INFO  : 'stop' command is executed.
23:17:32 INFO  : 'ps7_init' command is executed.
23:17:32 INFO  : 'ps7_post_config' command is executed.
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:32 INFO  : Memory regions updated for context APU
23:17:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:32 INFO  : 'con' command is executed.
23:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:17:32 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:18:47 INFO  : Disconnected from the channel tcfchan#17.
23:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:48 INFO  : 'fpga -state' command is executed.
23:18:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:18:48 INFO  : 'jtag frequency' command is executed.
23:18:48 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:18:48 INFO  : Context for 'APU' is selected.
23:18:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:48 INFO  : Context for 'APU' is selected.
23:18:49 INFO  : 'stop' command is executed.
23:18:49 INFO  : 'ps7_init' command is executed.
23:18:49 INFO  : 'ps7_post_config' command is executed.
23:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:49 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:49 INFO  : Memory regions updated for context APU
23:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:49 INFO  : 'con' command is executed.
23:18:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:49 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:21:12 INFO  : Disconnected from the channel tcfchan#18.
23:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:13 INFO  : 'fpga -state' command is executed.
23:21:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:13 INFO  : 'jtag frequency' command is executed.
23:21:13 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:21:13 INFO  : Context for 'APU' is selected.
23:21:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:13 INFO  : Context for 'APU' is selected.
23:21:13 INFO  : 'stop' command is executed.
23:21:14 INFO  : 'ps7_init' command is executed.
23:21:14 INFO  : 'ps7_post_config' command is executed.
23:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:14 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:14 INFO  : Memory regions updated for context APU
23:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:14 INFO  : 'con' command is executed.
23:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:14 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:24:24 INFO  : Disconnected from the channel tcfchan#19.
23:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:25 INFO  : 'fpga -state' command is executed.
23:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:25 INFO  : 'jtag frequency' command is executed.
23:24:25 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:24:25 INFO  : Context for 'APU' is selected.
23:24:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:25 INFO  : Context for 'APU' is selected.
23:24:25 INFO  : 'stop' command is executed.
23:24:26 INFO  : 'ps7_init' command is executed.
23:24:26 INFO  : 'ps7_post_config' command is executed.
23:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:26 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:26 INFO  : Memory regions updated for context APU
23:24:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:26 INFO  : 'con' command is executed.
23:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:26 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:26:47 INFO  : Disconnected from the channel tcfchan#20.
23:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:26:48 INFO  : 'fpga -state' command is executed.
23:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:26:48 INFO  : 'jtag frequency' command is executed.
23:26:48 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : 'stop' command is executed.
23:26:49 INFO  : 'ps7_init' command is executed.
23:26:49 INFO  : 'ps7_post_config' command is executed.
23:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:49 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:49 INFO  : Memory regions updated for context APU
23:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:49 INFO  : 'con' command is executed.
23:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:26:49 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:28:31 INFO  : Disconnected from the channel tcfchan#21.
23:28:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:32 INFO  : 'fpga -state' command is executed.
23:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:33 INFO  : 'jtag frequency' command is executed.
23:28:33 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:28:33 INFO  : Context for 'APU' is selected.
23:28:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:33 INFO  : Context for 'APU' is selected.
23:28:33 INFO  : 'stop' command is executed.
23:28:33 INFO  : 'ps7_init' command is executed.
23:28:33 INFO  : 'ps7_post_config' command is executed.
23:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:33 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram_read/Debug/bram_read.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:33 INFO  : Memory regions updated for context APU
23:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:34 INFO  : 'con' command is executed.
23:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:34 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram_read.elf_on_local.tcl'
23:38:00 INFO  : Disconnected from the channel tcfchan#22.
23:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:02 INFO  : 'fpga -state' command is executed.
23:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:02 INFO  : 'jtag frequency' command is executed.
23:38:02 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:38:02 INFO  : Context for 'APU' is selected.
23:38:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:02 INFO  : Context for 'APU' is selected.
23:38:02 INFO  : 'stop' command is executed.
23:38:02 INFO  : 'ps7_init' command is executed.
23:38:02 INFO  : 'ps7_post_config' command is executed.
23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:02 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:03 INFO  : Memory regions updated for context APU
23:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:03 INFO  : 'con' command is executed.
23:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:03 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:42:29 INFO  : Disconnected from the channel tcfchan#23.
23:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:42:30 INFO  : 'fpga -state' command is executed.
23:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:42:30 INFO  : 'jtag frequency' command is executed.
23:42:30 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:42:30 INFO  : Context for 'APU' is selected.
23:42:30 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:30 INFO  : Context for 'APU' is selected.
23:42:30 INFO  : 'stop' command is executed.
23:42:31 INFO  : 'ps7_init' command is executed.
23:42:31 INFO  : 'ps7_post_config' command is executed.
23:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:31 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:31 INFO  : Memory regions updated for context APU
23:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:31 INFO  : 'con' command is executed.
23:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:42:31 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
23:45:53 INFO  : Disconnected from the channel tcfchan#24.
23:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:54 INFO  : 'fpga -state' command is executed.
23:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:45:54 INFO  : 'jtag frequency' command is executed.
23:45:54 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl' is done.
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf'.
23:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:54 INFO  : Context for 'APU' is selected.
23:45:54 INFO  : 'stop' command is executed.
23:45:55 INFO  : 'ps7_init' command is executed.
23:45:55 INFO  : 'ps7_post_config' command is executed.
23:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:55 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_3/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/bram/Debug/bram.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:55 INFO  : Memory regions updated for context APU
23:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:55 INFO  : 'con' command is executed.
23:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:45:55 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_bram.elf_on_local.tcl'
00:07:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750349199683,  Project:1750343159489
00:07:01 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification located at C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:07:19 INFO  : Project design_1_wrapper_hw_platform_3's source hardware specification location will not be monitored anymore.
00:07:21 INFO  : Disconnected from the channel tcfchan#25.
00:07:39 INFO  : Registering command handlers for SDK TCF services
00:07:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Downloads\619\final\project_1.sdk\temp_xsdb_launch_script.tcl
00:07:43 INFO  : XSCT server has started successfully.
00:07:43 INFO  : Successfully done setting XSCT server connection channel  
00:07:43 INFO  : Successfully done setting SDK workspace  
00:07:43 INFO  : Processing command line option -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf.
00:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
00:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:03 INFO  : 'fpga -state' command is executed.
00:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:10:03 INFO  : 'jtag frequency' command is executed.
00:10:03 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:10:03 INFO  : Context for 'APU' is selected.
00:10:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:03 INFO  : Context for 'APU' is selected.
00:10:03 INFO  : 'stop' command is executed.
00:10:03 INFO  : 'ps7_init' command is executed.
00:10:03 INFO  : 'ps7_post_config' command is executed.
00:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:04 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:04 INFO  : Memory regions updated for context APU
00:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:04 INFO  : 'con' command is executed.
00:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:04 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:12:08 INFO  : Disconnected from the channel tcfchan#1.
00:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:09 INFO  : 'fpga -state' command is executed.
00:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:09 INFO  : 'jtag frequency' command is executed.
00:12:09 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:12:09 INFO  : Context for 'APU' is selected.
00:12:09 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:12:09 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:09 INFO  : Context for 'APU' is selected.
00:12:09 INFO  : 'stop' command is executed.
00:12:10 INFO  : 'ps7_init' command is executed.
00:12:10 INFO  : 'ps7_post_config' command is executed.
00:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:10 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:10 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:10 INFO  : Memory regions updated for context APU
00:12:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:10 INFO  : 'con' command is executed.
00:12:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:12:10 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:17:14 INFO  : Disconnected from the channel tcfchan#2.
00:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:17:15 INFO  : 'fpga -state' command is executed.
00:17:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:17:15 INFO  : 'jtag frequency' command is executed.
00:17:15 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:17:15 INFO  : Context for 'APU' is selected.
00:17:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:15 INFO  : Context for 'APU' is selected.
00:17:15 INFO  : 'stop' command is executed.
00:17:15 INFO  : 'ps7_init' command is executed.
00:17:16 INFO  : 'ps7_post_config' command is executed.
00:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:16 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:16 INFO  : Memory regions updated for context APU
00:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:16 INFO  : 'con' command is executed.
00:17:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:17:16 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:17:29 INFO  : Disconnected from the channel tcfchan#3.
00:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:17:30 INFO  : 'fpga -state' command is executed.
00:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:17:30 INFO  : 'jtag frequency' command is executed.
00:17:30 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:17:30 INFO  : Context for 'APU' is selected.
00:17:30 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:17:30 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:30 INFO  : Context for 'APU' is selected.
00:17:30 INFO  : 'stop' command is executed.
00:17:30 INFO  : 'ps7_init' command is executed.
00:17:30 INFO  : 'ps7_post_config' command is executed.
00:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:31 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:31 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:31 INFO  : Memory regions updated for context APU
00:17:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:31 INFO  : 'con' command is executed.
00:17:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:17:31 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:18:07 INFO  : Disconnected from the channel tcfchan#4.
00:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:18:08 INFO  : 'fpga -state' command is executed.
00:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:18:08 INFO  : 'jtag frequency' command is executed.
00:18:08 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:18:08 INFO  : Context for 'APU' is selected.
00:18:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:08 INFO  : Context for 'APU' is selected.
00:18:08 INFO  : 'stop' command is executed.
00:18:09 INFO  : 'ps7_init' command is executed.
00:18:09 INFO  : 'ps7_post_config' command is executed.
00:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:09 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:09 INFO  : Memory regions updated for context APU
00:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:09 INFO  : 'con' command is executed.
00:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:18:09 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:24:26 INFO  : Disconnected from the channel tcfchan#5.
00:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:27 INFO  : 'fpga -state' command is executed.
00:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:27 INFO  : 'jtag frequency' command is executed.
00:24:27 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:24:27 INFO  : Context for 'APU' is selected.
00:24:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:28 INFO  : Context for 'APU' is selected.
00:24:28 INFO  : 'stop' command is executed.
00:24:28 INFO  : 'ps7_init' command is executed.
00:24:28 INFO  : 'ps7_post_config' command is executed.
00:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:28 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:28 INFO  : Memory regions updated for context APU
00:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:28 INFO  : 'con' command is executed.
00:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:28 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:28:35 INFO  : Disconnected from the channel tcfchan#6.
00:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:36 INFO  : 'fpga -state' command is executed.
00:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:36 INFO  : 'jtag frequency' command is executed.
00:28:36 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:28:36 INFO  : Context for 'APU' is selected.
00:28:36 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:28:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:28:36 INFO  : Context for 'APU' is selected.
00:28:36 INFO  : 'stop' command is executed.
00:28:36 INFO  : 'ps7_init' command is executed.
00:28:36 INFO  : 'ps7_post_config' command is executed.
00:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:37 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:28:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:28:37 INFO  : Memory regions updated for context APU
00:28:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:37 INFO  : 'con' command is executed.
00:28:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:28:37 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:31:55 INFO  : Disconnected from the channel tcfchan#7.
00:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:57 INFO  : 'fpga -state' command is executed.
00:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:57 INFO  : 'jtag frequency' command is executed.
00:31:57 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:31:57 INFO  : Context for 'APU' is selected.
00:31:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:57 INFO  : Context for 'APU' is selected.
00:31:57 INFO  : 'stop' command is executed.
00:31:57 INFO  : 'ps7_init' command is executed.
00:31:57 INFO  : 'ps7_post_config' command is executed.
00:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:58 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:58 INFO  : Memory regions updated for context APU
00:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:58 INFO  : 'con' command is executed.
00:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:58 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:32:59 INFO  : Disconnected from the channel tcfchan#8.
00:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:00 INFO  : 'fpga -state' command is executed.
00:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:01 INFO  : 'jtag frequency' command is executed.
00:33:01 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:33:01 INFO  : Context for 'APU' is selected.
00:33:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:01 INFO  : Context for 'APU' is selected.
00:33:01 INFO  : 'stop' command is executed.
00:33:01 INFO  : 'ps7_init' command is executed.
00:33:01 INFO  : 'ps7_post_config' command is executed.
00:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:01 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:02 INFO  : Memory regions updated for context APU
00:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:02 INFO  : 'con' command is executed.
00:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:02 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:35:09 INFO  : Disconnected from the channel tcfchan#9.
00:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:35:10 INFO  : 'fpga -state' command is executed.
00:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:35:10 INFO  : 'jtag frequency' command is executed.
00:35:10 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:35:10 INFO  : Context for 'APU' is selected.
00:35:10 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:35:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:35:10 INFO  : Context for 'APU' is selected.
00:35:10 INFO  : 'stop' command is executed.
00:35:10 INFO  : 'ps7_init' command is executed.
00:35:10 INFO  : 'ps7_post_config' command is executed.
00:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:11 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:35:11 INFO  : Memory regions updated for context APU
00:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:35:11 INFO  : 'con' command is executed.
00:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:35:11 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:45:43 INFO  : Disconnected from the channel tcfchan#10.
00:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:44 INFO  : 'fpga -state' command is executed.
00:45:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:44 INFO  : 'jtag frequency' command is executed.
00:45:44 INFO  : Sourcing of 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
00:45:44 INFO  : Context for 'APU' is selected.
00:45:44 INFO  : Hardware design information is loaded from 'C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
00:45:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:44 INFO  : Context for 'APU' is selected.
00:45:44 INFO  : 'stop' command is executed.
00:45:44 INFO  : 'ps7_init' command is executed.
00:45:44 INFO  : 'ps7_post_config' command is executed.
00:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:45 INFO  : The application 'C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Downloads/619/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:45 INFO  : Memory regions updated for context APU
00:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:45 INFO  : 'con' command is executed.
00:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:45 INFO  : Launch script is exported to file 'C:\Users\User\Downloads\619\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
00:50:04 INFO  : Disconnected from the channel tcfchan#11.
01:14:12 INFO  : Registering command handlers for SDK TCF services
01:14:13 INFO  : Launching XSCT server: xsct.bat -interactive E:\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
01:14:16 INFO  : XSCT server has started successfully.
01:14:20 INFO  : Processing command line option -hwspec E:/wav/final/project_1.sdk/design_1_wrapper.hdf.
01:14:20 INFO  : Successfully done setting XSCT server connection channel  
01:14:24 INFO  : Successfully done setting SDK workspace  
01:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:12 INFO  : FPGA configured successfully with bitstream "E:/wav/final/project_1.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
01:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:40 INFO  : 'fpga -state' command is executed.
01:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:40 INFO  : 'jtag frequency' command is executed.
01:30:40 INFO  : Sourcing of 'E:/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
01:30:40 INFO  : Context for 'APU' is selected.
01:30:40 INFO  : Hardware design information is loaded from 'E:/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
01:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
01:30:40 INFO  : Context for 'APU' is selected.
01:30:40 INFO  : 'stop' command is executed.
01:30:41 INFO  : 'ps7_init' command is executed.
01:30:41 INFO  : 'ps7_post_config' command is executed.
01:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:41 INFO  : The application 'E:/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
01:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw E:/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow E:/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

01:30:41 INFO  : Memory regions updated for context APU
01:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:30:41 INFO  : 'con' command is executed.
01:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:30:41 INFO  : Launch script is exported to file 'E:\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
01:52:09 INFO  : Disconnected from the channel tcfchan#1.
14:18:54 INFO  : Registering command handlers for SDK TCF services
14:18:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
14:18:58 INFO  : XSCT server has started successfully.
14:19:02 INFO  : Successfully done setting XSCT server connection channel  
14:19:02 INFO  : Successfully done setting SDK workspace  
14:19:02 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf.
14:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:38 ERROR : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' is cancelled.
14:23:38 INFO  : Issued abort command to xsdb.
14:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_5/design_1_wrapper.bit"
14:24:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:24:30 INFO  : 'fpga -state' command is executed.
14:24:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:24:30 INFO  : 'jtag frequency' command is executed.
14:24:30 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:24:30 INFO  : Context for 'APU' is selected.
14:24:30 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:24:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:30 INFO  : Context for 'APU' is selected.
14:24:30 INFO  : 'stop' command is executed.
14:24:30 INFO  : 'ps7_init' command is executed.
14:24:30 INFO  : 'ps7_post_config' command is executed.
14:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:31 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:24:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:24:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:31 INFO  : Memory regions updated for context APU
14:24:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:24:31 INFO  : 'con' command is executed.
14:24:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:24:31 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:30:59 INFO  : Disconnected from the channel tcfchan#1.
14:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:00 INFO  : 'fpga -state' command is executed.
14:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:00 INFO  : 'jtag frequency' command is executed.
14:31:00 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:31:00 INFO  : Context for 'APU' is selected.
14:31:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:00 INFO  : Context for 'APU' is selected.
14:31:00 INFO  : 'stop' command is executed.
14:31:00 INFO  : 'ps7_init' command is executed.
14:31:00 INFO  : 'ps7_post_config' command is executed.
14:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:00 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:00 INFO  : Memory regions updated for context APU
14:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:00 INFO  : 'con' command is executed.
14:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:31:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:33:31 INFO  : Disconnected from the channel tcfchan#2.
14:33:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:33:32 INFO  : 'fpga -state' command is executed.
14:33:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:33:32 INFO  : 'jtag frequency' command is executed.
14:33:32 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:33:32 INFO  : Context for 'APU' is selected.
14:33:32 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:32 INFO  : Context for 'APU' is selected.
14:33:32 INFO  : 'stop' command is executed.
14:33:32 INFO  : 'ps7_init' command is executed.
14:33:32 INFO  : 'ps7_post_config' command is executed.
14:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:32 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:33 INFO  : Memory regions updated for context APU
14:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:33 INFO  : 'con' command is executed.
14:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:33:33 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:34:59 INFO  : Disconnected from the channel tcfchan#3.
14:35:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:00 INFO  : 'fpga -state' command is executed.
14:35:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:00 INFO  : 'jtag frequency' command is executed.
14:35:00 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:35:00 INFO  : Context for 'APU' is selected.
14:35:00 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:35:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:00 INFO  : Context for 'APU' is selected.
14:35:00 INFO  : 'stop' command is executed.
14:35:00 INFO  : 'ps7_init' command is executed.
14:35:00 INFO  : 'ps7_post_config' command is executed.
14:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:00 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:00 INFO  : Memory regions updated for context APU
14:35:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:00 INFO  : 'con' command is executed.
14:35:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:00 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:36:18 INFO  : Disconnected from the channel tcfchan#4.
14:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:19 INFO  : 'fpga -state' command is executed.
14:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:20 INFO  : 'jtag frequency' command is executed.
14:36:20 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:36:20 INFO  : Context for 'APU' is selected.
14:36:20 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:20 INFO  : Context for 'APU' is selected.
14:36:20 INFO  : 'stop' command is executed.
14:36:20 INFO  : 'ps7_init' command is executed.
14:36:20 INFO  : 'ps7_post_config' command is executed.
14:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:20 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:20 INFO  : Memory regions updated for context APU
14:36:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:20 INFO  : 'con' command is executed.
14:36:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:20 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_6/design_1_wrapper.bit"
14:38:14 INFO  : Disconnected from the channel tcfchan#5.
14:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:15 INFO  : 'fpga -state' command is executed.
14:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:15 INFO  : 'jtag frequency' command is executed.
14:38:15 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
14:38:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:15 INFO  : 'stop' command is executed.
14:38:15 INFO  : 'ps7_init' command is executed.
14:38:15 INFO  : 'ps7_post_config' command is executed.
14:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:15 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:15 INFO  : Memory regions updated for context APU
14:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:15 INFO  : 'con' command is executed.
14:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:15 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
14:59:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750402627698,  Project:1750353180000
14:59:04 INFO  : Project design_1_wrapper_hw_platform_6's source hardware specification located at C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:59:06 INFO  : Project design_1_wrapper_hw_platform_6's source hardware specification location will not be monitored anymore.
14:59:07 INFO  : Disconnected from the channel tcfchan#6.
14:59:41 INFO  : Registering command handlers for SDK TCF services
14:59:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
14:59:45 INFO  : XSCT server has started successfully.
14:59:48 INFO  : Successfully done setting XSCT server connection channel  
14:59:48 INFO  : Successfully done setting SDK workspace  
14:59:48 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf.
15:01:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_7/design_1_wrapper.bit"
15:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:29 INFO  : 'fpga -state' command is executed.
15:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:29 INFO  : 'jtag frequency' command is executed.
15:02:29 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl' is done.
15:02:29 INFO  : Context for 'APU' is selected.
15:02:29 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf'.
15:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:29 INFO  : Context for 'APU' is selected.
15:02:29 INFO  : 'stop' command is executed.
15:02:30 INFO  : 'ps7_init' command is executed.
15:02:30 INFO  : 'ps7_post_config' command is executed.
15:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:30 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/final/Debug/final.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:30 INFO  : Memory regions updated for context APU
15:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:30 INFO  : 'con' command is executed.
15:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:02:30 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_final.elf_on_local.tcl'
15:22:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750404088577,  Project:1750402627698
15:22:11 INFO  : Project design_1_wrapper_hw_platform_7's source hardware specification located at C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:22:15 INFO  : Project design_1_wrapper_hw_platform_7's source hardware specification location will not be monitored anymore.
15:22:16 INFO  : Disconnected from the channel tcfchan#1.
15:22:31 INFO  : Registering command handlers for SDK TCF services
15:22:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
15:22:33 INFO  : XSCT server has started successfully.
15:22:33 INFO  : Successfully done setting XSCT server connection channel  
15:22:33 INFO  : Successfully done setting SDK workspace  
15:22:33 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf.
15:24:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/design_1_wrapper.bit"
15:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:48 INFO  : 'fpga -state' command is executed.
15:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:48 INFO  : 'jtag frequency' command is executed.
15:24:48 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
15:24:48 INFO  : Context for 'APU' is selected.
15:24:48 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
15:24:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:48 INFO  : Context for 'APU' is selected.
15:24:48 INFO  : 'stop' command is executed.
15:24:48 INFO  : 'ps7_init' command is executed.
15:24:48 INFO  : 'ps7_post_config' command is executed.
15:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:49 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:49 INFO  : Memory regions updated for context APU
15:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:49 INFO  : 'con' command is executed.
15:24:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:49 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
15:25:33 INFO  : Disconnected from the channel tcfchan#1.
15:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:34 INFO  : 'fpga -state' command is executed.
15:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:34 INFO  : 'jtag frequency' command is executed.
15:25:34 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
15:25:34 INFO  : Context for 'APU' is selected.
15:25:34 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
15:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:34 INFO  : Context for 'APU' is selected.
15:25:34 INFO  : 'stop' command is executed.
15:25:35 INFO  : 'ps7_init' command is executed.
15:25:35 INFO  : 'ps7_post_config' command is executed.
15:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:35 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:35 INFO  : Memory regions updated for context APU
15:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:35 INFO  : 'con' command is executed.
15:25:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:35 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
15:28:54 INFO  : Disconnected from the channel tcfchan#2.
15:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:55 INFO  : 'fpga -state' command is executed.
15:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:55 INFO  : 'jtag frequency' command is executed.
15:28:55 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
15:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:55 INFO  : Context for 'APU' is selected.
15:28:55 INFO  : 'stop' command is executed.
15:28:56 INFO  : 'ps7_init' command is executed.
15:28:56 INFO  : 'ps7_post_config' command is executed.
15:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:56 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:56 INFO  : Memory regions updated for context APU
15:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:56 INFO  : 'con' command is executed.
15:28:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:56 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
15:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:25 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
15:29:30 INFO  : Disconnected from the channel tcfchan#3.
15:29:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:31 INFO  : 'fpga -state' command is executed.
15:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:31 INFO  : 'jtag frequency' command is executed.
15:29:31 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
15:29:31 INFO  : Context for 'APU' is selected.
15:29:31 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
15:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:31 INFO  : Context for 'APU' is selected.
15:29:31 INFO  : 'stop' command is executed.
15:29:32 INFO  : 'ps7_init' command is executed.
15:29:32 INFO  : 'ps7_post_config' command is executed.
15:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:32 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:32 INFO  : Memory regions updated for context APU
15:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:32 INFO  : 'con' command is executed.
15:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:32 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
15:52:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750405932994,  Project:1750404088577
15:52:30 INFO  : Project design_1_wrapper_hw_platform_8's source hardware specification located at C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:52:34 INFO  : Project design_1_wrapper_hw_platform_8's source hardware specification location will not be monitored anymore.
15:52:35 INFO  : Disconnected from the channel tcfchan#4.
15:53:12 INFO  : Registering command handlers for SDK TCF services
15:53:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
15:53:14 INFO  : XSCT server has started successfully.
15:53:14 INFO  : Successfully done setting XSCT server connection channel  
15:53:14 INFO  : Successfully done setting SDK workspace  
15:53:14 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf.
15:53:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_9/design_1_wrapper.bit"
15:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:57 INFO  : 'fpga -state' command is executed.
15:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:57 INFO  : 'jtag frequency' command is executed.
15:53:57 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
15:53:57 INFO  : Context for 'APU' is selected.
15:53:57 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
15:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:57 INFO  : Context for 'APU' is selected.
15:53:57 INFO  : 'stop' command is executed.
15:53:57 INFO  : 'ps7_init' command is executed.
15:53:57 INFO  : 'ps7_post_config' command is executed.
15:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:57 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:57 INFO  : Memory regions updated for context APU
15:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:57 INFO  : 'con' command is executed.
15:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:57 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:02 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
16:00:23 INFO  : Disconnected from the channel tcfchan#1.
16:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:24 INFO  : 'fpga -state' command is executed.
16:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:24 INFO  : 'jtag frequency' command is executed.
16:00:24 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
16:00:24 INFO  : Context for 'APU' is selected.
16:00:24 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
16:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:24 INFO  : Context for 'APU' is selected.
16:00:24 INFO  : 'stop' command is executed.
16:00:25 INFO  : 'ps7_init' command is executed.
16:00:25 INFO  : 'ps7_post_config' command is executed.
16:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:25 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:25 INFO  : Memory regions updated for context APU
16:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:25 INFO  : 'con' command is executed.
16:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:25 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
16:10:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1750406936692,  Project:1750405932994
16:10:54 INFO  : Project design_1_wrapper_hw_platform_9's source hardware specification located at C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:11:02 INFO  : Project design_1_wrapper_hw_platform_9's source hardware specification location will not be monitored anymore.
16:11:02 INFO  : Disconnected from the channel tcfchan#2.
16:11:19 INFO  : Registering command handlers for SDK TCF services
16:11:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ivan7\Downloads\wav\final\project_1.sdk\temp_xsdb_launch_script.tcl
16:11:21 INFO  : XSCT server has started successfully.
16:11:22 INFO  : Successfully done setting XSCT server connection channel  
16:11:22 INFO  : Successfully done setting SDK workspace  
16:11:22 INFO  : Processing command line option -hwspec C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper.hdf.
16:12:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_10/design_1_wrapper.bit"
16:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:13:41 INFO  : 'fpga -state' command is executed.
16:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:13:41 INFO  : 'jtag frequency' command is executed.
16:13:41 INFO  : Sourcing of 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl' is done.
16:13:41 INFO  : Context for 'APU' is selected.
16:13:41 INFO  : Hardware design information is loaded from 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf'.
16:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:41 INFO  : Context for 'APU' is selected.
16:13:41 INFO  : 'stop' command is executed.
16:13:41 INFO  : 'ps7_init' command is executed.
16:13:41 INFO  : 'ps7_post_config' command is executed.
16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:42 INFO  : The application 'C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_8/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ivan7/Downloads/wav/final/project_1.sdk/fir/Debug/fir.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:42 INFO  : Memory regions updated for context APU
16:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:42 INFO  : 'con' command is executed.
16:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:13:42 INFO  : Launch script is exported to file 'C:\Users\ivan7\Downloads\wav\final\project_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fir.elf_on_local.tcl'
16:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ivan7/Downloads/wav/final/project_1.sdk/design_1_wrapper_hw_platform_4/design_1_wrapper.bit"
16:20:28 INFO  : Disconnected from the channel tcfchan#1.
