

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'
================================================================
* Date:           Thu Dec 29 14:54:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_369_4  |       21|       21|         2|          1|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       87|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       21|      123|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln369_fu_99_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln369_fu_93_p2  |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |this_s_d0            |       xor|   0|  0|  64|          64|          64|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  87|          75|          72|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10    |   9|          2|    5|         10|
    |i_fu_38                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |i_fu_38                    |  5|   0|    5|          0|
    |this_s_addr_reg_168        |  5|   0|    5|          0|
    |zext_ln13_38_cast_reg_157  |  4|   0|    8|          4|
    |zext_ln368_cast_reg_150    |  4|   0|    8|          4|
    +---------------------------+---+----+-----+-----------+
    |Total                      | 21|   0|   29|          8|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  shake_absorb_Pipeline_VITIS_LOOP_369_4|  return value|
|select_ln13_3    |   in|    4|     ap_none|                           select_ln13_3|        scalar|
|zext_ln13_38     |   in|    4|     ap_none|                            zext_ln13_38|        scalar|
|zext_ln368       |   in|    4|     ap_none|                              zext_ln368|        scalar|
|this_s_address0  |  out|    5|   ap_memory|                                  this_s|         array|
|this_s_ce0       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_we0       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_d0        |  out|   64|   ap_memory|                                  this_s|         array|
|this_s_address1  |  out|    5|   ap_memory|                                  this_s|         array|
|this_s_ce1       |  out|    1|   ap_memory|                                  this_s|         array|
|this_s_q1        |   in|   64|   ap_memory|                                  this_s|         array|
+-----------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln368_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln368"   --->   Operation 6 'read' 'zext_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln13_38_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln13_38"   --->   Operation 7 'read' 'zext_ln13_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln13_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln13_3"   --->   Operation 8 'read' 'select_ln13_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln368_cast = zext i4 %zext_ln368_read"   --->   Operation 9 'zext' 'zext_ln368_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln13_38_cast = zext i4 %zext_ln13_38_read"   --->   Operation 10 'zext' 'zext_ln13_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_10 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 13 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln369 = icmp_eq  i5 %i_10, i5 21" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 15 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.82ns)   --->   "%add_ln369 = add i5 %i_10, i5 1" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 17 'add' 'add_ln369' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %for.inc57.split, void %for.end59.exitStub" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 18 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_33_cast = zext i5 %i_10" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 19 'zext' 'i_33_cast' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_33_cast" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 20 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 21 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln369 = store i5 %add_ln369, i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 22 'store' 'store_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln369)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 23 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_24_7 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8, i4 %select_ln13_3_read, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'bitconcatenate' 'r_24_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i60 %r_24_7" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 25 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 26 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 27 [1/1] (0.32ns)   --->   "%xor_ln370 = xor i64 %this_s_load, i64 %zext_ln370" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 27 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln370 = store i64 %xor_ln370, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 28 'store' 'store_ln370' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc57" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 29 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln13_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln13_38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln368]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
zext_ln368_read       (read             ) [ 000]
zext_ln13_38_read     (read             ) [ 000]
select_ln13_3_read    (read             ) [ 011]
zext_ln368_cast       (zext             ) [ 011]
zext_ln13_38_cast     (zext             ) [ 011]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_10                  (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln369            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln369             (add              ) [ 000]
br_ln369              (br               ) [ 000]
i_33_cast             (zext             ) [ 000]
this_s_addr           (getelementptr    ) [ 011]
store_ln369           (store            ) [ 000]
specloopname_ln342    (specloopname     ) [ 000]
r_24_7                (bitconcatenate   ) [ 000]
zext_ln370            (zext             ) [ 000]
this_s_load           (load             ) [ 000]
xor_ln370             (xor              ) [ 000]
store_ln370           (store            ) [ 000]
br_ln369              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln13_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln13_38">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln13_38"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln368">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="zext_ln368_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="4" slack="0"/>
<pin id="45" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln368_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln13_38_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln13_38_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="select_ln13_3_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln13_3_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="this_s_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="5" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_s_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="1"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="75" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="this_s_load/1 store_ln370/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln368_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln13_38_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_38_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="5" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_10_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln369_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln369/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln369_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln369/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_33_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_33_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln369_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="5" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln369/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="r_24_7_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="60" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="1"/>
<pin id="118" dir="0" index="2" bw="4" slack="1"/>
<pin id="119" dir="0" index="3" bw="4" slack="1"/>
<pin id="120" dir="0" index="4" bw="4" slack="1"/>
<pin id="121" dir="0" index="5" bw="4" slack="1"/>
<pin id="122" dir="0" index="6" bw="4" slack="1"/>
<pin id="123" dir="0" index="7" bw="4" slack="1"/>
<pin id="124" dir="0" index="8" bw="4" slack="1"/>
<pin id="125" dir="1" index="9" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_24_7/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln370_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="60" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln370/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln370_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln370/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="145" class="1005" name="select_ln13_3_read_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_3_read "/>
</bind>
</comp>

<comp id="150" class="1005" name="zext_ln368_cast_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln368_cast "/>
</bind>
</comp>

<comp id="157" class="1005" name="zext_ln13_38_cast_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_38_cast "/>
</bind>
</comp>

<comp id="168" class="1005" name="this_s_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="this_s_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="30" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="80"><net_src comp="42" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="114"><net_src comp="99" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="130"><net_src comp="115" pin="9"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="67" pin="7"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="141"><net_src comp="38" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="148"><net_src comp="54" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="153"><net_src comp="77" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="115" pin=7"/></net>

<net id="160"><net_src comp="81" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="115" pin=6"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="115" pin=8"/></net>

<net id="171"><net_src comp="60" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="67" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {2 }
 - Input state : 
	Port: shake_absorb_Pipeline_VITIS_LOOP_369_4 : select_ln13_3 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_369_4 : zext_ln13_38 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_369_4 : zext_ln368 | {1 }
	Port: shake_absorb_Pipeline_VITIS_LOOP_369_4 : this_s | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln369 : 2
		add_ln369 : 2
		br_ln369 : 3
		i_33_cast : 2
		this_s_addr : 3
		this_s_load : 4
		store_ln369 : 3
	State 2
		zext_ln370 : 1
		xor_ln370 : 2
		store_ln370 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln370_fu_131       |    0    |    64   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln369_fu_99        |    0    |    12   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln369_fu_93       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |   zext_ln368_read_read_fu_42  |    0    |    0    |
|   read   |  zext_ln13_38_read_read_fu_48 |    0    |    0    |
|          | select_ln13_3_read_read_fu_54 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     zext_ln368_cast_fu_77     |    0    |    0    |
|   zext   |    zext_ln13_38_cast_fu_81    |    0    |    0    |
|          |        i_33_cast_fu_105       |    0    |    0    |
|          |       zext_ln370_fu_127       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         r_24_7_fu_115         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    85   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|         i_reg_138        |    5   |
|select_ln13_3_read_reg_145|    4   |
|    this_s_addr_reg_168   |    5   |
| zext_ln13_38_cast_reg_157|    8   |
|  zext_ln368_cast_reg_150 |    8   |
+--------------------------+--------+
|           Total          |   30   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   30   |   94   |
+-----------+--------+--------+--------+
