Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 11:40:12 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : symmetric_fir
| Device       : 7a50t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

clk_enable
reset_x
x_in[0]
x_in[10]
x_in[11]
x_in[12]
x_in[13]
x_in[14]
x_in[15]
x_in[1]
x_in[2]
x_in[3]
x_in[4]
x_in[5]
x_in[6]
x_in[7]
x_in[8]
x_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

delayed_xout[0]
delayed_xout[10]
delayed_xout[11]
delayed_xout[12]
delayed_xout[13]
delayed_xout[14]
delayed_xout[15]
delayed_xout[1]
delayed_xout[2]
delayed_xout[3]
delayed_xout[4]
delayed_xout[5]
delayed_xout[6]
delayed_xout[7]
delayed_xout[8]
delayed_xout[9]
y_out[0]
y_out[10]
y_out[11]
y_out[12]
y_out[13]
y_out[14]
y_out[15]
y_out[16]
y_out[17]
y_out[18]
y_out[19]
y_out[1]
y_out[20]
y_out[21]
y_out[22]
y_out[23]
y_out[24]
y_out[25]
y_out[26]
y_out[27]
y_out[28]
y_out[29]
y_out[2]
y_out[30]
y_out[31]
y_out[32]
y_out[33]
y_out[34]
y_out[3]
y_out[4]
y_out[5]
y_out[6]
y_out[7]
y_out[8]
y_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.399        0.000                      0                  112        0.109        0.000                      0                  112        2.000        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               3.399        0.000                      0                  112        0.109        0.000                      0                  112        2.000        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ud3_out1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud4_out1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.478ns (35.943%)  route 0.852ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X54Y67         FDCE                                         r  ud3_out1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     1.451 r  ud3_out1_reg[13]/Q
                         net (fo=2, routed)           0.852     2.303    ud3_out1[13]
    SLICE_X54Y63         FDCE                                         r  ud4_out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=127, unset)          0.924     5.924    clk
    SLICE_X54Y63         FDCE                                         r  ud4_out1_reg[13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X54Y63         FDCE (Setup_fdce_C_D)       -0.187     5.702    ud4_out1_reg[13]
  -------------------------------------------------------------------
                         required time                          5.702    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 ud3_out1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud4_out1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.478ns (35.943%)  route 0.852ns (64.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X54Y67         FDCE                                         r  ud3_out1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     1.451 f  ud3_out1_reg[13]/Q
                         net (fo=2, routed)           0.852     2.303    ud3_out1[13]
    SLICE_X54Y63         FDCE                                         f  ud4_out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=127, unset)          0.924     5.924    clk
    SLICE_X54Y63         FDCE                                         r  ud4_out1_reg[13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X54Y63         FDCE (Setup_fdce_C_D)       -0.187     5.702    ud4_out1_reg[13]
  -------------------------------------------------------------------
                         required time                          5.702    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  3.399    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 ud3_out1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud4_out1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MWCLK rise@5.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.419ns (33.675%)  route 0.825ns (66.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X55Y65         FDCE                                         r  ud3_out1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.419     1.392 r  ud3_out1_reg[3]/Q
                         net (fo=2, routed)           0.825     2.217    ud3_out1[3]
    SLICE_X54Y59         FDCE                                         r  ud4_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=127, unset)          0.924     5.924    clk
    SLICE_X54Y59         FDCE                                         r  ud4_out1_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X54Y59         FDCE (Setup_fdce_C_D)       -0.206     5.683    ud4_out1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -2.217    
  -------------------------------------------------------------------
                         slack                                  3.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ud4_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud5_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.234%)  route 0.066ns (31.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X55Y61         FDCE                                         r  ud4_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141     0.551 r  ud4_out1_reg[4]/Q
                         net (fo=2, routed)           0.066     0.617    ud4_out1[4]
    SLICE_X54Y61         FDCE                                         r  ud5_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X54Y61         FDCE                                         r  ud5_out1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y61         FDCE (Hold_fdce_C_D)         0.076     0.508    ud5_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ud4_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud5_out1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.234%)  route 0.066ns (31.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X55Y61         FDCE                                         r  ud4_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141     0.551 f  ud4_out1_reg[4]/Q
                         net (fo=2, routed)           0.066     0.617    ud4_out1[4]
    SLICE_X54Y61         FDCE                                         f  ud5_out1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X54Y61         FDCE                                         r  ud5_out1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y61         FDCE (Hold_fdce_C_D)         0.076     0.508    ud5_out1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ud4_out1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ud5_out1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X54Y61         FDCE                                         r  ud4_out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDCE (Prop_fdce_C_Q)         0.164     0.574 r  ud4_out1_reg[5]/Q
                         net (fo=2, routed)           0.068     0.642    ud4_out1[5]
    SLICE_X54Y61         FDCE                                         r  ud5_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X54Y61         FDCE                                         r  ud5_out1_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y61         FDCE (Hold_fdce_C_D)         0.060     0.492    ud5_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X55Y64  ud1_out1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X55Y67  ud1_out1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X56Y65  ud1_out1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y64  ud1_out1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y64  ud1_out1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y67  ud1_out1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y64  ud1_out1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y64  ud1_out1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X55Y67  ud1_out1_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_in3[15]
                            (input port)
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.032ns  (logic 7.082ns (78.410%)  route 1.950ns (21.590%))
  Logic Levels:           3  (DSP48E1=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  h_in3[15] (IN)
                         net (fo=2, unset)            0.973     0.973    h_in3[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      3.851     4.824 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.826    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.539 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.541    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.059 r  a5_out1/P[0]
                         net (fo=0)                   0.973     9.032    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[15]
                            (input port)
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.032ns  (logic 7.082ns (78.410%)  route 1.950ns (21.590%))
  Logic Levels:           3  (DSP48E1=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  h_in3[15] (IN)
                         net (fo=2, unset)            0.973     0.973    h_in3[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[47])
                                                      3.851     4.824 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.826    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.539 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.541    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.059 r  a5_out1/P[0]
                         net (fo=0)                   0.973     9.032    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h_in3[15]
                            (input port)
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.032ns  (logic 7.082ns (78.410%)  route 1.950ns (21.590%))
  Logic Levels:           3  (DSP48E1=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  h_in3[15] (IN)
                         net (fo=2, unset)            0.973     0.973    h_in3[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851     4.824 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.826    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     6.539 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.541    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.059 r  a5_out1/P[0]
                         net (fo=0)                   0.973     9.032    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=127, unset)          0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.924     0.924    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud3_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 9.145ns (80.297%)  route 2.244ns (19.703%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X54Y64         FDCE                                         r  ud3_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  ud3_out1_reg[15]/Q
                         net (fo=16, routed)          1.267     2.758    ud3_out1[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      5.396     8.154 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.156    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.869 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.871    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.389 r  a5_out1/P[0]
                         net (fo=0)                   0.973    12.362    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud3_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 9.145ns (80.297%)  route 2.244ns (19.703%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X54Y64         FDCE                                         r  ud3_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.518     1.491 f  ud3_out1_reg[15]/Q
                         net (fo=16, routed)          1.267     2.758    ud3_out1[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      5.396     8.154 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.156    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.869 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.871    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.389 r  a5_out1/P[0]
                         net (fo=0)                   0.973    12.362    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud3_out1_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            y_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.389ns  (logic 9.145ns (80.297%)  route 2.244ns (19.703%))
  Logic Levels:           3  (DSP48E1=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.973     0.973    clk
    SLICE_X54Y64         FDCE                                         r  ud3_out1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.518     1.491 r  ud3_out1_reg[15]/Q
                         net (fo=16, routed)          1.267     2.758    ud3_out1[15]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      5.396     8.154 r  m3_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.156    m3_out1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713     9.869 r  a6_out1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.871    a6_out1_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.389 r  a5_out1/P[0]
                         net (fo=0)                   0.973    12.362    y_out[0]
                                                                      r  y_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud8_out1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X55Y67         FDCE                                         r  ud8_out1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  ud8_out1_reg[10]/Q
                         net (fo=1, unset)            0.410     0.948    delayed_xout[10]
                                                                      r  delayed_xout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X55Y67         FDCE                                         r  ud8_out1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.128     0.538 f  ud8_out1_reg[10]/Q
                         net (fo=1, unset)            0.410     0.948    delayed_xout[10]
                                                                      f  delayed_xout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud8_out1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            delayed_xout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.410     0.410    clk
    SLICE_X55Y66         FDCE                                         r  ud8_out1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.128     0.538 r  ud8_out1_reg[4]/Q
                         net (fo=1, unset)            0.410     0.948    delayed_xout[4]
                                                                      r  delayed_xout[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.973     0.973    clk_enable
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.924     0.924    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.973     0.973    clk_enable
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.924     0.924    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=127, unset)          0.973     0.973    clk_enable
    SLICE_X55Y64         FDCE                                         f  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.924     0.924    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.410     0.410    clk_enable
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=127, unset)          0.410     0.410    clk_enable
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ud1_out1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=127, unset)          0.410     0.410    clk_enable
    SLICE_X55Y64         FDCE                                         f  ud1_out1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=127, unset)          0.432     0.432    clk
    SLICE_X55Y64         FDCE                                         r  ud1_out1_reg[0]/C





