#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  9 11:16:12 2024
# Process ID: 8975
# Current directory: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1
# Command line: vivado -log design_1_merge_sort_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_merge_sort_0_0.tcl
# Log file: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/design_1_merge_sort_0_0.vds
# Journal file: /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/vivado.jou
# Running On: claudios, OS: Linux, CPU Frequency: 4300.000 MHz, CPU Physical cores: 4, Host memory: 24873 MB
#-----------------------------------------------------------
source design_1_merge_sort_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.230 ; gain = 30.840 ; free physical = 9424 ; free virtual = 22959
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/claxl/Documents/Double'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/claxl/Documents/Double' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_merge_sort_0_0
Command: synth_design -top design_1_merge_sort_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.320 ; gain = 402.715 ; free physical = 1607 ; free virtual = 15233
---------------------------------------------------------------------------------
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_pipeline_valid.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_merge_sort_0_0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_merge_sort_0_0/synth/design_1_merge_sort_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'merge_sort' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort.v:9]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_control_s_axi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_control_s_axi.v:227]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_control_s_axi' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_store' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_mem' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_mem' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_store' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_load' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_mem__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_mem__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_load' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_write' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_burst_converter' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_reg_slice' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_reg_slice' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_burst_converter' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_throttle' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized7' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized7' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized8' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_srl__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_fifo__parameterized8' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_throttle' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_write' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_read' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi_read' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem0_m_axi' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_store' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_mem' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_mem' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_store' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_load' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_mem__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_mem__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_load' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_write' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_burst_converter' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_reg_slice' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_reg_slice' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_burst_converter' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_throttle' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized7' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized7' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized8' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_srl__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_fifo__parameterized8' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_throttle' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_write' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_read' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi_read' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem1_m_axi' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_store' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_mem' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_mem' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_store' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_load' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_mem__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_mem__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_load' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_write' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_burst_converter' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_reg_slice' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_reg_slice' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_burst_converter' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized4' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized4' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_throttle' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized0' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized7' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized5' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized5' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized7' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized8' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized6' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_srl__parameterized6' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_fifo__parameterized8' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_throttle' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized1' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_write' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_read' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized2' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_reg_slice__parameterized2' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi_read' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_gmem2_m_axi' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_entry_proc' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_entry_proc' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_read_input' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_read_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_flow_control_loop_pipe' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_flow_control_loop_pipe' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_read_input' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_read_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'merge_sort_read_input_3' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_read_input_3.v:9]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_read_input_3' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_read_input_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_flow_control_loop_pipe_sequential_init' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'merge_sort_merge_sort_iterative_1_Pipeline_buffer' (0#1) [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_sparsemux_2049_10_8_1_1.v:6174]
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_pipeline_valid.v:54]
WARNING: [Synth 8-11581] system function call 'value$plusargs' not supported [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_fifoout.v:86]
INFO: [Synth 8-226] default block is never used [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_sparsemux_1025_9_8_1_1.v:3102]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_fifo_w64_d6_S_ShiftReg' is unconnected for instance 'U_merge_sort_fifo_w64_d6_S_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7023] instance 'U_merge_sort_fifo_w64_d6_S_ShiftReg' of module 'merge_sort_fifo_w64_d6_S_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_fifo_w64_d6_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_fifo_w8_d2_S_ShiftReg' is unconnected for instance 'U_merge_sort_fifo_w8_d2_S_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7023] instance 'U_merge_sort_fifo_w8_d2_S_ShiftReg' of module 'merge_sort_fifo_w8_d2_S_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_fifo_w8_d2_S.v:53]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_start_for_write_output_U0_ShiftReg' is unconnected for instance 'U_merge_sort_start_for_write_output_U0_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_write_output_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_merge_sort_start_for_write_output_U0_ShiftReg' of module 'merge_sort_start_for_write_output_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_write_output_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg' is unconnected for instance 'U_merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg' of module 'merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg' is unconnected for instance 'U_merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg' of module 'merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_start_for_write_tmp_U0_ShiftReg' is unconnected for instance 'U_merge_sort_start_for_write_tmp_U0_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_write_tmp_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_merge_sort_start_for_write_tmp_U0_ShiftReg' of module 'merge_sort_start_for_write_tmp_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_write_tmp_U0.v:50]
WARNING: [Synth 8-7071] port 'reset' of module 'merge_sort_start_for_merge_sort_iterative_U0_ShiftReg' is unconnected for instance 'U_merge_sort_start_for_merge_sort_iterative_U0_ShiftReg' [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_U0.v:50]
WARNING: [Synth 8-7023] instance 'U_merge_sort_start_for_merge_sort_iterative_U0_ShiftReg' of module 'merge_sort_start_for_merge_sort_iterative_U0_ShiftReg' has 6 connections declared, but only 5 given [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_start_for_merge_sort_iterative_U0.v:50]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_control_s_axi.v:305]
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ipshared/a81f/hdl/verilog/merge_sort_frp_pipeline_valid.v:112]
WARNING: [Synth 8-7129] Port def[7] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module merge_sort_sparsemux_2049_10_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_start in module merge_sort_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module merge_sort_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module merge_sort_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module merge_sort_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[2] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[1] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[0] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[2] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[1] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[0] in module merge_sort_merge_sort_iterative_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[2] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[1] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_num_data_valid[0] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[2] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[1] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_fifo_cap[0] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port output_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module merge_sort_sparsemux_1025_9_8_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[2] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[1] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[0] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[2] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[1] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[0] in module merge_sort_merge_sort_iterative_2_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative_2_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port right_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[2] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[1] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_num_data_valid[0] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[2] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[1] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_right_fifo_cap[0] in module merge_sort_merge_sort_iterative_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[2] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[1] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[0] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[2] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[1] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[0] in module merge_sort_merge_sort_iterative_1_Pipeline_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative_1_Pipeline_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[2] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[1] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_num_data_valid[0] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[2] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[1] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port left_stream_fifo_cap[0] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[2] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[1] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_num_data_valid[0] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[2] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[1] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tmp_left_fifo_cap[0] in module merge_sort_merge_sort_iterative_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_start_for_merge_sort_iterative_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_start_for_write_tmp_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_start_for_write_output_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module merge_sort_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module merge_sort_fifo_w64_d6_S_ShiftReg is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:01:12 . Memory (MB): peak = 3360.254 ; gain = 1701.648 ; free physical = 6133 ; free virtual = 15657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 3360.254 ; gain = 1701.648 ; free physical = 6140 ; free virtual = 15681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:01:13 . Memory (MB): peak = 3360.254 ; gain = 1701.648 ; free physical = 6140 ; free virtual = 15681
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3607.613 ; gain = 37.977 ; free physical = 7787 ; free virtual = 17326
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_merge_sort_0_0/constraints/merge_sort_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.gen/sources_1/bd/design_1/ip/design_1_merge_sort_0_0/constraints/merge_sort_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7991.238 ; gain = 0.000 ; free physical = 4000 ; free virtual = 13540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 7991.273 ; gain = 0.000 ; free physical = 3999 ; free virtual = 13540
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3791 ; free virtual = 13331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3791 ; free virtual = 13331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:02:10 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3798 ; free virtual = 13339
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'merge_sort_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'merge_sort_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'merge_sort_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'merge_sort_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'merge_sort_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:57 ; elapsed = 00:02:32 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3952 ; free virtual = 13529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 21    
	   2 Input   12 Bit       Adders := 12    
	   2 Input   11 Bit       Adders := 27    
	   2 Input   10 Bit       Adders := 26    
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 63    
	   2 Input    4 Bit       Adders := 45    
	   3 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 51    
	   3 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 19    
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               96 Bit    Registers := 18    
	               72 Bit    Registers := 9     
	               64 Bit    Registers := 24    
	               63 Bit    Registers := 3     
	               52 Bit    Registers := 6     
	               37 Bit    Registers := 3     
	               34 Bit    Registers := 6     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 58    
	               31 Bit    Registers := 3     
	               20 Bit    Registers := 6     
	               15 Bit    Registers := 3     
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 54    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 5192  
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 31    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 608   
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 3     
	               7K Bit	(1023 X 8 bit)          RAMs := 9     
	              567 Bit	(63 X 9 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 18    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 18    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 6     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 26    
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 2074  
	   4 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 21    
	   2 Input    5 Bit        Muxes := 55    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 36    
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 29    
	   3 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 260   
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 45    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 2795  
	   8 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 9 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 9 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module merge_sort_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module merge_sort_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module merge_sort_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module merge_sort_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module merge_sort_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module merge_sort_gmem1_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module merge_sort_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module merge_sort_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module merge_sort_gmem2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module merge_sort_gmem2_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:55 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3797 ; free virtual = 13522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/merge_sort_iterative_1_U0i_15_1/left_stream_1_fifo_U  | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_1_U0i_15_1/right_stream_fifo_U   | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_1_U0i_15_1/temp_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/left_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/right_stream_1_fifo_U | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/temp_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_U0i_15_6/temp_stream_fifo_U      | U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg                     | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                       | right_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                       | left_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg  | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem0_m_axi_U                                  | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem1_m_axi_U                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem2_m_axi_U                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:59 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3789 ; free virtual = 13513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:04:09 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3778 ; free virtual = 13505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                | RTL Object                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/merge_sort_iterative_1_U0i_15_1/left_stream_1_fifo_U  | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_1_U0i_15_1/right_stream_fifo_U   | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_1_U0i_15_1/temp_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_ram/mem_reg                        | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/left_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/right_stream_1_fifo_U | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_2_U0i_15_3/temp_stream_fifo_U    | U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg                      | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/merge_sort_iterative_U0i_15_6/temp_stream_fifo_U      | U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg                     | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                       | right_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                                                       | left_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg  | 1023 x 8(READ_FIRST)   | W |   | 1023 x 8(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem0_m_axi_U                                  | store_unit/buff_wdata/U_fifo_mem/mem_reg                        | 63 x 9(READ_FIRST)     | W |   | 63 x 9(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem1_m_axi_U                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_15_8/gmem2_m_axi_U                                  | load_unit/buff_rdata/U_fifo_mem/mem_reg                         | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------------------+-----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/merge_sort_iterative_1_U0/temp_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/merge_sort_iterative_2_U0/temp_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/merge_sort_iterative_U0/temp_stream_fifo_U/U_merge_sort_fifo_w8_d1024_A_x0_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:04:31 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3768 ; free virtual = 13509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:02 ; elapsed = 00:04:39 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3760 ; free virtual = 13493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:03 ; elapsed = 00:04:39 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3751 ; free virtual = 13484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:10 ; elapsed = 00:04:46 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3676 ; free virtual = 13455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:10 ; elapsed = 00:04:47 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3702 ; free virtual = 13475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:13 ; elapsed = 00:04:50 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3697 ; free virtual = 13469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:13 ; elapsed = 00:04:50 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3695 ; free virtual = 13468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|merge_sort  | read_input_U0/icmp_ln40_reg_140_pp0_iter8_reg_reg[0]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|merge_sort  | read_input_3_U0/icmp_ln40_reg_140_pp0_iter8_reg_reg[0]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|merge_sort  | write_output_U0/ap_loop_exit_ready_pp0_iter7_reg_reg     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|merge_sort  | write_output_U0/icmp_ln48_1_reg_186_pp0_iter7_reg_reg[0] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[2]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[2]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__16    | mem_reg[14]    | 34     | 34         | 34     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[5]     | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__18    | mem_reg[14]    | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[5]     | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[14]    | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__21    | mem_reg[14]    | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__22    | mem_reg[14]    | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[14]    | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__24    | fifo_reg[3]    | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__25    | SRL_SIG_reg[5] | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__26    | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   544|
|2     |LUT1     |   121|
|3     |LUT2     |  1149|
|4     |LUT3     |  1625|
|5     |LUT4     |  2790|
|6     |LUT5     |  3071|
|7     |LUT6     | 30372|
|8     |MUXF7    |  5470|
|9     |MUXF8    |  2688|
|10    |RAMB18E1 |    12|
|13    |SRL16E   |   476|
|14    |FDRE     | 47684|
|15    |FDSE     |   231|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:14 ; elapsed = 00:04:50 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 3704 ; free virtual = 13477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:21 ; elapsed = 00:04:02 . Memory (MB): peak = 7991.273 ; gain = 1701.648 ; free physical = 9251 ; free virtual = 19023
Synthesis Optimization Complete : Time (s): cpu = 00:04:17 ; elapsed = 00:04:53 . Memory (MB): peak = 7991.273 ; gain = 6332.668 ; free physical = 9251 ; free virtual = 19023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.79 . Memory (MB): peak = 7991.273 ; gain = 0.000 ; free physical = 9153 ; free virtual = 18968
INFO: [Netlist 29-17] Analyzing 8714 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7991.273 ; gain = 0.000 ; free physical = 9145 ; free virtual = 18973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 57205566
INFO: [Common 17-83] Releasing license: Synthesis
269 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:31 ; elapsed = 00:05:08 . Memory (MB): peak = 7991.273 ; gain = 6683.199 ; free physical = 9153 ; free virtual = 18982
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12898.276; main = 7217.221; forked = 5838.924
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17942.840; main = 7991.242; forked = 9951.598
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8007.246 ; gain = 0.000 ; free physical = 9145 ; free virtual = 18980
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/design_1_merge_sort_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8007.246 ; gain = 0.000 ; free physical = 8929 ; free virtual = 18935
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_merge_sort_0_0, cache-ID = ed067bf454f16619
INFO: [Coretcl 2-1174] Renamed 160 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 8007.246 ; gain = 0.000 ; free physical = 8865 ; free virtual = 18891
INFO: [Common 17-1381] The checkpoint '/home/claxl/Documents/Double/merge_sort_double/merge_sort_double.runs/design_1_merge_sort_0_0_synth_1/design_1_merge_sort_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_merge_sort_0_0_utilization_synth.rpt -pb design_1_merge_sort_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8007.246 ; gain = 0.000 ; free physical = 8842 ; free virtual = 19031
INFO: [Common 17-206] Exiting Vivado at Sun Jun  9 11:22:02 2024...
