Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_tb_isim_beh.exe -prj C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_tb_beh.prj work.alu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/invert.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/add.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_11.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_10.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_01.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_00.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_16bit.v" into library work
Analyzing Verilog file "C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module inversion
Compiling module add
Compiling module alu_00
Compiling module alu_01
Compiling module alu_10
Compiling module alu_11
Compiling module alu_16bit
Compiling module alu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable C:/Users/Jiwan/Documents/UCLA/Year 4/CS 152B/Lab1_16Bit/alu_tb_isim_beh.exe
Fuse Memory Usage: 29124 KB
Fuse CPU Usage: 499 ms
