# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_BUS1_s_axi.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_flow_control_loop_pipe_sequential_init.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_fmul_32ns_32ns_32_2_max_dsp_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_gmem_m_axi.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_m1_buffer_RAM_AUTO_1R1W.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mac_muladd_10s_10s_10ns_10_4_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_23_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_24_2.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_28_5.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_matprod_Pipeline_VITIS_LOOP_37_6.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_10s_10s_10_1_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_32ns_32ns_64_1_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod_mul_32s_32s_32_1_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/verilog/matprod.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/ip/matprod_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/b87e/hdl/ip/matprod_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" \
"../../../../test_accelerator.ip_user_files/bd/design_1/ip/design_1_matprod_0_0/sim/design_1_matprod_0_0.v" \

sv xil_defaultlib  --include "../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../test_accelerator.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../../test_accelerator.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../test_accelerator.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../test_accelerator.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../test_accelerator.srcs/sim_1/new/testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
