 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : j1_wb
Version: N-2017.09-SP2
Date   : Thu Dec 14 10:10:32 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: tcbn90lphpwc_ccs
Wire Load Model Mode: segmented

  Startpoint: wb_dat_s[15]
              (input port clocked by clk)
  Endpoint: wb_adr[0] (output port clocked by clk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 r
  wb_dat_s[15] (in)                        0.00      0.00       1.00 r
  wb_dat_s[15] (net)             7                   0.00       1.00 r
  U3340/ZN (INVD2)                         0.04      0.03       1.03 f
  n2450 (net)                    2                   0.00       1.03 f
  U2688/ZN (ND2D1P5)                       0.12      0.08       1.11 r
  n3328 (net)                    3                   0.00       1.11 r
  U2563/ZN (INVD1)                         0.06      0.07       1.18 f
  n4318 (net)                    1                   0.00       1.18 f
  U4200/ZN (ND2D2)                         0.09      0.07       1.25 r
  n2364 (net)                    3                   0.00       1.25 r
  U2558/ZN (INVD3)                         0.07      0.07       1.33 f
  n2365 (net)                    6                   0.00       1.33 f
  U2513/ZN (IINR4D0)                       0.17      0.16       1.49 f
  n4152 (net)                    2                   0.00       1.49 f
  U2505/ZN (NR2D0)                         0.29      0.22       1.71 r
  n4218 (net)                    1                   0.00       1.71 r
  U2720/Z (BUFFD6)                         0.25      0.25       1.97 r
  n2356 (net)                   28                   0.00       1.97 r
  U4507/ZN (MUX2ND0)                       0.17      0.16       2.13 f
  wb_adr[0] (net)                1                   0.00       2.13 f
  wb_adr[0] (out)                          0.17      0.00       2.13 f
  data arrival time                                             2.13

  clock clk (rise edge)                              2.50       2.50
  clock network delay (ideal)                        0.00       2.50
  output external delay                              0.00       2.50
  data required time                                            2.50
  ------------------------------------------------------------------------------------------
  data required time                                            2.50
  data arrival time                                            -2.13
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.37


  Startpoint: wb_ack (input port clocked by clk)
  Endpoint: st0_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  wb_ack (in)                              0.00      0.00       1.00 f
  wb_ack (net)                   6                   0.00       1.00 f
  U3360/ZN (IND2D4)                        0.20      0.11       1.11 r
  n2617 (net)                   11                   0.00       1.11 r
  U3431/ZN (IND2D4)                        0.12      0.15       1.26 r
  n4020 (net)                    7                   0.00       1.26 r
  U3345/ZN (ND2D2)                         0.24      0.18       1.44 f
  n4203 (net)                   10                   0.00       1.44 f
  U2730/ZN (INVD5)                         0.20      0.18       1.62 r
  n2359 (net)                   23                   0.00       1.62 r
  U4361/ZN (OAI21D0)                       0.10      0.12       1.74 f
  n3894 (net)                    1                   0.00       1.74 f
  U2958/ZN (AOI21D0)                       0.21      0.14       1.88 r
  n3896 (net)                    1                   0.00       1.88 r
  U4362/ZN (OAI211D1)                      0.12      0.15       2.03 f
  n3903 (net)                    1                   0.00       2.03 f
  U3304/ZN (OAI22D1)                       0.15      0.11       2.14 r
  n3912 (net)                    1                   0.00       2.14 r
  U3302/ZN (ND3D1)                         0.10      0.10       2.24 f
  n3913 (net)                    1                   0.00       2.24 f
  U4366/ZN (IND2D1)                        0.07      0.14       2.37 f
  n4255 (net)                    1                   0.00       2.37 f
  st0_reg_6_/D (SDFCNQD1)                  0.07      0.00       2.37 f
  data arrival time                                             2.37

  clock clk (rise edge)                              2.50       2.50
  clock network delay (ideal)                        0.00       2.50
  st0_reg_6_/CP (SDFCNQD1)                           0.00       2.50 r
  library setup time                                -0.13       2.37
  data required time                                            2.37
  ------------------------------------------------------------------------------------------
  data required time                                            2.37
  data arrival time                                            -2.37
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


  Startpoint: rsp_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: wb_adr[9] (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_j1_wb TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  rsp_reg_2_/CP (SDFCNQD4)                 0.00      0.00       0.00 r
  rsp_reg_2_/Q (SDFCNQD4)                  0.13      0.32       0.32 r
  rsp[2] (net)                   8                   0.00       0.32 r
  U3104/ZN (INVD1)                         0.17      0.15       0.47 f
  n3660 (net)                    4                   0.00       0.47 f
  U3353/ZN (ND2D2)                         0.14      0.13       0.60 r
  n3116 (net)                    4                   0.00       0.60 r
  U2586/ZN (NR2D0)                         0.10      0.08       0.68 f
  n4030 (net)                    1                   0.00       0.68 f
  U2637/Z (BUFFD2)                         0.16      0.18       0.87 f
  n2370 (net)                   16                   0.00       0.87 f
  U4291/ZN (AOI22D0)                       0.17      0.14       1.01 r
  n3746 (net)                    1                   0.00       1.01 r
  U4293/ZN (ND4D1)                         0.12      0.14       1.14 f
  n3754 (net)                    1                   0.00       1.14 f
  U2659/ZN (NR2D0)                         0.16      0.13       1.28 r
  n3768 (net)                    1                   0.00       1.28 r
  U3432/ZN (ND3D0)                         0.27      0.21       1.49 f
  n3997 (net)                    2                   0.00       1.49 f
  U4409/ZN (AOI22D1)                       0.17      0.15       1.64 r
  n3998 (net)                    1                   0.00       1.64 r
  U4410/ZN (OAI31D2)                       0.13      0.14       1.78 f
  n4080 (net)                    3                   0.00       1.78 f
  U3274/ZN (INVD0)                         0.17      0.14       1.92 r
  n4222 (net)                    2                   0.00       1.92 r
  U4516/ZN (MUX2ND0)                       0.21      0.08       2.00 f
  wb_adr[9] (net)                1                   0.00       2.00 f
  wb_adr[9] (out)                          0.21      0.00       2.00 f
  data arrival time                                             2.00

  clock clk (rise edge)                              2.50       2.50
  clock network delay (ideal)                        0.00       2.50
  output external delay                              0.00       2.50
  data required time                                            2.50
  ------------------------------------------------------------------------------------------
  data required time                                            2.50
  data arrival time                                            -2.00
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.50


  Startpoint: dsp_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: st0_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_j1_wb TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs
  j1_wb              TSMC8K_Lowk_Conservative tcbn90lphpwc_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  dsp_reg_4_/CP (SDFCNQD4)                 0.00      0.00       0.00 r
  dsp_reg_4_/Q (SDFCNQD4)                  0.14      0.33       0.33 r
  dsp[4] (net)                   5                   0.00       0.33 r
  U2646/ZN (INVD5)                         0.09      0.09       0.42 f
  n2684 (net)                    7                   0.00       0.42 f
  U3461/ZN (IND2D4)                        0.11      0.15       0.57 f
  n2696 (net)                    4                   0.00       0.57 f
  U2909/ZN (NR2D2)                         0.14      0.11       0.68 r
  n3011 (net)                    1                   0.00       0.68 r
  U2908/Z (BUFFD10)                        0.08      0.12       0.80 r
  n2378 (net)                   16                   0.00       0.80 r
  U2953/ZN (AOI22D0)                       0.15      0.12       0.92 f
  n2856 (net)                    1                   0.00       0.92 f
  U3663/ZN (ND4D1)                         0.10      0.10       1.02 r
  n2864 (net)                    1                   0.00       1.02 r
  U3667/ZN (NR2XD0)                        0.12      0.10       1.12 f
  n2875 (net)                    1                   0.00       1.12 f
  U2782/ZN (ND2D3)                         0.18      0.14       1.25 r
  wb_dat_m[14] (net)            13                   0.00       1.25 r
  U3780/ZN (IND2D4)                        0.11      0.11       1.37 r
  n3097 (net)                    2                   0.00       1.37 r
  U2549/ZN (INVD1)                         0.05      0.06       1.43 f
  n2510 (net)                    1                   0.00       1.43 f
  U2704/ZN (NR2D2)                         0.19      0.13       1.56 r
  n3074 (net)                    4                   0.00       1.56 r
  U3795/ZN (ND2D1)                         0.08      0.09       1.64 f
  n3071 (net)                    1                   0.00       1.64 f
  U2530/ZN (IND2D1)                        0.10      0.15       1.79 f
  n2492 (net)                    1                   0.00       1.79 f
  U3397/ZN (ND4D3)                         0.08      0.08       1.87 r
  n2479 (net)                    1                   0.00       1.87 r
  U3394/ZN (ND2D2)                         0.05      0.06       1.93 f
  n2475 (net)                    1                   0.00       1.93 f
  U3393/ZN (ND2D1P5)                       0.08      0.06       2.00 r
  n2474 (net)                    1                   0.00       2.00 r
  U3391/ZN (AOI22D4)                       0.14      0.10       2.09 f
  n4096 (net)                    6                   0.00       2.09 f
  U3078/Z (BUFFD2)                         0.06      0.13       2.22 f
  n2628 (net)                    3                   0.00       2.22 f
  U2491/ZN (NR2D1)                         0.11      0.08       2.30 r
  n3870 (net)                    1                   0.00       2.30 r
  U2754/ZN (IND2D1)                        0.07      0.07       2.37 f
  n_st0[2] (net)                 1                   0.00       2.37 f
  st0_reg_2_/D (SDFCNQD1)                  0.07      0.00       2.37 f
  data arrival time                                             2.37

  clock clk (rise edge)                              2.50       2.50
  clock network delay (ideal)                        0.00       2.50
  st0_reg_2_/CP (SDFCNQD1)                           0.00       2.50 r
  library setup time                                -0.13       2.37
  data required time                                            2.37
  ------------------------------------------------------------------------------------------
  data required time                                            2.37
  data arrival time                                            -2.37
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
