HDL bits progress for basic verilog implementation
![image alt](https://github.com/user-attachments/assets/d53a654d-263d-4b30-8a38-4f9592cf6b4b)
VIVADO IMPLEMENTATION FOR BASIC LOGIC GATES 
![Uploading image.pngâ€¦]()

