and r0, r1, r2 
cmp r2, r0 
mvncs r1, r0 
tst r0, r1 
addeq r2, r2, r2 
lsl r1, r2, r0 
