
*** Running vivado
    with args -log processor.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 430.848 ; gain = 162.207
Command: link_design -top processor -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 841.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1052 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 997.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 644 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 576 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 997.703 ; gain = 562.027
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1019.660 ; gain = 21.957

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2115e5837

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1564.234 ; gain = 544.574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 26 inverters resulting in an inversion of 53 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f6f33e1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25755be7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2329f762b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2080 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2329f762b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2a8102b64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2a8102b64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.164 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                           2080  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1901.164 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a8102b64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.164 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1f33daab0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.493 . Memory (MB): peak = 2038.914 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f33daab0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2038.914 ; gain = 137.750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f33daab0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2038.914 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2038.914 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24fa9d225

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2038.914 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2038.914 ; gain = 1041.211
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 2038.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 156166b6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2038.914 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf76f337

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 116f0bf90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 116f0bf90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 116f0bf90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 139e0adff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ba3c183

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ba3c183

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1754dd14c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 22 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 20, total 22, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 22 LUTs, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'control_unit/mainDecoder/PC1_reg[8]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 2884 to 581 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 581.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/pointer[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/pointer[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/pointer[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/pointer[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/pointer[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1217 to 642 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 642.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[2].reg1/d/Q[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[4].reg1/d/Q[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[5].reg1/d/Q[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[7].reg1/d/Q[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2038.914 ; gain = 0.000
INFO: [Physopt 32-46] Identified 24 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[31].reg1/d/Q[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2038.914 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2038.914 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           22  |              6  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           22  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           45  |              6  |                    33  |           0  |          11  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 21eb555ee

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1e3de5ee0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e3de5ee0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17d05efca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17896f187

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc0b3296

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180547197

Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e4f3710d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 140e43e03

Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f66330a6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b1ac6fa1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1069e6dd4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1069e6dd4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138923b02

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.023 | TNS=-152491.484 |
Phase 1 Physical Synthesis Initialization | Checksum: 19be6a5c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.731 . Memory (MB): peak = 2038.914 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 19be6a5c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.925 . Memory (MB): peak = 2038.914 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 138923b02

Time (s): cpu = 00:00:32 ; elapsed = 00:00:57 . Memory (MB): peak = 2038.914 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.727. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22673a815

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125
Phase 4.1 Post Commit Optimization | Checksum: 22673a815

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22673a815

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22673a815

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125
Phase 4.3 Placer Reporting | Checksum: 22673a815

Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 2066.039 ; gain = 27.125

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2066.039 ; gain = 0.000

Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2066.039 ; gain = 27.125
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170afe19c

Time (s): cpu = 00:00:43 ; elapsed = 00:01:18 . Memory (MB): peak = 2066.039 ; gain = 27.125
Ending Placer Task | Checksum: 9d259f3d

Time (s): cpu = 00:00:44 ; elapsed = 00:01:18 . Memory (MB): peak = 2066.039 ; gain = 27.125
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 2066.039 ; gain = 27.125
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2066.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2066.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2066.039 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.46s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2066.039 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-140337.477 |
Phase 1 Physical Synthesis Initialization | Checksum: 24a35a362

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.039 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-140337.477 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 24a35a362

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2066.039 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.727 | TNS=-140337.477 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_15_15/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.724 | TNS=-140271.062 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state[2]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.723 | TNS=-140254.851 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state[2]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state[2]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.721 | TNS=-140210.526 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[0]_4. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.705 | TNS=-140225.005 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_10. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_896_1023_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-140234.421 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.683 | TNS=-140233.751 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_23_23/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[0]_7. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1792_1919_16_16_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.680 | TNS=-140240.241 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_13_13/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_13. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_768_895_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.669 | TNS=-140248.754 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_13. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_768_895_8_8_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.663 | TNS=-140242.992 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[0]_4. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.662 | TNS=-140240.387 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_15_15/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_11. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_640_767_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.662 | TNS=-140244.592 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_12_12/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg[0]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1920_2047_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.653 | TNS=-140250.660 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_10. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_896_1023_8_8_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.649 | TNS=-140251.082 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_3_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_5_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_8_8_i_5
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.647 | TNS=-140052.492 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1664_1791_22_22/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[0]_6. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1664_1791_16_16_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.645 | TNS=-140053.700 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_13_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_13_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.642 | TNS=-140051.343 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_256_383_9_9/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[10]_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_256_383_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.641 | TNS=-140050.237 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_23_23/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.639 | TNS=-139978.103 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_comp_5.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.615 | TNS=-139969.081 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.610 | TNS=-139962.620 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.606 | TNS=-139960.583 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.598 | TNS=-139939.788 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[0]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__29_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_4__25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.596 | TNS=-139914.278 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_26_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_26_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.569 | TNS=-139853.146 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[29]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__55_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_2__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.565 | TNS=-139833.050 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/register_file_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/register_file_i_35_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register_file_i_35_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_2__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.543 | TNS=-139770.185 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-782] Net control_unit/mainDecoder/Q_reg_2[28] was not replicated
INFO: [Physopt 32-780] Instance register_file has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_2[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.541 | TNS=-139677.417 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[25]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__53_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_2__30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.499 | TNS=-139555.195 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net control_unit/mainDecoder/Q_reg_2[24] was not replicated.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg_2[24]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register_file_i_9_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.494 | TNS=-139534.342 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.491 | TNS=-139528.100 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.473 | TNS=-139476.135 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_8_8_i_5_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.466 | TNS=-139428.434 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.452 | TNS=-139398.864 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_2[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.445 | TNS=-139383.061 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.441 | TNS=-139298.107 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.436 | TNS=-139290.205 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[15]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__60_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_3__28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.434 | TNS=-139223.630 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.427 | TNS=-139219.701 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_9__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.401 | TNS=-139095.791 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.378 | TNS=-138998.977 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_7_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_8_8_i_7
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.374 | TNS=-138951.393 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_7__37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.311 | TNS=-137052.033 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.284 | TNS=-136920.818 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_11.  Re-placed instance control_unit/mainDecoder/memory_reg_640_767_8_8_i_1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.276 | TNS=-136919.742 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0_repN_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_10.  Re-placed instance control_unit/mainDecoder/memory_reg_896_1023_8_8_i_1_comp_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.275 | TNS=-136911.782 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_15.  Re-placed instance control_unit/mainDecoder/memory_reg_2048_2175_16_16_i_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.260 | TNS=-136909.133 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net control_unit/mainDecoder/Q_reg_2[25] was not replicated.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_2[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.259 | TNS=-136888.950 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_13.  Re-placed instance control_unit/mainDecoder/memory_reg_768_895_8_8_i_1_comp_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.250 | TNS=-136886.185 |
INFO: [Physopt 32-571] Net control_unit/mainDecoder/Q_reg_2[27] was not replicated.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg_2[27]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register_file_i_39_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.242 | TNS=-136858.958 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_2[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.241 | TNS=-136600.866 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[0]_7.  Re-placed instance control_unit/mainDecoder/memory_reg_1792_1919_16_16_i_1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.233 | TNS=-136600.065 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/Q_reg[0]_2.  Re-placed instance control_unit/mainDecoder/memory_reg_1920_2047_16_16_i_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.226 | TNS=-136599.658 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.223 | TNS=-136586.852 |
INFO: [Physopt 32-702] Processed net mem/ram/RAM_reg_bram_11_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[17]_1. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_reg_bram_11_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.217 | TNS=-136590.039 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.209 | TNS=-136585.455 |
INFO: [Physopt 32-702] Processed net mem/ram/RAM_reg_bram_2_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[16]_1. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_reg_bram_2_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.208 | TNS=-136587.449 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/Q_reg[0].  Re-placed instance control_unit/mainDecoder/memory_reg_1920_2047_8_8_i_1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.205 | TNS=-136586.081 |
INFO: [Physopt 32-702] Processed net mem/ram/RAM_reg_bram_1_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[16]_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_reg_bram_1_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.202 | TNS=-136588.002 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_22_22/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.200 | TNS=-136579.329 |
INFO: [Physopt 32-663] Processed net buf_reg_2/Q_reg[31]_0[7].  Re-placed instance buf_reg_2/Q_reg[7]
INFO: [Physopt 32-735] Processed net buf_reg_2/Q_reg[31]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.194 | TNS=-136579.154 |
INFO: [Physopt 32-702] Processed net mem/ram/RAM_reg_bram_4_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[17]_7. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_reg_bram_4_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.185 | TNS=-136579.605 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_15.  Re-placed instance control_unit/mainDecoder/memory_reg_2048_2175_16_16_i_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.177 | TNS=-136580.406 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[10]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.177 | TNS=-136574.163 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_16_16/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.174 | TNS=-136569.273 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.147 | TNS=-136553.106 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_31_31/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_24_24_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_384_511_24_24_i_2_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_24_24_i_2_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.147 | TNS=-136540.621 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/Q_reg[0].  Re-placed instance control_unit/mainDecoder/memory_reg_1920_2047_8_8_i_1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.136 | TNS=-136539.733 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[0]_4.  Re-placed instance control_unit/mainDecoder/memory_reg_1792_1919_8_8_i_1_comp_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[0]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.125 | TNS=-136534.843 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[0]_6.  Re-placed instance control_unit/mainDecoder/memory_reg_1664_1791_16_16_i_1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[0]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.124 | TNS=-136532.530 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_256_383_21_21/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[10]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.115 | TNS=-136528.048 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_512_639_21_21/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[11]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.105 | TNS=-136525.239 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.100 | TNS=-136522.416 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_21_21/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[22]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__51_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_i_2__34_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.098 | TNS=-136502.873 |
INFO: [Physopt 32-663] Processed net buf_reg_2/Q_reg[31]_0[20].  Re-placed instance buf_reg_2/Q_reg[20]
INFO: [Physopt 32-735] Processed net buf_reg_2/Q_reg[31]_0[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.093 | TNS=-136502.669 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_14_14/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.091 | TNS=-136501.942 |
INFO: [Physopt 32-571] Net control_unit/mainDecoder/Q_reg_2[18] was not replicated.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_11_comp_3.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_2[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.081 | TNS=-136487.026 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_21.  Re-placed instance control_unit/mainDecoder/memory_reg_768_895_16_16_i_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/PC1_reg[13]_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136484.377 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_20_20/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net dispDriver/encode_R/CounterX_reg[4] was not replicated.
INFO: [Physopt 32-81] Processed net dispDriver/encode_R/CounterX_reg[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136484.930 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net dispDriver/encode_R/CounterX_reg[4]_repN was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136482.719 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/TMDS[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/CounterX_reg[4].  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_3
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136482.835 |
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/TMDS0[4]. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.TMDS[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136482.195 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/TMDS[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136481.598 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136481.118 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_7_7/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net dispDriver/encode_R/CounterX_reg[4]_repN was not replicated.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136480.623 |
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp_1.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136478.469 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_7
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136478.397 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136478.367 |
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_2.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136478.062 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_17
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136477.931 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_2_2/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Net driver dispDriver/encode_R/genblk1.balance_acc[3]_i_17 was replaced.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136476.272 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136475.763 |
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_3.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136475.617 |
INFO: [Physopt 32-601] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0. Net driver dispDriver/encode_R/genblk1.balance_acc[3]_i_7 was replaced.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136474.075 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_99
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136472.823 |
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_17_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136472.619 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136472.430 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_4_4/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_100_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_203_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.080 | TNS=-136471.426 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_0_0/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_39_n_0. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_39_comp.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_310_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net mem/disMem/genblk1.balance_acc[3]_i_310_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc_reg[3]_i_313_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc_reg[3]_i_313_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mem/disMem/genblk1.balance_acc[3]_i_322_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_25_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_25
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_4_4/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc_reg[3]_i_312_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1408_1535_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_4_4/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_320_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_4_4/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1408_1535_15_15/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_9__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_8.  Re-placed instance control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_3_3/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2176_2303_23_23/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net mem/ram/RAM_reg_bram_10_n_67. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1280_1407_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_14.  Re-placed instance control_unit/mainDecoder/memory_reg_1280_1407_8_8_i_1
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1408_1535_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_16.  Re-placed instance control_unit/mainDecoder/memory_reg_1408_1535_16_16_i_1
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_31_31/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_25.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_24_24_i_1
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/PC1_reg[0]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_4_4/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_100_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_100_comp
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_18_18/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_23_23/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_11_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_11
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_308_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1152_1279_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_310_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1152_1279_6_6/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 22761bdae

Time (s): cpu = 00:01:06 ; elapsed = 00:02:24 . Memory (MB): peak = 5546.652 ; gain = 3480.613

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_35_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_7_7/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_21_21/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_19. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_640_767_16_16_i_1_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[28]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__32_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_18_18/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg[0]_3. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_16_16_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net control_unit/mainDecoder/Q_reg_2[24] was not replicated.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_i_2__32_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__32_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_5.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_5
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_i_2__28_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_2__28_comp_4.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_14_14/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg[0]_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_8_8_i_2_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_29_29/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_27. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_640_767_24_24_i_1_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_comp_1.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_comp_1.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1664_1791_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp
INFO: [Physopt 32-782] Net control_unit/mainDecoder/Q_reg_2[21] was not replicated
INFO: [Physopt 32-780] Instance register_file has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg_2[21]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register_file_i_12_comp.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_10_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_127_30_30/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg[0]_6. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_24_24_i_2_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_3.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_3
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_2[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg_2[19]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register_file_i_14_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_15_15/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_1.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_1
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_comp_12.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_63_0_0__28/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_8_8_i_3_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_8_8_i_3_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_9__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/PC1_reg[13]_19.  Re-placed instance control_unit/mainDecoder/memory_reg_640_767_16_16_i_1_comp
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1664_1791_16_16/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1152_1279_6_6/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net dispDriver/encode_R/CounterX_reg[4]_repN was not replicated.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_replica_comp.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_7_7/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_1. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_4.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/CounterX_reg[4]. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_3_comp_4.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_3. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_5.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/TMDS[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_comp_1.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1792_1919_23_23/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_6_n_0_repN_2.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[3]_i_6_comp_2
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_18_18/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_243_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_18_18/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1920_2047_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_6__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_5__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_9__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_2__48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_7__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_18_18/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_243_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[3]_i_242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_18_18/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 22761bdae

Time (s): cpu = 00:01:42 ; elapsed = 00:03:39 . Memory (MB): peak = 7680.395 ; gain = 5614.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 7680.395 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.928 | TNS=-135882.889 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.799  |       4454.588  |            8  |              0  |                   147  |           0  |           2  |  00:03:37  |
|  Total          |          0.799  |       4454.588  |            8  |              0  |                   147  |           0  |           3  |  00:03:37  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 7680.395 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2870702a0

Time (s): cpu = 00:01:42 ; elapsed = 00:03:39 . Memory (MB): peak = 7680.395 ; gain = 5614.355
INFO: [Common 17-83] Releasing license: Implementation
734 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:42 . Memory (MB): peak = 7680.395 ; gain = 5614.355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7702.996 ; gain = 22.602
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a746b65f ConstDB: 0 ShapeSum: e6e13906 RouteDB: 0
Post Restoration Checksum: NetGraph: 524e2f53 | NumContArr: 53f55182 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: bf4dd682

Time (s): cpu = 00:02:23 ; elapsed = 00:04:09 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bf4dd682

Time (s): cpu = 00:02:23 ; elapsed = 00:04:09 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bf4dd682

Time (s): cpu = 00:02:23 ; elapsed = 00:04:10 . Memory (MB): peak = 7749.246 ; gain = 34.105
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e7376e47

Time (s): cpu = 00:02:26 ; elapsed = 00:04:14 . Memory (MB): peak = 7749.246 ; gain = 34.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.640 | TNS=-127497.624| WHS=-0.309 | THS=-61.273|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3932
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3932
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 174d0c9eb

Time (s): cpu = 00:02:27 ; elapsed = 00:04:16 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 174d0c9eb

Time (s): cpu = 00:02:27 ; elapsed = 00:04:16 . Memory (MB): peak = 7749.246 ; gain = 34.105
Phase 3 Initial Routing | Checksum: 1f3d5bd9b

Time (s): cpu = 00:02:39 ; elapsed = 00:04:28 . Memory (MB): peak = 7749.246 ; gain = 34.105
INFO: [Route 35-580] Design has 888 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=====================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                 |
+====================+===================+=====================================+
| clk_pin            | clk_pin           | buf_reg_3/genblk1[0].reg1/d/Q_reg/D |
| clk_pin            | clk_pin           | buf_reg_3/genblk1[1].reg1/d/Q_reg/D |
| clk_pin            | clk_pin           | buf_reg_3/genblk1[4].reg1/d/Q_reg/D |
| clk_pin            | clk_pin           | register_file/register_reg[2][31]/D |
| clk_pin            | clk_pin           | register_file/register_reg[7][31]/D |
+--------------------+-------------------+-------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1503
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.445| TNS=-168160.492| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20153f8ed

Time (s): cpu = 00:02:56 ; elapsed = 00:04:55 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 696
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.264| TNS=-162495.853| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1291587b7

Time (s): cpu = 00:03:32 ; elapsed = 00:05:51 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.067| TNS=-162729.222| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d74826c6

Time (s): cpu = 00:03:51 ; elapsed = 00:06:19 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.405| TNS=-166693.237| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e620771a

Time (s): cpu = 00:04:11 ; elapsed = 00:06:49 . Memory (MB): peak = 7749.246 ; gain = 34.105
Phase 4 Rip-up And Reroute | Checksum: 1e620771a

Time (s): cpu = 00:04:11 ; elapsed = 00:06:49 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c31b6700

Time (s): cpu = 00:04:12 ; elapsed = 00:06:51 . Memory (MB): peak = 7749.246 ; gain = 34.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.054| TNS=-161412.521| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2252a6202

Time (s): cpu = 00:04:12 ; elapsed = 00:06:51 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2252a6202

Time (s): cpu = 00:04:12 ; elapsed = 00:06:51 . Memory (MB): peak = 7749.246 ; gain = 34.105
Phase 5 Delay and Skew Optimization | Checksum: 2252a6202

Time (s): cpu = 00:04:12 ; elapsed = 00:06:51 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 251c147f6

Time (s): cpu = 00:04:12 ; elapsed = 00:06:52 . Memory (MB): peak = 7749.246 ; gain = 34.105
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.994| TNS=-161326.869| WHS=0.089  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 251c147f6

Time (s): cpu = 00:04:12 ; elapsed = 00:06:52 . Memory (MB): peak = 7749.246 ; gain = 34.105
Phase 6 Post Hold Fix | Checksum: 251c147f6

Time (s): cpu = 00:04:12 ; elapsed = 00:06:52 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.6113 %
  Global Horizontal Routing Utilization  = 12.6376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y25 -> INT_R_X17Y25
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y29 -> INT_R_X19Y29
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X4Y19 -> INT_L_X4Y19
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y26 -> INT_R_X21Y26
   INT_R_X15Y23 -> INT_R_X15Y23
   INT_L_X18Y23 -> INT_L_X18Y23
   INT_R_X19Y22 -> INT_R_X19Y22
   INT_L_X20Y22 -> INT_L_X20Y22

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 0.625

Phase 7 Route finalize | Checksum: 205da5e0c

Time (s): cpu = 00:04:12 ; elapsed = 00:06:52 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 205da5e0c

Time (s): cpu = 00:04:12 ; elapsed = 00:06:52 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 196fda7ac

Time (s): cpu = 00:04:13 ; elapsed = 00:06:53 . Memory (MB): peak = 7749.246 ; gain = 34.105

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.994| TNS=-161326.869| WHS=0.089  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 196fda7ac

Time (s): cpu = 00:04:14 ; elapsed = 00:06:54 . Memory (MB): peak = 7749.246 ; gain = 34.105
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1ac5386cc

Time (s): cpu = 00:04:14 ; elapsed = 00:06:54 . Memory (MB): peak = 7749.246 ; gain = 34.105

Time (s): cpu = 00:04:14 ; elapsed = 00:06:54 . Memory (MB): peak = 7749.246 ; gain = 34.105

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
755 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:15 ; elapsed = 00:06:56 . Memory (MB): peak = 7749.246 ; gain = 46.250
INFO: [runtcl-4] Executing : report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
Command: report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
Command: report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 7749.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
Command: report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
765 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7749.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file processor_route_status.rpt -pb processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_bus_skew_routed.rpt -pb processor_bus_skew_routed.pb -rpx processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7749.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_routed.dcp' has been generated.
Command: write_bitstream -force processor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[12] (net: mem/ram/ADDRARDADDR[7]) which is driven by a register (control_unit/mainDecoder/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[12] (net: mem/ram/ADDRARDADDR[7]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[12] (net: mem/ram/ADDRARDADDR[7]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[12] (net: mem/ram/ADDRARDADDR[7]) which is driven by a register (control_unit/mainDecoder/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/O[0]) which is driven by a register (control_unit/mainDecoder/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/O[1]) which is driven by a register (control_unit/mainDecoder/state_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./processor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 7749.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 18:45:50 2023...
