\hypertarget{struct_s_c_b___mem_map}{}\doxysection{S\+C\+B\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_c_b___mem_map}\index{SCB\_MemMap@{SCB\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}\label{struct_s_c_b___mem_map_ad1b50f88903f5b63f2b92b7195511d00}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}{A\+C\+T\+LR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}\label{struct_s_c_b___mem_map_ab112bcf2a89a8f23d7c0a9f7c2ba687b}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}3316\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}{C\+P\+U\+ID}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}{I\+C\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}{V\+T\+OR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}{A\+I\+R\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}{S\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}{C\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_a5aec30bee30f8ce5b1a151821cf79146}\label{struct_s_c_b___mem_map_a5aec30bee30f8ce5b1a151821cf79146}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}{S\+H\+P\+R2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}{S\+H\+P\+R3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}{S\+H\+C\+SR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___mem_map_ada5d25c6c4f20fabcc3bb03db9bee4dd}\label{struct_s_c_b___mem_map_ada5d25c6c4f20fabcc3bb03db9bee4dd}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}8\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}{D\+F\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
S\+CB -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}\label{struct_s_c_b___mem_map_a474a33074611146734690e48ed41282e}} 
\index{SCB\_MemMap@{SCB\_MemMap}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+C\+T\+LR}

Auxiliary Control Register,, offset\+: 0x8 \mbox{\Hypertarget{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}\label{struct_s_c_b___mem_map_a3f874ca1c6e17ae4beadac22e8ec17ec}} 
\index{SCB\_MemMap@{SCB\_MemMap}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+A\+I\+R\+CR}

Application Interrupt and Reset Control Register, offset\+: 0x\+D0C \mbox{\Hypertarget{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}\label{struct_s_c_b___mem_map_aa6e957027d8c505047cd58101bb784aa}} 
\index{SCB\_MemMap@{SCB\_MemMap}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+CR}

Configuration and Control Register, offset\+: 0x\+D14 \mbox{\Hypertarget{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}\label{struct_s_c_b___mem_map_ad020795dcc3605b4c828af83df8b8836}} 
\index{SCB\_MemMap@{SCB\_MemMap}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+C\+P\+U\+ID}

C\+P\+U\+ID Base Register, offset\+: 0x\+D00 \mbox{\Hypertarget{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}\label{struct_s_c_b___mem_map_af178d6003a18eb7452c51edcec14ec5d}} 
\index{SCB\_MemMap@{SCB\_MemMap}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+D\+F\+SR}

Debug Fault Status Register, offset\+: 0x\+D30 \mbox{\Hypertarget{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}\label{struct_s_c_b___mem_map_aafbaa0d0a4b79969877c9b84be8aaf7a}} 
\index{SCB\_MemMap@{SCB\_MemMap}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+I\+C\+SR}

Interrupt Control and State Register, offset\+: 0x\+D04 \mbox{\Hypertarget{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}\label{struct_s_c_b___mem_map_ac8d0a0d974bde944d42429065dd2f44a}} 
\index{SCB\_MemMap@{SCB\_MemMap}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+CR}

System Control Register, offset\+: 0x\+D10 \mbox{\Hypertarget{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}\label{struct_s_c_b___mem_map_ae2b73d4b9744b878527466ec57dbfdb7}} 
\index{SCB\_MemMap@{SCB\_MemMap}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+C\+SR}

System Handler Control and State Register, offset\+: 0x\+D24 \mbox{\Hypertarget{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}\label{struct_s_c_b___mem_map_a1636322022eb10e4acedf40018708b68}} 
\index{SCB\_MemMap@{SCB\_MemMap}!SHPR2@{SHPR2}}
\index{SHPR2@{SHPR2}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{SHPR2}{SHPR2}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R2}

System Handler Priority Register 2, offset\+: 0x\+D1C \mbox{\Hypertarget{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}\label{struct_s_c_b___mem_map_a8ac3a3b8dd23fb279640b98a95fb796a}} 
\index{SCB\_MemMap@{SCB\_MemMap}!SHPR3@{SHPR3}}
\index{SHPR3@{SHPR3}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{SHPR3}{SHPR3}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+S\+H\+P\+R3}

System Handler Priority Register 3, offset\+: 0x\+D20 \mbox{\Hypertarget{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}\label{struct_s_c_b___mem_map_aa327db1d9948595498fba43acc8d336b}} 
\index{SCB\_MemMap@{SCB\_MemMap}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_MemMap@{SCB\_MemMap}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily uint32\+\_\+t S\+C\+B\+\_\+\+Mem\+Map\+::\+V\+T\+OR}

Vector Table Offset Register, offset\+: 0x\+D08 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
