v 20151204 2
L 300 200 300 800 3 0 1 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
T 300 900 5 10 1 1 0 0 1
device=74AC00
T 50 1500 5 10 0 0 0 0 1
slot=1
T 50 1700 5 10 0 0 0 0 1
numslots=4
T 50 1900 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 50 2100 5 10 0 0 0 0 1
slotdef=2:4,5,6
T 50 2300 5 10 0 0 0 0 1
slotdef=3:9,10,8
T 50 2500 5 10 0 0 0 0 1
slotdef=4:12,13,11
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1100 550 5 8 1 1 0 0 1
pinnumber=3
T 1100 550 5 8 0 1 0 0 1
pinseq=3
T 950 450 9 10 0 1 0 6 1
pinlabel=Y
T 1300 450 5 8 0 1 0 8 1
pintype=out
}
P 300 300 0 300 1 0 1
{
T 200 350 5 8 1 1 0 6 1
pinnumber=2
T 200 350 5 8 0 1 0 6 1
pinseq=2
T 350 250 9 10 0 1 0 0 1
pinlabel=B
T 125 275 5 8 0 1 0 2 1
pintype=in
}
P 300 700 0 700 1 0 1
{
T 200 750 5 8 1 1 0 6 1
pinnumber=1
T 200 750 5 8 0 1 0 6 1
pinseq=1
T 350 650 9 10 0 1 0 0 1
pinlabel=A
T 125 675 5 8 0 1 0 2 1
pintype=in
}
T 300 1100 8 10 1 1 0 0 1
refdes=U?
T 50 1300 9 10 0 0 0 0 1
footprint=DIP14
T 50 2700 5 10 0 0 0 0 1
description=4 NAND gates with 2 inputs
T 50 3100 5 10 0 0 0 0 1
net=VCC:14
T 50 3300 5 10 0 0 0 0 1
net=GND:7
T 50 2900 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74ac00.pdf
