#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1af7440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b07240 .scope module, "tb" "tb" 3 102;
 .timescale -12 -12;
L_0x1afa1c0 .functor NOT 1, L_0x1b501e0, C4<0>, C4<0>, C4<0>;
L_0x1af5560 .functor XOR 1, L_0x1b4fe50, L_0x1b4ff80, C4<0>, C4<0>;
L_0x1af5820 .functor XOR 1, L_0x1af5560, L_0x1b50070, C4<0>, C4<0>;
v0x1b3e970_0 .net *"_ivl_10", 0 0, L_0x1b50070;  1 drivers
v0x1b3ea70_0 .net *"_ivl_12", 0 0, L_0x1af5820;  1 drivers
v0x1b3eb50_0 .net *"_ivl_2", 0 0, L_0x1b4fdb0;  1 drivers
v0x1b3ec10_0 .net *"_ivl_4", 0 0, L_0x1b4fe50;  1 drivers
v0x1b3ecf0_0 .net *"_ivl_6", 0 0, L_0x1b4ff80;  1 drivers
v0x1b3ee20_0 .net *"_ivl_8", 0 0, L_0x1af5560;  1 drivers
v0x1b3ef00_0 .net "areset", 0 0, L_0x1af5320;  1 drivers
v0x1b3efa0_0 .var "clk", 0 0;
v0x1b3f040_0 .net "in", 0 0, v0x1b3d400_0;  1 drivers
v0x1b3f170_0 .net "out_dut", 0 0, L_0x1b4fbd0;  1 drivers
v0x1b3f210_0 .net "out_ref", 0 0, L_0x1b4f8a0;  1 drivers
v0x1b3f2b0_0 .var/2u "stats1", 159 0;
v0x1b3f350_0 .var/2u "strobe", 0 0;
v0x1b3f410_0 .net "tb_match", 0 0, L_0x1b501e0;  1 drivers
v0x1b3f4b0_0 .net "tb_mismatch", 0 0, L_0x1afa1c0;  1 drivers
v0x1b3f550_0 .net "wavedrom_enable", 0 0, v0x1b3d690_0;  1 drivers
v0x1b3f5f0_0 .net "wavedrom_title", 511 0, v0x1b3d730_0;  1 drivers
L_0x1b4fdb0 .concat [ 1 0 0 0], L_0x1b4f8a0;
L_0x1b4fe50 .concat [ 1 0 0 0], L_0x1b4f8a0;
L_0x1b4ff80 .concat [ 1 0 0 0], L_0x1b4fbd0;
L_0x1b50070 .concat [ 1 0 0 0], L_0x1b4f8a0;
L_0x1b501e0 .cmp/eeq 1, L_0x1b4fdb0, L_0x1af5820;
S_0x1b073d0 .scope module, "good1" "reference_module" 3 143, 3 4 0, S_0x1b07240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x1b196c0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1b19700 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
v0x1af9db0_0 .net *"_ivl_0", 31 0, L_0x1b3f710;  1 drivers
L_0x7fe5d6232018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1afa0a0_0 .net *"_ivl_3", 30 0, L_0x7fe5d6232018;  1 drivers
L_0x7fe5d6232060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1afa290_0 .net/2u *"_ivl_4", 31 0, L_0x7fe5d6232060;  1 drivers
v0x1af5390_0 .net "areset", 0 0, L_0x1af5320;  alias, 1 drivers
v0x1af5630_0 .net "clk", 0 0, v0x1b3efa0_0;  1 drivers
v0x1af58f0_0 .net "in", 0 0, v0x1b3d400_0;  alias, 1 drivers
v0x1af60f0_0 .var "next", 0 0;
v0x1b3c360_0 .net "out", 0 0, L_0x1b4f8a0;  alias, 1 drivers
v0x1b3c420_0 .var "state", 0 0;
E_0x1b05520 .event posedge, v0x1af5390_0, v0x1af5630_0;
E_0x1b04e10 .event anyedge, v0x1b3c420_0, v0x1af58f0_0;
L_0x1b3f710 .concat [ 1 31 0 0], v0x1b3c420_0, L_0x7fe5d6232018;
L_0x1b4f8a0 .cmp/eq 32, L_0x1b3f710, L_0x7fe5d6232060;
S_0x1b3c5f0 .scope module, "stim1" "stimulus_gen" 3 138, 3 32 0, S_0x1b07240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1af5320 .functor BUFZ 1, v0x1b3d500_0, C4<0>, C4<0>, C4<0>;
v0x1b3d260_0 .net "areset", 0 0, L_0x1af5320;  alias, 1 drivers
v0x1b3d330_0 .net "clk", 0 0, v0x1b3efa0_0;  alias, 1 drivers
v0x1b3d400_0 .var "in", 0 0;
v0x1b3d500_0 .var "reset", 0 0;
v0x1b3d5a0_0 .net "tb_match", 0 0, L_0x1b501e0;  alias, 1 drivers
v0x1b3d690_0 .var "wavedrom_enable", 0 0;
v0x1b3d730_0 .var "wavedrom_title", 511 0;
E_0x1aed9f0/0 .event negedge, v0x1af5630_0;
E_0x1aed9f0/1 .event posedge, v0x1af5630_0;
E_0x1aed9f0 .event/or E_0x1aed9f0/0, E_0x1aed9f0/1;
S_0x1b3c890 .scope task, "reset_test" "reset_test" 3 42, 3 42 0, S_0x1b3c5f0;
 .timescale -12 -12;
v0x1b3caa0_0 .var/2u "arfail", 0 0;
v0x1b3cb80_0 .var "async", 0 0;
v0x1b3cc40_0 .var/2u "datafail", 0 0;
v0x1b3cce0_0 .var/2u "srfail", 0 0;
E_0x1b1e900 .event posedge, v0x1af5630_0;
E_0x1b1ec20 .event negedge, v0x1af5630_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1b1e900;
    %wait E_0x1b1e900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d500_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b1e900;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1b1ec20;
    %load/vec4 v0x1b3d5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b3cc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3d500_0, 0;
    %wait E_0x1b1e900;
    %load/vec4 v0x1b3d5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b3caa0_0, 0, 1;
    %wait E_0x1b1e900;
    %load/vec4 v0x1b3d5a0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b3cce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d500_0, 0;
    %load/vec4 v0x1b3cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 56 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1b3caa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1b3cb80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1b3cc40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1b3cb80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 58 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1b3cda0 .scope task, "wavedrom_start" "wavedrom_start" 3 69, 3 69 0, S_0x1b3c5f0;
 .timescale -12 -12;
v0x1b3cfa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b3d080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 72, 3 72 0, S_0x1b3c5f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b3d8f0 .scope module, "top_module1" "top_module" 3 149, 4 1 0, S_0x1b07240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "areset";
    .port_info 3 /OUTPUT 1 "out";
P_0x1b3dad0 .param/l "A" 0 4 10, C4<01>;
P_0x1b3db10 .param/l "B" 0 4 9, C4<00>;
L_0x7fe5d62320a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1b3dd20_0 .net/2u *"_ivl_0", 1 0, L_0x7fe5d62320a8;  1 drivers
v0x1b3de20_0 .net *"_ivl_2", 0 0, L_0x1b4fa30;  1 drivers
L_0x7fe5d62320f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1b3dee0_0 .net/2u *"_ivl_4", 0 0, L_0x7fe5d62320f0;  1 drivers
L_0x7fe5d6232138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b3dfd0_0 .net/2u *"_ivl_6", 0 0, L_0x7fe5d6232138;  1 drivers
v0x1b3e0b0_0 .net "areset", 0 0, L_0x1af5320;  alias, 1 drivers
v0x1b3e1f0_0 .net "clk", 0 0, v0x1b3efa0_0;  alias, 1 drivers
v0x1b3e2e0_0 .net "in", 0 0, v0x1b3d400_0;  alias, 1 drivers
v0x1b3e3d0_0 .var "next_state", 1 0;
v0x1b3e4b0_0 .net "out", 0 0, L_0x1b4fbd0;  alias, 1 drivers
v0x1b3e600_0 .var "state", 1 0;
E_0x1b05330 .event anyedge, v0x1af58f0_0, v0x1b3e600_0;
L_0x1b4fa30 .cmp/eq 2, v0x1b3e600_0, L_0x7fe5d62320a8;
L_0x1b4fbd0 .functor MUXZ 1, L_0x7fe5d6232138, L_0x7fe5d62320f0, L_0x1b4fa30, C4<>;
S_0x1b3e760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 157, 3 157 0, S_0x1b07240;
 .timescale -12 -12;
E_0x1b3e8f0 .event anyedge, v0x1b3f350_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b3f350_0;
    %nor/r;
    %assign/vec4 v0x1b3f350_0, 0;
    %wait E_0x1b3e8f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b3c5f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3d500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b3cb80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1b3c890;
    %join;
    %wait E_0x1b1e900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1e900;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %wait E_0x1b1ec20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b3d080;
    %join;
    %pushi/vec4 200, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aed9f0;
    %vpi_func 3 93 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b3d400_0, 0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1b3d500_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 97 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b073d0;
T_5 ;
Ewait_0 .event/or E_0x1b04e10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1b3c420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x1af58f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.3, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.4, 8;
T_5.3 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.4, 8;
 ; End of false expr.
    %blend;
T_5.4;
    %pad/s 1;
    %store/vec4 v0x1af60f0_0, 0, 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x1af58f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %store/vec4 v0x1af60f0_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1b073d0;
T_6 ;
    %wait E_0x1b05520;
    %load/vec4 v0x1af5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b3c420_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1af60f0_0;
    %assign/vec4 v0x1b3c420_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b3d8f0;
T_7 ;
    %wait E_0x1b05520;
    %load/vec4 v0x1b3e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1b3e600_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1b3e3d0_0;
    %assign/vec4 v0x1b3e600_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b3d8f0;
T_8 ;
    %wait E_0x1b05330;
    %load/vec4 v0x1b3e600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b3e3d0_0, 0, 2;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x1b3e2e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1b3e3d0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b3e3d0_0, 0, 2;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x1b3e2e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1b3e3d0_0, 0, 2;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1b3e3d0_0, 0, 2;
T_8.7 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1b07240;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b3f350_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1b07240;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b3efa0_0;
    %inv;
    %store/vec4 v0x1b3efa0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1b07240;
T_11 ;
    %vpi_call/w 3 130 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 131 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b3d330_0, v0x1b3f4b0_0, v0x1b3efa0_0, v0x1b3f040_0, v0x1b3ef00_0, v0x1b3f210_0, v0x1b3f170_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1b07240;
T_12 ;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 169 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 170 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 171 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1b07240;
T_13 ;
    %wait E_0x1aed9f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3f2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f2b0_0, 4, 32;
    %load/vec4 v0x1b3f410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f2b0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b3f2b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f2b0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1b3f210_0;
    %load/vec4 v0x1b3f210_0;
    %load/vec4 v0x1b3f170_0;
    %xor;
    %load/vec4 v0x1b3f210_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 186 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f2b0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1b3f2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b3f2b0_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm1/fsm1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/human/fsm1/iter1/response0/top_module.sv";
