
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000013e  00800100  0000222c  000022c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000222c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001a3  0080023e  0080023e  000023fe  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000023fe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000245c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00002498  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000036ec  00000000  00000000  00002640  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c1c  00000000  00000000  00005d2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000019f4  00000000  00000000  00006948  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003a8  00000000  00000000  0000833c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b01  00000000  00000000  000086e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002dca  00000000  00000000  000091e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  0000bfaf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	19 c7       	rjmp	.+3634   	; 0xe58 <__vector_9>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	4f c0       	rjmp	.+158    	; 0xd4 <__bad_interrupt>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	e8 c6       	rjmp	.+3536   	; 0xe0e <__vector_15>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	47 c0       	rjmp	.+142    	; 0xd4 <__bad_interrupt>
      46:	00 00       	nop
      48:	a2 c5       	rjmp	.+2884   	; 0xb8e <__vector_18>
      4a:	00 00       	nop
      4c:	55 c5       	rjmp	.+2730   	; 0xaf8 <__vector_19>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
      76:	00 00       	nop
      78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
	...

0000008c <__trampolines_end>:
      8c:	63 64       	ori	r22, 0x43	; 67
      8e:	69 6e       	ori	r22, 0xE9	; 233
      90:	6f 70       	andi	r22, 0x0F	; 15
      92:	73 75       	andi	r23, 0x53	; 83
      94:	78 58       	subi	r23, 0x88	; 136
      96:	5b 00       	.word	0x005b	; ????

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e1       	ldi	r29, 0x10	; 16
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	12 e0       	ldi	r17, 0x02	; 2
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	ec e2       	ldi	r30, 0x2C	; 44
      ac:	f2 e2       	ldi	r31, 0x22	; 34
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	ae 33       	cpi	r26, 0x3E	; 62
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	23 e0       	ldi	r18, 0x03	; 3
      c0:	ae e3       	ldi	r26, 0x3E	; 62
      c2:	b2 e0       	ldi	r27, 0x02	; 2
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	a1 3e       	cpi	r26, 0xE1	; 225
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	81 d7       	rcall	.+3842   	; 0xfd2 <main>
      d0:	0c 94 14 11 	jmp	0x2228	; 0x2228 <_exit>

000000d4 <__bad_interrupt>:
      d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <usart0_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      d6:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      da:	87 e1       	ldi	r24, 0x17	; 23
      dc:	89 b9       	out	0x09, r24	; 9
      de:	1b b8       	out	0x0b, r1	; 11
      e0:	88 e9       	ldi	r24, 0x98	; 152
      e2:	8a b9       	out	0x0a, r24	; 10
      e4:	86 e0       	ldi	r24, 0x06	; 6
      e6:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      ea:	08 95       	ret

000000ec <buz_calc_half_ticks>:
      ec:	0f 93       	push	r16
      ee:	1f 93       	push	r17
      f0:	00 97       	sbiw	r24, 0x00	; 0
      f2:	31 f1       	breq	.+76     	; 0x140 <buz_calc_half_ticks+0x54>
      f4:	8c 01       	movw	r16, r24
      f6:	20 e0       	ldi	r18, 0x00	; 0
      f8:	30 e0       	ldi	r19, 0x00	; 0
      fa:	c9 01       	movw	r24, r18
      fc:	b8 01       	movw	r22, r16
      fe:	60 5f       	subi	r22, 0xF0	; 240
     100:	78 4d       	sbci	r23, 0xD8	; 216
     102:	8f 4f       	sbci	r24, 0xFF	; 255
     104:	9f 4f       	sbci	r25, 0xFF	; 255
     106:	a9 01       	movw	r20, r18
     108:	98 01       	movw	r18, r16
     10a:	22 0f       	add	r18, r18
     10c:	33 1f       	adc	r19, r19
     10e:	44 1f       	adc	r20, r20
     110:	55 1f       	adc	r21, r21
     112:	0e 94 43 0a 	call	0x1486	; 0x1486 <__udivmodsi4>
     116:	21 15       	cp	r18, r1
     118:	31 05       	cpc	r19, r1
     11a:	41 05       	cpc	r20, r1
     11c:	51 05       	cpc	r21, r1
     11e:	21 f4       	brne	.+8      	; 0x128 <buz_calc_half_ticks+0x3c>
     120:	21 e0       	ldi	r18, 0x01	; 1
     122:	30 e0       	ldi	r19, 0x00	; 0
     124:	40 e0       	ldi	r20, 0x00	; 0
     126:	50 e0       	ldi	r21, 0x00	; 0
     128:	21 36       	cpi	r18, 0x61	; 97
     12a:	8a ee       	ldi	r24, 0xEA	; 234
     12c:	38 07       	cpc	r19, r24
     12e:	41 05       	cpc	r20, r1
     130:	51 05       	cpc	r21, r1
     132:	20 f0       	brcs	.+8      	; 0x13c <buz_calc_half_ticks+0x50>
     134:	20 e6       	ldi	r18, 0x60	; 96
     136:	3a ee       	ldi	r19, 0xEA	; 234
     138:	40 e0       	ldi	r20, 0x00	; 0
     13a:	50 e0       	ldi	r21, 0x00	; 0
     13c:	c9 01       	movw	r24, r18
     13e:	02 c0       	rjmp	.+4      	; 0x144 <buz_calc_half_ticks+0x58>
     140:	80 e0       	ldi	r24, 0x00	; 0
     142:	90 e0       	ldi	r25, 0x00	; 0
     144:	1f 91       	pop	r17
     146:	0f 91       	pop	r16
     148:	08 95       	ret

0000014a <SubParam_SetDefault>:
     14a:	e7 ed       	ldi	r30, 0xD7	; 215
     14c:	f3 e0       	ldi	r31, 0x03	; 3
     14e:	88 ec       	ldi	r24, 0xC8	; 200
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	91 83       	std	Z+1, r25	; 0x01
     154:	80 83       	st	Z, r24
     156:	86 e9       	ldi	r24, 0x96	; 150
     158:	90 e0       	ldi	r25, 0x00	; 0
     15a:	93 83       	std	Z+3, r25	; 0x03
     15c:	82 83       	std	Z+2, r24	; 0x02
     15e:	14 82       	std	Z+4, r1	; 0x04
     160:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
     164:	08 95       	ret

00000166 <LCD_Clear>:
     166:	e5 e6       	ldi	r30, 0x65	; 101
     168:	f0 e0       	ldi	r31, 0x00	; 0
     16a:	80 81       	ld	r24, Z
     16c:	8b 7f       	andi	r24, 0xFB	; 251
     16e:	80 83       	st	Z, r24
     170:	80 81       	ld	r24, Z
     172:	8d 7f       	andi	r24, 0xFD	; 253
     174:	80 83       	st	Z, r24
     176:	80 81       	ld	r24, Z
     178:	81 60       	ori	r24, 0x01	; 1
     17a:	80 83       	st	Z, r24
     17c:	86 ef       	ldi	r24, 0xF6	; 246
     17e:	8a 95       	dec	r24
     180:	f1 f7       	brne	.-4      	; 0x17e <LCD_Clear+0x18>
     182:	81 e0       	ldi	r24, 0x01	; 1
     184:	8b bb       	out	0x1b, r24	; 27
     186:	86 ef       	ldi	r24, 0xF6	; 246
     188:	8a 95       	dec	r24
     18a:	f1 f7       	brne	.-4      	; 0x188 <LCD_Clear+0x22>
     18c:	80 81       	ld	r24, Z
     18e:	8e 7f       	andi	r24, 0xFE	; 254
     190:	80 83       	st	Z, r24
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	06 c0       	rjmp	.+12     	; 0x1a2 <LCD_Clear+0x3c>
     196:	e6 e6       	ldi	r30, 0x66	; 102
     198:	fe e0       	ldi	r31, 0x0E	; 14
     19a:	31 97       	sbiw	r30, 0x01	; 1
     19c:	f1 f7       	brne	.-4      	; 0x19a <LCD_Clear+0x34>
     19e:	00 00       	nop
     1a0:	89 2f       	mov	r24, r25
     1a2:	9f ef       	ldi	r25, 0xFF	; 255
     1a4:	98 0f       	add	r25, r24
     1a6:	81 11       	cpse	r24, r1
     1a8:	f6 cf       	rjmp	.-20     	; 0x196 <LCD_Clear+0x30>
     1aa:	08 95       	ret

000001ac <SRF02_i2C_Write>:
     1ac:	94 ea       	ldi	r25, 0xA4	; 164
     1ae:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1b2:	20 e0       	ldi	r18, 0x00	; 0
     1b4:	30 e0       	ldi	r19, 0x00	; 0
     1b6:	06 c0       	rjmp	.+12     	; 0x1c4 <SRF02_i2C_Write+0x18>
     1b8:	f9 01       	movw	r30, r18
     1ba:	31 96       	adiw	r30, 0x01	; 1
     1bc:	21 3d       	cpi	r18, 0xD1	; 209
     1be:	37 40       	sbci	r19, 0x07	; 7
     1c0:	38 f4       	brcc	.+14     	; 0x1d0 <SRF02_i2C_Write+0x24>
     1c2:	9f 01       	movw	r18, r30
     1c4:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c8:	99 23       	and	r25, r25
     1ca:	b4 f7       	brge	.-20     	; 0x1b8 <SRF02_i2C_Write+0xc>
     1cc:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1d0:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1d4:	84 e8       	ldi	r24, 0x84	; 132
     1d6:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1da:	80 e0       	ldi	r24, 0x00	; 0
     1dc:	90 e0       	ldi	r25, 0x00	; 0
     1de:	07 c0       	rjmp	.+14     	; 0x1ee <SRF02_i2C_Write+0x42>
     1e0:	9c 01       	movw	r18, r24
     1e2:	2f 5f       	subi	r18, 0xFF	; 255
     1e4:	3f 4f       	sbci	r19, 0xFF	; 255
     1e6:	81 3d       	cpi	r24, 0xD1	; 209
     1e8:	97 40       	sbci	r25, 0x07	; 7
     1ea:	60 f4       	brcc	.+24     	; 0x204 <SRF02_i2C_Write+0x58>
     1ec:	c9 01       	movw	r24, r18
     1ee:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1f2:	22 23       	and	r18, r18
     1f4:	ac f7       	brge	.-22     	; 0x1e0 <SRF02_i2C_Write+0x34>
     1f6:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1fa:	88 7f       	andi	r24, 0xF8	; 248
     1fc:	88 31       	cpi	r24, 0x18	; 24
     1fe:	21 f0       	breq	.+8      	; 0x208 <SRF02_i2C_Write+0x5c>
     200:	82 e0       	ldi	r24, 0x02	; 2
     202:	03 c0       	rjmp	.+6      	; 0x20a <SRF02_i2C_Write+0x5e>
     204:	81 e0       	ldi	r24, 0x01	; 1
     206:	01 c0       	rjmp	.+2      	; 0x20a <SRF02_i2C_Write+0x5e>
     208:	80 e0       	ldi	r24, 0x00	; 0
     20a:	81 11       	cpse	r24, r1
     20c:	3d c0       	rjmp	.+122    	; 0x288 <SRF02_i2C_Write+0xdc>
     20e:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     212:	94 e8       	ldi	r25, 0x84	; 132
     214:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     218:	20 e0       	ldi	r18, 0x00	; 0
     21a:	30 e0       	ldi	r19, 0x00	; 0
     21c:	07 c0       	rjmp	.+14     	; 0x22c <SRF02_i2C_Write+0x80>
     21e:	b9 01       	movw	r22, r18
     220:	6f 5f       	subi	r22, 0xFF	; 255
     222:	7f 4f       	sbci	r23, 0xFF	; 255
     224:	21 3d       	cpi	r18, 0xD1	; 209
     226:	37 40       	sbci	r19, 0x07	; 7
     228:	60 f4       	brcc	.+24     	; 0x242 <SRF02_i2C_Write+0x96>
     22a:	9b 01       	movw	r18, r22
     22c:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     230:	99 23       	and	r25, r25
     232:	ac f7       	brge	.-22     	; 0x21e <SRF02_i2C_Write+0x72>
     234:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     238:	98 7f       	andi	r25, 0xF8	; 248
     23a:	98 32       	cpi	r25, 0x28	; 40
     23c:	19 f0       	breq	.+6      	; 0x244 <SRF02_i2C_Write+0x98>
     23e:	82 e0       	ldi	r24, 0x02	; 2
     240:	01 c0       	rjmp	.+2      	; 0x244 <SRF02_i2C_Write+0x98>
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	81 11       	cpse	r24, r1
     246:	20 c0       	rjmp	.+64     	; 0x288 <SRF02_i2C_Write+0xdc>
     248:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     24c:	94 e8       	ldi	r25, 0x84	; 132
     24e:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     252:	20 e0       	ldi	r18, 0x00	; 0
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	07 c0       	rjmp	.+14     	; 0x266 <SRF02_i2C_Write+0xba>
     258:	a9 01       	movw	r20, r18
     25a:	4f 5f       	subi	r20, 0xFF	; 255
     25c:	5f 4f       	sbci	r21, 0xFF	; 255
     25e:	21 3d       	cpi	r18, 0xD1	; 209
     260:	37 40       	sbci	r19, 0x07	; 7
     262:	60 f4       	brcc	.+24     	; 0x27c <SRF02_i2C_Write+0xd0>
     264:	9a 01       	movw	r18, r20
     266:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     26a:	99 23       	and	r25, r25
     26c:	ac f7       	brge	.-22     	; 0x258 <SRF02_i2C_Write+0xac>
     26e:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     272:	98 7f       	andi	r25, 0xF8	; 248
     274:	98 32       	cpi	r25, 0x28	; 40
     276:	19 f0       	breq	.+6      	; 0x27e <SRF02_i2C_Write+0xd2>
     278:	82 e0       	ldi	r24, 0x02	; 2
     27a:	01 c0       	rjmp	.+2      	; 0x27e <SRF02_i2C_Write+0xd2>
     27c:	81 e0       	ldi	r24, 0x01	; 1
     27e:	81 11       	cpse	r24, r1
     280:	03 c0       	rjmp	.+6      	; 0x288 <SRF02_i2C_Write+0xdc>
     282:	94 e9       	ldi	r25, 0x94	; 148
     284:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     288:	08 95       	ret

0000028a <SRF02_i2C_Read>:
     28a:	94 ea       	ldi	r25, 0xA4	; 164
     28c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     290:	20 e0       	ldi	r18, 0x00	; 0
     292:	30 e0       	ldi	r19, 0x00	; 0
     294:	06 c0       	rjmp	.+12     	; 0x2a2 <SRF02_i2C_Read+0x18>
     296:	f9 01       	movw	r30, r18
     298:	31 96       	adiw	r30, 0x01	; 1
     29a:	21 3d       	cpi	r18, 0xD1	; 209
     29c:	37 40       	sbci	r19, 0x07	; 7
     29e:	38 f4       	brcc	.+14     	; 0x2ae <SRF02_i2C_Read+0x24>
     2a0:	9f 01       	movw	r18, r30
     2a2:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2a6:	99 23       	and	r25, r25
     2a8:	b4 f7       	brge	.-20     	; 0x296 <SRF02_i2C_Read+0xc>
     2aa:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2ae:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2b2:	94 e8       	ldi	r25, 0x84	; 132
     2b4:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2b8:	20 e0       	ldi	r18, 0x00	; 0
     2ba:	30 e0       	ldi	r19, 0x00	; 0
     2bc:	06 c0       	rjmp	.+12     	; 0x2ca <SRF02_i2C_Read+0x40>
     2be:	f9 01       	movw	r30, r18
     2c0:	31 96       	adiw	r30, 0x01	; 1
     2c2:	21 3d       	cpi	r18, 0xD1	; 209
     2c4:	37 40       	sbci	r19, 0x07	; 7
     2c6:	60 f4       	brcc	.+24     	; 0x2e0 <SRF02_i2C_Read+0x56>
     2c8:	9f 01       	movw	r18, r30
     2ca:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2ce:	99 23       	and	r25, r25
     2d0:	b4 f7       	brge	.-20     	; 0x2be <SRF02_i2C_Read+0x34>
     2d2:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2d6:	98 7f       	andi	r25, 0xF8	; 248
     2d8:	98 31       	cpi	r25, 0x18	; 24
     2da:	21 f0       	breq	.+8      	; 0x2e4 <SRF02_i2C_Read+0x5a>
     2dc:	e2 e0       	ldi	r30, 0x02	; 2
     2de:	03 c0       	rjmp	.+6      	; 0x2e6 <SRF02_i2C_Read+0x5c>
     2e0:	e1 e0       	ldi	r30, 0x01	; 1
     2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <SRF02_i2C_Read+0x5c>
     2e4:	e0 e0       	ldi	r30, 0x00	; 0
     2e6:	e1 11       	cpse	r30, r1
     2e8:	7b c0       	rjmp	.+246    	; 0x3e0 <SRF02_i2C_Read+0x156>
     2ea:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2ee:	94 e8       	ldi	r25, 0x84	; 132
     2f0:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2f4:	20 e0       	ldi	r18, 0x00	; 0
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	07 c0       	rjmp	.+14     	; 0x308 <SRF02_i2C_Read+0x7e>
     2fa:	b9 01       	movw	r22, r18
     2fc:	6f 5f       	subi	r22, 0xFF	; 255
     2fe:	7f 4f       	sbci	r23, 0xFF	; 255
     300:	21 3d       	cpi	r18, 0xD1	; 209
     302:	37 40       	sbci	r19, 0x07	; 7
     304:	60 f4       	brcc	.+24     	; 0x31e <SRF02_i2C_Read+0x94>
     306:	9b 01       	movw	r18, r22
     308:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     30c:	99 23       	and	r25, r25
     30e:	ac f7       	brge	.-22     	; 0x2fa <SRF02_i2C_Read+0x70>
     310:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     314:	98 7f       	andi	r25, 0xF8	; 248
     316:	98 32       	cpi	r25, 0x28	; 40
     318:	19 f0       	breq	.+6      	; 0x320 <SRF02_i2C_Read+0x96>
     31a:	e2 e0       	ldi	r30, 0x02	; 2
     31c:	01 c0       	rjmp	.+2      	; 0x320 <SRF02_i2C_Read+0x96>
     31e:	e1 e0       	ldi	r30, 0x01	; 1
     320:	e1 11       	cpse	r30, r1
     322:	5e c0       	rjmp	.+188    	; 0x3e0 <SRF02_i2C_Read+0x156>
     324:	94 ea       	ldi	r25, 0xA4	; 164
     326:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     32a:	20 e0       	ldi	r18, 0x00	; 0
     32c:	30 e0       	ldi	r19, 0x00	; 0
     32e:	07 c0       	rjmp	.+14     	; 0x33e <SRF02_i2C_Read+0xb4>
     330:	b9 01       	movw	r22, r18
     332:	6f 5f       	subi	r22, 0xFF	; 255
     334:	7f 4f       	sbci	r23, 0xFF	; 255
     336:	21 3d       	cpi	r18, 0xD1	; 209
     338:	37 40       	sbci	r19, 0x07	; 7
     33a:	60 f4       	brcc	.+24     	; 0x354 <SRF02_i2C_Read+0xca>
     33c:	9b 01       	movw	r18, r22
     33e:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     342:	99 23       	and	r25, r25
     344:	ac f7       	brge	.-22     	; 0x330 <SRF02_i2C_Read+0xa6>
     346:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     34a:	98 7f       	andi	r25, 0xF8	; 248
     34c:	90 31       	cpi	r25, 0x10	; 16
     34e:	19 f0       	breq	.+6      	; 0x356 <SRF02_i2C_Read+0xcc>
     350:	e2 e0       	ldi	r30, 0x02	; 2
     352:	01 c0       	rjmp	.+2      	; 0x356 <SRF02_i2C_Read+0xcc>
     354:	e1 e0       	ldi	r30, 0x01	; 1
     356:	e1 11       	cpse	r30, r1
     358:	43 c0       	rjmp	.+134    	; 0x3e0 <SRF02_i2C_Read+0x156>
     35a:	81 60       	ori	r24, 0x01	; 1
     35c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     360:	84 e8       	ldi	r24, 0x84	; 132
     362:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	07 c0       	rjmp	.+14     	; 0x37a <SRF02_i2C_Read+0xf0>
     36c:	b9 01       	movw	r22, r18
     36e:	6f 5f       	subi	r22, 0xFF	; 255
     370:	7f 4f       	sbci	r23, 0xFF	; 255
     372:	21 3d       	cpi	r18, 0xD1	; 209
     374:	37 40       	sbci	r19, 0x07	; 7
     376:	60 f4       	brcc	.+24     	; 0x390 <SRF02_i2C_Read+0x106>
     378:	9b 01       	movw	r18, r22
     37a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     37e:	99 23       	and	r25, r25
     380:	ac f7       	brge	.-22     	; 0x36c <SRF02_i2C_Read+0xe2>
     382:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     386:	88 7f       	andi	r24, 0xF8	; 248
     388:	80 34       	cpi	r24, 0x40	; 64
     38a:	19 f0       	breq	.+6      	; 0x392 <SRF02_i2C_Read+0x108>
     38c:	e2 e0       	ldi	r30, 0x02	; 2
     38e:	01 c0       	rjmp	.+2      	; 0x392 <SRF02_i2C_Read+0x108>
     390:	e1 e0       	ldi	r30, 0x01	; 1
     392:	e1 11       	cpse	r30, r1
     394:	25 c0       	rjmp	.+74     	; 0x3e0 <SRF02_i2C_Read+0x156>
     396:	84 e8       	ldi	r24, 0x84	; 132
     398:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     39c:	20 e0       	ldi	r18, 0x00	; 0
     39e:	30 e0       	ldi	r19, 0x00	; 0
     3a0:	06 c0       	rjmp	.+12     	; 0x3ae <SRF02_i2C_Read+0x124>
     3a2:	c9 01       	movw	r24, r18
     3a4:	01 96       	adiw	r24, 0x01	; 1
     3a6:	21 3d       	cpi	r18, 0xD1	; 209
     3a8:	37 40       	sbci	r19, 0x07	; 7
     3aa:	60 f4       	brcc	.+24     	; 0x3c4 <SRF02_i2C_Read+0x13a>
     3ac:	9c 01       	movw	r18, r24
     3ae:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     3b2:	88 23       	and	r24, r24
     3b4:	b4 f7       	brge	.-20     	; 0x3a2 <SRF02_i2C_Read+0x118>
     3b6:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     3ba:	88 7f       	andi	r24, 0xF8	; 248
     3bc:	88 35       	cpi	r24, 0x58	; 88
     3be:	19 f0       	breq	.+6      	; 0x3c6 <SRF02_i2C_Read+0x13c>
     3c0:	e2 e0       	ldi	r30, 0x02	; 2
     3c2:	01 c0       	rjmp	.+2      	; 0x3c6 <SRF02_i2C_Read+0x13c>
     3c4:	e1 e0       	ldi	r30, 0x01	; 1
     3c6:	e1 11       	cpse	r30, r1
     3c8:	03 c0       	rjmp	.+6      	; 0x3d0 <SRF02_i2C_Read+0x146>
     3ca:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     3ce:	01 c0       	rjmp	.+2      	; 0x3d2 <SRF02_i2C_Read+0x148>
     3d0:	80 e0       	ldi	r24, 0x00	; 0
     3d2:	e1 11       	cpse	r30, r1
     3d4:	05 c0       	rjmp	.+10     	; 0x3e0 <SRF02_i2C_Read+0x156>
     3d6:	94 e9       	ldi	r25, 0x94	; 148
     3d8:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     3dc:	da 01       	movw	r26, r20
     3de:	8c 93       	st	X, r24
     3e0:	8e 2f       	mov	r24, r30
     3e2:	08 95       	ret

000003e4 <startRanging>:
     3e4:	41 e5       	ldi	r20, 0x51	; 81
     3e6:	60 e0       	ldi	r22, 0x00	; 0
     3e8:	e1 ce       	rjmp	.-574    	; 0x1ac <SRF02_i2C_Write>
     3ea:	08 95       	ret

000003ec <getRange>:
     3ec:	ef 92       	push	r14
     3ee:	ff 92       	push	r15
     3f0:	1f 93       	push	r17
     3f2:	cf 93       	push	r28
     3f4:	df 93       	push	r29
     3f6:	1f 92       	push	r1
     3f8:	cd b7       	in	r28, 0x3d	; 61
     3fa:	de b7       	in	r29, 0x3e	; 62
     3fc:	18 2f       	mov	r17, r24
     3fe:	7b 01       	movw	r14, r22
     400:	ae 01       	movw	r20, r28
     402:	4f 5f       	subi	r20, 0xFF	; 255
     404:	5f 4f       	sbci	r21, 0xFF	; 255
     406:	62 e0       	ldi	r22, 0x02	; 2
     408:	40 df       	rcall	.-384    	; 0x28a <SRF02_i2C_Read>
     40a:	88 23       	and	r24, r24
     40c:	11 f0       	breq	.+4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	16 c0       	rjmp	.+44     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     412:	89 81       	ldd	r24, Y+1	; 0x01
     414:	f7 01       	movw	r30, r14
     416:	10 82       	st	Z, r1
     418:	81 83       	std	Z+1, r24	; 0x01
     41a:	ae 01       	movw	r20, r28
     41c:	4f 5f       	subi	r20, 0xFF	; 255
     41e:	5f 4f       	sbci	r21, 0xFF	; 255
     420:	63 e0       	ldi	r22, 0x03	; 3
     422:	81 2f       	mov	r24, r17
     424:	32 df       	rcall	.-412    	; 0x28a <SRF02_i2C_Read>
     426:	88 23       	and	r24, r24
     428:	11 f0       	breq	.+4      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     42a:	90 e0       	ldi	r25, 0x00	; 0
     42c:	08 c0       	rjmp	.+16     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     42e:	99 81       	ldd	r25, Y+1	; 0x01
     430:	f7 01       	movw	r30, r14
     432:	20 81       	ld	r18, Z
     434:	31 81       	ldd	r19, Z+1	; 0x01
     436:	29 2b       	or	r18, r25
     438:	31 83       	std	Z+1, r19	; 0x01
     43a:	20 83       	st	Z, r18
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	0f 90       	pop	r0
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28
     444:	1f 91       	pop	r17
     446:	ff 90       	pop	r15
     448:	ef 90       	pop	r14
     44a:	08 95       	ret

0000044c <Timer0_Init>:
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     44c:	8f e0       	ldi	r24, 0x0F	; 15
     44e:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     450:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     452:	8e e0       	ldi	r24, 0x0E	; 14
     454:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     456:	82 e0       	ldi	r24, 0x02	; 2
     458:	87 bf       	out	0x37, r24	; 55
     45a:	08 95       	ret

0000045c <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     45c:	81 ea       	ldi	r24, 0xA1	; 161
     45e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     460:	8a e0       	ldi	r24, 0x0A	; 10
     462:	8e bd       	out	0x2e, r24	; 46
     464:	08 95       	ret

00000466 <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     466:	81 ea       	ldi	r24, 0xA1	; 161
     468:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     46c:	8a e0       	ldi	r24, 0x0A	; 10
     46e:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     472:	08 95       	ret

00000474 <Timer2_Init>:
}
//=============== 부저용 타이머카운터 2===============
void Timer2_Init(){
	  
	 // prescaler = 64
	 TCCR2 = (1<<WGM21) | (1<<CS22);
     474:	8c e0       	ldi	r24, 0x0C	; 12
     476:	85 bd       	out	0x25, r24	; 37

	 // 2kHz tick
	 // OCR2 = F_CPU/(64*2000) - 1 ≈ 114
	 OCR2 = 114;
     478:	82 e7       	ldi	r24, 0x72	; 114
     47a:	83 bd       	out	0x23, r24	; 35

	   // 비교매치 인터럽트 enable
	   TIMSK |= (1<<OCIE2);
     47c:	87 b7       	in	r24, 0x37	; 55
     47e:	80 68       	ori	r24, 0x80	; 128
     480:	87 bf       	out	0x37, r24	; 55
     482:	08 95       	ret

00000484 <SubParam_Init>:
	sub_param.dir_flag             = FORWARD;
	sub_param_change = 0;
}

void SubParam_Init(void)
{
     484:	cf 93       	push	r28
	uint8_t magic = eeprom_read_byte(EE_SUB_PARAM_MAGIC_ADDR);
     486:	80 e1       	ldi	r24, 0x10	; 16
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <eeprom_read_byte>
     48e:	c8 2f       	mov	r28, r24
	uint8_t ver   = eeprom_read_byte(EE_SUB_PARAM_VER_ADDR);
     490:	81 e1       	ldi	r24, 0x11	; 17
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <eeprom_read_byte>

	if (magic != EE_SUB_PARAM_MAGIC || ver != EE_SUB_PARAM_VER) {
     498:	cb 36       	cpi	r28, 0x6B	; 107
     49a:	11 f4       	brne	.+4      	; 0x4a0 <SubParam_Init+0x1c>
     49c:	81 30       	cpi	r24, 0x01	; 1
     49e:	29 f0       	breq	.+10     	; 0x4aa <SubParam_Init+0x26>
		SubParam_SetDefault();
     4a0:	54 de       	rcall	.-856    	; 0x14a <SubParam_SetDefault>
		sub_param_change = 1;
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		return;
     4a8:	0a c0       	rjmp	.+20     	; 0x4be <SubParam_Init+0x3a>
	}

	eeprom_read_block(&sub_param, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
     4aa:	45 e0       	ldi	r20, 0x05	; 5
     4ac:	50 e0       	ldi	r21, 0x00	; 0
     4ae:	62 e1       	ldi	r22, 0x12	; 18
     4b0:	70 e0       	ldi	r23, 0x00	; 0
     4b2:	87 ed       	ldi	r24, 0xD7	; 215
     4b4:	93 e0       	ldi	r25, 0x03	; 3
     4b6:	0e 94 dc 10 	call	0x21b8	; 0x21b8 <eeprom_read_block>
	sub_param_change = 0;
     4ba:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
}
     4be:	cf 91       	pop	r28
     4c0:	08 95       	ret

000004c2 <SubParam_SaveNow>:

void SubParam_SaveNow(void)
{
     4c2:	1f 93       	push	r17
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
     4c8:	00 d0       	rcall	.+0      	; 0x4ca <SubParam_SaveNow+0x8>
     4ca:	00 d0       	rcall	.+0      	; 0x4cc <SubParam_SaveNow+0xa>
     4cc:	1f 92       	push	r1
     4ce:	cd b7       	in	r28, 0x3d	; 61
     4d0:	de b7       	in	r29, 0x3e	; 62
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4d2:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4d4:	f8 94       	cli
     4d6:	81 e0       	ldi	r24, 0x01	; 1
     4d8:	0a c0       	rjmp	.+20     	; 0x4ee <SubParam_SaveNow+0x2c>
		snap = sub_param;
     4da:	85 e0       	ldi	r24, 0x05	; 5
     4dc:	e7 ed       	ldi	r30, 0xD7	; 215
     4de:	f3 e0       	ldi	r31, 0x03	; 3
     4e0:	de 01       	movw	r26, r28
     4e2:	11 96       	adiw	r26, 0x01	; 1
     4e4:	01 90       	ld	r0, Z+
     4e6:	0d 92       	st	X+, r0
     4e8:	8a 95       	dec	r24
     4ea:	e1 f7       	brne	.-8      	; 0x4e4 <SubParam_SaveNow+0x22>
}

void SubParam_SaveNow(void)
{
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	81 11       	cpse	r24, r1
     4f0:	f4 cf       	rjmp	.-24     	; 0x4da <SubParam_SaveNow+0x18>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     4f2:	9f bf       	out	0x3f, r25	; 63
		snap = sub_param;
	}

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     4f4:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     4f6:	f8 94       	cli
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	15 c0       	rjmp	.+42     	; 0x526 <SubParam_SaveNow+0x64>
		eeprom_update_byte(EE_SUB_PARAM_MAGIC_ADDR, EE_SUB_PARAM_MAGIC);
     4fc:	6b e6       	ldi	r22, 0x6B	; 107
     4fe:	80 e1       	ldi	r24, 0x10	; 16
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	0e 94 03 11 	call	0x2206	; 0x2206 <eeprom_update_byte>
		eeprom_update_byte(EE_SUB_PARAM_VER_ADDR, EE_SUB_PARAM_VER);
     506:	61 e0       	ldi	r22, 0x01	; 1
     508:	81 e1       	ldi	r24, 0x11	; 17
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	0e 94 03 11 	call	0x2206	; 0x2206 <eeprom_update_byte>
		eeprom_update_block(&snap, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
     510:	45 e0       	ldi	r20, 0x05	; 5
     512:	50 e0       	ldi	r21, 0x00	; 0
     514:	62 e1       	ldi	r22, 0x12	; 18
     516:	70 e0       	ldi	r23, 0x00	; 0
     518:	ce 01       	movw	r24, r28
     51a:	01 96       	adiw	r24, 0x01	; 1
     51c:	0e 94 f4 10 	call	0x21e8	; 0x21e8 <eeprom_update_block>
		sub_param_change = 0;
     520:	10 92 d6 03 	sts	0x03D6, r1	; 0x8003d6 <sub_param_change>
	Parameter_Sub snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
		snap = sub_param;
	}

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	81 11       	cpse	r24, r1
     528:	e9 cf       	rjmp	.-46     	; 0x4fc <SubParam_SaveNow+0x3a>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     52a:	1f bf       	out	0x3f, r17	; 63
		eeprom_update_byte(EE_SUB_PARAM_MAGIC_ADDR, EE_SUB_PARAM_MAGIC);
		eeprom_update_byte(EE_SUB_PARAM_VER_ADDR, EE_SUB_PARAM_VER);
		eeprom_update_block(&snap, EE_SUB_PARAM_DATA_ADDR, sizeof(Parameter_Sub));
		sub_param_change = 0;
	}
}
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	df 91       	pop	r29
     538:	cf 91       	pop	r28
     53a:	1f 91       	pop	r17
     53c:	08 95       	ret

0000053e <SubParam_SaveIfChange>:

void SubParam_SaveIfChange(void)
{
	if (!sub_param_change) return;
     53e:	80 91 d6 03 	lds	r24, 0x03D6	; 0x8003d6 <sub_param_change>
     542:	81 11       	cpse	r24, r1
	SubParam_SaveNow();
     544:	be cf       	rjmp	.-132    	; 0x4c2 <SubParam_SaveNow>
     546:	08 95       	ret

00000548 <motor_speed_set>:
}


void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	9b bd       	out	0x2b, r25	; 43
     54c:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     54e:	99 bd       	out	0x29, r25	; 41
     550:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     552:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     556:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     55a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     55e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     562:	08 95       	ret

00000564 <send_ultra_to_sub_uart0>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     564:	dc 01       	movw	r26, r24
     566:	11 96       	adiw	r26, 0x01	; 1
     568:	2c 91       	ld	r18, X
     56a:	11 97       	sbiw	r26, 0x01	; 1
     56c:	e4 ed       	ldi	r30, 0xD4	; 212
     56e:	f3 e0       	ldi	r31, 0x03	; 3
     570:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     572:	8c 91       	ld	r24, X
     574:	80 83       	st	Z, r24
	srf_buf_idx=0;
     576:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <srf_buf_idx>
	UCSR0B |= (1<<UDRIE0);
     57a:	8a b1       	in	r24, 0x0a	; 10
     57c:	80 62       	ori	r24, 0x20	; 32
     57e:	8a b9       	out	0x0a, r24	; 10
     580:	08 95       	ret

00000582 <main_rx_cmd_uart0>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     582:	20 91 d1 03 	lds	r18, 0x03D1	; 0x8003d1 <speedflag_buf>
     586:	fc 01       	movw	r30, r24
     588:	20 83       	st	Z, r18
	*fcw_state=fcw_state_buf;
     58a:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <fcw_state_buf>
     58e:	fb 01       	movw	r30, r22
     590:	80 83       	st	Z, r24
     592:	08 95       	ret

00000594 <Ultrasonic_filtered>:
}

void Ultrasonic_filtered(unsigned int *range){
	static uint16_t prev_dfiltered = 0;
	if(*range == 0 || *range > 500){
     594:	fc 01       	movw	r30, r24
     596:	40 81       	ld	r20, Z
     598:	51 81       	ldd	r21, Z+1	; 0x01
     59a:	9a 01       	movw	r18, r20
     59c:	21 50       	subi	r18, 0x01	; 1
     59e:	31 09       	sbc	r19, r1
     5a0:	24 3f       	cpi	r18, 0xF4	; 244
     5a2:	31 40       	sbci	r19, 0x01	; 1
     5a4:	40 f0       	brcs	.+16     	; 0x5b6 <Ultrasonic_filtered+0x22>
		*range = prev_dfiltered;
     5a6:	20 91 3e 02 	lds	r18, 0x023E	; 0x80023e <__data_end>
     5aa:	30 91 3f 02 	lds	r19, 0x023F	; 0x80023f <__data_end+0x1>
     5ae:	fc 01       	movw	r30, r24
     5b0:	31 83       	std	Z+1, r19	; 0x01
     5b2:	20 83       	st	Z, r18
		return;
     5b4:	08 95       	ret
	}
	
	
	if(prev_dfiltered == 0){
     5b6:	20 91 3e 02 	lds	r18, 0x023E	; 0x80023e <__data_end>
     5ba:	30 91 3f 02 	lds	r19, 0x023F	; 0x80023f <__data_end+0x1>
     5be:	21 15       	cp	r18, r1
     5c0:	31 05       	cpc	r19, r1
     5c2:	29 f4       	brne	.+10     	; 0x5ce <Ultrasonic_filtered+0x3a>
		prev_dfiltered = *range;
     5c4:	50 93 3f 02 	sts	0x023F, r21	; 0x80023f <__data_end+0x1>
     5c8:	40 93 3e 02 	sts	0x023E, r20	; 0x80023e <__data_end>
		return;
     5cc:	08 95       	ret
	}

	// 필터 계수 0.25(0 < alpha < 1)
	*range=( (*range)+3*prev_dfiltered) / 4;
     5ce:	b9 01       	movw	r22, r18
     5d0:	66 0f       	add	r22, r22
     5d2:	77 1f       	adc	r23, r23
     5d4:	26 0f       	add	r18, r22
     5d6:	37 1f       	adc	r19, r23
     5d8:	24 0f       	add	r18, r20
     5da:	35 1f       	adc	r19, r21
     5dc:	36 95       	lsr	r19
     5de:	27 95       	ror	r18
     5e0:	36 95       	lsr	r19
     5e2:	27 95       	ror	r18
     5e4:	fc 01       	movw	r30, r24
     5e6:	31 83       	std	Z+1, r19	; 0x01
     5e8:	20 83       	st	Z, r18
	prev_dfiltered = *range;
     5ea:	30 93 3f 02 	sts	0x023F, r19	; 0x80023f <__data_end+0x1>
     5ee:	20 93 3e 02 	sts	0x023E, r18	; 0x80023e <__data_end>
     5f2:	08 95       	ret

000005f4 <motor_driection>:
	
	
}

void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     5f4:	81 11       	cpse	r24, r1
     5f6:	19 c0       	rjmp	.+50     	; 0x62a <motor_driection+0x36>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     5f8:	82 b3       	in	r24, 0x12	; 18
     5fa:	80 61       	ori	r24, 0x10	; 16
     5fc:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     5fe:	82 b3       	in	r24, 0x12	; 18
     600:	8f 7d       	andi	r24, 0xDF	; 223
     602:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     604:	82 b3       	in	r24, 0x12	; 18
     606:	80 64       	ori	r24, 0x40	; 64
     608:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     60a:	82 b3       	in	r24, 0x12	; 18
     60c:	8f 77       	andi	r24, 0x7F	; 127
     60e:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     610:	88 b3       	in	r24, 0x18	; 24
     612:	81 60       	ori	r24, 0x01	; 1
     614:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     616:	88 b3       	in	r24, 0x18	; 24
     618:	8d 7f       	andi	r24, 0xFD	; 253
     61a:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     61c:	88 b3       	in	r24, 0x18	; 24
     61e:	84 60       	ori	r24, 0x04	; 4
     620:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     622:	88 b3       	in	r24, 0x18	; 24
     624:	87 7f       	andi	r24, 0xF7	; 247
     626:	88 bb       	out	0x18, r24	; 24
     628:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     62a:	82 b3       	in	r24, 0x12	; 18
     62c:	8f 7e       	andi	r24, 0xEF	; 239
     62e:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     630:	82 b3       	in	r24, 0x12	; 18
     632:	80 62       	ori	r24, 0x20	; 32
     634:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     636:	82 b3       	in	r24, 0x12	; 18
     638:	8f 7b       	andi	r24, 0xBF	; 191
     63a:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     63c:	82 b3       	in	r24, 0x12	; 18
     63e:	80 68       	ori	r24, 0x80	; 128
     640:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     642:	88 b3       	in	r24, 0x18	; 24
     644:	8e 7f       	andi	r24, 0xFE	; 254
     646:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     648:	88 b3       	in	r24, 0x18	; 24
     64a:	82 60       	ori	r24, 0x02	; 2
     64c:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     64e:	88 b3       	in	r24, 0x18	; 24
     650:	8b 7f       	andi	r24, 0xFB	; 251
     652:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     654:	88 b3       	in	r24, 0x18	; 24
     656:	88 60       	ori	r24, 0x08	; 8
     658:	88 bb       	out	0x18, r24	; 24
     65a:	08 95       	ret

0000065c <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     65c:	cf 93       	push	r28
     65e:	df 93       	push	r29
     660:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     662:	81 30       	cpi	r24, 0x01	; 1
     664:	29 f4       	brne	.+10     	; 0x670 <motor_drive+0x14>
		*speed=(uint8_t)sub_param.motor_speed_basic;
     666:	80 91 d7 03 	lds	r24, 0x03D7	; 0x8003d7 <sub_param>
     66a:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     66c:	6d df       	rcall	.-294    	; 0x548 <motor_speed_set>
     66e:	2d c0       	rjmp	.+90     	; 0x6ca <motor_drive+0x6e>
		
	}
	else if (flag==SPEED_DOWN){
     670:	82 30       	cpi	r24, 0x02	; 2
     672:	29 f4       	brne	.+10     	; 0x67e <motor_drive+0x22>
		*speed=(uint8_t)sub_param.motor_speed_decrease;
     674:	80 91 d9 03 	lds	r24, 0x03D9	; 0x8003d9 <sub_param+0x2>
		motor_speed_set(*speed);
     678:	88 83       	st	Y, r24
     67a:	66 df       	rcall	.-308    	; 0x548 <motor_speed_set>
     67c:	26 c0       	rjmp	.+76     	; 0x6ca <motor_drive+0x6e>
		
	}
	else if(flag == SPEED_STAY){
     67e:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     680:	19 f4       	brne	.+6      	; 0x688 <motor_drive+0x2c>
     682:	88 81       	ld	r24, Y
     684:	61 df       	rcall	.-318    	; 0x548 <motor_speed_set>
     686:	21 c0       	rjmp	.+66     	; 0x6ca <motor_drive+0x6e>
	}

	else if(flag==MOTOR_STOP){
     688:	83 30       	cpi	r24, 0x03	; 3
     68a:	f9 f4       	brne	.+62     	; 0x6ca <motor_drive+0x6e>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     68c:	88 81       	ld	r24, Y
     68e:	90 e0       	ldi	r25, 0x00	; 0
     690:	11 c0       	rjmp	.+34     	; 0x6b4 <motor_drive+0x58>
			OCR1A = s;
     692:	9b bd       	out	0x2b, r25	; 43
     694:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     696:	99 bd       	out	0x29, r25	; 41
     698:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     69a:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     69e:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     6a2:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     6a6:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6aa:	e3 e3       	ldi	r30, 0x33	; 51
     6ac:	fb e2       	ldi	r31, 0x2B	; 43
     6ae:	31 97       	sbiw	r30, 0x01	; 1
     6b0:	f1 f7       	brne	.-4      	; 0x6ae <motor_drive+0x52>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     6b2:	0a 97       	sbiw	r24, 0x0a	; 10
     6b4:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     6b6:	6c f7       	brge	.-38     	; 0x692 <motor_drive+0x36>
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	46 df       	rcall	.-372    	; 0x548 <motor_speed_set>
		*speed=0;
     6bc:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     6be:	82 b3       	in	r24, 0x12	; 18
     6c0:	8f 70       	andi	r24, 0x0F	; 15
     6c2:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     6c4:	88 b3       	in	r24, 0x18	; 24
     6c6:	80 7f       	andi	r24, 0xF0	; 240
     6c8:	88 bb       	out	0x18, r24	; 24
	}
	
}
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	08 95       	ret

000006d0 <fcw_state_to_string>:
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     6d0:	e5 e6       	ldi	r30, 0x65	; 101
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	90 81       	ld	r25, Z
     6d6:	9b 7f       	andi	r25, 0xFB	; 251
     6d8:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6da:	90 81       	ld	r25, Z
     6dc:	9d 7f       	andi	r25, 0xFD	; 253
     6de:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6e0:	90 81       	ld	r25, Z
     6e2:	91 60       	ori	r25, 0x01	; 1
     6e4:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e6:	96 ef       	ldi	r25, 0xF6	; 246
     6e8:	9a 95       	dec	r25
     6ea:	f1 f7       	brne	.-4      	; 0x6e8 <fcw_state_to_string+0x18>
    _delay_us(50);
    LCD_WINST = command;          // put command
     6ec:	90 ec       	ldi	r25, 0xC0	; 192
     6ee:	9b bb       	out	0x1b, r25	; 27
     6f0:	96 ef       	ldi	r25, 0xF6	; 246
     6f2:	9a 95       	dec	r25
     6f4:	f1 f7       	brne	.-4      	; 0x6f2 <fcw_state_to_string+0x22>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6f6:	90 81       	ld	r25, Z
     6f8:	9e 7f       	andi	r25, 0xFE	; 254
     6fa:	90 83       	st	Z, r25

//펌웨어 수정(구현 가능 할 시)

void fcw_state_to_string(uint8_t state){
	LCD_Pos(1,0);
	switch(state){
     6fc:	81 30       	cpi	r24, 0x01	; 1
     6fe:	09 f4       	brne	.+2      	; 0x702 <fcw_state_to_string+0x32>
     700:	54 c0       	rjmp	.+168    	; 0x7aa <fcw_state_to_string+0xda>
     702:	50 f1       	brcs	.+84     	; 0x758 <fcw_state_to_string+0x88>
     704:	82 30       	cpi	r24, 0x02	; 2
     706:	09 f4       	brne	.+2      	; 0x70a <fcw_state_to_string+0x3a>
     708:	79 c0       	rjmp	.+242    	; 0x7fc <fcw_state_to_string+0x12c>
     70a:	83 30       	cpi	r24, 0x03	; 3
     70c:	09 f4       	brne	.+2      	; 0x710 <fcw_state_to_string+0x40>
     70e:	9f c0       	rjmp	.+318    	; 0x84e <fcw_state_to_string+0x17e>
     710:	c7 c0       	rjmp	.+398    	; 0x8a0 <fcw_state_to_string+0x1d0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     712:	11 96       	adiw	r26, 0x01	; 1
     714:	81 e0       	ldi	r24, 0x01	; 1
     716:	06 c0       	rjmp	.+12     	; 0x724 <fcw_state_to_string+0x54>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     718:	e6 e6       	ldi	r30, 0x66	; 102
     71a:	fe e0       	ldi	r31, 0x0E	; 14
     71c:	31 97       	sbiw	r30, 0x01	; 1
     71e:	f1 f7       	brne	.-4      	; 0x71c <fcw_state_to_string+0x4c>
     720:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     722:	82 2f       	mov	r24, r18
     724:	2f ef       	ldi	r18, 0xFF	; 255
     726:	28 0f       	add	r18, r24
     728:	81 11       	cpse	r24, r1
     72a:	f6 cf       	rjmp	.-20     	; 0x718 <fcw_state_to_string+0x48>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     72c:	e5 e6       	ldi	r30, 0x65	; 101
     72e:	f0 e0       	ldi	r31, 0x00	; 0
     730:	80 81       	ld	r24, Z
     732:	84 60       	ori	r24, 0x04	; 4
     734:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     736:	80 81       	ld	r24, Z
     738:	8d 7f       	andi	r24, 0xFD	; 253
     73a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     73c:	80 81       	ld	r24, Z
     73e:	81 60       	ori	r24, 0x01	; 1
     740:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     742:	86 ef       	ldi	r24, 0xF6	; 246
     744:	8a 95       	dec	r24
     746:	f1 f7       	brne	.-4      	; 0x744 <fcw_state_to_string+0x74>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     748:	9b bb       	out	0x1b, r25	; 27
     74a:	96 ef       	ldi	r25, 0xF6	; 246
     74c:	9a 95       	dec	r25
     74e:	f1 f7       	brne	.-4      	; 0x74c <fcw_state_to_string+0x7c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     750:	80 81       	ld	r24, Z
     752:	8e 7f       	andi	r24, 0xFE	; 254
     754:	80 83       	st	Z, r24
     756:	02 c0       	rjmp	.+4      	; 0x75c <fcw_state_to_string+0x8c>
     758:	a0 e0       	ldi	r26, 0x00	; 0
     75a:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     75c:	9c 91       	ld	r25, X
     75e:	91 11       	cpse	r25, r1
     760:	d8 cf       	rjmp	.-80     	; 0x712 <fcw_state_to_string+0x42>
     762:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     764:	11 96       	adiw	r26, 0x01	; 1
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	06 c0       	rjmp	.+12     	; 0x776 <fcw_state_to_string+0xa6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76a:	e6 e6       	ldi	r30, 0x66	; 102
     76c:	fe e0       	ldi	r31, 0x0E	; 14
     76e:	31 97       	sbiw	r30, 0x01	; 1
     770:	f1 f7       	brne	.-4      	; 0x76e <fcw_state_to_string+0x9e>
     772:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     774:	82 2f       	mov	r24, r18
     776:	2f ef       	ldi	r18, 0xFF	; 255
     778:	28 0f       	add	r18, r24
     77a:	81 11       	cpse	r24, r1
     77c:	f6 cf       	rjmp	.-20     	; 0x76a <fcw_state_to_string+0x9a>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     77e:	e5 e6       	ldi	r30, 0x65	; 101
     780:	f0 e0       	ldi	r31, 0x00	; 0
     782:	80 81       	ld	r24, Z
     784:	84 60       	ori	r24, 0x04	; 4
     786:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     788:	80 81       	ld	r24, Z
     78a:	8d 7f       	andi	r24, 0xFD	; 253
     78c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     78e:	80 81       	ld	r24, Z
     790:	81 60       	ori	r24, 0x01	; 1
     792:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     794:	86 ef       	ldi	r24, 0xF6	; 246
     796:	8a 95       	dec	r24
     798:	f1 f7       	brne	.-4      	; 0x796 <fcw_state_to_string+0xc6>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     79a:	9b bb       	out	0x1b, r25	; 27
     79c:	96 ef       	ldi	r25, 0xF6	; 246
     79e:	9a 95       	dec	r25
     7a0:	f1 f7       	brne	.-4      	; 0x79e <fcw_state_to_string+0xce>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7a2:	80 81       	ld	r24, Z
     7a4:	8e 7f       	andi	r24, 0xFE	; 254
     7a6:	80 83       	st	Z, r24
     7a8:	02 c0       	rjmp	.+4      	; 0x7ae <fcw_state_to_string+0xde>
     7aa:	af e0       	ldi	r26, 0x0F	; 15
     7ac:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     7ae:	9c 91       	ld	r25, X
     7b0:	91 11       	cpse	r25, r1
     7b2:	d8 cf       	rjmp	.-80     	; 0x764 <fcw_state_to_string+0x94>
     7b4:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     7b6:	11 96       	adiw	r26, 0x01	; 1
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	06 c0       	rjmp	.+12     	; 0x7c8 <fcw_state_to_string+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7bc:	e6 e6       	ldi	r30, 0x66	; 102
     7be:	fe e0       	ldi	r31, 0x0E	; 14
     7c0:	31 97       	sbiw	r30, 0x01	; 1
     7c2:	f1 f7       	brne	.-4      	; 0x7c0 <fcw_state_to_string+0xf0>
     7c4:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     7c6:	82 2f       	mov	r24, r18
     7c8:	2f ef       	ldi	r18, 0xFF	; 255
     7ca:	28 0f       	add	r18, r24
     7cc:	81 11       	cpse	r24, r1
     7ce:	f6 cf       	rjmp	.-20     	; 0x7bc <fcw_state_to_string+0xec>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     7d0:	e5 e6       	ldi	r30, 0x65	; 101
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
     7d4:	80 81       	ld	r24, Z
     7d6:	84 60       	ori	r24, 0x04	; 4
     7d8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     7da:	80 81       	ld	r24, Z
     7dc:	8d 7f       	andi	r24, 0xFD	; 253
     7de:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     7e0:	80 81       	ld	r24, Z
     7e2:	81 60       	ori	r24, 0x01	; 1
     7e4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7e6:	86 ef       	ldi	r24, 0xF6	; 246
     7e8:	8a 95       	dec	r24
     7ea:	f1 f7       	brne	.-4      	; 0x7e8 <fcw_state_to_string+0x118>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     7ec:	9b bb       	out	0x1b, r25	; 27
     7ee:	96 ef       	ldi	r25, 0xF6	; 246
     7f0:	9a 95       	dec	r25
     7f2:	f1 f7       	brne	.-4      	; 0x7f0 <fcw_state_to_string+0x120>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     7f4:	80 81       	ld	r24, Z
     7f6:	8e 7f       	andi	r24, 0xFE	; 254
     7f8:	80 83       	st	Z, r24
     7fa:	02 c0       	rjmp	.+4      	; 0x800 <fcw_state_to_string+0x130>
     7fc:	ae e1       	ldi	r26, 0x1E	; 30
     7fe:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     800:	9c 91       	ld	r25, X
     802:	91 11       	cpse	r25, r1
     804:	d8 cf       	rjmp	.-80     	; 0x7b6 <fcw_state_to_string+0xe6>
     806:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     808:	11 96       	adiw	r26, 0x01	; 1
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	06 c0       	rjmp	.+12     	; 0x81a <fcw_state_to_string+0x14a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     80e:	e6 e6       	ldi	r30, 0x66	; 102
     810:	fe e0       	ldi	r31, 0x0E	; 14
     812:	31 97       	sbiw	r30, 0x01	; 1
     814:	f1 f7       	brne	.-4      	; 0x812 <fcw_state_to_string+0x142>
     816:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     818:	82 2f       	mov	r24, r18
     81a:	2f ef       	ldi	r18, 0xFF	; 255
     81c:	28 0f       	add	r18, r24
     81e:	81 11       	cpse	r24, r1
     820:	f6 cf       	rjmp	.-20     	; 0x80e <fcw_state_to_string+0x13e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     822:	e5 e6       	ldi	r30, 0x65	; 101
     824:	f0 e0       	ldi	r31, 0x00	; 0
     826:	80 81       	ld	r24, Z
     828:	84 60       	ori	r24, 0x04	; 4
     82a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     82c:	80 81       	ld	r24, Z
     82e:	8d 7f       	andi	r24, 0xFD	; 253
     830:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     832:	80 81       	ld	r24, Z
     834:	81 60       	ori	r24, 0x01	; 1
     836:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     838:	86 ef       	ldi	r24, 0xF6	; 246
     83a:	8a 95       	dec	r24
     83c:	f1 f7       	brne	.-4      	; 0x83a <fcw_state_to_string+0x16a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     83e:	9b bb       	out	0x1b, r25	; 27
     840:	96 ef       	ldi	r25, 0xF6	; 246
     842:	9a 95       	dec	r25
     844:	f1 f7       	brne	.-4      	; 0x842 <fcw_state_to_string+0x172>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     846:	80 81       	ld	r24, Z
     848:	8e 7f       	andi	r24, 0xFE	; 254
     84a:	80 83       	st	Z, r24
     84c:	02 c0       	rjmp	.+4      	; 0x852 <fcw_state_to_string+0x182>
     84e:	ad e2       	ldi	r26, 0x2D	; 45
     850:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     852:	9c 91       	ld	r25, X
     854:	91 11       	cpse	r25, r1
     856:	d8 cf       	rjmp	.-80     	; 0x808 <fcw_state_to_string+0x138>
     858:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     85a:	11 96       	adiw	r26, 0x01	; 1
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	06 c0       	rjmp	.+12     	; 0x86c <fcw_state_to_string+0x19c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     860:	e6 e6       	ldi	r30, 0x66	; 102
     862:	fe e0       	ldi	r31, 0x0E	; 14
     864:	31 97       	sbiw	r30, 0x01	; 1
     866:	f1 f7       	brne	.-4      	; 0x864 <fcw_state_to_string+0x194>
     868:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     86a:	82 2f       	mov	r24, r18
     86c:	2f ef       	ldi	r18, 0xFF	; 255
     86e:	28 0f       	add	r18, r24
     870:	81 11       	cpse	r24, r1
     872:	f6 cf       	rjmp	.-20     	; 0x860 <fcw_state_to_string+0x190>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     874:	e5 e6       	ldi	r30, 0x65	; 101
     876:	f0 e0       	ldi	r31, 0x00	; 0
     878:	80 81       	ld	r24, Z
     87a:	84 60       	ori	r24, 0x04	; 4
     87c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     87e:	80 81       	ld	r24, Z
     880:	8d 7f       	andi	r24, 0xFD	; 253
     882:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     884:	80 81       	ld	r24, Z
     886:	81 60       	ori	r24, 0x01	; 1
     888:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     88a:	86 ef       	ldi	r24, 0xF6	; 246
     88c:	8a 95       	dec	r24
     88e:	f1 f7       	brne	.-4      	; 0x88c <fcw_state_to_string+0x1bc>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     890:	9b bb       	out	0x1b, r25	; 27
     892:	96 ef       	ldi	r25, 0xF6	; 246
     894:	9a 95       	dec	r25
     896:	f1 f7       	brne	.-4      	; 0x894 <fcw_state_to_string+0x1c4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     898:	80 81       	ld	r24, Z
     89a:	8e 7f       	andi	r24, 0xFE	; 254
     89c:	80 83       	st	Z, r24
     89e:	02 c0       	rjmp	.+4      	; 0x8a4 <fcw_state_to_string+0x1d4>
     8a0:	ad e2       	ldi	r26, 0x2D	; 45
     8a2:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     8a4:	9c 91       	ld	r25, X
     8a6:	91 11       	cpse	r25, r1
     8a8:	d8 cf       	rjmp	.-80     	; 0x85a <fcw_state_to_string+0x18a>
     8aa:	08 95       	ret

000008ac <buzzer_player>:
			break;
	}
}
void buzzer_player(uint8_t state)
{
	switch(state)
     8ac:	81 30       	cpi	r24, 0x01	; 1
     8ae:	81 f0       	breq	.+32     	; 0x8d0 <buzzer_player+0x24>
     8b0:	28 f0       	brcs	.+10     	; 0x8bc <buzzer_player+0x10>
     8b2:	82 30       	cpi	r24, 0x02	; 2
     8b4:	01 f1       	breq	.+64     	; 0x8f6 <buzzer_player+0x4a>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	59 f1       	breq	.+86     	; 0x910 <buzzer_player+0x64>
     8ba:	08 95       	ret
	{
		case FCW_SAFE:
		buz_enable = 0;
     8bc:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <buz_enable>
		buz_pattern = 0;
     8c0:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <buz_pattern>
		PORTG &= ~_BV(BUZZ_PIN_BIT);
     8c4:	e5 e6       	ldi	r30, 0x65	; 101
     8c6:	f0 e0       	ldi	r31, 0x00	; 0
     8c8:	80 81       	ld	r24, Z
     8ca:	8f 7e       	andi	r24, 0xEF	; 239
     8cc:	80 83       	st	Z, r24
		break;
     8ce:	08 95       	ret

		case FCW_WARNING:
		buz_enable = 1;
     8d0:	81 e0       	ldi	r24, 0x01	; 1
     8d2:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 1;  // 더블 비프
     8d6:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(700*4); // 낮은 주파수
     8da:	80 ef       	ldi	r24, 0xF0	; 240
     8dc:	9a e0       	ldi	r25, 0x0A	; 10
     8de:	06 dc       	rcall	.-2036   	; 0xec <buz_calc_half_ticks>
     8e0:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     8e4:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>

		buz_phase_cnt = 0;
     8e8:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     8ec:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
		warn_step = 0;
     8f0:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
		break;
     8f4:	08 95       	ret

		case FCW_DANGER:
		buz_enable = 1;
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 0;  // 연속음
     8fc:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2200*4); // 높은 주파수
     900:	80 e6       	ldi	r24, 0x60	; 96
     902:	92 e2       	ldi	r25, 0x22	; 34
     904:	f3 db       	rcall	.-2074   	; 0xec <buz_calc_half_ticks>
     906:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     90a:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>
		break;
     90e:	08 95       	ret

		case FCW_ERROR:
		buz_enable = 1;
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	80 93 ca 03 	sts	0x03CA, r24	; 0x8003ca <buz_enable>
		buz_pattern = 1;
     916:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2500*10);
     91a:	88 ea       	ldi	r24, 0xA8	; 168
     91c:	91 e6       	ldi	r25, 0x61	; 97
     91e:	e6 db       	rcall	.-2100   	; 0xec <buz_calc_half_ticks>
     920:	90 93 ce 03 	sts	0x03CE, r25	; 0x8003ce <buz_half_ticks+0x1>
     924:	80 93 cd 03 	sts	0x03CD, r24	; 0x8003cd <buz_half_ticks>
		buz_phase_cnt = 0;
     928:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     92c:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
		warn_step = 0;
     930:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
     934:	08 95       	ret

00000936 <Main_SendLine>:

//==================================OTA==================================

void Main_SendLine(const char *msg)
{
	while (sub_tx_len != 0) { /* wait until previous send done */ }
     936:	20 91 40 02 	lds	r18, 0x0240	; 0x800240 <sub_tx_len>
     93a:	21 11       	cpse	r18, r1
     93c:	fc cf       	rjmp	.-8      	; 0x936 <Main_SendLine>
	sub_tx_len = snprintf(sub_tx_line, sizeof(sub_tx_line), "%s\n", msg);
     93e:	9f 93       	push	r25
     940:	8f 93       	push	r24
     942:	8c e3       	ldi	r24, 0x3C	; 60
     944:	91 e0       	ldi	r25, 0x01	; 1
     946:	9f 93       	push	r25
     948:	8f 93       	push	r24
     94a:	1f 92       	push	r1
     94c:	80 e8       	ldi	r24, 0x80	; 128
     94e:	8f 93       	push	r24
     950:	82 e4       	ldi	r24, 0x42	; 66
     952:	92 e0       	ldi	r25, 0x02	; 2
     954:	9f 93       	push	r25
     956:	8f 93       	push	r24
     958:	c1 d5       	rcall	.+2946   	; 0x14dc <snprintf>
     95a:	80 93 40 02 	sts	0x0240, r24	; 0x800240 <sub_tx_len>
	sub_tx_idx = 0;
     95e:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
	
	UCSR0B |= (1<<UDRIE0);
     962:	8a b1       	in	r24, 0x0a	; 10
     964:	80 62       	ori	r24, 0x20	; 32
     966:	8a b9       	out	0x0a, r24	; 10
}
     968:	8d b7       	in	r24, 0x3d	; 61
     96a:	9e b7       	in	r25, 0x3e	; 62
     96c:	08 96       	adiw	r24, 0x08	; 8
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	f8 94       	cli
     972:	9e bf       	out	0x3e, r25	; 62
     974:	0f be       	out	0x3f, r0	; 63
     976:	8d bf       	out	0x3d, r24	; 61
     978:	08 95       	ret

0000097a <Sub_Send_parameter>:


void Sub_Send_parameter(){
     97a:	0f 93       	push	r16
     97c:	1f 93       	push	r17
     97e:	cf 93       	push	r28
     980:	df 93       	push	r29
     982:	cd b7       	in	r28, 0x3d	; 61
     984:	de b7       	in	r29, 0x3e	; 62
     986:	c0 58       	subi	r28, 0x80	; 128
     988:	d1 09       	sbc	r29, r1
     98a:	0f b6       	in	r0, 0x3f	; 63
     98c:	f8 94       	cli
     98e:	de bf       	out	0x3e, r29	; 62
     990:	0f be       	out	0x3f, r0	; 63
     992:	cd bf       	out	0x3d, r28	; 61

	snprintf(para_buf, sizeof(para_buf),
	"MOTOR_SPEED_BASIC:%3d;MOTOR_SPEED_DECREASE:%3d;MOTOR_DIR:%u",
	sub_param.motor_speed_basic,
	sub_param.motor_speed_decrease,
	(unsigned)sub_param.dir_flag);
     994:	e7 ed       	ldi	r30, 0xD7	; 215
     996:	f3 e0       	ldi	r31, 0x03	; 3
     998:	84 81       	ldd	r24, Z+4	; 0x04


void Sub_Send_parameter(){
	char para_buf[128];

	snprintf(para_buf, sizeof(para_buf),
     99a:	1f 92       	push	r1
     99c:	8f 93       	push	r24
     99e:	83 81       	ldd	r24, Z+3	; 0x03
     9a0:	8f 93       	push	r24
     9a2:	82 81       	ldd	r24, Z+2	; 0x02
     9a4:	8f 93       	push	r24
     9a6:	81 81       	ldd	r24, Z+1	; 0x01
     9a8:	8f 93       	push	r24
     9aa:	80 81       	ld	r24, Z
     9ac:	8f 93       	push	r24
     9ae:	80 e4       	ldi	r24, 0x40	; 64
     9b0:	91 e0       	ldi	r25, 0x01	; 1
     9b2:	9f 93       	push	r25
     9b4:	8f 93       	push	r24
     9b6:	1f 92       	push	r1
     9b8:	80 e8       	ldi	r24, 0x80	; 128
     9ba:	8f 93       	push	r24
     9bc:	8e 01       	movw	r16, r28
     9be:	0f 5f       	subi	r16, 0xFF	; 255
     9c0:	1f 4f       	sbci	r17, 0xFF	; 255
     9c2:	1f 93       	push	r17
     9c4:	0f 93       	push	r16
     9c6:	8a d5       	rcall	.+2836   	; 0x14dc <snprintf>
	"MOTOR_SPEED_BASIC:%3d;MOTOR_SPEED_DECREASE:%3d;MOTOR_DIR:%u",
	sub_param.motor_speed_basic,
	sub_param.motor_speed_decrease,
	(unsigned)sub_param.dir_flag);

	Main_SendLine(para_buf);
     9c8:	c8 01       	movw	r24, r16
     9ca:	b5 df       	rcall	.-150    	; 0x936 <Main_SendLine>
}
     9cc:	0f b6       	in	r0, 0x3f	; 63
     9ce:	f8 94       	cli
     9d0:	de bf       	out	0x3e, r29	; 62
     9d2:	0f be       	out	0x3f, r0	; 63
     9d4:	cd bf       	out	0x3d, r28	; 61
     9d6:	c0 58       	subi	r28, 0x80	; 128
     9d8:	df 4f       	sbci	r29, 0xFF	; 255
     9da:	0f b6       	in	r0, 0x3f	; 63
     9dc:	f8 94       	cli
     9de:	de bf       	out	0x3e, r29	; 62
     9e0:	0f be       	out	0x3f, r0	; 63
     9e2:	cd bf       	out	0x3d, r28	; 61
     9e4:	df 91       	pop	r29
     9e6:	cf 91       	pop	r28
     9e8:	1f 91       	pop	r17
     9ea:	0f 91       	pop	r16
     9ec:	08 95       	ret

000009ee <SUB_Parameter_Update>:

void SUB_Parameter_Update(const char* key, uint16_t val){
     9ee:	0f 93       	push	r16
     9f0:	1f 93       	push	r17
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	ec 01       	movw	r28, r24
     9f8:	8b 01       	movw	r16, r22
	
	if (strcmp(key, "MOTOR_SPEED_BASIC") == 0)
     9fa:	6c e7       	ldi	r22, 0x7C	; 124
     9fc:	71 e0       	ldi	r23, 0x01	; 1
     9fe:	65 d5       	rcall	.+2762   	; 0x14ca <strcmp>
     a00:	89 2b       	or	r24, r25
     a02:	89 f4       	brne	.+34     	; 0xa26 <SUB_Parameter_Update+0x38>
	{
		if (val > 0 && val < 250)
     a04:	c8 01       	movw	r24, r16
     a06:	01 97       	sbiw	r24, 0x01	; 1
     a08:	89 3f       	cpi	r24, 0xF9	; 249
     a0a:	91 05       	cpc	r25, r1
     a0c:	20 f4       	brcc	.+8      	; 0xa16 <SUB_Parameter_Update+0x28>
		sub_param.motor_speed_basic = val;
     a0e:	10 93 d8 03 	sts	0x03D8, r17	; 0x8003d8 <sub_param+0x1>
     a12:	00 93 d7 03 	sts	0x03D7, r16	; 0x8003d7 <sub_param>
		sub_param_change=1;
     a16:	81 e0       	ldi	r24, 0x01	; 1
     a18:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a1c:	8e e8       	ldi	r24, 0x8E	; 142
     a1e:	91 e0       	ldi	r25, 0x01	; 1
		Sub_Send_parameter();
     a20:	8a df       	rcall	.-236    	; 0x936 <Main_SendLine>
     a22:	ab df       	rcall	.-170    	; 0x97a <Sub_Send_parameter>
		return;
     a24:	2d c0       	rjmp	.+90     	; 0xa80 <SUB_Parameter_Update+0x92>
	}
	else if (strcmp(key, "MOTOR_SPEED_DECREASE") == 0)
     a26:	60 ea       	ldi	r22, 0xA0	; 160
     a28:	71 e0       	ldi	r23, 0x01	; 1
     a2a:	ce 01       	movw	r24, r28
     a2c:	4e d5       	rcall	.+2716   	; 0x14ca <strcmp>
     a2e:	89 2b       	or	r24, r25
     a30:	89 f4       	brne	.+34     	; 0xa54 <SUB_Parameter_Update+0x66>
	{
		if (val > 0 && val < 250)
     a32:	c8 01       	movw	r24, r16
     a34:	01 97       	sbiw	r24, 0x01	; 1
     a36:	89 3f       	cpi	r24, 0xF9	; 249
     a38:	91 05       	cpc	r25, r1
     a3a:	20 f4       	brcc	.+8      	; 0xa44 <SUB_Parameter_Update+0x56>
		sub_param.motor_speed_decrease= val;
     a3c:	10 93 da 03 	sts	0x03DA, r17	; 0x8003da <sub_param+0x3>
     a40:	00 93 d9 03 	sts	0x03D9, r16	; 0x8003d9 <sub_param+0x2>
		sub_param_change=1;
     a44:	81 e0       	ldi	r24, 0x01	; 1
     a46:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a4a:	8e e8       	ldi	r24, 0x8E	; 142
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	73 df       	rcall	.-282    	; 0x936 <Main_SendLine>
		Sub_Send_parameter();
     a50:	94 df       	rcall	.-216    	; 0x97a <Sub_Send_parameter>
		return;
     a52:	16 c0       	rjmp	.+44     	; 0xa80 <SUB_Parameter_Update+0x92>
	}
	else if (strcmp(key, "MOTOR_DIR") == 0)
     a54:	65 eb       	ldi	r22, 0xB5	; 181
     a56:	71 e0       	ldi	r23, 0x01	; 1
     a58:	ce 01       	movw	r24, r28
     a5a:	37 d5       	rcall	.+2670   	; 0x14ca <strcmp>
     a5c:	89 2b       	or	r24, r25
     a5e:	69 f4       	brne	.+26     	; 0xa7a <SUB_Parameter_Update+0x8c>
     a60:	01 30       	cpi	r16, 0x01	; 1
	{
		if (val>0 && val<2)
     a62:	11 05       	cpc	r17, r1
     a64:	11 f4       	brne	.+4      	; 0xa6a <SUB_Parameter_Update+0x7c>
     a66:	00 93 db 03 	sts	0x03DB, r16	; 0x8003db <sub_param+0x4>
		sub_param.dir_flag = (uint8_t)val;
		sub_param_change=1;
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	80 93 d6 03 	sts	0x03D6, r24	; 0x8003d6 <sub_param_change>
		Main_SendLine("OTA:SUB:ACK:PARAM");
     a70:	8e e8       	ldi	r24, 0x8E	; 142
     a72:	91 e0       	ldi	r25, 0x01	; 1
     a74:	60 df       	rcall	.-320    	; 0x936 <Main_SendLine>
		Sub_Send_parameter();
     a76:	81 df       	rcall	.-254    	; 0x97a <Sub_Send_parameter>
     a78:	03 c0       	rjmp	.+6      	; 0xa80 <SUB_Parameter_Update+0x92>
		return;
     a7a:	8f eb       	ldi	r24, 0xBF	; 191
	}

	Main_SendLine("OTA:SUB:NACK:PARAM");
     a7c:	91 e0       	ldi	r25, 0x01	; 1
     a7e:	5b df       	rcall	.-330    	; 0x936 <Main_SendLine>
     a80:	df 91       	pop	r29
     a82:	cf 91       	pop	r28
	
}
     a84:	1f 91       	pop	r17
     a86:	0f 91       	pop	r16
     a88:	08 95       	ret

00000a8a <Parameter_change>:
     a8a:	cf 93       	push	r28
     a8c:	df 93       	push	r29

void Parameter_change(){
     a8e:	cd b7       	in	r28, 0x3d	; 61
     a90:	de b7       	in	r29, 0x3e	; 62
     a92:	a2 97       	sbiw	r28, 0x22	; 34
     a94:	0f b6       	in	r0, 0x3f	; 63
     a96:	f8 94       	cli
     a98:	de bf       	out	0x3e, r29	; 62
     a9a:	0f be       	out	0x3f, r0	; 63
     a9c:	cd bf       	out	0x3d, r28	; 61
	char key[32];
	int  val;
	
	
	if(!sub_ota_active) return;
     a9e:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     aa2:	88 23       	and	r24, r24
     aa4:	01 f1       	breq	.+64     	; 0xae6 <Parameter_change+0x5c>
	
	int r=sscanf(ota_line,":PARAM:%31[^:]:%d",key,&val);
     aa6:	ce 01       	movw	r24, r28
     aa8:	81 96       	adiw	r24, 0x21	; 33
     aaa:	9f 93       	push	r25
     aac:	8f 93       	push	r24
     aae:	80 97       	sbiw	r24, 0x20	; 32
     ab0:	9f 93       	push	r25
     ab2:	8f 93       	push	r24
     ab4:	82 ed       	ldi	r24, 0xD2	; 210
     ab6:	91 e0       	ldi	r25, 0x01	; 1
     ab8:	9f 93       	push	r25
     aba:	8f 93       	push	r24
     abc:	85 ec       	ldi	r24, 0xC5	; 197
     abe:	92 e0       	ldi	r25, 0x02	; 2
     ac0:	9f 93       	push	r25
     ac2:	8f 93       	push	r24
     ac4:	75 d5       	rcall	.+2794   	; 0x15b0 <sscanf>
	if (r != 2) {
     ac6:	0f b6       	in	r0, 0x3f	; 63
     ac8:	f8 94       	cli
     aca:	de bf       	out	0x3e, r29	; 62
     acc:	0f be       	out	0x3f, r0	; 63
     ace:	cd bf       	out	0x3d, r28	; 61
     ad0:	02 97       	sbiw	r24, 0x02	; 2
     ad2:	21 f0       	breq	.+8      	; 0xadc <Parameter_change+0x52>
		Main_SendLine("OTA:SUB:NAK:PARAM_FORMAT");  // 바로 보이게
     ad4:	84 ee       	ldi	r24, 0xE4	; 228
     ad6:	91 e0       	ldi	r25, 0x01	; 1
     ad8:	2e df       	rcall	.-420    	; 0x936 <Main_SendLine>
		return;
     ada:	05 c0       	rjmp	.+10     	; 0xae6 <Parameter_change+0x5c>
	}
	
	SUB_Parameter_Update(key,(uint16_t)val);
     adc:	69 a1       	ldd	r22, Y+33	; 0x21
     ade:	7a a1       	ldd	r23, Y+34	; 0x22
     ae0:	ce 01       	movw	r24, r28
     ae2:	01 96       	adiw	r24, 0x01	; 1
     ae4:	84 df       	rcall	.-248    	; 0x9ee <SUB_Parameter_Update>
}
     ae6:	a2 96       	adiw	r28, 0x22	; 34
     ae8:	0f b6       	in	r0, 0x3f	; 63
     aea:	f8 94       	cli
     aec:	de bf       	out	0x3e, r29	; 62
     aee:	0f be       	out	0x3f, r0	; 63
     af0:	cd bf       	out	0x3d, r28	; 61
     af2:	df 91       	pop	r29
     af4:	cf 91       	pop	r28
     af6:	08 95       	ret

00000af8 <__vector_19>:

/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     af8:	1f 92       	push	r1
     afa:	0f 92       	push	r0
     afc:	0f b6       	in	r0, 0x3f	; 63
     afe:	0f 92       	push	r0
     b00:	11 24       	eor	r1, r1
     b02:	0b b6       	in	r0, 0x3b	; 59
     b04:	0f 92       	push	r0
     b06:	8f 93       	push	r24
     b08:	9f 93       	push	r25
     b0a:	ef 93       	push	r30
     b0c:	ff 93       	push	r31
	
	if(sub_ota_active){
     b0e:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     b12:	88 23       	and	r24, r24
     b14:	c9 f0       	breq	.+50     	; 0xb48 <__vector_19+0x50>
		UDR0=sub_tx_line[sub_tx_idx++];
     b16:	e0 91 41 02 	lds	r30, 0x0241	; 0x800241 <sub_tx_idx>
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	8e 0f       	add	r24, r30
     b1e:	80 93 41 02 	sts	0x0241, r24	; 0x800241 <sub_tx_idx>
     b22:	f0 e0       	ldi	r31, 0x00	; 0
     b24:	ee 5b       	subi	r30, 0xBE	; 190
     b26:	fd 4f       	sbci	r31, 0xFD	; 253
     b28:	80 81       	ld	r24, Z
     b2a:	8c b9       	out	0x0c, r24	; 12
		
		if(sub_tx_idx>=sub_tx_len){
     b2c:	90 91 41 02 	lds	r25, 0x0241	; 0x800241 <sub_tx_idx>
     b30:	80 91 40 02 	lds	r24, 0x0240	; 0x800240 <sub_tx_len>
     b34:	98 17       	cp	r25, r24
     b36:	00 f1       	brcs	.+64     	; 0xb78 <__vector_19+0x80>
			UCSR0B &= ~(1<<UDRIE0);
     b38:	8a b1       	in	r24, 0x0a	; 10
     b3a:	8f 7d       	andi	r24, 0xDF	; 223
     b3c:	8a b9       	out	0x0a, r24	; 10
			sub_tx_idx=0;
     b3e:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
			sub_tx_len = 0; 
     b42:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <sub_tx_len>
     b46:	18 c0       	rjmp	.+48     	; 0xb78 <__vector_19+0x80>
		}
		
		
	}
	
	else if(!sub_ota_active){
     b48:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
     b4c:	81 11       	cpse	r24, r1
     b4e:	14 c0       	rjmp	.+40     	; 0xb78 <__vector_19+0x80>
		//하위 부터전송
		UDR0=srf_buf[srf_buf_idx++];
     b50:	e0 91 d3 03 	lds	r30, 0x03D3	; 0x8003d3 <srf_buf_idx>
     b54:	81 e0       	ldi	r24, 0x01	; 1
     b56:	8e 0f       	add	r24, r30
     b58:	80 93 d3 03 	sts	0x03D3, r24	; 0x8003d3 <srf_buf_idx>
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	ec 52       	subi	r30, 0x2C	; 44
     b60:	fc 4f       	sbci	r31, 0xFC	; 252
     b62:	80 81       	ld	r24, Z
     b64:	8c b9       	out	0x0c, r24	; 12
	
		if(srf_buf_idx>=2){
     b66:	80 91 d3 03 	lds	r24, 0x03D3	; 0x8003d3 <srf_buf_idx>
     b6a:	82 30       	cpi	r24, 0x02	; 2
     b6c:	28 f0       	brcs	.+10     	; 0xb78 <__vector_19+0x80>
			UCSR0B &= ~(1<<UDRIE0);
     b6e:	8a b1       	in	r24, 0x0a	; 10
     b70:	8f 7d       	andi	r24, 0xDF	; 223
     b72:	8a b9       	out	0x0a, r24	; 10
			srf_buf_idx=0;
     b74:	10 92 d3 03 	sts	0x03D3, r1	; 0x8003d3 <srf_buf_idx>
		}
	
	
	}
}
     b78:	ff 91       	pop	r31
     b7a:	ef 91       	pop	r30
     b7c:	9f 91       	pop	r25
     b7e:	8f 91       	pop	r24
     b80:	0f 90       	pop	r0
     b82:	0b be       	out	0x3b, r0	; 59
     b84:	0f 90       	pop	r0
     b86:	0f be       	out	0x3f, r0	; 63
     b88:	0f 90       	pop	r0
     b8a:	1f 90       	pop	r1
     b8c:	18 95       	reti

00000b8e <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     b8e:	1f 92       	push	r1
     b90:	0f 92       	push	r0
     b92:	0f b6       	in	r0, 0x3f	; 63
     b94:	0f 92       	push	r0
     b96:	11 24       	eor	r1, r1
     b98:	0b b6       	in	r0, 0x3b	; 59
     b9a:	0f 92       	push	r0
     b9c:	2f 93       	push	r18
     b9e:	3f 93       	push	r19
     ba0:	4f 93       	push	r20
     ba2:	5f 93       	push	r21
     ba4:	6f 93       	push	r22
     ba6:	7f 93       	push	r23
     ba8:	8f 93       	push	r24
     baa:	9f 93       	push	r25
     bac:	af 93       	push	r26
     bae:	bf 93       	push	r27
     bb0:	ef 93       	push	r30
     bb2:	ff 93       	push	r31
		//fcw_state_buf=rx_buf[1];	
		//rx_complete_flag=true;
		//rx_idx=0;
	//}
	
	 uint8_t d = UDR0;
     bb4:	8c b1       	in	r24, 0x0c	; 12

	 // ===== OTA 모드면: ASCII 라인 수신 =====
	 if (sub_ota_active) {
     bb6:	90 91 c5 03 	lds	r25, 0x03C5	; 0x8003c5 <sub_ota_active>
     bba:	99 23       	and	r25, r25
     bbc:	e1 f1       	breq	.+120    	; 0xc36 <__vector_18+0xa8>
		 
		 if (d == 0xFA) {
     bbe:	8a 3f       	cpi	r24, 0xFA	; 250
     bc0:	d1 f4       	brne	.+52     	; 0xbf6 <__vector_18+0x68>
			 if (ota_close_state == 0) ota_close_state = 1;
     bc2:	90 91 c2 02 	lds	r25, 0x02C2	; 0x8002c2 <ota_close_state>
     bc6:	91 11       	cpse	r25, r1
     bc8:	04 c0       	rjmp	.+8      	; 0xbd2 <__vector_18+0x44>
     bca:	91 e0       	ldi	r25, 0x01	; 1
     bcc:	90 93 c2 02 	sts	0x02C2, r25	; 0x8002c2 <ota_close_state>
     bd0:	14 c0       	rjmp	.+40     	; 0xbfa <__vector_18+0x6c>
			 else {
				 // 연속 2개 확인
				 sub_ota_active = 0;
     bd2:	10 92 c5 03 	sts	0x03C5, r1	; 0x8003c5 <sub_ota_active>
				 ota_idx = 0;
     bd6:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
				 ota_line_ready = 0;
     bda:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>
				 sub_tx_idx = 0;
     bde:	10 92 41 02 	sts	0x0241, r1	; 0x800241 <sub_tx_idx>
				 sub_tx_len = 0;
     be2:	10 92 40 02 	sts	0x0240, r1	; 0x800240 <sub_tx_len>
				 buzzer_player(fcw_state_buf);           //  안전하게 초기화
     be6:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <fcw_state_buf>
     bea:	60 de       	rcall	.-832    	; 0x8ac <buzzer_player>
				 UCSR0B &= ~(1<<UDRIE0);  //  TX 인터럽트 끄기
     bec:	8a b1       	in	r24, 0x0a	; 10
     bee:	8f 7d       	andi	r24, 0xDF	; 223
				 SubParam_SaveIfChange(); 
     bf0:	8a b9       	out	0x0a, r24	; 10
     bf2:	a5 dc       	rcall	.-1718   	; 0x53e <SubParam_SaveIfChange>
				 return;
     bf4:	f9 c0       	rjmp	.+498    	; 0xde8 <__vector_18+0x25a>
			 }
		 } 
		 else {
			ota_close_state = 0; // 연속성 깨지면 리셋
     bf6:	10 92 c2 02 	sts	0x02C2, r1	; 0x8002c2 <ota_close_state>
		 }
		 if (d == '\n') {
     bfa:	8a 30       	cpi	r24, 0x0A	; 10
     bfc:	61 f4       	brne	.+24     	; 0xc16 <__vector_18+0x88>
			 ota_line[ota_idx] = '\0';
     bfe:	e0 91 c4 02 	lds	r30, 0x02C4	; 0x8002c4 <ota_idx>
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	eb 53       	subi	r30, 0x3B	; 59
     c06:	fd 4f       	sbci	r31, 0xFD	; 253
     c08:	10 82       	st	Z, r1
			 ota_line_ready = 1;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	80 93 c3 02 	sts	0x02C3, r24	; 0x8002c3 <ota_line_ready>
			 ota_idx = 0;
     c10:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
     c14:	e9 c0       	rjmp	.+466    	; 0xde8 <__vector_18+0x25a>
			 } 
		 else {
			 if (ota_idx < sizeof(ota_line)-1) ota_line[ota_idx++] = (char)d;
     c16:	90 91 c4 02 	lds	r25, 0x02C4	; 0x8002c4 <ota_idx>
     c1a:	9f 3f       	cpi	r25, 0xFF	; 255
     c1c:	09 f4       	brne	.+2      	; 0xc20 <__vector_18+0x92>
     c1e:	e4 c0       	rjmp	.+456    	; 0xde8 <__vector_18+0x25a>
     c20:	e0 91 c4 02 	lds	r30, 0x02C4	; 0x8002c4 <ota_idx>
     c24:	91 e0       	ldi	r25, 0x01	; 1
     c26:	9e 0f       	add	r25, r30
     c28:	90 93 c4 02 	sts	0x02C4, r25	; 0x8002c4 <ota_idx>
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	eb 53       	subi	r30, 0x3B	; 59
     c30:	fd 4f       	sbci	r31, 0xFD	; 253
     c32:	80 83       	st	Z, r24
     c34:	d9 c0       	rjmp	.+434    	; 0xde8 <__vector_18+0x25a>
		 }
		 return;
	 }

	 // ===== 평소 모드: 2바이트 motor/fcw =====
	 rx_buf[rx_idx++] = d;
     c36:	e0 91 d2 03 	lds	r30, 0x03D2	; 0x8003d2 <rx_idx>
     c3a:	91 e0       	ldi	r25, 0x01	; 1
     c3c:	9e 0f       	add	r25, r30
     c3e:	90 93 d2 03 	sts	0x03D2, r25	; 0x8003d2 <rx_idx>
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	e3 52       	subi	r30, 0x23	; 35
     c46:	fc 4f       	sbci	r31, 0xFC	; 252
     c48:	80 83       	st	Z, r24
	 if (rx_idx >= 2) {
     c4a:	80 91 d2 03 	lds	r24, 0x03D2	; 0x8003d2 <rx_idx>
     c4e:	82 30       	cpi	r24, 0x02	; 2
     c50:	08 f4       	brcc	.+2      	; 0xc54 <__vector_18+0xc6>
     c52:	ca c0       	rjmp	.+404    	; 0xde8 <__vector_18+0x25a>
		 //  토큰(0xFF,0xFF) 오면 OTA 모드 진입
		 if (rx_buf[0] == 0xFF && rx_buf[1] == 0xFF) {
     c54:	80 91 dd 03 	lds	r24, 0x03DD	; 0x8003dd <rx_buf>
     c58:	8f 3f       	cpi	r24, 0xFF	; 255
     c5a:	09 f0       	breq	.+2      	; 0xc5e <__vector_18+0xd0>
     c5c:	b8 c0       	rjmp	.+368    	; 0xdce <__vector_18+0x240>
     c5e:	80 91 de 03 	lds	r24, 0x03DE	; 0x8003de <rx_buf+0x1>
     c62:	8f 3f       	cpi	r24, 0xFF	; 255
     c64:	09 f0       	breq	.+2      	; 0xc68 <__vector_18+0xda>
     c66:	b3 c0       	rjmp	.+358    	; 0xdce <__vector_18+0x240>
			 sub_ota_active = 1;
     c68:	91 e0       	ldi	r25, 0x01	; 1
     c6a:	90 93 c5 03 	sts	0x03C5, r25	; 0x8003c5 <sub_ota_active>
			 rx_idx = 0;
     c6e:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <rx_idx>
			 ota_idx = 0;
     c72:	10 92 c4 02 	sts	0x02C4, r1	; 0x8002c4 <ota_idx>
			 ota_line_ready = 0;
     c76:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>
			 buz_enable = 0;
     c7a:	10 92 ca 03 	sts	0x03CA, r1	; 0x8003ca <buz_enable>
			 buz_pattern = 0;
     c7e:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <buz_pattern>
			 buz_half_ticks = 0;
     c82:	10 92 ce 03 	sts	0x03CE, r1	; 0x8003ce <buz_half_ticks+0x1>
     c86:	10 92 cd 03 	sts	0x03CD, r1	; 0x8003cd <buz_half_ticks>
			 PORTG &= ~_BV(BUZZ_PIN_BIT);
     c8a:	e5 e6       	ldi	r30, 0x65	; 101
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
     c90:	8f 7e       	andi	r24, 0xEF	; 239
     c92:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c94:	80 81       	ld	r24, Z
     c96:	8b 7f       	andi	r24, 0xFB	; 251
     c98:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c9a:	80 81       	ld	r24, Z
     c9c:	8d 7f       	andi	r24, 0xFD	; 253
     c9e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ca0:	80 81       	ld	r24, Z
     ca2:	81 60       	ori	r24, 0x01	; 1
     ca4:	80 83       	st	Z, r24
     ca6:	86 ef       	ldi	r24, 0xF6	; 246
     ca8:	8a 95       	dec	r24
     caa:	f1 f7       	brne	.-4      	; 0xca8 <__vector_18+0x11a>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cac:	9b bb       	out	0x1b, r25	; 27
     cae:	86 ef       	ldi	r24, 0xF6	; 246
     cb0:	8a 95       	dec	r24
     cb2:	f1 f7       	brne	.-4      	; 0xcb0 <__vector_18+0x122>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cb4:	80 81       	ld	r24, Z
     cb6:	8e 7f       	andi	r24, 0xFE	; 254
     cb8:	80 83       	st	Z, r24
     cba:	82 e0       	ldi	r24, 0x02	; 2
     cbc:	06 c0       	rjmp	.+12     	; 0xcca <__vector_18+0x13c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cbe:	e6 e6       	ldi	r30, 0x66	; 102
     cc0:	fe e0       	ldi	r31, 0x0E	; 14
     cc2:	31 97       	sbiw	r30, 0x01	; 1
     cc4:	f1 f7       	brne	.-4      	; 0xcc2 <__vector_18+0x134>
     cc6:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cc8:	89 2f       	mov	r24, r25
     cca:	9f ef       	ldi	r25, 0xFF	; 255
     ccc:	98 0f       	add	r25, r24
     cce:	81 11       	cpse	r24, r1
     cd0:	f6 cf       	rjmp	.-20     	; 0xcbe <__vector_18+0x130>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cd2:	e5 e6       	ldi	r30, 0x65	; 101
     cd4:	f0 e0       	ldi	r31, 0x00	; 0
     cd6:	80 81       	ld	r24, Z
     cd8:	8b 7f       	andi	r24, 0xFB	; 251
     cda:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cdc:	80 81       	ld	r24, Z
     cde:	8d 7f       	andi	r24, 0xFD	; 253
     ce0:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ce2:	80 81       	ld	r24, Z
     ce4:	81 60       	ori	r24, 0x01	; 1
     ce6:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ce8:	86 ef       	ldi	r24, 0xF6	; 246
     cea:	8a 95       	dec	r24
     cec:	f1 f7       	brne	.-4      	; 0xcea <__vector_18+0x15c>
    _delay_us(50);
    LCD_WINST = command;          // put command
     cee:	80 e8       	ldi	r24, 0x80	; 128
     cf0:	8b bb       	out	0x1b, r24	; 27
     cf2:	86 ef       	ldi	r24, 0xF6	; 246
     cf4:	8a 95       	dec	r24
     cf6:	f1 f7       	brne	.-4      	; 0xcf4 <__vector_18+0x166>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cf8:	80 81       	ld	r24, Z
     cfa:	8e 7f       	andi	r24, 0xFE	; 254
     cfc:	80 83       	st	Z, r24
     cfe:	ad ef       	ldi	r26, 0xFD	; 253
     d00:	b1 e0       	ldi	r27, 0x01	; 1
     d02:	22 c0       	rjmp	.+68     	; 0xd48 <__vector_18+0x1ba>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d04:	11 96       	adiw	r26, 0x01	; 1
     d06:	81 e0       	ldi	r24, 0x01	; 1
     d08:	06 c0       	rjmp	.+12     	; 0xd16 <__vector_18+0x188>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d0a:	e6 e6       	ldi	r30, 0x66	; 102
     d0c:	fe e0       	ldi	r31, 0x0E	; 14
     d0e:	31 97       	sbiw	r30, 0x01	; 1
     d10:	f1 f7       	brne	.-4      	; 0xd0e <__vector_18+0x180>
     d12:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d14:	82 2f       	mov	r24, r18
     d16:	2f ef       	ldi	r18, 0xFF	; 255
     d18:	28 0f       	add	r18, r24
     d1a:	81 11       	cpse	r24, r1
     d1c:	f6 cf       	rjmp	.-20     	; 0xd0a <__vector_18+0x17c>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d1e:	e5 e6       	ldi	r30, 0x65	; 101
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	80 81       	ld	r24, Z
     d24:	84 60       	ori	r24, 0x04	; 4
     d26:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d28:	80 81       	ld	r24, Z
     d2a:	8d 7f       	andi	r24, 0xFD	; 253
     d2c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d2e:	80 81       	ld	r24, Z
     d30:	81 60       	ori	r24, 0x01	; 1
     d32:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d34:	86 ef       	ldi	r24, 0xF6	; 246
     d36:	8a 95       	dec	r24
     d38:	f1 f7       	brne	.-4      	; 0xd36 <__vector_18+0x1a8>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d3a:	9b bb       	out	0x1b, r25	; 27
     d3c:	86 ef       	ldi	r24, 0xF6	; 246
     d3e:	8a 95       	dec	r24
     d40:	f1 f7       	brne	.-4      	; 0xd3e <__vector_18+0x1b0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d42:	80 81       	ld	r24, Z
     d44:	8e 7f       	andi	r24, 0xFE	; 254
     d46:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d48:	9c 91       	ld	r25, X
     d4a:	91 11       	cpse	r25, r1
     d4c:	db cf       	rjmp	.-74     	; 0xd04 <__vector_18+0x176>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d4e:	e5 e6       	ldi	r30, 0x65	; 101
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	8b 7f       	andi	r24, 0xFB	; 251
     d56:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d58:	80 81       	ld	r24, Z
     d5a:	8d 7f       	andi	r24, 0xFD	; 253
     d5c:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d5e:	80 81       	ld	r24, Z
     d60:	81 60       	ori	r24, 0x01	; 1
     d62:	80 83       	st	Z, r24
     d64:	86 ef       	ldi	r24, 0xF6	; 246
     d66:	8a 95       	dec	r24
     d68:	f1 f7       	brne	.-4      	; 0xd66 <__vector_18+0x1d8>
    _delay_us(50);
    LCD_WINST = command;          // put command
     d6a:	80 ec       	ldi	r24, 0xC0	; 192
     d6c:	8b bb       	out	0x1b, r24	; 27
     d6e:	86 ef       	ldi	r24, 0xF6	; 246
     d70:	8a 95       	dec	r24
     d72:	f1 f7       	brne	.-4      	; 0xd70 <__vector_18+0x1e2>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d74:	80 81       	ld	r24, Z
     d76:	8e 7f       	andi	r24, 0xFE	; 254
     d78:	80 83       	st	Z, r24
     d7a:	a6 e0       	ldi	r26, 0x06	; 6
     d7c:	b2 e0       	ldi	r27, 0x02	; 2
     d7e:	22 c0       	rjmp	.+68     	; 0xdc4 <__vector_18+0x236>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     d80:	11 96       	adiw	r26, 0x01	; 1
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	06 c0       	rjmp	.+12     	; 0xd92 <__vector_18+0x204>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d86:	e6 e6       	ldi	r30, 0x66	; 102
     d88:	fe e0       	ldi	r31, 0x0E	; 14
     d8a:	31 97       	sbiw	r30, 0x01	; 1
     d8c:	f1 f7       	brne	.-4      	; 0xd8a <__vector_18+0x1fc>
     d8e:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d90:	82 2f       	mov	r24, r18
     d92:	2f ef       	ldi	r18, 0xFF	; 255
     d94:	28 0f       	add	r18, r24
     d96:	81 11       	cpse	r24, r1
     d98:	f6 cf       	rjmp	.-20     	; 0xd86 <__vector_18+0x1f8>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d9a:	e5 e6       	ldi	r30, 0x65	; 101
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	84 60       	ori	r24, 0x04	; 4
     da2:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     da4:	80 81       	ld	r24, Z
     da6:	8d 7f       	andi	r24, 0xFD	; 253
     da8:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     daa:	80 81       	ld	r24, Z
     dac:	81 60       	ori	r24, 0x01	; 1
     dae:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     db0:	86 ef       	ldi	r24, 0xF6	; 246
     db2:	8a 95       	dec	r24
     db4:	f1 f7       	brne	.-4      	; 0xdb2 <__vector_18+0x224>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     db6:	9b bb       	out	0x1b, r25	; 27
     db8:	86 ef       	ldi	r24, 0xF6	; 246
     dba:	8a 95       	dec	r24
     dbc:	f1 f7       	brne	.-4      	; 0xdba <__vector_18+0x22c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dbe:	80 81       	ld	r24, Z
     dc0:	8e 7f       	andi	r24, 0xFE	; 254
     dc2:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     dc4:	9c 91       	ld	r25, X
     dc6:	91 11       	cpse	r25, r1
			 LCD_Clear();
			 LCD_Pos(0,0);
			 LCD_Str("OTA MODE");
			 LCD_Pos(1,0);
			 LCD_Str("WAIT DATA...");
			 Sub_Send_parameter();
     dc8:	db cf       	rjmp	.-74     	; 0xd80 <__vector_18+0x1f2>
     dca:	d7 dd       	rcall	.-1106   	; 0x97a <Sub_Send_parameter>
			 return;
     dcc:	0d c0       	rjmp	.+26     	; 0xde8 <__vector_18+0x25a>
		 }

		 speedflag_buf = rx_buf[0];
     dce:	ed ed       	ldi	r30, 0xDD	; 221
     dd0:	f3 e0       	ldi	r31, 0x03	; 3
     dd2:	80 81       	ld	r24, Z
     dd4:	80 93 d1 03 	sts	0x03D1, r24	; 0x8003d1 <speedflag_buf>
		 fcw_state_buf = rx_buf[1];
     dd8:	81 81       	ldd	r24, Z+1	; 0x01
     dda:	80 93 d0 03 	sts	0x03D0, r24	; 0x8003d0 <fcw_state_buf>
		 rx_complete_flag = true;
     dde:	81 e0       	ldi	r24, 0x01	; 1
     de0:	80 93 cf 03 	sts	0x03CF, r24	; 0x8003cf <rx_complete_flag>
		 rx_idx = 0;
     de4:	10 92 d2 03 	sts	0x03D2, r1	; 0x8003d2 <rx_idx>
	 }
	
	
}
     de8:	ff 91       	pop	r31
     dea:	ef 91       	pop	r30
     dec:	bf 91       	pop	r27
     dee:	af 91       	pop	r26
     df0:	9f 91       	pop	r25
     df2:	8f 91       	pop	r24
     df4:	7f 91       	pop	r23
     df6:	6f 91       	pop	r22
     df8:	5f 91       	pop	r21
     dfa:	4f 91       	pop	r20
     dfc:	3f 91       	pop	r19
     dfe:	2f 91       	pop	r18
     e00:	0f 90       	pop	r0
     e02:	0b be       	out	0x3b, r0	; 59
     e04:	0f 90       	pop	r0
     e06:	0f be       	out	0x3f, r0	; 63
     e08:	0f 90       	pop	r0
     e0a:	1f 90       	pop	r1
     e0c:	18 95       	reti

00000e0e <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     e0e:	1f 92       	push	r1
     e10:	0f 92       	push	r0
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	0f 92       	push	r0
     e16:	11 24       	eor	r1, r1
     e18:	8f 93       	push	r24
     e1a:	9f 93       	push	r25
	ti_Cnt_1ms++;
     e1c:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <ti_Cnt_1ms>
     e20:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e24:	01 96       	adiw	r24, 0x01	; 1
     e26:	90 93 e0 03 	sts	0x03E0, r25	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e2a:	80 93 df 03 	sts	0x03DF, r24	; 0x8003df <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=100){
     e2e:	80 91 df 03 	lds	r24, 0x03DF	; 0x8003df <ti_Cnt_1ms>
     e32:	90 91 e0 03 	lds	r25, 0x03E0	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e36:	84 36       	cpi	r24, 0x64	; 100
     e38:	91 05       	cpc	r25, r1
     e3a:	38 f0       	brcs	.+14     	; 0xe4a <__vector_15+0x3c>
		measure_ready=1;
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	80 93 dc 03 	sts	0x03DC, r24	; 0x8003dc <measure_ready>
		ti_Cnt_1ms=0;
     e42:	10 92 e0 03 	sts	0x03E0, r1	; 0x8003e0 <ti_Cnt_1ms+0x1>
     e46:	10 92 df 03 	sts	0x03DF, r1	; 0x8003df <ti_Cnt_1ms>
	}
}
     e4a:	9f 91       	pop	r25
     e4c:	8f 91       	pop	r24
     e4e:	0f 90       	pop	r0
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	0f 90       	pop	r0
     e54:	1f 90       	pop	r1
     e56:	18 95       	reti

00000e58 <__vector_9>:
ISR(TIMER2_COMP_vect)
{
     e58:	1f 92       	push	r1
     e5a:	0f 92       	push	r0
     e5c:	0f b6       	in	r0, 0x3f	; 63
     e5e:	0f 92       	push	r0
     e60:	11 24       	eor	r1, r1
     e62:	0b b6       	in	r0, 0x3b	; 59
     e64:	0f 92       	push	r0
     e66:	2f 93       	push	r18
     e68:	3f 93       	push	r19
     e6a:	8f 93       	push	r24
     e6c:	9f 93       	push	r25
     e6e:	ef 93       	push	r30
     e70:	ff 93       	push	r31
	if (!buz_enable || buz_half_ticks == 0) {
     e72:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <buz_enable>
     e76:	88 23       	and	r24, r24
     e78:	31 f0       	breq	.+12     	; 0xe86 <__vector_9+0x2e>
     e7a:	80 91 cd 03 	lds	r24, 0x03CD	; 0x8003cd <buz_half_ticks>
     e7e:	90 91 ce 03 	lds	r25, 0x03CE	; 0x8003ce <buz_half_ticks+0x1>
     e82:	89 2b       	or	r24, r25
     e84:	29 f4       	brne	.+10     	; 0xe90 <__vector_9+0x38>
		buz_toggle_cnt = 0;
     e86:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     e8a:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
		return;
     e8e:	87 c0       	rjmp	.+270    	; 0xf9e <__vector_9+0x146>
	}

	/* ===== WARNING : double beep FSM ===== */
	if (buz_pattern && fcw_state_buf == FCW_WARNING)
     e90:	80 91 c9 03 	lds	r24, 0x03C9	; 0x8003c9 <buz_pattern>
     e94:	88 23       	and	r24, r24
     e96:	09 f4       	brne	.+2      	; 0xe9a <__vector_9+0x42>
     e98:	68 c0       	rjmp	.+208    	; 0xf6a <__vector_9+0x112>
     e9a:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <fcw_state_buf>
     e9e:	81 30       	cpi	r24, 0x01	; 1
     ea0:	09 f0       	breq	.+2      	; 0xea4 <__vector_9+0x4c>
     ea2:	63 c0       	rjmp	.+198    	; 0xf6a <__vector_9+0x112>
	{
		buz_phase_cnt++;
     ea4:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     ea8:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     eac:	01 96       	adiw	r24, 0x01	; 1
     eae:	90 93 c8 03 	sts	0x03C8, r25	; 0x8003c8 <buz_phase_cnt+0x1>
     eb2:	80 93 c7 03 	sts	0x03C7, r24	; 0x8003c7 <buz_phase_cnt>

		switch (warn_step)
     eb6:	80 91 c6 03 	lds	r24, 0x03C6	; 0x8003c6 <warn_step>
     eba:	81 30       	cpi	r24, 0x01	; 1
     ebc:	01 f1       	breq	.+64     	; 0xefe <__vector_9+0xa6>
     ebe:	30 f0       	brcs	.+12     	; 0xecc <__vector_9+0x74>
     ec0:	82 30       	cpi	r24, 0x02	; 2
     ec2:	69 f1       	breq	.+90     	; 0xf1e <__vector_9+0xc6>
     ec4:	83 30       	cpi	r24, 0x03	; 3
     ec6:	09 f4       	brne	.+2      	; 0xeca <__vector_9+0x72>
     ec8:	42 c0       	rjmp	.+132    	; 0xf4e <__vector_9+0xf6>
     eca:	4f c0       	rjmp	.+158    	; 0xf6a <__vector_9+0x112>
		{
			case 0: // ON1 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     ecc:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     ed0:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     ed4:	80 32       	cpi	r24, 0x20	; 32
     ed6:	93 40       	sbci	r25, 0x03	; 3
     ed8:	08 f4       	brcc	.+2      	; 0xedc <__vector_9+0x84>
     eda:	47 c0       	rjmp	.+142    	; 0xf6a <__vector_9+0x112>
				warn_step = 1;
     edc:	81 e0       	ldi	r24, 0x01	; 1
     ede:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     ee2:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     ee6:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     eea:	e5 e6       	ldi	r30, 0x65	; 101
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	8f 7e       	andi	r24, 0xEF	; 239
     ef2:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     ef4:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     ef8:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
     efc:	36 c0       	rjmp	.+108    	; 0xf6a <__vector_9+0x112>
			}
			break;

			case 1: // OFF1 (120ms)
			if (buz_phase_cnt >= MS_TO_TICKS(120)) {
     efe:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     f02:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     f06:	80 3b       	cpi	r24, 0xB0	; 176
     f08:	94 40       	sbci	r25, 0x04	; 4
     f0a:	08 f4       	brcc	.+2      	; 0xf0e <__vector_9+0xb6>
     f0c:	48 c0       	rjmp	.+144    	; 0xf9e <__vector_9+0x146>
				warn_step = 2;
     f0e:	82 e0       	ldi	r24, 0x02	; 2
     f10:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     f14:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     f18:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
     f1c:	40 c0       	rjmp	.+128    	; 0xf9e <__vector_9+0x146>
			}
			return;

			case 2: // ON2 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     f1e:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     f22:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     f26:	80 32       	cpi	r24, 0x20	; 32
     f28:	93 40       	sbci	r25, 0x03	; 3
     f2a:	f8 f0       	brcs	.+62     	; 0xf6a <__vector_9+0x112>
				warn_step = 3;
     f2c:	83 e0       	ldi	r24, 0x03	; 3
     f2e:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     f32:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     f36:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     f3a:	e5 e6       	ldi	r30, 0x65	; 101
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	8f 7e       	andi	r24, 0xEF	; 239
     f42:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     f44:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     f48:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
     f4c:	0e c0       	rjmp	.+28     	; 0xf6a <__vector_9+0x112>
			}
			break;

			case 3: // OFF_LONG (600ms)
			if (buz_phase_cnt >= MS_TO_TICKS(600)) {
     f4e:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <buz_phase_cnt>
     f52:	90 91 c8 03 	lds	r25, 0x03C8	; 0x8003c8 <buz_phase_cnt+0x1>
     f56:	80 37       	cpi	r24, 0x70	; 112
     f58:	97 41       	sbci	r25, 0x17	; 23
     f5a:	08 f1       	brcs	.+66     	; 0xf9e <__vector_9+0x146>
				warn_step = 0;
     f5c:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <warn_step>
				buz_phase_cnt = 0;
     f60:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <buz_phase_cnt+0x1>
     f64:	10 92 c7 03 	sts	0x03C7, r1	; 0x8003c7 <buz_phase_cnt>
     f68:	1a c0       	rjmp	.+52     	; 0xf9e <__vector_9+0x146>
			return;
		}
	}

	/* ===== 주파수 토글 (WARNING ON 구간 + DANGER 연속) ===== */
	if (++buz_toggle_cnt >= buz_half_ticks) {
     f6a:	80 91 cb 03 	lds	r24, 0x03CB	; 0x8003cb <buz_toggle_cnt>
     f6e:	90 91 cc 03 	lds	r25, 0x03CC	; 0x8003cc <buz_toggle_cnt+0x1>
     f72:	01 96       	adiw	r24, 0x01	; 1
     f74:	90 93 cc 03 	sts	0x03CC, r25	; 0x8003cc <buz_toggle_cnt+0x1>
     f78:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <buz_toggle_cnt>
     f7c:	20 91 cd 03 	lds	r18, 0x03CD	; 0x8003cd <buz_half_ticks>
     f80:	30 91 ce 03 	lds	r19, 0x03CE	; 0x8003ce <buz_half_ticks+0x1>
     f84:	82 17       	cp	r24, r18
     f86:	93 07       	cpc	r25, r19
     f88:	50 f0       	brcs	.+20     	; 0xf9e <__vector_9+0x146>
		buz_toggle_cnt = 0;
     f8a:	10 92 cc 03 	sts	0x03CC, r1	; 0x8003cc <buz_toggle_cnt+0x1>
     f8e:	10 92 cb 03 	sts	0x03CB, r1	; 0x8003cb <buz_toggle_cnt>
		PORTG ^= _BV(BUZZ_PIN_BIT);
     f92:	e5 e6       	ldi	r30, 0x65	; 101
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	90 81       	ld	r25, Z
     f98:	80 e1       	ldi	r24, 0x10	; 16
     f9a:	89 27       	eor	r24, r25
     f9c:	80 83       	st	Z, r24
	}
}
     f9e:	ff 91       	pop	r31
     fa0:	ef 91       	pop	r30
     fa2:	9f 91       	pop	r25
     fa4:	8f 91       	pop	r24
     fa6:	3f 91       	pop	r19
     fa8:	2f 91       	pop	r18
     faa:	0f 90       	pop	r0
     fac:	0b be       	out	0x3b, r0	; 59
     fae:	0f 90       	pop	r0
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	0f 90       	pop	r0
     fb4:	1f 90       	pop	r1
     fb6:	18 95       	reti

00000fb8 <disable_jtag>:



void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     fb8:	84 b7       	in	r24, 0x34	; 52
     fba:	80 68       	ori	r24, 0x80	; 128
     fbc:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fbe:	84 b7       	in	r24, 0x34	; 52
     fc0:	80 68       	ori	r24, 0x80	; 128
     fc2:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fc4:	84 b7       	in	r24, 0x34	; 52
     fc6:	80 68       	ori	r24, 0x80	; 128
     fc8:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     fca:	84 b7       	in	r24, 0x34	; 52
     fcc:	80 68       	ori	r24, 0x80	; 128
     fce:	84 bf       	out	0x34, r24	; 52
     fd0:	08 95       	ret

00000fd2 <main>:
}

int main(void)
{
     fd2:	cf 93       	push	r28
     fd4:	df 93       	push	r29
     fd6:	cd b7       	in	r28, 0x3d	; 61
     fd8:	de b7       	in	r29, 0x3e	; 62
     fda:	ad 97       	sbiw	r28, 0x2d	; 45
     fdc:	0f b6       	in	r0, 0x3f	; 63
     fde:	f8 94       	cli
     fe0:	de bf       	out	0x3e, r29	; 62
     fe2:	0f be       	out	0x3f, r0	; 63
     fe4:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     fe6:	e8 df       	rcall	.-48     	; 0xfb8 <disable_jtag>
	SubParam_Init();
     fe8:	4d da       	rcall	.-2918   	; 0x484 <SubParam_Init>
     fea:	80 91 d7 03 	lds	r24, 0x03D7	; 0x8003d7 <sub_param>
	uint8_t speed=(uint8_t)sub_param.motor_speed_basic; 
     fee:	89 83       	std	Y+1, r24	; 0x01
	usart0_init();
     ff0:	72 d8       	rcall	.-3868   	; 0xd6 <usart0_init>
     ff2:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     ff4:	8a bb       	out	0x1a, r24	; 26
     ff6:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	87 60       	ori	r24, 0x07	; 7
     ffe:	80 83       	st	Z, r24
    1000:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	8b 7f       	andi	r24, 0xFB	; 251
    1008:	80 83       	st	Z, r24
    100a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    100c:	8d 7f       	andi	r24, 0xFD	; 253
    100e:	80 83       	st	Z, r24
    1010:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1012:	81 60       	ori	r24, 0x01	; 1
    1014:	80 83       	st	Z, r24
    1016:	86 ef       	ldi	r24, 0xF6	; 246
    1018:	8a 95       	dec	r24
    101a:	f1 f7       	brne	.-4      	; 0x1018 <__DATA_REGION_LENGTH__+0x18>
    101c:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    101e:	8b bb       	out	0x1b, r24	; 27
    1020:	96 ef       	ldi	r25, 0xF6	; 246
    1022:	9a 95       	dec	r25
    1024:	f1 f7       	brne	.-4      	; 0x1022 <__DATA_REGION_LENGTH__+0x22>
    1026:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1028:	8e 7f       	andi	r24, 0xFE	; 254
    102a:	80 83       	st	Z, r24
    102c:	84 e0       	ldi	r24, 0x04	; 4
    102e:	06 c0       	rjmp	.+12     	; 0x103c <__DATA_REGION_LENGTH__+0x3c>
    1030:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1032:	fe e0       	ldi	r31, 0x0E	; 14
    1034:	31 97       	sbiw	r30, 0x01	; 1
    1036:	f1 f7       	brne	.-4      	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
    1038:	00 00       	nop
    103a:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    103c:	9f ef       	ldi	r25, 0xFF	; 255
    103e:	98 0f       	add	r25, r24
    1040:	81 11       	cpse	r24, r1
    1042:	f6 cf       	rjmp	.-20     	; 0x1030 <__DATA_REGION_LENGTH__+0x30>
    1044:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	8b 7f       	andi	r24, 0xFB	; 251
    104c:	80 83       	st	Z, r24
    104e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1050:	8d 7f       	andi	r24, 0xFD	; 253
    1052:	80 83       	st	Z, r24
    1054:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1056:	81 60       	ori	r24, 0x01	; 1
    1058:	80 83       	st	Z, r24
    105a:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    105c:	8a 95       	dec	r24
    105e:	f1 f7       	brne	.-4      	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1060:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    1062:	8b bb       	out	0x1b, r24	; 27
    1064:	96 ef       	ldi	r25, 0xF6	; 246
    1066:	9a 95       	dec	r25
    1068:	f1 f7       	brne	.-4      	; 0x1066 <__DATA_REGION_LENGTH__+0x66>
    106a:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    106c:	8e 7f       	andi	r24, 0xFE	; 254
    106e:	80 83       	st	Z, r24
    1070:	84 e0       	ldi	r24, 0x04	; 4
    1072:	06 c0       	rjmp	.+12     	; 0x1080 <__DATA_REGION_LENGTH__+0x80>
    1074:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1076:	fe e0       	ldi	r31, 0x0E	; 14
    1078:	31 97       	sbiw	r30, 0x01	; 1
    107a:	f1 f7       	brne	.-4      	; 0x1078 <__DATA_REGION_LENGTH__+0x78>
    107c:	00 00       	nop
    107e:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1080:	9f ef       	ldi	r25, 0xFF	; 255
    1082:	98 0f       	add	r25, r24
    1084:	81 11       	cpse	r24, r1
    1086:	f6 cf       	rjmp	.-20     	; 0x1074 <__DATA_REGION_LENGTH__+0x74>
    1088:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	8b 7f       	andi	r24, 0xFB	; 251
    1090:	80 83       	st	Z, r24
    1092:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1094:	8d 7f       	andi	r24, 0xFD	; 253
    1096:	80 83       	st	Z, r24
    1098:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    109a:	81 60       	ori	r24, 0x01	; 1
    109c:	80 83       	st	Z, r24
    109e:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10a0:	8a 95       	dec	r24
    10a2:	f1 f7       	brne	.-4      	; 0x10a0 <__DATA_REGION_LENGTH__+0xa0>
    10a4:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
    10a6:	8b bb       	out	0x1b, r24	; 27
    10a8:	96 ef       	ldi	r25, 0xF6	; 246
    10aa:	9a 95       	dec	r25
    10ac:	f1 f7       	brne	.-4      	; 0x10aa <__DATA_REGION_LENGTH__+0xaa>
    10ae:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    10b0:	8e 7f       	andi	r24, 0xFE	; 254
    10b2:	80 83       	st	Z, r24
    10b4:	84 e0       	ldi	r24, 0x04	; 4
    10b6:	06 c0       	rjmp	.+12     	; 0x10c4 <__DATA_REGION_LENGTH__+0xc4>
    10b8:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10ba:	fe e0       	ldi	r31, 0x0E	; 14
    10bc:	31 97       	sbiw	r30, 0x01	; 1
    10be:	f1 f7       	brne	.-4      	; 0x10bc <__DATA_REGION_LENGTH__+0xbc>
    10c0:	00 00       	nop
    10c2:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    10c4:	9f ef       	ldi	r25, 0xFF	; 255
    10c6:	98 0f       	add	r25, r24
    10c8:	81 11       	cpse	r24, r1
    10ca:	f6 cf       	rjmp	.-20     	; 0x10b8 <__DATA_REGION_LENGTH__+0xb8>
    10cc:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    10ce:	f0 e0       	ldi	r31, 0x00	; 0
    10d0:	80 81       	ld	r24, Z
    10d2:	8b 7f       	andi	r24, 0xFB	; 251
    10d4:	80 83       	st	Z, r24
    10d6:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    10d8:	8d 7f       	andi	r24, 0xFD	; 253
    10da:	80 83       	st	Z, r24
    10dc:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    10de:	81 60       	ori	r24, 0x01	; 1
    10e0:	80 83       	st	Z, r24
    10e2:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10e4:	8a 95       	dec	r24
    10e6:	f1 f7       	brne	.-4      	; 0x10e4 <__DATA_REGION_LENGTH__+0xe4>
    10e8:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
    10ea:	8b bb       	out	0x1b, r24	; 27
    10ec:	96 ef       	ldi	r25, 0xF6	; 246
    10ee:	9a 95       	dec	r25
    10f0:	f1 f7       	brne	.-4      	; 0x10ee <__DATA_REGION_LENGTH__+0xee>
    10f2:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    10f4:	8e 7f       	andi	r24, 0xFE	; 254
    10f6:	80 83       	st	Z, r24
    10f8:	82 e0       	ldi	r24, 0x02	; 2
    10fa:	06 c0       	rjmp	.+12     	; 0x1108 <__stack+0x9>
    10fc:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10fe:	fe e0       	ldi	r31, 0x0E	; 14
    1100:	31 97       	sbiw	r30, 0x01	; 1
    1102:	f1 f7       	brne	.-4      	; 0x1100 <__stack+0x1>
    1104:	00 00       	nop
    1106:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1108:	9f ef       	ldi	r25, 0xFF	; 255
    110a:	98 0f       	add	r25, r24
    110c:	81 11       	cpse	r24, r1
    110e:	f6 cf       	rjmp	.-20     	; 0x10fc <__DATA_REGION_LENGTH__+0xfc>
    1110:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	8b 7f       	andi	r24, 0xFB	; 251
    1118:	80 83       	st	Z, r24
    111a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    111c:	8d 7f       	andi	r24, 0xFD	; 253
    111e:	80 83       	st	Z, r24
    1120:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1122:	81 60       	ori	r24, 0x01	; 1
    1124:	80 83       	st	Z, r24
    1126:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1128:	8a 95       	dec	r24
    112a:	f1 f7       	brne	.-4      	; 0x1128 <__stack+0x29>
    112c:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
    112e:	8b bb       	out	0x1b, r24	; 27
    1130:	96 ef       	ldi	r25, 0xF6	; 246
    1132:	9a 95       	dec	r25
    1134:	f1 f7       	brne	.-4      	; 0x1132 <__stack+0x33>
    1136:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1138:	8e 7f       	andi	r24, 0xFE	; 254
    113a:	80 83       	st	Z, r24
    113c:	82 e0       	ldi	r24, 0x02	; 2
    113e:	06 c0       	rjmp	.+12     	; 0x114c <__stack+0x4d>
    1140:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1142:	fe e0       	ldi	r31, 0x0E	; 14
    1144:	31 97       	sbiw	r30, 0x01	; 1
    1146:	f1 f7       	brne	.-4      	; 0x1144 <__stack+0x45>
    1148:	00 00       	nop
    114a:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    114c:	9f ef       	ldi	r25, 0xFF	; 255
    114e:	98 0f       	add	r25, r24
    1150:	81 11       	cpse	r24, r1
    LCD_Delay(4);
    LCD_Comm(0x0E);   // display on, cursor on
    LCD_Delay(2);
    LCD_Comm(0x06);   // entry mode: increment
    LCD_Delay(2);
    LCD_Clear();
    1152:	f6 cf       	rjmp	.-20     	; 0x1140 <__stack+0x41>
    1154:	08 d8       	rcall	.-4080   	; 0x166 <LCD_Clear>
	LCD_Init();
	Timer0_Init();
    1156:	7a d9       	rcall	.-3340   	; 0x44c <Timer0_Init>
    1158:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
    115c:	82 e3       	ldi	r24, 0x32	; 50
    TWBR = 0x32;
    115e:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
    1162:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
    1164:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
    1168:	79 d9       	rcall	.-3342   	; 0x45c <pwm1_init>
	Timer2_Init();
    116a:	7d d9       	rcall	.-3334   	; 0x466 <pwm3_init>
    116c:	83 d9       	rcall	.-3322   	; 0x474 <Timer2_Init>
	motor_speed_set(speed);
    116e:	89 81       	ldd	r24, Y+1	; 0x01
    1170:	eb d9       	rcall	.-3114   	; 0x548 <motor_speed_set>
    1172:	87 b3       	in	r24, 0x17	; 23

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
    1174:	8f 66       	ori	r24, 0x6F	; 111
    1176:	87 bb       	out	0x17, r24	; 23
    1178:	82 b1       	in	r24, 0x02	; 2
	DDRE |= (1<<PE3) | (1<<PE4);
    117a:	88 61       	ori	r24, 0x18	; 24
    117c:	82 b9       	out	0x02, r24	; 2
    117e:	81 b3       	in	r24, 0x11	; 17
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
    1180:	80 6f       	ori	r24, 0xF0	; 240
    1182:	81 bb       	out	0x11, r24	; 17
    1184:	e4 e6       	ldi	r30, 0x64	; 100
	DDRG |= _BV(BUZZ_PIN_BIT);
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	80 81       	ld	r24, Z
    118a:	80 61       	ori	r24, 0x10	; 16
    118c:	80 83       	st	Z, r24
    118e:	05 e6       	ldi	r16, 0x65	; 101
	PORTG &= ~_BV(BUZZ_PIN_BIT);
    1190:	10 e0       	ldi	r17, 0x00	; 0
    1192:	f8 01       	movw	r30, r16
    1194:	80 81       	ld	r24, Z
    1196:	8f 7e       	andi	r24, 0xEF	; 239
    1198:	80 83       	st	Z, r24
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	unsigned int res=0;
	uint8_t motor_flag=0;
    119a:	1c a6       	std	Y+44, r1	; 0x2c
	uint8_t fcw_state=0;
    119c:	1d a6       	std	Y+45, r1	; 0x2d



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
    119e:	41 e5       	ldi	r20, 0x51	; 81
    11a0:	60 e0       	ldi	r22, 0x00	; 0
    11a2:	80 ee       	ldi	r24, 0xE0	; 224
    11a4:	03 d8       	rcall	.-4090   	; 0x1ac <SRF02_i2C_Write>
    11a6:	f8 01       	movw	r30, r16
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    11a8:	90 81       	ld	r25, Z
    11aa:	9b 7f       	andi	r25, 0xFB	; 251
    11ac:	90 83       	st	Z, r25
    11ae:	90 81       	ld	r25, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    11b0:	9d 7f       	andi	r25, 0xFD	; 253
    11b2:	90 83       	st	Z, r25
    11b4:	90 81       	ld	r25, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    11b6:	91 60       	ori	r25, 0x01	; 1
    11b8:	90 83       	st	Z, r25
    11ba:	f6 ef       	ldi	r31, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    11bc:	fa 95       	dec	r31
    11be:	f1 f7       	brne	.-4      	; 0x11bc <__stack+0xbd>
    11c0:	90 ec       	ldi	r25, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
    11c2:	9b bb       	out	0x1b, r25	; 27
    11c4:	96 ef       	ldi	r25, 0xF6	; 246
    11c6:	9a 95       	dec	r25
    11c8:	f1 f7       	brne	.-4      	; 0x11c6 <__stack+0xc7>
    11ca:	f8 01       	movw	r30, r16
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    11cc:	90 81       	ld	r25, Z
    11ce:	9e 7f       	andi	r25, 0xFE	; 254
    11d0:	90 83       	st	Z, r25
    11d2:	1f 92       	push	r1
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
    11d4:	8f 93       	push	r24
    11d6:	88 e2       	ldi	r24, 0x28	; 40
    11d8:	92 e0       	ldi	r25, 0x02	; 2
    11da:	9f 93       	push	r25
    11dc:	8f 93       	push	r24
    11de:	8e 01       	movw	r16, r28
    11e0:	0c 5f       	subi	r16, 0xFC	; 252
    11e2:	1f 4f       	sbci	r17, 0xFF	; 255
    11e4:	1f 93       	push	r17
    11e6:	0f 93       	push	r16
    11e8:	b5 d1       	rcall	.+874    	; 0x1554 <sprintf>
    11ea:	0f 90       	pop	r0
    11ec:	0f 90       	pop	r0
    11ee:	0f 90       	pop	r0
    11f0:	0f 90       	pop	r0
    11f2:	0f 90       	pop	r0
    11f4:	0f 90       	pop	r0
    11f6:	d8 01       	movw	r26, r16
    11f8:	22 c0       	rjmp	.+68     	; 0x123e <__stack+0x13f>
    11fa:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    11fc:	81 e0       	ldi	r24, 0x01	; 1
    11fe:	06 c0       	rjmp	.+12     	; 0x120c <__stack+0x10d>
    1200:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1202:	fe e0       	ldi	r31, 0x0E	; 14
    1204:	31 97       	sbiw	r30, 0x01	; 1
    1206:	f1 f7       	brne	.-4      	; 0x1204 <__stack+0x105>
    1208:	00 00       	nop
    120a:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    120c:	2f ef       	ldi	r18, 0xFF	; 255
    120e:	28 0f       	add	r18, r24
    1210:	81 11       	cpse	r24, r1
    1212:	f6 cf       	rjmp	.-20     	; 0x1200 <__stack+0x101>
    1214:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	84 60       	ori	r24, 0x04	; 4
    121c:	80 83       	st	Z, r24
    121e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1220:	8d 7f       	andi	r24, 0xFD	; 253
    1222:	80 83       	st	Z, r24
    1224:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1226:	81 60       	ori	r24, 0x01	; 1
    1228:	80 83       	st	Z, r24
    122a:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    122c:	8a 95       	dec	r24
    122e:	f1 f7       	brne	.-4      	; 0x122c <__stack+0x12d>
    1230:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1232:	96 ef       	ldi	r25, 0xF6	; 246
    1234:	9a 95       	dec	r25
    1236:	f1 f7       	brne	.-4      	; 0x1234 <__stack+0x135>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1238:	80 81       	ld	r24, Z
    123a:	8e 7f       	andi	r24, 0xFE	; 254
    123c:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    123e:	9c 91       	ld	r25, X
    1240:	91 11       	cpse	r25, r1
    1242:	db cf       	rjmp	.-74     	; 0x11fa <__stack+0xfb>
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
    1244:	80 ee       	ldi	r24, 0xE0	; 224
    1246:	ce d8       	rcall	.-3684   	; 0x3e4 <startRanging>
	ti_Cnt_1ms=0;
    1248:	10 92 e0 03 	sts	0x03E0, r1	; 0x8003e0 <ti_Cnt_1ms+0x1>
    124c:	10 92 df 03 	sts	0x03DF, r1	; 0x8003df <ti_Cnt_1ms>
	
	
	sei();
    1250:	78 94       	sei
	motor_driection(sub_param.dir_flag);
    1252:	07 ed       	ldi	r16, 0xD7	; 215
    1254:	13 e0       	ldi	r17, 0x03	; 3
    1256:	f8 01       	movw	r30, r16
    1258:	84 81       	ldd	r24, Z+4	; 0x04
    125a:	cc d9       	rcall	.-3176   	; 0x5f4 <motor_driection>
	motor_drive((uint8_t)sub_param.motor_speed_basic, &speed);
    125c:	be 01       	movw	r22, r28
    125e:	6f 5f       	subi	r22, 0xFF	; 255
    1260:	7f 4f       	sbci	r23, 0xFF	; 255
    1262:	f8 01       	movw	r30, r16
    1264:	80 81       	ld	r24, Z
    1266:	fa d9       	rcall	.-3084   	; 0x65c <motor_drive>
	while (1)
	{
		
		if (sub_ota_active)
    1268:	80 91 c5 03 	lds	r24, 0x03C5	; 0x8003c5 <sub_ota_active>
    126c:	88 23       	and	r24, r24
		{
			motor_drive(MOTOR_STOP,&speed);
    126e:	69 f0       	breq	.+26     	; 0x128a <__stack+0x18b>
    1270:	be 01       	movw	r22, r28
    1272:	6f 5f       	subi	r22, 0xFF	; 255
    1274:	7f 4f       	sbci	r23, 0xFF	; 255
    1276:	83 e0       	ldi	r24, 0x03	; 3
    1278:	f1 d9       	rcall	.-3102   	; 0x65c <motor_drive>
			if (ota_line_ready) {
    127a:	80 91 c3 02 	lds	r24, 0x02C3	; 0x8002c3 <ota_line_ready>
    127e:	88 23       	and	r24, r24
    1280:	99 f3       	breq	.-26     	; 0x1268 <__stack+0x169>
				ota_line_ready = 0;
    1282:	10 92 c3 02 	sts	0x02C3, r1	; 0x8002c3 <ota_line_ready>

				Parameter_change();
				continue;
    1286:	01 dc       	rcall	.-2046   	; 0xa8a <Parameter_change>
			}
			continue;
		}
		
		if(rx_complete_flag){
    1288:	ef cf       	rjmp	.-34     	; 0x1268 <__stack+0x169>
    128a:	80 91 cf 03 	lds	r24, 0x03CF	; 0x8003cf <rx_complete_flag>
			main_rx_cmd_uart0(&motor_flag, &fcw_state);
    128e:	88 23       	and	r24, r24
    1290:	51 f0       	breq	.+20     	; 0x12a6 <__stack+0x1a7>
    1292:	be 01       	movw	r22, r28
    1294:	63 5d       	subi	r22, 0xD3	; 211
    1296:	7f 4f       	sbci	r23, 0xFF	; 255
    1298:	ce 01       	movw	r24, r28
			buzzer_player(fcw_state);		
    129a:	8c 96       	adiw	r24, 0x2c	; 44
    129c:	72 d9       	rcall	.-3356   	; 0x582 <main_rx_cmd_uart0>
    129e:	8d a5       	ldd	r24, Y+45	; 0x2d
			rx_complete_flag=false;
    12a0:	05 db       	rcall	.-2550   	; 0x8ac <buzzer_player>
    12a2:	10 92 cf 03 	sts	0x03CF, r1	; 0x8003cf <rx_complete_flag>
		}
		
		motor_driection(sub_param.dir_flag);
    12a6:	80 91 db 03 	lds	r24, 0x03DB	; 0x8003db <sub_param+0x4>
		motor_drive(motor_flag,&speed);
    12aa:	a4 d9       	rcall	.-3256   	; 0x5f4 <motor_driection>
    12ac:	be 01       	movw	r22, r28
    12ae:	6f 5f       	subi	r22, 0xFF	; 255
    12b0:	7f 4f       	sbci	r23, 0xFF	; 255
    12b2:	8c a5       	ldd	r24, Y+44	; 0x2c
    12b4:	d3 d9       	rcall	.-3162   	; 0x65c <motor_drive>
		
		if(measure_ready==1){
    12b6:	80 91 dc 03 	lds	r24, 0x03DC	; 0x8003dc <measure_ready>
    12ba:	81 30       	cpi	r24, 0x01	; 1
    12bc:	a9 f6       	brne	.-86     	; 0x1268 <__stack+0x169>
			measure_ready=0;
    12be:	10 92 dc 03 	sts	0x03DC, r1	; 0x8003dc <measure_ready>
			
			
			res = getRange(Sonar_Addr, &Sonar_range);
    12c2:	be 01       	movw	r22, r28
    12c4:	6e 5f       	subi	r22, 0xFE	; 254
    12c6:	7f 4f       	sbci	r23, 0xFF	; 255
    12c8:	80 ee       	ldi	r24, 0xE0	; 224
    12ca:	90 d8       	rcall	.-3808   	; 0x3ec <getRange>
    12cc:	89 2b       	or	r24, r25
			
			if(res !=0){
    12ce:	09 f4       	brne	.+2      	; 0x12d2 <__stack+0x1d3>
    12d0:	7d c0       	rjmp	.+250    	; 0x13cc <__stack+0x2cd>
    12d2:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	8b 7f       	andi	r24, 0xFB	; 251
    12da:	80 83       	st	Z, r24
    12dc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    12de:	8d 7f       	andi	r24, 0xFD	; 253
    12e0:	80 83       	st	Z, r24
    12e2:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    12e4:	81 60       	ori	r24, 0x01	; 1
    12e6:	80 83       	st	Z, r24
    12e8:	86 ef       	ldi	r24, 0xF6	; 246
    12ea:	8a 95       	dec	r24
    12ec:	f1 f7       	brne	.-4      	; 0x12ea <__stack+0x1eb>
    12ee:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    12f0:	8b bb       	out	0x1b, r24	; 27
    12f2:	96 ef       	ldi	r25, 0xF6	; 246
    12f4:	9a 95       	dec	r25
    12f6:	f1 f7       	brne	.-4      	; 0x12f4 <__stack+0x1f5>
    12f8:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    12fa:	8e 7f       	andi	r24, 0xFE	; 254
    12fc:	80 83       	st	Z, r24
    12fe:	a3 e1       	ldi	r26, 0x13	; 19
    1300:	b2 e0       	ldi	r27, 0x02	; 2
    1302:	22 c0       	rjmp	.+68     	; 0x1348 <__stack+0x249>
    1304:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1306:	81 e0       	ldi	r24, 0x01	; 1
    1308:	06 c0       	rjmp	.+12     	; 0x1316 <__stack+0x217>
    130a:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    130c:	fe e0       	ldi	r31, 0x0E	; 14
    130e:	31 97       	sbiw	r30, 0x01	; 1
    1310:	f1 f7       	brne	.-4      	; 0x130e <__stack+0x20f>
    1312:	00 00       	nop
    1314:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1316:	2f ef       	ldi	r18, 0xFF	; 255
    1318:	28 0f       	add	r18, r24
    131a:	81 11       	cpse	r24, r1
    131c:	f6 cf       	rjmp	.-20     	; 0x130a <__stack+0x20b>
    131e:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1320:	f0 e0       	ldi	r31, 0x00	; 0
    1322:	80 81       	ld	r24, Z
    1324:	84 60       	ori	r24, 0x04	; 4
    1326:	80 83       	st	Z, r24
    1328:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    132a:	8d 7f       	andi	r24, 0xFD	; 253
    132c:	80 83       	st	Z, r24
    132e:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1330:	81 60       	ori	r24, 0x01	; 1
    1332:	80 83       	st	Z, r24
    1334:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1336:	8a 95       	dec	r24
    1338:	f1 f7       	brne	.-4      	; 0x1336 <__stack+0x237>
    133a:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    133c:	96 ef       	ldi	r25, 0xF6	; 246
    133e:	9a 95       	dec	r25
    1340:	f1 f7       	brne	.-4      	; 0x133e <__stack+0x23f>
    1342:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1344:	8e 7f       	andi	r24, 0xFE	; 254
    1346:	80 83       	st	Z, r24
    1348:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    134a:	91 11       	cpse	r25, r1
    134c:	db cf       	rjmp	.-74     	; 0x1304 <__stack+0x205>
    134e:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	80 81       	ld	r24, Z
    1354:	8b 7f       	andi	r24, 0xFB	; 251
    1356:	80 83       	st	Z, r24
    1358:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    135a:	8d 7f       	andi	r24, 0xFD	; 253
    135c:	80 83       	st	Z, r24
    135e:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1360:	81 60       	ori	r24, 0x01	; 1
    1362:	80 83       	st	Z, r24
    1364:	86 ef       	ldi	r24, 0xF6	; 246
    1366:	8a 95       	dec	r24
    1368:	f1 f7       	brne	.-4      	; 0x1366 <__stack+0x267>
    136a:	85 ec       	ldi	r24, 0xC5	; 197
    _delay_us(50);
    LCD_WINST = command;          // put command
    136c:	8b bb       	out	0x1b, r24	; 27
    136e:	96 ef       	ldi	r25, 0xF6	; 246
    1370:	9a 95       	dec	r25
    1372:	f1 f7       	brne	.-4      	; 0x1370 <__stack+0x271>
    1374:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1376:	8e 7f       	andi	r24, 0xFE	; 254
    1378:	80 83       	st	Z, r24
    137a:	a9 e1       	ldi	r26, 0x19	; 25
    137c:	b2 e0       	ldi	r27, 0x02	; 2
    137e:	22 c0       	rjmp	.+68     	; 0x13c4 <__stack+0x2c5>
    1380:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1382:	81 e0       	ldi	r24, 0x01	; 1
    1384:	06 c0       	rjmp	.+12     	; 0x1392 <__stack+0x293>
    1386:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1388:	fe e0       	ldi	r31, 0x0E	; 14
    138a:	31 97       	sbiw	r30, 0x01	; 1
    138c:	f1 f7       	brne	.-4      	; 0x138a <__stack+0x28b>
    138e:	00 00       	nop
    1390:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1392:	2f ef       	ldi	r18, 0xFF	; 255
    1394:	28 0f       	add	r18, r24
    1396:	81 11       	cpse	r24, r1
    1398:	f6 cf       	rjmp	.-20     	; 0x1386 <__stack+0x287>
    139a:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	84 60       	ori	r24, 0x04	; 4
    13a2:	80 83       	st	Z, r24
    13a4:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    13a6:	8d 7f       	andi	r24, 0xFD	; 253
    13a8:	80 83       	st	Z, r24
    13aa:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    13ac:	81 60       	ori	r24, 0x01	; 1
    13ae:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    13b0:	86 ef       	ldi	r24, 0xF6	; 246
    13b2:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    13b4:	f1 f7       	brne	.-4      	; 0x13b2 <__stack+0x2b3>
    13b6:	9b bb       	out	0x1b, r25	; 27
    13b8:	96 ef       	ldi	r25, 0xF6	; 246
    13ba:	9a 95       	dec	r25
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    13bc:	f1 f7       	brne	.-4      	; 0x13ba <__stack+0x2bb>
    13be:	80 81       	ld	r24, Z
    13c0:	8e 7f       	andi	r24, 0xFE	; 254
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    13c2:	80 83       	st	Z, r24
    13c4:	9c 91       	ld	r25, X
    13c6:	91 11       	cpse	r25, r1
    13c8:	db cf       	rjmp	.-74     	; 0x1380 <__stack+0x281>
				LCD_Str("Dist=");
				LCD_Pos(1,5);
				LCD_Str("ERR           ");
				continue;
			}
			Ultrasonic_filtered(&Sonar_range);
    13ca:	4e cf       	rjmp	.-356    	; 0x1268 <__stack+0x169>
    13cc:	ce 01       	movw	r24, r28
    13ce:	02 96       	adiw	r24, 0x02	; 2
    13d0:	e1 d8       	rcall	.-3646   	; 0x594 <Ultrasonic_filtered>
			//main에 현재 거리값 전송
			send_ultra_to_sub_uart0(&Sonar_range);
    13d2:	ce 01       	movw	r24, r28
    13d4:	02 96       	adiw	r24, 0x02	; 2
    13d6:	c6 d8       	rcall	.-3700   	; 0x564 <send_ultra_to_sub_uart0>
    13d8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	8b 7f       	andi	r24, 0xFB	; 251
    13e0:	80 83       	st	Z, r24
    13e2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    13e4:	8d 7f       	andi	r24, 0xFD	; 253
    13e6:	80 83       	st	Z, r24
    13e8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
    13ea:	81 60       	ori	r24, 0x01	; 1
    13ec:	80 83       	st	Z, r24
    13ee:	86 ef       	ldi	r24, 0xF6	; 246
    13f0:	8a 95       	dec	r24
    13f2:	f1 f7       	brne	.-4      	; 0x13f0 <__stack+0x2f1>
    13f4:	80 e8       	ldi	r24, 0x80	; 128
    _delay_us(50);
    LCD_WINST = command;          // put command
    13f6:	8b bb       	out	0x1b, r24	; 27
    13f8:	96 ef       	ldi	r25, 0xF6	; 246
    13fa:	9a 95       	dec	r25
    13fc:	f1 f7       	brne	.-4      	; 0x13fa <__stack+0x2fb>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    13fe:	80 81       	ld	r24, Z
    1400:	8e 7f       	andi	r24, 0xFE	; 254
    1402:	80 83       	st	Z, r24
			
			//sub lcd 출력
			LCD_Pos(0,0);
			sprintf(Message,"Dist= %03u cm   ", (unsigned int)Sonar_range);
    1404:	8b 81       	ldd	r24, Y+3	; 0x03
    1406:	8f 93       	push	r24
    1408:	8a 81       	ldd	r24, Y+2	; 0x02
    140a:	8f 93       	push	r24
    140c:	8d e2       	ldi	r24, 0x2D	; 45
    140e:	92 e0       	ldi	r25, 0x02	; 2
    1410:	9f 93       	push	r25
    1412:	8f 93       	push	r24
    1414:	8e 01       	movw	r16, r28
    1416:	0c 5f       	subi	r16, 0xFC	; 252
    1418:	1f 4f       	sbci	r17, 0xFF	; 255
    141a:	1f 93       	push	r17
    141c:	0f 93       	push	r16
    141e:	9a d0       	rcall	.+308    	; 0x1554 <sprintf>
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	0f 90       	pop	r0
    1426:	0f 90       	pop	r0
    1428:	0f 90       	pop	r0
    142a:	0f 90       	pop	r0
    142c:	d8 01       	movw	r26, r16
    142e:	22 c0       	rjmp	.+68     	; 0x1474 <__stack+0x375>
    1430:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    1432:	81 e0       	ldi	r24, 0x01	; 1
    1434:	06 c0       	rjmp	.+12     	; 0x1442 <__stack+0x343>
    1436:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1438:	fe e0       	ldi	r31, 0x0E	; 14
    143a:	31 97       	sbiw	r30, 0x01	; 1
    143c:	f1 f7       	brne	.-4      	; 0x143a <__stack+0x33b>
    143e:	00 00       	nop
    1440:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1442:	2f ef       	ldi	r18, 0xFF	; 255
    1444:	28 0f       	add	r18, r24
    1446:	81 11       	cpse	r24, r1
    1448:	f6 cf       	rjmp	.-20     	; 0x1436 <__stack+0x337>
    144a:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	84 60       	ori	r24, 0x04	; 4
    1452:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1454:	80 81       	ld	r24, Z
    1456:	8d 7f       	andi	r24, 0xFD	; 253
    1458:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
    145a:	80 81       	ld	r24, Z
    145c:	81 60       	ori	r24, 0x01	; 1
    145e:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1460:	86 ef       	ldi	r24, 0xF6	; 246
    1462:	8a 95       	dec	r24
    1464:	f1 f7       	brne	.-4      	; 0x1462 <__stack+0x363>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    1466:	9b bb       	out	0x1b, r25	; 27
    1468:	96 ef       	ldi	r25, 0xF6	; 246
    146a:	9a 95       	dec	r25
    146c:	f1 f7       	brne	.-4      	; 0x146a <__stack+0x36b>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    146e:	80 81       	ld	r24, Z
    1470:	8e 7f       	andi	r24, 0xFE	; 254
    1472:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    1474:	9c 91       	ld	r25, X
    1476:	91 11       	cpse	r25, r1
    1478:	db cf       	rjmp	.-74     	; 0x1430 <__stack+0x331>
			LCD_Str(Message);
			fcw_state_to_string(fcw_state);
    147a:	8d a5       	ldd	r24, Y+45	; 0x2d
    147c:	29 d9       	rcall	.-3502   	; 0x6d0 <fcw_state_to_string>
    147e:	80 ee       	ldi	r24, 0xE0	; 224
		
			//거리 재측정
			startRanging(Sonar_Addr);
    1480:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <startRanging>
    1484:	f1 ce       	rjmp	.-542    	; 0x1268 <__stack+0x169>

00001486 <__udivmodsi4>:
    1486:	a1 e2       	ldi	r26, 0x21	; 33
    1488:	1a 2e       	mov	r1, r26
    148a:	aa 1b       	sub	r26, r26
    148c:	bb 1b       	sub	r27, r27
    148e:	fd 01       	movw	r30, r26
    1490:	0d c0       	rjmp	.+26     	; 0x14ac <__udivmodsi4_ep>

00001492 <__udivmodsi4_loop>:
    1492:	aa 1f       	adc	r26, r26
    1494:	bb 1f       	adc	r27, r27
    1496:	ee 1f       	adc	r30, r30
    1498:	ff 1f       	adc	r31, r31
    149a:	a2 17       	cp	r26, r18
    149c:	b3 07       	cpc	r27, r19
    149e:	e4 07       	cpc	r30, r20
    14a0:	f5 07       	cpc	r31, r21
    14a2:	20 f0       	brcs	.+8      	; 0x14ac <__udivmodsi4_ep>
    14a4:	a2 1b       	sub	r26, r18
    14a6:	b3 0b       	sbc	r27, r19
    14a8:	e4 0b       	sbc	r30, r20
    14aa:	f5 0b       	sbc	r31, r21

000014ac <__udivmodsi4_ep>:
    14ac:	66 1f       	adc	r22, r22
    14ae:	77 1f       	adc	r23, r23
    14b0:	88 1f       	adc	r24, r24
    14b2:	99 1f       	adc	r25, r25
    14b4:	1a 94       	dec	r1
    14b6:	69 f7       	brne	.-38     	; 0x1492 <__udivmodsi4_loop>
    14b8:	60 95       	com	r22
    14ba:	70 95       	com	r23
    14bc:	80 95       	com	r24
    14be:	90 95       	com	r25
    14c0:	9b 01       	movw	r18, r22
    14c2:	ac 01       	movw	r20, r24
    14c4:	bd 01       	movw	r22, r26
    14c6:	cf 01       	movw	r24, r30
    14c8:	08 95       	ret

000014ca <strcmp>:
    14ca:	fb 01       	movw	r30, r22
    14cc:	dc 01       	movw	r26, r24
    14ce:	8d 91       	ld	r24, X+
    14d0:	01 90       	ld	r0, Z+
    14d2:	80 19       	sub	r24, r0
    14d4:	01 10       	cpse	r0, r1
    14d6:	d9 f3       	breq	.-10     	; 0x14ce <strcmp+0x4>
    14d8:	99 0b       	sbc	r25, r25
    14da:	08 95       	ret

000014dc <snprintf>:
    14dc:	0f 93       	push	r16
    14de:	1f 93       	push	r17
    14e0:	cf 93       	push	r28
    14e2:	df 93       	push	r29
    14e4:	cd b7       	in	r28, 0x3d	; 61
    14e6:	de b7       	in	r29, 0x3e	; 62
    14e8:	2e 97       	sbiw	r28, 0x0e	; 14
    14ea:	0f b6       	in	r0, 0x3f	; 63
    14ec:	f8 94       	cli
    14ee:	de bf       	out	0x3e, r29	; 62
    14f0:	0f be       	out	0x3f, r0	; 63
    14f2:	cd bf       	out	0x3d, r28	; 61
    14f4:	0d 89       	ldd	r16, Y+21	; 0x15
    14f6:	1e 89       	ldd	r17, Y+22	; 0x16
    14f8:	8f 89       	ldd	r24, Y+23	; 0x17
    14fa:	98 8d       	ldd	r25, Y+24	; 0x18
    14fc:	26 e0       	ldi	r18, 0x06	; 6
    14fe:	2c 83       	std	Y+4, r18	; 0x04
    1500:	1a 83       	std	Y+2, r17	; 0x02
    1502:	09 83       	std	Y+1, r16	; 0x01
    1504:	97 ff       	sbrs	r25, 7
    1506:	02 c0       	rjmp	.+4      	; 0x150c <snprintf+0x30>
    1508:	80 e0       	ldi	r24, 0x00	; 0
    150a:	90 e8       	ldi	r25, 0x80	; 128
    150c:	01 97       	sbiw	r24, 0x01	; 1
    150e:	9e 83       	std	Y+6, r25	; 0x06
    1510:	8d 83       	std	Y+5, r24	; 0x05
    1512:	ae 01       	movw	r20, r28
    1514:	45 5e       	subi	r20, 0xE5	; 229
    1516:	5f 4f       	sbci	r21, 0xFF	; 255
    1518:	69 8d       	ldd	r22, Y+25	; 0x19
    151a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    151c:	ce 01       	movw	r24, r28
    151e:	01 96       	adiw	r24, 0x01	; 1
    1520:	68 d0       	rcall	.+208    	; 0x15f2 <vfprintf>
    1522:	4d 81       	ldd	r20, Y+5	; 0x05
    1524:	5e 81       	ldd	r21, Y+6	; 0x06
    1526:	57 fd       	sbrc	r21, 7
    1528:	0a c0       	rjmp	.+20     	; 0x153e <snprintf+0x62>
    152a:	2f 81       	ldd	r18, Y+7	; 0x07
    152c:	38 85       	ldd	r19, Y+8	; 0x08
    152e:	42 17       	cp	r20, r18
    1530:	53 07       	cpc	r21, r19
    1532:	0c f4       	brge	.+2      	; 0x1536 <snprintf+0x5a>
    1534:	9a 01       	movw	r18, r20
    1536:	f8 01       	movw	r30, r16
    1538:	e2 0f       	add	r30, r18
    153a:	f3 1f       	adc	r31, r19
    153c:	10 82       	st	Z, r1
    153e:	2e 96       	adiw	r28, 0x0e	; 14
    1540:	0f b6       	in	r0, 0x3f	; 63
    1542:	f8 94       	cli
    1544:	de bf       	out	0x3e, r29	; 62
    1546:	0f be       	out	0x3f, r0	; 63
    1548:	cd bf       	out	0x3d, r28	; 61
    154a:	df 91       	pop	r29
    154c:	cf 91       	pop	r28
    154e:	1f 91       	pop	r17
    1550:	0f 91       	pop	r16
    1552:	08 95       	ret

00001554 <sprintf>:
    1554:	0f 93       	push	r16
    1556:	1f 93       	push	r17
    1558:	cf 93       	push	r28
    155a:	df 93       	push	r29
    155c:	cd b7       	in	r28, 0x3d	; 61
    155e:	de b7       	in	r29, 0x3e	; 62
    1560:	2e 97       	sbiw	r28, 0x0e	; 14
    1562:	0f b6       	in	r0, 0x3f	; 63
    1564:	f8 94       	cli
    1566:	de bf       	out	0x3e, r29	; 62
    1568:	0f be       	out	0x3f, r0	; 63
    156a:	cd bf       	out	0x3d, r28	; 61
    156c:	0d 89       	ldd	r16, Y+21	; 0x15
    156e:	1e 89       	ldd	r17, Y+22	; 0x16
    1570:	86 e0       	ldi	r24, 0x06	; 6
    1572:	8c 83       	std	Y+4, r24	; 0x04
    1574:	1a 83       	std	Y+2, r17	; 0x02
    1576:	09 83       	std	Y+1, r16	; 0x01
    1578:	8f ef       	ldi	r24, 0xFF	; 255
    157a:	9f e7       	ldi	r25, 0x7F	; 127
    157c:	9e 83       	std	Y+6, r25	; 0x06
    157e:	8d 83       	std	Y+5, r24	; 0x05
    1580:	ae 01       	movw	r20, r28
    1582:	47 5e       	subi	r20, 0xE7	; 231
    1584:	5f 4f       	sbci	r21, 0xFF	; 255
    1586:	6f 89       	ldd	r22, Y+23	; 0x17
    1588:	78 8d       	ldd	r23, Y+24	; 0x18
    158a:	ce 01       	movw	r24, r28
    158c:	01 96       	adiw	r24, 0x01	; 1
    158e:	31 d0       	rcall	.+98     	; 0x15f2 <vfprintf>
    1590:	ef 81       	ldd	r30, Y+7	; 0x07
    1592:	f8 85       	ldd	r31, Y+8	; 0x08
    1594:	e0 0f       	add	r30, r16
    1596:	f1 1f       	adc	r31, r17
    1598:	10 82       	st	Z, r1
    159a:	2e 96       	adiw	r28, 0x0e	; 14
    159c:	0f b6       	in	r0, 0x3f	; 63
    159e:	f8 94       	cli
    15a0:	de bf       	out	0x3e, r29	; 62
    15a2:	0f be       	out	0x3f, r0	; 63
    15a4:	cd bf       	out	0x3d, r28	; 61
    15a6:	df 91       	pop	r29
    15a8:	cf 91       	pop	r28
    15aa:	1f 91       	pop	r17
    15ac:	0f 91       	pop	r16
    15ae:	08 95       	ret

000015b0 <sscanf>:
    15b0:	cf 93       	push	r28
    15b2:	df 93       	push	r29
    15b4:	cd b7       	in	r28, 0x3d	; 61
    15b6:	de b7       	in	r29, 0x3e	; 62
    15b8:	2e 97       	sbiw	r28, 0x0e	; 14
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	f8 94       	cli
    15be:	de bf       	out	0x3e, r29	; 62
    15c0:	0f be       	out	0x3f, r0	; 63
    15c2:	cd bf       	out	0x3d, r28	; 61
    15c4:	85 e0       	ldi	r24, 0x05	; 5
    15c6:	8c 83       	std	Y+4, r24	; 0x04
    15c8:	8b 89       	ldd	r24, Y+19	; 0x13
    15ca:	9c 89       	ldd	r25, Y+20	; 0x14
    15cc:	9a 83       	std	Y+2, r25	; 0x02
    15ce:	89 83       	std	Y+1, r24	; 0x01
    15d0:	ae 01       	movw	r20, r28
    15d2:	49 5e       	subi	r20, 0xE9	; 233
    15d4:	5f 4f       	sbci	r21, 0xFF	; 255
    15d6:	6d 89       	ldd	r22, Y+21	; 0x15
    15d8:	7e 89       	ldd	r23, Y+22	; 0x16
    15da:	ce 01       	movw	r24, r28
    15dc:	01 96       	adiw	r24, 0x01	; 1
    15de:	b8 d3       	rcall	.+1904   	; 0x1d50 <vfscanf>
    15e0:	2e 96       	adiw	r28, 0x0e	; 14
    15e2:	0f b6       	in	r0, 0x3f	; 63
    15e4:	f8 94       	cli
    15e6:	de bf       	out	0x3e, r29	; 62
    15e8:	0f be       	out	0x3f, r0	; 63
    15ea:	cd bf       	out	0x3d, r28	; 61
    15ec:	df 91       	pop	r29
    15ee:	cf 91       	pop	r28
    15f0:	08 95       	ret

000015f2 <vfprintf>:
    15f2:	2f 92       	push	r2
    15f4:	3f 92       	push	r3
    15f6:	4f 92       	push	r4
    15f8:	5f 92       	push	r5
    15fa:	6f 92       	push	r6
    15fc:	7f 92       	push	r7
    15fe:	8f 92       	push	r8
    1600:	9f 92       	push	r9
    1602:	af 92       	push	r10
    1604:	bf 92       	push	r11
    1606:	cf 92       	push	r12
    1608:	df 92       	push	r13
    160a:	ef 92       	push	r14
    160c:	ff 92       	push	r15
    160e:	0f 93       	push	r16
    1610:	1f 93       	push	r17
    1612:	cf 93       	push	r28
    1614:	df 93       	push	r29
    1616:	cd b7       	in	r28, 0x3d	; 61
    1618:	de b7       	in	r29, 0x3e	; 62
    161a:	2b 97       	sbiw	r28, 0x0b	; 11
    161c:	0f b6       	in	r0, 0x3f	; 63
    161e:	f8 94       	cli
    1620:	de bf       	out	0x3e, r29	; 62
    1622:	0f be       	out	0x3f, r0	; 63
    1624:	cd bf       	out	0x3d, r28	; 61
    1626:	6c 01       	movw	r12, r24
    1628:	7b 01       	movw	r14, r22
    162a:	8a 01       	movw	r16, r20
    162c:	fc 01       	movw	r30, r24
    162e:	17 82       	std	Z+7, r1	; 0x07
    1630:	16 82       	std	Z+6, r1	; 0x06
    1632:	83 81       	ldd	r24, Z+3	; 0x03
    1634:	81 ff       	sbrs	r24, 1
    1636:	bf c1       	rjmp	.+894    	; 0x19b6 <vfprintf+0x3c4>
    1638:	ce 01       	movw	r24, r28
    163a:	01 96       	adiw	r24, 0x01	; 1
    163c:	3c 01       	movw	r6, r24
    163e:	f6 01       	movw	r30, r12
    1640:	93 81       	ldd	r25, Z+3	; 0x03
    1642:	f7 01       	movw	r30, r14
    1644:	93 fd       	sbrc	r25, 3
    1646:	85 91       	lpm	r24, Z+
    1648:	93 ff       	sbrs	r25, 3
    164a:	81 91       	ld	r24, Z+
    164c:	7f 01       	movw	r14, r30
    164e:	88 23       	and	r24, r24
    1650:	09 f4       	brne	.+2      	; 0x1654 <vfprintf+0x62>
    1652:	ad c1       	rjmp	.+858    	; 0x19ae <vfprintf+0x3bc>
    1654:	85 32       	cpi	r24, 0x25	; 37
    1656:	39 f4       	brne	.+14     	; 0x1666 <vfprintf+0x74>
    1658:	93 fd       	sbrc	r25, 3
    165a:	85 91       	lpm	r24, Z+
    165c:	93 ff       	sbrs	r25, 3
    165e:	81 91       	ld	r24, Z+
    1660:	7f 01       	movw	r14, r30
    1662:	85 32       	cpi	r24, 0x25	; 37
    1664:	21 f4       	brne	.+8      	; 0x166e <vfprintf+0x7c>
    1666:	b6 01       	movw	r22, r12
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	f0 d4       	rcall	.+2528   	; 0x204c <fputc>
    166c:	e8 cf       	rjmp	.-48     	; 0x163e <vfprintf+0x4c>
    166e:	91 2c       	mov	r9, r1
    1670:	21 2c       	mov	r2, r1
    1672:	31 2c       	mov	r3, r1
    1674:	ff e1       	ldi	r31, 0x1F	; 31
    1676:	f3 15       	cp	r31, r3
    1678:	d8 f0       	brcs	.+54     	; 0x16b0 <vfprintf+0xbe>
    167a:	8b 32       	cpi	r24, 0x2B	; 43
    167c:	79 f0       	breq	.+30     	; 0x169c <vfprintf+0xaa>
    167e:	38 f4       	brcc	.+14     	; 0x168e <vfprintf+0x9c>
    1680:	80 32       	cpi	r24, 0x20	; 32
    1682:	79 f0       	breq	.+30     	; 0x16a2 <vfprintf+0xb0>
    1684:	83 32       	cpi	r24, 0x23	; 35
    1686:	a1 f4       	brne	.+40     	; 0x16b0 <vfprintf+0xbe>
    1688:	23 2d       	mov	r18, r3
    168a:	20 61       	ori	r18, 0x10	; 16
    168c:	1d c0       	rjmp	.+58     	; 0x16c8 <vfprintf+0xd6>
    168e:	8d 32       	cpi	r24, 0x2D	; 45
    1690:	61 f0       	breq	.+24     	; 0x16aa <vfprintf+0xb8>
    1692:	80 33       	cpi	r24, 0x30	; 48
    1694:	69 f4       	brne	.+26     	; 0x16b0 <vfprintf+0xbe>
    1696:	23 2d       	mov	r18, r3
    1698:	21 60       	ori	r18, 0x01	; 1
    169a:	16 c0       	rjmp	.+44     	; 0x16c8 <vfprintf+0xd6>
    169c:	83 2d       	mov	r24, r3
    169e:	82 60       	ori	r24, 0x02	; 2
    16a0:	38 2e       	mov	r3, r24
    16a2:	e3 2d       	mov	r30, r3
    16a4:	e4 60       	ori	r30, 0x04	; 4
    16a6:	3e 2e       	mov	r3, r30
    16a8:	2a c0       	rjmp	.+84     	; 0x16fe <vfprintf+0x10c>
    16aa:	f3 2d       	mov	r31, r3
    16ac:	f8 60       	ori	r31, 0x08	; 8
    16ae:	1d c0       	rjmp	.+58     	; 0x16ea <vfprintf+0xf8>
    16b0:	37 fc       	sbrc	r3, 7
    16b2:	2d c0       	rjmp	.+90     	; 0x170e <vfprintf+0x11c>
    16b4:	20 ed       	ldi	r18, 0xD0	; 208
    16b6:	28 0f       	add	r18, r24
    16b8:	2a 30       	cpi	r18, 0x0A	; 10
    16ba:	40 f0       	brcs	.+16     	; 0x16cc <vfprintf+0xda>
    16bc:	8e 32       	cpi	r24, 0x2E	; 46
    16be:	b9 f4       	brne	.+46     	; 0x16ee <vfprintf+0xfc>
    16c0:	36 fc       	sbrc	r3, 6
    16c2:	75 c1       	rjmp	.+746    	; 0x19ae <vfprintf+0x3bc>
    16c4:	23 2d       	mov	r18, r3
    16c6:	20 64       	ori	r18, 0x40	; 64
    16c8:	32 2e       	mov	r3, r18
    16ca:	19 c0       	rjmp	.+50     	; 0x16fe <vfprintf+0x10c>
    16cc:	36 fe       	sbrs	r3, 6
    16ce:	06 c0       	rjmp	.+12     	; 0x16dc <vfprintf+0xea>
    16d0:	8a e0       	ldi	r24, 0x0A	; 10
    16d2:	98 9e       	mul	r9, r24
    16d4:	20 0d       	add	r18, r0
    16d6:	11 24       	eor	r1, r1
    16d8:	92 2e       	mov	r9, r18
    16da:	11 c0       	rjmp	.+34     	; 0x16fe <vfprintf+0x10c>
    16dc:	ea e0       	ldi	r30, 0x0A	; 10
    16de:	2e 9e       	mul	r2, r30
    16e0:	20 0d       	add	r18, r0
    16e2:	11 24       	eor	r1, r1
    16e4:	22 2e       	mov	r2, r18
    16e6:	f3 2d       	mov	r31, r3
    16e8:	f0 62       	ori	r31, 0x20	; 32
    16ea:	3f 2e       	mov	r3, r31
    16ec:	08 c0       	rjmp	.+16     	; 0x16fe <vfprintf+0x10c>
    16ee:	8c 36       	cpi	r24, 0x6C	; 108
    16f0:	21 f4       	brne	.+8      	; 0x16fa <vfprintf+0x108>
    16f2:	83 2d       	mov	r24, r3
    16f4:	80 68       	ori	r24, 0x80	; 128
    16f6:	38 2e       	mov	r3, r24
    16f8:	02 c0       	rjmp	.+4      	; 0x16fe <vfprintf+0x10c>
    16fa:	88 36       	cpi	r24, 0x68	; 104
    16fc:	41 f4       	brne	.+16     	; 0x170e <vfprintf+0x11c>
    16fe:	f7 01       	movw	r30, r14
    1700:	93 fd       	sbrc	r25, 3
    1702:	85 91       	lpm	r24, Z+
    1704:	93 ff       	sbrs	r25, 3
    1706:	81 91       	ld	r24, Z+
    1708:	7f 01       	movw	r14, r30
    170a:	81 11       	cpse	r24, r1
    170c:	b3 cf       	rjmp	.-154    	; 0x1674 <vfprintf+0x82>
    170e:	98 2f       	mov	r25, r24
    1710:	9f 7d       	andi	r25, 0xDF	; 223
    1712:	95 54       	subi	r25, 0x45	; 69
    1714:	93 30       	cpi	r25, 0x03	; 3
    1716:	28 f4       	brcc	.+10     	; 0x1722 <vfprintf+0x130>
    1718:	0c 5f       	subi	r16, 0xFC	; 252
    171a:	1f 4f       	sbci	r17, 0xFF	; 255
    171c:	9f e3       	ldi	r25, 0x3F	; 63
    171e:	99 83       	std	Y+1, r25	; 0x01
    1720:	0d c0       	rjmp	.+26     	; 0x173c <vfprintf+0x14a>
    1722:	83 36       	cpi	r24, 0x63	; 99
    1724:	31 f0       	breq	.+12     	; 0x1732 <vfprintf+0x140>
    1726:	83 37       	cpi	r24, 0x73	; 115
    1728:	71 f0       	breq	.+28     	; 0x1746 <vfprintf+0x154>
    172a:	83 35       	cpi	r24, 0x53	; 83
    172c:	09 f0       	breq	.+2      	; 0x1730 <vfprintf+0x13e>
    172e:	55 c0       	rjmp	.+170    	; 0x17da <vfprintf+0x1e8>
    1730:	20 c0       	rjmp	.+64     	; 0x1772 <vfprintf+0x180>
    1732:	f8 01       	movw	r30, r16
    1734:	80 81       	ld	r24, Z
    1736:	89 83       	std	Y+1, r24	; 0x01
    1738:	0e 5f       	subi	r16, 0xFE	; 254
    173a:	1f 4f       	sbci	r17, 0xFF	; 255
    173c:	88 24       	eor	r8, r8
    173e:	83 94       	inc	r8
    1740:	91 2c       	mov	r9, r1
    1742:	53 01       	movw	r10, r6
    1744:	12 c0       	rjmp	.+36     	; 0x176a <vfprintf+0x178>
    1746:	28 01       	movw	r4, r16
    1748:	f2 e0       	ldi	r31, 0x02	; 2
    174a:	4f 0e       	add	r4, r31
    174c:	51 1c       	adc	r5, r1
    174e:	f8 01       	movw	r30, r16
    1750:	a0 80       	ld	r10, Z
    1752:	b1 80       	ldd	r11, Z+1	; 0x01
    1754:	36 fe       	sbrs	r3, 6
    1756:	03 c0       	rjmp	.+6      	; 0x175e <vfprintf+0x16c>
    1758:	69 2d       	mov	r22, r9
    175a:	70 e0       	ldi	r23, 0x00	; 0
    175c:	02 c0       	rjmp	.+4      	; 0x1762 <vfprintf+0x170>
    175e:	6f ef       	ldi	r22, 0xFF	; 255
    1760:	7f ef       	ldi	r23, 0xFF	; 255
    1762:	c5 01       	movw	r24, r10
    1764:	2a d4       	rcall	.+2132   	; 0x1fba <strnlen>
    1766:	4c 01       	movw	r8, r24
    1768:	82 01       	movw	r16, r4
    176a:	f3 2d       	mov	r31, r3
    176c:	ff 77       	andi	r31, 0x7F	; 127
    176e:	3f 2e       	mov	r3, r31
    1770:	15 c0       	rjmp	.+42     	; 0x179c <vfprintf+0x1aa>
    1772:	28 01       	movw	r4, r16
    1774:	22 e0       	ldi	r18, 0x02	; 2
    1776:	42 0e       	add	r4, r18
    1778:	51 1c       	adc	r5, r1
    177a:	f8 01       	movw	r30, r16
    177c:	a0 80       	ld	r10, Z
    177e:	b1 80       	ldd	r11, Z+1	; 0x01
    1780:	36 fe       	sbrs	r3, 6
    1782:	03 c0       	rjmp	.+6      	; 0x178a <vfprintf+0x198>
    1784:	69 2d       	mov	r22, r9
    1786:	70 e0       	ldi	r23, 0x00	; 0
    1788:	02 c0       	rjmp	.+4      	; 0x178e <vfprintf+0x19c>
    178a:	6f ef       	ldi	r22, 0xFF	; 255
    178c:	7f ef       	ldi	r23, 0xFF	; 255
    178e:	c5 01       	movw	r24, r10
    1790:	09 d4       	rcall	.+2066   	; 0x1fa4 <strnlen_P>
    1792:	4c 01       	movw	r8, r24
    1794:	f3 2d       	mov	r31, r3
    1796:	f0 68       	ori	r31, 0x80	; 128
    1798:	3f 2e       	mov	r3, r31
    179a:	82 01       	movw	r16, r4
    179c:	33 fc       	sbrc	r3, 3
    179e:	19 c0       	rjmp	.+50     	; 0x17d2 <vfprintf+0x1e0>
    17a0:	82 2d       	mov	r24, r2
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	88 16       	cp	r8, r24
    17a6:	99 06       	cpc	r9, r25
    17a8:	a0 f4       	brcc	.+40     	; 0x17d2 <vfprintf+0x1e0>
    17aa:	b6 01       	movw	r22, r12
    17ac:	80 e2       	ldi	r24, 0x20	; 32
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	4d d4       	rcall	.+2202   	; 0x204c <fputc>
    17b2:	2a 94       	dec	r2
    17b4:	f5 cf       	rjmp	.-22     	; 0x17a0 <vfprintf+0x1ae>
    17b6:	f5 01       	movw	r30, r10
    17b8:	37 fc       	sbrc	r3, 7
    17ba:	85 91       	lpm	r24, Z+
    17bc:	37 fe       	sbrs	r3, 7
    17be:	81 91       	ld	r24, Z+
    17c0:	5f 01       	movw	r10, r30
    17c2:	b6 01       	movw	r22, r12
    17c4:	90 e0       	ldi	r25, 0x00	; 0
    17c6:	42 d4       	rcall	.+2180   	; 0x204c <fputc>
    17c8:	21 10       	cpse	r2, r1
    17ca:	2a 94       	dec	r2
    17cc:	21 e0       	ldi	r18, 0x01	; 1
    17ce:	82 1a       	sub	r8, r18
    17d0:	91 08       	sbc	r9, r1
    17d2:	81 14       	cp	r8, r1
    17d4:	91 04       	cpc	r9, r1
    17d6:	79 f7       	brne	.-34     	; 0x17b6 <vfprintf+0x1c4>
    17d8:	e1 c0       	rjmp	.+450    	; 0x199c <vfprintf+0x3aa>
    17da:	84 36       	cpi	r24, 0x64	; 100
    17dc:	11 f0       	breq	.+4      	; 0x17e2 <vfprintf+0x1f0>
    17de:	89 36       	cpi	r24, 0x69	; 105
    17e0:	39 f5       	brne	.+78     	; 0x1830 <vfprintf+0x23e>
    17e2:	f8 01       	movw	r30, r16
    17e4:	37 fe       	sbrs	r3, 7
    17e6:	07 c0       	rjmp	.+14     	; 0x17f6 <vfprintf+0x204>
    17e8:	60 81       	ld	r22, Z
    17ea:	71 81       	ldd	r23, Z+1	; 0x01
    17ec:	82 81       	ldd	r24, Z+2	; 0x02
    17ee:	93 81       	ldd	r25, Z+3	; 0x03
    17f0:	0c 5f       	subi	r16, 0xFC	; 252
    17f2:	1f 4f       	sbci	r17, 0xFF	; 255
    17f4:	08 c0       	rjmp	.+16     	; 0x1806 <vfprintf+0x214>
    17f6:	60 81       	ld	r22, Z
    17f8:	71 81       	ldd	r23, Z+1	; 0x01
    17fa:	07 2e       	mov	r0, r23
    17fc:	00 0c       	add	r0, r0
    17fe:	88 0b       	sbc	r24, r24
    1800:	99 0b       	sbc	r25, r25
    1802:	0e 5f       	subi	r16, 0xFE	; 254
    1804:	1f 4f       	sbci	r17, 0xFF	; 255
    1806:	f3 2d       	mov	r31, r3
    1808:	ff 76       	andi	r31, 0x6F	; 111
    180a:	3f 2e       	mov	r3, r31
    180c:	97 ff       	sbrs	r25, 7
    180e:	09 c0       	rjmp	.+18     	; 0x1822 <vfprintf+0x230>
    1810:	90 95       	com	r25
    1812:	80 95       	com	r24
    1814:	70 95       	com	r23
    1816:	61 95       	neg	r22
    1818:	7f 4f       	sbci	r23, 0xFF	; 255
    181a:	8f 4f       	sbci	r24, 0xFF	; 255
    181c:	9f 4f       	sbci	r25, 0xFF	; 255
    181e:	f0 68       	ori	r31, 0x80	; 128
    1820:	3f 2e       	mov	r3, r31
    1822:	2a e0       	ldi	r18, 0x0A	; 10
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	a3 01       	movw	r20, r6
    1828:	66 d4       	rcall	.+2252   	; 0x20f6 <__ultoa_invert>
    182a:	88 2e       	mov	r8, r24
    182c:	86 18       	sub	r8, r6
    182e:	44 c0       	rjmp	.+136    	; 0x18b8 <vfprintf+0x2c6>
    1830:	85 37       	cpi	r24, 0x75	; 117
    1832:	31 f4       	brne	.+12     	; 0x1840 <vfprintf+0x24e>
    1834:	23 2d       	mov	r18, r3
    1836:	2f 7e       	andi	r18, 0xEF	; 239
    1838:	b2 2e       	mov	r11, r18
    183a:	2a e0       	ldi	r18, 0x0A	; 10
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	25 c0       	rjmp	.+74     	; 0x188a <vfprintf+0x298>
    1840:	93 2d       	mov	r25, r3
    1842:	99 7f       	andi	r25, 0xF9	; 249
    1844:	b9 2e       	mov	r11, r25
    1846:	8f 36       	cpi	r24, 0x6F	; 111
    1848:	c1 f0       	breq	.+48     	; 0x187a <vfprintf+0x288>
    184a:	18 f4       	brcc	.+6      	; 0x1852 <vfprintf+0x260>
    184c:	88 35       	cpi	r24, 0x58	; 88
    184e:	79 f0       	breq	.+30     	; 0x186e <vfprintf+0x27c>
    1850:	ae c0       	rjmp	.+348    	; 0x19ae <vfprintf+0x3bc>
    1852:	80 37       	cpi	r24, 0x70	; 112
    1854:	19 f0       	breq	.+6      	; 0x185c <vfprintf+0x26a>
    1856:	88 37       	cpi	r24, 0x78	; 120
    1858:	21 f0       	breq	.+8      	; 0x1862 <vfprintf+0x270>
    185a:	a9 c0       	rjmp	.+338    	; 0x19ae <vfprintf+0x3bc>
    185c:	e9 2f       	mov	r30, r25
    185e:	e0 61       	ori	r30, 0x10	; 16
    1860:	be 2e       	mov	r11, r30
    1862:	b4 fe       	sbrs	r11, 4
    1864:	0d c0       	rjmp	.+26     	; 0x1880 <vfprintf+0x28e>
    1866:	fb 2d       	mov	r31, r11
    1868:	f4 60       	ori	r31, 0x04	; 4
    186a:	bf 2e       	mov	r11, r31
    186c:	09 c0       	rjmp	.+18     	; 0x1880 <vfprintf+0x28e>
    186e:	34 fe       	sbrs	r3, 4
    1870:	0a c0       	rjmp	.+20     	; 0x1886 <vfprintf+0x294>
    1872:	29 2f       	mov	r18, r25
    1874:	26 60       	ori	r18, 0x06	; 6
    1876:	b2 2e       	mov	r11, r18
    1878:	06 c0       	rjmp	.+12     	; 0x1886 <vfprintf+0x294>
    187a:	28 e0       	ldi	r18, 0x08	; 8
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	05 c0       	rjmp	.+10     	; 0x188a <vfprintf+0x298>
    1880:	20 e1       	ldi	r18, 0x10	; 16
    1882:	30 e0       	ldi	r19, 0x00	; 0
    1884:	02 c0       	rjmp	.+4      	; 0x188a <vfprintf+0x298>
    1886:	20 e1       	ldi	r18, 0x10	; 16
    1888:	32 e0       	ldi	r19, 0x02	; 2
    188a:	f8 01       	movw	r30, r16
    188c:	b7 fe       	sbrs	r11, 7
    188e:	07 c0       	rjmp	.+14     	; 0x189e <vfprintf+0x2ac>
    1890:	60 81       	ld	r22, Z
    1892:	71 81       	ldd	r23, Z+1	; 0x01
    1894:	82 81       	ldd	r24, Z+2	; 0x02
    1896:	93 81       	ldd	r25, Z+3	; 0x03
    1898:	0c 5f       	subi	r16, 0xFC	; 252
    189a:	1f 4f       	sbci	r17, 0xFF	; 255
    189c:	06 c0       	rjmp	.+12     	; 0x18aa <vfprintf+0x2b8>
    189e:	60 81       	ld	r22, Z
    18a0:	71 81       	ldd	r23, Z+1	; 0x01
    18a2:	80 e0       	ldi	r24, 0x00	; 0
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	0e 5f       	subi	r16, 0xFE	; 254
    18a8:	1f 4f       	sbci	r17, 0xFF	; 255
    18aa:	a3 01       	movw	r20, r6
    18ac:	24 d4       	rcall	.+2120   	; 0x20f6 <__ultoa_invert>
    18ae:	88 2e       	mov	r8, r24
    18b0:	86 18       	sub	r8, r6
    18b2:	fb 2d       	mov	r31, r11
    18b4:	ff 77       	andi	r31, 0x7F	; 127
    18b6:	3f 2e       	mov	r3, r31
    18b8:	36 fe       	sbrs	r3, 6
    18ba:	0d c0       	rjmp	.+26     	; 0x18d6 <vfprintf+0x2e4>
    18bc:	23 2d       	mov	r18, r3
    18be:	2e 7f       	andi	r18, 0xFE	; 254
    18c0:	a2 2e       	mov	r10, r18
    18c2:	89 14       	cp	r8, r9
    18c4:	58 f4       	brcc	.+22     	; 0x18dc <vfprintf+0x2ea>
    18c6:	34 fe       	sbrs	r3, 4
    18c8:	0b c0       	rjmp	.+22     	; 0x18e0 <vfprintf+0x2ee>
    18ca:	32 fc       	sbrc	r3, 2
    18cc:	09 c0       	rjmp	.+18     	; 0x18e0 <vfprintf+0x2ee>
    18ce:	83 2d       	mov	r24, r3
    18d0:	8e 7e       	andi	r24, 0xEE	; 238
    18d2:	a8 2e       	mov	r10, r24
    18d4:	05 c0       	rjmp	.+10     	; 0x18e0 <vfprintf+0x2ee>
    18d6:	b8 2c       	mov	r11, r8
    18d8:	a3 2c       	mov	r10, r3
    18da:	03 c0       	rjmp	.+6      	; 0x18e2 <vfprintf+0x2f0>
    18dc:	b8 2c       	mov	r11, r8
    18de:	01 c0       	rjmp	.+2      	; 0x18e2 <vfprintf+0x2f0>
    18e0:	b9 2c       	mov	r11, r9
    18e2:	a4 fe       	sbrs	r10, 4
    18e4:	0f c0       	rjmp	.+30     	; 0x1904 <vfprintf+0x312>
    18e6:	fe 01       	movw	r30, r28
    18e8:	e8 0d       	add	r30, r8
    18ea:	f1 1d       	adc	r31, r1
    18ec:	80 81       	ld	r24, Z
    18ee:	80 33       	cpi	r24, 0x30	; 48
    18f0:	21 f4       	brne	.+8      	; 0x18fa <vfprintf+0x308>
    18f2:	9a 2d       	mov	r25, r10
    18f4:	99 7e       	andi	r25, 0xE9	; 233
    18f6:	a9 2e       	mov	r10, r25
    18f8:	09 c0       	rjmp	.+18     	; 0x190c <vfprintf+0x31a>
    18fa:	a2 fe       	sbrs	r10, 2
    18fc:	06 c0       	rjmp	.+12     	; 0x190a <vfprintf+0x318>
    18fe:	b3 94       	inc	r11
    1900:	b3 94       	inc	r11
    1902:	04 c0       	rjmp	.+8      	; 0x190c <vfprintf+0x31a>
    1904:	8a 2d       	mov	r24, r10
    1906:	86 78       	andi	r24, 0x86	; 134
    1908:	09 f0       	breq	.+2      	; 0x190c <vfprintf+0x31a>
    190a:	b3 94       	inc	r11
    190c:	a3 fc       	sbrc	r10, 3
    190e:	10 c0       	rjmp	.+32     	; 0x1930 <vfprintf+0x33e>
    1910:	a0 fe       	sbrs	r10, 0
    1912:	06 c0       	rjmp	.+12     	; 0x1920 <vfprintf+0x32e>
    1914:	b2 14       	cp	r11, r2
    1916:	80 f4       	brcc	.+32     	; 0x1938 <vfprintf+0x346>
    1918:	28 0c       	add	r2, r8
    191a:	92 2c       	mov	r9, r2
    191c:	9b 18       	sub	r9, r11
    191e:	0d c0       	rjmp	.+26     	; 0x193a <vfprintf+0x348>
    1920:	b2 14       	cp	r11, r2
    1922:	58 f4       	brcc	.+22     	; 0x193a <vfprintf+0x348>
    1924:	b6 01       	movw	r22, r12
    1926:	80 e2       	ldi	r24, 0x20	; 32
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	90 d3       	rcall	.+1824   	; 0x204c <fputc>
    192c:	b3 94       	inc	r11
    192e:	f8 cf       	rjmp	.-16     	; 0x1920 <vfprintf+0x32e>
    1930:	b2 14       	cp	r11, r2
    1932:	18 f4       	brcc	.+6      	; 0x193a <vfprintf+0x348>
    1934:	2b 18       	sub	r2, r11
    1936:	02 c0       	rjmp	.+4      	; 0x193c <vfprintf+0x34a>
    1938:	98 2c       	mov	r9, r8
    193a:	21 2c       	mov	r2, r1
    193c:	a4 fe       	sbrs	r10, 4
    193e:	0f c0       	rjmp	.+30     	; 0x195e <vfprintf+0x36c>
    1940:	b6 01       	movw	r22, r12
    1942:	80 e3       	ldi	r24, 0x30	; 48
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	82 d3       	rcall	.+1796   	; 0x204c <fputc>
    1948:	a2 fe       	sbrs	r10, 2
    194a:	16 c0       	rjmp	.+44     	; 0x1978 <vfprintf+0x386>
    194c:	a1 fc       	sbrc	r10, 1
    194e:	03 c0       	rjmp	.+6      	; 0x1956 <vfprintf+0x364>
    1950:	88 e7       	ldi	r24, 0x78	; 120
    1952:	90 e0       	ldi	r25, 0x00	; 0
    1954:	02 c0       	rjmp	.+4      	; 0x195a <vfprintf+0x368>
    1956:	88 e5       	ldi	r24, 0x58	; 88
    1958:	90 e0       	ldi	r25, 0x00	; 0
    195a:	b6 01       	movw	r22, r12
    195c:	0c c0       	rjmp	.+24     	; 0x1976 <vfprintf+0x384>
    195e:	8a 2d       	mov	r24, r10
    1960:	86 78       	andi	r24, 0x86	; 134
    1962:	51 f0       	breq	.+20     	; 0x1978 <vfprintf+0x386>
    1964:	a1 fe       	sbrs	r10, 1
    1966:	02 c0       	rjmp	.+4      	; 0x196c <vfprintf+0x37a>
    1968:	8b e2       	ldi	r24, 0x2B	; 43
    196a:	01 c0       	rjmp	.+2      	; 0x196e <vfprintf+0x37c>
    196c:	80 e2       	ldi	r24, 0x20	; 32
    196e:	a7 fc       	sbrc	r10, 7
    1970:	8d e2       	ldi	r24, 0x2D	; 45
    1972:	b6 01       	movw	r22, r12
    1974:	90 e0       	ldi	r25, 0x00	; 0
    1976:	6a d3       	rcall	.+1748   	; 0x204c <fputc>
    1978:	89 14       	cp	r8, r9
    197a:	30 f4       	brcc	.+12     	; 0x1988 <vfprintf+0x396>
    197c:	b6 01       	movw	r22, r12
    197e:	80 e3       	ldi	r24, 0x30	; 48
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	64 d3       	rcall	.+1736   	; 0x204c <fputc>
    1984:	9a 94       	dec	r9
    1986:	f8 cf       	rjmp	.-16     	; 0x1978 <vfprintf+0x386>
    1988:	8a 94       	dec	r8
    198a:	f3 01       	movw	r30, r6
    198c:	e8 0d       	add	r30, r8
    198e:	f1 1d       	adc	r31, r1
    1990:	80 81       	ld	r24, Z
    1992:	b6 01       	movw	r22, r12
    1994:	90 e0       	ldi	r25, 0x00	; 0
    1996:	5a d3       	rcall	.+1716   	; 0x204c <fputc>
    1998:	81 10       	cpse	r8, r1
    199a:	f6 cf       	rjmp	.-20     	; 0x1988 <vfprintf+0x396>
    199c:	22 20       	and	r2, r2
    199e:	09 f4       	brne	.+2      	; 0x19a2 <vfprintf+0x3b0>
    19a0:	4e ce       	rjmp	.-868    	; 0x163e <vfprintf+0x4c>
    19a2:	b6 01       	movw	r22, r12
    19a4:	80 e2       	ldi	r24, 0x20	; 32
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	51 d3       	rcall	.+1698   	; 0x204c <fputc>
    19aa:	2a 94       	dec	r2
    19ac:	f7 cf       	rjmp	.-18     	; 0x199c <vfprintf+0x3aa>
    19ae:	f6 01       	movw	r30, r12
    19b0:	86 81       	ldd	r24, Z+6	; 0x06
    19b2:	97 81       	ldd	r25, Z+7	; 0x07
    19b4:	02 c0       	rjmp	.+4      	; 0x19ba <vfprintf+0x3c8>
    19b6:	8f ef       	ldi	r24, 0xFF	; 255
    19b8:	9f ef       	ldi	r25, 0xFF	; 255
    19ba:	2b 96       	adiw	r28, 0x0b	; 11
    19bc:	0f b6       	in	r0, 0x3f	; 63
    19be:	f8 94       	cli
    19c0:	de bf       	out	0x3e, r29	; 62
    19c2:	0f be       	out	0x3f, r0	; 63
    19c4:	cd bf       	out	0x3d, r28	; 61
    19c6:	df 91       	pop	r29
    19c8:	cf 91       	pop	r28
    19ca:	1f 91       	pop	r17
    19cc:	0f 91       	pop	r16
    19ce:	ff 90       	pop	r15
    19d0:	ef 90       	pop	r14
    19d2:	df 90       	pop	r13
    19d4:	cf 90       	pop	r12
    19d6:	bf 90       	pop	r11
    19d8:	af 90       	pop	r10
    19da:	9f 90       	pop	r9
    19dc:	8f 90       	pop	r8
    19de:	7f 90       	pop	r7
    19e0:	6f 90       	pop	r6
    19e2:	5f 90       	pop	r5
    19e4:	4f 90       	pop	r4
    19e6:	3f 90       	pop	r3
    19e8:	2f 90       	pop	r2
    19ea:	08 95       	ret

000019ec <putval>:
    19ec:	20 fd       	sbrc	r18, 0
    19ee:	09 c0       	rjmp	.+18     	; 0x1a02 <putval+0x16>
    19f0:	fc 01       	movw	r30, r24
    19f2:	23 fd       	sbrc	r18, 3
    19f4:	05 c0       	rjmp	.+10     	; 0x1a00 <putval+0x14>
    19f6:	22 ff       	sbrs	r18, 2
    19f8:	02 c0       	rjmp	.+4      	; 0x19fe <putval+0x12>
    19fa:	73 83       	std	Z+3, r23	; 0x03
    19fc:	62 83       	std	Z+2, r22	; 0x02
    19fe:	51 83       	std	Z+1, r21	; 0x01
    1a00:	40 83       	st	Z, r20
    1a02:	08 95       	ret

00001a04 <mulacc>:
    1a04:	44 fd       	sbrc	r20, 4
    1a06:	17 c0       	rjmp	.+46     	; 0x1a36 <mulacc+0x32>
    1a08:	46 fd       	sbrc	r20, 6
    1a0a:	17 c0       	rjmp	.+46     	; 0x1a3a <mulacc+0x36>
    1a0c:	ab 01       	movw	r20, r22
    1a0e:	bc 01       	movw	r22, r24
    1a10:	da 01       	movw	r26, r20
    1a12:	fb 01       	movw	r30, r22
    1a14:	aa 0f       	add	r26, r26
    1a16:	bb 1f       	adc	r27, r27
    1a18:	ee 1f       	adc	r30, r30
    1a1a:	ff 1f       	adc	r31, r31
    1a1c:	10 94       	com	r1
    1a1e:	d1 f7       	brne	.-12     	; 0x1a14 <mulacc+0x10>
    1a20:	4a 0f       	add	r20, r26
    1a22:	5b 1f       	adc	r21, r27
    1a24:	6e 1f       	adc	r22, r30
    1a26:	7f 1f       	adc	r23, r31
    1a28:	cb 01       	movw	r24, r22
    1a2a:	ba 01       	movw	r22, r20
    1a2c:	66 0f       	add	r22, r22
    1a2e:	77 1f       	adc	r23, r23
    1a30:	88 1f       	adc	r24, r24
    1a32:	99 1f       	adc	r25, r25
    1a34:	09 c0       	rjmp	.+18     	; 0x1a48 <mulacc+0x44>
    1a36:	33 e0       	ldi	r19, 0x03	; 3
    1a38:	01 c0       	rjmp	.+2      	; 0x1a3c <mulacc+0x38>
    1a3a:	34 e0       	ldi	r19, 0x04	; 4
    1a3c:	66 0f       	add	r22, r22
    1a3e:	77 1f       	adc	r23, r23
    1a40:	88 1f       	adc	r24, r24
    1a42:	99 1f       	adc	r25, r25
    1a44:	31 50       	subi	r19, 0x01	; 1
    1a46:	d1 f7       	brne	.-12     	; 0x1a3c <mulacc+0x38>
    1a48:	62 0f       	add	r22, r18
    1a4a:	71 1d       	adc	r23, r1
    1a4c:	81 1d       	adc	r24, r1
    1a4e:	91 1d       	adc	r25, r1
    1a50:	08 95       	ret

00001a52 <skip_spaces>:
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
    1a5a:	8c 01       	movw	r16, r24
    1a5c:	c8 01       	movw	r24, r16
    1a5e:	b8 d2       	rcall	.+1392   	; 0x1fd0 <fgetc>
    1a60:	ec 01       	movw	r28, r24
    1a62:	97 fd       	sbrc	r25, 7
    1a64:	06 c0       	rjmp	.+12     	; 0x1a72 <skip_spaces+0x20>
    1a66:	8b d2       	rcall	.+1302   	; 0x1f7e <isspace>
    1a68:	89 2b       	or	r24, r25
    1a6a:	c1 f7       	brne	.-16     	; 0x1a5c <skip_spaces+0xa>
    1a6c:	b8 01       	movw	r22, r16
    1a6e:	ce 01       	movw	r24, r28
    1a70:	29 d3       	rcall	.+1618   	; 0x20c4 <ungetc>
    1a72:	ce 01       	movw	r24, r28
    1a74:	df 91       	pop	r29
    1a76:	cf 91       	pop	r28
    1a78:	1f 91       	pop	r17
    1a7a:	0f 91       	pop	r16
    1a7c:	08 95       	ret

00001a7e <conv_int>:
    1a7e:	8f 92       	push	r8
    1a80:	9f 92       	push	r9
    1a82:	af 92       	push	r10
    1a84:	bf 92       	push	r11
    1a86:	ef 92       	push	r14
    1a88:	ff 92       	push	r15
    1a8a:	0f 93       	push	r16
    1a8c:	1f 93       	push	r17
    1a8e:	cf 93       	push	r28
    1a90:	df 93       	push	r29
    1a92:	8c 01       	movw	r16, r24
    1a94:	d6 2f       	mov	r29, r22
    1a96:	7a 01       	movw	r14, r20
    1a98:	b2 2e       	mov	r11, r18
    1a9a:	9a d2       	rcall	.+1332   	; 0x1fd0 <fgetc>
    1a9c:	9c 01       	movw	r18, r24
    1a9e:	33 27       	eor	r19, r19
    1aa0:	2b 32       	cpi	r18, 0x2B	; 43
    1aa2:	31 05       	cpc	r19, r1
    1aa4:	31 f0       	breq	.+12     	; 0x1ab2 <conv_int+0x34>
    1aa6:	2d 32       	cpi	r18, 0x2D	; 45
    1aa8:	31 05       	cpc	r19, r1
    1aaa:	59 f4       	brne	.+22     	; 0x1ac2 <conv_int+0x44>
    1aac:	8b 2d       	mov	r24, r11
    1aae:	80 68       	ori	r24, 0x80	; 128
    1ab0:	b8 2e       	mov	r11, r24
    1ab2:	d1 50       	subi	r29, 0x01	; 1
    1ab4:	11 f4       	brne	.+4      	; 0x1aba <conv_int+0x3c>
    1ab6:	80 e0       	ldi	r24, 0x00	; 0
    1ab8:	61 c0       	rjmp	.+194    	; 0x1b7c <conv_int+0xfe>
    1aba:	c8 01       	movw	r24, r16
    1abc:	89 d2       	rcall	.+1298   	; 0x1fd0 <fgetc>
    1abe:	97 fd       	sbrc	r25, 7
    1ac0:	fa cf       	rjmp	.-12     	; 0x1ab6 <conv_int+0x38>
    1ac2:	cb 2d       	mov	r28, r11
    1ac4:	cd 7f       	andi	r28, 0xFD	; 253
    1ac6:	2b 2d       	mov	r18, r11
    1ac8:	20 73       	andi	r18, 0x30	; 48
    1aca:	f9 f4       	brne	.+62     	; 0x1b0a <conv_int+0x8c>
    1acc:	80 33       	cpi	r24, 0x30	; 48
    1ace:	e9 f4       	brne	.+58     	; 0x1b0a <conv_int+0x8c>
    1ad0:	aa 24       	eor	r10, r10
    1ad2:	aa 94       	dec	r10
    1ad4:	ad 0e       	add	r10, r29
    1ad6:	09 f4       	brne	.+2      	; 0x1ada <conv_int+0x5c>
    1ad8:	3e c0       	rjmp	.+124    	; 0x1b56 <conv_int+0xd8>
    1ada:	c8 01       	movw	r24, r16
    1adc:	79 d2       	rcall	.+1266   	; 0x1fd0 <fgetc>
    1ade:	97 fd       	sbrc	r25, 7
    1ae0:	3a c0       	rjmp	.+116    	; 0x1b56 <conv_int+0xd8>
    1ae2:	9c 01       	movw	r18, r24
    1ae4:	2f 7d       	andi	r18, 0xDF	; 223
    1ae6:	33 27       	eor	r19, r19
    1ae8:	28 35       	cpi	r18, 0x58	; 88
    1aea:	31 05       	cpc	r19, r1
    1aec:	41 f4       	brne	.+16     	; 0x1afe <conv_int+0x80>
    1aee:	c2 64       	ori	r28, 0x42	; 66
    1af0:	d2 50       	subi	r29, 0x02	; 2
    1af2:	89 f1       	breq	.+98     	; 0x1b56 <conv_int+0xd8>
    1af4:	c8 01       	movw	r24, r16
    1af6:	6c d2       	rcall	.+1240   	; 0x1fd0 <fgetc>
    1af8:	97 ff       	sbrs	r25, 7
    1afa:	07 c0       	rjmp	.+14     	; 0x1b0a <conv_int+0x8c>
    1afc:	2c c0       	rjmp	.+88     	; 0x1b56 <conv_int+0xd8>
    1afe:	b6 fe       	sbrs	r11, 6
    1b00:	02 c0       	rjmp	.+4      	; 0x1b06 <conv_int+0x88>
    1b02:	c2 60       	ori	r28, 0x02	; 2
    1b04:	01 c0       	rjmp	.+2      	; 0x1b08 <conv_int+0x8a>
    1b06:	c2 61       	ori	r28, 0x12	; 18
    1b08:	da 2d       	mov	r29, r10
    1b0a:	81 2c       	mov	r8, r1
    1b0c:	91 2c       	mov	r9, r1
    1b0e:	54 01       	movw	r10, r8
    1b10:	20 ed       	ldi	r18, 0xD0	; 208
    1b12:	28 0f       	add	r18, r24
    1b14:	28 30       	cpi	r18, 0x08	; 8
    1b16:	78 f0       	brcs	.+30     	; 0x1b36 <conv_int+0xb8>
    1b18:	c4 ff       	sbrs	r28, 4
    1b1a:	03 c0       	rjmp	.+6      	; 0x1b22 <conv_int+0xa4>
    1b1c:	b8 01       	movw	r22, r16
    1b1e:	d2 d2       	rcall	.+1444   	; 0x20c4 <ungetc>
    1b20:	17 c0       	rjmp	.+46     	; 0x1b50 <conv_int+0xd2>
    1b22:	2a 30       	cpi	r18, 0x0A	; 10
    1b24:	40 f0       	brcs	.+16     	; 0x1b36 <conv_int+0xb8>
    1b26:	c6 ff       	sbrs	r28, 6
    1b28:	f9 cf       	rjmp	.-14     	; 0x1b1c <conv_int+0x9e>
    1b2a:	2f 7d       	andi	r18, 0xDF	; 223
    1b2c:	3f ee       	ldi	r19, 0xEF	; 239
    1b2e:	32 0f       	add	r19, r18
    1b30:	36 30       	cpi	r19, 0x06	; 6
    1b32:	a0 f7       	brcc	.-24     	; 0x1b1c <conv_int+0x9e>
    1b34:	27 50       	subi	r18, 0x07	; 7
    1b36:	4c 2f       	mov	r20, r28
    1b38:	c5 01       	movw	r24, r10
    1b3a:	b4 01       	movw	r22, r8
    1b3c:	63 df       	rcall	.-314    	; 0x1a04 <mulacc>
    1b3e:	4b 01       	movw	r8, r22
    1b40:	5c 01       	movw	r10, r24
    1b42:	c2 60       	ori	r28, 0x02	; 2
    1b44:	d1 50       	subi	r29, 0x01	; 1
    1b46:	51 f0       	breq	.+20     	; 0x1b5c <conv_int+0xde>
    1b48:	c8 01       	movw	r24, r16
    1b4a:	42 d2       	rcall	.+1156   	; 0x1fd0 <fgetc>
    1b4c:	97 ff       	sbrs	r25, 7
    1b4e:	e0 cf       	rjmp	.-64     	; 0x1b10 <conv_int+0x92>
    1b50:	c1 fd       	sbrc	r28, 1
    1b52:	04 c0       	rjmp	.+8      	; 0x1b5c <conv_int+0xde>
    1b54:	b0 cf       	rjmp	.-160    	; 0x1ab6 <conv_int+0x38>
    1b56:	81 2c       	mov	r8, r1
    1b58:	91 2c       	mov	r9, r1
    1b5a:	54 01       	movw	r10, r8
    1b5c:	c7 ff       	sbrs	r28, 7
    1b5e:	08 c0       	rjmp	.+16     	; 0x1b70 <conv_int+0xf2>
    1b60:	b0 94       	com	r11
    1b62:	a0 94       	com	r10
    1b64:	90 94       	com	r9
    1b66:	80 94       	com	r8
    1b68:	81 1c       	adc	r8, r1
    1b6a:	91 1c       	adc	r9, r1
    1b6c:	a1 1c       	adc	r10, r1
    1b6e:	b1 1c       	adc	r11, r1
    1b70:	2c 2f       	mov	r18, r28
    1b72:	b5 01       	movw	r22, r10
    1b74:	a4 01       	movw	r20, r8
    1b76:	c7 01       	movw	r24, r14
    1b78:	39 df       	rcall	.-398    	; 0x19ec <putval>
    1b7a:	81 e0       	ldi	r24, 0x01	; 1
    1b7c:	df 91       	pop	r29
    1b7e:	cf 91       	pop	r28
    1b80:	1f 91       	pop	r17
    1b82:	0f 91       	pop	r16
    1b84:	ff 90       	pop	r15
    1b86:	ef 90       	pop	r14
    1b88:	bf 90       	pop	r11
    1b8a:	af 90       	pop	r10
    1b8c:	9f 90       	pop	r9
    1b8e:	8f 90       	pop	r8
    1b90:	08 95       	ret

00001b92 <conv_brk>:
    1b92:	5f 92       	push	r5
    1b94:	6f 92       	push	r6
    1b96:	7f 92       	push	r7
    1b98:	8f 92       	push	r8
    1b9a:	9f 92       	push	r9
    1b9c:	af 92       	push	r10
    1b9e:	bf 92       	push	r11
    1ba0:	cf 92       	push	r12
    1ba2:	df 92       	push	r13
    1ba4:	ef 92       	push	r14
    1ba6:	ff 92       	push	r15
    1ba8:	0f 93       	push	r16
    1baa:	1f 93       	push	r17
    1bac:	cf 93       	push	r28
    1bae:	df 93       	push	r29
    1bb0:	cd b7       	in	r28, 0x3d	; 61
    1bb2:	de b7       	in	r29, 0x3e	; 62
    1bb4:	a0 97       	sbiw	r28, 0x20	; 32
    1bb6:	0f b6       	in	r0, 0x3f	; 63
    1bb8:	f8 94       	cli
    1bba:	de bf       	out	0x3e, r29	; 62
    1bbc:	0f be       	out	0x3f, r0	; 63
    1bbe:	cd bf       	out	0x3d, r28	; 61
    1bc0:	5c 01       	movw	r10, r24
    1bc2:	96 2e       	mov	r9, r22
    1bc4:	7a 01       	movw	r14, r20
    1bc6:	f9 01       	movw	r30, r18
    1bc8:	8e 01       	movw	r16, r28
    1bca:	0f 5f       	subi	r16, 0xFF	; 255
    1bcc:	1f 4f       	sbci	r17, 0xFF	; 255
    1bce:	68 01       	movw	r12, r16
    1bd0:	80 e2       	ldi	r24, 0x20	; 32
    1bd2:	d8 01       	movw	r26, r16
    1bd4:	1d 92       	st	X+, r1
    1bd6:	8a 95       	dec	r24
    1bd8:	e9 f7       	brne	.-6      	; 0x1bd4 <conv_brk+0x42>
    1bda:	d5 01       	movw	r26, r10
    1bdc:	13 96       	adiw	r26, 0x03	; 3
    1bde:	8c 90       	ld	r8, X
    1be0:	80 e0       	ldi	r24, 0x00	; 0
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	61 2c       	mov	r6, r1
    1be6:	71 2c       	mov	r7, r1
    1be8:	30 e0       	ldi	r19, 0x00	; 0
    1bea:	61 e0       	ldi	r22, 0x01	; 1
    1bec:	70 e0       	ldi	r23, 0x00	; 0
    1bee:	83 fc       	sbrc	r8, 3
    1bf0:	25 91       	lpm	r18, Z+
    1bf2:	83 fe       	sbrs	r8, 3
    1bf4:	21 91       	ld	r18, Z+
    1bf6:	8f 01       	movw	r16, r30
    1bf8:	52 2e       	mov	r5, r18
    1bfa:	21 11       	cpse	r18, r1
    1bfc:	03 c0       	rjmp	.+6      	; 0x1c04 <conv_brk+0x72>
    1bfe:	80 e0       	ldi	r24, 0x00	; 0
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	90 c0       	rjmp	.+288    	; 0x1d24 <conv_brk+0x192>
    1c04:	2e 35       	cpi	r18, 0x5E	; 94
    1c06:	11 f4       	brne	.+4      	; 0x1c0c <conv_brk+0x7a>
    1c08:	00 97       	sbiw	r24, 0x00	; 0
    1c0a:	51 f1       	breq	.+84     	; 0x1c60 <conv_brk+0xce>
    1c0c:	43 2f       	mov	r20, r19
    1c0e:	50 e0       	ldi	r21, 0x00	; 0
    1c10:	48 17       	cp	r20, r24
    1c12:	59 07       	cpc	r21, r25
    1c14:	3c f4       	brge	.+14     	; 0x1c24 <conv_brk+0x92>
    1c16:	2d 35       	cpi	r18, 0x5D	; 93
    1c18:	59 f1       	breq	.+86     	; 0x1c70 <conv_brk+0xde>
    1c1a:	2d 32       	cpi	r18, 0x2D	; 45
    1c1c:	19 f4       	brne	.+6      	; 0x1c24 <conv_brk+0x92>
    1c1e:	77 20       	and	r7, r7
    1c20:	09 f1       	breq	.+66     	; 0x1c64 <conv_brk+0xd2>
    1c22:	03 c0       	rjmp	.+6      	; 0x1c2a <conv_brk+0x98>
    1c24:	77 20       	and	r7, r7
    1c26:	09 f4       	brne	.+2      	; 0x1c2a <conv_brk+0x98>
    1c28:	68 c0       	rjmp	.+208    	; 0x1cfa <conv_brk+0x168>
    1c2a:	45 2d       	mov	r20, r5
    1c2c:	46 95       	lsr	r20
    1c2e:	46 95       	lsr	r20
    1c30:	46 95       	lsr	r20
    1c32:	d6 01       	movw	r26, r12
    1c34:	a4 0f       	add	r26, r20
    1c36:	b1 1d       	adc	r27, r1
    1c38:	45 2d       	mov	r20, r5
    1c3a:	47 70       	andi	r20, 0x07	; 7
    1c3c:	8b 01       	movw	r16, r22
    1c3e:	02 c0       	rjmp	.+4      	; 0x1c44 <conv_brk+0xb2>
    1c40:	00 0f       	add	r16, r16
    1c42:	11 1f       	adc	r17, r17
    1c44:	4a 95       	dec	r20
    1c46:	e2 f7       	brpl	.-8      	; 0x1c40 <conv_brk+0xae>
    1c48:	a8 01       	movw	r20, r16
    1c4a:	5c 91       	ld	r21, X
    1c4c:	45 2b       	or	r20, r21
    1c4e:	4c 93       	st	X, r20
    1c50:	65 14       	cp	r6, r5
    1c52:	59 f0       	breq	.+22     	; 0x1c6a <conv_brk+0xd8>
    1c54:	56 14       	cp	r5, r6
    1c56:	10 f4       	brcc	.+4      	; 0x1c5c <conv_brk+0xca>
    1c58:	53 94       	inc	r5
    1c5a:	e7 cf       	rjmp	.-50     	; 0x1c2a <conv_brk+0x98>
    1c5c:	5a 94       	dec	r5
    1c5e:	e5 cf       	rjmp	.-54     	; 0x1c2a <conv_brk+0x98>
    1c60:	31 e0       	ldi	r19, 0x01	; 1
    1c62:	04 c0       	rjmp	.+8      	; 0x1c6c <conv_brk+0xda>
    1c64:	77 24       	eor	r7, r7
    1c66:	73 94       	inc	r7
    1c68:	01 c0       	rjmp	.+2      	; 0x1c6c <conv_brk+0xda>
    1c6a:	71 2c       	mov	r7, r1
    1c6c:	01 96       	adiw	r24, 0x01	; 1
    1c6e:	bf cf       	rjmp	.-130    	; 0x1bee <conv_brk+0x5c>
    1c70:	77 20       	and	r7, r7
    1c72:	19 f0       	breq	.+6      	; 0x1c7a <conv_brk+0xe8>
    1c74:	8e 81       	ldd	r24, Y+6	; 0x06
    1c76:	80 62       	ori	r24, 0x20	; 32
    1c78:	8e 83       	std	Y+6, r24	; 0x06
    1c7a:	31 11       	cpse	r19, r1
    1c7c:	03 c0       	rjmp	.+6      	; 0x1c84 <conv_brk+0xf2>
    1c7e:	88 24       	eor	r8, r8
    1c80:	83 94       	inc	r8
    1c82:	17 c0       	rjmp	.+46     	; 0x1cb2 <conv_brk+0x120>
    1c84:	f6 01       	movw	r30, r12
    1c86:	9e 01       	movw	r18, r28
    1c88:	2f 5d       	subi	r18, 0xDF	; 223
    1c8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1c8c:	80 81       	ld	r24, Z
    1c8e:	80 95       	com	r24
    1c90:	81 93       	st	Z+, r24
    1c92:	2e 17       	cp	r18, r30
    1c94:	3f 07       	cpc	r19, r31
    1c96:	d1 f7       	brne	.-12     	; 0x1c8c <conv_brk+0xfa>
    1c98:	f2 cf       	rjmp	.-28     	; 0x1c7e <conv_brk+0xec>
    1c9a:	e1 14       	cp	r14, r1
    1c9c:	f1 04       	cpc	r15, r1
    1c9e:	29 f0       	breq	.+10     	; 0x1caa <conv_brk+0x118>
    1ca0:	d7 01       	movw	r26, r14
    1ca2:	8c 93       	st	X, r24
    1ca4:	f7 01       	movw	r30, r14
    1ca6:	31 96       	adiw	r30, 0x01	; 1
    1ca8:	7f 01       	movw	r14, r30
    1caa:	9a 94       	dec	r9
    1cac:	81 2c       	mov	r8, r1
    1cae:	99 20       	and	r9, r9
    1cb0:	e9 f0       	breq	.+58     	; 0x1cec <conv_brk+0x15a>
    1cb2:	c5 01       	movw	r24, r10
    1cb4:	8d d1       	rcall	.+794    	; 0x1fd0 <fgetc>
    1cb6:	97 fd       	sbrc	r25, 7
    1cb8:	17 c0       	rjmp	.+46     	; 0x1ce8 <conv_brk+0x156>
    1cba:	fc 01       	movw	r30, r24
    1cbc:	ff 27       	eor	r31, r31
    1cbe:	23 e0       	ldi	r18, 0x03	; 3
    1cc0:	f5 95       	asr	r31
    1cc2:	e7 95       	ror	r30
    1cc4:	2a 95       	dec	r18
    1cc6:	e1 f7       	brne	.-8      	; 0x1cc0 <conv_brk+0x12e>
    1cc8:	ec 0d       	add	r30, r12
    1cca:	fd 1d       	adc	r31, r13
    1ccc:	20 81       	ld	r18, Z
    1cce:	30 e0       	ldi	r19, 0x00	; 0
    1cd0:	ac 01       	movw	r20, r24
    1cd2:	47 70       	andi	r20, 0x07	; 7
    1cd4:	55 27       	eor	r21, r21
    1cd6:	02 c0       	rjmp	.+4      	; 0x1cdc <conv_brk+0x14a>
    1cd8:	35 95       	asr	r19
    1cda:	27 95       	ror	r18
    1cdc:	4a 95       	dec	r20
    1cde:	e2 f7       	brpl	.-8      	; 0x1cd8 <conv_brk+0x146>
    1ce0:	20 fd       	sbrc	r18, 0
    1ce2:	db cf       	rjmp	.-74     	; 0x1c9a <conv_brk+0x108>
    1ce4:	b5 01       	movw	r22, r10
    1ce6:	ee d1       	rcall	.+988    	; 0x20c4 <ungetc>
    1ce8:	81 10       	cpse	r8, r1
    1cea:	89 cf       	rjmp	.-238    	; 0x1bfe <conv_brk+0x6c>
    1cec:	e1 14       	cp	r14, r1
    1cee:	f1 04       	cpc	r15, r1
    1cf0:	11 f0       	breq	.+4      	; 0x1cf6 <conv_brk+0x164>
    1cf2:	d7 01       	movw	r26, r14
    1cf4:	1c 92       	st	X, r1
    1cf6:	c8 01       	movw	r24, r16
    1cf8:	15 c0       	rjmp	.+42     	; 0x1d24 <conv_brk+0x192>
    1cfa:	42 2f       	mov	r20, r18
    1cfc:	46 95       	lsr	r20
    1cfe:	46 95       	lsr	r20
    1d00:	46 95       	lsr	r20
    1d02:	d6 01       	movw	r26, r12
    1d04:	a4 0f       	add	r26, r20
    1d06:	b1 1d       	adc	r27, r1
    1d08:	42 2f       	mov	r20, r18
    1d0a:	47 70       	andi	r20, 0x07	; 7
    1d0c:	8b 01       	movw	r16, r22
    1d0e:	02 c0       	rjmp	.+4      	; 0x1d14 <conv_brk+0x182>
    1d10:	00 0f       	add	r16, r16
    1d12:	11 1f       	adc	r17, r17
    1d14:	4a 95       	dec	r20
    1d16:	e2 f7       	brpl	.-8      	; 0x1d10 <conv_brk+0x17e>
    1d18:	a8 01       	movw	r20, r16
    1d1a:	5c 91       	ld	r21, X
    1d1c:	45 2b       	or	r20, r21
    1d1e:	4c 93       	st	X, r20
    1d20:	62 2e       	mov	r6, r18
    1d22:	a4 cf       	rjmp	.-184    	; 0x1c6c <conv_brk+0xda>
    1d24:	a0 96       	adiw	r28, 0x20	; 32
    1d26:	0f b6       	in	r0, 0x3f	; 63
    1d28:	f8 94       	cli
    1d2a:	de bf       	out	0x3e, r29	; 62
    1d2c:	0f be       	out	0x3f, r0	; 63
    1d2e:	cd bf       	out	0x3d, r28	; 61
    1d30:	df 91       	pop	r29
    1d32:	cf 91       	pop	r28
    1d34:	1f 91       	pop	r17
    1d36:	0f 91       	pop	r16
    1d38:	ff 90       	pop	r15
    1d3a:	ef 90       	pop	r14
    1d3c:	df 90       	pop	r13
    1d3e:	cf 90       	pop	r12
    1d40:	bf 90       	pop	r11
    1d42:	af 90       	pop	r10
    1d44:	9f 90       	pop	r9
    1d46:	8f 90       	pop	r8
    1d48:	7f 90       	pop	r7
    1d4a:	6f 90       	pop	r6
    1d4c:	5f 90       	pop	r5
    1d4e:	08 95       	ret

00001d50 <vfscanf>:
    1d50:	5f 92       	push	r5
    1d52:	6f 92       	push	r6
    1d54:	7f 92       	push	r7
    1d56:	8f 92       	push	r8
    1d58:	9f 92       	push	r9
    1d5a:	af 92       	push	r10
    1d5c:	bf 92       	push	r11
    1d5e:	cf 92       	push	r12
    1d60:	df 92       	push	r13
    1d62:	ef 92       	push	r14
    1d64:	ff 92       	push	r15
    1d66:	0f 93       	push	r16
    1d68:	1f 93       	push	r17
    1d6a:	cf 93       	push	r28
    1d6c:	df 93       	push	r29
    1d6e:	6c 01       	movw	r12, r24
    1d70:	eb 01       	movw	r28, r22
    1d72:	5a 01       	movw	r10, r20
    1d74:	fc 01       	movw	r30, r24
    1d76:	17 82       	std	Z+7, r1	; 0x07
    1d78:	16 82       	std	Z+6, r1	; 0x06
    1d7a:	51 2c       	mov	r5, r1
    1d7c:	f6 01       	movw	r30, r12
    1d7e:	e3 80       	ldd	r14, Z+3	; 0x03
    1d80:	fe 01       	movw	r30, r28
    1d82:	e3 fc       	sbrc	r14, 3
    1d84:	85 91       	lpm	r24, Z+
    1d86:	e3 fe       	sbrs	r14, 3
    1d88:	81 91       	ld	r24, Z+
    1d8a:	18 2f       	mov	r17, r24
    1d8c:	ef 01       	movw	r28, r30
    1d8e:	88 23       	and	r24, r24
    1d90:	09 f4       	brne	.+2      	; 0x1d94 <vfscanf+0x44>
    1d92:	e0 c0       	rjmp	.+448    	; 0x1f54 <vfscanf+0x204>
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	f3 d0       	rcall	.+486    	; 0x1f7e <isspace>
    1d98:	89 2b       	or	r24, r25
    1d9a:	19 f0       	breq	.+6      	; 0x1da2 <vfscanf+0x52>
    1d9c:	c6 01       	movw	r24, r12
    1d9e:	59 de       	rcall	.-846    	; 0x1a52 <skip_spaces>
    1da0:	ed cf       	rjmp	.-38     	; 0x1d7c <vfscanf+0x2c>
    1da2:	15 32       	cpi	r17, 0x25	; 37
    1da4:	41 f4       	brne	.+16     	; 0x1db6 <vfscanf+0x66>
    1da6:	fe 01       	movw	r30, r28
    1da8:	e3 fc       	sbrc	r14, 3
    1daa:	15 91       	lpm	r17, Z+
    1dac:	e3 fe       	sbrs	r14, 3
    1dae:	11 91       	ld	r17, Z+
    1db0:	ef 01       	movw	r28, r30
    1db2:	15 32       	cpi	r17, 0x25	; 37
    1db4:	71 f4       	brne	.+28     	; 0x1dd2 <vfscanf+0x82>
    1db6:	c6 01       	movw	r24, r12
    1db8:	0b d1       	rcall	.+534    	; 0x1fd0 <fgetc>
    1dba:	97 fd       	sbrc	r25, 7
    1dbc:	c9 c0       	rjmp	.+402    	; 0x1f50 <vfscanf+0x200>
    1dbe:	41 2f       	mov	r20, r17
    1dc0:	50 e0       	ldi	r21, 0x00	; 0
    1dc2:	9c 01       	movw	r18, r24
    1dc4:	33 27       	eor	r19, r19
    1dc6:	24 17       	cp	r18, r20
    1dc8:	35 07       	cpc	r19, r21
    1dca:	c1 f2       	breq	.-80     	; 0x1d7c <vfscanf+0x2c>
    1dcc:	b6 01       	movw	r22, r12
    1dce:	7a d1       	rcall	.+756    	; 0x20c4 <ungetc>
    1dd0:	c1 c0       	rjmp	.+386    	; 0x1f54 <vfscanf+0x204>
    1dd2:	1a 32       	cpi	r17, 0x2A	; 42
    1dd4:	39 f4       	brne	.+14     	; 0x1de4 <vfscanf+0x94>
    1dd6:	e3 fc       	sbrc	r14, 3
    1dd8:	15 91       	lpm	r17, Z+
    1dda:	e3 fe       	sbrs	r14, 3
    1ddc:	11 91       	ld	r17, Z+
    1dde:	ef 01       	movw	r28, r30
    1de0:	01 e0       	ldi	r16, 0x01	; 1
    1de2:	01 c0       	rjmp	.+2      	; 0x1de6 <vfscanf+0x96>
    1de4:	00 e0       	ldi	r16, 0x00	; 0
    1de6:	f1 2c       	mov	r15, r1
    1de8:	20 ed       	ldi	r18, 0xD0	; 208
    1dea:	21 0f       	add	r18, r17
    1dec:	2a 30       	cpi	r18, 0x0A	; 10
    1dee:	78 f4       	brcc	.+30     	; 0x1e0e <vfscanf+0xbe>
    1df0:	02 60       	ori	r16, 0x02	; 2
    1df2:	6f 2d       	mov	r22, r15
    1df4:	70 e0       	ldi	r23, 0x00	; 0
    1df6:	80 e0       	ldi	r24, 0x00	; 0
    1df8:	90 e0       	ldi	r25, 0x00	; 0
    1dfa:	40 e2       	ldi	r20, 0x20	; 32
    1dfc:	03 de       	rcall	.-1018   	; 0x1a04 <mulacc>
    1dfe:	f6 2e       	mov	r15, r22
    1e00:	fe 01       	movw	r30, r28
    1e02:	e3 fc       	sbrc	r14, 3
    1e04:	15 91       	lpm	r17, Z+
    1e06:	e3 fe       	sbrs	r14, 3
    1e08:	11 91       	ld	r17, Z+
    1e0a:	ef 01       	movw	r28, r30
    1e0c:	ed cf       	rjmp	.-38     	; 0x1de8 <vfscanf+0x98>
    1e0e:	01 ff       	sbrs	r16, 1
    1e10:	03 c0       	rjmp	.+6      	; 0x1e18 <vfscanf+0xc8>
    1e12:	f1 10       	cpse	r15, r1
    1e14:	03 c0       	rjmp	.+6      	; 0x1e1c <vfscanf+0xcc>
    1e16:	9e c0       	rjmp	.+316    	; 0x1f54 <vfscanf+0x204>
    1e18:	ff 24       	eor	r15, r15
    1e1a:	fa 94       	dec	r15
    1e1c:	18 36       	cpi	r17, 0x68	; 104
    1e1e:	19 f0       	breq	.+6      	; 0x1e26 <vfscanf+0xd6>
    1e20:	1c 36       	cpi	r17, 0x6C	; 108
    1e22:	51 f0       	breq	.+20     	; 0x1e38 <vfscanf+0xe8>
    1e24:	10 c0       	rjmp	.+32     	; 0x1e46 <vfscanf+0xf6>
    1e26:	fe 01       	movw	r30, r28
    1e28:	e3 fc       	sbrc	r14, 3
    1e2a:	15 91       	lpm	r17, Z+
    1e2c:	e3 fe       	sbrs	r14, 3
    1e2e:	11 91       	ld	r17, Z+
    1e30:	ef 01       	movw	r28, r30
    1e32:	18 36       	cpi	r17, 0x68	; 104
    1e34:	41 f4       	brne	.+16     	; 0x1e46 <vfscanf+0xf6>
    1e36:	08 60       	ori	r16, 0x08	; 8
    1e38:	04 60       	ori	r16, 0x04	; 4
    1e3a:	fe 01       	movw	r30, r28
    1e3c:	e3 fc       	sbrc	r14, 3
    1e3e:	15 91       	lpm	r17, Z+
    1e40:	e3 fe       	sbrs	r14, 3
    1e42:	11 91       	ld	r17, Z+
    1e44:	ef 01       	movw	r28, r30
    1e46:	11 23       	and	r17, r17
    1e48:	09 f4       	brne	.+2      	; 0x1e4c <vfscanf+0xfc>
    1e4a:	84 c0       	rjmp	.+264    	; 0x1f54 <vfscanf+0x204>
    1e4c:	61 2f       	mov	r22, r17
    1e4e:	70 e0       	ldi	r23, 0x00	; 0
    1e50:	8c e8       	ldi	r24, 0x8C	; 140
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	9c d0       	rcall	.+312    	; 0x1f8e <strchr_P>
    1e56:	89 2b       	or	r24, r25
    1e58:	09 f4       	brne	.+2      	; 0x1e5c <vfscanf+0x10c>
    1e5a:	7c c0       	rjmp	.+248    	; 0x1f54 <vfscanf+0x204>
    1e5c:	00 fd       	sbrc	r16, 0
    1e5e:	07 c0       	rjmp	.+14     	; 0x1e6e <vfscanf+0x11e>
    1e60:	f5 01       	movw	r30, r10
    1e62:	80 80       	ld	r8, Z
    1e64:	91 80       	ldd	r9, Z+1	; 0x01
    1e66:	c5 01       	movw	r24, r10
    1e68:	02 96       	adiw	r24, 0x02	; 2
    1e6a:	5c 01       	movw	r10, r24
    1e6c:	02 c0       	rjmp	.+4      	; 0x1e72 <vfscanf+0x122>
    1e6e:	81 2c       	mov	r8, r1
    1e70:	91 2c       	mov	r9, r1
    1e72:	1e 36       	cpi	r17, 0x6E	; 110
    1e74:	49 f4       	brne	.+18     	; 0x1e88 <vfscanf+0x138>
    1e76:	f6 01       	movw	r30, r12
    1e78:	46 81       	ldd	r20, Z+6	; 0x06
    1e7a:	57 81       	ldd	r21, Z+7	; 0x07
    1e7c:	60 e0       	ldi	r22, 0x00	; 0
    1e7e:	70 e0       	ldi	r23, 0x00	; 0
    1e80:	20 2f       	mov	r18, r16
    1e82:	c4 01       	movw	r24, r8
    1e84:	b3 dd       	rcall	.-1178   	; 0x19ec <putval>
    1e86:	7a cf       	rjmp	.-268    	; 0x1d7c <vfscanf+0x2c>
    1e88:	13 36       	cpi	r17, 0x63	; 99
    1e8a:	a1 f4       	brne	.+40     	; 0x1eb4 <vfscanf+0x164>
    1e8c:	01 fd       	sbrc	r16, 1
    1e8e:	02 c0       	rjmp	.+4      	; 0x1e94 <vfscanf+0x144>
    1e90:	ff 24       	eor	r15, r15
    1e92:	f3 94       	inc	r15
    1e94:	c6 01       	movw	r24, r12
    1e96:	9c d0       	rcall	.+312    	; 0x1fd0 <fgetc>
    1e98:	97 fd       	sbrc	r25, 7
    1e9a:	5a c0       	rjmp	.+180    	; 0x1f50 <vfscanf+0x200>
    1e9c:	81 14       	cp	r8, r1
    1e9e:	91 04       	cpc	r9, r1
    1ea0:	29 f0       	breq	.+10     	; 0x1eac <vfscanf+0x15c>
    1ea2:	f4 01       	movw	r30, r8
    1ea4:	80 83       	st	Z, r24
    1ea6:	c4 01       	movw	r24, r8
    1ea8:	01 96       	adiw	r24, 0x01	; 1
    1eaa:	4c 01       	movw	r8, r24
    1eac:	fa 94       	dec	r15
    1eae:	f1 10       	cpse	r15, r1
    1eb0:	f1 cf       	rjmp	.-30     	; 0x1e94 <vfscanf+0x144>
    1eb2:	4a c0       	rjmp	.+148    	; 0x1f48 <vfscanf+0x1f8>
    1eb4:	1b 35       	cpi	r17, 0x5B	; 91
    1eb6:	51 f4       	brne	.+20     	; 0x1ecc <vfscanf+0x17c>
    1eb8:	9e 01       	movw	r18, r28
    1eba:	a4 01       	movw	r20, r8
    1ebc:	6f 2d       	mov	r22, r15
    1ebe:	c6 01       	movw	r24, r12
    1ec0:	68 de       	rcall	.-816    	; 0x1b92 <conv_brk>
    1ec2:	ec 01       	movw	r28, r24
    1ec4:	89 2b       	or	r24, r25
    1ec6:	09 f0       	breq	.+2      	; 0x1eca <vfscanf+0x17a>
    1ec8:	3f c0       	rjmp	.+126    	; 0x1f48 <vfscanf+0x1f8>
    1eca:	39 c0       	rjmp	.+114    	; 0x1f3e <vfscanf+0x1ee>
    1ecc:	c6 01       	movw	r24, r12
    1ece:	c1 dd       	rcall	.-1150   	; 0x1a52 <skip_spaces>
    1ed0:	97 fd       	sbrc	r25, 7
    1ed2:	3e c0       	rjmp	.+124    	; 0x1f50 <vfscanf+0x200>
    1ed4:	1f 36       	cpi	r17, 0x6F	; 111
    1ed6:	49 f1       	breq	.+82     	; 0x1f2a <vfscanf+0x1da>
    1ed8:	28 f4       	brcc	.+10     	; 0x1ee4 <vfscanf+0x194>
    1eda:	14 36       	cpi	r17, 0x64	; 100
    1edc:	21 f1       	breq	.+72     	; 0x1f26 <vfscanf+0x1d6>
    1ede:	19 36       	cpi	r17, 0x69	; 105
    1ee0:	39 f1       	breq	.+78     	; 0x1f30 <vfscanf+0x1e0>
    1ee2:	25 c0       	rjmp	.+74     	; 0x1f2e <vfscanf+0x1de>
    1ee4:	13 37       	cpi	r17, 0x73	; 115
    1ee6:	71 f0       	breq	.+28     	; 0x1f04 <vfscanf+0x1b4>
    1ee8:	15 37       	cpi	r17, 0x75	; 117
    1eea:	e9 f0       	breq	.+58     	; 0x1f26 <vfscanf+0x1d6>
    1eec:	20 c0       	rjmp	.+64     	; 0x1f2e <vfscanf+0x1de>
    1eee:	81 14       	cp	r8, r1
    1ef0:	91 04       	cpc	r9, r1
    1ef2:	29 f0       	breq	.+10     	; 0x1efe <vfscanf+0x1ae>
    1ef4:	f4 01       	movw	r30, r8
    1ef6:	60 82       	st	Z, r6
    1ef8:	c4 01       	movw	r24, r8
    1efa:	01 96       	adiw	r24, 0x01	; 1
    1efc:	4c 01       	movw	r8, r24
    1efe:	fa 94       	dec	r15
    1f00:	ff 20       	and	r15, r15
    1f02:	59 f0       	breq	.+22     	; 0x1f1a <vfscanf+0x1ca>
    1f04:	c6 01       	movw	r24, r12
    1f06:	64 d0       	rcall	.+200    	; 0x1fd0 <fgetc>
    1f08:	3c 01       	movw	r6, r24
    1f0a:	97 fd       	sbrc	r25, 7
    1f0c:	06 c0       	rjmp	.+12     	; 0x1f1a <vfscanf+0x1ca>
    1f0e:	37 d0       	rcall	.+110    	; 0x1f7e <isspace>
    1f10:	89 2b       	or	r24, r25
    1f12:	69 f3       	breq	.-38     	; 0x1eee <vfscanf+0x19e>
    1f14:	b6 01       	movw	r22, r12
    1f16:	c3 01       	movw	r24, r6
    1f18:	d5 d0       	rcall	.+426    	; 0x20c4 <ungetc>
    1f1a:	81 14       	cp	r8, r1
    1f1c:	91 04       	cpc	r9, r1
    1f1e:	a1 f0       	breq	.+40     	; 0x1f48 <vfscanf+0x1f8>
    1f20:	f4 01       	movw	r30, r8
    1f22:	10 82       	st	Z, r1
    1f24:	11 c0       	rjmp	.+34     	; 0x1f48 <vfscanf+0x1f8>
    1f26:	00 62       	ori	r16, 0x20	; 32
    1f28:	03 c0       	rjmp	.+6      	; 0x1f30 <vfscanf+0x1e0>
    1f2a:	00 61       	ori	r16, 0x10	; 16
    1f2c:	01 c0       	rjmp	.+2      	; 0x1f30 <vfscanf+0x1e0>
    1f2e:	00 64       	ori	r16, 0x40	; 64
    1f30:	20 2f       	mov	r18, r16
    1f32:	a4 01       	movw	r20, r8
    1f34:	6f 2d       	mov	r22, r15
    1f36:	c6 01       	movw	r24, r12
    1f38:	a2 dd       	rcall	.-1212   	; 0x1a7e <conv_int>
    1f3a:	81 11       	cpse	r24, r1
    1f3c:	05 c0       	rjmp	.+10     	; 0x1f48 <vfscanf+0x1f8>
    1f3e:	f6 01       	movw	r30, r12
    1f40:	83 81       	ldd	r24, Z+3	; 0x03
    1f42:	80 73       	andi	r24, 0x30	; 48
    1f44:	29 f4       	brne	.+10     	; 0x1f50 <vfscanf+0x200>
    1f46:	06 c0       	rjmp	.+12     	; 0x1f54 <vfscanf+0x204>
    1f48:	00 fd       	sbrc	r16, 0
    1f4a:	18 cf       	rjmp	.-464    	; 0x1d7c <vfscanf+0x2c>
    1f4c:	53 94       	inc	r5
    1f4e:	16 cf       	rjmp	.-468    	; 0x1d7c <vfscanf+0x2c>
    1f50:	55 20       	and	r5, r5
    1f52:	19 f0       	breq	.+6      	; 0x1f5a <vfscanf+0x20a>
    1f54:	85 2d       	mov	r24, r5
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	02 c0       	rjmp	.+4      	; 0x1f5e <vfscanf+0x20e>
    1f5a:	8f ef       	ldi	r24, 0xFF	; 255
    1f5c:	9f ef       	ldi	r25, 0xFF	; 255
    1f5e:	df 91       	pop	r29
    1f60:	cf 91       	pop	r28
    1f62:	1f 91       	pop	r17
    1f64:	0f 91       	pop	r16
    1f66:	ff 90       	pop	r15
    1f68:	ef 90       	pop	r14
    1f6a:	df 90       	pop	r13
    1f6c:	cf 90       	pop	r12
    1f6e:	bf 90       	pop	r11
    1f70:	af 90       	pop	r10
    1f72:	9f 90       	pop	r9
    1f74:	8f 90       	pop	r8
    1f76:	7f 90       	pop	r7
    1f78:	6f 90       	pop	r6
    1f7a:	5f 90       	pop	r5
    1f7c:	08 95       	ret

00001f7e <isspace>:
    1f7e:	91 11       	cpse	r25, r1
    1f80:	18 c1       	rjmp	.+560    	; 0x21b2 <__ctype_isfalse>
    1f82:	80 32       	cpi	r24, 0x20	; 32
    1f84:	19 f0       	breq	.+6      	; 0x1f8c <isspace+0xe>
    1f86:	89 50       	subi	r24, 0x09	; 9
    1f88:	85 50       	subi	r24, 0x05	; 5
    1f8a:	d0 f7       	brcc	.-12     	; 0x1f80 <isspace+0x2>
    1f8c:	08 95       	ret

00001f8e <strchr_P>:
    1f8e:	fc 01       	movw	r30, r24
    1f90:	05 90       	lpm	r0, Z+
    1f92:	06 16       	cp	r0, r22
    1f94:	21 f0       	breq	.+8      	; 0x1f9e <strchr_P+0x10>
    1f96:	00 20       	and	r0, r0
    1f98:	d9 f7       	brne	.-10     	; 0x1f90 <strchr_P+0x2>
    1f9a:	c0 01       	movw	r24, r0
    1f9c:	08 95       	ret
    1f9e:	31 97       	sbiw	r30, 0x01	; 1
    1fa0:	cf 01       	movw	r24, r30
    1fa2:	08 95       	ret

00001fa4 <strnlen_P>:
    1fa4:	fc 01       	movw	r30, r24
    1fa6:	05 90       	lpm	r0, Z+
    1fa8:	61 50       	subi	r22, 0x01	; 1
    1faa:	70 40       	sbci	r23, 0x00	; 0
    1fac:	01 10       	cpse	r0, r1
    1fae:	d8 f7       	brcc	.-10     	; 0x1fa6 <strnlen_P+0x2>
    1fb0:	80 95       	com	r24
    1fb2:	90 95       	com	r25
    1fb4:	8e 0f       	add	r24, r30
    1fb6:	9f 1f       	adc	r25, r31
    1fb8:	08 95       	ret

00001fba <strnlen>:
    1fba:	fc 01       	movw	r30, r24
    1fbc:	61 50       	subi	r22, 0x01	; 1
    1fbe:	70 40       	sbci	r23, 0x00	; 0
    1fc0:	01 90       	ld	r0, Z+
    1fc2:	01 10       	cpse	r0, r1
    1fc4:	d8 f7       	brcc	.-10     	; 0x1fbc <strnlen+0x2>
    1fc6:	80 95       	com	r24
    1fc8:	90 95       	com	r25
    1fca:	8e 0f       	add	r24, r30
    1fcc:	9f 1f       	adc	r25, r31
    1fce:	08 95       	ret

00001fd0 <fgetc>:
    1fd0:	cf 93       	push	r28
    1fd2:	df 93       	push	r29
    1fd4:	ec 01       	movw	r28, r24
    1fd6:	2b 81       	ldd	r18, Y+3	; 0x03
    1fd8:	20 ff       	sbrs	r18, 0
    1fda:	33 c0       	rjmp	.+102    	; 0x2042 <fgetc+0x72>
    1fdc:	26 ff       	sbrs	r18, 6
    1fde:	0a c0       	rjmp	.+20     	; 0x1ff4 <fgetc+0x24>
    1fe0:	2f 7b       	andi	r18, 0xBF	; 191
    1fe2:	2b 83       	std	Y+3, r18	; 0x03
    1fe4:	8e 81       	ldd	r24, Y+6	; 0x06
    1fe6:	9f 81       	ldd	r25, Y+7	; 0x07
    1fe8:	01 96       	adiw	r24, 0x01	; 1
    1fea:	9f 83       	std	Y+7, r25	; 0x07
    1fec:	8e 83       	std	Y+6, r24	; 0x06
    1fee:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff0:	90 e0       	ldi	r25, 0x00	; 0
    1ff2:	29 c0       	rjmp	.+82     	; 0x2046 <fgetc+0x76>
    1ff4:	22 ff       	sbrs	r18, 2
    1ff6:	0f c0       	rjmp	.+30     	; 0x2016 <fgetc+0x46>
    1ff8:	e8 81       	ld	r30, Y
    1ffa:	f9 81       	ldd	r31, Y+1	; 0x01
    1ffc:	80 81       	ld	r24, Z
    1ffe:	08 2e       	mov	r0, r24
    2000:	00 0c       	add	r0, r0
    2002:	99 0b       	sbc	r25, r25
    2004:	00 97       	sbiw	r24, 0x00	; 0
    2006:	19 f4       	brne	.+6      	; 0x200e <fgetc+0x3e>
    2008:	20 62       	ori	r18, 0x20	; 32
    200a:	2b 83       	std	Y+3, r18	; 0x03
    200c:	1a c0       	rjmp	.+52     	; 0x2042 <fgetc+0x72>
    200e:	31 96       	adiw	r30, 0x01	; 1
    2010:	f9 83       	std	Y+1, r31	; 0x01
    2012:	e8 83       	st	Y, r30
    2014:	0e c0       	rjmp	.+28     	; 0x2032 <fgetc+0x62>
    2016:	ea 85       	ldd	r30, Y+10	; 0x0a
    2018:	fb 85       	ldd	r31, Y+11	; 0x0b
    201a:	09 95       	icall
    201c:	97 ff       	sbrs	r25, 7
    201e:	09 c0       	rjmp	.+18     	; 0x2032 <fgetc+0x62>
    2020:	2b 81       	ldd	r18, Y+3	; 0x03
    2022:	01 96       	adiw	r24, 0x01	; 1
    2024:	11 f0       	breq	.+4      	; 0x202a <fgetc+0x5a>
    2026:	80 e2       	ldi	r24, 0x20	; 32
    2028:	01 c0       	rjmp	.+2      	; 0x202c <fgetc+0x5c>
    202a:	80 e1       	ldi	r24, 0x10	; 16
    202c:	82 2b       	or	r24, r18
    202e:	8b 83       	std	Y+3, r24	; 0x03
    2030:	08 c0       	rjmp	.+16     	; 0x2042 <fgetc+0x72>
    2032:	2e 81       	ldd	r18, Y+6	; 0x06
    2034:	3f 81       	ldd	r19, Y+7	; 0x07
    2036:	2f 5f       	subi	r18, 0xFF	; 255
    2038:	3f 4f       	sbci	r19, 0xFF	; 255
    203a:	3f 83       	std	Y+7, r19	; 0x07
    203c:	2e 83       	std	Y+6, r18	; 0x06
    203e:	99 27       	eor	r25, r25
    2040:	02 c0       	rjmp	.+4      	; 0x2046 <fgetc+0x76>
    2042:	8f ef       	ldi	r24, 0xFF	; 255
    2044:	9f ef       	ldi	r25, 0xFF	; 255
    2046:	df 91       	pop	r29
    2048:	cf 91       	pop	r28
    204a:	08 95       	ret

0000204c <fputc>:
    204c:	0f 93       	push	r16
    204e:	1f 93       	push	r17
    2050:	cf 93       	push	r28
    2052:	df 93       	push	r29
    2054:	fb 01       	movw	r30, r22
    2056:	23 81       	ldd	r18, Z+3	; 0x03
    2058:	21 fd       	sbrc	r18, 1
    205a:	03 c0       	rjmp	.+6      	; 0x2062 <fputc+0x16>
    205c:	8f ef       	ldi	r24, 0xFF	; 255
    205e:	9f ef       	ldi	r25, 0xFF	; 255
    2060:	2c c0       	rjmp	.+88     	; 0x20ba <fputc+0x6e>
    2062:	22 ff       	sbrs	r18, 2
    2064:	16 c0       	rjmp	.+44     	; 0x2092 <fputc+0x46>
    2066:	46 81       	ldd	r20, Z+6	; 0x06
    2068:	57 81       	ldd	r21, Z+7	; 0x07
    206a:	24 81       	ldd	r18, Z+4	; 0x04
    206c:	35 81       	ldd	r19, Z+5	; 0x05
    206e:	42 17       	cp	r20, r18
    2070:	53 07       	cpc	r21, r19
    2072:	44 f4       	brge	.+16     	; 0x2084 <fputc+0x38>
    2074:	a0 81       	ld	r26, Z
    2076:	b1 81       	ldd	r27, Z+1	; 0x01
    2078:	9d 01       	movw	r18, r26
    207a:	2f 5f       	subi	r18, 0xFF	; 255
    207c:	3f 4f       	sbci	r19, 0xFF	; 255
    207e:	31 83       	std	Z+1, r19	; 0x01
    2080:	20 83       	st	Z, r18
    2082:	8c 93       	st	X, r24
    2084:	26 81       	ldd	r18, Z+6	; 0x06
    2086:	37 81       	ldd	r19, Z+7	; 0x07
    2088:	2f 5f       	subi	r18, 0xFF	; 255
    208a:	3f 4f       	sbci	r19, 0xFF	; 255
    208c:	37 83       	std	Z+7, r19	; 0x07
    208e:	26 83       	std	Z+6, r18	; 0x06
    2090:	14 c0       	rjmp	.+40     	; 0x20ba <fputc+0x6e>
    2092:	8b 01       	movw	r16, r22
    2094:	ec 01       	movw	r28, r24
    2096:	fb 01       	movw	r30, r22
    2098:	00 84       	ldd	r0, Z+8	; 0x08
    209a:	f1 85       	ldd	r31, Z+9	; 0x09
    209c:	e0 2d       	mov	r30, r0
    209e:	09 95       	icall
    20a0:	89 2b       	or	r24, r25
    20a2:	e1 f6       	brne	.-72     	; 0x205c <fputc+0x10>
    20a4:	d8 01       	movw	r26, r16
    20a6:	16 96       	adiw	r26, 0x06	; 6
    20a8:	8d 91       	ld	r24, X+
    20aa:	9c 91       	ld	r25, X
    20ac:	17 97       	sbiw	r26, 0x07	; 7
    20ae:	01 96       	adiw	r24, 0x01	; 1
    20b0:	17 96       	adiw	r26, 0x07	; 7
    20b2:	9c 93       	st	X, r25
    20b4:	8e 93       	st	-X, r24
    20b6:	16 97       	sbiw	r26, 0x06	; 6
    20b8:	ce 01       	movw	r24, r28
    20ba:	df 91       	pop	r29
    20bc:	cf 91       	pop	r28
    20be:	1f 91       	pop	r17
    20c0:	0f 91       	pop	r16
    20c2:	08 95       	ret

000020c4 <ungetc>:
    20c4:	fb 01       	movw	r30, r22
    20c6:	23 81       	ldd	r18, Z+3	; 0x03
    20c8:	20 ff       	sbrs	r18, 0
    20ca:	12 c0       	rjmp	.+36     	; 0x20f0 <ungetc+0x2c>
    20cc:	26 fd       	sbrc	r18, 6
    20ce:	10 c0       	rjmp	.+32     	; 0x20f0 <ungetc+0x2c>
    20d0:	8f 3f       	cpi	r24, 0xFF	; 255
    20d2:	3f ef       	ldi	r19, 0xFF	; 255
    20d4:	93 07       	cpc	r25, r19
    20d6:	61 f0       	breq	.+24     	; 0x20f0 <ungetc+0x2c>
    20d8:	82 83       	std	Z+2, r24	; 0x02
    20da:	2f 7d       	andi	r18, 0xDF	; 223
    20dc:	20 64       	ori	r18, 0x40	; 64
    20de:	23 83       	std	Z+3, r18	; 0x03
    20e0:	26 81       	ldd	r18, Z+6	; 0x06
    20e2:	37 81       	ldd	r19, Z+7	; 0x07
    20e4:	21 50       	subi	r18, 0x01	; 1
    20e6:	31 09       	sbc	r19, r1
    20e8:	37 83       	std	Z+7, r19	; 0x07
    20ea:	26 83       	std	Z+6, r18	; 0x06
    20ec:	99 27       	eor	r25, r25
    20ee:	08 95       	ret
    20f0:	8f ef       	ldi	r24, 0xFF	; 255
    20f2:	9f ef       	ldi	r25, 0xFF	; 255
    20f4:	08 95       	ret

000020f6 <__ultoa_invert>:
    20f6:	fa 01       	movw	r30, r20
    20f8:	aa 27       	eor	r26, r26
    20fa:	28 30       	cpi	r18, 0x08	; 8
    20fc:	51 f1       	breq	.+84     	; 0x2152 <__ultoa_invert+0x5c>
    20fe:	20 31       	cpi	r18, 0x10	; 16
    2100:	81 f1       	breq	.+96     	; 0x2162 <__ultoa_invert+0x6c>
    2102:	e8 94       	clt
    2104:	6f 93       	push	r22
    2106:	6e 7f       	andi	r22, 0xFE	; 254
    2108:	6e 5f       	subi	r22, 0xFE	; 254
    210a:	7f 4f       	sbci	r23, 0xFF	; 255
    210c:	8f 4f       	sbci	r24, 0xFF	; 255
    210e:	9f 4f       	sbci	r25, 0xFF	; 255
    2110:	af 4f       	sbci	r26, 0xFF	; 255
    2112:	b1 e0       	ldi	r27, 0x01	; 1
    2114:	3e d0       	rcall	.+124    	; 0x2192 <__ultoa_invert+0x9c>
    2116:	b4 e0       	ldi	r27, 0x04	; 4
    2118:	3c d0       	rcall	.+120    	; 0x2192 <__ultoa_invert+0x9c>
    211a:	67 0f       	add	r22, r23
    211c:	78 1f       	adc	r23, r24
    211e:	89 1f       	adc	r24, r25
    2120:	9a 1f       	adc	r25, r26
    2122:	a1 1d       	adc	r26, r1
    2124:	68 0f       	add	r22, r24
    2126:	79 1f       	adc	r23, r25
    2128:	8a 1f       	adc	r24, r26
    212a:	91 1d       	adc	r25, r1
    212c:	a1 1d       	adc	r26, r1
    212e:	6a 0f       	add	r22, r26
    2130:	71 1d       	adc	r23, r1
    2132:	81 1d       	adc	r24, r1
    2134:	91 1d       	adc	r25, r1
    2136:	a1 1d       	adc	r26, r1
    2138:	20 d0       	rcall	.+64     	; 0x217a <__ultoa_invert+0x84>
    213a:	09 f4       	brne	.+2      	; 0x213e <__ultoa_invert+0x48>
    213c:	68 94       	set
    213e:	3f 91       	pop	r19
    2140:	2a e0       	ldi	r18, 0x0A	; 10
    2142:	26 9f       	mul	r18, r22
    2144:	11 24       	eor	r1, r1
    2146:	30 19       	sub	r19, r0
    2148:	30 5d       	subi	r19, 0xD0	; 208
    214a:	31 93       	st	Z+, r19
    214c:	de f6       	brtc	.-74     	; 0x2104 <__ultoa_invert+0xe>
    214e:	cf 01       	movw	r24, r30
    2150:	08 95       	ret
    2152:	46 2f       	mov	r20, r22
    2154:	47 70       	andi	r20, 0x07	; 7
    2156:	40 5d       	subi	r20, 0xD0	; 208
    2158:	41 93       	st	Z+, r20
    215a:	b3 e0       	ldi	r27, 0x03	; 3
    215c:	0f d0       	rcall	.+30     	; 0x217c <__ultoa_invert+0x86>
    215e:	c9 f7       	brne	.-14     	; 0x2152 <__ultoa_invert+0x5c>
    2160:	f6 cf       	rjmp	.-20     	; 0x214e <__ultoa_invert+0x58>
    2162:	46 2f       	mov	r20, r22
    2164:	4f 70       	andi	r20, 0x0F	; 15
    2166:	40 5d       	subi	r20, 0xD0	; 208
    2168:	4a 33       	cpi	r20, 0x3A	; 58
    216a:	18 f0       	brcs	.+6      	; 0x2172 <__ultoa_invert+0x7c>
    216c:	49 5d       	subi	r20, 0xD9	; 217
    216e:	31 fd       	sbrc	r19, 1
    2170:	40 52       	subi	r20, 0x20	; 32
    2172:	41 93       	st	Z+, r20
    2174:	02 d0       	rcall	.+4      	; 0x217a <__ultoa_invert+0x84>
    2176:	a9 f7       	brne	.-22     	; 0x2162 <__ultoa_invert+0x6c>
    2178:	ea cf       	rjmp	.-44     	; 0x214e <__ultoa_invert+0x58>
    217a:	b4 e0       	ldi	r27, 0x04	; 4
    217c:	a6 95       	lsr	r26
    217e:	97 95       	ror	r25
    2180:	87 95       	ror	r24
    2182:	77 95       	ror	r23
    2184:	67 95       	ror	r22
    2186:	ba 95       	dec	r27
    2188:	c9 f7       	brne	.-14     	; 0x217c <__ultoa_invert+0x86>
    218a:	00 97       	sbiw	r24, 0x00	; 0
    218c:	61 05       	cpc	r22, r1
    218e:	71 05       	cpc	r23, r1
    2190:	08 95       	ret
    2192:	9b 01       	movw	r18, r22
    2194:	ac 01       	movw	r20, r24
    2196:	0a 2e       	mov	r0, r26
    2198:	06 94       	lsr	r0
    219a:	57 95       	ror	r21
    219c:	47 95       	ror	r20
    219e:	37 95       	ror	r19
    21a0:	27 95       	ror	r18
    21a2:	ba 95       	dec	r27
    21a4:	c9 f7       	brne	.-14     	; 0x2198 <__ultoa_invert+0xa2>
    21a6:	62 0f       	add	r22, r18
    21a8:	73 1f       	adc	r23, r19
    21aa:	84 1f       	adc	r24, r20
    21ac:	95 1f       	adc	r25, r21
    21ae:	a0 1d       	adc	r26, r0
    21b0:	08 95       	ret

000021b2 <__ctype_isfalse>:
    21b2:	99 27       	eor	r25, r25
    21b4:	88 27       	eor	r24, r24

000021b6 <__ctype_istrue>:
    21b6:	08 95       	ret

000021b8 <eeprom_read_block>:
    21b8:	dc 01       	movw	r26, r24
    21ba:	cb 01       	movw	r24, r22

000021bc <eeprom_read_blraw>:
    21bc:	fc 01       	movw	r30, r24
    21be:	e1 99       	sbic	0x1c, 1	; 28
    21c0:	fe cf       	rjmp	.-4      	; 0x21be <eeprom_read_blraw+0x2>
    21c2:	06 c0       	rjmp	.+12     	; 0x21d0 <eeprom_read_blraw+0x14>
    21c4:	ff bb       	out	0x1f, r31	; 31
    21c6:	ee bb       	out	0x1e, r30	; 30
    21c8:	e0 9a       	sbi	0x1c, 0	; 28
    21ca:	31 96       	adiw	r30, 0x01	; 1
    21cc:	0d b2       	in	r0, 0x1d	; 29
    21ce:	0d 92       	st	X+, r0
    21d0:	41 50       	subi	r20, 0x01	; 1
    21d2:	50 40       	sbci	r21, 0x00	; 0
    21d4:	b8 f7       	brcc	.-18     	; 0x21c4 <eeprom_read_blraw+0x8>
    21d6:	08 95       	ret

000021d8 <eeprom_read_byte>:
    21d8:	e1 99       	sbic	0x1c, 1	; 28
    21da:	fe cf       	rjmp	.-4      	; 0x21d8 <eeprom_read_byte>
    21dc:	9f bb       	out	0x1f, r25	; 31
    21de:	8e bb       	out	0x1e, r24	; 30
    21e0:	e0 9a       	sbi	0x1c, 0	; 28
    21e2:	99 27       	eor	r25, r25
    21e4:	8d b3       	in	r24, 0x1d	; 29
    21e6:	08 95       	ret

000021e8 <eeprom_update_block>:
    21e8:	dc 01       	movw	r26, r24
    21ea:	a4 0f       	add	r26, r20
    21ec:	b5 1f       	adc	r27, r21
    21ee:	41 50       	subi	r20, 0x01	; 1
    21f0:	50 40       	sbci	r21, 0x00	; 0
    21f2:	40 f0       	brcs	.+16     	; 0x2204 <eeprom_update_block+0x1c>
    21f4:	cb 01       	movw	r24, r22
    21f6:	84 0f       	add	r24, r20
    21f8:	95 1f       	adc	r25, r21
    21fa:	2e 91       	ld	r18, -X
    21fc:	05 d0       	rcall	.+10     	; 0x2208 <eeprom_update_r18>
    21fe:	41 50       	subi	r20, 0x01	; 1
    2200:	50 40       	sbci	r21, 0x00	; 0
    2202:	d8 f7       	brcc	.-10     	; 0x21fa <eeprom_update_block+0x12>
    2204:	08 95       	ret

00002206 <eeprom_update_byte>:
    2206:	26 2f       	mov	r18, r22

00002208 <eeprom_update_r18>:
    2208:	e1 99       	sbic	0x1c, 1	; 28
    220a:	fe cf       	rjmp	.-4      	; 0x2208 <eeprom_update_r18>
    220c:	9f bb       	out	0x1f, r25	; 31
    220e:	8e bb       	out	0x1e, r24	; 30
    2210:	e0 9a       	sbi	0x1c, 0	; 28
    2212:	01 97       	sbiw	r24, 0x01	; 1
    2214:	0d b2       	in	r0, 0x1d	; 29
    2216:	02 16       	cp	r0, r18
    2218:	31 f0       	breq	.+12     	; 0x2226 <eeprom_update_r18+0x1e>
    221a:	2d bb       	out	0x1d, r18	; 29
    221c:	0f b6       	in	r0, 0x3f	; 63
    221e:	f8 94       	cli
    2220:	e2 9a       	sbi	0x1c, 2	; 28
    2222:	e1 9a       	sbi	0x1c, 1	; 28
    2224:	0f be       	out	0x3f, r0	; 63
    2226:	08 95       	ret

00002228 <_exit>:
    2228:	f8 94       	cli

0000222a <__stop_program>:
    222a:	ff cf       	rjmp	.-2      	; 0x222a <__stop_program>
