
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'wlwll6873' on host 'fpga3' (Linux_x86_64 version 4.15.0-041500-generic) on Thu Jun 30 14:26:43 HKT 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.5 LTS
INFO: [HLS 200-10] In directory '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/hls'
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/hls/prj'.
INFO: [HLS 200-1510] Running: open_solution sol -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/home/wlwll6873/vitis_example_my/example_vadd_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/imports/hls/prj/sol'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: add_files ../rtl_kernel_wizard_0_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../rtl_kernel_wizard_0_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top rtl_kernel_wizard_0 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.969 MB.
INFO: [HLS 200-10] Analyzing design file '../rtl_kernel_wizard_0_cmodel.cpp' ... 
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: ../rtl_kernel_wizard_0_cmodel.cpp:33:9
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.85 seconds. CPU system time: 0.79 seconds. Elapsed time: 5.06 seconds; current allocated memory: 251.631 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on port 'm00_axi'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../rtl_kernel_wizard_0_cmodel.cpp:49:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on port 'm00_axi'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../rtl_kernel_wizard_0_cmodel.cpp:57:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.29 seconds. CPU system time: 0.74 seconds. Elapsed time: 6.02 seconds; current allocated memory: 252.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 252.786 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 255.088 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 254.339 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_1' (../rtl_kernel_wizard_0_cmodel.cpp:52) in function 'rtl_kernel_wizard_0' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'rtl_kernel_wizard_0' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 275.016 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../rtl_kernel_wizard_0_cmodel.cpp:53:32)
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 297.386 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rtl_kernel_wizard_0' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 297.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 297.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 298.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 298.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 298.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 299.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rtl_kernel_wizard_0_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_1/m_axi_m00_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 299.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_52_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 300.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rtl_kernel_wizard_0_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'rtl_kernel_wizard_0_Pipeline_3/m_axi_m00_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rtl_kernel_wizard_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/scalar00' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rtl_kernel_wizard_0/axi00_ptr0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rtl_kernel_wizard_0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'scalar00', 'axi00_ptr0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rtl_kernel_wizard_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 304.593 MB.
INFO: [RTMG 210-278] Implementing memory 'rtl_kernel_wizard_0_m00_axi_input_buffer_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 309.975 MB.
INFO: [HLS 200-1603] Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 314.630 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rtl_kernel_wizard_0.
INFO: [VLOG 209-307] Generating Verilog RTL for rtl_kernel_wizard_0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.77 seconds. CPU system time: 1.68 seconds. Elapsed time: 13.86 seconds; current allocated memory: 314.613 MB.
INFO: [HLS 200-112] Total CPU user time: 15.92 seconds. Total CPU system time: 2.61 seconds. Total elapsed time: 15.85 seconds; peak allocated memory: 314.630 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jun 30 14:26:58 2022...
