$date
	Thu Aug 10 17:06:07 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nnspc_tb $end
$scope module my_nnspc $end
$var wire 1 ! Cfg_in $end
$var wire 1 " Clk $end
$var wire 1 # Resetn $end
$var wire 1 $ strobe $end
$var reg 4 % DAC [3:0] $end
$var reg 5 & NSEL [4:0] $end
$var reg 1 ' RE $end
$var reg 5 ( count [4:0] $end
$var reg 10 ) out [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
x'
bx &
bx %
x$
1#
0"
0!
$end
#1
0$
0'
b0 %
b0 &
b1010 (
b0 )
0#
#3
1#
#4
1!
#5
b1001 (
b1000000000 )
1"
#10
0"
#14
0!
#15
b1000 (
b100000000 )
1"
#20
0"
#25
b111 (
b10000000 )
1"
#30
0"
#34
1!
#35
b110 (
b1001000000 )
1"
#40
0"
#45
b101 (
b1100100000 )
1"
#50
0"
#54
0!
#55
b100 (
b110010000 )
1"
#60
0"
#64
1!
#65
b11 (
b1011001000 )
1"
#70
0"
#74
0!
#75
b10 (
b101100100 )
1"
#80
0"
#84
1!
#85
b1 (
b1010110010 )
1"
#90
0"
#94
0!
#95
b0 (
b101011001 )
1"
#100
1'
b1100 %
b1010 &
1$
0"
#105
b11111 (
b10101100 )
0$
1"
#110
0"
#115
b11110 (
b1010110 )
1"
#120
0"
#125
b11101 (
b101011 )
1"
#130
0"
#135
b11100 (
b10101 )
1"
#140
0"
#145
b11011 (
b1010 )
1"
#150
0"
#154
0'
b0 %
b0 &
b1010 (
b0 )
0#
#155
1"
#156
1#
#160
0"
#165
b1001 (
1"
#167
1!
#170
0"
#175
b1000 (
b1000000000 )
1"
#180
0"
#185
b111 (
b1100000000 )
1"
#187
0!
#190
0"
#195
b110 (
b110000000 )
1"
#200
0"
#205
b101 (
b11000000 )
1"
#207
1!
#210
0"
#215
b100 (
b1001100000 )
1"
#217
0!
#220
0"
#225
b11 (
b100110000 )
1"
#227
1!
#230
0"
#235
b10 (
b1010011000 )
1"
#237
0!
#240
0"
#245
b1 (
b101001100 )
1"
#247
1!
#250
0"
#255
b0 (
b1010100110 )
1"
#260
b11 %
b10101 &
1$
0"
#265
b11111 (
b1101010011 )
0$
1"
#270
0"
#275
b11110 (
b1110101001 )
1"
#280
0"
#285
b11101 (
b1111010100 )
1"
#290
0"
#295
b11100 (
b1111101010 )
1"
#297
