INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sim_1/new/new_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_cpu_tb
