```mermaid
graph TD
    Input[Data Bus] --> BLatch[B Register Latch]
    BLatch --> ALU
    BLatch --> Output[Bus Output]
```
