#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f69593a2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f69593a450 .scope module, "tx_tb" "tx_tb" 3 4;
 .timescale -9 -12;
v000001f6959030f0_0 .var "clk", 0 0;
v000001f6959349a0_0 .var "data_i", 7 0;
v000001f695934a40_0 .net "done_o", 0 0, v000001f695902f10_0;  1 drivers
v000001f695934ae0_0 .var "start_i", 0 0;
v000001f695934b80_0 .net "tx", 0 0, v000001f695903050_0;  1 drivers
S_000001f695902ce0 .scope module, "utx" "uart_tx" 3 14, 4 4 0, S_000001f69593a450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_000001f6959f8e00 .param/l "CLOCKS_PER_BAUD" 0 4 14, +C4<00000000000000000000000000100001>;
v000001f695903360_0 .var "baud_counter", 5 0;
v000001f6959036f0_0 .var "bit_index", 3 0;
v000001f695926c50_0 .var "buffer", 8 0;
v000001f695926ea0_0 .net "clk", 0 0, v000001f6959030f0_0;  1 drivers
v000001f695902e70_0 .net "data_i", 7 0, v000001f6959349a0_0;  1 drivers
v000001f695902f10_0 .var "done_o", 0 0;
v000001f695902fb0_0 .net "start_i", 0 0, v000001f695934ae0_0;  1 drivers
v000001f695903050_0 .var "tx", 0 0;
E_000001f6959f8ec0 .event posedge, v000001f695926ea0_0;
    .scope S_000001f695902ce0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001f695903360_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000001f695926c50_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f6959036f0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_000001f695902ce0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f695902f10_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001f695902ce0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f695903050_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001f695902ce0;
T_3 ;
    %wait E_000001f6959f8ec0;
    %load/vec4 v000001f695902fb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001f695902f10_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000001f695903360_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f695902e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f695926c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f6959036f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f695902f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f695903050_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f695902f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v000001f695903360_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001f695903360_0, 0;
    %load/vec4 v000001f695903360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.5, 4;
    %load/vec4 v000001f6959036f0_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.5;
    %assign/vec4 v000001f695902f10_0, 0;
    %load/vec4 v000001f695903360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000001f695903360_0, 0;
    %load/vec4 v000001f6959036f0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v000001f695926c50_0;
    %load/vec4 v000001f6959036f0_0;
    %part/u 1;
    %assign/vec4 v000001f695903050_0, 0;
    %load/vec4 v000001f6959036f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001f6959036f0_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v000001f695902fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001f695902e70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001f695926c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f6959036f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f695903050_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f695902f10_0, 0;
T_3.11 ;
T_3.9 ;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f69593a450;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001f6959030f0_0;
    %nor/r;
    %store/vec4 v000001f6959030f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f69593a450;
T_5 ;
    %vpi_call/w 3 28 "$dumpfile", "tx.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f69593a450 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6959030f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 84, 0, 8;
    %store/vec4 v000001f6959349a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f695934ae0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f695934ae0_0, 0, 1;
T_5.0 ;
    %load/vec4 v000001f695934a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.1, 8;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f6959349a0_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %delay 10000, 0;
    %delay 1000000, 0;
T_5.2 ;
    %load/vec4 v000001f695934a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.3, 8;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001f6959349a0_0, 0, 8;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 3 56 "$display", "Sent!" {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tx_tb.sv";
    ".\hdl\uart_tx.v";
