{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 13:14:57 2019 " "Info: Processing started: Tue Mar 19 13:14:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off two_adc -c two_adc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off two_adc -c two_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "two_adc.v(206) " "Warning (10268): Verilog HDL information at two_adc.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_adc.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file two_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_adc " "Info: Found entity 1: two_adc" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 BaudTickGen " "Info: Found entity 2: BaudTickGen" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 295 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_adc two_adc:inst1 " "Info: Elaborating entity \"two_adc\" for hierarchy \"two_adc:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/PRAGYA/Desktop/two_adc/Block1.bdf" { { 72 176 312 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter two_adc.v(22) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(22): object \"counter\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k two_adc.v(36) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(36): object \"k\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j two_adc.v(37) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(37): object \"j\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count4 two_adc.v(39) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(39): object \"count4\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z two_adc.v(47) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(47): object \"z\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y two_adc.v(48) " "Warning (10036): Verilog HDL or VHDL warning at two_adc.v(48): object \"y\" assigned a value but never read" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_adc.v(101) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(101): truncated value with size 32 to match size of target (3)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 two_adc.v(189) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(189): truncated value with size 32 to match size of target (8)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 two_adc.v(200) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(200): truncated value with size 32 to match size of target (8)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 two_adc.v(220) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(220): truncated value with size 194 to match size of target (8)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "194 8 two_adc.v(231) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(231): truncated value with size 194 to match size of target (8)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 two_adc.v(283) " "Warning (10230): Verilog HDL assignment warning at two_adc.v(283): truncated value with size 32 to match size of target (3)" {  } { { "two_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen two_adc:inst1\|BaudTickGen:tickgen " "Info: Elaborating entity \"BaudTickGen\" for hierarchy \"two_adc:inst1\|BaudTickGen:tickgen\"" {  } { { "two_adc.v" "tickgen" { Text "C:/Users/PRAGYA/Desktop/two_adc/two_adc.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PRAGYA/Desktop/two_adc/two_adc.map.smsg " "Info: Generated suppressed messages file C:/Users/PRAGYA/Desktop/two_adc/two_adc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Info: Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Info: Implemented 258 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 13:15:02 2019 " "Info: Processing ended: Tue Mar 19 13:15:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
