# 8-bit-CPU-design-VHDL
Designed and implemented an 8-bit CPU with ALU, control unit, and register file using VHDL in Quartus (Altera). Simulated and tested the architecture, then deployed it on an FPGA board for real-time execution.
