

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_255_18_VITIS_LOOP_256_19'
================================================================
* Date:           Fri Nov 18 15:03:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.701 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4034|     4034|  40.340 us|  40.340 us|  4034|  4034|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_255_18_VITIS_LOOP_256_19  |     4032|     4032|         1|          1|          1|  4032|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten34"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc210"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i12 %indvar_flatten34" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 13 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%icmp_ln255 = icmp_eq  i12 %indvar_flatten34_load, i12 4032" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 14 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln255 = add i12 %indvar_flatten34_load, i12 1" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 15 'add' 'add_ln255' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln255 = br i1 %icmp_ln255, void %fpga_resource_limit_hint.for.inc210.10_begin, void %for.inc230.preheader.exitStub" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 16 'br' 'br_ln255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_255_18_VITIS_LOOP_256_19_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4032, i64 4032, i64 4032"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln256 = icmp_eq  i7 %j_load, i7 64" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 21 'icmp' 'icmp_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.36ns)   --->   "%select_ln132 = select i1 %icmp_ln256, i7 0, i7 %j_load" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 22 'select' 'select_ln132' <Predicate = (!icmp_ln255)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln255_1 = add i6 %i_load, i6 1" [correlation-max-sharing/src/correlation.cpp:255]   --->   Operation 23 'add' 'add_ln255_1' <Predicate = (!icmp_ln255)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%select_ln132_1 = select i1 %icmp_ln256, i6 %add_ln255_1, i6 %i_load" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 24 'select' 'select_ln132_1' <Predicate = (!icmp_ln255)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln261 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_28" [correlation-max-sharing/src/correlation.cpp:261]   --->   Operation 25 'specpipeline' 'specpipeline_ln261' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65" [correlation-max-sharing/src/correlation.cpp:132]   --->   Operation 26 'specloopname' 'specloopname_ln132' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 27 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 28 'specregionbegin' 'rbegin5' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 29 'specregionbegin' 'rbegin6' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln132, i32 1, i32 5" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_ln5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln132_1, i5 %lshr_ln" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 31 'bitconcatenate' 'add_ln5' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i11 %add_ln5" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 32 'zext' 'zext_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln262" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 33 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln262" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 34 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i7 %select_ln132" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 35 'trunc' 'trunc_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %trunc_ln262, void %arrayidx209821.case.0, void %arrayidx209821.case.1" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 36 'br' 'br_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln262 = store i16 0, i11 %reg_file_3_0_addr" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 37 'store' 'store_ln262' <Predicate = (!icmp_ln255 & !trunc_ln262)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln262 = br void %fpga_resource_limit_hint.for.inc210.12_end" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 38 'br' 'br_ln262' <Predicate = (!icmp_ln255 & !trunc_ln262)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.23ns)   --->   "%store_ln262 = store i16 0, i11 %reg_file_3_1_addr" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 39 'store' 'store_ln262' <Predicate = (!icmp_ln255 & trunc_ln262)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln262 = br void %fpga_resource_limit_hint.for.inc210.12_end" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 40 'br' 'br_ln262' <Predicate = (!icmp_ln255 & trunc_ln262)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_32, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 41 'specresourcelimit' 'specresourcelimit_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin6" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 42 'specregionend' 'rend58' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_19, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 43 'specresourcelimit' 'specresourcelimit_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin5" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 44 'specregionend' 'rend56' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specresourcelimit_ln262 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_20, void @empty_28, void @empty_28, void @empty_28" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 45 'specresourcelimit' 'specresourcelimit_ln262' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin" [correlation-max-sharing/src/correlation.cpp:262]   --->   Operation 46 'specregionend' 'rend54' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln256 = add i7 %select_ln132, i7 1" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 47 'add' 'add_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln256 = store i12 %add_ln255, i12 %indvar_flatten34" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 48 'store' 'store_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln256 = store i6 %select_ln132_1, i6 %i" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 49 'store' 'store_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln256 = store i7 %add_ln256, i7 %j" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 50 'store' 'store_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc210" [correlation-max-sharing/src/correlation.cpp:256]   --->   Operation 51 'br' 'br_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln255)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.7ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', correlation-max-sharing/src/correlation.cpp:256) on local variable 'j' [18]  (0 ns)
	'icmp' operation ('icmp_ln256', correlation-max-sharing/src/correlation.cpp:256) [22]  (0.817 ns)
	'select' operation ('select_ln132_1', correlation-max-sharing/src/correlation.cpp:132) [25]  (0.384 ns)
	'getelementptr' operation ('reg_file_3_0_addr', correlation-max-sharing/src/correlation.cpp:262) [34]  (0 ns)
	'store' operation ('store_ln262', correlation-max-sharing/src/correlation.cpp:262) of constant 0 on array 'reg_file_3_0' [39]  (1.24 ns)
	blocking operation 0.263 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
