vendor_name = ModelSim
source_file = 1, /home/agustinsilva447/Escritorio/quartus/AND/compuerta_AND.vhd
source_file = 1, /home/agustinsilva447/Escritorio/quartus/AND/Waveform.vwf
source_file = 1, /home/agustinsilva447/Escritorio/quartus/AND/Waveform1.vwf
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/agustinsilva447/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/agustinsilva447/Escritorio/quartus/AND/db/compuerta_AND.cbx.xml
design_name = hard_block
design_name = compuerta_AND
instance = comp, \Z~output\, Z~output, compuerta_AND, 1
instance = comp, \B~input\, B~input, compuerta_AND, 1
instance = comp, \A~input\, A~input, compuerta_AND, 1
instance = comp, \Z~0\, Z~0, compuerta_AND, 1
