This repo consists of the verification of the FIFO, UART and SPI protocol.All the modules and testebenches were create using SV.
The testbench contains : classes(transaction, generator, driver, monitor, scoreboard) and the Test Module.
