// Seed: 1608022330
module module_0 (
    input  tri1 id_0,
    output tri1 id_1[-1 : -1],
    input  tri  id_2,
    input  wire id_3
);
  wire id_5;
  ;
  assign module_1.id_27 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd93,
    parameter id_11 = 32'd78,
    parameter id_15 = 32'd97
) (
    input wire _id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply0 id_7[1 : id_0],
    input supply0 id_8,
    input wor id_9,
    output tri id_10,
    input supply1 _id_11,
    output tri0 id_12,
    input tri0 id_13,
    output uwire id_14,
    input supply0 _id_15,
    input supply0 id_16,
    input wand id_17,
    input supply1 id_18,
    input supply1 id_19,
    output wor id_20,
    input tri id_21,
    output supply0 id_22,
    output wand id_23,
    input uwire id_24,
    input tri0 id_25,
    input supply1 id_26,
    input wand id_27,
    input wor id_28,
    output supply0 id_29[-1 : ""],
    output tri id_30
);
  assign id_12 = id_15;
  module_0 modCall_1 (
      id_8,
      id_23,
      id_19,
      id_4
  );
  wire [id_11  /  id_15 : id_15] id_32;
endmodule
