/// Auto-generated bit field definitions for FLASH
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::flash {

using namespace alloy::hal::bitfields;

// ============================================================================
// FLASH Bit Field Definitions
// ============================================================================

/// ACR - Flash access control register
namespace acr {
    /// Latency
    /// Position: 0, Width: 4
    using LATENCY = BitField<0, 4>;
    constexpr uint32_t LATENCY_Pos = 0;
    constexpr uint32_t LATENCY_Msk = LATENCY::mask;

    /// Prefetch enable
    /// Position: 8, Width: 1
    using PRFTEN = BitField<8, 1>;
    constexpr uint32_t PRFTEN_Pos = 8;
    constexpr uint32_t PRFTEN_Msk = PRFTEN::mask;

    /// ART Accelerator Enable
    /// Position: 9, Width: 1
    using ARTEN = BitField<9, 1>;
    constexpr uint32_t ARTEN_Pos = 9;
    constexpr uint32_t ARTEN_Msk = ARTEN::mask;

    /// ART Accelerator reset
    /// Position: 11, Width: 1
    using ARTRST = BitField<11, 1>;
    constexpr uint32_t ARTRST_Pos = 11;
    constexpr uint32_t ARTRST_Msk = ARTRST::mask;

}  // namespace acr

/// KEYR - Flash key register
namespace keyr {
    /// FPEC key
    /// Position: 0, Width: 32
    using KEY = BitField<0, 32>;
    constexpr uint32_t KEY_Pos = 0;
    constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace keyr

/// OPTKEYR - Flash option key register
namespace optkeyr {
    /// Option byte key
    /// Position: 0, Width: 32
    using OPTKEYR = BitField<0, 32>;
    constexpr uint32_t OPTKEYR_Pos = 0;
    constexpr uint32_t OPTKEYR_Msk = OPTKEYR::mask;

}  // namespace optkeyr

/// SR - Status register
namespace sr {
    /// End of operation
    /// Position: 0, Width: 1
    /// Access: read-write
    using EOP = BitField<0, 1>;
    constexpr uint32_t EOP_Pos = 0;
    constexpr uint32_t EOP_Msk = EOP::mask;

    /// Operation error
    /// Position: 1, Width: 1
    /// Access: read-write
    using OPERR = BitField<1, 1>;
    constexpr uint32_t OPERR_Pos = 1;
    constexpr uint32_t OPERR_Msk = OPERR::mask;

    /// Write protection error
    /// Position: 4, Width: 1
    /// Access: read-write
    using WRPERR = BitField<4, 1>;
    constexpr uint32_t WRPERR_Pos = 4;
    constexpr uint32_t WRPERR_Msk = WRPERR::mask;

    /// Programming alignment error
    /// Position: 5, Width: 1
    /// Access: read-write
    using PGAERR = BitField<5, 1>;
    constexpr uint32_t PGAERR_Pos = 5;
    constexpr uint32_t PGAERR_Msk = PGAERR::mask;

    /// Programming parallelism error
    /// Position: 6, Width: 1
    /// Access: read-write
    using PGPERR = BitField<6, 1>;
    constexpr uint32_t PGPERR_Pos = 6;
    constexpr uint32_t PGPERR_Msk = PGPERR::mask;

    /// Erase Sequence Error
    /// Position: 7, Width: 1
    /// Access: read-write
    using ERSERR = BitField<7, 1>;
    constexpr uint32_t ERSERR_Pos = 7;
    constexpr uint32_t ERSERR_Msk = ERSERR::mask;

    /// RDERR
    /// Position: 8, Width: 1
    /// Access: read-write
    using RDERR = BitField<8, 1>;
    constexpr uint32_t RDERR_Pos = 8;
    constexpr uint32_t RDERR_Msk = RDERR::mask;

    /// Busy
    /// Position: 16, Width: 1
    /// Access: read-only
    using BSY = BitField<16, 1>;
    constexpr uint32_t BSY_Pos = 16;
    constexpr uint32_t BSY_Msk = BSY::mask;

}  // namespace sr

/// CR - Control register
namespace cr {
    /// Programming
    /// Position: 0, Width: 1
    using PG = BitField<0, 1>;
    constexpr uint32_t PG_Pos = 0;
    constexpr uint32_t PG_Msk = PG::mask;

    /// Sector Erase
    /// Position: 1, Width: 1
    using SER = BitField<1, 1>;
    constexpr uint32_t SER_Pos = 1;
    constexpr uint32_t SER_Msk = SER::mask;

    /// Mass Erase of sectors 0 to 11
    /// Position: 2, Width: 1
    using MER = BitField<2, 1>;
    constexpr uint32_t MER_Pos = 2;
    constexpr uint32_t MER_Msk = MER::mask;

    /// Sector number
    /// Position: 3, Width: 4
    using SNB = BitField<3, 4>;
    constexpr uint32_t SNB_Pos = 3;
    constexpr uint32_t SNB_Msk = SNB::mask;

    /// Program size
    /// Position: 8, Width: 2
    using PSIZE = BitField<8, 2>;
    constexpr uint32_t PSIZE_Pos = 8;
    constexpr uint32_t PSIZE_Msk = PSIZE::mask;

    /// Start
    /// Position: 16, Width: 1
    using STRT = BitField<16, 1>;
    constexpr uint32_t STRT_Pos = 16;
    constexpr uint32_t STRT_Msk = STRT::mask;

    /// End of operation interrupt enable
    /// Position: 24, Width: 1
    using EOPIE = BitField<24, 1>;
    constexpr uint32_t EOPIE_Pos = 24;
    constexpr uint32_t EOPIE_Msk = EOPIE::mask;

    /// Error interrupt enable
    /// Position: 25, Width: 1
    using ERRIE = BitField<25, 1>;
    constexpr uint32_t ERRIE_Pos = 25;
    constexpr uint32_t ERRIE_Msk = ERRIE::mask;

    /// PCROP error interrupt enable
    /// Position: 26, Width: 1
    using RDERRIE = BitField<26, 1>;
    constexpr uint32_t RDERRIE_Pos = 26;
    constexpr uint32_t RDERRIE_Msk = RDERRIE::mask;

    /// Lock
    /// Position: 31, Width: 1
    using LOCK = BitField<31, 1>;
    constexpr uint32_t LOCK_Pos = 31;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

}  // namespace cr

/// OPTCR - Flash option control register
namespace optcr {
    /// Option lock
    /// Position: 0, Width: 1
    using OPTLOCK = BitField<0, 1>;
    constexpr uint32_t OPTLOCK_Pos = 0;
    constexpr uint32_t OPTLOCK_Msk = OPTLOCK::mask;

    /// Option start
    /// Position: 1, Width: 1
    using OPTSTRT = BitField<1, 1>;
    constexpr uint32_t OPTSTRT_Pos = 1;
    constexpr uint32_t OPTSTRT_Msk = OPTSTRT::mask;

    /// BOR reset Level
    /// Position: 2, Width: 2
    using BOR_LEV = BitField<2, 2>;
    constexpr uint32_t BOR_LEV_Pos = 2;
    constexpr uint32_t BOR_LEV_Msk = BOR_LEV::mask;

    /// User option bytes
    /// Position: 4, Width: 1
    using WWDG_SW = BitField<4, 1>;
    constexpr uint32_t WWDG_SW_Pos = 4;
    constexpr uint32_t WWDG_SW_Msk = WWDG_SW::mask;

    /// WDG_SW User option bytes
    /// Position: 5, Width: 1
    using IWDG_SW = BitField<5, 1>;
    constexpr uint32_t IWDG_SW_Pos = 5;
    constexpr uint32_t IWDG_SW_Msk = IWDG_SW::mask;

    /// nRST_STOP User option bytes
    /// Position: 6, Width: 1
    using nRST_STOP = BitField<6, 1>;
    constexpr uint32_t nRST_STOP_Pos = 6;
    constexpr uint32_t nRST_STOP_Msk = nRST_STOP::mask;

    /// nRST_STDBY User option bytes
    /// Position: 7, Width: 1
    using nRST_STDBY = BitField<7, 1>;
    constexpr uint32_t nRST_STDBY_Pos = 7;
    constexpr uint32_t nRST_STDBY_Msk = nRST_STDBY::mask;

    /// Read protect
    /// Position: 8, Width: 8
    using RDP = BitField<8, 8>;
    constexpr uint32_t RDP_Pos = 8;
    constexpr uint32_t RDP_Msk = RDP::mask;

    /// Not write protect
    /// Position: 16, Width: 8
    using nWRP = BitField<16, 8>;
    constexpr uint32_t nWRP_Pos = 16;
    constexpr uint32_t nWRP_Msk = nWRP::mask;

    /// Independent watchdog counter freeze in standby mode
    /// Position: 30, Width: 1
    using IWDG_STDBY = BitField<30, 1>;
    constexpr uint32_t IWDG_STDBY_Pos = 30;
    constexpr uint32_t IWDG_STDBY_Msk = IWDG_STDBY::mask;

    /// Independent watchdog counter freeze in Stop mode
    /// Position: 31, Width: 1
    using IWDG_STOP = BitField<31, 1>;
    constexpr uint32_t IWDG_STOP_Pos = 31;
    constexpr uint32_t IWDG_STOP_Msk = IWDG_STOP::mask;

}  // namespace optcr

/// OPTCR1 - Flash option control register 1
namespace optcr1 {
    /// Boot base address when Boot pin =0
    /// Position: 0, Width: 16
    using BOOT_ADD0 = BitField<0, 16>;
    constexpr uint32_t BOOT_ADD0_Pos = 0;
    constexpr uint32_t BOOT_ADD0_Msk = BOOT_ADD0::mask;

    /// Boot base address when Boot pin =1
    /// Position: 16, Width: 16
    using BOOT_ADD1 = BitField<16, 16>;
    constexpr uint32_t BOOT_ADD1_Pos = 16;
    constexpr uint32_t BOOT_ADD1_Msk = BOOT_ADD1::mask;

}  // namespace optcr1

/// OPTCR2 - Flash option control register
namespace optcr2 {
    /// PCROP option byte
    /// Position: 0, Width: 8
    using PCROPi = BitField<0, 8>;
    constexpr uint32_t PCROPi_Pos = 0;
    constexpr uint32_t PCROPi_Msk = PCROPi::mask;

    /// PCROP zone preserved when RDP level decreased
    /// Position: 31, Width: 1
    using PCROP_RDP = BitField<31, 1>;
    constexpr uint32_t PCROP_RDP_Pos = 31;
    constexpr uint32_t PCROP_RDP_Msk = PCROP_RDP::mask;

}  // namespace optcr2

}  // namespace alloy::hal::st::stm32f7::flash
