$date
	Sat Oct 22 22:31:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#867657
b11100 !
1"
#867658
b11100 &
b11100 %
1$
#867659
0"
#867662
b1110 &
b1110 %
#867666
b111 &
b111 %
#867670
b10110 &
b10110 %
#867674
b1011 &
b1011 %
#867678
b100010 &
b100010 %
#867682
b10001 &
b10001 %
#867686
b110100 &
b110100 %
#867690
b11010 &
b11010 %
#867694
b1101 &
b1101 %
#867698
b101000 &
b101000 %
#867702
b10100 &
b10100 %
#867706
b1010 &
b1010 %
#867710
b101 &
b101 %
#867714
b10000 &
b10000 %
#867718
b1000 &
b1000 %
#867722
b100 &
b100 %
#867726
b10 &
b10 %
#867730
b1 &
b1 %
1#
#867734
b0 &
0#
b0 %
0$
#1847927
b1000 !
1"
#1847930
b1000 &
b1000 %
1$
#1847931
0"
#1847934
b100 &
b100 %
#1847938
b10 &
b10 %
#1847942
b1 &
1#
b1 %
#1847946
b0 &
b0 %
0#
0$
#2860751
b1011 !
1"
#2860754
b1011 &
b1011 %
1$
#2860755
0"
#2860758
b100010 &
b100010 %
#2860762
b10001 &
b10001 %
#2860766
b110100 &
b110100 %
#2860770
b11010 &
b11010 %
#2860774
b1101 &
b1101 %
#2860778
b101000 &
b101000 %
#2860782
b10100 &
b10100 %
#2860786
b1010 &
b1010 %
#2860790
b101 &
b101 %
#2860794
b10000 &
b10000 %
#2860798
b1000 &
b1000 %
#2860802
b100 &
b100 %
#2860806
b10 &
b10 %
#2860810
b1 &
b1 %
1#
#2860814
b0 &
0#
b0 %
0$
#4500012
