#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000232112769e0 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v00000232112d1ab0_0 .var "CLK", 0 0;
v00000232112d1830_0 .var "INSTRUCTION", 31 0;
v00000232112d20f0_0 .net "PC", 31 0, v00000232112d2230_0;  1 drivers
v00000232112d22d0_0 .var "RESET", 0 0;
v00000232112d2370_0 .var/i "i", 31 0;
v00000232112d1010 .array "instr_mem", 1023 0, 7 0;
E_000002321126c710 .event anyedge, v00000232112cfe70_0;
S_0000023211276d40 .scope module, "mycpu" "cpu" 2 51, 2 88 0, S_00000232112769e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000232112d1dd0_0 .net "AND_OUT", 0 0, L_00000232112d7040;  1 drivers
v00000232112d0cf0_0 .net "BRANCHto", 31 0, L_00000232112e8d90;  1 drivers
v00000232112d1d30_0 .net "CLK", 0 0, v00000232112d1ab0_0;  1 drivers
v00000232112d24b0_0 .net "EXTENDED", 31 0, L_00000232112e8750;  1 drivers
v00000232112d1f10_0 .net "INSTRUCTION", 31 0, v00000232112d1830_0;  1 drivers
v00000232112d0d90_0 .net "NEGATIVE", 7 0, L_00000232112e7fd0;  1 drivers
v00000232112d0890_0 .net "NEXT_INS", 31 0, L_00000232112d18d0;  1 drivers
v00000232112d25f0_0 .net "OUT1", 7 0, L_00000232112d77b0;  1 drivers
v00000232112d11f0_0 .net "OUT2", 7 0, L_00000232112d6d30;  1 drivers
v00000232112d1e70_0 .net "OUT3", 7 0, v00000232112cf650_0;  1 drivers
v00000232112d1970_0 .net "OUT4", 7 0, v00000232112ce9d0_0;  1 drivers
v00000232112d2230_0 .var "PC", 31 0;
v00000232112d1790_0 .net "PCNEXT", 31 0, v00000232112ceb10_0;  1 drivers
v00000232112d1a10_0 .net "PCbranch", 31 0, v00000232112ce930_0;  1 drivers
v00000232112d2550_0 .var "READ_ADRS1", 2 0;
v00000232112d0f70_0 .var "READ_ADRS2", 2 0;
v00000232112d0e30_0 .net "RESET", 0 0, v00000232112d22d0_0;  1 drivers
v00000232112d0930_0 .net "RESULT", 7 0, v00000232112cf5b0_0;  1 drivers
v00000232112d1fb0_0 .var "SEL", 2 0;
v00000232112d09d0_0 .net "SHIFTED", 31 0, L_00000232112e90b0;  1 drivers
v00000232112d0a70_0 .var "WRITE", 0 0;
v00000232112d0b10_0 .var "WRITE_ADRS", 2 0;
v00000232112d0bb0_0 .net "ZERO", 0 0, v00000232112cf330_0;  1 drivers
v00000232112d0ed0_0 .var "isBRANCH", 0 0;
v00000232112d2050_0 .var "isIMMEDIATE", 0 0;
v00000232112d15b0_0 .var "isJUMP", 0 0;
v00000232112d1330_0 .var "isNEGATIVE", 0 0;
E_000002321126c990 .event anyedge, v00000232112d1f10_0;
L_00000232112e8cf0 .part v00000232112d1830_0, 0, 8;
L_00000232112e9010 .part v00000232112d1830_0, 16, 8;
S_000002321125b0b0 .scope module, "a1" "alu" 2 103, 3 7 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000002321126bc90_0 .net "ADD_OUT", 7 0, L_00000232112d1290;  1 drivers
v000002321126bd30_0 .net "AND_OUT", 7 0, L_00000232112d7740;  1 drivers
v000002321126bf10_0 .net "DATAIN1", 7 0, L_00000232112d77b0;  alias, 1 drivers
v000002321126bfb0_0 .net "DATAIN2", 7 0, v00000232112ce9d0_0;  alias, 1 drivers
v00000232112cf830_0 .net "FWD_OUT", 7 0, L_0000023211250670;  1 drivers
v00000232112cf8d0_0 .net "OR_OUT", 7 0, L_00000232112d7510;  1 drivers
v00000232112cf5b0_0 .var "RESULT", 7 0;
v00000232112ce4d0_0 .net "SELECT", 2 0, v00000232112d1fb0_0;  1 drivers
v00000232112cf330_0 .var "ZERO", 0 0;
E_000002321126d210 .event anyedge, v00000232112ce4d0_0, v000002321126b830_0, v000002321126bdd0_0;
E_000002321126d2d0 .event anyedge, v000002321126b970_0;
S_000002321125b240 .scope module, "And" "AND" 3 21, 3 68 0, S_000002321125b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "AND_OUT";
L_00000232112d7740/d .functor AND 8, L_00000232112d77b0, v00000232112ce9d0_0, C4<11111111>, C4<11111111>;
L_00000232112d7740 .delay 8 (1,1,1) L_00000232112d7740/d;
v000002321126b790_0 .net "AND_OUT", 7 0, L_00000232112d7740;  alias, 1 drivers
v000002321126bdd0_0 .net "DATAIN1", 7 0, L_00000232112d77b0;  alias, 1 drivers
v000002321126b830_0 .net "DATAIN2", 7 0, v00000232112ce9d0_0;  alias, 1 drivers
S_00000232112634a0 .scope module, "Or" "OR" 3 22, 3 80 0, S_000002321125b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "OR_OUT";
L_00000232112d7510/d .functor OR 8, L_00000232112d77b0, v00000232112ce9d0_0, C4<00000000>, C4<00000000>;
L_00000232112d7510 .delay 8 (1,1,1) L_00000232112d7510/d;
v000002321126b8d0_0 .net "DATAIN1", 7 0, L_00000232112d77b0;  alias, 1 drivers
v000002321126c370_0 .net "DATAIN2", 7 0, v00000232112ce9d0_0;  alias, 1 drivers
v000002321126b6f0_0 .net "OR_OUT", 7 0, L_00000232112d7510;  alias, 1 drivers
S_0000023211263630 .scope module, "add" "ADD" 3 20, 3 56 0, S_000002321125b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN1";
    .port_info 1 /INPUT 8 "DATAIN2";
    .port_info 2 /OUTPUT 8 "ADD_OUT";
v000002321126b970_0 .net "ADD_OUT", 7 0, L_00000232112d1290;  alias, 1 drivers
v000002321126be70_0 .net "DATAIN1", 7 0, L_00000232112d77b0;  alias, 1 drivers
v000002321126ba10_0 .net "DATAIN2", 7 0, v00000232112ce9d0_0;  alias, 1 drivers
L_00000232112d1290 .delay 8 (2,2,2) L_00000232112d1290/d;
L_00000232112d1290/d .arith/sum 8, L_00000232112d77b0, v00000232112ce9d0_0;
S_000002321123bfc0 .scope module, "fwd" "FORWARD" 3 19, 3 45 0, S_000002321125b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN2";
    .port_info 1 /OUTPUT 8 "FWD_OUT";
L_0000023211250670/d .functor BUFZ 8, v00000232112ce9d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023211250670 .delay 8 (1,1,1) L_0000023211250670/d;
v000002321126bab0_0 .net "DATAIN2", 7 0, v00000232112ce9d0_0;  alias, 1 drivers
v000002321126bbf0_0 .net "FWD_OUT", 7 0, L_0000023211250670;  alias, 1 drivers
S_000002321123c150 .scope module, "add" "PC_adder" 2 105, 2 254 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "NEXT_INS";
v00000232112cfe70_0 .net "IN", 31 0, v00000232112d2230_0;  alias, 1 drivers
v00000232112ce7f0_0 .net "NEXT_INS", 31 0, L_00000232112d18d0;  alias, 1 drivers
L_00000232112f0118 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000232112cecf0_0 .net/2u *"_ivl_0", 31 0, L_00000232112f0118;  1 drivers
L_00000232112d18d0 .delay 32 (1,1,1) L_00000232112d18d0/d;
L_00000232112d18d0/d .arith/sum 32, v00000232112d2230_0, L_00000232112f0118;
S_00000232112483b0 .scope module, "and_gate" "AND2" 2 110, 2 263 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "INPUT1";
    .port_info 1 /INPUT 1 "INPUT2";
    .port_info 2 /OUTPUT 1 "OUTPUT";
L_00000232112d7040 .functor AND 1, v00000232112cf330_0, v00000232112d0ed0_0, C4<1>, C4<1>;
v00000232112cf010_0 .net "INPUT1", 0 0, v00000232112cf330_0;  alias, 1 drivers
v00000232112ce570_0 .net "INPUT2", 0 0, v00000232112d0ed0_0;  1 drivers
v00000232112ced90_0 .net "OUTPUT", 0 0, L_00000232112d7040;  alias, 1 drivers
S_0000023211248540 .scope module, "brAdd" "Branch_ADD" 2 114, 2 272 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcNext";
    .port_info 1 /INPUT 32 "offset";
    .port_info 2 /OUTPUT 32 "out";
v00000232112cea70_0 .net "offset", 31 0, L_00000232112e90b0;  alias, 1 drivers
v00000232112cf290_0 .net "out", 31 0, L_00000232112e8d90;  alias, 1 drivers
v00000232112ce890_0 .net "pcNext", 31 0, L_00000232112d18d0;  alias, 1 drivers
L_00000232112e8d90 .delay 32 (2,2,2) L_00000232112e8d90/d;
L_00000232112e8d90/d .arith/sum 32, L_00000232112d18d0, L_00000232112e90b0;
S_0000023211202870 .scope module, "isIMM" "MUX" 2 108, 2 239 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000232112cfbf0_0 .net "IN1", 7 0, L_00000232112e8cf0;  1 drivers
v00000232112ce070_0 .net "IN2", 7 0, v00000232112cf650_0;  alias, 1 drivers
v00000232112ce9d0_0 .var "OUT", 7 0;
v00000232112cfab0_0 .net "SELECT", 0 0, v00000232112d2050_0;  1 drivers
E_000002321126d750 .event anyedge, v00000232112cfab0_0, v00000232112cfbf0_0, v00000232112ce070_0;
S_0000023211202a00 .scope module, "isNeg" "MUX" 2 107, 2 239 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000232112ce430_0 .net "IN1", 7 0, L_00000232112e7fd0;  alias, 1 drivers
v00000232112ce110_0 .net "IN2", 7 0, L_00000232112d6d30;  alias, 1 drivers
v00000232112cf650_0 .var "OUT", 7 0;
v00000232112cfb50_0 .net "SELECT", 0 0, v00000232112d1330_0;  1 drivers
E_000002321126ddd0 .event anyedge, v00000232112cfb50_0, v00000232112ce430_0, v00000232112ce110_0;
S_0000023211262ec0 .scope module, "m1" "PC_MUX" 2 111, 2 301 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000232112cf0b0_0 .net "IN1", 31 0, L_00000232112e8d90;  alias, 1 drivers
v00000232112cf970_0 .net "IN2", 31 0, L_00000232112d18d0;  alias, 1 drivers
v00000232112ce930_0 .var "OUT", 31 0;
v00000232112ce6b0_0 .net "SELECT", 0 0, L_00000232112d7040;  alias, 1 drivers
E_000002321126d790 .event anyedge, v00000232112ced90_0, v00000232112cf290_0, v00000232112ce7f0_0;
S_0000023211263050 .scope module, "m2" "PC_MUX" 2 115, 2 301 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SELECT";
v00000232112cf6f0_0 .net "IN1", 31 0, L_00000232112e8d90;  alias, 1 drivers
v00000232112ce750_0 .net "IN2", 31 0, v00000232112ce930_0;  alias, 1 drivers
v00000232112ceb10_0 .var "OUT", 31 0;
v00000232112cf3d0_0 .net "SELECT", 0 0, v00000232112d15b0_0;  1 drivers
E_000002321126dbd0 .event anyedge, v00000232112cf3d0_0, v00000232112cf290_0, v00000232112ce930_0;
S_000002321125f710 .scope module, "r1" "register_file" 2 104, 4 6 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAINIn";
    .port_info 1 /OUTPUT 8 "Output_1";
    .port_info 2 /OUTPUT 8 "Output_2";
    .port_info 3 /INPUT 3 "DATAINInAddress";
    .port_info 4 /INPUT 3 "OutputAddress_1";
    .port_info 5 /INPUT 3 "OutputAddress_2";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000232112d77b0/d .functor BUFZ 8, L_00000232112d13d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000232112d77b0 .delay 8 (2,2,2) L_00000232112d77b0/d;
L_00000232112d6d30/d .functor BUFZ 8, L_00000232112d1510, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000232112d6d30 .delay 8 (2,2,2) L_00000232112d6d30/d;
v00000232112cfdd0_0 .net "CLK", 0 0, v00000232112d1ab0_0;  alias, 1 drivers
v00000232112cfa10_0 .net "DATAINIn", 7 0, v00000232112cf5b0_0;  alias, 1 drivers
v00000232112cee30_0 .net "DATAINInAddress", 2 0, v00000232112d0b10_0;  1 drivers
v00000232112cf1f0_0 .net "OutputAddress_1", 2 0, v00000232112d2550_0;  1 drivers
v00000232112cf150_0 .net "OutputAddress_2", 2 0, v00000232112d0f70_0;  1 drivers
v00000232112cff10_0 .net "Output_1", 7 0, L_00000232112d77b0;  alias, 1 drivers
v00000232112ceed0_0 .net "Output_2", 7 0, L_00000232112d6d30;  alias, 1 drivers
v00000232112cef70_0 .net "RESET", 0 0, v00000232112d22d0_0;  alias, 1 drivers
v00000232112cebb0 .array "Register", 7 0, 7 0;
v00000232112cfc90_0 .net "WRITE", 0 0, v00000232112d0a70_0;  1 drivers
v00000232112ce2f0_0 .net *"_ivl_0", 7 0, L_00000232112d13d0;  1 drivers
v00000232112cec50_0 .net *"_ivl_10", 4 0, L_00000232112d16f0;  1 drivers
L_00000232112f00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232112cf470_0 .net *"_ivl_13", 1 0, L_00000232112f00d0;  1 drivers
v00000232112cfd30_0 .net *"_ivl_2", 4 0, L_00000232112d1470;  1 drivers
L_00000232112f0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232112cf510_0 .net *"_ivl_5", 1 0, L_00000232112f0088;  1 drivers
v00000232112ce1b0_0 .net *"_ivl_8", 7 0, L_00000232112d1510;  1 drivers
v00000232112ce250_0 .var/i "i", 31 0;
E_000002321126e0d0 .event posedge, v00000232112cfdd0_0;
L_00000232112d13d0 .array/port v00000232112cebb0, L_00000232112d1470;
L_00000232112d1470 .concat [ 3 2 0 0], v00000232112d2550_0, L_00000232112f0088;
L_00000232112d1510 .array/port v00000232112cebb0, L_00000232112d16f0;
L_00000232112d16f0 .concat [ 3 2 0 0], v00000232112d0f70_0, L_00000232112f00d0;
S_000002321125f8a0 .scope module, "s1" "Sign_extend" 2 112, 2 281 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
L_00000232112d73c0 .functor BUFZ 8, L_00000232112e9010, C4<00000000>, C4<00000000>, C4<00000000>;
v00000232112ce390_0 .net "IN", 7 0, L_00000232112e9010;  1 drivers
v00000232112ce610_0 .net "OUT", 31 0, L_00000232112e8750;  alias, 1 drivers
v00000232112d2730_0 .net *"_ivl_3", 7 0, L_00000232112d73c0;  1 drivers
v00000232112d10b0_0 .net *"_ivl_8", 0 0, L_00000232112e81b0;  1 drivers
v00000232112d2190_0 .net *"_ivl_9", 23 0, L_00000232112e8110;  1 drivers
L_00000232112e8750 .concat8 [ 8 24 0 0], L_00000232112d73c0, L_00000232112e8110;
L_00000232112e81b0 .part L_00000232112e9010, 7, 1;
LS_00000232112e8110_0_0 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_0_4 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_0_8 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_0_12 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_0_16 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_0_20 .concat [ 1 1 1 1], L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0, L_00000232112e81b0;
LS_00000232112e8110_1_0 .concat [ 4 4 4 4], LS_00000232112e8110_0_0, LS_00000232112e8110_0_4, LS_00000232112e8110_0_8, LS_00000232112e8110_0_12;
LS_00000232112e8110_1_4 .concat [ 4 4 0 0], LS_00000232112e8110_0_16, LS_00000232112e8110_0_20;
L_00000232112e8110 .concat [ 16 8 0 0], LS_00000232112e8110_1_0, LS_00000232112e8110_1_4;
S_00000232112639d0 .scope module, "shift_2" "shift" 2 113, 2 292 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN";
    .port_info 1 /OUTPUT 32 "OUT";
v00000232112d1150_0 .net/s "IN", 31 0, L_00000232112e8750;  alias, 1 drivers
v00000232112d2410_0 .net/s "OUT", 31 0, L_00000232112e90b0;  alias, 1 drivers
v00000232112d0c50_0 .net *"_ivl_2", 29 0, L_00000232112e7cb0;  1 drivers
L_00000232112f01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000232112d1b50_0 .net *"_ivl_4", 1 0, L_00000232112f01a8;  1 drivers
L_00000232112e7cb0 .part L_00000232112e8750, 0, 30;
L_00000232112e90b0 .concat [ 2 30 0 0], L_00000232112f01a8, L_00000232112e7cb0;
S_00000232112d3200 .scope module, "t1" "twosCompliment" 2 106, 2 231 0, S_0000023211276d40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATAIN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000232112d68d0 .functor NOT 8, L_00000232112d6d30, C4<00000000>, C4<00000000>, C4<00000000>;
v00000232112d1bf0_0 .net "DATAIN", 7 0, L_00000232112d6d30;  alias, 1 drivers
v00000232112d1c90_0 .net "OUT", 7 0, L_00000232112e7fd0;  alias, 1 drivers
v00000232112d1650_0 .net *"_ivl_0", 7 0, L_00000232112d68d0;  1 drivers
L_00000232112f0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000232112d2690_0 .net/2u *"_ivl_2", 7 0, L_00000232112f0160;  1 drivers
L_00000232112e7fd0 .delay 8 (1,1,1) L_00000232112e7fd0/d;
L_00000232112e7fd0/d .arith/sum 8, L_00000232112d68d0, L_00000232112f0160;
    .scope S_000002321125b0b0;
T_0 ;
    %wait E_000002321126d2d0;
    %load/vec4 v000002321126bc90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112cf330_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112cf330_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002321125b0b0;
T_1 ;
    %wait E_000002321126d210;
    %load/vec4 v00000232112ce4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 8;
    %cassign/vec4 v00000232112cf5b0_0;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000232112cf830_0;
    %cassign/vec4 v00000232112cf5b0_0;
    %cassign/link v00000232112cf5b0_0, v00000232112cf830_0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000002321126bc90_0;
    %cassign/vec4 v00000232112cf5b0_0;
    %cassign/link v00000232112cf5b0_0, v000002321126bc90_0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000002321126bd30_0;
    %cassign/vec4 v00000232112cf5b0_0;
    %cassign/link v00000232112cf5b0_0, v000002321126bd30_0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v00000232112cf8d0_0;
    %cassign/vec4 v00000232112cf5b0_0;
    %cassign/link v00000232112cf5b0_0, v00000232112cf8d0_0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002321125f710;
T_2 ;
    %wait E_000002321126e0d0;
    %load/vec4 v00000232112cfc90_0;
    %load/vec4 v00000232112cef70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v00000232112cfa10_0;
    %load/vec4 v00000232112cee30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000232112cebb0, 0, 4;
T_2.0 ;
    %load/vec4 v00000232112cef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232112ce250_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000232112ce250_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000232112ce250_0;
    %store/vec4a v00000232112cebb0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000232112ce250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000232112ce250_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023211202a00;
T_3 ;
    %wait E_000002321126ddd0;
    %load/vec4 v00000232112cfb50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000232112cf650_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v00000232112ce430_0;
    %assign/vec4 v00000232112cf650_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v00000232112ce110_0;
    %assign/vec4 v00000232112cf650_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023211202870;
T_4 ;
    %wait E_000002321126d750;
    %load/vec4 v00000232112cfab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000232112ce9d0_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000232112cfbf0_0;
    %assign/vec4 v00000232112ce9d0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000232112ce070_0;
    %assign/vec4 v00000232112ce9d0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023211262ec0;
T_5 ;
    %wait E_000002321126d790;
    %load/vec4 v00000232112ce6b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v00000232112cf0b0_0;
    %assign/vec4 v00000232112ce930_0, 0;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v00000232112cf970_0;
    %assign/vec4 v00000232112ce930_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002321125f8a0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0000023211263050;
T_7 ;
    %wait E_000002321126dbd0;
    %load/vec4 v00000232112cf3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000232112cf6f0_0;
    %assign/vec4 v00000232112ceb10_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000232112ce750_0;
    %assign/vec4 v00000232112ceb10_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023211276d40;
T_8 ;
    %wait E_000002321126e0d0;
    %load/vec4 v00000232112d0e30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232112d2230_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v00000232112d1790_0;
    %store/vec4 v00000232112d2230_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023211276d40;
T_9 ;
    %wait E_000002321126c990;
    %load/vec4 v00000232112d1f10_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000232112d0b10_0, 0, 3;
    %load/vec4 v00000232112d1f10_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000232112d2550_0, 0, 3;
    %load/vec4 v00000232112d1f10_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000232112d0f70_0, 0, 3;
    %delay 1, 0;
    %load/vec4 v00000232112d1f10_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d0a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d2050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d15b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d0ed0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000232112d1fb0_0, 0, 3;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000232112769e0;
T_10 ;
    %wait E_000002321126c710;
    %delay 2, 0;
    %load/vec4 v00000232112d20f0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000232112d1010, 4;
    %load/vec4 v00000232112d20f0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000232112d1010, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000232112d20f0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000232112d1010, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000232112d20f0_0;
    %load/vec4a v00000232112d1010, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000232112d1830_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000232112769e0;
T_11 ;
    %vpi_call 2 43 "$readmemb", "instr_mem.mem", v00000232112d1010 {0 0 0};
    %end;
    .thread T_11;
    .scope S_00000232112769e0;
T_12 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000232112769e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000232112d2370_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000232112d2370_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 62 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000232112cebb0, v00000232112d2370_0 > {0 0 0};
    %load/vec4 v00000232112d2370_0;
    %addi 1, 0, 32;
    %store/vec4 v00000232112d2370_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d1ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d22d0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232112d22d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232112d22d0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000232112769e0;
T_13 ;
    %delay 4, 0;
    %load/vec4 v00000232112d1ab0_0;
    %inv;
    %store/vec4 v00000232112d1ab0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lab5part4.v";
    "./alu.v";
    "./reg_file.v";
