{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614989182371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614989182371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 05 18:06:22 2021 " "Processing started: Fri Mar 05 18:06:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614989182371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989182371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopModule -c TopModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989182371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614989182837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614989182837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192318 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FrencuencyCounter.v " "Can't analyze file -- file FrencuencyCounter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614989192320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitshift.v 1 1 " "Found 1 design units, including 1 entities, in source file bitshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitShift " "Found entity 1: BitShift" {  } { { "BitShift.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BitShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192322 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Debouncing.v(18) " "Verilog HDL information at Debouncing.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614989192324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncing.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncing.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncing " "Found entity 1: Debouncing" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DivF.v(16) " "Verilog HDL information at DivF.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "DivF.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/DivF.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614989192326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.v 1 1 " "Found 1 design units, including 1 entities, in source file divf.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivF " "Found entity 1: DivF" {  } { { "DivF.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/DivF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192326 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog6.v " "Can't analyze file -- file Verilog6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614989192328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file topmodule_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule_tb " "Found entity 1: TopModule_tb" {  } { { "TopModule_tb.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192332 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PeriodCounter.v(20) " "Verilog HDL information at PeriodCounter.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1614989192334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "periodcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file periodcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PeriodCounter " "Found entity 1: PeriodCounter" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614989192335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614989192369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncing Debouncing:Debouncing_Module " "Elaborating entity \"Debouncing\" for hierarchy \"Debouncing:Debouncing_Module\"" {  } { { "TopModule.v" "Debouncing_Module" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614989192386 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(13) " "Verilog HDL assignment warning at Debouncing.v(13): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614989192387 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(14) " "Verilog HDL assignment warning at Debouncing.v(14): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614989192387 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(28) " "Verilog HDL assignment warning at Debouncing.v(28): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614989192387 "|TopModule|Debouncing:Debouncing_Module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Debouncing.v(30) " "Verilog HDL assignment warning at Debouncing.v(30): truncated value with size 4 to match size of target (3)" {  } { { "Debouncing.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/Debouncing.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1614989192387 "|TopModule|Debouncing:Debouncing_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivF DivF:FrecDiv " "Elaborating entity \"DivF\" for hierarchy \"DivF:FrecDiv\"" {  } { { "TopModule.v" "FrecDiv" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614989192388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeriodCounter PeriodCounter:TCounter " "Elaborating entity \"PeriodCounter\" for hierarchy \"PeriodCounter:TCounter\"" {  } { { "TopModule.v" "TCounter" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614989192390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSignal_Q PeriodCounter.v(12) " "Verilog HDL or VHDL warning at PeriodCounter.v(12): object \"rSignal_Q\" assigned a value but never read" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1614989192391 "|TopModule|PeriodCounter:TCounter"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rCount_Q PeriodCounter.v(15) " "Verilog HDL warning at PeriodCounter.v(15): object rCount_Q used but never assigned" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1614989192391 "|TopModule|PeriodCounter:TCounter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rCount_Q 0 PeriodCounter.v(15) " "Net \"rCount_Q\" at PeriodCounter.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "PeriodCounter.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1614989192391 "|TopModule|PeriodCounter:TCounter"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614989192783 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oUnidades\[0\] GND " "Pin \"oUnidades\[0\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614989192798 "|TopModule|oUnidades[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUnidades\[1\] GND " "Pin \"oUnidades\[1\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614989192798 "|TopModule|oUnidades[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUnidades\[2\] GND " "Pin \"oUnidades\[2\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614989192798 "|TopModule|oUnidades[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oUnidades\[3\] GND " "Pin \"oUnidades\[3\]\" is stuck at GND" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614989192798 "|TopModule|oUnidades[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614989192798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.map.smsg " "Generated suppressed messages file D:/Quartus/intelFPGA_lite/p4/output_files/TopModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989192841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614989192966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614989192966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iClk " "No output dependent on input pin \"iClk\"" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614989193033 "|TopModule|iClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSignal " "No output dependent on input pin \"iSignal\"" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614989193033 "|TopModule|iSignal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRst " "No output dependent on input pin \"iRst\"" {  } { { "TopModule.v" "" { Text "D:/Quartus/intelFPGA_lite/p4/TopModule.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1614989193033 "|TopModule|iRst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1614989193033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614989193033 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614989193033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614989193033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614989193075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 05 18:06:33 2021 " "Processing ended: Fri Mar 05 18:06:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614989193075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614989193075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614989193075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614989193075 ""}
