# ğŸ§© Memory: The Living Space of Data

Memory is where your computer **stores data while itâ€™s alive and running**.  
When you power off, that data either **vanishes (volatile)** or **stays (non-volatile)** depending on the type of memory.

---

## âš¡ Volatile vs Non-Volatile

|Type|Stays after power off?|Example|Purpose|
|---|---|---|---|
|**Volatile**|âŒ No|**RAM** (Random Access Memory)|Temporary workspace|
|**Non-Volatile**|âœ… Yes|**ROM**, SSD, HDD|Permanent storage|

Think of **RAM** like your desk â€” fast and open for quick work.  
Think of **ROM or SSD** like a filing cabinet â€” slower, but permanent.

---

## ğŸ§  Static RAM (SRAM)

SRAM is the **race car** of memory: expensive, complex, but lightning fast.

- 1 bit = **1 flip-flop** â†’ made of **6 transistors**
    
- A flip-flop holds its value as long as itâ€™s powered  
    (no refreshing needed)
    
- Access time is extremely fast â€” measured in **nanoseconds**
    
- Used in **CPU caches (L1, L2, L3)** and inside **SSDs**
    

Because each bit uses so many transistors, SRAM takes more **space and power**,  
so we only use small amounts where **speed matters most**.

> âš™ï¸ â€œConstant power, constant readiness.â€  
> SRAM is always awake â€” like a sprinter who never sits down.

---

## ğŸ’¾ Dynamic RAM (DRAM)

DRAM is the **workhorse** â€” slower, cheaper, and everywhere.

- 1 bit = **1 capacitor + 1 transistor**
    
- A capacitor stores charge â€” like a tiny battery that leaks over time
    
- Needs **constant refreshing** to remember its bits
    
- Slower access than SRAM
    
- Found in **main system memory (RAM sticks)**
    

Imagine thousands of little buckets trying not to leak.  
The memory controller runs around **refilling them thousands of times per second**  
so the CPU doesnâ€™t read â€œemptyâ€ bits.

> ğŸ§© Keywords: _capacitor, refresh, amplifier, cacheable_

---

## ğŸ•“ Asynchronous DRAM (Old School)

In early designs, DRAM didnâ€™t keep pace with the CPU clock.  
It operated **asynchronously** â€” meaning the CPU would often **wait**  
for memory to respond.

```
RAM  ________|''''''|__|'''|___
CPU  |''''''''|______|'''|___|
         â†‘ Delay / wasted cycles
```

Result: Missed cycles, slower throughput, more wasted energy.

---

## ğŸï¸ Synchronous DRAM (SDRAM)

Then came **SDRAM** â€” synchronized to the **CPU clock**.  
Now both speak in rhythm, minimizing idle time.

```
RAM  |''''''''|______|'''|___|
CPU  |''''''''|______|'''|___|
```

This harmony made possible faster technologies like **DDR (Double Data Rate)** SDRAM,  
which moves data on both the _rising_ and _falling_ edges of the clock.

> Thatâ€™s why you see DDR3, DDR4, DDR5 RAM in modern machines â€” each generation doubles throughput.

---

## ğŸ”¬ Anatomy of RAM (Big Picture)

|Type|Cells|Refresh?|Cost|Speed|Typical Use|
|---|---|---|---|---|---|
|**SRAM**|Flip-flops (6T)|âŒ No|ğŸ’°ğŸ’°ğŸ’°|âš¡âš¡âš¡|CPU cache|
|**DRAM**|Capacitor + transistor|âœ… Yes|ğŸ’°|âš¡|System RAM|
|**SDRAM**|DRAM + sync clock|âœ… Yes|ğŸ’°|âš¡âš¡|Modern RAM (DDR series)|

---
## Double Data Rate
- DDR SDRAM
- Two transfers Per cycle
- Up and Down
### DDR4 SDRAM
- 64 DATA LINES, 64 pins
- DDR4 prefetch buffer = 8bit io pin
- 