|cau3
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
LEDR[0] <= mux_2_1:comb_3.port2


|cau3|mux_2_1:comb_3
x[0] => m.IN0
x[1] => m.IN0
x[2] => m.IN0
x[3] => m.IN0
x[4] => m_out.IN0
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[0] => m.IN1
s[1] => m.IN1
s[1] => m.IN1
s[2] => m_out.IN1
s[2] => m_out.IN1
m_out <= m_out.DB_MAX_OUTPUT_PORT_TYPE


