/********************************************************************
* Copyright (C) 2024 Texas Instruments Incorporated.
*
*  Redistribution and use in source and binary forms, with or without
*  modification, are permitted provided that the following conditions
*  are met:
*
*    Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*
*    Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the
*    distribution.
*
*    Neither the name of Texas Instruments Incorporated nor the names of
*    its contributors may be used to endorse or promote products derived
*    from this software without specific prior written permission.
*
*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
*  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
*/
#ifndef CSLR_SOC_BASEADDRESS_H
#define CSLR_SOC_BASEADDRESS_H

#include <drivers/hw_include/cslr.h>
#include <drivers/hw_include/tistdtypes.h>
#ifdef __cplusplus
extern "C"
{
#endif

#define CSL_PSRAMECC0_RAM_BASE                                                                         (0x0u)
#define CSL_PSRAMECC0_RAM_SIZE                                                                         (0x400u)
#define CSL_CTRL_MMR0_CFG0_BASE                                                                        (0x100000u)
#define CSL_CTRL_MMR0_CFG0_SIZE                                                                        (0x20000u)
#define CSL_EFUSE0_BASE                                                                                (0x300000u)
#define CSL_EFUSE0_SIZE                                                                                (0x100u)
#define CSL_PSC0_BASE                                                                                  (0x400000u)
#define CSL_PSC0_SIZE                                                                                  (0x1000u)
#define CSL_PLLCTRL0_BASE                                                                              (0x410000u)
#define CSL_PLLCTRL0_SIZE                                                                              (0x200u)
#define CSL_PBIST0_BASE                                                                                (0x420000u)
#define CSL_PBIST0_SIZE                                                                                (0x400u)
#define CSL_PBIST1_BASE                                                                                (0x430000u)
#define CSL_PBIST1_SIZE                                                                                (0x400u)
#define CSL_DFTSS0_BASE                                                                                (0x500000u)
#define CSL_DFTSS0_SIZE                                                                                (0x400u)
#define CSL_GPIO0_BASE                                                                                 (0x600000u)
#define CSL_GPIO0_SIZE                                                                                 (0x100u)
#define CSL_GPIO1_BASE                                                                                 (0x601000u)
#define CSL_GPIO1_SIZE                                                                                 (0x100u)
#define CSL_PLL0_CFG_BASE                                                                              (0x680000u)
#define CSL_PLL0_CFG_SIZE                                                                              (0x8000u)
#define CSL_ESM0_CFG_BASE                                                                              (0x700000u)
#define CSL_ESM0_CFG_SIZE                                                                              (0x1000u)
#define CSL_PSRAMECC0_ECC_AGGR_BASE                                                                    (0x780000u)
#define CSL_PSRAMECC0_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_DCC0_BASE                                                                                  (0x800000u)
#define CSL_DCC0_SIZE                                                                                  (0x40u)
#define CSL_DCC1_BASE                                                                                  (0x804000u)
#define CSL_DCC1_SIZE                                                                                  (0x40u)
#define CSL_DCC2_BASE                                                                                  (0x808000u)
#define CSL_DCC2_SIZE                                                                                  (0x40u)
#define CSL_DCC3_BASE                                                                                  (0x80c000u)
#define CSL_DCC3_SIZE                                                                                  (0x40u)
#define CSL_DCC4_BASE                                                                                  (0x810000u)
#define CSL_DCC4_SIZE                                                                                  (0x40u)
#define CSL_DCC5_BASE                                                                                  (0x814000u)
#define CSL_DCC5_SIZE                                                                                  (0x40u)
#define CSL_DCC6_BASE                                                                                  (0x818000u)
#define CSL_DCC6_SIZE                                                                                  (0x40u)
#define CSL_DCC7_BASE                                                                                  (0x81c000u)
#define CSL_DCC7_SIZE                                                                                  (0x40u)
#define CSL_SERDES0_BASE                                                                               (0x900000u)
#define CSL_SERDES0_SIZE                                                                               (0x2000u)
#define CSL_SERDES1_BASE                                                                               (0x910000u)
#define CSL_SERDES1_SIZE                                                                               (0x2000u)
#define CSL_GPIOMUX_INTRTR0_INTR_ROUTER_CFG_BASE                                                       (0xa00000u)
#define CSL_GPIOMUX_INTRTR0_INTR_ROUTER_CFG_SIZE                                                       (0x400u)
#define CSL_MAIN2MCU_LVL_INTRTR0_CFG_BASE                                                              (0xa10000u)
#define CSL_MAIN2MCU_LVL_INTRTR0_CFG_SIZE                                                              (0x800u)
#define CSL_MAIN2MCU_PLS_INTRTR0_CFG_BASE                                                              (0xa20000u)
#define CSL_MAIN2MCU_PLS_INTRTR0_CFG_SIZE                                                              (0x800u)
#define CSL_CMPEVENT_INTRTR0_INTR_ROUTER_CFG_BASE                                                      (0xa30000u)
#define CSL_CMPEVENT_INTRTR0_INTR_ROUTER_CFG_SIZE                                                      (0x400u)
#define CSL_TIMESYNC_INTRTR0_INTR_ROUTER_CFG_BASE                                                      (0xa40000u)
#define CSL_TIMESYNC_INTRTR0_INTR_ROUTER_CFG_SIZE                                                      (0x800u)
#define CSL_GTC0_GTC_CFG0_BASE                                                                         (0xa80000u)
#define CSL_GTC0_GTC_CFG0_SIZE                                                                         (0x400u)
#define CSL_GTC0_GTC_CFG1_BASE                                                                         (0xa90000u)
#define CSL_GTC0_GTC_CFG1_SIZE                                                                         (0x4000u)
#define CSL_GTC0_GTC_CFG2_BASE                                                                         (0xaa0000u)
#define CSL_GTC0_GTC_CFG2_SIZE                                                                         (0x4000u)
#define CSL_GTC0_GTC_CFG3_BASE                                                                         (0xab0000u)
#define CSL_GTC0_GTC_CFG3_SIZE                                                                         (0x4000u)
#define CSL_CBASS_INFRA0_ERR_BASE                                                                      (0xb00000u)
#define CSL_CBASS_INFRA0_ERR_SIZE                                                                      (0x400u)
#define CSL_CBASS_FW0_ERR_BASE                                                                         (0xb01000u)
#define CSL_CBASS_FW0_ERR_SIZE                                                                         (0x400u)
#define CSL_ECC_AGGR0_ECC_AGGR_BASE                                                                    (0xc00000u)
#define CSL_ECC_AGGR0_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_GIC0_ITS_BASE                                                                              (0x1000000u)
#define CSL_GIC0_ITS_SIZE                                                                              (0x400000u)
#define CSL_GIC0_DISTRIBUTOR_BASE                                                                      (0x1800000u)
#define CSL_GIC0_DISTRIBUTOR_SIZE                                                                      (0x100000u)
#define CSL_I2C0_CFG_BASE                                                                              (0x2000000u)
#define CSL_I2C0_CFG_SIZE                                                                              (0x100u)
#define CSL_I2C1_CFG_BASE                                                                              (0x2010000u)
#define CSL_I2C1_CFG_SIZE                                                                              (0x100u)
#define CSL_I2C2_CFG_BASE                                                                              (0x2020000u)
#define CSL_I2C2_CFG_SIZE                                                                              (0x100u)
#define CSL_I2C3_CFG_BASE                                                                              (0x2030000u)
#define CSL_I2C3_CFG_SIZE                                                                              (0x100u)
#define CSL_MCSPI0_CFG_BASE                                                                            (0x2100000u)
#define CSL_MCSPI0_CFG_SIZE                                                                            (0x400u)
#define CSL_MCSPI1_CFG_BASE                                                                            (0x2110000u)
#define CSL_MCSPI1_CFG_SIZE                                                                            (0x400u)
#define CSL_MCSPI2_CFG_BASE                                                                            (0x2120000u)
#define CSL_MCSPI2_CFG_SIZE                                                                            (0x400u)
#define CSL_MCSPI3_CFG_BASE                                                                            (0x2130000u)
#define CSL_MCSPI3_CFG_SIZE                                                                            (0x400u)
#define CSL_MCSPI4_CFG_BASE                                                                            (0x2140000u)
#define CSL_MCSPI4_CFG_SIZE                                                                            (0x400u)
#define CSL_RTI0_CFG_BASE                                                                              (0x2200000u)
#define CSL_RTI0_CFG_SIZE                                                                              (0x100u)
#define CSL_RTI1_CFG_BASE                                                                              (0x2210000u)
#define CSL_RTI1_CFG_SIZE                                                                              (0x100u)
#define CSL_RTI2_CFG_BASE                                                                              (0x2220000u)
#define CSL_RTI2_CFG_SIZE                                                                              (0x100u)
#define CSL_RTI3_CFG_BASE                                                                              (0x2230000u)
#define CSL_RTI3_CFG_SIZE                                                                              (0x100u)
#define CSL_TIMER0_CFG_BASE                                                                            (0x2400000u)
#define CSL_TIMER0_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER1_CFG_BASE                                                                            (0x2410000u)
#define CSL_TIMER1_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER2_CFG_BASE                                                                            (0x2420000u)
#define CSL_TIMER2_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER3_CFG_BASE                                                                            (0x2430000u)
#define CSL_TIMER3_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER4_CFG_BASE                                                                            (0x2440000u)
#define CSL_TIMER4_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER5_CFG_BASE                                                                            (0x2450000u)
#define CSL_TIMER5_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER6_CFG_BASE                                                                            (0x2460000u)
#define CSL_TIMER6_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER7_CFG_BASE                                                                            (0x2470000u)
#define CSL_TIMER7_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER8_CFG_BASE                                                                            (0x2480000u)
#define CSL_TIMER8_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER9_CFG_BASE                                                                            (0x2490000u)
#define CSL_TIMER9_CFG_SIZE                                                                            (0x400u)
#define CSL_TIMER10_CFG_BASE                                                                           (0x24a0000u)
#define CSL_TIMER10_CFG_SIZE                                                                           (0x400u)
#define CSL_TIMER11_CFG_BASE                                                                           (0x24b0000u)
#define CSL_TIMER11_CFG_SIZE                                                                           (0x400u)
#define CSL_UART0_BASE                                                                                 (0x2800000u)
#define CSL_UART0_SIZE                                                                                 (0x200u)
#define CSL_UART1_BASE                                                                                 (0x2810000u)
#define CSL_UART1_SIZE                                                                                 (0x200u)
#define CSL_UART2_BASE                                                                                 (0x2820000u)
#define CSL_UART2_SIZE                                                                                 (0x200u)
#define CSL_PCIE0_CORE_VMAP_LP_MMRS_BASE                                                               (0x2900000u)
#define CSL_PCIE0_CORE_VMAP_LP_MMRS_SIZE                                                               (0x400u)
#define CSL_PCIE0_CORE_VMAP_HP_MMRS_BASE                                                               (0x2908000u)
#define CSL_PCIE0_CORE_VMAP_HP_MMRS_SIZE                                                               (0x400u)
#define CSL_PCIE1_CORE_VMAP_LP_MMRS_BASE                                                               (0x2910000u)
#define CSL_PCIE1_CORE_VMAP_LP_MMRS_SIZE                                                               (0x400u)
#define CSL_PCIE1_CORE_VMAP_HP_MMRS_BASE                                                               (0x2918000u)
#define CSL_PCIE1_CORE_VMAP_HP_MMRS_SIZE                                                               (0x400u)
#define CSL_PCIE0_CPTS_BASE                                                                            (0x2940000u)
#define CSL_PCIE0_CPTS_SIZE                                                                            (0x400u)
#define CSL_PCIE1_CPTS_BASE                                                                            (0x2950000u)
#define CSL_PCIE1_CPTS_SIZE                                                                            (0x400u)
#define CSL_DDRSS0_CTL_CFG_BASE                                                                        (0x2980000u)
#define CSL_DDRSS0_CTL_CFG_SIZE                                                                        (0x4000u)
#define CSL_DDRSS0_PHY_CFG_BASE                                                                        (0x2988000u)
#define CSL_DDRSS0_PHY_CFG_SIZE                                                                        (0x2000u)
#define CSL_DDRSS0_SS_CFG_BASE                                                                         (0x298e000u)
#define CSL_DDRSS0_SS_CFG_SIZE                                                                         (0x200u)
#define CSL_DDRSS0_ECC_AGGR_CTL_BASE                                                                   (0x2a20000u)
#define CSL_DDRSS0_ECC_AGGR_CTL_SIZE                                                                   (0x400u)
#define CSL_DDRSS0_ECC_AGGR_VBUS_BASE                                                                  (0x2a21000u)
#define CSL_DDRSS0_ECC_AGGR_VBUS_SIZE                                                                  (0x400u)
#define CSL_GIC0_ECC_AGGR_BASE                                                                         (0x2a22000u)
#define CSL_GIC0_ECC_AGGR_SIZE                                                                         (0x400u)
#define CSL_SA2_UL0_ECC_AGGR_BASE                                                                      (0x2a23000u)
#define CSL_SA2_UL0_ECC_AGGR_SIZE                                                                      (0x400u)
#define CSL_MMC0_ECC_AGGR_RXMEM_BASE                                                                   (0x2a24000u)
#define CSL_MMC0_ECC_AGGR_RXMEM_SIZE                                                                   (0x400u)
#define CSL_MMC0_ECC_AGGR_TXMEM_BASE                                                                   (0x2a25000u)
#define CSL_MMC0_ECC_AGGR_TXMEM_SIZE                                                                   (0x400u)
#define CSL_MMC1_ECC_AGGR_RXMEM_BASE                                                                   (0x2a26000u)
#define CSL_MMC1_ECC_AGGR_RXMEM_SIZE                                                                   (0x400u)
#define CSL_MMC1_ECC_AGGR_TXMEM_BASE                                                                   (0x2a27000u)
#define CSL_MMC1_ECC_AGGR_TXMEM_SIZE                                                                   (0x400u)
#define CSL_PCIE0_CORE_ECC_AGGR0_BASE                                                                  (0x2a28000u)
#define CSL_PCIE0_CORE_ECC_AGGR0_SIZE                                                                  (0x400u)
#define CSL_PCIE0_CORE_ECC_AGGR1_BASE                                                                  (0x2a29000u)
#define CSL_PCIE0_CORE_ECC_AGGR1_SIZE                                                                  (0x400u)
#define CSL_PCIE1_CORE_ECC_AGGR0_BASE                                                                  (0x2a2a000u)
#define CSL_PCIE1_CORE_ECC_AGGR0_SIZE                                                                  (0x400u)
#define CSL_PCIE1_CORE_ECC_AGGR1_BASE                                                                  (0x2a2b000u)
#define CSL_PCIE1_CORE_ECC_AGGR1_SIZE                                                                  (0x400u)
#define CSL_USB3SS0_ECC_AGGR_BASE                                                                      (0x2a30000u)
#define CSL_USB3SS0_ECC_AGGR_SIZE                                                                      (0x2000u)
#define CSL_USB3SS1_ECC_AGGR_BASE                                                                      (0x2a32000u)
#define CSL_USB3SS1_ECC_AGGR_SIZE                                                                      (0x2000u)
#define CSL_PDMA_DEBUG0_ECC_AGGR_BASE                                                                  (0x2a40000u)
#define CSL_PDMA_DEBUG0_ECC_AGGR_SIZE                                                                  (0x400u)
#define CSL_PDMA0_ECC_AGGR_BASE                                                                        (0x2a41000u)
#define CSL_PDMA0_ECC_AGGR_SIZE                                                                        (0x400u)
#define CSL_PDMA1_ECC_AGGR_BASE                                                                        (0x2a42000u)
#define CSL_PDMA1_ECC_AGGR_SIZE                                                                        (0x400u)
#define CSL_ECC_AGGR1_ECC_AGGR_BASE                                                                    (0x2a50000u)
#define CSL_ECC_AGGR1_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_ECC_AGGR2_ECC_AGGR_BASE                                                                    (0x2a51000u)
#define CSL_ECC_AGGR2_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_CBASS_DEBUG0_ERR_BASE                                                                      (0x2a80000u)
#define CSL_CBASS_DEBUG0_ERR_SIZE                                                                      (0x400u)
#define CSL_CBASS0_ERR_BASE                                                                            (0x2a81000u)
#define CSL_CBASS0_ERR_SIZE                                                                            (0x400u)
#define CSL_MCASP0_CFG_BASE                                                                            (0x2b00000u)
#define CSL_MCASP0_CFG_SIZE                                                                            (0x2000u)
#define CSL_MCASP0_DMA_BASE                                                                            (0x2b08000u)
#define CSL_MCASP0_DMA_SIZE                                                                            (0x400u)
#define CSL_MCASP1_CFG_BASE                                                                            (0x2b10000u)
#define CSL_MCASP1_CFG_SIZE                                                                            (0x2000u)
#define CSL_MCASP1_DMA_BASE                                                                            (0x2b18000u)
#define CSL_MCASP1_DMA_SIZE                                                                            (0x400u)
#define CSL_MCASP2_CFG_BASE                                                                            (0x2b20000u)
#define CSL_MCASP2_CFG_SIZE                                                                            (0x2000u)
#define CSL_MCASP2_DMA_BASE                                                                            (0x2b28000u)
#define CSL_MCASP2_DMA_SIZE                                                                            (0x400u)
#define CSL_EHRPWM0_EPWM_BASE                                                                          (0x3000000u)
#define CSL_EHRPWM0_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM0_EHRPWM_BASE                                                                        (0x3008000u)
#define CSL_EHRPWM0_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_EHRPWM1_EPWM_BASE                                                                          (0x3010000u)
#define CSL_EHRPWM1_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM1_EHRPWM_BASE                                                                        (0x3018000u)
#define CSL_EHRPWM1_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_EHRPWM2_EPWM_BASE                                                                          (0x3020000u)
#define CSL_EHRPWM2_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM2_EHRPWM_BASE                                                                        (0x3028000u)
#define CSL_EHRPWM2_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_EHRPWM3_EPWM_BASE                                                                          (0x3030000u)
#define CSL_EHRPWM3_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM3_EHRPWM_BASE                                                                        (0x3038000u)
#define CSL_EHRPWM3_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_EHRPWM4_EPWM_BASE                                                                          (0x3040000u)
#define CSL_EHRPWM4_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM4_EHRPWM_BASE                                                                        (0x3048000u)
#define CSL_EHRPWM4_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_EHRPWM5_EPWM_BASE                                                                          (0x3050000u)
#define CSL_EHRPWM5_EPWM_SIZE                                                                          (0x100u)
#define CSL_EHRPWM5_EHRPWM_BASE                                                                        (0x3058000u)
#define CSL_EHRPWM5_EHRPWM_SIZE                                                                        (0x100u)
#define CSL_ECAP0_CTL_STS_BASE                                                                         (0x3100000u)
#define CSL_ECAP0_CTL_STS_SIZE                                                                         (0x100u)
#define CSL_EQEP0_REG_BASE                                                                             (0x3200000u)
#define CSL_EQEP0_REG_SIZE                                                                             (0x100u)
#define CSL_EQEP1_REG_BASE                                                                             (0x3210000u)
#define CSL_EQEP1_REG_SIZE                                                                             (0x100u)
#define CSL_EQEP2_REG_BASE                                                                             (0x3220000u)
#define CSL_EQEP2_REG_SIZE                                                                             (0x100u)
#define CSL_NAVSS0_NBSS_CFG_REGS0_MMRS_BASE                                                            (0x3800000u)
#define CSL_NAVSS0_NBSS_CFG_REGS0_MMRS_SIZE                                                            (0x100u)
#define CSL_NAVSS0_NBSS_CFG_ECCAGGR0_BASE                                                              (0x3801000u)
#define CSL_NAVSS0_NBSS_CFG_ECCAGGR0_SIZE                                                              (0x400u)
#define CSL_NAVSS0_NBSS_NB0_CFG_MMRS_BASE                                                              (0x3802000u)
#define CSL_NAVSS0_NBSS_NB0_CFG_MMRS_SIZE                                                              (0x100u)
#define CSL_NAVSS0_NBSS_NB1_CFG_MMRS_BASE                                                              (0x3803000u)
#define CSL_NAVSS0_NBSS_NB1_CFG_MMRS_SIZE                                                              (0x100u)
#define CSL_NAVSS0_NBSS_NB0_MEM_ATTR0_CFG_BASE                                                         (0x3820000u)
#define CSL_NAVSS0_NBSS_NB0_MEM_ATTR0_CFG_SIZE                                                         (0x8000u)
#define CSL_NAVSS0_NBSS_NB0_MEM_ATTR1_CFG_BASE                                                         (0x3828000u)
#define CSL_NAVSS0_NBSS_NB0_MEM_ATTR1_CFG_SIZE                                                         (0x8000u)
#define CSL_NAVSS0_NBSS_NB1_MEM_ATTR0_CFG_BASE                                                         (0x3840000u)
#define CSL_NAVSS0_NBSS_NB1_MEM_ATTR0_CFG_SIZE                                                         (0x10000u)
#define CSL_NAVSS0_NBSS_NB1_MEM_ATTR1_CFG_BASE                                                         (0x3850000u)
#define CSL_NAVSS0_NBSS_NB1_MEM_ATTR1_CFG_SIZE                                                         (0x10000u)
#define CSL_USB3SS0_BASE                                                                               (0x4000000u)
#define CSL_USB3SS0_SIZE                                                                               (0x4000u)
#define CSL_USB3SS0_AHB0_BASE                                                                          (0x4008000u)
#define CSL_USB3SS0_AHB0_SIZE                                                                          (0x8000u)
#define CSL_USB3SS0_CORE_CAP_BASE                                                                      (0x4010000u)
#define CSL_USB3SS0_CORE_CAP_SIZE                                                                      (0x20u)
#define CSL_USB3SS0_CORE_OPER_BASE                                                                     (0x4010020u)
#define CSL_USB3SS0_CORE_OPER_SIZE                                                                     (0x400u)
#define CSL_USB3SS0_CORE_PORT_BASE                                                                     (0x4010420u)
#define CSL_USB3SS0_CORE_PORT_SIZE                                                                     (0x20u)
#define CSL_USB3SS0_CORE_RUNTIME_BASE                                                                  (0x4010440u)
#define CSL_USB3SS0_CORE_RUNTIME_SIZE                                                                  (0x20u)
#define CSL_USB3SS0_CORE_INTR_BASE                                                                     (0x4010460u)
#define CSL_USB3SS0_CORE_INTR_SIZE                                                                     (0x200u)
#define CSL_USB3SS0_CORE_DB_BASE                                                                       (0x4010660u)
#define CSL_USB3SS0_CORE_DB_SIZE                                                                       (0x200u)
#define CSL_USB3SS0_CORE_EXTCAP_BASE                                                                   (0x4010a60u)
#define CSL_USB3SS0_CORE_EXTCAP_SIZE                                                                   (0x10u)
#define CSL_USB3SS0_CORE_SUPPRTCAP2_BASE                                                               (0x4010a70u)
#define CSL_USB3SS0_CORE_SUPPRTCAP2_SIZE                                                               (0x10u)
#define CSL_USB3SS0_CORE_SUPPRTCAP3_BASE                                                               (0x4010a80u)
#define CSL_USB3SS0_CORE_SUPPRTCAP3_SIZE                                                               (0x10u)
#define CSL_USB3SS0_CORE_GBL_BASE                                                                      (0x401c100u)
#define CSL_USB3SS0_CORE_GBL_SIZE                                                                      (0x800u)
#define CSL_USB3SS0_CORE_DEV_BASE                                                                      (0x401c700u)
#define CSL_USB3SS0_CORE_DEV_SIZE                                                                      (0x1000u)
#define CSL_USB3SS0_CORE_OTG_BASE                                                                      (0x401cc00u)
#define CSL_USB3SS0_CORE_OTG_SIZE                                                                      (0x40u)
#define CSL_USB3SS0_CORE_BC_BASE                                                                       (0x401cc30u)
#define CSL_USB3SS0_CORE_BC_SIZE                                                                       (0x10u)
#define CSL_USB3SS1_BASE                                                                               (0x4020000u)
#define CSL_USB3SS1_SIZE                                                                               (0x4000u)
#define CSL_USB3SS1_AHB0_BASE                                                                          (0x4028000u)
#define CSL_USB3SS1_AHB0_SIZE                                                                          (0x8000u)
#define CSL_USB3SS1_CORE_CAP_BASE                                                                      (0x4030000u)
#define CSL_USB3SS1_CORE_CAP_SIZE                                                                      (0x20u)
#define CSL_USB3SS1_CORE_OPER_BASE                                                                     (0x4030020u)
#define CSL_USB3SS1_CORE_OPER_SIZE                                                                     (0x400u)
#define CSL_USB3SS1_CORE_PORT_BASE                                                                     (0x4030420u)
#define CSL_USB3SS1_CORE_PORT_SIZE                                                                     (0x20u)
#define CSL_USB3SS1_CORE_RUNTIME_BASE                                                                  (0x4030440u)
#define CSL_USB3SS1_CORE_RUNTIME_SIZE                                                                  (0x20u)
#define CSL_USB3SS1_CORE_INTR_BASE                                                                     (0x4030460u)
#define CSL_USB3SS1_CORE_INTR_SIZE                                                                     (0x200u)
#define CSL_USB3SS1_CORE_DB_BASE                                                                       (0x4030660u)
#define CSL_USB3SS1_CORE_DB_SIZE                                                                       (0x200u)
#define CSL_USB3SS1_CORE_EXTCAP_BASE                                                                   (0x4030a60u)
#define CSL_USB3SS1_CORE_EXTCAP_SIZE                                                                   (0x10u)
#define CSL_USB3SS1_CORE_SUPPRTCAP2_BASE                                                               (0x4030a70u)
#define CSL_USB3SS1_CORE_SUPPRTCAP2_SIZE                                                               (0x10u)
#define CSL_USB3SS1_CORE_SUPPRTCAP3_BASE                                                               (0x4030a80u)
#define CSL_USB3SS1_CORE_SUPPRTCAP3_SIZE                                                               (0x10u)
#define CSL_USB3SS1_CORE_GBL_BASE                                                                      (0x403c100u)
#define CSL_USB3SS1_CORE_GBL_SIZE                                                                      (0x800u)
#define CSL_USB3SS1_CORE_DEV_BASE                                                                      (0x403c700u)
#define CSL_USB3SS1_CORE_DEV_SIZE                                                                      (0x1000u)
#define CSL_USB3SS1_CORE_OTG_BASE                                                                      (0x403cc00u)
#define CSL_USB3SS1_CORE_OTG_SIZE                                                                      (0x40u)
#define CSL_USB3SS1_CORE_BC_BASE                                                                       (0x403cc30u)
#define CSL_USB3SS1_CORE_BC_SIZE                                                                       (0x10u)
#define CSL_USB3SS0_PHY2_BASE                                                                          (0x4100000u)
#define CSL_USB3SS0_PHY2_SIZE                                                                          (0x80u)
#define CSL_USB3SS1_PHY2_BASE                                                                          (0x4110000u)
#define CSL_USB3SS1_PHY2_SIZE                                                                          (0x80u)
#define CSL_DSS0_COMMON_BASE                                                                           (0x4a00000u)
#define CSL_DSS0_COMMON_SIZE                                                                           (0x1000u)
#define CSL_DSS0_COMMON1_BASE                                                                          (0x4a01000u)
#define CSL_DSS0_COMMON1_SIZE                                                                          (0x1000u)
#define CSL_DSS0_VIDL1_BASE                                                                            (0x4a02000u)
#define CSL_DSS0_VIDL1_SIZE                                                                            (0x1000u)
#define CSL_DSS0_VID_BASE                                                                              (0x4a06000u)
#define CSL_DSS0_VID_SIZE                                                                              (0x1000u)
#define CSL_DSS0_OVR1_BASE                                                                             (0x4a07000u)
#define CSL_DSS0_OVR1_SIZE                                                                             (0x1000u)
#define CSL_DSS0_OVR2_BASE                                                                             (0x4a08000u)
#define CSL_DSS0_OVR2_SIZE                                                                             (0x1000u)
#define CSL_DSS0_VP1_BASE                                                                              (0x4a0a000u)
#define CSL_DSS0_VP1_SIZE                                                                              (0x1000u)
#define CSL_DSS0_VP2_BASE                                                                              (0x4a0b000u)
#define CSL_DSS0_VP2_SIZE                                                                              (0x1000u)
#define CSL_SA2_UL0_BASE                                                                               (0x4e00000u)
#define CSL_SA2_UL0_SIZE                                                                               (0x1000u)
#define CSL_SA2_UL0_MMRA_BASE                                                                          (0x4e01000u)
#define CSL_SA2_UL0_MMRA_SIZE                                                                          (0x200u)
#define CSL_SA2_UL0_EIP_76_BASE                                                                        (0x4e10000u)
#define CSL_SA2_UL0_EIP_76_SIZE                                                                        (0x80u)
#define CSL_SA2_UL0_EIP_29T2_BASE                                                                      (0x4e20000u)
#define CSL_SA2_UL0_EIP_29T2_SIZE                                                                      (0x10000u)
#define CSL_MMC0_CTL_CFG_BASE                                                                          (0x4f80000u)
#define CSL_MMC0_CTL_CFG_SIZE                                                                          (0x1000u)
#define CSL_MMC0_SS_CFG_BASE                                                                           (0x4f90000u)
#define CSL_MMC0_SS_CFG_SIZE                                                                           (0x400u)
#define CSL_MMC1_CTL_CFG_BASE                                                                          (0x4fa0000u)
#define CSL_MMC1_CTL_CFG_SIZE                                                                          (0x1000u)
#define CSL_MMC1_SS_CFG_BASE                                                                           (0x4fb0000u)
#define CSL_MMC1_SS_CFG_SIZE                                                                           (0x400u)
#define CSL_ELM0_BASE                                                                                  (0x5380000u)
#define CSL_ELM0_SIZE                                                                                  (0x1000u)
#define CSL_GPMC0_CFG_BASE                                                                             (0x5390000u)
#define CSL_GPMC0_CFG_SIZE                                                                             (0x400u)
#define CSL_GPU0_BASE                                                                                  (0x53a0000u)
#define CSL_GPU0_SIZE                                                                                  (0x1000u)
#define CSL_PCIE0_DAT_BASE                                                                             (0x5500000u)
#define CSL_PCIE0_DAT_SIZE                                                                             (0x100000u)
#define CSL_PCIE1_DAT_BASE                                                                             (0x5600000u)
#define CSL_PCIE1_DAT_SIZE                                                                             (0x100000u)
#define CSL_CAL0_BASE                                                                                  (0x6f00000u)
#define CSL_CAL0_SIZE                                                                                  (0x4000u)
#define CSL_GPU0_KLIOMP1_HYD_MMRS_BASE                                                                 (0x7004000u)
#define CSL_GPU0_KLIOMP1_HYD_MMRS_SIZE                                                                 (0x4000u)
#define CSL_GPU0_KLIOMP1_CORE0_MMRS_BASE                                                               (0x7008000u)
#define CSL_GPU0_KLIOMP1_CORE0_MMRS_SIZE                                                               (0x4000u)
#define CSL_GPU0_KLIOMP1_HL_MMRS_BASE                                                                  (0x700fe00u)
#define CSL_GPU0_KLIOMP1_HL_MMRS_SIZE                                                                  (0x200u)
#define CSL_MCU_DEBUGSS0_SYS_BASE                                                                      (0x8000000u)
#define CSL_MCU_DEBUGSS0_SYS_SIZE                                                                      (0x1000u)
#define CSL_DEBUGSS0_SYS_BASE                                                                          (0x8004000u)
#define CSL_DEBUGSS0_SYS_SIZE                                                                          (0x1000u)
#define CSL_CCDEBUGSS0_SYS_BASE                                                                        (0x8008000u)
#define CSL_CCDEBUGSS0_SYS_SIZE                                                                        (0x1000u)
#define CSL_STM0_STIMULUS_BASE                                                                         (0x9000000u)
#define CSL_STM0_STIMULUS_SIZE                                                                         (0x1000000u)
#define CSL_PRU_ICSSG0_DRAM0_SLV_RAM_BASE                                                              (0xb000000u)
#define CSL_PRU_ICSSG0_DRAM0_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG0_DRAM1_SLV_RAM_BASE                                                              (0xb002000u)
#define CSL_PRU_ICSSG0_DRAM1_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE                                                 (0xb004000u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE                                                 (0xb006000u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG0_RAT_SLICE0_CFG_BASE                                                             (0xb008000u)
#define CSL_PRU_ICSSG0_RAT_SLICE0_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG0_RAT_SLICE1_CFG_BASE                                                             (0xb009000u)
#define CSL_PRU_ICSSG0_RAT_SLICE1_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_RAM_BASE                                                   (0xb00a000u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_RAM_SIZE                                                   (0x1800u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_RAM_BASE                                                   (0xb00c000u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_RAM_SIZE                                                   (0x1800u)
#define CSL_PRU_ICSSG0_RAM_SLV_RAM_BASE                                                                (0xb010000u)
#define CSL_PRU_ICSSG0_RAM_SLV_RAM_SIZE                                                                (0x10000u)
#define CSL_PRU_ICSSG0_PR1_ICSS_INTC_INTC_SLV_BASE                                                     (0xb020000u)
#define CSL_PRU_ICSSG0_PR1_ICSS_INTC_INTC_SLV_SIZE                                                     (0x2000u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_BASE                                                             (0xb022000u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_DEBUG_BASE                                                       (0xb022400u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_BASE                                                     (0xb023000u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_BASE                                               (0xb023400u)
#define CSL_PRU_ICSSG0_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_BASE                                                     (0xb023800u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_BASE                                               (0xb023c00u)
#define CSL_PRU_ICSSG0_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_BASE                                                             (0xb024000u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_DEBUG_BASE                                                       (0xb024400u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG0_PR1_PROT_SLV_BASE                                                               (0xb024c00u)
#define CSL_PRU_ICSSG0_PR1_PROT_SLV_SIZE                                                               (0x100u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_BASE                                                       (0xb025000u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_DEBUG_BASE                                                 (0xb025400u)
#define CSL_PRU_ICSSG0_PR1_TX0_PR1_TX0_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_BASE                                                       (0xb025800u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_DEBUG_BASE                                                 (0xb025c00u)
#define CSL_PRU_ICSSG0_PR1_TX1_PR1_TX1_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG0_PR1_CFG_SLV_BASE                                                                (0xb026000u)
#define CSL_PRU_ICSSG0_PR1_CFG_SLV_SIZE                                                                (0x200u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_QSTAT_BASE                                                  (0xb027000u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_QSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG0_PR1_ICSS_UART_UART_SLV_BASE                                                     (0xb028000u)
#define CSL_PRU_ICSSG0_PR1_ICSS_UART_UART_SLV_SIZE                                                     (0x40u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_BASE                                  (0xb02a000u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_BASE                                  (0xb02a100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_BASE                                  (0xb02a200u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_BASE                                  (0xb02a300u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_BASE                                    (0xb02a400u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_BASE                                    (0xb02a500u)
#define CSL_PRU_ICSSG0_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_CSTAT_BASE                                                  (0xb02c000u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_CSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG0_IEP0_BASE                                                                       (0xb02e000u)
#define CSL_PRU_ICSSG0_IEP0_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG0_IEP1_BASE                                                                       (0xb02f000u)
#define CSL_PRU_ICSSG0_IEP1_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG0_PR1_ICSS_ECAP0_ECAP_SLV_BASE                                                    (0xb030000u)
#define CSL_PRU_ICSSG0_PR1_ICSS_ECAP0_ECAP_SLV_SIZE                                                    (0x100u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_CFG_BASE                                                  (0xb032000u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_CFG_SIZE                                                  (0x100u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_BASE                                           (0xb032100u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_BASE                                           (0xb032200u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG0_PR1_MDIO_V1P7_MDIO_BASE                                                         (0xb032400u)
#define CSL_PRU_ICSSG0_PR1_MDIO_V1P7_MDIO_SIZE                                                         (0x100u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_BASE                                         (0xb033000u)
#define CSL_PRU_ICSSG0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SIZE                                         (0x1000u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_RAM_BASE                                                         (0xb034000u)
#define CSL_PRU_ICSSG0_PR1_PDSP0_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_RAM_BASE                                                         (0xb038000u)
#define CSL_PRU_ICSSG0_PR1_PDSP1_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_BASE                                                        (0xb03c000u)
#define CSL_PRU_ICSSG0_PA_STAT_WRAP_PA_SLV_SIZE                                                        (0x100u)
#define CSL_PRU_ICSSG1_DRAM0_SLV_RAM_BASE                                                              (0xb100000u)
#define CSL_PRU_ICSSG1_DRAM0_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG1_DRAM1_SLV_RAM_BASE                                                              (0xb102000u)
#define CSL_PRU_ICSSG1_DRAM1_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE                                                 (0xb104000u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE                                                 (0xb106000u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG1_RAT_SLICE0_CFG_BASE                                                             (0xb108000u)
#define CSL_PRU_ICSSG1_RAT_SLICE0_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG1_RAT_SLICE1_CFG_BASE                                                             (0xb109000u)
#define CSL_PRU_ICSSG1_RAT_SLICE1_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG1_RAM_SLV_RAM_BASE                                                                (0xb110000u)
#define CSL_PRU_ICSSG1_RAM_SLV_RAM_SIZE                                                                (0x10000u)
#define CSL_PRU_ICSSG1_PR1_ICSS_INTC_INTC_SLV_BASE                                                     (0xb120000u)
#define CSL_PRU_ICSSG1_PR1_ICSS_INTC_INTC_SLV_SIZE                                                     (0x2000u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_BASE                                                             (0xb122000u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_DEBUG_BASE                                                       (0xb122400u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_BASE                                                     (0xb123000u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_BASE                                               (0xb123400u)
#define CSL_PRU_ICSSG1_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_BASE                                                     (0xb123800u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_BASE                                               (0xb123c00u)
#define CSL_PRU_ICSSG1_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_BASE                                                             (0xb124000u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_DEBUG_BASE                                                       (0xb124400u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG1_PR1_PROT_SLV_BASE                                                               (0xb124c00u)
#define CSL_PRU_ICSSG1_PR1_PROT_SLV_SIZE                                                               (0x100u)
#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_BASE                                                       (0xb125000u)
#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_DEBUG_BASE                                                 (0xb125400u)
#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_BASE                                                       (0xb125800u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_DEBUG_BASE                                                 (0xb125c00u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG1_PR1_CFG_SLV_BASE                                                                (0xb126000u)
#define CSL_PRU_ICSSG1_PR1_CFG_SLV_SIZE                                                                (0x200u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_QSTAT_BASE                                                  (0xb127000u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_QSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG1_PR1_ICSS_UART_UART_SLV_BASE                                                     (0xb128000u)
#define CSL_PRU_ICSSG1_PR1_ICSS_UART_UART_SLV_SIZE                                                     (0x40u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_BASE                                  (0xb12a000u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_BASE                                  (0xb12a100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_BASE                                  (0xb12a200u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_BASE                                  (0xb12a300u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_BASE                                    (0xb12a400u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_BASE                                    (0xb12a500u)
#define CSL_PRU_ICSSG1_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_CSTAT_BASE                                                  (0xb12c000u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_CSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG1_IEP0_BASE                                                                       (0xb12e000u)
#define CSL_PRU_ICSSG1_IEP0_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG1_IEP1_BASE                                                                       (0xb12f000u)
#define CSL_PRU_ICSSG1_IEP1_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG1_PR1_ICSS_ECAP0_ECAP_SLV_BASE                                                    (0xb130000u)
#define CSL_PRU_ICSSG1_PR1_ICSS_ECAP0_ECAP_SLV_SIZE                                                    (0x100u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_CFG_BASE                                                  (0xb132000u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_CFG_SIZE                                                  (0x100u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_BASE                                           (0xb132100u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_BASE                                           (0xb132200u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG1_PR1_MDIO_V1P7_MDIO_BASE                                                         (0xb132400u)
#define CSL_PRU_ICSSG1_PR1_MDIO_V1P7_MDIO_SIZE                                                         (0x100u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_BASE                                         (0xb133000u)
#define CSL_PRU_ICSSG1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SIZE                                         (0x1000u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_RAM_BASE                                                         (0xb134000u)
#define CSL_PRU_ICSSG1_PR1_PDSP0_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_RAM_BASE                                                         (0xb138000u)
#define CSL_PRU_ICSSG1_PR1_PDSP1_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_BASE                                                        (0xb13c000u)
#define CSL_PRU_ICSSG1_PA_STAT_WRAP_PA_SLV_SIZE                                                        (0x100u)
#define CSL_PRU_ICSSG2_DRAM0_SLV_RAM_BASE                                                              (0xb200000u)
#define CSL_PRU_ICSSG2_DRAM0_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG2_DRAM1_SLV_RAM_BASE                                                              (0xb202000u)
#define CSL_PRU_ICSSG2_DRAM1_SLV_RAM_SIZE                                                              (0x2000u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_RAM_BASE                                                 (0xb204000u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_RAM_BASE                                                 (0xb206000u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_RAM_SIZE                                                 (0x2000u)
#define CSL_PRU_ICSSG2_RAT_SLICE0_CFG_BASE                                                             (0xb208000u)
#define CSL_PRU_ICSSG2_RAT_SLICE0_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG2_RAT_SLICE1_CFG_BASE                                                             (0xb209000u)
#define CSL_PRU_ICSSG2_RAT_SLICE1_CFG_SIZE                                                             (0x1000u)
#define CSL_PRU_ICSSG2_RAM_SLV_RAM_BASE                                                                (0xb210000u)
#define CSL_PRU_ICSSG2_RAM_SLV_RAM_SIZE                                                                (0x10000u)
#define CSL_PRU_ICSSG2_PR1_ICSS_INTC_INTC_SLV_BASE                                                     (0xb220000u)
#define CSL_PRU_ICSSG2_PR1_ICSS_INTC_INTC_SLV_SIZE                                                     (0x2000u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_BASE                                                             (0xb222000u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_DEBUG_BASE                                                       (0xb222400u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_BASE                                                     (0xb223000u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_BASE                                               (0xb223400u)
#define CSL_PRU_ICSSG2_PR1_RTU0_PR1_RTU0_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_BASE                                                     (0xb223800u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_SIZE                                                     (0x100u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_BASE                                               (0xb223c00u)
#define CSL_PRU_ICSSG2_PR1_RTU1_PR1_RTU1_IRAM_DEBUG_SIZE                                               (0x100u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_BASE                                                             (0xb224000u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_SIZE                                                             (0x100u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_DEBUG_BASE                                                       (0xb224400u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_DEBUG_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG2_PR1_PROT_SLV_BASE                                                               (0xb224c00u)
#define CSL_PRU_ICSSG2_PR1_PROT_SLV_SIZE                                                               (0x100u)
#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_BASE                                                       (0xb225000u)
#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_DEBUG_BASE                                                 (0xb225400u)
#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_BASE                                                       (0xb225800u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_SIZE                                                       (0x100u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_DEBUG_BASE                                                 (0xb225c00u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_DEBUG_SIZE                                                 (0x100u)
#define CSL_PRU_ICSSG2_PR1_CFG_SLV_BASE                                                                (0xb226000u)
#define CSL_PRU_ICSSG2_PR1_CFG_SLV_SIZE                                                                (0x200u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_QSTAT_BASE                                                  (0xb227000u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_QSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG2_PR1_ICSS_UART_UART_SLV_BASE                                                     (0xb228000u)
#define CSL_PRU_ICSSG2_PR1_ICSS_UART_UART_SLV_SIZE                                                     (0x40u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_BASE                                  (0xb22a000u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_PRU0_PR1_TASKS_MGR_PRU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_BASE                                  (0xb22a100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_RTU0_PR1_TASKS_MGR_RTU0_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_BASE                                  (0xb22a200u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_PRU1_PR1_TASKS_MGR_PRU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_BASE                                  (0xb22a300u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_RTU1_PR1_TASKS_MGR_RTU1_MMR_SIZE                                  (0x100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_BASE                                    (0xb22a400u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_TX0_PR1_TASKS_MGR_TX0_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_BASE                                    (0xb22a500u)
#define CSL_PRU_ICSSG2_PR1_TASKS_MGR_TX1_PR1_TASKS_MGR_TX1_MMR_SIZE                                    (0x100u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_CSTAT_BASE                                                  (0xb22c000u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_CSTAT_SIZE                                                  (0x800u)
#define CSL_PRU_ICSSG2_IEP0_BASE                                                                       (0xb22e000u)
#define CSL_PRU_ICSSG2_IEP0_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG2_IEP1_BASE                                                                       (0xb22f000u)
#define CSL_PRU_ICSSG2_IEP1_SIZE                                                                       (0x1000u)
#define CSL_PRU_ICSSG2_PR1_ICSS_ECAP0_ECAP_SLV_BASE                                                    (0xb230000u)
#define CSL_PRU_ICSSG2_PR1_ICSS_ECAP0_ECAP_SLV_SIZE                                                    (0x100u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_MII_RT_CFG_BASE                                                  (0xb232000u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_MII_RT_CFG_SIZE                                                  (0x100u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_BASE                                           (0xb232100u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_BASE                                           (0xb232200u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_SGMII1_CFG_SGMII1_SIZE                                           (0x100u)
#define CSL_PRU_ICSSG2_PR1_MDIO_V1P7_MDIO_BASE                                                         (0xb232400u)
#define CSL_PRU_ICSSG2_PR1_MDIO_V1P7_MDIO_SIZE                                                         (0x100u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_BASE                                         (0xb233000u)
#define CSL_PRU_ICSSG2_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_SIZE                                         (0x1000u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_RAM_BASE                                                         (0xb234000u)
#define CSL_PRU_ICSSG2_PR1_PDSP0_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_RAM_BASE                                                         (0xb238000u)
#define CSL_PRU_ICSSG2_PR1_PDSP1_IRAM_RAM_SIZE                                                         (0x4000u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_BASE                                                        (0xb23c000u)
#define CSL_PRU_ICSSG2_PA_STAT_WRAP_PA_SLV_SIZE                                                        (0x100u)
#define CSL_PRU_ICSSG0_ECC_AGGR_BASE                                                                   (0xbf00000u)
#define CSL_PRU_ICSSG0_ECC_AGGR_SIZE                                                                   (0x400u)
#define CSL_PRU_ICSSG1_ECC_AGGR_BASE                                                                   (0xbf01000u)
#define CSL_PRU_ICSSG1_ECC_AGGR_SIZE                                                                   (0x400u)
#define CSL_PRU_ICSSG2_ECC_AGGR_BASE                                                                   (0xbf02000u)
#define CSL_PRU_ICSSG2_ECC_AGGR_SIZE                                                                   (0x400u)
#define CSL_PCIE0_DAT0_BASE                                                                            (0x10000000u)
#define CSL_PCIE0_DAT0_SIZE                                                                            (0x8000000u)
#define CSL_PCIE1_DAT0_BASE                                                                            (0x18000000u)
#define CSL_PCIE1_DAT0_SIZE                                                                            (0x8000000u)
#define CSL_GPMC0_DATA_BASE                                                                            (0x20000000u)
#define CSL_GPMC0_DATA_SIZE                                                                            (0x40000000u)
#define CSL_MCU_NAVSS0_ECCAGGR0_BASE                                                                   (0x28380000u)
#define CSL_MCU_NAVSS0_ECCAGGR0_SIZE                                                                   (0x400u)
#define CSL_MCU_NAVSS0_UDMASS_ECCAGGR0_BASE                                                            (0x28381000u)
#define CSL_MCU_NAVSS0_UDMASS_ECCAGGR0_SIZE                                                            (0x400u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_CFG_BASE                                                           (0x283c0000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_CFG_SIZE                                                           (0x20u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_BASE                                                    (0x28400000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                                    (0x2000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_BASE                                                        (0x28440000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_SIZE                                                        (0x40000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNT_BASE                                                          (0x28480000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNT_SIZE                                                          (0x2000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_TCHAN_BASE                                                        (0x284a0000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_TCHAN_SIZE                                                        (0x4000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_RCHAN_BASE                                                        (0x284c0000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_RCHAN_SIZE                                                        (0x4000u)
#define CSL_MCU_NAVSS0_CFG_BASE                                                                        (0x28520000u)
#define CSL_MCU_NAVSS0_CFG_SIZE                                                                        (0x100u)
#define CSL_MCU_NAVSS0_INTR0_CFG_BASE                                                                  (0x28540000u)
#define CSL_MCU_NAVSS0_INTR0_CFG_SIZE                                                                  (0x800u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_IMAP_BASE                                                          (0x28560000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_IMAP_SIZE                                                          (0x10000u)
#define CSL_MCU_NAVSS0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                            (0x28570000u)
#define CSL_MCU_NAVSS0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                            (0x80u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_MCAST_BASE                                                         (0x28580000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_MCAST_SIZE                                                         (0x1000u)
#define CSL_MCU_NAVSS0_PROXY_CFG_GCFG_BASE                                                             (0x28590000u)
#define CSL_MCU_NAVSS0_PROXY_CFG_GCFG_SIZE                                                             (0x100u)
#define CSL_MCU_NAVSS0_PROXY_CFG_BUF_BASE                                                              (0x285a0000u)
#define CSL_MCU_NAVSS0_PROXY_CFG_BUF_SIZE                                                              (0x4000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_BASE                                                             (0x285b0000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SIZE                                                             (0x100u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_GCFG_BASE                                                     (0x285c0000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP0_CFG_GCFG_SIZE                                                     (0x100u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_GCFG_BASE                                                   (0x285d0000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_GCFG_SIZE                                                   (0x400u)
#define CSL_MCU_NAVSS0_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                                (0x285e0000u)
#define CSL_MCU_NAVSS0_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                                (0x1000u)
#define CSL_MCU_NAVSS0_MCRC_BASE                                                                       (0x2a264000u)
#define CSL_MCU_NAVSS0_MCRC_SIZE                                                                       (0x1000u)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS_CFG0_PROXY_BASE                                                   (0x2a268000u)
#define CSL_MCU_NAVSS0_UDMASS_PSILSS_CFG0_PROXY_SIZE                                                   (0x200u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_MON_BASE                                                    (0x2a280000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_MON_SIZE                                                    (0x20000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_RT_BASE                                                          (0x2a380000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_RT_SIZE                                                          (0x80000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SCFG_BASE                                                        (0x2a400000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_CFG_SCFG_SIZE                                                        (0x80000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_TARGET_DATA_BASE                                                     (0x2a480000u)
#define CSL_MCU_NAVSS0_SEC_PROXY0_TARGET_DATA_SIZE                                                     (0x80000u)
#define CSL_MCU_NAVSS0_PROXY0_TARGET0_DATA_BASE                                                        (0x2a500000u)
#define CSL_MCU_NAVSS0_PROXY0_TARGET0_DATA_SIZE                                                        (0x40000u)
#define CSL_MCU_NAVSS0_PROXY0_BUF_CFG_BASE                                                             (0x2a580000u)
#define CSL_MCU_NAVSS0_PROXY0_BUF_CFG_SIZE                                                             (0x40000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNTRTI_BASE                                                       (0x2a600000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_GCNTRTI_SIZE                                                       (0x100000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_INTR_BASE                                                          (0x2a700000u)
#define CSL_MCU_NAVSS0_UDMASS_INTA0_INTR_SIZE                                                          (0x100000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_RCHANRT_BASE                                                       (0x2a800000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_RCHANRT_SIZE                                                       (0x40000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_TCHANRT_BASE                                                       (0x2aa00000u)
#define CSL_MCU_NAVSS0_UDMASS_UDMAP_TCHANRT_SIZE                                                       (0x40000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_FIFOS_BASE                                                      (0x2b000000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_FIFOS_SIZE                                                      (0x400000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT_BASE                                                     (0x2b800000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_CFG_RT_SIZE                                                     (0x400000u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_BASE                                                                (0x30800000u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_SIZE                                                                (0x20u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_BASE                                                                (0x30801000u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_SIZE                                                                (0x20u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_BASE                                                               (0x30802000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_SIZE                                                               (0x20u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_IMAP_BASE                                                           (0x30900000u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_IMAP_SIZE                                                           (0x8000u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_IMAP_BASE                                                           (0x30908000u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_IMAP_SIZE                                                           (0x8000u)
#define CSL_NAVSS0_UDMASS_INTA0_IMAP_BASE                                                              (0x30940000u)
#define CSL_NAVSS0_UDMASS_INTA0_IMAP_SIZE                                                              (0x40000u)
#define CSL_NAVSS0_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                                      (0x30a00000u)
#define CSL_NAVSS0_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                                      (0x100u)
#define CSL_NAVSS0_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                                      (0x30a01000u)
#define CSL_NAVSS0_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                                      (0x100u)
#define CSL_NAVSS0_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                                     (0x30a02000u)
#define CSL_NAVSS0_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                                     (0x100u)
#define CSL_NAVSS0_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                                     (0x30a03000u)
#define CSL_NAVSS0_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                                     (0x100u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHAN_BASE                                                        (0x30b00000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                                        (0x10000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHAN_BASE                                                        (0x30c00000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                                        (0x10000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_BASE                                                        (0x30d00000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                                        (0x8000u)
#define CSL_NAVSS0_SPINLOCK_BASE                                                                       (0x30e00000u)
#define CSL_NAVSS0_SPINLOCK_SIZE                                                                       (0x8000u)
#define CSL_NAVSS0_TIMERMGR0_CFG_BASE                                                                  (0x30e80000u)
#define CSL_NAVSS0_TIMERMGR0_CFG_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_TIMERMGR1_CFG_BASE                                                                  (0x30e81000u)
#define CSL_NAVSS0_TIMERMGR1_CFG_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_TIMERMGR0_CFG_OES_BASE                                                              (0x30f00000u)
#define CSL_NAVSS0_TIMERMGR0_CFG_OES_SIZE                                                              (0x1000u)
#define CSL_NAVSS0_TIMERMGR1_CFG_OES_BASE                                                              (0x30f01000u)
#define CSL_NAVSS0_TIMERMGR1_CFG_OES_SIZE                                                              (0x1000u)
#define CSL_NAVSS0_PVU0_CFG_BASE                                                                       (0x30f80000u)
#define CSL_NAVSS0_PVU0_CFG_SIZE                                                                       (0x1000u)
#define CSL_NAVSS0_PVU1_CFG_BASE                                                                       (0x30f81000u)
#define CSL_NAVSS0_PVU1_CFG_SIZE                                                                       (0x1000u)
#define CSL_NAVSS0_ECCAGGR0_BASE                                                                       (0x31000000u)
#define CSL_NAVSS0_ECCAGGR0_SIZE                                                                       (0x400u)
#define CSL_NAVSS0_UDMASS_ECCAGGR0_CFG_BASE                                                            (0x31001000u)
#define CSL_NAVSS0_UDMASS_ECCAGGR0_CFG_SIZE                                                            (0x400u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTCFG_BASE                                                       (0x31040000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTCFG_SIZE                                                       (0x4000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_BASE                                                            (0x31080000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_SIZE                                                            (0x40000u)
#define CSL_NAVSS0_CFG_BASE                                                                            (0x310c0000u)
#define CSL_NAVSS0_CFG_SIZE                                                                            (0x100u)
#define CSL_NAVSS0_CPTS_BASE                                                                           (0x310d0000u)
#define CSL_NAVSS0_CPTS_SIZE                                                                           (0x400u)
#define CSL_NAVSS0_INTR0_INTR_ROUTER_CFG_BASE                                                          (0x310e0000u)
#define CSL_NAVSS0_INTR0_INTR_ROUTER_CFG_SIZE                                                          (0x2000u)
#define CSL_NAVSS0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                                (0x31100000u)
#define CSL_NAVSS0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                                (0x80u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_MCAST_BASE                                                         (0x31110000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_MCAST_SIZE                                                         (0x4000u)
#define CSL_NAVSS0_PROXY0_CFG_BUF_CFG_BASE                                                             (0x31120000u)
#define CSL_NAVSS0_PROXY0_CFG_BUF_CFG_SIZE                                                             (0x100u)
#define CSL_NAVSS0_PROXY_BUF_BASE                                                                      (0x31130000u)
#define CSL_NAVSS0_PROXY_BUF_SIZE                                                                      (0x4000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_MMRS_BASE                                                            (0x31140000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_MMRS_SIZE                                                            (0x100u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_BASE                                                              (0x31150000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_SIZE                                                              (0x100u)
#define CSL_NAVSS0_UDMASS_RINGACC0_GCFG_BASE                                                           (0x31160000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_GCFG_SIZE                                                           (0x400u)
#define CSL_NAVSS0_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                                    (0x31170000u)
#define CSL_NAVSS0_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                                    (0x1000u)
#define CSL_NAVSS0_MCRC_BASE                                                                           (0x31f70000u)
#define CSL_NAVSS0_MCRC_SIZE                                                                           (0x1000u)
#define CSL_NAVSS0_UDMASS_PSILCFG0_CFG_PROXY_BASE                                                      (0x31f78000u)
#define CSL_NAVSS0_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                                      (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS0_BASE                                                                  (0x31f80000u)
#define CSL_NAVSS0_MAILBOX_REGS0_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS1_BASE                                                                  (0x31f81000u)
#define CSL_NAVSS0_MAILBOX_REGS1_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS2_BASE                                                                  (0x31f82000u)
#define CSL_NAVSS0_MAILBOX_REGS2_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS3_BASE                                                                  (0x31f83000u)
#define CSL_NAVSS0_MAILBOX_REGS3_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS4_BASE                                                                  (0x31f84000u)
#define CSL_NAVSS0_MAILBOX_REGS4_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS5_BASE                                                                  (0x31f85000u)
#define CSL_NAVSS0_MAILBOX_REGS5_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS6_BASE                                                                  (0x31f86000u)
#define CSL_NAVSS0_MAILBOX_REGS6_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS7_BASE                                                                  (0x31f87000u)
#define CSL_NAVSS0_MAILBOX_REGS7_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS8_BASE                                                                  (0x31f88000u)
#define CSL_NAVSS0_MAILBOX_REGS8_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS9_BASE                                                                  (0x31f89000u)
#define CSL_NAVSS0_MAILBOX_REGS9_SIZE                                                                  (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS10_BASE                                                                 (0x31f8a000u)
#define CSL_NAVSS0_MAILBOX_REGS10_SIZE                                                                 (0x200u)
#define CSL_NAVSS0_MAILBOX_REGS11_BASE                                                                 (0x31f8b000u)
#define CSL_NAVSS0_MAILBOX_REGS11_SIZE                                                                 (0x200u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_MON_BASE                                                        (0x32000000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_MON_SIZE                                                        (0x20000u)
#define CSL_NAVSS0_TIMERMGR0_CFG_TIMERS_BASE                                                           (0x32200000u)
#define CSL_NAVSS0_TIMERMGR0_CFG_TIMERS_SIZE                                                           (0x40000u)
#define CSL_NAVSS0_TIMERMGR1_CFG_TIMERS_BASE                                                           (0x32240000u)
#define CSL_NAVSS0_TIMERMGR1_CFG_TIMERS_SIZE                                                           (0x40000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_RT_BASE                                                              (0x32400000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_RT_SIZE                                                              (0x100000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_SCFG_BASE                                                            (0x32800000u)
#define CSL_NAVSS0_SEC_PROXY0_CFG_SCFG_SIZE                                                            (0x100000u)
#define CSL_NAVSS0_SEC_PROXY0_SRC_TARGET_DATA_BASE                                                     (0x32c00000u)
#define CSL_NAVSS0_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                                     (0x100000u)
#define CSL_NAVSS0_PROXY_TARGET0_DATA_BASE                                                             (0x33000000u)
#define CSL_NAVSS0_PROXY_TARGET0_DATA_SIZE                                                             (0x40000u)
#define CSL_NAVSS0_PROXY0_BUF_CFG_BASE                                                                 (0x33400000u)
#define CSL_NAVSS0_PROXY0_BUF_CFG_SIZE                                                                 (0x40000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTRTI_BASE                                                       (0x33800000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                                       (0x200000u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_INTR_BASE                                                           (0x33c00000u)
#define CSL_NAVSS0_MODSS_INTA0_CFG_INTR_SIZE                                                           (0x40000u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_INTR_BASE                                                           (0x33c40000u)
#define CSL_NAVSS0_MODSS_INTA1_CFG_INTR_SIZE                                                           (0x40000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_INTR_BASE                                                          (0x33d00000u)
#define CSL_NAVSS0_UDMASS_INTA0_CFG_INTR_SIZE                                                          (0x100000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                                      (0x34000000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                                      (0x100000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                                      (0x35000000u)
#define CSL_NAVSS0_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                                      (0x100000u)
#define CSL_NAVSS0_PVU0_CFG_TLBIF_BASE                                                                 (0x36000000u)
#define CSL_NAVSS0_PVU0_CFG_TLBIF_SIZE                                                                 (0x100000u)
#define CSL_NAVSS0_PVU1_CFG_TLBIF_BASE                                                                 (0x36100000u)
#define CSL_NAVSS0_PVU1_CFG_TLBIF_SIZE                                                                 (0x100000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_SRC_FIFOS_BASE                                                      (0x38000000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                                      (0x400000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_RT_BASE                                                         (0x3c000000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_CFG_RT_SIZE                                                         (0x400000u)
#define CSL_MCU_ARMSS0_CORE0_ECC_AGGR_BASE                                                             (0x40080000u)
#define CSL_MCU_ARMSS0_CORE0_ECC_AGGR_SIZE                                                             (0x400u)
#define CSL_MCU_ARMSS0_ECC_AGGR_BASE                                                                   (0x400c0000u)
#define CSL_MCU_ARMSS0_ECC_AGGR_SIZE                                                                   (0x400u)
#if !defined(CSL_MODIFICATION)
#define CSL_MCU_ARMSS0_CORE1_ECC_AGGR_BASE                                                             (CSL_MCU_ARMSS0_ECC_AGGR_BASE)
#define CSL_MCU_ARMSS0_CORE1_ECC_AGGR_SIZE                                                             (CSL_MCU_ARMSS0_ECC_AGGR_SIZE)
#endif
#define CSL_MCU_ARMSS0_COMPARE_CFG_BASE                                                                (0x400f0000u)
#define CSL_MCU_ARMSS0_COMPARE_CFG_SIZE                                                                (0x100u)
#define CSL_MCU_DCC0_BASE                                                                              (0x40100000u)
#define CSL_MCU_DCC0_SIZE                                                                              (0x40u)
#define CSL_MCU_DCC1_BASE                                                                              (0x40110000u)
#define CSL_MCU_DCC1_SIZE                                                                              (0x40u)
#define CSL_MCU_DCC2_BASE                                                                              (0x40120000u)
#define CSL_MCU_DCC2_SIZE                                                                              (0x40u)
#define CSL_MCU_ADC0_BASE                                                                              (0x40200000u)
#define CSL_MCU_ADC0_SIZE                                                                              (0x400u)
#define CSL_MCU_ADC0_FIFO_BASE                                                                         (0x40208000u)
#define CSL_MCU_ADC0_FIFO_SIZE                                                                         (0x400u)
#define CSL_MCU_ADC1_BASE                                                                              (0x40210000u)
#define CSL_MCU_ADC1_SIZE                                                                              (0x400u)
#define CSL_MCU_ADC1_FIFO_BASE                                                                         (0x40218000u)
#define CSL_MCU_ADC1_FIFO_SIZE                                                                         (0x400u)
#define CSL_MCU_PSRAM0_RAM_BASE                                                                        (0x40280000u)
#define CSL_MCU_PSRAM0_RAM_SIZE                                                                        (0x200u)
#define CSL_MCU_MCSPI0_CFG_BASE                                                                        (0x40300000u)
#define CSL_MCU_MCSPI0_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_MCSPI1_CFG_BASE                                                                        (0x40310000u)
#define CSL_MCU_MCSPI1_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_MCSPI2_CFG_BASE                                                                        (0x40320000u)
#define CSL_MCU_MCSPI2_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_TIMER0_CFG_BASE                                                                        (0x40400000u)
#define CSL_MCU_TIMER0_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_TIMER1_CFG_BASE                                                                        (0x40410000u)
#define CSL_MCU_TIMER1_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_TIMER2_CFG_BASE                                                                        (0x40420000u)
#define CSL_MCU_TIMER2_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_TIMER3_CFG_BASE                                                                        (0x40430000u)
#define CSL_MCU_TIMER3_CFG_SIZE                                                                        (0x400u)
#define CSL_MCU_MCAN0_MSGMEM_RAM_BASE                                                                  (0x40500000u)
#define CSL_MCU_MCAN0_MSGMEM_RAM_SIZE                                                                  (0x8000u)
#define CSL_MCU_MCAN0_SS_BASE                                                                          (0x40520000u)
#define CSL_MCU_MCAN0_SS_SIZE                                                                          (0x100u)
#define CSL_MCU_MCAN0_CFG_BASE                                                                         (0x40528000u)
#define CSL_MCU_MCAN0_CFG_SIZE                                                                         (0x200u)
#define CSL_MCU_MCAN1_MSGMEM_RAM_BASE                                                                  (0x40540000u)
#define CSL_MCU_MCAN1_MSGMEM_RAM_SIZE                                                                  (0x8000u)
#define CSL_MCU_MCAN1_SS_BASE                                                                          (0x40560000u)
#define CSL_MCU_MCAN1_SS_SIZE                                                                          (0x100u)
#define CSL_MCU_MCAN1_CFG_BASE                                                                         (0x40568000u)
#define CSL_MCU_MCAN1_CFG_SIZE                                                                         (0x200u)
#define CSL_MCU_RTI0_CFG_BASE                                                                          (0x40600000u)
#define CSL_MCU_RTI0_CFG_SIZE                                                                          (0x100u)
#define CSL_MCU_RTI1_CFG_BASE                                                                          (0x40610000u)
#define CSL_MCU_RTI1_CFG_SIZE                                                                          (0x100u)
#define CSL_MCU_MCAN0_ECC_AGGR_BASE                                                                    (0x40700000u)
#define CSL_MCU_MCAN0_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_MCU_MCAN1_ECC_AGGR_BASE                                                                    (0x40701000u)
#define CSL_MCU_MCAN1_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_MCU_ADC0_ECC_BASE                                                                          (0x40707000u)
#define CSL_MCU_ADC0_ECC_SIZE                                                                          (0x400u)
#define CSL_MCU_ADC1_ECC_BASE                                                                          (0x40708000u)
#define CSL_MCU_ADC1_ECC_SIZE                                                                          (0x400u)
#define CSL_MCU_CPSW0_ECC_BASE                                                                         (0x40709000u)
#define CSL_MCU_CPSW0_ECC_SIZE                                                                         (0x400u)
#define CSL_MCU_MSRAM0_ECC_AGGR_BASE                                                                   (0x4070b000u)
#define CSL_MCU_MSRAM0_ECC_AGGR_SIZE                                                                   (0x400u)
#define CSL_MCU_PDMA0_ECC_AGGR_BASE                                                                    (0x40710000u)
#define CSL_MCU_PDMA0_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_MCU_PDMA1_ECC_AGGR_BASE                                                                    (0x40711000u)
#define CSL_MCU_PDMA1_ECC_AGGR_SIZE                                                                    (0x400u)
#define CSL_MCU_ESM0_CFG_BASE                                                                          (0x40800000u)
#define CSL_MCU_ESM0_CFG_SIZE                                                                          (0x1000u)
#define CSL_MCU_UART0_BASE                                                                             (0x40a00000u)
#define CSL_MCU_UART0_SIZE                                                                             (0x200u)
#define CSL_MCU_I2C0_CFG_BASE                                                                          (0x40b00000u)
#define CSL_MCU_I2C0_CFG_SIZE                                                                          (0x100u)
#define CSL_MCU_EFUSE0_BASE                                                                            (0x40c00000u)
#define CSL_MCU_EFUSE0_SIZE                                                                            (0x100u)
#define CSL_MCU_PLL0_CFG_BASE                                                                          (0x40d00000u)
#define CSL_MCU_PLL0_CFG_SIZE                                                                          (0x2000u)
#define CSL_MCU_PBIST0_BASE                                                                            (0x40e00000u)
#define CSL_MCU_PBIST0_SIZE                                                                            (0x400u)
#define CSL_MCU_CTRL_MMR0_CFG0_BASE                                                                    (0x40f00000u)
#define CSL_MCU_CTRL_MMR0_CFG0_SIZE                                                                    (0x20000u)
#define CSL_MCU_ARMSS0_CORE0_ATCM_BASE                                                                 (0x41000000u)
#define CSL_MCU_ARMSS0_CORE0_ATCM_SIZE                                                                 (0x8000u)
#define CSL_MCU_ARMSS0_CORE0_BTCM_BASE                                                                 (0x41010000u)
#define CSL_MCU_ARMSS0_CORE0_BTCM_SIZE                                                                 (0x8000u)
#define CSL_MCU_ROM0_BASE                                                                              (0x41100000u)
#define CSL_MCU_ROM0_SIZE                                                                              (0x40000u)
#define CSL_MCU_ARMSS0_CORE1_ATCM_BASE                                                                 (0x41400000u)
#define CSL_MCU_ARMSS0_CORE1_ATCM_SIZE                                                                 (0x8000u)
#define CSL_MCU_ARMSS0_CORE1_BTCM_BASE                                                                 (0x41410000u)
#define CSL_MCU_ARMSS0_CORE1_BTCM_SIZE                                                                 (0x8000u)
#define CSL_MCU_MSRAM0_RAM_BASE                                                                        (0x41c00000u)
#define CSL_MCU_MSRAM0_RAM_SIZE                                                                        (0x80000u)
#define CSL_WKUP_PSC0_BASE                                                                             (0x42000000u)
#define CSL_WKUP_PSC0_SIZE                                                                             (0x1000u)
#define CSL_WKUP_PLLCTRL0_BASE                                                                         (0x42010000u)
#define CSL_WKUP_PLLCTRL0_SIZE                                                                         (0x200u)
#define CSL_WKUP_VTM0_CFG0_BASE                                                                        (0x42040000u)
#define CSL_WKUP_VTM0_CFG0_SIZE                                                                        (0x400u)
#define CSL_WKUP_VTM0_CFG1_BASE                                                                        (0x42050000u)
#define CSL_WKUP_VTM0_CFG1_SIZE                                                                        (0x400u)
#define CSL_WKUP_ESM0_CFG_BASE                                                                         (0x42080000u)
#define CSL_WKUP_ESM0_CFG_SIZE                                                                         (0x1000u)
#define CSL_WKUP_GPIO0_BASE                                                                            (0x42110000u)
#define CSL_WKUP_GPIO0_SIZE                                                                            (0x100u)
#define CSL_WKUP_I2C0_CFG_BASE                                                                         (0x42120000u)
#define CSL_WKUP_I2C0_CFG_SIZE                                                                         (0x100u)
#define CSL_WKUP_GPIOMUX_INTRTR0_CFG_BASE                                                              (0x42200000u)
#define CSL_WKUP_GPIOMUX_INTRTR0_CFG_SIZE                                                              (0x200u)
#define CSL_WKUP_UART0_BASE                                                                            (0x42300000u)
#define CSL_WKUP_UART0_SIZE                                                                            (0x200u)
#define CSL_WKUP_CBASS0_ERR_BASE                                                                       (0x42400000u)
#define CSL_WKUP_CBASS0_ERR_SIZE                                                                       (0x400u)
#define CSL_WKUP_CBASS_FW0_ERR_BASE                                                                    (0x42404000u)
#define CSL_WKUP_CBASS_FW0_ERR_SIZE                                                                    (0x400u)
#define CSL_WKUP_ECC_AGGR0_ECC_AGGR_BASE                                                               (0x42410000u)
#define CSL_WKUP_ECC_AGGR0_ECC_AGGR_SIZE                                                               (0x400u)
#define CSL_WKUP_CTRL_MMR0_CFG0_BASE                                                                   (0x43000000u)
#define CSL_WKUP_CTRL_MMR0_CFG0_SIZE                                                                   (0x20000u)
#define CSL_CBASS_INFRA0_FW_BASE                                                                       (0x45000000u)
#define CSL_CBASS_INFRA0_FW_SIZE                                                                       (0x20000u)
#define CSL_WKUP_CBASS0_FW_BASE                                                                        (0x45020000u)
#define CSL_WKUP_CBASS0_FW_SIZE                                                                        (0x10000u)
#define CSL_COMPUTE_CLUSTER0_CPA0_FW_BASE                                                              (0x45040400u)
#define CSL_COMPUTE_CLUSTER0_CPA0_FW_SIZE                                                              (0x400u)
#define CSL_COMPUTE_CLUSTER0_CPA1_FW_BASE                                                              (0x45040c00u)
#define CSL_COMPUTE_CLUSTER0_CPA1_FW_SIZE                                                              (0x400u)
#define CSL_COMPUTE_CLUSTER0_DRU_FW_BASE                                                               (0x45047000u)
#define CSL_COMPUTE_CLUSTER0_DRU_FW_SIZE                                                               (0x400u)
#define CSL_COMPUTE_CLUSTER0_DRU_MMR_FW_BASE                                                           (0x45048000u)
#define CSL_COMPUTE_CLUSTER0_DRU_MMR_FW_SIZE                                                           (0x8000u)
#define CSL_MCU_CBASS0_FW_BASE                                                                         (0x45100000u)
#define CSL_MCU_CBASS0_FW_SIZE                                                                         (0x80000u)
#define CSL_CBASS0_FW_BASE                                                                             (0x45200000u)
#define CSL_CBASS0_FW_SIZE                                                                             (0x100000u)

#if !defined(CSL_MODIFICATION)
#define CSL_WKUP_DMSC0_IRAM_SIZE                                                                       (0x30000UL)
#endif

#define CSL_NAVSS0_MODSS_DMSC_FW_BASE                                                                  (0x45400000u)
#define CSL_NAVSS0_MODSS_DMSC_FW_SIZE                                                                  (0x80000u)
#define CSL_NAVSS0_NBSS_DMSC_FW_BASE                                                                   (0x455f8000u)
#define CSL_NAVSS0_NBSS_DMSC_FW_SIZE                                                                   (0x1000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_FW_BASE                                                              (0x45600000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_FW_SIZE                                                              (0x40000u)
#define CSL_MCU_CBASS0_ISC_BASE                                                                        (0x45810000u)
#define CSL_MCU_CBASS0_ISC_SIZE                                                                        (0x2000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_ISC_BASE                                                             (0x45818000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_ISC_SIZE                                                             (0x1000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_ISC_ISC_BASE                                                    (0x45820000u)
#define CSL_MCU_NAVSS0_UDMASS_RINGACC0_ISC_ISC_SIZE                                                    (0x4000u)
#define CSL_COMPUTE_CLUSTER0_DMSC_PRIVID_BASE                                                          (0x45830000u)
#define CSL_COMPUTE_CLUSTER0_DMSC_PRIVID_SIZE                                                          (0x4000u)
#define CSL_NAVSS0_MODSS_DMSC_ISC_BASE                                                                 (0x45840000u)
#define CSL_NAVSS0_MODSS_DMSC_ISC_SIZE                                                                 (0x1000u)
#define CSL_CBASS0_ISC_BASE                                                                            (0x45880000u)
#define CSL_CBASS0_ISC_SIZE                                                                            (0x20000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_ISC_ISC_BASE                                                        (0x458c0000u)
#define CSL_NAVSS0_UDMASS_RINGACC0_ISC_ISC_SIZE                                                        (0x8000u)
#define CSL_COMPUTE_CLUSTER0_DMSC_DEBUG_BASE                                                           (0x45900000u)
#define CSL_COMPUTE_CLUSTER0_DMSC_DEBUG_SIZE                                                           (0x4000u)
#define CSL_MCU_SEC_MMR0_CFG2_BASE                                                                     (0x45950000u)
#define CSL_MCU_SEC_MMR0_CFG2_SIZE                                                                     (0x400u)
#define CSL_COMPUTE_CLUSTER0_DMSC_BOOT_BASE                                                            (0x45a00000u)
#define CSL_COMPUTE_CLUSTER0_DMSC_BOOT_SIZE                                                            (0x10000u)
#define CSL_MCU_SEC_MMR0_CFG0_BASE                                                                     (0x45a50000u)
#define CSL_MCU_SEC_MMR0_CFG0_SIZE                                                                     (0x400u)
#define CSL_WKUP_CBASS0_GLB_BASE                                                                       (0x45b02000u)
#define CSL_WKUP_CBASS0_GLB_SIZE                                                                       (0x400u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_GLB_BASE                                                             (0x45b04000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_GLB_SIZE                                                             (0x400u)
#define CSL_MCU_CBASS0_GLB_BASE                                                                        (0x45b06000u)
#define CSL_MCU_CBASS0_GLB_SIZE                                                                        (0x400u)
#define CSL_CBASS0_GLB_BASE                                                                            (0x45b08000u)
#define CSL_CBASS0_GLB_SIZE                                                                            (0x400u)
#define CSL_NAVSS0_MODSS_DMSC_GLB_BASE                                                                 (0x45b0a000u)
#define CSL_NAVSS0_MODSS_DMSC_GLB_SIZE                                                                 (0x400u)
#define CSL_NAVSS0_NBSS_DMSC_GLB_BASE                                                                  (0x45b0a800u)
#define CSL_NAVSS0_NBSS_DMSC_GLB_SIZE                                                                  (0x400u)
#define CSL_CBASS_INFRA0_GLB_BASE                                                                      (0x45b0c000u)
#define CSL_CBASS_INFRA0_GLB_SIZE                                                                      (0x400u)
#define CSL_COMPUTE_CLUSTER0_CPAC0_FW_GLB_BASE                                                         (0x45b10400u)
#define CSL_COMPUTE_CLUSTER0_CPAC0_FW_GLB_SIZE                                                         (0x400u)
#define CSL_COMPUTE_CLUSTER0_CPAC1_FW_GLB_BASE                                                         (0x45b10c00u)
#define CSL_COMPUTE_CLUSTER0_CPAC1_FW_GLB_SIZE                                                         (0x400u)
#define CSL_COMPUTE_CLUSTER0_DRU_FW_GLB_BASE                                                           (0x45b17000u)
#define CSL_COMPUTE_CLUSTER0_DRU_FW_GLB_SIZE                                                           (0x400u)
#define CSL_COMPUTE_CLUSTER0_DRU_MMR_FW_GLB_BASE                                                       (0x45b18000u)
#define CSL_COMPUTE_CLUSTER0_DRU_MMR_FW_GLB_SIZE                                                       (0x400u)
#define CSL_MCU_CBASS0_QOS_BASE                                                                        (0x45d10000u)
#define CSL_MCU_CBASS0_QOS_SIZE                                                                        (0x2000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_QOS_BASE                                                             (0x45d20000u)
#define CSL_MCU_NAVSS0_MODSS_DMSC_QOS_SIZE                                                             (0x4000u)
#define CSL_NAVSS0_MODSS_DMSC_QOS_BASE                                                                 (0x45d40000u)
#define CSL_NAVSS0_MODSS_DMSC_QOS_SIZE                                                                 (0x8000u)
#define CSL_CBASS0_QOS_BASE                                                                            (0x45d80000u)
#define CSL_CBASS0_QOS_SIZE                                                                            (0x20000u)
#define CSL_MCU_CPSW0_NUSS_BASE                                                                        (0x46000000u)
#define CSL_MCU_CPSW0_NUSS_SIZE                                                                        (0x200000u)
#define CSL_MCU_FSS0_CFG_BASE                                                                          (0x47000000u)
#define CSL_MCU_FSS0_CFG_SIZE                                                                          (0x100u)
#define CSL_MCU_FSS0_FSAS_CFG_BASE                                                                     (0x47010000u)
#define CSL_MCU_FSS0_FSAS_CFG_SIZE                                                                     (0x100u)
#define CSL_MCU_FSS0_OTFA_CFG_BASE                                                                     (0x47020000u)
#define CSL_MCU_FSS0_OTFA_CFG_SIZE                                                                     (0x1000u)
#define CSL_MCU_FSS0_HPB_SS_CFG_BASE                                                                   (0x47030000u)
#define CSL_MCU_FSS0_HPB_SS_CFG_SIZE                                                                   (0x100u)
#define CSL_MCU_FSS0_HPB_CTRL_BASE                                                                     (0x47034000u)
#define CSL_MCU_FSS0_HPB_CTRL_SIZE                                                                     (0x100u)
#define CSL_MCU_FSS0_OSPI0_CTRL_BASE                                                                   (0x47040000u)
#define CSL_MCU_FSS0_OSPI0_CTRL_SIZE                                                                   (0x100u)
#define CSL_MCU_FSS0_OSPI0_SS_CFG_BASE                                                                 (0x47044000u)
#define CSL_MCU_FSS0_OSPI0_SS_CFG_SIZE                                                                 (0x200u)
#define CSL_MCU_FSS0_OSPI1_CTRL_BASE                                                                   (0x47050000u)
#define CSL_MCU_FSS0_OSPI1_CTRL_SIZE                                                                   (0x100u)
#define CSL_MCU_FSS0_OSPI1_SS_CFG_BASE                                                                 (0x47054000u)
#define CSL_MCU_FSS0_OSPI1_SS_CFG_SIZE                                                                 (0x200u)
#define CSL_MCU_FSS0_HPB_ECC_AGGR_BASE                                                                 (0x47060000u)
#define CSL_MCU_FSS0_HPB_ECC_AGGR_SIZE                                                                 (0x400u)
#define CSL_MCU_FSS0_OSPI1_ECC_AGGR_BASE                                                               (0x47064000u)
#define CSL_MCU_FSS0_OSPI1_ECC_AGGR_SIZE                                                               (0x400u)
#define CSL_MCU_FSS0_OSPI0_ECC_AGGR_BASE                                                               (0x47068000u)
#define CSL_MCU_FSS0_OSPI0_ECC_AGGR_SIZE                                                               (0x400u)
#define CSL_MCU_CBASS0_ERR_BASE                                                                        (0x47100000u)
#define CSL_MCU_CBASS0_ERR_SIZE                                                                        (0x400u)
#define CSL_MCU_CBASS_DEBUG0_ERR_BASE                                                                  (0x47104000u)
#define CSL_MCU_CBASS_DEBUG0_ERR_SIZE                                                                  (0x400u)
#define CSL_MCU_CBASS_FW0_ERR_BASE                                                                     (0x47108000u)
#define CSL_MCU_CBASS_FW0_ERR_SIZE                                                                     (0x400u)
#define CSL_MCU_ECC_AGGR0_ECC_AGGR_BASE                                                                (0x47200000u)
#define CSL_MCU_ECC_AGGR0_ECC_AGGR_SIZE                                                                (0x400u)
#define CSL_MCU_ECC_AGGR1_ECC_AGGR_BASE                                                                (0x47204000u)
#define CSL_MCU_ECC_AGGR1_ECC_AGGR_SIZE                                                                (0x400u)
#define CSL_MCU_FSS0_DAT_REG1_BASE                                                                     (0x50000000u)
#define CSL_MCU_FSS0_DAT_REG1_SIZE                                                                     (0x8000000u)
#define CSL_MCU_FSS0_OSPI1_R1_BASE                                                                     (0x58000000u)
#define CSL_MCU_FSS0_OSPI1_R1_SIZE                                                                     (0x8000000u)
#define CSL_COMPUTE_CLUSTER0_CPU0_BASE                                                                 (0x60000000u)
#define CSL_COMPUTE_CLUSTER0_CPU0_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU1_BASE                                                                 (0x61000000u)
#define CSL_COMPUTE_CLUSTER0_CPU1_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU2_BASE                                                                 (0x62000000u)
#define CSL_COMPUTE_CLUSTER0_CPU2_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU3_BASE                                                                 (0x63000000u)
#define CSL_COMPUTE_CLUSTER0_CPU3_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU4_BASE                                                                 (0x64000000u)
#define CSL_COMPUTE_CLUSTER0_CPU4_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU5_BASE                                                                 (0x65000000u)
#define CSL_COMPUTE_CLUSTER0_CPU5_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU6_BASE                                                                 (0x66000000u)
#define CSL_COMPUTE_CLUSTER0_CPU6_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU7_BASE                                                                 (0x67000000u)
#define CSL_COMPUTE_CLUSTER0_CPU7_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU8_BASE                                                                 (0x68000000u)
#define CSL_COMPUTE_CLUSTER0_CPU8_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU9_BASE                                                                 (0x69000000u)
#define CSL_COMPUTE_CLUSTER0_CPU9_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU10_BASE                                                                (0x6a000000u)
#define CSL_COMPUTE_CLUSTER0_CPU10_SIZE                                                                (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU11_BASE                                                                (0x6b000000u)
#define CSL_COMPUTE_CLUSTER0_CPU11_SIZE                                                                (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CPU12_BASE                                                                (0x6c000000u)
#define CSL_COMPUTE_CLUSTER0_CPU12_SIZE                                                                (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_DRU_BASE                                                                  (0x6d000000u)
#define CSL_COMPUTE_CLUSTER0_DRU_SIZE                                                                  (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_CFGS0_BASE                                                           (0x6e000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_CFGS0_SIZE                                                           (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_UNALLOCATED0_BASE                                                         (0x6f000000u)
#define CSL_COMPUTE_CLUSTER0_UNALLOCATED0_SIZE                                                         (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_SRAM_BASE                                                            (0x70000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_SRAM_SIZE                                                            (0x4000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_ATOMIC_COUNTERS_BASE                                                 (0x74000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_ATOMIC_COUNTERS_SIZE                                                 (0x4000000u)
#define CSL_NAVSS0_NBSS_MSMC1_DDRHI_INT_BASE                                                           (0x80000000u)
#define CSL_NAVSS0_NBSS_MSMC1_DDRHI_INT_SIZE                                                           (0x80000000u)
#define CSL_NAVSS0_NBSS_MSMC1_DDRLO_INT_BASE                                                           (0x80000000u)
#define CSL_NAVSS0_NBSS_MSMC1_DDRLO_INT_SIZE                                                           (0x80000000u)
#define CSL_MCU_FSS0_DAT_REG0_BASE                                                                     (0x400000000ULL)
#define CSL_MCU_FSS0_DAT_REG0_SIZE                                                                     (0x100000000ULL)
#define CSL_MCU_FSS0_DAT_REG3_BASE                                                                     (0x500000000ULL)
#define CSL_MCU_FSS0_DAT_REG3_SIZE                                                                     (0x100000000ULL)
#define CSL_MCU_FSS0_OSPI1_R0_BASE                                                                     (0x600000000ULL)
#define CSL_MCU_FSS0_OSPI1_R0_SIZE                                                                     (0x100000000ULL)
#define CSL_MCU_FSS0_OSPI1_R3_BASE                                                                     (0x700000000ULL)
#define CSL_MCU_FSS0_OSPI1_R3_SIZE                                                                     (0x100000000ULL)
#define CSL_NAVSS0_NBSS_MSMC1_DDRHI_INT_MEM1_BASE                                                      (0x800000000ULL)
#define CSL_NAVSS0_NBSS_MSMC1_DDRHI_INT_MEM1_SIZE                                                      (0x800000000ULL)
#define CSL_NAVSS0_NBSS_MSMC1_DDRLO_INT_MEM1_BASE                                                      (0x800000000ULL)
#define CSL_NAVSS0_NBSS_MSMC1_DDRLO_INT_MEM1_SIZE                                                      (0x800000000ULL)
#define CSL_PCIE0_DAT1_BASE                                                                            (0x4000000000ULL)
#define CSL_PCIE0_DAT1_SIZE                                                                            (0x100000000ULL)
#define CSL_PCIE1_DAT1_BASE                                                                            (0x4100000000ULL)
#define CSL_PCIE1_DAT1_SIZE                                                                            (0x100000000ULL)
#define CSL_NAVSS0_ALIAS64K_MCRC0_S_CFG_MCRC64_BASE                                                    (0x4a1f700000ULL)
#define CSL_NAVSS0_ALIAS64K_MCRC0_S_CFG_MCRC64_SIZE                                                    (0x10000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                         (0x4a1f780000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                         (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS0_BASE                                                    (0x4a1f800000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS0_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS1_BASE                                                    (0x4a1f810000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS1_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS2_BASE                                                    (0x4a1f820000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS2_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS3_BASE                                                    (0x4a1f830000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS3_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS4_BASE                                                    (0x4a1f840000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS4_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS5_BASE                                                    (0x4a1f850000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS5_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS6_BASE                                                    (0x4a1f860000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS6_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS7_BASE                                                    (0x4a1f870000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS7_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS8_BASE                                                    (0x4a1f880000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS8_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS9_BASE                                                    (0x4a1f890000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS9_SIZE                                                    (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS10_BASE                                                   (0x4a1f8a0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS10_SIZE                                                   (0x2000u)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS11_BASE                                                   (0x4a1f8b0000ULL)
#define CSL_NAVSS0_ALIAS64K_MAILBOX0_CFG_REGS11_SIZE                                                   (0x2000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                           (0x4a20000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                           (0x200000u)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR0_CFG_TIMERS_BASE                                                  (0x4a22000000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR0_CFG_TIMERS_SIZE                                                  (0x400000u)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR1_CFG_TIMERS_BASE                                                  (0x4a22400000ULL)
#define CSL_NAVSS0_ALIAS64K_TIMERMGR1_CFG_TIMERS_SIZE                                                  (0x400000u)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_RT_BASE                                                     (0x4a24000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_RT_SIZE                                                     (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_SCFG_BASE                                                   (0x4a28000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_CFG_SCFG_SIZE                                                   (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_SRC_TARGET_DATA_BASE                                            (0x4a2c000000ULL)
#define CSL_NAVSS0_ALIAS64K_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                            (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PROXY0_SRC_TARGET0_DATA_BASE                                               (0x4a30000000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_SRC_TARGET0_DATA_SIZE                                               (0x400000u)
#define CSL_NAVSS0_ALIAS64K_PROXY0_CFG_BUF_CFG_CFG_BASE                                                (0x4a34000000ULL)
#define CSL_NAVSS0_ALIAS64K_PROXY0_CFG_BUF_CFG_CFG_SIZE                                                (0x400000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                                   (0x4a38000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                                   (0x2000000u)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA0_CFG_INTR_BASE                                                  (0x4a3c000000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA0_CFG_INTR_SIZE                                                  (0x400000u)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA1_CFG_INTR_BASE                                                  (0x4a3c400000ULL)
#define CSL_NAVSS0_ALIAS64K_MODSS_INTA1_CFG_INTR_SIZE                                                  (0x400000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                      (0x4a3d000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                      (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                         (0x4a40000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                         (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                         (0x4a50000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                         (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PVU0_CFG_TLBIF_CFG_TLB_BASE                                                (0x4a60000000ULL)
#define CSL_NAVSS0_ALIAS64K_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                                (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PVU1_CFG_TLBIF_CFG_TLB_BASE                                                (0x4a61000000ULL)
#define CSL_NAVSS0_ALIAS64K_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                                (0x1000000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                         (0x4a80000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                         (0x4000000u)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                            (0x4ac0000000ULL)
#define CSL_NAVSS0_ALIAS64K_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                            (0x4000000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b00800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b00801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b00802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b00900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b00908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b00940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b00a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b00a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b00a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b00a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b00b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b00c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b00d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_SPINLOCK0_CFG_BASE                                                     (0x4b00e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b00e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b00e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_OES_BASE                                                 (0x4b00f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_OES_BASE                                                 (0x4b00f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS0_PVU0_CFG_BASE                                                           (0x4b00f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS0_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS0_PVU1_CFG_BASE                                                           (0x4b00f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS0_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_ECCAGGR0_BASE                                                          (0x4b01000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b01001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b01040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b01080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_REGS0_CFG_MMRS_BASE                                                    (0x4b010c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b010d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_0_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b010e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b01100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b01110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b01120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b01130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b01140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b01150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b01160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b01170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b01f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b01f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS0_BASE                                                (0x4b01f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS1_BASE                                                (0x4b01f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS2_BASE                                                (0x4b01f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS3_BASE                                                (0x4b01f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS4_BASE                                                (0x4b01f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS5_BASE                                                (0x4b01f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS6_BASE                                                (0x4b01f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS7_BASE                                                (0x4b01f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS8_BASE                                                (0x4b01f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS9_BASE                                                (0x4b01f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS10_BASE                                               (0x4b01f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS11_BASE                                               (0x4b01f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b02000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b02200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b02240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b02400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b02800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b02c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b03000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b03400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b03800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b03c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b03c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b03d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b04000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b05000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b06000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b06100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b08000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b0c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_0_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b10800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b10801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b10802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b10900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b10908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b10940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b10a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b10a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b10a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b10a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b10b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b10c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b10d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_SPINLOCK0_CFG_BASE                                                     (0x4b10e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b10e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b10e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_OES_BASE                                                 (0x4b10f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_OES_BASE                                                 (0x4b10f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS1_PVU0_CFG_BASE                                                           (0x4b10f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS1_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS1_PVU1_CFG_BASE                                                           (0x4b10f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS1_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_ECCAGGR0_BASE                                                          (0x4b11000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b11001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b11040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b11080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_REGS0_CFG_MMRS_BASE                                                    (0x4b110c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b110d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_1_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b110e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b11100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b11110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b11120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b11130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b11140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b11150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b11160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b11170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b11f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b11f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS0_BASE                                                (0x4b11f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS1_BASE                                                (0x4b11f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS2_BASE                                                (0x4b11f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS3_BASE                                                (0x4b11f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS4_BASE                                                (0x4b11f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS5_BASE                                                (0x4b11f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS6_BASE                                                (0x4b11f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS7_BASE                                                (0x4b11f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS8_BASE                                                (0x4b11f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS9_BASE                                                (0x4b11f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS10_BASE                                               (0x4b11f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS11_BASE                                               (0x4b11f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b12000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b12200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b12240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b12400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b12800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b12c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b13000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b13400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b13800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b13c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b13c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b13d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b14000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b15000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b16000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b16100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b18000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b1c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_1_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b20800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b20801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b20802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b20900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b20908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b20940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b20a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b20a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b20a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b20a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b20b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b20c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b20d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_SPINLOCK0_CFG_BASE                                                     (0x4b20e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b20e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b20e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_OES_BASE                                                 (0x4b20f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_OES_BASE                                                 (0x4b20f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS2_PVU0_CFG_BASE                                                           (0x4b20f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS2_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS2_PVU1_CFG_BASE                                                           (0x4b20f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS2_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_ECCAGGR0_BASE                                                          (0x4b21000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b21001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b21040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b21080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_REGS0_CFG_MMRS_BASE                                                    (0x4b210c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b210d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_2_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b210e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b21100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b21110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b21120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b21130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b21140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b21150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b21160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b21170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b21f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b21f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS0_BASE                                                (0x4b21f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS1_BASE                                                (0x4b21f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS2_BASE                                                (0x4b21f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS3_BASE                                                (0x4b21f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS4_BASE                                                (0x4b21f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS5_BASE                                                (0x4b21f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS6_BASE                                                (0x4b21f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS7_BASE                                                (0x4b21f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS8_BASE                                                (0x4b21f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS9_BASE                                                (0x4b21f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS10_BASE                                               (0x4b21f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS11_BASE                                               (0x4b21f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b22000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b22200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b22240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b22400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b22800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b22c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b23000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b23400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b23800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b23c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b23c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b23d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b24000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b25000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b26000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b26100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b28000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b2c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_2_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b30800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b30801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b30802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b30900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b30908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b30940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b30a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b30a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b30a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b30a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b30b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b30c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b30d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_SPINLOCK0_CFG_BASE                                                     (0x4b30e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b30e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b30e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_OES_BASE                                                 (0x4b30f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_OES_BASE                                                 (0x4b30f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS3_PVU0_CFG_BASE                                                           (0x4b30f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS3_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS3_PVU1_CFG_BASE                                                           (0x4b30f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS3_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_ECCAGGR0_BASE                                                          (0x4b31000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b31001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b31040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b31080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_REGS0_CFG_MMRS_BASE                                                    (0x4b310c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b310d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_3_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b310e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b31100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b31110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b31120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b31130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b31140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b31150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b31160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b31170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b31f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b31f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS0_BASE                                                (0x4b31f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS1_BASE                                                (0x4b31f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS2_BASE                                                (0x4b31f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS3_BASE                                                (0x4b31f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS4_BASE                                                (0x4b31f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS5_BASE                                                (0x4b31f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS6_BASE                                                (0x4b31f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS7_BASE                                                (0x4b31f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS8_BASE                                                (0x4b31f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS9_BASE                                                (0x4b31f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS10_BASE                                               (0x4b31f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS11_BASE                                               (0x4b31f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b32000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b32200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b32240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b32400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b32800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b32c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b33000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b33400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b33800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b33c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b33c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b33d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b34000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b35000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b36000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b36100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b38000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b3c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_3_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b40800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b40801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b40802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b40900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b40908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b40940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b40a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b40a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b40a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b40a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b40b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b40c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b40d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_SPINLOCK0_CFG_BASE                                                     (0x4b40e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b40e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b40e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_OES_BASE                                                 (0x4b40f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_OES_BASE                                                 (0x4b40f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS4_PVU0_CFG_BASE                                                           (0x4b40f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS4_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS4_PVU1_CFG_BASE                                                           (0x4b40f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS4_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_ECCAGGR0_BASE                                                          (0x4b41000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b41001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b41040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b41080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_REGS0_CFG_MMRS_BASE                                                    (0x4b410c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b410d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_4_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b410e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b41100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b41110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b41120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b41130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b41140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b41150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b41160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b41170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b41f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b41f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS0_BASE                                                (0x4b41f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS1_BASE                                                (0x4b41f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS2_BASE                                                (0x4b41f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS3_BASE                                                (0x4b41f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS4_BASE                                                (0x4b41f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS5_BASE                                                (0x4b41f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS6_BASE                                                (0x4b41f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS7_BASE                                                (0x4b41f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS8_BASE                                                (0x4b41f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS9_BASE                                                (0x4b41f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS10_BASE                                               (0x4b41f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS11_BASE                                               (0x4b41f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b42000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b42200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b42240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b42400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b42800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b42c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b43000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b43400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b43800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b43c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b43c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b43d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b44000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b45000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b46000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b46100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b48000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b4c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_4_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b50800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b50801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b50802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b50900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b50908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b50940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b50a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b50a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b50a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b50a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b50b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b50c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b50d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_SPINLOCK0_CFG_BASE                                                     (0x4b50e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b50e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b50e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_OES_BASE                                                 (0x4b50f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_OES_BASE                                                 (0x4b50f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS5_PVU0_CFG_BASE                                                           (0x4b50f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS5_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS5_PVU1_CFG_BASE                                                           (0x4b50f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS5_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_ECCAGGR0_BASE                                                          (0x4b51000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b51001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b51040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b51080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_REGS0_CFG_MMRS_BASE                                                    (0x4b510c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b510d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_5_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b510e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b51100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b51110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b51120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b51130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b51140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b51150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b51160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b51170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b51f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b51f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS0_BASE                                                (0x4b51f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS1_BASE                                                (0x4b51f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS2_BASE                                                (0x4b51f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS3_BASE                                                (0x4b51f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS4_BASE                                                (0x4b51f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS5_BASE                                                (0x4b51f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS6_BASE                                                (0x4b51f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS7_BASE                                                (0x4b51f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS8_BASE                                                (0x4b51f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS9_BASE                                                (0x4b51f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS10_BASE                                               (0x4b51f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS11_BASE                                               (0x4b51f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b52000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b52200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b52240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b52400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b52800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b52c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b53000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b53400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b53800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b53c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b53c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b53d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b54000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b55000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b56000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b56100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b58000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b5c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_5_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b60800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b60801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b60802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b60900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b60908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b60940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b60a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b60a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b60a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b60a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b60b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b60c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b60d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_SPINLOCK0_CFG_BASE                                                     (0x4b60e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b60e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b60e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_OES_BASE                                                 (0x4b60f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_OES_BASE                                                 (0x4b60f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS6_PVU0_CFG_BASE                                                           (0x4b60f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS6_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS6_PVU1_CFG_BASE                                                           (0x4b60f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS6_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_ECCAGGR0_BASE                                                          (0x4b61000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b61001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b61040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b61080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_REGS0_CFG_MMRS_BASE                                                    (0x4b610c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b610d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_6_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b610e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b61100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b61110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b61120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b61130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b61140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b61150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b61160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b61170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b61f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b61f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS0_BASE                                                (0x4b61f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS1_BASE                                                (0x4b61f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS2_BASE                                                (0x4b61f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS3_BASE                                                (0x4b61f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS4_BASE                                                (0x4b61f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS5_BASE                                                (0x4b61f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS6_BASE                                                (0x4b61f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS7_BASE                                                (0x4b61f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS8_BASE                                                (0x4b61f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS9_BASE                                                (0x4b61f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS10_BASE                                               (0x4b61f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS11_BASE                                               (0x4b61f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b62000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b62200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b62240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b62400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b62800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b62c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b63000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b63400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b63800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b63c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b63c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b63d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b64000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b65000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b66000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b66100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b68000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b6c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_6_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b70800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b70801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b70802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b70900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b70908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b70940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b70a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b70a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b70a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b70a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b70b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b70c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b70d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_SPINLOCK0_CFG_BASE                                                     (0x4b70e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b70e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b70e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_OES_BASE                                                 (0x4b70f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_OES_BASE                                                 (0x4b70f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS7_PVU0_CFG_BASE                                                           (0x4b70f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS7_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS7_PVU1_CFG_BASE                                                           (0x4b70f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS7_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_ECCAGGR0_BASE                                                          (0x4b71000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b71001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b71040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b71080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_REGS0_CFG_MMRS_BASE                                                    (0x4b710c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b710d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_7_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b710e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b71100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b71110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b71120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b71130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b71140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b71150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b71160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b71170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b71f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b71f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS0_BASE                                                (0x4b71f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS1_BASE                                                (0x4b71f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS2_BASE                                                (0x4b71f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS3_BASE                                                (0x4b71f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS4_BASE                                                (0x4b71f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS5_BASE                                                (0x4b71f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS6_BASE                                                (0x4b71f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS7_BASE                                                (0x4b71f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS8_BASE                                                (0x4b71f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS9_BASE                                                (0x4b71f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS10_BASE                                               (0x4b71f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS11_BASE                                               (0x4b71f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b72000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b72200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b72240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b72400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b72800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b72c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b73000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b73400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b73800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b73c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b73c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b73d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b74000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b75000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b76000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b76100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b78000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b7c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_7_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b80800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b80801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b80802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b80900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b80908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b80940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b80a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b80a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b80a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b80a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b80b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b80c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b80d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_SPINLOCK0_CFG_BASE                                                     (0x4b80e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b80e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b80e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_OES_BASE                                                 (0x4b80f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_OES_BASE                                                 (0x4b80f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS8_PVU0_CFG_BASE                                                           (0x4b80f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS8_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS8_PVU1_CFG_BASE                                                           (0x4b80f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS8_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_ECCAGGR0_BASE                                                          (0x4b81000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b81001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b81040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b81080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_REGS0_CFG_MMRS_BASE                                                    (0x4b810c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b810d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_8_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b810e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b81100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b81110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b81120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b81130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b81140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b81150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b81160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b81170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b81f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b81f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS0_BASE                                                (0x4b81f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS1_BASE                                                (0x4b81f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS2_BASE                                                (0x4b81f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS3_BASE                                                (0x4b81f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS4_BASE                                                (0x4b81f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS5_BASE                                                (0x4b81f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS6_BASE                                                (0x4b81f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS7_BASE                                                (0x4b81f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS8_BASE                                                (0x4b81f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS9_BASE                                                (0x4b81f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS10_BASE                                               (0x4b81f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS11_BASE                                               (0x4b81f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b82000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b82200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b82240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b82400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b82800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b82c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b83000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b83400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b83800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b83c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b83c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b83d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b84000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b85000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b86000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b86100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b88000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b8c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_8_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_CFG_BASE                                               (0x4b90800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_CFG_BASE                                               (0x4b90801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_CFG_SIZE                                               (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                   (0x4b90802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                   (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_IMAP_BASE                                              (0x4b90900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_IMAP_BASE                                              (0x4b90908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_IMAP_SIZE                                              (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                  (0x4b90940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                  (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b90a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                         (0x4b90a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                         (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                        (0x4b90a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                        (0x4b90a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                       (0x4b90b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                       (0x4b90c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                       (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                       (0x4b90d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                       (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_SPINLOCK0_CFG_BASE                                                     (0x4b90e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SPINLOCK0_CFG_SIZE                                                     (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_CFG_BASE                                                 (0x4b90e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_CFG_BASE                                                 (0x4b90e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_CFG_SIZE                                                 (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_OES_BASE                                                 (0x4b90f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_OES_BASE                                                 (0x4b90f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_OES_SIZE                                                 (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS9_PVU0_CFG_BASE                                                           (0x4b90f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS9_PVU0_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS9_PVU1_CFG_BASE                                                           (0x4b90f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS9_PVU1_CFG_SIZE                                                           (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_ECCAGGR0_BASE                                                          (0x4b91000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_ECCAGGR0_SIZE                                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                    (0x4b91001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                    (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                               (0x4b91040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                               (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                       (0x4b91080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                       (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_REGS0_CFG_MMRS_BASE                                                    (0x4b910c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_REGS0_CFG_MMRS_SIZE                                                    (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                          (0x4b910d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                          (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_9_INTR0_CFG_INTR_ROUTER_CFG_BASE                                         (0x4b910e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                         (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                   (0x4b91100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                   (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                 (0x4b91110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                 (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_GCFG_BASE                                           (0x4b91120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                           (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                     (0x4b91130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                     (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_MMRS_BASE                                               (0x4b91140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_MMRS_SIZE                                               (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                        (0x4b91150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                      (0x4b91160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                      (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                       (0x4b91170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                       (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MCRC0_S_CFG_MCRC64_BASE                                                (0x4b91f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MCRC0_S_CFG_MCRC64_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                     (0x4b91f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                     (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS0_BASE                                                (0x4b91f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS0_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS1_BASE                                                (0x4b91f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS1_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS2_BASE                                                (0x4b91f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS2_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS3_BASE                                                (0x4b91f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS3_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS4_BASE                                                (0x4b91f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS4_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS5_BASE                                                (0x4b91f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS5_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS6_BASE                                                (0x4b91f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS6_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS7_BASE                                                (0x4b91f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS7_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS8_BASE                                                (0x4b91f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS8_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS9_BASE                                                (0x4b91f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS9_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS10_BASE                                               (0x4b91f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS10_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS11_BASE                                               (0x4b91f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MAILBOX0_CFG_REGS11_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                       (0x4b92000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                       (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_TIMERS_BASE                                              (0x4b92200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR0_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_TIMERS_BASE                                              (0x4b92240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_TIMERMGR1_CFG_TIMERS_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_RT_BASE                                                 (0x4b92400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_RT_SIZE                                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_SCFG_BASE                                               (0x4b92800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_CFG_SCFG_SIZE                                               (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_SRC_TARGET_DATA_BASE                                        (0x4b92c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                        (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_SRC_TARGET0_DATA_BASE                                           (0x4b93000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_SRC_TARGET0_DATA_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_CFG_BASE                                            (0x4b93400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PROXY0_CFG_BUF_CFG_CFG_SIZE                                            (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                               (0x4b93800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                               (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_INTR_BASE                                              (0x4b93c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA0_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_INTR_BASE                                              (0x4b93c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_MODSS_INTA1_CFG_INTR_SIZE                                              (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                  (0x4b93d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                  (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                     (0x4b94000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                     (0x4b95000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                     (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b96000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU1_CFG_TLBIF_CFG_TLB_BASE                                            (0x4b96100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                            (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                     (0x4b98000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                     (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                        (0x4b9c000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_9_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                        (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_CFG_BASE                                              (0x4ba0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_CFG_BASE                                              (0x4ba0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4ba0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4ba0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4ba0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4ba0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4ba0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4ba0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4ba0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4ba0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4ba0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4ba0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4ba0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_SPINLOCK0_CFG_BASE                                                    (0x4ba0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_CFG_BASE                                                (0x4ba0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_CFG_BASE                                                (0x4ba0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_OES_BASE                                                (0x4ba0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_OES_BASE                                                (0x4ba0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS10_PVU0_CFG_BASE                                                          (0x4ba0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS10_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS10_PVU1_CFG_BASE                                                          (0x4ba0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS10_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_ECCAGGR0_BASE                                                         (0x4ba1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4ba1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4ba1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4ba1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_REGS0_CFG_MMRS_BASE                                                   (0x4ba10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4ba10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_10_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4ba10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4ba1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4ba1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4ba1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4ba1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4ba1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4ba1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4ba1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4ba1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MCRC0_S_CFG_MCRC64_BASE                                               (0x4ba1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4ba1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS0_BASE                                               (0x4ba1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS1_BASE                                               (0x4ba1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS2_BASE                                               (0x4ba1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS3_BASE                                               (0x4ba1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS4_BASE                                               (0x4ba1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS5_BASE                                               (0x4ba1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS6_BASE                                               (0x4ba1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS7_BASE                                               (0x4ba1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS8_BASE                                               (0x4ba1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS9_BASE                                               (0x4ba1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS10_BASE                                              (0x4ba1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS11_BASE                                              (0x4ba1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4ba2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4ba2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4ba2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_RT_BASE                                                (0x4ba2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4ba2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4ba2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4ba3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4ba3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4ba3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_INTR_BASE                                             (0x4ba3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_INTR_BASE                                             (0x4ba3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4ba3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4ba4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4ba5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4ba6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4ba6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4ba8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bac000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_10_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_CFG_BASE                                              (0x4bb0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_CFG_BASE                                              (0x4bb0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4bb0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4bb0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4bb0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4bb0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bb0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bb0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4bb0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4bb0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4bb0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4bb0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4bb0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_SPINLOCK0_CFG_BASE                                                    (0x4bb0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_CFG_BASE                                                (0x4bb0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_CFG_BASE                                                (0x4bb0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_OES_BASE                                                (0x4bb0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_OES_BASE                                                (0x4bb0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS11_PVU0_CFG_BASE                                                          (0x4bb0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS11_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS11_PVU1_CFG_BASE                                                          (0x4bb0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS11_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_ECCAGGR0_BASE                                                         (0x4bb1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4bb1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4bb1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4bb1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_REGS0_CFG_MMRS_BASE                                                   (0x4bb10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4bb10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_11_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4bb10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4bb1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4bb1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4bb1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4bb1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4bb1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4bb1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4bb1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4bb1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MCRC0_S_CFG_MCRC64_BASE                                               (0x4bb1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4bb1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS0_BASE                                               (0x4bb1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS1_BASE                                               (0x4bb1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS2_BASE                                               (0x4bb1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS3_BASE                                               (0x4bb1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS4_BASE                                               (0x4bb1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS5_BASE                                               (0x4bb1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS6_BASE                                               (0x4bb1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS7_BASE                                               (0x4bb1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS8_BASE                                               (0x4bb1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS9_BASE                                               (0x4bb1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS10_BASE                                              (0x4bb1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS11_BASE                                              (0x4bb1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4bb2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4bb2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4bb2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_RT_BASE                                                (0x4bb2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4bb2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4bb2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4bb3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4bb3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4bb3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_INTR_BASE                                             (0x4bb3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_INTR_BASE                                             (0x4bb3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4bb3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4bb4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4bb5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bb6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bb6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4bb8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bbc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_11_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_CFG_BASE                                              (0x4bc0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_CFG_BASE                                              (0x4bc0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4bc0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4bc0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4bc0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4bc0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bc0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bc0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4bc0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4bc0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4bc0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4bc0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4bc0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_SPINLOCK0_CFG_BASE                                                    (0x4bc0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_CFG_BASE                                                (0x4bc0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_CFG_BASE                                                (0x4bc0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_OES_BASE                                                (0x4bc0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_OES_BASE                                                (0x4bc0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS12_PVU0_CFG_BASE                                                          (0x4bc0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS12_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS12_PVU1_CFG_BASE                                                          (0x4bc0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS12_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_ECCAGGR0_BASE                                                         (0x4bc1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4bc1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4bc1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4bc1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_REGS0_CFG_MMRS_BASE                                                   (0x4bc10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4bc10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_12_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4bc10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4bc1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4bc1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4bc1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4bc1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4bc1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4bc1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4bc1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4bc1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MCRC0_S_CFG_MCRC64_BASE                                               (0x4bc1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4bc1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS0_BASE                                               (0x4bc1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS1_BASE                                               (0x4bc1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS2_BASE                                               (0x4bc1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS3_BASE                                               (0x4bc1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS4_BASE                                               (0x4bc1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS5_BASE                                               (0x4bc1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS6_BASE                                               (0x4bc1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS7_BASE                                               (0x4bc1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS8_BASE                                               (0x4bc1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS9_BASE                                               (0x4bc1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS10_BASE                                              (0x4bc1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS11_BASE                                              (0x4bc1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4bc2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4bc2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4bc2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_RT_BASE                                                (0x4bc2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4bc2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4bc2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4bc3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4bc3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4bc3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_INTR_BASE                                             (0x4bc3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_INTR_BASE                                             (0x4bc3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4bc3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4bc4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4bc5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bc6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bc6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4bc8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bcc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_12_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_CFG_BASE                                              (0x4bd0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_CFG_BASE                                              (0x4bd0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4bd0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4bd0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4bd0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4bd0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bd0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bd0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4bd0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4bd0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4bd0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4bd0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4bd0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_SPINLOCK0_CFG_BASE                                                    (0x4bd0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_CFG_BASE                                                (0x4bd0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_CFG_BASE                                                (0x4bd0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_OES_BASE                                                (0x4bd0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_OES_BASE                                                (0x4bd0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS13_PVU0_CFG_BASE                                                          (0x4bd0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS13_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS13_PVU1_CFG_BASE                                                          (0x4bd0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS13_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_ECCAGGR0_BASE                                                         (0x4bd1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4bd1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4bd1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4bd1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_REGS0_CFG_MMRS_BASE                                                   (0x4bd10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4bd10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_13_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4bd10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4bd1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4bd1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4bd1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4bd1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4bd1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4bd1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4bd1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4bd1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MCRC0_S_CFG_MCRC64_BASE                                               (0x4bd1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4bd1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS0_BASE                                               (0x4bd1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS1_BASE                                               (0x4bd1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS2_BASE                                               (0x4bd1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS3_BASE                                               (0x4bd1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS4_BASE                                               (0x4bd1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS5_BASE                                               (0x4bd1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS6_BASE                                               (0x4bd1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS7_BASE                                               (0x4bd1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS8_BASE                                               (0x4bd1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS9_BASE                                               (0x4bd1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS10_BASE                                              (0x4bd1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS11_BASE                                              (0x4bd1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4bd2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4bd2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4bd2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_RT_BASE                                                (0x4bd2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4bd2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4bd2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4bd3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4bd3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4bd3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_INTR_BASE                                             (0x4bd3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_INTR_BASE                                             (0x4bd3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4bd3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4bd4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4bd5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bd6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bd6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4bd8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bdc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_13_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_CFG_BASE                                              (0x4be0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_CFG_BASE                                              (0x4be0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4be0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4be0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4be0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4be0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4be0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4be0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4be0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4be0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4be0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4be0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4be0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_SPINLOCK0_CFG_BASE                                                    (0x4be0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_CFG_BASE                                                (0x4be0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_CFG_BASE                                                (0x4be0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_OES_BASE                                                (0x4be0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_OES_BASE                                                (0x4be0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS14_PVU0_CFG_BASE                                                          (0x4be0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS14_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS14_PVU1_CFG_BASE                                                          (0x4be0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS14_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_ECCAGGR0_BASE                                                         (0x4be1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4be1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4be1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4be1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_REGS0_CFG_MMRS_BASE                                                   (0x4be10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4be10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_14_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4be10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4be1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4be1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4be1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4be1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4be1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4be1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4be1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4be1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MCRC0_S_CFG_MCRC64_BASE                                               (0x4be1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4be1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS0_BASE                                               (0x4be1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS1_BASE                                               (0x4be1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS2_BASE                                               (0x4be1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS3_BASE                                               (0x4be1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS4_BASE                                               (0x4be1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS5_BASE                                               (0x4be1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS6_BASE                                               (0x4be1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS7_BASE                                               (0x4be1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS8_BASE                                               (0x4be1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS9_BASE                                               (0x4be1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS10_BASE                                              (0x4be1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS11_BASE                                              (0x4be1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4be2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4be2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4be2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_RT_BASE                                                (0x4be2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4be2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4be2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4be3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4be3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4be3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_INTR_BASE                                             (0x4be3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_INTR_BASE                                             (0x4be3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4be3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4be4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4be5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4be6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4be6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4be8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bec000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_14_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_CFG_BASE                                              (0x4bf0800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_CFG_BASE                                              (0x4bf0801000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_CFG_SIZE                                              (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_BASE                                  (0x4bf0802000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_CFG_SIZE                                  (0x20u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_IMAP_BASE                                             (0x4bf0900000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_IMAP_BASE                                             (0x4bf0908000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_IMAP_SIZE                                             (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_BASE                                 (0x4bf0940000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_IMAP_SIZE                                 (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MSMC0_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bf0a00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MSMC0_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MSMC1_SLV_VIRTID_CFG_MMRS_BASE                                        (0x4bf0a01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MSMC1_SLV_VIRTID_CFG_MMRS_SIZE                                        (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR_LO_VIRTID_CFG_MMRS_BASE                                       (0x4bf0a02000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR_LO_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR_HI_VIRTID_CFG_MMRS_BASE                                       (0x4bf0a03000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_NAV_DDR_HI_VIRTID_CFG_MMRS_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_TCHAN_BASE                                      (0x4bf0b00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_TCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RCHAN_BASE                                      (0x4bf0c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RCHAN_SIZE                                      (0x10000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RFLOW_BASE                                      (0x4bf0d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RFLOW_SIZE                                      (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_SPINLOCK0_CFG_BASE                                                    (0x4bf0e00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SPINLOCK0_CFG_SIZE                                                    (0x8000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_CFG_BASE                                                (0x4bf0e80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_CFG_BASE                                                (0x4bf0e81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_CFG_SIZE                                                (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_OES_BASE                                                (0x4bf0f00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_OES_BASE                                                (0x4bf0f01000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_OES_SIZE                                                (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS15_PVU0_CFG_BASE                                                          (0x4bf0f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS15_PVU0_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS15_PVU1_CFG_BASE                                                          (0x4bf0f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS15_PVU1_CFG_SIZE                                                          (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_ECCAGGR0_BASE                                                         (0x4bf1000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_ECCAGGR0_SIZE                                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_BASE                                   (0x4bf1001000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_ECCAGGR0_CFG_SIZE                                   (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_BASE                              (0x4bf1040000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTCFG_SIZE                              (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_CFG_BASE                                      (0x4bf1080000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_CFG_SIZE                                      (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_REGS0_CFG_MMRS_BASE                                                   (0x4bf10c0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_REGS0_CFG_MMRS_SIZE                                                   (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_CPTS0_S_VBUSP_CPTS_VBUSP_BASE                                         (0x4bf10d0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_CPTS0_S_VBUSP_CPTS_VBUSP_SIZE                                         (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_15_INTR0_CFG_INTR_ROUTER_CFG_BASE                                        (0x4bf10e0000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_INTR0_CFG_INTR_ROUTER_CFG_SIZE                                        (0x2000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_BASE                                  (0x4bf1100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_L2G_SIZE                                  (0x80u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_BASE                                (0x4bf1110000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_MCAST_SIZE                                (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_GCFG_BASE                                          (0x4bf1120000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_GCFG_SIZE                                          (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_BASE                                    (0x4bf1130000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_BUFRAM_SLV_RAM_SIZE                                    (0x4000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_MMRS_BASE                                              (0x4bf1140000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_MMRS_SIZE                                              (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_GCFG_BASE                                       (0x4bf1150000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_GCFG_SIZE                                       (0x100u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_GCFG_BASE                                     (0x4bf1160000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_GCFG_SIZE                                     (0x400u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_PSILSS0_CFG_MMRS_BASE                                      (0x4bf1170000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_PSILSS0_CFG_MMRS_SIZE                                      (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MCRC0_S_CFG_MCRC64_BASE                                               (0x4bf1f70000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MCRC0_S_CFG_MCRC64_SIZE                                               (0x1000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_PSILCFG0_CFG_PROXY_BASE                                    (0x4bf1f78000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_PSILCFG0_CFG_PROXY_SIZE                                    (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS0_BASE                                               (0x4bf1f80000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS0_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS1_BASE                                               (0x4bf1f81000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS1_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS2_BASE                                               (0x4bf1f82000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS2_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS3_BASE                                               (0x4bf1f83000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS3_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS4_BASE                                               (0x4bf1f84000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS4_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS5_BASE                                               (0x4bf1f85000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS5_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS6_BASE                                               (0x4bf1f86000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS6_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS7_BASE                                               (0x4bf1f87000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS7_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS8_BASE                                               (0x4bf1f88000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS8_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS9_BASE                                               (0x4bf1f89000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS9_SIZE                                               (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS10_BASE                                              (0x4bf1f8a000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS10_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS11_BASE                                              (0x4bf1f8b000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MAILBOX0_CFG_REGS11_SIZE                                              (0x200u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_MON_BASE                                      (0x4bf2000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_MON_SIZE                                      (0x20000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_TIMERS_BASE                                             (0x4bf2200000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR0_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_TIMERS_BASE                                             (0x4bf2240000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_TIMERMGR1_CFG_TIMERS_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_RT_BASE                                                (0x4bf2400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_RT_SIZE                                                (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_SCFG_BASE                                              (0x4bf2800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_CFG_SCFG_SIZE                                              (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_SRC_TARGET_DATA_BASE                                       (0x4bf2c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_SEC_PROXY0_SRC_TARGET_DATA_SIZE                                       (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_SRC_TARGET0_DATA_BASE                                          (0x4bf3000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_SRC_TARGET0_DATA_SIZE                                          (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_CFG_BASE                                           (0x4bf3400000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PROXY0_CFG_BUF_CFG_CFG_SIZE                                           (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_BASE                              (0x4bf3800000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_GCNTRTI_SIZE                              (0x200000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_INTR_BASE                                             (0x4bf3c00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA0_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_INTR_BASE                                             (0x4bf3c40000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_MODSS_INTA1_CFG_INTR_SIZE                                             (0x40000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_BASE                                 (0x4bf3d00000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMASS_INTA0_CFG_INTR_SIZE                                 (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RCHANRT_BASE                                    (0x4bf4000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_RCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_TCHANRT_BASE                                    (0x4bf5000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_UDMAP0_CFG_TCHANRT_SIZE                                    (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bf6000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU0_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU1_CFG_TLBIF_CFG_TLB_BASE                                           (0x4bf6100000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PVU1_CFG_TLBIF_CFG_TLB_SIZE                                           (0x100000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_SRC_FIFOS_BASE                                    (0x4bf8000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_SRC_FIFOS_SIZE                                    (0x400000u)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_RT_BASE                                       (0x4bfc000000ULL)
#define CSL_NAVSS0_VIRT_ALIAS_15_PAR_UDMASS_RINGACC0_CFG_RT_SIZE                                       (0x400000u)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_0_BASE                                                           (0x4c00000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_0_SIZE                                                           (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV0_0_BASE                                                                 (0x4c00001000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_0_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CFGAP0_BASE                                                                  (0x4c00002000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_APBAP0_BASE                                                                  (0x4c00002100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_AXIAP0_BASE                                                                  (0x4c00002200ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_PWRAP0_BASE                                                                  (0x4c00002300ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_PVIEW0_BASE                                                                  (0x4c00002400ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_JTAGAP0_BASE                                                                 (0x4c00002500ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP0_SIZE                                                                 (0x100u)
#define CSL_DEBUGSS_WRAP0_SECAP0_BASE                                                                  (0x4c00002600ULL)
#define CSL_DEBUGSS_WRAP0_SECAP0_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG0_BASE                                                            (0x4c00002700ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG0_BASE                                                            (0x4c00002800ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG0_BASE                                                            (0x4c00002900ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG0_BASE                                                            (0x4c00002a00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG0_BASE                                                            (0x4c00002b00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG0_BASE                                                            (0x4c00002c00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG0_BASE                                                            (0x4c00002d00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG0_BASE                                                            (0x4c00002e00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG0_BASE                                                            (0x4c00002f00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG0_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_RESV1_0_BASE                                                                 (0x4c00003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_0_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV2_0_BASE                                                                 (0x4c00004000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_0_SIZE                                                                 (0x2000000u)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_0_BASE                                                           (0x4c20000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_0_SIZE                                                           (0x1000u)
#define CSL_DEBUGSS_WRAP0_CSCTI0_BASE                                                                  (0x4c20001000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI0_SIZE                                                                  (0x1000u)
#define CSL_DEBUGSS_WRAP0_DRM0_BASE                                                                    (0x4c20002000ULL)
#define CSL_DEBUGSS_WRAP0_DRM0_SIZE                                                                    (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV3_0_BASE                                                                 (0x4c20003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_0_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CSTPIU0_BASE                                                                 (0x4c20004000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU0_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CTF0_BASE                                                                    (0x4c20005000ULL)
#define CSL_DEBUGSS_WRAP0_CTF0_SIZE                                                                    (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV4_0_BASE                                                                 (0x4c20006000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_0_SIZE                                                                 (0x1000000u)
#define CSL_COMPUTE_CLUSTER0_CCROM_BASE                                                                (0x4c30000000ULL)
#define CSL_COMPUTE_CLUSTER0_CCROM_SIZE                                                                (0x1000u)
#define CSL_DEBUGSS_WRAP0_EXT_APB0_BASE                                                                (0x4c30000000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB0_SIZE                                                                (0x10000000u)
#define CSL_COMPUTE_CLUSTER0_CTSET_BASE                                                                (0x4c30100000ULL)
#define CSL_COMPUTE_CLUSTER0_CTSET_SIZE                                                                (0x2000u)
#define CSL_COMPUTE_CLUSTER0_CTI0_BASE                                                                 (0x4c30102000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI0_SIZE                                                                 (0x1000u)
#define CSL_COMPUTE_CLUSTER0_CTI1_BASE                                                                 (0x4c30103000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI1_SIZE                                                                 (0x1000u)
#define CSL_COMPUTE_CLUSTER0_CTI2_BASE                                                                 (0x4c30104000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI2_SIZE                                                                 (0x1000u)
#define CSL_COMPUTE_CLUSTER0_CTI5_BASE                                                                 (0x4c30107000ULL)
#define CSL_COMPUTE_CLUSTER0_CTI5_SIZE                                                                 (0x1000u)
#define CSL_COMPUTE_CLUSTER0_AGGR0_BASE                                                                (0x4c30140000ULL)
#define CSL_COMPUTE_CLUSTER0_AGGR0_SIZE                                                                (0x40000u)
#define CSL_COMPUTE_CLUSTER0_AGGR1_BASE                                                                (0x4c30180000ULL)
#define CSL_COMPUTE_CLUSTER0_AGGR1_SIZE                                                                (0x40000u)
#define CSL_COMPUTE_CLUSTER0_CPAC0_BASE                                                                (0x4c30400000ULL)
#define CSL_COMPUTE_CLUSTER0_CPAC0_SIZE                                                                (0x400000u)
#define CSL_COMPUTE_CLUSTER0_CPAC1_BASE                                                                (0x4c30800000ULL)
#define CSL_COMPUTE_CLUSTER0_CPAC1_SIZE                                                                (0x400000u)
#define CSL_CCDEBUGSS0_ROM_BASE                                                                        (0x4c3c000000ULL)
#define CSL_CCDEBUGSS0_ROM_SIZE                                                                        (0x1000u)
#define CSL_CCDEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                     (0x4c3c004000ULL)
#define CSL_CCDEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                     (0x1000u)
#define CSL_CCDEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                             (0x4c3c005000ULL)
#define CSL_CCDEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                             (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                    (0x4c3c006000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                    (0x4c3c008000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                    (0x4c3c009000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00a000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00b000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00c000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00d000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00e000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_CCDEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                    (0x4c3c00f000ULL)
#define CSL_CCDEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                    (0x1000u)
#define CSL_DEBUGSS0_ROM_BASE                                                                          (0x4c3c010000ULL)
#define CSL_DEBUGSS0_ROM_SIZE                                                                          (0x1000u)
#define CSL_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                                   (0x4c3c012000ULL)
#define CSL_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                                   (0x2000u)
#define CSL_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                       (0x4c3c014000ULL)
#define CSL_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                       (0x1000u)
#define CSL_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                               (0x4c3c015000ULL)
#define CSL_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                               (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                      (0x4c3c016000ULL)
#define CSL_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                      (0x4c3c018000ULL)
#define CSL_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                      (0x4c3c019000ULL)
#define CSL_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01a000ULL)
#define CSL_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01b000ULL)
#define CSL_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01c000ULL)
#define CSL_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01d000ULL)
#define CSL_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01e000ULL)
#define CSL_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                      (0x4c3c01f000ULL)
#define CSL_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                      (0x1000u)
#define CSL_MCU_DEBUGSS0_ROM_BASE                                                                      (0x4c3c020000ULL)
#define CSL_MCU_DEBUGSS0_ROM_SIZE                                                                      (0x1000u)
#define CSL_MCU_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_BASE                                               (0x4c3c022000ULL)
#define CSL_MCU_DEBUGSS0_CTSET2_WRAP_CFG_CTSET2_CFG_SIZE                                               (0x2000u)
#define CSL_MCU_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_BASE                                   (0x4c3c024000ULL)
#define CSL_MCU_DEBUGSS0_ATB_REPLICATOR_CFG_CXATBREPLICATOR_CFG_SIZE                                   (0x1000u)
#define CSL_MCU_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_BASE                                           (0x4c3c025000ULL)
#define CSL_MCU_DEBUGSS0_TBR_VBUSP_WRAP_TBR_CFG_TBR_CFG_SIZE                                           (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_BASE                                                  (0x4c3c026000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_0_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_BASE                                                  (0x4c3c028000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_1_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_BASE                                                  (0x4c3c029000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_2_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02a000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_3_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02b000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_4_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02c000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_5_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02d000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_6_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02e000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_7_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_BASE                                                  (0x4c3c02f000ULL)
#define CSL_MCU_DEBUGSS0_ARM_CTI_8_CFG_CSCTI_CFG_SIZE                                                  (0x1000u)
#define CSL_MCU_ARMSS0_SOC_REGION_SHGY39R4XFIGZ5JTB_BASE                                               (0x4c3d000000ULL)
#define CSL_MCU_ARMSS0_SOC_REGION_SHGY39R4XFIGZ5JTB_SIZE                                               (0x100000u)
#define CSL_STM0_CXSTM_BASE                                                                            (0x4c3d200000ULL)
#define CSL_STM0_CXSTM_SIZE                                                                            (0x1000u)
#define CSL_STM0_CTI_CSCTI_BASE                                                                        (0x4c3d201000ULL)
#define CSL_STM0_CTI_CSCTI_SIZE                                                                        (0x1000u)
#define CSL_DEBUGSUSPENDRTR0_INTR_ROUTER_CFG_BASE                                                      (0x4c3d300000ULL)
#define CSL_DEBUGSUSPENDRTR0_INTR_ROUTER_CFG_SIZE                                                      (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MMR_BASE                                                                    (0x4c3e000000ULL)
#define CSL_MCU_CPT2_AGGR0_MMR_SIZE                                                                    (0x100u)
#define CSL_MCU_CPT2_AGGR0_STP2ATB_CFG_BASE                                                            (0x4c3e000100ULL)
#define CSL_MCU_CPT2_AGGR0_STP2ATB_CFG_SIZE                                                            (0x100u)
#define CSL_MCU_CPT2_AGGR0_MEM0_BASE                                                                   (0x4c3e020000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM0_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM1_BASE                                                                   (0x4c3e021000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM1_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM2_BASE                                                                   (0x4c3e022000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM2_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM3_BASE                                                                   (0x4c3e023000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM3_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM4_BASE                                                                   (0x4c3e024000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM4_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM5_BASE                                                                   (0x4c3e025000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM5_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM6_BASE                                                                   (0x4c3e026000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM6_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM7_BASE                                                                   (0x4c3e027000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM7_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM8_BASE                                                                   (0x4c3e028000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM8_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM9_BASE                                                                   (0x4c3e029000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM9_SIZE                                                                   (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM10_BASE                                                                  (0x4c3e02a000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM10_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM11_BASE                                                                  (0x4c3e02b000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM11_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM12_BASE                                                                  (0x4c3e02c000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM12_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM13_BASE                                                                  (0x4c3e02d000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM13_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM14_BASE                                                                  (0x4c3e02e000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM14_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM15_BASE                                                                  (0x4c3e02f000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM15_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM16_BASE                                                                  (0x4c3e030000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM16_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM17_BASE                                                                  (0x4c3e031000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM17_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM18_BASE                                                                  (0x4c3e032000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM18_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM19_BASE                                                                  (0x4c3e033000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM19_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM20_BASE                                                                  (0x4c3e034000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM20_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM21_BASE                                                                  (0x4c3e035000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM21_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM22_BASE                                                                  (0x4c3e036000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM22_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM23_BASE                                                                  (0x4c3e037000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM23_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM24_BASE                                                                  (0x4c3e038000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM24_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM25_BASE                                                                  (0x4c3e039000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM25_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM26_BASE                                                                  (0x4c3e03a000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM26_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM27_BASE                                                                  (0x4c3e03b000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM27_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM28_BASE                                                                  (0x4c3e03c000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM28_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM29_BASE                                                                  (0x4c3e03d000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM29_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM30_BASE                                                                  (0x4c3e03e000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM30_SIZE                                                                  (0x1000u)
#define CSL_MCU_CPT2_AGGR0_MEM31_BASE                                                                  (0x4c3e03f000ULL)
#define CSL_MCU_CPT2_AGGR0_MEM31_SIZE                                                                  (0x1000u)
#define CSL_CPT2_AGGR0_MMR_BASE                                                                        (0x4c3e100000ULL)
#define CSL_CPT2_AGGR0_MMR_SIZE                                                                        (0x100u)
#define CSL_CPT2_AGGR0_STP2ATB_CFG_BASE                                                                (0x4c3e100100ULL)
#define CSL_CPT2_AGGR0_STP2ATB_CFG_SIZE                                                                (0x100u)
#define CSL_CPT2_AGGR0_MEM0_BASE                                                                       (0x4c3e120000ULL)
#define CSL_CPT2_AGGR0_MEM0_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM1_BASE                                                                       (0x4c3e121000ULL)
#define CSL_CPT2_AGGR0_MEM1_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM2_BASE                                                                       (0x4c3e122000ULL)
#define CSL_CPT2_AGGR0_MEM2_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM3_BASE                                                                       (0x4c3e123000ULL)
#define CSL_CPT2_AGGR0_MEM3_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM4_BASE                                                                       (0x4c3e124000ULL)
#define CSL_CPT2_AGGR0_MEM4_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM5_BASE                                                                       (0x4c3e125000ULL)
#define CSL_CPT2_AGGR0_MEM5_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM6_BASE                                                                       (0x4c3e126000ULL)
#define CSL_CPT2_AGGR0_MEM6_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM7_BASE                                                                       (0x4c3e127000ULL)
#define CSL_CPT2_AGGR0_MEM7_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM8_BASE                                                                       (0x4c3e128000ULL)
#define CSL_CPT2_AGGR0_MEM8_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM9_BASE                                                                       (0x4c3e129000ULL)
#define CSL_CPT2_AGGR0_MEM9_SIZE                                                                       (0x1000u)
#define CSL_CPT2_AGGR0_MEM10_BASE                                                                      (0x4c3e12a000ULL)
#define CSL_CPT2_AGGR0_MEM10_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM11_BASE                                                                      (0x4c3e12b000ULL)
#define CSL_CPT2_AGGR0_MEM11_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM12_BASE                                                                      (0x4c3e12c000ULL)
#define CSL_CPT2_AGGR0_MEM12_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM13_BASE                                                                      (0x4c3e12d000ULL)
#define CSL_CPT2_AGGR0_MEM13_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM14_BASE                                                                      (0x4c3e12e000ULL)
#define CSL_CPT2_AGGR0_MEM14_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM15_BASE                                                                      (0x4c3e12f000ULL)
#define CSL_CPT2_AGGR0_MEM15_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM16_BASE                                                                      (0x4c3e130000ULL)
#define CSL_CPT2_AGGR0_MEM16_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM17_BASE                                                                      (0x4c3e131000ULL)
#define CSL_CPT2_AGGR0_MEM17_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM18_BASE                                                                      (0x4c3e132000ULL)
#define CSL_CPT2_AGGR0_MEM18_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM19_BASE                                                                      (0x4c3e133000ULL)
#define CSL_CPT2_AGGR0_MEM19_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM20_BASE                                                                      (0x4c3e134000ULL)
#define CSL_CPT2_AGGR0_MEM20_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM21_BASE                                                                      (0x4c3e135000ULL)
#define CSL_CPT2_AGGR0_MEM21_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM22_BASE                                                                      (0x4c3e136000ULL)
#define CSL_CPT2_AGGR0_MEM22_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM23_BASE                                                                      (0x4c3e137000ULL)
#define CSL_CPT2_AGGR0_MEM23_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM24_BASE                                                                      (0x4c3e138000ULL)
#define CSL_CPT2_AGGR0_MEM24_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM25_BASE                                                                      (0x4c3e139000ULL)
#define CSL_CPT2_AGGR0_MEM25_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM26_BASE                                                                      (0x4c3e13a000ULL)
#define CSL_CPT2_AGGR0_MEM26_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM27_BASE                                                                      (0x4c3e13b000ULL)
#define CSL_CPT2_AGGR0_MEM27_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM28_BASE                                                                      (0x4c3e13c000ULL)
#define CSL_CPT2_AGGR0_MEM28_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM29_BASE                                                                      (0x4c3e13d000ULL)
#define CSL_CPT2_AGGR0_MEM29_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM30_BASE                                                                      (0x4c3e13e000ULL)
#define CSL_CPT2_AGGR0_MEM30_SIZE                                                                      (0x1000u)
#define CSL_CPT2_AGGR0_MEM31_BASE                                                                      (0x4c3e13f000ULL)
#define CSL_CPT2_AGGR0_MEM31_SIZE                                                                      (0x1000u)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_1_BASE                                                           (0x4c40000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_0_1_SIZE                                                           (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV0_1_BASE                                                                 (0x4c40001000ULL)
#define CSL_DEBUGSS_WRAP0_RESV0_1_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CFGAP1_BASE                                                                  (0x4c40002000ULL)
#define CSL_DEBUGSS_WRAP0_CFGAP1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_APBAP1_BASE                                                                  (0x4c40002100ULL)
#define CSL_DEBUGSS_WRAP0_APBAP1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_AXIAP1_BASE                                                                  (0x4c40002200ULL)
#define CSL_DEBUGSS_WRAP0_AXIAP1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_PWRAP1_BASE                                                                  (0x4c40002300ULL)
#define CSL_DEBUGSS_WRAP0_PWRAP1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_PVIEW1_BASE                                                                  (0x4c40002400ULL)
#define CSL_DEBUGSS_WRAP0_PVIEW1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_JTAGAP1_BASE                                                                 (0x4c40002500ULL)
#define CSL_DEBUGSS_WRAP0_JTAGAP1_SIZE                                                                 (0x100u)
#define CSL_DEBUGSS_WRAP0_SECAP1_BASE                                                                  (0x4c40002600ULL)
#define CSL_DEBUGSS_WRAP0_SECAP1_SIZE                                                                  (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG1_BASE                                                            (0x4c40002700ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX0_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG1_BASE                                                            (0x4c40002800ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX1_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG1_BASE                                                            (0x4c40002900ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX2_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG1_BASE                                                            (0x4c40002a00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX3_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG1_BASE                                                            (0x4c40002b00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX4_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG1_BASE                                                            (0x4c40002c00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX5_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG1_BASE                                                            (0x4c40002d00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX6_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG1_BASE                                                            (0x4c40002e00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX7_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG1_BASE                                                            (0x4c40002f00ULL)
#define CSL_DEBUGSS_WRAP0_CORTEX8_CFG1_SIZE                                                            (0x100u)
#define CSL_DEBUGSS_WRAP0_RESV1_1_BASE                                                                 (0x4c40003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV1_1_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV2_1_BASE                                                                 (0x4c40004000ULL)
#define CSL_DEBUGSS_WRAP0_RESV2_1_SIZE                                                                 (0x2000000u)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_1_BASE                                                           (0x4c60000000ULL)
#define CSL_DEBUGSS_WRAP0_ROM_TABLE_1_1_SIZE                                                           (0x1000u)
#define CSL_DEBUGSS_WRAP0_CSCTI1_BASE                                                                  (0x4c60001000ULL)
#define CSL_DEBUGSS_WRAP0_CSCTI1_SIZE                                                                  (0x1000u)
#define CSL_DEBUGSS_WRAP0_DRM1_BASE                                                                    (0x4c60002000ULL)
#define CSL_DEBUGSS_WRAP0_DRM1_SIZE                                                                    (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV3_1_BASE                                                                 (0x4c60003000ULL)
#define CSL_DEBUGSS_WRAP0_RESV3_1_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CSTPIU1_BASE                                                                 (0x4c60004000ULL)
#define CSL_DEBUGSS_WRAP0_CSTPIU1_SIZE                                                                 (0x1000u)
#define CSL_DEBUGSS_WRAP0_CTF1_BASE                                                                    (0x4c60005000ULL)
#define CSL_DEBUGSS_WRAP0_CTF1_SIZE                                                                    (0x1000u)
#define CSL_DEBUGSS_WRAP0_RESV4_1_BASE                                                                 (0x4c60006000ULL)
#define CSL_DEBUGSS_WRAP0_RESV4_1_SIZE                                                                 (0x1000000u)
#define CSL_DEBUGSS_WRAP0_EXT_APB1_BASE                                                                (0x4c70000000ULL)
#define CSL_DEBUGSS_WRAP0_EXT_APB1_SIZE                                                                (0x10000000u)
#define CSL_COMPUTE_CLUSTER0_CFG_CLEC_BASE                                                             (0x4d00000000ULL)
#define CSL_COMPUTE_CLUSTER0_CFG_CLEC_SIZE                                                             (0x8000000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_PBIST_BASE                                                           (0x4d10000000ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_PBIST_SIZE                                                           (0x10000u)
#define CSL_COMPUTE_CLUSTER0_ARM_PBIST0_BASE                                                           (0x4d10010000ULL)
#define CSL_COMPUTE_CLUSTER0_ARM_PBIST0_SIZE                                                           (0x10000u)
#define CSL_COMPUTE_CLUSTER0_ARM_PBIST1_BASE                                                           (0x4d10020000ULL)
#define CSL_COMPUTE_CLUSTER0_ARM_PBIST1_SIZE                                                           (0x10000u)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_BASE                                                       (0x4d20000000ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR0_SIZE                                                       (0x400u)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_BASE                                                       (0x4d20000400ULL)
#define CSL_COMPUTE_CLUSTER0_MSMC_ECC_AGGR1_SIZE                                                       (0x400u)
#define CSL_COMPUTE_CLUSTER0_ARM_ECC0_BASE                                                             (0x4d20010000ULL)
#define CSL_COMPUTE_CLUSTER0_ARM_ECC0_SIZE                                                             (0x10000u)
#define CSL_COMPUTE_CLUSTER0_ARM_ECC1_BASE                                                             (0x4d20020000ULL)
#define CSL_COMPUTE_CLUSTER0_ARM_ECC1_SIZE                                                             (0x10000u)
#define CSL_MCU_ARMSS0_CORE0_ICACHE_BASE                                                               (0x5400000000ULL)
#define CSL_MCU_ARMSS0_CORE0_ICACHE_SIZE                                                               (0x800000u)
#define CSL_MCU_ARMSS0_CORE0_DCACHE_BASE                                                               (0x5400800000ULL)
#define CSL_MCU_ARMSS0_CORE0_DCACHE_SIZE                                                               (0x800000u)
#define CSL_MCU_ARMSS0_CORE1_ICACHE_BASE                                                               (0x5401000000ULL)
#define CSL_MCU_ARMSS0_CORE1_ICACHE_SIZE                                                               (0x800000u)
#define CSL_MCU_ARMSS0_CORE1_DCACHE_BASE                                                               (0x5401800000ULL)
#define CSL_MCU_ARMSS0_CORE1_DCACHE_SIZE                                                               (0x800000u)

#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_RAM_BASE (0xb10a000u)
#define CSL_PRU_ICSSG1_PR1_TX0_PR1_TX0_IRAM_RAM_SIZE (0x1800u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_RAM_BASE (0xb10c000u)
#define CSL_PRU_ICSSG1_PR1_TX1_PR1_TX1_IRAM_RAM_SIZE (0x1800u)

#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_RAM_BASE (0xb20a000u)
#define CSL_PRU_ICSSG2_PR1_TX0_PR1_TX0_IRAM_RAM_SIZE (0x1800u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_RAM_BASE (0xb20c000u)
#define CSL_PRU_ICSSG2_PR1_TX1_PR1_TX1_IRAM_RAM_SIZE (0x1800u)
  
#ifdef __cplusplus
}
#endif
#endif /* CSLR_SOC_BASEADDRESS_H_ */
