use crate::cpu::memory;
use std::collections::HashMap;
use std::path::{Path, PathBuf};
use std::sync::{Mutex, OnceLock};

const DESC_NEXT: u16 = 1;
const DESC_WRITE: u16 = 2;
const VIRTIO_9P_COMMON: i32 = 0xA800;
const VIRTIO_9P_NOTIFY: i32 = 0xA900;
const VIRTIO_9P_ISR: i32 = 0xA700;
const VIRTIO_9P_CONFIG: i32 = 0xA600;
const PCI_CONFIG_ADDRESS: i32 = 0xCF8;
const PCI_CONFIG_DATA: i32 = 0xCFC;
const ATA_COMMAND_BASE: i32 = 0x1F0;
const ATA_CONTROL_BASE: i32 = 0x3F6;
const ATA_STATUS_ERROR: u8 = 0x01;
const ATA_STATUS_DRQ: u8 = 0x08;
const ATA_STATUS_READY: u8 = 0x40;
const ACPI_POWER_OFF_PORT: i32 = 0xB004;
const FIRMWARE_DEBUG_PORT: i32 = 0x402;
const FIRMWARE_LOG_CAPACITY: usize = 64 * 1024;

struct AtaDisk {
    bytes: Vec<u8>,
    error: u8,
    sector_count: u8,
    lba_low: u8,
    lba_mid: u8,
    lba_high: u8,
    device: u8,
    status: u8,
    data: Vec<u8>,
    data_offset: usize,
    write_offset: Option<usize>,
    sectors_read: u64,
    sectors_written: u64,
    command_counts: std::collections::BTreeMap<u8, u64>,
}

impl AtaDisk {
    fn new(bytes: Vec<u8>) -> Self {
        Self {
            bytes,
            error: 1,
            sector_count: 1,
            lba_low: 1,
            lba_mid: 0,
            lba_high: 0,
            device: 0xE0,
            status: ATA_STATUS_READY,
            data: Vec::new(),
            data_offset: 0,
            write_offset: None,
            sectors_read: 0,
            sectors_written: 0,
            command_counts: std::collections::BTreeMap::new(),
        }
    }

    fn sector_total(&self) -> usize {
        self.bytes.len().div_ceil(512)
    }

    fn slave_selected(&self) -> bool {
        self.device & 0x10 != 0
    }

    fn transfer_sector_count(&self) -> usize {
        if self.sector_count == 0 {
            256
        } else {
            self.sector_count as usize
        }
    }

    fn transfer_lba(&self) -> Option<usize> {
        if self.device & 0x40 != 0 {
            Some(
                self.lba_low as usize
                    | (self.lba_mid as usize) << 8
                    | (self.lba_high as usize) << 16
                    | ((self.device as usize) & 0x0F) << 24,
            )
        } else {
            let sector = self.lba_low as usize;
            if sector == 0 {
                return None;
            }
            let cylinder = self.lba_mid as usize | (self.lba_high as usize) << 8;
            let head = (self.device & 0x0F) as usize;
            Some((cylinder * 16 + head) * 63 + sector - 1)
        }
    }

    fn fail(&mut self) {
        self.error = 0x04;
        self.status = ATA_STATUS_READY | ATA_STATUS_ERROR;
        self.data.clear();
        self.data_offset = 0;
        self.write_offset = None;
    }

    fn command(&mut self, command: u8) {
        if self.slave_selected() {
            return;
        }
        *self.command_counts.entry(command).or_default() += 1;
        self.error = 0;
        self.data.clear();
        self.data_offset = 0;
        self.write_offset = None;
        match command {
            0x20 => {
                let Some(start) = self.transfer_lba().and_then(|lba| lba.checked_mul(512)) else {
                    self.fail();
                    return;
                };
                let Some(end) = self
                    .transfer_sector_count()
                    .checked_mul(512)
                    .and_then(|len| start.checked_add(len))
                else {
                    self.fail();
                    return;
                };
                if end > self.bytes.len() {
                    self.fail();
                    return;
                }
                self.data.extend_from_slice(&self.bytes[start..end]);
                self.sectors_read += self.transfer_sector_count() as u64;
                self.status = ATA_STATUS_READY | ATA_STATUS_DRQ;
            }
            0x30 => {
                let Some(start) = self.transfer_lba().and_then(|lba| lba.checked_mul(512)) else {
                    self.fail();
                    return;
                };
                let Some(len) = self.transfer_sector_count().checked_mul(512) else {
                    self.fail();
                    return;
                };
                if start
                    .checked_add(len)
                    .is_none_or(|end| end > self.bytes.len())
                {
                    self.fail();
                    return;
                }
                self.data.resize(len, 0);
                self.write_offset = Some(start);
                self.status = ATA_STATUS_READY | ATA_STATUS_DRQ;
            }
            0xEC => {
                self.data.resize(512, 0);
                let cylinders = self.sector_total().div_ceil(16 * 63).min(16_383) as u16;
                set_identify_word(&mut self.data, 0, 0x0040);
                set_identify_word(&mut self.data, 1, cylinders);
                set_identify_word(&mut self.data, 3, 16);
                set_identify_word(&mut self.data, 6, 63);
                set_identify_word(&mut self.data, 47, 0x8001);
                set_identify_word(&mut self.data, 49, 0x0200);
                let sectors = self.sector_total().min(u32::MAX as usize) as u32;
                set_identify_word(&mut self.data, 60, sectors as u16);
                set_identify_word(&mut self.data, 61, (sectors >> 16) as u16);
                self.status = ATA_STATUS_READY | ATA_STATUS_DRQ;
            }
            0x10 | 0x40 | 0x90 | 0x91 | 0xE7 | 0xEF => {
                self.status = ATA_STATUS_READY;
            }
            _ => self.fail(),
        }
    }

    fn read_data(&mut self, width: usize) -> u32 {
        if self.slave_selected() {
            return 0;
        }
        let mut value = 0u32;
        for shift in 0..width {
            if let Some(byte) = self.data.get(self.data_offset + shift) {
                value |= (*byte as u32) << (shift * 8);
            }
        }
        self.data_offset = self.data_offset.saturating_add(width);
        if self.data_offset >= self.data.len() {
            self.status = ATA_STATUS_READY;
        }
        value
    }

    fn write_data(&mut self, value: u32, width: usize) {
        if self.slave_selected() {
            return;
        }
        for shift in 0..width {
            if let Some(byte) = self.data.get_mut(self.data_offset + shift) {
                *byte = (value >> (shift * 8)) as u8;
            }
        }
        self.data_offset = self.data_offset.saturating_add(width);
        if self.data_offset >= self.data.len() {
            if let Some(start) = self.write_offset.take() {
                self.bytes[start..start + self.data.len()].copy_from_slice(&self.data);
                self.sectors_written += self.data.len().div_ceil(512) as u64;
            }
            self.status = ATA_STATUS_READY;
        }
    }
}

fn set_identify_word(data: &mut [u8], word: usize, value: u16) {
    data[word * 2..word * 2 + 2].copy_from_slice(&value.to_le_bytes());
}

#[derive(Clone, Default)]
struct Queue {
    size: u16,
    enabled: bool,
    desc: u32,
    avail: u32,
    avail_last: u16,
    used: u32,
}

#[derive(Clone, Default)]
struct Fid {
    path: PathBuf,
    opened: bool,
}

struct Virtio9p {
    queue: Queue,
    status: u8,
    isr: u8,
    device_feature_select: u32,
    driver_feature_select: u32,
    driver_feature: u32,
    queue_select: u16,
    tag: Vec<u8>,
    root: Option<PathBuf>,
    fids: HashMap<u32, Fid>,
}

impl Default for Virtio9p {
    fn default() -> Self {
        Self {
            queue: Queue {
                size: 32,
                ..Queue::default()
            },
            status: 0,
            isr: 0,
            device_feature_select: 0,
            driver_feature_select: 0,
            driver_feature: 0,
            queue_select: 0,
            tag: b"host9p".to_vec(),
            root: None,
            fids: HashMap::new(),
        }
    }
}

#[derive(Default)]
struct DeviceBus {
    ninep: Virtio9p,
    pci_address: u32,
    ata: Option<AtaDisk>,
    shutdown_requested: bool,
    firmware_log: Vec<u8>,
}
static BUS: OnceLock<Mutex<DeviceBus>> = OnceLock::new();

fn bus() -> &'static Mutex<DeviceBus> {
    BUS.get_or_init(|| {
        Mutex::new(DeviceBus {
            ninep: Virtio9p::default(),
            pci_address: 0,
            ata: None,
            shutdown_requested: false,
            firmware_log: Vec::new(),
        })
    })
}

pub fn set_ata_disk(bytes: Vec<u8>) -> Result<(), String> {
    if bytes.is_empty() || bytes.len() % 512 != 0 {
        return Err("ATA disk image must be non-empty and aligned to 512-byte sectors".to_owned());
    }
    let mut bus = bus().lock().map_err(|_| "device bus poisoned".to_owned())?;
    bus.ata = Some(AtaDisk::new(bytes));
    bus.shutdown_requested = false;
    Ok(())
}

pub fn ata_disk_snapshot() -> Option<Vec<u8>> {
    bus()
        .lock()
        .ok()?
        .ata
        .as_ref()
        .map(|disk| disk.bytes.clone())
}

pub fn ata_disk_stats() -> Option<(u64, u64)> {
    bus()
        .lock()
        .ok()?
        .ata
        .as_ref()
        .map(|disk| (disk.sectors_read, disk.sectors_written))
}

pub fn ata_command_counts() -> Vec<(u8, u64)> {
    bus()
        .lock()
        .ok()
        .and_then(|bus| bus.ata.as_ref().map(|disk| disk.command_counts.iter().map(|(command, count)| (*command, *count)).collect()))
        .unwrap_or_default()
}

pub fn shutdown_requested() -> bool {
    bus()
        .lock()
        .map(|bus| bus.shutdown_requested)
        .unwrap_or(false)
}

pub fn firmware_log() -> Vec<u8> {
    bus()
        .lock()
        .map(|bus| bus.firmware_log.clone())
        .unwrap_or_default()
}

pub fn set_9p_root(path: impl AsRef<Path>) -> Result<(), String> {
    let path = path
        .as_ref()
        .canonicalize()
        .map_err(|e| format!("9p root {}: {e}", path.as_ref().display()))?;
    let mut b = bus().lock().map_err(|_| "device bus poisoned".to_owned())?;
    b.ninep.root = Some(path.clone());
    b.ninep.fids.insert(
        0,
        Fid {
            path,
            opened: false,
        },
    );
    Ok(())
}

pub fn restore_state(state: &serde_json::Value, buffers: &[Vec<u8>]) -> Result<(), String> {
    let slots = state.as_array().ok_or("v86 state is not an array")?;
    let mut b = bus().lock().map_err(|_| "device bus poisoned".to_owned())?;
    let Some(s) = slots.get(45).and_then(|v| v.as_array()) else {
        return Ok(());
    };
    if let Some(tag) = s.get(0).and_then(|v| v.as_array()) {
        b.ninep.tag = tag
            .iter()
            .filter_map(|v| v.as_u64().map(|x| x as u8))
            .collect();
    }
    if let Some(v) = s.get(2).and_then(|v| v.as_array()) {
        if let Some(q) = v.get(10).and_then(|v| v.as_array()) {
            b.ninep.queue.size = q.first().and_then(|v| v.as_u64()).unwrap_or(32) as u16;
            b.ninep.queue.enabled = q.get(2).and_then(|v| v.as_bool()).unwrap_or(false);
            b.ninep.queue.desc = q.get(4).and_then(|v| v.as_u64()).unwrap_or(0) as u32;
            b.ninep.queue.avail = q.get(5).and_then(|v| v.as_u64()).unwrap_or(0) as u32;
            b.ninep.queue.avail_last = q.get(6).and_then(|v| v.as_u64()).unwrap_or(0) as u16;
            b.ninep.queue.used = q.get(7).and_then(|v| v.as_u64()).unwrap_or(0) as u32;
        }
    }
    b.ninep.fids.clear();
    // A restored v86 fid stores an inode number, not a host pathname.  The
    // native backend cannot safely reconstruct arbitrary inode paths, so use
    // the configured host root for the attach fid and let subsequent Twalk
    // requests resolve real path components below it.
    if let Some(root) = b.ninep.root.clone() {
        b.ninep.fids.insert(
            0,
            Fid {
                path: root,
                opened: false,
            },
        );
    } else if let Some(fids) = s.get(8).and_then(|v| v.as_array()) {
        // Without a host root, retain a diagnostic placeholder rather than
        // silently claiming that a synthetic inode path is readable.
        for (id, fid) in fids.iter().enumerate() {
            let inode = fid.get(0).and_then(|v| v.as_i64()).unwrap_or(0);
            b.ninep.fids.insert(
                id as u32,
                Fid {
                    path: PathBuf::from(format!("inode-{inode}")),
                    opened: false,
                },
            );
        }
    }
    let _ = buffers;
    Ok(())
}

pub fn io_read8(port: i32) -> Option<i32> {
    if port == ATA_COMMAND_BASE {
        return bus()
            .lock()
            .ok()?
            .ata
            .as_mut()
            .map(|disk| disk.read_data(1) as i32);
    }
    if (ATA_COMMAND_BASE + 1..=ATA_COMMAND_BASE + 7).contains(&port) || port == ATA_CONTROL_BASE {
        let mut bus = bus().lock().ok()?;
        let disk = bus.ata.as_mut()?;
        return Some(match port {
            0x1F1 => disk.error,
            0x1F2 => disk.sector_count,
            0x1F3 => disk.lba_low,
            0x1F4 => disk.lba_mid,
            0x1F5 => disk.lba_high,
            0x1F6 => disk.device,
            0x1F7 | 0x3F6 if disk.slave_selected() => 0,
            0x1F7 | 0x3F6 => disk.status,
            _ => 0,
        } as i32);
    }
    if (VIRTIO_9P_ISR..VIRTIO_9P_ISR + 4).contains(&port) {
        let value = {
            let mut b = bus().lock().ok()?;
            let value = b.ninep.isr;
            b.ninep.isr = 0;
            value
        };
        unsafe { crate::cpu::cpu::device_lower_irq(9) };
        return Some(value as i32);
    }
    let b = bus().lock().ok()?;
    if (PCI_CONFIG_ADDRESS..PCI_CONFIG_ADDRESS + 4).contains(&port) {
        return Some(((b.pci_address >> (8 * (port - PCI_CONFIG_ADDRESS))) & 0xFF) as i32);
    }
    if (PCI_CONFIG_DATA..PCI_CONFIG_DATA + 4).contains(&port) {
        let value = pci_config_read(b.pci_address);
        return Some(((value >> (8 * (port - PCI_CONFIG_DATA))) & 0xFF) as i32);
    }
    if (VIRTIO_9P_CONFIG..VIRTIO_9P_CONFIG + 8).contains(&port) {
        let off = port - VIRTIO_9P_CONFIG;
        return Some(if off < b.ninep.tag.len() as i32 {
            b.ninep.tag[off as usize] as i32
        } else {
            0
        });
    }
    None
}

pub fn mmio_read8(addr: u32) -> Option<i32> {
    io_read8(addr as i32)
}

pub fn mmio_read32(addr: u32) -> Option<i32> {
    io_read32(addr as i32)
}

pub fn mmio_write8(addr: u32, value: i32) -> bool {
    io_write8(addr as i32, value)
}

pub fn mmio_write16(addr: u32, value: i32) -> bool {
    io_write16(addr as i32, value)
}

pub fn mmio_write32(addr: u32, value: i32) -> bool {
    io_write32(addr as i32, value)
}

pub fn io_read16(port: i32) -> Option<i32> {
    if port == ATA_COMMAND_BASE {
        return bus()
            .lock()
            .ok()?
            .ata
            .as_mut()
            .map(|disk| disk.read_data(2) as i32);
    }
    let b = bus().lock().ok()?;
    if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x40).contains(&port) {
        let off = port - VIRTIO_9P_COMMON;
        return Some(match off {
            20 => b.ninep.status as i32,
            22 => b.ninep.queue_select as i32,
            24 => b.ninep.queue.size as i32,
            26 => 0xFFFF,
            28 => b.ninep.queue.enabled as i32,
            30 => 0,
            _ => 0,
        });
    }
    if (PCI_CONFIG_ADDRESS..PCI_CONFIG_ADDRESS + 3).contains(&port) {
        return Some(((b.pci_address >> (8 * (port - PCI_CONFIG_ADDRESS))) & 0xFFFF) as i32);
    }
    if (PCI_CONFIG_DATA..PCI_CONFIG_DATA + 3).contains(&port) {
        let value = pci_config_read(b.pci_address);
        return Some(((value >> (8 * (port - PCI_CONFIG_DATA))) & 0xFFFF) as i32);
    }
    drop(b);
    io_read32(port)
}

pub fn io_read32(port: i32) -> Option<i32> {
    if port == ATA_COMMAND_BASE {
        return bus()
            .lock()
            .ok()?
            .ata
            .as_mut()
            .map(|disk| disk.read_data(4) as i32);
    }
    let b = bus().lock().ok()?;
    if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x40).contains(&port) {
        let off = port - VIRTIO_9P_COMMON;
        return Some(match off {
            0 => 0,
            4 => 0,
            8 => b.ninep.driver_feature_select as i32,
            12 => b.ninep.driver_feature as i32,
            20 => b.ninep.status as i32,
            24 => b.ninep.queue.size as i32,
            32 => b.ninep.queue.desc as i32,
            40 => b.ninep.queue.avail as i32,
            48 => b.ninep.queue.used as i32,
            _ => 0,
        });
    }
    if port == PCI_CONFIG_DATA {
        return Some(pci_config_read(b.pci_address) as i32);
    }
    if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x100).contains(&port) {
        let off = port - VIRTIO_9P_COMMON;
        return Some(match off {
            0 => 0,
            4 => 0,
            8 => 0,
            12 => 0,
            20 => b.ninep.status as i32,
            24 => 1,
            _ => 0,
        });
    }
    None
}

pub fn io_write8(port: i32, value: i32) -> bool {
    if port == FIRMWARE_DEBUG_PORT {
        if let Ok(mut bus) = bus().lock() {
            if bus.firmware_log.len() < FIRMWARE_LOG_CAPACITY {
                bus.firmware_log.push(value as u8);
            }
        }
        return true;
    }
    if (ATA_COMMAND_BASE..=ATA_COMMAND_BASE + 7).contains(&port) || port == ATA_CONTROL_BASE {
        let Ok(mut bus) = bus().lock() else {
            return false;
        };
        let Some(disk) = bus.ata.as_mut() else {
            return false;
        };
        match port {
            0x1F0 => disk.write_data(value as u32, 1),
            0x1F2 => disk.sector_count = value as u8,
            0x1F3 => disk.lba_low = value as u8,
            0x1F4 => disk.lba_mid = value as u8,
            0x1F5 => disk.lba_high = value as u8,
            0x1F6 => disk.device = value as u8,
            0x1F7 => disk.command(value as u8),
            0x3F6 if value & 0x04 != 0 => *disk = AtaDisk::new(disk.bytes.clone()),
            _ => {}
        }
        return true;
    }
    if port == VIRTIO_9P_ISR {
        if let Ok(mut b) = bus().lock() {
            b.ninep.isr = 0;
        }
        return true;
    }
    if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x100).contains(&port) {
        if let Ok(mut b) = bus().lock() {
            if port - VIRTIO_9P_COMMON == 20 {
                b.ninep.status = value as u8;
            }
        }
        return true;
    }
    false
}

pub fn io_write16(port: i32, value: i32) -> bool {
    if port == ACPI_POWER_OFF_PORT && value as u16 & 0x3C00 == 0x2000 {
        if let Ok(mut bus) = bus().lock() {
            bus.shutdown_requested = true;
        }
        return true;
    }
    if port == ATA_COMMAND_BASE {
        if let Ok(mut bus) = bus().lock() {
            if let Some(disk) = bus.ata.as_mut() {
                disk.write_data(value as u32, 2);
                return true;
            }
        }
    }
    if port == VIRTIO_9P_NOTIFY {
        process_queue();
        return true;
    }
    if let Ok(mut b) = bus().lock() {
        if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x40).contains(&port) {
            match port - VIRTIO_9P_COMMON {
                22 => b.ninep.queue_select = value as u16,
                24 => b.ninep.queue.size = (value as u16).min(32),
                28 => b.ninep.queue.enabled = value as u16 == 1,
                _ => {}
            }
            return true;
        }
    }
    false
}

pub fn io_write32(port: i32, value: i32) -> bool {
    if port == ATA_COMMAND_BASE {
        if let Ok(mut bus) = bus().lock() {
            if let Some(disk) = bus.ata.as_mut() {
                disk.write_data(value as u32, 4);
                return true;
            }
        }
    }
    if let Ok(mut b) = bus().lock() {
        if port == PCI_CONFIG_ADDRESS {
            b.pci_address = value as u32;
            return true;
        }
        if (VIRTIO_9P_COMMON..VIRTIO_9P_COMMON + 0x40).contains(&port) {
            match port - VIRTIO_9P_COMMON {
                0 => b.ninep.device_feature_select = value as u32,
                8 => b.ninep.driver_feature_select = value as u32,
                12 => b.ninep.driver_feature = value as u32,
                32 => b.ninep.queue.desc = value as u32,
                40 => b.ninep.queue.avail = value as u32,
                48 => b.ninep.queue.used = value as u32,
                _ => {}
            }
            return true;
        }
    }
    io_write16(port, 0)
}

fn pci_config_read(address: u32) -> u32 {
    if address & 0x8000_0000 == 0 || (address >> 11) & 0x1F != 0 {
        return 0xFFFF_FFFF;
    }
    let offset = ((address >> 2) & 0x3F) * 4;
    match offset {
        0x00 => 0x1009_1AF4,
        0x08 => 0x0180_0000,
        0x10 => 0x0000_A001,
        0x14 => 0x0000_A101,
        0x18 => 0x0000_A201,
        0x1C => 0x0000_A301,
        0x34 => 0x0000_0040,
        // VirtIO common configuration capability: BAR0, offset 0, size 0x38.
        0x40 => 0x0110_5009,
        0x44 => 0,
        0x48 => 0,
        0x4C => 0x0000_0038,
        // VirtIO notification capability: BAR1, offset 0, size 0x20,
        // notify_off_multiplier = 4.
        0x50 => 0x0214_6009,
        0x54 => 1,
        0x58 => 0,
        0x5C => 0x0000_0020,
        0x60 => 4,
        // VirtIO ISR capability: BAR2, offset 0, one-byte region.
        0x64 => 0x0310_7409,
        0x68 => 2,
        0x6C => 0,
        0x70 => 1,
        // VirtIO device-specific capability: BAR3, offset 0.
        0x74 => 0x0410_8409,
        0x78 => 3,
        0x7C => 0,
        0x80 => 0x0000_0100,
        // Terminating PCI configuration capability.
        0x84 => 0x0510_0009,
        0x88 => 0,
        0x8C => 0,
        0x90 => 0,
        0x94 => 0,
        0x98 => 0,
        0x9C => 0,
        0xA0 => 0,
        0xA4 => 0,
        0xA8 => 0,
        0xAC => 0,
        0xB0 => 0,
        0xB4 => 0,
        0xB8 => 0,
        0xBC => 0,
        0xC0 => 0,
        0xC4 => 0,
        0xC8 => 0,
        0xCC => 0,
        0xD0 => 0,
        0xD4 => 0,
        0xD8 => 0,
        0xDC => 0,
        0xE0 => 0,
        0xE4 => 0,
        0xE8 => 0,
        0xEC => 0,
        0xF0 => 0,
        0xF4 => 0,
        0xF8 => 0,
        0xFC => 0,
        _ => 0,
    }
}

fn read8(addr: u32) -> u8 {
    memory::read8_no_mmap_check(addr) as u8
}
fn read16(addr: u32) -> u16 {
    memory::read16_no_mmap_check(addr) as u16
}
fn read32(addr: u32) -> u32 {
    memory::read32_no_mmap_check(addr) as u32
}
fn write16(addr: u32, value: u16) {
    unsafe { memory::write16_no_mmap_or_dirty_check(addr, value as i32) }
}
fn write32(addr: u32, value: u32) {
    unsafe { memory::write32_no_mmap_or_dirty_check(addr, value as i32) }
}

fn process_queue() {
    let mut b = match bus().lock() {
        Ok(x) => x,
        Err(_) => return,
    };
    let mut q = b.ninep.queue.clone();
    if !q.enabled || q.desc == 0 || q.avail == 0 || q.used == 0 {
        return;
    }
    let avail_idx = read16(q.avail + 2);
    while q.avail_last != avail_idx {
        let head = read16(q.avail + 4 + 2u32 * (q.avail_last & q.size.saturating_sub(1)) as u32);
        let mut request = Vec::new();
        let mut writable = Vec::new();
        let mut idx = head;
        for _ in 0..q.size {
            let p = q.desc + idx as u32 * 16;
            let addr = read32(p);
            let len = read32(p + 8);
            let flags = read16(p + 12);
            let next = read16(p + 14);
            let mut buf = vec![0u8; len as usize];
            for (i, x) in buf.iter_mut().enumerate() {
                *x = read8(addr + i as u32);
            }
            if flags & DESC_WRITE != 0 {
                writable.push((addr, len));
            } else {
                request.extend_from_slice(&buf);
            }
            if flags & DESC_NEXT == 0 {
                break;
            }
            idx = next;
        }
        let reply = handle_9p(&mut b.ninep, &request);
        let mut pos = 0usize;
        let mut written = 0u32;
        for (addr, len) in writable {
            let n = (len as usize).min(reply.len().saturating_sub(pos));
            for i in 0..n {
                unsafe {
                    memory::write8_no_mmap_or_dirty_check(addr + i as u32, reply[pos + i] as i32);
                }
            }
            pos += n;
            written += n as u32;
        }
        let used_idx = read16(q.used + 2);
        let ring_off = 8u32 * (used_idx & (q.size - 1)) as u32;
        write32(q.used + 4 + ring_off, head as u32);
        write32(q.used + 8 + ring_off, written);
        write16(q.used + 2, used_idx.wrapping_add(1));
        q.avail_last = q.avail_last.wrapping_add(1);
        b.ninep.isr |= 1;
        // v86 routes the legacy VirtIO 9P interrupt through IRQ9.  Use the
        // CPU's combined PIC/IOAPIC path so an HLT guest is woken correctly.
        unsafe { crate::cpu::cpu::device_raise_irq(9) };
    }
    b.ninep.queue.avail_last = q.avail_last;
}

fn u16_at(x: &[u8], p: &mut usize) -> u16 {
    let v = u16::from_le_bytes([x[*p], x[*p + 1]]);
    *p += 2;
    v
}
fn u32_at(x: &[u8], p: &mut usize) -> u32 {
    let v = u32::from_le_bytes(x[*p..*p + 4].try_into().unwrap());
    *p += 4;
    v
}
fn u64_at(x: &[u8], p: &mut usize) -> u64 {
    let v = u64::from_le_bytes(x[*p..*p + 8].try_into().unwrap());
    *p += 8;
    v
}
fn string_at(x: &[u8], p: &mut usize) -> String {
    let n = u16_at(x, p) as usize;
    let e = (*p + n).min(x.len());
    let s = String::from_utf8_lossy(&x[*p..e]).into_owned();
    *p = e;
    s
}
fn string_put(out: &mut Vec<u8>, value: &str) {
    let bytes = value.as_bytes();
    let len = bytes.len().min(u16::MAX as usize) as u16;
    out.extend_from_slice(&len.to_le_bytes());
    out.extend_from_slice(&bytes[..len as usize]);
}
fn reply(id: u8, tag: u16, payload: &[u8]) -> Vec<u8> {
    let mut r = Vec::with_capacity(payload.len() + 7);
    r.extend_from_slice(&((payload.len() + 7) as u32).to_le_bytes());
    r.push(id + 1);
    r.extend_from_slice(&tag.to_le_bytes());
    r.extend_from_slice(payload);
    r
}

fn append_qid(out: &mut Vec<u8>, path: &Path, metadata: &std::fs::Metadata) {
    use std::hash::{Hash, Hasher};
    let mut hasher = std::collections::hash_map::DefaultHasher::new();
    path.to_string_lossy().hash(&mut hasher);
    let qid_path = hasher.finish();
    let qid_type = if metadata.is_dir() { 0x80 } else { 0 };
    out.push(qid_type);
    out.extend_from_slice(&0u32.to_le_bytes());
    out.extend_from_slice(&qid_path.to_le_bytes());
}

fn append_getattr(out: &mut Vec<u8>, path: &Path, metadata: &std::fs::Metadata) {
    // Rgetattr payload after the request mask: valid, qid, mode, uid, gid,
    // nlink, rdev, size, blksize, blocks, four timestamp pairs, generation,
    // and data_version.  The native backend exposes conservative portable
    // values for uid/gid/timestamps while preserving mode and file size.
    out.extend_from_slice(&0x1FFFu64.to_le_bytes());
    append_qid(out, path, metadata);
    let mut mode = if metadata.permissions().readonly() {
        0o444u32
    } else {
        0o666u32
    };
    if metadata.is_dir() {
        mode = 0o755;
        mode |= 0x8000_0000;
    }
    out.extend_from_slice(&mode.to_le_bytes());
    out.extend_from_slice(&0u32.to_le_bytes());
    out.extend_from_slice(&0u32.to_le_bytes());
    out.extend_from_slice(&1u64.to_le_bytes());
    out.extend_from_slice(&0u64.to_le_bytes());
    out.extend_from_slice(&metadata.len().to_le_bytes());
    out.extend_from_slice(&8192u64.to_le_bytes());
    out.extend_from_slice(&metadata.len().div_ceil(512).to_le_bytes());
    for _ in 0..8 {
        out.extend_from_slice(&0u64.to_le_bytes());
    }
}

fn handle_9p(dev: &mut Virtio9p, req: &[u8]) -> Vec<u8> {
    if req.len() < 7 {
        return reply(6, 0, &2u32.to_le_bytes());
    }
    let mut p = 4;
    let id = req[p];
    p += 1;
    let tag = u16_at(req, &mut p);
    match id {
        100 => {
            let m = u32_at(req, &mut p);
            let _version = string_at(req, &mut p);
            let mut out = Vec::new();
            out.extend_from_slice(&m.min(8192).to_le_bytes());
            out.extend_from_slice(&6u16.to_le_bytes());
            out.extend_from_slice(b"9P2000.L");
            reply(id, tag, &out)
        }
        104 => {
            let fid = u32_at(req, &mut p);
            let _afid = u32_at(req, &mut p);
            let _uname = string_at(req, &mut p);
            let _aname = string_at(req, &mut p);
            let root = dev.root.clone().unwrap_or_else(|| PathBuf::from("."));
            dev.fids.insert(
                fid,
                Fid {
                    path: root,
                    opened: false,
                },
            );
            let out = vec![0u8, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0];
            reply(id, tag, &out)
        }
        110 => {
            let fid = u32_at(req, &mut p);
            let newfid = u32_at(req, &mut p);
            let nwname = u16_at(req, &mut p);
            let base = dev
                .fids
                .get(&fid)
                .map(|f| f.path.clone())
                .unwrap_or_default();
            let mut path = base;
            let mut qids = Vec::new();
            for _ in 0..nwname {
                let name = string_at(req, &mut p);
                path.push(&name);
                if !path.exists() {
                    return reply(6, tag, &2u32.to_le_bytes());
                }
                qids.extend_from_slice(&[0u8; 13]);
            }
            dev.fids.insert(
                newfid,
                Fid {
                    path,
                    opened: false,
                },
            );
            let mut out = (nwname as u16).to_le_bytes().to_vec();
            out.extend_from_slice(&qids);
            reply(id, tag, &out)
        }
        12 | 112 => {
            let fid = u32_at(req, &mut p);
            dev.fids.entry(fid).or_default().opened = true;
            let mut out = vec![0u8; 13];
            out.extend_from_slice(&8192u32.to_le_bytes());
            reply(id, tag, &out)
        }
        24 => {
            let fid = u32_at(req, &mut p);
            let _request_mask = u64_at(req, &mut p);
            let Some(path) = dev.fids.get(&fid).map(|f| f.path.clone()) else {
                return reply(6, tag, &2u32.to_le_bytes());
            };
            let Ok(metadata) = std::fs::symlink_metadata(&path) else {
                return reply(6, tag, &2u32.to_le_bytes());
            };
            let mut out = Vec::with_capacity(200);
            append_getattr(&mut out, &path, &metadata);
            reply(id, tag, &out)
        }
        40 => {
            let fid = u32_at(req, &mut p);
            let offset = u64_at(req, &mut p) as usize;
            let count = u32_at(req, &mut p) as usize;
            let Some(path) = dev.fids.get(&fid).map(|f| f.path.clone()) else {
                return reply(6, tag, &2u32.to_le_bytes());
            };
            let Ok(entries) = std::fs::read_dir(&path) else {
                return reply(6, tag, &2u32.to_le_bytes());
            };
            let mut payload = Vec::new();
            for (index, entry) in entries.flatten().enumerate().skip(offset) {
                let entry_path = entry.path();
                let Ok(metadata) = entry.metadata() else {
                    continue;
                };
                let mut item = Vec::new();
                append_qid(&mut item, &entry_path, &metadata);
                item.extend_from_slice(&((index + 1) as u64).to_le_bytes());
                item.push(if metadata.is_dir() { 4 } else { 8 });
                let name = entry.file_name().to_string_lossy().into_owned();
                string_put(&mut item, &name);
                if payload.len() + item.len() > count {
                    break;
                }
                payload.extend_from_slice(&item);
            }
            let mut out = (payload.len() as u32).to_le_bytes().to_vec();
            out.extend_from_slice(&payload);
            reply(id, tag, &out)
        }
        120 => {
            let fid = u32_at(req, &mut p);
            dev.fids.remove(&fid);
            reply(id, tag, &[])
        }
        8 => {
            let mut out = Vec::new();
            out.extend_from_slice(&0x01021997u32.to_le_bytes());
            out.extend_from_slice(&8192u32.to_le_bytes());
            out.extend_from_slice(&1_000_000u64.to_le_bytes());
            out.extend_from_slice(&900_000u64.to_le_bytes());
            out.extend_from_slice(&900_000u64.to_le_bytes());
            out.extend_from_slice(&1_000_000u64.to_le_bytes());
            out.extend_from_slice(&900_000u64.to_le_bytes());
            out.extend_from_slice(&0u64.to_le_bytes());
            out.extend_from_slice(&256u16.to_le_bytes());
            reply(id, tag, &out)
        }
        116 => {
            let fid = u32_at(req, &mut p);
            let off = u64::from_le_bytes(req[p..p + 8].try_into().unwrap());
            p += 8;
            let count = u32_at(req, &mut p) as usize;
            let path = dev.fids.get(&fid).map(|f| f.path.clone());
            let mut data = Vec::new();
            if let Some(path) = path {
                if let Ok(mut f) = std::fs::File::open(path) {
                    use std::io::{Read, Seek};
                    let _ = f.seek(std::io::SeekFrom::Start(off));
                    let _ = f.take(count as u64).read_to_end(&mut data);
                }
            }
            let mut out = (data.len() as u32).to_le_bytes().to_vec();
            out.extend_from_slice(&data);
            reply(id, tag, &out)
        }
        _ => reply(6, tag, &2u32.to_le_bytes()),
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    fn select_lba0() {
        assert!(io_write8(0x1F2, 1));
        assert!(io_write8(0x1F3, 0));
        assert!(io_write8(0x1F4, 0));
        assert!(io_write8(0x1F5, 0));
        assert!(io_write8(0x1F6, 0xE0));
    }

    #[test]
    fn ata_pio_round_trip_updates_snapshot() {
        set_ata_disk(vec![0; 1024]).expect("attach disk");
        select_lba0();
        assert!(io_write8(0x1F7, 0x30));
        assert_eq!(
            io_read8(0x1F7),
            Some((ATA_STATUS_READY | ATA_STATUS_DRQ) as i32)
        );
        for word in 0..256u16 {
            assert!(io_write16(0x1F0, word as i32));
        }

        select_lba0();
        assert!(io_write8(0x1F7, 0x20));
        for word in 0..256u16 {
            assert_eq!(io_read16(0x1F0), Some(word as i32));
        }

        let snapshot = ata_disk_snapshot().expect("disk snapshot");
        assert_eq!(&snapshot[0..2], &0u16.to_le_bytes());
        assert_eq!(&snapshot[510..512], &255u16.to_le_bytes());
    }

    #[test]
    fn ata_slave_is_reported_as_absent() {
        set_ata_disk(vec![0; 1024]).expect("attach disk");
        assert!(io_write8(0x1F6, 0xF0));
        assert_eq!(io_read8(0x1F7), Some(0));
        assert!(io_write8(0x1F7, 0xEC));
        assert_eq!(io_read8(0x1F7), Some(0));

        assert!(io_write8(0x1F6, 0xE0));
        assert_eq!(io_read8(0x1F7), Some(ATA_STATUS_READY as i32));
    }

    fn request(id: u8, tag: u16, payload: &[u8]) -> Vec<u8> {
        let mut r = Vec::new();
        r.extend_from_slice(&((payload.len() + 7) as u32).to_le_bytes());
        r.push(id);
        r.extend_from_slice(&tag.to_le_bytes());
        r.extend_from_slice(payload);
        r
    }
    fn string(value: &str) -> Vec<u8> {
        let mut r = (value.len() as u16).to_le_bytes().to_vec();
        r.extend_from_slice(value.as_bytes());
        r
    }

    #[test]
    fn ninep_host_directory_round_trip() {
        let root = std::env::temp_dir().join(format!("x86-native-9p-{}", std::process::id()));
        let _ = std::fs::remove_dir_all(&root);
        std::fs::create_dir_all(&root).unwrap();
        std::fs::write(root.join("hello.txt"), b"hello").unwrap();
        let mut dev = Virtio9p {
            root: Some(root.clone()),
            ..Virtio9p::default()
        };

        let mut version = 8192u32.to_le_bytes().to_vec();
        version.extend_from_slice(&string("9P2000.L"));
        assert_eq!(handle_9p(&mut dev, &request(100, 1, &version))[4], 101);

        let mut attach = 0u32.to_le_bytes().to_vec();
        attach.extend_from_slice(&u32::MAX.to_le_bytes());
        attach.extend_from_slice(&string("root"));
        attach.extend_from_slice(&string(""));
        assert_eq!(handle_9p(&mut dev, &request(104, 2, &attach))[4], 105);

        let mut walk = 0u32.to_le_bytes().to_vec();
        walk.extend_from_slice(&1u32.to_le_bytes());
        walk.extend_from_slice(&1u16.to_le_bytes());
        walk.extend_from_slice(&string("hello.txt"));
        assert_eq!(handle_9p(&mut dev, &request(110, 3, &walk))[4], 111);

        let mut open = 1u32.to_le_bytes().to_vec();
        open.extend_from_slice(&0u32.to_le_bytes());
        assert_eq!(handle_9p(&mut dev, &request(12, 4, &open))[4], 13);

        let mut read = 1u32.to_le_bytes().to_vec();
        read.extend_from_slice(&0u64.to_le_bytes());
        read.extend_from_slice(&5u32.to_le_bytes());
        let response = handle_9p(&mut dev, &request(116, 5, &read));
        assert_eq!(response[4], 117);
        assert_eq!(&response[7 + 4..7 + 9], b"hello");
        let mut getattr = 0u32.to_le_bytes().to_vec();
        getattr.extend_from_slice(&0x1FFFu64.to_le_bytes());
        let getattr_response = handle_9p(&mut dev, &request(24, 6, &getattr));
        assert_eq!(getattr_response[4], 25);
        assert!(getattr_response.len() >= 7 + 8 + 13 + 4);

        let mut readdir = 0u32.to_le_bytes().to_vec();
        readdir.extend_from_slice(&0u64.to_le_bytes());
        readdir.extend_from_slice(&4096u32.to_le_bytes());
        let readdir_response = handle_9p(&mut dev, &request(40, 7, &readdir));
        assert_eq!(readdir_response[4], 41);
        let readdir_count = u32::from_le_bytes(readdir_response[7..11].try_into().unwrap());
        assert!(readdir_count > 0);

        let clunk = 1u32.to_le_bytes().to_vec();
        assert_eq!(handle_9p(&mut dev, &request(120, 8, &clunk))[4], 121);
        let _ = std::fs::remove_dir_all(root);
    }
}

#[cfg(test)]
mod pci_tests {
    use super::*;

    #[test]
    fn pci_config_exposes_virtio_9p_identity() {
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0000u32 as i32).to_owned());
        let id = io_read32(PCI_CONFIG_DATA).expect("PCI data port");
        assert_eq!(id as u32, 0x1009_1AF4);
        assert_eq!(io_read16(PCI_CONFIG_DATA).unwrap() as u16, 0x1AF4);
        assert_eq!(io_read8(PCI_CONFIG_DATA).unwrap() as u8, 0xF4);

        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0010u32 as i32).to_owned());
        let bar = io_read32(PCI_CONFIG_DATA).expect("PCI BAR");
        assert_eq!(bar as u32, 0x0000_A001);

        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0034u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 0x40);
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0040u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 0x0110_5009);
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0050u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 0x0214_6009);
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0054u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 1);
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0064u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 0x0310_7409);
        assert!(io_write32(PCI_CONFIG_ADDRESS, 0x8000_0074u32 as i32));
        assert_eq!(io_read32(PCI_CONFIG_DATA).unwrap() as u32, 0x0410_8409);
    }

    #[test]
    fn virtio_common_queue_registers_round_trip() {
        assert!(io_write16(VIRTIO_9P_COMMON + 22, 0));
        assert!(io_write16(VIRTIO_9P_COMMON + 24, 16));
        assert!(io_write32(VIRTIO_9P_COMMON + 32, 0x0010_0000));
        assert!(io_write32(VIRTIO_9P_COMMON + 40, 0x0010_0200));
        assert!(io_write32(VIRTIO_9P_COMMON + 48, 0x0010_0280));
        assert_eq!(io_read16(VIRTIO_9P_COMMON + 24).unwrap(), 16);
        assert_eq!(
            io_read32(VIRTIO_9P_COMMON + 32).unwrap() as u32,
            0x0010_0000
        );
        assert_eq!(
            io_read32(VIRTIO_9P_COMMON + 40).unwrap() as u32,
            0x0010_0200
        );
        assert_eq!(
            io_read32(VIRTIO_9P_COMMON + 48).unwrap() as u32,
            0x0010_0280
        );
        assert!(io_write16(VIRTIO_9P_COMMON + 28, 1));
        assert_eq!(io_read16(VIRTIO_9P_COMMON + 28).unwrap(), 1);
    }
}
