\doxysection{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\hypertarget{structLL__UTILS__PLLInitTypeDef}{}\label{structLL__UTILS__PLLInitTypeDef}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


UTILS PLL structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef_a5777f8788531e0fc3f35b0e5d1c7a445}{PLLR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UTILS PLL structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00095}{95}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structLL__UTILS__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4}\label{structLL__UTILS__PLLInitTypeDef_adb1ffaed93a1680042e24b5442b90af4} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

Division factor for PLL VCO input clock. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLM\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00097}{97}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{structLL__UTILS__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6}\label{structLL__UTILS__PLLInitTypeDef_a2e8a73f7961f8d6570193c68daba88a6} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 6 and Max\+\_\+\+Data = 127

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00103}{103}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.

\Hypertarget{structLL__UTILS__PLLInitTypeDef_a5777f8788531e0fc3f35b0e5d1c7a445}\label{structLL__UTILS__PLLInitTypeDef_a5777f8788531e0fc3f35b0e5d1c7a445} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLR@{PLLR}}
\index{PLLR@{PLLR}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLR}{PLLR}}
{\footnotesize\ttfamily uint32\+\_\+t PLLR}

Division for the main system clock. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLR\+\_\+\+DIV

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+Config\+Domain\+\_\+\+SYS(). 

Definition at line \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32wlxx__ll__utils_8h_source}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__ll__utils_8h}{stm32wlxx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
