/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 15:46:46 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ss_0p99v_0p99v_0c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 15:46:46 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 0.000;
  nom_voltage         : 0.990;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.99);
  voltage_map (VDDPE, 0.99);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p99v_0p99v_0c) {
    process      : 1;
    temperature  : 0.000;
    voltage      : 0.990;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p99v_0p99v_0c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 53.110106;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 2.036e-04;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.261430, 0.270406, 0.296702, 0.332835, 0.374503, 0.551068, 0.867172", \
           "0.266501, 0.274758, 0.300783, 0.337150, 0.379161, 0.560870, 0.865513", \
           "0.282700, 0.291516, 0.317210, 0.353711, 0.395691, 0.577926, 0.883813", \
           "0.313951, 0.322902, 0.348733, 0.385018, 0.426769, 0.609057, 0.926187", \
           "0.363860, 0.372858, 0.398859, 0.435246, 0.477054, 0.654639, 0.980418", \
           "0.426979, 0.435959, 0.461791, 0.498147, 0.540283, 0.721939, 1.042387", \
           "0.500280, 0.508219, 0.534161, 0.570547, 0.613245, 0.795197, 1.112645" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.222215, 0.229845, 0.252197, 0.282910, 0.318327, 0.468408, 0.737096", \
           "0.226526, 0.233544, 0.255665, 0.286577, 0.322287, 0.476740, 0.735686", \
           "0.240295, 0.247788, 0.269628, 0.300654, 0.336338, 0.491237, 0.751241", \
           "0.266858, 0.274467, 0.296423, 0.327266, 0.362753, 0.517699, 0.787259", \
           "0.309281, 0.316929, 0.339030, 0.369959, 0.405496, 0.556444, 0.833355", \
           "0.362932, 0.370565, 0.392523, 0.423425, 0.459240, 0.613648, 0.886029", \
           "0.425238, 0.431986, 0.454037, 0.484965, 0.521258, 0.675917, 0.945748" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054615, 0.065523, 0.104630, 0.173923, 0.262529, 0.635178, 1.264497", \
           "0.054284, 0.065500, 0.105219, 0.173291, 0.259161, 0.616084, 1.275958", \
           "0.054326, 0.065396, 0.105271, 0.174547, 0.258280, 0.619770, 1.268198", \
           "0.054163, 0.065414, 0.105441, 0.173749, 0.259582, 0.623516, 1.256162", \
           "0.054635, 0.065195, 0.105280, 0.173366, 0.259651, 0.635337, 1.245500", \
           "0.054228, 0.065083, 0.105291, 0.173398, 0.260591, 0.623753, 1.260757", \
           "0.054222, 0.065688, 0.105729, 0.173741, 0.257790, 0.617932, 1.275576" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054615, 0.065523, 0.104630, 0.173923, 0.262529, 0.635178, 1.264497", \
           "0.054284, 0.065500, 0.105219, 0.173291, 0.259161, 0.616084, 1.275958", \
           "0.054326, 0.065396, 0.105271, 0.174547, 0.258280, 0.619770, 1.268198", \
           "0.054163, 0.065414, 0.105441, 0.173749, 0.259582, 0.623516, 1.256162", \
           "0.054635, 0.065195, 0.105280, 0.173366, 0.259651, 0.635337, 1.245500", \
           "0.054228, 0.065083, 0.105291, 0.173398, 0.260591, 0.623753, 1.260757", \
           "0.054222, 0.065688, 0.105729, 0.173741, 0.257790, 0.617932, 1.275576" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.250226, 0.260083, 0.289723, 0.331612, 0.379877, 0.579863, 0.928486", \
           "0.254120, 0.264204, 0.293577, 0.335567, 0.383749, 0.586204, 0.931918", \
           "0.269081, 0.279203, 0.308824, 0.350675, 0.398707, 0.600861, 0.946390", \
           "0.298617, 0.308595, 0.337856, 0.379042, 0.428224, 0.624426, 0.976605", \
           "0.346507, 0.356621, 0.385919, 0.426919, 0.476007, 0.678416, 1.023368", \
           "0.405785, 0.415964, 0.445527, 0.487335, 0.535480, 0.737949, 1.082755", \
           "0.470469, 0.480678, 0.510030, 0.551740, 0.599173, 0.800312, 1.146280" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.212692, 0.221070, 0.246264, 0.281870, 0.322895, 0.492883, 0.789213", \
           "0.216002, 0.224574, 0.249540, 0.285232, 0.326187, 0.498274, 0.792130", \
           "0.228719, 0.237322, 0.262500, 0.298074, 0.338901, 0.510731, 0.804432", \
           "0.253824, 0.262306, 0.287178, 0.322186, 0.363991, 0.530762, 0.830114", \
           "0.294531, 0.303128, 0.328031, 0.362881, 0.404606, 0.576654, 0.869862", \
           "0.344917, 0.353569, 0.378698, 0.414234, 0.455158, 0.627257, 0.920341", \
           "0.399899, 0.408577, 0.433525, 0.468979, 0.509297, 0.680265, 0.974338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057658, 0.070305, 0.113778, 0.188881, 0.276683, 0.664484, 1.342283", \
           "0.057737, 0.070327, 0.113950, 0.187498, 0.278629, 0.659278, 1.326355", \
           "0.057834, 0.070324, 0.113747, 0.187651, 0.276719, 0.660471, 1.344545", \
           "0.057927, 0.070332, 0.114711, 0.187384, 0.278385, 0.666803, 1.314751", \
           "0.057748, 0.070188, 0.115081, 0.187374, 0.277463, 0.661653, 1.346246", \
           "0.060049, 0.072652, 0.117268, 0.190315, 0.278391, 0.668751, 1.335627", \
           "0.058450, 0.070479, 0.114267, 0.187532, 0.278686, 0.662331, 1.336150" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057658, 0.070305, 0.113778, 0.188881, 0.276683, 0.664484, 1.342283", \
           "0.057737, 0.070327, 0.113950, 0.187498, 0.278629, 0.659278, 1.326355", \
           "0.057834, 0.070324, 0.113747, 0.187651, 0.276719, 0.660471, 1.344545", \
           "0.057927, 0.070332, 0.114711, 0.187384, 0.278385, 0.666803, 1.314751", \
           "0.057748, 0.070188, 0.115081, 0.187374, 0.277463, 0.661653, 1.346246", \
           "0.060049, 0.072652, 0.117268, 0.190315, 0.278391, 0.668751, 1.335627", \
           "0.058450, 0.070479, 0.114267, 0.187532, 0.278686, 0.662331, 1.336150" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.349691, 0.358668, 0.384964, 0.421097, 0.462764, 0.639330, 0.955434", \
           "0.354917, 0.363173, 0.389198, 0.425565, 0.467576, 0.649286, 0.953929", \
           "0.371007, 0.379823, 0.405517, 0.442018, 0.483999, 0.666234, 0.972120", \
           "0.400854, 0.409805, 0.435636, 0.471921, 0.513671, 0.695960, 1.013089", \
           "0.450616, 0.459615, 0.485615, 0.522002, 0.563811, 0.741396, 1.067175", \
           "0.520905, 0.529885, 0.555717, 0.592073, 0.634209, 0.815865, 1.136313", \
           "0.609205, 0.617143, 0.643085, 0.679471, 0.722169, 0.904121, 1.221569" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.297238, 0.304868, 0.327219, 0.357932, 0.393350, 0.543430, 0.812119", \
           "0.301679, 0.308697, 0.330819, 0.361730, 0.397440, 0.551893, 0.810839", \
           "0.315356, 0.322850, 0.344690, 0.375716, 0.411399, 0.566299, 0.826302", \
           "0.340726, 0.348334, 0.370290, 0.401133, 0.436621, 0.591566, 0.861126", \
           "0.383024, 0.390672, 0.412773, 0.443702, 0.479239, 0.630187, 0.907099", \
           "0.442769, 0.450402, 0.472360, 0.503262, 0.539077, 0.693485, 0.965866", \
           "0.517824, 0.524571, 0.546623, 0.577550, 0.613844, 0.768503, 1.038334" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053731, 0.065320, 0.106466, 0.167361, 0.227228, 0.625252, 1.253514", \
           "0.054069, 0.064733, 0.104620, 0.158385, 0.236638, 0.652324, 1.255601", \
           "0.054256, 0.064756, 0.104449, 0.174994, 0.258307, 0.626234, 1.293179", \
           "0.054188, 0.064990, 0.104493, 0.173192, 0.261138, 0.625265, 1.254617", \
           "0.054166, 0.065584, 0.104249, 0.173208, 0.257559, 0.622686, 1.263784", \
           "0.054415, 0.065278, 0.105172, 0.174112, 0.261267, 0.621521, 1.251638", \
           "0.054454, 0.065832, 0.108243, 0.175657, 0.260765, 0.620222, 1.254714" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053731, 0.065320, 0.106466, 0.167361, 0.227228, 0.625252, 1.253514", \
           "0.054069, 0.064733, 0.104620, 0.158385, 0.236638, 0.652324, 1.255601", \
           "0.054256, 0.064756, 0.104449, 0.174994, 0.258307, 0.626234, 1.293179", \
           "0.054188, 0.064990, 0.104493, 0.173192, 0.261138, 0.625265, 1.254617", \
           "0.054166, 0.065584, 0.104249, 0.173208, 0.257559, 0.622686, 1.263784", \
           "0.054415, 0.065278, 0.105172, 0.174112, 0.261267, 0.621521, 1.251638", \
           "0.054454, 0.065832, 0.108243, 0.175657, 0.260765, 0.620222, 1.254714" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.336670, 0.346526, 0.376166, 0.418055, 0.466320, 0.666306, 1.014930", \
           "0.340498, 0.350582, 0.379954, 0.421945, 0.470126, 0.672582, 1.018295", \
           "0.355326, 0.365447, 0.395068, 0.436920, 0.484952, 0.687105, 1.032635", \
           "0.384086, 0.394064, 0.423325, 0.464511, 0.513693, 0.709895, 1.062074", \
           "0.431537, 0.441651, 0.470949, 0.511949, 0.561037, 0.763446, 1.108398", \
           "0.497933, 0.508113, 0.537676, 0.579483, 0.627628, 0.830098, 1.174903", \
           "0.581269, 0.591478, 0.620829, 0.662540, 0.709972, 0.911111, 1.257080" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.286169, 0.294547, 0.319741, 0.355347, 0.396372, 0.566360, 0.862690", \
           "0.289423, 0.297994, 0.322961, 0.358653, 0.399607, 0.571695, 0.865551", \
           "0.302027, 0.310630, 0.335808, 0.371382, 0.412209, 0.584040, 0.877740", \
           "0.326473, 0.334954, 0.359826, 0.394834, 0.436639, 0.603411, 0.902763", \
           "0.366807, 0.375403, 0.400307, 0.435156, 0.476882, 0.648929, 0.942138", \
           "0.423243, 0.431896, 0.457025, 0.492561, 0.533484, 0.705583, 0.998668", \
           "0.494079, 0.502756, 0.527705, 0.563159, 0.603477, 0.774444, 1.068518" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.063729, 0.076490, 0.114267, 0.182120, 0.271958, 0.664380, 1.364444", \
           "0.064332, 0.077253, 0.117090, 0.186094, 0.275795, 0.662105, 1.340013", \
           "0.063407, 0.070571, 0.112935, 0.181684, 0.276108, 0.659119, 1.335697", \
           "0.064412, 0.070776, 0.116196, 0.181577, 0.274624, 0.677148, 1.358830", \
           "0.063566, 0.075573, 0.117464, 0.187994, 0.277312, 0.660783, 1.355090", \
           "0.064783, 0.072640, 0.113984, 0.185403, 0.274015, 0.671807, 1.360233", \
           "0.063807, 0.077132, 0.120408, 0.193341, 0.285033, 0.666873, 1.342696" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.063729, 0.076490, 0.114267, 0.182120, 0.271958, 0.664380, 1.364444", \
           "0.064332, 0.077253, 0.117090, 0.186094, 0.275795, 0.662105, 1.340013", \
           "0.063407, 0.070571, 0.112935, 0.181684, 0.276108, 0.659119, 1.335697", \
           "0.064412, 0.070776, 0.116196, 0.181577, 0.274624, 0.677148, 1.358830", \
           "0.063566, 0.075573, 0.117464, 0.187994, 0.277312, 0.660783, 1.355090", \
           "0.064783, 0.072640, 0.113984, 0.185403, 0.274015, 0.671807, 1.360233", \
           "0.063807, 0.077132, 0.120408, 0.193341, 0.285033, 0.666873, 1.342696" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.772506, 0.781482, 0.807778, 0.843911, 0.885579, 1.062145, 1.378249", \
           "0.778243, 0.786500, 0.812525, 0.848891, 0.890903, 1.072612, 1.377255", \
           "0.797076, 0.805892, 0.831586, 0.868087, 0.910067, 1.092302, 1.398189", \
           "0.832501, 0.841452, 0.867282, 0.903568, 0.945318, 1.127607, 1.444736", \
           "0.890569, 0.899568, 0.925568, 0.961955, 1.003764, 1.181349, 1.507128", \
           "0.963117, 0.972096, 0.997928, 1.034284, 1.076420, 1.258076, 1.578525", \
           "1.048208, 1.056146, 1.082089, 1.118474, 1.161172, 1.343124, 1.660572" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.656630, 0.664260, 0.686612, 0.717325, 0.752742, 0.902823, 1.171511", \
           "0.661507, 0.668525, 0.690646, 0.721558, 0.757267, 0.911720, 1.170667", \
           "0.677514, 0.685008, 0.706848, 0.737874, 0.773557, 0.928457, 1.188461", \
           "0.707626, 0.715234, 0.737190, 0.768033, 0.803521, 0.958466, 1.228026", \
           "0.756984, 0.764632, 0.786733, 0.817662, 0.853199, 1.004147, 1.281059", \
           "0.818649, 0.826282, 0.848239, 0.879141, 0.914957, 1.069365, 1.341746", \
           "0.890977, 0.897724, 0.919775, 0.950703, 0.986997, 1.141656, 1.411486" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054195, 0.065100, 0.104177, 0.172714, 0.260335, 0.625795, 1.250967", \
           "0.054670, 0.065858, 0.105661, 0.172737, 0.265307, 0.618198, 1.251387", \
           "0.054362, 0.065737, 0.105574, 0.174528, 0.263191, 0.618176, 1.250723", \
           "0.054794, 0.065740, 0.105221, 0.172067, 0.256773, 0.625830, 1.253865", \
           "0.054445, 0.065289, 0.104199, 0.172425, 0.259662, 0.626343, 1.251932", \
           "0.054373, 0.065827, 0.103961, 0.172712, 0.257028, 0.623864, 1.249869", \
           "0.054340, 0.065346, 0.105797, 0.174737, 0.255333, 0.620745, 1.252458" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054195, 0.065100, 0.104177, 0.172714, 0.260335, 0.625795, 1.250967", \
           "0.054670, 0.065858, 0.105661, 0.172737, 0.265307, 0.618198, 1.251387", \
           "0.054362, 0.065737, 0.105574, 0.174528, 0.263191, 0.618176, 1.250723", \
           "0.054794, 0.065740, 0.105221, 0.172067, 0.256773, 0.625830, 1.253865", \
           "0.054445, 0.065289, 0.104199, 0.172425, 0.259662, 0.626343, 1.251932", \
           "0.054373, 0.065827, 0.103961, 0.172712, 0.257028, 0.623864, 1.249869", \
           "0.054340, 0.065346, 0.105797, 0.174737, 0.255333, 0.620745, 1.252458" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.694163, 0.704020, 0.733660, 0.775549, 0.823814, 1.023800, 1.372423", \
           "0.699654, 0.709738, 0.739110, 0.781101, 0.829282, 1.031738, 1.377451", \
           "0.719073, 0.729195, 0.758816, 0.800667, 0.848699, 1.050853, 1.396382", \
           "0.756904, 0.766882, 0.796143, 0.837329, 0.886511, 1.082713, 1.434891", \
           "0.814587, 0.824700, 0.853998, 0.894998, 0.944087, 1.146496, 1.491447", \
           "0.884140, 0.894320, 0.923883, 0.965691, 1.013835, 1.216305, 1.561110", \
           "0.964295, 0.974504, 1.003856, 1.045566, 1.092999, 1.294137, 1.640106" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.590039, 0.598417, 0.623611, 0.659217, 0.700242, 0.870230, 1.166560", \
           "0.594706, 0.603277, 0.628244, 0.663936, 0.704890, 0.876977, 1.170834", \
           "0.611212, 0.619815, 0.644993, 0.680567, 0.721394, 0.893225, 1.186925", \
           "0.643368, 0.651849, 0.676722, 0.711729, 0.753534, 0.920306, 1.219658", \
           "0.692399, 0.700995, 0.725899, 0.760748, 0.802474, 0.974521, 1.267730", \
           "0.751519, 0.760172, 0.785301, 0.820837, 0.861760, 1.033859, 1.326944", \
           "0.819651, 0.828328, 0.853277, 0.888731, 0.929049, 1.100017, 1.394090" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059380, 0.071078, 0.115394, 0.191289, 0.273305, 0.665866, 1.339863", \
           "0.064679, 0.073230, 0.115231, 0.185542, 0.276959, 0.657989, 1.364952", \
           "0.062335, 0.072134, 0.114402, 0.191287, 0.275453, 0.663410, 1.338979", \
           "0.061342, 0.074819, 0.110668, 0.184752, 0.276009, 0.662505, 1.366090", \
           "0.057332, 0.073565, 0.113783, 0.180982, 0.275580, 0.658639, 1.335102", \
           "0.063315, 0.073922, 0.112718, 0.181795, 0.269217, 0.660973, 1.334457", \
           "0.064341, 0.072845, 0.117171, 0.185591, 0.276251, 0.663571, 1.336816" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059380, 0.071078, 0.115394, 0.191289, 0.273305, 0.665866, 1.339863", \
           "0.064679, 0.073230, 0.115231, 0.185542, 0.276959, 0.657989, 1.364952", \
           "0.062335, 0.072134, 0.114402, 0.191287, 0.275453, 0.663410, 1.338979", \
           "0.061342, 0.074819, 0.110668, 0.184752, 0.276009, 0.662505, 1.366090", \
           "0.057332, 0.073565, 0.113783, 0.180982, 0.275580, 0.658639, 1.335102", \
           "0.063315, 0.073922, 0.112718, 0.181795, 0.269217, 0.660973, 1.334457", \
           "0.064341, 0.072845, 0.117171, 0.185591, 0.276251, 0.663571, 1.336816" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.590691, 0.599667, 0.625963, 0.662096, 0.703764, 0.880329, 1.196433", \
           "0.596961, 0.605217, 0.631242, 0.667609, 0.709620, 0.891330, 1.195972", \
           "0.616561, 0.625377, 0.651071, 0.687572, 0.729553, 0.911788, 1.217675", \
           "0.653534, 0.662485, 0.688315, 0.724601, 0.766351, 0.948640, 1.265769", \
           "0.710866, 0.719864, 0.745865, 0.782252, 0.824061, 1.001646, 1.327425", \
           "0.780739, 0.789719, 0.815551, 0.851906, 0.894042, 1.075698, 1.396147", \
           "0.861924, 0.869862, 0.895804, 0.932190, 0.974888, 1.156840, 1.474288" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.502087, 0.509717, 0.532069, 0.562781, 0.598199, 0.748280, 1.016968", \
           "0.507417, 0.514435, 0.536556, 0.567468, 0.603177, 0.757630, 1.016577", \
           "0.524077, 0.531571, 0.553411, 0.584437, 0.620120, 0.775020, 1.035023", \
           "0.555504, 0.563112, 0.585068, 0.615911, 0.651399, 0.806344, 1.075904", \
           "0.604236, 0.611885, 0.633985, 0.664914, 0.700452, 0.851399, 1.128311", \
           "0.663628, 0.671261, 0.693218, 0.724120, 0.759936, 0.914344, 1.186725", \
           "0.732635, 0.739382, 0.761434, 0.792362, 0.828655, 0.983314, 1.253145" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053771, 0.065446, 0.104160, 0.173292, 0.257049, 0.631786, 1.299861", \
           "0.053758, 0.066080, 0.104587, 0.173490, 0.258482, 0.638485, 1.254252", \
           "0.053803, 0.064775, 0.104228, 0.173735, 0.258217, 0.631854, 1.265004", \
           "0.053997, 0.064855, 0.104154, 0.173990, 0.259437, 0.626418, 1.255002", \
           "0.054149, 0.064851, 0.104678, 0.174028, 0.258577, 0.617561, 1.253552", \
           "0.054500, 0.065080, 0.105161, 0.172619, 0.264859, 0.620135, 1.255386", \
           "0.053936, 0.064988, 0.104099, 0.174269, 0.256962, 0.620916, 1.259481" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053771, 0.065446, 0.104160, 0.173292, 0.257049, 0.631786, 1.299861", \
           "0.053758, 0.066080, 0.104587, 0.173490, 0.258482, 0.638485, 1.254252", \
           "0.053803, 0.064775, 0.104228, 0.173735, 0.258217, 0.631854, 1.265004", \
           "0.053997, 0.064855, 0.104154, 0.173990, 0.259437, 0.626418, 1.255002", \
           "0.054149, 0.064851, 0.104678, 0.174028, 0.258577, 0.617561, 1.253552", \
           "0.054500, 0.065080, 0.105161, 0.172619, 0.264859, 0.620135, 1.255386", \
           "0.053936, 0.064988, 0.104099, 0.174269, 0.256962, 0.620916, 1.259481" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.617774, 0.627631, 0.657271, 0.699160, 0.747425, 0.947411, 1.296034", \
           "0.622547, 0.632631, 0.662003, 0.703994, 0.752175, 0.954631, 1.300344", \
           "0.641127, 0.651248, 0.680869, 0.722720, 0.770752, 0.972906, 1.318436", \
           "0.677355, 0.687333, 0.716594, 0.757780, 0.806962, 1.003164, 1.355343", \
           "0.735492, 0.745606, 0.774904, 0.815903, 0.864992, 1.067401, 1.412352", \
           "0.807862, 0.818041, 0.847605, 0.889412, 0.937557, 1.140026, 1.484832", \
           "0.892218, 0.902427, 0.931779, 0.973489, 1.020922, 1.222061, 1.568029" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.525108, 0.533486, 0.558680, 0.594286, 0.635311, 0.805299, 1.101629", \
           "0.529165, 0.537736, 0.562703, 0.598395, 0.639349, 0.811436, 1.105293", \
           "0.544958, 0.553561, 0.578739, 0.614312, 0.655139, 0.826970, 1.120670", \
           "0.575752, 0.584233, 0.609105, 0.644113, 0.685918, 0.852689, 1.152041", \
           "0.625168, 0.633765, 0.658668, 0.693518, 0.735243, 0.907291, 1.200499", \
           "0.686683, 0.695335, 0.720464, 0.756000, 0.796923, 0.969022, 1.262107", \
           "0.758386, 0.767063, 0.792012, 0.827466, 0.867784, 1.038751, 1.332825" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058117, 0.070893, 0.112756, 0.186111, 0.275763, 0.672173, 1.329801", \
           "0.058299, 0.070916, 0.117199, 0.185782, 0.275753, 0.670645, 1.340215", \
           "0.058094, 0.070460, 0.117006, 0.186624, 0.275234, 0.668789, 1.326391", \
           "0.058239, 0.076824, 0.117268, 0.181753, 0.275769, 0.658147, 1.358504", \
           "0.058189, 0.076159, 0.116417, 0.184506, 0.275854, 0.656921, 1.332126", \
           "0.058109, 0.070722, 0.113619, 0.184883, 0.270802, 0.656153, 1.331509", \
           "0.063670, 0.070774, 0.115080, 0.184596, 0.275457, 0.660590, 1.362919" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058117, 0.070893, 0.112756, 0.186111, 0.275763, 0.672173, 1.329801", \
           "0.058299, 0.070916, 0.117199, 0.185782, 0.275753, 0.670645, 1.340215", \
           "0.058094, 0.070460, 0.117006, 0.186624, 0.275234, 0.668789, 1.326391", \
           "0.058239, 0.076824, 0.117268, 0.181753, 0.275769, 0.658147, 1.358504", \
           "0.058189, 0.076159, 0.116417, 0.184506, 0.275854, 0.656921, 1.332126", \
           "0.058109, 0.070722, 0.113619, 0.184883, 0.270802, 0.656153, 1.331509", \
           "0.063670, 0.070774, 0.115080, 0.184596, 0.275457, 0.660590, 1.362919" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263213, 0.273069, 0.302709, 0.344599, 0.392864, 0.592849, 0.941473", \
           "0.268449, 0.278533, 0.307906, 0.349896, 0.398078, 0.600533, 0.946247", \
           "0.287470, 0.297591, 0.327212, 0.369063, 0.417096, 0.619249, 0.964779", \
           "0.324209, 0.334187, 0.363449, 0.404634, 0.453816, 0.650018, 1.002197", \
           "0.377757, 0.387871, 0.417169, 0.458169, 0.507257, 0.709666, 1.054617", \
           "0.440799, 0.450978, 0.480542, 0.522349, 0.570494, 0.772964, 1.117769", \
           "0.513539, 0.523748, 0.553099, 0.594810, 0.642243, 0.843381, 1.189350" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223731, 0.232109, 0.257303, 0.292909, 0.333934, 0.503922, 0.800252", \
           "0.228182, 0.236753, 0.261720, 0.297412, 0.338366, 0.510453, 0.804310", \
           "0.244349, 0.252953, 0.278130, 0.313704, 0.354531, 0.526362, 0.820062", \
           "0.275578, 0.284059, 0.308931, 0.343939, 0.385744, 0.552515, 0.851867", \
           "0.321093, 0.329690, 0.354594, 0.389443, 0.431169, 0.603216, 0.896425", \
           "0.374679, 0.383332, 0.408461, 0.443997, 0.484920, 0.657019, 0.950104", \
           "0.436508, 0.445186, 0.470135, 0.505588, 0.545906, 0.716874, 1.010947" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054668, 0.065232, 0.104893, 0.173418, 0.256886, 0.618699, 1.264107", \
           "0.054638, 0.065385, 0.104253, 0.173745, 0.257283, 0.617967, 1.254365", \
           "0.054321, 0.065279, 0.104270, 0.172990, 0.259451, 0.617474, 1.257760", \
           "0.056057, 0.064869, 0.104959, 0.173014, 0.257546, 0.620194, 1.254451", \
           "0.054512, 0.064646, 0.103956, 0.173427, 0.265085, 0.617335, 1.266469", \
           "0.054467, 0.065979, 0.108162, 0.174152, 0.265731, 0.625573, 1.257040", \
           "0.054361, 0.065398, 0.108385, 0.176655, 0.260448, 0.625236, 1.277790" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054668, 0.065232, 0.104893, 0.173418, 0.256886, 0.618699, 1.264107", \
           "0.054638, 0.065385, 0.104253, 0.173745, 0.257283, 0.617967, 1.254365", \
           "0.054321, 0.065279, 0.104270, 0.172990, 0.259451, 0.617474, 1.257760", \
           "0.056057, 0.064869, 0.104959, 0.173014, 0.257546, 0.620194, 1.254451", \
           "0.054512, 0.064646, 0.103956, 0.173427, 0.265085, 0.617335, 1.266469", \
           "0.054467, 0.065979, 0.108162, 0.174152, 0.265731, 0.625573, 1.257040", \
           "0.054361, 0.065398, 0.108385, 0.176655, 0.260448, 0.625236, 1.277790" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.260302, 0.270159, 0.299799, 0.341688, 0.389953, 0.589939, 0.938562", \
           "0.265546, 0.275630, 0.305002, 0.346993, 0.395175, 0.597630, 0.943344", \
           "0.284230, 0.294352, 0.323973, 0.365824, 0.413856, 0.616010, 0.961539", \
           "0.320912, 0.330890, 0.360151, 0.401337, 0.450519, 0.646721, 0.998900", \
           "0.380386, 0.390500, 0.419798, 0.460798, 0.509886, 0.712295, 1.057247", \
           "0.456435, 0.466615, 0.496178, 0.537985, 0.586130, 0.788600, 1.133405", \
           "0.545680, 0.555889, 0.585240, 0.626950, 0.674383, 0.875522, 1.221491" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221257, 0.229635, 0.254829, 0.290435, 0.331460, 0.501448, 0.797778", \
           "0.225714, 0.234285, 0.259252, 0.294944, 0.335898, 0.507986, 0.801842", \
           "0.241596, 0.250199, 0.275377, 0.310950, 0.351778, 0.523608, 0.817309", \
           "0.272775, 0.281256, 0.306129, 0.341136, 0.382941, 0.549713, 0.849065", \
           "0.323328, 0.331925, 0.356828, 0.391678, 0.433403, 0.605451, 0.898660", \
           "0.387970, 0.396623, 0.421752, 0.457288, 0.498211, 0.670310, 0.963395", \
           "0.463828, 0.472505, 0.497454, 0.532908, 0.573226, 0.744194, 1.038267" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056998, 0.069502, 0.113660, 0.182225, 0.271021, 0.660047, 1.344991", \
           "0.056925, 0.068978, 0.112514, 0.179377, 0.268430, 0.659461, 1.336718", \
           "0.057506, 0.070078, 0.111761, 0.183989, 0.276731, 0.659637, 1.341355", \
           "0.057536, 0.068779, 0.112708, 0.179555, 0.267885, 0.657661, 1.343957", \
           "0.057565, 0.069466, 0.113463, 0.184291, 0.277034, 0.661979, 1.343681", \
           "0.057279, 0.069671, 0.111326, 0.179491, 0.271222, 0.663178, 1.336278", \
           "0.061381, 0.071580, 0.119330, 0.194736, 0.279763, 0.662179, 1.346115" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056998, 0.069502, 0.113660, 0.182225, 0.271021, 0.660047, 1.344991", \
           "0.056925, 0.068978, 0.112514, 0.179377, 0.268430, 0.659461, 1.336718", \
           "0.057506, 0.070078, 0.111761, 0.183989, 0.276731, 0.659637, 1.341355", \
           "0.057536, 0.068779, 0.112708, 0.179555, 0.267885, 0.657661, 1.343957", \
           "0.057565, 0.069466, 0.113463, 0.184291, 0.277034, 0.661979, 1.343681", \
           "0.057279, 0.069671, 0.111326, 0.179491, 0.271222, 0.663178, 1.336278", \
           "0.061381, 0.071580, 0.119330, 0.194736, 0.279763, 0.662179, 1.346115" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.261012, 0.269988, 0.296284, 0.332417, 0.374085, 0.550651, 0.866755", \
           "0.265963, 0.274220, 0.300245, 0.336611, 0.378623, 0.560332, 0.864975", \
           "0.282061, 0.290877, 0.316571, 0.353072, 0.395053, 0.577288, 0.883174", \
           "0.313246, 0.322197, 0.348028, 0.384313, 0.426064, 0.608352, 0.925482", \
           "0.363235, 0.372233, 0.398234, 0.434621, 0.476430, 0.654015, 0.979793", \
           "0.426177, 0.435157, 0.460989, 0.497344, 0.539480, 0.721136, 1.041585", \
           "0.499097, 0.507035, 0.532978, 0.569363, 0.612062, 0.794013, 1.111461" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221860, 0.229490, 0.251842, 0.282555, 0.317972, 0.468053, 0.736741", \
           "0.226069, 0.233087, 0.255208, 0.286120, 0.321829, 0.476282, 0.735229", \
           "0.239752, 0.247246, 0.269086, 0.300112, 0.335795, 0.490695, 0.750698", \
           "0.266259, 0.273867, 0.295823, 0.326666, 0.362154, 0.517099, 0.786659", \
           "0.308750, 0.316398, 0.338499, 0.369428, 0.404965, 0.555912, 0.832824", \
           "0.362250, 0.369883, 0.391840, 0.422743, 0.458558, 0.612966, 0.885347", \
           "0.424232, 0.430980, 0.453031, 0.483959, 0.520252, 0.674911, 0.944742" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251090, 0.260946, 0.290586, 0.332475, 0.380740, 0.580726, 0.929350", \
           "0.254844, 0.264929, 0.294301, 0.336292, 0.384473, 0.586929, 0.932642", \
           "0.269734, 0.279855, 0.309476, 0.351328, 0.399360, 0.601513, 0.947043", \
           "0.299234, 0.309212, 0.338474, 0.379659, 0.428842, 0.625043, 0.977222", \
           "0.347108, 0.357222, 0.386519, 0.427519, 0.476608, 0.679017, 1.023968", \
           "0.406342, 0.416521, 0.446084, 0.487892, 0.536037, 0.738506, 1.083312", \
           "0.470991, 0.481200, 0.510551, 0.552261, 0.599694, 0.800833, 1.146802" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.213426, 0.221804, 0.246998, 0.282604, 0.323629, 0.493617, 0.789947", \
           "0.216618, 0.225189, 0.250156, 0.285848, 0.326802, 0.498890, 0.792746", \
           "0.229274, 0.237877, 0.263055, 0.298629, 0.339456, 0.511286, 0.804987", \
           "0.254349, 0.262830, 0.287703, 0.322710, 0.364515, 0.531287, 0.830639", \
           "0.295041, 0.303638, 0.328542, 0.363391, 0.405117, 0.577164, 0.870373", \
           "0.345390, 0.354043, 0.379172, 0.414708, 0.455631, 0.627730, 0.920815", \
           "0.400342, 0.409020, 0.433968, 0.469422, 0.509740, 0.680708, 0.974781" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347339, 0.356316, 0.382612, 0.418744, 0.460412, 0.636978, 0.953082", \
           "0.352290, 0.360547, 0.386572, 0.422939, 0.464950, 0.646659, 0.951302", \
           "0.368388, 0.377204, 0.402898, 0.439400, 0.481380, 0.663615, 0.969502", \
           "0.399573, 0.408524, 0.434355, 0.470641, 0.512391, 0.694679, 1.011809", \
           "0.449562, 0.458560, 0.484561, 0.520948, 0.562757, 0.740342, 1.066121", \
           "0.512504, 0.521484, 0.547316, 0.583672, 0.625807, 0.807464, 1.127912", \
           "0.585424, 0.593362, 0.619305, 0.655691, 0.698389, 0.880341, 1.197788" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295238, 0.302868, 0.325220, 0.355933, 0.391350, 0.541431, 0.810120", \
           "0.299447, 0.306465, 0.328586, 0.359498, 0.395208, 0.549660, 0.808607", \
           "0.313130, 0.320624, 0.342464, 0.373490, 0.409173, 0.564073, 0.824077", \
           "0.339637, 0.347246, 0.369202, 0.400045, 0.435532, 0.590477, 0.860037", \
           "0.382128, 0.389776, 0.411877, 0.442806, 0.478343, 0.629291, 0.906203", \
           "0.435629, 0.443261, 0.465219, 0.496121, 0.531936, 0.686344, 0.958725", \
           "0.497610, 0.504358, 0.526409, 0.557337, 0.593630, 0.748290, 1.018120" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.334776, 0.344633, 0.374273, 0.416162, 0.464427, 0.664413, 1.013036", \
           "0.338531, 0.348615, 0.377988, 0.419979, 0.468160, 0.670616, 1.016329", \
           "0.353421, 0.363542, 0.393163, 0.435014, 0.483046, 0.685200, 1.030730", \
           "0.382921, 0.392899, 0.422161, 0.463346, 0.512528, 0.708730, 1.060909", \
           "0.430794, 0.440908, 0.470206, 0.511206, 0.560294, 0.762704, 1.107655", \
           "0.490028, 0.500208, 0.529771, 0.571578, 0.619723, 0.822193, 1.166998", \
           "0.554677, 0.564886, 0.594238, 0.635948, 0.683381, 0.884520, 1.230488" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.284560, 0.292938, 0.318132, 0.353738, 0.394763, 0.564751, 0.861081", \
           "0.287752, 0.296323, 0.321290, 0.356982, 0.397936, 0.570023, 0.863880", \
           "0.300408, 0.309011, 0.334189, 0.369762, 0.410590, 0.582420, 0.876120", \
           "0.325483, 0.333964, 0.358836, 0.393844, 0.435649, 0.602421, 0.901773", \
           "0.366175, 0.374772, 0.399675, 0.434525, 0.476250, 0.648298, 0.941507", \
           "0.416524, 0.425177, 0.450306, 0.485842, 0.526765, 0.698864, 0.991949", \
           "0.471476, 0.480153, 0.505102, 0.540556, 0.580874, 0.751842, 1.045915" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.425105, 0.434082, 0.460378, 0.496511, 0.538178, 0.714744, 1.030848", \
           "0.431101, 0.439357, 0.465382, 0.501749, 0.543760, 0.725470, 1.030112", \
           "0.450296, 0.459112, 0.484806, 0.521308, 0.563288, 0.745523, 1.051410", \
           "0.486158, 0.495109, 0.520940, 0.557225, 0.598975, 0.781264, 1.098393", \
           "0.539246, 0.548244, 0.574245, 0.610632, 0.652441, 0.830026, 1.155805", \
           "0.602874, 0.611854, 0.637686, 0.674041, 0.716177, 0.897833, 1.218282", \
           "0.676268, 0.684207, 0.710149, 0.746535, 0.789233, 0.971185, 1.288633" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361340, 0.368969, 0.391321, 0.422034, 0.457452, 0.607532, 0.876221", \
           "0.366436, 0.373454, 0.395575, 0.426487, 0.462196, 0.616649, 0.875596", \
           "0.382752, 0.390245, 0.412085, 0.443111, 0.478795, 0.633695, 0.893698", \
           "0.413234, 0.420842, 0.442799, 0.473641, 0.509129, 0.664074, 0.933634", \
           "0.458359, 0.466008, 0.488108, 0.519037, 0.554575, 0.705522, 0.982434", \
           "0.512443, 0.520076, 0.542033, 0.572935, 0.608751, 0.763158, 1.035540", \
           "0.574828, 0.581576, 0.603627, 0.634555, 0.670848, 0.825507, 1.095338" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072865, 0.084354, 0.127697, 0.205531, 0.293713, 0.687548, 1.379150", \
           "0.073181, 0.084525, 0.128968, 0.205194, 0.295503, 0.685236, 1.367369", \
           "0.070100, 0.081792, 0.126574, 0.204612, 0.297289, 0.686059, 1.376014", \
           "0.070053, 0.082007, 0.127233, 0.203202, 0.294517, 0.688292, 1.366488", \
           "0.073183, 0.081777, 0.129097, 0.204342, 0.295957, 0.683149, 1.377073", \
           "0.072783, 0.083298, 0.128723, 0.204914, 0.296947, 0.688367, 1.368299", \
           "0.072356, 0.082606, 0.126960, 0.205555, 0.298755, 0.683645, 1.404403" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072865, 0.084354, 0.127697, 0.205531, 0.293713, 0.687548, 1.379150", \
           "0.073181, 0.084525, 0.128968, 0.205194, 0.295503, 0.685236, 1.367369", \
           "0.070100, 0.081792, 0.126574, 0.204612, 0.297289, 0.686059, 1.376014", \
           "0.070053, 0.082007, 0.127233, 0.203202, 0.294517, 0.688292, 1.366488", \
           "0.073183, 0.081777, 0.129097, 0.204342, 0.295957, 0.683149, 1.377073", \
           "0.072783, 0.083298, 0.128723, 0.204914, 0.296947, 0.688367, 1.368299", \
           "0.072356, 0.082606, 0.126960, 0.205555, 0.298755, 0.683645, 1.404403" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.430235, 0.440092, 0.469732, 0.511621, 0.559886, 0.759872, 1.108495", \
           "0.435479, 0.445563, 0.474935, 0.516926, 0.565108, 0.767563, 1.113277", \
           "0.454164, 0.464285, 0.493906, 0.535757, 0.583789, 0.785943, 1.131473", \
           "0.490845, 0.500823, 0.530084, 0.571270, 0.620452, 0.816654, 1.168833", \
           "0.550319, 0.560433, 0.589731, 0.630731, 0.679819, 0.882228, 1.227180", \
           "0.626368, 0.636548, 0.666111, 0.707919, 0.756063, 0.958533, 1.303338", \
           "0.715613, 0.725822, 0.755173, 0.796884, 0.844316, 1.045455, 1.391424" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.365700, 0.374078, 0.399272, 0.434878, 0.475903, 0.645891, 0.942221", \
           "0.370157, 0.378729, 0.403695, 0.439387, 0.480342, 0.652429, 0.946285", \
           "0.386039, 0.394642, 0.419820, 0.455394, 0.496221, 0.668051, 0.961752", \
           "0.417218, 0.425699, 0.450572, 0.485579, 0.527384, 0.694156, 0.993508", \
           "0.467771, 0.476368, 0.501271, 0.536121, 0.577846, 0.749894, 1.043103", \
           "0.532413, 0.541066, 0.566195, 0.601731, 0.642654, 0.814753, 1.107838", \
           "0.608271, 0.616948, 0.641897, 0.677351, 0.717669, 0.888637, 1.182710" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072699, 0.085706, 0.130891, 0.206167, 0.300142, 0.693739, 1.378383", \
           "0.072885, 0.085452, 0.130918, 0.206705, 0.298050, 0.693632, 1.376882", \
           "0.072931, 0.085316, 0.131445, 0.206373, 0.298553, 0.691209, 1.387167", \
           "0.073438, 0.086496, 0.131448, 0.206154, 0.297597, 0.690079, 1.376851", \
           "0.073784, 0.085916, 0.130847, 0.206850, 0.299095, 0.691691, 1.385583", \
           "0.073528, 0.086077, 0.132002, 0.207591, 0.299579, 0.690725, 1.374033", \
           "0.072687, 0.086073, 0.131138, 0.206395, 0.298770, 0.685515, 1.383227" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072699, 0.085706, 0.130891, 0.206167, 0.300142, 0.693739, 1.378383", \
           "0.072885, 0.085452, 0.130918, 0.206705, 0.298050, 0.693632, 1.376882", \
           "0.072931, 0.085316, 0.131445, 0.206373, 0.298553, 0.691209, 1.387167", \
           "0.073438, 0.086496, 0.131448, 0.206154, 0.297597, 0.690079, 1.376851", \
           "0.073784, 0.085916, 0.130847, 0.206850, 0.299095, 0.691691, 1.385583", \
           "0.073528, 0.086077, 0.132002, 0.207591, 0.299579, 0.690725, 1.374033", \
           "0.072687, 0.086073, 0.131138, 0.206395, 0.298770, 0.685515, 1.383227" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.620930, 0.629906, 0.656202, 0.692335, 0.734003, 0.910569, 1.226673", \
           "0.626649, 0.634906, 0.660931, 0.697298, 0.739309, 0.921018, 1.225661", \
           "0.645266, 0.654083, 0.679777, 0.716278, 0.758258, 0.940493, 1.246380", \
           "0.680123, 0.689074, 0.714905, 0.751190, 0.792941, 0.975229, 1.292359", \
           "0.736662, 0.745660, 0.771661, 0.808048, 0.849857, 1.027442, 1.353221", \
           "0.807588, 0.816568, 0.842400, 0.878756, 0.920892, 1.102548, 1.422996", \
           "0.889123, 0.897061, 0.923004, 0.959389, 1.002088, 1.184039, 1.501487" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.527791, 0.535420, 0.557772, 0.588485, 0.623902, 0.773983, 1.042672", \
           "0.532652, 0.539670, 0.561791, 0.592703, 0.628413, 0.782865, 1.041812", \
           "0.548476, 0.555970, 0.577810, 0.608836, 0.644519, 0.799419, 1.059423", \
           "0.578104, 0.585713, 0.607669, 0.638512, 0.673999, 0.828945, 1.098505", \
           "0.626163, 0.633811, 0.655912, 0.686841, 0.722378, 0.873326, 1.150238", \
           "0.686450, 0.694083, 0.716040, 0.746943, 0.782758, 0.937166, 1.209547", \
           "0.755754, 0.762502, 0.784553, 0.815481, 0.851774, 1.006433, 1.276264" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070237, 0.082449, 0.128193, 0.204028, 0.296078, 0.691217, 1.369320", \
           "0.070234, 0.082447, 0.130809, 0.204040, 0.295809, 0.685147, 1.376931", \
           "0.070216, 0.085063, 0.130785, 0.206258, 0.296926, 0.685046, 1.380630", \
           "0.070356, 0.085178, 0.129224, 0.204484, 0.296663, 0.691505, 1.371774", \
           "0.070314, 0.082580, 0.130483, 0.203050, 0.296307, 0.692914, 1.380196", \
           "0.071259, 0.085143, 0.127601, 0.203857, 0.296774, 0.693669, 1.380251", \
           "0.071061, 0.082824, 0.127138, 0.204205, 0.297992, 0.688624, 1.381405" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070237, 0.082449, 0.128193, 0.204028, 0.296078, 0.691217, 1.369320", \
           "0.070234, 0.082447, 0.130809, 0.204040, 0.295809, 0.685147, 1.376931", \
           "0.070216, 0.085063, 0.130785, 0.206258, 0.296926, 0.685046, 1.380630", \
           "0.070356, 0.085178, 0.129224, 0.204484, 0.296663, 0.691505, 1.371774", \
           "0.070314, 0.082580, 0.130483, 0.203050, 0.296307, 0.692914, 1.380196", \
           "0.071259, 0.085143, 0.127601, 0.203857, 0.296774, 0.693669, 1.380251", \
           "0.071061, 0.082824, 0.127138, 0.204205, 0.297992, 0.688624, 1.381405" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.632899, 0.642755, 0.672395, 0.714285, 0.762550, 0.962535, 1.311159", \
           "0.638366, 0.648450, 0.677822, 0.719813, 0.767994, 0.970450, 1.316163", \
           "0.657459, 0.667581, 0.697202, 0.739053, 0.787085, 0.989239, 1.334768", \
           "0.694910, 0.704888, 0.734149, 0.775335, 0.824517, 1.020719, 1.372898", \
           "0.750984, 0.761098, 0.790396, 0.831396, 0.880484, 1.082893, 1.427845", \
           "0.819098, 0.829278, 0.858841, 0.900648, 0.948793, 1.151263, 1.496068", \
           "0.897719, 0.907928, 0.937280, 0.978990, 1.026423, 1.227561, 1.573530" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537964, 0.546342, 0.571536, 0.607142, 0.648167, 0.818155, 1.114485", \
           "0.542611, 0.551182, 0.576149, 0.611841, 0.652795, 0.824882, 1.118739", \
           "0.558840, 0.567444, 0.592621, 0.628195, 0.669022, 0.840853, 1.134553", \
           "0.590673, 0.599154, 0.624027, 0.659034, 0.700839, 0.867611, 1.166963", \
           "0.638337, 0.646933, 0.671837, 0.706686, 0.748412, 0.920459, 1.213668", \
           "0.696233, 0.704886, 0.730015, 0.765551, 0.806474, 0.978573, 1.271658", \
           "0.763061, 0.771739, 0.796688, 0.832141, 0.872459, 1.043427, 1.337501" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074157, 0.086876, 0.132768, 0.208045, 0.299797, 0.689704, 1.387171", \
           "0.076857, 0.086626, 0.132010, 0.207796, 0.299909, 0.682851, 1.398609", \
           "0.074248, 0.090039, 0.132799, 0.208051, 0.299966, 0.691882, 1.386523", \
           "0.073709, 0.087557, 0.132443, 0.207621, 0.300306, 0.695761, 1.397670", \
           "0.074822, 0.087331, 0.132799, 0.207897, 0.301537, 0.690559, 1.378907", \
           "0.074183, 0.086340, 0.131597, 0.207429, 0.300846, 0.688657, 1.379047", \
           "0.074614, 0.087135, 0.132754, 0.208069, 0.300009, 0.694643, 1.378830" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074157, 0.086876, 0.132768, 0.208045, 0.299797, 0.689704, 1.387171", \
           "0.076857, 0.086626, 0.132010, 0.207796, 0.299909, 0.682851, 1.398609", \
           "0.074248, 0.090039, 0.132799, 0.208051, 0.299966, 0.691882, 1.386523", \
           "0.073709, 0.087557, 0.132443, 0.207621, 0.300306, 0.695761, 1.397670", \
           "0.074822, 0.087331, 0.132799, 0.207897, 0.301537, 0.690559, 1.378907", \
           "0.074183, 0.086340, 0.131597, 0.207429, 0.300846, 0.688657, 1.379047", \
           "0.074614, 0.087135, 0.132754, 0.208069, 0.300009, 0.694643, 1.378830" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.684130, 0.693107, 0.719403, 0.755536, 0.797203, 0.973769, 1.289873", \
           "0.690324, 0.698580, 0.724605, 0.760972, 0.802983, 0.984693, 1.289335", \
           "0.709778, 0.718594, 0.744288, 0.780789, 0.822769, 1.005005, 1.310891", \
           "0.746563, 0.755514, 0.781345, 0.817631, 0.859381, 1.041670, 1.358799", \
           "0.802255, 0.811253, 0.837254, 0.873641, 0.915450, 1.093035, 1.418814", \
           "0.870827, 0.879806, 0.905639, 0.941994, 0.984130, 1.165786, 1.486235", \
           "0.949572, 0.957510, 0.983453, 1.019839, 1.062537, 1.244489, 1.561937" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.581511, 0.589141, 0.611492, 0.642205, 0.677623, 0.827704, 1.096392", \
           "0.586775, 0.593793, 0.615914, 0.646826, 0.682536, 0.836989, 1.095935", \
           "0.603311, 0.610805, 0.632645, 0.663671, 0.699354, 0.854254, 1.114258", \
           "0.634579, 0.642187, 0.664143, 0.694986, 0.730474, 0.885419, 1.154979", \
           "0.681917, 0.689565, 0.711666, 0.742595, 0.778132, 0.929080, 1.205992", \
           "0.740203, 0.747835, 0.769793, 0.800695, 0.836510, 0.990918, 1.263300", \
           "0.807136, 0.813884, 0.835935, 0.866863, 0.903156, 1.057815, 1.327646" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071238, 0.083375, 0.127279, 0.203449, 0.297391, 0.697959, 1.410602", \
           "0.070658, 0.082669, 0.127556, 0.202897, 0.297196, 0.706165, 1.370648", \
           "0.070649, 0.083025, 0.127486, 0.202797, 0.295550, 0.704508, 1.372588", \
           "0.070583, 0.082649, 0.127352, 0.203300, 0.295804, 0.682856, 1.371108", \
           "0.070524, 0.082650, 0.127827, 0.202955, 0.296199, 0.688309, 1.369338", \
           "0.070065, 0.082837, 0.127452, 0.202282, 0.296304, 0.691793, 1.368471", \
           "0.070115, 0.082230, 0.127650, 0.203413, 0.294488, 0.690885, 1.362507" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071238, 0.083375, 0.127279, 0.203449, 0.297391, 0.697959, 1.410602", \
           "0.070658, 0.082669, 0.127556, 0.202897, 0.297196, 0.706165, 1.370648", \
           "0.070649, 0.083025, 0.127486, 0.202797, 0.295550, 0.704508, 1.372588", \
           "0.070583, 0.082649, 0.127352, 0.203300, 0.295804, 0.682856, 1.371108", \
           "0.070524, 0.082650, 0.127827, 0.202955, 0.296199, 0.688309, 1.369338", \
           "0.070065, 0.082837, 0.127452, 0.202282, 0.296304, 0.691793, 1.368471", \
           "0.070115, 0.082230, 0.127650, 0.203413, 0.294488, 0.690885, 1.362507" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.682187, 0.692044, 0.721684, 0.763573, 0.811838, 1.011824, 1.360447", \
           "0.686855, 0.696939, 0.726311, 0.768302, 0.816483, 1.018939, 1.364652", \
           "0.705145, 0.715266, 0.744887, 0.786739, 0.834771, 1.036924, 1.382454", \
           "0.741057, 0.751035, 0.780297, 0.821482, 0.870665, 1.066867, 1.419045", \
           "0.797597, 0.807711, 0.837009, 0.878009, 0.927097, 1.129507, 1.474458", \
           "0.868415, 0.878595, 0.908158, 0.949965, 0.998110, 1.200580, 1.545385", \
           "0.949110, 0.959319, 0.988670, 1.030381, 1.077814, 1.278952, 1.624921" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.579859, 0.588237, 0.613431, 0.649037, 0.690062, 0.860050, 1.156380", \
           "0.583826, 0.592398, 0.617365, 0.653057, 0.694011, 0.866098, 1.159955", \
           "0.599373, 0.607976, 0.633154, 0.668728, 0.709555, 0.881386, 1.175086", \
           "0.629899, 0.638380, 0.663252, 0.698260, 0.740065, 0.906837, 1.206188", \
           "0.677958, 0.686555, 0.711458, 0.746307, 0.788033, 0.960081, 1.253289", \
           "0.738153, 0.746805, 0.771934, 0.807470, 0.848394, 1.020493, 1.313577", \
           "0.806743, 0.815421, 0.840370, 0.875824, 0.916142, 1.087109, 1.381183" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073272, 0.086074, 0.131857, 0.207545, 0.299201, 0.689723, 1.372953", \
           "0.073484, 0.086056, 0.131701, 0.207845, 0.299380, 0.689421, 1.369380", \
           "0.073703, 0.085894, 0.131410, 0.207072, 0.298894, 0.690487, 1.374426", \
           "0.073578, 0.086105, 0.131358, 0.207693, 0.298767, 0.689838, 1.380755", \
           "0.073853, 0.086464, 0.132004, 0.207591, 0.298829, 0.692860, 1.371361", \
           "0.073930, 0.086227, 0.132073, 0.207730, 0.298414, 0.693758, 1.378689", \
           "0.074062, 0.086667, 0.133472, 0.207707, 0.298895, 0.689931, 1.399155" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073272, 0.086074, 0.131857, 0.207545, 0.299201, 0.689723, 1.372953", \
           "0.073484, 0.086056, 0.131701, 0.207845, 0.299380, 0.689421, 1.369380", \
           "0.073703, 0.085894, 0.131410, 0.207072, 0.298894, 0.690487, 1.374426", \
           "0.073578, 0.086105, 0.131358, 0.207693, 0.298767, 0.689838, 1.380755", \
           "0.073853, 0.086464, 0.132004, 0.207591, 0.298829, 0.692860, 1.371361", \
           "0.073930, 0.086227, 0.132073, 0.207730, 0.298414, 0.693758, 1.378689", \
           "0.074062, 0.086667, 0.133472, 0.207707, 0.298895, 0.689931, 1.399155" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.272755, 0.281732, 0.308028, 0.344160, 0.385828, 0.562394, 0.878498", \
           "0.277812, 0.286068, 0.312093, 0.348460, 0.390471, 0.572180, 0.876823", \
           "0.294204, 0.303020, 0.328714, 0.365215, 0.407195, 0.589431, 0.895317", \
           "0.325891, 0.334842, 0.360672, 0.396958, 0.438708, 0.620997, 0.938126", \
           "0.378138, 0.387136, 0.413137, 0.449524, 0.491333, 0.668918, 0.994697", \
           "0.444942, 0.453922, 0.479754, 0.516110, 0.558246, 0.739902, 1.060351", \
           "0.524460, 0.532398, 0.558340, 0.594726, 0.637424, 0.819376, 1.136824" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.231842, 0.239472, 0.261823, 0.292536, 0.327954, 0.478035, 0.746723", \
           "0.236140, 0.243158, 0.265279, 0.296191, 0.331901, 0.486353, 0.745300", \
           "0.250073, 0.257567, 0.279407, 0.310433, 0.346116, 0.501016, 0.761020", \
           "0.277007, 0.284615, 0.306571, 0.337414, 0.372902, 0.527847, 0.797407", \
           "0.321417, 0.329066, 0.351166, 0.382095, 0.417633, 0.568580, 0.845492", \
           "0.378201, 0.385834, 0.407791, 0.438693, 0.474509, 0.628917, 0.901298", \
           "0.445791, 0.452538, 0.474589, 0.505517, 0.541811, 0.696470, 0.966300" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052838, 0.063050, 0.100315, 0.164458, 0.249638, 0.605002, 1.195492", \
           "0.052184, 0.063690, 0.100664, 0.165740, 0.246452, 0.590269, 1.221081", \
           "0.052324, 0.062675, 0.100470, 0.165434, 0.245228, 0.585482, 1.204198", \
           "0.052235, 0.063023, 0.100920, 0.166727, 0.246088, 0.592868, 1.192108", \
           "0.052503, 0.062774, 0.100685, 0.165477, 0.247205, 0.608782, 1.181492", \
           "0.052569, 0.063372, 0.100580, 0.165512, 0.246412, 0.588735, 1.187118", \
           "0.051867, 0.063375, 0.100835, 0.164988, 0.245206, 0.589720, 1.190066" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052838, 0.063050, 0.100315, 0.164458, 0.249638, 0.605002, 1.195492", \
           "0.052184, 0.063690, 0.100664, 0.165740, 0.246452, 0.590269, 1.221081", \
           "0.052324, 0.062675, 0.100470, 0.165434, 0.245228, 0.585482, 1.204198", \
           "0.052235, 0.063023, 0.100920, 0.166727, 0.246088, 0.592868, 1.192108", \
           "0.052503, 0.062774, 0.100685, 0.165477, 0.247205, 0.608782, 1.181492", \
           "0.052569, 0.063372, 0.100580, 0.165512, 0.246412, 0.588735, 1.187118", \
           "0.051867, 0.063375, 0.100835, 0.164988, 0.245206, 0.589720, 1.190066" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.262899, 0.272755, 0.302395, 0.344285, 0.392550, 0.592535, 0.941159", \
           "0.266753, 0.276837, 0.306210, 0.348200, 0.396382, 0.598837, 0.944551", \
           "0.281462, 0.291583, 0.321204, 0.363055, 0.411087, 0.613241, 0.958771", \
           "0.310316, 0.320294, 0.349556, 0.390741, 0.439924, 0.636125, 0.988304", \
           "0.357930, 0.368044, 0.397342, 0.438341, 0.487430, 0.689839, 1.034790", \
           "0.418807, 0.428986, 0.458550, 0.500357, 0.548502, 0.750971, 1.095777", \
           "0.487041, 0.497250, 0.526602, 0.568312, 0.615745, 0.816883, 1.162852" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223464, 0.231842, 0.257036, 0.292642, 0.333667, 0.503655, 0.799985", \
           "0.226740, 0.235312, 0.260278, 0.295970, 0.336925, 0.509012, 0.802868", \
           "0.239242, 0.247846, 0.273023, 0.308597, 0.349424, 0.521255, 0.814955", \
           "0.263769, 0.272250, 0.297123, 0.332130, 0.373935, 0.540707, 0.840059", \
           "0.304240, 0.312837, 0.337740, 0.372590, 0.414315, 0.586363, 0.879572", \
           "0.355986, 0.364638, 0.389767, 0.425303, 0.466226, 0.638326, 0.931410", \
           "0.413985, 0.422663, 0.447611, 0.483065, 0.523383, 0.694351, 0.988424" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055582, 0.067270, 0.108649, 0.178464, 0.264066, 0.630562, 1.274491", \
           "0.055372, 0.067571, 0.109015, 0.178124, 0.263943, 0.628125, 1.272913", \
           "0.055756, 0.067229, 0.108703, 0.178141, 0.264820, 0.630874, 1.274633", \
           "0.055561, 0.067263, 0.109097, 0.178899, 0.264149, 0.629505, 1.246847", \
           "0.055959, 0.067177, 0.109842, 0.178883, 0.263002, 0.629949, 1.274886", \
           "0.056986, 0.069150, 0.111142, 0.180885, 0.265513, 0.636896, 1.256403", \
           "0.056111, 0.067807, 0.109058, 0.178508, 0.263422, 0.627776, 1.252925" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055582, 0.067270, 0.108649, 0.178464, 0.264066, 0.630562, 1.274491", \
           "0.055372, 0.067571, 0.109015, 0.178124, 0.263943, 0.628125, 1.272913", \
           "0.055756, 0.067229, 0.108703, 0.178141, 0.264820, 0.630874, 1.274633", \
           "0.055561, 0.067263, 0.109097, 0.178899, 0.264149, 0.629505, 1.246847", \
           "0.055959, 0.067177, 0.109842, 0.178883, 0.263002, 0.629949, 1.274886", \
           "0.056986, 0.069150, 0.111142, 0.180885, 0.265513, 0.636896, 1.256403", \
           "0.056111, 0.067807, 0.109058, 0.178508, 0.263422, 0.627776, 1.252925" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.387266, 0.396242, 0.422538, 0.458671, 0.500339, 0.676905, 0.993009", \
           "0.392322, 0.400579, 0.426604, 0.462971, 0.504982, 0.686691, 0.991334", \
           "0.408715, 0.417531, 0.443225, 0.479726, 0.521706, 0.703941, 1.009828", \
           "0.440401, 0.449352, 0.475183, 0.511469, 0.553219, 0.735508, 1.052637", \
           "0.492649, 0.501647, 0.527648, 0.564035, 0.605843, 0.783429, 1.109207", \
           "0.559453, 0.568433, 0.594265, 0.630621, 0.672757, 0.854413, 1.174861", \
           "0.638970, 0.646909, 0.672851, 0.709237, 0.751935, 0.933887, 1.251335" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.329176, 0.336806, 0.359158, 0.389871, 0.425288, 0.575369, 0.844057", \
           "0.333474, 0.340492, 0.362613, 0.393525, 0.429235, 0.583688, 0.842634", \
           "0.347407, 0.354901, 0.376741, 0.407767, 0.443450, 0.598350, 0.858354", \
           "0.374341, 0.381950, 0.403906, 0.434749, 0.470236, 0.625182, 0.894741", \
           "0.418751, 0.426400, 0.448501, 0.479429, 0.514967, 0.665914, 0.942826", \
           "0.475535, 0.483168, 0.505125, 0.536028, 0.571843, 0.726251, 0.998632", \
           "0.543125, 0.549872, 0.571924, 0.602851, 0.639145, 0.793804, 1.063635" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052202, 0.062215, 0.100443, 0.164113, 0.245386, 0.594177, 1.191881", \
           "0.052438, 0.062296, 0.099951, 0.165487, 0.249397, 0.615012, 1.190151", \
           "0.052131, 0.062280, 0.099995, 0.164295, 0.245640, 0.589812, 1.212174", \
           "0.052138, 0.062875, 0.099937, 0.165026, 0.248976, 0.594592, 1.190579", \
           "0.052519, 0.063063, 0.099991, 0.164004, 0.244142, 0.586943, 1.196186", \
           "0.052918, 0.062973, 0.100981, 0.165836, 0.247263, 0.586114, 1.195513", \
           "0.052123, 0.062980, 0.103065, 0.166649, 0.247628, 0.591034, 1.198121" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052202, 0.062215, 0.100443, 0.164113, 0.245386, 0.594177, 1.191881", \
           "0.052438, 0.062296, 0.099951, 0.165487, 0.249397, 0.615012, 1.190151", \
           "0.052131, 0.062280, 0.099995, 0.164295, 0.245640, 0.589812, 1.212174", \
           "0.052138, 0.062875, 0.099937, 0.165026, 0.248976, 0.594592, 1.190579", \
           "0.052519, 0.063063, 0.099991, 0.164004, 0.244142, 0.586943, 1.196186", \
           "0.052918, 0.062973, 0.100981, 0.165836, 0.247263, 0.586114, 1.195513", \
           "0.052123, 0.062980, 0.103065, 0.166649, 0.247628, 0.591034, 1.198121" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.362466, 0.372323, 0.401963, 0.443852, 0.492117, 0.692103, 1.040726", \
           "0.366320, 0.376405, 0.405777, 0.447768, 0.495949, 0.698405, 1.044118", \
           "0.381029, 0.391151, 0.420772, 0.462623, 0.510655, 0.712808, 1.058338", \
           "0.409884, 0.419862, 0.449123, 0.490309, 0.539491, 0.735693, 1.087872", \
           "0.457497, 0.467611, 0.496909, 0.537909, 0.586997, 0.789406, 1.134358", \
           "0.518374, 0.528554, 0.558117, 0.599924, 0.648069, 0.850539, 1.195344", \
           "0.586609, 0.596818, 0.626169, 0.667879, 0.715312, 0.916451, 1.262420" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.308096, 0.316474, 0.341668, 0.377274, 0.418299, 0.588287, 0.884617", \
           "0.311372, 0.319944, 0.344910, 0.380603, 0.421557, 0.593644, 0.887500", \
           "0.323875, 0.332478, 0.357656, 0.393229, 0.434057, 0.605887, 0.899587", \
           "0.348401, 0.356882, 0.381755, 0.416762, 0.458567, 0.625339, 0.924691", \
           "0.388873, 0.397469, 0.422373, 0.457222, 0.498948, 0.670995, 0.964204", \
           "0.440618, 0.449271, 0.474400, 0.509936, 0.550859, 0.722958, 1.016043", \
           "0.498617, 0.507295, 0.532244, 0.567698, 0.608015, 0.778983, 1.073057" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061930, 0.072439, 0.111124, 0.173123, 0.257899, 0.632494, 1.292178", \
           "0.062106, 0.075304, 0.113294, 0.179014, 0.263622, 0.628260, 1.273724", \
           "0.062073, 0.067541, 0.108379, 0.173155, 0.262993, 0.626704, 1.262188", \
           "0.062011, 0.067320, 0.111516, 0.173321, 0.261213, 0.639573, 1.282417", \
           "0.061817, 0.073385, 0.113501, 0.179955, 0.264168, 0.625970, 1.290949", \
           "0.062541, 0.071406, 0.108708, 0.176412, 0.259885, 0.634115, 1.281296", \
           "0.061823, 0.074374, 0.115398, 0.183080, 0.270026, 0.630265, 1.275995" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061930, 0.072439, 0.111124, 0.173123, 0.257899, 0.632494, 1.292178", \
           "0.062106, 0.075304, 0.113294, 0.179014, 0.263622, 0.628260, 1.273724", \
           "0.062073, 0.067541, 0.108379, 0.173155, 0.262993, 0.626704, 1.262188", \
           "0.062011, 0.067320, 0.111516, 0.173321, 0.261213, 0.639573, 1.282417", \
           "0.061817, 0.073385, 0.113501, 0.179955, 0.264168, 0.625970, 1.290949", \
           "0.062541, 0.071406, 0.108708, 0.176412, 0.259885, 0.634115, 1.281296", \
           "0.061823, 0.074374, 0.115398, 0.183080, 0.270026, 0.630265, 1.275995" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252439, 0.261416, 0.287712, 0.323845, 0.365512, 0.542078, 0.858182", \
           "0.258435, 0.266691, 0.292716, 0.329083, 0.371094, 0.552804, 0.857446", \
           "0.277630, 0.286446, 0.312140, 0.348642, 0.390622, 0.572857, 0.878744", \
           "0.313492, 0.322443, 0.348274, 0.384559, 0.426309, 0.608598, 0.925727", \
           "0.366580, 0.375578, 0.401579, 0.437966, 0.479775, 0.657360, 0.983139", \
           "0.430208, 0.439188, 0.465020, 0.501375, 0.543511, 0.725167, 1.045616", \
           "0.503602, 0.511541, 0.537483, 0.573869, 0.616567, 0.798519, 1.115967" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214574, 0.222203, 0.244555, 0.275268, 0.310685, 0.460766, 0.729455", \
           "0.219670, 0.226688, 0.248809, 0.279721, 0.315430, 0.469883, 0.728829", \
           "0.235986, 0.243479, 0.265319, 0.296345, 0.332029, 0.486928, 0.746932", \
           "0.266468, 0.274076, 0.296033, 0.326875, 0.362363, 0.517308, 0.786868", \
           "0.311593, 0.319241, 0.341342, 0.372271, 0.407808, 0.558756, 0.835668", \
           "0.365677, 0.373310, 0.395267, 0.426169, 0.461985, 0.616392, 0.888774", \
           "0.428062, 0.434810, 0.456861, 0.487789, 0.524082, 0.678741, 0.948572" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052432, 0.062775, 0.100127, 0.165877, 0.244551, 0.592119, 1.194166", \
           "0.052416, 0.063037, 0.099705, 0.166320, 0.243914, 0.587521, 1.190665", \
           "0.052692, 0.062514, 0.100004, 0.164785, 0.246655, 0.588241, 1.189839", \
           "0.053841, 0.062113, 0.099476, 0.164692, 0.243630, 0.593316, 1.193979", \
           "0.052669, 0.062324, 0.099907, 0.165645, 0.251584, 0.585130, 1.202714", \
           "0.052760, 0.063519, 0.104549, 0.166679, 0.251227, 0.592825, 1.196961", \
           "0.052038, 0.062413, 0.101187, 0.168607, 0.248388, 0.591898, 1.199404" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052432, 0.062775, 0.100127, 0.165877, 0.244551, 0.592119, 1.194166", \
           "0.052416, 0.063037, 0.099705, 0.166320, 0.243914, 0.587521, 1.190665", \
           "0.052692, 0.062514, 0.100004, 0.164785, 0.246655, 0.588241, 1.189839", \
           "0.053841, 0.062113, 0.099476, 0.164692, 0.243630, 0.593316, 1.193979", \
           "0.052669, 0.062324, 0.099907, 0.165645, 0.251584, 0.585130, 1.202714", \
           "0.052760, 0.063519, 0.104549, 0.166679, 0.251227, 0.592825, 1.196961", \
           "0.052038, 0.062413, 0.101187, 0.168607, 0.248388, 0.591898, 1.199404" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.249031, 0.258888, 0.288528, 0.330417, 0.378682, 0.578668, 0.927291", \
           "0.254275, 0.264359, 0.293731, 0.335722, 0.383904, 0.586359, 0.932073", \
           "0.272960, 0.283081, 0.312702, 0.354553, 0.402585, 0.604739, 0.950269", \
           "0.309641, 0.319619, 0.348880, 0.390066, 0.439248, 0.635450, 0.987629", \
           "0.369115, 0.379229, 0.408527, 0.449527, 0.498615, 0.701024, 1.045976", \
           "0.445164, 0.455344, 0.484907, 0.526715, 0.574859, 0.777329, 1.122134", \
           "0.534409, 0.544618, 0.573969, 0.615680, 0.663112, 0.864251, 1.210220" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211677, 0.220055, 0.245249, 0.280855, 0.321880, 0.491868, 0.788198", \
           "0.216134, 0.224705, 0.249672, 0.285364, 0.326318, 0.498405, 0.792262", \
           "0.232016, 0.240619, 0.265797, 0.301370, 0.342197, 0.514028, 0.807728", \
           "0.263195, 0.271676, 0.296548, 0.331556, 0.373361, 0.540132, 0.839484", \
           "0.313748, 0.322345, 0.347248, 0.382098, 0.423823, 0.595871, 0.889079", \
           "0.378390, 0.387042, 0.412171, 0.447707, 0.488631, 0.660730, 0.953814", \
           "0.454247, 0.462925, 0.487874, 0.523328, 0.563646, 0.734613, 1.028687" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054661, 0.066177, 0.108140, 0.172638, 0.257996, 0.625510, 1.276269", \
           "0.055426, 0.066682, 0.107457, 0.171767, 0.256049, 0.624034, 1.271652", \
           "0.055472, 0.067531, 0.106360, 0.174483, 0.262544, 0.624425, 1.278309", \
           "0.055163, 0.065540, 0.106801, 0.171061, 0.255549, 0.628033, 1.269868", \
           "0.055167, 0.066429, 0.108274, 0.174983, 0.262339, 0.623895, 1.264427", \
           "0.054864, 0.066144, 0.105953, 0.170252, 0.258847, 0.628113, 1.270780", \
           "0.059065, 0.069343, 0.113492, 0.185325, 0.267325, 0.631760, 1.283858" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054661, 0.066177, 0.108140, 0.172638, 0.257996, 0.625510, 1.276269", \
           "0.055426, 0.066682, 0.107457, 0.171767, 0.256049, 0.624034, 1.271652", \
           "0.055472, 0.067531, 0.106360, 0.174483, 0.262544, 0.624425, 1.278309", \
           "0.055163, 0.065540, 0.106801, 0.171061, 0.255549, 0.628033, 1.269868", \
           "0.055167, 0.066429, 0.108274, 0.174983, 0.262339, 0.623895, 1.264427", \
           "0.054864, 0.066144, 0.105953, 0.170252, 0.258847, 0.628113, 1.270780", \
           "0.059065, 0.069343, 0.113492, 0.185325, 0.267325, 0.631760, 1.283858" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.261430, 0.270406, 0.296702, 0.332835, 0.374503, 0.551068, 0.867172", \
           "0.266501, 0.274758, 0.300783, 0.337150, 0.379161, 0.560870, 0.865513", \
           "0.282700, 0.291516, 0.317210, 0.353711, 0.395691, 0.577926, 0.883813", \
           "0.313951, 0.322902, 0.348733, 0.385018, 0.426769, 0.609057, 0.926187", \
           "0.363860, 0.372858, 0.398859, 0.435246, 0.477054, 0.654639, 0.980418", \
           "0.426979, 0.435959, 0.461791, 0.498147, 0.540283, 0.721939, 1.042387", \
           "0.500280, 0.508219, 0.534161, 0.570547, 0.613245, 0.795197, 1.112645" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.222215, 0.229845, 0.252197, 0.282910, 0.318327, 0.468408, 0.737096", \
           "0.226526, 0.233544, 0.255665, 0.286577, 0.322287, 0.476740, 0.735686", \
           "0.240295, 0.247788, 0.269628, 0.300654, 0.336338, 0.491237, 0.751241", \
           "0.266858, 0.274467, 0.296423, 0.327266, 0.362753, 0.517699, 0.787259", \
           "0.309281, 0.316929, 0.339030, 0.369959, 0.405496, 0.556444, 0.833355", \
           "0.362932, 0.370565, 0.392523, 0.423425, 0.459240, 0.613648, 0.886029", \
           "0.425238, 0.431986, 0.454037, 0.484965, 0.521258, 0.675917, 0.945748" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054615, 0.065523, 0.104630, 0.173923, 0.262529, 0.635178, 1.264497", \
           "0.054284, 0.065500, 0.105219, 0.173291, 0.259161, 0.616084, 1.275958", \
           "0.054326, 0.065396, 0.105271, 0.174547, 0.258280, 0.619770, 1.268198", \
           "0.054163, 0.065414, 0.105441, 0.173749, 0.259582, 0.623516, 1.256162", \
           "0.054635, 0.065195, 0.105280, 0.173366, 0.259651, 0.635337, 1.245500", \
           "0.054228, 0.065083, 0.105291, 0.173398, 0.260591, 0.623753, 1.260757", \
           "0.054222, 0.065688, 0.105729, 0.173741, 0.257790, 0.617932, 1.275576" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054615, 0.065523, 0.104630, 0.173923, 0.262529, 0.635178, 1.264497", \
           "0.054284, 0.065500, 0.105219, 0.173291, 0.259161, 0.616084, 1.275958", \
           "0.054326, 0.065396, 0.105271, 0.174547, 0.258280, 0.619770, 1.268198", \
           "0.054163, 0.065414, 0.105441, 0.173749, 0.259582, 0.623516, 1.256162", \
           "0.054635, 0.065195, 0.105280, 0.173366, 0.259651, 0.635337, 1.245500", \
           "0.054228, 0.065083, 0.105291, 0.173398, 0.260591, 0.623753, 1.260757", \
           "0.054222, 0.065688, 0.105729, 0.173741, 0.257790, 0.617932, 1.275576" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.250226, 0.260083, 0.289723, 0.331612, 0.379877, 0.579863, 0.928486", \
           "0.254120, 0.264204, 0.293577, 0.335567, 0.383749, 0.586204, 0.931918", \
           "0.269081, 0.279203, 0.308824, 0.350675, 0.398707, 0.600861, 0.946390", \
           "0.298617, 0.308595, 0.337856, 0.379042, 0.428224, 0.624426, 0.976605", \
           "0.346507, 0.356621, 0.385919, 0.426919, 0.476007, 0.678416, 1.023368", \
           "0.405785, 0.415964, 0.445527, 0.487335, 0.535480, 0.737949, 1.082755", \
           "0.470469, 0.480678, 0.510030, 0.551740, 0.599173, 0.800312, 1.146280" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.212692, 0.221070, 0.246264, 0.281870, 0.322895, 0.492883, 0.789213", \
           "0.216002, 0.224574, 0.249540, 0.285232, 0.326187, 0.498274, 0.792130", \
           "0.228719, 0.237322, 0.262500, 0.298074, 0.338901, 0.510731, 0.804432", \
           "0.253824, 0.262306, 0.287178, 0.322186, 0.363991, 0.530762, 0.830114", \
           "0.294531, 0.303128, 0.328031, 0.362881, 0.404606, 0.576654, 0.869862", \
           "0.344917, 0.353569, 0.378698, 0.414234, 0.455158, 0.627257, 0.920341", \
           "0.399899, 0.408577, 0.433525, 0.468979, 0.509297, 0.680265, 0.974338" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057658, 0.070305, 0.113778, 0.188881, 0.276683, 0.664484, 1.342283", \
           "0.057737, 0.070327, 0.113950, 0.187498, 0.278629, 0.659278, 1.326355", \
           "0.057834, 0.070324, 0.113747, 0.187651, 0.276719, 0.660471, 1.344545", \
           "0.057927, 0.070332, 0.114711, 0.187384, 0.278385, 0.666803, 1.314751", \
           "0.057748, 0.070188, 0.115081, 0.187374, 0.277463, 0.661653, 1.346246", \
           "0.060049, 0.072652, 0.117268, 0.190315, 0.278391, 0.668751, 1.335627", \
           "0.058450, 0.070479, 0.114267, 0.187532, 0.278686, 0.662331, 1.336150" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057658, 0.070305, 0.113778, 0.188881, 0.276683, 0.664484, 1.342283", \
           "0.057737, 0.070327, 0.113950, 0.187498, 0.278629, 0.659278, 1.326355", \
           "0.057834, 0.070324, 0.113747, 0.187651, 0.276719, 0.660471, 1.344545", \
           "0.057927, 0.070332, 0.114711, 0.187384, 0.278385, 0.666803, 1.314751", \
           "0.057748, 0.070188, 0.115081, 0.187374, 0.277463, 0.661653, 1.346246", \
           "0.060049, 0.072652, 0.117268, 0.190315, 0.278391, 0.668751, 1.335627", \
           "0.058450, 0.070479, 0.114267, 0.187532, 0.278686, 0.662331, 1.336150" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.349691, 0.358668, 0.384964, 0.421097, 0.462764, 0.639330, 0.955434", \
           "0.354917, 0.363173, 0.389198, 0.425565, 0.467576, 0.649286, 0.953929", \
           "0.371007, 0.379823, 0.405517, 0.442018, 0.483999, 0.666234, 0.972120", \
           "0.400854, 0.409805, 0.435636, 0.471921, 0.513671, 0.695960, 1.013089", \
           "0.450616, 0.459615, 0.485615, 0.522002, 0.563811, 0.741396, 1.067175", \
           "0.520905, 0.529885, 0.555717, 0.592073, 0.634209, 0.815865, 1.136313", \
           "0.609205, 0.617143, 0.643085, 0.679471, 0.722169, 0.904121, 1.221569" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.297238, 0.304868, 0.327219, 0.357932, 0.393350, 0.543430, 0.812119", \
           "0.301679, 0.308697, 0.330819, 0.361730, 0.397440, 0.551893, 0.810839", \
           "0.315356, 0.322850, 0.344690, 0.375716, 0.411399, 0.566299, 0.826302", \
           "0.340726, 0.348334, 0.370290, 0.401133, 0.436621, 0.591566, 0.861126", \
           "0.383024, 0.390672, 0.412773, 0.443702, 0.479239, 0.630187, 0.907099", \
           "0.442769, 0.450402, 0.472360, 0.503262, 0.539077, 0.693485, 0.965866", \
           "0.517824, 0.524571, 0.546623, 0.577550, 0.613844, 0.768503, 1.038334" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053731, 0.065320, 0.106466, 0.167361, 0.227228, 0.625252, 1.253514", \
           "0.054069, 0.064733, 0.104620, 0.158385, 0.236638, 0.652324, 1.255601", \
           "0.054256, 0.064756, 0.104449, 0.174994, 0.258307, 0.626234, 1.293179", \
           "0.054188, 0.064990, 0.104493, 0.173192, 0.261138, 0.625265, 1.254617", \
           "0.054166, 0.065584, 0.104249, 0.173208, 0.257559, 0.622686, 1.263784", \
           "0.054415, 0.065278, 0.105172, 0.174112, 0.261267, 0.621521, 1.251638", \
           "0.054454, 0.065832, 0.108243, 0.175657, 0.260765, 0.620222, 1.254714" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053731, 0.065320, 0.106466, 0.167361, 0.227228, 0.625252, 1.253514", \
           "0.054069, 0.064733, 0.104620, 0.158385, 0.236638, 0.652324, 1.255601", \
           "0.054256, 0.064756, 0.104449, 0.174994, 0.258307, 0.626234, 1.293179", \
           "0.054188, 0.064990, 0.104493, 0.173192, 0.261138, 0.625265, 1.254617", \
           "0.054166, 0.065584, 0.104249, 0.173208, 0.257559, 0.622686, 1.263784", \
           "0.054415, 0.065278, 0.105172, 0.174112, 0.261267, 0.621521, 1.251638", \
           "0.054454, 0.065832, 0.108243, 0.175657, 0.260765, 0.620222, 1.254714" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.336670, 0.346526, 0.376166, 0.418055, 0.466320, 0.666306, 1.014930", \
           "0.340498, 0.350582, 0.379954, 0.421945, 0.470126, 0.672582, 1.018295", \
           "0.355326, 0.365447, 0.395068, 0.436920, 0.484952, 0.687105, 1.032635", \
           "0.384086, 0.394064, 0.423325, 0.464511, 0.513693, 0.709895, 1.062074", \
           "0.431537, 0.441651, 0.470949, 0.511949, 0.561037, 0.763446, 1.108398", \
           "0.497933, 0.508113, 0.537676, 0.579483, 0.627628, 0.830098, 1.174903", \
           "0.581269, 0.591478, 0.620829, 0.662540, 0.709972, 0.911111, 1.257080" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.286169, 0.294547, 0.319741, 0.355347, 0.396372, 0.566360, 0.862690", \
           "0.289423, 0.297994, 0.322961, 0.358653, 0.399607, 0.571695, 0.865551", \
           "0.302027, 0.310630, 0.335808, 0.371382, 0.412209, 0.584040, 0.877740", \
           "0.326473, 0.334954, 0.359826, 0.394834, 0.436639, 0.603411, 0.902763", \
           "0.366807, 0.375403, 0.400307, 0.435156, 0.476882, 0.648929, 0.942138", \
           "0.423243, 0.431896, 0.457025, 0.492561, 0.533484, 0.705583, 0.998668", \
           "0.494079, 0.502756, 0.527705, 0.563159, 0.603477, 0.774444, 1.068518" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.063729, 0.076490, 0.114267, 0.182120, 0.271958, 0.664380, 1.364444", \
           "0.064332, 0.077253, 0.117090, 0.186094, 0.275795, 0.662105, 1.340013", \
           "0.063407, 0.070571, 0.112935, 0.181684, 0.276108, 0.659119, 1.335697", \
           "0.064412, 0.070776, 0.116196, 0.181577, 0.274624, 0.677148, 1.358830", \
           "0.063566, 0.075573, 0.117464, 0.187994, 0.277312, 0.660783, 1.355090", \
           "0.064783, 0.072640, 0.113984, 0.185403, 0.274015, 0.671807, 1.360233", \
           "0.063807, 0.077132, 0.120408, 0.193341, 0.285033, 0.666873, 1.342696" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.063729, 0.076490, 0.114267, 0.182120, 0.271958, 0.664380, 1.364444", \
           "0.064332, 0.077253, 0.117090, 0.186094, 0.275795, 0.662105, 1.340013", \
           "0.063407, 0.070571, 0.112935, 0.181684, 0.276108, 0.659119, 1.335697", \
           "0.064412, 0.070776, 0.116196, 0.181577, 0.274624, 0.677148, 1.358830", \
           "0.063566, 0.075573, 0.117464, 0.187994, 0.277312, 0.660783, 1.355090", \
           "0.064783, 0.072640, 0.113984, 0.185403, 0.274015, 0.671807, 1.360233", \
           "0.063807, 0.077132, 0.120408, 0.193341, 0.285033, 0.666873, 1.342696" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.772506, 0.781482, 0.807778, 0.843911, 0.885579, 1.062145, 1.378249", \
           "0.778243, 0.786500, 0.812525, 0.848891, 0.890903, 1.072612, 1.377255", \
           "0.797076, 0.805892, 0.831586, 0.868087, 0.910067, 1.092302, 1.398189", \
           "0.832501, 0.841452, 0.867282, 0.903568, 0.945318, 1.127607, 1.444736", \
           "0.890569, 0.899568, 0.925568, 0.961955, 1.003764, 1.181349, 1.507128", \
           "0.963117, 0.972096, 0.997928, 1.034284, 1.076420, 1.258076, 1.578525", \
           "1.048208, 1.056146, 1.082089, 1.118474, 1.161172, 1.343124, 1.660572" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.656630, 0.664260, 0.686612, 0.717325, 0.752742, 0.902823, 1.171511", \
           "0.661507, 0.668525, 0.690646, 0.721558, 0.757267, 0.911720, 1.170667", \
           "0.677514, 0.685008, 0.706848, 0.737874, 0.773557, 0.928457, 1.188461", \
           "0.707626, 0.715234, 0.737190, 0.768033, 0.803521, 0.958466, 1.228026", \
           "0.756984, 0.764632, 0.786733, 0.817662, 0.853199, 1.004147, 1.281059", \
           "0.818649, 0.826282, 0.848239, 0.879141, 0.914957, 1.069365, 1.341746", \
           "0.890977, 0.897724, 0.919775, 0.950703, 0.986997, 1.141656, 1.411486" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054195, 0.065100, 0.104177, 0.172714, 0.260335, 0.625795, 1.250967", \
           "0.054670, 0.065858, 0.105661, 0.172737, 0.265307, 0.618198, 1.251387", \
           "0.054362, 0.065737, 0.105574, 0.174528, 0.263191, 0.618176, 1.250723", \
           "0.054794, 0.065740, 0.105221, 0.172067, 0.256773, 0.625830, 1.253865", \
           "0.054445, 0.065289, 0.104199, 0.172425, 0.259662, 0.626343, 1.251932", \
           "0.054373, 0.065827, 0.103961, 0.172712, 0.257028, 0.623864, 1.249869", \
           "0.054340, 0.065346, 0.105797, 0.174737, 0.255333, 0.620745, 1.252458" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054195, 0.065100, 0.104177, 0.172714, 0.260335, 0.625795, 1.250967", \
           "0.054670, 0.065858, 0.105661, 0.172737, 0.265307, 0.618198, 1.251387", \
           "0.054362, 0.065737, 0.105574, 0.174528, 0.263191, 0.618176, 1.250723", \
           "0.054794, 0.065740, 0.105221, 0.172067, 0.256773, 0.625830, 1.253865", \
           "0.054445, 0.065289, 0.104199, 0.172425, 0.259662, 0.626343, 1.251932", \
           "0.054373, 0.065827, 0.103961, 0.172712, 0.257028, 0.623864, 1.249869", \
           "0.054340, 0.065346, 0.105797, 0.174737, 0.255333, 0.620745, 1.252458" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.694163, 0.704020, 0.733660, 0.775549, 0.823814, 1.023800, 1.372423", \
           "0.699654, 0.709738, 0.739110, 0.781101, 0.829282, 1.031738, 1.377451", \
           "0.719073, 0.729195, 0.758816, 0.800667, 0.848699, 1.050853, 1.396382", \
           "0.756904, 0.766882, 0.796143, 0.837329, 0.886511, 1.082713, 1.434891", \
           "0.814587, 0.824700, 0.853998, 0.894998, 0.944087, 1.146496, 1.491447", \
           "0.884140, 0.894320, 0.923883, 0.965691, 1.013835, 1.216305, 1.561110", \
           "0.964295, 0.974504, 1.003856, 1.045566, 1.092999, 1.294137, 1.640106" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.590039, 0.598417, 0.623611, 0.659217, 0.700242, 0.870230, 1.166560", \
           "0.594706, 0.603277, 0.628244, 0.663936, 0.704890, 0.876977, 1.170834", \
           "0.611212, 0.619815, 0.644993, 0.680567, 0.721394, 0.893225, 1.186925", \
           "0.643368, 0.651849, 0.676722, 0.711729, 0.753534, 0.920306, 1.219658", \
           "0.692399, 0.700995, 0.725899, 0.760748, 0.802474, 0.974521, 1.267730", \
           "0.751519, 0.760172, 0.785301, 0.820837, 0.861760, 1.033859, 1.326944", \
           "0.819651, 0.828328, 0.853277, 0.888731, 0.929049, 1.100017, 1.394090" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059380, 0.071078, 0.115394, 0.191289, 0.273305, 0.665866, 1.339863", \
           "0.064679, 0.073230, 0.115231, 0.185542, 0.276959, 0.657989, 1.364952", \
           "0.062335, 0.072134, 0.114402, 0.191287, 0.275453, 0.663410, 1.338979", \
           "0.061342, 0.074819, 0.110668, 0.184752, 0.276009, 0.662505, 1.366090", \
           "0.057332, 0.073565, 0.113783, 0.180982, 0.275580, 0.658639, 1.335102", \
           "0.063315, 0.073922, 0.112718, 0.181795, 0.269217, 0.660973, 1.334457", \
           "0.064341, 0.072845, 0.117171, 0.185591, 0.276251, 0.663571, 1.336816" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.059380, 0.071078, 0.115394, 0.191289, 0.273305, 0.665866, 1.339863", \
           "0.064679, 0.073230, 0.115231, 0.185542, 0.276959, 0.657989, 1.364952", \
           "0.062335, 0.072134, 0.114402, 0.191287, 0.275453, 0.663410, 1.338979", \
           "0.061342, 0.074819, 0.110668, 0.184752, 0.276009, 0.662505, 1.366090", \
           "0.057332, 0.073565, 0.113783, 0.180982, 0.275580, 0.658639, 1.335102", \
           "0.063315, 0.073922, 0.112718, 0.181795, 0.269217, 0.660973, 1.334457", \
           "0.064341, 0.072845, 0.117171, 0.185591, 0.276251, 0.663571, 1.336816" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.590691, 0.599667, 0.625963, 0.662096, 0.703764, 0.880329, 1.196433", \
           "0.596961, 0.605217, 0.631242, 0.667609, 0.709620, 0.891330, 1.195972", \
           "0.616561, 0.625377, 0.651071, 0.687572, 0.729553, 0.911788, 1.217675", \
           "0.653534, 0.662485, 0.688315, 0.724601, 0.766351, 0.948640, 1.265769", \
           "0.710866, 0.719864, 0.745865, 0.782252, 0.824061, 1.001646, 1.327425", \
           "0.780739, 0.789719, 0.815551, 0.851906, 0.894042, 1.075698, 1.396147", \
           "0.861924, 0.869862, 0.895804, 0.932190, 0.974888, 1.156840, 1.474288" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.502087, 0.509717, 0.532069, 0.562781, 0.598199, 0.748280, 1.016968", \
           "0.507417, 0.514435, 0.536556, 0.567468, 0.603177, 0.757630, 1.016577", \
           "0.524077, 0.531571, 0.553411, 0.584437, 0.620120, 0.775020, 1.035023", \
           "0.555504, 0.563112, 0.585068, 0.615911, 0.651399, 0.806344, 1.075904", \
           "0.604236, 0.611885, 0.633985, 0.664914, 0.700452, 0.851399, 1.128311", \
           "0.663628, 0.671261, 0.693218, 0.724120, 0.759936, 0.914344, 1.186725", \
           "0.732635, 0.739382, 0.761434, 0.792362, 0.828655, 0.983314, 1.253145" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053771, 0.065446, 0.104160, 0.173292, 0.257049, 0.631786, 1.299861", \
           "0.053758, 0.066080, 0.104587, 0.173490, 0.258482, 0.638485, 1.254252", \
           "0.053803, 0.064775, 0.104228, 0.173735, 0.258217, 0.631854, 1.265004", \
           "0.053997, 0.064855, 0.104154, 0.173990, 0.259437, 0.626418, 1.255002", \
           "0.054149, 0.064851, 0.104678, 0.174028, 0.258577, 0.617561, 1.253552", \
           "0.054500, 0.065080, 0.105161, 0.172619, 0.264859, 0.620135, 1.255386", \
           "0.053936, 0.064988, 0.104099, 0.174269, 0.256962, 0.620916, 1.259481" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053771, 0.065446, 0.104160, 0.173292, 0.257049, 0.631786, 1.299861", \
           "0.053758, 0.066080, 0.104587, 0.173490, 0.258482, 0.638485, 1.254252", \
           "0.053803, 0.064775, 0.104228, 0.173735, 0.258217, 0.631854, 1.265004", \
           "0.053997, 0.064855, 0.104154, 0.173990, 0.259437, 0.626418, 1.255002", \
           "0.054149, 0.064851, 0.104678, 0.174028, 0.258577, 0.617561, 1.253552", \
           "0.054500, 0.065080, 0.105161, 0.172619, 0.264859, 0.620135, 1.255386", \
           "0.053936, 0.064988, 0.104099, 0.174269, 0.256962, 0.620916, 1.259481" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.617774, 0.627631, 0.657271, 0.699160, 0.747425, 0.947411, 1.296034", \
           "0.622547, 0.632631, 0.662003, 0.703994, 0.752175, 0.954631, 1.300344", \
           "0.641127, 0.651248, 0.680869, 0.722720, 0.770752, 0.972906, 1.318436", \
           "0.677355, 0.687333, 0.716594, 0.757780, 0.806962, 1.003164, 1.355343", \
           "0.735492, 0.745606, 0.774904, 0.815903, 0.864992, 1.067401, 1.412352", \
           "0.807862, 0.818041, 0.847605, 0.889412, 0.937557, 1.140026, 1.484832", \
           "0.892218, 0.902427, 0.931779, 0.973489, 1.020922, 1.222061, 1.568029" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.525108, 0.533486, 0.558680, 0.594286, 0.635311, 0.805299, 1.101629", \
           "0.529165, 0.537736, 0.562703, 0.598395, 0.639349, 0.811436, 1.105293", \
           "0.544958, 0.553561, 0.578739, 0.614312, 0.655139, 0.826970, 1.120670", \
           "0.575752, 0.584233, 0.609105, 0.644113, 0.685918, 0.852689, 1.152041", \
           "0.625168, 0.633765, 0.658668, 0.693518, 0.735243, 0.907291, 1.200499", \
           "0.686683, 0.695335, 0.720464, 0.756000, 0.796923, 0.969022, 1.262107", \
           "0.758386, 0.767063, 0.792012, 0.827466, 0.867784, 1.038751, 1.332825" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058117, 0.070893, 0.112756, 0.186111, 0.275763, 0.672173, 1.329801", \
           "0.058299, 0.070916, 0.117199, 0.185782, 0.275753, 0.670645, 1.340215", \
           "0.058094, 0.070460, 0.117006, 0.186624, 0.275234, 0.668789, 1.326391", \
           "0.058239, 0.076824, 0.117268, 0.181753, 0.275769, 0.658147, 1.358504", \
           "0.058189, 0.076159, 0.116417, 0.184506, 0.275854, 0.656921, 1.332126", \
           "0.058109, 0.070722, 0.113619, 0.184883, 0.270802, 0.656153, 1.331509", \
           "0.063670, 0.070774, 0.115080, 0.184596, 0.275457, 0.660590, 1.362919" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058117, 0.070893, 0.112756, 0.186111, 0.275763, 0.672173, 1.329801", \
           "0.058299, 0.070916, 0.117199, 0.185782, 0.275753, 0.670645, 1.340215", \
           "0.058094, 0.070460, 0.117006, 0.186624, 0.275234, 0.668789, 1.326391", \
           "0.058239, 0.076824, 0.117268, 0.181753, 0.275769, 0.658147, 1.358504", \
           "0.058189, 0.076159, 0.116417, 0.184506, 0.275854, 0.656921, 1.332126", \
           "0.058109, 0.070722, 0.113619, 0.184883, 0.270802, 0.656153, 1.331509", \
           "0.063670, 0.070774, 0.115080, 0.184596, 0.275457, 0.660590, 1.362919" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263213, 0.273069, 0.302709, 0.344599, 0.392864, 0.592849, 0.941473", \
           "0.268449, 0.278533, 0.307906, 0.349896, 0.398078, 0.600533, 0.946247", \
           "0.287470, 0.297591, 0.327212, 0.369063, 0.417096, 0.619249, 0.964779", \
           "0.324209, 0.334187, 0.363449, 0.404634, 0.453816, 0.650018, 1.002197", \
           "0.377757, 0.387871, 0.417169, 0.458169, 0.507257, 0.709666, 1.054617", \
           "0.440799, 0.450978, 0.480542, 0.522349, 0.570494, 0.772964, 1.117769", \
           "0.513539, 0.523748, 0.553099, 0.594810, 0.642243, 0.843381, 1.189350" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223731, 0.232109, 0.257303, 0.292909, 0.333934, 0.503922, 0.800252", \
           "0.228182, 0.236753, 0.261720, 0.297412, 0.338366, 0.510453, 0.804310", \
           "0.244349, 0.252953, 0.278130, 0.313704, 0.354531, 0.526362, 0.820062", \
           "0.275578, 0.284059, 0.308931, 0.343939, 0.385744, 0.552515, 0.851867", \
           "0.321093, 0.329690, 0.354594, 0.389443, 0.431169, 0.603216, 0.896425", \
           "0.374679, 0.383332, 0.408461, 0.443997, 0.484920, 0.657019, 0.950104", \
           "0.436508, 0.445186, 0.470135, 0.505588, 0.545906, 0.716874, 1.010947" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054668, 0.065232, 0.104893, 0.173418, 0.256886, 0.618699, 1.264107", \
           "0.054638, 0.065385, 0.104253, 0.173745, 0.257283, 0.617967, 1.254365", \
           "0.054321, 0.065279, 0.104270, 0.172990, 0.259451, 0.617474, 1.257760", \
           "0.056057, 0.064869, 0.104959, 0.173014, 0.257546, 0.620194, 1.254451", \
           "0.054512, 0.064646, 0.103956, 0.173427, 0.265085, 0.617335, 1.266469", \
           "0.054467, 0.065979, 0.108162, 0.174152, 0.265731, 0.625573, 1.257040", \
           "0.054361, 0.065398, 0.108385, 0.176655, 0.260448, 0.625236, 1.277790" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054668, 0.065232, 0.104893, 0.173418, 0.256886, 0.618699, 1.264107", \
           "0.054638, 0.065385, 0.104253, 0.173745, 0.257283, 0.617967, 1.254365", \
           "0.054321, 0.065279, 0.104270, 0.172990, 0.259451, 0.617474, 1.257760", \
           "0.056057, 0.064869, 0.104959, 0.173014, 0.257546, 0.620194, 1.254451", \
           "0.054512, 0.064646, 0.103956, 0.173427, 0.265085, 0.617335, 1.266469", \
           "0.054467, 0.065979, 0.108162, 0.174152, 0.265731, 0.625573, 1.257040", \
           "0.054361, 0.065398, 0.108385, 0.176655, 0.260448, 0.625236, 1.277790" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.260302, 0.270159, 0.299799, 0.341688, 0.389953, 0.589939, 0.938562", \
           "0.265546, 0.275630, 0.305002, 0.346993, 0.395175, 0.597630, 0.943344", \
           "0.284230, 0.294352, 0.323973, 0.365824, 0.413856, 0.616010, 0.961539", \
           "0.320912, 0.330890, 0.360151, 0.401337, 0.450519, 0.646721, 0.998900", \
           "0.380386, 0.390500, 0.419798, 0.460798, 0.509886, 0.712295, 1.057247", \
           "0.456435, 0.466615, 0.496178, 0.537985, 0.586130, 0.788600, 1.133405", \
           "0.545680, 0.555889, 0.585240, 0.626950, 0.674383, 0.875522, 1.221491" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221257, 0.229635, 0.254829, 0.290435, 0.331460, 0.501448, 0.797778", \
           "0.225714, 0.234285, 0.259252, 0.294944, 0.335898, 0.507986, 0.801842", \
           "0.241596, 0.250199, 0.275377, 0.310950, 0.351778, 0.523608, 0.817309", \
           "0.272775, 0.281256, 0.306129, 0.341136, 0.382941, 0.549713, 0.849065", \
           "0.323328, 0.331925, 0.356828, 0.391678, 0.433403, 0.605451, 0.898660", \
           "0.387970, 0.396623, 0.421752, 0.457288, 0.498211, 0.670310, 0.963395", \
           "0.463828, 0.472505, 0.497454, 0.532908, 0.573226, 0.744194, 1.038267" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056998, 0.069502, 0.113660, 0.182225, 0.271021, 0.660047, 1.344991", \
           "0.056925, 0.068978, 0.112514, 0.179377, 0.268430, 0.659461, 1.336718", \
           "0.057506, 0.070078, 0.111761, 0.183989, 0.276731, 0.659637, 1.341355", \
           "0.057536, 0.068779, 0.112708, 0.179555, 0.267885, 0.657661, 1.343957", \
           "0.057565, 0.069466, 0.113463, 0.184291, 0.277034, 0.661979, 1.343681", \
           "0.057279, 0.069671, 0.111326, 0.179491, 0.271222, 0.663178, 1.336278", \
           "0.061381, 0.071580, 0.119330, 0.194736, 0.279763, 0.662179, 1.346115" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056998, 0.069502, 0.113660, 0.182225, 0.271021, 0.660047, 1.344991", \
           "0.056925, 0.068978, 0.112514, 0.179377, 0.268430, 0.659461, 1.336718", \
           "0.057506, 0.070078, 0.111761, 0.183989, 0.276731, 0.659637, 1.341355", \
           "0.057536, 0.068779, 0.112708, 0.179555, 0.267885, 0.657661, 1.343957", \
           "0.057565, 0.069466, 0.113463, 0.184291, 0.277034, 0.661979, 1.343681", \
           "0.057279, 0.069671, 0.111326, 0.179491, 0.271222, 0.663178, 1.336278", \
           "0.061381, 0.071580, 0.119330, 0.194736, 0.279763, 0.662179, 1.346115" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341", \
           "0.130567, 0.130586, 0.130654, 0.130760, 0.130885, 0.131415, 0.132341" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502", \
           "0.256729, 0.256748, 0.256815, 0.256921, 0.257047, 0.257577, 0.258502" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468", \
           "0.026113, 0.026117, 0.026131, 0.026152, 0.026177, 0.026283, 0.026468" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700", \
           "0.051346, 0.051350, 0.051363, 0.051384, 0.051409, 0.051515, 0.051700" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.261012, 0.269988, 0.296284, 0.332417, 0.374085, 0.550651, 0.866755", \
           "0.265963, 0.274220, 0.300245, 0.336611, 0.378623, 0.560332, 0.864975", \
           "0.282061, 0.290877, 0.316571, 0.353072, 0.395053, 0.577288, 0.883174", \
           "0.313246, 0.322197, 0.348028, 0.384313, 0.426064, 0.608352, 0.925482", \
           "0.363235, 0.372233, 0.398234, 0.434621, 0.476430, 0.654015, 0.979793", \
           "0.426177, 0.435157, 0.460989, 0.497344, 0.539480, 0.721136, 1.041585", \
           "0.499097, 0.507035, 0.532978, 0.569363, 0.612062, 0.794013, 1.111461" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.221860, 0.229490, 0.251842, 0.282555, 0.317972, 0.468053, 0.736741", \
           "0.226069, 0.233087, 0.255208, 0.286120, 0.321829, 0.476282, 0.735229", \
           "0.239752, 0.247246, 0.269086, 0.300112, 0.335795, 0.490695, 0.750698", \
           "0.266259, 0.273867, 0.295823, 0.326666, 0.362154, 0.517099, 0.786659", \
           "0.308750, 0.316398, 0.338499, 0.369428, 0.404965, 0.555912, 0.832824", \
           "0.362250, 0.369883, 0.391840, 0.422743, 0.458558, 0.612966, 0.885347", \
           "0.424232, 0.430980, 0.453031, 0.483959, 0.520252, 0.674911, 0.944742" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.251090, 0.260946, 0.290586, 0.332475, 0.380740, 0.580726, 0.929350", \
           "0.254844, 0.264929, 0.294301, 0.336292, 0.384473, 0.586929, 0.932642", \
           "0.269734, 0.279855, 0.309476, 0.351328, 0.399360, 0.601513, 0.947043", \
           "0.299234, 0.309212, 0.338474, 0.379659, 0.428842, 0.625043, 0.977222", \
           "0.347108, 0.357222, 0.386519, 0.427519, 0.476608, 0.679017, 1.023968", \
           "0.406342, 0.416521, 0.446084, 0.487892, 0.536037, 0.738506, 1.083312", \
           "0.470991, 0.481200, 0.510551, 0.552261, 0.599694, 0.800833, 1.146802" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.213426, 0.221804, 0.246998, 0.282604, 0.323629, 0.493617, 0.789947", \
           "0.216618, 0.225189, 0.250156, 0.285848, 0.326802, 0.498890, 0.792746", \
           "0.229274, 0.237877, 0.263055, 0.298629, 0.339456, 0.511286, 0.804987", \
           "0.254349, 0.262830, 0.287703, 0.322710, 0.364515, 0.531287, 0.830639", \
           "0.295041, 0.303638, 0.328542, 0.363391, 0.405117, 0.577164, 0.870373", \
           "0.345390, 0.354043, 0.379172, 0.414708, 0.455631, 0.627730, 0.920815", \
           "0.400342, 0.409020, 0.433968, 0.469422, 0.509740, 0.680708, 0.974781" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.347339, 0.356316, 0.382612, 0.418744, 0.460412, 0.636978, 0.953082", \
           "0.352290, 0.360547, 0.386572, 0.422939, 0.464950, 0.646659, 0.951302", \
           "0.368388, 0.377204, 0.402898, 0.439400, 0.481380, 0.663615, 0.969502", \
           "0.399573, 0.408524, 0.434355, 0.470641, 0.512391, 0.694679, 1.011809", \
           "0.449562, 0.458560, 0.484561, 0.520948, 0.562757, 0.740342, 1.066121", \
           "0.512504, 0.521484, 0.547316, 0.583672, 0.625807, 0.807464, 1.127912", \
           "0.585424, 0.593362, 0.619305, 0.655691, 0.698389, 0.880341, 1.197788" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.295238, 0.302868, 0.325220, 0.355933, 0.391350, 0.541431, 0.810120", \
           "0.299447, 0.306465, 0.328586, 0.359498, 0.395208, 0.549660, 0.808607", \
           "0.313130, 0.320624, 0.342464, 0.373490, 0.409173, 0.564073, 0.824077", \
           "0.339637, 0.347246, 0.369202, 0.400045, 0.435532, 0.590477, 0.860037", \
           "0.382128, 0.389776, 0.411877, 0.442806, 0.478343, 0.629291, 0.906203", \
           "0.435629, 0.443261, 0.465219, 0.496121, 0.531936, 0.686344, 0.958725", \
           "0.497610, 0.504358, 0.526409, 0.557337, 0.593630, 0.748290, 1.018120" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054908, 0.066418, 0.125264, 0.176131, 0.261226, 0.626142, 1.254942", \
           "0.055090, 0.065939, 0.105667, 0.174951, 0.266936, 0.653614, 1.257034", \
           "0.055260, 0.065938, 0.105575, 0.176272, 0.259384, 0.627418, 1.294385", \
           "0.055462, 0.066034, 0.105668, 0.174396, 0.262157, 0.626437, 1.256115", \
           "0.055292, 0.066854, 0.105526, 0.174411, 0.258770, 0.624080, 1.264847", \
           "0.055490, 0.066339, 0.106387, 0.175243, 0.262391, 0.622850, 1.252597", \
           "0.055541, 0.067185, 0.109320, 0.176942, 0.261922, 0.621260, 1.255668" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.334776, 0.344633, 0.374273, 0.416162, 0.464427, 0.664413, 1.013036", \
           "0.338531, 0.348615, 0.377988, 0.419979, 0.468160, 0.670616, 1.016329", \
           "0.353421, 0.363542, 0.393163, 0.435014, 0.483046, 0.685200, 1.030730", \
           "0.382921, 0.392899, 0.422161, 0.463346, 0.512528, 0.708730, 1.060909", \
           "0.430794, 0.440908, 0.470206, 0.511206, 0.560294, 0.762704, 1.107655", \
           "0.490028, 0.500208, 0.529771, 0.571578, 0.619723, 0.822193, 1.166998", \
           "0.554677, 0.564886, 0.594238, 0.635948, 0.683381, 0.884520, 1.230488" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.284560, 0.292938, 0.318132, 0.353738, 0.394763, 0.564751, 0.861081", \
           "0.287752, 0.296323, 0.321290, 0.356982, 0.397936, 0.570023, 0.863880", \
           "0.300408, 0.309011, 0.334189, 0.369762, 0.410590, 0.582420, 0.876120", \
           "0.325483, 0.333964, 0.358836, 0.393844, 0.435649, 0.602421, 0.901773", \
           "0.366175, 0.374772, 0.399675, 0.434525, 0.476250, 0.648298, 0.941507", \
           "0.416524, 0.425177, 0.450306, 0.485842, 0.526765, 0.698864, 0.991949", \
           "0.471476, 0.480153, 0.505102, 0.540556, 0.580874, 0.751842, 1.045915" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.064632, 0.077084, 0.113992, 0.179117, 0.267185, 0.651907, 1.334392", \
           "0.065421, 0.077672, 0.116062, 0.183986, 0.271494, 0.647221, 1.311542", \
           "0.064201, 0.071163, 0.112577, 0.179596, 0.271735, 0.646062, 1.305193", \
           "0.065140, 0.071454, 0.115801, 0.179515, 0.269280, 0.662462, 1.324603", \
           "0.064262, 0.076144, 0.117008, 0.185775, 0.272873, 0.647093, 1.327372", \
           "0.065583, 0.073251, 0.113551, 0.183117, 0.269349, 0.657253, 1.326624", \
           "0.064631, 0.077614, 0.119861, 0.191134, 0.280671, 0.652843, 1.314248" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.425105, 0.434082, 0.460378, 0.496511, 0.538178, 0.714744, 1.030848", \
           "0.431101, 0.439357, 0.465382, 0.501749, 0.543760, 0.725470, 1.030112", \
           "0.450296, 0.459112, 0.484806, 0.521308, 0.563288, 0.745523, 1.051410", \
           "0.486158, 0.495109, 0.520940, 0.557225, 0.598975, 0.781264, 1.098393", \
           "0.539246, 0.548244, 0.574245, 0.610632, 0.652441, 0.830026, 1.155805", \
           "0.602874, 0.611854, 0.637686, 0.674041, 0.716177, 0.897833, 1.218282", \
           "0.676268, 0.684207, 0.710149, 0.746535, 0.789233, 0.971185, 1.288633" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.361340, 0.368969, 0.391321, 0.422034, 0.457452, 0.607532, 0.876221", \
           "0.366436, 0.373454, 0.395575, 0.426487, 0.462196, 0.616649, 0.875596", \
           "0.382752, 0.390245, 0.412085, 0.443111, 0.478795, 0.633695, 0.893698", \
           "0.413234, 0.420842, 0.442799, 0.473641, 0.509129, 0.664074, 0.933634", \
           "0.458359, 0.466008, 0.488108, 0.519037, 0.554575, 0.705522, 0.982434", \
           "0.512443, 0.520076, 0.542033, 0.572935, 0.608751, 0.763158, 1.035540", \
           "0.574828, 0.581576, 0.603627, 0.634555, 0.670848, 0.825507, 1.095338" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072865, 0.084354, 0.127697, 0.205531, 0.293713, 0.687548, 1.379150", \
           "0.073181, 0.084525, 0.128968, 0.205194, 0.295503, 0.685236, 1.367369", \
           "0.070100, 0.081792, 0.126574, 0.204612, 0.297289, 0.686059, 1.376014", \
           "0.070053, 0.082007, 0.127233, 0.203202, 0.294517, 0.688292, 1.366488", \
           "0.073183, 0.081777, 0.129097, 0.204342, 0.295957, 0.683149, 1.377073", \
           "0.072783, 0.083298, 0.128723, 0.204914, 0.296947, 0.688367, 1.368299", \
           "0.072356, 0.082606, 0.126960, 0.205555, 0.298755, 0.683645, 1.404403" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072865, 0.084354, 0.127697, 0.205531, 0.293713, 0.687548, 1.379150", \
           "0.073181, 0.084525, 0.128968, 0.205194, 0.295503, 0.685236, 1.367369", \
           "0.070100, 0.081792, 0.126574, 0.204612, 0.297289, 0.686059, 1.376014", \
           "0.070053, 0.082007, 0.127233, 0.203202, 0.294517, 0.688292, 1.366488", \
           "0.073183, 0.081777, 0.129097, 0.204342, 0.295957, 0.683149, 1.377073", \
           "0.072783, 0.083298, 0.128723, 0.204914, 0.296947, 0.688367, 1.368299", \
           "0.072356, 0.082606, 0.126960, 0.205555, 0.298755, 0.683645, 1.404403" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.430235, 0.440092, 0.469732, 0.511621, 0.559886, 0.759872, 1.108495", \
           "0.435479, 0.445563, 0.474935, 0.516926, 0.565108, 0.767563, 1.113277", \
           "0.454164, 0.464285, 0.493906, 0.535757, 0.583789, 0.785943, 1.131473", \
           "0.490845, 0.500823, 0.530084, 0.571270, 0.620452, 0.816654, 1.168833", \
           "0.550319, 0.560433, 0.589731, 0.630731, 0.679819, 0.882228, 1.227180", \
           "0.626368, 0.636548, 0.666111, 0.707919, 0.756063, 0.958533, 1.303338", \
           "0.715613, 0.725822, 0.755173, 0.796884, 0.844316, 1.045455, 1.391424" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.365700, 0.374078, 0.399272, 0.434878, 0.475903, 0.645891, 0.942221", \
           "0.370157, 0.378729, 0.403695, 0.439387, 0.480342, 0.652429, 0.946285", \
           "0.386039, 0.394642, 0.419820, 0.455394, 0.496221, 0.668051, 0.961752", \
           "0.417218, 0.425699, 0.450572, 0.485579, 0.527384, 0.694156, 0.993508", \
           "0.467771, 0.476368, 0.501271, 0.536121, 0.577846, 0.749894, 1.043103", \
           "0.532413, 0.541066, 0.566195, 0.601731, 0.642654, 0.814753, 1.107838", \
           "0.608271, 0.616948, 0.641897, 0.677351, 0.717669, 0.888637, 1.182710" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072699, 0.085706, 0.130891, 0.206167, 0.300142, 0.693739, 1.378383", \
           "0.072885, 0.085452, 0.130918, 0.206705, 0.298050, 0.693632, 1.376882", \
           "0.072931, 0.085316, 0.131445, 0.206373, 0.298553, 0.691209, 1.387167", \
           "0.073438, 0.086496, 0.131448, 0.206154, 0.297597, 0.690079, 1.376851", \
           "0.073784, 0.085916, 0.130847, 0.206850, 0.299095, 0.691691, 1.385583", \
           "0.073528, 0.086077, 0.132002, 0.207591, 0.299579, 0.690725, 1.374033", \
           "0.072687, 0.086073, 0.131138, 0.206395, 0.298770, 0.685515, 1.383227" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072699, 0.085706, 0.130891, 0.206167, 0.300142, 0.693739, 1.378383", \
           "0.072885, 0.085452, 0.130918, 0.206705, 0.298050, 0.693632, 1.376882", \
           "0.072931, 0.085316, 0.131445, 0.206373, 0.298553, 0.691209, 1.387167", \
           "0.073438, 0.086496, 0.131448, 0.206154, 0.297597, 0.690079, 1.376851", \
           "0.073784, 0.085916, 0.130847, 0.206850, 0.299095, 0.691691, 1.385583", \
           "0.073528, 0.086077, 0.132002, 0.207591, 0.299579, 0.690725, 1.374033", \
           "0.072687, 0.086073, 0.131138, 0.206395, 0.298770, 0.685515, 1.383227" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014", \
           "0.145240, 0.145259, 0.145327, 0.145433, 0.145558, 0.146089, 0.147014" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732", \
           "0.164959, 0.164978, 0.165045, 0.165151, 0.165277, 0.165807, 0.166732" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403", \
           "0.029048, 0.029052, 0.029065, 0.029087, 0.029112, 0.029218, 0.029403" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346", \
           "0.032992, 0.032996, 0.033009, 0.033030, 0.033055, 0.033161, 0.033346" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.620930, 0.629906, 0.656202, 0.692335, 0.734003, 0.910569, 1.226673", \
           "0.626649, 0.634906, 0.660931, 0.697298, 0.739309, 0.921018, 1.225661", \
           "0.645266, 0.654083, 0.679777, 0.716278, 0.758258, 0.940493, 1.246380", \
           "0.680123, 0.689074, 0.714905, 0.751190, 0.792941, 0.975229, 1.292359", \
           "0.736662, 0.745660, 0.771661, 0.808048, 0.849857, 1.027442, 1.353221", \
           "0.807588, 0.816568, 0.842400, 0.878756, 0.920892, 1.102548, 1.422996", \
           "0.889123, 0.897061, 0.923004, 0.959389, 1.002088, 1.184039, 1.501487" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.527791, 0.535420, 0.557772, 0.588485, 0.623902, 0.773983, 1.042672", \
           "0.532652, 0.539670, 0.561791, 0.592703, 0.628413, 0.782865, 1.041812", \
           "0.548476, 0.555970, 0.577810, 0.608836, 0.644519, 0.799419, 1.059423", \
           "0.578104, 0.585713, 0.607669, 0.638512, 0.673999, 0.828945, 1.098505", \
           "0.626163, 0.633811, 0.655912, 0.686841, 0.722378, 0.873326, 1.150238", \
           "0.686450, 0.694083, 0.716040, 0.746943, 0.782758, 0.937166, 1.209547", \
           "0.755754, 0.762502, 0.784553, 0.815481, 0.851774, 1.006433, 1.276264" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070237, 0.082449, 0.128193, 0.204028, 0.296078, 0.691217, 1.369320", \
           "0.070234, 0.082447, 0.130809, 0.204040, 0.295809, 0.685147, 1.376931", \
           "0.070216, 0.085063, 0.130785, 0.206258, 0.296926, 0.685046, 1.380630", \
           "0.070356, 0.085178, 0.129224, 0.204484, 0.296663, 0.691505, 1.371774", \
           "0.070314, 0.082580, 0.130483, 0.203050, 0.296307, 0.692914, 1.380196", \
           "0.071259, 0.085143, 0.127601, 0.203857, 0.296774, 0.693669, 1.380251", \
           "0.071061, 0.082824, 0.127138, 0.204205, 0.297992, 0.688624, 1.381405" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.070237, 0.082449, 0.128193, 0.204028, 0.296078, 0.691217, 1.369320", \
           "0.070234, 0.082447, 0.130809, 0.204040, 0.295809, 0.685147, 1.376931", \
           "0.070216, 0.085063, 0.130785, 0.206258, 0.296926, 0.685046, 1.380630", \
           "0.070356, 0.085178, 0.129224, 0.204484, 0.296663, 0.691505, 1.371774", \
           "0.070314, 0.082580, 0.130483, 0.203050, 0.296307, 0.692914, 1.380196", \
           "0.071259, 0.085143, 0.127601, 0.203857, 0.296774, 0.693669, 1.380251", \
           "0.071061, 0.082824, 0.127138, 0.204205, 0.297992, 0.688624, 1.381405" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.632899, 0.642755, 0.672395, 0.714285, 0.762550, 0.962535, 1.311159", \
           "0.638366, 0.648450, 0.677822, 0.719813, 0.767994, 0.970450, 1.316163", \
           "0.657459, 0.667581, 0.697202, 0.739053, 0.787085, 0.989239, 1.334768", \
           "0.694910, 0.704888, 0.734149, 0.775335, 0.824517, 1.020719, 1.372898", \
           "0.750984, 0.761098, 0.790396, 0.831396, 0.880484, 1.082893, 1.427845", \
           "0.819098, 0.829278, 0.858841, 0.900648, 0.948793, 1.151263, 1.496068", \
           "0.897719, 0.907928, 0.937280, 0.978990, 1.026423, 1.227561, 1.573530" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.537964, 0.546342, 0.571536, 0.607142, 0.648167, 0.818155, 1.114485", \
           "0.542611, 0.551182, 0.576149, 0.611841, 0.652795, 0.824882, 1.118739", \
           "0.558840, 0.567444, 0.592621, 0.628195, 0.669022, 0.840853, 1.134553", \
           "0.590673, 0.599154, 0.624027, 0.659034, 0.700839, 0.867611, 1.166963", \
           "0.638337, 0.646933, 0.671837, 0.706686, 0.748412, 0.920459, 1.213668", \
           "0.696233, 0.704886, 0.730015, 0.765551, 0.806474, 0.978573, 1.271658", \
           "0.763061, 0.771739, 0.796688, 0.832141, 0.872459, 1.043427, 1.337501" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074157, 0.086876, 0.132768, 0.208045, 0.299797, 0.689704, 1.387171", \
           "0.076857, 0.086626, 0.132010, 0.207796, 0.299909, 0.682851, 1.398609", \
           "0.074248, 0.090039, 0.132799, 0.208051, 0.299966, 0.691882, 1.386523", \
           "0.073709, 0.087557, 0.132443, 0.207621, 0.300306, 0.695761, 1.397670", \
           "0.074822, 0.087331, 0.132799, 0.207897, 0.301537, 0.690559, 1.378907", \
           "0.074183, 0.086340, 0.131597, 0.207429, 0.300846, 0.688657, 1.379047", \
           "0.074614, 0.087135, 0.132754, 0.208069, 0.300009, 0.694643, 1.378830" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.074157, 0.086876, 0.132768, 0.208045, 0.299797, 0.689704, 1.387171", \
           "0.076857, 0.086626, 0.132010, 0.207796, 0.299909, 0.682851, 1.398609", \
           "0.074248, 0.090039, 0.132799, 0.208051, 0.299966, 0.691882, 1.386523", \
           "0.073709, 0.087557, 0.132443, 0.207621, 0.300306, 0.695761, 1.397670", \
           "0.074822, 0.087331, 0.132799, 0.207897, 0.301537, 0.690559, 1.378907", \
           "0.074183, 0.086340, 0.131597, 0.207429, 0.300846, 0.688657, 1.379047", \
           "0.074614, 0.087135, 0.132754, 0.208069, 0.300009, 0.694643, 1.378830" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.684130, 0.693107, 0.719403, 0.755536, 0.797203, 0.973769, 1.289873", \
           "0.690324, 0.698580, 0.724605, 0.760972, 0.802983, 0.984693, 1.289335", \
           "0.709778, 0.718594, 0.744288, 0.780789, 0.822769, 1.005005, 1.310891", \
           "0.746563, 0.755514, 0.781345, 0.817631, 0.859381, 1.041670, 1.358799", \
           "0.802255, 0.811253, 0.837254, 0.873641, 0.915450, 1.093035, 1.418814", \
           "0.870827, 0.879806, 0.905639, 0.941994, 0.984130, 1.165786, 1.486235", \
           "0.949572, 0.957510, 0.983453, 1.019839, 1.062537, 1.244489, 1.561937" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.581511, 0.589141, 0.611492, 0.642205, 0.677623, 0.827704, 1.096392", \
           "0.586775, 0.593793, 0.615914, 0.646826, 0.682536, 0.836989, 1.095935", \
           "0.603311, 0.610805, 0.632645, 0.663671, 0.699354, 0.854254, 1.114258", \
           "0.634579, 0.642187, 0.664143, 0.694986, 0.730474, 0.885419, 1.154979", \
           "0.681917, 0.689565, 0.711666, 0.742595, 0.778132, 0.929080, 1.205992", \
           "0.740203, 0.747835, 0.769793, 0.800695, 0.836510, 0.990918, 1.263300", \
           "0.807136, 0.813884, 0.835935, 0.866863, 0.903156, 1.057815, 1.327646" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071238, 0.083375, 0.127279, 0.203449, 0.297391, 0.697959, 1.410602", \
           "0.070658, 0.082669, 0.127556, 0.202897, 0.297196, 0.706165, 1.370648", \
           "0.070649, 0.083025, 0.127486, 0.202797, 0.295550, 0.704508, 1.372588", \
           "0.070583, 0.082649, 0.127352, 0.203300, 0.295804, 0.682856, 1.371108", \
           "0.070524, 0.082650, 0.127827, 0.202955, 0.296199, 0.688309, 1.369338", \
           "0.070065, 0.082837, 0.127452, 0.202282, 0.296304, 0.691793, 1.368471", \
           "0.070115, 0.082230, 0.127650, 0.203413, 0.294488, 0.690885, 1.362507" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.071238, 0.083375, 0.127279, 0.203449, 0.297391, 0.697959, 1.410602", \
           "0.070658, 0.082669, 0.127556, 0.202897, 0.297196, 0.706165, 1.370648", \
           "0.070649, 0.083025, 0.127486, 0.202797, 0.295550, 0.704508, 1.372588", \
           "0.070583, 0.082649, 0.127352, 0.203300, 0.295804, 0.682856, 1.371108", \
           "0.070524, 0.082650, 0.127827, 0.202955, 0.296199, 0.688309, 1.369338", \
           "0.070065, 0.082837, 0.127452, 0.202282, 0.296304, 0.691793, 1.368471", \
           "0.070115, 0.082230, 0.127650, 0.203413, 0.294488, 0.690885, 1.362507" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.682187, 0.692044, 0.721684, 0.763573, 0.811838, 1.011824, 1.360447", \
           "0.686855, 0.696939, 0.726311, 0.768302, 0.816483, 1.018939, 1.364652", \
           "0.705145, 0.715266, 0.744887, 0.786739, 0.834771, 1.036924, 1.382454", \
           "0.741057, 0.751035, 0.780297, 0.821482, 0.870665, 1.066867, 1.419045", \
           "0.797597, 0.807711, 0.837009, 0.878009, 0.927097, 1.129507, 1.474458", \
           "0.868415, 0.878595, 0.908158, 0.949965, 0.998110, 1.200580, 1.545385", \
           "0.949110, 0.959319, 0.988670, 1.030381, 1.077814, 1.278952, 1.624921" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.579859, 0.588237, 0.613431, 0.649037, 0.690062, 0.860050, 1.156380", \
           "0.583826, 0.592398, 0.617365, 0.653057, 0.694011, 0.866098, 1.159955", \
           "0.599373, 0.607976, 0.633154, 0.668728, 0.709555, 0.881386, 1.175086", \
           "0.629899, 0.638380, 0.663252, 0.698260, 0.740065, 0.906837, 1.206188", \
           "0.677958, 0.686555, 0.711458, 0.746307, 0.788033, 0.960081, 1.253289", \
           "0.738153, 0.746805, 0.771934, 0.807470, 0.848394, 1.020493, 1.313577", \
           "0.806743, 0.815421, 0.840370, 0.875824, 0.916142, 1.087109, 1.381183" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073272, 0.086074, 0.131857, 0.207545, 0.299201, 0.689723, 1.372953", \
           "0.073484, 0.086056, 0.131701, 0.207845, 0.299380, 0.689421, 1.369380", \
           "0.073703, 0.085894, 0.131410, 0.207072, 0.298894, 0.690487, 1.374426", \
           "0.073578, 0.086105, 0.131358, 0.207693, 0.298767, 0.689838, 1.380755", \
           "0.073853, 0.086464, 0.132004, 0.207591, 0.298829, 0.692860, 1.371361", \
           "0.073930, 0.086227, 0.132073, 0.207730, 0.298414, 0.693758, 1.378689", \
           "0.074062, 0.086667, 0.133472, 0.207707, 0.298895, 0.689931, 1.399155" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073272, 0.086074, 0.131857, 0.207545, 0.299201, 0.689723, 1.372953", \
           "0.073484, 0.086056, 0.131701, 0.207845, 0.299380, 0.689421, 1.369380", \
           "0.073703, 0.085894, 0.131410, 0.207072, 0.298894, 0.690487, 1.374426", \
           "0.073578, 0.086105, 0.131358, 0.207693, 0.298767, 0.689838, 1.380755", \
           "0.073853, 0.086464, 0.132004, 0.207591, 0.298829, 0.692860, 1.371361", \
           "0.073930, 0.086227, 0.132073, 0.207730, 0.298414, 0.693758, 1.378689", \
           "0.074062, 0.086667, 0.133472, 0.207707, 0.298895, 0.689931, 1.399155" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.272755, 0.281732, 0.308028, 0.344160, 0.385828, 0.562394, 0.878498", \
           "0.277812, 0.286068, 0.312093, 0.348460, 0.390471, 0.572180, 0.876823", \
           "0.294204, 0.303020, 0.328714, 0.365215, 0.407195, 0.589431, 0.895317", \
           "0.325891, 0.334842, 0.360672, 0.396958, 0.438708, 0.620997, 0.938126", \
           "0.378138, 0.387136, 0.413137, 0.449524, 0.491333, 0.668918, 0.994697", \
           "0.444942, 0.453922, 0.479754, 0.516110, 0.558246, 0.739902, 1.060351", \
           "0.524460, 0.532398, 0.558340, 0.594726, 0.637424, 0.819376, 1.136824" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.231842, 0.239472, 0.261823, 0.292536, 0.327954, 0.478035, 0.746723", \
           "0.236140, 0.243158, 0.265279, 0.296191, 0.331901, 0.486353, 0.745300", \
           "0.250073, 0.257567, 0.279407, 0.310433, 0.346116, 0.501016, 0.761020", \
           "0.277007, 0.284615, 0.306571, 0.337414, 0.372902, 0.527847, 0.797407", \
           "0.321417, 0.329066, 0.351166, 0.382095, 0.417633, 0.568580, 0.845492", \
           "0.378201, 0.385834, 0.407791, 0.438693, 0.474509, 0.628917, 0.901298", \
           "0.445791, 0.452538, 0.474589, 0.505517, 0.541811, 0.696470, 0.966300" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052838, 0.063050, 0.100315, 0.164458, 0.249638, 0.605002, 1.195492", \
           "0.052184, 0.063690, 0.100664, 0.165740, 0.246452, 0.590269, 1.221081", \
           "0.052324, 0.062675, 0.100470, 0.165434, 0.245228, 0.585482, 1.204198", \
           "0.052235, 0.063023, 0.100920, 0.166727, 0.246088, 0.592868, 1.192108", \
           "0.052503, 0.062774, 0.100685, 0.165477, 0.247205, 0.608782, 1.181492", \
           "0.052569, 0.063372, 0.100580, 0.165512, 0.246412, 0.588735, 1.187118", \
           "0.051867, 0.063375, 0.100835, 0.164988, 0.245206, 0.589720, 1.190066" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052838, 0.063050, 0.100315, 0.164458, 0.249638, 0.605002, 1.195492", \
           "0.052184, 0.063690, 0.100664, 0.165740, 0.246452, 0.590269, 1.221081", \
           "0.052324, 0.062675, 0.100470, 0.165434, 0.245228, 0.585482, 1.204198", \
           "0.052235, 0.063023, 0.100920, 0.166727, 0.246088, 0.592868, 1.192108", \
           "0.052503, 0.062774, 0.100685, 0.165477, 0.247205, 0.608782, 1.181492", \
           "0.052569, 0.063372, 0.100580, 0.165512, 0.246412, 0.588735, 1.187118", \
           "0.051867, 0.063375, 0.100835, 0.164988, 0.245206, 0.589720, 1.190066" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.262899, 0.272755, 0.302395, 0.344285, 0.392550, 0.592535, 0.941159", \
           "0.266753, 0.276837, 0.306210, 0.348200, 0.396382, 0.598837, 0.944551", \
           "0.281462, 0.291583, 0.321204, 0.363055, 0.411087, 0.613241, 0.958771", \
           "0.310316, 0.320294, 0.349556, 0.390741, 0.439924, 0.636125, 0.988304", \
           "0.357930, 0.368044, 0.397342, 0.438341, 0.487430, 0.689839, 1.034790", \
           "0.418807, 0.428986, 0.458550, 0.500357, 0.548502, 0.750971, 1.095777", \
           "0.487041, 0.497250, 0.526602, 0.568312, 0.615745, 0.816883, 1.162852" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.223464, 0.231842, 0.257036, 0.292642, 0.333667, 0.503655, 0.799985", \
           "0.226740, 0.235312, 0.260278, 0.295970, 0.336925, 0.509012, 0.802868", \
           "0.239242, 0.247846, 0.273023, 0.308597, 0.349424, 0.521255, 0.814955", \
           "0.263769, 0.272250, 0.297123, 0.332130, 0.373935, 0.540707, 0.840059", \
           "0.304240, 0.312837, 0.337740, 0.372590, 0.414315, 0.586363, 0.879572", \
           "0.355986, 0.364638, 0.389767, 0.425303, 0.466226, 0.638326, 0.931410", \
           "0.413985, 0.422663, 0.447611, 0.483065, 0.523383, 0.694351, 0.988424" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055582, 0.067270, 0.108649, 0.178464, 0.264066, 0.630562, 1.274491", \
           "0.055372, 0.067571, 0.109015, 0.178124, 0.263943, 0.628125, 1.272913", \
           "0.055756, 0.067229, 0.108703, 0.178141, 0.264820, 0.630874, 1.274633", \
           "0.055561, 0.067263, 0.109097, 0.178899, 0.264149, 0.629505, 1.246847", \
           "0.055959, 0.067177, 0.109842, 0.178883, 0.263002, 0.629949, 1.274886", \
           "0.056986, 0.069150, 0.111142, 0.180885, 0.265513, 0.636896, 1.256403", \
           "0.056111, 0.067807, 0.109058, 0.178508, 0.263422, 0.627776, 1.252925" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055582, 0.067270, 0.108649, 0.178464, 0.264066, 0.630562, 1.274491", \
           "0.055372, 0.067571, 0.109015, 0.178124, 0.263943, 0.628125, 1.272913", \
           "0.055756, 0.067229, 0.108703, 0.178141, 0.264820, 0.630874, 1.274633", \
           "0.055561, 0.067263, 0.109097, 0.178899, 0.264149, 0.629505, 1.246847", \
           "0.055959, 0.067177, 0.109842, 0.178883, 0.263002, 0.629949, 1.274886", \
           "0.056986, 0.069150, 0.111142, 0.180885, 0.265513, 0.636896, 1.256403", \
           "0.056111, 0.067807, 0.109058, 0.178508, 0.263422, 0.627776, 1.252925" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.387266, 0.396242, 0.422538, 0.458671, 0.500339, 0.676905, 0.993009", \
           "0.392322, 0.400579, 0.426604, 0.462971, 0.504982, 0.686691, 0.991334", \
           "0.408715, 0.417531, 0.443225, 0.479726, 0.521706, 0.703941, 1.009828", \
           "0.440401, 0.449352, 0.475183, 0.511469, 0.553219, 0.735508, 1.052637", \
           "0.492649, 0.501647, 0.527648, 0.564035, 0.605843, 0.783429, 1.109207", \
           "0.559453, 0.568433, 0.594265, 0.630621, 0.672757, 0.854413, 1.174861", \
           "0.638970, 0.646909, 0.672851, 0.709237, 0.751935, 0.933887, 1.251335" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.329176, 0.336806, 0.359158, 0.389871, 0.425288, 0.575369, 0.844057", \
           "0.333474, 0.340492, 0.362613, 0.393525, 0.429235, 0.583688, 0.842634", \
           "0.347407, 0.354901, 0.376741, 0.407767, 0.443450, 0.598350, 0.858354", \
           "0.374341, 0.381950, 0.403906, 0.434749, 0.470236, 0.625182, 0.894741", \
           "0.418751, 0.426400, 0.448501, 0.479429, 0.514967, 0.665914, 0.942826", \
           "0.475535, 0.483168, 0.505125, 0.536028, 0.571843, 0.726251, 0.998632", \
           "0.543125, 0.549872, 0.571924, 0.602851, 0.639145, 0.793804, 1.063635" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052202, 0.062215, 0.100443, 0.164113, 0.245386, 0.594177, 1.191881", \
           "0.052438, 0.062296, 0.099951, 0.165487, 0.249397, 0.615012, 1.190151", \
           "0.052131, 0.062280, 0.099995, 0.164295, 0.245640, 0.589812, 1.212174", \
           "0.052138, 0.062875, 0.099937, 0.165026, 0.248976, 0.594592, 1.190579", \
           "0.052519, 0.063063, 0.099991, 0.164004, 0.244142, 0.586943, 1.196186", \
           "0.052918, 0.062973, 0.100981, 0.165836, 0.247263, 0.586114, 1.195513", \
           "0.052123, 0.062980, 0.103065, 0.166649, 0.247628, 0.591034, 1.198121" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052202, 0.062215, 0.100443, 0.164113, 0.245386, 0.594177, 1.191881", \
           "0.052438, 0.062296, 0.099951, 0.165487, 0.249397, 0.615012, 1.190151", \
           "0.052131, 0.062280, 0.099995, 0.164295, 0.245640, 0.589812, 1.212174", \
           "0.052138, 0.062875, 0.099937, 0.165026, 0.248976, 0.594592, 1.190579", \
           "0.052519, 0.063063, 0.099991, 0.164004, 0.244142, 0.586943, 1.196186", \
           "0.052918, 0.062973, 0.100981, 0.165836, 0.247263, 0.586114, 1.195513", \
           "0.052123, 0.062980, 0.103065, 0.166649, 0.247628, 0.591034, 1.198121" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.362466, 0.372323, 0.401963, 0.443852, 0.492117, 0.692103, 1.040726", \
           "0.366320, 0.376405, 0.405777, 0.447768, 0.495949, 0.698405, 1.044118", \
           "0.381029, 0.391151, 0.420772, 0.462623, 0.510655, 0.712808, 1.058338", \
           "0.409884, 0.419862, 0.449123, 0.490309, 0.539491, 0.735693, 1.087872", \
           "0.457497, 0.467611, 0.496909, 0.537909, 0.586997, 0.789406, 1.134358", \
           "0.518374, 0.528554, 0.558117, 0.599924, 0.648069, 0.850539, 1.195344", \
           "0.586609, 0.596818, 0.626169, 0.667879, 0.715312, 0.916451, 1.262420" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.308096, 0.316474, 0.341668, 0.377274, 0.418299, 0.588287, 0.884617", \
           "0.311372, 0.319944, 0.344910, 0.380603, 0.421557, 0.593644, 0.887500", \
           "0.323875, 0.332478, 0.357656, 0.393229, 0.434057, 0.605887, 0.899587", \
           "0.348401, 0.356882, 0.381755, 0.416762, 0.458567, 0.625339, 0.924691", \
           "0.388873, 0.397469, 0.422373, 0.457222, 0.498948, 0.670995, 0.964204", \
           "0.440618, 0.449271, 0.474400, 0.509936, 0.550859, 0.722958, 1.016043", \
           "0.498617, 0.507295, 0.532244, 0.567698, 0.608015, 0.778983, 1.073057" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061930, 0.072439, 0.111124, 0.173123, 0.257899, 0.632494, 1.292178", \
           "0.062106, 0.075304, 0.113294, 0.179014, 0.263622, 0.628260, 1.273724", \
           "0.062073, 0.067541, 0.108379, 0.173155, 0.262993, 0.626704, 1.262188", \
           "0.062011, 0.067320, 0.111516, 0.173321, 0.261213, 0.639573, 1.282417", \
           "0.061817, 0.073385, 0.113501, 0.179955, 0.264168, 0.625970, 1.290949", \
           "0.062541, 0.071406, 0.108708, 0.176412, 0.259885, 0.634115, 1.281296", \
           "0.061823, 0.074374, 0.115398, 0.183080, 0.270026, 0.630265, 1.275995" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.061930, 0.072439, 0.111124, 0.173123, 0.257899, 0.632494, 1.292178", \
           "0.062106, 0.075304, 0.113294, 0.179014, 0.263622, 0.628260, 1.273724", \
           "0.062073, 0.067541, 0.108379, 0.173155, 0.262993, 0.626704, 1.262188", \
           "0.062011, 0.067320, 0.111516, 0.173321, 0.261213, 0.639573, 1.282417", \
           "0.061817, 0.073385, 0.113501, 0.179955, 0.264168, 0.625970, 1.290949", \
           "0.062541, 0.071406, 0.108708, 0.176412, 0.259885, 0.634115, 1.281296", \
           "0.061823, 0.074374, 0.115398, 0.183080, 0.270026, 0.630265, 1.275995" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252439, 0.261416, 0.287712, 0.323845, 0.365512, 0.542078, 0.858182", \
           "0.258435, 0.266691, 0.292716, 0.329083, 0.371094, 0.552804, 0.857446", \
           "0.277630, 0.286446, 0.312140, 0.348642, 0.390622, 0.572857, 0.878744", \
           "0.313492, 0.322443, 0.348274, 0.384559, 0.426309, 0.608598, 0.925727", \
           "0.366580, 0.375578, 0.401579, 0.437966, 0.479775, 0.657360, 0.983139", \
           "0.430208, 0.439188, 0.465020, 0.501375, 0.543511, 0.725167, 1.045616", \
           "0.503602, 0.511541, 0.537483, 0.573869, 0.616567, 0.798519, 1.115967" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214574, 0.222203, 0.244555, 0.275268, 0.310685, 0.460766, 0.729455", \
           "0.219670, 0.226688, 0.248809, 0.279721, 0.315430, 0.469883, 0.728829", \
           "0.235986, 0.243479, 0.265319, 0.296345, 0.332029, 0.486928, 0.746932", \
           "0.266468, 0.274076, 0.296033, 0.326875, 0.362363, 0.517308, 0.786868", \
           "0.311593, 0.319241, 0.341342, 0.372271, 0.407808, 0.558756, 0.835668", \
           "0.365677, 0.373310, 0.395267, 0.426169, 0.461985, 0.616392, 0.888774", \
           "0.428062, 0.434810, 0.456861, 0.487789, 0.524082, 0.678741, 0.948572" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052432, 0.062775, 0.100127, 0.165877, 0.244551, 0.592119, 1.194166", \
           "0.052416, 0.063037, 0.099705, 0.166320, 0.243914, 0.587521, 1.190665", \
           "0.052692, 0.062514, 0.100004, 0.164785, 0.246655, 0.588241, 1.189839", \
           "0.053841, 0.062113, 0.099476, 0.164692, 0.243630, 0.593316, 1.193979", \
           "0.052669, 0.062324, 0.099907, 0.165645, 0.251584, 0.585130, 1.202714", \
           "0.052760, 0.063519, 0.104549, 0.166679, 0.251227, 0.592825, 1.196961", \
           "0.052038, 0.062413, 0.101187, 0.168607, 0.248388, 0.591898, 1.199404" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052432, 0.062775, 0.100127, 0.165877, 0.244551, 0.592119, 1.194166", \
           "0.052416, 0.063037, 0.099705, 0.166320, 0.243914, 0.587521, 1.190665", \
           "0.052692, 0.062514, 0.100004, 0.164785, 0.246655, 0.588241, 1.189839", \
           "0.053841, 0.062113, 0.099476, 0.164692, 0.243630, 0.593316, 1.193979", \
           "0.052669, 0.062324, 0.099907, 0.165645, 0.251584, 0.585130, 1.202714", \
           "0.052760, 0.063519, 0.104549, 0.166679, 0.251227, 0.592825, 1.196961", \
           "0.052038, 0.062413, 0.101187, 0.168607, 0.248388, 0.591898, 1.199404" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.249031, 0.258888, 0.288528, 0.330417, 0.378682, 0.578668, 0.927291", \
           "0.254275, 0.264359, 0.293731, 0.335722, 0.383904, 0.586359, 0.932073", \
           "0.272960, 0.283081, 0.312702, 0.354553, 0.402585, 0.604739, 0.950269", \
           "0.309641, 0.319619, 0.348880, 0.390066, 0.439248, 0.635450, 0.987629", \
           "0.369115, 0.379229, 0.408527, 0.449527, 0.498615, 0.701024, 1.045976", \
           "0.445164, 0.455344, 0.484907, 0.526715, 0.574859, 0.777329, 1.122134", \
           "0.534409, 0.544618, 0.573969, 0.615680, 0.663112, 0.864251, 1.210220" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.211677, 0.220055, 0.245249, 0.280855, 0.321880, 0.491868, 0.788198", \
           "0.216134, 0.224705, 0.249672, 0.285364, 0.326318, 0.498405, 0.792262", \
           "0.232016, 0.240619, 0.265797, 0.301370, 0.342197, 0.514028, 0.807728", \
           "0.263195, 0.271676, 0.296548, 0.331556, 0.373361, 0.540132, 0.839484", \
           "0.313748, 0.322345, 0.347248, 0.382098, 0.423823, 0.595871, 0.889079", \
           "0.378390, 0.387042, 0.412171, 0.447707, 0.488631, 0.660730, 0.953814", \
           "0.454247, 0.462925, 0.487874, 0.523328, 0.563646, 0.734613, 1.028687" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054661, 0.066177, 0.108140, 0.172638, 0.257996, 0.625510, 1.276269", \
           "0.055426, 0.066682, 0.107457, 0.171767, 0.256049, 0.624034, 1.271652", \
           "0.055472, 0.067531, 0.106360, 0.174483, 0.262544, 0.624425, 1.278309", \
           "0.055163, 0.065540, 0.106801, 0.171061, 0.255549, 0.628033, 1.269868", \
           "0.055167, 0.066429, 0.108274, 0.174983, 0.262339, 0.623895, 1.264427", \
           "0.054864, 0.066144, 0.105953, 0.170252, 0.258847, 0.628113, 1.270780", \
           "0.059065, 0.069343, 0.113492, 0.185325, 0.267325, 0.631760, 1.283858" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054661, 0.066177, 0.108140, 0.172638, 0.257996, 0.625510, 1.276269", \
           "0.055426, 0.066682, 0.107457, 0.171767, 0.256049, 0.624034, 1.271652", \
           "0.055472, 0.067531, 0.106360, 0.174483, 0.262544, 0.624425, 1.278309", \
           "0.055163, 0.065540, 0.106801, 0.171061, 0.255549, 0.628033, 1.269868", \
           "0.055167, 0.066429, 0.108274, 0.174983, 0.262339, 0.623895, 1.264427", \
           "0.054864, 0.066144, 0.105953, 0.170252, 0.258847, 0.628113, 1.270780", \
           "0.059065, 0.069343, 0.113492, 0.185325, 0.267325, 0.631760, 1.283858" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550", \
           "0.266776, 0.266795, 0.266863, 0.266969, 0.267094, 0.267624, 0.268550" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711", \
           "0.136937, 0.136956, 0.137024, 0.137130, 0.137255, 0.137785, 0.138711" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710", \
           "0.053355, 0.053359, 0.053373, 0.053394, 0.053419, 0.053525, 0.053710" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742", \
           "0.027387, 0.027391, 0.027405, 0.027426, 0.027451, 0.027557, 0.027742" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.772553, 0.781529, 0.807825, 0.843958, 0.885626, 1.062192, 1.378296", \
             "0.778298, 0.786554, 0.812579, 0.848946, 0.890957, 1.072666, 1.377309", \
             "0.797118, 0.805934, 0.831628, 0.868129, 0.910110, 1.092345, 1.398231", \
             "0.832481, 0.841432, 0.867263, 0.903548, 0.945299, 1.127587, 1.444717", \
             "0.890562, 0.899561, 0.925561, 0.961948, 1.003757, 1.181342, 1.507121", \
             "0.963104, 0.972083, 0.997915, 1.034271, 1.076407, 1.258063, 1.578512", \
             "1.048154, 1.056092, 1.082035, 1.118421, 1.161119, 1.343071, 1.660519" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.656670, 0.664300, 0.686652, 0.717364, 0.752782, 0.902863, 1.171551", \
             "0.661553, 0.668571, 0.690692, 0.721604, 0.757314, 0.911767, 1.170713", \
             "0.677550, 0.685044, 0.706884, 0.737910, 0.773593, 0.928493, 1.188497", \
             "0.707609, 0.715217, 0.737173, 0.768016, 0.803504, 0.958449, 1.228009", \
             "0.756978, 0.764627, 0.786727, 0.817656, 0.853194, 1.004141, 1.281053", \
             "0.818638, 0.826271, 0.848228, 0.879130, 0.914946, 1.069354, 1.341735", \
             "0.890931, 0.897679, 0.919730, 0.950658, 0.986951, 1.141610, 1.411441" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.052843, 0.063040, 0.100588, 0.164579, 0.246346, 0.593971, 1.196944", \
             "0.052144, 0.063229, 0.100134, 0.164591, 0.247786, 0.592787, 1.194213", \
             "0.051853, 0.063416, 0.099962, 0.164339, 0.251424, 0.592837, 1.196782", \
             "0.052319, 0.063386, 0.101124, 0.165202, 0.244616, 0.596348, 1.199096", \
             "0.051906, 0.062336, 0.100016, 0.165993, 0.247119, 0.593847, 1.197480", \
             "0.052922, 0.062403, 0.100291, 0.164657, 0.245616, 0.595942, 1.196724", \
             "0.052574, 0.062824, 0.100367, 0.164958, 0.243729, 0.602597, 1.198736" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.694235, 0.704092, 0.733732, 0.775621, 0.823886, 1.023872, 1.372495", \
             "0.699743, 0.709827, 0.739199, 0.781190, 0.829372, 1.031827, 1.377541", \
             "0.719071, 0.729192, 0.758813, 0.800664, 0.848696, 1.050850, 1.396380", \
             "0.756949, 0.766927, 0.796189, 0.837374, 0.886556, 1.082758, 1.434937", \
             "0.814642, 0.824756, 0.854054, 0.895054, 0.944143, 1.146552, 1.491503", \
             "0.883861, 0.894041, 0.923604, 0.965411, 1.013556, 1.216026, 1.560831", \
             "0.964333, 0.974542, 1.003894, 1.045604, 1.093037, 1.294175, 1.640144" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590100, 0.598478, 0.623672, 0.659278, 0.700303, 0.870291, 1.166621", \
             "0.594781, 0.603353, 0.628319, 0.664012, 0.704966, 0.877053, 1.170909", \
             "0.611210, 0.619813, 0.644991, 0.680565, 0.721392, 0.893222, 1.186923", \
             "0.643407, 0.651888, 0.676760, 0.711768, 0.753573, 0.920345, 1.219696", \
             "0.692446, 0.701043, 0.725946, 0.760796, 0.802521, 0.974569, 1.267777", \
             "0.751282, 0.759935, 0.785063, 0.820600, 0.861523, 1.033622, 1.326706", \
             "0.819683, 0.828361, 0.853310, 0.888763, 0.929081, 1.100049, 1.394122" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057113, 0.067419, 0.108267, 0.183361, 0.257892, 0.632852, 1.271840", \
             "0.062361, 0.068985, 0.108233, 0.176599, 0.263237, 0.627203, 1.297178", \
             "0.059740, 0.067916, 0.108202, 0.183352, 0.260732, 0.630898, 1.272348", \
             "0.057505, 0.070282, 0.106800, 0.175673, 0.262220, 0.630227, 1.293538", \
             "0.055905, 0.068973, 0.109018, 0.173374, 0.260863, 0.626149, 1.270684", \
             "0.059416, 0.069829, 0.105968, 0.173126, 0.255737, 0.627034, 1.267873", \
             "0.060703, 0.069215, 0.110536, 0.176338, 0.262326, 0.628842, 1.272653" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.590788, 0.599764, 0.626060, 0.662193, 0.703860, 0.880426, 1.196530", \
             "0.597053, 0.605310, 0.631335, 0.667702, 0.709713, 0.891422, 1.196065", \
             "0.616636, 0.625452, 0.651146, 0.687647, 0.729628, 0.911863, 1.217749", \
             "0.653624, 0.662575, 0.688405, 0.724691, 0.766441, 0.948730, 1.265859", \
             "0.710861, 0.719859, 0.745860, 0.782247, 0.824056, 1.001641, 1.327420", \
             "0.780659, 0.789639, 0.815471, 0.851826, 0.893962, 1.075618, 1.396067", \
             "0.861880, 0.869818, 0.895760, 0.932146, 0.974844, 1.156796, 1.474244" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.502170, 0.509799, 0.532151, 0.562864, 0.598281, 0.748362, 1.017051", \
             "0.507495, 0.514513, 0.536635, 0.567546, 0.603256, 0.757709, 1.016655", \
             "0.524141, 0.531634, 0.553474, 0.584500, 0.620183, 0.775083, 1.035087", \
             "0.555580, 0.563188, 0.585145, 0.615987, 0.651475, 0.806420, 1.075980", \
             "0.604232, 0.611880, 0.633981, 0.664910, 0.700447, 0.851395, 1.128307", \
             "0.663560, 0.671193, 0.693150, 0.724053, 0.759868, 0.914276, 1.186657", \
             "0.732598, 0.739345, 0.761396, 0.792324, 0.828618, 0.983277, 1.253107" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.051729, 0.063066, 0.099668, 0.165582, 0.244244, 0.594201, 1.242967", \
             "0.051641, 0.062678, 0.099954, 0.164654, 0.243773, 0.612477, 1.197298", \
             "0.051977, 0.062339, 0.099905, 0.165093, 0.245490, 0.605941, 1.198584", \
             "0.051716, 0.062122, 0.099567, 0.164176, 0.245875, 0.596346, 1.197888", \
             "0.051799, 0.062557, 0.099299, 0.165831, 0.246644, 0.590263, 1.196759", \
             "0.052519, 0.062771, 0.099594, 0.164039, 0.251482, 0.593333, 1.198175", \
             "0.052053, 0.062732, 0.099686, 0.164754, 0.242927, 0.593279, 1.184709" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617786, 0.627643, 0.657283, 0.699172, 0.747437, 0.947423, 1.296046", \
             "0.622622, 0.632707, 0.662079, 0.704070, 0.752251, 0.954707, 1.300420", \
             "0.641148, 0.651269, 0.680890, 0.722741, 0.770773, 0.972927, 1.318457", \
             "0.677412, 0.687390, 0.716651, 0.757837, 0.807019, 1.003221, 1.355399", \
             "0.735520, 0.745633, 0.774931, 0.815931, 0.865020, 1.067429, 1.412380", \
             "0.807780, 0.817959, 0.847522, 0.889330, 0.937475, 1.139944, 1.484750", \
             "0.892078, 0.902287, 0.931638, 0.973349, 1.020781, 1.221920, 1.567889" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.525118, 0.533496, 0.558690, 0.594296, 0.635321, 0.805309, 1.101639", \
             "0.529229, 0.537801, 0.562767, 0.598459, 0.639414, 0.811501, 1.105357", \
             "0.544976, 0.553579, 0.578757, 0.614330, 0.655157, 0.826988, 1.120688", \
             "0.575800, 0.584281, 0.609153, 0.644161, 0.685966, 0.852738, 1.152090", \
             "0.625192, 0.633788, 0.658692, 0.693541, 0.735267, 0.907315, 1.200523", \
             "0.686613, 0.695265, 0.720394, 0.755930, 0.796853, 0.968953, 1.262037", \
             "0.758266, 0.766944, 0.791892, 0.827346, 0.867664, 1.038632, 1.332705" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.057235, 0.068362, 0.108122, 0.178668, 0.263180, 0.635853, 1.265704", \
             "0.056261, 0.068334, 0.113282, 0.178249, 0.262465, 0.630407, 1.270130", \
             "0.056833, 0.067833, 0.115674, 0.179477, 0.261992, 0.634296, 1.267866", \
             "0.056536, 0.074202, 0.115921, 0.172563, 0.262866, 0.627165, 1.285337", \
             "0.056101, 0.074029, 0.111420, 0.175836, 0.261079, 0.627586, 1.263914", \
             "0.056847, 0.067689, 0.108032, 0.176743, 0.257053, 0.627284, 1.269104", \
             "0.061623, 0.067143, 0.109697, 0.175523, 0.261625, 0.623879, 1.298313" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.667001, 1.675109, 1.696551, 1.729500, 1.800692, 1.944107, 2.229827", \
           "1.672673, 1.680798, 1.701680, 1.735036, 1.804115, 1.951687, 2.239135", \
           "1.690975, 1.699236, 1.720074, 1.753560, 1.825935, 1.967167, 2.259057", \
           "1.724364, 1.732809, 1.753442, 1.787620, 1.858207, 2.004279, 2.287661", \
           "1.776988, 1.785790, 1.806891, 1.841154, 1.912449, 2.055807, 2.344011", \
           "1.841509, 1.851416, 1.873540, 1.906843, 1.976243, 2.119152, 2.394014", \
           "1.915170, 1.925745, 1.948966, 1.982615, 2.050319, 2.192617, 2.480799" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.674877, 1.682898, 1.703855, 1.737360, 1.806558, 1.941616, 2.214497", \
           "1.680123, 1.688224, 1.708740, 1.741610, 1.811813, 1.952891, 2.235600", \
           "1.698430, 1.707136, 1.727838, 1.760578, 1.830438, 1.970726, 2.249115", \
           "1.732057, 1.740638, 1.760006, 1.791775, 1.863380, 2.005580, 2.282971", \
           "1.784716, 1.795791, 1.814900, 1.849502, 1.917004, 2.056769, 2.335882", \
           "1.848613, 1.859269, 1.879241, 1.912402, 1.981969, 2.118490, 2.398158", \
           "1.928138, 1.937325, 1.962738, 1.996638, 2.063273, 2.199421, 2.479987" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.777013, 1.785120, 1.806563, 1.839511, 1.910703, 2.054119, 2.339838", \
           "1.782685, 1.790810, 1.811692, 1.845048, 1.914126, 2.061698, 2.349147", \
           "1.800987, 1.809248, 1.830086, 1.863572, 1.935947, 2.077179, 2.369069", \
           "1.834375, 1.842821, 1.863454, 1.897631, 1.968218, 2.114291, 2.397673", \
           "1.886999, 1.895802, 1.916903, 1.951166, 2.022461, 2.165819, 2.454023", \
           "1.951520, 1.961427, 1.983551, 2.016855, 2.086255, 2.229164, 2.504025", \
           "2.025181, 2.035756, 2.058977, 2.092627, 2.160330, 2.302629, 2.590811" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.784888, 1.792910, 1.813867, 1.847371, 1.916570, 2.051628, 2.324509", \
           "1.790135, 1.798235, 1.818752, 1.851622, 1.921825, 2.062903, 2.345612", \
           "1.808442, 1.817148, 1.837850, 1.870589, 1.940449, 2.080738, 2.359126", \
           "1.842069, 1.850649, 1.870018, 1.901787, 1.973392, 2.115591, 2.392982", \
           "1.894728, 1.905803, 1.924911, 1.959514, 2.027015, 2.166781, 2.445893", \
           "1.958625, 1.969281, 1.989252, 2.022414, 2.091980, 2.228502, 2.508170", \
           "2.038149, 2.047336, 2.072750, 2.106649, 2.173285, 2.309432, 2.589998" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.853355, 1.861463, 1.882906, 1.915854, 1.987046, 2.130462, 2.416181", \
           "1.859027, 1.867153, 1.888034, 1.921390, 1.990469, 2.138041, 2.425489", \
           "1.877329, 1.885590, 1.906428, 1.939914, 2.012289, 2.153521, 2.445411", \
           "1.910718, 1.919164, 1.939796, 1.973974, 2.044561, 2.190634, 2.474016", \
           "1.963342, 1.972144, 1.993246, 2.027508, 2.098803, 2.242161, 2.530366", \
           "2.027863, 2.037770, 2.059894, 2.093197, 2.162597, 2.305506, 2.580368", \
           "2.101524, 2.112099, 2.135320, 2.168969, 2.236673, 2.378971, 2.667153" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.861231, 1.869252, 1.890209, 1.923714, 1.992912, 2.127970, 2.400851", \
           "1.866477, 1.874578, 1.895094, 1.927965, 1.998167, 2.139245, 2.421954", \
           "1.884784, 1.893490, 1.914192, 1.946932, 2.016792, 2.157081, 2.435469", \
           "1.918411, 1.926992, 1.946361, 1.978129, 2.049734, 2.191934, 2.469325", \
           "1.971070, 1.982146, 2.001254, 2.035856, 2.103358, 2.243123, 2.522236", \
           "2.034967, 2.045623, 2.065595, 2.098756, 2.168323, 2.304844, 2.584512", \
           "2.114492, 2.123679, 2.149092, 2.182992, 2.249627, 2.385775, 2.666341" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.959488, 1.967595, 1.989038, 2.021986, 2.093178, 2.236594, 2.522314", \
           "1.965160, 1.973285, 1.994167, 2.027523, 2.096601, 2.244173, 2.531622", \
           "1.983462, 1.991723, 2.012561, 2.046047, 2.118422, 2.259654, 2.551544", \
           "2.016851, 2.025296, 2.045929, 2.080107, 2.150694, 2.296766, 2.580148", \
           "2.069474, 2.078277, 2.099378, 2.133641, 2.204936, 2.348294, 2.636498", \
           "2.133995, 2.143902, 2.166027, 2.199330, 2.268730, 2.411639, 2.686500", \
           "2.207656, 2.218232, 2.241452, 2.275102, 2.342805, 2.485104, 2.773286" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.967363, 1.975385, 1.996342, 2.029847, 2.099045, 2.234103, 2.506984", \
           "1.972610, 1.980710, 2.001227, 2.034097, 2.104300, 2.245378, 2.528087", \
           "1.990917, 1.999623, 2.020325, 2.053064, 2.122924, 2.263213, 2.541601", \
           "2.024544, 2.033124, 2.052493, 2.084262, 2.155867, 2.298067, 2.575458", \
           "2.077203, 2.088278, 2.107387, 2.141989, 2.209491, 2.349256, 2.628368", \
           "2.141100, 2.151756, 2.171728, 2.204889, 2.274455, 2.410977, 2.690645", \
           "2.220624, 2.229811, 2.255225, 2.289124, 2.355760, 2.491907, 2.772473" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.181836, 2.189943, 2.211386, 2.244334, 2.315526, 2.458942, 2.744662", \
           "2.187508, 2.195633, 2.216515, 2.249871, 2.318949, 2.466521, 2.753970", \
           "2.205810, 2.214071, 2.234909, 2.268395, 2.340770, 2.482002, 2.773892", \
           "2.239199, 2.247644, 2.268277, 2.302455, 2.373042, 2.519114, 2.802496", \
           "2.291822, 2.300625, 2.321726, 2.355989, 2.427284, 2.570642, 2.858846", \
           "2.356343, 2.366250, 2.388375, 2.421678, 2.491078, 2.633987, 2.908849", \
           "2.430004, 2.440580, 2.463800, 2.497450, 2.565153, 2.707452, 2.995634" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.189711, 2.197733, 2.218690, 2.252195, 2.321393, 2.456451, 2.729332", \
           "2.194958, 2.203058, 2.223575, 2.256445, 2.326648, 2.467726, 2.750435", \
           "2.213265, 2.221971, 2.242673, 2.275413, 2.345272, 2.485561, 2.763949", \
           "2.246892, 2.255472, 2.274841, 2.306610, 2.378215, 2.520415, 2.797806", \
           "2.299551, 2.310626, 2.329735, 2.364337, 2.431839, 2.571604, 2.850716", \
           "2.363448, 2.374104, 2.394076, 2.427237, 2.496803, 2.633325, 2.912993", \
           "2.442972, 2.452160, 2.477573, 2.511473, 2.578108, 2.714255, 2.994822" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.302640, 2.310747, 2.332190, 2.365138, 2.436331, 2.579746, 2.865466", \
           "2.308312, 2.316437, 2.337319, 2.370675, 2.439753, 2.587326, 2.874774", \
           "2.326614, 2.334875, 2.355713, 2.389199, 2.461574, 2.602806, 2.894696", \
           "2.360003, 2.368448, 2.389081, 2.423259, 2.493846, 2.639918, 2.923300", \
           "2.412626, 2.421429, 2.442530, 2.476793, 2.548088, 2.691446, 2.979650", \
           "2.477147, 2.487054, 2.509179, 2.542482, 2.611882, 2.754791, 3.029653", \
           "2.550808, 2.561384, 2.584605, 2.618254, 2.685957, 2.828256, 3.116438" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.310515, 2.318537, 2.339494, 2.372999, 2.442197, 2.577255, 2.850136", \
           "2.315762, 2.323862, 2.344379, 2.377249, 2.447452, 2.588530, 2.871239", \
           "2.334069, 2.342775, 2.363477, 2.396217, 2.466076, 2.606365, 2.884754", \
           "2.367696, 2.376276, 2.395645, 2.427414, 2.499019, 2.641219, 2.918610", \
           "2.420355, 2.431430, 2.450539, 2.485141, 2.552643, 2.692408, 2.971520", \
           "2.484252, 2.494908, 2.514880, 2.548041, 2.617608, 2.754129, 3.033797", \
           "2.563776, 2.572964, 2.598377, 2.632277, 2.698912, 2.835059, 3.115626" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.454186, 2.462294, 2.483737, 2.516685, 2.587877, 2.731293, 3.017012", \
           "2.459858, 2.467984, 2.488865, 2.522221, 2.591300, 2.738872, 3.026320", \
           "2.478160, 2.486421, 2.507259, 2.540745, 2.613120, 2.754352, 3.046242", \
           "2.511549, 2.519995, 2.540627, 2.574805, 2.645392, 2.791465, 3.074847", \
           "2.564173, 2.572975, 2.594077, 2.628339, 2.699634, 2.842992, 3.131197", \
           "2.628694, 2.638601, 2.660725, 2.694028, 2.763428, 2.906337, 3.181199", \
           "2.702355, 2.712930, 2.736151, 2.769800, 2.837504, 2.979802, 3.267985" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.462062, 2.470083, 2.491040, 2.524545, 2.593743, 2.728801, 3.001682", \
           "2.467308, 2.475409, 2.495925, 2.528796, 2.598998, 2.740076, 3.022785", \
           "2.485615, 2.494321, 2.515023, 2.547763, 2.617623, 2.757912, 3.036300", \
           "2.519242, 2.527823, 2.547192, 2.578960, 2.650565, 2.792765, 3.070156", \
           "2.571901, 2.582977, 2.602085, 2.636687, 2.704189, 2.843954, 3.123067", \
           "2.635798, 2.646454, 2.666426, 2.699587, 2.769154, 2.905675, 3.185344", \
           "2.715323, 2.724510, 2.749923, 2.783823, 2.850458, 2.986606, 3.267172" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.591414, 2.599521, 2.620964, 2.653912, 2.725104, 2.868520, 3.154239", \
           "2.597086, 2.605211, 2.626093, 2.659449, 2.728527, 2.876099, 3.163548", \
           "2.615388, 2.623649, 2.644487, 2.677973, 2.750348, 2.891580, 3.183470", \
           "2.648776, 2.657222, 2.677855, 2.712032, 2.782620, 2.928692, 3.212074", \
           "2.701400, 2.710203, 2.731304, 2.765567, 2.836862, 2.980220, 3.268424", \
           "2.765921, 2.775828, 2.797953, 2.831256, 2.900656, 3.043565, 3.318426", \
           "2.839582, 2.850158, 2.873378, 2.907028, 2.974731, 3.117030, 3.405212" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.599289, 2.607311, 2.628268, 2.661773, 2.730971, 2.866029, 3.138910", \
           "2.604536, 2.612636, 2.633153, 2.666023, 2.736226, 2.877304, 3.160013", \
           "2.622843, 2.631549, 2.652251, 2.684990, 2.754850, 2.895139, 3.173527", \
           "2.656470, 2.665050, 2.684419, 2.716188, 2.787793, 2.929993, 3.207384", \
           "2.709129, 2.720204, 2.739313, 2.773915, 2.841417, 2.981182, 3.260294", \
           "2.773026, 2.783682, 2.803654, 2.836815, 2.906381, 3.042903, 3.322571", \
           "2.852550, 2.861737, 2.887151, 2.921050, 2.987686, 3.123833, 3.404399" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.710127, 0.718235, 0.739678, 0.772626, 0.843818, 0.987234, 1.272953", \
           "0.715799, 0.723925, 0.744806, 0.778162, 0.847241, 0.994813, 1.282262", \
           "0.734101, 0.742362, 0.763201, 0.796686, 0.869062, 1.010293, 1.302183", \
           "0.767490, 0.775936, 0.796568, 0.830746, 0.901333, 1.047406, 1.330788", \
           "0.820114, 0.828916, 0.850018, 0.884280, 0.955575, 1.098933, 1.387138", \
           "0.884635, 0.894542, 0.916666, 0.949969, 1.019369, 1.162278, 1.437140", \
           "0.958296, 0.968871, 0.992092, 1.025741, 1.093445, 1.235743, 1.523926" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.482621, 0.490729, 0.512172, 0.545120, 0.616312, 0.759728, 1.045447", \
           "0.488293, 0.496419, 0.517300, 0.550656, 0.619735, 0.767307, 1.054755", \
           "0.506595, 0.514856, 0.535694, 0.569180, 0.641555, 0.782787, 1.074677", \
           "0.539984, 0.548430, 0.569062, 0.603240, 0.673827, 0.819900, 1.103282", \
           "0.592608, 0.601410, 0.622512, 0.656774, 0.728069, 0.871427, 1.159632", \
           "0.657129, 0.667036, 0.689160, 0.722463, 0.791863, 0.934772, 1.209634", \
           "0.730790, 0.741365, 0.764586, 0.798235, 0.865939, 1.008237, 1.296420" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.774581, 0.782602, 0.803559, 0.837064, 0.906263, 1.041320, 1.314202", \
           "0.779827, 0.787928, 0.808445, 0.841315, 0.911517, 1.052596, 1.335305", \
           "0.798134, 0.806840, 0.827542, 0.860282, 0.930142, 1.070431, 1.348819", \
           "0.831761, 0.840342, 0.859711, 0.891480, 0.963084, 1.105284, 1.382675", \
           "0.884421, 0.895496, 0.914604, 0.949207, 1.016708, 1.156473, 1.435586", \
           "0.948318, 0.958973, 0.978945, 1.012106, 1.081673, 1.218194, 1.497863", \
           "1.027842, 1.037029, 1.062443, 1.096342, 1.162978, 1.299125, 1.579691" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.532109, 0.540130, 0.561087, 0.594592, 0.663791, 0.798848, 1.071730", \
           "0.537355, 0.545456, 0.565973, 0.598843, 0.669045, 0.810124, 1.092833", \
           "0.555663, 0.564369, 0.585070, 0.617810, 0.687670, 0.827959, 1.106347", \
           "0.589289, 0.597870, 0.617239, 0.649008, 0.720612, 0.862812, 1.140203", \
           "0.641949, 0.653024, 0.672132, 0.706735, 0.774236, 0.914001, 1.193114", \
           "0.705846, 0.716501, 0.736473, 0.769635, 0.839201, 0.975723, 1.255391", \
           "0.785370, 0.794557, 0.819971, 0.853870, 0.920506, 1.056653, 1.337219" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044699, 0.044907, 0.045451, 0.046333, 0.048147, 0.051777, 0.059037");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012784, 0.012991, 0.013536, 0.014417, 0.016232, 0.019862, 0.027121");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044699, 0.044907, 0.045451, 0.046333, 0.048147, 0.051777, 0.059037");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012784, 0.012991, 0.013536, 0.014417, 0.016232, 0.019862, 0.027121");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.667001, 1.675109, 1.696551, 1.729500, 1.800692, 1.944107, 2.229827", \
           "1.672673, 1.680798, 1.701680, 1.735036, 1.804115, 1.951687, 2.239135", \
           "1.690975, 1.699236, 1.720074, 1.753560, 1.825935, 1.967167, 2.259057", \
           "1.724364, 1.732809, 1.753442, 1.787620, 1.858207, 2.004279, 2.287661", \
           "1.776988, 1.785790, 1.806891, 1.841154, 1.912449, 2.055807, 2.344011", \
           "1.841509, 1.851416, 1.873540, 1.906843, 1.976243, 2.119152, 2.394014", \
           "1.915170, 1.925745, 1.948966, 1.982615, 2.050319, 2.192617, 2.480799" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.674877, 1.682898, 1.703855, 1.737360, 1.806558, 1.941616, 2.214497", \
           "1.680123, 1.688224, 1.708740, 1.741610, 1.811813, 1.952891, 2.235600", \
           "1.698430, 1.707136, 1.727838, 1.760578, 1.830438, 1.970726, 2.249115", \
           "1.732057, 1.740638, 1.760006, 1.791775, 1.863380, 2.005580, 2.282971", \
           "1.784716, 1.795791, 1.814900, 1.849502, 1.917004, 2.056769, 2.335882", \
           "1.848613, 1.859269, 1.879241, 1.912402, 1.981969, 2.118490, 2.398158", \
           "1.928138, 1.937325, 1.962738, 1.996638, 2.063273, 2.199421, 2.479987" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.777013, 1.785120, 1.806563, 1.839511, 1.910703, 2.054119, 2.339838", \
           "1.782685, 1.790810, 1.811692, 1.845048, 1.914126, 2.061698, 2.349147", \
           "1.800987, 1.809248, 1.830086, 1.863572, 1.935947, 2.077179, 2.369069", \
           "1.834375, 1.842821, 1.863454, 1.897631, 1.968218, 2.114291, 2.397673", \
           "1.886999, 1.895802, 1.916903, 1.951166, 2.022461, 2.165819, 2.454023", \
           "1.951520, 1.961427, 1.983551, 2.016855, 2.086255, 2.229164, 2.504025", \
           "2.025181, 2.035756, 2.058977, 2.092627, 2.160330, 2.302629, 2.590811" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.784888, 1.792910, 1.813867, 1.847371, 1.916570, 2.051628, 2.324509", \
           "1.790135, 1.798235, 1.818752, 1.851622, 1.921825, 2.062903, 2.345612", \
           "1.808442, 1.817148, 1.837850, 1.870589, 1.940449, 2.080738, 2.359126", \
           "1.842069, 1.850649, 1.870018, 1.901787, 1.973392, 2.115591, 2.392982", \
           "1.894728, 1.905803, 1.924911, 1.959514, 2.027015, 2.166781, 2.445893", \
           "1.958625, 1.969281, 1.989252, 2.022414, 2.091980, 2.228502, 2.508170", \
           "2.038149, 2.047336, 2.072750, 2.106649, 2.173285, 2.309432, 2.589998" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.853355, 1.861463, 1.882906, 1.915854, 1.987046, 2.130462, 2.416181", \
           "1.859027, 1.867153, 1.888034, 1.921390, 1.990469, 2.138041, 2.425489", \
           "1.877329, 1.885590, 1.906428, 1.939914, 2.012289, 2.153521, 2.445411", \
           "1.910718, 1.919164, 1.939796, 1.973974, 2.044561, 2.190634, 2.474016", \
           "1.963342, 1.972144, 1.993246, 2.027508, 2.098803, 2.242161, 2.530366", \
           "2.027863, 2.037770, 2.059894, 2.093197, 2.162597, 2.305506, 2.580368", \
           "2.101524, 2.112099, 2.135320, 2.168969, 2.236673, 2.378971, 2.667153" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.861231, 1.869252, 1.890209, 1.923714, 1.992912, 2.127970, 2.400851", \
           "1.866477, 1.874578, 1.895094, 1.927965, 1.998167, 2.139245, 2.421954", \
           "1.884784, 1.893490, 1.914192, 1.946932, 2.016792, 2.157081, 2.435469", \
           "1.918411, 1.926992, 1.946361, 1.978129, 2.049734, 2.191934, 2.469325", \
           "1.971070, 1.982146, 2.001254, 2.035856, 2.103358, 2.243123, 2.522236", \
           "2.034967, 2.045623, 2.065595, 2.098756, 2.168323, 2.304844, 2.584512", \
           "2.114492, 2.123679, 2.149092, 2.182992, 2.249627, 2.385775, 2.666341" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.959488, 1.967595, 1.989038, 2.021986, 2.093178, 2.236594, 2.522314", \
           "1.965160, 1.973285, 1.994167, 2.027523, 2.096601, 2.244173, 2.531622", \
           "1.983462, 1.991723, 2.012561, 2.046047, 2.118422, 2.259654, 2.551544", \
           "2.016851, 2.025296, 2.045929, 2.080107, 2.150694, 2.296766, 2.580148", \
           "2.069474, 2.078277, 2.099378, 2.133641, 2.204936, 2.348294, 2.636498", \
           "2.133995, 2.143902, 2.166027, 2.199330, 2.268730, 2.411639, 2.686500", \
           "2.207656, 2.218232, 2.241452, 2.275102, 2.342805, 2.485104, 2.773286" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.967363, 1.975385, 1.996342, 2.029847, 2.099045, 2.234103, 2.506984", \
           "1.972610, 1.980710, 2.001227, 2.034097, 2.104300, 2.245378, 2.528087", \
           "1.990917, 1.999623, 2.020325, 2.053064, 2.122924, 2.263213, 2.541601", \
           "2.024544, 2.033124, 2.052493, 2.084262, 2.155867, 2.298067, 2.575458", \
           "2.077203, 2.088278, 2.107387, 2.141989, 2.209491, 2.349256, 2.628368", \
           "2.141100, 2.151756, 2.171728, 2.204889, 2.274455, 2.410977, 2.690645", \
           "2.220624, 2.229811, 2.255225, 2.289124, 2.355760, 2.491907, 2.772473" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.181836, 2.189943, 2.211386, 2.244334, 2.315526, 2.458942, 2.744662", \
           "2.187508, 2.195633, 2.216515, 2.249871, 2.318949, 2.466521, 2.753970", \
           "2.205810, 2.214071, 2.234909, 2.268395, 2.340770, 2.482002, 2.773892", \
           "2.239199, 2.247644, 2.268277, 2.302455, 2.373042, 2.519114, 2.802496", \
           "2.291822, 2.300625, 2.321726, 2.355989, 2.427284, 2.570642, 2.858846", \
           "2.356343, 2.366250, 2.388375, 2.421678, 2.491078, 2.633987, 2.908849", \
           "2.430004, 2.440580, 2.463800, 2.497450, 2.565153, 2.707452, 2.995634" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.189711, 2.197733, 2.218690, 2.252195, 2.321393, 2.456451, 2.729332", \
           "2.194958, 2.203058, 2.223575, 2.256445, 2.326648, 2.467726, 2.750435", \
           "2.213265, 2.221971, 2.242673, 2.275413, 2.345272, 2.485561, 2.763949", \
           "2.246892, 2.255472, 2.274841, 2.306610, 2.378215, 2.520415, 2.797806", \
           "2.299551, 2.310626, 2.329735, 2.364337, 2.431839, 2.571604, 2.850716", \
           "2.363448, 2.374104, 2.394076, 2.427237, 2.496803, 2.633325, 2.912993", \
           "2.442972, 2.452160, 2.477573, 2.511473, 2.578108, 2.714255, 2.994822" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.302640, 2.310747, 2.332190, 2.365138, 2.436331, 2.579746, 2.865466", \
           "2.308312, 2.316437, 2.337319, 2.370675, 2.439753, 2.587326, 2.874774", \
           "2.326614, 2.334875, 2.355713, 2.389199, 2.461574, 2.602806, 2.894696", \
           "2.360003, 2.368448, 2.389081, 2.423259, 2.493846, 2.639918, 2.923300", \
           "2.412626, 2.421429, 2.442530, 2.476793, 2.548088, 2.691446, 2.979650", \
           "2.477147, 2.487054, 2.509179, 2.542482, 2.611882, 2.754791, 3.029653", \
           "2.550808, 2.561384, 2.584605, 2.618254, 2.685957, 2.828256, 3.116438" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.310515, 2.318537, 2.339494, 2.372999, 2.442197, 2.577255, 2.850136", \
           "2.315762, 2.323862, 2.344379, 2.377249, 2.447452, 2.588530, 2.871239", \
           "2.334069, 2.342775, 2.363477, 2.396217, 2.466076, 2.606365, 2.884754", \
           "2.367696, 2.376276, 2.395645, 2.427414, 2.499019, 2.641219, 2.918610", \
           "2.420355, 2.431430, 2.450539, 2.485141, 2.552643, 2.692408, 2.971520", \
           "2.484252, 2.494908, 2.514880, 2.548041, 2.617608, 2.754129, 3.033797", \
           "2.563776, 2.572964, 2.598377, 2.632277, 2.698912, 2.835059, 3.115626" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.454186, 2.462294, 2.483737, 2.516685, 2.587877, 2.731293, 3.017012", \
           "2.459858, 2.467984, 2.488865, 2.522221, 2.591300, 2.738872, 3.026320", \
           "2.478160, 2.486421, 2.507259, 2.540745, 2.613120, 2.754352, 3.046242", \
           "2.511549, 2.519995, 2.540627, 2.574805, 2.645392, 2.791465, 3.074847", \
           "2.564173, 2.572975, 2.594077, 2.628339, 2.699634, 2.842992, 3.131197", \
           "2.628694, 2.638601, 2.660725, 2.694028, 2.763428, 2.906337, 3.181199", \
           "2.702355, 2.712930, 2.736151, 2.769800, 2.837504, 2.979802, 3.267985" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.462062, 2.470083, 2.491040, 2.524545, 2.593743, 2.728801, 3.001682", \
           "2.467308, 2.475409, 2.495925, 2.528796, 2.598998, 2.740076, 3.022785", \
           "2.485615, 2.494321, 2.515023, 2.547763, 2.617623, 2.757912, 3.036300", \
           "2.519242, 2.527823, 2.547192, 2.578960, 2.650565, 2.792765, 3.070156", \
           "2.571901, 2.582977, 2.602085, 2.636687, 2.704189, 2.843954, 3.123067", \
           "2.635798, 2.646454, 2.666426, 2.699587, 2.769154, 2.905675, 3.185344", \
           "2.715323, 2.724510, 2.749923, 2.783823, 2.850458, 2.986606, 3.267172" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.591414, 2.599521, 2.620964, 2.653912, 2.725104, 2.868520, 3.154239", \
           "2.597086, 2.605211, 2.626093, 2.659449, 2.728527, 2.876099, 3.163548", \
           "2.615388, 2.623649, 2.644487, 2.677973, 2.750348, 2.891580, 3.183470", \
           "2.648776, 2.657222, 2.677855, 2.712032, 2.782620, 2.928692, 3.212074", \
           "2.701400, 2.710203, 2.731304, 2.765567, 2.836862, 2.980220, 3.268424", \
           "2.765921, 2.775828, 2.797953, 2.831256, 2.900656, 3.043565, 3.318426", \
           "2.839582, 2.850158, 2.873378, 2.907028, 2.974731, 3.117030, 3.405212" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223369, 1.231476, 1.252919, 1.285867, 1.357059, 1.500475, 1.786194", \
           "1.229040, 1.237166, 1.258047, 1.291403, 1.360482, 1.508054, 1.795503", \
           "1.247342, 1.255603, 1.276442, 1.309927, 1.382303, 1.523534, 1.815424", \
           "1.280731, 1.289177, 1.309809, 1.343987, 1.414574, 1.560647, 1.844029", \
           "1.333355, 1.342157, 1.363259, 1.397521, 1.468816, 1.612174, 1.900379", \
           "1.397876, 1.407783, 1.429907, 1.463210, 1.532610, 1.675519, 1.950381", \
           "1.471537, 1.482112, 1.505333, 1.538982, 1.606686, 1.748985, 2.037167" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.599289, 2.607311, 2.628268, 2.661773, 2.730971, 2.866029, 3.138910", \
           "2.604536, 2.612636, 2.633153, 2.666023, 2.736226, 2.877304, 3.160013", \
           "2.622843, 2.631549, 2.652251, 2.684990, 2.754850, 2.895139, 3.173527", \
           "2.656470, 2.665050, 2.684419, 2.716188, 2.787793, 2.929993, 3.207384", \
           "2.709129, 2.720204, 2.739313, 2.773915, 2.841417, 2.981182, 3.260294", \
           "2.773026, 2.783682, 2.803654, 2.836815, 2.906381, 3.042903, 3.322571", \
           "2.852550, 2.861737, 2.887151, 2.921050, 2.987686, 3.123833, 3.404399" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.223868, 1.231889, 1.252847, 1.286351, 1.355550, 1.490608, 1.763489", \
           "1.229114, 1.237215, 1.257732, 1.290602, 1.360805, 1.501883, 1.784592", \
           "1.247422, 1.256128, 1.276830, 1.309569, 1.379429, 1.519718, 1.798106", \
           "1.281049, 1.289629, 1.308998, 1.340767, 1.412372, 1.554571, 1.831962", \
           "1.333708, 1.344783, 1.363891, 1.398494, 1.465995, 1.605761, 1.884873", \
           "1.397605, 1.408261, 1.428232, 1.461394, 1.530960, 1.667482, 1.947150", \
           "1.477129, 1.486316, 1.511730, 1.545629, 1.612265, 1.748412, 2.028978" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.710127, 0.718235, 0.739678, 0.772626, 0.843818, 0.987234, 1.272953", \
           "0.715799, 0.723925, 0.744806, 0.778162, 0.847241, 0.994813, 1.282262", \
           "0.734101, 0.742362, 0.763201, 0.796686, 0.869062, 1.010293, 1.302183", \
           "0.767490, 0.775936, 0.796568, 0.830746, 0.901333, 1.047406, 1.330788", \
           "0.820114, 0.828916, 0.850018, 0.884280, 0.955575, 1.098933, 1.387138", \
           "0.884635, 0.894542, 0.916666, 0.949969, 1.019369, 1.162278, 1.437140", \
           "0.958296, 0.968871, 0.992092, 1.025741, 1.093445, 1.235743, 1.523926" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.482621, 0.490729, 0.512172, 0.545120, 0.616312, 0.759728, 1.045447", \
           "0.488293, 0.496419, 0.517300, 0.550656, 0.619735, 0.767307, 1.054755", \
           "0.506595, 0.514856, 0.535694, 0.569180, 0.641555, 0.782787, 1.074677", \
           "0.539984, 0.548430, 0.569062, 0.603240, 0.673827, 0.819900, 1.103282", \
           "0.592608, 0.601410, 0.622512, 0.656774, 0.728069, 0.871427, 1.159632", \
           "0.657129, 0.667036, 0.689160, 0.722463, 0.791863, 0.934772, 1.209634", \
           "0.730790, 0.741365, 0.764586, 0.798235, 0.865939, 1.008237, 1.296420" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826", \
           "0.035902, 0.050540, 0.090316, 0.153586, 0.291834, 0.562048, 1.111826" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.774581, 0.782602, 0.803559, 0.837064, 0.906263, 1.041320, 1.314202", \
           "0.779827, 0.787928, 0.808445, 0.841315, 0.911517, 1.052596, 1.335305", \
           "0.798134, 0.806840, 0.827542, 0.860282, 0.930142, 1.070431, 1.348819", \
           "0.831761, 0.840342, 0.859711, 0.891480, 0.963084, 1.105284, 1.382675", \
           "0.884421, 0.895496, 0.914604, 0.949207, 1.016708, 1.156473, 1.435586", \
           "0.948318, 0.958973, 0.978945, 1.012106, 1.081673, 1.218194, 1.497863", \
           "1.027842, 1.037029, 1.062443, 1.096342, 1.162978, 1.299125, 1.579691" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.532109, 0.540130, 0.561087, 0.594592, 0.663791, 0.798848, 1.071730", \
           "0.537355, 0.545456, 0.565973, 0.598843, 0.669045, 0.810124, 1.092833", \
           "0.555663, 0.564369, 0.585070, 0.617810, 0.687670, 0.827959, 1.106347", \
           "0.589289, 0.597870, 0.617239, 0.649008, 0.720612, 0.862812, 1.140203", \
           "0.641949, 0.653024, 0.672132, 0.706735, 0.774236, 0.914001, 1.193114", \
           "0.705846, 0.716501, 0.736473, 0.769635, 0.839201, 0.975723, 1.255391", \
           "0.785370, 0.794557, 0.819971, 0.853870, 0.920506, 1.056653, 1.337219" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183", \
           "0.036492, 0.049841, 0.086377, 0.146541, 0.271569, 0.521696, 1.031183" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044699, 0.044907, 0.045451, 0.046333, 0.048147, 0.051777, 0.059037");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012784, 0.012991, 0.013536, 0.014417, 0.016232, 0.019862, 0.027121");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.044699, 0.044907, 0.045451, 0.046333, 0.048147, 0.051777, 0.059037");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.012784, 0.012991, 0.013536, 0.014417, 0.016232, 0.019862, 0.027121");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.847788, 1.852143, 1.866027, 1.886623, 1.911221, 2.013889, 2.196275", \
           "1.853061, 1.857504, 1.871435, 1.892165, 1.916392, 2.019113, 2.202322", \
           "1.871365, 1.875849, 1.889752, 1.910536, 1.935114, 2.037659, 2.219995", \
           "1.905016, 1.909359, 1.923330, 1.944240, 1.968390, 2.071173, 2.255286", \
           "1.957062, 1.961836, 1.976051, 1.997032, 2.021255, 2.124115, 2.307066", \
           "2.020926, 2.026276, 2.042152, 2.063083, 2.087122, 2.190104, 2.373735", \
           "2.094568, 2.100976, 2.118663, 2.140494, 2.164761, 2.267592, 2.449913" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.859291, 1.864099, 1.878993, 1.900358, 1.924977, 2.028836, 2.210842", \
           "1.864607, 1.869419, 1.884303, 1.905657, 1.930258, 2.034122, 2.215956", \
           "1.882303, 1.887695, 1.902353, 1.923618, 1.948181, 2.052435, 2.234283", \
           "1.916230, 1.921087, 1.936120, 1.957866, 1.983137, 2.086253, 2.268187", \
           "1.968689, 1.974064, 1.988962, 2.010259, 2.035700, 2.138772, 2.320644", \
           "2.035605, 2.041794, 2.057839, 2.080804, 2.105732, 2.206475, 2.390072", \
           "2.107378, 2.111803, 2.134515, 2.156295, 2.180944, 2.284013, 2.465319" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.957800, 1.962155, 1.976039, 1.996635, 2.021232, 2.123900, 2.306286", \
           "1.963072, 1.967515, 1.981447, 2.002176, 2.026404, 2.129124, 2.312333", \
           "1.981376, 1.985860, 1.999764, 2.020547, 2.045125, 2.147671, 2.330006", \
           "2.015028, 2.019371, 2.033342, 2.054252, 2.078401, 2.181185, 2.365297", \
           "2.067073, 2.071848, 2.086063, 2.107043, 2.131266, 2.234127, 2.417078", \
           "2.130938, 2.136288, 2.152164, 2.173094, 2.197134, 2.300116, 2.483747", \
           "2.204580, 2.210988, 2.228675, 2.250505, 2.274772, 2.377603, 2.559925" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.969302, 1.974111, 1.989005, 2.010370, 2.034988, 2.138847, 2.320853", \
           "1.974619, 1.979430, 1.994314, 2.015668, 2.040270, 2.144134, 2.325968", \
           "1.992315, 1.997706, 2.012365, 2.033629, 2.058192, 2.162446, 2.344294", \
           "2.026241, 2.031098, 2.046132, 2.067878, 2.093148, 2.196264, 2.378199", \
           "2.078700, 2.084075, 2.098973, 2.120271, 2.145711, 2.248783, 2.430656", \
           "2.145617, 2.151805, 2.167851, 2.190815, 2.215743, 2.316486, 2.500083", \
           "2.217389, 2.221815, 2.244526, 2.266307, 2.290956, 2.394025, 2.575331" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.034143, 2.038497, 2.052381, 2.072977, 2.097575, 2.200243, 2.382629", \
           "2.039415, 2.043858, 2.057789, 2.078519, 2.102746, 2.205467, 2.388676", \
           "2.057719, 2.062203, 2.076107, 2.096890, 2.121468, 2.224013, 2.406349", \
           "2.091370, 2.095713, 2.109684, 2.130594, 2.154744, 2.257527, 2.441640", \
           "2.143416, 2.148190, 2.162405, 2.183386, 2.207609, 2.310469, 2.493420", \
           "2.207280, 2.212630, 2.228506, 2.249437, 2.273476, 2.376458, 2.560089", \
           "2.280922, 2.287330, 2.305017, 2.326848, 2.351115, 2.453946, 2.636267" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.045645, 2.050453, 2.065347, 2.086713, 2.111331, 2.215190, 2.397196", \
           "2.050961, 2.055773, 2.070657, 2.092011, 2.116612, 2.220476, 2.402310", \
           "2.068657, 2.074049, 2.088707, 2.109972, 2.134535, 2.238789, 2.420637", \
           "2.102584, 2.107441, 2.122474, 2.144220, 2.169491, 2.272607, 2.454542", \
           "2.155043, 2.160418, 2.175316, 2.196614, 2.222054, 2.325126, 2.506998", \
           "2.221960, 2.228148, 2.244193, 2.267158, 2.292086, 2.392829, 2.576426", \
           "2.293732, 2.298157, 2.320869, 2.342649, 2.367298, 2.470367, 2.651673" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.140275, 2.144630, 2.158514, 2.179110, 2.203707, 2.306375, 2.488761", \
           "2.145548, 2.149991, 2.163922, 2.184651, 2.208879, 2.311599, 2.494808", \
           "2.163851, 2.168335, 2.182239, 2.203022, 2.227600, 2.330146, 2.512481", \
           "2.197503, 2.201846, 2.215817, 2.236727, 2.260877, 2.363660, 2.547772", \
           "2.249548, 2.254323, 2.268538, 2.289518, 2.313741, 2.416602, 2.599553", \
           "2.313413, 2.318763, 2.334639, 2.355570, 2.379609, 2.482591, 2.666222", \
           "2.387055, 2.393463, 2.411150, 2.432981, 2.457248, 2.560078, 2.742400" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.151777, 2.156586, 2.171480, 2.192845, 2.217463, 2.321323, 2.503329", \
           "2.157094, 2.161906, 2.176789, 2.198143, 2.222745, 2.326609, 2.508443", \
           "2.174790, 2.180181, 2.194840, 2.216104, 2.240668, 2.344922, 2.526769", \
           "2.208716, 2.213573, 2.228607, 2.250353, 2.275623, 2.378740, 2.560674", \
           "2.261175, 2.266550, 2.281448, 2.302746, 2.328186, 2.431259, 2.613131", \
           "2.328092, 2.334281, 2.350326, 2.373290, 2.398218, 2.498962, 2.682558", \
           "2.399865, 2.404290, 2.427002, 2.448782, 2.473431, 2.576500, 2.757806" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.362623, 2.366978, 2.380862, 2.401458, 2.426055, 2.528723, 2.711109", \
           "2.367896, 2.372339, 2.386270, 2.406999, 2.431227, 2.533947, 2.717157", \
           "2.386199, 2.390683, 2.404587, 2.425370, 2.449948, 2.552494, 2.734829", \
           "2.419851, 2.424194, 2.438165, 2.459075, 2.483225, 2.586008, 2.770120", \
           "2.471897, 2.476671, 2.490886, 2.511866, 2.536089, 2.638950, 2.821901", \
           "2.535761, 2.541111, 2.556987, 2.577918, 2.601957, 2.704939, 2.888570", \
           "2.609403, 2.615811, 2.633498, 2.655329, 2.679596, 2.782426, 2.964748" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.374125, 2.378934, 2.393828, 2.415193, 2.439811, 2.543671, 2.725677", \
           "2.379442, 2.384254, 2.399137, 2.420491, 2.445093, 2.548957, 2.730791", \
           "2.397138, 2.402529, 2.417188, 2.438452, 2.463016, 2.567270, 2.749117", \
           "2.431064, 2.435921, 2.450955, 2.472701, 2.497971, 2.601088, 2.783022", \
           "2.483523, 2.488898, 2.503796, 2.525094, 2.550535, 2.653607, 2.835479", \
           "2.550440, 2.556629, 2.572674, 2.595638, 2.620566, 2.721310, 2.904906", \
           "2.622213, 2.626638, 2.649350, 2.671130, 2.695779, 2.798848, 2.980154" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.483427, 2.487782, 2.501666, 2.522262, 2.546859, 2.649527, 2.831913", \
           "2.488700, 2.493143, 2.507074, 2.527803, 2.552031, 2.654751, 2.837961", \
           "2.507003, 2.511487, 2.525391, 2.546174, 2.570752, 2.673298, 2.855633", \
           "2.540655, 2.544998, 2.558969, 2.579879, 2.604029, 2.706812, 2.890924", \
           "2.592701, 2.597475, 2.611690, 2.632670, 2.656893, 2.759754, 2.942705", \
           "2.656565, 2.661915, 2.677791, 2.698722, 2.722761, 2.825743, 3.009374", \
           "2.730207, 2.736615, 2.754302, 2.776133, 2.800400, 2.903230, 3.085552" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.494929, 2.499738, 2.514632, 2.535997, 2.560616, 2.664475, 2.846481", \
           "2.500246, 2.505058, 2.519941, 2.541296, 2.565897, 2.669761, 2.851595", \
           "2.517942, 2.523334, 2.537992, 2.559256, 2.583820, 2.688074, 2.869922", \
           "2.551868, 2.556725, 2.571759, 2.593505, 2.618775, 2.721892, 2.903826", \
           "2.604327, 2.609702, 2.624600, 2.645898, 2.671339, 2.774411, 2.956283", \
           "2.671244, 2.677433, 2.693478, 2.716443, 2.741371, 2.842114, 3.025711", \
           "2.743017, 2.747442, 2.770154, 2.791934, 2.816583, 2.919652, 3.100958" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.634974, 2.639328, 2.653212, 2.673808, 2.698406, 2.801074, 2.983460", \
           "2.640246, 2.644689, 2.658620, 2.679350, 2.703577, 2.806298, 2.989507", \
           "2.658550, 2.663034, 2.676938, 2.697721, 2.722299, 2.824844, 3.007180", \
           "2.692201, 2.696544, 2.710515, 2.731425, 2.755575, 2.858358, 3.042471", \
           "2.744247, 2.749021, 2.763236, 2.784217, 2.808440, 2.911300, 3.094251", \
           "2.808111, 2.813461, 2.829337, 2.850268, 2.874307, 2.977289, 3.160920", \
           "2.881753, 2.888161, 2.905848, 2.927679, 2.951946, 3.054777, 3.237098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.646476, 2.651284, 2.666178, 2.687544, 2.712162, 2.816021, 2.998027", \
           "2.651792, 2.656604, 2.671488, 2.692842, 2.717444, 2.821307, 3.003141", \
           "2.669488, 2.674880, 2.689538, 2.710803, 2.735366, 2.839620, 3.021468", \
           "2.703415, 2.708272, 2.723305, 2.745051, 2.770322, 2.873438, 3.055373", \
           "2.755874, 2.761249, 2.776147, 2.797445, 2.822885, 2.925957, 3.107829", \
           "2.822791, 2.828979, 2.845024, 2.867989, 2.892917, 2.993660, 3.177257", \
           "2.894563, 2.898988, 2.921700, 2.943480, 2.968129, 3.071198, 3.252504" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.772201, 2.776556, 2.790440, 2.811036, 2.835633, 2.938301, 3.120687", \
           "2.777474, 2.781917, 2.795848, 2.816577, 2.840805, 2.943525, 3.126734", \
           "2.795777, 2.800261, 2.814165, 2.834948, 2.859526, 2.962072, 3.144407", \
           "2.829429, 2.833772, 2.847743, 2.868653, 2.892803, 2.995586, 3.179698", \
           "2.881474, 2.886249, 2.900464, 2.921444, 2.945667, 3.048528, 3.231479", \
           "2.945339, 2.950689, 2.966565, 2.987496, 3.011535, 3.114517, 3.298148", \
           "3.018981, 3.025389, 3.043076, 3.064907, 3.089174, 3.192004, 3.374326" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.783703, 2.788512, 2.803406, 2.824771, 2.849389, 2.953249, 3.135255", \
           "2.789020, 2.793832, 2.808715, 2.830069, 2.854671, 2.958535, 3.140369", \
           "2.806716, 2.812107, 2.826766, 2.848030, 2.872594, 2.976848, 3.158695", \
           "2.840642, 2.845499, 2.860533, 2.882279, 2.907549, 3.010666, 3.192600", \
           "2.893101, 2.898476, 2.913374, 2.934672, 2.960112, 3.063185, 3.245057", \
           "2.960018, 2.966207, 2.982252, 3.005216, 3.030144, 3.130888, 3.314484", \
           "3.031790, 3.036216, 3.058928, 3.080708, 3.105357, 3.208426, 3.389732" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.890915, 0.895270, 0.909153, 0.929749, 0.954347, 1.057015, 1.239401", \
           "0.896187, 0.900630, 0.914561, 0.935291, 0.959519, 1.062239, 1.245448", \
           "0.914491, 0.918975, 0.932879, 0.953662, 0.978240, 1.080785, 1.263121", \
           "0.948142, 0.952485, 0.966456, 0.987366, 1.011516, 1.114299, 1.298412", \
           "1.000188, 1.004962, 1.019177, 1.040158, 1.064381, 1.167242, 1.350193", \
           "1.064052, 1.069403, 1.085279, 1.106209, 1.130248, 1.233230, 1.416861", \
           "1.137695, 1.144102, 1.161789, 1.183620, 1.207887, 1.310718, 1.493039" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.586942, 0.591297, 0.605181, 0.625777, 0.650375, 0.753042, 0.935429", \
           "0.592215, 0.596658, 0.610589, 0.631319, 0.655546, 0.758266, 0.941476", \
           "0.610519, 0.615003, 0.628906, 0.649689, 0.674267, 0.776813, 0.959149", \
           "0.644170, 0.648513, 0.662484, 0.683394, 0.707544, 0.810327, 0.994439", \
           "0.696216, 0.700990, 0.715205, 0.736185, 0.760408, 0.863269, 1.046220", \
           "0.760080, 0.765430, 0.781306, 0.802237, 0.826276, 0.929258, 1.112889", \
           "0.833722, 0.840130, 0.857817, 0.879648, 0.903915, 1.006746, 1.189067" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.958995, 0.963804, 0.978697, 1.000063, 1.024681, 1.128540, 1.310546", \
           "0.964312, 0.969123, 0.984007, 1.005361, 1.029963, 1.133826, 1.315660", \
           "0.982008, 0.987399, 1.002057, 1.023322, 1.047885, 1.152139, 1.333987", \
           "1.015934, 1.020791, 1.035825, 1.057571, 1.082841, 1.185957, 1.367892", \
           "1.068393, 1.073768, 1.088666, 1.109964, 1.135404, 1.238476, 1.420348", \
           "1.135310, 1.141498, 1.157544, 1.180508, 1.205436, 1.306179, 1.489776", \
           "1.207082, 1.211508, 1.234219, 1.256000, 1.280649, 1.383718, 1.565023" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.635996, 0.640804, 0.655698, 0.677063, 0.701682, 0.805541, 0.987547", \
           "0.641312, 0.646124, 0.661008, 0.682362, 0.706963, 0.810827, 0.992661", \
           "0.659008, 0.664400, 0.679058, 0.700322, 0.724886, 0.829140, 1.010988", \
           "0.692935, 0.697791, 0.712825, 0.734571, 0.759841, 0.862958, 1.044892", \
           "0.745393, 0.750769, 0.765666, 0.786964, 0.812405, 0.915477, 1.097349", \
           "0.812310, 0.818499, 0.834544, 0.857509, 0.882437, 0.983180, 1.166777", \
           "0.884083, 0.888508, 0.911220, 0.933000, 0.957649, 1.060718, 1.242024" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022285, 0.022311, 0.022401, 0.022544, 0.022713, 0.023426, 0.024670");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006327, 0.006353, 0.006444, 0.006586, 0.006755, 0.007468, 0.008712");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022285, 0.022311, 0.022401, 0.022544, 0.022713, 0.023426, 0.024670");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006327, 0.006353, 0.006444, 0.006586, 0.006755, 0.007468, 0.008712");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.847788, 1.852143, 1.866027, 1.886623, 1.911221, 2.013889, 2.196275", \
           "1.853061, 1.857504, 1.871435, 1.892165, 1.916392, 2.019113, 2.202322", \
           "1.871365, 1.875849, 1.889752, 1.910536, 1.935114, 2.037659, 2.219995", \
           "1.905016, 1.909359, 1.923330, 1.944240, 1.968390, 2.071173, 2.255286", \
           "1.957062, 1.961836, 1.976051, 1.997032, 2.021255, 2.124115, 2.307066", \
           "2.020926, 2.026276, 2.042152, 2.063083, 2.087122, 2.190104, 2.373735", \
           "2.094568, 2.100976, 2.118663, 2.140494, 2.164761, 2.267592, 2.449913" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.859291, 1.864099, 1.878993, 1.900358, 1.924977, 2.028836, 2.210842", \
           "1.864607, 1.869419, 1.884303, 1.905657, 1.930258, 2.034122, 2.215956", \
           "1.882303, 1.887695, 1.902353, 1.923618, 1.948181, 2.052435, 2.234283", \
           "1.916230, 1.921087, 1.936120, 1.957866, 1.983137, 2.086253, 2.268187", \
           "1.968689, 1.974064, 1.988962, 2.010259, 2.035700, 2.138772, 2.320644", \
           "2.035605, 2.041794, 2.057839, 2.080804, 2.105732, 2.206475, 2.390072", \
           "2.107378, 2.111803, 2.134515, 2.156295, 2.180944, 2.284013, 2.465319" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.957800, 1.962155, 1.976039, 1.996635, 2.021232, 2.123900, 2.306286", \
           "1.963072, 1.967515, 1.981447, 2.002176, 2.026404, 2.129124, 2.312333", \
           "1.981376, 1.985860, 1.999764, 2.020547, 2.045125, 2.147671, 2.330006", \
           "2.015028, 2.019371, 2.033342, 2.054252, 2.078401, 2.181185, 2.365297", \
           "2.067073, 2.071848, 2.086063, 2.107043, 2.131266, 2.234127, 2.417078", \
           "2.130938, 2.136288, 2.152164, 2.173094, 2.197134, 2.300116, 2.483747", \
           "2.204580, 2.210988, 2.228675, 2.250505, 2.274772, 2.377603, 2.559925" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.969302, 1.974111, 1.989005, 2.010370, 2.034988, 2.138847, 2.320853", \
           "1.974619, 1.979430, 1.994314, 2.015668, 2.040270, 2.144134, 2.325968", \
           "1.992315, 1.997706, 2.012365, 2.033629, 2.058192, 2.162446, 2.344294", \
           "2.026241, 2.031098, 2.046132, 2.067878, 2.093148, 2.196264, 2.378199", \
           "2.078700, 2.084075, 2.098973, 2.120271, 2.145711, 2.248783, 2.430656", \
           "2.145617, 2.151805, 2.167851, 2.190815, 2.215743, 2.316486, 2.500083", \
           "2.217389, 2.221815, 2.244526, 2.266307, 2.290956, 2.394025, 2.575331" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.034143, 2.038497, 2.052381, 2.072977, 2.097575, 2.200243, 2.382629", \
           "2.039415, 2.043858, 2.057789, 2.078519, 2.102746, 2.205467, 2.388676", \
           "2.057719, 2.062203, 2.076107, 2.096890, 2.121468, 2.224013, 2.406349", \
           "2.091370, 2.095713, 2.109684, 2.130594, 2.154744, 2.257527, 2.441640", \
           "2.143416, 2.148190, 2.162405, 2.183386, 2.207609, 2.310469, 2.493420", \
           "2.207280, 2.212630, 2.228506, 2.249437, 2.273476, 2.376458, 2.560089", \
           "2.280922, 2.287330, 2.305017, 2.326848, 2.351115, 2.453946, 2.636267" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.045645, 2.050453, 2.065347, 2.086713, 2.111331, 2.215190, 2.397196", \
           "2.050961, 2.055773, 2.070657, 2.092011, 2.116612, 2.220476, 2.402310", \
           "2.068657, 2.074049, 2.088707, 2.109972, 2.134535, 2.238789, 2.420637", \
           "2.102584, 2.107441, 2.122474, 2.144220, 2.169491, 2.272607, 2.454542", \
           "2.155043, 2.160418, 2.175316, 2.196614, 2.222054, 2.325126, 2.506998", \
           "2.221960, 2.228148, 2.244193, 2.267158, 2.292086, 2.392829, 2.576426", \
           "2.293732, 2.298157, 2.320869, 2.342649, 2.367298, 2.470367, 2.651673" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.140275, 2.144630, 2.158514, 2.179110, 2.203707, 2.306375, 2.488761", \
           "2.145548, 2.149991, 2.163922, 2.184651, 2.208879, 2.311599, 2.494808", \
           "2.163851, 2.168335, 2.182239, 2.203022, 2.227600, 2.330146, 2.512481", \
           "2.197503, 2.201846, 2.215817, 2.236727, 2.260877, 2.363660, 2.547772", \
           "2.249548, 2.254323, 2.268538, 2.289518, 2.313741, 2.416602, 2.599553", \
           "2.313413, 2.318763, 2.334639, 2.355570, 2.379609, 2.482591, 2.666222", \
           "2.387055, 2.393463, 2.411150, 2.432981, 2.457248, 2.560078, 2.742400" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.151777, 2.156586, 2.171480, 2.192845, 2.217463, 2.321323, 2.503329", \
           "2.157094, 2.161906, 2.176789, 2.198143, 2.222745, 2.326609, 2.508443", \
           "2.174790, 2.180181, 2.194840, 2.216104, 2.240668, 2.344922, 2.526769", \
           "2.208716, 2.213573, 2.228607, 2.250353, 2.275623, 2.378740, 2.560674", \
           "2.261175, 2.266550, 2.281448, 2.302746, 2.328186, 2.431259, 2.613131", \
           "2.328092, 2.334281, 2.350326, 2.373290, 2.398218, 2.498962, 2.682558", \
           "2.399865, 2.404290, 2.427002, 2.448782, 2.473431, 2.576500, 2.757806" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.362623, 2.366978, 2.380862, 2.401458, 2.426055, 2.528723, 2.711109", \
           "2.367896, 2.372339, 2.386270, 2.406999, 2.431227, 2.533947, 2.717157", \
           "2.386199, 2.390683, 2.404587, 2.425370, 2.449948, 2.552494, 2.734829", \
           "2.419851, 2.424194, 2.438165, 2.459075, 2.483225, 2.586008, 2.770120", \
           "2.471897, 2.476671, 2.490886, 2.511866, 2.536089, 2.638950, 2.821901", \
           "2.535761, 2.541111, 2.556987, 2.577918, 2.601957, 2.704939, 2.888570", \
           "2.609403, 2.615811, 2.633498, 2.655329, 2.679596, 2.782426, 2.964748" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.374125, 2.378934, 2.393828, 2.415193, 2.439811, 2.543671, 2.725677", \
           "2.379442, 2.384254, 2.399137, 2.420491, 2.445093, 2.548957, 2.730791", \
           "2.397138, 2.402529, 2.417188, 2.438452, 2.463016, 2.567270, 2.749117", \
           "2.431064, 2.435921, 2.450955, 2.472701, 2.497971, 2.601088, 2.783022", \
           "2.483523, 2.488898, 2.503796, 2.525094, 2.550535, 2.653607, 2.835479", \
           "2.550440, 2.556629, 2.572674, 2.595638, 2.620566, 2.721310, 2.904906", \
           "2.622213, 2.626638, 2.649350, 2.671130, 2.695779, 2.798848, 2.980154" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.483427, 2.487782, 2.501666, 2.522262, 2.546859, 2.649527, 2.831913", \
           "2.488700, 2.493143, 2.507074, 2.527803, 2.552031, 2.654751, 2.837961", \
           "2.507003, 2.511487, 2.525391, 2.546174, 2.570752, 2.673298, 2.855633", \
           "2.540655, 2.544998, 2.558969, 2.579879, 2.604029, 2.706812, 2.890924", \
           "2.592701, 2.597475, 2.611690, 2.632670, 2.656893, 2.759754, 2.942705", \
           "2.656565, 2.661915, 2.677791, 2.698722, 2.722761, 2.825743, 3.009374", \
           "2.730207, 2.736615, 2.754302, 2.776133, 2.800400, 2.903230, 3.085552" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.494929, 2.499738, 2.514632, 2.535997, 2.560616, 2.664475, 2.846481", \
           "2.500246, 2.505058, 2.519941, 2.541296, 2.565897, 2.669761, 2.851595", \
           "2.517942, 2.523334, 2.537992, 2.559256, 2.583820, 2.688074, 2.869922", \
           "2.551868, 2.556725, 2.571759, 2.593505, 2.618775, 2.721892, 2.903826", \
           "2.604327, 2.609702, 2.624600, 2.645898, 2.671339, 2.774411, 2.956283", \
           "2.671244, 2.677433, 2.693478, 2.716443, 2.741371, 2.842114, 3.025711", \
           "2.743017, 2.747442, 2.770154, 2.791934, 2.816583, 2.919652, 3.100958" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.634974, 2.639328, 2.653212, 2.673808, 2.698406, 2.801074, 2.983460", \
           "2.640246, 2.644689, 2.658620, 2.679350, 2.703577, 2.806298, 2.989507", \
           "2.658550, 2.663034, 2.676938, 2.697721, 2.722299, 2.824844, 3.007180", \
           "2.692201, 2.696544, 2.710515, 2.731425, 2.755575, 2.858358, 3.042471", \
           "2.744247, 2.749021, 2.763236, 2.784217, 2.808440, 2.911300, 3.094251", \
           "2.808111, 2.813461, 2.829337, 2.850268, 2.874307, 2.977289, 3.160920", \
           "2.881753, 2.888161, 2.905848, 2.927679, 2.951946, 3.054777, 3.237098" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.646476, 2.651284, 2.666178, 2.687544, 2.712162, 2.816021, 2.998027", \
           "2.651792, 2.656604, 2.671488, 2.692842, 2.717444, 2.821307, 3.003141", \
           "2.669488, 2.674880, 2.689538, 2.710803, 2.735366, 2.839620, 3.021468", \
           "2.703415, 2.708272, 2.723305, 2.745051, 2.770322, 2.873438, 3.055373", \
           "2.755874, 2.761249, 2.776147, 2.797445, 2.822885, 2.925957, 3.107829", \
           "2.822791, 2.828979, 2.845024, 2.867989, 2.892917, 2.993660, 3.177257", \
           "2.894563, 2.898988, 2.921700, 2.943480, 2.968129, 3.071198, 3.252504" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.772201, 2.776556, 2.790440, 2.811036, 2.835633, 2.938301, 3.120687", \
           "2.777474, 2.781917, 2.795848, 2.816577, 2.840805, 2.943525, 3.126734", \
           "2.795777, 2.800261, 2.814165, 2.834948, 2.859526, 2.962072, 3.144407", \
           "2.829429, 2.833772, 2.847743, 2.868653, 2.892803, 2.995586, 3.179698", \
           "2.881474, 2.886249, 2.900464, 2.921444, 2.945667, 3.048528, 3.231479", \
           "2.945339, 2.950689, 2.966565, 2.987496, 3.011535, 3.114517, 3.298148", \
           "3.018981, 3.025389, 3.043076, 3.064907, 3.089174, 3.192004, 3.374326" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326669, 1.331024, 1.344908, 1.365504, 1.390102, 1.492769, 1.675156", \
           "1.331942, 1.336385, 1.350316, 1.371046, 1.395273, 1.497993, 1.681203", \
           "1.350246, 1.354729, 1.368633, 1.389416, 1.413994, 1.516540, 1.698876", \
           "1.383897, 1.388240, 1.402211, 1.423121, 1.447271, 1.550054, 1.734166", \
           "1.435943, 1.440717, 1.454932, 1.475912, 1.500135, 1.602996, 1.785947", \
           "1.499807, 1.505157, 1.521033, 1.541964, 1.566003, 1.668985, 1.852616", \
           "1.573449, 1.579857, 1.597544, 1.619375, 1.643642, 1.746473, 1.928794" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.783703, 2.788512, 2.803406, 2.824771, 2.849389, 2.953249, 3.135255", \
           "2.789020, 2.793832, 2.808715, 2.830069, 2.854671, 2.958535, 3.140369", \
           "2.806716, 2.812107, 2.826766, 2.848030, 2.872594, 2.976848, 3.158695", \
           "2.840642, 2.845499, 2.860533, 2.882279, 2.907549, 3.010666, 3.192600", \
           "2.893101, 2.898476, 2.913374, 2.934672, 2.960112, 3.063185, 3.245057", \
           "2.960018, 2.966207, 2.982252, 3.005216, 3.030144, 3.130888, 3.314484", \
           "3.031790, 3.036216, 3.058928, 3.080708, 3.105357, 3.208426, 3.389732" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.326796, 1.331604, 1.346498, 1.367863, 1.392482, 1.496341, 1.678347", \
           "1.332112, 1.336924, 1.351808, 1.373162, 1.397763, 1.501627, 1.683461", \
           "1.349808, 1.355200, 1.369858, 1.391123, 1.415686, 1.519940, 1.701788", \
           "1.383735, 1.388592, 1.403625, 1.425371, 1.450642, 1.553758, 1.735693", \
           "1.436194, 1.441569, 1.456467, 1.477765, 1.503205, 1.606277, 1.788149", \
           "1.503110, 1.509299, 1.525344, 1.548309, 1.573237, 1.673980, 1.857577", \
           "1.574883, 1.579308, 1.602020, 1.623800, 1.648449, 1.751518, 1.932824" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.890915, 0.895270, 0.909153, 0.929749, 0.954347, 1.057015, 1.239401", \
           "0.896187, 0.900630, 0.914561, 0.935291, 0.959519, 1.062239, 1.245448", \
           "0.914491, 0.918975, 0.932879, 0.953662, 0.978240, 1.080785, 1.263121", \
           "0.948142, 0.952485, 0.966456, 0.987366, 1.011516, 1.114299, 1.298412", \
           "1.000188, 1.004962, 1.019177, 1.040158, 1.064381, 1.167242, 1.350193", \
           "1.064052, 1.069403, 1.085279, 1.106209, 1.130248, 1.233230, 1.416861", \
           "1.137695, 1.144102, 1.161789, 1.183620, 1.207887, 1.310718, 1.493039" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.586942, 0.591297, 0.605181, 0.625777, 0.650375, 0.753042, 0.935429", \
           "0.592215, 0.596658, 0.610589, 0.631319, 0.655546, 0.758266, 0.941476", \
           "0.610519, 0.615003, 0.628906, 0.649689, 0.674267, 0.776813, 0.959149", \
           "0.644170, 0.648513, 0.662484, 0.683394, 0.707544, 0.810327, 0.994439", \
           "0.696216, 0.700990, 0.715205, 0.736185, 0.760408, 0.863269, 1.046220", \
           "0.760080, 0.765430, 0.781306, 0.802237, 0.826276, 0.929258, 1.112889", \
           "0.833722, 0.840130, 0.857817, 0.879648, 0.903915, 1.006746, 1.189067" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057", \
           "0.033952, 0.039925, 0.063228, 0.103457, 0.149506, 0.356102, 0.707057" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.958995, 0.963804, 0.978697, 1.000063, 1.024681, 1.128540, 1.310546", \
           "0.964312, 0.969123, 0.984007, 1.005361, 1.029963, 1.133826, 1.315660", \
           "0.982008, 0.987399, 1.002057, 1.023322, 1.047885, 1.152139, 1.333987", \
           "1.015934, 1.020791, 1.035825, 1.057571, 1.082841, 1.185957, 1.367892", \
           "1.068393, 1.073768, 1.088666, 1.109964, 1.135404, 1.238476, 1.420348", \
           "1.135310, 1.141498, 1.157544, 1.180508, 1.205436, 1.306179, 1.489776", \
           "1.207082, 1.211508, 1.234219, 1.256000, 1.280649, 1.383718, 1.565023" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.635996, 0.640804, 0.655698, 0.677063, 0.701682, 0.805541, 0.987547", \
           "0.641312, 0.646124, 0.661008, 0.682362, 0.706963, 0.810827, 0.992661", \
           "0.659008, 0.664400, 0.679058, 0.700322, 0.724886, 0.829140, 1.010988", \
           "0.692935, 0.697791, 0.712825, 0.734571, 0.759841, 0.862958, 1.044892", \
           "0.745393, 0.750769, 0.765666, 0.786964, 0.812405, 0.915477, 1.097349", \
           "0.812310, 0.818499, 0.834544, 0.857509, 0.882437, 0.983180, 1.166777", \
           "0.884083, 0.888508, 0.911220, 0.933000, 0.957649, 1.060718, 1.242024" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134", \
           "0.035482, 0.041417, 0.063608, 0.100806, 0.147463, 0.340922, 0.682134" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022285, 0.022311, 0.022401, 0.022544, 0.022713, 0.023426, 0.024670");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006327, 0.006353, 0.006444, 0.006586, 0.006755, 0.007468, 0.008712");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022285, 0.022311, 0.022401, 0.022544, 0.022713, 0.023426, 0.024670");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006327, 0.006353, 0.006444, 0.006586, 0.006755, 0.007468, 0.008712");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012788;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.332;
      min_pulse_width_low : 0.290;
      /*min_period : 3.337;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.188239, 1.193560, 1.211901, 1.245195, 1.297339, 1.361011, 1.433742", \
            "1.182918, 1.188239, 1.206580, 1.239874, 1.292018, 1.355690, 1.428421", \
            "1.164580, 1.169902, 1.188243, 1.221537, 1.273681, 1.337353, 1.410084", \
            "1.131284, 1.136605, 1.154946, 1.188240, 1.240384, 1.304056, 1.376787", \
            "1.079137, 1.084458, 1.102799, 1.136093, 1.188237, 1.251909, 1.324640", \
            "1.015484, 1.020805, 1.039146, 1.072441, 1.124584, 1.188256, 1.260987", \
            "0.942737, 0.948059, 0.966400, 0.999694, 1.051838, 1.115510, 1.188241" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.298250, 1.303571, 1.321913, 1.355207, 1.407351, 1.471022, 1.543753", \
            "1.292929, 1.298250, 1.316592, 1.349886, 1.402030, 1.465701, 1.538432", \
            "1.274592, 1.279913, 1.298254, 1.331549, 1.383693, 1.447364, 1.520095", \
            "1.241295, 1.246616, 1.264957, 1.298252, 1.350396, 1.414067, 1.486798", \
            "1.189148, 1.194469, 1.212811, 1.246105, 1.298249, 1.361920, 1.434651", \
            "1.125495, 1.130817, 1.149158, 1.182452, 1.234596, 1.298268, 1.370998", \
            "1.052749, 1.058070, 1.076411, 1.109706, 1.161850, 1.225521, 1.298252" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.374593, 1.379914, 1.398255, 1.431550, 1.483693, 1.547365, 1.620096", \
            "1.369272, 1.374593, 1.392934, 1.426229, 1.478372, 1.542044, 1.614775", \
            "1.350935, 1.356256, 1.374597, 1.407891, 1.460035, 1.523707, 1.596438", \
            "1.317638, 1.322959, 1.341300, 1.374594, 1.426738, 1.490410, 1.563141", \
            "1.265491, 1.270812, 1.289153, 1.322447, 1.374591, 1.438263, 1.510994", \
            "1.201838, 1.207159, 1.225500, 1.258795, 1.310939, 1.374610, 1.447341", \
            "1.129092, 1.134413, 1.152754, 1.186048, 1.238192, 1.301864, 1.374595" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.480725, 1.486047, 1.504388, 1.537682, 1.589826, 1.653498, 1.726229", \
            "1.475404, 1.480726, 1.499067, 1.532361, 1.584505, 1.648177, 1.720908", \
            "1.457067, 1.462388, 1.480729, 1.514024, 1.566168, 1.629839, 1.702570", \
            "1.423770, 1.429091, 1.447433, 1.480727, 1.532871, 1.596542, 1.669273", \
            "1.371623, 1.376944, 1.395286, 1.428580, 1.480724, 1.544395, 1.617126", \
            "1.307971, 1.313292, 1.331633, 1.364927, 1.417071, 1.480743, 1.553474", \
            "1.235224, 1.240545, 1.258887, 1.292181, 1.344325, 1.407996, 1.480727" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.703073, 1.708395, 1.726736, 1.760030, 1.812174, 1.875846, 1.948577", \
            "1.697752, 1.703074, 1.721415, 1.754709, 1.806853, 1.870525, 1.943256", \
            "1.679415, 1.684736, 1.703078, 1.736372, 1.788516, 1.852187, 1.924918", \
            "1.646118, 1.651439, 1.669781, 1.703075, 1.755219, 1.818890, 1.891621", \
            "1.593971, 1.599292, 1.617634, 1.650928, 1.703072, 1.766743, 1.839474", \
            "1.530319, 1.535640, 1.553981, 1.587275, 1.639419, 1.703091, 1.775822", \
            "1.457572, 1.462893, 1.481235, 1.514529, 1.566673, 1.630344, 1.703075" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.823878, 1.829199, 1.847540, 1.880834, 1.932978, 1.996650, 2.069381", \
            "1.818557, 1.823878, 1.842219, 1.875513, 1.927657, 1.991329, 2.064060", \
            "1.800219, 1.805540, 1.823882, 1.857176, 1.909320, 1.972991, 2.045722", \
            "1.766922, 1.772244, 1.790585, 1.823879, 1.876023, 1.939695, 2.012425", \
            "1.714775, 1.720097, 1.738438, 1.771732, 1.823876, 1.887548, 1.960278", \
            "1.651123, 1.656444, 1.674785, 1.708079, 1.760223, 1.823895, 1.896626", \
            "1.578376, 1.583697, 1.602039, 1.635333, 1.687477, 1.751148, 1.823879" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.975424, 1.980745, 1.999086, 2.032381, 2.084524, 2.148196, 2.220927", \
            "1.970103, 1.975424, 1.993765, 2.027060, 2.079203, 2.142875, 2.215606", \
            "1.951766, 1.957087, 1.975428, 2.008722, 2.060866, 2.124538, 2.197269", \
            "1.918469, 1.923790, 1.942131, 1.975425, 2.027569, 2.091241, 2.163972", \
            "1.866322, 1.871643, 1.889984, 1.923278, 1.975422, 2.039094, 2.111825", \
            "1.802669, 1.807990, 1.826331, 1.859626, 1.911770, 1.975441, 2.048172", \
            "1.729923, 1.735244, 1.753585, 1.786879, 1.839023, 1.902695, 1.975426" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.112651, 2.117973, 2.136314, 2.169608, 2.221752, 2.285424, 2.358154", \
            "2.107330, 2.112652, 2.130993, 2.164287, 2.216431, 2.280103, 2.352834", \
            "2.088993, 2.094314, 2.112655, 2.145950, 2.198094, 2.261765, 2.334496", \
            "2.055696, 2.061017, 2.079359, 2.112653, 2.164797, 2.228468, 2.301199", \
            "2.003549, 2.008870, 2.027212, 2.060506, 2.112650, 2.176321, 2.249052", \
            "1.939897, 1.945218, 1.963559, 1.996853, 2.048997, 2.112669, 2.185400", \
            "1.867150, 1.872471, 1.890812, 1.924107, 1.976251, 2.039922, 2.112653" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.188239, 1.193560, 1.211901, 1.245195, 1.297339, 1.361011, 1.433742", \
            "1.182918, 1.188239, 1.206580, 1.239874, 1.292018, 1.355690, 1.428421", \
            "1.164580, 1.169902, 1.188243, 1.221537, 1.273681, 1.337353, 1.410084", \
            "1.131284, 1.136605, 1.154946, 1.188240, 1.240384, 1.304056, 1.376787", \
            "1.079137, 1.084458, 1.102799, 1.136093, 1.188237, 1.251909, 1.324640", \
            "1.015484, 1.020805, 1.039146, 1.072441, 1.124584, 1.188256, 1.260987", \
            "0.942737, 0.948059, 0.966400, 0.999694, 1.051838, 1.115510, 1.188241" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.650007, 1.655328, 1.673669, 1.706964, 1.759107, 1.822779, 1.895510", \
            "1.644686, 1.650007, 1.668348, 1.701643, 1.753787, 1.817458, 1.890189", \
            "1.626349, 1.631670, 1.650011, 1.683305, 1.735449, 1.799121, 1.871852", \
            "1.593052, 1.598373, 1.616714, 1.650008, 1.702152, 1.765824, 1.838555", \
            "1.540905, 1.546226, 1.564567, 1.597861, 1.650005, 1.713677, 1.786408", \
            "1.477252, 1.482573, 1.500914, 1.534209, 1.586353, 1.650024, 1.722755", \
            "1.404506, 1.409827, 1.428168, 1.461462, 1.513606, 1.577278, 1.650009" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.822097, 1.827418, 1.845759, 1.879054, 1.931198, 1.994869, 2.067600", \
            "1.816776, 1.822097, 1.840438, 1.873733, 1.925877, 1.989548, 2.062279", \
            "1.798439, 1.803760, 1.822101, 1.855395, 1.907539, 1.971211, 2.043942", \
            "1.765142, 1.770463, 1.788804, 1.822099, 1.874242, 1.937914, 2.010645", \
            "1.712995, 1.718316, 1.736657, 1.769952, 1.822096, 1.885767, 1.958498", \
            "1.649342, 1.654663, 1.673005, 1.706299, 1.758443, 1.822114, 1.894845", \
            "1.576596, 1.581917, 1.600258, 1.633552, 1.685696, 1.749368, 1.822099" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.927648, 1.932969, 1.951311, 1.984605, 2.036749, 2.100420, 2.173151", \
            "1.922327, 1.927648, 1.945990, 1.979284, 2.031428, 2.095099, 2.167830", \
            "1.903990, 1.909311, 1.927652, 1.960947, 2.013090, 2.076762, 2.149493", \
            "1.870693, 1.876014, 1.894355, 1.927650, 1.979794, 2.043465, 2.116196", \
            "1.818546, 1.823867, 1.842208, 1.875503, 1.927647, 1.991318, 2.064049", \
            "1.754893, 1.760214, 1.778556, 1.811850, 1.863994, 1.927665, 2.000396", \
            "1.682147, 1.687468, 1.705809, 1.739104, 1.791247, 1.854919, 1.927650" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.298250, 1.303571, 1.321913, 1.355207, 1.407351, 1.471022, 1.543753", \
            "1.292929, 1.298250, 1.316592, 1.349886, 1.402030, 1.465701, 1.538432", \
            "1.274592, 1.279913, 1.298254, 1.331549, 1.383693, 1.447364, 1.520095", \
            "1.241295, 1.246616, 1.264957, 1.298252, 1.350396, 1.414067, 1.486798", \
            "1.189148, 1.194469, 1.212811, 1.246105, 1.298249, 1.361920, 1.434651", \
            "1.125495, 1.130817, 1.149158, 1.182452, 1.234596, 1.298268, 1.370998", \
            "1.052749, 1.058070, 1.076411, 1.109706, 1.161850, 1.225521, 1.298252" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.760018, 1.765340, 1.783681, 1.816975, 1.869119, 1.932791, 2.005522", \
            "1.754697, 1.760019, 1.778360, 1.811654, 1.863798, 1.927470, 2.000201", \
            "1.736360, 1.741681, 1.760022, 1.793317, 1.845461, 1.909132, 1.981863", \
            "1.703063, 1.708384, 1.726726, 1.760020, 1.812164, 1.875835, 1.948566", \
            "1.650916, 1.656237, 1.674579, 1.707873, 1.760017, 1.823688, 1.896419", \
            "1.587264, 1.592585, 1.610926, 1.644220, 1.696364, 1.760036, 1.832767", \
            "1.514517, 1.519838, 1.538180, 1.571474, 1.623618, 1.687289, 1.760020" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.932109, 1.937430, 1.955771, 1.989065, 2.041209, 2.104881, 2.177612", \
            "1.926788, 1.932109, 1.950450, 1.983744, 2.035888, 2.099560, 2.172291", \
            "1.908450, 1.913771, 1.932113, 1.965407, 2.017551, 2.081222, 2.153953", \
            "1.875153, 1.880475, 1.898816, 1.932110, 1.984254, 2.047926, 2.120656", \
            "1.823006, 1.828328, 1.846669, 1.879963, 1.932107, 1.995779, 2.068510", \
            "1.759354, 1.764675, 1.783016, 1.816310, 1.868454, 1.932126, 2.004857", \
            "1.686607, 1.691928, 1.710270, 1.743564, 1.795708, 1.859379, 1.932110" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.037660, 2.042981, 2.061322, 2.094616, 2.146760, 2.210432, 2.283163", \
            "2.032339, 2.037660, 2.056001, 2.089295, 2.141439, 2.205111, 2.277842", \
            "2.014001, 2.019323, 2.037664, 2.070958, 2.123102, 2.186774, 2.259504", \
            "1.980705, 1.986026, 2.004367, 2.037661, 2.089805, 2.153477, 2.226208", \
            "1.928558, 1.933879, 1.952220, 1.985514, 2.037658, 2.101330, 2.174061", \
            "1.864905, 1.870226, 1.888567, 1.921861, 1.974005, 2.037677, 2.110408", \
            "1.792158, 1.797480, 1.815821, 1.849115, 1.901259, 1.964931, 2.037661" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.374593, 1.379914, 1.398255, 1.431550, 1.483693, 1.547365, 1.620096", \
            "1.369272, 1.374593, 1.392934, 1.426229, 1.478372, 1.542044, 1.614775", \
            "1.350935, 1.356256, 1.374597, 1.407891, 1.460035, 1.523707, 1.596438", \
            "1.317638, 1.322959, 1.341300, 1.374594, 1.426738, 1.490410, 1.563141", \
            "1.265491, 1.270812, 1.289153, 1.322447, 1.374591, 1.438263, 1.510994", \
            "1.201838, 1.207159, 1.225500, 1.258795, 1.310939, 1.374610, 1.447341", \
            "1.129092, 1.134413, 1.152754, 1.186048, 1.238192, 1.301864, 1.374595" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.836361, 1.841682, 1.860023, 1.893318, 1.945462, 2.009133, 2.081864", \
            "1.831040, 1.836361, 1.854702, 1.887997, 1.940141, 2.003812, 2.076543", \
            "1.812703, 1.818024, 1.836365, 1.869659, 1.921803, 1.985475, 2.058206", \
            "1.779406, 1.784727, 1.803068, 1.836362, 1.888506, 1.952178, 2.024909", \
            "1.727259, 1.732580, 1.750921, 1.784216, 1.836359, 1.900031, 1.972762", \
            "1.663606, 1.668927, 1.687268, 1.720563, 1.772707, 1.836378, 1.909109", \
            "1.590860, 1.596181, 1.614522, 1.647816, 1.699960, 1.763632, 1.836363" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.008451, 2.013772, 2.032114, 2.065408, 2.117552, 2.181223, 2.253954", \
            "2.003130, 2.008451, 2.026793, 2.060087, 2.112231, 2.175902, 2.248633", \
            "1.984793, 1.990114, 2.008455, 2.041749, 2.093893, 2.157565, 2.230296", \
            "1.951496, 1.956817, 1.975158, 2.008453, 2.060597, 2.124268, 2.196999", \
            "1.899349, 1.904670, 1.923011, 1.956306, 2.008450, 2.072121, 2.144852", \
            "1.835696, 1.841017, 1.859359, 1.892653, 1.944797, 2.008468, 2.081199", \
            "1.762950, 1.768271, 1.786612, 1.819907, 1.872050, 1.935722, 2.008453" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.114002, 2.119323, 2.137665, 2.170959, 2.223103, 2.286774, 2.359505", \
            "2.108681, 2.114002, 2.132344, 2.165638, 2.217782, 2.281453, 2.354184", \
            "2.090344, 2.095665, 2.114006, 2.147301, 2.199445, 2.263116, 2.335847", \
            "2.057047, 2.062368, 2.080709, 2.114004, 2.166148, 2.229819, 2.302550", \
            "2.004900, 2.010221, 2.028563, 2.061857, 2.114001, 2.177672, 2.250403", \
            "1.941247, 1.946569, 1.964910, 1.998204, 2.050348, 2.114020, 2.186750", \
            "1.868501, 1.873822, 1.892163, 1.925458, 1.977602, 2.041273, 2.114004" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.480725, 1.486047, 1.504388, 1.537682, 1.589826, 1.653498, 1.726229", \
            "1.475404, 1.480726, 1.499067, 1.532361, 1.584505, 1.648177, 1.720908", \
            "1.457067, 1.462388, 1.480729, 1.514024, 1.566168, 1.629839, 1.702570", \
            "1.423770, 1.429091, 1.447433, 1.480727, 1.532871, 1.596542, 1.669273", \
            "1.371623, 1.376944, 1.395286, 1.428580, 1.480724, 1.544395, 1.617126", \
            "1.307971, 1.313292, 1.331633, 1.364927, 1.417071, 1.480743, 1.553474", \
            "1.235224, 1.240545, 1.258887, 1.292181, 1.344325, 1.407996, 1.480727" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.942494, 1.947815, 1.966156, 1.999450, 2.051594, 2.115266, 2.187997", \
            "1.937173, 1.942494, 1.960835, 1.994129, 2.046273, 2.109945, 2.182676", \
            "1.918835, 1.924156, 1.942498, 1.975792, 2.027936, 2.091607, 2.164338", \
            "1.885538, 1.890860, 1.909201, 1.942495, 1.994639, 2.058311, 2.131041", \
            "1.833391, 1.838713, 1.857054, 1.890348, 1.942492, 2.006164, 2.078895", \
            "1.769739, 1.775060, 1.793401, 1.826695, 1.878839, 1.942511, 2.015242", \
            "1.696992, 1.702313, 1.720655, 1.753949, 1.806093, 1.869764, 1.942495" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.114584, 2.119905, 2.138246, 2.171540, 2.223684, 2.287356, 2.360087", \
            "2.109263, 2.114584, 2.132925, 2.166219, 2.218363, 2.282035, 2.354766", \
            "2.090925, 2.096247, 2.114588, 2.147882, 2.200026, 2.263698, 2.336428", \
            "2.057629, 2.062950, 2.081291, 2.114585, 2.166729, 2.230401, 2.303132", \
            "2.005482, 2.010803, 2.029144, 2.062438, 2.114582, 2.178254, 2.250985", \
            "1.941829, 1.947150, 1.965491, 1.998785, 2.050929, 2.114601, 2.187332", \
            "1.869082, 1.874404, 1.892745, 1.926039, 1.978183, 2.041855, 2.114586" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.220135, 2.225456, 2.243797, 2.277092, 2.329235, 2.392907, 2.465638", \
            "2.214814, 2.220135, 2.238476, 2.271771, 2.323914, 2.387586, 2.460317", \
            "2.196477, 2.201798, 2.220139, 2.253433, 2.305577, 2.369249, 2.441980", \
            "2.163180, 2.168501, 2.186842, 2.220136, 2.272280, 2.335952, 2.408683", \
            "2.111033, 2.116354, 2.134695, 2.167989, 2.220133, 2.283805, 2.356536", \
            "2.047380, 2.052701, 2.071042, 2.104337, 2.156481, 2.220152, 2.292883", \
            "1.974634, 1.979955, 1.998296, 2.031590, 2.083734, 2.147406, 2.220137" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.703073, 1.708395, 1.726736, 1.760030, 1.812174, 1.875846, 1.948577", \
            "1.697752, 1.703074, 1.721415, 1.754709, 1.806853, 1.870525, 1.943256", \
            "1.679415, 1.684736, 1.703078, 1.736372, 1.788516, 1.852187, 1.924918", \
            "1.646118, 1.651439, 1.669781, 1.703075, 1.755219, 1.818890, 1.891621", \
            "1.593971, 1.599292, 1.617634, 1.650928, 1.703072, 1.766743, 1.839474", \
            "1.530319, 1.535640, 1.553981, 1.587275, 1.639419, 1.703091, 1.775822", \
            "1.457572, 1.462893, 1.481235, 1.514529, 1.566673, 1.630344, 1.703075" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.164842, 2.170163, 2.188504, 2.221798, 2.273942, 2.337614, 2.410345", \
            "2.159521, 2.164842, 2.183183, 2.216477, 2.268621, 2.332293, 2.405024", \
            "2.141183, 2.146504, 2.164846, 2.198140, 2.250284, 2.313955, 2.386686", \
            "2.107886, 2.113208, 2.131549, 2.164843, 2.216987, 2.280659, 2.353390", \
            "2.055739, 2.061061, 2.079402, 2.112696, 2.164840, 2.228512, 2.301243", \
            "1.992087, 1.997408, 2.015749, 2.049043, 2.101187, 2.164859, 2.237590", \
            "1.919340, 1.924661, 1.943003, 1.976297, 2.028441, 2.092112, 2.164843" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.336932, 2.342253, 2.360594, 2.393888, 2.446032, 2.509704, 2.582435", \
            "2.331611, 2.336932, 2.355273, 2.388567, 2.440711, 2.504383, 2.577114", \
            "2.313273, 2.318595, 2.336936, 2.370230, 2.422374, 2.486046, 2.558776", \
            "2.279977, 2.285298, 2.303639, 2.336933, 2.389077, 2.452749, 2.525480", \
            "2.227830, 2.233151, 2.251492, 2.284786, 2.336930, 2.400602, 2.473333", \
            "2.164177, 2.169498, 2.187839, 2.221134, 2.273277, 2.336949, 2.409680", \
            "2.091430, 2.096752, 2.115093, 2.148387, 2.200531, 2.264203, 2.336934" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.442483, 2.447804, 2.466145, 2.499440, 2.551583, 2.615255, 2.687986", \
            "2.437162, 2.442483, 2.460824, 2.494119, 2.546262, 2.609934, 2.682665", \
            "2.418825, 2.424146, 2.442487, 2.475781, 2.527925, 2.591597, 2.664328", \
            "2.385528, 2.390849, 2.409190, 2.442484, 2.494628, 2.558300, 2.631031", \
            "2.333381, 2.338702, 2.357043, 2.390337, 2.442481, 2.506153, 2.578884", \
            "2.269728, 2.275049, 2.293390, 2.326685, 2.378829, 2.442500, 2.515231", \
            "2.196982, 2.202303, 2.220644, 2.253938, 2.306082, 2.369754, 2.442485" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.823878, 1.829199, 1.847540, 1.880834, 1.932978, 1.996650, 2.069381", \
            "1.818557, 1.823878, 1.842219, 1.875513, 1.927657, 1.991329, 2.064060", \
            "1.800219, 1.805540, 1.823882, 1.857176, 1.909320, 1.972991, 2.045722", \
            "1.766922, 1.772244, 1.790585, 1.823879, 1.876023, 1.939695, 2.012425", \
            "1.714775, 1.720097, 1.738438, 1.771732, 1.823876, 1.887548, 1.960278", \
            "1.651123, 1.656444, 1.674785, 1.708079, 1.760223, 1.823895, 1.896626", \
            "1.578376, 1.583697, 1.602039, 1.635333, 1.687477, 1.751148, 1.823879" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.285646, 2.290967, 2.309308, 2.342602, 2.394746, 2.458418, 2.531149", \
            "2.280325, 2.285646, 2.303987, 2.337281, 2.389425, 2.453097, 2.525828", \
            "2.261987, 2.267309, 2.285650, 2.318944, 2.371088, 2.434760, 2.507490", \
            "2.228690, 2.234012, 2.252353, 2.285647, 2.337791, 2.401463, 2.474194", \
            "2.176544, 2.181865, 2.200206, 2.233500, 2.285644, 2.349316, 2.422047", \
            "2.112891, 2.118212, 2.136553, 2.169847, 2.221991, 2.285663, 2.358394", \
            "2.040144, 2.045466, 2.063807, 2.097101, 2.149245, 2.212917, 2.285647" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.457736, 2.463057, 2.481398, 2.514692, 2.566836, 2.630508, 2.703239", \
            "2.452415, 2.457736, 2.476077, 2.509372, 2.561515, 2.625187, 2.697918", \
            "2.434077, 2.439399, 2.457740, 2.491034, 2.543178, 2.606850, 2.679581", \
            "2.400781, 2.406102, 2.424443, 2.457737, 2.509881, 2.573553, 2.646284", \
            "2.348634, 2.353955, 2.372296, 2.405590, 2.457734, 2.521406, 2.594137", \
            "2.284981, 2.290302, 2.308643, 2.341938, 2.394082, 2.457753, 2.530484", \
            "2.212235, 2.217556, 2.235897, 2.269191, 2.321335, 2.385007, 2.457738" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.563287, 2.568608, 2.586949, 2.620244, 2.672388, 2.736059, 2.808790", \
            "2.557966, 2.563287, 2.581628, 2.614923, 2.667067, 2.730738, 2.803469", \
            "2.539629, 2.544950, 2.563291, 2.596585, 2.648729, 2.712401, 2.785132", \
            "2.506332, 2.511653, 2.529994, 2.563288, 2.615432, 2.679104, 2.751835", \
            "2.454185, 2.459506, 2.477847, 2.511141, 2.563285, 2.626957, 2.699688", \
            "2.390532, 2.395853, 2.414194, 2.447489, 2.499633, 2.563304, 2.636035", \
            "2.317786, 2.323107, 2.341448, 2.374742, 2.426886, 2.490558, 2.563289" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.975424, 1.980745, 1.999086, 2.032381, 2.084524, 2.148196, 2.220927", \
            "1.970103, 1.975424, 1.993765, 2.027060, 2.079203, 2.142875, 2.215606", \
            "1.951766, 1.957087, 1.975428, 2.008722, 2.060866, 2.124538, 2.197269", \
            "1.918469, 1.923790, 1.942131, 1.975425, 2.027569, 2.091241, 2.163972", \
            "1.866322, 1.871643, 1.889984, 1.923278, 1.975422, 2.039094, 2.111825", \
            "1.802669, 1.807990, 1.826331, 1.859626, 1.911770, 1.975441, 2.048172", \
            "1.729923, 1.735244, 1.753585, 1.786879, 1.839023, 1.902695, 1.975426" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.437192, 2.442513, 2.460854, 2.494149, 2.546293, 2.609964, 2.682695", \
            "2.431871, 2.437192, 2.455533, 2.488828, 2.540972, 2.604643, 2.677374", \
            "2.413534, 2.418855, 2.437196, 2.470490, 2.522634, 2.586306, 2.659037", \
            "2.380237, 2.385558, 2.403899, 2.437194, 2.489337, 2.553009, 2.625740", \
            "2.328090, 2.333411, 2.351752, 2.385047, 2.437190, 2.500862, 2.573593", \
            "2.264437, 2.269758, 2.288100, 2.321394, 2.373538, 2.437209, 2.509940", \
            "2.191691, 2.197012, 2.215353, 2.248647, 2.300791, 2.364463, 2.437194" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.609282, 2.614603, 2.632945, 2.666239, 2.718383, 2.782054, 2.854785", \
            "2.603961, 2.609282, 2.627624, 2.660918, 2.713062, 2.776733, 2.849464", \
            "2.585624, 2.590945, 2.609286, 2.642580, 2.694724, 2.758396, 2.831127", \
            "2.552327, 2.557648, 2.575989, 2.609284, 2.661428, 2.725099, 2.797830", \
            "2.500180, 2.505501, 2.523842, 2.557137, 2.609281, 2.672952, 2.745683", \
            "2.436527, 2.441848, 2.460190, 2.493484, 2.545628, 2.609299, 2.682030", \
            "2.363781, 2.369102, 2.387443, 2.420738, 2.472881, 2.536553, 2.609284" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.714833, 2.720154, 2.738496, 2.771790, 2.823934, 2.887605, 2.960336", \
            "2.709512, 2.714833, 2.733175, 2.766469, 2.818613, 2.882284, 2.955015", \
            "2.691175, 2.696496, 2.714837, 2.748132, 2.800276, 2.863947, 2.936678", \
            "2.657878, 2.663199, 2.681540, 2.714835, 2.766979, 2.830650, 2.903381", \
            "2.605731, 2.611052, 2.629394, 2.662688, 2.714832, 2.778503, 2.851234", \
            "2.542078, 2.547400, 2.565741, 2.599035, 2.651179, 2.714851, 2.787581", \
            "2.469332, 2.474653, 2.492994, 2.526289, 2.578433, 2.642104, 2.714835" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.112651, 2.117973, 2.136314, 2.169608, 2.221752, 2.285424, 2.358154", \
            "2.107330, 2.112652, 2.130993, 2.164287, 2.216431, 2.280103, 2.352834", \
            "2.088993, 2.094314, 2.112655, 2.145950, 2.198094, 2.261765, 2.334496", \
            "2.055696, 2.061017, 2.079359, 2.112653, 2.164797, 2.228468, 2.301199", \
            "2.003549, 2.008870, 2.027212, 2.060506, 2.112650, 2.176321, 2.249052", \
            "1.939897, 1.945218, 1.963559, 1.996853, 2.048997, 2.112669, 2.185400", \
            "1.867150, 1.872471, 1.890812, 1.924107, 1.976251, 2.039922, 2.112653" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.574420, 2.579741, 2.598082, 2.631376, 2.683520, 2.747192, 2.819923", \
            "2.569099, 2.574420, 2.592761, 2.626055, 2.678199, 2.741871, 2.814602", \
            "2.550761, 2.556082, 2.574424, 2.607718, 2.659862, 2.723533, 2.796264", \
            "2.517464, 2.522786, 2.541127, 2.574421, 2.626565, 2.690237, 2.762967", \
            "2.465317, 2.470639, 2.488980, 2.522274, 2.574418, 2.638090, 2.710820", \
            "2.401665, 2.406986, 2.425327, 2.458621, 2.510765, 2.574437, 2.647168", \
            "2.328918, 2.334239, 2.352581, 2.385875, 2.438019, 2.501690, 2.574421" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.746510, 2.751831, 2.770172, 2.803466, 2.855610, 2.919282, 2.992013", \
            "2.741189, 2.746510, 2.764851, 2.798145, 2.850289, 2.913961, 2.986692", \
            "2.722851, 2.728173, 2.746514, 2.779808, 2.831952, 2.895624, 2.968354", \
            "2.689555, 2.694876, 2.713217, 2.746511, 2.798655, 2.862327, 2.935058", \
            "2.637408, 2.642729, 2.661070, 2.694364, 2.746508, 2.810180, 2.882911", \
            "2.573755, 2.579076, 2.597417, 2.630711, 2.682855, 2.746527, 2.819258", \
            "2.501008, 2.506330, 2.524671, 2.557965, 2.610109, 2.673781, 2.746511" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.852061, 2.857382, 2.875723, 2.909017, 2.961161, 3.024833, 3.097564", \
            "2.846740, 2.852061, 2.870402, 2.903697, 2.955840, 3.019512, 3.092243", \
            "2.828402, 2.833724, 2.852065, 2.885359, 2.937503, 3.001175, 3.073906", \
            "2.795106, 2.800427, 2.818768, 2.852062, 2.904206, 2.967878, 3.040609", \
            "2.742959, 2.748280, 2.766621, 2.799915, 2.852059, 2.915731, 2.988462", \
            "2.679306, 2.684627, 2.702968, 2.736263, 2.788407, 2.852078, 2.924809", \
            "2.606560, 2.611881, 2.630222, 2.663516, 2.715660, 2.779332, 2.852063" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.412;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.522;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.599;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.705;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.874;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.927;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.984;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.046;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.048;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.061;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.152;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.156;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.167;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.200;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.233;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.262;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.337;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.338;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.339;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.389;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.444;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.510;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.561;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.661;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.667;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.682;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.787;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.799;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.833;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.939;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.971;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.076;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.195063, 9.195063, 9.195063, 9.195063, 9.195063, 9.195063, 9.195063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.284974, 9.284974, 9.284974, 9.284974, 9.284974, 9.284974, 9.284974");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.374885, 9.374885, 9.374885, 9.374885, 9.374885, 9.374885, 9.374885");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.464796, 9.464796, 9.464796, 9.464796, 9.464796, 9.464796, 9.464796");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.554707, 9.554707, 9.554707, 9.554707, 9.554707, 9.554707, 9.554707");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.644617, 9.644617, 9.644617, 9.644617, 9.644617, 9.644617, 9.644617");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.734528, 9.734528, 9.734528, 9.734528, 9.734528, 9.734528, 9.734528");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.824439, 9.824439, 9.824439, 9.824439, 9.824439, 9.824439, 9.824439");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.014621, 0.014621, 0.014621, 0.014621, 0.014621, 0.014621, 0.014621");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.725520, 1.725520, 1.725520, 1.725520, 1.725520, 1.725520, 1.725520");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003160;
      max_transition : 0.760000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428580, 0.427316, 0.433015, 0.457328, 0.515730, 0.587059, 0.688715", \
            "0.423417, 0.422153, 0.427852, 0.452165, 0.510568, 0.581897, 0.683553", \
            "0.411374, 0.410110, 0.415809, 0.440122, 0.498525, 0.569854, 0.671510", \
            "0.395523, 0.394259, 0.399958, 0.424271, 0.482674, 0.554003, 0.655659", \
            "0.380081, 0.378817, 0.384516, 0.408829, 0.467232, 0.538561, 0.640217", \
            "0.356191, 0.354928, 0.360627, 0.384940, 0.443342, 0.514671, 0.616327", \
            "0.343861, 0.342597, 0.348296, 0.372609, 0.431012, 0.502341, 0.603997" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.305266, 0.304214, 0.302678, 0.293244, 0.269363, 0.233325, 0.190906", \
            "0.310698, 0.309646, 0.308109, 0.298676, 0.274795, 0.238757, 0.196338", \
            "0.329098, 0.328046, 0.326510, 0.317076, 0.293195, 0.257157, 0.214738", \
            "0.362605, 0.361553, 0.360016, 0.350583, 0.326702, 0.290664, 0.248245", \
            "0.414947, 0.413896, 0.412359, 0.402925, 0.379044, 0.343006, 0.300587", \
            "0.481521, 0.480469, 0.478932, 0.469498, 0.445617, 0.409580, 0.367160", \
            "0.557562, 0.556510, 0.554973, 0.545539, 0.521659, 0.485621, 0.443202" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.301312, 0.299925, 0.297373, 0.287755, 0.260963, 0.220063, 0.167576", \
            "0.306744, 0.305357, 0.302804, 0.293187, 0.266395, 0.225495, 0.173008", \
            "0.325144, 0.323757, 0.321205, 0.311587, 0.284795, 0.243895, 0.191408", \
            "0.358651, 0.357264, 0.354711, 0.345094, 0.318302, 0.277402, 0.224915", \
            "0.410993, 0.409606, 0.407054, 0.397436, 0.370644, 0.329744, 0.277257", \
            "0.477566, 0.476180, 0.473627, 0.464010, 0.437218, 0.396318, 0.343830", \
            "0.553608, 0.552221, 0.549668, 0.540051, 0.513259, 0.472359, 0.419871" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737474, 0.738737, 0.733039, 0.708725, 0.650323, 0.578994, 0.477338", \
            "0.742636, 0.743900, 0.738201, 0.713888, 0.655485, 0.584156, 0.482500", \
            "0.754679, 0.755943, 0.750244, 0.725931, 0.667529, 0.596200, 0.494544", \
            "0.770530, 0.771794, 0.766095, 0.741782, 0.683379, 0.612051, 0.510394", \
            "0.785972, 0.787236, 0.781537, 0.757224, 0.698821, 0.627492, 0.525836", \
            "0.809862, 0.811126, 0.805427, 0.781114, 0.722711, 0.651382, 0.549726", \
            "0.822192, 0.823456, 0.817757, 0.793444, 0.735041, 0.663713, 0.562056" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002907;
      max_transition : 0.760000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.293521, 0.297995, 0.313811, 0.343271, 0.390993, 0.452405, 0.524103", \
           "0.288203, 0.292677, 0.308494, 0.337953, 0.385675, 0.447087, 0.518786", \
           "0.269802, 0.274276, 0.290093, 0.319552, 0.367274, 0.428686, 0.500385", \
           "0.236495, 0.240969, 0.256786, 0.286246, 0.333968, 0.395379, 0.467078", \
           "0.183990, 0.188464, 0.204281, 0.233740, 0.281462, 0.342874, 0.414573", \
           "0.118404, 0.122878, 0.138695, 0.168154, 0.215876, 0.277288, 0.348987", \
           "0.041508, 0.045982, 0.061799, 0.091258, 0.138980, 0.200392, 0.272091" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.294741, 0.298639, 0.313930, 0.343432, 0.391677, 0.454556, 0.525344", \
           "0.289424, 0.293321, 0.308613, 0.338114, 0.386360, 0.449238, 0.520026", \
           "0.271022, 0.274920, 0.290212, 0.319713, 0.367959, 0.430837, 0.501625", \
           "0.237716, 0.241613, 0.256905, 0.286407, 0.334652, 0.397530, 0.468318", \
           "0.185210, 0.189108, 0.204400, 0.233901, 0.282147, 0.345025, 0.415813", \
           "0.119625, 0.123522, 0.138814, 0.168315, 0.216561, 0.279439, 0.350227", \
           "0.042728, 0.046626, 0.061917, 0.091419, 0.139665, 0.202543, 0.273331" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.322698, 0.318422, 0.301706, 0.277656, 0.249091, 0.218727, 0.185147", \
           "0.328026, 0.323750, 0.307034, 0.282984, 0.254419, 0.224055, 0.190476", \
           "0.346419, 0.342143, 0.325427, 0.301377, 0.272812, 0.242448, 0.208868", \
           "0.379827, 0.375551, 0.358835, 0.334785, 0.306220, 0.275856, 0.242276", \
           "0.432351, 0.428075, 0.411359, 0.387309, 0.358744, 0.328380, 0.294801", \
           "0.497796, 0.493521, 0.476805, 0.452755, 0.424190, 0.393826, 0.360246", \
           "0.574761, 0.570485, 0.553769, 0.529719, 0.501154, 0.470790, 0.437210" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319743, 0.315855, 0.300113, 0.276225, 0.250731, 0.225082, 0.201451", \
           "0.325071, 0.321184, 0.305442, 0.281554, 0.256060, 0.230410, 0.206779", \
           "0.343464, 0.339577, 0.323835, 0.299946, 0.274453, 0.248803, 0.225172", \
           "0.376872, 0.372985, 0.357243, 0.333354, 0.307861, 0.282211, 0.258580", \
           "0.429396, 0.425509, 0.409767, 0.385878, 0.360385, 0.334735, 0.311104", \
           "0.494842, 0.490954, 0.475212, 0.451324, 0.425830, 0.400180, 0.376550", \
           "0.571806, 0.567918, 0.552176, 0.528288, 0.502794, 0.477145, 0.453514" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003243;
      max_transition : 0.760000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.387615, 0.391868, 0.408047, 0.438449, 0.487647, 0.553470, 0.634959", \
           "0.382294, 0.386547, 0.402726, 0.433127, 0.482326, 0.548149, 0.629638", \
           "0.363953, 0.368206, 0.384385, 0.414786, 0.463984, 0.529808, 0.611297", \
           "0.330658, 0.334911, 0.351091, 0.381492, 0.430690, 0.496513, 0.578002", \
           "0.278516, 0.282769, 0.298948, 0.329349, 0.378547, 0.444371, 0.525860", \
           "0.214863, 0.219116, 0.235295, 0.265696, 0.314895, 0.380718, 0.462207", \
           "0.142112, 0.146365, 0.162544, 0.192945, 0.242144, 0.307967, 0.389456" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.389668, 0.393205, 0.408277, 0.437142, 0.484893, 0.548213, 0.624119", \
           "0.384347, 0.387884, 0.402956, 0.431820, 0.479572, 0.542892, 0.618798", \
           "0.366006, 0.369543, 0.384614, 0.413479, 0.461230, 0.524551, 0.600457", \
           "0.332712, 0.336248, 0.351320, 0.380185, 0.427936, 0.491256, 0.567163", \
           "0.280569, 0.284106, 0.299177, 0.328042, 0.375793, 0.439114, 0.515020", \
           "0.216916, 0.220453, 0.235525, 0.264389, 0.312141, 0.375461, 0.451367", \
           "0.144165, 0.147702, 0.162774, 0.191639, 0.239390, 0.302710, 0.378616" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334523, 0.330188, 0.312439, 0.285612, 0.253038, 0.217363, 0.177428", \
           "0.339825, 0.335490, 0.317742, 0.290914, 0.258340, 0.222665, 0.182730", \
           "0.358252, 0.353916, 0.336168, 0.309341, 0.276767, 0.241092, 0.201156", \
           "0.391895, 0.387559, 0.369811, 0.342984, 0.310410, 0.274735, 0.234800", \
           "0.444443, 0.440108, 0.422360, 0.395532, 0.362958, 0.327283, 0.287348", \
           "0.509599, 0.505264, 0.487515, 0.460688, 0.428114, 0.392439, 0.352504", \
           "0.586619, 0.582284, 0.564536, 0.537708, 0.505135, 0.469460, 0.429524" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.326511, 0.322547, 0.306644, 0.281256, 0.254210, 0.227023, 0.201962", \
           "0.331813, 0.327849, 0.311946, 0.286558, 0.259513, 0.232325, 0.207265", \
           "0.350239, 0.346275, 0.330373, 0.304984, 0.277939, 0.250751, 0.225691", \
           "0.383882, 0.379918, 0.364016, 0.338627, 0.311582, 0.284395, 0.259334", \
           "0.436431, 0.432467, 0.416564, 0.391176, 0.364131, 0.336943, 0.311883", \
           "0.501586, 0.497623, 0.481720, 0.456331, 0.429286, 0.402099, 0.377038", \
           "0.578607, 0.574643, 0.558741, 0.533352, 0.506307, 0.479119, 0.454059" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.387615, 0.391868, 0.408047, 0.438449, 0.487647, 0.553470, 0.634959", \
           "0.382294, 0.386547, 0.402726, 0.433127, 0.482326, 0.548149, 0.629638", \
           "0.363953, 0.368206, 0.384385, 0.414786, 0.463984, 0.529808, 0.611297", \
           "0.330658, 0.334911, 0.351091, 0.381492, 0.430690, 0.496513, 0.578002", \
           "0.278516, 0.282769, 0.298948, 0.329349, 0.378547, 0.444371, 0.525860", \
           "0.214863, 0.219116, 0.235295, 0.265696, 0.314895, 0.380718, 0.462207", \
           "0.142112, 0.146365, 0.162544, 0.192945, 0.242144, 0.307967, 0.389456" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.389668, 0.393205, 0.408277, 0.437142, 0.484893, 0.548213, 0.624119", \
           "0.384347, 0.387884, 0.402956, 0.431820, 0.479572, 0.542892, 0.618798", \
           "0.366006, 0.369543, 0.384614, 0.413479, 0.461230, 0.524551, 0.600457", \
           "0.332712, 0.336248, 0.351320, 0.380185, 0.427936, 0.491256, 0.567163", \
           "0.280569, 0.284106, 0.299177, 0.328042, 0.375793, 0.439114, 0.515020", \
           "0.216916, 0.220453, 0.235525, 0.264389, 0.312141, 0.375461, 0.451367", \
           "0.144165, 0.147702, 0.162774, 0.191639, 0.239390, 0.302710, 0.378616" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334523, 0.330188, 0.312439, 0.285612, 0.253038, 0.217363, 0.177428", \
           "0.339825, 0.335490, 0.317742, 0.290914, 0.258340, 0.222665, 0.182730", \
           "0.358252, 0.353916, 0.336168, 0.309341, 0.276767, 0.241092, 0.201156", \
           "0.391895, 0.387559, 0.369811, 0.342984, 0.310410, 0.274735, 0.234800", \
           "0.444443, 0.440108, 0.422360, 0.395532, 0.362958, 0.327283, 0.287348", \
           "0.509599, 0.505264, 0.487515, 0.460688, 0.428114, 0.392439, 0.352504", \
           "0.586619, 0.582284, 0.564536, 0.537708, 0.505135, 0.469460, 0.429524" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.326511, 0.322547, 0.306644, 0.281256, 0.254210, 0.227023, 0.201962", \
           "0.331813, 0.327849, 0.311946, 0.286558, 0.259513, 0.232325, 0.207265", \
           "0.350239, 0.346275, 0.330373, 0.304984, 0.277939, 0.250751, 0.225691", \
           "0.383882, 0.379918, 0.364016, 0.338627, 0.311582, 0.284395, 0.259334", \
           "0.436431, 0.432467, 0.416564, 0.391176, 0.364131, 0.336943, 0.311883", \
           "0.501586, 0.497623, 0.481720, 0.456331, 0.429286, 0.402099, 0.377038", \
           "0.578607, 0.574643, 0.558741, 0.533352, 0.506307, 0.479119, 0.454059" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004046;
      max_transition : 0.760000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.111253, 0.116205, 0.132157, 0.160987, 0.207463, 0.271182, 0.351122", \
           "0.106677, 0.111628, 0.127581, 0.156411, 0.202887, 0.266605, 0.346546", \
           "0.090903, 0.095855, 0.111807, 0.140638, 0.187113, 0.250832, 0.330773", \
           "0.062270, 0.067222, 0.083174, 0.112005, 0.158480, 0.222199, 0.302140", \
           "0.017427, 0.022379, 0.038331, 0.067162, 0.113637, 0.177356, 0.257297", \
           "0.000000, 0.000000, 0.000000, 0.012421, 0.058896, 0.122615, 0.202556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.060049, 0.139990" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.129364, 0.135122, 0.153671, 0.187195, 0.241236, 0.315327, 0.408282", \
           "0.124043, 0.129800, 0.148350, 0.181873, 0.235915, 0.310006, 0.402961", \
           "0.105701, 0.111459, 0.130008, 0.163532, 0.217573, 0.291665, 0.384619", \
           "0.072407, 0.078165, 0.096714, 0.130238, 0.184279, 0.258371, 0.351325", \
           "0.020264, 0.026022, 0.044571, 0.078095, 0.132136, 0.206228, 0.299182", \
           "0.000000, 0.000000, 0.000000, 0.014442, 0.068484, 0.142575, 0.235530", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.069824, 0.162779" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.377165, 0.371150, 0.351887, 0.316918, 0.268861, 0.212112, 0.147290", \
           "0.382500, 0.376485, 0.357222, 0.322253, 0.274196, 0.217447, 0.152624", \
           "0.400853, 0.394839, 0.375576, 0.340607, 0.292550, 0.235801, 0.170978", \
           "0.434302, 0.428287, 0.409024, 0.374055, 0.325998, 0.269249, 0.204427", \
           "0.486891, 0.480877, 0.461614, 0.426644, 0.378588, 0.321838, 0.257016", \
           "0.552721, 0.546707, 0.527444, 0.492474, 0.444418, 0.387668, 0.322846", \
           "0.629420, 0.623406, 0.604143, 0.569173, 0.521117, 0.464367, 0.399545" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.359547, 0.353798, 0.335237, 0.301156, 0.250996, 0.192533, 0.127779", \
           "0.364882, 0.359133, 0.340572, 0.306490, 0.256331, 0.197868, 0.133114", \
           "0.383236, 0.377486, 0.358925, 0.324844, 0.274684, 0.216221, 0.151468", \
           "0.416684, 0.410935, 0.392374, 0.358293, 0.308133, 0.249670, 0.184916", \
           "0.469273, 0.463524, 0.444963, 0.410882, 0.360722, 0.302259, 0.237505", \
           "0.535103, 0.529354, 0.510793, 0.476712, 0.426552, 0.368089, 0.303335", \
           "0.611802, 0.606053, 0.587492, 0.553411, 0.503251, 0.444788, 0.380035" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030276, 0.030276, 0.030276, 0.030276, 0.030276, 0.030276, 0.030276");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012788;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.332;
      min_pulse_width_low : 0.290;
      /*min_period : 3.337;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.338667, 0.343988, 0.362329, 0.395624, 0.447766, 0.511419, 0.584170");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332, 0.088332");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.412120, 0.417441, 0.435782, 0.469077, 0.521220, 0.584872, 0.657623");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306, 0.084306");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.188239, 1.193560, 1.211901, 1.245195, 1.297339, 1.361011, 1.433742", \
            "1.182918, 1.188239, 1.206580, 1.239874, 1.292018, 1.355690, 1.428421", \
            "1.164580, 1.169902, 1.188243, 1.221537, 1.273681, 1.337353, 1.410084", \
            "1.131284, 1.136605, 1.154946, 1.188240, 1.240384, 1.304056, 1.376787", \
            "1.079137, 1.084458, 1.102799, 1.136093, 1.188237, 1.251909, 1.324640", \
            "1.015484, 1.020805, 1.039146, 1.072441, 1.124584, 1.188256, 1.260987", \
            "0.942737, 0.948059, 0.966400, 0.999694, 1.051838, 1.115510, 1.188241" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.298250, 1.303571, 1.321913, 1.355207, 1.407351, 1.471022, 1.543753", \
            "1.292929, 1.298250, 1.316592, 1.349886, 1.402030, 1.465701, 1.538432", \
            "1.274592, 1.279913, 1.298254, 1.331549, 1.383693, 1.447364, 1.520095", \
            "1.241295, 1.246616, 1.264957, 1.298252, 1.350396, 1.414067, 1.486798", \
            "1.189148, 1.194469, 1.212811, 1.246105, 1.298249, 1.361920, 1.434651", \
            "1.125495, 1.130817, 1.149158, 1.182452, 1.234596, 1.298268, 1.370998", \
            "1.052749, 1.058070, 1.076411, 1.109706, 1.161850, 1.225521, 1.298252" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.374593, 1.379914, 1.398255, 1.431550, 1.483693, 1.547365, 1.620096", \
            "1.369272, 1.374593, 1.392934, 1.426229, 1.478372, 1.542044, 1.614775", \
            "1.350935, 1.356256, 1.374597, 1.407891, 1.460035, 1.523707, 1.596438", \
            "1.317638, 1.322959, 1.341300, 1.374594, 1.426738, 1.490410, 1.563141", \
            "1.265491, 1.270812, 1.289153, 1.322447, 1.374591, 1.438263, 1.510994", \
            "1.201838, 1.207159, 1.225500, 1.258795, 1.310939, 1.374610, 1.447341", \
            "1.129092, 1.134413, 1.152754, 1.186048, 1.238192, 1.301864, 1.374595" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.480725, 1.486047, 1.504388, 1.537682, 1.589826, 1.653498, 1.726229", \
            "1.475404, 1.480726, 1.499067, 1.532361, 1.584505, 1.648177, 1.720908", \
            "1.457067, 1.462388, 1.480729, 1.514024, 1.566168, 1.629839, 1.702570", \
            "1.423770, 1.429091, 1.447433, 1.480727, 1.532871, 1.596542, 1.669273", \
            "1.371623, 1.376944, 1.395286, 1.428580, 1.480724, 1.544395, 1.617126", \
            "1.307971, 1.313292, 1.331633, 1.364927, 1.417071, 1.480743, 1.553474", \
            "1.235224, 1.240545, 1.258887, 1.292181, 1.344325, 1.407996, 1.480727" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.703073, 1.708395, 1.726736, 1.760030, 1.812174, 1.875846, 1.948577", \
            "1.697752, 1.703074, 1.721415, 1.754709, 1.806853, 1.870525, 1.943256", \
            "1.679415, 1.684736, 1.703078, 1.736372, 1.788516, 1.852187, 1.924918", \
            "1.646118, 1.651439, 1.669781, 1.703075, 1.755219, 1.818890, 1.891621", \
            "1.593971, 1.599292, 1.617634, 1.650928, 1.703072, 1.766743, 1.839474", \
            "1.530319, 1.535640, 1.553981, 1.587275, 1.639419, 1.703091, 1.775822", \
            "1.457572, 1.462893, 1.481235, 1.514529, 1.566673, 1.630344, 1.703075" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.823878, 1.829199, 1.847540, 1.880834, 1.932978, 1.996650, 2.069381", \
            "1.818557, 1.823878, 1.842219, 1.875513, 1.927657, 1.991329, 2.064060", \
            "1.800219, 1.805540, 1.823882, 1.857176, 1.909320, 1.972991, 2.045722", \
            "1.766922, 1.772244, 1.790585, 1.823879, 1.876023, 1.939695, 2.012425", \
            "1.714775, 1.720097, 1.738438, 1.771732, 1.823876, 1.887548, 1.960278", \
            "1.651123, 1.656444, 1.674785, 1.708079, 1.760223, 1.823895, 1.896626", \
            "1.578376, 1.583697, 1.602039, 1.635333, 1.687477, 1.751148, 1.823879" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.975424, 1.980745, 1.999086, 2.032381, 2.084524, 2.148196, 2.220927", \
            "1.970103, 1.975424, 1.993765, 2.027060, 2.079203, 2.142875, 2.215606", \
            "1.951766, 1.957087, 1.975428, 2.008722, 2.060866, 2.124538, 2.197269", \
            "1.918469, 1.923790, 1.942131, 1.975425, 2.027569, 2.091241, 2.163972", \
            "1.866322, 1.871643, 1.889984, 1.923278, 1.975422, 2.039094, 2.111825", \
            "1.802669, 1.807990, 1.826331, 1.859626, 1.911770, 1.975441, 2.048172", \
            "1.729923, 1.735244, 1.753585, 1.786879, 1.839023, 1.902695, 1.975426" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.112651, 2.117973, 2.136314, 2.169608, 2.221752, 2.285424, 2.358154", \
            "2.107330, 2.112652, 2.130993, 2.164287, 2.216431, 2.280103, 2.352834", \
            "2.088993, 2.094314, 2.112655, 2.145950, 2.198094, 2.261765, 2.334496", \
            "2.055696, 2.061017, 2.079359, 2.112653, 2.164797, 2.228468, 2.301199", \
            "2.003549, 2.008870, 2.027212, 2.060506, 2.112650, 2.176321, 2.249052", \
            "1.939897, 1.945218, 1.963559, 1.996853, 2.048997, 2.112669, 2.185400", \
            "1.867150, 1.872471, 1.890812, 1.924107, 1.976251, 2.039922, 2.112653" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.188239, 1.193560, 1.211901, 1.245195, 1.297339, 1.361011, 1.433742", \
            "1.182918, 1.188239, 1.206580, 1.239874, 1.292018, 1.355690, 1.428421", \
            "1.164580, 1.169902, 1.188243, 1.221537, 1.273681, 1.337353, 1.410084", \
            "1.131284, 1.136605, 1.154946, 1.188240, 1.240384, 1.304056, 1.376787", \
            "1.079137, 1.084458, 1.102799, 1.136093, 1.188237, 1.251909, 1.324640", \
            "1.015484, 1.020805, 1.039146, 1.072441, 1.124584, 1.188256, 1.260987", \
            "0.942737, 0.948059, 0.966400, 0.999694, 1.051838, 1.115510, 1.188241" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.650007, 1.655328, 1.673669, 1.706964, 1.759107, 1.822779, 1.895510", \
            "1.644686, 1.650007, 1.668348, 1.701643, 1.753787, 1.817458, 1.890189", \
            "1.626349, 1.631670, 1.650011, 1.683305, 1.735449, 1.799121, 1.871852", \
            "1.593052, 1.598373, 1.616714, 1.650008, 1.702152, 1.765824, 1.838555", \
            "1.540905, 1.546226, 1.564567, 1.597861, 1.650005, 1.713677, 1.786408", \
            "1.477252, 1.482573, 1.500914, 1.534209, 1.586353, 1.650024, 1.722755", \
            "1.404506, 1.409827, 1.428168, 1.461462, 1.513606, 1.577278, 1.650009" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.822097, 1.827418, 1.845759, 1.879054, 1.931198, 1.994869, 2.067600", \
            "1.816776, 1.822097, 1.840438, 1.873733, 1.925877, 1.989548, 2.062279", \
            "1.798439, 1.803760, 1.822101, 1.855395, 1.907539, 1.971211, 2.043942", \
            "1.765142, 1.770463, 1.788804, 1.822099, 1.874242, 1.937914, 2.010645", \
            "1.712995, 1.718316, 1.736657, 1.769952, 1.822096, 1.885767, 1.958498", \
            "1.649342, 1.654663, 1.673005, 1.706299, 1.758443, 1.822114, 1.894845", \
            "1.576596, 1.581917, 1.600258, 1.633552, 1.685696, 1.749368, 1.822099" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.927648, 1.932969, 1.951311, 1.984605, 2.036749, 2.100420, 2.173151", \
            "1.922327, 1.927648, 1.945990, 1.979284, 2.031428, 2.095099, 2.167830", \
            "1.903990, 1.909311, 1.927652, 1.960947, 2.013090, 2.076762, 2.149493", \
            "1.870693, 1.876014, 1.894355, 1.927650, 1.979794, 2.043465, 2.116196", \
            "1.818546, 1.823867, 1.842208, 1.875503, 1.927647, 1.991318, 2.064049", \
            "1.754893, 1.760214, 1.778556, 1.811850, 1.863994, 1.927665, 2.000396", \
            "1.682147, 1.687468, 1.705809, 1.739104, 1.791247, 1.854919, 1.927650" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.298250, 1.303571, 1.321913, 1.355207, 1.407351, 1.471022, 1.543753", \
            "1.292929, 1.298250, 1.316592, 1.349886, 1.402030, 1.465701, 1.538432", \
            "1.274592, 1.279913, 1.298254, 1.331549, 1.383693, 1.447364, 1.520095", \
            "1.241295, 1.246616, 1.264957, 1.298252, 1.350396, 1.414067, 1.486798", \
            "1.189148, 1.194469, 1.212811, 1.246105, 1.298249, 1.361920, 1.434651", \
            "1.125495, 1.130817, 1.149158, 1.182452, 1.234596, 1.298268, 1.370998", \
            "1.052749, 1.058070, 1.076411, 1.109706, 1.161850, 1.225521, 1.298252" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.760018, 1.765340, 1.783681, 1.816975, 1.869119, 1.932791, 2.005522", \
            "1.754697, 1.760019, 1.778360, 1.811654, 1.863798, 1.927470, 2.000201", \
            "1.736360, 1.741681, 1.760022, 1.793317, 1.845461, 1.909132, 1.981863", \
            "1.703063, 1.708384, 1.726726, 1.760020, 1.812164, 1.875835, 1.948566", \
            "1.650916, 1.656237, 1.674579, 1.707873, 1.760017, 1.823688, 1.896419", \
            "1.587264, 1.592585, 1.610926, 1.644220, 1.696364, 1.760036, 1.832767", \
            "1.514517, 1.519838, 1.538180, 1.571474, 1.623618, 1.687289, 1.760020" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.932109, 1.937430, 1.955771, 1.989065, 2.041209, 2.104881, 2.177612", \
            "1.926788, 1.932109, 1.950450, 1.983744, 2.035888, 2.099560, 2.172291", \
            "1.908450, 1.913771, 1.932113, 1.965407, 2.017551, 2.081222, 2.153953", \
            "1.875153, 1.880475, 1.898816, 1.932110, 1.984254, 2.047926, 2.120656", \
            "1.823006, 1.828328, 1.846669, 1.879963, 1.932107, 1.995779, 2.068510", \
            "1.759354, 1.764675, 1.783016, 1.816310, 1.868454, 1.932126, 2.004857", \
            "1.686607, 1.691928, 1.710270, 1.743564, 1.795708, 1.859379, 1.932110" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.037660, 2.042981, 2.061322, 2.094616, 2.146760, 2.210432, 2.283163", \
            "2.032339, 2.037660, 2.056001, 2.089295, 2.141439, 2.205111, 2.277842", \
            "2.014001, 2.019323, 2.037664, 2.070958, 2.123102, 2.186774, 2.259504", \
            "1.980705, 1.986026, 2.004367, 2.037661, 2.089805, 2.153477, 2.226208", \
            "1.928558, 1.933879, 1.952220, 1.985514, 2.037658, 2.101330, 2.174061", \
            "1.864905, 1.870226, 1.888567, 1.921861, 1.974005, 2.037677, 2.110408", \
            "1.792158, 1.797480, 1.815821, 1.849115, 1.901259, 1.964931, 2.037661" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.374593, 1.379914, 1.398255, 1.431550, 1.483693, 1.547365, 1.620096", \
            "1.369272, 1.374593, 1.392934, 1.426229, 1.478372, 1.542044, 1.614775", \
            "1.350935, 1.356256, 1.374597, 1.407891, 1.460035, 1.523707, 1.596438", \
            "1.317638, 1.322959, 1.341300, 1.374594, 1.426738, 1.490410, 1.563141", \
            "1.265491, 1.270812, 1.289153, 1.322447, 1.374591, 1.438263, 1.510994", \
            "1.201838, 1.207159, 1.225500, 1.258795, 1.310939, 1.374610, 1.447341", \
            "1.129092, 1.134413, 1.152754, 1.186048, 1.238192, 1.301864, 1.374595" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.836361, 1.841682, 1.860023, 1.893318, 1.945462, 2.009133, 2.081864", \
            "1.831040, 1.836361, 1.854702, 1.887997, 1.940141, 2.003812, 2.076543", \
            "1.812703, 1.818024, 1.836365, 1.869659, 1.921803, 1.985475, 2.058206", \
            "1.779406, 1.784727, 1.803068, 1.836362, 1.888506, 1.952178, 2.024909", \
            "1.727259, 1.732580, 1.750921, 1.784216, 1.836359, 1.900031, 1.972762", \
            "1.663606, 1.668927, 1.687268, 1.720563, 1.772707, 1.836378, 1.909109", \
            "1.590860, 1.596181, 1.614522, 1.647816, 1.699960, 1.763632, 1.836363" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.008451, 2.013772, 2.032114, 2.065408, 2.117552, 2.181223, 2.253954", \
            "2.003130, 2.008451, 2.026793, 2.060087, 2.112231, 2.175902, 2.248633", \
            "1.984793, 1.990114, 2.008455, 2.041749, 2.093893, 2.157565, 2.230296", \
            "1.951496, 1.956817, 1.975158, 2.008453, 2.060597, 2.124268, 2.196999", \
            "1.899349, 1.904670, 1.923011, 1.956306, 2.008450, 2.072121, 2.144852", \
            "1.835696, 1.841017, 1.859359, 1.892653, 1.944797, 2.008468, 2.081199", \
            "1.762950, 1.768271, 1.786612, 1.819907, 1.872050, 1.935722, 2.008453" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.114002, 2.119323, 2.137665, 2.170959, 2.223103, 2.286774, 2.359505", \
            "2.108681, 2.114002, 2.132344, 2.165638, 2.217782, 2.281453, 2.354184", \
            "2.090344, 2.095665, 2.114006, 2.147301, 2.199445, 2.263116, 2.335847", \
            "2.057047, 2.062368, 2.080709, 2.114004, 2.166148, 2.229819, 2.302550", \
            "2.004900, 2.010221, 2.028563, 2.061857, 2.114001, 2.177672, 2.250403", \
            "1.941247, 1.946569, 1.964910, 1.998204, 2.050348, 2.114020, 2.186750", \
            "1.868501, 1.873822, 1.892163, 1.925458, 1.977602, 2.041273, 2.114004" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.480725, 1.486047, 1.504388, 1.537682, 1.589826, 1.653498, 1.726229", \
            "1.475404, 1.480726, 1.499067, 1.532361, 1.584505, 1.648177, 1.720908", \
            "1.457067, 1.462388, 1.480729, 1.514024, 1.566168, 1.629839, 1.702570", \
            "1.423770, 1.429091, 1.447433, 1.480727, 1.532871, 1.596542, 1.669273", \
            "1.371623, 1.376944, 1.395286, 1.428580, 1.480724, 1.544395, 1.617126", \
            "1.307971, 1.313292, 1.331633, 1.364927, 1.417071, 1.480743, 1.553474", \
            "1.235224, 1.240545, 1.258887, 1.292181, 1.344325, 1.407996, 1.480727" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.942494, 1.947815, 1.966156, 1.999450, 2.051594, 2.115266, 2.187997", \
            "1.937173, 1.942494, 1.960835, 1.994129, 2.046273, 2.109945, 2.182676", \
            "1.918835, 1.924156, 1.942498, 1.975792, 2.027936, 2.091607, 2.164338", \
            "1.885538, 1.890860, 1.909201, 1.942495, 1.994639, 2.058311, 2.131041", \
            "1.833391, 1.838713, 1.857054, 1.890348, 1.942492, 2.006164, 2.078895", \
            "1.769739, 1.775060, 1.793401, 1.826695, 1.878839, 1.942511, 2.015242", \
            "1.696992, 1.702313, 1.720655, 1.753949, 1.806093, 1.869764, 1.942495" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.114584, 2.119905, 2.138246, 2.171540, 2.223684, 2.287356, 2.360087", \
            "2.109263, 2.114584, 2.132925, 2.166219, 2.218363, 2.282035, 2.354766", \
            "2.090925, 2.096247, 2.114588, 2.147882, 2.200026, 2.263698, 2.336428", \
            "2.057629, 2.062950, 2.081291, 2.114585, 2.166729, 2.230401, 2.303132", \
            "2.005482, 2.010803, 2.029144, 2.062438, 2.114582, 2.178254, 2.250985", \
            "1.941829, 1.947150, 1.965491, 1.998785, 2.050929, 2.114601, 2.187332", \
            "1.869082, 1.874404, 1.892745, 1.926039, 1.978183, 2.041855, 2.114586" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.220135, 2.225456, 2.243797, 2.277092, 2.329235, 2.392907, 2.465638", \
            "2.214814, 2.220135, 2.238476, 2.271771, 2.323914, 2.387586, 2.460317", \
            "2.196477, 2.201798, 2.220139, 2.253433, 2.305577, 2.369249, 2.441980", \
            "2.163180, 2.168501, 2.186842, 2.220136, 2.272280, 2.335952, 2.408683", \
            "2.111033, 2.116354, 2.134695, 2.167989, 2.220133, 2.283805, 2.356536", \
            "2.047380, 2.052701, 2.071042, 2.104337, 2.156481, 2.220152, 2.292883", \
            "1.974634, 1.979955, 1.998296, 2.031590, 2.083734, 2.147406, 2.220137" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.703073, 1.708395, 1.726736, 1.760030, 1.812174, 1.875846, 1.948577", \
            "1.697752, 1.703074, 1.721415, 1.754709, 1.806853, 1.870525, 1.943256", \
            "1.679415, 1.684736, 1.703078, 1.736372, 1.788516, 1.852187, 1.924918", \
            "1.646118, 1.651439, 1.669781, 1.703075, 1.755219, 1.818890, 1.891621", \
            "1.593971, 1.599292, 1.617634, 1.650928, 1.703072, 1.766743, 1.839474", \
            "1.530319, 1.535640, 1.553981, 1.587275, 1.639419, 1.703091, 1.775822", \
            "1.457572, 1.462893, 1.481235, 1.514529, 1.566673, 1.630344, 1.703075" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.164842, 2.170163, 2.188504, 2.221798, 2.273942, 2.337614, 2.410345", \
            "2.159521, 2.164842, 2.183183, 2.216477, 2.268621, 2.332293, 2.405024", \
            "2.141183, 2.146504, 2.164846, 2.198140, 2.250284, 2.313955, 2.386686", \
            "2.107886, 2.113208, 2.131549, 2.164843, 2.216987, 2.280659, 2.353390", \
            "2.055739, 2.061061, 2.079402, 2.112696, 2.164840, 2.228512, 2.301243", \
            "1.992087, 1.997408, 2.015749, 2.049043, 2.101187, 2.164859, 2.237590", \
            "1.919340, 1.924661, 1.943003, 1.976297, 2.028441, 2.092112, 2.164843" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.336932, 2.342253, 2.360594, 2.393888, 2.446032, 2.509704, 2.582435", \
            "2.331611, 2.336932, 2.355273, 2.388567, 2.440711, 2.504383, 2.577114", \
            "2.313273, 2.318595, 2.336936, 2.370230, 2.422374, 2.486046, 2.558776", \
            "2.279977, 2.285298, 2.303639, 2.336933, 2.389077, 2.452749, 2.525480", \
            "2.227830, 2.233151, 2.251492, 2.284786, 2.336930, 2.400602, 2.473333", \
            "2.164177, 2.169498, 2.187839, 2.221134, 2.273277, 2.336949, 2.409680", \
            "2.091430, 2.096752, 2.115093, 2.148387, 2.200531, 2.264203, 2.336934" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.442483, 2.447804, 2.466145, 2.499440, 2.551583, 2.615255, 2.687986", \
            "2.437162, 2.442483, 2.460824, 2.494119, 2.546262, 2.609934, 2.682665", \
            "2.418825, 2.424146, 2.442487, 2.475781, 2.527925, 2.591597, 2.664328", \
            "2.385528, 2.390849, 2.409190, 2.442484, 2.494628, 2.558300, 2.631031", \
            "2.333381, 2.338702, 2.357043, 2.390337, 2.442481, 2.506153, 2.578884", \
            "2.269728, 2.275049, 2.293390, 2.326685, 2.378829, 2.442500, 2.515231", \
            "2.196982, 2.202303, 2.220644, 2.253938, 2.306082, 2.369754, 2.442485" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.823878, 1.829199, 1.847540, 1.880834, 1.932978, 1.996650, 2.069381", \
            "1.818557, 1.823878, 1.842219, 1.875513, 1.927657, 1.991329, 2.064060", \
            "1.800219, 1.805540, 1.823882, 1.857176, 1.909320, 1.972991, 2.045722", \
            "1.766922, 1.772244, 1.790585, 1.823879, 1.876023, 1.939695, 2.012425", \
            "1.714775, 1.720097, 1.738438, 1.771732, 1.823876, 1.887548, 1.960278", \
            "1.651123, 1.656444, 1.674785, 1.708079, 1.760223, 1.823895, 1.896626", \
            "1.578376, 1.583697, 1.602039, 1.635333, 1.687477, 1.751148, 1.823879" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.285646, 2.290967, 2.309308, 2.342602, 2.394746, 2.458418, 2.531149", \
            "2.280325, 2.285646, 2.303987, 2.337281, 2.389425, 2.453097, 2.525828", \
            "2.261987, 2.267309, 2.285650, 2.318944, 2.371088, 2.434760, 2.507490", \
            "2.228690, 2.234012, 2.252353, 2.285647, 2.337791, 2.401463, 2.474194", \
            "2.176544, 2.181865, 2.200206, 2.233500, 2.285644, 2.349316, 2.422047", \
            "2.112891, 2.118212, 2.136553, 2.169847, 2.221991, 2.285663, 2.358394", \
            "2.040144, 2.045466, 2.063807, 2.097101, 2.149245, 2.212917, 2.285647" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.457736, 2.463057, 2.481398, 2.514692, 2.566836, 2.630508, 2.703239", \
            "2.452415, 2.457736, 2.476077, 2.509372, 2.561515, 2.625187, 2.697918", \
            "2.434077, 2.439399, 2.457740, 2.491034, 2.543178, 2.606850, 2.679581", \
            "2.400781, 2.406102, 2.424443, 2.457737, 2.509881, 2.573553, 2.646284", \
            "2.348634, 2.353955, 2.372296, 2.405590, 2.457734, 2.521406, 2.594137", \
            "2.284981, 2.290302, 2.308643, 2.341938, 2.394082, 2.457753, 2.530484", \
            "2.212235, 2.217556, 2.235897, 2.269191, 2.321335, 2.385007, 2.457738" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.563287, 2.568608, 2.586949, 2.620244, 2.672388, 2.736059, 2.808790", \
            "2.557966, 2.563287, 2.581628, 2.614923, 2.667067, 2.730738, 2.803469", \
            "2.539629, 2.544950, 2.563291, 2.596585, 2.648729, 2.712401, 2.785132", \
            "2.506332, 2.511653, 2.529994, 2.563288, 2.615432, 2.679104, 2.751835", \
            "2.454185, 2.459506, 2.477847, 2.511141, 2.563285, 2.626957, 2.699688", \
            "2.390532, 2.395853, 2.414194, 2.447489, 2.499633, 2.563304, 2.636035", \
            "2.317786, 2.323107, 2.341448, 2.374742, 2.426886, 2.490558, 2.563289" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.975424, 1.980745, 1.999086, 2.032381, 2.084524, 2.148196, 2.220927", \
            "1.970103, 1.975424, 1.993765, 2.027060, 2.079203, 2.142875, 2.215606", \
            "1.951766, 1.957087, 1.975428, 2.008722, 2.060866, 2.124538, 2.197269", \
            "1.918469, 1.923790, 1.942131, 1.975425, 2.027569, 2.091241, 2.163972", \
            "1.866322, 1.871643, 1.889984, 1.923278, 1.975422, 2.039094, 2.111825", \
            "1.802669, 1.807990, 1.826331, 1.859626, 1.911770, 1.975441, 2.048172", \
            "1.729923, 1.735244, 1.753585, 1.786879, 1.839023, 1.902695, 1.975426" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.437192, 2.442513, 2.460854, 2.494149, 2.546293, 2.609964, 2.682695", \
            "2.431871, 2.437192, 2.455533, 2.488828, 2.540972, 2.604643, 2.677374", \
            "2.413534, 2.418855, 2.437196, 2.470490, 2.522634, 2.586306, 2.659037", \
            "2.380237, 2.385558, 2.403899, 2.437194, 2.489337, 2.553009, 2.625740", \
            "2.328090, 2.333411, 2.351752, 2.385047, 2.437190, 2.500862, 2.573593", \
            "2.264437, 2.269758, 2.288100, 2.321394, 2.373538, 2.437209, 2.509940", \
            "2.191691, 2.197012, 2.215353, 2.248647, 2.300791, 2.364463, 2.437194" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.609282, 2.614603, 2.632945, 2.666239, 2.718383, 2.782054, 2.854785", \
            "2.603961, 2.609282, 2.627624, 2.660918, 2.713062, 2.776733, 2.849464", \
            "2.585624, 2.590945, 2.609286, 2.642580, 2.694724, 2.758396, 2.831127", \
            "2.552327, 2.557648, 2.575989, 2.609284, 2.661428, 2.725099, 2.797830", \
            "2.500180, 2.505501, 2.523842, 2.557137, 2.609281, 2.672952, 2.745683", \
            "2.436527, 2.441848, 2.460190, 2.493484, 2.545628, 2.609299, 2.682030", \
            "2.363781, 2.369102, 2.387443, 2.420738, 2.472881, 2.536553, 2.609284" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.714833, 2.720154, 2.738496, 2.771790, 2.823934, 2.887605, 2.960336", \
            "2.709512, 2.714833, 2.733175, 2.766469, 2.818613, 2.882284, 2.955015", \
            "2.691175, 2.696496, 2.714837, 2.748132, 2.800276, 2.863947, 2.936678", \
            "2.657878, 2.663199, 2.681540, 2.714835, 2.766979, 2.830650, 2.903381", \
            "2.605731, 2.611052, 2.629394, 2.662688, 2.714832, 2.778503, 2.851234", \
            "2.542078, 2.547400, 2.565741, 2.599035, 2.651179, 2.714851, 2.787581", \
            "2.469332, 2.474653, 2.492994, 2.526289, 2.578433, 2.642104, 2.714835" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.112651, 2.117973, 2.136314, 2.169608, 2.221752, 2.285424, 2.358154", \
            "2.107330, 2.112652, 2.130993, 2.164287, 2.216431, 2.280103, 2.352834", \
            "2.088993, 2.094314, 2.112655, 2.145950, 2.198094, 2.261765, 2.334496", \
            "2.055696, 2.061017, 2.079359, 2.112653, 2.164797, 2.228468, 2.301199", \
            "2.003549, 2.008870, 2.027212, 2.060506, 2.112650, 2.176321, 2.249052", \
            "1.939897, 1.945218, 1.963559, 1.996853, 2.048997, 2.112669, 2.185400", \
            "1.867150, 1.872471, 1.890812, 1.924107, 1.976251, 2.039922, 2.112653" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.574420, 2.579741, 2.598082, 2.631376, 2.683520, 2.747192, 2.819923", \
            "2.569099, 2.574420, 2.592761, 2.626055, 2.678199, 2.741871, 2.814602", \
            "2.550761, 2.556082, 2.574424, 2.607718, 2.659862, 2.723533, 2.796264", \
            "2.517464, 2.522786, 2.541127, 2.574421, 2.626565, 2.690237, 2.762967", \
            "2.465317, 2.470639, 2.488980, 2.522274, 2.574418, 2.638090, 2.710820", \
            "2.401665, 2.406986, 2.425327, 2.458621, 2.510765, 2.574437, 2.647168", \
            "2.328918, 2.334239, 2.352581, 2.385875, 2.438019, 2.501690, 2.574421" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.746510, 2.751831, 2.770172, 2.803466, 2.855610, 2.919282, 2.992013", \
            "2.741189, 2.746510, 2.764851, 2.798145, 2.850289, 2.913961, 2.986692", \
            "2.722851, 2.728173, 2.746514, 2.779808, 2.831952, 2.895624, 2.968354", \
            "2.689555, 2.694876, 2.713217, 2.746511, 2.798655, 2.862327, 2.935058", \
            "2.637408, 2.642729, 2.661070, 2.694364, 2.746508, 2.810180, 2.882911", \
            "2.573755, 2.579076, 2.597417, 2.630711, 2.682855, 2.746527, 2.819258", \
            "2.501008, 2.506330, 2.524671, 2.557965, 2.610109, 2.673781, 2.746511" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.852061, 2.857382, 2.875723, 2.909017, 2.961161, 3.024833, 3.097564", \
            "2.846740, 2.852061, 2.870402, 2.903697, 2.955840, 3.019512, 3.092243", \
            "2.828402, 2.833724, 2.852065, 2.885359, 2.937503, 3.001175, 3.073906", \
            "2.795106, 2.800427, 2.818768, 2.852062, 2.904206, 2.967878, 3.040609", \
            "2.742959, 2.748280, 2.766621, 2.799915, 2.852059, 2.915731, 2.988462", \
            "2.679306, 2.684627, 2.702968, 2.736263, 2.788407, 2.852078, 2.924809", \
            "2.606560, 2.611881, 2.630222, 2.663516, 2.715660, 2.779332, 2.852063" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.412;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.522;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.599;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.705;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.874;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.927;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.984;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.046;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.048;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.061;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.152;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.156;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.167;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.200;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.233;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.262;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.337;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.338;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.339;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.389;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.444;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.510;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.561;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.661;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.667;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.682;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.787;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.799;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.833;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.939;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.971;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 4.076;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.195063, 9.195063, 9.195063, 9.195063, 9.195063, 9.195063, 9.195063");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.284974, 9.284974, 9.284974, 9.284974, 9.284974, 9.284974, 9.284974");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.374885, 9.374885, 9.374885, 9.374885, 9.374885, 9.374885, 9.374885");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.464796, 9.464796, 9.464796, 9.464796, 9.464796, 9.464796, 9.464796");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.554707, 9.554707, 9.554707, 9.554707, 9.554707, 9.554707, 9.554707");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.644617, 9.644617, 9.644617, 9.644617, 9.644617, 9.644617, 9.644617");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.734528, 9.734528, 9.734528, 9.734528, 9.734528, 9.734528, 9.734528");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.824439, 9.824439, 9.824439, 9.824439, 9.824439, 9.824439, 9.824439");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371, 10.104371");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273, 10.203273");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174, 10.302174");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076, 10.401076");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978, 10.499978");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880, 10.598880");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782, 10.697782");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684, 10.796684");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.014621, 0.014621, 0.014621, 0.014621, 0.014621, 0.014621, 0.014621");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.725520, 1.725520, 1.725520, 1.725520, 1.725520, 1.725520, 1.725520");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354, 0.021354");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292, 0.013292");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003160;
      max_transition : 0.760000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.428580, 0.427316, 0.433015, 0.457328, 0.515730, 0.587059, 0.688715", \
            "0.423417, 0.422153, 0.427852, 0.452165, 0.510568, 0.581897, 0.683553", \
            "0.411374, 0.410110, 0.415809, 0.440122, 0.498525, 0.569854, 0.671510", \
            "0.395523, 0.394259, 0.399958, 0.424271, 0.482674, 0.554003, 0.655659", \
            "0.380081, 0.378817, 0.384516, 0.408829, 0.467232, 0.538561, 0.640217", \
            "0.356191, 0.354928, 0.360627, 0.384940, 0.443342, 0.514671, 0.616327", \
            "0.343861, 0.342597, 0.348296, 0.372609, 0.431012, 0.502341, 0.603997" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.305266, 0.304214, 0.302678, 0.293244, 0.269363, 0.233325, 0.190906", \
            "0.310698, 0.309646, 0.308109, 0.298676, 0.274795, 0.238757, 0.196338", \
            "0.329098, 0.328046, 0.326510, 0.317076, 0.293195, 0.257157, 0.214738", \
            "0.362605, 0.361553, 0.360016, 0.350583, 0.326702, 0.290664, 0.248245", \
            "0.414947, 0.413896, 0.412359, 0.402925, 0.379044, 0.343006, 0.300587", \
            "0.481521, 0.480469, 0.478932, 0.469498, 0.445617, 0.409580, 0.367160", \
            "0.557562, 0.556510, 0.554973, 0.545539, 0.521659, 0.485621, 0.443202" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.301312, 0.299925, 0.297373, 0.287755, 0.260963, 0.220063, 0.167576", \
            "0.306744, 0.305357, 0.302804, 0.293187, 0.266395, 0.225495, 0.173008", \
            "0.325144, 0.323757, 0.321205, 0.311587, 0.284795, 0.243895, 0.191408", \
            "0.358651, 0.357264, 0.354711, 0.345094, 0.318302, 0.277402, 0.224915", \
            "0.410993, 0.409606, 0.407054, 0.397436, 0.370644, 0.329744, 0.277257", \
            "0.477566, 0.476180, 0.473627, 0.464010, 0.437218, 0.396318, 0.343830", \
            "0.553608, 0.552221, 0.549668, 0.540051, 0.513259, 0.472359, 0.419871" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737474, 0.738737, 0.733039, 0.708725, 0.650323, 0.578994, 0.477338", \
            "0.742636, 0.743900, 0.738201, 0.713888, 0.655485, 0.584156, 0.482500", \
            "0.754679, 0.755943, 0.750244, 0.725931, 0.667529, 0.596200, 0.494544", \
            "0.770530, 0.771794, 0.766095, 0.741782, 0.683379, 0.612051, 0.510394", \
            "0.785972, 0.787236, 0.781537, 0.757224, 0.698821, 0.627492, 0.525836", \
            "0.809862, 0.811126, 0.805427, 0.781114, 0.722711, 0.651382, 0.549726", \
            "0.822192, 0.823456, 0.817757, 0.793444, 0.735041, 0.663713, 0.562056" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002907;
      max_transition : 0.760000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.293521, 0.297995, 0.313811, 0.343271, 0.390993, 0.452405, 0.524103", \
           "0.288203, 0.292677, 0.308494, 0.337953, 0.385675, 0.447087, 0.518786", \
           "0.269802, 0.274276, 0.290093, 0.319552, 0.367274, 0.428686, 0.500385", \
           "0.236495, 0.240969, 0.256786, 0.286246, 0.333968, 0.395379, 0.467078", \
           "0.183990, 0.188464, 0.204281, 0.233740, 0.281462, 0.342874, 0.414573", \
           "0.118404, 0.122878, 0.138695, 0.168154, 0.215876, 0.277288, 0.348987", \
           "0.041508, 0.045982, 0.061799, 0.091258, 0.138980, 0.200392, 0.272091" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.294741, 0.298639, 0.313930, 0.343432, 0.391677, 0.454556, 0.525344", \
           "0.289424, 0.293321, 0.308613, 0.338114, 0.386360, 0.449238, 0.520026", \
           "0.271022, 0.274920, 0.290212, 0.319713, 0.367959, 0.430837, 0.501625", \
           "0.237716, 0.241613, 0.256905, 0.286407, 0.334652, 0.397530, 0.468318", \
           "0.185210, 0.189108, 0.204400, 0.233901, 0.282147, 0.345025, 0.415813", \
           "0.119625, 0.123522, 0.138814, 0.168315, 0.216561, 0.279439, 0.350227", \
           "0.042728, 0.046626, 0.061917, 0.091419, 0.139665, 0.202543, 0.273331" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.322698, 0.318422, 0.301706, 0.277656, 0.249091, 0.218727, 0.185147", \
           "0.328026, 0.323750, 0.307034, 0.282984, 0.254419, 0.224055, 0.190476", \
           "0.346419, 0.342143, 0.325427, 0.301377, 0.272812, 0.242448, 0.208868", \
           "0.379827, 0.375551, 0.358835, 0.334785, 0.306220, 0.275856, 0.242276", \
           "0.432351, 0.428075, 0.411359, 0.387309, 0.358744, 0.328380, 0.294801", \
           "0.497796, 0.493521, 0.476805, 0.452755, 0.424190, 0.393826, 0.360246", \
           "0.574761, 0.570485, 0.553769, 0.529719, 0.501154, 0.470790, 0.437210" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319743, 0.315855, 0.300113, 0.276225, 0.250731, 0.225082, 0.201451", \
           "0.325071, 0.321184, 0.305442, 0.281554, 0.256060, 0.230410, 0.206779", \
           "0.343464, 0.339577, 0.323835, 0.299946, 0.274453, 0.248803, 0.225172", \
           "0.376872, 0.372985, 0.357243, 0.333354, 0.307861, 0.282211, 0.258580", \
           "0.429396, 0.425509, 0.409767, 0.385878, 0.360385, 0.334735, 0.311104", \
           "0.494842, 0.490954, 0.475212, 0.451324, 0.425830, 0.400180, 0.376550", \
           "0.571806, 0.567918, 0.552176, 0.528288, 0.502794, 0.477145, 0.453514" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003243;
      max_transition : 0.760000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.387615, 0.391868, 0.408047, 0.438449, 0.487647, 0.553470, 0.634959", \
           "0.382294, 0.386547, 0.402726, 0.433127, 0.482326, 0.548149, 0.629638", \
           "0.363953, 0.368206, 0.384385, 0.414786, 0.463984, 0.529808, 0.611297", \
           "0.330658, 0.334911, 0.351091, 0.381492, 0.430690, 0.496513, 0.578002", \
           "0.278516, 0.282769, 0.298948, 0.329349, 0.378547, 0.444371, 0.525860", \
           "0.214863, 0.219116, 0.235295, 0.265696, 0.314895, 0.380718, 0.462207", \
           "0.142112, 0.146365, 0.162544, 0.192945, 0.242144, 0.307967, 0.389456" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.389668, 0.393205, 0.408277, 0.437142, 0.484893, 0.548213, 0.624119", \
           "0.384347, 0.387884, 0.402956, 0.431820, 0.479572, 0.542892, 0.618798", \
           "0.366006, 0.369543, 0.384614, 0.413479, 0.461230, 0.524551, 0.600457", \
           "0.332712, 0.336248, 0.351320, 0.380185, 0.427936, 0.491256, 0.567163", \
           "0.280569, 0.284106, 0.299177, 0.328042, 0.375793, 0.439114, 0.515020", \
           "0.216916, 0.220453, 0.235525, 0.264389, 0.312141, 0.375461, 0.451367", \
           "0.144165, 0.147702, 0.162774, 0.191639, 0.239390, 0.302710, 0.378616" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334523, 0.330188, 0.312439, 0.285612, 0.253038, 0.217363, 0.177428", \
           "0.339825, 0.335490, 0.317742, 0.290914, 0.258340, 0.222665, 0.182730", \
           "0.358252, 0.353916, 0.336168, 0.309341, 0.276767, 0.241092, 0.201156", \
           "0.391895, 0.387559, 0.369811, 0.342984, 0.310410, 0.274735, 0.234800", \
           "0.444443, 0.440108, 0.422360, 0.395532, 0.362958, 0.327283, 0.287348", \
           "0.509599, 0.505264, 0.487515, 0.460688, 0.428114, 0.392439, 0.352504", \
           "0.586619, 0.582284, 0.564536, 0.537708, 0.505135, 0.469460, 0.429524" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.326511, 0.322547, 0.306644, 0.281256, 0.254210, 0.227023, 0.201962", \
           "0.331813, 0.327849, 0.311946, 0.286558, 0.259513, 0.232325, 0.207265", \
           "0.350239, 0.346275, 0.330373, 0.304984, 0.277939, 0.250751, 0.225691", \
           "0.383882, 0.379918, 0.364016, 0.338627, 0.311582, 0.284395, 0.259334", \
           "0.436431, 0.432467, 0.416564, 0.391176, 0.364131, 0.336943, 0.311883", \
           "0.501586, 0.497623, 0.481720, 0.456331, 0.429286, 0.402099, 0.377038", \
           "0.578607, 0.574643, 0.558741, 0.533352, 0.506307, 0.479119, 0.454059" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.387615, 0.391868, 0.408047, 0.438449, 0.487647, 0.553470, 0.634959", \
           "0.382294, 0.386547, 0.402726, 0.433127, 0.482326, 0.548149, 0.629638", \
           "0.363953, 0.368206, 0.384385, 0.414786, 0.463984, 0.529808, 0.611297", \
           "0.330658, 0.334911, 0.351091, 0.381492, 0.430690, 0.496513, 0.578002", \
           "0.278516, 0.282769, 0.298948, 0.329349, 0.378547, 0.444371, 0.525860", \
           "0.214863, 0.219116, 0.235295, 0.265696, 0.314895, 0.380718, 0.462207", \
           "0.142112, 0.146365, 0.162544, 0.192945, 0.242144, 0.307967, 0.389456" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.389668, 0.393205, 0.408277, 0.437142, 0.484893, 0.548213, 0.624119", \
           "0.384347, 0.387884, 0.402956, 0.431820, 0.479572, 0.542892, 0.618798", \
           "0.366006, 0.369543, 0.384614, 0.413479, 0.461230, 0.524551, 0.600457", \
           "0.332712, 0.336248, 0.351320, 0.380185, 0.427936, 0.491256, 0.567163", \
           "0.280569, 0.284106, 0.299177, 0.328042, 0.375793, 0.439114, 0.515020", \
           "0.216916, 0.220453, 0.235525, 0.264389, 0.312141, 0.375461, 0.451367", \
           "0.144165, 0.147702, 0.162774, 0.191639, 0.239390, 0.302710, 0.378616" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.334523, 0.330188, 0.312439, 0.285612, 0.253038, 0.217363, 0.177428", \
           "0.339825, 0.335490, 0.317742, 0.290914, 0.258340, 0.222665, 0.182730", \
           "0.358252, 0.353916, 0.336168, 0.309341, 0.276767, 0.241092, 0.201156", \
           "0.391895, 0.387559, 0.369811, 0.342984, 0.310410, 0.274735, 0.234800", \
           "0.444443, 0.440108, 0.422360, 0.395532, 0.362958, 0.327283, 0.287348", \
           "0.509599, 0.505264, 0.487515, 0.460688, 0.428114, 0.392439, 0.352504", \
           "0.586619, 0.582284, 0.564536, 0.537708, 0.505135, 0.469460, 0.429524" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.326511, 0.322547, 0.306644, 0.281256, 0.254210, 0.227023, 0.201962", \
           "0.331813, 0.327849, 0.311946, 0.286558, 0.259513, 0.232325, 0.207265", \
           "0.350239, 0.346275, 0.330373, 0.304984, 0.277939, 0.250751, 0.225691", \
           "0.383882, 0.379918, 0.364016, 0.338627, 0.311582, 0.284395, 0.259334", \
           "0.436431, 0.432467, 0.416564, 0.391176, 0.364131, 0.336943, 0.311883", \
           "0.501586, 0.497623, 0.481720, 0.456331, 0.429286, 0.402099, 0.377038", \
           "0.578607, 0.574643, 0.558741, 0.533352, 0.506307, 0.479119, 0.454059" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004046;
      max_transition : 0.760000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.111253, 0.116205, 0.132157, 0.160987, 0.207463, 0.271182, 0.351122", \
           "0.106677, 0.111628, 0.127581, 0.156411, 0.202887, 0.266605, 0.346546", \
           "0.090903, 0.095855, 0.111807, 0.140638, 0.187113, 0.250832, 0.330773", \
           "0.062270, 0.067222, 0.083174, 0.112005, 0.158480, 0.222199, 0.302140", \
           "0.017427, 0.022379, 0.038331, 0.067162, 0.113637, 0.177356, 0.257297", \
           "0.000000, 0.000000, 0.000000, 0.012421, 0.058896, 0.122615, 0.202556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.060049, 0.139990" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.129364, 0.135122, 0.153671, 0.187195, 0.241236, 0.315327, 0.408282", \
           "0.124043, 0.129800, 0.148350, 0.181873, 0.235915, 0.310006, 0.402961", \
           "0.105701, 0.111459, 0.130008, 0.163532, 0.217573, 0.291665, 0.384619", \
           "0.072407, 0.078165, 0.096714, 0.130238, 0.184279, 0.258371, 0.351325", \
           "0.020264, 0.026022, 0.044571, 0.078095, 0.132136, 0.206228, 0.299182", \
           "0.000000, 0.000000, 0.000000, 0.014442, 0.068484, 0.142575, 0.235530", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.069824, 0.162779" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.377165, 0.371150, 0.351887, 0.316918, 0.268861, 0.212112, 0.147290", \
           "0.382500, 0.376485, 0.357222, 0.322253, 0.274196, 0.217447, 0.152624", \
           "0.400853, 0.394839, 0.375576, 0.340607, 0.292550, 0.235801, 0.170978", \
           "0.434302, 0.428287, 0.409024, 0.374055, 0.325998, 0.269249, 0.204427", \
           "0.486891, 0.480877, 0.461614, 0.426644, 0.378588, 0.321838, 0.257016", \
           "0.552721, 0.546707, 0.527444, 0.492474, 0.444418, 0.387668, 0.322846", \
           "0.629420, 0.623406, 0.604143, 0.569173, 0.521117, 0.464367, 0.399545" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.359547, 0.353798, 0.335237, 0.301156, 0.250996, 0.192533, 0.127779", \
           "0.364882, 0.359133, 0.340572, 0.306490, 0.256331, 0.197868, 0.133114", \
           "0.383236, 0.377486, 0.358925, 0.324844, 0.274684, 0.216221, 0.151468", \
           "0.416684, 0.410935, 0.392374, 0.358293, 0.308133, 0.249670, 0.184916", \
           "0.469273, 0.463524, 0.444963, 0.410882, 0.360722, 0.302259, 0.237505", \
           "0.535103, 0.529354, 0.510793, 0.476712, 0.426552, 0.368089, 0.303335", \
           "0.611802, 0.606053, 0.587492, 0.553411, 0.503251, 0.444788, 0.380035" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030276, 0.030276, 0.030276, 0.030276, 0.030276, 0.030276, 0.030276");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003759;
      max_transition : 0.760000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003759;
      max_transition : 0.760000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003759;
      max_transition : 0.760000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003759;
      max_transition : 0.760000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
           "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
           "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005312;
      max_transition : 0.760000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.319563, 1.323366, 1.338758, 1.367803, 1.416517, 1.485198, 1.574708", \
            "1.308947, 1.312750, 1.328143, 1.357188, 1.405902, 1.474582, 1.564092", \
            "1.272356, 1.276159, 1.291552, 1.320597, 1.369311, 1.437991, 1.527501", \
            "1.205934, 1.209737, 1.225130, 1.254175, 1.302889, 1.371569, 1.461079", \
            "1.101909, 1.105712, 1.121105, 1.150150, 1.198864, 1.267544, 1.357054", \
            "0.976586, 0.978725, 0.994118, 1.023163, 1.072452, 1.150914, 1.262736", \
            "0.893993, 0.893498, 0.897716, 0.921895, 0.986138, 1.064600, 1.176421" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.389013, 1.393017, 1.409219, 1.439793, 1.491071, 1.563366, 1.657587", \
            "1.377839, 1.381842, 1.398045, 1.428619, 1.479896, 1.552191, 1.646413", \
            "1.339322, 1.343326, 1.359528, 1.390102, 1.441380, 1.513675, 1.607896", \
            "1.269404, 1.273408, 1.289610, 1.320184, 1.371462, 1.443757, 1.537978", \
            "1.159904, 1.163908, 1.180110, 1.210684, 1.261962, 1.334257, 1.428478", \
            "1.027359, 1.030237, 1.046440, 1.077013, 1.128291, 1.200586, 1.294807", \
            "0.941045, 0.940524, 0.944964, 0.967734, 1.011579, 1.073200, 1.173840" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.236043, 0.229374, 0.206008, 0.161975, 0.097610, 0.022965, 0.000000", \
            "0.242447, 0.235778, 0.212411, 0.168379, 0.104014, 0.029368, 0.000000", \
            "0.264506, 0.257836, 0.234470, 0.190437, 0.126072, 0.051427, 0.000000", \
            "0.304405, 0.297736, 0.274370, 0.230337, 0.165972, 0.091327, 0.006931", \
            "0.367496, 0.360827, 0.337460, 0.293427, 0.229063, 0.154417, 0.070021", \
            "0.446155, 0.439486, 0.416120, 0.372087, 0.307722, 0.233077, 0.148681", \
            "0.538485, 0.531815, 0.508449, 0.464416, 0.400052, 0.325406, 0.241010" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.218266, 0.212119, 0.189993, 0.147593, 0.081604, 0.005980, 0.000000", \
            "0.224670, 0.218523, 0.196397, 0.153997, 0.088008, 0.012384, 0.000000", \
            "0.246729, 0.240581, 0.218455, 0.176055, 0.110066, 0.034442, 0.000000", \
            "0.286628, 0.280481, 0.258355, 0.215955, 0.149966, 0.074342, 0.000000", \
            "0.349719, 0.343571, 0.321446, 0.279045, 0.213057, 0.137432, 0.053785", \
            "0.428378, 0.422231, 0.400105, 0.357705, 0.291716, 0.216092, 0.132444", \
            "0.520708, 0.514560, 0.492435, 0.450034, 0.384045, 0.308421, 0.224773" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.823678, 1.823678, 1.823678, 1.823678, 1.823678, 1.823678, 1.823678");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.226622, 3.226622, 3.226622, 3.226622, 3.226622, 3.226622, 3.226622");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001866;
      max_transition : 0.760000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.317932, 0.316537, 0.315537, 0.298931, 0.262761, 0.212733, 0.155922", \
            "0.323364, 0.321969, 0.320969, 0.304363, 0.268193, 0.218164, 0.161354", \
            "0.341764, 0.340369, 0.339369, 0.322763, 0.286593, 0.236565, 0.179754", \
            "0.375271, 0.373876, 0.372876, 0.356270, 0.320100, 0.270072, 0.213261", \
            "0.427614, 0.426218, 0.425219, 0.408613, 0.372442, 0.322414, 0.265603", \
            "0.494187, 0.492791, 0.491792, 0.475186, 0.439016, 0.388987, 0.332176", \
            "0.570228, 0.568832, 0.567833, 0.551227, 0.515057, 0.465028, 0.408217" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.313824, 0.312654, 0.310977, 0.297103, 0.260550, 0.209684, 0.145020", \
            "0.319256, 0.318086, 0.316409, 0.302535, 0.265982, 0.215116, 0.150452", \
            "0.337656, 0.336486, 0.334809, 0.320935, 0.284382, 0.233516, 0.168852", \
            "0.371163, 0.369993, 0.368316, 0.354442, 0.317889, 0.267023, 0.202359", \
            "0.423505, 0.422335, 0.420659, 0.406784, 0.370231, 0.319365, 0.254701", \
            "0.490079, 0.488908, 0.487232, 0.473357, 0.436804, 0.385938, 0.321275", \
            "0.566120, 0.564949, 0.563273, 0.549399, 0.512845, 0.461979, 0.397316" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737474, 0.738737, 0.733039, 0.708725, 0.650323, 0.578994, 0.477338", \
            "0.742636, 0.743900, 0.738201, 0.713888, 0.655485, 0.584156, 0.482500", \
            "0.754679, 0.755943, 0.750244, 0.725931, 0.667529, 0.596200, 0.494544", \
            "0.770530, 0.771794, 0.766095, 0.741782, 0.683379, 0.612051, 0.510394", \
            "0.785972, 0.787236, 0.781537, 0.757224, 0.698821, 0.627492, 0.525836", \
            "0.809862, 0.811126, 0.805427, 0.781114, 0.722711, 0.651382, 0.549726", \
            "0.822192, 0.823456, 0.817757, 0.793444, 0.735041, 0.663713, 0.562056" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001875;
      max_transition : 0.760000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.293521, 0.297995, 0.313811, 0.343271, 0.390993, 0.452405, 0.524103", \
           "0.288203, 0.292677, 0.308494, 0.337953, 0.385675, 0.447087, 0.518786", \
           "0.269802, 0.274276, 0.290093, 0.319552, 0.367274, 0.428686, 0.500385", \
           "0.236495, 0.240969, 0.256786, 0.286246, 0.333968, 0.395379, 0.467078", \
           "0.183990, 0.188464, 0.204281, 0.233740, 0.281462, 0.342874, 0.414573", \
           "0.118404, 0.122878, 0.138695, 0.168154, 0.215876, 0.277288, 0.348987", \
           "0.041508, 0.045982, 0.061799, 0.091258, 0.138980, 0.200392, 0.272091" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.294741, 0.298639, 0.313930, 0.343432, 0.391677, 0.454556, 0.525344", \
           "0.289424, 0.293321, 0.308613, 0.338114, 0.386360, 0.449238, 0.520026", \
           "0.271022, 0.274920, 0.290212, 0.319713, 0.367959, 0.430837, 0.501625", \
           "0.237716, 0.241613, 0.256905, 0.286407, 0.334652, 0.397530, 0.468318", \
           "0.185210, 0.189108, 0.204400, 0.233901, 0.282147, 0.345025, 0.415813", \
           "0.119625, 0.123522, 0.138814, 0.168315, 0.216561, 0.279439, 0.350227", \
           "0.042728, 0.046626, 0.061917, 0.091419, 0.139665, 0.202543, 0.273331" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299986, 0.295222, 0.278883, 0.247612, 0.206978, 0.162573, 0.114593", \
           "0.305315, 0.300551, 0.284211, 0.252941, 0.212307, 0.167901, 0.119921", \
           "0.323708, 0.318944, 0.302604, 0.271333, 0.230700, 0.186294, 0.138314", \
           "0.357116, 0.352352, 0.336012, 0.304741, 0.264108, 0.219702, 0.171722", \
           "0.409640, 0.404876, 0.388536, 0.357265, 0.316632, 0.272226, 0.224246", \
           "0.475085, 0.470321, 0.453981, 0.422711, 0.382077, 0.337672, 0.289692", \
           "0.552050, 0.547285, 0.530946, 0.499675, 0.459041, 0.414636, 0.366656" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298615, 0.294812, 0.279852, 0.251749, 0.216527, 0.181008, 0.145377", \
           "0.303944, 0.300141, 0.285181, 0.257077, 0.221855, 0.186336, 0.150706", \
           "0.322336, 0.318534, 0.303574, 0.275470, 0.240248, 0.204729, 0.169098", \
           "0.355744, 0.351942, 0.336982, 0.308878, 0.273656, 0.238137, 0.202506", \
           "0.408268, 0.404466, 0.389506, 0.361402, 0.326180, 0.290661, 0.255030", \
           "0.473714, 0.469911, 0.454951, 0.426848, 0.391626, 0.356107, 0.320476", \
           "0.550678, 0.546875, 0.531915, 0.503812, 0.468590, 0.433071, 0.397440" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001952;
      max_transition : 0.760000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.490269, 0.495094, 0.511410, 0.541797, 0.591783, 0.661674, 0.752835", \
           "0.484948, 0.489773, 0.506089, 0.536476, 0.586462, 0.656353, 0.747513", \
           "0.466606, 0.471432, 0.487748, 0.518135, 0.568120, 0.638012, 0.729172", \
           "0.433312, 0.438138, 0.454454, 0.484841, 0.534826, 0.604718, 0.695878", \
           "0.381169, 0.385995, 0.402311, 0.432698, 0.482683, 0.552575, 0.643735", \
           "0.317517, 0.322342, 0.338658, 0.369045, 0.419031, 0.488922, 0.580082", \
           "0.244766, 0.249591, 0.265907, 0.296294, 0.346280, 0.416171, 0.507331" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.516025, 0.519664, 0.534394, 0.562188, 0.608804, 0.674527, 0.760182", \
           "0.510703, 0.514343, 0.529072, 0.556867, 0.603483, 0.669206, 0.754861", \
           "0.492362, 0.496001, 0.510731, 0.538526, 0.585142, 0.650865, 0.736520", \
           "0.459068, 0.462707, 0.477437, 0.505231, 0.551848, 0.617570, 0.703226", \
           "0.406925, 0.410564, 0.425294, 0.453089, 0.499705, 0.565427, 0.651083", \
           "0.343272, 0.346912, 0.361641, 0.389436, 0.436052, 0.501775, 0.587430", \
           "0.270521, 0.274161, 0.288891, 0.316685, 0.363301, 0.429024, 0.514679" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305948, 0.301092, 0.284612, 0.252332, 0.207212, 0.156964, 0.102390", \
           "0.311250, 0.306394, 0.289914, 0.257634, 0.212514, 0.162267, 0.107692", \
           "0.329676, 0.324820, 0.308340, 0.276060, 0.230940, 0.180693, 0.126118", \
           "0.363319, 0.358464, 0.341984, 0.309704, 0.264584, 0.214336, 0.159762", \
           "0.415868, 0.411012, 0.394532, 0.362252, 0.317132, 0.266884, 0.212310", \
           "0.481024, 0.476168, 0.459688, 0.427408, 0.382288, 0.332040, 0.277466", \
           "0.558044, 0.553188, 0.536708, 0.504428, 0.459308, 0.409061, 0.354486" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.300898, 0.297085, 0.282237, 0.253622, 0.215715, 0.177211, 0.139599", \
           "0.306200, 0.302387, 0.287540, 0.258924, 0.221017, 0.182513, 0.144901", \
           "0.324626, 0.320813, 0.305966, 0.277350, 0.239443, 0.200939, 0.163327", \
           "0.358270, 0.354457, 0.339609, 0.310994, 0.273087, 0.234583, 0.196971", \
           "0.410818, 0.407005, 0.392158, 0.363542, 0.325635, 0.287131, 0.249519", \
           "0.475974, 0.472161, 0.457313, 0.428698, 0.390791, 0.352287, 0.314675", \
           "0.552994, 0.549181, 0.534334, 0.505718, 0.467811, 0.429307, 0.391695" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.490269, 0.495094, 0.511410, 0.541797, 0.591783, 0.661674, 0.752835", \
           "0.484948, 0.489773, 0.506089, 0.536476, 0.586462, 0.656353, 0.747513", \
           "0.466606, 0.471432, 0.487748, 0.518135, 0.568120, 0.638012, 0.729172", \
           "0.433312, 0.438138, 0.454454, 0.484841, 0.534826, 0.604718, 0.695878", \
           "0.381169, 0.385995, 0.402311, 0.432698, 0.482683, 0.552575, 0.643735", \
           "0.317517, 0.322342, 0.338658, 0.369045, 0.419031, 0.488922, 0.580082", \
           "0.244766, 0.249591, 0.265907, 0.296294, 0.346280, 0.416171, 0.507331" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.516025, 0.519664, 0.534394, 0.562188, 0.608804, 0.674527, 0.760182", \
           "0.510703, 0.514343, 0.529072, 0.556867, 0.603483, 0.669206, 0.754861", \
           "0.492362, 0.496001, 0.510731, 0.538526, 0.585142, 0.650865, 0.736520", \
           "0.459068, 0.462707, 0.477437, 0.505231, 0.551848, 0.617570, 0.703226", \
           "0.406925, 0.410564, 0.425294, 0.453089, 0.499705, 0.565427, 0.651083", \
           "0.343272, 0.346912, 0.361641, 0.389436, 0.436052, 0.501775, 0.587430", \
           "0.270521, 0.274161, 0.288891, 0.316685, 0.363301, 0.429024, 0.514679" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305948, 0.301092, 0.284612, 0.252332, 0.207212, 0.156964, 0.102390", \
           "0.311250, 0.306394, 0.289914, 0.257634, 0.212514, 0.162267, 0.107692", \
           "0.329676, 0.324820, 0.308340, 0.276060, 0.230940, 0.180693, 0.126118", \
           "0.363319, 0.358464, 0.341984, 0.309704, 0.264584, 0.214336, 0.159762", \
           "0.415868, 0.411012, 0.394532, 0.362252, 0.317132, 0.266884, 0.212310", \
           "0.481024, 0.476168, 0.459688, 0.427408, 0.382288, 0.332040, 0.277466", \
           "0.558044, 0.553188, 0.536708, 0.504428, 0.459308, 0.409061, 0.354486" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.300898, 0.297085, 0.282237, 0.253622, 0.215715, 0.177211, 0.139599", \
           "0.306200, 0.302387, 0.287540, 0.258924, 0.221017, 0.182513, 0.144901", \
           "0.324626, 0.320813, 0.305966, 0.277350, 0.239443, 0.200939, 0.163327", \
           "0.358270, 0.354457, 0.339609, 0.310994, 0.273087, 0.234583, 0.196971", \
           "0.410818, 0.407005, 0.392158, 0.363542, 0.325635, 0.287131, 0.249519", \
           "0.475974, 0.472161, 0.457313, 0.428698, 0.390791, 0.352287, 0.314675", \
           "0.552994, 0.549181, 0.534334, 0.505718, 0.467811, 0.429307, 0.391695" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004345;
      max_transition : 0.760000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.104014, 0.108781, 0.124669, 0.153321, 0.199449, 0.262451, 0.341572", \
           "0.099438, 0.104205, 0.120093, 0.148745, 0.194873, 0.257874, 0.336995", \
           "0.083664, 0.088431, 0.104320, 0.132972, 0.179099, 0.242101, 0.321222", \
           "0.055031, 0.059798, 0.075687, 0.104339, 0.150466, 0.213468, 0.292589", \
           "0.010188, 0.014955, 0.030844, 0.059496, 0.105623, 0.168625, 0.247746", \
           "0.000000, 0.000000, 0.000000, 0.004754, 0.050882, 0.113884, 0.193005", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.051318, 0.130439" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.120946, 0.126489, 0.144964, 0.178281, 0.231917, 0.305175, 0.397176", \
           "0.115625, 0.121168, 0.139643, 0.172959, 0.226596, 0.299854, 0.391855", \
           "0.097284, 0.102827, 0.121302, 0.154618, 0.208255, 0.281513, 0.373514", \
           "0.063990, 0.069533, 0.088008, 0.121324, 0.174961, 0.248219, 0.340220", \
           "0.011847, 0.017390, 0.035865, 0.069181, 0.122818, 0.196076, 0.288077", \
           "0.000000, 0.000000, 0.000000, 0.005528, 0.059165, 0.132423, 0.224424", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.059672, 0.151673" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.376394, 0.370280, 0.351319, 0.316426, 0.268279, 0.211633, 0.147197", \
           "0.381729, 0.375615, 0.356654, 0.321761, 0.273614, 0.216968, 0.152532", \
           "0.400083, 0.393969, 0.375008, 0.340114, 0.291967, 0.235322, 0.170886", \
           "0.433531, 0.427417, 0.408456, 0.373563, 0.325416, 0.268770, 0.204334", \
           "0.486120, 0.480006, 0.461045, 0.426152, 0.378005, 0.321359, 0.256924", \
           "0.551951, 0.545837, 0.526875, 0.491982, 0.443835, 0.387190, 0.322754", \
           "0.628650, 0.622536, 0.603574, 0.568681, 0.520534, 0.463889, 0.399453" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.360691, 0.355129, 0.336668, 0.303061, 0.253350, 0.196435, 0.132988", \
           "0.366026, 0.360464, 0.342002, 0.308396, 0.258685, 0.201770, 0.138323", \
           "0.384380, 0.378818, 0.360356, 0.326750, 0.277039, 0.220123, 0.156677", \
           "0.417828, 0.412266, 0.393804, 0.360198, 0.310487, 0.253572, 0.190125", \
           "0.470417, 0.464855, 0.446394, 0.412787, 0.363076, 0.306161, 0.242714", \
           "0.536247, 0.530686, 0.512224, 0.478617, 0.428907, 0.371991, 0.308544", \
           "0.612946, 0.607385, 0.588923, 0.555317, 0.505606, 0.448690, 0.385243" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030599, 0.030599, 0.030599, 0.030599, 0.030599, 0.030599, 0.030599");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005312;
      max_transition : 0.760000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.319563, 1.323366, 1.338758, 1.367803, 1.416517, 1.485198, 1.574708", \
            "1.308947, 1.312750, 1.328143, 1.357188, 1.405902, 1.474582, 1.564092", \
            "1.272356, 1.276159, 1.291552, 1.320597, 1.369311, 1.437991, 1.527501", \
            "1.205934, 1.209737, 1.225130, 1.254175, 1.302889, 1.371569, 1.461079", \
            "1.101909, 1.105712, 1.121105, 1.150150, 1.198864, 1.267544, 1.357054", \
            "0.976586, 0.978725, 0.994118, 1.023163, 1.072452, 1.150914, 1.262736", \
            "0.893993, 0.893498, 0.897716, 0.921895, 0.986138, 1.064600, 1.176421" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.389013, 1.393017, 1.409219, 1.439793, 1.491071, 1.563366, 1.657587", \
            "1.377839, 1.381842, 1.398045, 1.428619, 1.479896, 1.552191, 1.646413", \
            "1.339322, 1.343326, 1.359528, 1.390102, 1.441380, 1.513675, 1.607896", \
            "1.269404, 1.273408, 1.289610, 1.320184, 1.371462, 1.443757, 1.537978", \
            "1.159904, 1.163908, 1.180110, 1.210684, 1.261962, 1.334257, 1.428478", \
            "1.027359, 1.030237, 1.046440, 1.077013, 1.128291, 1.200586, 1.294807", \
            "0.941045, 0.940524, 0.944964, 0.967734, 1.011579, 1.073200, 1.173840" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.236043, 0.229374, 0.206008, 0.161975, 0.097610, 0.022965, 0.000000", \
            "0.242447, 0.235778, 0.212411, 0.168379, 0.104014, 0.029368, 0.000000", \
            "0.264506, 0.257836, 0.234470, 0.190437, 0.126072, 0.051427, 0.000000", \
            "0.304405, 0.297736, 0.274370, 0.230337, 0.165972, 0.091327, 0.006931", \
            "0.367496, 0.360827, 0.337460, 0.293427, 0.229063, 0.154417, 0.070021", \
            "0.446155, 0.439486, 0.416120, 0.372087, 0.307722, 0.233077, 0.148681", \
            "0.538485, 0.531815, 0.508449, 0.464416, 0.400052, 0.325406, 0.241010" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.218266, 0.212119, 0.189993, 0.147593, 0.081604, 0.005980, 0.000000", \
            "0.224670, 0.218523, 0.196397, 0.153997, 0.088008, 0.012384, 0.000000", \
            "0.246729, 0.240581, 0.218455, 0.176055, 0.110066, 0.034442, 0.000000", \
            "0.286628, 0.280481, 0.258355, 0.215955, 0.149966, 0.074342, 0.000000", \
            "0.349719, 0.343571, 0.321446, 0.279045, 0.213057, 0.137432, 0.053785", \
            "0.428378, 0.422231, 0.400105, 0.357705, 0.291716, 0.216092, 0.132444", \
            "0.520708, 0.514560, 0.492435, 0.450034, 0.384045, 0.308421, 0.224773" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.823678, 1.823678, 1.823678, 1.823678, 1.823678, 1.823678, 1.823678");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.226622, 3.226622, 3.226622, 3.226622, 3.226622, 3.226622, 3.226622");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001866;
      max_transition : 0.760000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.416684, 0.416210, 0.420246, 0.440947, 0.480806, 0.529463, 0.619844", \
            "0.411521, 0.411048, 0.415084, 0.435784, 0.475643, 0.524300, 0.615198", \
            "0.399478, 0.399004, 0.403041, 0.423741, 0.463600, 0.512868, 0.604359", \
            "0.383627, 0.383154, 0.387190, 0.407890, 0.447749, 0.498602, 0.590093", \
            "0.368185, 0.367712, 0.371748, 0.392449, 0.432307, 0.484705, 0.576195", \
            "0.344296, 0.343822, 0.347858, 0.368559, 0.408418, 0.463204, 0.554695", \
            "0.331965, 0.331492, 0.335528, 0.356228, 0.396087, 0.452107, 0.543597" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.317932, 0.316537, 0.315537, 0.298931, 0.262761, 0.212733, 0.155922", \
            "0.323364, 0.321969, 0.320969, 0.304363, 0.268193, 0.218164, 0.161354", \
            "0.341764, 0.340369, 0.339369, 0.322763, 0.286593, 0.236565, 0.179754", \
            "0.375271, 0.373876, 0.372876, 0.356270, 0.320100, 0.270072, 0.213261", \
            "0.427614, 0.426218, 0.425219, 0.408613, 0.372442, 0.322414, 0.265603", \
            "0.494187, 0.492791, 0.491792, 0.475186, 0.439016, 0.388987, 0.332176", \
            "0.570228, 0.568832, 0.567833, 0.551227, 0.515057, 0.465028, 0.408217" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.313824, 0.312654, 0.310977, 0.297103, 0.260550, 0.209684, 0.145020", \
            "0.319256, 0.318086, 0.316409, 0.302535, 0.265982, 0.215116, 0.150452", \
            "0.337656, 0.336486, 0.334809, 0.320935, 0.284382, 0.233516, 0.168852", \
            "0.371163, 0.369993, 0.368316, 0.354442, 0.317889, 0.267023, 0.202359", \
            "0.423505, 0.422335, 0.420659, 0.406784, 0.370231, 0.319365, 0.254701", \
            "0.490079, 0.488908, 0.487232, 0.473357, 0.436804, 0.385938, 0.321275", \
            "0.566120, 0.564949, 0.563273, 0.549399, 0.512845, 0.461979, 0.397316" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737474, 0.738737, 0.733039, 0.708725, 0.650323, 0.578994, 0.477338", \
            "0.742636, 0.743900, 0.738201, 0.713888, 0.655485, 0.584156, 0.482500", \
            "0.754679, 0.755943, 0.750244, 0.725931, 0.667529, 0.596200, 0.494544", \
            "0.770530, 0.771794, 0.766095, 0.741782, 0.683379, 0.612051, 0.510394", \
            "0.785972, 0.787236, 0.781537, 0.757224, 0.698821, 0.627492, 0.525836", \
            "0.809862, 0.811126, 0.805427, 0.781114, 0.722711, 0.651382, 0.549726", \
            "0.822192, 0.823456, 0.817757, 0.793444, 0.735041, 0.663713, 0.562056" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889, 0.109889");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085, 0.216085");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001875;
      max_transition : 0.760000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.293521, 0.297995, 0.313811, 0.343271, 0.390993, 0.452405, 0.524103", \
           "0.288203, 0.292677, 0.308494, 0.337953, 0.385675, 0.447087, 0.518786", \
           "0.269802, 0.274276, 0.290093, 0.319552, 0.367274, 0.428686, 0.500385", \
           "0.236495, 0.240969, 0.256786, 0.286246, 0.333968, 0.395379, 0.467078", \
           "0.183990, 0.188464, 0.204281, 0.233740, 0.281462, 0.342874, 0.414573", \
           "0.118404, 0.122878, 0.138695, 0.168154, 0.215876, 0.277288, 0.348987", \
           "0.041508, 0.045982, 0.061799, 0.091258, 0.138980, 0.200392, 0.272091" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.294741, 0.298639, 0.313930, 0.343432, 0.391677, 0.454556, 0.525344", \
           "0.289424, 0.293321, 0.308613, 0.338114, 0.386360, 0.449238, 0.520026", \
           "0.271022, 0.274920, 0.290212, 0.319713, 0.367959, 0.430837, 0.501625", \
           "0.237716, 0.241613, 0.256905, 0.286407, 0.334652, 0.397530, 0.468318", \
           "0.185210, 0.189108, 0.204400, 0.233901, 0.282147, 0.345025, 0.415813", \
           "0.119625, 0.123522, 0.138814, 0.168315, 0.216561, 0.279439, 0.350227", \
           "0.042728, 0.046626, 0.061917, 0.091419, 0.139665, 0.202543, 0.273331" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.299986, 0.295222, 0.278883, 0.247612, 0.206978, 0.162573, 0.114593", \
           "0.305315, 0.300551, 0.284211, 0.252941, 0.212307, 0.167901, 0.119921", \
           "0.323708, 0.318944, 0.302604, 0.271333, 0.230700, 0.186294, 0.138314", \
           "0.357116, 0.352352, 0.336012, 0.304741, 0.264108, 0.219702, 0.171722", \
           "0.409640, 0.404876, 0.388536, 0.357265, 0.316632, 0.272226, 0.224246", \
           "0.475085, 0.470321, 0.453981, 0.422711, 0.382077, 0.337672, 0.289692", \
           "0.552050, 0.547285, 0.530946, 0.499675, 0.459041, 0.414636, 0.366656" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.298615, 0.294812, 0.279852, 0.251749, 0.216527, 0.181008, 0.145377", \
           "0.303944, 0.300141, 0.285181, 0.257077, 0.221855, 0.186336, 0.150706", \
           "0.322336, 0.318534, 0.303574, 0.275470, 0.240248, 0.204729, 0.169098", \
           "0.355744, 0.351942, 0.336982, 0.308878, 0.273656, 0.238137, 0.202506", \
           "0.408268, 0.404466, 0.389506, 0.361402, 0.326180, 0.290661, 0.255030", \
           "0.473714, 0.469911, 0.454951, 0.426848, 0.391626, 0.356107, 0.320476", \
           "0.550678, 0.546875, 0.531915, 0.503812, 0.468590, 0.433071, 0.397440" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240, 0.122240");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838, 0.138838");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001952;
      max_transition : 0.760000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.490269, 0.495094, 0.511410, 0.541797, 0.591783, 0.661674, 0.752835", \
           "0.484948, 0.489773, 0.506089, 0.536476, 0.586462, 0.656353, 0.747513", \
           "0.466606, 0.471432, 0.487748, 0.518135, 0.568120, 0.638012, 0.729172", \
           "0.433312, 0.438138, 0.454454, 0.484841, 0.534826, 0.604718, 0.695878", \
           "0.381169, 0.385995, 0.402311, 0.432698, 0.482683, 0.552575, 0.643735", \
           "0.317517, 0.322342, 0.338658, 0.369045, 0.419031, 0.488922, 0.580082", \
           "0.244766, 0.249591, 0.265907, 0.296294, 0.346280, 0.416171, 0.507331" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.516025, 0.519664, 0.534394, 0.562188, 0.608804, 0.674527, 0.760182", \
           "0.510703, 0.514343, 0.529072, 0.556867, 0.603483, 0.669206, 0.754861", \
           "0.492362, 0.496001, 0.510731, 0.538526, 0.585142, 0.650865, 0.736520", \
           "0.459068, 0.462707, 0.477437, 0.505231, 0.551848, 0.617570, 0.703226", \
           "0.406925, 0.410564, 0.425294, 0.453089, 0.499705, 0.565427, 0.651083", \
           "0.343272, 0.346912, 0.361641, 0.389436, 0.436052, 0.501775, 0.587430", \
           "0.270521, 0.274161, 0.288891, 0.316685, 0.363301, 0.429024, 0.514679" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305948, 0.301092, 0.284612, 0.252332, 0.207212, 0.156964, 0.102390", \
           "0.311250, 0.306394, 0.289914, 0.257634, 0.212514, 0.162267, 0.107692", \
           "0.329676, 0.324820, 0.308340, 0.276060, 0.230940, 0.180693, 0.126118", \
           "0.363319, 0.358464, 0.341984, 0.309704, 0.264584, 0.214336, 0.159762", \
           "0.415868, 0.411012, 0.394532, 0.362252, 0.317132, 0.266884, 0.212310", \
           "0.481024, 0.476168, 0.459688, 0.427408, 0.382288, 0.332040, 0.277466", \
           "0.558044, 0.553188, 0.536708, 0.504428, 0.459308, 0.409061, 0.354486" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.300898, 0.297085, 0.282237, 0.253622, 0.215715, 0.177211, 0.139599", \
           "0.306200, 0.302387, 0.287540, 0.258924, 0.221017, 0.182513, 0.144901", \
           "0.324626, 0.320813, 0.305966, 0.277350, 0.239443, 0.200939, 0.163327", \
           "0.358270, 0.354457, 0.339609, 0.310994, 0.273087, 0.234583, 0.196971", \
           "0.410818, 0.407005, 0.392158, 0.363542, 0.325635, 0.287131, 0.249519", \
           "0.475974, 0.472161, 0.457313, 0.428698, 0.390791, 0.352287, 0.314675", \
           "0.552994, 0.549181, 0.534334, 0.505718, 0.467811, 0.429307, 0.391695" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.490269, 0.495094, 0.511410, 0.541797, 0.591783, 0.661674, 0.752835", \
           "0.484948, 0.489773, 0.506089, 0.536476, 0.586462, 0.656353, 0.747513", \
           "0.466606, 0.471432, 0.487748, 0.518135, 0.568120, 0.638012, 0.729172", \
           "0.433312, 0.438138, 0.454454, 0.484841, 0.534826, 0.604718, 0.695878", \
           "0.381169, 0.385995, 0.402311, 0.432698, 0.482683, 0.552575, 0.643735", \
           "0.317517, 0.322342, 0.338658, 0.369045, 0.419031, 0.488922, 0.580082", \
           "0.244766, 0.249591, 0.265907, 0.296294, 0.346280, 0.416171, 0.507331" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.516025, 0.519664, 0.534394, 0.562188, 0.608804, 0.674527, 0.760182", \
           "0.510703, 0.514343, 0.529072, 0.556867, 0.603483, 0.669206, 0.754861", \
           "0.492362, 0.496001, 0.510731, 0.538526, 0.585142, 0.650865, 0.736520", \
           "0.459068, 0.462707, 0.477437, 0.505231, 0.551848, 0.617570, 0.703226", \
           "0.406925, 0.410564, 0.425294, 0.453089, 0.499705, 0.565427, 0.651083", \
           "0.343272, 0.346912, 0.361641, 0.389436, 0.436052, 0.501775, 0.587430", \
           "0.270521, 0.274161, 0.288891, 0.316685, 0.363301, 0.429024, 0.514679" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.305948, 0.301092, 0.284612, 0.252332, 0.207212, 0.156964, 0.102390", \
           "0.311250, 0.306394, 0.289914, 0.257634, 0.212514, 0.162267, 0.107692", \
           "0.329676, 0.324820, 0.308340, 0.276060, 0.230940, 0.180693, 0.126118", \
           "0.363319, 0.358464, 0.341984, 0.309704, 0.264584, 0.214336, 0.159762", \
           "0.415868, 0.411012, 0.394532, 0.362252, 0.317132, 0.266884, 0.212310", \
           "0.481024, 0.476168, 0.459688, 0.427408, 0.382288, 0.332040, 0.277466", \
           "0.558044, 0.553188, 0.536708, 0.504428, 0.459308, 0.409061, 0.354486" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.300898, 0.297085, 0.282237, 0.253622, 0.215715, 0.177211, 0.139599", \
           "0.306200, 0.302387, 0.287540, 0.258924, 0.221017, 0.182513, 0.144901", \
           "0.324626, 0.320813, 0.305966, 0.277350, 0.239443, 0.200939, 0.163327", \
           "0.358270, 0.354457, 0.339609, 0.310994, 0.273087, 0.234583, 0.196971", \
           "0.410818, 0.407005, 0.392158, 0.363542, 0.325635, 0.287131, 0.249519", \
           "0.475974, 0.472161, 0.457313, 0.428698, 0.390791, 0.352287, 0.314675", \
           "0.552994, 0.549181, 0.534334, 0.505718, 0.467811, 0.429307, 0.391695" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543, 0.224543");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251, 0.115251");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004345;
      max_transition : 0.760000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.104014, 0.108781, 0.124669, 0.153321, 0.199449, 0.262451, 0.341572", \
           "0.099438, 0.104205, 0.120093, 0.148745, 0.194873, 0.257874, 0.336995", \
           "0.083664, 0.088431, 0.104320, 0.132972, 0.179099, 0.242101, 0.321222", \
           "0.055031, 0.059798, 0.075687, 0.104339, 0.150466, 0.213468, 0.292589", \
           "0.010188, 0.014955, 0.030844, 0.059496, 0.105623, 0.168625, 0.247746", \
           "0.000000, 0.000000, 0.000000, 0.004754, 0.050882, 0.113884, 0.193005", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.051318, 0.130439" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.120946, 0.126489, 0.144964, 0.178281, 0.231917, 0.305175, 0.397176", \
           "0.115625, 0.121168, 0.139643, 0.172959, 0.226596, 0.299854, 0.391855", \
           "0.097284, 0.102827, 0.121302, 0.154618, 0.208255, 0.281513, 0.373514", \
           "0.063990, 0.069533, 0.088008, 0.121324, 0.174961, 0.248219, 0.340220", \
           "0.011847, 0.017390, 0.035865, 0.069181, 0.122818, 0.196076, 0.288077", \
           "0.000000, 0.000000, 0.000000, 0.005528, 0.059165, 0.132423, 0.224424", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.059672, 0.151673" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.376394, 0.370280, 0.351319, 0.316426, 0.268279, 0.211633, 0.147197", \
           "0.381729, 0.375615, 0.356654, 0.321761, 0.273614, 0.216968, 0.152532", \
           "0.400083, 0.393969, 0.375008, 0.340114, 0.291967, 0.235322, 0.170886", \
           "0.433531, 0.427417, 0.408456, 0.373563, 0.325416, 0.268770, 0.204334", \
           "0.486120, 0.480006, 0.461045, 0.426152, 0.378005, 0.321359, 0.256924", \
           "0.551951, 0.545837, 0.526875, 0.491982, 0.443835, 0.387190, 0.322754", \
           "0.628650, 0.622536, 0.603574, 0.568681, 0.520534, 0.463889, 0.399453" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.360691, 0.355129, 0.336668, 0.303061, 0.253350, 0.196435, 0.132988", \
           "0.366026, 0.360464, 0.342002, 0.308396, 0.258685, 0.201770, 0.138323", \
           "0.384380, 0.378818, 0.360356, 0.326750, 0.277039, 0.220123, 0.156677", \
           "0.417828, 0.412266, 0.393804, 0.360198, 0.310487, 0.253572, 0.190125", \
           "0.470417, 0.464855, 0.446394, 0.412787, 0.363076, 0.306161, 0.242714", \
           "0.536247, 0.530686, 0.512224, 0.478617, 0.428907, 0.371991, 0.308544", \
           "0.612946, 0.607385, 0.588923, 0.555317, 0.505606, 0.448690, 0.385243" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345, 0.050345");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239, 0.032239");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421, 0.051421");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.030599, 0.030599, 0.030599, 0.030599, 0.030599, 0.030599, 0.030599");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002540;
      max_transition : 0.760000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053", \
            "1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053, 1.166053" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806", \
            "1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806, 1.002806" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.107145, 0.106829, 0.108254, 0.114332, 0.128933, 0.146765, 0.172179", \
            "0.105854, 0.105538, 0.106963, 0.113041, 0.127642, 0.145474, 0.170888", \
            "0.102843, 0.102528, 0.103952, 0.110031, 0.124631, 0.142463, 0.167877", \
            "0.098881, 0.098565, 0.099990, 0.106068, 0.120668, 0.138501, 0.163915", \
            "0.095020, 0.094704, 0.096129, 0.102207, 0.116808, 0.134640, 0.160054", \
            "0.089048, 0.088732, 0.090157, 0.096235, 0.110836, 0.128668, 0.154082", \
            "0.085965, 0.085649, 0.087074, 0.093152, 0.107753, 0.125585, 0.150999" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.107145, 0.106829, 0.108254, 0.114332, 0.128933, 0.146765, 0.172179", \
            "0.105854, 0.105538, 0.106963, 0.113041, 0.127642, 0.145474, 0.170888", \
            "0.102843, 0.102528, 0.103952, 0.110031, 0.124631, 0.142463, 0.167877", \
            "0.098881, 0.098565, 0.099990, 0.106068, 0.120668, 0.138501, 0.163915", \
            "0.095020, 0.094704, 0.096129, 0.102207, 0.116808, 0.134640, 0.160054", \
            "0.089048, 0.088732, 0.090157, 0.096235, 0.110836, 0.128668, 0.154082", \
            "0.085965, 0.085649, 0.087074, 0.093152, 0.107753, 0.125585, 0.150999" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.107145, 0.106829, 0.108254, 0.114332, 0.128933, 0.146765, 0.172179", \
            "0.105854, 0.105538, 0.106963, 0.113041, 0.127642, 0.145474, 0.170888", \
            "0.102843, 0.102528, 0.103952, 0.110031, 0.124631, 0.142463, 0.167877", \
            "0.098881, 0.098565, 0.099990, 0.106068, 0.120668, 0.138501, 0.163915", \
            "0.095020, 0.094704, 0.096129, 0.102207, 0.116808, 0.134640, 0.160054", \
            "0.089048, 0.088732, 0.090157, 0.096235, 0.110836, 0.128668, 0.154082", \
            "0.085965, 0.085649, 0.087074, 0.093152, 0.107753, 0.125585, 0.150999" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.107145, 0.106829, 0.108254, 0.114332, 0.128933, 0.146765, 0.172179", \
            "0.105854, 0.105538, 0.106963, 0.113041, 0.127642, 0.145474, 0.170888", \
            "0.102843, 0.102528, 0.103952, 0.110031, 0.124631, 0.142463, 0.167877", \
            "0.098881, 0.098565, 0.099990, 0.106068, 0.120668, 0.138501, 0.163915", \
            "0.095020, 0.094704, 0.096129, 0.102207, 0.116808, 0.134640, 0.160054", \
            "0.089048, 0.088732, 0.090157, 0.096235, 0.110836, 0.128668, 0.154082", \
            "0.085965, 0.085649, 0.087074, 0.093152, 0.107753, 0.125585, 0.150999" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.107145, 0.106829, 0.108254, 0.114332, 0.128933, 0.146765, 0.172179", \
            "0.105854, 0.105538, 0.106963, 0.113041, 0.127642, 0.145474, 0.170888", \
            "0.102843, 0.102528, 0.103952, 0.110031, 0.124631, 0.142463, 0.167877", \
            "0.098881, 0.098565, 0.099990, 0.106068, 0.120668, 0.138501, 0.163915", \
            "0.095020, 0.094704, 0.096129, 0.102207, 0.116808, 0.134640, 0.160054", \
            "0.089048, 0.088732, 0.090157, 0.096235, 0.110836, 0.128668, 0.154082", \
            "0.085965, 0.085649, 0.087074, 0.093152, 0.107753, 0.125585, 0.150999" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("32.175056, 32.175056, 32.175056, 32.175056, 32.175056, 32.175056, 32.175056");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.462662, 1.462662, 1.462662, 1.462662, 1.462662, 1.462662, 1.462662");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004046;
      max_transition : 0.760000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.111253, 0.116205, 0.132157, 0.160987, 0.207463, 0.271182, 0.351122", \
           "0.106677, 0.111628, 0.127581, 0.156411, 0.202887, 0.266605, 0.346546", \
           "0.090903, 0.095855, 0.111807, 0.140638, 0.187113, 0.250832, 0.330773", \
           "0.062270, 0.067222, 0.083174, 0.112005, 0.158480, 0.222199, 0.302140", \
           "0.017427, 0.022379, 0.038331, 0.067162, 0.113637, 0.177356, 0.257297", \
           "0.000000, 0.000000, 0.000000, 0.012421, 0.058896, 0.122615, 0.202556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.060049, 0.139990" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.129364, 0.135122, 0.153671, 0.187195, 0.241236, 0.315327, 0.408282", \
           "0.124043, 0.129800, 0.148350, 0.181873, 0.235915, 0.310006, 0.402961", \
           "0.105701, 0.111459, 0.130008, 0.163532, 0.217573, 0.291665, 0.384619", \
           "0.072407, 0.078165, 0.096714, 0.130238, 0.184279, 0.258371, 0.351325", \
           "0.020264, 0.026022, 0.044571, 0.078095, 0.132136, 0.206228, 0.299182", \
           "0.000000, 0.000000, 0.000000, 0.014442, 0.068484, 0.142575, 0.235530", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.069824, 0.162779" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.376165, 0.370150, 0.350887, 0.315918, 0.267861, 0.211112, 0.146290", \
           "0.381500, 0.375485, 0.356222, 0.321253, 0.273196, 0.216447, 0.151624", \
           "0.399853, 0.393839, 0.374576, 0.339607, 0.291550, 0.234801, 0.169978", \
           "0.433302, 0.427287, 0.408024, 0.373055, 0.324998, 0.268249, 0.203427", \
           "0.485891, 0.479877, 0.460614, 0.425644, 0.377588, 0.320838, 0.256016", \
           "0.551721, 0.545707, 0.526444, 0.491474, 0.443418, 0.386668, 0.321846", \
           "0.628420, 0.622406, 0.603143, 0.568173, 0.520117, 0.463367, 0.398545" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.358547, 0.352798, 0.334237, 0.300156, 0.249996, 0.191533, 0.126779", \
           "0.363882, 0.358133, 0.339572, 0.305490, 0.255331, 0.196868, 0.132114", \
           "0.382236, 0.376486, 0.357925, 0.323844, 0.273684, 0.215221, 0.150468", \
           "0.415684, 0.409935, 0.391374, 0.357293, 0.307133, 0.248670, 0.183916", \
           "0.468273, 0.462524, 0.443963, 0.409882, 0.359722, 0.301259, 0.236505", \
           "0.534103, 0.528354, 0.509793, 0.475712, 0.425552, 0.367089, 0.302335", \
           "0.610802, 0.605053, 0.586492, 0.552411, 0.502251, 0.443788, 0.379035" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.069054, 0.069054, 0.069054, 0.069054, 0.069054, 0.069054, 0.069054");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.043728, 0.043728, 0.043728, 0.043728, 0.043728, 0.043728, 0.043728");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007785;
      max_transition : 0.760000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.451519, 1.455702, 1.472634, 1.504584, 1.558169, 1.633717, 1.732178", \
            "1.439842, 1.444025, 1.460957, 1.492906, 1.546492, 1.622040, 1.720501", \
            "1.399592, 1.403775, 1.420707, 1.452657, 1.506242, 1.581790, 1.680251", \
            "1.326528, 1.330711, 1.347643, 1.379592, 1.433178, 1.508726, 1.607187", \
            "1.212100, 1.216284, 1.233215, 1.265165, 1.318750, 1.394299, 1.492760", \
            "1.074245, 1.076598, 1.093529, 1.125479, 1.179698, 1.266006, 1.389009", \
            "0.983392, 0.982847, 0.987487, 1.014085, 1.084752, 1.171060, 1.294064" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.527915, 1.532318, 1.550141, 1.583772, 1.640178, 1.719702, 1.823346", \
            "1.515623, 1.520026, 1.537849, 1.571480, 1.627886, 1.707411, 1.811054", \
            "1.473255, 1.477658, 1.495481, 1.529112, 1.585518, 1.665042, 1.768686", \
            "1.396345, 1.400748, 1.418571, 1.452203, 1.508608, 1.588133, 1.691776", \
            "1.275895, 1.280298, 1.298121, 1.331753, 1.388158, 1.467683, 1.571326", \
            "1.130095, 1.133261, 1.151084, 1.184715, 1.241120, 1.320645, 1.424288", \
            "1.035150, 1.034576, 1.039460, 1.064508, 1.112737, 1.180521, 1.291224" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.259648, 0.252312, 0.226608, 0.178172, 0.107371, 0.025261, 0.000000", \
            "0.266692, 0.259356, 0.233653, 0.185216, 0.114416, 0.032305, 0.000000", \
            "0.290956, 0.283620, 0.257917, 0.209481, 0.138680, 0.056569, 0.000000", \
            "0.334846, 0.327510, 0.301807, 0.253370, 0.182570, 0.100459, 0.007624", \
            "0.404245, 0.396909, 0.371206, 0.322770, 0.251969, 0.169859, 0.077023", \
            "0.490771, 0.483435, 0.457732, 0.409296, 0.338495, 0.256384, 0.163549", \
            "0.592333, 0.584997, 0.559294, 0.510858, 0.440057, 0.357946, 0.265111" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.240093, 0.233331, 0.208993, 0.162352, 0.089765, 0.006578, 0.000000", \
            "0.247137, 0.240375, 0.216037, 0.169397, 0.096809, 0.013622, 0.000000", \
            "0.271401, 0.264639, 0.240301, 0.193661, 0.121073, 0.037886, 0.000000", \
            "0.315291, 0.308529, 0.284191, 0.237551, 0.164963, 0.081776, 0.000000", \
            "0.384691, 0.377928, 0.353590, 0.306950, 0.234362, 0.151175, 0.059163", \
            "0.471216, 0.464454, 0.440116, 0.393476, 0.320888, 0.237701, 0.145689", \
            "0.572778, 0.566016, 0.541678, 0.495038, 0.422450, 0.339263, 0.247251" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.458943, 1.458943, 1.458943, 1.458943, 1.458943, 1.458943, 1.458943");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.581298, 2.581298, 2.581298, 2.581298, 2.581298, 2.581298, 2.581298");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.025949;
      max_transition : 0.760000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.342166, 0.341692, 0.345729, 0.366429, 0.406288, 0.454945, 0.526364", \
            "0.337004, 0.336530, 0.340566, 0.361267, 0.401126, 0.449783, 0.521202", \
            "0.324961, 0.324487, 0.328523, 0.349224, 0.389082, 0.437739, 0.509158", \
            "0.309110, 0.308636, 0.312672, 0.333373, 0.373232, 0.421889, 0.493308", \
            "0.293668, 0.293194, 0.297230, 0.317931, 0.357790, 0.406447, 0.477866", \
            "0.269778, 0.269304, 0.273341, 0.294041, 0.333900, 0.382557, 0.453976", \
            "0.257448, 0.256974, 0.261010, 0.281711, 0.321570, 0.370227, 0.441646" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.299140, 0.297876, 0.303575, 0.327888, 0.386291, 0.457620, 0.559276", \
            "0.293977, 0.292714, 0.298412, 0.322726, 0.381128, 0.452457, 0.554113", \
            "0.281934, 0.280670, 0.286369, 0.310682, 0.369085, 0.440414, 0.542070", \
            "0.266083, 0.264820, 0.270518, 0.294832, 0.353234, 0.424563, 0.526219", \
            "0.250641, 0.249378, 0.255077, 0.279390, 0.337792, 0.409121, 0.510777", \
            "0.226752, 0.225488, 0.231187, 0.255500, 0.313903, 0.385232, 0.486888", \
            "0.214421, 0.213158, 0.218856, 0.243170, 0.301572, 0.372901, 0.474557" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.317190, 0.316138, 0.314601, 0.305167, 0.281287, 0.245249, 0.202830", \
            "0.322622, 0.321570, 0.320033, 0.310599, 0.286718, 0.250681, 0.208261", \
            "0.341022, 0.339970, 0.338433, 0.328999, 0.305119, 0.269081, 0.226662", \
            "0.374529, 0.373477, 0.371940, 0.362506, 0.338625, 0.302588, 0.260168", \
            "0.426871, 0.425819, 0.424282, 0.414849, 0.390968, 0.354930, 0.312511", \
            "0.493444, 0.492392, 0.490856, 0.481422, 0.457541, 0.421503, 0.379084", \
            "0.569485, 0.568434, 0.566897, 0.557463, 0.533582, 0.497544, 0.455125" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.323191, 0.321804, 0.319252, 0.309634, 0.282842, 0.241942, 0.189455", \
            "0.328623, 0.327236, 0.324684, 0.315066, 0.288274, 0.247374, 0.194887", \
            "0.347023, 0.345636, 0.343084, 0.333466, 0.306674, 0.265774, 0.213287", \
            "0.380530, 0.379143, 0.376591, 0.366973, 0.340181, 0.299281, 0.246794", \
            "0.432872, 0.431485, 0.428933, 0.419316, 0.392523, 0.351624, 0.299136", \
            "0.499446, 0.498059, 0.495506, 0.485889, 0.459097, 0.418197, 0.365709", \
            "0.575487, 0.574100, 0.571547, 0.561930, 0.535138, 0.494238, 0.441751" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.342166, 0.341692, 0.345729, 0.366429, 0.406288, 0.454945, 0.526364", \
            "0.337004, 0.336530, 0.340566, 0.361267, 0.401126, 0.449783, 0.521202", \
            "0.324961, 0.324487, 0.328523, 0.349224, 0.389082, 0.437739, 0.509158", \
            "0.309110, 0.308636, 0.312672, 0.333373, 0.373232, 0.421889, 0.493308", \
            "0.293668, 0.293194, 0.297230, 0.317931, 0.357790, 0.406447, 0.477866", \
            "0.269778, 0.269304, 0.273341, 0.294041, 0.333900, 0.382557, 0.453976", \
            "0.257448, 0.256974, 0.261010, 0.281711, 0.321570, 0.370227, 0.441646" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.299140, 0.297876, 0.303575, 0.327888, 0.386291, 0.457620, 0.559276", \
            "0.293977, 0.292714, 0.298412, 0.322726, 0.381128, 0.452457, 0.554113", \
            "0.281934, 0.280670, 0.286369, 0.310682, 0.369085, 0.440414, 0.542070", \
            "0.266083, 0.264820, 0.270518, 0.294832, 0.353234, 0.424563, 0.526219", \
            "0.250641, 0.249378, 0.255077, 0.279390, 0.337792, 0.409121, 0.510777", \
            "0.226752, 0.225488, 0.231187, 0.255500, 0.313903, 0.385232, 0.486888", \
            "0.214421, 0.213158, 0.218856, 0.243170, 0.301572, 0.372901, 0.474557" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.317190, 0.316138, 0.314601, 0.305167, 0.281287, 0.245249, 0.202830", \
            "0.322622, 0.321570, 0.320033, 0.310599, 0.286718, 0.250681, 0.208261", \
            "0.341022, 0.339970, 0.338433, 0.328999, 0.305119, 0.269081, 0.226662", \
            "0.374529, 0.373477, 0.371940, 0.362506, 0.338625, 0.302588, 0.260168", \
            "0.426871, 0.425819, 0.424282, 0.414849, 0.390968, 0.354930, 0.312511", \
            "0.493444, 0.492392, 0.490856, 0.481422, 0.457541, 0.421503, 0.379084", \
            "0.569485, 0.568434, 0.566897, 0.557463, 0.533582, 0.497544, 0.455125" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.323191, 0.321804, 0.319252, 0.309634, 0.282842, 0.241942, 0.189455", \
            "0.328623, 0.327236, 0.324684, 0.315066, 0.288274, 0.247374, 0.194887", \
            "0.347023, 0.345636, 0.343084, 0.333466, 0.306674, 0.265774, 0.213287", \
            "0.380530, 0.379143, 0.376591, 0.366973, 0.340181, 0.299281, 0.246794", \
            "0.432872, 0.431485, 0.428933, 0.419316, 0.392523, 0.351624, 0.299136", \
            "0.499446, 0.498059, 0.495506, 0.485889, 0.459097, 0.418197, 0.365709", \
            "0.575487, 0.574100, 0.571547, 0.561930, 0.535138, 0.494238, 0.441751" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.737474, 0.738737, 0.733039, 0.708725, 0.650323, 0.578994, 0.477338", \
            "0.742636, 0.743900, 0.738201, 0.713888, 0.655485, 0.584156, 0.482500", \
            "0.754679, 0.755943, 0.750244, 0.725931, 0.667529, 0.596200, 0.494544", \
            "0.770530, 0.771794, 0.766095, 0.741782, 0.683379, 0.612051, 0.510394", \
            "0.785972, 0.787236, 0.781537, 0.757224, 0.698821, 0.627492, 0.525836", \
            "0.809862, 0.811126, 0.805427, 0.781114, 0.722711, 0.651382, 0.549726", \
            "0.822192, 0.823456, 0.817757, 0.793444, 0.735041, 0.663713, 0.562056" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.811370, 0.811370, 0.811370, 0.811370, 0.811370, 0.811370, 0.811370");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.678919, 0.678919, 0.678919, 0.678919, 0.678919, 0.678919, 0.678919");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004046;
      max_transition : 0.760000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.111253, 0.116205, 0.132157, 0.160987, 0.207463, 0.271182, 0.351122", \
           "0.106677, 0.111628, 0.127581, 0.156411, 0.202887, 0.266605, 0.346546", \
           "0.090903, 0.095855, 0.111807, 0.140638, 0.187113, 0.250832, 0.330773", \
           "0.062270, 0.067222, 0.083174, 0.112005, 0.158480, 0.222199, 0.302140", \
           "0.017427, 0.022379, 0.038331, 0.067162, 0.113637, 0.177356, 0.257297", \
           "0.000000, 0.000000, 0.000000, 0.012421, 0.058896, 0.122615, 0.202556", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.060049, 0.139990" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.129364, 0.135122, 0.153671, 0.187195, 0.241236, 0.315327, 0.408282", \
           "0.124043, 0.129800, 0.148350, 0.181873, 0.235915, 0.310006, 0.402961", \
           "0.105701, 0.111459, 0.130008, 0.163532, 0.217573, 0.291665, 0.384619", \
           "0.072407, 0.078165, 0.096714, 0.130238, 0.184279, 0.258371, 0.351325", \
           "0.020264, 0.026022, 0.044571, 0.078095, 0.132136, 0.206228, 0.299182", \
           "0.000000, 0.000000, 0.000000, 0.014442, 0.068484, 0.142575, 0.235530", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.069824, 0.162779" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.376165, 0.370150, 0.350887, 0.315918, 0.267861, 0.211112, 0.146290", \
           "0.381500, 0.375485, 0.356222, 0.321253, 0.273196, 0.216447, 0.151624", \
           "0.399853, 0.393839, 0.374576, 0.339607, 0.291550, 0.234801, 0.169978", \
           "0.433302, 0.427287, 0.408024, 0.373055, 0.324998, 0.268249, 0.203427", \
           "0.485891, 0.479877, 0.460614, 0.425644, 0.377588, 0.320838, 0.256016", \
           "0.551721, 0.545707, 0.526444, 0.491474, 0.443418, 0.386668, 0.321846", \
           "0.628420, 0.622406, 0.603143, 0.568173, 0.520117, 0.463367, 0.398545" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.358547, 0.352798, 0.334237, 0.300156, 0.249996, 0.191533, 0.126779", \
           "0.363882, 0.358133, 0.339572, 0.305490, 0.255331, 0.196868, 0.132114", \
           "0.382236, 0.376486, 0.357925, 0.323844, 0.273684, 0.215221, 0.150468", \
           "0.415684, 0.409935, 0.391374, 0.357293, 0.307133, 0.248670, 0.183916", \
           "0.468273, 0.462524, 0.443963, 0.409882, 0.359722, 0.301259, 0.236505", \
           "0.534103, 0.528354, 0.509793, 0.475712, 0.425552, 0.367089, 0.302335", \
           "0.610802, 0.605053, 0.586492, 0.552411, 0.502251, 0.443788, 0.379035" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.069054, 0.069054, 0.069054, 0.069054, 0.069054, 0.069054, 0.069054");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.043728, 0.043728, 0.043728, 0.043728, 0.043728, 0.043728, 0.043728");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007785;
      max_transition : 0.760000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.451519, 1.455702, 1.472634, 1.504584, 1.558169, 1.633717, 1.732178", \
            "1.439842, 1.444025, 1.460957, 1.492906, 1.546492, 1.622040, 1.720501", \
            "1.399592, 1.403775, 1.420707, 1.452657, 1.506242, 1.581790, 1.680251", \
            "1.326528, 1.330711, 1.347643, 1.379592, 1.433178, 1.508726, 1.607187", \
            "1.212100, 1.216284, 1.233215, 1.265165, 1.318750, 1.394299, 1.492760", \
            "1.074245, 1.076598, 1.093529, 1.125479, 1.179698, 1.266006, 1.389009", \
            "0.983392, 0.982847, 0.987487, 1.014085, 1.084752, 1.171060, 1.294064" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.527915, 1.532318, 1.550141, 1.583772, 1.640178, 1.719702, 1.823346", \
            "1.515623, 1.520026, 1.537849, 1.571480, 1.627886, 1.707411, 1.811054", \
            "1.473255, 1.477658, 1.495481, 1.529112, 1.585518, 1.665042, 1.768686", \
            "1.396345, 1.400748, 1.418571, 1.452203, 1.508608, 1.588133, 1.691776", \
            "1.275895, 1.280298, 1.298121, 1.331753, 1.388158, 1.467683, 1.571326", \
            "1.130095, 1.133261, 1.151084, 1.184715, 1.241120, 1.320645, 1.424288", \
            "1.035150, 1.034576, 1.039460, 1.064508, 1.112737, 1.180521, 1.291224" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.259648, 0.252312, 0.226608, 0.178172, 0.107371, 0.025261, 0.000000", \
            "0.266692, 0.259356, 0.233653, 0.185216, 0.114416, 0.032305, 0.000000", \
            "0.290956, 0.283620, 0.257917, 0.209481, 0.138680, 0.056569, 0.000000", \
            "0.334846, 0.327510, 0.301807, 0.253370, 0.182570, 0.100459, 0.007624", \
            "0.404245, 0.396909, 0.371206, 0.322770, 0.251969, 0.169859, 0.077023", \
            "0.490771, 0.483435, 0.457732, 0.409296, 0.338495, 0.256384, 0.163549", \
            "0.592333, 0.584997, 0.559294, 0.510858, 0.440057, 0.357946, 0.265111" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.240093, 0.233331, 0.208993, 0.162352, 0.089765, 0.006578, 0.000000", \
            "0.247137, 0.240375, 0.216037, 0.169397, 0.096809, 0.013622, 0.000000", \
            "0.271401, 0.264639, 0.240301, 0.193661, 0.121073, 0.037886, 0.000000", \
            "0.315291, 0.308529, 0.284191, 0.237551, 0.164963, 0.081776, 0.000000", \
            "0.384691, 0.377928, 0.353590, 0.306950, 0.234362, 0.151175, 0.059163", \
            "0.471216, 0.464454, 0.440116, 0.393476, 0.320888, 0.237701, 0.145689", \
            "0.572778, 0.566016, 0.541678, 0.495038, 0.422450, 0.339263, 0.247251" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.458943, 1.458943, 1.458943, 1.458943, 1.458943, 1.458943, 1.458943");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.581298, 2.581298, 2.581298, 2.581298, 2.581298, 2.581298, 2.581298");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002456;
      max_transition : 0.760000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772", \
            "2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772, 2.598772" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240", \
            "4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240, 4.076240" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 9.885e-05;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 1.926e-04;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 2.091e-04;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 1.923e-04;
    }
  }
}
