{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521640237662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521640237667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 21 22:50:37 2018 " "Processing started: Wed Mar 21 22:50:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521640237667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640237667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PhasedArrayController -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off PhasedArrayController -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640237667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521640238318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521640238318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR/synthesis/FIR.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640246609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640246609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "FIR/synthesis/submodules/dspba_library_package.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247008 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247008 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247008 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "FIR/synthesis/submodules/dspba_library.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247015 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247017 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247019 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247022 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FIR/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: FIR_fir_compiler_ii_0_rtl_core-normal" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247028 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_rtl_core " "Found entity 1: FIR_fir_compiler_ii_0_rtl_core" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0_ast-struct " "Found design unit 1: FIR_fir_compiler_ii_0_ast-struct" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247030 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0_ast " "Found entity 1: FIR_fir_compiler_ii_0_ast" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/synthesis/submodules/fir_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_fir_compiler_ii_0-syn " "Found design unit 1: FIR_fir_compiler_ii_0-syn" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247032 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_fir_compiler_ii_0 " "Found entity 1: FIR_fir_compiler_ii_0" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialslave.v 1 1 " "Found 1 design units, including 1 entities, in source file serialslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SerialSlave " "Found entity 1: SerialSlave" {  } { { "SerialSlave.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/SerialSlave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phaseshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file phaseshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PhaseShifter " "Found entity 1: PhaseShifter" {  } { { "PhaseShifter.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PhaseShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poweronreset.v 1 1 " "Found 1 design units, including 1 entities, in source file poweronreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 PowerOnReset " "Found entity 1: PowerOnReset" {  } { { "PowerOnReset.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PowerOnReset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic.v 1 1 " "Found 1 design units, including 1 entities, in source file mic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mic " "Found entity 1: Mic" {  } { { "Mic.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VSYNC vsync PDC.v(14) " "Verilog HDL Declaration information at PDC.v(14): object \"VSYNC\" differs only in case from object \"vsync\" in the same scope" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521640247062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSYNC hsync PDC.v(15) " "Verilog HDL Declaration information at PDC.v(15): object \"HSYNC\" differs only in case from object \"hsync\" in the same scope" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521640247062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdc.v 1 1 " "Found 1 design units, including 1 entities, in source file pdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PDC " "Found entity 1: PDC" {  } { { "PDC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PDC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521640247226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PowerOnReset PowerOnReset:por " "Elaborating entity \"PowerOnReset\" for hierarchy \"PowerOnReset:por\"" {  } { { "TOP.v" "por" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "TOP.v" "pll" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 75 " "Parameter \"clk0_divide_by\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 80 " "Parameter \"clk2_divide_by\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247374 ""}  } { { "PLL.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/PLL.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521640247374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSlave SerialSlave:ss " "Elaborating entity \"SerialSlave\" for hierarchy \"SerialSlave:ss\"" {  } { { "TOP.v" "ss" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseShifter PhaseShifter:GeneratedPhaseShifters\[1\].ps " "Elaborating entity \"PhaseShifter\" for hierarchy \"PhaseShifter:GeneratedPhaseShifters\[1\].ps\"" {  } { { "TOP.v" "GeneratedPhaseShifters\[1\].ps" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mic Mic:GeneratedMics\[1\].mic " "Elaborating entity \"Mic\" for hierarchy \"Mic:GeneratedMics\[1\].mic\"" {  } { { "TOP.v" "GeneratedMics\[1\].mic" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC Mic:GeneratedMics\[1\].mic\|CIC:cic " "Elaborating entity \"CIC\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|CIC:cic\"" {  } { { "Mic.v" "cic" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 CIC.v(106) " "Verilog HDL assignment warning at CIC.v(106): truncated value with size 17 to match size of target (8)" {  } { { "CIC.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/CIC.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521640247485 "|TOP|Mic:GeneratedMics[1].mic|CIC:cic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR Mic:GeneratedMics\[1\].mic\|FIR:fir " "Elaborating entity \"FIR\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\"" {  } { { "Mic.v" "fir" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/Mic.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"FIR_fir_compiler_ii_0\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "FIR/synthesis/FIR.v" "fir_compiler_ii_0" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/FIR.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at FIR_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1521640247488 "|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_ast Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst " "Elaborating entity \"FIR_fir_compiler_ii_0_ast\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" "FIR_fir_compiler_ii_0_ast_inst" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247490 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521640247491 "|TOP|Mic:GeneratedMics[1].mic|FIR:fir|FIR_fir_compiler_ii_0:fir_compiler_ii_0|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "sink" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "source" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_fir_compiler_ii_0_rtl_core Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_fir_compiler_ii_0_rtl_core\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_memread" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_compute" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr1_dmem" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247600 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 428 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521640247600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctm3 " "Found entity 1: altsyncram_ctm3" {  } { { "db/altsyncram_ctm3.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_ctm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ctm3 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altsyncram_ctm3:auto_generated " "Elaborating entity \"altsyncram_ctm3\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altsyncram_ctm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_xIn_0_13" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247704 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 563 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521640247704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etm3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etm3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etm3 " "Found entity 1: altsyncram_etm3" {  } { { "db/altsyncram_etm3.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_etm3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etm3 Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_etm3:auto_generated " "Elaborating entity \"altsyncram_etm3\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_etm3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640247846 ""}  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521640247846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1mt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1mt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1mt " "Found entity 1: mult_1mt" {  } { { "db/mult_1mt.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/mult_1mt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640247905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640247905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1mt Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_1mt:auto_generated " "Elaborating entity \"mult_1mt\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|FIR_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_1mt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"Mic:GeneratedMics\[1\].mic\|FIR:fir\|FIR_fir_compiler_ii_0:fir_compiler_ii_0\|FIR_fir_compiler_ii_0_ast:FIR_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640247919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo\"" {  } { { "TOP.v" "fifo" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640248749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 256 " "Parameter \"lpm_width\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521640249003 ""}  } { { "FIFO.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIFO.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521640249003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lde1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lde1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lde1 " "Found entity 1: dcfifo_lde1" {  } { { "db/dcfifo_lde1.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lde1 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated " "Elaborating entity \"dcfifo_lde1\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "f:/intelfpga/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_gra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_gra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_gra " "Found entity 1: a_gray2bin_gra" {  } { { "db/a_gray2bin_gra.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_gray2bin_gra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_gra FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_gray2bin_gra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_gra\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_gray2bin_gra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lde1.tdf" "rdptr_g_gray2bin" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_c26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_c26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_c26 " "Found entity 1: a_graycounter_c26" {  } { { "db/a_graycounter_c26.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_c26.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_c26 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_c26:rdptr_g1p " "Elaborating entity \"a_graycounter_c26\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_c26:rdptr_g1p\"" {  } { { "db/dcfifo_lde1.tdf" "rdptr_g1p" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9gb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9gb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9gb " "Found entity 1: a_graycounter_9gb" {  } { { "db/a_graycounter_9gb.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/a_graycounter_9gb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9gb FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_9gb:wrptr_g1p " "Elaborating entity \"a_graycounter_9gb\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|a_graycounter_9gb:wrptr_g1p\"" {  } { { "db/dcfifo_lde1.tdf" "wrptr_g1p" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b01 " "Found entity 1: altsyncram_2b01" {  } { { "db/altsyncram_2b01.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/altsyncram_2b01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2b01 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram " "Elaborating entity \"altsyncram_2b01\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|altsyncram_2b01:fifo_ram\"" {  } { { "db/dcfifo_lde1.tdf" "fifo_ram" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_brp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_tu8:rs_bwp " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|dffpipe_tu8:rs_bwp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_bwp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d9l " "Found entity 1: alt_synch_pipe_d9l" {  } { { "db/alt_synch_pipe_d9l.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d9l FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d9l\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\"" {  } { { "db/dcfifo_lde1.tdf" "rs_dgwp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_uu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_uu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_uu8 " "Found entity 1: dffpipe_uu8" {  } { { "db/dffpipe_uu8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_uu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_uu8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe14 " "Elaborating entity \"dffpipe_uu8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_d9l:rs_dgwp\|dffpipe_uu8:dffpipe14\"" {  } { { "db/alt_synch_pipe_d9l.tdf" "dffpipe14" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_d9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\"" {  } { { "db/dcfifo_lde1.tdf" "ws_dgrp" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe17 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe17\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe17" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vg5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vg5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vg5 " "Found entity 1: cmpr_vg5" {  } { { "db/cmpr_vg5.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_vg5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vg5 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_vg5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vg5\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_vg5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_lde1.tdf" "rdempty_eq_comp1_lsb" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ug5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ug5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ug5 " "Found entity 1: cmpr_ug5" {  } { { "db/cmpr_ug5.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cmpr_ug5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ug5 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_ug5\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cmpr_ug5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_lde1.tdf" "rdempty_eq_comp1_msb" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i0d " "Found entity 1: cntr_i0d" {  } { { "db/cntr_i0d.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/cntr_i0d.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i0d FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cntr_i0d:cntr_b " "Elaborating entity \"cntr_i0d\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|cntr_i0d:cntr_b\"" {  } { { "db/dcfifo_lde1.tdf" "cntr_b" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521640249669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640249669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"FIFO:fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_lde1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_lde1.tdf" "rdemp_eq_comp_lsb_mux" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/db/dcfifo_lde1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PDC PDC:pdc " "Elaborating entity \"PDC\" for hierarchy \"PDC:pdc\"" {  } { { "TOP.v" "pdc" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640249686 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521640253898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 90 -1 0 } } { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 135 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 646 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 549 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 495 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 322 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 273 -1 0 } } { "FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/FIR/synthesis/submodules/FIR_fir_compiler_ii_0_rtl_core.vhd" 335 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521640254065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521640254065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TXD GND " "Pin \"TXD\" is stuck at GND" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521640255038 "|TOP|TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "TOP.v" "" { Text "F:/Git/Sonar/FPGA/PhasedArrayController/TOP.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521640255038 "|TOP|LED[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521640255038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521640255332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "62 " "62 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521640257154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg " "Generated suppressed messages file F:/Git/Sonar/FPGA/PhasedArrayController/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640257461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521640257950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521640257950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5961 " "Implemented 5961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521640258544 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521640258544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5678 " "Implemented 5678 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521640258544 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521640258544 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521640258544 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1521640258544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521640258544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521640258634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 21 22:50:58 2018 " "Processing ended: Wed Mar 21 22:50:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521640258634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521640258634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521640258634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521640258634 ""}
