v 20090328 1
P 100 14100 400 14100 1 0 0
{
T 300 14150 5 8 1 1 0 6 1
pinnumber=1
T 300 14050 5 8 0 1 0 8 1
pinseq=1
T 450 14100 9 8 1 1 0 0 1
pinlabel=VSYSTEM
T 450 14100 5 8 0 1 0 2 1
pintype=io
}
P 100 13700 400 13700 1 0 0
{
T 300 13750 5 8 1 1 0 6 1
pinnumber=2
T 300 13650 5 8 0 1 0 8 1
pinseq=2
T 450 13700 9 8 1 1 0 0 1
pinlabel=VSYSTEM
T 450 13700 5 8 0 1 0 2 1
pintype=io
}
P 100 13300 400 13300 1 0 0
{
T 300 13350 5 8 1 1 0 6 1
pinnumber=3
T 300 13250 5 8 0 1 0 8 1
pinseq=3
T 450 13300 9 8 1 1 0 0 1
pinlabel=GND
T 450 13300 5 8 0 1 0 2 1
pintype=io
}
P 100 12900 400 12900 1 0 0
{
T 300 12950 5 8 1 1 0 6 1
pinnumber=4
T 300 12850 5 8 0 1 0 8 1
pinseq=4
T 450 12900 9 8 1 1 0 0 1
pinlabel=EM_NCS5_ETH0
T 450 12900 5 8 0 1 0 2 1
pintype=io
}
P 100 12500 400 12500 1 0 0
{
T 300 12550 5 8 1 1 0 6 1
pinnumber=5
T 300 12450 5 8 0 1 0 8 1
pinseq=5
T 450 12500 9 8 1 1 0 0 1
pinlabel=EM_NCS4
T 450 12500 5 8 0 1 0 2 1
pintype=io
}
P 100 12100 400 12100 1 0 0
{
T 300 12150 5 8 1 1 0 6 1
pinnumber=6
T 300 12050 5 8 0 1 0 8 1
pinseq=6
T 450 12100 9 8 1 1 0 0 1
pinlabel=GPMC_nWE
T 450 12100 5 8 0 1 0 2 1
pintype=io
}
P 100 11700 400 11700 1 0 0
{
T 300 11750 5 8 1 1 0 6 1
pinnumber=7
T 300 11650 5 8 0 1 0 8 1
pinseq=7
T 450 11700 9 8 1 1 0 0 1
pinlabel=EM_NADV_ALE
T 450 11700 5 8 0 1 0 2 1
pintype=io
}
P 100 11300 400 11300 1 0 0
{
T 300 11350 5 8 1 1 0 6 1
pinnumber=8
T 300 11250 5 8 0 1 0 8 1
pinseq=8
T 450 11300 9 8 1 1 0 0 1
pinlabel=EM_NOE
T 450 11300 5 8 0 1 0 2 1
pintype=io
}
P 100 10900 400 10900 1 0 0
{
T 300 10950 5 8 1 1 0 6 1
pinnumber=9
T 300 10850 5 8 0 1 0 8 1
pinseq=9
T 450 10900 9 8 1 1 0 0 1
pinlabel=GPIO65_ETH1_IRQ1
T 450 10900 5 8 0 1 0 2 1
pintype=io
}
P 100 10500 400 10500 1 0 0
{
T 300 10550 5 8 1 1 0 6 1
pinnumber=10
T 300 10450 5 8 0 1 0 8 1
pinseq=10
T 450 10500 9 8 1 1 0 0 1
pinlabel=GPIO64_ETH0_NRESET
T 450 10500 5 8 0 1 0 2 1
pintype=io
}
P 100 10100 400 10100 1 0 0
{
T 300 10150 5 8 1 1 0 6 1
pinnumber=11
T 300 10050 5 8 0 1 0 8 1
pinseq=11
T 450 10100 9 8 1 1 0 0 1
pinlabel=EM_A2
T 450 10100 5 8 0 1 0 2 1
pintype=io
}
P 100 9700 400 9700 1 0 0
{
T 300 9750 5 8 1 1 0 6 1
pinnumber=12
T 300 9650 5 8 0 1 0 8 1
pinseq=12
T 450 9700 9 8 1 1 0 0 1
pinlabel=EM_A8
T 450 9700 5 8 0 1 0 2 1
pintype=io
}
P 100 9300 400 9300 1 0 0
{
T 300 9350 5 8 1 1 0 6 1
pinnumber=13
T 300 9250 5 8 0 1 0 8 1
pinseq=13
T 450 9300 9 8 1 1 0 0 1
pinlabel=EM_A5
T 450 9300 5 8 0 1 0 2 1
pintype=io
}
P 100 8900 400 8900 1 0 0
{
T 300 8950 5 8 1 1 0 6 1
pinnumber=14
T 300 8850 5 8 0 1 0 8 1
pinseq=14
T 450 8900 9 8 1 1 0 0 1
pinlabel=EM_A7
T 450 8900 5 8 0 1 0 2 1
pintype=io
}
P 100 8500 400 8500 1 0 0
{
T 300 8550 5 8 1 1 0 6 1
pinnumber=15
T 300 8450 5 8 0 1 0 8 1
pinseq=15
T 450 8500 9 8 1 1 0 0 1
pinlabel=EM_D2
T 450 8500 5 8 0 1 0 2 1
pintype=io
}
P 100 8100 400 8100 1 0 0
{
T 300 8150 5 8 1 1 0 6 1
pinnumber=16
T 300 8050 5 8 0 1 0 8 1
pinseq=16
T 450 8100 9 8 1 1 0 0 1
pinlabel=EM_D10
T 450 8100 5 8 0 1 0 2 1
pintype=io
}
P 100 7700 400 7700 1 0 0
{
T 300 7750 5 8 1 1 0 6 1
pinnumber=17
T 300 7650 5 8 0 1 0 8 1
pinseq=17
T 450 7700 9 8 1 1 0 0 1
pinlabel=EM_D3
T 450 7700 5 8 0 1 0 2 1
pintype=io
}
P 100 7300 400 7300 1 0 0
{
T 300 7350 5 8 1 1 0 6 1
pinnumber=18
T 300 7250 5 8 0 1 0 8 1
pinseq=18
T 450 7300 9 8 1 1 0 0 1
pinlabel=EM_D11
T 450 7300 5 8 0 1 0 2 1
pintype=io
}
P 100 6900 400 6900 1 0 0
{
T 300 6950 5 8 1 1 0 6 1
pinnumber=19
T 300 6850 5 8 0 1 0 8 1
pinseq=19
T 450 6900 9 8 1 1 0 0 1
pinlabel=EM_D4
T 450 6900 5 8 0 1 0 2 1
pintype=io
}
P 100 6500 400 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=20
T 300 6450 5 8 0 1 0 8 1
pinseq=20
T 450 6500 9 8 1 1 0 0 1
pinlabel=EM_D12
T 450 6500 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=21
T 300 6050 5 8 0 1 0 8 1
pinseq=21
T 450 6100 9 8 1 1 0 0 1
pinlabel=EM_D5
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=22
T 300 5650 5 8 0 1 0 8 1
pinseq=22
T 450 5700 9 8 1 1 0 0 1
pinlabel=EM_D15
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=23
T 300 5250 5 8 0 1 0 8 1
pinseq=23
T 450 5300 9 8 1 1 0 0 1
pinlabel=GPIO13_MMC3_CMD
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=24
T 300 4850 5 8 0 1 0 8 1
pinseq=24
T 450 4900 9 8 1 1 0 0 1
pinlabel=GPIO148_TXD1
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=25
T 300 4450 5 8 0 1 0 8 1
pinseq=25
T 450 4500 9 8 1 1 0 0 1
pinlabel=GPIO176_ETH0_IRQ
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=26
T 300 4050 5 8 0 1 0 8 1
pinseq=26
T 450 4100 9 8 1 1 0 0 1
pinlabel=GPIO18_MMC3_D0
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=27
T 300 3650 5 8 0 1 0 8 1
pinseq=27
T 450 3700 9 8 1 1 0 0 1
pinlabel=GPIO174_SPI1_CS0
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=28
T 300 3250 5 8 0 1 0 8 1
pinseq=28
T 450 3300 9 8 1 1 0 0 1
pinlabel=GPIO168_USBH_CPEN
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=29
T 300 2850 5 8 0 1 0 8 1
pinseq=29
T 450 2900 9 8 1 1 0 0 1
pinlabel=GPIO14_MMC3_DAT4
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=30
T 300 2450 5 8 0 1 0 8 1
pinseq=30
T 450 2500 9 8 1 1 0 0 1
pinlabel=GPIO21_MMC3_DAT7
T 450 2500 5 8 0 1 0 2 1
pintype=io
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=31
T 300 2050 5 8 0 1 0 8 1
pinseq=31
T 450 2100 9 8 1 1 0 0 1
pinlabel=GPIO17_MMC3_D3
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=32
T 300 1650 5 8 0 1 0 8 1
pinseq=32
T 450 1700 9 8 1 1 0 0 1
pinlabel=USBH_VBUS
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=33
T 300 1250 5 8 0 1 0 8 1
pinseq=33
T 450 1300 9 8 1 1 0 0 1
pinlabel=GND
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=34
T 300 850 5 8 0 1 0 8 1
pinseq=34
T 450 900 9 8 1 1 0 0 1
pinlabel=USBH_DP
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=35
T 300 450 5 8 0 1 0 8 1
pinseq=35
T 450 500 9 8 1 1 0 0 1
pinlabel=USBH_DM
T 450 500 5 8 0 1 0 2 1
pintype=io
}
P 4200 14100 3900 14100 1 0 0
{
T 4000 14150 5 8 1 1 0 0 1
pinnumber=70
T 4000 14050 5 8 0 1 0 2 1
pinseq=36
T 3850 14100 9 8 1 1 0 6 1
pinlabel=EM_CLK
T 3850 14100 5 8 0 1 0 8 1
pintype=io
}
P 4200 13700 3900 13700 1 0 0
{
T 4000 13750 5 8 1 1 0 0 1
pinnumber=69
T 4000 13650 5 8 0 1 0 2 1
pinseq=37
T 3850 13700 9 8 1 1 0 6 1
pinlabel=EM_NBE1
T 3850 13700 5 8 0 1 0 8 1
pintype=io
}
P 4200 13300 3900 13300 1 0 0
{
T 4000 13350 5 8 1 1 0 0 1
pinnumber=68
T 4000 13250 5 8 0 1 0 2 1
pinseq=38
T 3850 13300 9 8 1 1 0 6 1
pinlabel=EM_WAIT0
T 3850 13300 5 8 0 1 0 8 1
pintype=io
}
P 4200 12900 3900 12900 1 0 0
{
T 4000 12950 5 8 1 1 0 0 1
pinnumber=67
T 4000 12850 5 8 0 1 0 2 1
pinseq=39
T 3850 12900 9 8 1 1 0 6 1
pinlabel=EM_NCS6
T 3850 12900 5 8 0 1 0 8 1
pintype=io
}
P 4200 12500 3900 12500 1 0 0
{
T 4000 12550 5 8 1 1 0 0 1
pinnumber=66
T 4000 12450 5 8 0 1 0 2 1
pinseq=40
T 3850 12500 9 8 1 1 0 6 1
pinlabel=EM_NCS0
T 3850 12500 5 8 0 1 0 8 1
pintype=io
}
P 4200 12100 3900 12100 1 0 0
{
T 4000 12150 5 8 1 1 0 0 1
pinnumber=65
T 4000 12050 5 8 0 1 0 2 1
pinseq=41
T 3850 12100 9 8 1 1 0 6 1
pinlabel=EM_NBE0
T 3850 12100 5 8 0 1 0 8 1
pintype=io
}
P 4200 11700 3900 11700 1 0 0
{
T 4000 11750 5 8 1 1 0 0 1
pinnumber=64
T 4000 11650 5 8 0 1 0 2 1
pinseq=42
T 3850 11700 9 8 1 1 0 6 1
pinlabel=EM_NCS1
T 3850 11700 5 8 0 1 0 8 1
pintype=io
}
P 4200 11300 3900 11300 1 0 0
{
T 4000 11350 5 8 1 1 0 0 1
pinnumber=63
T 4000 11250 5 8 0 1 0 2 1
pinseq=43
T 3850 11300 9 8 1 1 0 6 1
pinlabel=EM_NWP
T 3850 11300 5 8 0 1 0 8 1
pintype=io
}
P 4200 10900 3900 10900 1 0 0
{
T 4000 10950 5 8 1 1 0 0 1
pinnumber=62
T 4000 10850 5 8 0 1 0 2 1
pinseq=44
T 3850 10900 9 8 1 1 0 6 1
pinlabel=EM_A9
T 3850 10900 5 8 0 1 0 8 1
pintype=io
}
P 4200 10500 3900 10500 1 0 0
{
T 4000 10550 5 8 1 1 0 0 1
pinnumber=61
T 4000 10450 5 8 0 1 0 2 1
pinseq=45
T 3850 10500 9 8 1 1 0 6 1
pinlabel=EM_A4
T 3850 10500 5 8 0 1 0 8 1
pintype=io
}
P 4200 10100 3900 10100 1 0 0
{
T 4000 10150 5 8 1 1 0 0 1
pinnumber=60
T 4000 10050 5 8 0 1 0 2 1
pinseq=46
T 3850 10100 9 8 1 1 0 6 1
pinlabel=EM_A10
T 3850 10100 5 8 0 1 0 8 1
pintype=io
}
P 4200 9700 3900 9700 1 0 0
{
T 4000 9750 5 8 1 1 0 0 1
pinnumber=59
T 4000 9650 5 8 0 1 0 2 1
pinseq=47
T 3850 9700 9 8 1 1 0 6 1
pinlabel=EM_A3
T 3850 9700 5 8 0 1 0 8 1
pintype=io
}
P 4200 9300 3900 9300 1 0 0
{
T 4000 9350 5 8 1 1 0 0 1
pinnumber=58
T 4000 9250 5 8 0 1 0 2 1
pinseq=48
T 3850 9300 9 8 1 1 0 6 1
pinlabel=EM_A1
T 3850 9300 5 8 0 1 0 8 1
pintype=io
}
P 4200 8900 3900 8900 1 0 0
{
T 4000 8950 5 8 1 1 0 0 1
pinnumber=57
T 4000 8850 5 8 0 1 0 2 1
pinseq=49
T 3850 8900 9 8 1 1 0 6 1
pinlabel=EM_A6
T 3850 8900 5 8 0 1 0 8 1
pintype=io
}
P 4200 8500 3900 8500 1 0 0
{
T 4000 8550 5 8 1 1 0 0 1
pinnumber=56
T 4000 8450 5 8 0 1 0 2 1
pinseq=50
T 3850 8500 9 8 1 1 0 6 1
pinlabel=EM_D0
T 3850 8500 5 8 0 1 0 8 1
pintype=io
}
P 4200 8100 3900 8100 1 0 0
{
T 4000 8150 5 8 1 1 0 0 1
pinnumber=55
T 4000 8050 5 8 0 1 0 2 1
pinseq=51
T 3850 8100 9 8 1 1 0 6 1
pinlabel=EM_D9
T 3850 8100 5 8 0 1 0 8 1
pintype=io
}
P 4200 7700 3900 7700 1 0 0
{
T 4000 7750 5 8 1 1 0 0 1
pinnumber=54
T 4000 7650 5 8 0 1 0 2 1
pinseq=52
T 3850 7700 9 8 1 1 0 6 1
pinlabel=EM_D8
T 3850 7700 5 8 0 1 0 8 1
pintype=io
}
P 4200 7300 3900 7300 1 0 0
{
T 4000 7350 5 8 1 1 0 0 1
pinnumber=53
T 4000 7250 5 8 0 1 0 2 1
pinseq=53
T 3850 7300 9 8 1 1 0 6 1
pinlabel=EM_D1
T 3850 7300 5 8 0 1 0 8 1
pintype=io
}
P 4200 6900 3900 6900 1 0 0
{
T 4000 6950 5 8 1 1 0 0 1
pinnumber=52
T 4000 6850 5 8 0 1 0 2 1
pinseq=54
T 3850 6900 9 8 1 1 0 6 1
pinlabel=EM_D13
T 3850 6900 5 8 0 1 0 8 1
pintype=io
}
P 4200 6500 3900 6500 1 0 0
{
T 4000 6550 5 8 1 1 0 0 1
pinnumber=51
T 4000 6450 5 8 0 1 0 2 1
pinseq=55
T 3850 6500 9 8 1 1 0 6 1
pinlabel=EM_D6
T 3850 6500 5 8 0 1 0 8 1
pintype=io
}
P 4200 6100 3900 6100 1 0 0
{
T 4000 6150 5 8 1 1 0 0 1
pinnumber=50
T 4000 6050 5 8 0 1 0 2 1
pinseq=56
T 3850 6100 9 8 1 1 0 6 1
pinlabel=EM_D14
T 3850 6100 5 8 0 1 0 8 1
pintype=io
}
P 4200 5700 3900 5700 1 0 0
{
T 4000 5750 5 8 1 1 0 0 1
pinnumber=49
T 4000 5650 5 8 0 1 0 2 1
pinseq=57
T 3850 5700 9 8 1 1 0 6 1
pinlabel=EM_D7
T 3850 5700 5 8 0 1 0 8 1
pintype=io
}
P 4200 5300 3900 5300 1 0 0
{
T 4000 5350 5 8 1 1 0 0 1
pinnumber=48
T 4000 5250 5 8 0 1 0 2 1
pinseq=58
T 3850 5300 9 8 1 1 0 6 1
pinlabel=GPIO151_RXD1
T 3850 5300 5 8 0 1 0 8 1
pintype=io
}
P 4200 4900 3900 4900 1 0 0
{
T 4000 4950 5 8 1 1 0 0 1
pinnumber=47
T 4000 4850 5 8 0 1 0 2 1
pinseq=59
T 3850 4900 9 8 1 1 0 6 1
pinlabel=GPIO150_MMC3_WP
T 3850 4900 5 8 0 1 0 8 1
pintype=io
}
P 4200 4500 3900 4500 1 0 0
{
T 4000 4550 5 8 1 1 0 0 1
pinnumber=46
T 4000 4450 5 8 0 1 0 2 1
pinseq=60
T 3850 4500 9 8 1 1 0 6 1
pinlabel=4030GP2_N_MMC3_CD
T 3850 4500 5 8 0 1 0 8 1
pintype=io
}
P 4200 4100 3900 4100 1 0 0
{
T 4000 4150 5 8 1 1 0 0 1
pinnumber=45
T 4000 4050 5 8 0 1 0 2 1
pinseq=61
T 3850 4100 9 8 1 1 0 6 1
pinlabel=GPIO173_SPI1_MISO
T 3850 4100 5 8 0 1 0 8 1
pintype=io
}
P 4200 3700 3900 3700 1 0 0
{
T 4000 3750 5 8 1 1 0 0 1
pinnumber=44
T 4000 3650 5 8 0 1 0 2 1
pinseq=62
T 3850 3700 9 8 1 1 0 6 1
pinlabel=GPIO172_SPI1_MOSI
T 3850 3700 5 8 0 1 0 8 1
pintype=io
}
P 4200 3300 3900 3300 1 0 0
{
T 4000 3350 5 8 1 1 0 0 1
pinnumber=43
T 4000 3250 5 8 0 1 0 2 1
pinseq=63
T 3850 3300 9 8 1 1 0 6 1
pinlabel=GPIO171_SPI1_CLK
T 3850 3300 5 8 0 1 0 8 1
pintype=io
}
P 4200 2900 3900 2900 1 0 0
{
T 4000 2950 5 8 1 1 0 0 1
pinnumber=42
T 4000 2850 5 8 0 1 0 2 1
pinseq=64
T 3850 2900 9 8 1 1 0 6 1
pinlabel=GPIO175_SPI1_CS1
T 3850 2900 5 8 0 1 0 8 1
pintype=io
}
P 4200 2500 3900 2500 1 0 0
{
T 4000 2550 5 8 1 1 0 0 1
pinnumber=41
T 4000 2450 5 8 0 1 0 2 1
pinseq=65
T 3850 2500 9 8 1 1 0 6 1
pinlabel=GPIO114_SPI1_NIRQ
T 3850 2500 5 8 0 1 0 8 1
pintype=io
}
P 4200 2100 3900 2100 1 0 0
{
T 4000 2150 5 8 1 1 0 0 1
pinnumber=40
T 4000 2050 5 8 0 1 0 2 1
pinseq=66
T 3850 2100 9 8 1 1 0 6 1
pinlabel=GPIO12_MMC3_CLK
T 3850 2100 5 8 0 1 0 8 1
pintype=io
}
P 4200 1700 3900 1700 1 0 0
{
T 4000 1750 5 8 1 1 0 0 1
pinnumber=39
T 4000 1650 5 8 0 1 0 2 1
pinseq=67
T 3850 1700 9 8 1 1 0 6 1
pinlabel=GPIO20_MMC3_D2
T 3850 1700 5 8 0 1 0 8 1
pintype=io
}
P 4200 1300 3900 1300 1 0 0
{
T 4000 1350 5 8 1 1 0 0 1
pinnumber=38
T 4000 1250 5 8 0 1 0 2 1
pinseq=68
T 3850 1300 9 8 1 1 0 6 1
pinlabel=GPIO23_MMC3_DAT5
T 3850 1300 5 8 0 1 0 8 1
pintype=io
}
P 4200 900 3900 900 1 0 0
{
T 4000 950 5 8 1 1 0 0 1
pinnumber=37
T 4000 850 5 8 0 1 0 2 1
pinseq=69
T 3850 900 9 8 1 1 0 6 1
pinlabel=GPIO22_MMC3_DAT6
T 3850 900 5 8 0 1 0 8 1
pintype=io
}
P 4200 500 3900 500 1 0 0
{
T 4000 550 5 8 1 1 0 0 1
pinnumber=36
T 4000 450 5 8 0 1 0 2 1
pinseq=70
T 3850 500 9 8 1 1 0 6 1
pinlabel=GPIO19_MMC3_D1
T 3850 500 5 8 0 1 0 8 1
pintype=io
}
B 400 100 3500 14400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 3900 14600 8 10 1 1 0 6 1
refdes=J?
T 400 14600 9 10 1 0 0 0 1
AVX 5602-24 Overo2
T 400 14800 5 10 0 0 0 0 1
device=AVX5602-24
T 400 15000 5 10 0 0 0 0 1
footprint=AVX5602-24
T 400 15200 5 10 0 0 0 0 1
author=jblum
T 400 15400 5 10 0 0 0 0 1
documentation=http://www.avx.com/prodinfo_listing.asp
T 400 15600 5 10 0 0 0 0 1
description=70 pin avx header taylored for overo
T 400 15800 5 10 0 0 0 0 1
numslots=0
