<root><simulation><result_generated_time />2023-05-16 18:38:46<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />8/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [728, 1, 1], 'I': [8, 1, 1], 'O': [91, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 2), ('K', 13)], [('C', 4), ('K', 7)]], [], []]<I />[[[('K', 13)], [('K', 7)]], [[('C', 2)], [('C', 4)]], [], []]<O />[[[('C', 2)], [('C', 4)]], [[('K', 13)], [('K', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5)], [('C', 64), ('K', 6)], []]<I />[[], [('OY', 5), ('OX', 5), ('C', 64), ('K', 6)], []]<O />[[], [('OY', 5), ('OX', 5), ('C', 64), ('K', 6)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 25, 1, 1], 'I': [91.0, 1.0, 6.0, 1.0], 'O': [8.0, 1, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2236416, 2236416], 'I': [8, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.07, 0.0], 'I': [0.02, 0.07, 0.0], 'O': [0.02, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 34944, 2236416], 'I': [8, 102400, 102400], 'O': [8, 18200, 109200], 'O_partial': [8, 18200, 0], 'O_final': [0, 0, 109200]}<total_unit_count />{'W': [728, 728, 1, 1], 'I': [728, 8, 1, 1], 'O': [728, 91, 1, 1]}<unique_unit_count />{'W': [728, 728, 1, 1], 'I': [8, 8, 1, 1], 'O': [91, 91, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [91.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[279552, 279552], [279552, 279552], [279552, 0]]<I />[[76800, 76800], [76800, 12800], [12800, 0]]<O />[[(859950, 873600), (873600, 859950)], [(859950, 873600), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(859950, 873600), (873600, 859950)], [(859950, 873600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[34944, 34944], [4368, 4368], [1092, 0]]<I />[[9600, 9600], [1200, 200], [50, 0]]<O />[[(107494, 109200), (109200, 107494)], [(13437, 13650), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([107494, 109200], [109200, 107494]), ([13437, 13650], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />2841600</mac_count></basic_info><energy><total_energy />15425087.7<mem_energy_breakdown><W />[24.5, 865.7, 1454.4]<I />[6.7, 144.9, 66.6]<O />[151.8, 2705.3, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />142080.0<total />15419596.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3713<utilization_without_data_loading />0.4941<utilization_spatial />0.7109<utilization_temporal_with_data_loading />0.5223<mac_utilize_temporal_without_data_loading />0.695</mac_array_utilization><latency><latency_cycle_with_data_loading />18382<latency_cycle_without_data_loading />13813<ideal_computing_cycle />9600<data_loading><load_cycle_total />4569<load_cycle_individual />{'W': [12, 4368, 0], 'I': [1, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 200}</data_loading><mem_stalling><mem_stall_cycle_total />4213<mem_stall_cycle_individual />{'W': [[-9599], [-9575, -5362], [-9600, -9600]], 'I': [[-9599], [-9599, -9599], [-9600, -9600]], 'O': [[-9600], [-9600, 0], [-9387, -9547]]}<mem_stall_cycle_shared />{'W': [[-9599], [-9575, 4213], [0, 0]], 'I': [[-9599], [-9599, 4213], [0, 0]], 'O': [[-9600], [-9600, 0], [-9387, -9547]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2236416, 2236416], 'I': [8, 102400, 102400], 'O': [8, 109200, 109200], 'O_partial': [8, 109200, 0], 'O_final': [0, 0, 109200]}<data_size_each_level_total />{'W': [5824, 2236416, 2236416], 'I': [64, 102400, 102400], 'O': [728, 109200, 109200]}<loop_cycles_each_level />{'W': [25, 9600, 9600], 'I': [1, 9600, 9600], 'O': [1, 9600, 9600]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [1, 6, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [233.0, 233.0], [233.0, 233.0]], 'I': [[8.0, 8.0], [64.0, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [728.0, 11.4], [11.4, 11.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [5824.0, 233.0], [233.0, 233.0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 10.7]], 'O': [[8.0, 8.0], [728.0, 11.4], [11.4, 11.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [233.0, 233.0], [233.0, 0]], 'I': [[8.0, 8.0], [64.0, 10.7], [10.7, 0]], 'O': [[8.0, 8.0], [728.0, 11.4], [11.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [1036.3, 971.6], [243.6, 11.4]], 'I': [[8.0, 8.0], [1036.3, 971.6], [243.6, 11.4]], 'O': [[8.0, 8.0], [1036.3, 971.6], [243.6, 11.4]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9600], [25, 25, 384], [9600, 9600, 1]], 'I': [[1, 1, 9600], [1, 1, 9600], [9600, 9600, 1]], 'O': [[1, 1, 9600], [1, 1, 9600], [9600, 9600, 1]]}<trans_time_real />{'W': [[0, 1, 9600], [[0, 25, 384], [11, 25, 384]], [[4368, 9600, 1], [1092, 9600, 1]]], 'I': [[0, 1, 9600], [[0, 1, 9600], [0, 1, 9600]], [[200, 9600, 1], [50, 9600, 1]]], 'O': [[0, 1, 9600], [[0, 1, 9600], [1, 1, 9600]], [[213, 9600, 1], [53, 9600, 1]]]}<single_stall_cycle />{'W': [[-1], [-25, -14], [-5232, -8508]], 'I': [[-1], [-1, -1], [-9400, -9550]], 'O': [[-1], [-1, 0], [-9387, -9547]]}<single_stall_count />{'W': [9599, 383, 0], 'I': [9599, 9599, 0], 'O': [9600, 9600, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}, 1: {'W': [4213, 0], 'I': [0, 0], 'O': [9600, 213]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9600, -9600], [-9387, -9600]], 1: [[4213, -9600], [0, -9387]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>