# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Compare10_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial LCD Controller/Serial Receiver/Compare10/Compare10.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:16:41 on May 18,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Miguel Portela/Desktop/LIC/Hardware/Serial LCD Controller/Serial Receiver/Compare10/Compare10.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Compare10
# -- Compiling architecture behavioral of Compare10
# End time: 16:16:41 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/Miguel Portela/Desktop/LIC/TestBench/Serial LCD Controller/Serial Receiver/Compare10/Compare10_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:01 on May 18,2024
# vcom -reportprogress 300 -work work C:/Users/Miguel Portela/Desktop/LIC/TestBench/Serial LCD Controller/Serial Receiver/Compare10/Compare10_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Compare10_tb
# -- Compiling architecture behavioral of Compare10_tb
# End time: 16:17:01 on May 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.compare10_tb
# vsim work.compare10_tb 
# Start time: 16:17:05 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.compare10_tb(behavioral)
# Loading work.compare10(behavioral)
add wave -position insertpoint  \
sim:/compare10_tb/Data_tb \
sim:/compare10_tb/R_tb
run
run
run
run
# End time: 16:18:01 on May 18,2024, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
