
---------- Begin Simulation Statistics ----------
host_inst_rate                                 382568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402620                       # Number of bytes of host memory used
host_seconds                                    52.28                       # Real time elapsed on the host
host_tick_rate                              329924581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017248                       # Number of seconds simulated
sim_ticks                                 17247966500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3277356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19973.210218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 17134.465339                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3220282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1139951000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017415                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    953087500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016972                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55624                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 20431.912486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17320.933914                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      54165000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              124                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     43770000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2527                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54166.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.871157                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       487500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6249755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 19993.570532                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 17142.568485                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6190030                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1194116000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009556                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59725                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency    996857500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009305                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975091                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.493633                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6249755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 19993.570532                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 17142.568485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6190030                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1194116000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009556                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59725                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency    996857500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009305                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56899                       # number of replacements
system.cpu.dcache.sampled_refs                  57923                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.493633                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6190298                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503792935000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2467                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11899955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48346.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57312.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11899942                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         628500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       458500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1322215.777778                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11899955                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48346.153846                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57312.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11899942                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          628500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012824                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.565783                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11899955                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48346.153846                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57312.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11899942                       # number of overall hits
system.cpu.icache.overall_miss_latency         628500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       458500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.565783                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11899942                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 32301.803907                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       219910681                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  6808                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     56316.964286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40348.214286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2186                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency              6307500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.048738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                        112                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency         4519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.048738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                   112                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56201.716154                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40235.490463                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          48292                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              412633000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.131970                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         7342                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         295328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.131934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7340                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56565.502183                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40521.834061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12953500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9279500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2467                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.418828                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57932                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56203.447813                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40237.184648                       # average overall mshr miss latency
system.l2.demand_hits                           50478                       # number of demand (read+write) hits
system.l2.demand_miss_latency               418940500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.128668                       # miss rate for demand accesses
system.l2.demand_misses                          7454                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          299847500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.128634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     7452                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.423747                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.045302                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6942.664327                       # Average occupied blocks per context
system.l2.occ_blocks::1                    742.229296                       # Average occupied blocks per context
system.l2.overall_accesses                      57932                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56203.447813                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  36448.680295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          50478                       # number of overall hits
system.l2.overall_miss_latency              418940500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.128668                       # miss rate for overall accesses
system.l2.overall_misses                         7454                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         519758181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.246151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   14260                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.677291                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4611                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           12                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         6820                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             6808                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                            871                       # number of replacements
system.l2.sampled_refs                          14192                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7684.893623                       # Cycle average of tags in use
system.l2.total_refs                            48520                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              184                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27451023                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1689988                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1696581                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        77335                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1954476                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1965214                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        62824                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6739606                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.506792                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.790358                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2208285     32.77%     32.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2894421     42.95%     75.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        85354      1.27%     76.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        59778      0.89%     77.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       742886     11.02%     88.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       681419     10.11%     99.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         2983      0.04%     99.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1656      0.02%     99.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        62824      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6739606                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        77331                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1984964                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.704491                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.704491                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        15395                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10569                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13057534                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3776363                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2946634                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       302680                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            9                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1213                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3536325                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3517735                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18590                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1826810                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1809054                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17756                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1709515                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1708681                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             834                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1965214                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1890699                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4861695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        30006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13193189                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         92846                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.278955                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1890699                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1689988                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.872727                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7042286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.873424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.785664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4071290     57.81%     57.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         886284     12.59%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          62833      0.89%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          38893      0.55%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         344332      4.89%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         630473      8.95%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          20182      0.29%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         490217      6.96%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         497782      7.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7042286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  2623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1728537                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              394204                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.628232                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3536325                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1709515                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9155076                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11407087                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.744077                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6812085                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.619196                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11429300                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        80297                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           380                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1907147                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       144411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1790112                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12471945                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1826810                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       143552                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11470749                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       302680                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           25                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        79676                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4035                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5410                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       335058                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       292878                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5410                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        71440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.419465                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.419465                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8033390     69.17%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1842764     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1738148     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11614302                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8092                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000697                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         8092    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7042286                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.649223                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.284698                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1177400     16.72%     16.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2464379     34.99%     51.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2286558     32.47%     84.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        80188      1.14%     85.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       871692     12.38%     97.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       130369      1.85%     99.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        24826      0.35%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6318      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          556      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7042286                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.648609                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12077741                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11614302                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1951825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          666                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       855638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1890700                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1890699                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       712206                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       659166                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1907147                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1790112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7044909                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        10685                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents           78                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3814062                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         4366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          397                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18199142                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12931359                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8755910                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2910065                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       302680                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         4793                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1794003                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts         9152                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   172                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
