{
  "organization" : "chipsalliance",
  "repository" : "rocket-chip",
  "creationDate" : 1568303715000,
  "githubStatus" : {
    "Ok" : {
      "updateDate" : 1723550865103
    }
  },
  "githubInfo" : {
    "homepage" : null,
    "description" : "Rocket Chip Generator",
    "logo" : "https://avatars.githubusercontent.com/u/46612642?v=4",
    "stars" : 3130,
    "forks" : 1101,
    "watchers" : 195,
    "issues" : 280,
    "creationDate" : 1410505470000,
    "readme" : "<div id=\"readme\" class=\"md\" data-path=\"README.md\"><article class=\"markdown-body entry-content container-lg\" itemprop=\"text\"><div class=\"markdown-heading\" dir=\"auto\"><h1 class=\"heading-element\" dir=\"auto\">Rocket Chip Generator ðŸš€ <a target=\"_blank\" rel=\"noopener noreferrer\" href=\"https://github.com/chipsalliance/rocket-chip/workflows/Continuous%20Integration/badge.svg?branch=master\"><img src=\"https://github.com/chipsalliance/rocket-chip/workflows/Continuous%20Integration/badge.svg?branch=master\" alt=\"Build Status\" style=\"max-width: 100%;\"></a></h1><a id=\"user-content-rocket-chip-generator-rocket-\" class=\"anchor\" aria-label=\"Permalink: Rocket Chip Generator :rocket: \" href=\"#rocket-chip-generator-rocket-\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">This repository contains the Rocket chip generator necessary to instantiate\nthe RISC-V Rocket Core. For more information on Rocket Chip, please consult our <a href=\"https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html\" rel=\"nofollow\">technical report</a>.</p>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\">RocketChip Dev Meeting</h2><a id=\"user-content-rocketchip-dev-meeting\" class=\"anchor\" aria-label=\"Permalink: RocketChip Dev Meeting\" href=\"#rocketchip-dev-meeting\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">RocketChip development meetings happen every 2 weeks on Wednesday 17:00 â€“ 18:00am CST (Pacific Time - Los Angeles) with meeting notes <a href=\"https://docs.google.com/document/d/1NjDnf-i10QE0y-qI94A67uCspDRdCIS_IRTm4jc0Ycc\" rel=\"nofollow\">here</a>:</p>\n<ul dir=\"auto\">\n<li>Click <a href=\"https://calendar.google.com/calendar/ical/c_699527d804418f900468a49b413d1f9c08e13c0f3f872ce551fc0470d4cdf983%40group.calendar.google.com/public/basic.ics\" rel=\"nofollow\">here</a> to subscribe Meeting Schedule(iCal format)</li>\n<li>Click <a href=\"https://calendar.google.com/calendar/embed?src=c_699527d804418f900468a49b413d1f9c08e13c0f3f872ce551fc0470d4cdf983%40group.calendar.google.com\" rel=\"nofollow\">here</a> to view Meeting Schedule via Google Calendar</li>\n<li>Click <a href=\"https://sifive.zoom.us/j/93899365000?pwd=UG1HSFJ4ODFzR2dhMHU2bUNqbXc3Zz09\" rel=\"nofollow\">here</a> to join Zoom meeting (ID: 93899365000, passcode: 754340)</li>\n</ul>\n<p dir=\"auto\">For possible time adjustments, they will be negotiated in Slack and published in the calendar.</p>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\">Table of Contents</h2><a id=\"user-content-table-of-contents\" class=\"anchor\" aria-label=\"Permalink: Table of Contents\" href=\"#table-of-contents\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<ul dir=\"auto\">\n<li><a href=\"#quick\">Quick instructions</a> for those who want to dive directly into the details without knowing exactly what's in the repository.</li>\n<li><a href=\"#what\">What's in the Rocket chip generator repository?</a></li>\n<li><a href=\"#how\">How should I use the Rocket chip generator?</a>\n<ul dir=\"auto\">\n<li><a href=\"#emulator\">Using the cycle-accurate Verilator simulation</a></li>\n<li><a href=\"#fpga\">Mapping a Rocket core down to an FPGA</a></li>\n<li><a href=\"#vlsi\">Pushing a Rocket core through the VLSI tools</a></li>\n</ul>\n</li>\n<li><a href=\"#param\">How can I parameterize my Rocket chip?</a></li>\n<li><a href=\"#debug\">Debugging with GDB</a></li>\n<li><a href=\"#ide\">Building Rocket Chip with an IDE</a></li>\n<li><a href=\"#contributors\">Contributors</a></li>\n</ul>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-quick\"></a> Quick Instructions</h2><a id=\"user-content--quick-instructions\" class=\"anchor\" aria-label=\"Permalink:  Quick Instructions\" href=\"#-quick-instructions\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">Checkout The Code</h3><a id=\"user-content-checkout-the-code\" class=\"anchor\" aria-label=\"Permalink: Checkout The Code\" href=\"#checkout-the-code\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"$ git clone https://github.com/ucb-bar/rocket-chip.git\n$ cd rocket-chip\n$ git submodule update --init\"><pre class=\"notranslate\"><code>$ git clone https://github.com/ucb-bar/rocket-chip.git\n$ cd rocket-chip\n$ git submodule update --init\n</code></pre></div>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">Install Necessary Dependencies</h3><a id=\"user-content-install-necessary-dependencies\" class=\"anchor\" aria-label=\"Permalink: Install Necessary Dependencies\" href=\"#install-necessary-dependencies\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">You may need to install some additional packages to use this repository.\nRather than list all dependencies here, please see the appropriate section of the READMEs for each of the subprojects:</p>\n<ul dir=\"auto\">\n<li><a href=\"https://github.com/freechipsproject/rocket-tools/blob/master/README.md\">rocket-tools \"Ubuntu Packages Needed\"</a></li>\n<li><a href=\"https://github.com/ucb-bar/chisel3#installation\">chisel3 \"Installation\"</a></li>\n</ul>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">Building The Project</h3><a id=\"user-content-building-the-project\" class=\"anchor\" aria-label=\"Permalink: Building The Project\" href=\"#building-the-project\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">Generating verilog</p>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"$ make verilog\"><pre class=\"notranslate\"><code>$ make verilog\n</code></pre></div>\n<p dir=\"auto\">Generating verilog for a specific Config</p>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"$ make verilog CONFIG=DefaultSmallConfig\"><pre class=\"notranslate\"><code>$ make verilog CONFIG=DefaultSmallConfig\n</code></pre></div>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">Keeping Your Repo Up-to-Date</h3><a id=\"user-content-keeping-your-repo-up-to-date\" class=\"anchor\" aria-label=\"Permalink: Keeping Your Repo Up-to-Date\" href=\"#keeping-your-repo-up-to-date\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">If you are trying to keep your repo up to date with this GitHub repo,\nyou also need to keep the submodules and tools up to date.</p>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"$ # Get the newest versions of the files in this repo\n$ git pull origin master\n$ # Make sure the submodules have the correct versions\n$ git submodule update --init --recursive\"><pre class=\"notranslate\"><code>$ # Get the newest versions of the files in this repo\n$ git pull origin master\n$ # Make sure the submodules have the correct versions\n$ git submodule update --init --recursive\n</code></pre></div>\n<p dir=\"auto\">If rocket-tools version changes, you should recompile and install rocket-tools according to the directions in the <a href=\"https://github.com/freechipsproject/rocket-tools/blob/master/README.md\">rocket-tools/README</a>.</p>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"$ cd rocket-tools\n$ ./build.sh\n$ ./build-rv32ima.sh (if you are using RV32)\"><pre class=\"notranslate\"><code>$ cd rocket-tools\n$ ./build.sh\n$ ./build-rv32ima.sh (if you are using RV32)\n</code></pre></div>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-what\"></a> What's in the Rocket chip generator repository?</h2><a id=\"user-content--whats-in-the-rocket-chip-generator-repository\" class=\"anchor\" aria-label=\"Permalink:  What's in the Rocket chip generator repository?\" href=\"#-whats-in-the-rocket-chip-generator-repository\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">The rocket-chip repository is a meta-repository that points to several\nsub-repositories using <a href=\"http://git-scm.com/book/en/Git-Tools-Submodules\" rel=\"nofollow\">Git submodules</a>.\nThose repositories contain tools needed to generate and test SoC designs.\nThis respository also contains code that is used to generate RTL.\nHardware generation is done using <a href=\"http://chisel.eecs.berkeley.edu\" rel=\"nofollow\">Chisel</a>,\na hardware construction language embedded in Scala.\nThe rocket-chip generator is a Scala program that invokes the Chisel compiler\nin order to emit RTL describing a complete SoC.\nThe following sections describe the components of this repository.</p>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-what_submodules\"></a>Git Submodules</h3><a id=\"user-content-git-submodules\" class=\"anchor\" aria-label=\"Permalink: Git Submodules\" href=\"#git-submodules\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\"><a href=\"https://git-scm.com/book/en/v2/Git-Tools-Submodules\" rel=\"nofollow\">Git submodules</a> allow you to keep a Git repository as a subdirectory of another Git repository.\nFor projects being co-developed with the Rocket Chip Generator, we have often found it expedient to track them as submodules,\nallowing for rapid exploitation of new features while keeping commit histories separate.\nAs submoduled projects adopt stable public APIs, we transition them to external dependencies.\nHere are the submodules that are currently being tracked in the rocket-chip repository:</p>\n<ul dir=\"auto\">\n<li><strong>chisel3</strong>\n(<a href=\"https://github.com/ucb-bar/chisel3\">https://github.com/ucb-bar/chisel3</a>):\nThe Rocket Chip Generator uses <a href=\"http://chisel.eecs.berkeley.edu\" rel=\"nofollow\">Chisel</a> to generate RTL.</li>\n<li><strong>firrtl</strong>\n(<a href=\"https://github.com/ucb-bar/firrtl\">https://github.com/ucb-bar/firrtl</a>):\n<a href=\"http://bar.eecs.berkeley.edu/projects/2015-firrtl.html\" rel=\"nofollow\">Firrtl (Flexible Internal Representation for RTL)</a>\nis the intermediate representation of RTL constructions used by Chisel3.\nThe Chisel3 compiler generates a Firrtl representation,\nfrom which the final product (Verilog code, C code, etc) is generated.</li>\n<li><strong>hardfloat</strong>\n(<a href=\"https://github.com/ucb-bar/berkeley-hardfloat\">https://github.com/ucb-bar/berkeley-hardfloat</a>):\nHardfloat holds Chisel code that generates parameterized IEEE 754-2008 compliant\nfloating-point units used for fused multiply-add operations, conversions\nbetween integer and floating-point numbers, and conversions between\nfloating-point conversions with different precision.</li>\n<li><strong>rocket-tools</strong>\n(<a href=\"https://github.com/freechipsproject/rocket-tools\">https://github.com/freechipsproject/rocket-tools</a>):\nWe tag a version of RISC-V software tools that work with the RTL committed in this repository.</li>\n<li><strong>torture</strong>\n(<a href=\"https://github.com/ucb-bar/riscv-torture\">https://github.com/ucb-bar/riscv-torture</a>):\nThis module is used to generate and execute constrained random instruction streams that can\nbe used to stress-test both the core and uncore portions of the design.</li>\n</ul>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-what_packages\"></a>Scala Packages</h3><a id=\"user-content-scala-packages\" class=\"anchor\" aria-label=\"Permalink: Scala Packages\" href=\"#scala-packages\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">In addition to submodules that track independent Git repositories,\nthe rocket-chip code base is itself factored into a number of Scala packages.\nThese packages are all found within the src/main/scala directory.\nSome of these packages provide Scala utilities for generator configuration,\nwhile other contain the actual Chisel RTL generators themselves.\nHere is a brief description of what can be found in each package:</p>\n<ul dir=\"auto\">\n<li><strong>amba</strong>\nThis RTL package uses diplomacy to generate bus implementations of AMBA protocols, including AXI4, AHB-lite, and APB.</li>\n<li><strong>config</strong>\nThis utility package provides Scala interfaces for configuring a generator via a dynamically-scoped\nparameterization library.</li>\n<li><strong>coreplex</strong>\nThis RTL package generates a complete coreplex by gluing together a variety of components from other packages,\nincluding: tiled Rocket cores, a system bus network, coherence agents, debug devices, interrupt handlers, externally-facing peripherals,\nclock-crossers and converters from TileLink to external bus protocols (e.g. AXI or AHB).</li>\n<li><strong>devices</strong>\nThis RTL package contains implementations for peripheral devices, including the Debug module and various TL slaves.</li>\n<li><strong>diplomacy</strong>\nThis utility package extends Chisel by allowing for two-phase hardware elaboration, in which certain parameters\nare dynamically negotiated between modules. For more information about diplomacy, see <a href=\"https://carrv.github.io/2017/papers/cook-diplomacy-carrv2017.pdf\" rel=\"nofollow\">this paper</a>.</li>\n<li><strong>groundtest</strong>\nThis RTL package generates synthesizable hardware testers that emit randomized\nmemory access streams in order to stress-tests the uncore memory hierarchy.</li>\n<li><strong>jtag</strong>\nThis RTL package provides definitions for generating JTAG bus interfaces.</li>\n<li><strong>regmapper</strong>\nThis utility package generates slave devices with a standardized interface for accessing their memory-mapped registers.</li>\n<li><strong>rocket</strong>\nThis RTL package generates the Rocket in-order pipelined core,\nas well as the L1 instruction and data caches.\nThis library is intended to be used by a chip generator that instantiates the\ncore within a memory system and connects it to the outside world.</li>\n<li><strong>tile</strong>\nThis RTL package contains components that can be combined with cores to construct tiles, such as FPUs and accelerators.</li>\n<li><strong>tilelink</strong>\nThis RTL package uses diplomacy to generate bus implementations of the TileLink protocol. It also contains a variety\nof adapters and protocol converters.</li>\n<li><strong>system</strong>\nThis top-level utility package invokes Chisel to elaborate a particular configuration of a coreplex,\nalong with the appropriate testing collateral.</li>\n<li><strong>unittest</strong>\nThis utility package contains a framework for generateing synthesizable hardware testers of individual modules.</li>\n<li><strong>util</strong>\nThis utility package provides a variety of common Scala and Chisel constructs that are re-used across\nmultiple other packages,</li>\n</ul>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-what_else\"></a>Other Resources</h3><a id=\"user-content-other-resources\" class=\"anchor\" aria-label=\"Permalink: Other Resources\" href=\"#other-resources\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">Outside of Scala, we also provide a variety of resources to create a complete SoC implementation and\ntest the generated designs.</p>\n<ul dir=\"auto\">\n<li><strong>bootrom</strong>\nSources for the first-stage bootloader included in the BootROM.</li>\n<li><strong>csrc</strong>\nC sources for use with Verilator simulation.</li>\n<li><strong>docs</strong>\nDocumentation, tutorials, etc for specific parts of the codebase.</li>\n<li><strong>emulator</strong>\nDirectory in which Verilator simulations are compiled and run.</li>\n<li><strong>regression</strong>\nDefines continuous integration and nightly regression suites.</li>\n<li><strong>scripts</strong>\nUtilities for parsing the output of simulations or manipulating the contents of source files.</li>\n<li><strong>vsim</strong>\nDirectory in which Synopsys VCS simulations are compiled and run.</li>\n<li><strong>vsrc</strong>\nVerilog sources containing interfaces, harnesses and VPI.</li>\n</ul>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-ide\"></a> IDEs Support</h2><a id=\"user-content--ides-support\" class=\"anchor\" aria-label=\"Permalink:  IDEs Support\" href=\"#-ides-support\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">The Rocket Chip Scala build uses <a href=\"https://github.com/com-lihaoyi/mill\">mill</a> as build tool.</p>\n<p dir=\"auto\">IDEs like <a href=\"https://www.jetbrains.com/idea/\" rel=\"nofollow\">IntelliJ</a> and <a href=\"https://code.visualstudio.com/\" rel=\"nofollow\">VSCode</a> are popular in the Scala community and work with Rocket Chip.</p>\n<p dir=\"auto\">The Rocket Chip currently uses <code>nix</code> to configure the build and/or development environment, you need to install it first depending on your OS distro.</p>\n<p dir=\"auto\">Then follow the steps:</p>\n<ol dir=\"auto\">\n<li>\n<p dir=\"auto\">Generate BSP config by running:</p>\n<div class=\"snippet-clipboard-content notranslate position-relative overflow-auto\" data-snippet-clipboard-copy-content=\"mill mill.bsp.BSP/install\"><pre class=\"notranslate\"><code>mill mill.bsp.BSP/install\n</code></pre></div>\n</li>\n<li>\n<p dir=\"auto\">Patch the <code>argv</code> in <code>.bsp/mill-bsp.json</code>, from</p>\n<div class=\"highlight highlight-source-json notranslate position-relative overflow-auto\" dir=\"auto\" data-snippet-clipboard-copy-content=\"{&quot;name&quot;:&quot;mill-bsp&quot;,&quot;argv&quot;:[&quot;/usr/bin/mill&quot;,&quot;--bsp&quot;,&quot;--disable-ticker&quot;,&quot;--color&quot;,&quot;false&quot;,&quot;--jobs&quot;,&quot;1&quot;],&quot;millVersion&quot;:&quot;0.10.9&quot;,&quot;bspVersion&quot;:&quot;2.0.0&quot;,&quot;languages&quot;:[&quot;scala&quot;,&quot;java&quot;]}\"><pre>{<span class=\"pl-ent\">\"name\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>mill-bsp<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"argv\"</span>:[<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>/usr/bin/mill<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--bsp<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--disable-ticker<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--color<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>false<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--jobs<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>1<span class=\"pl-pds\">\"</span></span>],<span class=\"pl-ent\">\"millVersion\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>0.10.9<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"bspVersion\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>2.0.0<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"languages\"</span>:[<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>scala<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>java<span class=\"pl-pds\">\"</span></span>]}</pre></div>\n<p dir=\"auto\">to</p>\n<div class=\"highlight highlight-source-json notranslate position-relative overflow-auto\" dir=\"auto\" data-snippet-clipboard-copy-content=\"{&quot;name&quot;:&quot;mill-bsp&quot;,&quot;argv&quot;:[&quot;/usr/bin/nix&quot;,&quot;develop&quot;,&quot;-c&quot;,&quot;mill&quot;,&quot;--bsp&quot;,&quot;--disable-ticker&quot;,&quot;--color&quot;,&quot;false&quot;,&quot;--jobs&quot;,&quot;1&quot;],&quot;millVersion&quot;:&quot;0.10.9&quot;,&quot;bspVersion&quot;:&quot;2.0.0&quot;,&quot;languages&quot;:[&quot;scala&quot;,&quot;java&quot;]}\"><pre>{<span class=\"pl-ent\">\"name\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>mill-bsp<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"argv\"</span>:[<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>/usr/bin/nix<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>develop<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>-c<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>mill<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--bsp<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--disable-ticker<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--color<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>false<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>--jobs<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>1<span class=\"pl-pds\">\"</span></span>],<span class=\"pl-ent\">\"millVersion\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>0.10.9<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"bspVersion\"</span>:<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>2.0.0<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-ent\">\"languages\"</span>:[<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>scala<span class=\"pl-pds\">\"</span></span>,<span class=\"pl-s\"><span class=\"pl-pds\">\"</span>java<span class=\"pl-pds\">\"</span></span>]}</pre></div>\n</li>\n</ol>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">For IntelliJ users</h3><a id=\"user-content-for-intellij-users\" class=\"anchor\" aria-label=\"Permalink: For IntelliJ users\" href=\"#for-intellij-users\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<ol start=\"3\" dir=\"auto\">\n<li>\n<p dir=\"auto\">Install and configure <a href=\"https://plugins.jetbrains.com/plugin/1347-scala\" rel=\"nofollow\">Scala</a> plugin.</p>\n</li>\n<li>\n<p dir=\"auto\">BSP should be automatically run.\nIf it doesn't, click <code>bsp</code> on the right bar, then right-click on your project to reload.</p>\n</li>\n</ol>\n<div class=\"markdown-heading\" dir=\"auto\"><h3 class=\"heading-element\" dir=\"auto\">For VSCode users</h3><a id=\"user-content-for-vscode-users\" class=\"anchor\" aria-label=\"Permalink: For VSCode users\" href=\"#for-vscode-users\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<ol start=\"3\" dir=\"auto\">\n<li>\n<p dir=\"auto\">Install and configure <a href=\"https://marketplace.visualstudio.com/items?itemName=scalameta.metals\" rel=\"nofollow\">Metals</a> extension.</p>\n</li>\n<li>\n<p dir=\"auto\">Execute VSCode command <code>Metals: Import build</code>.</p>\n</li>\n</ol>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-contributors\"></a> Contributors</h2><a id=\"user-content--contributors\" class=\"anchor\" aria-label=\"Permalink:  Contributors\" href=\"#-contributors\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">Contributing guidelines can be found in <a href=\"CONTRIBUTING.md\">CONTRIBUTING.md</a>.</p>\n<p dir=\"auto\">A list of contributors can be found <a href=\"https://github.com/chipsalliance/rocket-chip/graphs/contributors\">here</a>.</p>\n<div class=\"markdown-heading\" dir=\"auto\"><h2 class=\"heading-element\" dir=\"auto\"><a name=\"user-content-attribution\"></a> Attribution</h2><a id=\"user-content--attribution\" class=\"anchor\" aria-label=\"Permalink:  Attribution\" href=\"#-attribution\"><svg class=\"octicon octicon-link\" viewBox=\"0 0 16 16\" version=\"1.1\" width=\"16\" height=\"16\" aria-hidden=\"true\"><path d=\"m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z\"></path></svg></a></div>\n<p dir=\"auto\">If used for research, please cite Rocket Chip by the technical report:</p>\n<p dir=\"auto\">Krste AsanoviÄ‡, Rimas AviÅ¾ienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Palmer Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Benjamin Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman, <em><a href=\"https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html\" rel=\"nofollow\">The Rocket Chip Generator</a></em>, Technical Report UCB/EECS-2016-17, EECS Department, University of California, Berkeley, April 2016</p>\n</article></div>",
    "contributors" : [
      {
        "login" : "terpstra",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1101706?v=4",
        "url" : "https://github.com/terpstra",
        "contributions" : 1459
      },
      {
        "login" : "aswaterman",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1031106?v=4",
        "url" : "https://github.com/aswaterman",
        "contributions" : 1303
      },
      {
        "login" : "hcook",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/461938?v=4",
        "url" : "https://github.com/hcook",
        "contributions" : 1196
      },
      {
        "login" : "zhemao",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/433799?v=4",
        "url" : "https://github.com/zhemao",
        "contributions" : 678
      },
      {
        "login" : "mwachs5",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/17858596?v=4",
        "url" : "https://github.com/mwachs5",
        "contributions" : 567
      },
      {
        "login" : "yunsup",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/703957?v=4",
        "url" : "https://github.com/yunsup",
        "contributions" : 387
      },
      {
        "login" : "jerryz123",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/14086183?v=4",
        "url" : "https://github.com/jerryz123",
        "contributions" : 204
      },
      {
        "login" : "albertchen-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40366337?v=4",
        "url" : "https://github.com/albertchen-sifive",
        "contributions" : 125
      },
      {
        "login" : "sequencer",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5791019?v=4",
        "url" : "https://github.com/sequencer",
        "contributions" : 119
      },
      {
        "login" : "ingallsj",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/43973001?v=4",
        "url" : "https://github.com/ingallsj",
        "contributions" : 118
      },
      {
        "login" : "brrmorre",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/17229165?v=4",
        "url" : "https://github.com/brrmorre",
        "contributions" : 110
      },
      {
        "login" : "richardxia",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1002748?v=4",
        "url" : "https://github.com/richardxia",
        "contributions" : 96
      },
      {
        "login" : "colinschmidt",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5083958?v=4",
        "url" : "https://github.com/colinschmidt",
        "contributions" : 88
      },
      {
        "login" : "ernie-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/43148441?v=4",
        "url" : "https://github.com/ernie-sifive",
        "contributions" : 86
      },
      {
        "login" : "jackkoenig",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8584418?v=4",
        "url" : "https://github.com/jackkoenig",
        "contributions" : 85
      },
      {
        "login" : "palmer-dabbelt",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1383006?v=4",
        "url" : "https://github.com/palmer-dabbelt",
        "contributions" : 81
      },
      {
        "login" : "rmac-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/36863176?v=4",
        "url" : "https://github.com/rmac-sifive",
        "contributions" : 75
      },
      {
        "login" : "rimasaviz",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/899069?v=4",
        "url" : "https://github.com/rimasaviz",
        "contributions" : 66
      },
      {
        "login" : "derekpappas",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/35471038?v=4",
        "url" : "https://github.com/derekpappas",
        "contributions" : 66
      },
      {
        "login" : "ZenithalHourlyRate",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/19512674?v=4",
        "url" : "https://github.com/ZenithalHourlyRate",
        "contributions" : 56
      },
      {
        "login" : "ccelio",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/788854?v=4",
        "url" : "https://github.com/ccelio",
        "contributions" : 56
      },
      {
        "login" : "huytbvo",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/704929?v=4",
        "url" : "https://github.com/huytbvo",
        "contributions" : 54
      },
      {
        "login" : "sdtwigg",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1015800?v=4",
        "url" : "https://github.com/sdtwigg",
        "contributions" : 53
      },
      {
        "login" : "SingularityKChen",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/26040964?v=4",
        "url" : "https://github.com/SingularityKChen",
        "contributions" : 44
      },
      {
        "login" : "sbeamer",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/112733?v=4",
        "url" : "https://github.com/sbeamer",
        "contributions" : 38
      },
      {
        "login" : "seldridge",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1018530?v=4",
        "url" : "https://github.com/seldridge",
        "contributions" : 35
      },
      {
        "login" : "srivatsa611y",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/36861801?v=4",
        "url" : "https://github.com/srivatsa611y",
        "contributions" : 29
      },
      {
        "login" : "ucbjrl",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6845888?v=4",
        "url" : "https://github.com/ucbjrl",
        "contributions" : 28
      },
      {
        "login" : "davidbiancolin",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6775168?v=4",
        "url" : "https://github.com/davidbiancolin",
        "contributions" : 26
      },
      {
        "login" : "jchang0",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/20799820?v=4",
        "url" : "https://github.com/jchang0",
        "contributions" : 23
      },
      {
        "login" : "scottj97",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/86350?v=4",
        "url" : "https://github.com/scottj97",
        "contributions" : 21
      },
      {
        "login" : "mhtwn",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/38992045?v=4",
        "url" : "https://github.com/mhtwn",
        "contributions" : 21
      },
      {
        "login" : "solomatnikov",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/16438432?v=4",
        "url" : "https://github.com/solomatnikov",
        "contributions" : 15
      },
      {
        "login" : "jwright6323",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/463543?v=4",
        "url" : "https://github.com/jwright6323",
        "contributions" : 13
      },
      {
        "login" : "mn416",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8067462?v=4",
        "url" : "https://github.com/mn416",
        "contributions" : 13
      },
      {
        "login" : "debs-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/39495778?v=4",
        "url" : "https://github.com/debs-sifive",
        "contributions" : 13
      },
      {
        "login" : "mergify[bot]",
        "avatarUrl" : "https://avatars.githubusercontent.com/in/10562?v=4",
        "url" : "https://github.com/apps/mergify",
        "contributions" : 12
      },
      {
        "login" : "a0u",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1848449?v=4",
        "url" : "https://github.com/a0u",
        "contributions" : 12
      },
      {
        "login" : "ben-k",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2288633?v=4",
        "url" : "https://github.com/ben-k",
        "contributions" : 11
      },
      {
        "login" : "p12nGH",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/82848656?v=4",
        "url" : "https://github.com/p12nGH",
        "contributions" : 11
      },
      {
        "login" : "mikeyangsiv",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/29076296?v=4",
        "url" : "https://github.com/mikeyangsiv",
        "contributions" : 11
      },
      {
        "login" : "p12nGH-zz",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1516471?v=4",
        "url" : "https://github.com/p12nGH-zz",
        "contributions" : 10
      },
      {
        "login" : "SandeepRajendran",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/41020830?v=4",
        "url" : "https://github.com/SandeepRajendran",
        "contributions" : 10
      },
      {
        "login" : "azidar",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5377148?v=4",
        "url" : "https://github.com/azidar",
        "contributions" : 10
      },
      {
        "login" : "Phantom1003",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/39120057?v=4",
        "url" : "https://github.com/Phantom1003",
        "contributions" : 9
      },
      {
        "login" : "tianrui-wei",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/70187777?v=4",
        "url" : "https://github.com/tianrui-wei",
        "contributions" : 8
      },
      {
        "login" : "grebe",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1581988?v=4",
        "url" : "https://github.com/grebe",
        "contributions" : 8
      },
      {
        "login" : "edcote",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/26354667?v=4",
        "url" : "https://github.com/edcote",
        "contributions" : 8
      },
      {
        "login" : "khannaudit",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40774742?v=4",
        "url" : "https://github.com/khannaudit",
        "contributions" : 8
      },
      {
        "login" : "erikdanie",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/43764516?v=4",
        "url" : "https://github.com/erikdanie",
        "contributions" : 7
      },
      {
        "login" : "jsmithsf",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/38439792?v=4",
        "url" : "https://github.com/jsmithsf",
        "contributions" : 7
      },
      {
        "login" : "asmitde",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/23269916?v=4",
        "url" : "https://github.com/asmitde",
        "contributions" : 6
      },
      {
        "login" : "CircuitCoder",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2051572?v=4",
        "url" : "https://github.com/CircuitCoder",
        "contributions" : 6
      },
      {
        "login" : "donggyukim",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5387248?v=4",
        "url" : "https://github.com/donggyukim",
        "contributions" : 6
      },
      {
        "login" : "wsong83",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/821840?v=4",
        "url" : "https://github.com/wsong83",
        "contributions" : 6
      },
      {
        "login" : "sashimi-yzh",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/19884013?v=4",
        "url" : "https://github.com/sashimi-yzh",
        "contributions" : 6
      },
      {
        "login" : "ss2783",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6285608?v=4",
        "url" : "https://github.com/ss2783",
        "contributions" : 6
      },
      {
        "login" : "abhinay-kayastha",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/59576105?v=4",
        "url" : "https://github.com/abhinay-kayastha",
        "contributions" : 5
      },
      {
        "login" : "mbs0221",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/12655889?v=4",
        "url" : "https://github.com/mbs0221",
        "contributions" : 5
      },
      {
        "login" : "albert-magyar",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1076244?v=4",
        "url" : "https://github.com/albert-magyar",
        "contributions" : 5
      },
      {
        "login" : "poemonsense",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/14199583?v=4",
        "url" : "https://github.com/poemonsense",
        "contributions" : 5
      },
      {
        "login" : "sagark",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/925250?v=4",
        "url" : "https://github.com/sagark",
        "contributions" : 5
      },
      {
        "login" : "john-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/41025044?v=4",
        "url" : "https://github.com/john-sifive",
        "contributions" : 4
      },
      {
        "login" : "mmjconolly",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/654701?v=4",
        "url" : "https://github.com/mmjconolly",
        "contributions" : 4
      },
      {
        "login" : "qmn",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1048881?v=4",
        "url" : "https://github.com/qmn",
        "contributions" : 4
      },
      {
        "login" : "cyyself",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8191303?v=4",
        "url" : "https://github.com/cyyself",
        "contributions" : 4
      },
      {
        "login" : "abejgonzalez",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8823803?v=4",
        "url" : "https://github.com/abejgonzalez",
        "contributions" : 4
      },
      {
        "login" : "SihaoLiu",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40861817?v=4",
        "url" : "https://github.com/SihaoLiu",
        "contributions" : 4
      },
      {
        "login" : "leikou01",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/56602048?v=4",
        "url" : "https://github.com/leikou01",
        "contributions" : 4
      },
      {
        "login" : "edwardcwang",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/10752510?v=4",
        "url" : "https://github.com/edwardcwang",
        "contributions" : 4
      },
      {
        "login" : "pentin-as",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/30556064?v=4",
        "url" : "https://github.com/pentin-as",
        "contributions" : 3
      },
      {
        "login" : "gsomlo",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/636644?v=4",
        "url" : "https://github.com/gsomlo",
        "contributions" : 3
      },
      {
        "login" : "henrystyles",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/19537227?v=4",
        "url" : "https://github.com/henrystyles",
        "contributions" : 3
      },
      {
        "login" : "colin4124",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1255176?v=4",
        "url" : "https://github.com/colin4124",
        "contributions" : 3
      },
      {
        "login" : "mmoreto",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/931351?v=4",
        "url" : "https://github.com/mmoreto",
        "contributions" : 3
      },
      {
        "login" : "timsnyder-siv",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/59622590?v=4",
        "url" : "https://github.com/timsnyder-siv",
        "contributions" : 3
      },
      {
        "login" : "midnighter95",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/45751663?v=4",
        "url" : "https://github.com/midnighter95",
        "contributions" : 3
      },
      {
        "login" : "ncppd",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/21311820?v=4",
        "url" : "https://github.com/ncppd",
        "contributions" : 2
      },
      {
        "login" : "lihsinyi",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8596290?v=4",
        "url" : "https://github.com/lihsinyi",
        "contributions" : 2
      },
      {
        "login" : "sinofp",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/25377854?v=4",
        "url" : "https://github.com/sinofp",
        "contributions" : 2
      },
      {
        "login" : "rewired-gh",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/39949564?v=4",
        "url" : "https://github.com/rewired-gh",
        "contributions" : 2
      },
      {
        "login" : "pbing",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2551038?v=4",
        "url" : "https://github.com/pbing",
        "contributions" : 2
      },
      {
        "login" : "ahuntington",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/27364179?v=4",
        "url" : "https://github.com/ahuntington",
        "contributions" : 2
      },
      {
        "login" : "mehnadnerd",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7015047?v=4",
        "url" : "https://github.com/mehnadnerd",
        "contributions" : 2
      },
      {
        "login" : "felixonmars",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1006477?v=4",
        "url" : "https://github.com/felixonmars",
        "contributions" : 2
      },
      {
        "login" : "hansungk",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5404010?v=4",
        "url" : "https://github.com/hansungk",
        "contributions" : 2
      },
      {
        "login" : "jimmysitu",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6672196?v=4",
        "url" : "https://github.com/jimmysitu",
        "contributions" : 2
      },
      {
        "login" : "kenmcmil",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8010069?v=4",
        "url" : "https://github.com/kenmcmil",
        "contributions" : 2
      },
      {
        "login" : "ksco",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/15257961?v=4",
        "url" : "https://github.com/ksco",
        "contributions" : 2
      },
      {
        "login" : "noureddine-as",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/23646052?v=4",
        "url" : "https://github.com/noureddine-as",
        "contributions" : 2
      },
      {
        "login" : "michael-etzkorn",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/88842659?v=4",
        "url" : "https://github.com/michael-etzkorn",
        "contributions" : 2
      },
      {
        "login" : "kOstby",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/46538531?v=4",
        "url" : "https://github.com/kOstby",
        "contributions" : 2
      },
      {
        "login" : "BrianGraysonSiV",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/59584749?v=4",
        "url" : "https://github.com/BrianGraysonSiV",
        "contributions" : 2
      },
      {
        "login" : "wasserfuhr",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1935518?v=4",
        "url" : "https://github.com/wasserfuhr",
        "contributions" : 1
      },
      {
        "login" : "menotti",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1031350?v=4",
        "url" : "https://github.com/menotti",
        "contributions" : 1
      },
      {
        "login" : "samh-sifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40582525?v=4",
        "url" : "https://github.com/samh-sifive",
        "contributions" : 1
      },
      {
        "login" : "ShuyunJia",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/25626486?v=4",
        "url" : "https://github.com/ShuyunJia",
        "contributions" : 1
      },
      {
        "login" : "SpriteOvO",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/33660554?v=4",
        "url" : "https://github.com/SpriteOvO",
        "contributions" : 1
      },
      {
        "login" : "Steinegger",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/51908919?v=4",
        "url" : "https://github.com/Steinegger",
        "contributions" : 1
      },
      {
        "login" : "surajvellengar",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/59583245?v=4",
        "url" : "https://github.com/surajvellengar",
        "contributions" : 1
      },
      {
        "login" : "tswanson-cs",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/9701912?v=4",
        "url" : "https://github.com/tswanson-cs",
        "contributions" : 1
      },
      {
        "login" : "timsifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/16123885?v=4",
        "url" : "https://github.com/timsifive",
        "contributions" : 1
      },
      {
        "login" : "li3tuo4",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/4531157?v=4",
        "url" : "https://github.com/li3tuo4",
        "contributions" : 1
      },
      {
        "login" : "Lucas-Wye",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/30680577?v=4",
        "url" : "https://github.com/Lucas-Wye",
        "contributions" : 1
      },
      {
        "login" : "bipult",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/31016881?v=4",
        "url" : "https://github.com/bipult",
        "contributions" : 1
      },
      {
        "login" : "dkohlbre",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1857678?v=4",
        "url" : "https://github.com/dkohlbre",
        "contributions" : 1
      },
      {
        "login" : "ducky64",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1069863?v=4",
        "url" : "https://github.com/ducky64",
        "contributions" : 1
      },
      {
        "login" : "KireinaHoro",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7804730?v=4",
        "url" : "https://github.com/KireinaHoro",
        "contributions" : 1
      },
      {
        "login" : "fzi-hielscher",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/47524191?v=4",
        "url" : "https://github.com/fzi-hielscher",
        "contributions" : 1
      },
      {
        "login" : "heinzbeinz",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7147334?v=4",
        "url" : "https://github.com/heinzbeinz",
        "contributions" : 1
      },
      {
        "login" : "jhjung81",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/48940114?v=4",
        "url" : "https://github.com/jhjung81",
        "contributions" : 1
      },
      {
        "login" : "joonho3020",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/55655504?v=4",
        "url" : "https://github.com/joonho3020",
        "contributions" : 1
      },
      {
        "login" : "codelec",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/8074972?v=4",
        "url" : "https://github.com/codelec",
        "contributions" : 1
      },
      {
        "login" : "roman3017",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1292891?v=4",
        "url" : "https://github.com/roman3017",
        "contributions" : 1
      },
      {
        "login" : "rvsv39",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/90169450?v=4",
        "url" : "https://github.com/rvsv39",
        "contributions" : 1
      },
      {
        "login" : "drom",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/511872?v=4",
        "url" : "https://github.com/drom",
        "contributions" : 1
      },
      {
        "login" : "amsharifian",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/4267599?v=4",
        "url" : "https://github.com/amsharifian",
        "contributions" : 1
      },
      {
        "login" : "jiegec",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/6127678?v=4",
        "url" : "https://github.com/jiegec",
        "contributions" : 1
      },
      {
        "login" : "dgupta-oski",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/40867357?v=4",
        "url" : "https://github.com/dgupta-oski",
        "contributions" : 1
      },
      {
        "login" : "ericlove",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1012997?v=4",
        "url" : "https://github.com/ericlove",
        "contributions" : 1
      },
      {
        "login" : "HaFred",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/13991298?v=4",
        "url" : "https://github.com/HaFred",
        "contributions" : 1
      },
      {
        "login" : "gonsolo",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/2041764?v=4",
        "url" : "https://github.com/gonsolo",
        "contributions" : 1
      },
      {
        "login" : "GuzTech",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/7679849?v=4",
        "url" : "https://github.com/GuzTech",
        "contributions" : 1
      },
      {
        "login" : "iori-yja",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/514632?v=4",
        "url" : "https://github.com/iori-yja",
        "contributions" : 1
      },
      {
        "login" : "jerryrzhao",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/50339052?v=4",
        "url" : "https://github.com/jerryrzhao",
        "contributions" : 1
      },
      {
        "login" : "jieltan",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/10575494?v=4",
        "url" : "https://github.com/jieltan",
        "contributions" : 1
      },
      {
        "login" : "jdanford",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/5767112?v=4",
        "url" : "https://github.com/jdanford",
        "contributions" : 1
      },
      {
        "login" : "JulianBailey",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/106984851?v=4",
        "url" : "https://github.com/JulianBailey",
        "contributions" : 1
      },
      {
        "login" : "kammoh",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/1421056?v=4",
        "url" : "https://github.com/kammoh",
        "contributions" : 1
      },
      {
        "login" : "Kevin99214",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/36599815?v=4",
        "url" : "https://github.com/Kevin99214",
        "contributions" : 1
      },
      {
        "login" : "kiratsao",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/59819053?v=4",
        "url" : "https://github.com/kiratsao",
        "contributions" : 1
      },
      {
        "login" : "FantasqueX",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/46747123?v=4",
        "url" : "https://github.com/FantasqueX",
        "contributions" : 1
      },
      {
        "login" : "geekLucian",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/79909456?v=4",
        "url" : "https://github.com/geekLucian",
        "contributions" : 1
      },
      {
        "login" : "lunlisifive",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/57367690?v=4",
        "url" : "https://github.com/lunlisifive",
        "contributions" : 1
      },
      {
        "login" : "MathewTG",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/31823896?v=4",
        "url" : "https://github.com/MathewTG",
        "contributions" : 1
      },
      {
        "login" : "mmaloney-sf",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/115587324?v=4",
        "url" : "https://github.com/mmaloney-sf",
        "contributions" : 1
      },
      {
        "login" : "minux",
        "avatarUrl" : "https://avatars.githubusercontent.com/u/135652?v=4",
        "url" : "https://github.com/minux",
        "contributions" : 1
      }
    ],
    "commits" : 7779,
    "topics" : [
      "chip-generator",
      "rocket-chip",
      "rtl",
      "scala",
      "chisel",
      "riscv"
    ],
    "contributingGuide" : null,
    "codeOfConduct" : null,
    "openIssues" : [
      {
        "number" : 3668,
        "title" : "Steps to assemble and execute a riscv assembly file",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3668"
      },
      {
        "number" : 3658,
        "title" : "Java compilation error, prompting no byte 4096 alignment",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3658"
      },
      {
        "number" : 3657,
        "title" : "Make verilog Error",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3657"
      },
      {
        "number" : 3656,
        "title" : "unable to build the C emulator due to missing verilog.h file",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3656"
      },
      {
        "number" : 3653,
        "title" : "Replay queue depth insufficient for RoCC accelerators",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3653"
      },
      {
        "number" : 3649,
        "title" : "vcs compile error ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3649"
      },
      {
        "number" : 3644,
        "title" : "Error: Assertion failed: 'A' channel re-used a source ID when running simulation in QuestaSim",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3644"
      },
      {
        "number" : 3643,
        "title" : "the usage of cover and cover point, and  how to coordinate with backend.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3643"
      },
      {
        "number" : 3636,
        "title" : "Debugging section of README.md leads nowhere",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3636"
      },
      {
        "number" : 3635,
        "title" : "RoCC: io.mem.req.ready stuck",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3635"
      },
      {
        "number" : 3633,
        "title" : "MCAUSE register holds wrong exception",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3633"
      },
      {
        "number" : 3632,
        "title" : "HART specific opearations at DRAM controller / adding hartid to memory requests",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3632"
      },
      {
        "number" : 3623,
        "title" : "Error when building the project",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3623"
      },
      {
        "number" : 3620,
        "title" : "[Proposal] Nextgen rocket-chip planning thread.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3620"
      },
      {
        "number" : 3610,
        "title" : "Unused standard parts of mie register not properly implementing read-only 0",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3610"
      },
      {
        "number" : 3604,
        "title" : "[Proposal] Refactor the remaining helpers out of the diplomacy module in rocket-chip.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3604"
      },
      {
        "number" : 3603,
        "title" : "parameter not find in freechips.rocketchip.config",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3603"
      },
      {
        "number" : 3597,
        "title" : "Code style, scalafix, and scalafmt discussion.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3597"
      },
      {
        "number" : 3596,
        "title" : "Split utils into independent repository?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3596"
      },
      {
        "number" : 3584,
        "title" : "Error in ./build.sh setp of rocket-tools",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3584"
      },
      {
        "number" : 3581,
        "title" : "Debugging with GCD Link broken",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3581"
      },
      {
        "number" : 3562,
        "title" : "\"Hello world\" simulation target and instruction in README.md",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3562"
      },
      {
        "number" : 3536,
        "title" : "How to Remove PTW from Rocket Core.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3536"
      },
      {
        "number" : 3533,
        "title" : "Embrace new world Chisel.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3533"
      },
      {
        "number" : 3521,
        "title" : "HLV/HSV flushes pipeline",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3521"
      },
      {
        "number" : 3511,
        "title" : " sc.w was executed incorrectly in Rocket",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3511"
      },
      {
        "number" : 3509,
        "title" : "Any store-related instruction between LoadReserved and StoreConditional combination will break the reservation",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3509"
      },
      {
        "number" : 3495,
        "title" : "make failing under /emulator and /vcs due to mill: command not found",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3495"
      },
      {
        "number" : 3491,
        "title" : "Does LazyModuleImpl support manual clock connection and no prefix in auto?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3491"
      },
      {
        "number" : 3486,
        "title" : "Error compiling `build.sc`",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3486"
      },
      {
        "number" : 3460,
        "title" : "assembly tests passed to vcs ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3460"
      },
      {
        "number" : 3420,
        "title" : "RVCExpander c.lui handling",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3420"
      },
      {
        "number" : 3409,
        "title" : "A RV64 with usingVM=false config will throw firrtl exception",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3409"
      },
      {
        "number" : 3387,
        "title" : "A possible mismatch?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3387"
      },
      {
        "number" : 3377,
        "title" : "How to make TraceGen configurations and scripts work?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3377"
      },
      {
        "number" : 3325,
        "title" : "Error while running make run-asm-tests-debug",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3325"
      },
      {
        "number" : 3312,
        "title" : "Support building mdoc through Mill on dev",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3312"
      },
      {
        "number" : 3298,
        "title" : "java.util.NoSuchElementException: RISCV",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3298"
      },
      {
        "number" : 3275,
        "title" : "Use CIRCT Intrinsics to replace PlusArgs",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3275"
      },
      {
        "number" : 3274,
        "title" : "Use SPDX-License-Identifier to set licenses for each files",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3274"
      },
      {
        "number" : 3273,
        "title" : "Migrate Debug to use BundleBrdige",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3273"
      },
      {
        "number" : 3257,
        "title" : "Migrate IDecoder to use DecoderTable  ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3257"
      },
      {
        "number" : 3231,
        "title" : "[Proposal] Rocketchip Release 1.7",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3231"
      },
      {
        "number" : 3230,
        "title" : "Documentation generation failed",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3230"
      },
      {
        "number" : 3228,
        "title" : "Upgrade scripts to Python 3",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3228"
      },
      {
        "number" : 3207,
        "title" : "Implementation of Zicntr",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3207"
      },
      {
        "number" : 3106,
        "title" : "What is the license for the rocket-chip code? ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3106"
      },
      {
        "number" : 3037,
        "title" : "Rocket-Chip Splitting Progress and Notes",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3037"
      },
      {
        "number" : 3023,
        "title" : "Failing store conditionals bring the data to cache and mark them dirty ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3023"
      },
      {
        "number" : 3022,
        "title" : "MulDiv unit inconsistent behaviour, potential performance bug",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3022"
      },
      {
        "number" : 3012,
        "title" : "Periphery: stale workaround `NoPrefix` for debug ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3012"
      },
      {
        "number" : 3011,
        "title" : "clock domain confusion on debug-related components",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3011"
      },
      {
        "number" : 3008,
        "title" : "Rocket chip's AXI bus signals such as ready and RID seem to have some problems",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3008"
      },
      {
        "number" : 3007,
        "title" : "Implementing Shadow register",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/3007"
      },
      {
        "number" : 2998,
        "title" : "How to load user program onto Rocket chip implemented to Arty a35t FPGA board",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2998"
      },
      {
        "number" : 2990,
        "title" : "Improve AddressDecoder ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2990"
      },
      {
        "number" : 2985,
        "title" : "BaseTile Auxiliary Constructors Bug",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2985"
      },
      {
        "number" : 2979,
        "title" : "AXI4 Width Widget development",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2979"
      },
      {
        "number" : 2977,
        "title" : "Upgrading DebugModule to 1.0",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2977"
      },
      {
        "number" : 2966,
        "title" : "Trying a quick access should give an unsupported response in ABS_CSR",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2966"
      },
      {
        "number" : 2961,
        "title" : "[WIP] Repository splitting",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2961"
      },
      {
        "number" : 2960,
        "title" : "[WIP] Documentation Plan",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2960"
      },
      {
        "number" : 2959,
        "title" : "[WIP] RocketChip Code Style contract",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2959"
      },
      {
        "number" : 2953,
        "title" : "Refactor Rocket Chip test framework",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2953"
      },
      {
        "number" : 2944,
        "title" : "Speedup remote bitbang server by setting TCP_NODELAY",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2944"
      },
      {
        "number" : 2941,
        "title" : "Cannot generate systems WithNSmallCores when L2 TLBs are enabled",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2941"
      },
      {
        "number" : 2939,
        "title" : "Diplomacy is not thread safe",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2939"
      },
      {
        "number" : 2911,
        "title" : "Exception cause differs between Rocket and Spike",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2911"
      },
      {
        "number" : 2909,
        "title" : "[Bug Report] Incorrect behavior of TileLinktoAHB module",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2909"
      },
      {
        "number" : 2908,
        "title" : "rocker-tool can",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2908"
      },
      {
        "number" : 2897,
        "title" : "PC stucks at 1004c WFI",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2897"
      },
      {
        "number" : 2892,
        "title" : "why ALU result have 2 paths to write back to rf(RegFile)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2892"
      },
      {
        "number" : 2885,
        "title" : "RoCC accelerator TileLink manager node interface",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2885"
      },
      {
        "number" : 2880,
        "title" : "How can I change the MMIO port from AXI4 to AHB?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2880"
      },
      {
        "number" : 2878,
        "title" : "The l2miss not connect any pin how to implement PTW",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2878"
      },
      {
        "number" : 2877,
        "title" : "BundleMap: Connect clients with different user field to one crossbar",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2877"
      },
      {
        "number" : 2874,
        "title" : "where is the Constraint file?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2874"
      },
      {
        "number" : 2867,
        "title" : "What files should I use in FPGA implemantation?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2867"
      },
      {
        "number" : 2865,
        "title" : "How about maintain a build.wake?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2865"
      },
      {
        "number" : 2861,
        "title" : "physical width of tilelink bus",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2861"
      },
      {
        "number" : 2859,
        "title" : "rocket-chip 32 bit",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2859"
      },
      {
        "number" : 2858,
        "title" : "rocket-chip coremark",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2858"
      },
      {
        "number" : 2854,
        "title" : "TLArbiter lowestIndexFirst bug report",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2854"
      },
      {
        "number" : 2853,
        "title" : "how to run dhrystone benchmark using spike?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2853"
      },
      {
        "number" : 2850,
        "title" : "AXItoTL and TLtoAXI module donâ€™t map the bce channels of TL",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2850"
      },
      {
        "number" : 2849,
        "title" : "Convert the tilelink-to-AXI to verilog ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2849"
      },
      {
        "number" : 2843,
        "title" : "Add Protobuf output from Chisel as a CLI option",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2843"
      },
      {
        "number" : 2838,
        "title" : "Is there any documents about dcache code?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2838"
      },
      {
        "number" : 2831,
        "title" : "Setting mulDiv = None still instantiates a multiplier-divider",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2831"
      },
      {
        "number" : 2830,
        "title" : "Difference b/w D$ and DTIM",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2830"
      },
      {
        "number" : 2829,
        "title" : "nTLBBasePageSector variable mean with respect to TLB",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2829"
      },
      {
        "number" : 2828,
        "title" : "why findFast is fast?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2828"
      },
      {
        "number" : 2814,
        "title" : "question about the INPUT and OUTPUT direction of bundle in inwardnode and outwardnode",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2814"
      },
      {
        "number" : 2813,
        "title" : "redundunt require",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2813"
      },
      {
        "number" : 2812,
        "title" : "TLBs present even if useVM=false",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2812"
      },
      {
        "number" : 2807,
        "title" : "How are parent and child lazymodule's clock and reset are connected?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2807"
      },
      {
        "number" : 2806,
        "title" : "Question about annotation and about flip Data in different functions",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2806"
      },
      {
        "number" : 2803,
        "title" : "Does this line of code make any sense?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2803"
      },
      {
        "number" : 2796,
        "title" : "Possible comment error of MaskGen",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2796"
      },
      {
        "number" : 2794,
        "title" : "How to add ECC to I/D",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2794"
      },
      {
        "number" : 2792,
        "title" : "Problem when writing software for Blackbox Rocc example",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2792"
      },
      {
        "number" : 2791,
        "title" : "FPGA",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2791"
      },
      {
        "number" : 2790,
        "title" : "vsim",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2790"
      },
      {
        "number" : 2789,
        "title" : "Unable to build emulator",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2789"
      },
      {
        "number" : 2786,
        "title" : "Not able to install riscv toolchain properly || facing problem in installing openocd ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2786"
      },
      {
        "number" : 2785,
        "title" : "What is the purpose of mixO and mixI",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2785"
      },
      {
        "number" : 2783,
        "title" : "Possible comment errorsï¼ˆconfusion at least)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2783"
      },
      {
        "number" : 2781,
        "title" : "fp load may lost, while clockGate  enabled",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2781"
      },
      {
        "number" : 2778,
        "title" : "Disabling Instruction and Data Cache",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2778"
      },
      {
        "number" : 2776,
        "title" : "How to make PC never wait for ICache",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2776"
      },
      {
        "number" : 2775,
        "title" : "Does Rocket supports superscalar?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2775"
      },
      {
        "number" : 2769,
        "title" : "gpio connection with Rocket Chip",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2769"
      },
      {
        "number" : 2768,
        "title" : " How can I shared a FPU between two Rocket coresï¼Ÿ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2768"
      },
      {
        "number" : 2765,
        "title" : "AXI4ToTL doesn't handle AXI4 ordering model",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2765"
      },
      {
        "number" : 2760,
        "title" : "APB Initiator with AHB Target through TLXbar. Edges seem to only support PutPartial(APB) PutFull(AHB)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2760"
      },
      {
        "number" : 2756,
        "title" : "DebugAPB Generation Error",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2756"
      },
      {
        "number" : 2751,
        "title" : "A possible comment error(typo)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2751"
      },
      {
        "number" : 2750,
        "title" : "examples of bad comments",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2750"
      },
      {
        "number" : 2749,
        "title" : "Potential comment error ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2749"
      },
      {
        "number" : 2746,
        "title" : "what does the edgeAritySelect method return?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2746"
      },
      {
        "number" : 2745,
        "title" : "Internet Access with Rocket Chip",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2745"
      },
      {
        "number" : 2744,
        "title" : "Possible comment error in MixedNode class (Node.scala)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2744"
      },
      {
        "number" : 2742,
        "title" : "the flexes field of BaseNode",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2742"
      },
      {
        "number" : 2740,
        "title" : "why sinkCard is caculated this way?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2740"
      },
      {
        "number" : 2738,
        "title" : "can anyone clarify the parameter of this method, didnt find any in comment",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2738"
      },
      {
        "number" : 2737,
        "title" : "Why the bind method has a new type parameter EY, not just EI?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2737"
      },
      {
        "number" : 2736,
        "title" : "InwardNode(Line102) and OutwardNode(Line114) should be exchanged in the ascii art???",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2736"
      },
      {
        "number" : 2733,
        "title" : "Mem-AXI malfunctions",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2733"
      },
      {
        "number" : 2728,
        "title" : "System hangs after AXI4-Lite register read",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2728"
      },
      {
        "number" : 2717,
        "title" : "class hierachy confusion of the rocket chip generator",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2717"
      },
      {
        "number" : 2672,
        "title" : "ebreak instruction retires",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2672"
      },
      {
        "number" : 2616,
        "title" : "Better leftOr",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2616"
      },
      {
        "number" : 2607,
        "title" : "how to fix problem of connection error between pc and debugger",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2607"
      },
      {
        "number" : 2599,
        "title" : "DefaultFPGAConfig part not found",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2599"
      },
      {
        "number" : 2583,
        "title" : "Build the VCS simulator error",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2583"
      },
      {
        "number" : 2556,
        "title" : "rv32imafdc and NonBlockingCache",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2556"
      },
      {
        "number" : 2549,
        "title" : "SLOI, SROI also need *_RV32 version; how REV, REV8, ORC_B instructions are related to b-ext.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2549"
      },
      {
        "number" : 2542,
        "title" : "DMI hawindow address in dual core configuration",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2542"
      },
      {
        "number" : 2522,
        "title" : "Fatal when run a case in VSIM",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2522"
      },
      {
        "number" : 2501,
        "title" : "Parameterize RISC-V Tests Collateral Generation",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2501"
      },
      {
        "number" : 2469,
        "title" : "Improvements to GitHub Actions CI setup",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2469"
      },
      {
        "number" : 2438,
        "title" : "Expanded error messages / examples for Diplomacy Nodes?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2438"
      },
      {
        "number" : 2415,
        "title" : "Document command line interface to Scala code",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2415"
      },
      {
        "number" : 2408,
        "title" : "Documentation: Main Readme refers to parameters that don't exist",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2408"
      },
      {
        "number" : 2398,
        "title" : "128-bit memory interface ( L2 cache interface)- Rocket RoCC accelerator",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2398"
      },
      {
        "number" : 2389,
        "title" : "AXI4.B channel could be abnormally blocked by TLToAXI4",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2389"
      },
      {
        "number" : 2366,
        "title" : "Should clockGate be a member of CoreParams",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2366"
      },
      {
        "number" : 2361,
        "title" : "hardfloat does not natively work with chisel3 AsyncReset",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2361"
      },
      {
        "number" : 2348,
        "title" : "mtval not written after ebreak",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2348"
      },
      {
        "number" : 2336,
        "title" : "makeSinglePortedByteWriteSeqMem a misnomer",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2336"
      },
      {
        "number" : 2328,
        "title" : "Glitch on Asynchronous Reset of AsyncQueue.scala",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2328"
      },
      {
        "number" : 2307,
        "title" : "Missing ROCKETCHIP_ADDONS support for wake builds",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2307"
      },
      {
        "number" : 2304,
        "title" : "HasAPBControlRegMap hangs processor",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2304"
      },
      {
        "number" : 2302,
        "title" : "Can't add a module to the system",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2302"
      },
      {
        "number" : 2293,
        "title" : "Simulation TestHarness module without verilator",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2293"
      },
      {
        "number" : 2283,
        "title" : "RFC: Deprecate RegField without a RegFieldDesc?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2283"
      },
      {
        "number" : 2278,
        "title" : "how to add an AXI4-Stream device",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2278"
      },
      {
        "number" : 2259,
        "title" : "prefetch support in tilelink",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2259"
      },
      {
        "number" : 2255,
        "title" : "running make in the background hangs",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2255"
      },
      {
        "number" : 2253,
        "title" : "make: *** [output/multiply.riscv.out] Error 1",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2253"
      },
      {
        "number" : 2231,
        "title" : "Rocket Stage",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2231"
      },
      {
        "number" : 2227,
        "title" : "How to make specific address region(s) of memory non-cachable?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2227"
      },
      {
        "number" : 2198,
        "title" : "MEMBIST interface for rocket chip RAMs",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2198"
      },
      {
        "number" : 2193,
        "title" : "Is the output of the emulator a synthesizable verilog file?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2193"
      },
      {
        "number" : 2190,
        "title" : "Synthesizing to FPGA",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2190"
      },
      {
        "number" : 2169,
        "title" : "Two memory accesses for one instruction: SimpleHellaCacheIF exception",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2169"
      },
      {
        "number" : 2166,
        "title" : "Not able to create a configuration whit JTAG",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2166"
      },
      {
        "number" : 2161,
        "title" : "Use built-in async reset support",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2161"
      },
      {
        "number" : 2119,
        "title" : "DCache ProbeAckData (Exclusive Caching?)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2119"
      },
      {
        "number" : 2114,
        "title" : "Does rocket chip support cache flushing & data burst loading nowï¼Ÿ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2114"
      },
      {
        "number" : 2084,
        "title" : "Error-[FAE] File access error   File    \"/home/hello/Install/rocket/rocket-tools-32bit/riscv-gnu-toolchain/lib/libfesvr.so\"   cannot be opened for reading due to 'No such file or directory'.   Please fix this issue and compile again.  Makefrag:69: recipe for target 'simv-freechips.rocketchip.system-DefaultConfig' failed",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2084"
      },
      {
        "number" : 2058,
        "title" : "HiFive Unleased board?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2058"
      },
      {
        "number" : 2052,
        "title" : "./build.sh failed at riscv-openocd",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2052"
      },
      {
        "number" : 2050,
        "title" : "'GZIP' error in 'make CONFIG=BOOMConfig'",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2050"
      },
      {
        "number" : 2043,
        "title" : "DRET in debug mode outside of M mode illegal",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2043"
      },
      {
        "number" : 2033,
        "title" : "Plz provide \"libfesvr.so\" file to simulate ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2033"
      },
      {
        "number" : 2032,
        "title" : "Not able to complete rocket tool installation due to ar utility",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/2032"
      },
      {
        "number" : 1991,
        "title" : "vlsi_rom_gen broken with python3.5",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1991"
      },
      {
        "number" : 1960,
        "title" : "struggled to resolve dependencies, finally done",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1960"
      },
      {
        "number" : 1930,
        "title" : "question -- spliting the MMIO form the output of the hellacache ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1930"
      },
      {
        "number" : 1926,
        "title" : "The debug result of gdb I get in the example is a bit wrong.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1926"
      },
      {
        "number" : 1925,
        "title" : "questions about bootrom and booting programs in memory",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1925"
      },
      {
        "number" : 1904,
        "title" : "Simulation with vsim hangs when executing WFI",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1904"
      },
      {
        "number" : 1896,
        "title" : "how to obtain cache miss rate when run a simple c code, e.g. median in riscv-tests, on any architecture configuration?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1896"
      },
      {
        "number" : 1889,
        "title" : "option to disable verilator downloading",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1889"
      },
      {
        "number" : 1886,
        "title" : "Simulating Rocket Chip in DVE with Program",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1886"
      },
      {
        "number" : 1861,
        "title" : "illegal opcodes sometimes replayed",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1861"
      },
      {
        "number" : 1832,
        "title" : " I wonder why it is so designed.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1832"
      },
      {
        "number" : 1828,
        "title" : "Make Linux run on top of the rocket-chip",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1828"
      },
      {
        "number" : 1810,
        "title" : "Chisel implementation Issue",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1810"
      },
      {
        "number" : 1798,
        "title" : "How can I managed the physical memory cacheability setting for a memory region in machine mode software ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1798"
      },
      {
        "number" : 1774,
        "title" : " NonBlockingDcache module in Verilog ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1774"
      },
      {
        "number" : 1769,
        "title" : "Rocket chip only has 245MB memory on FPGA",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1769"
      },
      {
        "number" : 1751,
        "title" : "TLWidthWidget - possible unAcked source ids due to translation of source field from Input to Output port",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1751"
      },
      {
        "number" : 1737,
        "title" : "Dcache Signals",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1737"
      },
      {
        "number" : 1705,
        "title" : "Verilog vs SystemVerilog, comment in plusarg_reader.v",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1705"
      },
      {
        "number" : 1655,
        "title" : "error in emulator: ./emulator-freechips.rocketchip.system-DefaultConfig helloworld",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1655"
      },
      {
        "number" : 1644,
        "title" : "ubuntu 16.04 emulator make error",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1644"
      },
      {
        "number" : 1621,
        "title" : "Breaking the rocket-chip and chisel dependency",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1621"
      },
      {
        "number" : 1608,
        "title" : "Rocket chip not reading instructions",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1608"
      },
      {
        "number" : 1587,
        "title" : "Read Clear register  ",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1587"
      },
      {
        "number" : 1554,
        "title" : "How do I generate multicore configurations with scratchpad?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1554"
      },
      {
        "number" : 1547,
        "title" : "What's the function of \"TLMonitors\"?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1547"
      },
      {
        "number" : 1530,
        "title" : "Where are the JTAG ports (TDIï¼ŒTDOï¼ŒTMSï¼ŒTCK) of Rocket on Zedboard?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1530"
      },
      {
        "number" : 1505,
        "title" : "Frequence about dumping VCD waveform and run dhrystone",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1505"
      },
      {
        "number" : 1416,
        "title" : "Map several devices on the MMIO Master Ports",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1416"
      },
      {
        "number" : 1411,
        "title" : "Can an assembly program print one string on the terminal/console?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1411"
      },
      {
        "number" : 1401,
        "title" : "How to make 1 line icache(how to bypass icache)",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1401"
      },
      {
        "number" : 1400,
        "title" : "Is it possible to return RoCC result in one clock cycle?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1400"
      },
      {
        "number" : 1397,
        "title" : "Upstreaming utilities to chisel3",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1397"
      },
      {
        "number" : 1331,
        "title" : "Where to put in the assemble code of main function?",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1331"
      },
      {
        "number" : 1318,
        "title" : "Missing make target for rv64um-p* tests.",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1318"
      },
      {
        "number" : 1259,
        "title" : "Lingering LazyModule class name resolution issues",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1259"
      },
      {
        "number" : 1252,
        "title" : "Lingering autoCloneType clean-ups",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1252"
      },
      {
        "number" : 1194,
        "title" : "vcs arguments not properly ignored by fesvr",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1194"
      },
      {
        "number" : 1173,
        "title" : "Request for smarter riscv-tools builds",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/1173"
      },
      {
        "number" : 733,
        "title" : "Request to decouple PerfCounterIO's increment width from RetireWidth",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/733"
      },
      {
        "number" : 548,
        "title" : "1R1W memories have fantasy behavior and are \"doomed to succeed\"",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/548"
      },
      {
        "number" : 450,
        "title" : "Guidance on Building a Standalone RoCC for Unit Testing",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/450"
      },
      {
        "number" : 430,
        "title" : "TinyConfig Fails Some AMO Tests",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/430"
      },
      {
        "number" : 255,
        "title" : "Add ScalaStyle style checker",
        "url" : "https://github.com/chipsalliance/rocket-chip/issues/255"
      }
    ],
    "scalaPercentage" : 94,
    "license" : null,
    "commitActivity" : [
    ]
  },
  "settings" : {
    "preferStableVersion" : true,
    "defaultArtifact" : null,
    "customScalaDoc" : null,
    "documentationLinks" : [
    ],
    "contributorsWanted" : false,
    "deprecatedArtifacts" : [
    ],
    "cliArtifacts" : [
    ],
    "category" : "hardware-and-emulators",
    "chatroom" : null
  }
}