

================================================================
== Vitis HLS Report for 'DecodeHuffman_1'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.981 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Dhuff_ml_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %Dhuff_ml"   --->   Operation 8 'read' 'Dhuff_ml_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%code_8_loc = alloca i64 1"   --->   Operation 9 'alloca' 'code_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%l_loc = alloca i64 1"   --->   Operation 10 'alloca' 'l_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%read_position_load = load i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 11 'load' 'read_position_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %read_position_load, i32 31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%br_ln572 = br i1 %tmp, void %buf_getb.exit, void %if.then.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 13 'br' 'br_ln572' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp = load i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 14 'load' 'temp' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "%add_ln555 = add i8 %temp, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 15 'add' 'add_ln555' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i8 %temp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 16 'zext' 'zext_ln555' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln555 = icmp_eq  i8 %temp, i8 255" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 17 'icmp' 'icmp_ln555' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%select_ln555 = select i1 %icmp_ln555, i8 1, i8 %add_ln555" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 18 'select' 'select_ln555' <Predicate = (tmp)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln555 = store i8 %select_ln555, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:555->benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 19 'store' 'store_ln555' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln573 = store i32 %zext_ln555, i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:573->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 20 'store' 'store_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%br_ln575 = br void %buf_getb.exit" [benchmarks/chstone/jpeg/src/jpeg_decode.c:575->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 21 'br' 'br_ln575' <Predicate = (tmp)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = phi i32 7, void %if.then.i, i32 %read_position_load, void %entry" [benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 22 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%add_ln577 = add i32 %empty, i32 4294967295" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 23 'add' 'add_ln577' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln577 = store i32 %add_ln577, i32 %read_position" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 24 'store' 'store_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln577 = zext i32 %empty" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 25 'zext' 'zext_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln577" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 26 'getelementptr' 'bit_set_mask_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 27 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%current_read_byte_load = load i32 %current_read_byte" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 28 'load' 'current_read_byte_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.29ns)   --->   "%bit_set_mask_load = load i5 %bit_set_mask_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 29 'load' 'bit_set_mask_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node code)   --->   "%and_ln577 = and i32 %bit_set_mask_load, i32 %current_read_byte_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 30 'and' 'and_ln577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.14ns) (out node of the LUT)   --->   "%code = icmp_ne  i32 %and_ln577, i32 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 31 'icmp' 'code' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 32 [2/2] (0.46ns)   --->   "%call_ln577 = call void @DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1, i1 %code, i7 %l_loc, i32 %code_8_loc, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i32 %current_read_byte, i32 %read_position, i32 %bit_set_mask, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 32 'call' 'call_ln577' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 33 [1/2] (2.43ns)   --->   "%call_ln577 = call void @DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1, i1 %code, i7 %l_loc, i32 %code_8_loc, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i32 %current_read_byte, i32 %read_position, i32 %bit_set_mask, i8 %CurHuffReadBuf" [benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687]   --->   Operation 33 'call' 'call_ln577' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%l_loc_load = load i7 %l_loc"   --->   Operation 34 'load' 'l_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%l_reload_cast = zext i7 %l_loc_load"   --->   Operation 35 'zext' 'l_reload_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%p_jinfo_dc_dhuff_tbl_mincode_addr = getelementptr i11 %p_jinfo_dc_dhuff_tbl_mincode, i64 0, i64 %l_reload_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 36 'getelementptr' 'p_jinfo_dc_dhuff_tbl_mincode_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%p_jinfo_dc_dhuff_tbl_valptr_addr = getelementptr i11 %p_jinfo_dc_dhuff_tbl_valptr, i64 0, i64 %l_reload_cast" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 37 'getelementptr' 'p_jinfo_dc_dhuff_tbl_valptr_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %Dhuff_ml_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 38 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_dc_dhuff_tbl_maxcode, i64 0, i64 %zext_ln692" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 39 'getelementptr' 'p_jinfo_dc_dhuff_tbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (1.29ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_load = load i7 %p_jinfo_dc_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 40 'load' 'p_jinfo_dc_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 41 [2/2] (0.73ns)   --->   "%p_jinfo_dc_dhuff_tbl_valptr_load = load i7 %p_jinfo_dc_dhuff_tbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 41 'load' 'p_jinfo_dc_dhuff_tbl_valptr_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 42 [2/2] (0.73ns)   --->   "%p_jinfo_dc_dhuff_tbl_mincode_load = load i7 %p_jinfo_dc_dhuff_tbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 42 'load' 'p_jinfo_dc_dhuff_tbl_mincode_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%code_8_loc_load = load i32 %code_8_loc"   --->   Operation 43 'load' 'code_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln685 = trunc i32 %code_8_loc_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:685]   --->   Operation 44 'trunc' 'trunc_ln685' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (1.29ns)   --->   "%p_jinfo_dc_dhuff_tbl_maxcode_load = load i7 %p_jinfo_dc_dhuff_tbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 45 'load' 'p_jinfo_dc_dhuff_tbl_maxcode_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 46 [1/1] (1.14ns)   --->   "%icmp_ln692 = icmp_slt  i32 %code_8_loc_load, i32 %p_jinfo_dc_dhuff_tbl_maxcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 46 'icmp' 'icmp_ln692' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/2] (0.73ns)   --->   "%p_jinfo_dc_dhuff_tbl_valptr_load = load i7 %p_jinfo_dc_dhuff_tbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 47 'load' 'p_jinfo_dc_dhuff_tbl_valptr_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln693 = add i11 %p_jinfo_dc_dhuff_tbl_valptr_load, i11 %trunc_ln685" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 48 'add' 'add_ln693' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 49 [1/2] (0.73ns)   --->   "%p_jinfo_dc_dhuff_tbl_mincode_load = load i7 %p_jinfo_dc_dhuff_tbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 49 'load' 'p_jinfo_dc_dhuff_tbl_mincode_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 50 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%p = sub i11 %add_ln693, i11 %p_jinfo_dc_dhuff_tbl_mincode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:693]   --->   Operation 50 'sub' 'p' <Predicate = true> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln694 = zext i11 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 51 'zext' 'zext_ln694' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_addr = getelementptr i8 %p_jinfo_ac_xhuff_tbl_huffval, i64 0, i64 %zext_ln694" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 52 'getelementptr' 'p_jinfo_ac_xhuff_tbl_huffval_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (1.29ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_load = load i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 53 'load' 'p_jinfo_ac_xhuff_tbl_huffval_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>

State 7 <SV = 6> <Delay = 1.69>
ST_7 : Operation 54 [1/2] (1.29ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_load = load i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:694]   --->   Operation 54 'load' 'p_jinfo_ac_xhuff_tbl_huffval_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>
ST_7 : Operation 55 [1/1] (0.40ns)   --->   "%select_ln692 = select i1 %icmp_ln692, i8 %p_jinfo_ac_xhuff_tbl_huffval_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:692]   --->   Operation 55 'select' 'select_ln692' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln701 = ret i8 %select_ln692" [benchmarks/chstone/jpeg/src/jpeg_decode.c:701]   --->   Operation 56 'ret' 'ret_ln701' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.757ns
The critical path consists of the following:
	'load' operation 32 bit ('read_position_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) on static variable 'read_position' [13]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('empty', benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) with incoming values : ('read_position_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) [26]  (0.460 ns)
	'phi' operation 32 bit ('empty', benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) with incoming values : ('read_position_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:572->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) [26]  (0.000 ns)
	'getelementptr' operation 5 bit ('bit_set_mask_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) [31]  (0.000 ns)
	'load' operation 32 bit ('bit_set_mask_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) on array 'bit_set_mask' [32]  (1.297 ns)

 <State 2>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('bit_set_mask_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) on array 'bit_set_mask' [32]  (1.297 ns)
	'and' operation 32 bit ('and_ln577', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) [33]  (0.000 ns)
	'icmp' operation 1 bit ('code', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) [34]  (1.142 ns)

 <State 3>: 0.460ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln577', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) to 'DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1' [35]  (0.460 ns)

 <State 4>: 2.439ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln577', benchmarks/chstone/jpeg/src/jpeg_decode.c:577->benchmarks/chstone/jpeg/src/jpeg_decode.c:687) to 'DecodeHuffman.1_Pipeline_VITIS_LOOP_688_1' [35]  (2.439 ns)

 <State 5>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('p_jinfo_dc_dhuff_tbl_maxcode_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:692) [43]  (0.000 ns)
	'load' operation 32 bit ('p_jinfo_dc_dhuff_tbl_maxcode_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:692) on array 'p_jinfo_dc_dhuff_tbl_maxcode' [44]  (1.297 ns)

 <State 6>: 2.981ns
The critical path consists of the following:
	'load' operation 11 bit ('p_jinfo_dc_dhuff_tbl_valptr_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:693) on array 'p_jinfo_dc_dhuff_tbl_valptr' [46]  (0.730 ns)
	'add' operation 11 bit ('add_ln693', benchmarks/chstone/jpeg/src/jpeg_decode.c:693) [47]  (0.000 ns)
	'sub' operation 11 bit ('p', benchmarks/chstone/jpeg/src/jpeg_decode.c:693) [49]  (0.954 ns)
	'getelementptr' operation 11 bit ('p_jinfo_ac_xhuff_tbl_huffval_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:694) [51]  (0.000 ns)
	'load' operation 8 bit ('p_jinfo_ac_xhuff_tbl_huffval_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:694) on array 'p_jinfo_ac_xhuff_tbl_huffval' [52]  (1.297 ns)

 <State 7>: 1.697ns
The critical path consists of the following:
	'load' operation 8 bit ('p_jinfo_ac_xhuff_tbl_huffval_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:694) on array 'p_jinfo_ac_xhuff_tbl_huffval' [52]  (1.297 ns)
	'select' operation 8 bit ('select_ln692', benchmarks/chstone/jpeg/src/jpeg_decode.c:692) [53]  (0.400 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
