{"schemaVersion":{"major":0,"minor":3,"patch":0},"sections":[],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal\/init(clock:)"},"kind":"symbol","variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlparsing\/portsignal\/init(clock:)"]}],"abstract":[{"text":"Create a ","type":"text"},{"type":"codeVoice","code":"PortSignal"},{"text":" from a ","type":"text"},{"type":"codeVoice","code":"Clock"},{"type":"text","text":"."}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"platforms":["Linux"],"tokens":[{"kind":"keyword","text":"init"},{"text":"(","kind":"text"},{"text":"clock","kind":"externalParam"},{"text":": ","kind":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","text":"Clock","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5ClockV"},{"text":")","kind":"text"}]}],"kind":"declarations"},{"parameters":[{"name":"clock","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The clock to convert."}]}]}],"kind":"parameters"}],"metadata":{"roleHeading":"Initializer","symbolKind":"init","extendedModule":"VHDLParsing","title":"init(clock:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"clock","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5ClockV","text":"Clock","kind":"typeIdentifier"},{"text":")","kind":"text"}],"role":"symbol","externalID":"s:11VHDLParsing10PortSignalV12VHDLMachinesE5clockAcD5ClockV_tcfc","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMachines"}]},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal"]]},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Clock":{"title":"Clock","url":"\/documentation\/vhdlmachines\/clock","abstract":[{"text":"A clock represents an oscillating signal with a constant frequency\/period.","type":"text"}],"role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Clock","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Clock","kind":"symbol","navigatorTitle":[{"text":"Clock","kind":"identifier"}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing":{"title":"VHDLParsing","url":"\/documentation\/vhdlmachines\/vhdlparsing","abstract":[],"role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/PortSignal":{"kind":"symbol","fragments":[{"kind":"keyword","text":"extension"},{"text":" ","kind":"text"},{"kind":"identifier","text":"PortSignal","preciseIdentifier":"s:11VHDLParsing10PortSignalV"}],"navigatorTitle":[{"text":"PortSignal","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add some method and computed properties to convert machines.","type":"text"}],"title":"PortSignal","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal","url":"\/documentation\/vhdlmachines\/vhdlparsing\/portsignal"},"doc://VHDLMachines/documentation/VHDLMachines/VHDLParsing/PortSignal/init(clock:)":{"role":"symbol","title":"init(clock:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLParsing\/PortSignal\/init(clock:)","fragments":[{"text":"init","kind":"identifier"},{"text":"(","kind":"text"},{"text":"clock","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmachines\/vhdlparsing\/portsignal\/init(clock:)","abstract":[{"text":"Create a ","type":"text"},{"type":"codeVoice","code":"PortSignal"},{"text":" from a ","type":"text"},{"type":"codeVoice","code":"Clock"},{"text":".","type":"text"}],"kind":"symbol","type":"topic"}}}