<html lang="en">
<head>
<meta charset="UTF-8">
<title>Suryakanta Mangaraj</title>
<link rel="stylesheet" type="text/css" href="resume.css">
</head>
<body>
<div id="resume">
<!-- The (first) h1 will be used as the <title> of the HTML page -->
<h1>Suryakanta Mangaraj</h1>
<!-- The unordered list immediately after the h1 will be formatted on a single
line. It is intended to be used for contact details -->
<ul>
<li><a href="http://suryaraj.me">suryaraj.me</a></li>
<li><a href="&#109;&#97;&#105;&#108;&#116;&#111;&#58;&#115;&#117;&#114;&#121;&#97;&#46;&#115;&#111;&#99;&#105;&#97;&#108;&#110;&#101;&#116;&#119;&#111;&#114;&#107;&#105;&#110;&#103;&#64;&#103;&#109;&#97;&#105;&#108;&#46;&#99;&#111;&#109;">&#115;&#117;&#114;&#121;&#97;&#46;&#115;&#111;&#99;&#105;&#97;&#108;&#110;&#101;&#116;&#119;&#111;&#114;&#107;&#105;&#110;&#103;&#64;&#103;&#109;&#97;&#105;&#108;&#46;&#99;&#111;&#109;</a></li>
<li>Bhubaneswar, India</li>
</ul>
<!-- The paragraph after the h1 and ul and before the first h2 is optional. It
is intended to be used for a short summary. -->
<p>To excel in a challenging assignment in Electronics field; by utilising my skills, education and work experience.</p>
<h2>Experience</h2>
<!-- You have to wrap the "left" and "right" half of these headings in spans by
hand -->
<h3><span>Application Engineer, GSAS Microsystems Pvt. Ltd.</span> <span>Sep 2019 &ndash; Till Date</span></h3>
<p>Pied Piper is a multi-platform technology based on a proprietary universal
compression algorithm that has consistently fielded high Weisman Scores™ that
are not merely competitive, but approach the theoretical limit of lossless
compression.</p>
<ul>
<li>Develop and execute test plans and procedures for the product</li>
<li>Work with tool and library vendors to develop solutions for designers’ P&amp;R design challenges</li>
<li>Create detailed test plans: signal integrity, battery, power, and sensors, execute test plans</li>
<li>Execute EE development of consumer products</li>
<li>Establish project design standards and conventions while facilitating improvements to quality</li>
<li>Effectively work independently without direction from mentors of functional management </li>
</ul>
<h3><span>R and D Engineer, Electronics Centre of Excellence</span> <span>May 2018 &ndash; Aug 2019</span></h3>
<p>Global movement of free coding clubs for young people.</p>
<ul>
<li>Work with SoC development team and platform team for trouble shooting of hardware and software issues</li>
<li>Work with FPGA design team to make the prototype of the system and testing purpose</li>
<li>Component and System verification of ICs application processor with full responsibility for functional quality of SoC</li>
<li>Create detailed test plans: signal integrity, battery, power, and sensors, execute test plans</li>
<li>Execution and Automation of Test Cases to increase Test Coverage under different external conditions</li>
<li>System level failure analysis to root cause the failures</li>
<li>Good team-work spirits</li>
</ul>
<h2>Skill Summary</h2>
<ul>
<li>Hardware Languages: VHDL, Verilog, Verilog-A</li>
<li>Design Tool: Cadence OrCAD, Xilinx ISE, Xilinx Vivado</li>
<li>Scripting: Python, Linux/Unix shell scripting, Tcl/Tk scripting</li>
<li>Programming Languages: C, C++</li>
<li>Testing and Measurement Tools: Oscilloscope, Logic Analyzer, Function Generator, Power Supply, Spectrum Analyser, Multi-meter, LCR meter etc.</li>
<li>Other Tools: MATLAB, NI Labview, Keysight BenchVue</li>
</ul>
<h2>Projects</h2>
<h3><span>SoC data acquisition system board for smart water quality monitoring</span> <span>Jan 2019 &ndash; Jul 2019</span></h3>
<p>Design of a DAQ system board with testability</p>
<ul>
<li>Involved in to create the architecture and conceptual level block diagram with DFT technique to make the board testability friendly</li>
<li>Create a schematic design using OrCAD schematic capture and TINA Spice and theoretical simulation of the board</li>
<li>Define testing points of the board</li>
<li>Calculate and define the input and output signal and power budget as per customer specs</li>
<li>Responsible for different part used in design and prepared BOM of the design</li>
</ul>
<h2>Education</h2>
<h3><span>National Institute of Science and Technology, B.Tech. Electronics and Communication </span> <span>2014 &ndash; 2018</span></h3>
<ul>
<li>GPA 8.09</li>
</ul>
<h2>Awards and Achievements</h2>
<ul>
<li>Finalists of the Cadence Design Contest 2018 under UG category for B-tech Project “Design of Low Power High PSRR LDO Regulator with Smart Power Save Operation”</li>
<li>Published a paper titled “Design of two stage classical model Op-Amp for LDO applications” in “8th IEEE MINI-COLLOQUIUM” by IEEE ED-NIST Student Chapter</li>
<li>Certified as the VLSI Design Engineer Framework Level-5 by ESSCI (NSDC), India</li>
<li>Qualified to qualifying round of INDIA INNOVATION CHALLENGE design contest 2016 organized by DST and Texas Instruments Inc</li>
<li>Participated in WEBENCH design contest 2016 organized by Texas Instruments Inc</li>
</ul>
<h2>References</h2>
<p>Available on request</p></div>
</body>
</html>
