============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:11:01 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       launch                                  0 R 
(MultBlock.sdc_line_11_31_1)      ext delay                    +100     100 F 
X[0]                              in port         8 96.2    0    +0     100 F 
csa_tree_add_38_24_groupi/in_2[9] 
  g855__2007/B                                                   +0     100   
  g855__2007/Z                    AND2_I          1 19.5   42   +92     192 F 
  g852__3717/CIN                                                 +0     192   
  g852__3717/COUT                 ADDF_E          1 19.5  133  +137     329 F 
  g851__1377/CIN                                                 +0     329   
  g851__1377/COUT                 ADDF_E          1 19.5  133  +151     479 F 
  g850__8867/CIN                                                 +0     479   
  g850__8867/COUT                 ADDF_E          1 19.5  133  +151     630 F 
  g849__7654/CIN                                                 +0     630   
  g849__7654/COUT                 ADDF_E          1 19.5  135  +151     781 F 
  g848__7557/CIN                                                 +0     781   
  g848__7557/COUT                 ADDF_E          1 19.5  139  +151     932 F 
  g847__7837/CIN                                                 +0     932   
  g847__7837/COUT                 ADDF_E          1 19.5  139  +152    1084 F 
  g846__6179/CIN                                                 +0    1084   
  g846__6179/COUT                 ADDF_E          1 19.5  139  +152    1236 F 
  g845__1279/CIN                                                 +0    1236   
  g845__1279/COUT                 ADDF_E          1 19.5  139  +152    1387 F 
  g844__3457/CIN                                                 +0    1387   
  g844__3457/COUT                 ADDF_E          1 19.5  139  +152    1539 F 
  g843__9771/CIN                                                 +0    1539   
  g843__9771/COUT                 ADDF_E          1 19.5  139  +152    1691 F 
  g842__2005/CIN                                                 +0    1691   
  g842__2005/COUT                 ADDF_E          1 19.5  139  +152    1842 F 
  g841__1122/CIN                                                 +0    1842   
  g841__1122/COUT                 ADDF_E          1 19.5  139  +152    1994 F 
  g840__2001/CIN                                                 +0    1994   
  g840__2001/COUT                 ADDF_E          1 19.5  139  +152    2146 F 
  g839__5927/CIN                                                 +0    2146   
  g839__5927/COUT                 ADDF_E          1 19.5  139  +152    2297 F 
  g838__6789/CIN                                                 +0    2297   
  g838__6789/COUT                 ADDF_E          1 19.5  139  +152    2449 F 
  g837__1591/CIN                                                 +0    2449   
  g837__1591/COUT                 ADDF_E          1 18.2  137  +149    2598 F 
  g836__9719/B                                                   +0    2598   
  g836__9719/Z                    XOR2_C          1  8.8  140  +113    2712 R 
csa_tree_add_38_24_groupi/out_0[26] 
Y[31]                        <<<  out port                       +0    2712 R 
(MultBlock.sdc_line_12)           ext delay                    +200    2912 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                             20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   17088ps 
Start-point  : X[0]
End-point    : Y[31]
