

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Mon Mar  6 12:21:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %src_offset" [dct.cpp:22]   --->   Operation 7 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %src_offset_read, i3 0" [dct.cpp:4]   --->   Operation 8 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i6 %tmp_1" [dct.cpp:4]   --->   Operation 9 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i16 %src, i64 0, i64 %zext_ln4" [dct.cpp:4]   --->   Operation 10 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_2 = or i6 %tmp_1, i6 1" [dct.cpp:4]   --->   Operation 11 'or' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %tmp_2" [dct.cpp:4]   --->   Operation 12 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i16 %src, i64 0, i64 %tmp_2_cast" [dct.cpp:4]   --->   Operation 13 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.25ns)   --->   "%src_load = load i6 %src_addr" [dct.cpp:4]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:4]   --->   Operation 15 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_3 = or i6 %tmp_1, i6 2" [dct.cpp:4]   --->   Operation 16 'or' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i6 %tmp_3" [dct.cpp:4]   --->   Operation 17 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i16 %src, i64 0, i64 %tmp_3_cast" [dct.cpp:4]   --->   Operation 18 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_4 = or i6 %tmp_1, i6 3" [dct.cpp:4]   --->   Operation 19 'or' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i6 %tmp_4" [dct.cpp:4]   --->   Operation 20 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i16 %src, i64 0, i64 %tmp_4_cast" [dct.cpp:4]   --->   Operation 21 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%src_load = load i6 %src_addr" [dct.cpp:4]   --->   Operation 22 'load' 'src_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%src_load_1 = load i6 %src_addr_1" [dct.cpp:4]   --->   Operation 23 'load' 'src_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:4]   --->   Operation 24 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:4]   --->   Operation 25 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = or i6 %tmp_1, i6 4" [dct.cpp:4]   --->   Operation 26 'or' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i6 %tmp_5" [dct.cpp:4]   --->   Operation 27 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i16 %src, i64 0, i64 %tmp_5_cast" [dct.cpp:4]   --->   Operation 28 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = or i6 %tmp_1, i6 5" [dct.cpp:4]   --->   Operation 29 'or' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i6 %tmp_6" [dct.cpp:4]   --->   Operation 30 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i16 %src, i64 0, i64 %tmp_6_cast" [dct.cpp:4]   --->   Operation 31 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (3.25ns)   --->   "%src_load_2 = load i6 %src_addr_2" [dct.cpp:4]   --->   Operation 32 'load' 'src_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%src_load_3 = load i6 %src_addr_3" [dct.cpp:4]   --->   Operation 33 'load' 'src_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:4]   --->   Operation 34 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:4]   --->   Operation 35 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = or i6 %tmp_1, i6 6" [dct.cpp:4]   --->   Operation 36 'or' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i6 %tmp_7" [dct.cpp:4]   --->   Operation 37 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i16 %src, i64 0, i64 %tmp_7_cast" [dct.cpp:4]   --->   Operation 38 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = or i6 %tmp_1, i6 7" [dct.cpp:4]   --->   Operation 39 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i6 %tmp_8" [dct.cpp:4]   --->   Operation 40 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i16 %src, i64 0, i64 %tmp_8_cast" [dct.cpp:4]   --->   Operation 41 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (3.25ns)   --->   "%src_load_4 = load i6 %src_addr_4" [dct.cpp:4]   --->   Operation 42 'load' 'src_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%src_load_5 = load i6 %src_addr_5" [dct.cpp:4]   --->   Operation 43 'load' 'src_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:4]   --->   Operation 44 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:4]   --->   Operation 45 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%dst_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %dst_offset" [dct.cpp:22]   --->   Operation 46 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %dst_offset_read, i3 0" [dct.cpp:22]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (3.25ns)   --->   "%src_load_6 = load i6 %src_addr_6" [dct.cpp:4]   --->   Operation 48 'load' 'src_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 49 [1/2] (3.25ns)   --->   "%src_load_7 = load i6 %src_addr_7" [dct.cpp:4]   --->   Operation 49 'load' 'src_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln22 = call void @dct_1d_Pipeline_DCT_Outer_Loop, i6 %tmp, i16 %dst, i16 %src_load, i16 %src_load_1, i16 %src_load_2, i16 %src_load_3, i16 %src_load_4, i16 %src_load_5, i16 %src_load_6, i16 %src_load_7, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:22]   --->   Operation 50 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln22 = call void @dct_1d_Pipeline_DCT_Outer_Loop, i6 %tmp, i16 %dst, i16 %src_load, i16 %src_load_1, i16 %src_load_2, i16 %src_load_3, i16 %src_load_4, i16 %src_load_5, i16 %src_load_6, i16 %src_load_7, i14 %dct_1d_short_short_dct_coeff_table, i15 %dct_1d_short_short_dct_coeff_table_1, i15 %dct_1d_short_short_dct_coeff_table_2, i15 %dct_1d_short_short_dct_coeff_table_3, i15 %dct_1d_short_short_dct_coeff_table_4, i15 %dct_1d_short_short_dct_coeff_table_5, i15 %dct_1d_short_short_dct_coeff_table_6, i15 %dct_1d_short_short_dct_coeff_table_7" [dct.cpp:22]   --->   Operation 51 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [dct.cpp:24]   --->   Operation 52 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read operation ('src_offset_read', dct.cpp:22) on port 'src_offset' (dct.cpp:22) [14]  (0 ns)
	'getelementptr' operation ('src_addr', dct.cpp:4) [18]  (0 ns)
	'load' operation ('src_load', dct.cpp:4) on array 'src' [40]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('src_load', dct.cpp:4) on array 'src' [40]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('src_load_2', dct.cpp:4) on array 'src' [42]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('src_load_4', dct.cpp:4) on array 'src' [44]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('src_load_6', dct.cpp:4) on array 'src' [46]  (3.25 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
