vendor_name = ModelSim
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca32.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/gates.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/ha.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_ha.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/fa.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_fa.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/rca4.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb_rca4.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/tb.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/xor2.v
source_file = 1, C:/Users/dunca/Workspace/Assignment/kw_digital_logic_circuit/asg2/db/asg2.cbx.xml
design_name = fa
instance = comp, \s~output , s~output, fa, 1
instance = comp, \co~output , co~output, fa, 1
instance = comp, \b~input , b~input, fa, 1
instance = comp, \ci~input , ci~input, fa, 1
instance = comp, \a~input , a~input, fa, 1
instance = comp, \U1_ha|U0_xor2|U4_or2|y~0 , U1_ha|U0_xor2|U4_or2|y~0, fa, 1
instance = comp, \U2_or2|y , U2_or2|y, fa, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, fa, 1
