{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 00:37:01 2025 " "Info: Processing started: Mon Apr 14 00:37:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/PC.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB4 " "Info: Found entity 1: LAB4" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablerom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tablerom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TableRom " "Info: Found entity 1: TableRom" {  } { { "TableRom.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/TableRom.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_reg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file _reg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 _REG " "Info: Found entity 1: _REG" {  } { { "_REG.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/_REG.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4 " "Info: Elaborating entity \"LAB4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Warning: Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "LAB4.bdf" "" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 736 -680 -512 752 "SW\[7..0\]" "" } { 984 -512 -344 1000 "SW\[17\]" "" } } } }  } 0 0 "Not all bits in bus \"%1!s!\" are used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divisorclk.tdf 1 1 " "Warning: Using design file divisorclk.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorCLK " "Info: Found entity 1: DivisorCLK" {  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorCLK DivisorCLK:inst12 " "Info: Elaborating entity \"DivisorCLK\" for hierarchy \"DivisorCLK:inst12\"" {  } { { "LAB4.bdf" "inst12" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 1104 -608 -464 1168 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "divisorclk.tdf" "LPM_COUNTER_component" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Elaborated megafunction instantiation \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component " "Info: Instantiated megafunction \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divisorclk.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/divisorclk.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9mh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_9mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9mh " "Info: Found entity 1: cntr_9mh" {  } { { "db/cntr_9mh.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/db/cntr_9mh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9mh DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated " "Info: Elaborating entity \"cntr_9mh\" for hierarchy \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/quartus9/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_rs.tdf 1 1 " "Warning: Using design file reg_rs.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG_RS " "Info: Found entity 1: REG_RS" {  } { { "reg_rs.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/reg_rs.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_RS REG_RS:inst14 " "Info: Elaborating entity \"REG_RS\" for hierarchy \"REG_RS:inst14\"" {  } { { "LAB4.bdf" "inst14" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 664 248 448 760 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decod4x16.tdf 1 1 " "Warning: Using design file decod4x16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decod4X16 " "Info: Found entity 1: Decod4X16" {  } { { "decod4x16.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/decod4x16.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst6 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst6\"" {  } { { "LAB4.bdf" "inst6" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 504 640 1248 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sm.tdf 1 1 " "Warning: Using design file sm.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "sm.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/sm.tdf" 9 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst5 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst5\"" {  } { { "LAB4.bdf" "inst5" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 -248 -40 1056 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ula.tdf 1 1 " "Warning: Using design file ula.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ula.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/ula.tdf" 3 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst7 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst7\"" {  } { { "LAB4.bdf" "inst7" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 792 -200 -40 920 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "buffer_sw.tdf 1 1 " "Warning: Using design file buffer_sw.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_SW " "Info: Found entity 1: BUFFER_SW" {  } { { "buffer_sw.tdf" "" { Text "D:/Bibliotecas/Downloads/LAB4/buffer_sw.tdf" 1 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_SW BUFFER_SW:inst " "Info: Elaborating entity \"BUFFER_SW\" for hierarchy \"BUFFER_SW:inst\"" {  } { { "LAB4.bdf" "inst" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 744 -488 -320 840 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst1 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst1\"" {  } { { "LAB4.bdf" "inst1" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 928 56 192 1248 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_REG _REG:AC " "Info: Elaborating entity \"_REG\" for hierarchy \"_REG:AC\"" {  } { { "LAB4.bdf" "AC" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 616 -200 -48 744 "AC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod4X16 Decod4X16:inst3 " "Info: Elaborating entity \"Decod4X16\" for hierarchy \"Decod4X16:inst3\"" {  } { { "LAB4.bdf" "inst3" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 936 272 408 1256 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "LAB4.bdf" "inst2" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { -64 -200 -48 64 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TableRom TableRom:inst9 " "Info: Elaborating entity \"TableRom\" for hierarchy \"TableRom:inst9\"" {  } { { "LAB4.bdf" "inst9" { Schematic "D:/Bibliotecas/Downloads/LAB4/LAB4.bdf" { { 256 312 512 352 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"ULA:inst7\|op_1\" " "Warning: Converted tri-state node feeding \"ULA:inst7\|op_1\" into a selector" {  } {  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[22\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[21\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\] " "Info: Register \"DivisorCLK:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_9mh:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[7\] " "Info: Register \"_REG:R1\|REG\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[6\] " "Info: Register \"_REG:R1\|REG\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[5\] " "Info: Register \"_REG:R1\|REG\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[4\] " "Info: Register \"_REG:R1\|REG\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[3\] " "Info: Register \"_REG:R1\|REG\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[2\] " "Info: Register \"_REG:R1\|REG\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[1\] " "Info: Register \"_REG:R1\|REG\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "_REG:R1\|REG\[0\] " "Info: Register \"_REG:R1\|REG\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Info: Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Info: Implemented 220 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 00:37:02 2025 " "Info: Processing ended: Mon Apr 14 00:37:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
