{"vcs1":{"timestamp_begin":1715612550.034301404, "rt":2.32, "ut":0.87, "st":0.26}}
{"vcselab":{"timestamp_begin":1715612552.440381925, "rt":1.14, "ut":0.26, "st":0.06}}
{"link":{"timestamp_begin":1715612553.658141629, "rt":0.50, "ut":0.24, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1715612549.339778409}
{"VCS_COMP_START_TIME": 1715612549.339778409}
{"VCS_COMP_END_TIME": 1715612555.727681187}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 352756}}
{"stitch_vcselab": {"peak_mem": 225804}}
