
;; Function void* operator new(std::size_t, void*) (_ZnwjPv, funcdef_no=237, decl_uid=37256, cgraph_uid=25)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void* operator new(std::size_t, void*)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.77700 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/new:112 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77700 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/new:112 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77700 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/new:112 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/new:112 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::_Ios_Openmode std::operator|(std::_Ios_Openmode, std::_Ios_Openmode) (_ZStorSt13_Ios_OpenmodeS_, funcdef_no=986, decl_uid=49572, cgraph_uid=157)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r63,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a3(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 18(l0): point = 0
   Insn 15(l0): point = 2
   Insn 11(l0): point = 4
   Insn 8(l0): point = 6
   Insn 7(l0): point = 8
   Insn 6(l0): point = 10
   Insn 5(l0): point = 12
 a0(r63): [3..4]
 a1(r62): [5..6]
 a2(r61): [7..8]
 a3(r60): [9..10]
 a4(r59): [9..12]
Compressing live ranges: from 15 to 8 - 53%
Ranges after the compression:
 a0(r63): [0..1]
 a1(r62): [2..3]
 a2(r61): [4..5]
 a3(r60): [6..7]
 a4(r59): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    4:r59  l0     1    3:r60  l0     0    2:r61  l0     0    1:r62  l0     0
    0:r63  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::_Ios_Openmode std::operator|(std::_Ios_Openmode, std::_Ios_Openmode)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,3u} r17={1d} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 30{14d,16u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61 62 63

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg:SI 59 [ __a.37 ])
        (mem/c:SI (reg/f:SI 16 argp) [0 __a+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (reg:SI 60 [ __b.38 ])
        (mem/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __b+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (parallel [
            (set (reg:SI 61 [ D.78246 ])
                (ior:SI (reg:SI 59 [ __a.37 ])
                    (reg:SI 60 [ __b.38 ])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 303 {*iorsi_1}
     (expr_list:REG_DEAD (reg:SI 60 [ __b.38 ])
        (expr_list:REG_DEAD (reg:SI 59 [ __a.37 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 8 7 11 2 (set (reg:SI 62 [ D.78243 ])
        (reg:SI 61 [ D.78246 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.78246 ])
        (nil)))

(insn 11 8 15 2 (set (reg:SI 63 [ <retval> ])
        (reg:SI 62 [ D.78243 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ D.78243 ])
        (nil)))

(insn 15 11 18 2 (set (reg/i:SI 0 ax)
        (reg:SI 63 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63 [ <retval> ])
        (nil)))

(insn 18 15 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/ios_base.h:122 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function int printf(const char*, ...) (printf, funcdef_no=1378, decl_uid=941, cgraph_uid=231)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 5(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r60): [7..8]
 a3(r64): [13..14]
 a4(r59): [17..18]
 a5(r63): [21..22]
Compressing live ranges: from 25 to 12 - 48%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r60): [4..5]
 a3(r64): [6..7]
 a4(r59): [8..9]
 a5(r63): [10..11]
  regions=1, blocks=3, points=12
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    2:r60  l0     3    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    3:r64  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


int printf(const char*, ...)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={2d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 86{61d,25u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:255 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 6 5 7 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __local_argv+0 S4 A32])
        (reg:SI 63)) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(insn 7 6 8 2 (set (reg/f:SI 59 [ __local_argv.36 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __local_argv+0 S4 A32])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 50 {*movsi_internal}
     (nil))

(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 59 [ __local_argv.36 ])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ __local_argv.36 ])
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 64)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __format+0 S4 A32])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 50 {*movsi_internal}
     (nil))

(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 64)) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))

(call_insn 11 10 12 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 076a7980 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

(insn 12 11 13 2 (set (reg/v:SI 60 [ __retval ])
        (reg:SI 0 ax)) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:256 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 16 2 (set (reg:SI 61 [ D.78240 ])
        (reg/v:SI 60 [ __retval ])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:258 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/v:SI 60 [ __retval ])
        (nil)))

(insn 16 13 20 2 (set (reg:SI 62 [ <retval> ])
        (reg:SI 61 [ D.78240 ])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:258 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.78240 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:259 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) c:\program files\codeblocks\mingw\bin\../lib/gcc/mingw32/4.7.1/../../../../include/stdio.h:259 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<std::basic_string<char>, int>::~map() (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEED1Ev, funcdef_no=2069, decl_uid=72461, cgraph_uid=475)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<std::basic_string<char>, int>::~map()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:90 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.78766 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:90 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.78766 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:90 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78766 ])
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EED1Ev") [flags 0x3]  <function_decl 07b02b80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:90 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function int SDL_main(int, char**) (SDL_main, funcdef_no=2066, decl_uid=60004, cgraph_uid=476)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 93 n_edges 159 count 96 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r246: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r246,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r245: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r245,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r244: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r244,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r243: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r243,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r242: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r242,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r241: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r241,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r240,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a166 (r239,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r238: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a168 (r238,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r237: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a167 (r237,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r235: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r235,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r234: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r234,l0) best CREG, allocno GENERAL_REGS
    r233: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r233,l0) best CREG, allocno GENERAL_REGS
    r232: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r232,l0) best CREG, allocno GENERAL_REGS
    r230: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r230,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r229: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r229,l0) best CREG, allocno GENERAL_REGS
    r227: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r227,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r225,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r224: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r224,l0) best CREG, allocno GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r221,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r220: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r220,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r219: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r219,l0) best CREG, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r214: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r214,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r212,l0) best CREG, allocno GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r210,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r209: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r209,l0) best CREG, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r206,l0) best CREG, allocno GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r203,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r202,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a34 (r201,l0) best CREG, allocno GENERAL_REGS
    r200: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a36 (r200,l0) best CREG, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r197,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r196,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r195: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a38 (r195,l0) best CREG, allocno GENERAL_REGS
    r193: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r193,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r192: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a40 (r192,l0) best CREG, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r189,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r188,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r187: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a42 (r187,l0) best CREG, allocno GENERAL_REGS
    r185: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a44 (r185,l0) best CREG, allocno GENERAL_REGS
    r184: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r184,l0) best CREG, allocno GENERAL_REGS
    r183: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a46 (r183,l0) best CREG, allocno GENERAL_REGS
    r182: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a47 (r182,l0) best CREG, allocno GENERAL_REGS
    r181: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a49 (r181,l0) best Q_REGS, allocno GENERAL_REGS
    r180: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a50 (r180,l0) best CREG, allocno GENERAL_REGS
    r179: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a51 (r179,l0) best CREG, allocno GENERAL_REGS
    r178: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a52 (r178,l0) best CREG, allocno GENERAL_REGS
    r177: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a54 (r177,l0) best CREG, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a55 (r175,l0) best CREG, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a64 (r172,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r171: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a68 (r171,l0) best CREG, allocno GENERAL_REGS
    r170: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a69 (r170,l0) best CREG, allocno GENERAL_REGS
    r169: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a74 (r169,l0) best CREG, allocno GENERAL_REGS
    r168: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a75 (r168,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a77 (r167,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a78 (r166,l0) best CREG, allocno GENERAL_REGS
    r165: preferred FLOAT_REGS, alternative FLOAT_INT_REGS, allocno FLOAT_INT_REGS
    a79 (r165,l0) best FLOAT_REGS, allocno FLOAT_INT_REGS
    r164: preferred FLOAT_REGS, alternative FLOAT_INT_REGS, allocno FLOAT_INT_REGS
    a80 (r164,l0) best FLOAT_REGS, allocno FLOAT_INT_REGS
    r163: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a82 (r163,l0) best AREG, allocno GENERAL_REGS
    r162: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a83 (r162,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r161: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a84 (r161,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r160: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a85 (r160,l0) best CREG, allocno GENERAL_REGS
    r159: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a87 (r159,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r158: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a88 (r158,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r157: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a86 (r157,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r156: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a89 (r156,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r155: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a93 (r155,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r154: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a94 (r154,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a95 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a98 (r152,l0) best CREG, allocno GENERAL_REGS
    r151: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a99 (r151,l0) best CREG, allocno GENERAL_REGS
    r150: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a100 (r150,l0) best CREG, allocno GENERAL_REGS
    r149: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a101 (r149,l0) best CREG, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a102 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a104 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a105 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a108 (r144,l0) best CREG, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a110 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a114 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a124 (r141,l0) best CREG, allocno GENERAL_REGS
    r140: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a125 (r140,l0) best CREG, allocno GENERAL_REGS
    r139: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a126 (r139,l0) best CREG, allocno GENERAL_REGS
    r138: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a127 (r138,l0) best CREG, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a133 (r136,l0) best CREG, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a136 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a135 (r134,l0) best CREG, allocno GENERAL_REGS
    r133: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a137 (r133,l0) best CREG, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a140 (r131,l0) best CREG, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a143 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a142 (r129,l0) best CREG, allocno GENERAL_REGS
    r128: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a144 (r128,l0) best CREG, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a147 (r126,l0) best CREG, allocno GENERAL_REGS
    r125: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a148 (r125,l0) best CREG, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a151 (r123,l0) best CREG, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a153 (r121,l0) best CREG, allocno GENERAL_REGS
    r120: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a155 (r120,l0) best CREG, allocno GENERAL_REGS
    r119: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a156 (r119,l0) best CREG, allocno GENERAL_REGS
    r118: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a157 (r118,l0) best CREG, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a161 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a160 (r116,l0) best CREG, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a163 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a162 (r114,l0) best CREG, allocno GENERAL_REGS
    r113: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a164 (r113,l0) best CREG, allocno GENERAL_REGS
    r112: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a165 (r112,l0) best CREG, allocno GENERAL_REGS
    r111: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r111,l0) best AREG, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a53 (r109,l0) best AREG, allocno GENERAL_REGS
    r108: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a57 (r108,l0) best CREG, allocno GENERAL_REGS
    r107: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a59 (r107,l0) best AREG, allocno GENERAL_REGS
    r106: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a58 (r106,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r105: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a62 (r105,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r104: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a65 (r104,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a66 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a67 (r102,l0) best AREG, allocno GENERAL_REGS
    r101: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a63 (r101,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r100: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a70 (r100,l0) best AREG, allocno GENERAL_REGS
    r99: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a71 (r99,l0) best Q_REGS, allocno Q_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a72 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a73 (r97,l0) best AREG, allocno GENERAL_REGS
    r96: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a76 (r96,l0) best Q_REGS, allocno GENERAL_REGS
    r95: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a81 (r95,l0) best Q_REGS, allocno Q_REGS
    r94: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a90 (r94,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r93: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a91 (r93,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r92: preferred FLOAT_REGS, alternative NO_REGS, allocno FLOAT_REGS
    a92 (r92,l0) best FLOAT_REGS, allocno FLOAT_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a96 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a97 (r90,l0) best AREG, allocno GENERAL_REGS
    r89: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r89,l0) best Q_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a103 (r87,l0) best AREG, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a107 (r85,l0) best AREG, allocno GENERAL_REGS
    r84: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a109 (r84,l0) best AREG, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a111 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a112 (r82,l0) best AREG, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a113 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a115 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a116 (r79,l0) best AREG, allocno GENERAL_REGS
    r78: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a117 (r78,l0) best Q_REGS, allocno Q_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a118 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a119 (r76,l0) best AREG, allocno GENERAL_REGS
    r75: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a120 (r75,l0) best Q_REGS, allocno Q_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a121 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a122 (r73,l0) best AREG, allocno GENERAL_REGS
    r72: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a123 (r72,l0) best Q_REGS, allocno Q_REGS
    r71: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a128 (r71,l0) best AREG, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a129 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a131 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a132 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a130 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a139 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a146 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a149 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a150 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a158 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a159 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r111,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r246,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r235,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a4(r240,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:1245165 FLOAT_INT_SSE_REGS:1245165 ALL_REGS:1245165 MEM:20
  a5(r245,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r244,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a7(r242,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a8(r243,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a9(r241,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:65535 FLOAT_INT_SSE_REGS:65535 ALL_REGS:65535 MEM:2
  a10(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:7
  a11(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:7
  a12(r193,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:393210 FLOAT_INT_SSE_REGS:393210 ALL_REGS:393210 MEM:11
  a13(r234,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a14(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:327675 FLOAT_INT_SSE_REGS:327675 ALL_REGS:327675 MEM:9
  a15(r233,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a16(r230,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a17(r232,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a18(r227,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a19(r229,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a20(r225,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a21(r220,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a22(r224,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a23(r221,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a24(r219,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a25(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a26(r214,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a27(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a28(r212,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a29(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a30(r209,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a31(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a32(r206,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a33(r203,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a34(r201,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a35(r196,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a36(r200,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a37(r197,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a38(r195,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a39(r188,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a40(r192,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a41(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a42(r187,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a43(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:7
  a44(r185,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a45(r184,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a46(r183,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a47(r182,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a48(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a49(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a50(r180,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a51(r179,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a52(r178,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a53(r109,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a54(r177,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a55(r175,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a56(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a57(r108,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a58(r106,l0) costs: AREG:13 DREG:13 CREG:13 BREG:13 SIREG:13 DIREG:13 AD_REGS:13 CLOBBERED_REGS:13 Q_REGS:13 NON_Q_REGS:13 INDEX_REGS:13 LEGACY_REGS:13 GENERAL_REGS:13 INT_SSE_REGS:13 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:22 FLOAT_INT_SSE_REGS:22 ALL_REGS:22 MEM:12
  a59(r107,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a60(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a61(r173,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a62(r105,l0) costs: AREG:22 DREG:22 CREG:22 BREG:22 SIREG:22 DIREG:22 AD_REGS:22 CLOBBERED_REGS:22 Q_REGS:22 NON_Q_REGS:22 INDEX_REGS:22 LEGACY_REGS:22 GENERAL_REGS:22 INT_SSE_REGS:22 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:22 FLOAT_INT_SSE_REGS:22 ALL_REGS:22 MEM:15
  a63(r101,l0) costs: AREG:22 DREG:22 CREG:22 BREG:22 SIREG:22 DIREG:22 AD_REGS:22 CLOBBERED_REGS:22 Q_REGS:22 NON_Q_REGS:22 INDEX_REGS:22 LEGACY_REGS:22 GENERAL_REGS:22 INT_SSE_REGS:22 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:22 FLOAT_INT_SSE_REGS:22 ALL_REGS:22 MEM:15
  a64(r172,l0) costs: AREG:13 DREG:13 CREG:13 BREG:13 SIREG:13 DIREG:13 AD_REGS:13 CLOBBERED_REGS:13 Q_REGS:13 NON_Q_REGS:13 INDEX_REGS:13 LEGACY_REGS:13 GENERAL_REGS:13 INT_SSE_REGS:13 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:22 FLOAT_INT_SSE_REGS:22 ALL_REGS:22 MEM:11
  a65(r104,l0) costs: AREG:24 DREG:24 CREG:24 BREG:24 SIREG:24 DIREG:24 AD_REGS:24 CLOBBERED_REGS:24 Q_REGS:24 NON_Q_REGS:24 INDEX_REGS:24 LEGACY_REGS:24 GENERAL_REGS:24 INT_SSE_REGS:24 FP_TOP_REG:2 FP_TOP_SSE_REGS:2 FP_SECOND_REG:2 FP_SECOND_SSE_REGS:2 FLOAT_REGS:2 FLOAT_SSE_REGS:2 FLOAT_INT_REGS:24 FLOAT_INT_SSE_REGS:24 ALL_REGS:24 MEM:17
  a66(r103,l0) costs: AREG:2 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FLOAT_INT_REGS:131072 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:6
  a67(r102,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a68(r171,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a69(r170,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a70(r100,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a71(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a72(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a73(r97,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a74(r169,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a75(r168,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a76(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:11 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a77(r167,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a78(r166,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a79(r165,l0) costs: AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:26 FLOAT_INT_SSE_REGS:26 ALL_REGS:26 MEM:10
  a80(r164,l0) costs: AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:26 FLOAT_INT_SSE_REGS:26 ALL_REGS:26 MEM:10
  a81(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a82(r163,l0) costs: AREG:0 DREG:2 CREG:2 BREG:2 SIREG:4 DIREG:4 AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a83(r162,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:14
  a84(r161,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:14
  a85(r160,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a86(r157,l0) costs: AD_REGS:13 CLOBBERED_REGS:13 Q_REGS:13 NON_Q_REGS:13 INDEX_REGS:13 LEGACY_REGS:13 GENERAL_REGS:13 INT_SSE_REGS:13 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:26 FLOAT_INT_SSE_REGS:26 ALL_REGS:26 MEM:12
  a87(r159,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:13
  a88(r158,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:13
  a89(r156,l0) costs: AD_REGS:13 CLOBBERED_REGS:13 Q_REGS:13 NON_Q_REGS:13 INDEX_REGS:13 LEGACY_REGS:13 GENERAL_REGS:13 INT_SSE_REGS:13 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:26 FLOAT_INT_SSE_REGS:26 ALL_REGS:26 MEM:12
  a90(r94,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:13
  a91(r93,l0) costs: AD_REGS:46 CLOBBERED_REGS:46 Q_REGS:46 NON_Q_REGS:46 INDEX_REGS:46 LEGACY_REGS:46 GENERAL_REGS:46 INT_SSE_REGS:46 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:15
  a92(r92,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:13
  a93(r155,l0) costs: AD_REGS:35 CLOBBERED_REGS:35 Q_REGS:35 NON_Q_REGS:35 INDEX_REGS:35 LEGACY_REGS:35 GENERAL_REGS:35 INT_SSE_REGS:35 FP_TOP_REG:0 FP_TOP_SSE_REGS:0 FP_SECOND_REG:0 FP_SECOND_SSE_REGS:0 FLOAT_REGS:0 FLOAT_SSE_REGS:0 FLOAT_INT_REGS:46 FLOAT_INT_SSE_REGS:46 ALL_REGS:46 MEM:13
  a94(r154,l0) costs: AD_REGS:15 CLOBBERED_REGS:15 Q_REGS:15 NON_Q_REGS:15 INDEX_REGS:15 LEGACY_REGS:15 GENERAL_REGS:15 INT_SSE_REGS:15 FP_TOP_REG:2 FP_TOP_SSE_REGS:2 FP_SECOND_REG:2 FP_SECOND_SSE_REGS:2 FLOAT_REGS:2 FLOAT_SSE_REGS:2 FLOAT_INT_REGS:28 FLOAT_INT_SSE_REGS:28 ALL_REGS:28 MEM:14
  a95(r153,l0) costs: AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FLOAT_INT_REGS:131072 FLOAT_INT_SSE_REGS:131072 ALL_REGS:131072 MEM:10
  a96(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a97(r90,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a98(r152,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a99(r151,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a100(r150,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a101(r149,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a102(r148,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a103(r87,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a104(r147,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a105(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a106(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a107(r85,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a108(r144,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a109(r84,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a110(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a111(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a112(r82,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a113(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a114(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a115(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a116(r79,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a117(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a118(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a119(r76,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a120(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a121(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a122(r73,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a123(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a124(r141,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a125(r140,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a126(r139,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a127(r138,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a128(r71,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a129(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a130(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a131(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a132(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a133(r136,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a134(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a135(r134,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a136(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a137(r133,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a138(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a139(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a140(r131,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a141(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a142(r129,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a143(r130,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a144(r128,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a145(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a146(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a147(r126,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a148(r125,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a149(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a150(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a151(r123,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a152(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a153(r121,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a154(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a155(r120,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a156(r119,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a157(r118,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a158(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a159(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a160(r116,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a161(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a162(r114,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a163(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a164(r113,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a165(r112,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a166(r239,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a167(r237,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a168(r238,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 561(l0): point = 0
   Insn 558(l0): point = 2
   Insn 755(l0): point = 4
   Insn 754(l0): point = 6
   Insn 753(l0): point = 8
   Insn 555(l0): point = 11
   Insn 627(l0): point = 13
   Insn 554(l0): point = 15
   Insn 553(l0): point = 17
   Insn 646(l0): point = 20
   Insn 745(l0): point = 23
   Insn 744(l0): point = 25
   Insn 743(l0): point = 27
   Insn 742(l0): point = 29
   Insn 741(l0): point = 31
   Insn 644(l0): point = 33
   Insn 643(l0): point = 35
   Insn 642(l0): point = 37
   Insn 641(l0): point = 39
   Insn 757(l0): point = 41
   Insn 639(l0): point = 43
   Insn 802(l0): point = 46
   Insn 549(l0): point = 48
   Insn 548(l0): point = 50
   Insn 547(l0): point = 52
   Insn 546(l0): point = 54
   Insn 662(l0): point = 57
   Insn 800(l0): point = 60
   Insn 542(l0): point = 62
   Insn 541(l0): point = 64
   Insn 540(l0): point = 66
   Insn 626(l0): point = 68
   Insn 539(l0): point = 70
   Insn 700(l0): point = 73
   Insn 798(l0): point = 76
   Insn 535(l0): point = 78
   Insn 534(l0): point = 80
   Insn 533(l0): point = 82
   Insn 625(l0): point = 84
   Insn 532(l0): point = 86
   Insn 714(l0): point = 89
   Insn 796(l0): point = 92
   Insn 528(l0): point = 94
   Insn 527(l0): point = 96
   Insn 526(l0): point = 98
   Insn 624(l0): point = 100
   Insn 525(l0): point = 102
   Insn 720(l0): point = 105
   Insn 794(l0): point = 108
   Insn 521(l0): point = 110
   Insn 726(l0): point = 113
   Insn 792(l0): point = 116
   Insn 517(l0): point = 118
   Insn 516(l0): point = 120
   Insn 515(l0): point = 122
   Insn 623(l0): point = 124
   Insn 514(l0): point = 126
   Insn 732(l0): point = 129
   Insn 790(l0): point = 132
   Insn 510(l0): point = 134
   Insn 509(l0): point = 136
   Insn 508(l0): point = 138
   Insn 507(l0): point = 140
   Insn 738(l0): point = 142
   Insn 788(l0): point = 145
   Insn 501(l0): point = 147
   Insn 500(l0): point = 149
   Insn 499(l0): point = 151
   Insn 710(l0): point = 153
   Insn 786(l0): point = 156
   Insn 493(l0): point = 158
   Insn 492(l0): point = 160
   Insn 491(l0): point = 162
   Insn 706(l0): point = 164
   Insn 784(l0): point = 167
   Insn 485(l0): point = 169
   Insn 484(l0): point = 171
   Insn 483(l0): point = 173
   Insn 482(l0): point = 175
   Insn 678(l0): point = 178
   Insn 782(l0): point = 181
   Insn 478(l0): point = 183
   Insn 477(l0): point = 185
   Insn 476(l0): point = 187
   Insn 475(l0): point = 189
   Insn 684(l0): point = 192
   Insn 780(l0): point = 195
   Insn 471(l0): point = 197
   Insn 470(l0): point = 199
   Insn 469(l0): point = 201
   Insn 468(l0): point = 203
   Insn 690(l0): point = 206
   Insn 778(l0): point = 209
   Insn 464(l0): point = 211
   Insn 463(l0): point = 213
   Insn 462(l0): point = 215
   Insn 461(l0): point = 217
   Insn 696(l0): point = 219
   Insn 776(l0): point = 222
   Insn 455(l0): point = 224
   Insn 454(l0): point = 226
   Insn 453(l0): point = 228
   Insn 452(l0): point = 230
   Insn 668(l0): point = 233
   Insn 774(l0): point = 236
   Insn 448(l0): point = 238
   Insn 447(l0): point = 240
   Insn 446(l0): point = 242
   Insn 445(l0): point = 244
   Insn 674(l0): point = 246
   Insn 772(l0): point = 249
   Insn 439(l0): point = 251
   Insn 438(l0): point = 253
   Insn 437(l0): point = 255
   Insn 436(l0): point = 257
   Insn 652(l0): point = 260
   Insn 770(l0): point = 263
   Insn 432(l0): point = 265
   Insn 431(l0): point = 267
   Insn 430(l0): point = 269
   Insn 429(l0): point = 271
   Insn 658(l0): point = 273
   Insn 768(l0): point = 276
   Insn 424(l0): point = 278
   Insn 421(l0): point = 280
   Insn 420(l0): point = 282
   Insn 419(l0): point = 284
   Insn 416(l0): point = 287
   Insn 415(l0): point = 289
   Insn 622(l0): point = 291
   Insn 414(l0): point = 293
   Insn 412(l0): point = 296
   Insn 411(l0): point = 298
   Insn 621(l0): point = 300
   Insn 410(l0): point = 302
   Insn 408(l0): point = 305
   Insn 407(l0): point = 307
   Insn 620(l0): point = 309
   Insn 406(l0): point = 311
   Insn 405(l0): point = 313
   Insn 403(l0): point = 316
   Insn 619(l0): point = 318
   Insn 402(l0): point = 320
   Insn 401(l0): point = 322
   Insn 399(l0): point = 325
   Insn 398(l0): point = 327
   Insn 396(l0): point = 329
   Insn 395(l0): point = 331
   Insn 391(l0): point = 334
   Insn 390(l0): point = 336
   Insn 618(l0): point = 338
   Insn 389(l0): point = 340
   Insn 387(l0): point = 343
   Insn 386(l0): point = 345
   Insn 617(l0): point = 347
   Insn 385(l0): point = 349
   Insn 384(l0): point = 351
   Insn 383(l0): point = 353
   Insn 382(l0): point = 355
   Insn 380(l0): point = 358
   Insn 616(l0): point = 360
   Insn 379(l0): point = 362
   Insn 378(l0): point = 364
   Insn 377(l0): point = 366
   Insn 376(l0): point = 368
   Insn 375(l0): point = 370
   Insn 374(l0): point = 372
   Insn 372(l0): point = 374
   Insn 371(l0): point = 377
   Insn 370(l0): point = 379
   Insn 369(l0): point = 381
   Insn 368(l0): point = 383
   Insn 367(l0): point = 385
   Insn 365(l0): point = 387
   Insn 364(l0): point = 390
   Insn 363(l0): point = 392
   Insn 362(l0): point = 394
   Insn 361(l0): point = 396
   Insn 359(l0): point = 398
   Insn 358(l0): point = 401
   Insn 357(l0): point = 403
   Insn 356(l0): point = 405
   Insn 355(l0): point = 407
   Insn 354(l0): point = 409
   Insn 353(l0): point = 411
   Insn 352(l0): point = 413
   Insn 351(l0): point = 415
   Insn 804(l0): point = 417
   Insn 349(l0): point = 419
   Insn 347(l0): point = 421
   Insn 346(l0): point = 424
   Insn 345(l0): point = 426
   Insn 615(l0): point = 428
   Insn 344(l0): point = 430
   Insn 343(l0): point = 432
   Insn 341(l0): point = 434
   Insn 340(l0): point = 437
   Insn 339(l0): point = 439
   Insn 614(l0): point = 441
   Insn 338(l0): point = 443
   Insn 337(l0): point = 445
   Insn 336(l0): point = 447
   Insn 335(l0): point = 449
   Insn 334(l0): point = 451
   Insn 333(l0): point = 453
   Insn 331(l0): point = 456
   Insn 330(l0): point = 458
   Insn 329(l0): point = 460
   Insn 328(l0): point = 462
   Insn 327(l0): point = 464
   Insn 325(l0): point = 466
   Insn 324(l0): point = 469
   Insn 323(l0): point = 471
   Insn 322(l0): point = 473
   Insn 321(l0): point = 475
   Insn 319(l0): point = 478
   Insn 613(l0): point = 480
   Insn 318(l0): point = 482
   Insn 317(l0): point = 484
   Insn 314(l0): point = 487
   Insn 312(l0): point = 490
   Insn 311(l0): point = 492
   Insn 310(l0): point = 494
   Insn 309(l0): point = 496
   Insn 307(l0): point = 499
   Insn 306(l0): point = 501
   Insn 612(l0): point = 503
   Insn 305(l0): point = 505
   Insn 304(l0): point = 507
   Insn 303(l0): point = 509
   Insn 302(l0): point = 511
   Insn 301(l0): point = 513
   Insn 299(l0): point = 516
   Insn 298(l0): point = 518
   Insn 296(l0): point = 520
   Insn 295(l0): point = 522
   Insn 294(l0): point = 524
   Insn 293(l0): point = 526
   Insn 292(l0): point = 528
   Insn 289(l0): point = 531
   Insn 288(l0): point = 533
   Insn 611(l0): point = 535
   Insn 287(l0): point = 537
   Insn 286(l0): point = 539
   Insn 285(l0): point = 541
   Insn 284(l0): point = 543
   Insn 283(l0): point = 545
   Insn 765(l0): point = 548
   Insn 279(l0): point = 550
   Insn 278(l0): point = 552
   Insn 277(l0): point = 554
   Insn 276(l0): point = 556
   Insn 275(l0): point = 558
   Insn 274(l0): point = 560
   Insn 273(l0): point = 562
   Insn 805(l0): point = 564
   Insn 271(l0): point = 566
   Insn 270(l0): point = 568
   Insn 268(l0): point = 570
   Insn 267(l0): point = 573
   Insn 610(l0): point = 575
   Insn 763(l0): point = 578
   Insn 262(l0): point = 581
   Insn 261(l0): point = 583
   Insn 260(l0): point = 585
   Insn 258(l0): point = 588
   Insn 257(l0): point = 590
   Insn 609(l0): point = 592
   Insn 256(l0): point = 594
   Insn 255(l0): point = 596
   Insn 254(l0): point = 598
   Insn 253(l0): point = 600
   Insn 251(l0): point = 603
   Insn 250(l0): point = 605
   Insn 608(l0): point = 607
   Insn 249(l0): point = 609
   Insn 247(l0): point = 612
   Insn 246(l0): point = 614
   Insn 607(l0): point = 616
   Insn 245(l0): point = 618
   Insn 244(l0): point = 620
   Insn 243(l0): point = 622
   Insn 241(l0): point = 624
   Insn 240(l0): point = 627
   Insn 239(l0): point = 629
   Insn 606(l0): point = 631
   Insn 238(l0): point = 633
   Insn 237(l0): point = 635
   Insn 236(l0): point = 637
   Insn 235(l0): point = 639
   Insn 233(l0): point = 641
   Insn 232(l0): point = 644
   Insn 605(l0): point = 646
   Insn 231(l0): point = 648
   Insn 230(l0): point = 650
   Insn 228(l0): point = 652
   Insn 227(l0): point = 655
   Insn 226(l0): point = 657
   Insn 604(l0): point = 659
   Insn 225(l0): point = 661
   Insn 224(l0): point = 663
   Insn 223(l0): point = 665
   Insn 222(l0): point = 667
   Insn 221(l0): point = 669
   Insn 220(l0): point = 671
   Insn 219(l0): point = 673
   Insn 218(l0): point = 675
   Insn 216(l0): point = 677
   Insn 215(l0): point = 680
   Insn 603(l0): point = 682
   Insn 214(l0): point = 684
   Insn 212(l0): point = 687
   Insn 211(l0): point = 689
   Insn 210(l0): point = 691
   Insn 209(l0): point = 693
   Insn 208(l0): point = 695
   Insn 206(l0): point = 697
   Insn 205(l0): point = 700
   Insn 204(l0): point = 702
   Insn 203(l0): point = 704
   Insn 201(l0): point = 707
   Insn 200(l0): point = 709
   Insn 199(l0): point = 711
   Insn 198(l0): point = 713
   Insn 197(l0): point = 715
   Insn 196(l0): point = 717
   Insn 194(l0): point = 719
   Insn 193(l0): point = 722
   Insn 602(l0): point = 724
   Insn 192(l0): point = 726
   Insn 191(l0): point = 728
   Insn 190(l0): point = 730
   Insn 189(l0): point = 732
   Insn 188(l0): point = 734
   Insn 187(l0): point = 736
   Insn 183(l0): point = 739
   Insn 182(l0): point = 741
   Insn 181(l0): point = 743
   Insn 180(l0): point = 745
   Insn 179(l0): point = 747
   Insn 178(l0): point = 749
   Insn 176(l0): point = 751
   Insn 175(l0): point = 754
   Insn 173(l0): point = 757
   Insn 172(l0): point = 759
   Insn 171(l0): point = 761
   Insn 170(l0): point = 763
   Insn 169(l0): point = 765
   Insn 167(l0): point = 767
   Insn 166(l0): point = 770
   Insn 601(l0): point = 772
   Insn 165(l0): point = 774
   Insn 164(l0): point = 776
   Insn 163(l0): point = 778
   Insn 162(l0): point = 780
   Insn 760(l0): point = 783
   Insn 157(l0): point = 785
   Insn 155(l0): point = 788
   Insn 154(l0): point = 790
   Insn 153(l0): point = 792
   Insn 152(l0): point = 794
   Insn 151(l0): point = 796
   Insn 149(l0): point = 798
   Insn 148(l0): point = 801
   Insn 600(l0): point = 803
   Insn 758(l0): point = 806
   Insn 143(l0): point = 808
   Insn 141(l0): point = 811
   Insn 140(l0): point = 813
   Insn 139(l0): point = 815
   Insn 138(l0): point = 817
   Insn 137(l0): point = 819
   Insn 136(l0): point = 821
   Insn 135(l0): point = 823
   Insn 134(l0): point = 825
   Insn 133(l0): point = 827
   Insn 132(l0): point = 829
   Insn 131(l0): point = 831
   Insn 130(l0): point = 833
   Insn 129(l0): point = 835
   Insn 128(l0): point = 837
   Insn 127(l0): point = 839
   Insn 126(l0): point = 841
   Insn 125(l0): point = 843
   Insn 123(l0): point = 845
   Insn 122(l0): point = 848
   Insn 121(l0): point = 850
   Insn 120(l0): point = 852
   Insn 119(l0): point = 854
   Insn 118(l0): point = 856
   Insn 117(l0): point = 858
   Insn 116(l0): point = 860
   Insn 114(l0): point = 862
   Insn 113(l0): point = 864
   Insn 112(l0): point = 867
   Insn 111(l0): point = 869
   Insn 599(l0): point = 871
   Insn 110(l0): point = 873
   Insn 109(l0): point = 875
   Insn 108(l0): point = 877
   Insn 106(l0): point = 879
   Insn 105(l0): point = 882
   Insn 104(l0): point = 884
   Insn 598(l0): point = 886
   Insn 103(l0): point = 888
   Insn 102(l0): point = 890
   Insn 101(l0): point = 892
   Insn 100(l0): point = 894
   Insn 99(l0): point = 896
   Insn 98(l0): point = 898
   Insn 97(l0): point = 900
   Insn 96(l0): point = 902
   Insn 95(l0): point = 904
   Insn 93(l0): point = 906
   Insn 92(l0): point = 908
   Insn 91(l0): point = 911
   Insn 90(l0): point = 913
   Insn 597(l0): point = 915
   Insn 89(l0): point = 917
   Insn 88(l0): point = 919
   Insn 87(l0): point = 921
   Insn 85(l0): point = 923
   Insn 84(l0): point = 926
   Insn 83(l0): point = 928
   Insn 596(l0): point = 930
   Insn 82(l0): point = 932
   Insn 81(l0): point = 934
   Insn 80(l0): point = 936
   Insn 79(l0): point = 938
   Insn 78(l0): point = 940
   Insn 77(l0): point = 942
   Insn 76(l0): point = 944
   Insn 74(l0): point = 947
   Insn 73(l0): point = 949
   Insn 72(l0): point = 951
   Insn 71(l0): point = 953
   Insn 70(l0): point = 955
   Insn 68(l0): point = 957
   Insn 67(l0): point = 960
   Insn 66(l0): point = 962
   Insn 64(l0): point = 965
   Insn 595(l0): point = 967
   Insn 63(l0): point = 969
   Insn 62(l0): point = 971
   Insn 61(l0): point = 973
   Insn 60(l0): point = 975
   Insn 59(l0): point = 977
   Insn 58(l0): point = 979
   Insn 57(l0): point = 981
   Insn 56(l0): point = 983
   Insn 55(l0): point = 985
   Insn 53(l0): point = 987
   Insn 52(l0): point = 989
   Insn 51(l0): point = 992
   Insn 50(l0): point = 994
   Insn 594(l0): point = 996
   Insn 49(l0): point = 998
   Insn 48(l0): point = 1000
   Insn 47(l0): point = 1002
   Insn 45(l0): point = 1004
   Insn 44(l0): point = 1007
   Insn 43(l0): point = 1009
   Insn 593(l0): point = 1011
   Insn 42(l0): point = 1013
   Insn 41(l0): point = 1015
   Insn 40(l0): point = 1017
   Insn 39(l0): point = 1019
   Insn 38(l0): point = 1021
   Insn 37(l0): point = 1023
   Insn 36(l0): point = 1025
   Insn 35(l0): point = 1027
   Insn 34(l0): point = 1029
   Insn 33(l0): point = 1031
   Insn 32(l0): point = 1033
   Insn 31(l0): point = 1035
   Insn 30(l0): point = 1037
   Insn 29(l0): point = 1039
   Insn 28(l0): point = 1041
   Insn 26(l0): point = 1043
   Insn 25(l0): point = 1045
   Insn 24(l0): point = 1048
   Insn 23(l0): point = 1050
   Insn 592(l0): point = 1052
   Insn 22(l0): point = 1054
   Insn 21(l0): point = 1056
   Insn 20(l0): point = 1058
   Insn 18(l0): point = 1060
   Insn 17(l0): point = 1063
   Insn 16(l0): point = 1065
   Insn 591(l0): point = 1067
   Insn 15(l0): point = 1069
   Insn 14(l0): point = 1071
   Insn 13(l0): point = 1073
   Insn 12(l0): point = 1075
   Insn 11(l0): point = 1077
   Insn 10(l0): point = 1079
   Insn 9(l0): point = 1081
   Insn 7(l0): point = 1084
   Insn 6(l0): point = 1086
   Insn 590(l0): point = 1088
   Insn 5(l0): point = 1090
   Insn 637(l0): point = 1092
   Insn 636(l0): point = 1094
   Insn 635(l0): point = 1096
   Insn 634(l0): point = 1098
   Insn 633(l0): point = 1100
   Insn 632(l0): point = 1102
   Insn 631(l0): point = 1104
   Insn 630(l0): point = 1106
   Insn 629(l0): point = 1108
   Insn 628(l0): point = 1110
 a0(r111): [276..278] [3..10]
 a1(r246): [7..8]
 a2(r110): [16..17]
 a3(r235): [46..48] [18..20]
 a4(r240): [274..275] [261..262] [247..248] [234..235] [220..221] [207..208] [193..194] [179..180] [165..166] [154..155] [143..144] [130..131] [114..115] [106..107] [90..91] [74..75] [58..59] [21..35]
 a5(r245): [24..25]
 a6(r244): [26..27]
 a7(r242): [28..29]
 a8(r243): [30..31]
 a9(r241): [33..33]
 a10(r86): [811..1112] [788..805] [754..782] [680..738] [287..675] [163..166] [23..45]
 a11(r88): [811..1112] [788..805] [754..782] [644..738] [287..639] [152..155] [23..45]
 a12(r193): [249..251] [222..224] [167..169] [60..62] [49..57]
 a13(r234): [53..54]
 a14(r213): [156..158] [145..147] [76..78] [63..73]
 a15(r233): [67..70]
 a16(r230): [92..94] [79..89]
 a17(r232): [83..86]
 a18(r227): [108..110] [95..105]
 a19(r229): [99..102]
 a20(r225): [116..118] [111..113]
 a21(r220): [132..134] [119..129]
 a22(r224): [123..126]
 a23(r221): [135..142]
 a24(r219): [139..140]
 a25(r217): [148..153]
 a26(r214): [159..164]
 a27(r210): [181..183] [170..178]
 a28(r212): [174..175]
 a29(r207): [195..197] [184..192]
 a30(r209): [188..189]
 a31(r202): [209..211] [198..206]
 a32(r206): [202..203]
 a33(r203): [212..219]
 a34(r201): [216..217]
 a35(r196): [236..238] [225..233]
 a36(r200): [229..230]
 a37(r197): [239..246]
 a38(r195): [243..244]
 a39(r188): [263..265] [252..260]
 a40(r192): [256..257]
 a41(r189): [266..273]
 a42(r187): [270..271]
 a43(r59): [806..808] [783..785] [279..313]
 a44(r185): [283..284]
 a45(r184): [290..293]
 a46(r183): [299..302]
 a47(r182): [308..311]
 a48(r89): [328..329]
 a49(r181): [330..331]
 a50(r180): [337..340]
 a51(r179): [346..349]
 a52(r178): [354..355]
 a53(r109): [363..366]
 a54(r177): [371..372]
 a55(r175): [380..385]
 a56(r176): [382..383]
 a57(r108): [393..396]
 a58(r106): [395..411]
 a59(r107): [397..398]
 a60(r174): [404..405]
 a61(r173): [406..407]
 a62(r105): [412..413]
 a63(r101): [412..432]
 a64(r172): [414..415]
 a65(r104): [414..417]
 a66(r103): [418..419]
 a67(r102): [420..421]
 a68(r171): [427..430]
 a69(r170): [440..445]
 a70(r100): [444..447]
 a71(r99): [459..460]
 a72(r98): [463..464]
 a73(r97): [465..466]
 a74(r169): [472..473]
 a75(r168): [483..484]
 a76(r96): [493..494]
 a77(r167): [495..496]
 a78(r166): [502..505]
 a79(r165 [0]): [508..509]
 a79(r165 [1]): [508..509]
 a80(r164 [0]): [512..513]
 a80(r164 [1]): [512..513]
 a81(r95): [519..520]
 a82(r163): [523..524]
 a83(r162): [525..526]
 a84(r161): [525..528]
 a85(r160): [534..537]
 a86(r157): [540..541]
 a87(r159): [542..543]
 a88(r158): [542..545]
 a89(r156): [551..552]
 a90(r94): [553..554]
 a91(r93): [553..556]
 a92(r92): [557..560]
 a93(r155): [557..558]
 a94(r154): [563..564]
 a95(r153 [0]): [565..566]
 a95(r153 [1]): [565..566]
 a96(r91): [567..568]
 a97(r90): [569..570]
 a98(r152): [584..585]
 a99(r151): [591..594]
 a100(r150): [606..609]
 a101(r149): [615..618]
 a102(r148): [636..637]
 a103(r87): [640..641]
 a104(r147): [662..663]
 a105(r146): [666..667]
 a106(r145): [670..671]
 a107(r85): [676..677]
 a108(r144): [690..691]
 a109(r84): [696..697]
 a110(r143): [710..711]
 a111(r83): [716..717]
 a112(r82): [718..719]
 a113(r81): [727..734]
 a114(r142): [735..736]
 a115(r80): [748..749]
 a116(r79): [750..751]
 a117(r78): [760..761]
 a118(r77): [764..765]
 a119(r76): [766..767]
 a120(r75): [791..792]
 a121(r74): [795..796]
 a122(r73): [797..798]
 a123(r72): [814..839]
 a124(r141): [818..819]
 a125(r140): [824..825]
 a126(r139): [830..831]
 a127(r138): [836..837]
 a128(r71): [844..845]
 a129(r70): [851..858]
 a130(r67): [853..902]
 a131(r69): [859..860]
 a132(r68): [861..862]
 a133(r136): [870..877]
 a134(r137): [874..875]
 a135(r134): [885..894]
 a136(r135): [891..892]
 a137(r133): [899..900]
 a138(r66): [903..904]
 a139(r65): [905..906]
 a140(r131): [914..921]
 a141(r132): [918..919]
 a142(r129): [929..938]
 a143(r130): [935..936]
 a144(r128): [943..944]
 a145(r127): [950..951]
 a146(r64): [956..957]
 a147(r126): [974..975]
 a148(r125): [980..981]
 a149(r63): [984..985]
 a150(r62): [986..987]
 a151(r123): [995..1002]
 a152(r124): [999..1000]
 a153(r121): [1010..1019]
 a154(r122): [1016..1017]
 a155(r120): [1024..1025]
 a156(r119): [1030..1031]
 a157(r118): [1036..1037]
 a158(r61): [1040..1041]
 a159(r60): [1042..1043]
 a160(r116): [1051..1058]
 a161(r117): [1055..1056]
 a162(r114): [1066..1075]
 a163(r115): [1072..1073]
 a164(r113): [1080..1081]
 a165(r112): [1087..1090]
 a166(r239): [1095..1096]
 a167(r237): [1099..1106]
 a168(r238): [1101..1102]
Compressing live ranges: from 1113 to 334 - 30%
Ranges after the compression:
 a0(r111): [118..119] [0..1]
 a1(r246): [0..1]
 a2(r110): [2..3]
 a3(r235): [16..17] [4..5]
 a4(r240): [116..117] [110..111] [104..105] [98..99] [92..93] [86..87] [80..81] [74..75] [68..69] [62..63] [56..57] [50..51] [44..45] [38..39] [32..33] [26..27] [20..21] [6..15]
 a5(r245): [6..7]
 a6(r244): [8..9]
 a7(r242): [10..11]
 a8(r243): [12..13]
 a9(r241): [14..14]
 a10(r86): [264..333] [256..261] [248..253] [230..243] [122..227] [66..69] [6..15]
 a11(r88): [264..333] [256..261] [248..253] [222..243] [122..219] [60..63] [6..15]
 a12(r193): [106..107] [94..95] [70..71] [22..23] [18..19]
 a13(r234): [18..19]
 a14(r213): [64..65] [58..59] [28..29] [24..25]
 a15(r233): [24..25]
 a16(r230): [34..35] [30..31]
 a17(r232): [30..31]
 a18(r227): [40..41] [36..37]
 a19(r229): [36..37]
 a20(r225): [46..47] [42..43]
 a21(r220): [52..53] [48..49]
 a22(r224): [48..49]
 a23(r221): [54..55]
 a24(r219): [54..55]
 a25(r217): [60..61]
 a26(r214): [66..67]
 a27(r210): [76..77] [72..73]
 a28(r212): [72..73]
 a29(r207): [82..83] [78..79]
 a30(r209): [78..79]
 a31(r202): [88..89] [84..85]
 a32(r206): [84..85]
 a33(r203): [90..91]
 a34(r201): [90..91]
 a35(r196): [100..101] [96..97]
 a36(r200): [96..97]
 a37(r197): [102..103]
 a38(r195): [102..103]
 a39(r188): [112..113] [108..109]
 a40(r192): [108..109]
 a41(r189): [114..115]
 a42(r187): [114..115]
 a43(r59): [262..263] [254..255] [120..127]
 a44(r185): [120..121]
 a45(r184): [122..123]
 a46(r183): [124..125]
 a47(r182): [126..127]
 a48(r89): [128..129]
 a49(r181): [130..131]
 a50(r180): [132..133]
 a51(r179): [134..135]
 a52(r178): [136..137]
 a53(r109): [138..139]
 a54(r177): [140..141]
 a55(r175): [142..143]
 a56(r176): [142..143]
 a57(r108): [144..145]
 a58(r106): [144..151]
 a59(r107): [146..147]
 a60(r174): [148..149]
 a61(r173): [150..151]
 a62(r105): [152..153]
 a63(r101): [152..161]
 a64(r172): [154..155]
 a65(r104): [154..155]
 a66(r103): [156..157]
 a67(r102): [158..159]
 a68(r171): [160..161]
 a69(r170): [162..163]
 a70(r100): [162..163]
 a71(r99): [164..165]
 a72(r98): [166..167]
 a73(r97): [168..169]
 a74(r169): [170..171]
 a75(r168): [172..173]
 a76(r96): [174..175]
 a77(r167): [176..177]
 a78(r166): [178..179]
 a79(r165 [0]): [180..181]
 a79(r165 [1]): [180..181]
 a80(r164 [0]): [182..183]
 a80(r164 [1]): [182..183]
 a81(r95): [184..185]
 a82(r163): [186..187]
 a83(r162): [188..189]
 a84(r161): [188..189]
 a85(r160): [190..191]
 a86(r157): [192..193]
 a87(r159): [194..195]
 a88(r158): [194..195]
 a89(r156): [196..197]
 a90(r94): [198..199]
 a91(r93): [198..199]
 a92(r92): [200..201]
 a93(r155): [200..201]
 a94(r154): [202..203]
 a95(r153 [0]): [204..205]
 a95(r153 [1]): [204..205]
 a96(r91): [206..207]
 a97(r90): [208..209]
 a98(r152): [210..211]
 a99(r151): [212..213]
 a100(r150): [214..215]
 a101(r149): [216..217]
 a102(r148): [218..219]
 a103(r87): [220..221]
 a104(r147): [222..223]
 a105(r146): [224..225]
 a106(r145): [226..227]
 a107(r85): [228..229]
 a108(r144): [230..231]
 a109(r84): [232..233]
 a110(r143): [234..235]
 a111(r83): [236..237]
 a112(r82): [238..239]
 a113(r81): [240..241]
 a114(r142): [242..243]
 a115(r80): [244..245]
 a116(r79): [246..247]
 a117(r78): [248..249]
 a118(r77): [250..251]
 a119(r76): [252..253]
 a120(r75): [256..257]
 a121(r74): [258..259]
 a122(r73): [260..261]
 a123(r72): [264..271]
 a124(r141): [264..265]
 a125(r140): [266..267]
 a126(r139): [268..269]
 a127(r138): [270..271]
 a128(r71): [272..273]
 a129(r70): [274..275]
 a130(r67): [274..285]
 a131(r69): [276..277]
 a132(r68): [278..279]
 a133(r136): [280..281]
 a134(r137): [280..281]
 a135(r134): [282..283]
 a136(r135): [282..283]
 a137(r133): [284..285]
 a138(r66): [286..287]
 a139(r65): [288..289]
 a140(r131): [290..291]
 a141(r132): [290..291]
 a142(r129): [292..293]
 a143(r130): [292..293]
 a144(r128): [294..295]
 a145(r127): [296..297]
 a146(r64): [298..299]
 a147(r126): [300..301]
 a148(r125): [302..303]
 a149(r63): [304..305]
 a150(r62): [306..307]
 a151(r123): [308..309]
 a152(r124): [308..309]
 a153(r121): [310..311]
 a154(r122): [310..311]
 a155(r120): [312..313]
 a156(r119): [314..315]
 a157(r118): [316..317]
 a158(r61): [318..319]
 a159(r60): [320..321]
 a160(r116): [322..323]
 a161(r117): [322..323]
 a162(r114): [324..325]
 a163(r115): [324..325]
 a164(r113): [326..327]
 a165(r112): [328..329]
 a166(r239): [330..331]
 a167(r237): [332..333]
 a168(r238): [332..333]
  regions=1, blocks=93, points=334
    allocnos=169 (big 3), copies=0, conflicts=0, ranges=221
Disposition:
   43:r59  l0   mem  159:r60  l0     0  158:r61  l0     0  150:r62  l0     0
  149:r63  l0     0  146:r64  l0     0  139:r65  l0     0  138:r66  l0     0
  130:r67  l0   mem  132:r68  l0     0  131:r69  l0     0  129:r70  l0     0
  128:r71  l0     0  123:r72  l0   mem  122:r73  l0     0  121:r74  l0     0
  120:r75  l0     0  119:r76  l0     0  118:r77  l0     0  117:r78  l0     0
  116:r79  l0     0  115:r80  l0     0  113:r81  l0     0  112:r82  l0     0
  111:r83  l0     0  109:r84  l0     0  107:r85  l0     0   10:r86  l0   mem
  103:r87  l0     0   11:r88  l0   mem   48:r89  l0     0   97:r90  l0     0
   96:r91  l0     0   92:r92  l0     8   91:r93  l0     8   90:r94  l0     9
   81:r95  l0     0   76:r96  l0     0   73:r97  l0     0   72:r98  l0     0
   71:r99  l0     0   70:r100 l0     0   63:r101 l0   mem   67:r102 l0     0
   66:r103 l0     0   65:r104 l0     8   62:r105 l0     8   58:r106 l0   mem
   59:r107 l0     0   57:r108 l0     0   53:r109 l0     0    2:r110 l0     0
    0:r111 l0   mem  165:r112 l0     0  164:r113 l0     0  162:r114 l0     0
  163:r115 l0     1  160:r116 l0     0  161:r117 l0     1  157:r118 l0     0
  156:r119 l0     0  155:r120 l0     0  153:r121 l0     0  154:r122 l0     1
  151:r123 l0     0  152:r124 l0     1  148:r125 l0     0  147:r126 l0     0
  145:r127 l0     0  144:r128 l0     0  142:r129 l0     0  143:r130 l0     1
  140:r131 l0     0  141:r132 l0     1  137:r133 l0     0  135:r134 l0     0
  136:r135 l0     1  133:r136 l0     0  134:r137 l0     1  127:r138 l0     0
  126:r139 l0     0  125:r140 l0     0  124:r141 l0     0  114:r142 l0     0
  110:r143 l0     0  108:r144 l0     0  106:r145 l0     0  105:r146 l0     0
  104:r147 l0     0  102:r148 l0     0  101:r149 l0     0  100:r150 l0     0
   99:r151 l0     0   98:r152 l0     0   95:r153 l0     0   94:r154 l0     8
   93:r155 l0     9   89:r156 l0     8   86:r157 l0     8   88:r158 l0     9
   87:r159 l0     8   85:r160 l0     0   84:r161 l0     9   83:r162 l0     8
   82:r163 l0     0   80:r164 l0     0   79:r165 l0     0   78:r166 l0     0
   77:r167 l0     0   75:r168 l0     0   74:r169 l0     0   69:r170 l0     1
   68:r171 l0     0   64:r172 l0     9   61:r173 l0     0   60:r174 l0     0
   55:r175 l0     0   56:r176 l0     1   54:r177 l0     0   52:r178 l0     0
   51:r179 l0     0   50:r180 l0     0   49:r181 l0     0   47:r182 l0     0
   46:r183 l0     0   45:r184 l0     0   44:r185 l0     0   42:r187 l0     0
   39:r188 l0   mem   41:r189 l0   mem   40:r192 l0     0   12:r193 l0   mem
   38:r195 l0     0   35:r196 l0   mem   37:r197 l0   mem   36:r200 l0     0
   34:r201 l0     0   31:r202 l0   mem   33:r203 l0   mem   32:r206 l0     0
   29:r207 l0   mem   30:r209 l0     0   27:r210 l0   mem   28:r212 l0     0
   14:r213 l0   mem   26:r214 l0   mem   25:r217 l0   mem   24:r219 l0     0
   21:r220 l0   mem   23:r221 l0   mem   22:r224 l0     0   20:r225 l0     0
   18:r227 l0   mem   19:r229 l0     0   16:r230 l0   mem   17:r232 l0     0
   15:r233 l0     0   13:r234 l0     0    3:r235 l0     0  167:r237 l0     0
  168:r238 l0     1  166:r239 l0     0    4:r240 l0     0    9:r241 l0     1
    7:r242 l0     1    8:r243 l0     1    6:r244 l0     1    5:r245 l0     1
    1:r246 l0     0
+++Costs: overall 70, reg -66, mem 136, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
deleting insn with uid = 644.
Deleted 1 trivially dead insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 93 n_edges 159 count 96 (    1)


int SDL_main(int, char**)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={86d,21u} r1={85d} r2={141d,57u} r6={2d,94u} r7={27d,346u} r8={83d} r9={83d} r10={83d} r11={83d} r12={83d} r13={83d} r14={83d} r15={83d} r16={1d,91u} r17={182d,12u} r18={83d} r19={83d} r20={2d,238u,14e} r21={83d} r22={83d} r23={83d} r24={83d} r25={83d} r26={83d} r27={83d} r28={83d} r29={83d} r30={83d} r31={83d} r32={83d} r33={83d} r34={83d} r35={83d} r36={83d} r37={83d} r38={83d} r39={83d} r40={83d} r41={83d} r42={83d} r43={83d} r44={83d} r45={83d} r46={83d} r47={83d} r48={83d} r49={83d} r50={83d} r51={83d} r52={83d} r59={3d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,3u} r87={1d,1u} r88={1d,3u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r187={1d,1u} r188={2d,1u} r189={1d,1u} r192={1d,1u} r193={5d,1u} r195={1d,1u} r196={2d,1u} r197={1d,1u} r200={1d,1u} r201={1d,1u} r202={2d,1u} r203={1d,1u} r206={1d,1u} r207={2d,1u} r209={1d,1u} r210={2d,1u} r212={1d,1u} r213={4d,1u} r214={1d,1u} r217={1d,1u} r219={1d,1u} r220={2d,1u} r221={1d,1u} r224={1d,1u} r225={2d,1u} r227={2d,1u} r229={1d,1u} r230={2d,1u} r232={1d,1u} r233={1d,1u} r234={1d,1u} r235={2d,1u} r237={1d,3u} r238={1d,1u} r239={1d,1u} r240={1d,18u} r242={1d,1u} r243={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} 
;;    total ref usage 5263{4199d,1050u,14e} in 510{427 regular + 83 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 112 237 238 239

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 628 2 NOTE_INSN_FUNCTION_BEG)

(insn 628 2 629 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -380 [0xfffffffffffffe84])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 629 628 630 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -376 [0xfffffffffffffe88])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2066") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 630 629 631 2 (parallel [
            (set (reg:SI 237)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -372 [0xfffffffffffffe8c])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 631 630 632 2 (set (mem:SI (reg:SI 237) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 632 631 633 2 (set (reg/f:SI 238)
        (label_ref:SI 638)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 638 (nil)))

(insn 633 632 634 2 (set (mem:SI (plus:SI (reg:SI 237)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 238)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 238)
        (nil)))

(insn 634 633 635 2 (set (mem:SI (plus:SI (reg:SI 237)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 237)
        (nil)))

(insn 635 634 636 2 (parallel [
            (set (reg:SI 239)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -404 [0xfffffffffffffe6c])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 636 635 637 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 239)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 239)
        (nil)))

(call_insn 637 636 5 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 5 637 590 2 (parallel [
            (set (reg:SI 112)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:31 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 590 5 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:31 50 {*movsi_internal}
     (nil))

(insn 6 590 7 2 (set (reg:SI 2 cx)
        (reg:SI 112)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:31 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 112)
        (nil)))

(call_insn 7 6 8 2 (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEC1Ev") [flags 0x3]  <function_decl 07b35000 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:31 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 1 [0x1])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 3 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 113 114 115

(note 8 7 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 (parallel [
            (set (reg:SI 113)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -93 [0xffffffffffffffa3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 10 9 11 3 (set (reg:SI 2 cx)
        (reg:SI 113)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))

(call_insn 11 10 12 3 (call (mem:QI (symbol_ref:SI ("_ZNSaIcEC1Ev") [flags 0x43]  <function_decl 06d61880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 12 11 13 3 (parallel [
            (set (reg:SI 114)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 13 12 14 3 (parallel [
            (set (reg:SI 115)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -93 [0xffffffffffffffa3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 14 13 15 3 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 115)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -93 [0xffffffffffffffa3]))
            (nil))))

(insn 15 14 591 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 06f22900 *LC0>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (nil))

(insn 591 15 16 3 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (nil))

(insn 16 591 17 3 (set (reg:SI 2 cx)
        (reg:SI 114)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))

(call_insn 17 16 563 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 070da200 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 4 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 116 117

(note 563 17 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 563 20 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 20 18 21 4 (parallel [
            (set (reg:SI 116)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 21 20 22 4 (parallel [
            (set (reg:SI 117)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 22 21 592 4 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 117)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c]))
            (nil))))

(insn 592 22 23 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (nil))

(insn 23 592 24 4 (set (reg:SI 2 cx)
        (reg:SI 116)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))

(call_insn 24 23 564 4 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEixEOSs") [flags 0x3]  <function_decl 07b1cc00 operator[]>) [0 operator[] S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 5 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 61 118 119 120 121 122

(note 564 24 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 564 26 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 26 25 28 5 (set (reg/f:SI 60 [ D.77789 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 28 26 29 5 (set (reg/f:SI 61 [ D.77738 ])
        (reg/f:SI 60 [ D.77789 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77789 ])
        (nil)))

(insn 29 28 30 5 (set (mem:SI (reg/f:SI 61 [ D.77738 ]) [0 *D.77738_7+0 S4 A32])
        (const_int 640 [0x280])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77738 ])
        (nil)))

(insn 30 29 31 5 (parallel [
            (set (reg:SI 118)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 31 30 32 5 (set (reg:SI 2 cx)
        (reg:SI 118)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))

(call_insn 32 31 33 5 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 33 32 34 5 (parallel [
            (set (reg:SI 119)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -93 [0xffffffffffffffa3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 34 33 35 5 (set (reg:SI 2 cx)
        (reg:SI 119)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))

(call_insn 35 34 36 5 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 36 35 37 5 (parallel [
            (set (reg:SI 120)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -85 [0xffffffffffffffab])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 37 36 38 5 (set (reg:SI 2 cx)
        (reg:SI 120)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))

(call_insn 38 37 39 5 (call (mem:QI (symbol_ref:SI ("_ZNSaIcEC1Ev") [flags 0x43]  <function_decl 06d61880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 39 38 40 5 (parallel [
            (set (reg:SI 121)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 40 39 41 5 (parallel [
            (set (reg:SI 122)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -85 [0xffffffffffffffab])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 41 40 42 5 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 122)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -85 [0xffffffffffffffab]))
            (nil))))

(insn 42 41 593 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 06f22120 *LC1>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (nil))

(insn 593 42 43 5 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 5 [0x5])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (nil))

(insn 43 593 44 5 (set (reg:SI 2 cx)
        (reg:SI 121)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))

(call_insn 44 43 565 5 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 070da200 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 5 [0x5])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 6 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 123 124

(note 565 44 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 565 47 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 47 45 48 6 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 48 47 49 6 (parallel [
            (set (reg:SI 124)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 49 48 594 6 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 124)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -92 [0xffffffffffffffa4]))
            (nil))))

(insn 594 49 50 6 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (nil))

(insn 50 594 51 6 (set (reg:SI 2 cx)
        (reg:SI 123)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))

(call_insn 51 50 566 6 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEixEOSs") [flags 0x3]  <function_decl 07b1cc00 operator[]>) [0 operator[] S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 6 [0x6])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 7 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6 (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 62 63 125 126

(note 566 51 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 52 566 53 7 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 53 52 55 7 (set (reg/f:SI 62 [ D.77792 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 55 53 56 7 (set (reg/f:SI 63 [ D.77739 ])
        (reg/f:SI 62 [ D.77792 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77792 ])
        (nil)))

(insn 56 55 57 7 (set (mem:SI (reg/f:SI 63 [ D.77739 ]) [0 *D.77739_9+0 S4 A32])
        (const_int 480 [0x1e0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.77739 ])
        (nil)))

(insn 57 56 58 7 (parallel [
            (set (reg:SI 125)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 58 57 59 7 (set (reg:SI 2 cx)
        (reg:SI 125)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))

(call_insn 59 58 60 7 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 60 59 61 7 (parallel [
            (set (reg:SI 126)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -85 [0xffffffffffffffab])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 61 60 62 7 (set (reg:SI 2 cx)
        (reg:SI 126)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))

(call_insn 62 61 63 7 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 63 62 595 7 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 48 [0x30])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:36 50 {*movsi_internal}
     (nil))

(insn 595 63 64 7 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:36 50 {*movsi_internal}
     (nil))

(call_insn 64 595 65 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_Init") [flags 0x843]  <function_decl 077e5d80 SDL_Init>) [0 SDL_Init S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:36 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 8 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  7 (fallthru)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC2") [flags 0x2]  <var_decl 06f22360 *LC2>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:41 50 {*movsi_internal}
     (nil))

(call_insn 67 66 567 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("IMG_Load") [flags 0x843]  <function_decl 077fe200 IMG_Load>) [0 IMG_Load S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:41 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 9 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  8 (fallthru)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 64 127

(note 567 67 68 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 68 567 70 9 (set (reg/f:SI 64 [ D.77795 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:41 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 70 68 71 9 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 icon+0 S4 A32])
        (reg/f:SI 64 [ D.77795 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:41 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.77795 ])
        (nil)))

(insn 71 70 72 9 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:42 50 {*movsi_internal}
     (nil))

(insn 72 71 73 9 (set (reg/f:SI 127)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 icon+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:42 50 {*movsi_internal}
     (nil))

(insn 73 72 74 9 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 127)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:42 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (nil)))

(call_insn 74 73 75 9 (call (mem:QI (symbol_ref:SI ("SDL_WM_SetIcon") [flags 0x843]  <function_decl 077e5280 SDL_WM_SetIcon>) [0 SDL_WM_SetIcon S1 A8])
        (const_int 8 [0x8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:42 478 {*call}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 10 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9 (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 128 129 130

(note 75 74 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 10 (parallel [
            (set (reg:SI 128)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -77 [0xffffffffffffffb3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 77 76 78 10 (set (reg:SI 2 cx)
        (reg:SI 128)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))

(call_insn 78 77 79 10 (call (mem:QI (symbol_ref:SI ("_ZNSaIcEC1Ev") [flags 0x43]  <function_decl 06d61880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 79 78 80 10 (parallel [
            (set (reg:SI 129)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 80 79 81 10 (parallel [
            (set (reg:SI 130)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -77 [0xffffffffffffffb3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 81 80 82 10 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 130)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 130)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -77 [0xffffffffffffffb3]))
            (nil))))

(insn 82 81 596 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 06f22120 *LC1>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 596 82 83 10 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 7 [0x7])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 83 596 84 10 (set (reg:SI 2 cx)
        (reg:SI 129)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))

(call_insn 84 83 568 10 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 070da200 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 7 [0x7])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 11 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  10 (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 131 132

(note 568 84 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 568 87 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 87 85 88 11 (parallel [
            (set (reg:SI 131)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 88 87 89 11 (parallel [
            (set (reg:SI 132)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 89 88 597 11 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 132)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 132)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac]))
            (nil))))

(insn 597 89 90 11 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 8 [0x8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 90 597 91 11 (set (reg:SI 2 cx)
        (reg:SI 131)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))

(call_insn 91 90 569 11 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEixEOSs") [flags 0x3]  <function_decl 07b1cc00 operator[]>) [0 operator[] S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 8 [0x8])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 12 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  11 (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 65 66 67 133 134 135

(note 569 91 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 569 93 12 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 93 92 95 12 (set (reg/f:SI 65 [ D.77796 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 95 93 96 12 (set (reg/f:SI 66 [ D.77741 ])
        (reg/f:SI 65 [ D.77796 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65 [ D.77796 ])
        (nil)))

(insn 96 95 97 12 (set (reg:SI 67 [ D.77742 ])
        (mem:SI (reg/f:SI 66 [ D.77741 ]) [0 *D.77741_13+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:49 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66 [ D.77741 ])
        (nil)))

(insn 97 96 98 12 (parallel [
            (set (reg:SI 133)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -69 [0xffffffffffffffbb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 98 97 99 12 (set (reg:SI 2 cx)
        (reg:SI 133)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))

(call_insn 99 98 100 12 (call (mem:QI (symbol_ref:SI ("_ZNSaIcEC1Ev") [flags 0x43]  <function_decl 06d61880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 100 99 101 12 (parallel [
            (set (reg:SI 134)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -76 [0xffffffffffffffb4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 101 100 102 12 (parallel [
            (set (reg:SI 135)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -69 [0xffffffffffffffbb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 102 101 103 12 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 135)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -69 [0xffffffffffffffbb]))
            (nil))))

(insn 103 102 598 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 06f22900 *LC0>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 598 103 104 12 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 9 [0x9])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 104 598 105 12 (set (reg:SI 2 cx)
        (reg:SI 134)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

(call_insn 105 104 570 12 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EPKcRKSaIcE") [flags 0x43]  <function_decl 070da200 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 9 [0x9])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 13 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 67 86 88



;; Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  12 (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 67 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 136 137

(note 570 105 106 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 106 570 108 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 108 106 109 13 (parallel [
            (set (reg:SI 136)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 109 108 110 13 (parallel [
            (set (reg:SI 137)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -76 [0xffffffffffffffb4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 110 109 599 13 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 137)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -76 [0xffffffffffffffb4]))
            (nil))))

(insn 599 110 111 13 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 10 [0xa])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 111 599 112 13 (set (reg:SI 2 cx)
        (reg:SI 136)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(call_insn 112 111 571 13 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEixEOSs") [flags 0x3]  <function_decl 07b1cc00 operator[]>) [0 operator[] S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 10 [0xa])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 14 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 67 86 88



;; Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  13 (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 67 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 67
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 68 69 70

(note 571 112 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 113 571 114 14 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 114 113 116 14 (set (reg/f:SI 68 [ D.77797 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 116 114 117 14 (set (reg/f:SI 69 [ D.77743 ])
        (reg/f:SI 68 [ D.77797 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68 [ D.77797 ])
        (nil)))

(insn 117 116 118 14 (set (reg:SI 70 [ D.77744 ])
        (mem:SI (reg/f:SI 69 [ D.77743 ]) [0 *D.77743_16+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:49 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.77743 ])
        (nil)))

(insn 118 117 119 14 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 1342177281 [0x50000001])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 119 118 120 14 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 32 [0x20])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (nil))

(insn 120 119 121 14 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 67 [ D.77742 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ D.77742 ])
        (nil)))

(insn 121 120 122 14 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 70 [ D.77744 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 70 [ D.77744 ])
        (nil)))

(call_insn 122 121 572 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_SetVideoMode") [flags 0x843]  <function_decl 077c4c00 SDL_SetVideoMode>) [0 SDL_SetVideoMode S1 A8])
            (const_int 16 [0x10]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 10 [0xa])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0 S4 A32]))
                    (nil))))))

;; Successors:  89 (ab,abcall,eh) 15 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  14 (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 71 72 138 139 140 141

(note 572 122 123 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 123 572 125 15 (set (reg/f:SI 71 [ D.77798 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 125 123 126 15 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 screen+0 S4 A32])
        (reg/f:SI 71 [ D.77798 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71 [ D.77798 ])
        (nil)))

(insn 126 125 127 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 screen+0 S4 A32])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 2 {*cmpsi_ccno_1}
     (nil))

(insn 127 126 128 15 (set (reg:QI 72 [ retval.2 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 128 127 129 15 (parallel [
            (set (reg:SI 138)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -76 [0xffffffffffffffb4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 129 128 130 15 (set (reg:SI 2 cx)
        (reg:SI 138)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(call_insn 130 129 131 15 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 131 130 132 15 (parallel [
            (set (reg:SI 139)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -69 [0xffffffffffffffbb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 132 131 133 15 (set (reg:SI 2 cx)
        (reg:SI 139)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(call_insn 133 132 134 15 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 134 133 135 15 (parallel [
            (set (reg:SI 140)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 135 134 136 15 (set (reg:SI 2 cx)
        (reg:SI 140)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(call_insn 136 135 137 15 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 137 136 138 15 (parallel [
            (set (reg:SI 141)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -77 [0xffffffffffffffb3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 138 137 139 15 (set (reg:SI 2 cx)
        (reg:SI 141)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(call_insn 139 138 140 15 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 140 139 141 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 72 [ retval.2 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 72 [ retval.2 ])
        (nil)))

(jump_insn 141 140 142 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 146)

;; Successors:  16 (fallthru) 17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15 (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(note 142 141 143 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 143 142 758 16 (set (reg:SI 59 [ D.77747 ])
        (const_int -1 [0xffffffffffffffff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:50 50 {*movsi_internal}
     (nil))

(jump_insn 758 143 759 16 (set (pc)
        (label_ref 417)) 474 {jump}
     (nil)
 -> 417)

;; Successors:  60 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


(barrier 759 758 146)


;; Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(code_label 146 759 147 17 10 "" [1 uses])

(note 147 146 600 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 600 147 148 17 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 50 {*movsi_internal}
     (nil))

(call_insn 148 600 573 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("TTF_Init") [flags 0x843]  <function_decl 07804380 TTF_Init>) [0 TTF_Init S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (nil))

;; Successors:  89 (ab,abcall,eh) 18 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  17 (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 73 74 75

(note 573 148 149 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 149 573 151 18 (set (reg:SI 73 [ D.77803 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 151 149 152 18 (set (reg:SI 74 [ D.77749 ])
        (reg:SI 73 [ D.77803 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73 [ D.77803 ])
        (nil)))

(insn 152 151 153 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 74 [ D.77749 ])
            (const_int -1 [0xffffffffffffffff]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 74 [ D.77749 ])
        (nil)))

(insn 153 152 154 18 (set (reg:QI 75 [ retval.3 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 154 153 155 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 75 [ retval.3 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 75 [ retval.3 ])
        (nil)))

(jump_insn 155 154 156 18 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 160)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 160)

;; Successors:  19 (fallthru) 20
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  18 (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(note 156 155 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 157 156 760 19 (set (reg:SI 59 [ D.77747 ])
        (const_int -1 [0xffffffffffffffff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:53 50 {*movsi_internal}
     (nil))

(jump_insn 760 157 761 19 (set (pc)
        (label_ref 417)) 474 {jump}
     (nil)
 -> 417)

;; Successors:  60 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


(barrier 761 760 160)


;; Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  18
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(code_label 160 761 161 20 12 "" [1 uses])

(note 161 160 162 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 162 161 163 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 1024 [0x400])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (nil))

(insn 163 162 164 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (nil))

(insn 164 163 165 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 32784 [0x8010])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (nil))

(insn 165 164 601 20 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 44100 [0xac44])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (nil))

(insn 601 165 166 20 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (nil))

(call_insn 166 601 574 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("Mix_OpenAudio") [flags 0x843]  <function_decl 07813100 Mix_OpenAudio>) [0 Mix_OpenAudio S1 A8])
            (const_int 16 [0x10]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0 S4 A32]))
                    (nil))))))

;; Successors:  89 (ab,abcall,eh) 21 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  20 (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 76 77 78

(note 574 166 167 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 167 574 169 21 (set (reg:SI 76 [ D.77804 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 169 167 170 21 (set (reg:SI 77 [ D.77753 ])
        (reg:SI 76 [ D.77804 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 76 [ D.77804 ])
        (nil)))

(insn 170 169 171 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 77 [ D.77753 ])
            (const_int -1 [0xffffffffffffffff]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 77 [ D.77753 ])
        (nil)))

(insn 171 170 172 21 (set (reg:QI 78 [ retval.4 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 172 171 173 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 78 [ retval.4 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 78 [ retval.4 ])
        (nil)))

(jump_insn 173 172 174 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:57 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 185)

;; Successors:  22 (fallthru) 24
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  21 (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 174 173 175 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(call_insn 175 174 575 22 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_GetError") [flags 0x843]  <function_decl 07793100 SDL_GetError>) [0 SDL_GetError S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (nil))

;; Successors:  89 (ab,abcall,eh) 23 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  22 (fallthru)
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 79 80

(note 575 175 176 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 176 575 178 23 (set (reg/f:SI 79 [ D.77805 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 178 176 179 23 (set (reg/f:SI 80 [ D.77756 ])
        (reg/f:SI 79 [ D.77805 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 79 [ D.77805 ])
        (nil)))

(insn 179 178 180 23 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 80 [ D.77756 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80 [ D.77756 ])
        (nil)))

(insn 180 179 181 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*LC3") [flags 0x2]  <var_decl 06f22480 *LC3>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 50 {*movsi_internal}
     (nil))

(call_insn 181 180 182 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("printf") [flags 0x3]  <function_decl 049f8480 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:59 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

(insn 182 181 183 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 2 [0x2])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:60 50 {*movsi_internal}
     (nil))

(call_insn 183 182 184 23 (call (mem:QI (symbol_ref:SI ("exit") [flags 0x43]  <function_decl 04a09b00 exit>) [0 __builtin_exit S1 A8])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:60 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 184 183 185)


;; Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  21
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 81 142

(code_label 185 184 186 24 13 "" [1 uses])

(note 186 185 187 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 188 24 (set (reg/f:SI 142)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 screen+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 188 187 189 24 (set (reg/f:SI 81 [ D.77757 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 142)
                (const_int 4 [0x4])) [0 screen_19->format+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 142)
        (nil)))

(insn 189 188 190 24 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 255 [0xff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 190 189 191 24 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 255 [0xff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 191 190 192 24 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 255 [0xff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 192 191 602 24 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 81 [ D.77757 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81 [ D.77757 ])
        (nil)))

(insn 602 192 193 24 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(call_insn 193 602 576 24 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_MapRGB") [flags 0x843]  <function_decl 077dd080 SDL_MapRGB>) [0 SDL_MapRGB S1 A8])
            (const_int 16 [0x10]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0 S4 A32]))
                    (nil))))))

;; Successors:  89 (ab,abcall,eh) 25 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  24 (fallthru)
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 82 83 143

(note 576 193 194 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 194 576 196 25 (set (reg:SI 82 [ D.77806 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 196 194 197 25 (set (reg:SI 83 [ D.77758 ])
        (reg:SI 82 [ D.77806 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82 [ D.77806 ])
        (nil)))

(insn 197 196 198 25 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 83 [ D.77758 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83 [ D.77758 ])
        (nil)))

(insn 198 197 199 25 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 199 198 200 25 (set (reg/f:SI 143)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 screen+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (nil))

(insn 200 199 201 25 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 143)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))

(call_insn 201 200 202 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_FillRect") [flags 0x843]  <function_decl 077dd980 SDL_FillRect>) [0 SDL_FillRect S1 A8])
            (const_int 12 [0xc]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:63 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 26 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25 (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 202 201 203 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 203 202 204 26 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -1 [0xffffffffffffffff])) [0 done+0 S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:68 52 {*movqi_internal}
     (nil))

(insn 204 203 205 26 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:69 50 {*movsi_internal}
     (nil))

(call_insn 205 204 577 26 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_GetKeyState") [flags 0x843]  <function_decl 077a6e00 SDL_GetKeyState>) [0 SDL_GetKeyState S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:69 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 27 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  26 (fallthru)
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 84 144

(note 577 205 206 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 206 577 208 27 (set (reg/f:SI 84 [ D.77807 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:69 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 208 206 209 27 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 keystate+0 S4 A32])
        (reg/f:SI 84 [ D.77807 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:69 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84 [ D.77807 ])
        (nil)))

(insn 209 208 210 27 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 LEVEL+0 S4 A32])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:72 50 {*movsi_internal}
     (nil))

(insn 210 209 211 27 (parallel [
            (set (reg:SI 144)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:75 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 211 210 212 27 (set (reg:SI 2 cx)
        (reg:SI 144)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:75 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(call_insn 212 211 213 27 (call (mem:QI (symbol_ref:SI ("_ZN9GameStateC1Ev") [flags 0x43]  <function_decl 07824f00 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:75 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 28 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  27 (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 213 212 214 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 214 213 603 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 168 [0xa8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(insn 603 214 215 28 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 11 [0xb])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(call_insn 215 603 578 28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 04a45c80 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 11 [0xb])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 29 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  28 (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 85 86 145 146 147

(note 578 215 216 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 216 578 218 29 (set (reg/f:SI 85 [ D.77808 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 218 216 219 29 (set (reg/f:SI 86 [ update_game.5 ])
        (reg/f:SI 85 [ D.77808 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85 [ D.77808 ])
        (nil)))

(insn 219 218 220 29 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(insn 220 219 221 29 (set (reg/f:SI 145)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 keystate+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(insn 221 220 222 29 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 145)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))

(insn 222 221 223 29 (parallel [
            (set (reg:SI 146)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 223 222 224 29 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 146)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -124 [0xffffffffffffff84]))
            (nil))))

(insn 224 223 225 29 (parallel [
            (set (reg:SI 147)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 225 224 604 29 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 147)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 147)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))

(insn 604 225 226 29 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 12 [0xc])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(insn 226 604 227 29 (set (reg:SI 2 cx)
        (reg/f:SI 86 [ update_game.5 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(call_insn 227 226 579 29 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN10UpdateGameC1EP9GameStateRSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEPhi") [flags 0x43]  <function_decl 07bf8280 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 16 [0x10]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 16 [0x10])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 12 [0xc])
            (expr_list:REG_ARGS_SIZE (const_int -16 [0xfffffffffffffff0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                                    (const_int 12 [0xc])) [0 S4 A32]))
                        (nil)))))))

;; Successors:  89 (ab,abcall,eh) 30 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  29 (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 579 227 228 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 228 579 230 30 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 230 228 231 30 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 update_game+0 S4 A32])
        (reg/f:SI 86 [ update_game.5 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (nil))

(insn 231 230 605 30 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 68 [0x44])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(insn 605 231 232 30 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 11 [0xb])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(call_insn 232 605 580 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 04a45c80 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 11 [0xb])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 31 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  30 (fallthru)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 87 88 148

(note 580 232 233 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 233 580 235 31 (set (reg/f:SI 87 [ D.77810 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 235 233 236 31 (set (reg/f:SI 88 [ renderer.6 ])
        (reg/f:SI 87 [ D.77810 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87 [ D.77810 ])
        (nil)))

(insn 236 235 237 31 (parallel [
            (set (reg:SI 148)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 237 236 238 31 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 148)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -136 [0xffffffffffffff78]))
            (nil))))

(insn 238 237 606 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(insn 606 238 239 31 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 13 [0xd])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(insn 239 606 240 31 (set (reg:SI 2 cx)
        (reg/f:SI 88 [ renderer.6 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(call_insn 240 239 581 31 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN8RendererC1EiP9GameState") [flags 0x43]  <function_decl 07c88180 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 13 [0xd])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  89 (ab,abcall,eh) 32 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  31 (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 149

(note 581 240 241 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 241 581 243 32 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 243 241 244 32 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 renderer+0 S4 A32])
        (reg/f:SI 88 [ renderer.6 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (nil))

(insn 244 243 245 32 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 frame+0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:83 50 {*movsi_internal}
     (nil))

(insn 245 244 607 32 (parallel [
            (set (reg:SI 149)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:85 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 607 245 246 32 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 11 [0xb])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:85 50 {*movsi_internal}
     (nil))

(insn 246 607 247 32 (set (reg:SI 2 cx)
        (reg:SI 149)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:85 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(call_insn 247 246 248 32 (call (mem:QI (symbol_ref:SI ("_ZN5TimerC1Ev") [flags 0x43]  <function_decl 07824880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:85 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 11 [0xb])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 33 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  32 (fallthru)
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 150

(note 248 247 249 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 608 33 (parallel [
            (set (reg:SI 150)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:87 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 608 249 250 33 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 14 [0xe])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:87 50 {*movsi_internal}
     (nil))

(insn 250 608 251 33 (set (reg:SI 2 cx)
        (reg:SI 150)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:87 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(call_insn 251 250 252 33 (call (mem:QI (symbol_ref:SI ("_ZN5TimerC1Ev") [flags 0x43]  <function_decl 07824880 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:87 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 14 [0xe])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 34 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  33 (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 151

(note 252 251 253 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 254 34 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 SKIP_TICKS+0 S4 A32])
        (const_int 1666 [0x682])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:99 50 {*movsi_internal}
     (nil))

(insn 254 253 255 34 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 screen_delay+0 S4 A32])
        (const_int 3 [0x3])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:100 50 {*movsi_internal}
     (nil))

(insn 255 254 256 34 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 ticks+0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:102 50 {*movsi_internal}
     (nil))

(insn 256 255 609 34 (parallel [
            (set (reg:SI 151)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:109 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 609 256 257 34 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:109 50 {*movsi_internal}
     (nil))

(insn 257 609 258 34 (set (reg:SI 2 cx)
        (reg:SI 151)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:109 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(call_insn 258 257 259 34 (call (mem:QI (symbol_ref:SI ("_ZN5Timer5startEv") [flags 0x43]  <function_decl 07824500 start>) [0 start S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:109 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 35 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  34 (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 152

(note 259 258 260 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 260 259 261 35 (parallel [
            (set (reg:SI 152)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:111 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 261 260 262 35 (set (reg:SI 2 cx)
        (reg:SI 152)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:111 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 152)
        (nil)))

(call_insn 262 261 762 35 (call (mem:QI (symbol_ref:SI ("_ZN5Timer5startEv") [flags 0x43]  <function_decl 07824500 start>) [0 start S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:111 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 36 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 0, maybe hot, flags: new rtl modified.
;; Predecessors:  35 (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 762 262 763 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(jump_insn 763 762 764 36 (set (pc)
        (label_ref 393)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:115 474 {jump}
     (nil)
 -> 393)

;; Successors:  55 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88


(barrier 764 763 397)


;; Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  55
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(code_label 397 764 266 37 18 "" [1 uses])

(note 266 397 610 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 610 266 267 37 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 50 {*movsi_internal}
     (nil))

(call_insn 267 610 582 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_GetTicks") [flags 0x843]  <function_decl 07793580 SDL_GetTicks>) [0 SDL_GetTicks S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 15 [0xf])
        (nil))
    (nil))

;; Successors:  89 (ab,abcall,eh) 38 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  37 (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 90 91 92 93 94 153 154 155 156

(note 582 267 268 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 268 582 270 38 (set (reg:SI 90 [ D.77812 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 270 268 271 38 (set (reg:SI 91 [ D.77763 ])
        (reg:SI 90 [ D.77812 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90 [ D.77812 ])
        (nil)))

(insn 271 270 805 38 (parallel [
            (set (reg:DI 153)
                (zero_extend:DI (reg:SI 91 [ D.77763 ])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 81 {zero_extendsidi2_1}
     (expr_list:REG_DEAD (reg:SI 91 [ D.77763 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 805 271 273 38 (parallel [
            (set (reg:DF 154)
                (float:DF (reg:DI 153)))
            (clobber (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                        (const_int -416 [0xfffffffffffffe60])) [0 S8 A64]))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 174 {*floatdidf2_i387_with_temp}
     (expr_list:REG_DEAD (reg:DI 153)
        (nil)))

(insn 273 805 274 38 (set (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 currentTime+0 S8 A64])
        (reg:DF 154)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:126 76 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 154)
        (nil)))

(insn 274 273 275 38 (set (reg:DF 92 [ lastFrameTime.7 ])
        (mem/c:DF (symbol_ref:SI ("_ZZ8SDL_mainE13lastFrameTime") [flags 0x2]  <var_decl 07cca0c0 lastFrameTime>) [0 lastFrameTime+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 76 {*movdf_internal}
     (nil))

(insn 275 274 276 38 (set (reg:DF 155)
        (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 currentTime+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 76 {*movdf_internal}
     (nil))

(insn 276 275 277 38 (set (reg:DF 93 [ D.77765 ])
        (minus:DF (reg:DF 155)
            (reg:DF 92 [ lastFrameTime.7 ]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 570 {*fop_df_1_i387}
     (expr_list:REG_DEAD (reg:DF 155)
        (expr_list:REG_DEAD (reg:DF 92 [ lastFrameTime.7 ])
            (nil))))

(insn 277 276 278 38 (set (reg:DF 94 [ cyclesLeftOver.8 ])
        (mem/c:DF (symbol_ref:SI ("_ZZ8SDL_mainE14cyclesLeftOver") [flags 0x2]  <var_decl 07cca120 cyclesLeftOver>) [0 cyclesLeftOver+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 76 {*movdf_internal}
     (nil))

(insn 278 277 279 38 (set (reg:DF 156)
        (plus:DF (reg:DF 93 [ D.77765 ])
            (reg:DF 94 [ cyclesLeftOver.8 ]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 563 {*fop_df_comm_i387}
     (expr_list:REG_DEAD (reg:DF 94 [ cyclesLeftOver.8 ])
        (expr_list:REG_DEAD (reg:DF 93 [ D.77765 ])
            (nil))))

(insn 279 278 765 38 (set (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 updateIterations+0 S8 A64])
        (reg:DF 156)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:127 76 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 156)
        (nil)))

(jump_insn 765 279 766 38 (set (pc)
        (label_ref 290)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 474 {jump}
     (nil)
 -> 290)

;; Successors:  40 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88


(barrier 766 765 297)


;; Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  40
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 157 158 159 160

(code_label 297 766 282 39 16 "" [1 uses])

(note 282 297 283 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 283 282 284 39 (set (reg:DF 158)
        (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 updateIterations+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:136 76 {*movdf_internal}
     (nil))

(insn 284 283 285 39 (set (reg:DF 159)
        (mem/u/c:DF (symbol_ref/u:SI ("*LC4") [flags 0x2]) [0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:136 76 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 1.66666666666666678509045596001669764518737792969e+1 [0x0.85555555555558p+5])
        (nil)))

(insn 285 284 286 39 (set (reg:DF 157)
        (minus:DF (reg:DF 158)
            (reg:DF 159))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:136 570 {*fop_df_1_i387}
     (expr_list:REG_DEAD (reg:DF 159)
        (expr_list:REG_DEAD (reg:DF 158)
            (nil))))

(insn 286 285 287 39 (set (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 updateIterations+0 S8 A64])
        (reg:DF 157)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:136 76 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 157)
        (nil)))

(insn 287 286 611 39 (set (reg:SI 160)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 update_game+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:137 50 {*movsi_internal}
     (nil))

(insn 611 287 288 39 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:137 50 {*movsi_internal}
     (nil))

(insn 288 611 289 39 (set (reg:SI 2 cx)
        (reg:SI 160)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(call_insn 289 288 290 39 (call (mem:QI (symbol_ref:SI ("_ZN10UpdateGame10updateGameEv") [flags 0x43]  <function_decl 07b65300 updateGame>) [0 updateGame S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:137 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 40 (fallthru,dfs_back)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  39 (fallthru,dfs_back) 38 [100.0%] 
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 95 161 162 163

(code_label 290 289 291 40 15 "" [1 uses])

(note 291 290 292 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 292 291 293 40 (set (reg:DF 161)
        (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 updateIterations+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 76 {*movdf_internal}
     (nil))

(insn 293 292 294 40 (set (reg:DF 162)
        (mem/u/c:DF (symbol_ref/u:SI ("*LC4") [flags 0x2]) [0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 76 {*movdf_internal}
     (expr_list:REG_EQUAL (const_double:DF 1.66666666666666678509045596001669764518737792969e+1 [0x0.85555555555558p+5])
        (nil)))

(insn 294 293 295 40 (set (reg:HI 163)
        (unspec:HI [
                (compare:CCFPU (reg:DF 161)
                    (reg:DF 162))
            ] UNSPEC_FNSTSW)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 24 {*cmpfp_u}
     (expr_list:REG_DEAD (reg:DF 162)
        (expr_list:REG_DEAD (reg:DF 161)
            (nil))))

(insn 295 294 296 40 (set (reg:CCNO 17 flags)
        (compare:CCNO (and:SI (zero_extract:SI (reg:HI 163)
                    (const_int 8 [0x8])
                    (const_int 8 [0x8]))
                (const_int 69 [0x45]))
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 284 {*testqi_ext_0}
     (expr_list:REG_DEAD (reg:HI 163)
        (nil)))

(insn 296 295 298 40 (set (reg:QI 95 [ D.77770 ])
        (eq:QI (reg:CCNO 17 flags)
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil)))

(insn 298 296 299 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 95 [ D.77770 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 95 [ D.77770 ])
        (nil)))

(jump_insn 299 298 300 40 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 297)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:134 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 297)

;; Successors:  39 41 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  40 (fallthru)
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 164 165 166

(note 300 299 301 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 301 300 302 41 (set (reg:DF 164)
        (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0])) [0 updateIterations+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:140 76 {*movdf_internal}
     (nil))

(insn 302 301 303 41 (set (mem/c:DF (symbol_ref:SI ("_ZZ8SDL_mainE14cyclesLeftOver") [flags 0x2]  <var_decl 07cca120 cyclesLeftOver>) [0 cyclesLeftOver+0 S8 A64])
        (reg:DF 164)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:140 76 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 164)
        (nil)))

(insn 303 302 304 41 (set (reg:DF 165)
        (mem/c:DF (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 currentTime+0 S8 A64])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:141 76 {*movdf_internal}
     (nil))

(insn 304 303 305 41 (set (mem/c:DF (symbol_ref:SI ("_ZZ8SDL_mainE13lastFrameTime") [flags 0x2]  <var_decl 07cca0c0 lastFrameTime>) [0 lastFrameTime+0 S8 A64])
        (reg:DF 165)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:141 76 {*movdf_internal}
     (expr_list:REG_DEAD (reg:DF 165)
        (nil)))

(insn 305 304 612 41 (set (reg:SI 166)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 renderer+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:175 50 {*movsi_internal}
     (nil))

(insn 612 305 306 41 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:175 50 {*movsi_internal}
     (nil))

(insn 306 612 307 41 (set (reg:SI 2 cx)
        (reg:SI 166)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:175 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(call_insn 307 306 308 41 (call (mem:QI (symbol_ref:SI ("_ZN8Renderer6RenderEv") [flags 0x43]  <function_decl 07c88100 Render>) [0 Render S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:175 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 42 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  41 (fallthru)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 96 167

(note 308 307 309 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 309 308 310 42 (set (reg/f:SI 167)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 update_game+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:177 50 {*movsi_internal}
     (nil))

(insn 310 309 311 42 (set (reg:QI 96 [ D.77771 ])
        (mem/j:QI (plus:SI (reg/f:SI 167)
                (const_int 4 [0x4])) [0 update_game_40->done+0 S1 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:177 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 167)
        (nil)))

(insn 311 310 312 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 96 [ D.77771 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:177 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 96 [ D.77771 ])
        (nil)))

(jump_insn 312 311 313 42 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:177 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 315)

;; Successors:  43 (fallthru) 44
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  42 (fallthru)
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 313 312 314 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 314 313 315 43 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -1 [0xffffffffffffffff])) [0 done+0 S1 A8])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:178 52 {*movqi_internal}
     (nil))

;; Successors:  44 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  42 43 (fallthru)
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 168

(code_label 315 314 316 44 17 "" [1 uses])

(note 316 315 317 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 317 316 318 44 (set (reg/f:SI 168)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 screen+0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:189 50 {*movsi_internal}
     (nil))

(insn 318 317 613 44 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 168)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:189 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (nil)))

(insn 613 318 319 44 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:189 50 {*movsi_internal}
     (nil))

(call_insn 319 613 320 44 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("SDL_Flip") [flags 0x843]  <function_decl 077c4d80 SDL_Flip>) [0 SDL_Flip S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:189 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 45 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  44 (fallthru)
;; bb 45 artificial_defs: { }
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 169

(note 320 319 321 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 321 320 322 45 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -8 [0xfffffffffffffff8])) [0 frame+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -8 [0xfffffffffffffff8])) [0 frame+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:197 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 322 321 323 45 (parallel [
            (set (reg:SI 169)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 323 322 324 45 (set (reg:SI 2 cx)
        (reg:SI 169)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(call_insn 324 323 583 45 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN5Timer9get_ticksEv") [flags 0x43]  <function_decl 07824700 get_ticks>) [0 get_ticks S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 15 [0xf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 46 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45 (fallthru)
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 97 98 99

(note 583 324 325 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 325 583 327 46 (set (reg:SI 97 [ D.77813 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 327 325 328 46 (set (reg:SI 98 [ D.77776 ])
        (reg:SI 97 [ D.77813 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97 [ D.77813 ])
        (nil)))

(insn 328 327 329 46 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 98 [ D.77776 ])
            (const_int 1000 [0x3e8]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 98 [ D.77776 ])
        (nil)))

(insn 329 328 330 46 (set (reg:QI 99 [ retval.9 ])
        (gt:QI (reg:CCGC 17 flags)
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil)))

(insn 330 329 331 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 99 [ retval.9 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 99 [ retval.9 ])
        (nil)))

(jump_insn 331 330 332 46 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 393)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:207 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 393)

;; Successors:  47 (fallthru) 55 (dfs_back)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  46 (fallthru)
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 100 170

(note 332 331 333 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 333 332 334 47 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 8 [0x8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (nil))

(insn 334 333 335 47 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 16 [0x10])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (nil))

(call_insn 335 334 336 47 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZStorSt13_Ios_OpenmodeS_") [flags 0x3]  <function_decl 07319180 operator|>) [0 operator| S1 A8])
            (const_int 8 [0x8]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

(insn 336 335 337 47 (set (reg:SI 100 [ D.77779 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 337 336 338 47 (parallel [
            (set (reg:SI 170)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 338 337 614 47 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 100 [ D.77779 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100 [ D.77779 ])
        (nil)))

(insn 614 338 339 47 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 16 [0x10])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (nil))

(insn 339 614 340 47 (set (reg:SI 2 cx)
        (reg:SI 170)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))

(call_insn 340 339 584 47 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt18basic_stringstreamIcSt11char_traitsIcESaIcEEC1ESt13_Ios_Openmode") [flags 0x43]  <function_decl 07c54980 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 16 [0x10])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 48 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  47 (fallthru)
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 101 171

(note 584 340 341 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 341 584 343 48 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:210 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 343 341 344 48 (set (reg:SF 101 [ D.77780 ])
        (float:SF (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 frame+0 S4 A32]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 176 {*floatsisf2_i387}
     (nil))

(insn 344 343 615 48 (parallel [
            (set (reg:SI 171)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 615 344 345 48 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 17 [0x11])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (nil))

(insn 345 615 346 48 (set (reg:SI 2 cx)
        (reg:SI 171)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(call_insn 346 345 585 48 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZN5Timer9get_ticksEv") [flags 0x43]  <function_decl 07824700 get_ticks>) [0 get_ticks S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 17 [0x11])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 49 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88 101



;; Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  48 (fallthru)
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88 101
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 101
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 102 103 104 105 106 172 173 174

(note 585 346 347 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 347 585 349 49 (set (reg:SI 102 [ D.77814 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 349 347 804 49 (set (reg:SI 103 [ D.77781 ])
        (reg:SI 102 [ D.77814 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102 [ D.77814 ])
        (nil)))

(insn 804 349 351 49 (parallel [
            (set (reg:SF 104 [ D.77782 ])
                (float:SF (reg:SI 103 [ D.77781 ])))
            (clobber (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -408 [0xfffffffffffffe68])) [0 S4 A32]))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 170 {*floatsisf2_i387_with_temp}
     (expr_list:REG_DEAD (reg:SI 103 [ D.77781 ])
        (nil)))

(insn 351 804 352 49 (set (reg:SF 172)
        (mem/u/c:SF (symbol_ref/u:SI ("*LC5") [flags 0x2]) [0 S4 A32])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 77 {*movsf_internal}
     (expr_list:REG_EQUAL (const_double:SF 1.0e+3 [0x0.fap+10])
        (nil)))

(insn 352 351 353 49 (set (reg:SF 105 [ D.77783 ])
        (div:SF (reg:SF 104 [ D.77782 ])
            (reg:SF 172))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 569 {*fop_sf_1_i387}
     (expr_list:REG_DEAD (reg:SF 172)
        (expr_list:REG_DEAD (reg:SF 104 [ D.77782 ])
            (nil))))

(insn 353 352 354 49 (set (reg:SF 106 [ D.77784 ])
        (div:SF (reg:SF 101 [ D.77780 ])
            (reg:SF 105 [ D.77783 ]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 569 {*fop_sf_1_i387}
     (expr_list:REG_DEAD (reg:SF 105 [ D.77783 ])
        (expr_list:REG_DEAD (reg:SF 101 [ D.77780 ])
            (nil))))

(insn 354 353 355 49 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*LC6") [flags 0x2]  <var_decl 06f7a6c0 *LC6>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (nil))

(insn 355 354 356 49 (parallel [
            (set (reg:SI 173)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 356 355 357 49 (parallel [
            (set (reg:SI 174)
                (plus:SI (reg:SI 173)
                    (const_int 8 [0x8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 357 356 358 49 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 174)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 174)
        (nil)))

(call_insn 358 357 586 49 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc") [flags 0x43]  <function_decl 0758bf80 operator<<>) [0 operator<< S1 A8])
            (const_int 8 [0x8]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 17 [0x11])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 50 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88 106



;; Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  49 (fallthru)
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88 106
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 106
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 107 108

(note 586 358 359 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 359 586 361 50 (set (reg/f:SI 107 [ D.77815 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 361 359 362 50 (set (reg/f:SI 108 [ D.77785 ])
        (reg/f:SI 107 [ D.77815 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 107 [ D.77815 ])
        (nil)))

(insn 362 361 363 50 (set (mem:SF (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SF 106 [ D.77784 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 77 {*movsf_internal}
     (expr_list:REG_DEAD (reg:SF 106 [ D.77784 ])
        (nil)))

(insn 363 362 364 50 (set (reg:SI 2 cx)
        (reg/f:SI 108 [ D.77785 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 108 [ D.77785 ])
        (nil)))

(call_insn 364 363 587 50 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSolsEf") [flags 0x43]  <function_decl 07569100 operator<<>) [0 operator<< S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_EH_REGION (const_int 17 [0x11])
                (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                    (nil)))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:SF (use (mem:SF (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 51 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  50 (fallthru)
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 175 176

(note 587 364 365 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 365 587 367 51 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:213 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 367 365 368 51 (parallel [
            (set (reg:SI 175)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 368 367 369 51 (parallel [
            (set (reg:SI 176)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 369 368 370 51 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 176)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -348 [0xfffffffffffffea4]))
            (nil))))

(insn 370 369 371 51 (set (reg:SI 2 cx)
        (reg:SI 175)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(call_insn 371 370 588 51 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNKSt18basic_stringstreamIcSt11char_traitsIcESaIcEE3strEv") [flags 0x43]  <function_decl 07c54780 str>) [0 str S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 17 [0x11])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 52 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  51 (fallthru)
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 109 177

(note 588 371 372 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 372 588 374 52 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 374 372 375 52 (parallel [
            (set (reg:SI 177)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 375 374 376 52 (set (reg:SI 2 cx)
        (reg:SI 177)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(call_insn 376 375 377 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSs5c_strEv") [flags 0x43]  <function_decl 070bdd00 c_str>) [0 c_str S1 A8])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 377 376 378 52 (set (reg/f:SI 109 [ D.77786 ])
        (reg:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 378 377 379 52 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (nil))

(insn 379 378 616 52 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 109 [ D.77786 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109 [ D.77786 ])
        (nil)))

(insn 616 379 380 52 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 18 [0x12])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (nil))

(call_insn 380 616 381 52 (call (mem:QI (symbol_ref:SI ("SDL_WM_SetCaption") [flags 0x843]  <function_decl 077e5180 SDL_WM_SetCaption>) [0 SDL_WM_SetCaption S1 A8])
        (const_int 8 [0x8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 478 {*call}
     (expr_list:REG_EH_REGION (const_int 18 [0x12])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

;; Successors:  89 (ab,abcall,eh) 53 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  52 (fallthru)
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 178 179

(note 381 380 382 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 382 381 383 53 (parallel [
            (set (reg:SI 178)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 383 382 384 53 (set (reg:SI 2 cx)
        (reg:SI 178)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(call_insn 384 383 385 53 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 385 384 617 53 (parallel [
            (set (reg:SI 179)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 617 385 386 53 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 17 [0x11])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (nil))

(insn 386 617 387 53 (set (reg:SI 2 cx)
        (reg:SI 179)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))

(call_insn 387 386 388 53 (call (mem:QI (symbol_ref:SI ("_ZN5Timer5startEv") [flags 0x43]  <function_decl 07824500 start>) [0 start S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 17 [0x11])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 54 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  53 (fallthru)
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 180

(note 388 387 389 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 389 388 618 54 (parallel [
            (set (reg:SI 180)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 618 389 390 54 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 16 [0x10])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (nil))

(insn 390 618 391 54 (set (reg:SI 2 cx)
        (reg:SI 180)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(call_insn 391 390 393 54 (call (mem:QI (symbol_ref:SI ("_ZNSt18basic_stringstreamIcSt11char_traitsIcESaIcEED1Ev") [flags 0x43]  <function_decl 07c54b00 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 16 [0x10])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 55 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 55 , prev 54, next 56, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  54 (fallthru) 46 (dfs_back) 36 [100.0%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 89 181

(code_label 393 391 394 55 14 "" [2 uses])

(note 394 393 395 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 395 394 396 55 (set (reg:QI 181)
        (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -1 [0xffffffffffffffff])) [0 done+0 S1 A8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:115 52 {*movqi_internal}
     (nil))

(insn 396 395 398 55 (parallel [
            (set (reg:QI 89 [ D.77762 ])
                (xor:QI (reg:QI 181)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:115 308 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 181)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (xor:QI (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                            (const_int -1 [0xffffffffffffffff])) [0 done+0 S1 A8])
                    (const_int 1 [0x1]))
                (nil)))))

(insn 398 396 399 55 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 89 [ D.77762 ])
            (const_int 0 [0]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:115 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 89 [ D.77762 ])
        (nil)))

(jump_insn 399 398 400 55 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 397)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:115 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 397)

;; Successors:  37 56 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 56 , prev 55, next 57, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  55 (fallthru)
;; bb 56 artificial_defs: { }
;; bb 56 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 400 399 401 56 [bb 56] NOTE_INSN_BASIC_BLOCK)

(insn 401 400 402 56 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("SDL_Quit") [flags 0x843]  <function_decl 077e5f80 SDL_Quit>)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:226 50 {*movsi_internal}
     (nil))

(call_insn 402 401 619 56 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 04f79c80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:226 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 619 402 403 56 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 15 [0xf])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:228 50 {*movsi_internal}
     (nil))

(call_insn 403 619 404 56 (call (mem:QI (symbol_ref:SI ("SDL_Quit") [flags 0x843]  <function_decl 077e5f80 SDL_Quit>) [0 SDL_Quit S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:228 478 {*call}
     (expr_list:REG_EH_REGION (const_int 15 [0xf])
        (nil))
    (nil))

;; Successors:  89 (ab,abcall,eh) 57 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88



;; Basic block 57 , prev 56, next 58, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  56 (fallthru)
;; bb 57 artificial_defs: { }
;; bb 57 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 182

(note 404 403 405 57 [bb 57] NOTE_INSN_BASIC_BLOCK)

(insn 405 404 406 57 (set (reg:SI 59 [ D.77747 ])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 406 405 620 57 (parallel [
            (set (reg:SI 182)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 620 406 407 57 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 14 [0xe])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 407 620 408 57 (set (reg:SI 2 cx)
        (reg:SI 182)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(call_insn 408 407 409 57 (call (mem:QI (symbol_ref:SI ("_ZN5TimerD1Ev") [flags 0x43]  <function_decl 07824980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 14 [0xe])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 58 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 86 88



;; Basic block 58 , prev 57, next 59, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  57 (fallthru)
;; bb 58 artificial_defs: { }
;; bb 58 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 183

(note 409 408 410 58 [bb 58] NOTE_INSN_BASIC_BLOCK)

(insn 410 409 621 58 (parallel [
            (set (reg:SI 183)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 621 410 411 58 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 11 [0xb])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 411 621 412 58 (set (reg:SI 2 cx)
        (reg:SI 183)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(call_insn 412 411 413 58 (call (mem:QI (symbol_ref:SI ("_ZN5TimerD1Ev") [flags 0x43]  <function_decl 07824980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 11 [0xb])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 59 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 86 88



;; Basic block 59 , prev 58, next 60, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  58 (fallthru)
;; bb 59 artificial_defs: { }
;; bb 59 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 184

(note 413 412 414 59 [bb 59] NOTE_INSN_BASIC_BLOCK)

(insn 414 413 622 59 (parallel [
            (set (reg:SI 184)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 622 414 415 59 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 415 622 416 59 (set (reg:SI 2 cx)
        (reg:SI 184)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 184)
        (nil)))

(call_insn 416 415 417 59 (call (mem:QI (symbol_ref:SI ("_ZN9GameStateD1Ev") [flags 0x43]  <function_decl 07832080 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  89 (ab,abcall,eh) 60 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 86 88



;; Basic block 60 , prev 59, next 61, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  59 (fallthru) 16 [100.0%]  19 [100.0%] 
;; bb 60 artificial_defs: { }
;; bb 60 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 111 185

(code_label 417 416 418 60 11 "" [2 uses])

(note 418 417 419 60 [bb 60] NOTE_INSN_BASIC_BLOCK)

(insn 419 418 420 60 (parallel [
            (set (reg:SI 185)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 420 419 421 60 (set (reg:SI 2 cx)
        (reg:SI 185)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(call_insn 421 420 424 60 (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEED1Ev") [flags 0x3]  <function_decl 07c88500 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 424 421 768 60 (set (reg:SI 111 [ <retval> ])
        (reg:SI 59 [ D.77747 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.77747 ])
        (nil)))

(jump_insn 768 424 769 60 (set (pc)
        (label_ref 767)) 474 {jump}
     (nil)
 -> 767)

;; Successors:  92 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111


(barrier 769 768 657)


;; Basic block 61 , prev 60, next 62, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 61 artificial_defs: { }
;; bb 61 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 187 188 189

(code_label 657 769 660 61 41 "" [1 uses])

(note 660 657 658 61 [bb 61] NOTE_INSN_BASIC_BLOCK)

(insn 658 660 429 61 (set (reg:SI 189)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 429 658 430 61 (parallel [
            (set (reg:SI 187)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -100 [0xffffffffffffff9c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 430 429 431 61 (set (reg:SI 2 cx)
        (reg:SI 187)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(call_insn 431 430 432 61 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 432 431 770 61 (set (reg:SI 188)
        (reg:SI 189)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))

(jump_insn 770 432 771 61 (set (pc)
        (label_ref 434)) 474 {jump}
     (nil)
 -> 434)

;; Successors:  63 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 188


(barrier 771 770 651)


;; Basic block 62 , prev 61, next 63, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 62 artificial_defs: { }
;; bb 62 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 188

(code_label 651 771 656 62 40 "" [1 uses])

(note 656 651 652 62 [bb 62] NOTE_INSN_BASIC_BLOCK)

(insn 652 656 434 62 (set (reg:SI 188)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  63 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 188



;; Basic block 63 , prev 62, next 64, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  62 [100.0%]  (fallthru) 61 [100.0%] 
;; bb 63 artificial_defs: { }
;; bb 63 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 188
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 188
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 192 193

(code_label 434 652 435 63 21 "" [1 uses])

(note 435 434 436 63 [bb 63] NOTE_INSN_BASIC_BLOCK)

(insn 436 435 437 63 (parallel [
            (set (reg:SI 192)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -93 [0xffffffffffffffa3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 437 436 438 63 (set (reg:SI 2 cx)
        (reg:SI 192)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 192)
        (nil)))

(call_insn 438 437 439 63 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:32 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 439 438 772 63 (set (reg:SI 193)
        (reg:SI 188)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(jump_insn 772 439 773 63 (set (pc)
        (label_ref 544)) 474 {jump}
     (nil)
 -> 544)

;; Successors:  88 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193


(barrier 773 772 673)


;; Basic block 64 , prev 63, next 65, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 64 artificial_defs: { }
;; bb 64 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 195 196 197

(code_label 673 773 676 64 44 "" [1 uses])

(note 676 673 674 64 [bb 64] NOTE_INSN_BASIC_BLOCK)

(insn 674 676 445 64 (set (reg:SI 197)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 445 674 446 64 (parallel [
            (set (reg:SI 195)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 446 445 447 64 (set (reg:SI 2 cx)
        (reg:SI 195)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(call_insn 447 446 448 64 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 448 447 774 64 (set (reg:SI 196)
        (reg:SI 197)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))

(jump_insn 774 448 775 64 (set (pc)
        (label_ref 450)) 474 {jump}
     (nil)
 -> 450)

;; Successors:  66 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196


(barrier 775 774 667)


;; Basic block 65 , prev 64, next 66, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 65 artificial_defs: { }
;; bb 65 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 196

(code_label 667 775 672 65 43 "" [1 uses])

(note 672 667 668 65 [bb 65] NOTE_INSN_BASIC_BLOCK)

(insn 668 672 450 65 (set (reg:SI 196)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  66 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196



;; Basic block 66 , prev 65, next 67, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  65 [100.0%]  (fallthru) 64 [100.0%] 
;; bb 66 artificial_defs: { }
;; bb 66 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 196
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 193 200

(code_label 450 668 451 66 24 "" [1 uses])

(note 451 450 452 66 [bb 66] NOTE_INSN_BASIC_BLOCK)

(insn 452 451 453 66 (parallel [
            (set (reg:SI 200)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -85 [0xffffffffffffffab])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 453 452 454 66 (set (reg:SI 2 cx)
        (reg:SI 200)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(call_insn 454 453 455 66 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:33 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 455 454 776 66 (set (reg:SI 193)
        (reg:SI 196)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(jump_insn 776 455 777 66 (set (pc)
        (label_ref 544)) 474 {jump}
     (nil)
 -> 544)

;; Successors:  88 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193


(barrier 777 776 695)


;; Basic block 67 , prev 66, next 68, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 67 artificial_defs: { }
;; bb 67 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 201 202 203

(code_label 695 777 698 67 48 "" [1 uses])

(note 698 695 696 67 [bb 67] NOTE_INSN_BASIC_BLOCK)

(insn 696 698 461 67 (set (reg:SI 203)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 461 696 462 67 (parallel [
            (set (reg:SI 201)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -76 [0xffffffffffffffb4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 462 461 463 67 (set (reg:SI 2 cx)
        (reg:SI 201)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(call_insn 463 462 464 67 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 464 463 778 67 (set (reg:SI 202)
        (reg:SI 203)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))

(jump_insn 778 464 779 67 (set (pc)
        (label_ref 466)) 474 {jump}
     (nil)
 -> 466)

;; Successors:  69 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202


(barrier 779 778 689)


;; Basic block 68 , prev 67, next 69, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 68 artificial_defs: { }
;; bb 68 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 202

(code_label 689 779 694 68 47 "" [1 uses])

(note 694 689 690 68 [bb 68] NOTE_INSN_BASIC_BLOCK)

(insn 690 694 466 68 (set (reg:SI 202)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  69 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202



;; Basic block 69 , prev 68, next 70, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  68 [100.0%]  (fallthru) 67 [100.0%] 
;; bb 69 artificial_defs: { }
;; bb 69 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 202
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 206 207

(code_label 466 690 467 69 26 "" [1 uses])

(note 467 466 468 69 [bb 69] NOTE_INSN_BASIC_BLOCK)

(insn 468 467 469 69 (parallel [
            (set (reg:SI 206)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -69 [0xffffffffffffffbb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 469 468 470 69 (set (reg:SI 2 cx)
        (reg:SI 206)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(call_insn 470 469 471 69 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 471 470 780 69 (set (reg:SI 207)
        (reg:SI 202)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(jump_insn 780 471 781 69 (set (pc)
        (label_ref 473)) 474 {jump}
     (nil)
 -> 473)

;; Successors:  71 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207


(barrier 781 780 683)


;; Basic block 70 , prev 69, next 71, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 70 artificial_defs: { }
;; bb 70 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 207

(code_label 683 781 688 70 46 "" [1 uses])

(note 688 683 684 70 [bb 70] NOTE_INSN_BASIC_BLOCK)

(insn 684 688 473 70 (set (reg:SI 207)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  71 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207



;; Basic block 71 , prev 70, next 72, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  70 [100.0%]  (fallthru) 69 [100.0%] 
;; bb 71 artificial_defs: { }
;; bb 71 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 207
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 209 210

(code_label 473 684 474 71 27 "" [1 uses])

(note 474 473 475 71 [bb 71] NOTE_INSN_BASIC_BLOCK)

(insn 475 474 476 71 (parallel [
            (set (reg:SI 209)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -84 [0xffffffffffffffac])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 476 475 477 71 (set (reg:SI 2 cx)
        (reg:SI 209)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 209)
        (nil)))

(call_insn 477 476 478 71 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 478 477 782 71 (set (reg:SI 210)
        (reg:SI 207)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(jump_insn 782 478 783 71 (set (pc)
        (label_ref 480)) 474 {jump}
     (nil)
 -> 480)

;; Successors:  73 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 210


(barrier 783 782 677)


;; Basic block 72 , prev 71, next 73, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 72 artificial_defs: { }
;; bb 72 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 210

(code_label 677 783 682 72 45 "" [1 uses])

(note 682 677 678 72 [bb 72] NOTE_INSN_BASIC_BLOCK)

(insn 678 682 480 72 (set (reg:SI 210)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  73 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 210



;; Basic block 73 , prev 72, next 74, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  72 [100.0%]  (fallthru) 71 [100.0%] 
;; bb 73 artificial_defs: { }
;; bb 73 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 210
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 210
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 193 212

(code_label 480 678 481 73 28 "" [1 uses])

(note 481 480 482 73 [bb 73] NOTE_INSN_BASIC_BLOCK)

(insn 482 481 483 73 (parallel [
            (set (reg:SI 212)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -77 [0xffffffffffffffb3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 483 482 484 73 (set (reg:SI 2 cx)
        (reg:SI 212)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(call_insn 484 483 485 73 (call (mem:QI (symbol_ref:SI ("_ZNSaIcED1Ev") [flags 0x43]  <function_decl 06d61980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:48 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 485 484 784 73 (set (reg:SI 193)
        (reg:SI 210)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(jump_insn 784 485 785 73 (set (pc)
        (label_ref 544)) 474 {jump}
     (nil)
 -> 544)

;; Successors:  88 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193


(barrier 785 784 705)


;; Basic block 74 , prev 73, next 75, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 74 artificial_defs: { }
;; bb 74 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 213 214

(code_label 705 785 708 74 50 "" [1 uses])

(note 708 705 706 74 [bb 74] NOTE_INSN_BASIC_BLOCK)

(insn 706 708 491 74 (set (reg:SI 214)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 491 706 492 74 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 86 [ update_game.5 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ update_game.5 ])
        (nil)))

(call_insn 492 491 493 74 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 04a45d80 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:78 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 493 492 786 74 (set (reg:SI 213)
        (reg:SI 214)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(jump_insn 786 493 787 74 (set (pc)
        (label_ref 537)) 474 {jump}
     (nil)
 -> 537)

;; Successors:  86 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213


(barrier 787 786 709)


;; Basic block 75 , prev 74, next 76, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 75 artificial_defs: { }
;; bb 75 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 88 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 213 217

(code_label 709 787 712 75 51 "" [1 uses])

(note 712 709 710 75 [bb 75] NOTE_INSN_BASIC_BLOCK)

(insn 710 712 499 75 (set (reg:SI 217)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 499 710 500 75 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 88 [ renderer.6 ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 88 [ renderer.6 ])
        (nil)))

(call_insn 500 499 501 75 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 04a45d80 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:79 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 501 500 788 75 (set (reg:SI 213)
        (reg:SI 217)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 217)
        (nil)))

(jump_insn 788 501 789 75 (set (pc)
        (label_ref 537)) 474 {jump}
     (nil)
 -> 537)

;; Successors:  86 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213


(barrier 789 788 737)


;; Basic block 76 , prev 75, next 77, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 76 artificial_defs: { }
;; bb 76 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 219 220 221

(code_label 737 789 740 76 56 "" [1 uses])

(note 740 737 738 76 [bb 76] NOTE_INSN_BASIC_BLOCK)

(insn 738 740 507 76 (set (reg:SI 221)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

(insn 507 738 508 76 (parallel [
            (set (reg:SI 219)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 508 507 509 76 (set (reg:SI 2 cx)
        (reg:SI 219)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(call_insn 509 508 510 76 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:216 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 510 509 790 76 (set (reg:SI 220)
        (reg:SI 221)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 221)
        (nil)))

(jump_insn 790 510 791 76 (set (pc)
        (label_ref 512)) 474 {jump}
     (nil)
 -> 512)

;; Successors:  78 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220


(barrier 791 790 731)


;; Basic block 77 , prev 76, next 78, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 77 artificial_defs: { }
;; bb 77 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 220

(code_label 731 791 736 77 55 "" [1 uses])

(note 736 731 732 77 [bb 77] NOTE_INSN_BASIC_BLOCK)

(insn 732 736 512 77 (set (reg:SI 220)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  78 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220



;; Basic block 78 , prev 77, next 79, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  77 [100.0%]  (fallthru) 76 [100.0%] 
;; bb 78 artificial_defs: { }
;; bb 78 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 220
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 224 225

(code_label 512 732 513 78 33 "" [1 uses])

(note 513 512 514 78 [bb 78] NOTE_INSN_BASIC_BLOCK)

(insn 514 513 623 78 (parallel [
            (set (reg:SI 224)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 623 514 515 78 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (nil))

(insn 515 623 516 78 (set (reg:SI 2 cx)
        (reg:SI 224)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))

(call_insn 516 515 517 78 (call (mem:QI (symbol_ref:SI ("_ZNSt18basic_stringstreamIcSt11char_traitsIcESaIcEED1Ev") [flags 0x43]  <function_decl 07c54b00 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:219 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int -30 [0xffffffffffffffe2])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 517 516 792 78 (set (reg:SI 225)
        (reg:SI 220)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))

(jump_insn 792 517 793 78 (set (pc)
        (label_ref 519)) 474 {jump}
     (nil)
 -> 519)

;; Successors:  80 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 225


(barrier 793 792 725)


;; Basic block 79 , prev 78, next 80, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 79 artificial_defs: { }
;; bb 79 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 225

(code_label 725 793 730 79 54 "" [1 uses])

(note 730 725 726 79 [bb 79] NOTE_INSN_BASIC_BLOCK)

(insn 726 730 519 79 (set (reg:SI 225)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  80 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 225



;; Basic block 80 , prev 79, next 81, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  79 [100.0%]  (fallthru) 78 [100.0%] 
;; bb 80 artificial_defs: { }
;; bb 80 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 225
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 225
;; lr  def 	 227

(code_label 519 726 520 80 34 "" [1 uses])

(note 520 519 521 80 [bb 80] NOTE_INSN_BASIC_BLOCK)

(insn 521 520 794 80 (set (reg:SI 227)
        (reg:SI 225)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))

(jump_insn 794 521 795 80 (set (pc)
        (label_ref 523)) 474 {jump}
     (nil)
 -> 523)

;; Successors:  82 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227


(barrier 795 794 719)


;; Basic block 81 , prev 80, next 82, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 81 artificial_defs: { }
;; bb 81 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 227

(code_label 719 795 724 81 53 "" [1 uses])

(note 724 719 720 81 [bb 81] NOTE_INSN_BASIC_BLOCK)

(insn 720 724 523 81 (set (reg:SI 227)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  82 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227



;; Basic block 82 , prev 81, next 83, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  81 [100.0%]  (fallthru) 80 [100.0%] 
;; bb 82 artificial_defs: { }
;; bb 82 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 227
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 229 230

(code_label 523 720 524 82 35 "" [1 uses])

(note 524 523 525 82 [bb 82] NOTE_INSN_BASIC_BLOCK)

(insn 525 524 624 82 (parallel [
            (set (reg:SI 229)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -160 [0xffffffffffffff60])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 624 525 526 82 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 526 624 527 82 (set (reg:SI 2 cx)
        (reg:SI 229)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 229)
        (nil)))

(call_insn 527 526 528 82 (call (mem:QI (symbol_ref:SI ("_ZN5TimerD1Ev") [flags 0x43]  <function_decl 07824980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int -32 [0xffffffffffffffe0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 528 527 796 82 (set (reg:SI 230)
        (reg:SI 227)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))

(jump_insn 796 528 797 82 (set (pc)
        (label_ref 530)) 474 {jump}
     (nil)
 -> 530)

;; Successors:  84 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230


(barrier 797 796 713)


;; Basic block 83 , prev 82, next 84, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 83 artificial_defs: { }
;; bb 83 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 230

(code_label 713 797 718 83 52 "" [1 uses])

(note 718 713 714 83 [bb 83] NOTE_INSN_BASIC_BLOCK)

(insn 714 718 530 83 (set (reg:SI 230)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  84 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230



;; Basic block 84 , prev 83, next 85, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  83 [100.0%]  (fallthru) 82 [100.0%] 
;; bb 84 artificial_defs: { }
;; bb 84 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 230
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 213 232

(code_label 530 714 531 84 36 "" [1 uses])

(note 531 530 532 84 [bb 84] NOTE_INSN_BASIC_BLOCK)

(insn 532 531 625 84 (parallel [
            (set (reg:SI 232)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -148 [0xffffffffffffff6c])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 625 532 533 84 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 533 625 534 84 (set (reg:SI 2 cx)
        (reg:SI 232)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))

(call_insn 534 533 535 84 (call (mem:QI (symbol_ref:SI ("_ZN5TimerD1Ev") [flags 0x43]  <function_decl 07824980 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int -33 [0xffffffffffffffdf])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 535 534 798 84 (set (reg:SI 213)
        (reg:SI 230)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 230)
        (nil)))

(jump_insn 798 535 799 84 (set (pc)
        (label_ref 537)) 474 {jump}
     (nil)
 -> 537)

;; Successors:  86 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213


(barrier 799 798 699)


;; Basic block 85 , prev 84, next 86, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 85 artificial_defs: { }
;; bb 85 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 213

(code_label 699 799 704 85 49 "" [1 uses])

(note 704 699 700 85 [bb 85] NOTE_INSN_BASIC_BLOCK)

(insn 700 704 537 85 (set (reg:SI 213)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  86 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213



;; Basic block 86 , prev 85, next 87, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  75 [100.0%]  74 [100.0%]  85 [100.0%]  (fallthru) 84 [100.0%] 
;; bb 86 artificial_defs: { }
;; bb 86 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 193 233

(code_label 537 700 538 86 30 "" [3 uses])

(note 538 537 539 86 [bb 86] NOTE_INSN_BASIC_BLOCK)

(insn 539 538 626 86 (parallel [
            (set (reg:SI 233)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 626 539 540 86 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (nil))

(insn 540 626 541 86 (set (reg:SI 2 cx)
        (reg:SI 233)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 233)
        (nil)))

(call_insn 541 540 542 86 (call (mem:QI (symbol_ref:SI ("_ZN9GameStateD1Ev") [flags 0x43]  <function_decl 07832080 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int -34 [0xffffffffffffffde])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 542 541 800 86 (set (reg:SI 193)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(jump_insn 800 542 801 86 (set (pc)
        (label_ref 544)) 474 {jump}
     (nil)
 -> 544)

;; Successors:  88 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193


(barrier 801 800 661)


;; Basic block 87 , prev 86, next 88, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 87 artificial_defs: { }
;; bb 87 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 193

(code_label 661 801 666 87 42 "" [1 uses])

(note 666 661 662 87 [bb 87] NOTE_INSN_BASIC_BLOCK)

(insn 662 666 544 87 (set (reg:SI 193)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  88 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193



;; Basic block 88 , prev 87, next 89, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  87 [100.0%]  (fallthru) 63 [100.0%]  73 [100.0%]  66 [100.0%]  86 [100.0%] 
;; bb 88 artificial_defs: { }
;; bb 88 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 193
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 234 235

(code_label 544 662 545 88 22 "" [4 uses])

(note 545 544 546 88 [bb 88] NOTE_INSN_BASIC_BLOCK)

(insn 546 545 547 88 (parallel [
            (set (reg:SI 234)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -124 [0xffffffffffffff84])))
            (clobber (reg:CC 17 flags))
        ]) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 547 546 548 88 (set (reg:SI 2 cx)
        (reg:SI 234)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 234)
        (nil)))

(call_insn 548 547 549 88 (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEED1Ev") [flags 0x3]  <function_decl 07c88500 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:229 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 549 548 802 88 (set (reg:SI 235)
        (reg:SI 193)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(jump_insn 802 549 803 88 (set (pc)
        (label_ref 551)) 474 {jump}
     (nil)
 -> 551)

;; Successors:  91 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 235


(barrier 803 802 638)


;; Basic block 89 , prev 88, next 90, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (ab,abcall,eh) 3 (ab,abcall,eh) 4 (ab,abcall,eh) 5 (ab,abcall,eh) 6 (ab,abcall,eh) 7 (ab,abcall,eh) 8 (ab,abcall,eh) 9 (ab,abcall,eh) 10 (ab,abcall,eh) 11 (ab,abcall,eh) 12 (ab,abcall,eh) 13 (ab,abcall,eh) 14 (ab,abcall,eh) 17 (ab,abcall,eh) 20 (ab,abcall,eh) 22 (ab,abcall,eh) 24 (ab,abcall,eh) 25 (ab,abcall,eh) 26 (ab,abcall,eh) 27 (ab,abcall,eh) 28 (ab,abcall,eh) 29 (ab,abcall,eh) 30 (ab,abcall,eh) 31 (ab,abcall,eh) 32 (ab,abcall,eh) 33 (ab,abcall,eh) 34 (ab,abcall,eh) 35 (ab,abcall,eh) 37 (ab,abcall,eh) 39 (ab,abcall,eh) 41 (ab,abcall,eh) 44 (ab,abcall,eh) 45 (ab,abcall,eh) 47 (ab,abcall,eh) 48 (ab,abcall,eh) 49 (ab,abcall,eh) 50 (ab,abcall,eh) 51 (ab,abcall,eh) 52 (ab,abcall,eh) 53 (ab,abcall,eh) 54 (ab,abcall,eh) 56 (ab,abcall,eh) 57 (ab,abcall,eh) 58 (ab,abcall,eh) 59 (ab,abcall,eh)
;; bb 89 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 89 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 86 88
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 17 [flags] 20 [frame] 240 242 243 244 245

(code_label/s 638 803 752 89 38 "" [3 uses])

(note 752 638 639 89 [bb 89] NOTE_INSN_BASIC_BLOCK)

(insn 639 752 757 89 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 757 639 641 89 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 641 757 642 89 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 642 641 643 89 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 643 642 741 89 (set (reg:SI 240)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -396 [0xfffffffffffffe74])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 741 643 742 89 (set (reg:SI 243)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 742 741 743 89 (parallel [
            (set (reg:SI 242)
                (ashift:SI (reg:SI 243)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 385 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 243)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
                    (const_int 2 [0x2]))
                (nil)))))

(insn 743 742 744 89 (parallel [
            (set (reg/f:SI 244)
                (plus:SI (reg:SI 242)
                    (label_ref:SI 747)))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (insn_list:REG_LABEL_OPERAND 747 (nil)))))

(insn 744 743 745 89 (set (reg:SI 245)
        (mem/u/c:SI (reg/f:SI 244) [0 S4 A8])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (nil)))

(jump_insn 745 744 746 89 (parallel [
            (set (pc)
                (reg:SI 245))
            (use (label_ref 747))
        ]) 476 {*tablejump_1}
     (expr_list:REG_DEAD (reg:SI 245)
        (nil))
 -> 747)

;; Successors:  76 77 79 81 83 75 74 85 67 68 70 72 64 65 87 61 62 90
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 86 88 240


(barrier 746 745 747)

;; Insn is not within a basic block
(code_label 747 746 748 57 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 748 747 749 (addr_vec:SI [
            (label_ref:SI 645)
            (label_ref:SI 651)
            (label_ref:SI 657)
            (label_ref:SI 661)
            (label_ref:SI 667)
            (label_ref:SI 673)
            (label_ref:SI 677)
            (label_ref:SI 683)
            (label_ref:SI 689)
            (label_ref:SI 695)
            (label_ref:SI 699)
            (label_ref:SI 705)
            (label_ref:SI 709)
            (label_ref:SI 713)
            (label_ref:SI 719)
            (label_ref:SI 725)
            (label_ref:SI 731)
            (label_ref:SI 737)
        ]) -1
     (nil))

(barrier 749 748 645)


;; Basic block 90 , prev 89, next 91, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  89
;; bb 90 artificial_defs: { }
;; bb 90 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 240
;; lr  def 	 235

(code_label 645 749 650 90 39 "" [1 uses])

(note 650 645 646 90 [bb 90] NOTE_INSN_BASIC_BLOCK)

(insn 646 650 551 90 (set (reg:SI 235)
        (reg:SI 240)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 240)
        (nil)))

;; Successors:  91 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 235



;; Basic block 91 , prev 90, next 92, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  90 [100.0%]  (fallthru) 88 [100.0%] 
;; bb 91 artificial_defs: { }
;; bb 91 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 235
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 235
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 110

(code_label 551 646 552 91 37 "" [1 uses])

(note 552 551 553 91 [bb 91] NOTE_INSN_BASIC_BLOCK)

(insn 553 552 554 91 (set (reg/f:SI 110 [ D.78932 ])
        (reg:SI 235)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))

(insn 554 553 627 91 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 110 [ D.78932 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 110 [ D.78932 ])
        (nil)))

(insn 627 554 555 91 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -400 [0xfffffffffffffe70])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 555 627 556 91 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 556 555 767)


;; Basic block 92 , prev 91, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  60 [100.0%] 
;; bb 92 artificial_defs: { }
;; bb 92 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 246

(code_label 767 556 589 92 58 "" [1 uses])

(note 589 767 753 92 [bb 92] NOTE_INSN_BASIC_BLOCK)

(insn 753 589 754 92 (parallel [
            (set (reg:SI 246)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -404 [0xfffffffffffffe6c])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 754 753 755 92 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 246)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))

(call_insn 755 754 558 92 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 558 755 561 92 (set (reg/i:SI 0 ax)
        (reg:SI 111 [ <retval> ])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111 [ <retval> ])
        (nil)))

(insn 561 558 0 92 (use (reg/i:SI 0 ax)) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::map() [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEC1Ev, funcdef_no=2083, decl_uid=68526, cgraph_uid=490)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<_Key, _Tp, _Compare, _Alloc>::map() [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:154 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77829 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:155 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77829 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:155 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77829 ])
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EEC1Ev") [flags 0x3]  <function_decl 07b02a80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:155 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<std::basic_string<char>, std::pair<const std::basic_string<char>, int>, std::_Select1st<std::pair<const std::basic_string<char>, int> >, std::less<std::basic_string<char> >, std::allocator<std::pair<const std::basic_string<char>, int> > >::_Rb_tree_impl<std::less<std::basic_string<char> >, true>::~_Rb_tree_impl() (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EED1Ev, funcdef_no=2087, decl_uid=73713, cgraph_uid=493)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<std::basic_string<char>, std::pair<const std::basic_string<char>, int>, std::_Select1st<std::pair<const std::basic_string<char>, int> >, std::less<std::basic_string<char> >, std::allocator<std::pair<const std::basic_string<char>, int> > >::_Rb_tree_impl<std::less<std::basic_string<char> >, true>::~_Rb_tree_impl()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:437 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 59)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:437 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 59)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:437 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSaISt13_Rb_tree_nodeISt4pairIKSsiEEED2Ev") [flags 0x3]  <function_decl 07ad6d00 __base_dtor >) [0 __base_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:437 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::~_Rb_tree() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EED1Ev, funcdef_no=2089, decl_uid=68173, cgraph_uid=496)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r62,l0) best CREG, allocno GENERAL_REGS
    r61: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r61,l0) best CREG, allocno GENERAL_REGS
    r60: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best CREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r62,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r61,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 30(l0): point = 0
   Insn 29(l0): point = 2
   Insn 28(l0): point = 4
   Insn 17(l0): point = 6
   Insn 16(l0): point = 8
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 13(l0): point = 14
   Insn 12(l0): point = 16
   Insn 22(l0): point = 18
   Insn 11(l0): point = 20
   Insn 10(l0): point = 22
   Insn 9(l0): point = 24
   Insn 8(l0): point = 26
   Insn 7(l0): point = 28
   Insn 6(l0): point = 30
   Insn 27(l0): point = 32
   Insn 26(l0): point = 34
   Insn 25(l0): point = 36
   Insn 24(l0): point = 38
   Insn 23(l0): point = 40
   Insn 2(l0): point = 42
 a0(r64): [3..4]
 a1(r60): [9..10]
 a2(r62): [17..22]
 a3(r59): [21..24]
 a4(r61): [29..30]
 a5(r63): [35..36]
Compressing live ranges: from 45 to 10 - 22%
Ranges after the compression:
 a0(r64): [0..1]
 a1(r60): [2..3]
 a2(r62): [4..5]
 a3(r59): [4..5]
 a4(r61): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    3:r59  l0     0    1:r60  l0     0    4:r61  l0     0    2:r62  l0     1
    5:r63  l0     0    0:r64  l0     0
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::~_Rb_tree() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={6d,1u} r1={6d} r2={9d,4u} r6={1d,2u} r7={3d,17u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,1u} r17={8d} r18={5d} r19={5d} r20={1d,11u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 293{251d,42u,0e} in 22{17 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:645 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 23 2 NOTE_INSN_FUNCTION_BEG)

(insn 23 3 24 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 24 23 25 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2089") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 25 24 26 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 26 25 27 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 63)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 27 26 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 27 7 2 (set (reg:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 61)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_beginEv") [flags 0x3]  <function_decl 07ae5580 _M_begin>) [0 _M_begin S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.78767 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (nil))

(insn 11 10 22 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78767 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78767 ])
        (nil)))

(insn 22 11 12 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (nil))

(insn 12 22 13 2 (set (reg:SI 2 cx)
        (reg:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62)
        (nil)))

(call_insn 13 12 14 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ae5f80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 15 14 16 2 (set (reg/f:SI 60 [ D.78768 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.78768 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78768 ])
        (nil)))

(call_insn 17 16 28 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EED1Ev") [flags 0x3]  <function_decl 07ce0e80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:646 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 28 17 29 2 (parallel [
            (set (reg:SI 64)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 29 28 30 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 64)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))

(call_insn 30 29 0 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr typename std::remove_reference< <template-parameter-1-1> >::type&& std::move(_Tp&&) [with _Tp = std::basic_string<char>&; typename std::remove_reference< <template-parameter-1-1> >::type = std::basic_string<char>] (_ZSt4moveIRSsEONSt16remove_referenceIT_E4typeEOS2_, funcdef_no=2103, decl_uid=73847, cgraph_uid=509)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr typename std::remove_reference< <template-parameter-1-1> >::type&& std::move(_Tp&&) [with _Tp = std::basic_string<char>&; typename std::remove_reference< <template-parameter-1-1> >::type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.77972 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:103 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77972 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:103 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77972 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:103 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:103 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::basic_string<char>; typename std::remove_reference<_Tp>::type = std::basic_string<char>] (_ZSt7forwardISsEOT_RNSt16remove_referenceIS0_E4typeE, funcdef_no=2105, decl_uid=74272, cgraph_uid=510)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::basic_string<char>; typename std::remove_reference<_Tp>::type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.77673 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77673 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77673 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = int; typename std::remove_reference<_Tp>::type = int] (_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE, funcdef_no=2106, decl_uid=74276, cgraph_uid=511)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = int; typename std::remove_reference<_Tp>::type = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.77691 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77691 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77691 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::basic_string<char>; _U2 = int; <template-parameter-2-3> = void; _T1 = std::basic_string<char>; _T2 = int] (_ZNSt4pairISsiEC1ISsivEEOT_OT0_, funcdef_no=2109, decl_uid=74538, cgraph_uid=514)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r60,l0) best CREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r60,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 21(l0): point = 0
   Insn 20(l0): point = 2
   Insn 19(l0): point = 4
   Insn 18(l0): point = 6
   Insn 17(l0): point = 8
   Insn 16(l0): point = 10
   Insn 15(l0): point = 12
   Insn 14(l0): point = 14
   Insn 13(l0): point = 16
   Insn 12(l0): point = 18
   Insn 11(l0): point = 20
   Insn 10(l0): point = 22
   Insn 9(l0): point = 24
   Insn 8(l0): point = 26
   Insn 7(l0): point = 28
   Insn 6(l0): point = 30
   Insn 2(l0): point = 32
 a0(r65): [1..2]
 a1(r62): [1..4]
 a2(r61): [5..6]
 a3(r64): [11..12]
 a4(r60): [19..22]
 a5(r59): [21..24]
 a6(r63): [29..30]
Compressing live ranges: from 35 to 10 - 28%
Ranges after the compression:
 a0(r65): [0..1]
 a1(r62): [0..1]
 a2(r61): [2..3]
 a3(r64): [4..5]
 a4(r60): [6..7]
 a5(r59): [6..7]
 a6(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=7 (big 0), copies=0, conflicts=0, ranges=7
Disposition:
    5:r59  l0     0    4:r60  l0     1    2:r61  l0     0    1:r62  l0     1
    6:r63  l0     0    3:r64  l0     0    0:r65  l0     0
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::basic_string<char>; _U2 = int; <template-parameter-2-3> = void; _T1 = std::basic_string<char>; _T2 = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={5d,2u} r6={1d,2u} r7={3d,15u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={4d} r18={3d} r19={3d} r20={1d,5u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} 
;;    total ref usage 192{156d,36u,0e} in 17{14 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:136 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISsEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b700 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.77978 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.77979 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77978 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77978 ])
        (nil)))

(insn 12 11 13 2 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.77979 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77979 ])
        (nil)))

(call_insn 13 12 14 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EOSs") [flags 0x43]  <function_decl 070da000 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 15 14 16 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))

(call_insn 17 16 18 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b780 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 18 17 19 2 (set (reg/f:SI 61 [ D.77980 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 19 18 20 2 (set (reg:SI 62 [ D.77981 ])
        (mem:SI (reg/f:SI 61 [ D.77980 ]) [0 *D.77980_6+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77980 ])
        (nil)))

(insn 20 19 21 2 (set (reg/f:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 21 20 0 2 (set (mem/j:SI (plus:SI (reg/f:SI 65)
                (const_int 4 [0x4])) [0 this_3(D)->second+0 S4 A32])
        (reg:SI 62 [ D.77981 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (expr_list:REG_DEAD (reg:SI 62 [ D.77981 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::pair<std::basic_string<char>, int>::~pair() (_ZNSt4pairISsiED1Ev, funcdef_no=2112, decl_uid=74570, cgraph_uid=517)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::pair<std::basic_string<char>, int>::~pair()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.78238 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.78238 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78238 ])
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::pair<typename std::__decay_and_strip<_T1>::__type, typename std::__decay_and_strip<_T2>::__type> std::make_pair(_T1&&, _T2&&) [with _T1 = std::basic_string<char>; _T2 = int; typename std::__decay_and_strip<_T2>::__type = int; typename std::__decay_and_strip<_T1>::__type = std::basic_string<char>] (_ZSt9make_pairISsiESt4pairINSt17__decay_and_stripIT_E6__typeENS1_IT0_E6__typeEEOS2_OS5_, funcdef_no=2104, decl_uid=73914, cgraph_uid=521)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 25(l0): point = 0
   Insn 23(l0): point = 2
   Insn 17(l0): point = 4
   Insn 16(l0): point = 6
   Insn 15(l0): point = 8
   Insn 14(l0): point = 10
   Insn 13(l0): point = 12
   Insn 12(l0): point = 14
   Insn 11(l0): point = 16
   Insn 10(l0): point = 18
   Insn 9(l0): point = 20
   Insn 8(l0): point = 22
   Insn 7(l0): point = 24
   Insn 6(l0): point = 26
   Insn 5(l0): point = 28
 a0(r60): [11..14]
 a1(r59): [13..22]
 a2(r62): [19..20]
 a3(r61): [27..28]
Compressing live ranges: from 31 to 6 - 19%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [0..3]
 a2(r62): [2..3]
 a3(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    1:r59  l0     3    0:r60  l0     0    3:r61  l0     0    2:r62  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::pair<typename std::__decay_and_strip<_T1>::__type, typename std::__decay_and_strip<_T2>::__type> std::make_pair(_T1&&, _T2&&) [with _T1 = std::basic_string<char>; _T2 = int; typename std::__decay_and_strip<_T2>::__type = int; typename std::__decay_and_strip<_T1>::__type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,4u} r1={4d} r2={5d,1u} r6={1d,2u} r7={3d,17u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={4d} r18={3d} r19={3d} r20={1d,2u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 189{154d,35u,0e} in 15{12 regular + 3 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 61)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(call_insn 7 6 8 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b780 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 59 [ D.77975 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (nil))

(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(call_insn 11 10 12 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISsEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b700 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 12 11 13 2 (set (reg/f:SI 60 [ D.77976 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 14 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 59 [ D.77975 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77975 ])
        (nil)))

(insn 14 13 15 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 60 [ D.77976 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77976 ])
        (nil)))

(insn 15 14 16 2 (set (reg:SI 2 cx)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 .result_ptr+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 50 {*movsi_internal}
     (nil))

(call_insn 16 15 17 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISsiEC1ISsivEEOT_OT0_") [flags 0x3]  <function_decl 07d59a00 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 17 16 23 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:273 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 23 17 25 2 (set (reg/i:SI 0 ax)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 .result_ptr+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:274 50 {*movsi_internal}
     (nil))

(insn 25 23 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:274 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::pair<_T1, _T2>::pair(std::pair<_U1, _U2>&&) [with _U1 = std::basic_string<char>; _U2 = int; <template-parameter-2-3> = void; _T1 = const std::basic_string<char>; _T2 = int] (_ZNSt4pairIKSsiEC1ISsivEEOS_IT_T0_E, funcdef_no=2118, decl_uid=75166, cgraph_uid=524)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r61,l0) best CREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r63,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r61,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 22(l0): point = 0
   Insn 21(l0): point = 2
   Insn 20(l0): point = 4
   Insn 19(l0): point = 6
   Insn 18(l0): point = 8
   Insn 17(l0): point = 10
   Insn 16(l0): point = 12
   Insn 15(l0): point = 14
   Insn 14(l0): point = 16
   Insn 13(l0): point = 18
   Insn 12(l0): point = 20
   Insn 11(l0): point = 22
   Insn 10(l0): point = 24
   Insn 9(l0): point = 26
   Insn 8(l0): point = 28
   Insn 7(l0): point = 30
   Insn 6(l0): point = 32
   Insn 2(l0): point = 34
 a0(r66): [1..2]
 a1(r64): [1..4]
 a2(r63): [5..6]
 a3(r62): [11..12]
 a4(r65): [13..14]
 a5(r61): [21..24]
 a6(r60): [23..26]
 a7(r59): [31..32]
Compressing live ranges: from 37 to 12 - 32%
Ranges after the compression:
 a0(r66): [0..1]
 a1(r64): [0..1]
 a2(r63): [2..3]
 a3(r62): [4..5]
 a4(r65): [6..7]
 a5(r61): [8..9]
 a6(r60): [8..9]
 a7(r59): [10..11]
  regions=1, blocks=3, points=12
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    7:r59  l0     0    6:r60  l0     0    5:r61  l0     1    3:r62  l0     0
    2:r63  l0     0    1:r64  l0     1    4:r65  l0     0    0:r66  l0     0
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::pair<_T1, _T2>::pair(std::pair<_U1, _U2>&&) [with _U1 = std::basic_string<char>; _U2 = int; <template-parameter-2-3> = void; _T1 = const std::basic_string<char>; _T2 = int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={5d,2u} r6={1d,2u} r7={3d,15u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u,1e} r17={5d} r18={3d} r19={3d} r20={1d,5u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 196{158d,37u,1e} in 18{15 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:142 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77666 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77666 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77666 ])
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISsEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b700 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 60 [ D.77667 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 61 [ D.77668 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 60 [ D.77667 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77667 ])
        (nil)))

(insn 12 11 13 2 (set (reg:SI 2 cx)
        (reg/f:SI 61 [ D.77668 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77668 ])
        (nil)))

(call_insn 13 12 14 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSsC1EOSs") [flags 0x43]  <function_decl 070da000 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 15 14 16 2 (set (reg/f:SI 65)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (parallel [
            (set (reg/f:SI 62 [ D.77669 ])
                (plus:SI (reg/f:SI 65)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 17 16 18 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62 [ D.77669 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77669 ])
        (nil)))

(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIiEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07d3b780 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 19 18 20 2 (set (reg/f:SI 63 [ D.77670 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 20 19 21 2 (set (reg:SI 64 [ D.77671 ])
        (mem:SI (reg/f:SI 63 [ D.77670 ]) [0 *D.77670_7+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.77670 ])
        (nil)))

(insn 21 20 22 2 (set (reg/f:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (nil))

(insn 22 21 0 2 (set (mem/j:SI (plus:SI (reg/f:SI 66)
                (const_int 4 [0x4])) [0 this_4(D)->second+0 S4 A32])
        (reg:SI 64 [ D.77671 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:144 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_DEAD (reg:SI 64 [ D.77671 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::mapped_type& std::map<_Key, _Tp, _Compare, _Alloc>::operator[](std::map<_Key, _Tp, _Compare, _Alloc>::key_type&&) [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::mapped_type = int; std::map<_Key, _Tp, _Compare, _Alloc>::key_type = std::basic_string<char>] (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEEixEOSs, funcdef_no=2102, decl_uid=68298, cgraph_uid=525)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 22 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r110,l0) best CREG, allocno GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r107,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r100,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r98,l0) best CREG, allocno GENERAL_REGS
    r97: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r97,l0) best CREG, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r95,l0) best AREG, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a21 (r92,l0) best CREG, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r90,l0) best CREG, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a34 (r85,l0) best CREG, allocno GENERAL_REGS
    r84: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a37 (r84,l0) best CREG, allocno GENERAL_REGS
    r83: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a39 (r83,l0) best CREG, allocno GENERAL_REGS
    r82: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r82,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r81: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a41 (r81,l0) best CREG, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a44 (r79,l0) best AREG, allocno GENERAL_REGS
    r78: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r78,l0) best CREG, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a47 (r76,l0) best AREG, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a49 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r74,l0) best CREG, allocno GENERAL_REGS
    r73: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r73,l0) best AREG, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a16 (r70,l0) best AREG, allocno GENERAL_REGS
    r69: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a27 (r69,l0) best AREG, allocno GENERAL_REGS
    r68: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r68,l0) best Q_REGS, allocno GENERAL_REGS
    r67: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r67,l0) best Q_REGS, allocno GENERAL_REGS
    r66: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r66,l0) best AREG, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a38 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a40 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r62,l0) best Q_REGS, allocno GENERAL_REGS
    r60: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r60,l0) best Q_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r73,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:7
  a4(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:5
  a5(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:6
  a6(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:65535 FLOAT_INT_SSE_REGS:65535 ALL_REGS:65535 MEM:2
  a7(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a8(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a9(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a10(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a11(r110,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a12(r107,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a13(r100,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a14(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a15(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a16(r70,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a17(r98,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a18(r97,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a19(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a20(r95,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a21(r92,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a22(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a23(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a24(r90,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a25(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a26(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a27(r69,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a28(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a29(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a30(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a31(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a32(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a33(r66,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a34(r85,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a35(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a36(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a37(r84,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a38(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a39(r83,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a40(r63,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a41(r81,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a42(r82,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a43(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a44(r79,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a45(r78,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a46(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a47(r76,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a48(r74,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a49(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a50(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a51(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a52(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 164(l0): point = 0
   Insn 161(l0): point = 2
   Insn 217(l0): point = 4
   Insn 216(l0): point = 6
   Insn 215(l0): point = 8
   Insn 158(l0): point = 11
   Insn 173(l0): point = 13
   Insn 157(l0): point = 15
   Insn 156(l0): point = 17
   Insn 192(l0): point = 20
   Insn 212(l0): point = 23
   Insn 211(l0): point = 26
   Insn 210(l0): point = 28
   Insn 209(l0): point = 31
   Insn 208(l0): point = 33
   Insn 207(l0): point = 36
   Insn 206(l0): point = 38
   Insn 205(l0): point = 40
   Insn 190(l0): point = 42
   Insn 189(l0): point = 44
   Insn 188(l0): point = 46
   Insn 187(l0): point = 48
   Insn 229(l0): point = 50
   Insn 185(l0): point = 52
   Insn 237(l0): point = 55
   Insn 152(l0): point = 57
   Insn 150(l0): point = 59
   Insn 149(l0): point = 61
   Insn 148(l0): point = 63
   Insn 147(l0): point = 65
   Insn 145(l0): point = 67
   Insn 202(l0): point = 69
   Insn 235(l0): point = 72
   Insn 139(l0): point = 74
   Insn 134(l0): point = 76
   Insn 132(l0): point = 78
   Insn 127(l0): point = 80
   Insn 198(l0): point = 82
   Insn 233(l0): point = 85
   Insn 122(l0): point = 87
   Insn 119(l0): point = 89
   Insn 118(l0): point = 91
   Insn 117(l0): point = 93
   Insn 116(l0): point = 95
   Insn 115(l0): point = 97
   Insn 112(l0): point = 100
   Insn 111(l0): point = 102
   Insn 110(l0): point = 104
   Insn 108(l0): point = 106
   Insn 107(l0): point = 108
   Insn 106(l0): point = 110
   Insn 105(l0): point = 112
   Insn 104(l0): point = 115
   Insn 103(l0): point = 117
   Insn 172(l0): point = 119
   Insn 102(l0): point = 121
   Insn 101(l0): point = 123
   Insn 100(l0): point = 125
   Insn 99(l0): point = 127
   Insn 98(l0): point = 129
   Insn 97(l0): point = 131
   Insn 96(l0): point = 133
   Insn 95(l0): point = 135
   Insn 94(l0): point = 137
   Insn 93(l0): point = 139
   Insn 92(l0): point = 141
   Insn 91(l0): point = 143
   Insn 90(l0): point = 145
   Insn 89(l0): point = 147
   Insn 88(l0): point = 149
   Insn 87(l0): point = 151
   Insn 86(l0): point = 153
   Insn 85(l0): point = 155
   Insn 84(l0): point = 157
   Insn 83(l0): point = 159
   Insn 82(l0): point = 161
   Insn 81(l0): point = 163
   Insn 79(l0): point = 166
   Insn 78(l0): point = 168
   Insn 73(l0): point = 170
   Insn 68(l0): point = 172
   Insn 67(l0): point = 174
   Insn 64(l0): point = 177
   Insn 230(l0): point = 180
   Insn 59(l0): point = 182
   Insn 56(l0): point = 185
   Insn 55(l0): point = 187
   Insn 54(l0): point = 189
   Insn 52(l0): point = 191
   Insn 51(l0): point = 193
   Insn 50(l0): point = 196
   Insn 49(l0): point = 198
   Insn 48(l0): point = 200
   Insn 47(l0): point = 202
   Insn 46(l0): point = 204
   Insn 45(l0): point = 206
   Insn 44(l0): point = 208
   Insn 42(l0): point = 211
   Insn 41(l0): point = 213
   Insn 171(l0): point = 215
   Insn 40(l0): point = 217
   Insn 39(l0): point = 219
   Insn 38(l0): point = 221
   Insn 37(l0): point = 223
   Insn 36(l0): point = 225
   Insn 35(l0): point = 227
   Insn 33(l0): point = 230
   Insn 32(l0): point = 232
   Insn 31(l0): point = 234
   Insn 30(l0): point = 236
   Insn 29(l0): point = 238
   Insn 28(l0): point = 240
   Insn 27(l0): point = 242
   Insn 26(l0): point = 244
   Insn 25(l0): point = 246
   Insn 24(l0): point = 248
   Insn 23(l0): point = 250
   Insn 22(l0): point = 252
   Insn 21(l0): point = 254
   Insn 20(l0): point = 256
   Insn 19(l0): point = 258
   Insn 18(l0): point = 260
   Insn 17(l0): point = 262
   Insn 14(l0): point = 264
   Insn 13(l0): point = 266
   Insn 12(l0): point = 268
   Insn 11(l0): point = 270
   Insn 10(l0): point = 273
   Insn 9(l0): point = 275
   Insn 170(l0): point = 277
   Insn 8(l0): point = 279
   Insn 7(l0): point = 281
   Insn 6(l0): point = 283
   Insn 183(l0): point = 285
   Insn 182(l0): point = 287
   Insn 181(l0): point = 289
   Insn 180(l0): point = 291
   Insn 179(l0): point = 293
   Insn 178(l0): point = 295
   Insn 177(l0): point = 297
   Insn 176(l0): point = 299
   Insn 175(l0): point = 301
   Insn 174(l0): point = 303
   Insn 2(l0): point = 305
 a0(r73): [85..87] [3..10]
 a1(r119): [7..8]
 a2(r72): [16..17]
 a3(r104): [72..74] [55..57] [18..20]
 a4(r116): [83..84] [70..71] [26..44] [21..22]
 a5(r118): [29..40]
 a6(r117): [42..42]
 a7(r60): [273..307] [211..262] [115..208] [81..84] [36..54]
 a8(r62): [273..307] [115..248] [77..84] [36..54]
 a9(r111): [58..59]
 a10(r106): [60..67]
 a11(r110): [64..65]
 a12(r107): [68..69]
 a13(r100): [75..78]
 a14(r101): [79..82]
 a15(r71): [88..89]
 a16(r70): [90..91]
 a17(r98): [96..97]
 a18(r97): [103..104]
 a19(r96): [107..108]
 a20(r95): [109..110]
 a21(r92): [118..129]
 a22(r94): [122..123]
 a23(r93): [126..127]
 a24(r90): [136..141]
 a25(r91): [138..139]
 a26(r88): [146..153]
 a27(r69): [148..155]
 a28(r89): [150..151]
 a29(r87): [160..161]
 a30(r68): [169..174]
 a31(r59): [180..182] [175..177]
 a32(r67): [188..189]
 a33(r66): [190..191]
 a34(r85): [199..206]
 a35(r86): [201..202]
 a36(r65): [205..219]
 a37(r84): [214..217]
 a38(r64): [220..221]
 a39(r83): [226..227]
 a40(r63): [233..234]
 a41(r81): [241..246]
 a42(r82): [243..244]
 a43(r80): [251..252]
 a44(r79): [253..254]
 a45(r78): [259..260]
 a46(r77): [265..266]
 a47(r76): [267..268]
 a48(r74): [276..283]
 a49(r75): [280..281]
 a50(r115): [288..289]
 a51(r113): [292..299]
 a52(r114): [294..295]
Compressing live ranges: from 308 to 94 - 30%
Ranges after the compression:
 a0(r73): [30..31] [0..1]
 a1(r119): [0..1]
 a2(r72): [2..3]
 a3(r104): [22..23] [12..13] [4..5]
 a4(r116): [28..29] [20..21] [8..11] [6..7]
 a5(r118): [8..9]
 a6(r117): [10..10]
 a7(r60): [88..93] [68..83] [44..67] [26..29] [8..11]
 a8(r62): [88..93] [44..77] [24..29] [8..11]
 a9(r111): [14..15]
 a10(r106): [16..17]
 a11(r110): [16..17]
 a12(r107): [18..19]
 a13(r100): [24..25]
 a14(r101): [26..27]
 a15(r71): [32..33]
 a16(r70): [34..35]
 a17(r98): [36..37]
 a18(r97): [38..39]
 a19(r96): [40..41]
 a20(r95): [42..43]
 a21(r92): [44..47]
 a22(r94): [44..45]
 a23(r93): [46..47]
 a24(r90): [48..49]
 a25(r91): [48..49]
 a26(r88): [50..51]
 a27(r69): [50..51]
 a28(r89): [50..51]
 a29(r87): [52..53]
 a30(r68): [54..55]
 a31(r59): [58..59] [56..57]
 a32(r67): [60..61]
 a33(r66): [62..63]
 a34(r85): [64..67]
 a35(r86): [64..65]
 a36(r65): [66..69]
 a37(r84): [68..69]
 a38(r64): [70..71]
 a39(r83): [72..73]
 a40(r63): [74..75]
 a41(r81): [76..77]
 a42(r82): [76..77]
 a43(r80): [78..79]
 a44(r79): [80..81]
 a45(r78): [82..83]
 a46(r77): [84..85]
 a47(r76): [86..87]
 a48(r74): [88..89]
 a49(r75): [88..89]
 a50(r115): [90..91]
 a51(r113): [92..93]
 a52(r114): [92..93]
  regions=1, blocks=22, points=94
    allocnos=53 (big 0), copies=0, conflicts=0, ranges=67
Disposition:
   31:r59  l0     0    7:r60  l0   mem    8:r62  l0   mem   40:r63  l0     0
   38:r64  l0     0   36:r65  l0   mem   33:r66  l0     0   32:r67  l0     0
   30:r68  l0     0   27:r69  l0     0   16:r70  l0     0   15:r71  l0     0
    2:r72  l0     0    0:r73  l0   mem   48:r74  l0     0   49:r75  l0     1
   47:r76  l0     0   46:r77  l0     0   45:r78  l0     0   44:r79  l0     0
   43:r80  l0     0   41:r81  l0     0   42:r82  l0     1   39:r83  l0     0
   37:r84  l0     0   34:r85  l0     0   35:r86  l0     1   29:r87  l0     0
   26:r88  l0     1   28:r89  l0     2   24:r90  l0     0   25:r91  l0     1
   21:r92  l0     0   23:r93  l0     1   22:r94  l0     1   20:r95  l0     0
   19:r96  l0     0   18:r97  l0     0   17:r98  l0     0   13:r100 l0     0
   14:r101 l0     0    3:r104 l0     0   10:r106 l0   mem   12:r107 l0     0
   11:r110 l0     0    9:r111 l0     0   51:r113 l0     0   52:r114 l0     1
   50:r115 l0     0    4:r116 l0     1    6:r117 l0     0    5:r118 l0     0
    1:r119 l0     0
+++Costs: overall 5, reg -19, mem 24, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
deleting insn with uid = 190.
Deleted 1 trivially dead insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 22 n_edges 29 count 22 (    1)


std::map<_Key, _Tp, _Compare, _Alloc>::mapped_type& std::map<_Key, _Tp, _Compare, _Alloc>::operator[](std::map<_Key, _Tp, _Compare, _Alloc>::key_type&&) [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::mapped_type = int; std::map<_Key, _Tp, _Compare, _Alloc>::key_type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={19d,10u} r1={18d} r2={28d,12u} r6={2d,23u} r7={11d,86u} r8={16d} r9={16d} r10={16d} r11={16d} r12={16d} r13={16d} r14={16d} r15={16d} r16={1d,23u} r17={47d,6u} r18={16d} r19={16d} r20={2d,55u,4e} r21={16d} r22={16d} r23={16d} r24={16d} r25={16d} r26={16d} r27={16d} r28={16d} r29={16d} r30={16d} r31={16d} r32={16d} r33={16d} r34={16d} r35={16d} r36={16d} r37={16d} r38={16d} r39={16d} r40={16d} r41={16d} r42={16d} r43={16d} r44={16d} r45={16d} r46={16d} r47={16d} r48={16d} r49={16d} r50={16d} r51={16d} r52={16d} r59={2d,1u} r60={2d,2u} r62={1d,2u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r100={1d,1u} r101={1d,1u} r104={3d,1u} r106={1d,1u} r107={1d,1u} r110={1d,1u} r111={1d,1u} r113={1d,3u} r114={1d,1u} r115={1d,1u} r116={1d,3u} r118={1d,3u} r119={1d,1u} 
;;    total ref usage 1135{856d,275u,4e} in 143{127 regular + 16 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 74 75 113 114 115

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:464 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 174 2 NOTE_INSN_FUNCTION_BEG)

(insn 174 3 175 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 175 174 176 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -60 [0xffffffffffffffc4])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2102") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 176 175 177 2 (parallel [
            (set (reg:SI 113)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 177 176 178 2 (set (mem:SI (reg:SI 113) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 178 177 179 2 (set (reg/f:SI 114)
        (label_ref:SI 184)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 184 (nil)))

(insn 179 178 180 2 (set (mem:SI (plus:SI (reg:SI 113)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 114)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (nil)))

(insn 180 179 181 2 (set (mem:SI (plus:SI (reg:SI 113)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))

(insn 181 180 182 2 (parallel [
            (set (reg:SI 115)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 183 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 115)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))

(call_insn 183 182 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 183 7 2 (set (reg:SI 74)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 75)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __k+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (nil))

(insn 8 7 170 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 75)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75)
        (nil)))

(insn 170 8 9 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (nil))

(insn 9 170 10 2 (set (reg:SI 2 cx)
        (reg:SI 74)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 74)
        (nil)))

(call_insn 10 9 166 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE11lower_boundERS3_") [flags 0x3]  <function_decl 07b28600 lower_bound>) [0 lower_bound S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 1 [0x1])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  15 (ab,abcall,eh) 3 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 62 63 76 77 78 79 80 81 82

(note 166 10 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 166 12 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 12 11 13 3 (set (reg:SI 76)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 14 3 (set (reg:SI 77)
        (reg:SI 76)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 76)
        (nil)))

(insn 14 13 17 3 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 __i+0 S4 A32])
        (reg:SI 77)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:469 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))

(insn 17 14 18 3 (set (reg:QI 60 [ cleanup.13 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (nil))

(insn 18 17 19 3 (set (reg:SI 78)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (nil))

(insn 19 18 20 3 (set (reg:SI 2 cx)
        (reg:SI 78)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 78)
        (nil)))

(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE3endEv") [flags 0x3]  <function_decl 07b1c500 end>) [0 end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 21 20 22 3 (set (reg:SI 79)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 22 21 23 3 (set (reg:SI 80)
        (reg:SI 79)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))

(insn 23 22 24 3 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 D.73842+0 S4 A32])
        (reg:SI 80)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))

(insn 24 23 25 3 (set (reg:QI 62 [ cleanup.12 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (nil))

(insn 25 24 26 3 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 26 25 27 3 (parallel [
            (set (reg:SI 82)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 27 26 28 3 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 82)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 28 27 29 3 (set (reg:SI 2 cx)
        (reg:SI 81)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 81)
        (nil)))

(call_insn 29 28 30 3 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEeqERKS3_") [flags 0x3]  <function_decl 07d09500 operator==>) [0 operator== S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 30 29 31 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 31 30 32 3 (set (reg:QI 63 [ D.77845 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 32 31 33 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 63 [ D.77845 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 63 [ D.77845 ])
        (nil)))

(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 57)

;; Successors:  7 4 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 64 65 83 84

(note 34 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 4 (parallel [
            (set (reg:SI 83)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 36 35 37 4 (set (reg:SI 2 cx)
        (reg:SI 83)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 83)
        (nil)))

(call_insn 37 36 38 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEdeEv") [flags 0x3]  <function_decl 07d09200 operator*>) [0 operator* S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 38 37 39 4 (set (reg/f:SI 64 [ D.77847 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 39 38 40 4 (set (reg/f:SI 65 [ D.77848 ])
        (reg/f:SI 64 [ D.77847 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.77847 ])
        (nil)))

(insn 40 39 171 4 (set (reg:SI 84)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (nil))

(insn 171 40 41 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (nil))

(insn 41 171 42 4 (set (reg:SI 2 cx)
        (reg:SI 84)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 84)
        (nil)))

(call_insn 42 41 43 4 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE8key_compEv") [flags 0x3]  <function_decl 07b28380 key_comp>) [0 key_comp S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_UNUSED (reg:QI 0 ax)
            (expr_list:REG_EH_REGION (const_int 2 [0x2])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  15 (ab,abcall,eh) 5 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62 65



;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 62 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 85 86

(note 43 42 44 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 5 (set (reg:QI 60 [ cleanup.13 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (nil))

(insn 45 44 46 5 (parallel [
            (set (reg:SI 85)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -17 [0xffffffffffffffef])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 46 45 47 5 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 65 [ D.77848 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65 [ D.77848 ])
        (nil)))

(insn 47 46 48 5 (set (reg/f:SI 86)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __k+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (nil))

(insn 48 47 49 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 86)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86)
        (nil)))

(insn 49 48 50 5 (set (reg:SI 2 cx)
        (reg:SI 85)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 85)
        (nil)))

(call_insn 50 49 167 5 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  15 (ab,abcall,eh) 6 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 66 67

(note 167 50 51 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 51 167 52 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 52 51 54 6 (set (reg:QI 66 [ D.77860 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 54 52 55 6 (set (reg:QI 67 [ D.77852 ])
        (reg:QI 66 [ D.77860 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 66 [ D.77860 ])
        (nil)))

(insn 55 54 56 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 67 [ D.77852 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 67 [ D.77852 ])
        (nil)))

(jump_insn 56 55 57 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 62)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 62)

;; Successors:  7 (fallthru) 8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 6 (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(code_label 57 56 58 7 77 "" [1 uses])

(note 58 57 59 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 230 7 (set (reg:QI 59 [ iftmp.11 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (nil))

(jump_insn 230 59 231 7 (set (pc)
        (label_ref 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 474 {jump}
     (nil)
 -> 65)

;; Successors:  9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 62


(barrier 231 230 62)


;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(code_label 62 231 63 8 78 "" [1 uses])

(note 63 62 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 8 (set (reg:QI 59 [ iftmp.11 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (nil))

;; Successors:  9 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 62



;; Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  8 (fallthru) 7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60 62
;; lr  def 	 17 [flags] 68

(code_label 65 64 66 9 79 "" [1 uses])

(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 9 (set (reg:QI 68 [ retval.10 ])
        (reg:QI 59 [ iftmp.11 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ iftmp.11 ])
        (nil)))

(insn 68 67 73 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.13 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_UNUSED (reg:CCZ 17 flags)
        (nil)))

(insn 73 68 78 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 62 [ cleanup.12 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_UNUSED (reg:CCZ 17 flags)
        (nil)))

(insn 78 73 79 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 68 [ retval.10 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 68 [ retval.10 ])
        (nil)))

(jump_insn 79 78 80 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 113)

;; Successors:  10 (fallthru) 12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9 (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 69 87 88 89 90 91 92 93 94

(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 10 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 D.73917+0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (nil))

(insn 82 81 83 10 (set (reg/f:SI 87)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __k+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (nil))

(insn 83 82 84 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 87)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))

(call_insn 84 83 85 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt4moveIRSsEONSt16remove_referenceIT_E4typeEOS2_") [flags 0x3]  <function_decl 07d09b00 move>) [0 move S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 85 84 86 10 (set (reg/f:SI 69 [ D.77855 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 86 85 87 10 (parallel [
            (set (reg:SI 88)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 87 86 88 10 (parallel [
            (set (reg:SI 89)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 88 87 89 10 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 89)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 89)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8]))
            (nil))))

(insn 89 88 90 10 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 69 [ D.77855 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.77855 ])
        (nil)))

(insn 90 89 91 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 88)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))

(call_insn 91 90 92 10 (call (mem:QI (symbol_ref:SI ("_ZSt9make_pairISsiESt4pairINSt17__decay_and_stripIT_E6__typeENS1_IT0_E6__typeEEOS2_OS5_") [flags 0x3]  <function_decl 07d09b80 make_pair>) [0 make_pair S1 A8])
        (const_int 12 [0xc])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (nil)))))

(insn 92 91 93 10 (parallel [
            (set (reg:SI 90)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 93 92 94 10 (parallel [
            (set (reg:SI 91)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 94 93 95 10 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 91)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 91)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4]))
            (nil))))

(insn 95 94 96 10 (set (reg:SI 2 cx)
        (reg:SI 90)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 90)
        (nil)))

(call_insn 96 95 97 10 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEC1ERKSt17_Rb_tree_iteratorIS2_E") [flags 0x3]  <function_decl 07d95c80 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 97 96 98 10 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 98 97 99 10 (set (reg:SI 92)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (nil))

(insn 99 98 100 10 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 100 99 101 10 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 93)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffffffffffff0]))
            (nil))))

(insn 101 100 102 10 (set (reg:SI 94)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 D.75206+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (nil))

(insn 102 101 172 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 94)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))

(insn 172 102 103 10 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (nil))

(insn 103 172 104 10 (set (reg:SI 2 cx)
        (reg:SI 92)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92)
        (nil)))

(call_insn 104 103 168 10 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE6insertIS2_ISsiEvEESt17_Rb_tree_iteratorIS4_ESt23_Rb_tree_const_iteratorIS4_EOT_") [flags 0x3]  <function_decl 06c4f400 insert>) [0 insert S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  15 (ab,abcall,eh) 11 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62



;; Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  10 (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 95 96 97

(note 168 104 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 105 168 106 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 106 105 107 11 (set (reg:SI 95)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 107 106 108 11 (set (reg:SI 96)
        (reg:SI 95)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))

(insn 108 107 110 11 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -28 [0xffffffffffffffe4])) [0 __i+0 S4 A32])
        (reg:SI 96)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 96)
        (nil)))

(insn 110 108 111 11 (parallel [
            (set (reg:SI 97)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 111 110 112 11 (set (reg:SI 2 cx)
        (reg:SI 97)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97)
        (nil)))

(call_insn 112 111 113 11 (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISsiED1Ev") [flags 0x3]  <function_decl 07d59b80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  12 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9 11 (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 70 71 73 98

(code_label 113 112 114 12 82 "" [1 uses])

(note 114 113 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 115 114 116 12 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -28 [0xffffffffffffffe4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 116 115 117 12 (set (reg:SI 2 cx)
        (reg:SI 98)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 98)
        (nil)))

(call_insn 117 116 118 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEdeEv") [flags 0x3]  <function_decl 07d09200 operator*>) [0 operator* S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 118 117 119 12 (set (reg/f:SI 70 [ D.77858 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 119 118 122 12 (parallel [
            (set (reg/f:SI 71 [ D.77857 ])
                (plus:SI (reg/f:SI 70 [ D.77858 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 70 [ D.77858 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 122 119 233 12 (set (reg:SI 73 [ <retval> ])
        (reg/f:SI 71 [ D.77857 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:473 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71 [ D.77857 ])
        (nil)))

(jump_insn 233 122 234 12 (set (pc)
        (label_ref 232)) 474 {jump}
     (nil)
 -> 232)

;; Successors:  21 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73


(barrier 234 233 197)


;; Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62 116
;; lr  def 	 17 [flags] 100 101 104

(code_label 197 234 200 13 91 "" [1 uses])

(note 200 197 198 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 198 200 127 13 (set (reg:SI 101)
        (reg:SI 116)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))

(insn 127 198 132 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.13 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ cleanup.13 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 132 127 134 13 (set (reg:SI 100)
        (reg:SI 101)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))

(insn 134 132 139 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 62 [ cleanup.12 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:471 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 62 [ cleanup.12 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 139 134 235 13 (set (reg:SI 104)
        (reg:SI 100)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100)
        (nil)))

(jump_insn 235 139 236 13 (set (pc)
        (label_ref 154)) 474 {jump}
     (nil)
 -> 154)

;; Successors:  20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104


(barrier 236 235 201)


;; Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  16
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 104 106 107 110 111

(code_label 201 236 204 14 92 "" [1 uses])

(note 204 201 202 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 202 204 145 14 (set (reg:SI 107)
        (reg:SI 116)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))

(insn 145 202 147 14 (set (reg:SI 106)
        (reg:SI 107)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 107)
        (nil)))

(insn 147 145 148 14 (parallel [
            (set (reg:SI 110)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffffffffffff0])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 148 147 149 14 (set (reg:SI 2 cx)
        (reg:SI 110)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 110)
        (nil)))

(call_insn 149 148 150 14 (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISsiED1Ev") [flags 0x3]  <function_decl 07d59b80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:472 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 150 149 152 14 (set (reg:SI 111)
        (reg:SI 106)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106)
        (nil)))

(insn 152 150 237 14 (set (reg:SI 104)
        (reg:SI 111)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 111)
        (nil)))

(jump_insn 237 152 238 14 (set (pc)
        (label_ref 154)) 474 {jump}
     (nil)
 -> 154)

;; Successors:  20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104


(barrier 238 237 184)


;; Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (ab,abcall,eh) 4 (ab,abcall,eh) 5 (ab,abcall,eh) 10 (ab,abcall,eh)
;; bb 15 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 60 62
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 17 [flags] 20 [frame] 116 118

(code_label/s 184 238 214 15 89 "" [3 uses])

(note 214 184 185 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 185 214 229 15 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 229 185 187 15 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 187 229 188 15 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 188 187 189 15 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 189 188 205 15 (set (reg:SI 116)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 205 189 206 15 (set (reg:SI 118)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 206 205 207 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 118)
            (const_int 1 [0x1]))) 6 {*cmpsi_1}
     (nil))

(jump_insn 207 206 218 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 197)
            (pc))) 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 197)

;; Successors:  13 16 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 62 116 118



;; Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15 (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 118
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 118
;; lr  def 	 17 [flags]

(note 218 207 208 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 208 218 209 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 118)
            (const_int 2 [0x2]))) 6 {*cmpsi_1}
     (nil))

(jump_insn 209 208 219 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 201)
            (pc))) 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 201)

;; Successors:  14 17 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 118



;; Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  16 (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116 118
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 118
;; lr  def 	 17 [flags]

(note 219 209 210 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 210 219 211 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 118)
            (const_int 0 [0]))) 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))

(jump_insn 211 210 220 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 191)

;; Successors:  19 18 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116



;; Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  17 (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 220 211 212 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 212 220 213 18 (trap_if (const_int 1 [0x1])
        (const_int 6 [0x6])) 713 {trap}
     (nil))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 213 212 191)


;; Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  17
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 116
;; lr  def 	 104

(code_label 191 213 196 19 90 "" [1 uses])

(note 196 191 192 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 192 196 154 19 (set (reg:SI 104)
        (reg:SI 116)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))

;; Successors:  20 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104



;; Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  19 [100.0%]  (fallthru) 13 [100.0%]  14 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 104
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 72

(code_label 154 192 155 20 87 "" [2 uses])

(note 155 154 156 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 157 20 (set (reg/f:SI 72 [ D.78960 ])
        (reg:SI 104)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104)
        (nil)))

(insn 157 156 173 20 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 72 [ D.78960 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 72 [ D.78960 ])
        (nil)))

(insn 173 157 158 20 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 158 173 159 20 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 159 158 232)


;; Basic block 21 , prev 20, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  12 [100.0%] 
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 73
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 119

(code_label 232 159 169 21 93 "" [1 uses])

(note 169 232 215 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 215 169 216 21 (parallel [
            (set (reg:SI 119)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -88 [0xffffffffffffffa8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 216 215 217 21 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 119)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))

(call_insn 217 216 161 21 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 161 217 164 21 (set (reg/i:SI 0 ax)
        (reg:SI 73 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:474 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73 [ <retval> ])
        (nil)))

(insn 164 161 0 21 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:474 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EEC1Ev, funcdef_no=2146, decl_uid=68169, cgraph_uid=553)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:623 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77831 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:623 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77831 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:623 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77831 ])
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EEC1Ev") [flags 0x3]  <function_decl 07ae5180 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:623 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::allocator<_Tp>::~allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZNSaISt13_Rb_tree_nodeISt4pairIKSsiEEED2Ev, funcdef_no=2148, decl_uid=67832, cgraph_uid=555)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::allocator<_Tp>::~allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:112 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 59)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:112 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 59)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:112 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEED2Ev") [flags 0x3]  <function_decl 07ad6600 __base_dtor >) [0 __base_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:112 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=2150, decl_uid=67961, cgraph_uid=557)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r65,l0) best CREG, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r62,l0) best CREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a0 (r59,l0) best Q_REGS, allocno Q_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r65,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r62,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a7(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a8(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 37(l0): point = 1
   Insn 36(l0): point = 3
   Insn 34(l0): point = 5
   Insn 33(l0): point = 7
   Insn 30(l0): point = 10
   Insn 29(l0): point = 12
   Insn 28(l0): point = 14
   Insn 27(l0): point = 16
   Insn 26(l0): point = 18
   Insn 25(l0): point = 20
   Insn 24(l0): point = 22
   Insn 23(l0): point = 24
   Insn 22(l0): point = 26
   Insn 21(l0): point = 28
   Insn 20(l0): point = 30
   Insn 19(l0): point = 32
   Insn 18(l0): point = 34
   Insn 17(l0): point = 36
   Insn 16(l0): point = 38
   Insn 15(l0): point = 40
   Insn 14(l0): point = 42
   Insn 13(l0): point = 44
   Insn 12(l0): point = 46
   Insn 11(l0): point = 48
   Insn 10(l0): point = 50
   Insn 9(l0): point = 52
   Insn 41(l0): point = 55
   Insn 2(l0): point = 57
 a0(r59): [4..5]
 a1(r67): [11..12]
 a2(r65): [19..24]
 a3(r66): [21..22]
 a4(r64): [27..28]
 a5(r63): [33..34]
 a6(r62): [41..44]
 a7(r60): [43..46]
 a8(r61): [51..52]
Compressing live ranges: from 60 to 14 - 23%
Ranges after the compression:
 a0(r59): [0..1]
 a1(r67): [2..3]
 a2(r65): [4..5]
 a3(r66): [4..5]
 a4(r64): [6..7]
 a5(r63): [8..9]
 a6(r62): [10..11]
 a7(r60): [10..11]
 a8(r61): [12..13]
  regions=1, blocks=6, points=14
    allocnos=9 (big 0), copies=0, conflicts=0, ranges=9
Disposition:
    0:r59  l0     0    7:r60  l0     0    8:r61  l0     0    6:r62  l0     1
    5:r63  l0     0    4:r64  l0     0    2:r65  l0     0    3:r66  l0     1
    1:r67  l0     0
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,2u} r1={5d} r2={7d,3u} r6={1d,5u} r7={5d,25u} r8={4d} r9={4d} r10={4d} r11={4d} r12={4d} r13={4d} r14={4d} r15={4d} r16={1d,9u} r17={8d,2u} r18={4d} r19={4d} r20={1d,10u} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} 
;;    total ref usage 275{210d,65u,0e} in 28{24 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1076 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 41 2 NOTE_INSN_FUNCTION_BEG)

(jump_insn 41 3 42 2 (set (pc)
        (label_ref 31)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1080 474 {jump}
     (nil)
 -> 31)

;; Successors:  4 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


(barrier 42 41 35)


;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 61 62 63 64 65 66 67

(code_label 35 42 8 3 99 "" [1 uses])

(note 8 35 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (nil))

(insn 10 9 11 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 61)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(call_insn 11 10 12 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5980 _S_right>) [0 _S_right S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 12 11 13 3 (set (reg/f:SI 60 [ D.78773 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 14 3 (set (reg:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (nil))

(insn 14 13 15 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 60 [ D.78773 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78773 ])
        (nil)))

(insn 15 14 16 3 (set (reg:SI 2 cx)
        (reg:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62)
        (nil)))

(call_insn 16 15 17 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ae5f80 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 17 16 18 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1082 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 18 17 19 3 (set (reg/f:SI 63)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1083 50 {*movsi_internal}
     (nil))

(insn 19 18 20 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1083 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(call_insn 20 19 21 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5880 _S_left>) [0 _S_left S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1083 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 21 20 22 3 (set (reg:SI 64)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1083 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 22 21 23 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __y+0 S4 A32])
        (reg:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1083 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))

(insn 23 22 24 3 (set (reg:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 50 {*movsi_internal}
     (nil))

(insn 24 23 25 3 (set (reg/f:SI 66)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 50 {*movsi_internal}
     (nil))

(insn 25 24 26 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 66)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (nil)))

(insn 26 25 27 3 (set (reg:SI 2 cx)
        (reg:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))

(call_insn 27 26 28 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ac3a80 _M_destroy_node>) [0 _M_destroy_node S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 28 27 29 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1084 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 29 28 30 3 (set (reg/f:SI 67)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1085 50 {*movsi_internal}
     (nil))

(insn 30 29 31 3 (set (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
        (reg/f:SI 67)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1085 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))

;; Successors:  4 (fallthru,dfs_back)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru,dfs_back) 2 [100.0%] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59

(code_label 31 30 32 4 98 "" [1 uses])

(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1080 2 {*cmpsi_ccno_1}
     (nil))

(insn 34 33 36 4 (set (reg:QI 59 [ D.78772 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1080 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 36 34 37 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 59 [ D.78772 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1080 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 59 [ D.78772 ])
        (nil)))

(jump_insn 37 36 40 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1080 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 35)

;; Successors:  3 5 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 40 37 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_begin() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_beginEv, funcdef_no=2151, decl_uid=67886, cgraph_uid=558)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 2(l0): point = 10
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_begin() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,4u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 26{11d,15u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:499 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:500 50 {*movsi_internal}
     (nil))

(insn 7 6 10 2 (set (reg/f:SI 59 [ D.77881 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 61)
                (const_int 8 [0x8])) [0 this_1(D)->_M_impl._M_header._M_parent+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:500 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 10 7 14 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77881 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:500 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77881 ])
        (nil)))

(insn 14 10 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:500 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 17 14 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:500 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::lower_bound(const key_type&) [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::key_type = std::basic_string<char>] (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE11lower_boundERS3_, funcdef_no=2160, decl_uid=68390, cgraph_uid=567)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 22(l0): point = 0
   Insn 19(l0): point = 2
   Insn 15(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 10(l0): point = 10
   Insn 9(l0): point = 12
   Insn 8(l0): point = 14
   Insn 7(l0): point = 16
   Insn 6(l0): point = 18
   Insn 2(l0): point = 20
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r59): [13..18]
 a3(r62): [15..16]
Compressing live ranges: from 23 to 6 - 26%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r59): [4..5]
 a3(r62): [4..5]
  regions=1, blocks=3, points=6
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    2:r59  l0     0    1:r60  l0     0    0:r61  l0     0    3:r62  l0     1
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::lower_bound(const key_type&) [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::key_type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={2d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 88{62d,26u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:790 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77873 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 62)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (nil))

(insn 8 7 9 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 9 8 10 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77873 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77873 ])
        (nil)))

(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11lower_boundERS1_") [flags 0x3]  <function_decl 07b02400 lower_bound>) [0 lower_bound S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 11 10 12 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 12 11 15 2 (set (reg:SI 60 [ D.77872 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 15 12 19 2 (set (reg:SI 61 [ <retval> ])
        (reg:SI 60 [ D.77872 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.77872 ])
        (nil)))

(insn 19 15 22 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 22 19 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:791 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::key_compare std::map<_Key, _Tp, _Compare, _Alloc>::key_comp() const [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::key_compare = std::less<std::basic_string<char> >] (_ZNKSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE8key_compEv, funcdef_no=2161, decl_uid=68377, cgraph_uid=568)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:65535 FLOAT_INT_SSE_REGS:65535 ALL_REGS:65535 MEM:1
  a2(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 18(l0): point = 0
   Insn 15(l0): point = 2
   Insn 11(l0): point = 4
   Insn 8(l0): point = 6
   Insn 7(l0): point = 8
   Insn 6(l0): point = 10
   Insn 2(l0): point = 12
 a0(r61): [3..4]
 a1(r60): [5..14]
 a2(r59): [9..10]
Compressing live ranges: from 15 to 4 - 26%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    2:r59  l0     0    1:r60  l0     3    0:r61  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<_Key, _Tp, _Compare, _Alloc>::key_compare std::map<_Key, _Tp, _Compare, _Alloc>::key_comp() const [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::key_compare = std::less<std::basic_string<char> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1u} r61={1d,1u} 
;;    total ref usage 74{57d,17u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:724 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77923 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77923 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77923 ])
        (nil)))

(call_insn 8 7 11 2 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8key_compEv") [flags 0x3]  <function_decl 07af1500 key_comp>) [0 key_comp S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_UNUSED (reg:QI 0 ax)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 11 8 15 2 (set (reg:QI 61 [ <retval> ])
        (reg:QI 60 [ D.77922 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 60 [ D.77922 ])
        (nil)))

(insn 15 11 18 2 (set (reg/i:QI 0 ax)
        (reg:QI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61 [ <retval> ])
        (nil)))

(insn 18 15 0 2 (use (reg/i:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:725 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function _Tp& std::_Rb_tree_iterator<_Tp>::operator*() const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::reference = std::pair<const std::basic_string<char>, int>&] (_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEdeEv, funcdef_no=2162, decl_uid=73790, cgraph_uid=569)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 18(l0): point = 0
   Insn 15(l0): point = 2
   Insn 11(l0): point = 4
   Insn 8(l0): point = 6
   Insn 7(l0): point = 8
   Insn 6(l0): point = 10
   Insn 2(l0): point = 12
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r59): [7..8]
 a3(r62): [9..10]
Compressing live ranges: from 15 to 8 - 53%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r59): [4..5]
 a3(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    2:r59  l0     0    1:r60  l0     0    0:r61  l0     0    3:r62  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


_Tp& std::_Rb_tree_iterator<_Tp>::operator*() const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::reference = std::pair<const std::basic_string<char>, int>&]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={1d} r20={1d,4u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 29{13d,16u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61 62

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:177 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78236 ])
        (mem/f/j:SI (reg/f:SI 62) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 8 7 11 2 (parallel [
            (set (reg/f:SI 60 [ D.78235 ])
                (plus:SI (reg/f:SI 59 [ D.78236 ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78236 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 11 8 15 2 (set (reg:SI 61 [ <retval> ])
        (reg/f:SI 60 [ D.78235 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78235 ])
        (nil)))

(insn 15 11 18 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 18 15 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:178 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function bool std::less<_Tp>::operator()(const _Tp&, const _Tp&) const [with _Tp = std::basic_string<char>] (_ZNKSt4lessISsEclERKSsS2_, funcdef_no=2163, decl_uid=67662, cgraph_uid=570)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 22(l0): point = 0
   Insn 19(l0): point = 2
   Insn 15(l0): point = 4
   Insn 12(l0): point = 6
   Insn 11(l0): point = 8
   Insn 10(l0): point = 10
   Insn 9(l0): point = 12
   Insn 8(l0): point = 14
   Insn 7(l0): point = 16
   Insn 6(l0): point = 18
   Insn 2(l0): point = 20
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r59): [7..8]
 a3(r63): [13..14]
 a4(r62): [17..18]
Compressing live ranges: from 23 to 10 - 43%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r59): [4..5]
 a3(r63): [6..7]
 a4(r62): [8..9]
  regions=1, blocks=3, points=10
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    2:r59  l0     0    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    3:r63  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


bool std::less<_Tp>::operator()(const _Tp&, const _Tp&) const [with _Tp = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d,1u} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={1d} r18={1d} r19={1d} r20={1d,3u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 83{59d,24u,0e} in 11{10 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:236 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 63)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 50 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(call_insn 10 9 11 2 (set (reg:QI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZStltIcSt11char_traitsIcESaIcEEbRKSbIT_T0_T1_ES8_") [flags 0x3]  <function_decl 07e27a80 operator<>) [0 operator< S1 A8])
            (const_int 8 [0x8]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 486 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

(insn 11 10 12 2 (set (reg:QI 59 [ D.77929 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 12 11 15 2 (set (reg:QI 60 [ D.77927 ])
        (reg:QI 59 [ D.77929 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ D.77929 ])
        (nil)))

(insn 15 12 19 2 (set (reg:QI 61 [ <retval> ])
        (reg:QI 60 [ D.77927 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 60 [ D.77927 ])
        (nil)))

(insn 19 15 22 2 (set (reg/i:QI 0 ax)
        (reg:QI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61 [ <retval> ])
        (nil)))

(insn 22 19 0 2 (use (reg/i:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:237 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::end() [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE3endEv, funcdef_no=2164, decl_uid=68269, cgraph_uid=571)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 19(l0): point = 0
   Insn 16(l0): point = 2
   Insn 12(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 7(l0): point = 10
   Insn 6(l0): point = 12
   Insn 2(l0): point = 14
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r59): [11..12]
Compressing live ranges: from 17 to 6 - 35%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r59): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    2:r59  l0     0    1:r60  l0     0    0:r61  l0     0
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::end() [with _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 76{58d,18u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:332 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77912 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77912 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77912 ])
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE3endEv") [flags 0x3]  <function_decl 07af1680 end>) [0 end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 12 2 (set (reg:SI 60 [ D.77911 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 12 9 16 2 (set (reg:SI 61 [ <retval> ])
        (reg:SI 60 [ D.77911 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.77911 ])
        (nil)))

(insn 16 12 19 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 19 16 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:333 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function bool std::_Rb_tree_iterator<_Tp>::operator==(const _Self&) const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Self = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEeqERKS3_, funcdef_no=2165, decl_uid=73804, cgraph_uid=572)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best Q_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 21(l0): point = 0
   Insn 18(l0): point = 2
   Insn 14(l0): point = 4
   Insn 11(l0): point = 6
   Insn 10(l0): point = 8
   Insn 9(l0): point = 10
   Insn 8(l0): point = 12
   Insn 7(l0): point = 14
   Insn 6(l0): point = 16
   Insn 2(l0): point = 18
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r60): [9..10]
 a3(r59): [9..14]
 a4(r64): [11..12]
 a5(r63): [15..16]
Compressing live ranges: from 21 to 10 - 47%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r60): [4..5]
 a3(r59): [4..7]
 a4(r64): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    3:r59  l0     1    2:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    4:r64  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


bool std::_Rb_tree_iterator<_Tp>::operator==(const _Self&) const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Self = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,2u} r17={1d,1u} r20={1d,4u} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 35{15d,20u,0e} in 10{10 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:216 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.77919 ])
        (mem/f/j:SI (reg/f:SI 63) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 64)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 50 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (reg/f:SI 60 [ D.77920 ])
        (mem/f/j:SI (reg/f:SI 64) [0 __x_3(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))

(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 59 [ D.77919 ])
            (reg/f:SI 60 [ D.77920 ]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77920 ])
        (expr_list:REG_DEAD (reg/f:SI 59 [ D.77919 ])
            (nil))))

(insn 11 10 14 2 (set (reg:QI 61 [ D.77918 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 14 11 18 2 (set (reg:QI 62 [ <retval> ])
        (reg:QI 61 [ D.77918 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61 [ D.77918 ])
        (nil)))

(insn 18 14 21 2 (set (reg/i:QI 0 ax)
        (reg:QI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 62 [ <retval> ])
        (nil)))

(insn 21 18 0 2 (use (reg/i:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:217 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_const_iterator<_Tp>::_Rb_tree_const_iterator(const iterator&) [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEC1ERKSt17_Rb_tree_iteratorIS2_E, funcdef_no=2174, decl_uid=74828, cgraph_uid=581)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 9(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r61): [1..2]
 a1(r59): [1..4]
 a2(r60): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r59): [0..1]
 a2(r60): [2..3]
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     1    2:r60  l0     0    0:r61  l0     0
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_const_iterator<_Tp>::_Rb_tree_const_iterator(const iterator&) [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx]
;;  ref usage 	r0={1d} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,4u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 24{10d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:249 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 60)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __it+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:250 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.77983 ])
        (mem/f/j:SI (reg/f:SI 60) [0 __it_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:250 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:250 50 {*movsi_internal}
     (nil))

(insn 9 8 0 2 (set (mem/f/j:SI (reg/f:SI 61) [0 this_3(D)->_M_node+0 S4 A32])
        (reg/f:SI 59 [ D.77983 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:250 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_DEAD (reg/f:SI 59 [ D.77983 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::pair<std::basic_string<char>, int>; typename std::remove_reference<_Tp>::type = std::pair<std::basic_string<char>, int>] (_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE, funcdef_no=2176, decl_uid=75498, cgraph_uid=582)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::pair<std::basic_string<char>, int>; typename std::remove_reference<_Tp>::type = std::pair<std::basic_string<char>, int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.77663 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77663 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77663 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::insert(std::map<_Key, _Tp, _Compare, _Alloc>::const_iterator, _Pair&&) [with _Pair = std::pair<std::basic_string<char>, int>; <template-parameter-2-2> = void; _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt3mapISsiSt4lessISsESaISt4pairIKSsiEEE6insertIS2_ISsiEvEESt17_Rb_tree_iteratorIS4_ESt23_Rb_tree_const_iteratorIS4_EOT_, funcdef_no=2175, decl_uid=75202, cgraph_uid=583)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best CREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 27(l0): point = 0
   Insn 24(l0): point = 2
   Insn 20(l0): point = 4
   Insn 17(l0): point = 6
   Insn 16(l0): point = 8
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 13(l0): point = 14
   Insn 12(l0): point = 16
   Insn 11(l0): point = 18
   Insn 10(l0): point = 20
   Insn 9(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 6(l0): point = 28
   Insn 2(l0): point = 30
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r60): [13..20]
 a3(r64): [15..16]
 a4(r59): [19..22]
 a5(r63): [27..28]
Compressing live ranges: from 33 to 10 - 30%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r60): [4..7]
 a3(r64): [4..5]
 a4(r59): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    2:r60  l0     1    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    3:r64  l0     0
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::map<_Key, _Tp, _Compare, _Alloc>::iterator std::map<_Key, _Tp, _Compare, _Alloc>::insert(std::map<_Key, _Tp, _Compare, _Alloc>::const_iterator, _Pair&&) [with _Pair = std::pair<std::basic_string<char>, int>; <template-parameter-2-2> = void; _Key = std::basic_string<char>; _Tp = int; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::map<_Key, _Tp, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,4u} r1={3d} r2={4d,2u} r6={1d,2u} r7={3d,14u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={3d} r18={2d} r19={2d} r20={1d,4u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 145{110d,35u,0e} in 16{14 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:583 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.77985 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.77986 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 59 [ D.77985 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77985 ])
        (nil)))

(insn 12 11 13 2 (set (reg:SI 64)
        (mem/c:SI (reg/f:SI 16 argp) [0 __position+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (nil))

(insn 13 12 14 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))

(insn 14 13 15 2 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.77986 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77986 ])
        (nil)))

(call_insn 15 14 16 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE17_M_insert_unique_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EOT_") [flags 0x3]  <function_decl 07e27d80 _M_insert_unique_>) [0 _M_insert_unique_ S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 16 15 17 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 17 16 20 2 (set (reg:SI 61 [ D.77984 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 20 17 24 2 (set (reg:SI 62 [ <retval> ])
        (reg:SI 61 [ D.77984 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.77984 ])
        (nil)))

(insn 24 20 27 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 27 24 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_map.h:585 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree_impl<_Key_compare, _Is_pod_comparator>::_Rb_tree_impl() [with _Key_compare = std::less<std::basic_string<char> >; bool _Is_pod_comparator = true; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EEC1Ev, funcdef_no=2203, decl_uid=67867, cgraph_uid=610)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r65: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r65,l0) best CREG, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r61,l0) best DIREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r65,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r63,l0) costs: AREG:4 DREG:4 CREG:0 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:10 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a3(r61,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:0 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:10 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a4(r62,l0) costs: AREG:0 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 18(l0): point = 0
   Insn 17(l0): point = 2
   Insn 16(l0): point = 4
   Insn 15(l0): point = 6
   Insn 14(l0): point = 8
   Insn 13(l0): point = 10
   Insn 12(l0): point = 12
   Insn 11(l0): point = 14
   Insn 10(l0): point = 16
   Insn 9(l0): point = 18
   Insn 8(l0): point = 20
   Insn 7(l0): point = 22
   Insn 6(l0): point = 24
   Insn 2(l0): point = 26
 a0(r65): [3..4]
 a1(r64): [7..8]
 a2(r63): [10..12]
 a3(r61): [10..16]
 a4(r62): [11..14]
 a5(r60): [17..18]
 a6(r59): [23..24]
Compressing live ranges: from 29 to 10 - 34%
Ranges after the compression:
 a0(r65): [0..1]
 a1(r64): [2..3]
 a2(r63): [4..5]
 a3(r61): [4..5]
 a4(r62): [4..5]
 a5(r60): [6..7]
 a6(r59): [8..9]
  regions=1, blocks=3, points=10
    allocnos=7 (big 0), copies=0, conflicts=0, ranges=7
Disposition:
    6:r59  l0     0    5:r60  l0     0    3:r61  l0     3    4:r62  l0     0
    2:r63  l0     1    1:r64  l0     0    0:r65  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree_impl<_Key_compare, _Is_pod_comparator>::_Rb_tree_impl() [with _Key_compare = std::less<std::basic_string<char> >; bool _Is_pod_comparator = true; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={5d,3u} r6={1d,2u} r7={1d,4u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,1u} r17={3d} r18={2d} r19={2d} r20={1d,7u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={2d,2u} r62={1d,1u} r63={2d,2u} r64={1d,1u} r65={1d,1u} 
;;    total ref usage 137{111d,26u,0e} in 14{12 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:443 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 59)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 59)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))

(call_insn 8 7 9 2 (call (mem:QI (symbol_ref:SI ("_ZNSaISt13_Rb_tree_nodeISt4pairIKSsiEEEC2Ev") [flags 0x3]  <function_decl 07ad6c00 __base_ctor >) [0 __base_ctor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 60)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (nil))

(insn 10 9 11 2 (parallel [
            (set (reg:SI 61)
                (plus:SI (reg/f:SI 60)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 11 10 12 2 (set (reg:QI 62)
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 52 {*movqi_internal}
     (nil))

(insn 12 11 13 2 (set (reg:SI 63)
        (const_int 16 [0x10])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (nil))

(insn 13 12 14 2 (parallel [
            (set (reg:SI 63)
                (const_int 0 [0]))
            (set (reg:SI 61)
                (plus:SI (reg:SI 61)
                    (reg:SI 63)))
            (set (mem/j:BLK (reg:SI 61) [0 this_1(D)->_M_header+0 S16 A32])
                (const_int 0 [0]))
            (use (reg:QI 62))
            (use (reg:SI 63))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 684 {*rep_stosqi}
     (expr_list:REG_DEAD (reg:QI 62)
        (expr_list:REG_UNUSED (reg:SI 63)
            (expr_list:REG_UNUSED (reg:SI 61)
                (nil)))))

(insn 14 13 15 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (nil))

(insn 15 14 16 2 (set (mem/j:SI (plus:SI (reg/f:SI 64)
                (const_int 20 [0x14])) [0 this_1(D)->_M_node_count+0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:445 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))

(insn 16 15 17 2 (set (reg:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:446 50 {*movsi_internal}
     (nil))

(insn 17 16 18 2 (set (reg:SI 2 cx)
        (reg:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:446 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))

(call_insn 18 17 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EE13_M_initializeEv") [flags 0x3]  <function_decl 07ad6f00 _M_initialize>) [0 _M_initialize S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:446 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function __gnu_cxx::new_allocator<_Tp>::~new_allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEED2Ev, funcdef_no=2205, decl_uid=67769, cgraph_uid=612)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 2(l0): point = 0
Compressing live ranges: from 3 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


__gnu_cxx::new_allocator<_Tp>::~new_allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx]
;;  ref usage 	r0={1d} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,3u} 
;;    total ref usage 16{7d,9u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:76 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 0 2 NOTE_INSN_FUNCTION_BEG)

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_right(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base, funcdef_no=2207, decl_uid=67902, cgraph_uid=614)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 5(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_right(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 24{11d,13u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60 61

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:535 50 {*movsi_internal}
     (nil))

(insn 6 5 9 2 (set (reg/f:SI 59 [ D.77909 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 61)
                (const_int 12 [0xc])) [0 __x_1(D)->_M_right+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:535 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77909 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:535 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77909 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:535 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:535 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_left(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base, funcdef_no=2208, decl_uid=67898, cgraph_uid=615)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 5(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_left(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 24{11d,13u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60 61

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:527 50 {*movsi_internal}
     (nil))

(insn 6 5 9 2 (set (reg/f:SI 59 [ D.77907 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 61)
                (const_int 8 [0x8])) [0 __x_1(D)->_M_left+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:527 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77907 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:527 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77907 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:527 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:527 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_destroy_node(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeIS2_E, funcdef_no=2209, decl_uid=67638, cgraph_uid=616)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best CREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r60,l0) best CREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r59,l0) costs: AREG:-1 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r60,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 20(l0): point = 0
   Insn 19(l0): point = 2
   Insn 18(l0): point = 4
   Insn 17(l0): point = 6
   Insn 16(l0): point = 8
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 13(l0): point = 14
   Insn 12(l0): point = 16
   Insn 11(l0): point = 18
   Insn 10(l0): point = 20
   Insn 9(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 6(l0): point = 28
   Insn 2(l0): point = 30
 a0(r62): [5..10]
 a1(r63): [7..8]
 a2(r59): [17..22]
 a3(r61): [19..20]
 a4(r60): [27..28]
Compressing live ranges: from 33 to 6 - 18%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r63): [0..1]
 a2(r59): [2..3]
 a3(r61): [2..3]
 a4(r60): [4..5]
  regions=1, blocks=3, points=6
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    2:r59  l0     0    4:r60  l0     0    3:r61  l0     1    0:r62  l0     0
    1:r63  l0     1
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_destroy_node(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,1u} r1={4d} r2={7d,4u} r6={1d,2u} r7={5d,17u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,3u} r17={5d} r18={3d} r19={3d} r20={1d,5u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 196{159d,37u,0e} in 16{13 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:417 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 60)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 60)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE21_M_get_Node_allocatorEv") [flags 0x3]  <function_decl 07ac3780 _M_get_Node_allocator>) [0 _M_get_Node_allocator S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.78774 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 61)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 12 11 13 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.78774 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78774 ])
        (nil)))

(call_insn 13 12 14 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE7destroyIS5_EEvPT_") [flags 0x3]  <function_decl 07e5e000 destroy>) [0 destroy S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 14 13 15 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:419 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 15 14 16 2 (set (reg:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (set (reg/f:SI 63)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 50 {*movsi_internal}
     (nil))

(insn 17 16 18 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 18 17 19 2 (set (reg:SI 2 cx)
        (reg:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62)
        (nil)))

(call_insn 19 18 20 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ac3980 _M_put_node>) [0 _M_put_node S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 20 19 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:420 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::lower_bound(const key_type&) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = std::basic_string<char>] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11lower_boundERS1_, funcdef_no=2214, decl_uid=68127, cgraph_uid=621)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r65,l0) best CREG, allocno GENERAL_REGS
    r64: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r64,l0) best CREG, allocno GENERAL_REGS
    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r65,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r64,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a7(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 32(l0): point = 0
   Insn 29(l0): point = 2
   Insn 25(l0): point = 4
   Insn 22(l0): point = 6
   Insn 21(l0): point = 8
   Insn 20(l0): point = 10
   Insn 19(l0): point = 12
   Insn 18(l0): point = 14
   Insn 17(l0): point = 16
   Insn 16(l0): point = 18
   Insn 15(l0): point = 20
   Insn 14(l0): point = 22
   Insn 13(l0): point = 24
   Insn 12(l0): point = 26
   Insn 11(l0): point = 28
   Insn 10(l0): point = 30
   Insn 9(l0): point = 32
   Insn 8(l0): point = 34
   Insn 7(l0): point = 36
   Insn 6(l0): point = 38
   Insn 2(l0): point = 40
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r65): [13..22]
 a3(r60): [15..24]
 a4(r59): [17..32]
 a5(r66): [19..20]
 a6(r64): [29..30]
 a7(r63): [37..38]
Compressing live ranges: from 43 to 10 - 23%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r65): [4..5]
 a3(r60): [4..5]
 a4(r59): [4..7]
 a5(r66): [4..5]
 a6(r64): [6..7]
 a7(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    4:r59  l0     3    3:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    7:r63  l0     0    6:r64  l0     0    2:r65  l0     1    5:r66  l0     2
+++Costs: overall -7, reg -7, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::lower_bound(const key_type&) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,5u} r1={4d} r2={7d,4u} r6={1d,2u} r7={3d,15u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,2u} r17={4d} r18={3d} r19={3d} r20={1d,6u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 202{160d,42u,0e} in 21{18 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:834 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_M_endEv") [flags 0x3]  <function_decl 07ae5680 _M_end>) [0 _M_end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.77876 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (reg:SI 2 cx)
        (reg:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))

(call_insn 12 11 13 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_beginEv") [flags 0x3]  <function_decl 07ae5580 _M_begin>) [0 _M_begin S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 13 12 14 2 (set (reg/f:SI 60 [ D.77877 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 14 13 15 2 (set (reg:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (nil))

(insn 15 14 16 2 (set (reg/f:SI 66)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __k+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 66)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (nil)))

(insn 17 16 18 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 59 [ D.77876 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77876 ])
        (nil)))

(insn 18 17 19 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 60 [ D.77877 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77877 ])
        (nil)))

(insn 19 18 20 2 (set (reg:SI 2 cx)
        (reg:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))

(call_insn 20 19 21 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_ESB_RS1_") [flags 0x3]  <function_decl 07af1000 _M_lower_bound>) [0 _M_lower_bound S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

(insn 21 20 22 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 22 21 25 2 (set (reg:SI 61 [ D.77875 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 25 22 29 2 (set (reg:SI 62 [ <retval> ])
        (reg:SI 61 [ D.77875 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.77875 ])
        (nil)))

(insn 29 25 32 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 32 29 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:835 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function _Compare std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_comp() const [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNKSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8key_compEv, funcdef_no=2215, decl_uid=68002, cgraph_uid=622)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:65535 FLOAT_INT_SSE_REGS:65535 ALL_REGS:65535 MEM:1

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 2(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..8]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


_Compare std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_comp() const [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,3u} r59={1u} r60={1d,1u} 
;;    total ref usage 22{9d,13u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	 0 [ax] 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:653 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 12 2 (set (reg:QI 60 [ <retval> ])
        (reg:QI 59 [ D.77925 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:654 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ D.77925 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:QI 0 ax)
        (reg:QI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:654 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:654 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function bool std::operator<(const std::basic_string<_CharT, _Traits, _Alloc>&, const std::basic_string<_CharT, _Traits, _Alloc>&) [with _CharT = char; _Traits = std::char_traits<char>; _Alloc = std::allocator<char>] (_ZStltIcSt11char_traitsIcESaIcEEbRKSbIT_T0_T1_ES8_, funcdef_no=2216, decl_uid=75456, cgraph_uid=623)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 MEM:2
  a3(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 5(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r64): [7..8]
 a3(r60): [9..10]
 a4(r59): [11..12]
 a5(r63): [21..22]
Compressing live ranges: from 25 to 12 - 48%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r64): [4..5]
 a3(r60): [6..7]
 a4(r59): [8..9]
 a5(r63): [10..11]
  regions=1, blocks=3, points=12
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    3:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    2:r64  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


bool std::operator<(const std::basic_string<_CharT, _Traits, _Alloc>&, const std::basic_string<_CharT, _Traits, _Alloc>&) [with _CharT = char; _Traits = std::char_traits<char>; _Alloc = std::allocator<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={3d,1u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,3u} r17={3d} r18={1d} r19={1d} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 91{65d,26u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __rhs+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __lhs+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 50 {*movsi_internal}
     (nil))

(call_insn 8 7 9 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSs7compareERKSs") [flags 0x43]  <function_decl 070ceb00 compare>) [0 compare S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 9 8 10 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 10 9 11 2 (set (reg:SI 59 [ D.77933 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 11 10 12 2 (set (reg:SI 60 [ D.77931 ])
        (reg:SI 59 [ D.77933 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.77933 ])
        (nil)))

(insn 12 11 13 2 (parallel [
            (set (reg:SI 64)
                (lshiftrt:SI (reg:SI 60 [ D.77931 ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 408 {*lshrsi3_1}
     (expr_list:REG_DEAD (reg:SI 60 [ D.77931 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 13 12 16 2 (set (reg:QI 61 [ D.77930 ])
        (subreg:QI (reg:SI 64) 0)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (nil)))

(insn 16 13 20 2 (set (reg:QI 62 [ <retval> ])
        (reg:QI 61 [ D.77930 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 61 [ D.77930 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:QI 0 ax)
        (reg:QI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/basic_string.h:2568 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::end() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE3endEv, funcdef_no=2217, decl_uid=68008, cgraph_uid=624)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r63): [13..16]
 a3(r59): [15..18]
 a4(r62): [19..20]
Compressing live ranges: from 25 to 8 - 32%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r63): [4..5]
 a3(r59): [4..5]
 a4(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    3:r59  l0     1    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    2:r63  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::end() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={4d} r18={1d} r19={1d} r20={1d,6u,1e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 93{65d,27u,1e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:671 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (parallel [
            (set (reg/f:SI 59 [ D.77915 ])
                (plus:SI (reg/f:SI 62)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 8 7 9 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77915 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77915 ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 11 10 12 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 12 11 13 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 13 12 16 2 (set (reg:SI 60 [ D.77914 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 D.75639+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 61 [ <retval> ])
        (reg:SI 60 [ D.77914 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.77914 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:672 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique_(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, _Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE17_M_insert_unique_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EOT_, funcdef_no=2221, decl_uid=75502, cgraph_uid=628)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 56 n_edges 85 count 56 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r219: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r219,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r218,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r217,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r216: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r216,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r215: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r215,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r213,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a152 (r212,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a154 (r211,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a153 (r210,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r207,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r206,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r205,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r202,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r201,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r200,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r199,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r197,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r196: preferred AD_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r196,l0) best AD_REGS, allocno GENERAL_REGS
    r195: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r195,l0) best CREG, allocno GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r194,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r193: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a26 (r193,l0) best CREG, allocno GENERAL_REGS
    r192: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r192,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r191: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a31 (r191,l0) best CREG, allocno GENERAL_REGS
    r190: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r190,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r189: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r189,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r188: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a43 (r188,l0) best CREG, allocno GENERAL_REGS
    r187: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r187,l0) best CREG, allocno GENERAL_REGS
    r186: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a49 (r186,l0) best CREG, allocno GENERAL_REGS
    r185: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a53 (r185,l0) best CREG, allocno GENERAL_REGS
    r184: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a54 (r184,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r183: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a59 (r183,l0) best CREG, allocno GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r182,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r181: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a69 (r181,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r180: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a68 (r180,l0) best CREG, allocno GENERAL_REGS
    r179: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a70 (r179,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r178: preferred AD_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a71 (r178,l0) best AD_REGS, allocno GENERAL_REGS
    r177: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a72 (r177,l0) best CREG, allocno GENERAL_REGS
    r176: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r176,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r175: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a75 (r175,l0) best CREG, allocno GENERAL_REGS
    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a79 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a80 (r173,l0) best CREG, allocno GENERAL_REGS
    r172: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a83 (r172,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r171: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a95 (r171,l0) best CREG, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a97 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a96 (r169,l0) best CREG, allocno GENERAL_REGS
    r168: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a98 (r168,l0) best CREG, allocno GENERAL_REGS
    r167: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a103 (r167,l0) best CREG, allocno GENERAL_REGS
    r166: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a105 (r166,l0) best CREG, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a106 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a111 (r164,l0) best CREG, allocno GENERAL_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a112 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a119 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a118 (r161,l0) best CREG, allocno GENERAL_REGS
    r160: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a122 (r160,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r159: preferred AD_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a123 (r159,l0) best AD_REGS, allocno GENERAL_REGS
    r158: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a124 (r158,l0) best CREG, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a126 (r157,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a127 (r156,l0) best CREG, allocno GENERAL_REGS
    r155: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a131 (r155,l0) best CREG, allocno GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a132 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a143 (r153,l0) best CREG, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a145 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a144 (r151,l0) best CREG, allocno GENERAL_REGS
    r150: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a147 (r150,l0) best CREG, allocno GENERAL_REGS
    r149: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a151 (r149,l0) best CREG, allocno GENERAL_REGS
    r148: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r148,l0) best AREG, allocno GENERAL_REGS
    r147: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r147,l0) best AREG, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r145,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r141,l0) best AREG, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r138,l0) best AREG, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r136,l0) best AREG, allocno GENERAL_REGS
    r135: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a35 (r135,l0) best Q_REGS, allocno Q_REGS
    r134: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a36 (r134,l0) best AREG, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a37 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a38 (r132,l0) best Q_REGS, allocno GENERAL_REGS
    r131: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a39 (r131,l0) best AREG, allocno GENERAL_REGS
    r130: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a40 (r130,l0) best CREG, allocno GENERAL_REGS
    r129: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a41 (r129,l0) best AREG, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a45 (r127,l0) best AREG, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a47 (r125,l0) best AREG, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a52 (r123,l0) best AREG, allocno GENERAL_REGS
    r122: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a51 (r122,l0) best AREG, allocno GENERAL_REGS
    r121: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a55 (r121,l0) best Q_REGS, allocno Q_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a58 (r119,l0) best AREG, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a61 (r117,l0) best Q_REGS, allocno GENERAL_REGS
    r116: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a62 (r116,l0) best AREG, allocno GENERAL_REGS
    r115: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a63 (r115,l0) best CREG, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a64 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a66 (r113,l0) best AREG, allocno GENERAL_REGS
    r112: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r112,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r111: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a65 (r111,l0) best AREG, allocno GENERAL_REGS
    r110: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a73 (r110,l0) best AREG, allocno GENERAL_REGS
    r109: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a76 (r109,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a77 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a78 (r107,l0) best AREG, allocno GENERAL_REGS
    r106: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a81 (r106,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r105: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a82 (r105,l0) best AREG, allocno GENERAL_REGS
    r104: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a84 (r104,l0) best Q_REGS, allocno Q_REGS
    r103: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a85 (r103,l0) best AREG, allocno GENERAL_REGS
    r102: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a86 (r102,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r101: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a87 (r101,l0) best Q_REGS, allocno GENERAL_REGS
    r100: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a88 (r100,l0) best AREG, allocno GENERAL_REGS
    r99: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a89 (r99,l0) best CREG, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a90 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a92 (r97,l0) best AREG, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a93 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a94 (r95,l0) best AREG, allocno GENERAL_REGS
    r94: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a91 (r94,l0) best AREG, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a99 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a102 (r92,l0) best AREG, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a100 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r90: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a104 (r90,l0) best AREG, allocno GENERAL_REGS
    r89: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a101 (r89,l0) best AREG, allocno GENERAL_REGS
    r88: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a107 (r88,l0) best Q_REGS, allocno Q_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a108 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a110 (r86,l0) best AREG, allocno GENERAL_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a109 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a113 (r84,l0) best Q_REGS, allocno GENERAL_REGS
    r83: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a114 (r83,l0) best AREG, allocno GENERAL_REGS
    r82: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a115 (r82,l0) best CREG, allocno GENERAL_REGS
    r81: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a116 (r81,l0) best AREG, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a117 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a120 (r79,l0) best AREG, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a121 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a125 (r77,l0) best AREG, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a128 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a130 (r75,l0) best AREG, allocno GENERAL_REGS
    r74: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a129 (r74,l0) best AREG, allocno GENERAL_REGS
    r73: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a133 (r73,l0) best Q_REGS, allocno GENERAL_REGS
    r72: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a135 (r72,l0) best Q_REGS, allocno GENERAL_REGS
    r71: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a136 (r71,l0) best AREG, allocno GENERAL_REGS
    r70: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a137 (r70,l0) best CREG, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a138 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a140 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a141 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a142 (r66,l0) best AREG, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a139 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a146 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a148 (r63,l0) best Q_REGS, allocno Q_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a149 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a150 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r60,l0) best Q_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a134 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r148,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r219,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r146,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r206,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a4(r213,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:524280 FLOAT_INT_SSE_REGS:524280 ALL_REGS:524280 MEM:9
  a5(r207,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r145,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r205,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a8(r144,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a9(r201,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a10(r202,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a11(r143,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a12(r200,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a13(r142,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a14(r199,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a15(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a16(r218,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a17(r217,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a18(r215,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a19(r216,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a20(r147,l0) costs: AREG:-8 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:786420 FLOAT_INT_SSE_REGS:786420 ALL_REGS:786420 MEM:23
  a21(r197,l0) costs: AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a22(r196,l0) costs: AD_REGS:-1 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a23(r195,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a24(r141,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a25(r194,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a26(r193,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a27(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a28(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a29(r138,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a30(r192,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a31(r191,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a32(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a33(r136,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a34(r190,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a35(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a36(r134,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a37(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a38(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a39(r131,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a40(r130,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a41(r129,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a42(r128,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a43(r188,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a44(r189,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a45(r127,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a46(r126,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a47(r125,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a48(r187,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a49(r186,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a50(r124,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a51(r122,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a52(r123,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a53(r185,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a54(r184,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a55(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a56(r120,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a57(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a58(r119,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a59(r183,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a60(r182,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a61(r117,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a62(r116,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a63(r115,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a64(r114,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a65(r111,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a66(r113,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a67(r112,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a68(r180,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a69(r181,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a70(r179,l0) costs: AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a71(r178,l0) costs: AD_REGS:-1 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a72(r177,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a73(r110,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a74(r176,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a75(r175,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a76(r109,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a77(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a78(r107,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a79(r174,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a80(r173,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a81(r106,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a82(r105,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a83(r172,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a84(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a85(r103,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a86(r102,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a87(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a88(r100,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a89(r99,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a90(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a91(r94,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a92(r97,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a93(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a94(r95,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a95(r171,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a96(r169,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a97(r170,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a98(r168,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a99(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a100(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a101(r89,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a102(r92,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a103(r167,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a104(r90,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a105(r166,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a106(r165,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a107(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a108(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a109(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a110(r86,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a111(r164,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a112(r163,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a113(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a114(r83,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a115(r82,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a116(r81,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a117(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a118(r161,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a119(r162,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a120(r79,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a121(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a122(r160,l0) costs: AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:8
  a123(r159,l0) costs: AD_REGS:-1 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a124(r158,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a125(r77,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a126(r157,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a127(r156,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a128(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a129(r74,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a130(r75,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a131(r155,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a132(r154,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a133(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a134(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a135(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a136(r71,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a137(r70,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a138(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a139(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a140(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a141(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a142(r66,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a143(r153,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a144(r151,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a145(r152,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a146(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a147(r150,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a148(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a149(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a150(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a151(r149,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a152(r212,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a153(r210,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a154(r211,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 472(l0): point = 0
   Insn 469(l0): point = 2
   Insn 574(l0): point = 4
   Insn 573(l0): point = 6
   Insn 572(l0): point = 8
   Insn 466(l0): point = 11
   Insn 513(l0): point = 13
   Insn 465(l0): point = 15
   Insn 464(l0): point = 17
   Insn 551(l0): point = 20
   Insn 608(l0): point = 23
   Insn 460(l0): point = 25
   Insn 557(l0): point = 27
   Insn 456(l0): point = 30
   Insn 512(l0): point = 32
   Insn 455(l0): point = 34
   Insn 454(l0): point = 36
   Insn 548(l0): point = 38
   Insn 450(l0): point = 41
   Insn 511(l0): point = 43
   Insn 449(l0): point = 45
   Insn 448(l0): point = 47
   Insn 538(l0): point = 50
   Insn 606(l0): point = 53
   Insn 444(l0): point = 55
   Insn 544(l0): point = 57
   Insn 440(l0): point = 60
   Insn 510(l0): point = 62
   Insn 439(l0): point = 64
   Insn 438(l0): point = 66
   Insn 535(l0): point = 68
   Insn 434(l0): point = 71
   Insn 509(l0): point = 73
   Insn 433(l0): point = 75
   Insn 432(l0): point = 77
   Insn 427(l0): point = 79
   Insn 532(l0): point = 81
   Insn 564(l0): point = 84
   Insn 563(l0): point = 86
   Insn 562(l0): point = 88
   Insn 561(l0): point = 90
   Insn 560(l0): point = 92
   Insn 529(l0): point = 94
   Insn 528(l0): point = 96
   Insn 527(l0): point = 98
   Insn 580(l0): point = 100
   Insn 525(l0): point = 102
   Insn 604(l0): point = 105
   Insn 422(l0): point = 107
   Insn 419(l0): point = 110
   Insn 418(l0): point = 112
   Insn 417(l0): point = 114
   Insn 601(l0): point = 117
   Insn 410(l0): point = 119
   Insn 408(l0): point = 121
   Insn 407(l0): point = 123
   Insn 406(l0): point = 125
   Insn 405(l0): point = 127
   Insn 404(l0): point = 130
   Insn 403(l0): point = 132
   Insn 508(l0): point = 134
   Insn 402(l0): point = 136
   Insn 401(l0): point = 138
   Insn 400(l0): point = 140
   Insn 399(l0): point = 142
   Insn 398(l0): point = 144
   Insn 397(l0): point = 146
   Insn 599(l0): point = 149
   Insn 392(l0): point = 151
   Insn 391(l0): point = 153
   Insn 390(l0): point = 156
   Insn 389(l0): point = 158
   Insn 507(l0): point = 160
   Insn 388(l0): point = 162
   Insn 387(l0): point = 164
   Insn 386(l0): point = 166
   Insn 385(l0): point = 168
   Insn 384(l0): point = 170
   Insn 383(l0): point = 172
   Insn 382(l0): point = 174
   Insn 381(l0): point = 176
   Insn 380(l0): point = 178
   Insn 379(l0): point = 180
   Insn 597(l0): point = 183
   Insn 374(l0): point = 185
   Insn 373(l0): point = 187
   Insn 372(l0): point = 190
   Insn 371(l0): point = 192
   Insn 506(l0): point = 194
   Insn 370(l0): point = 196
   Insn 369(l0): point = 198
   Insn 368(l0): point = 200
   Insn 367(l0): point = 202
   Insn 366(l0): point = 204
   Insn 365(l0): point = 206
   Insn 364(l0): point = 208
   Insn 363(l0): point = 210
   Insn 362(l0): point = 212
   Insn 360(l0): point = 215
   Insn 359(l0): point = 217
   Insn 358(l0): point = 219
   Insn 357(l0): point = 221
   Insn 356(l0): point = 223
   Insn 355(l0): point = 225
   Insn 354(l0): point = 227
   Insn 353(l0): point = 229
   Insn 351(l0): point = 232
   Insn 350(l0): point = 234
   Insn 349(l0): point = 236
   Insn 347(l0): point = 238
   Insn 346(l0): point = 240
   Insn 345(l0): point = 243
   Insn 344(l0): point = 245
   Insn 505(l0): point = 247
   Insn 343(l0): point = 249
   Insn 342(l0): point = 251
   Insn 341(l0): point = 253
   Insn 340(l0): point = 255
   Insn 339(l0): point = 257
   Insn 338(l0): point = 259
   Insn 337(l0): point = 261
   Insn 336(l0): point = 263
   Insn 335(l0): point = 265
   Insn 334(l0): point = 267
   Insn 333(l0): point = 269
   Insn 331(l0): point = 271
   Insn 330(l0): point = 274
   Insn 504(l0): point = 276
   Insn 329(l0): point = 278
   Insn 328(l0): point = 280
   Insn 327(l0): point = 282
   Insn 326(l0): point = 284
   Insn 325(l0): point = 286
   Insn 324(l0): point = 288
   Insn 595(l0): point = 291
   Insn 319(l0): point = 293
   Insn 318(l0): point = 295
   Insn 317(l0): point = 298
   Insn 316(l0): point = 300
   Insn 503(l0): point = 302
   Insn 315(l0): point = 304
   Insn 314(l0): point = 306
   Insn 313(l0): point = 308
   Insn 312(l0): point = 310
   Insn 311(l0): point = 312
   Insn 310(l0): point = 314
   Insn 309(l0): point = 316
   Insn 308(l0): point = 318
   Insn 307(l0): point = 320
   Insn 306(l0): point = 322
   Insn 305(l0): point = 324
   Insn 304(l0): point = 326
   Insn 303(l0): point = 328
   Insn 301(l0): point = 331
   Insn 300(l0): point = 333
   Insn 299(l0): point = 335
   Insn 298(l0): point = 337
   Insn 297(l0): point = 339
   Insn 296(l0): point = 341
   Insn 295(l0): point = 343
   Insn 294(l0): point = 345
   Insn 293(l0): point = 347
   Insn 292(l0): point = 349
   Insn 291(l0): point = 351
   Insn 290(l0): point = 353
   Insn 288(l0): point = 356
   Insn 287(l0): point = 358
   Insn 286(l0): point = 360
   Insn 284(l0): point = 362
   Insn 283(l0): point = 364
   Insn 282(l0): point = 367
   Insn 281(l0): point = 369
   Insn 280(l0): point = 371
   Insn 279(l0): point = 373
   Insn 278(l0): point = 375
   Insn 277(l0): point = 377
   Insn 275(l0): point = 379
   Insn 274(l0): point = 382
   Insn 502(l0): point = 384
   Insn 273(l0): point = 386
   Insn 272(l0): point = 388
   Insn 271(l0): point = 390
   Insn 270(l0): point = 392
   Insn 269(l0): point = 394
   Insn 268(l0): point = 396
   Insn 267(l0): point = 398
   Insn 266(l0): point = 400
   Insn 265(l0): point = 402
   Insn 593(l0): point = 405
   Insn 258(l0): point = 407
   Insn 256(l0): point = 409
   Insn 255(l0): point = 411
   Insn 254(l0): point = 413
   Insn 253(l0): point = 415
   Insn 252(l0): point = 418
   Insn 251(l0): point = 420
   Insn 501(l0): point = 422
   Insn 250(l0): point = 424
   Insn 249(l0): point = 426
   Insn 248(l0): point = 428
   Insn 247(l0): point = 430
   Insn 246(l0): point = 432
   Insn 245(l0): point = 434
   Insn 591(l0): point = 437
   Insn 240(l0): point = 439
   Insn 239(l0): point = 441
   Insn 238(l0): point = 444
   Insn 237(l0): point = 446
   Insn 500(l0): point = 448
   Insn 236(l0): point = 450
   Insn 235(l0): point = 452
   Insn 234(l0): point = 454
   Insn 233(l0): point = 456
   Insn 232(l0): point = 458
   Insn 231(l0): point = 460
   Insn 230(l0): point = 462
   Insn 229(l0): point = 464
   Insn 228(l0): point = 466
   Insn 227(l0): point = 468
   Insn 589(l0): point = 471
   Insn 222(l0): point = 473
   Insn 221(l0): point = 475
   Insn 220(l0): point = 478
   Insn 219(l0): point = 480
   Insn 499(l0): point = 482
   Insn 218(l0): point = 484
   Insn 217(l0): point = 486
   Insn 216(l0): point = 488
   Insn 215(l0): point = 490
   Insn 214(l0): point = 492
   Insn 213(l0): point = 494
   Insn 212(l0): point = 496
   Insn 211(l0): point = 498
   Insn 210(l0): point = 500
   Insn 208(l0): point = 503
   Insn 207(l0): point = 505
   Insn 206(l0): point = 507
   Insn 205(l0): point = 509
   Insn 204(l0): point = 511
   Insn 203(l0): point = 513
   Insn 202(l0): point = 515
   Insn 201(l0): point = 517
   Insn 199(l0): point = 520
   Insn 198(l0): point = 522
   Insn 197(l0): point = 524
   Insn 195(l0): point = 526
   Insn 194(l0): point = 528
   Insn 193(l0): point = 531
   Insn 192(l0): point = 533
   Insn 191(l0): point = 535
   Insn 190(l0): point = 537
   Insn 189(l0): point = 539
   Insn 188(l0): point = 541
   Insn 186(l0): point = 543
   Insn 185(l0): point = 546
   Insn 498(l0): point = 548
   Insn 184(l0): point = 550
   Insn 183(l0): point = 552
   Insn 182(l0): point = 554
   Insn 181(l0): point = 556
   Insn 180(l0): point = 558
   Insn 179(l0): point = 560
   Insn 178(l0): point = 562
   Insn 177(l0): point = 564
   Insn 176(l0): point = 566
   Insn 175(l0): point = 568
   Insn 174(l0): point = 570
   Insn 173(l0): point = 572
   Insn 172(l0): point = 574
   Insn 587(l0): point = 577
   Insn 167(l0): point = 579
   Insn 166(l0): point = 581
   Insn 165(l0): point = 584
   Insn 164(l0): point = 586
   Insn 497(l0): point = 588
   Insn 163(l0): point = 590
   Insn 162(l0): point = 592
   Insn 161(l0): point = 594
   Insn 160(l0): point = 596
   Insn 159(l0): point = 598
   Insn 158(l0): point = 600
   Insn 157(l0): point = 602
   Insn 156(l0): point = 604
   Insn 155(l0): point = 606
   Insn 154(l0): point = 608
   Insn 153(l0): point = 610
   Insn 152(l0): point = 612
   Insn 151(l0): point = 614
   Insn 150(l0): point = 616
   Insn 149(l0): point = 618
   Insn 148(l0): point = 620
   Insn 147(l0): point = 622
   Insn 146(l0): point = 624
   Insn 144(l0): point = 627
   Insn 143(l0): point = 629
   Insn 142(l0): point = 631
   Insn 141(l0): point = 633
   Insn 140(l0): point = 635
   Insn 139(l0): point = 637
   Insn 138(l0): point = 639
   Insn 137(l0): point = 641
   Insn 136(l0): point = 643
   Insn 135(l0): point = 645
   Insn 134(l0): point = 647
   Insn 133(l0): point = 649
   Insn 131(l0): point = 652
   Insn 130(l0): point = 654
   Insn 129(l0): point = 656
   Insn 127(l0): point = 658
   Insn 126(l0): point = 660
   Insn 125(l0): point = 663
   Insn 124(l0): point = 665
   Insn 496(l0): point = 667
   Insn 123(l0): point = 669
   Insn 122(l0): point = 671
   Insn 121(l0): point = 673
   Insn 120(l0): point = 675
   Insn 119(l0): point = 677
   Insn 118(l0): point = 679
   Insn 117(l0): point = 681
   Insn 116(l0): point = 683
   Insn 115(l0): point = 685
   Insn 114(l0): point = 687
   Insn 113(l0): point = 689
   Insn 112(l0): point = 691
   Insn 111(l0): point = 693
   Insn 495(l0): point = 695
   Insn 110(l0): point = 697
   Insn 109(l0): point = 699
   Insn 585(l0): point = 702
   Insn 104(l0): point = 704
   Insn 103(l0): point = 706
   Insn 102(l0): point = 708
   Insn 101(l0): point = 710
   Insn 100(l0): point = 712
   Insn 99(l0): point = 714
   Insn 98(l0): point = 716
   Insn 494(l0): point = 718
   Insn 97(l0): point = 720
   Insn 96(l0): point = 722
   Insn 95(l0): point = 724
   Insn 94(l0): point = 726
   Insn 93(l0): point = 728
   Insn 92(l0): point = 730
   Insn 583(l0): point = 733
   Insn 87(l0): point = 735
   Insn 86(l0): point = 737
   Insn 85(l0): point = 739
   Insn 84(l0): point = 741
   Insn 493(l0): point = 743
   Insn 83(l0): point = 745
   Insn 82(l0): point = 747
   Insn 81(l0): point = 749
   Insn 80(l0): point = 751
   Insn 79(l0): point = 753
   Insn 78(l0): point = 755
   Insn 77(l0): point = 757
   Insn 76(l0): point = 759
   Insn 75(l0): point = 761
   Insn 74(l0): point = 763
   Insn 73(l0): point = 765
   Insn 72(l0): point = 767
   Insn 71(l0): point = 769
   Insn 69(l0): point = 772
   Insn 68(l0): point = 774
   Insn 63(l0): point = 776
   Insn 62(l0): point = 778
   Insn 59(l0): point = 781
   Insn 581(l0): point = 784
   Insn 54(l0): point = 786
   Insn 52(l0): point = 789
   Insn 51(l0): point = 791
   Insn 50(l0): point = 793
   Insn 48(l0): point = 795
   Insn 47(l0): point = 797
   Insn 46(l0): point = 800
   Insn 45(l0): point = 802
   Insn 44(l0): point = 804
   Insn 43(l0): point = 806
   Insn 42(l0): point = 808
   Insn 41(l0): point = 810
   Insn 39(l0): point = 812
   Insn 38(l0): point = 815
   Insn 492(l0): point = 817
   Insn 37(l0): point = 819
   Insn 36(l0): point = 821
   Insn 35(l0): point = 823
   Insn 34(l0): point = 825
   Insn 33(l0): point = 827
   Insn 32(l0): point = 829
   Insn 31(l0): point = 831
   Insn 30(l0): point = 833
   Insn 29(l0): point = 835
   Insn 28(l0): point = 837
   Insn 27(l0): point = 839
   Insn 26(l0): point = 841
   Insn 25(l0): point = 843
   Insn 24(l0): point = 845
   Insn 22(l0): point = 848
   Insn 21(l0): point = 850
   Insn 20(l0): point = 852
   Insn 19(l0): point = 854
   Insn 18(l0): point = 856
   Insn 17(l0): point = 858
   Insn 16(l0): point = 860
   Insn 14(l0): point = 863
   Insn 13(l0): point = 865
   Insn 12(l0): point = 867
   Insn 11(l0): point = 869
   Insn 10(l0): point = 871
   Insn 9(l0): point = 873
   Insn 8(l0): point = 875
   Insn 7(l0): point = 877
   Insn 6(l0): point = 879
   Insn 523(l0): point = 881
   Insn 522(l0): point = 883
   Insn 521(l0): point = 885
   Insn 520(l0): point = 887
   Insn 519(l0): point = 889
   Insn 518(l0): point = 891
   Insn 517(l0): point = 893
   Insn 516(l0): point = 895
   Insn 515(l0): point = 897
   Insn 514(l0): point = 899
   Insn 2(l0): point = 901
 a0(r148): [105..107] [3..10]
 a1(r219): [7..8]
 a2(r146): [16..17]
 a3(r206): [23..25] [18..20]
 a4(r213): [82..94] [69..70] [58..59] [51..52] [39..40] [28..29] [21..22]
 a5(r207): [26..27]
 a6(r145): [35..36]
 a7(r205): [37..38]
 a8(r144): [46..47]
 a9(r201): [53..55] [48..50]
 a10(r202): [56..57]
 a11(r143): [65..66]
 a12(r200): [67..68]
 a13(r142): [76..77]
 a14(r199): [78..81]
 a15(r60): [863..903] [848..860] [777..845] [584..701] [478..576] [444..470] [418..436] [298..404] [190..290] [156..182] [130..148] [80..104]
 a16(r218): [85..86]
 a17(r217): [87..88]
 a18(r215): [89..90]
 a19(r216): [91..92]
 a20(r147): [733..735] [702..704] [577..579] [471..473] [437..439] [405..407] [291..293] [183..185] [149..151] [117..119] [108..110]
 a21(r197 [0]): [122..123]
 a21(r197 [1]): [122..123]
 a22(r196 [0]): [124..125]
 a22(r196 [1]): [124..125]
 a23(r195): [133..138]
 a24(r141): [137..140]
 a25(r194): [145..146]
 a26(r193): [159..168]
 a27(r140): [163..170]
 a28(r139): [165..172]
 a29(r138): [167..174]
 a30(r192): [179..180]
 a31(r191): [193..202]
 a32(r137): [199..204]
 a33(r136): [201..206]
 a34(r190): [211..212]
 a35(r135): [218..219]
 a36(r134): [222..223]
 a37(r133): [228..229]
 a38(r132): [235..236]
 a39(r131): [237..238]
 a40(r130): [246..253]
 a41(r129): [250..255]
 a42(r128): [252..269]
 a43(r188): [262..267]
 a44(r189): [264..265]
 a45(r127): [270..271]
 a46(r126): [279..280]
 a47(r125): [281..282]
 a48(r187): [287..288]
 a49(r186): [301..310]
 a50(r124): [307..312]
 a51(r122): [309..322]
 a52(r123): [313..314]
 a53(r185): [319..320]
 a54(r184): [327..328]
 a55(r121): [334..335]
 a56(r120): [338..339]
 a57(r118): [338..349]
 a58(r119): [340..341]
 a59(r183): [346..347]
 a60(r182): [352..353]
 a61(r117): [359..360]
 a62(r116): [361..362]
 a63(r115): [370..375]
 a64(r114): [372..377]
 a65(r111): [374..390]
 a66(r113): [378..379]
 a67(r112): [387..388]
 a68(r180): [397..402]
 a69(r181): [399..400]
 a70(r179 [0]): [410..411]
 a70(r179 [1]): [410..411]
 a71(r178 [0]): [412..413]
 a71(r178 [1]): [412..413]
 a72(r177): [421..426]
 a73(r110): [425..428]
 a74(r176): [433..434]
 a75(r175): [447..456]
 a76(r109): [451..458]
 a77(r108): [453..460]
 a78(r107): [455..462]
 a79(r174): [467..468]
 a80(r173): [481..490]
 a81(r106): [487..492]
 a82(r105): [489..494]
 a83(r172): [499..500]
 a84(r104): [506..507]
 a85(r103): [510..511]
 a86(r102): [516..517]
 a87(r101): [523..524]
 a88(r100): [525..526]
 a89(r99): [534..539]
 a90(r98): [536..541]
 a91(r94): [538..562]
 a92(r97): [542..543]
 a93(r96): [551..552]
 a94(r95): [553..554]
 a95(r171): [559..560]
 a96(r169): [569..574]
 a97(r170): [571..572]
 a98(r168): [587..596]
 a99(r93): [591..598]
 a100(r91): [593..608]
 a101(r89): [595..618]
 a102(r92): [599..600]
 a103(r167): [605..606]
 a104(r90): [609..610]
 a105(r166): [615..616]
 a106(r165): [623..624]
 a107(r88): [630..631]
 a108(r87): [634..635]
 a109(r85): [634..645]
 a110(r86): [636..637]
 a111(r164): [642..643]
 a112(r163): [648..649]
 a113(r84): [655..656]
 a114(r83): [657..658]
 a115(r82): [666..673]
 a116(r81): [670..675]
 a117(r80): [672..689]
 a118(r161): [682..687]
 a119(r162): [684..685]
 a120(r79): [690..691]
 a121(r78): [698..699]
 a122(r160 [0]): [707..708]
 a122(r160 [1]): [707..708]
 a123(r159 [0]): [709..710]
 a123(r159 [1]): [709..710]
 a124(r158): [717..722]
 a125(r77): [721..724]
 a126(r157): [729..730]
 a127(r156): [742..751]
 a128(r76): [748..753]
 a129(r74): [750..763]
 a130(r75): [754..755]
 a131(r155): [760..761]
 a132(r154): [768..769]
 a133(r73): [775..778]
 a134(r59): [784..786] [779..781]
 a135(r72): [792..793]
 a136(r71): [794..795]
 a137(r70): [803..808]
 a138(r69): [805..810]
 a139(r65): [807..831]
 a140(r68): [811..812]
 a141(r67): [820..821]
 a142(r66): [822..823]
 a143(r153): [828..829]
 a144(r151): [838..843]
 a145(r152): [840..841]
 a146(r64): [851..852]
 a147(r150): [857..858]
 a148(r63): [866..867]
 a149(r62): [870..871]
 a150(r61): [870..879]
 a151(r149): [876..877]
 a152(r212): [884..885]
 a153(r210): [888..895]
 a154(r211): [890..891]
Compressing live ranges: from 904 to 266 - 29%
Ranges after the compression:
 a0(r148): [50..51] [0..1]
 a1(r219): [0..1]
 a2(r146): [2..3]
 a3(r206): [8..9] [4..5]
 a4(r213): [42..49] [36..37] [30..31] [24..25] [18..19] [12..13] [6..7]
 a5(r207): [10..11]
 a6(r145): [14..15]
 a7(r205): [16..17]
 a8(r144): [20..21]
 a9(r201): [26..27] [22..23]
 a10(r202): [28..29]
 a11(r143): [32..33]
 a12(r200): [34..35]
 a13(r142): [38..39]
 a14(r199): [40..41]
 a15(r60): [256..265] [252..255] [230..251] [176..209] [148..173] [142..145] [136..139] [100..129] [72..97] [66..69] [60..63] [40..49]
 a16(r218): [42..43]
 a17(r217): [44..45]
 a18(r215): [46..47]
 a19(r216): [48..49]
 a20(r147): [220..221] [210..211] [174..175] [146..147] [140..141] [130..131] [98..99] [70..71] [64..65] [54..55] [52..53]
 a21(r197 [0]): [56..57]
 a21(r197 [1]): [56..57]
 a22(r196 [0]): [58..59]
 a22(r196 [1]): [58..59]
 a23(r195): [60..61]
 a24(r141): [60..61]
 a25(r194): [62..63]
 a26(r193): [66..67]
 a27(r140): [66..67]
 a28(r139): [66..67]
 a29(r138): [66..67]
 a30(r192): [68..69]
 a31(r191): [72..73]
 a32(r137): [72..73]
 a33(r136): [72..73]
 a34(r190): [74..75]
 a35(r135): [76..77]
 a36(r134): [78..79]
 a37(r133): [80..81]
 a38(r132): [82..83]
 a39(r131): [84..85]
 a40(r130): [86..87]
 a41(r129): [86..87]
 a42(r128): [86..89]
 a43(r188): [88..89]
 a44(r189): [88..89]
 a45(r127): [90..91]
 a46(r126): [92..93]
 a47(r125): [94..95]
 a48(r187): [96..97]
 a49(r186): [100..101]
 a50(r124): [100..101]
 a51(r122): [100..105]
 a52(r123): [102..103]
 a53(r185): [104..105]
 a54(r184): [106..107]
 a55(r121): [108..109]
 a56(r120): [110..111]
 a57(r118): [110..115]
 a58(r119): [112..113]
 a59(r183): [114..115]
 a60(r182): [116..117]
 a61(r117): [118..119]
 a62(r116): [120..121]
 a63(r115): [122..123]
 a64(r114): [122..123]
 a65(r111): [122..127]
 a66(r113): [124..125]
 a67(r112): [126..127]
 a68(r180): [128..129]
 a69(r181): [128..129]
 a70(r179 [0]): [132..133]
 a70(r179 [1]): [132..133]
 a71(r178 [0]): [134..135]
 a71(r178 [1]): [134..135]
 a72(r177): [136..137]
 a73(r110): [136..137]
 a74(r176): [138..139]
 a75(r175): [142..143]
 a76(r109): [142..143]
 a77(r108): [142..143]
 a78(r107): [142..143]
 a79(r174): [144..145]
 a80(r173): [148..149]
 a81(r106): [148..149]
 a82(r105): [148..149]
 a83(r172): [150..151]
 a84(r104): [152..153]
 a85(r103): [154..155]
 a86(r102): [156..157]
 a87(r101): [158..159]
 a88(r100): [160..161]
 a89(r99): [162..163]
 a90(r98): [162..163]
 a91(r94): [162..171]
 a92(r97): [164..165]
 a93(r96): [166..167]
 a94(r95): [168..169]
 a95(r171): [170..171]
 a96(r169): [172..173]
 a97(r170): [172..173]
 a98(r168): [176..177]
 a99(r93): [176..177]
 a100(r91): [176..181]
 a101(r89): [176..185]
 a102(r92): [178..179]
 a103(r167): [180..181]
 a104(r90): [182..183]
 a105(r166): [184..185]
 a106(r165): [186..187]
 a107(r88): [188..189]
 a108(r87): [190..191]
 a109(r85): [190..195]
 a110(r86): [192..193]
 a111(r164): [194..195]
 a112(r163): [196..197]
 a113(r84): [198..199]
 a114(r83): [200..201]
 a115(r82): [202..203]
 a116(r81): [202..203]
 a117(r80): [202..205]
 a118(r161): [204..205]
 a119(r162): [204..205]
 a120(r79): [206..207]
 a121(r78): [208..209]
 a122(r160 [0]): [212..213]
 a122(r160 [1]): [212..213]
 a123(r159 [0]): [214..215]
 a123(r159 [1]): [214..215]
 a124(r158): [216..217]
 a125(r77): [216..217]
 a126(r157): [218..219]
 a127(r156): [222..223]
 a128(r76): [222..223]
 a129(r74): [222..227]
 a130(r75): [224..225]
 a131(r155): [226..227]
 a132(r154): [228..229]
 a133(r73): [230..231]
 a134(r59): [234..235] [232..233]
 a135(r72): [236..237]
 a136(r71): [238..239]
 a137(r70): [240..241]
 a138(r69): [240..241]
 a139(r65): [240..249]
 a140(r68): [242..243]
 a141(r67): [244..245]
 a142(r66): [246..247]
 a143(r153): [248..249]
 a144(r151): [250..251]
 a145(r152): [250..251]
 a146(r64): [252..253]
 a147(r150): [254..255]
 a148(r63): [256..257]
 a149(r62): [258..259]
 a150(r61): [258..261]
 a151(r149): [260..261]
 a152(r212): [262..263]
 a153(r210): [264..265]
 a154(r211): [264..265]
  regions=1, blocks=56, points=266
    allocnos=155 (big 6), copies=0, conflicts=0, ranges=192
Disposition:
  134:r59  l0     0   15:r60  l0   mem  150:r61  l0   mem  149:r62  l0     0
  148:r63  l0     0  146:r64  l0     0  139:r65  l0   mem  142:r66  l0     0
  141:r67  l0     0  140:r68  l0     0  138:r69  l0     1  137:r70  l0     0
  136:r71  l0     0  135:r72  l0     0  133:r73  l0     0  129:r74  l0   mem
  130:r75  l0     0  128:r76  l0     1  125:r77  l0     0  121:r78  l0     0
  120:r79  l0     0  117:r80  l0   mem  116:r81  l0     0  115:r82  l0     1
  114:r83  l0     0  113:r84  l0     0  109:r85  l0   mem  110:r86  l0     0
  108:r87  l0     0  107:r88  l0     0  101:r89  l0   mem  104:r90  l0     0
  100:r91  l0   mem  102:r92  l0     0   99:r93  l0     1   91:r94  l0   mem
   94:r95  l0     0   93:r96  l0     0   92:r97  l0     0   90:r98  l0     1
   89:r99  l0     0   88:r100 l0     0   87:r101 l0     0   86:r102 l0     0
   85:r103 l0     0   84:r104 l0     0   82:r105 l0     0   81:r106 l0     2
   78:r107 l0     0   77:r108 l0     3   76:r109 l0     2   73:r110 l0     0
   65:r111 l0   mem   67:r112 l0     0   66:r113 l0     0   64:r114 l0     1
   63:r115 l0     0   62:r116 l0     0   61:r117 l0     0   57:r118 l0   mem
   58:r119 l0     0   56:r120 l0     0   55:r121 l0     0   51:r122 l0   mem
   52:r123 l0     0   50:r124 l0     1   47:r125 l0     0   46:r126 l0     0
   45:r127 l0     0   42:r128 l0   mem   41:r129 l0     0   40:r130 l0     1
   39:r131 l0     0   38:r132 l0     0   37:r133 l0     0   36:r134 l0     0
   35:r135 l0     0   33:r136 l0     0   32:r137 l0     2   29:r138 l0     0
   28:r139 l0     3   27:r140 l0     2   24:r141 l0     0   13:r142 l0     0
   11:r143 l0     0    8:r144 l0     0    6:r145 l0     0    2:r146 l0     0
   20:r147 l0     0    0:r148 l0   mem  151:r149 l0     0  147:r150 l0     0
  144:r151 l0     0  145:r152 l0     1  143:r153 l0     0  132:r154 l0     0
  131:r155 l0     0  127:r156 l0     0  126:r157 l0     0  124:r158 l0     1
  123:r159 l0     0  122:r160 l0     0  118:r161 l0     0  119:r162 l0     1
  112:r163 l0     0  111:r164 l0     0  106:r165 l0     0  105:r166 l0     0
  103:r167 l0     0   98:r168 l0     0   96:r169 l0     0   97:r170 l0     1
   95:r171 l0     0   83:r172 l0     0   80:r173 l0     1   79:r174 l0     0
   75:r175 l0     1   74:r176 l0     0   72:r177 l0     1   71:r178 l0     0
   70:r179 l0     0   68:r180 l0     0   69:r181 l0     1   60:r182 l0     0
   59:r183 l0     0   54:r184 l0     0   53:r185 l0     0   49:r186 l0     0
   48:r187 l0     0   43:r188 l0     0   44:r189 l0     1   34:r190 l0     0
   31:r191 l0     1   30:r192 l0     0   26:r193 l0     1   25:r194 l0     0
   23:r195 l0     1   22:r196 l0     0   21:r197 l0     0   14:r199 l0     0
   12:r200 l0     0    9:r201 l0     0   10:r202 l0     0    7:r205 l0     0
    3:r206 l0     0    5:r207 l0     0  153:r210 l0     0  154:r211 l0     1
  152:r212 l0     0    4:r213 l0     0   18:r215 l0     1   19:r216 l0     1
   17:r217 l0     1   16:r218 l0     1    1:r219 l0     0
+++Costs: overall -18, reg -74, mem 56, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique_(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, _Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={59d,51u} r1={58d,3u} r2={89d,33u} r6={2d,57u} r7={41d,318u} r8={56d} r9={56d} r10={56d} r11={56d} r12={56d} r13={56d} r14={56d} r15={56d} r16={1d,81u} r17={107d,17u} r18={56d} r19={56d} r20={2d,129u,1e} r21={56d} r22={56d} r23={56d} r24={56d} r25={56d} r26={56d} r27={56d} r28={56d} r29={56d} r30={56d} r31={56d} r32={56d} r33={56d} r34={56d} r35={56d} r36={56d} r37={56d} r38={56d} r39={56d} r40={56d} r41={56d} r42={56d} r43={56d} r44={56d} r45={56d} r46={56d} r47={56d} r48={56d} r49={56d} r50={56d} r51={56d} r52={56d} r59={2d,1u} r60={2d,2u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={11d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r199={1d,1u} r200={1d,1u} r201={2d,1u} r202={1d,1u} r205={1d,1u} r206={2d,1u} r207={1d,1u} r210={1d,3u} r211={1d,1u} r212={1d,1u} r213={1d,7u} r215={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r219={1d,1u} 
;;    total ref usage 3734{2880d,853u,1e} in 425{369 regular + 56 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 61 62 63 149 210 211 212

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1333 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 514 2 NOTE_INSN_FUNCTION_BEG)

(insn 514 3 515 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -80 [0xffffffffffffffb0])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 515 514 516 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -76 [0xffffffffffffffb4])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2221") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 516 515 517 2 (parallel [
            (set (reg:SI 210)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 517 516 518 2 (set (mem:SI (reg:SI 210) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 518 517 519 2 (set (reg/f:SI 211)
        (label_ref:SI 524)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 524 (nil)))

(insn 519 518 520 2 (set (mem:SI (plus:SI (reg:SI 210)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 211)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 211)
        (nil)))

(insn 520 519 521 2 (set (mem:SI (plus:SI (reg:SI 210)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 210)
        (nil)))

(insn 521 520 522 2 (parallel [
            (set (reg:SI 212)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -104 [0xffffffffffffff98])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 522 521 523 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 212)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(call_insn 523 522 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 523 7 2 (set (reg/f:SI 61 [ D.77989 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 149)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 50 {*movsi_internal}
     (nil))

(insn 8 7 9 2 (set (reg:SI 2 cx)
        (reg:SI 149)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(call_insn 9 8 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_M_endEv") [flags 0x3]  <function_decl 07ae5680 _M_end>) [0 _M_end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 62 [ D.77990 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 11 10 12 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 61 [ D.77989 ])
            (reg/f:SI 62 [ D.77990 ]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77990 ])
        (expr_list:REG_DEAD (reg/f:SI 61 [ D.77989 ])
            (nil))))

(insn 12 11 13 2 (set (reg:QI 63 [ retval.19 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 13 12 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 63 [ retval.19 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 63 [ retval.19 ])
        (nil)))

(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1341 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 107)

;; Successors:  3 (fallthru) 12
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 64 150

(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 (set (reg:QI 60 [ cleanup.22 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (nil))

(insn 17 16 18 3 (set (reg:SI 150)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (nil))

(insn 18 17 19 3 (set (reg:SI 2 cx)
        (reg:SI 150)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(call_insn 19 18 20 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE4sizeEv") [flags 0x3]  <function_decl 07af1a00 size>) [0 size S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 20 19 21 3 (set (reg:SI 64 [ D.77997 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 21 20 22 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 64 [ D.77997 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg:SI 64 [ D.77997 ])
        (nil)))

(jump_insn 22 21 23 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 57)

;; Successors:  4 (fallthru) 8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 65 66 67 151 152 153

(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 4 (set (reg:QI 60 [ cleanup.22 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (nil))

(insn 25 24 26 4 (parallel [
            (set (reg:SI 151)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -33 [0xffffffffffffffdf])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 26 25 27 4 (set (reg/f:SI 152)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (nil))

(insn 27 26 28 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 152)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (nil)))

(insn 28 27 29 4 (set (reg:SI 2 cx)
        (reg:SI 151)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(call_insn 29 28 30 4 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 30 29 31 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 31 30 32 4 (set (reg/f:SI 65 [ D.78002 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 32 31 33 4 (set (reg:SI 153)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (nil))

(insn 33 32 34 4 (set (reg:SI 2 cx)
        (reg:SI 153)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))

(call_insn 34 33 35 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE12_M_rightmostEv") [flags 0x3]  <function_decl 07ae5480 _M_rightmost>) [0 _M_rightmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 35 34 36 4 (set (reg/f:SI 66 [ D.78003 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 36 35 37 4 (set (reg/f:SI 67 [ D.78004 ])
        (mem/f:SI (reg/f:SI 66 [ D.78003 ]) [0 *D.78003_13+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66 [ D.78003 ])
        (nil)))

(insn 37 36 492 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 67 [ D.78004 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67 [ D.78004 ])
        (nil)))

(insn 492 37 38 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (nil))

(call_insn 38 492 474 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 1 [0x1])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  45 (ab,abcall,eh) 5 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65



;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 65
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 68 69 70

(note 474 38 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 39 474 41 5 (set (reg/f:SI 68 [ D.78089 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 41 39 42 5 (set (reg/f:SI 69 [ D.78005 ])
        (reg/f:SI 68 [ D.78089 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68 [ D.78089 ])
        (nil)))

(insn 42 41 43 5 (set (reg/f:SI 70 [ D.78006 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (nil))

(insn 43 42 44 5 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 65 [ D.78002 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65 [ D.78002 ])
        (nil)))

(insn 44 43 45 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 69 [ D.78005 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.78005 ])
        (nil)))

(insn 45 44 46 5 (set (reg:SI 2 cx)
        (reg/f:SI 70 [ D.78006 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70 [ D.78006 ])
        (nil)))

(call_insn 46 45 475 5 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 1 [0x1])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  45 (ab,abcall,eh) 6 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 71 72

(note 475 46 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 47 475 48 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 48 47 50 6 (set (reg:QI 71 [ D.78090 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 50 48 51 6 (set (reg:QI 72 [ D.78007 ])
        (reg:QI 71 [ D.78090 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 71 [ D.78090 ])
        (nil)))

(insn 51 50 52 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 72 [ D.78007 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 72 [ D.78007 ])
        (nil)))

(jump_insn 52 51 53 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 57)

;; Successors:  7 (fallthru) 8
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6 (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(note 53 52 54 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 581 7 (set (reg:QI 59 [ iftmp.21 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (nil))

(jump_insn 581 54 582 7 (set (pc)
        (label_ref 60)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 474 {jump}
     (nil)
 -> 60)

;; Successors:  9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60


(barrier 582 581 57)


;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(code_label 57 582 58 8 137 "" [2 uses])

(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 8 (set (reg:QI 59 [ iftmp.21 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (nil))

;; Successors:  9 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60



;; Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  8 (fallthru) 7 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60
;; lr  def 	 17 [flags] 73

(code_label 60 59 61 9 138 "" [1 uses])

(note 61 60 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 9 (set (reg:QI 73 [ retval.20 ])
        (reg:QI 59 [ iftmp.21 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ iftmp.21 ])
        (nil)))

(insn 63 62 68 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.22 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ cleanup.22 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 68 63 69 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 73 [ retval.20 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 73 [ retval.20 ])
        (nil)))

(jump_insn 69 68 70 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 90)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 90)

;; Successors:  10 (fallthru) 11
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9 (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 74 75 76 147 154 155 156

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 (set (reg/f:SI 154)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (nil))

(insn 72 71 73 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 154)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))

(call_insn 73 72 74 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 74 73 75 10 (set (reg/f:SI 74 [ D.78012 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 75 74 76 10 (set (reg:SI 155)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (nil))

(insn 76 75 77 10 (set (reg:SI 2 cx)
        (reg:SI 155)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(call_insn 77 76 78 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE12_M_rightmostEv") [flags 0x3]  <function_decl 07ae5480 _M_rightmost>) [0 _M_rightmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 78 77 79 10 (set (reg/f:SI 75 [ D.78013 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 79 78 80 10 (set (reg/f:SI 76 [ D.78014 ])
        (mem/f:SI (reg/f:SI 75 [ D.78013 ]) [0 *D.78013_24+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75 [ D.78013 ])
        (nil)))

(insn 80 79 81 10 (set (reg:SI 156)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (nil))

(insn 81 80 82 10 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 74 [ D.78012 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74 [ D.78012 ])
        (nil)))

(insn 82 81 83 10 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 76 [ D.78014 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76 [ D.78014 ])
        (nil)))

(insn 83 82 493 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (nil))

(insn 493 83 84 10 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (nil))

(insn 84 493 85 10 (set (reg:SI 2 cx)
        (reg:SI 156)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

(insn 86 85 87 10 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 87 86 583 10 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 583 87 584 10 (set (pc)
        (label_ref 420)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1346 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 584 583 90)


;; Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 77 147 157 158 159 160

(code_label 90 584 91 11 140 "" [1 uses])

(note 91 90 92 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 11 (set (reg/f:SI 157)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (nil))

(insn 93 92 94 11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 157)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (nil)))

(call_insn 94 93 95 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 95 94 96 11 (set (reg/f:SI 77 [ D.78015 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 96 95 97 11 (set (reg:SI 158)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (nil))

(insn 97 96 494 11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 77 [ D.78015 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 77 [ D.78015 ])
        (nil)))

(insn 494 97 98 11 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (nil))

(insn 98 494 99 11 (set (reg:SI 2 cx)
        (reg:SI 158)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(call_insn 99 98 100 11 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueIS0_ISsiEEES0_ISt17_Rb_tree_iteratorIS2_EbEOT_") [flags 0x3]  <function_decl 07e5e580 _M_insert_unique>) [0 _M_insert_unique S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 100 99 101 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 101 100 102 11 (set (reg:DI 159)
        (reg:DI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 102 101 103 11 (set (reg:DI 160)
        (reg:DI 159)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 159)
        (nil)))

(insn 103 102 104 11 (set (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 D.76058+0 S8 A32])
        (reg:DI 160)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 160)
        (nil)))

(insn 104 103 585 11 (set (reg:SI 147 [ D.78011 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -32 [0xffffffffffffffe0])) [0 D.76058.first+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1348 50 {*movsi_internal}
     (nil))

(jump_insn 585 104 586 11 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 586 585 107)


;; Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 78 79 80 81 82 161 162

(code_label 107 586 108 12 136 "" [1 uses])

(note 108 107 109 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 12 (set (reg/f:SI 78 [ D.78017 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (nil))

(insn 110 109 495 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 78 [ D.78017 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78 [ D.78017 ])
        (nil)))

(insn 495 110 111 12 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (nil))

(call_insn 111 495 112 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 486 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 112 111 113 12 (set (reg/f:SI 79 [ D.78095 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 113 112 114 12 (set (reg/f:SI 80 [ D.78018 ])
        (reg/f:SI 79 [ D.78095 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 79 [ D.78095 ])
        (nil)))

(insn 114 113 115 12 (parallel [
            (set (reg:SI 161)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -22 [0xffffffffffffffea])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 115 114 116 12 (set (reg/f:SI 162)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (nil))

(insn 116 115 117 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 162)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 162)
        (nil)))

(insn 117 116 118 12 (set (reg:SI 2 cx)
        (reg:SI 161)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))

(call_insn 118 117 119 12 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 119 118 120 12 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 120 119 121 12 (set (reg/f:SI 81 [ D.78019 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 121 120 122 12 (set (reg/f:SI 82 [ D.78020 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (nil))

(insn 122 121 123 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 80 [ D.78018 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80 [ D.78018 ])
        (nil)))

(insn 123 122 496 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 81 [ D.78019 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81 [ D.78019 ])
        (nil)))

(insn 496 123 124 12 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (nil))

(insn 124 496 125 12 (set (reg:SI 2 cx)
        (reg/f:SI 82 [ D.78020 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 82 [ D.78020 ])
        (nil)))

(call_insn 125 124 476 12 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  45 (ab,abcall,eh) 13 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  12 (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 83 84

(note 476 125 126 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 126 476 127 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 127 126 129 13 (set (reg:QI 83 [ D.78096 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 129 127 130 13 (set (reg:QI 84 [ retval.23 ])
        (reg:QI 83 [ D.78096 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 83 [ D.78096 ])
        (nil)))

(insn 130 129 131 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 84 [ retval.23 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 84 [ retval.23 ])
        (nil)))

(jump_insn 131 130 132 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 263)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1350 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 263)

;; Successors:  14 (fallthru) 27
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  13 (fallthru)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 85 86 87 88 163 164

(note 132 131 133 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 133 132 134 14 (set (reg:SI 163)
        (mem/c:SI (reg/f:SI 16 argp) [0 __position+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1354 50 {*movsi_internal}
     (nil))

(insn 134 133 135 14 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 __before+0 S4 A32])
        (reg:SI 163)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1354 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 135 134 136 14 (set (reg/f:SI 85 [ D.78024 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 50 {*movsi_internal}
     (nil))

(insn 136 135 137 14 (set (reg:SI 164)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 50 {*movsi_internal}
     (nil))

(insn 137 136 138 14 (set (reg:SI 2 cx)
        (reg:SI 164)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))

(call_insn 138 137 139 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_leftmostEv") [flags 0x3]  <function_decl 07ae5380 _M_leftmost>) [0 _M_leftmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 139 138 140 14 (set (reg/f:SI 86 [ D.78025 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 140 139 141 14 (set (reg/f:SI 87 [ D.78026 ])
        (mem/f:SI (reg/f:SI 86 [ D.78025 ]) [0 *D.78025_35+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86 [ D.78025 ])
        (nil)))

(insn 141 140 142 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.78024 ])
            (reg/f:SI 87 [ D.78026 ]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 87 [ D.78026 ])
        (expr_list:REG_DEAD (reg/f:SI 85 [ D.78024 ])
            (nil))))

(insn 142 141 143 14 (set (reg:QI 88 [ retval.24 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 143 142 144 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 88 [ retval.24 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 88 [ retval.24 ])
        (nil)))

(jump_insn 144 143 145 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 170)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1355 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 170)

;; Successors:  15 (fallthru) 17
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  14 (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 89 90 91 92 93 165 166 167 168

(note 145 144 146 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 15 (set (reg/f:SI 165)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (nil))

(insn 147 146 148 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 165)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 165)
        (nil)))

(call_insn 148 147 149 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 149 148 150 15 (set (reg/f:SI 89 [ D.78029 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 150 149 151 15 (set (reg:SI 166)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (nil))

(insn 151 150 152 15 (set (reg:SI 2 cx)
        (reg:SI 166)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(call_insn 152 151 153 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_leftmostEv") [flags 0x3]  <function_decl 07ae5380 _M_leftmost>) [0 _M_leftmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 153 152 154 15 (set (reg/f:SI 90 [ D.78030 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 154 153 155 15 (set (reg/f:SI 91 [ D.78031 ])
        (mem/f:SI (reg/f:SI 90 [ D.78030 ]) [0 *D.78030_39+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90 [ D.78030 ])
        (nil)))

(insn 155 154 156 15 (set (reg:SI 167)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (nil))

(insn 156 155 157 15 (set (reg:SI 2 cx)
        (reg:SI 167)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(call_insn 157 156 158 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_leftmostEv") [flags 0x3]  <function_decl 07ae5380 _M_leftmost>) [0 _M_leftmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 158 157 159 15 (set (reg/f:SI 92 [ D.78032 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 159 158 160 15 (set (reg/f:SI 93 [ D.78033 ])
        (mem/f:SI (reg/f:SI 92 [ D.78032 ]) [0 *D.78032_41+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 92 [ D.78032 ])
        (nil)))

(insn 160 159 161 15 (set (reg:SI 168)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (nil))

(insn 161 160 162 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 89 [ D.78029 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 89 [ D.78029 ])
        (nil)))

(insn 162 161 163 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 91 [ D.78031 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 91 [ D.78031 ])
        (nil)))

(insn 163 162 497 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 93 [ D.78033 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93 [ D.78033 ])
        (nil)))

(insn 497 163 164 15 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (nil))

(insn 164 497 165 15 (set (reg:SI 2 cx)
        (reg:SI 168)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(call_insn 165 164 477 15 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 16 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15 (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 477 165 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 166 477 167 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 167 166 587 16 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1357 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 587 167 588 16 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 588 587 170)


;; Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  14
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 94 95 96 169 170 171

(code_label 170 588 171 17 143 "" [1 uses])

(note 171 170 172 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 172 171 173 17 (parallel [
            (set (reg:SI 169)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -21 [0xffffffffffffffeb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 173 172 174 17 (set (reg/f:SI 170)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (nil))

(insn 174 173 175 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 170)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 170)
        (nil)))

(insn 175 174 176 17 (set (reg:SI 2 cx)
        (reg:SI 169)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(call_insn 176 175 177 17 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 177 176 178 17 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 178 177 179 17 (set (reg/f:SI 94 [ D.78035 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 179 178 180 17 (parallel [
            (set (reg:SI 171)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 180 179 181 17 (set (reg:SI 2 cx)
        (reg:SI 171)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(call_insn 181 180 182 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEmmEv") [flags 0x3]  <function_decl 07d95a80 operator-->) [0 operator-- S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 182 181 183 17 (set (reg/f:SI 95 [ D.78036 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 183 182 184 17 (set (reg/f:SI 96 [ D.78037 ])
        (mem/f/j:SI (reg/f:SI 95 [ D.78036 ]) [0 D.78036_44->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 95 [ D.78036 ])
        (nil)))

(insn 184 183 498 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 96 [ D.78037 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96 [ D.78037 ])
        (nil)))

(insn 498 184 185 17 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (nil))

(call_insn 185 498 478 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 4 [0x4])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  45 (ab,abcall,eh) 18 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 94



;; Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  17 (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 94
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 97 98 99

(note 478 185 186 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 186 478 188 18 (set (reg/f:SI 97 [ D.78098 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 188 186 189 18 (set (reg/f:SI 98 [ D.78038 ])
        (reg/f:SI 97 [ D.78098 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 97 [ D.78098 ])
        (nil)))

(insn 189 188 190 18 (set (reg/f:SI 99 [ D.78039 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (nil))

(insn 190 189 191 18 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 94 [ D.78035 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 94 [ D.78035 ])
        (nil)))

(insn 191 190 192 18 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 98 [ D.78038 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 98 [ D.78038 ])
        (nil)))

(insn 192 191 193 18 (set (reg:SI 2 cx)
        (reg/f:SI 99 [ D.78039 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 99 [ D.78039 ])
        (nil)))

(call_insn 193 192 479 18 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  45 (ab,abcall,eh) 19 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  18 (fallthru)
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 100 101

(note 479 193 194 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 194 479 195 19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 195 194 197 19 (set (reg:QI 100 [ D.78099 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 197 195 198 19 (set (reg:QI 101 [ retval.25 ])
        (reg:QI 100 [ D.78099 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 100 [ D.78099 ])
        (nil)))

(insn 198 197 199 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 101 [ retval.25 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 101 [ retval.25 ])
        (nil)))

(jump_insn 199 198 200 19 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1358 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 243)

;; Successors:  20 (fallthru) 25
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  19 (fallthru)
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 102 103 104

(note 200 199 201 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 201 200 202 20 (set (reg/f:SI 102 [ D.78043 ])
        (mem/f/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 __before._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 50 {*movsi_internal}
     (nil))

(insn 202 201 203 20 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 102 [ D.78043 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 102 [ D.78043 ])
        (nil)))

(call_insn 203 202 204 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5a00 _S_right>) [0 _S_right S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 204 203 205 20 (set (reg/f:SI 103 [ D.78044 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 205 204 206 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 103 [ D.78044 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 103 [ D.78044 ])
        (nil)))

(insn 206 205 207 20 (set (reg:QI 104 [ retval.26 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 207 206 208 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 104 [ retval.26 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 104 [ retval.26 ])
        (nil)))

(jump_insn 208 207 209 20 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 225)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1361 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 225)

;; Successors:  21 (fallthru) 23
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  20 (fallthru)
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 105 106 172 173

(note 209 208 210 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 21 (set (reg/f:SI 172)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (nil))

(insn 211 210 212 21 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 172)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 172)
        (nil)))

(call_insn 212 211 213 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 213 212 214 21 (set (reg/f:SI 105 [ D.78047 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 214 213 215 21 (set (reg/f:SI 106 [ D.78048 ])
        (mem/f/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -40 [0xffffffffffffffd8])) [0 __before._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (nil))

(insn 215 214 216 21 (set (reg:SI 173)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (nil))

(insn 216 215 217 21 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 105 [ D.78047 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 105 [ D.78047 ])
        (nil)))

(insn 217 216 218 21 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 106 [ D.78048 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 106 [ D.78048 ])
        (nil)))

(insn 218 217 499 21 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (nil))

(insn 499 218 219 21 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (nil))

(insn 219 499 220 21 (set (reg:SI 2 cx)
        (reg:SI 173)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))

(call_insn 220 219 480 21 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 22 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  21 (fallthru)
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 480 220 221 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 221 480 222 22 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 222 221 589 22 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1363 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 589 222 590 22 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 590 589 225)


;; Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  20
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 107 108 109 174 175

(code_label 225 590 226 23 146 "" [1 uses])

(note 226 225 227 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 228 23 (set (reg/f:SI 174)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (nil))

(insn 228 227 229 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 174)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 174)
        (nil)))

(call_insn 229 228 230 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 230 229 231 23 (set (reg/f:SI 107 [ D.78049 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 231 230 232 23 (set (reg/f:SI 108 [ D.78050 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (nil))

(insn 232 231 233 23 (set (reg/f:SI 109 [ D.78051 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (nil))

(insn 233 232 234 23 (set (reg:SI 175)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (nil))

(insn 234 233 235 23 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 107 [ D.78049 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 107 [ D.78049 ])
        (nil)))

(insn 235 234 236 23 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 108 [ D.78050 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 108 [ D.78050 ])
        (nil)))

(insn 236 235 500 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 109 [ D.78051 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 109 [ D.78051 ])
        (nil)))

(insn 500 236 237 23 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (nil))

(insn 237 500 238 23 (set (reg:SI 2 cx)
        (reg:SI 175)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 175)
        (nil)))

(call_insn 238 237 481 23 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 24 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  23 (fallthru)
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 481 238 239 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 239 481 240 24 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 240 239 591 24 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1367 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 591 240 592 24 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 592 591 243)


;; Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  19
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 110 176 177

(code_label 243 592 244 25 145 "" [1 uses])

(note 244 243 245 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 25 (set (reg/f:SI 176)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (nil))

(insn 246 245 247 25 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 176)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 176)
        (nil)))

(call_insn 247 246 248 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 248 247 249 25 (set (reg/f:SI 110 [ D.78052 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 249 248 250 25 (set (reg:SI 177)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (nil))

(insn 250 249 501 25 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 110 [ D.78052 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 110 [ D.78052 ])
        (nil)))

(insn 501 250 251 25 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (nil))

(insn 251 501 252 25 (set (reg:SI 2 cx)
        (reg:SI 177)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 177)
        (nil)))

(call_insn 252 251 482 25 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueIS0_ISsiEEES0_ISt17_Rb_tree_iteratorIS2_EbEOT_") [flags 0x3]  <function_decl 07e5e580 _M_insert_unique>) [0 _M_insert_unique S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  45 (ab,abcall,eh) 26 (fallthru)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25 (fallthru)
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147 178 179

(note 482 252 253 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 253 482 254 26 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 254 253 255 26 (set (reg:DI 178)
        (reg:DI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 255 254 256 26 (set (reg:DI 179)
        (reg:DI 178)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 178)
        (nil)))

(insn 256 255 258 26 (set (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 D.76067+0 S8 A32])
        (reg:DI 179)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 179)
        (nil)))

(insn 258 256 593 26 (set (reg:SI 147 [ D.78011 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 D.76067.first+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1370 50 {*movsi_internal}
     (nil))

(jump_insn 593 258 594 26 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 594 593 263)


;; Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  13
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 111 112 180 181

(code_label 263 594 264 27 142 "" [1 uses])

(note 264 263 265 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 265 264 266 27 (parallel [
            (set (reg:SI 180)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -10 [0xfffffffffffffff6])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 266 265 267 27 (set (reg/f:SI 181)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (nil))

(insn 267 266 268 27 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 181)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 181)
        (nil)))

(insn 268 267 269 27 (set (reg:SI 2 cx)
        (reg:SI 180)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 180)
        (nil)))

(call_insn 269 268 270 27 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 270 269 271 27 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 271 270 272 27 (set (reg/f:SI 111 [ D.78054 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 272 271 273 27 (set (reg/f:SI 112 [ D.78055 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (nil))

(insn 273 272 502 27 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 112 [ D.78055 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 112 [ D.78055 ])
        (nil)))

(insn 502 273 274 27 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 5 [0x5])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (nil))

(call_insn 274 502 483 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 5 [0x5])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  45 (ab,abcall,eh) 28 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 111



;; Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  27 (fallthru)
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 111
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 111
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 113 114 115

(note 483 274 275 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 275 483 277 28 (set (reg/f:SI 113 [ D.78104 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 277 275 278 28 (set (reg/f:SI 114 [ D.78056 ])
        (reg/f:SI 113 [ D.78104 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 113 [ D.78104 ])
        (nil)))

(insn 278 277 279 28 (set (reg/f:SI 115 [ D.78057 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (nil))

(insn 279 278 280 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 111 [ D.78054 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 111 [ D.78054 ])
        (nil)))

(insn 280 279 281 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 114 [ D.78056 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 114 [ D.78056 ])
        (nil)))

(insn 281 280 282 28 (set (reg:SI 2 cx)
        (reg/f:SI 115 [ D.78057 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 115 [ D.78057 ])
        (nil)))

(call_insn 282 281 484 28 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 5 [0x5])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  45 (ab,abcall,eh) 29 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  28 (fallthru)
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 116 117

(note 484 282 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 283 484 284 29 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 284 283 286 29 (set (reg:QI 116 [ D.78105 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 286 284 287 29 (set (reg:QI 117 [ retval.27 ])
        (reg:QI 116 [ D.78105 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 116 [ D.78105 ])
        (nil)))

(insn 287 286 288 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 117 [ retval.27 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 117 [ retval.27 ])
        (nil)))

(jump_insn 288 287 289 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 415)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1372 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 415)

;; Successors:  30 (fallthru) 43
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  29 (fallthru)
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 118 119 120 121 182 183

(note 289 288 290 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 290 289 291 30 (set (reg:SI 182)
        (mem/c:SI (reg/f:SI 16 argp) [0 __position+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1376 50 {*movsi_internal}
     (nil))

(insn 291 290 292 30 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 __after+0 S4 A32])
        (reg:SI 182)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1376 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 182)
        (nil)))

(insn 292 291 293 30 (set (reg/f:SI 118 [ D.78061 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 50 {*movsi_internal}
     (nil))

(insn 293 292 294 30 (set (reg:SI 183)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 50 {*movsi_internal}
     (nil))

(insn 294 293 295 30 (set (reg:SI 2 cx)
        (reg:SI 183)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(call_insn 295 294 296 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE12_M_rightmostEv") [flags 0x3]  <function_decl 07ae5480 _M_rightmost>) [0 _M_rightmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 296 295 297 30 (set (reg/f:SI 119 [ D.78062 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 297 296 298 30 (set (reg/f:SI 120 [ D.78063 ])
        (mem/f:SI (reg/f:SI 119 [ D.78062 ]) [0 *D.78062_68+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 119 [ D.78062 ])
        (nil)))

(insn 298 297 299 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 118 [ D.78061 ])
            (reg/f:SI 120 [ D.78063 ]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 120 [ D.78063 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ D.78061 ])
            (nil))))

(insn 299 298 300 30 (set (reg:QI 121 [ retval.28 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 300 299 301 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 121 [ retval.28 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 121 [ retval.28 ])
        (nil)))

(jump_insn 301 300 302 30 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 322)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1377 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 322)

;; Successors:  31 (fallthru) 33
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  30 (fallthru)
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 122 123 124 184 185 186

(note 302 301 303 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 303 302 304 31 (set (reg/f:SI 184)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (nil))

(insn 304 303 305 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 184)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 184)
        (nil)))

(call_insn 305 304 306 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 306 305 307 31 (set (reg/f:SI 122 [ D.78066 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 307 306 308 31 (set (reg:SI 185)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (nil))

(insn 308 307 309 31 (set (reg:SI 2 cx)
        (reg:SI 185)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(call_insn 309 308 310 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE12_M_rightmostEv") [flags 0x3]  <function_decl 07ae5480 _M_rightmost>) [0 _M_rightmost S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 310 309 311 31 (set (reg/f:SI 123 [ D.78067 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 311 310 312 31 (set (reg/f:SI 124 [ D.78068 ])
        (mem/f:SI (reg/f:SI 123 [ D.78067 ]) [0 *D.78067_72+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 123 [ D.78067 ])
        (nil)))

(insn 312 311 313 31 (set (reg:SI 186)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (nil))

(insn 313 312 314 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 122 [ D.78066 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 122 [ D.78066 ])
        (nil)))

(insn 314 313 315 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 124 [ D.78068 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 124 [ D.78068 ])
        (nil)))

(insn 315 314 503 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (nil))

(insn 503 315 316 31 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (nil))

(insn 316 503 317 31 (set (reg:SI 2 cx)
        (reg:SI 186)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 186)
        (nil)))

(call_insn 317 316 485 31 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 6 [0x6])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 32 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  31 (fallthru)
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 485 317 318 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 318 485 319 32 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 319 318 595 32 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1379 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 595 319 596 32 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 596 595 322)


;; Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  30
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 125 126 187

(code_label 322 596 323 33 148 "" [1 uses])

(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 324 323 325 33 (parallel [
            (set (reg:SI 187)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 325 324 326 33 (set (reg:SI 2 cx)
        (reg:SI 187)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 187)
        (nil)))

(call_insn 326 325 327 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEppEv") [flags 0x3]  <function_decl 07d95980 operator++>) [0 operator++ S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 327 326 328 33 (set (reg/f:SI 125 [ D.78070 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 328 327 329 33 (set (reg/f:SI 126 [ D.78071 ])
        (mem/f/j:SI (reg/f:SI 125 [ D.78070 ]) [0 D.78070_74->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 125 [ D.78070 ])
        (nil)))

(insn 329 328 504 33 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 126 [ D.78071 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 126 [ D.78071 ])
        (nil)))

(insn 504 329 330 33 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (nil))

(call_insn 330 504 486 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 6 [0x6])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  45 (ab,abcall,eh) 34 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  33 (fallthru)
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 127 128 129 130 188 189

(note 486 330 331 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 331 486 333 34 (set (reg/f:SI 127 [ D.78107 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 333 331 334 34 (set (reg/f:SI 128 [ D.78072 ])
        (reg/f:SI 127 [ D.78107 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 127 [ D.78107 ])
        (nil)))

(insn 334 333 335 34 (parallel [
            (set (reg:SI 188)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 335 334 336 34 (set (reg/f:SI 189)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (nil))

(insn 336 335 337 34 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 189)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 189)
        (nil)))

(insn 337 336 338 34 (set (reg:SI 2 cx)
        (reg:SI 188)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 188)
        (nil)))

(call_insn 338 337 339 34 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 339 338 340 34 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 340 339 341 34 (set (reg/f:SI 129 [ D.78073 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 341 340 342 34 (set (reg/f:SI 130 [ D.78074 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (nil))

(insn 342 341 343 34 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 128 [ D.78072 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 128 [ D.78072 ])
        (nil)))

(insn 343 342 505 34 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 129 [ D.78073 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 129 [ D.78073 ])
        (nil)))

(insn 505 343 344 34 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 7 [0x7])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (nil))

(insn 344 505 345 34 (set (reg:SI 2 cx)
        (reg/f:SI 130 [ D.78074 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 130 [ D.78074 ])
        (nil)))

(call_insn 345 344 487 34 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 7 [0x7])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  45 (ab,abcall,eh) 35 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  34 (fallthru)
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 131 132

(note 487 345 346 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 346 487 347 35 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 347 346 349 35 (set (reg:QI 131 [ D.78108 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 349 347 350 35 (set (reg:QI 132 [ retval.29 ])
        (reg:QI 131 [ D.78108 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 131 [ D.78108 ])
        (nil)))

(insn 350 349 351 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 132 [ retval.29 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 132 [ retval.29 ])
        (nil)))

(jump_insn 351 350 352 35 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 395)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1380 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 395)

;; Successors:  36 (fallthru) 41
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  35 (fallthru)
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 133 134 135

(note 352 351 353 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 353 352 354 36 (set (reg/f:SI 133 [ D.78078 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 50 {*movsi_internal}
     (nil))

(insn 354 353 355 36 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 133 [ D.78078 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 133 [ D.78078 ])
        (nil)))

(call_insn 355 354 356 36 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5a00 _S_right>) [0 _S_right S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 356 355 357 36 (set (reg/f:SI 134 [ D.78079 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 357 356 358 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 134 [ D.78079 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 2 {*cmpsi_ccno_1}
     (expr_list:REG_DEAD (reg/f:SI 134 [ D.78079 ])
        (nil)))

(insn 358 357 359 36 (set (reg:QI 135 [ retval.30 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 359 358 360 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 135 [ retval.30 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 135 [ retval.30 ])
        (nil)))

(jump_insn 360 359 361 36 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 377)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1383 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 377)

;; Successors:  37 (fallthru) 39
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 37 , prev 36, next 38, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  36 (fallthru)
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 136 137 190 191

(note 361 360 362 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn 362 361 363 37 (set (reg/f:SI 190)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (nil))

(insn 363 362 364 37 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 190)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 190)
        (nil)))

(call_insn 364 363 365 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 365 364 366 37 (set (reg/f:SI 136 [ D.78082 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 366 365 367 37 (set (reg/f:SI 137 [ D.78083 ])
        (mem/f/j/c:SI (reg/f:SI 16 argp) [0 __position._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (nil))

(insn 367 366 368 37 (set (reg:SI 191)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (nil))

(insn 368 367 369 37 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 136 [ D.78082 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 136 [ D.78082 ])
        (nil)))

(insn 369 368 370 37 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 137 [ D.78083 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 137 [ D.78083 ])
        (nil)))

(insn 370 369 506 37 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (nil))

(insn 506 370 371 37 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (nil))

(insn 371 506 372 37 (set (reg:SI 2 cx)
        (reg:SI 191)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))

(call_insn 372 371 488 37 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 6 [0x6])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 38 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 38 , prev 37, next 39, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  37 (fallthru)
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 488 372 373 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn 373 488 374 38 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 374 373 597 38 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1385 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 597 374 598 38 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 598 597 377)


;; Basic block 39 , prev 38, next 40, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  36
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 138 139 140 192 193

(code_label 377 598 378 39 151 "" [1 uses])

(note 378 377 379 39 [bb 39] NOTE_INSN_BASIC_BLOCK)

(insn 379 378 380 39 (set (reg/f:SI 192)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (nil))

(insn 380 379 381 39 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 192)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 192)
        (nil)))

(call_insn 381 380 382 39 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 382 381 383 39 (set (reg/f:SI 138 [ D.78084 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 383 382 384 39 (set (reg/f:SI 139 [ D.78085 ])
        (mem/f/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 __after._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (nil))

(insn 384 383 385 39 (set (reg/f:SI 140 [ D.78086 ])
        (mem/f/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 __after._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (nil))

(insn 385 384 386 39 (set (reg:SI 193)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (nil))

(insn 386 385 387 39 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 138 [ D.78084 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 138 [ D.78084 ])
        (nil)))

(insn 387 386 388 39 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 139 [ D.78085 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 139 [ D.78085 ])
        (nil)))

(insn 388 387 507 39 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 140 [ D.78086 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 140 [ D.78086 ])
        (nil)))

(insn 507 388 389 39 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (nil))

(insn 389 507 390 39 (set (reg:SI 2 cx)
        (reg:SI 193)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))

(call_insn 390 389 489 39 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 6 [0x6])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  45 (ab,abcall,eh) 40 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 40 , prev 39, next 41, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  39 (fallthru)
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147

(note 489 390 391 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn 391 489 392 40 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 392 391 599 40 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1388 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 599 392 600 40 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 600 599 395)


;; Basic block 41 , prev 40, next 42, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  35
;; bb 41 artificial_defs: { }
;; bb 41 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 141 194 195

(code_label 395 600 396 41 150 "" [1 uses])

(note 396 395 397 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(insn 397 396 398 41 (set (reg/f:SI 194)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (nil))

(insn 398 397 399 41 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 194)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 194)
        (nil)))

(call_insn 399 398 400 41 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 400 399 401 41 (set (reg/f:SI 141 [ D.78087 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 401 400 402 41 (set (reg:SI 195)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -52 [0xffffffffffffffcc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (nil))

(insn 402 401 508 41 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 141 [ D.78087 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 141 [ D.78087 ])
        (nil)))

(insn 508 402 403 41 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int 6 [0x6])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (nil))

(insn 403 508 404 41 (set (reg:SI 2 cx)
        (reg:SI 195)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(call_insn 404 403 490 41 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueIS0_ISsiEEES0_ISt17_Rb_tree_iteratorIS2_EbEOT_") [flags 0x3]  <function_decl 07e5e580 _M_insert_unique>) [0 _M_insert_unique S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 6 [0x6])
            (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

;; Successors:  45 (ab,abcall,eh) 42 (fallthru)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 42 , prev 41, next 43, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  41 (fallthru)
;; bb 42 artificial_defs: { }
;; bb 42 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 147 196 197

(note 490 404 405 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn 405 490 406 42 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 406 405 407 42 (set (reg:DI 196)
        (reg:DI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 0 ax)
        (nil)))

(insn 407 406 408 42 (set (reg:DI 197)
        (reg:DI 196)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 196)
        (nil)))

(insn 408 407 410 42 (set (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 D.76076+0 S8 A32])
        (reg:DI 197)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 197)
        (nil)))

(insn 410 408 601 42 (set (reg:SI 147 [ D.78011 ])
        (mem/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 D.76076.first+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1391 50 {*movsi_internal}
     (nil))

(jump_insn 601 410 602 42 (set (pc)
        (label_ref 420)) 474 {jump}
     (nil)
 -> 420)

;; Successors:  44 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147


(barrier 602 601 415)


;; Basic block 43 , prev 42, next 44, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  29
;; bb 43 artificial_defs: { }
;; bb 43 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 147

(code_label 415 602 416 43 147 "" [1 uses])

(note 416 415 417 43 [bb 43] NOTE_INSN_BASIC_BLOCK)

(insn 417 416 418 43 (set (reg:SI 2 cx)
        (reg/f:SI 16 argp)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1395 50 {*movsi_internal}
     (nil))

(call_insn 418 417 419 43 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNKSt23_Rb_tree_const_iteratorISt4pairIKSsiEE13_M_const_castEv") [flags 0x3]  <function_decl 07d95800 _M_const_cast>) [0 _M_const_cast S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1395 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 419 418 420 43 (set (reg:SI 147 [ D.78011 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1395 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

;; Successors:  44 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147



;; Basic block 44 , prev 43, next 45, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  38 [100.0%]  10 [100.0%]  24 [100.0%]  40 [100.0%]  43 (fallthru) 11 [100.0%]  16 [100.0%]  22 [100.0%]  26 [100.0%]  32 [100.0%]  42 [100.0%] 
;; bb 44 artificial_defs: { }
;; bb 44 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 147
;; lr  def 	 148

(code_label 420 419 421 44 141 "" [10 uses])

(note 421 420 422 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn 422 421 604 44 (set (reg:SI 148 [ <retval> ])
        (reg:SI 147 [ D.78011 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 147 [ D.78011 ])
        (nil)))

(jump_insn 604 422 605 44 (set (pc)
        (label_ref 603)) 474 {jump}
     (nil)
 -> 603)

;; Successors:  55 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148


(barrier 605 604 524)


;; Basic block 45 , prev 44, next 46, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (ab,abcall,eh) 5 (ab,abcall,eh) 12 (ab,abcall,eh) 15 (ab,abcall,eh) 17 (ab,abcall,eh) 18 (ab,abcall,eh) 21 (ab,abcall,eh) 23 (ab,abcall,eh) 25 (ab,abcall,eh) 27 (ab,abcall,eh) 28 (ab,abcall,eh) 31 (ab,abcall,eh) 33 (ab,abcall,eh) 34 (ab,abcall,eh) 37 (ab,abcall,eh) 39 (ab,abcall,eh) 41 (ab,abcall,eh)
;; bb 45 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 45 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 17 [flags] 20 [frame] 213 215 216 217 218

(code_label/s 524 605 571 45 160 "" [3 uses])

(note 571 524 525 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn 525 571 580 45 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 580 525 527 45 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 527 580 528 45 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 528 527 529 45 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 529 528 560 45 (set (reg:SI 213)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -96 [0xffffffffffffffa0])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 560 529 561 45 (set (reg:SI 216)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 561 560 562 45 (parallel [
            (set (reg:SI 215)
                (ashift:SI (reg:SI 216)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 385 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
                    (const_int 2 [0x2]))
                (nil)))))

(insn 562 561 563 45 (parallel [
            (set (reg/f:SI 217)
                (plus:SI (reg:SI 215)
                    (label_ref:SI 566)))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 215)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (insn_list:REG_LABEL_OPERAND 566 (nil)))))

(insn 563 562 564 45 (set (reg:SI 218)
        (mem/u/c:SI (reg/f:SI 217) [0 S4 A8])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 217)
        (nil)))

(jump_insn 564 563 565 45 (parallel [
            (set (pc)
                (reg:SI 218))
            (use (label_ref 566))
        ]) 476 {*tablejump_1}
     (expr_list:REG_DEAD (reg:SI 218)
        (nil))
 -> 566)

;; Successors:  52 53 51 48 49 47 46
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 213


(barrier 565 564 566)

;; Insn is not within a basic block
(code_label 566 565 567 168 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 567 566 568 (addr_vec:SI [
            (label_ref:SI 531)
            (label_ref:SI 534)
            (label_ref:SI 537)
            (label_ref:SI 543)
            (label_ref:SI 547)
            (label_ref:SI 550)
            (label_ref:SI 556)
        ]) -1
     (nil))

(barrier 568 567 531)


;; Basic block 46 , prev 45, next 47, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 46 artificial_defs: { }
;; bb 46 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60 213
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 142 199

(code_label 531 568 533 46 161 "" [1 uses])

(note 533 531 532 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn 532 533 427 46 (set (reg:SI 199)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 427 532 432 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.22 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1343 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ cleanup.22 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 432 427 433 46 (set (reg/f:SI 142 [ D.78966 ])
        (reg:SI 199)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 199)
        (nil)))

(insn 433 432 509 46 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 142 [ D.78966 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 142 [ D.78966 ])
        (nil)))

(insn 509 433 434 46 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 434 509 435 46 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 435 434 534)


;; Basic block 47 , prev 46, next 48, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 47 artificial_defs: { }
;; bb 47 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 143 200

(code_label 534 435 536 47 162 "" [1 uses])

(note 536 534 535 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(insn 535 536 438 47 (set (reg:SI 200)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 438 535 439 47 (set (reg/f:SI 143 [ D.78967 ])
        (reg:SI 200)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 200)
        (nil)))

(insn 439 438 510 47 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 143 [ D.78967 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 143 [ D.78967 ])
        (nil)))

(insn 510 439 440 47 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 440 510 441 47 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 441 440 543)


;; Basic block 48 , prev 47, next 49, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 48 artificial_defs: { }
;; bb 48 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 201 202

(code_label 543 441 546 48 164 "" [1 uses])

(note 546 543 544 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn 544 546 444 48 (set (reg:SI 202)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 444 544 606 48 (set (reg:SI 201)
        (reg:SI 202)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))

(jump_insn 606 444 607 48 (set (pc)
        (label_ref 446)) 474 {jump}
     (nil)
 -> 446)

;; Successors:  50 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 201


(barrier 607 606 537)


;; Basic block 49 , prev 48, next 50, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 49 artificial_defs: { }
;; bb 49 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 201

(code_label 537 607 542 49 163 "" [1 uses])

(note 542 537 538 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn 538 542 446 49 (set (reg:SI 201)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

;; Successors:  50 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 201



;; Basic block 50 , prev 49, next 51, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  49 [100.0%]  (fallthru) 48 [100.0%] 
;; bb 50 artificial_defs: { }
;; bb 50 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 201
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 201
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 144

(code_label 446 538 447 50 156 "" [1 uses])

(note 447 446 448 50 [bb 50] NOTE_INSN_BASIC_BLOCK)

(insn 448 447 449 50 (set (reg/f:SI 144 [ D.78968 ])
        (reg:SI 201)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 449 448 511 50 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 144 [ D.78968 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 144 [ D.78968 ])
        (nil)))

(insn 511 449 450 50 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 450 511 451 50 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 451 450 547)


;; Basic block 51 , prev 50, next 52, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 51 artificial_defs: { }
;; bb 51 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 145 205

(code_label 547 451 549 51 165 "" [1 uses])

(note 549 547 548 51 [bb 51] NOTE_INSN_BASIC_BLOCK)

(insn 548 549 454 51 (set (reg:SI 205)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 454 548 455 51 (set (reg/f:SI 145 [ D.78969 ])
        (reg:SI 205)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 205)
        (nil)))

(insn 455 454 512 51 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 145 [ D.78969 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 145 [ D.78969 ])
        (nil)))

(insn 512 455 456 51 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 456 512 457 51 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 457 456 556)


;; Basic block 52 , prev 51, next 53, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 52 artificial_defs: { }
;; bb 52 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 206 207

(code_label 556 457 559 52 167 "" [1 uses])

(note 559 556 557 52 [bb 52] NOTE_INSN_BASIC_BLOCK)

(insn 557 559 460 52 (set (reg:SI 207)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

(insn 460 557 608 52 (set (reg:SI 206)
        (reg:SI 207)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(jump_insn 608 460 609 52 (set (pc)
        (label_ref 462)) 474 {jump}
     (nil)
 -> 462)

;; Successors:  54 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206


(barrier 609 608 550)


;; Basic block 53 , prev 52, next 54, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  45
;; bb 53 artificial_defs: { }
;; bb 53 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 213
;; lr  def 	 206

(code_label 550 609 555 53 166 "" [1 uses])

(note 555 550 551 53 [bb 53] NOTE_INSN_BASIC_BLOCK)

(insn 551 555 462 53 (set (reg:SI 206)
        (reg:SI 213)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))

;; Successors:  54 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206



;; Basic block 54 , prev 53, next 55, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  53 [100.0%]  (fallthru) 52 [100.0%] 
;; bb 54 artificial_defs: { }
;; bb 54 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 206
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 146

(code_label 462 551 463 54 159 "" [1 uses])

(note 463 462 464 54 [bb 54] NOTE_INSN_BASIC_BLOCK)

(insn 464 463 465 54 (set (reg/f:SI 146 [ D.78970 ])
        (reg:SI 206)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 206)
        (nil)))

(insn 465 464 513 54 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 146 [ D.78970 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 146 [ D.78970 ])
        (nil)))

(insn 513 465 466 54 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -100 [0xffffffffffffff9c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 466 513 467 54 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 467 466 603)


;; Basic block 55 , prev 54, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  44 [100.0%] 
;; bb 55 artificial_defs: { }
;; bb 55 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 148
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 219

(code_label 603 467 491 55 169 "" [1 uses])

(note 491 603 572 55 [bb 55] NOTE_INSN_BASIC_BLOCK)

(insn 572 491 573 55 (parallel [
            (set (reg:SI 219)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -104 [0xffffffffffffff98])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 573 572 574 55 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 219)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 219)
        (nil)))

(call_insn 574 573 469 55 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 469 574 472 55 (set (reg/i:SI 0 ax)
        (reg:SI 148 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1396 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 148 [ <retval> ])
        (nil)))

(insn 472 469 0 55 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1396 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::allocator<_Tp>::allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZNSaISt13_Rb_tree_nodeISt4pairIKSsiEEEC2Ev, funcdef_no=2252, decl_uid=67827, cgraph_uid=659)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::allocator<_Tp>::allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:104 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 59)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:104 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 59)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:104 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59)
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEEC2Ev") [flags 0x3]  <function_decl 07ad6500 __base_ctor >) [0 __base_ctor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/allocator.h:104 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree_impl<_Key_compare, _Is_pod_comparator>::_M_initialize() [with _Key_compare = std::less<std::basic_string<char> >; bool _Is_pod_comparator = true; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE13_Rb_tree_implIS6_Lb1EE13_M_initializeEv, funcdef_no=2254, decl_uid=67849, cgraph_uid=661)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 17(l0): point = 0
   Insn 16(l0): point = 2
   Insn 15(l0): point = 4
   Insn 14(l0): point = 6
   Insn 13(l0): point = 8
   Insn 12(l0): point = 10
   Insn 11(l0): point = 12
   Insn 10(l0): point = 14
   Insn 9(l0): point = 16
   Insn 8(l0): point = 18
   Insn 7(l0): point = 20
   Insn 6(l0): point = 22
   Insn 2(l0): point = 24
 a0(r66): [1..2]
 a1(r60): [1..4]
 a2(r65): [5..6]
 a3(r64): [9..10]
 a4(r59): [9..12]
 a5(r63): [13..14]
 a6(r62): [17..18]
 a7(r61): [21..22]
Compressing live ranges: from 27 to 12 - 44%
Ranges after the compression:
 a0(r66): [0..1]
 a1(r60): [0..1]
 a2(r65): [2..3]
 a3(r64): [4..5]
 a4(r59): [4..5]
 a5(r63): [6..7]
 a6(r62): [8..9]
 a7(r61): [10..11]
  regions=1, blocks=3, points=12
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    4:r59  l0     1    1:r60  l0     1    7:r61  l0     0    6:r62  l0     0
    5:r63  l0     0    3:r64  l0     0    2:r65  l0     0    0:r66  l0     0
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Rb_tree_impl<_Key_compare, _Is_pod_comparator>::_M_initialize() [with _Key_compare = std::less<std::basic_string<char> >; bool _Is_pod_comparator = true; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 17[flags]
;;  ref usage 	r0={1d} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={2d} r20={1d,9u,2e} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 42{17d,23u,2e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:462 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:464 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem/j:SI (plus:SI (reg/f:SI 61)
                (const_int 4 [0x4])) [0 this_1(D)->_M_header._M_color+0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:464 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:465 50 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (mem/f/j:SI (plus:SI (reg/f:SI 62)
                (const_int 8 [0x8])) [0 this_1(D)->_M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:465 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:466 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (parallel [
            (set (reg/f:SI 59 [ D.77834 ])
                (plus:SI (reg/f:SI 63)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:466 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 12 11 13 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:466 50 {*movsi_internal}
     (nil))

(insn 13 12 14 2 (set (mem/f/j:SI (plus:SI (reg/f:SI 64)
                (const_int 12 [0xc])) [0 this_1(D)->_M_header._M_left+0 S4 A32])
        (reg/f:SI 59 [ D.77834 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:466 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 59 [ D.77834 ])
            (nil))))

(insn 14 13 15 2 (set (reg/f:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:467 50 {*movsi_internal}
     (nil))

(insn 15 14 16 2 (parallel [
            (set (reg/f:SI 60 [ D.77835 ])
                (plus:SI (reg/f:SI 65)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:467 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 16 15 17 2 (set (reg/f:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:467 50 {*movsi_internal}
     (nil))

(insn 17 16 0 2 (set (mem/f/j:SI (plus:SI (reg/f:SI 66)
                (const_int 16 [0x10])) [0 this_1(D)->_M_header._M_right+0 S4 A32])
        (reg/f:SI 60 [ D.77835 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:467 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_DEAD (reg/f:SI 60 [ D.77835 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Node_allocator& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_Node_allocator() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Node_allocator = std::allocator<std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> > >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE21_M_get_Node_allocatorEv, funcdef_no=2255, decl_uid=67618, cgraph_uid=662)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Node_allocator& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_Node_allocator() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Node_allocator = std::allocator<std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> > >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,4u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 24{10d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:355 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 9 2 (set (reg/f:SI 59 [ D.77725 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:356 50 {*movsi_internal}
     (nil))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77725 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:356 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77725 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:356 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:356 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::pair<const std::basic_string<char>, int>::~pair() (_ZNSt4pairIKSsiED1Ev, funcdef_no=2260, decl_uid=74976, cgraph_uid=665)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::pair<const std::basic_string<char>, int>::~pair()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{55d,13u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.78776 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.78776 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78776 ])
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSsD1Ev") [flags 0x43]  <function_decl 070da900 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:88 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >::~_Rb_tree_node() (_ZNSt13_Rb_tree_nodeISt4pairIKSsiEED1Ev, funcdef_no=2262, decl_uid=76168, cgraph_uid=668)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 9(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r59): [3..4]
 a1(r60): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r59): [0..1]
 a1(r60): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    0:r59  l0     0    1:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >::~_Rb_tree_node()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={2d} r18={1d} r19={1d} r20={1d,4u,1e} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 72{57d,14u,1e} in 5{4 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:130 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 60)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:130 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (parallel [
            (set (reg/f:SI 59 [ D.78775 ])
                (plus:SI (reg/f:SI 60)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:130 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 16 [0x10]))
                (nil)))))

(insn 8 7 9 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.78775 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:130 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78775 ])
        (nil)))

(call_insn 9 8 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt4pairIKSsiED1Ev") [flags 0x3]  <function_decl 07dae480 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:130 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void __gnu_cxx::new_allocator<_Tp>::destroy(_Up*) [with _Up = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE7destroyIS5_EEvPT_, funcdef_no=2256, decl_uid=75608, cgraph_uid=669)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 7(l0): point = 0
   Insn 6(l0): point = 2
   Insn 2(l0): point = 4
Compressing live ranges: from 7 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __gnu_cxx::new_allocator<_Tp>::destroy(_Up*) [with _Up = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d} r18={1d} r19={1d} r20={1d,3u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 66{54d,12u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:114 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 2 cx)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:114 50 {*movsi_internal}
     (nil))

(call_insn 7 6 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt13_Rb_tree_nodeISt4pairIKSsiEED1Ev") [flags 0x3]  <function_decl 07e85380 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:114 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_put_node(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E, funcdef_no=2263, decl_uid=67626, cgraph_uid=670)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 12(l0): point = 0
   Insn 11(l0): point = 2
   Insn 10(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 7(l0): point = 10
   Insn 6(l0): point = 12
   Insn 2(l0): point = 14
 a0(r59): [5..12]
 a1(r60): [7..8]
Compressing live ranges: from 17 to 2 - 11%
Ranges after the compression:
 a0(r59): [0..1]
 a1(r60): [0..1]
  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    0:r59  l0     0    1:r60  l0     1
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_put_node(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={2d} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={2d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 82{59d,23u,0e} in 8{7 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:372 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77727 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 50 {*movsi_internal}
     (nil))

(insn 8 7 9 2 (set (reg/f:SI 60)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 50 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 60)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (nil)))

(insn 10 9 11 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77727 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77727 ])
        (nil)))

(call_insn 11 10 12 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE10deallocateEPS5_j") [flags 0x3]  <function_decl 07ad6080 deallocate>) [0 deallocate S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 12 11 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:373 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_end() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_M_endEv, funcdef_no=2267, decl_uid=67890, cgraph_uid=674)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 2(l0): point = 10
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_end() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={1d} r20={1d,4u,1e} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 28{12d,15u,1e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:510 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:511 50 {*movsi_internal}
     (nil))

(insn 7 6 10 2 (parallel [
            (set (reg/f:SI 59 [ D.77879 ])
                (plus:SI (reg/f:SI 61)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:511 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 10 7 14 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77879 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:511 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77879 ])
        (nil)))

(insn 14 10 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:511 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 17 14 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:511 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_lower_bound(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type, std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type, const _Key&) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE14_M_lower_boundEPSt13_Rb_tree_nodeIS2_ESB_RS1_, funcdef_no=2268, decl_uid=67964, cgraph_uid=675)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 8 n_edges 9 count 8 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r75,l0) best CREG, allocno GENERAL_REGS
    r74: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r74,l0) best AREG, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r72,l0) best AREG, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r67,l0) best AREG, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a10 (r65,l0) best Q_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a12 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r62,l0) best CREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a16 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a4 (r59,l0) best Q_REGS, allocno Q_REGS

  a0(r67,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r75,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a5(r74,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r72,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a8(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a9(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a10(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a11(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a12(r63,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a13(r62,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a14(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a15(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a16(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a17(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 67(l0): point = 0
   Insn 64(l0): point = 2
   Insn 60(l0): point = 4
   Insn 57(l0): point = 6
   Insn 56(l0): point = 8
   Insn 55(l0): point = 10
   Insn 54(l0): point = 12
   Insn 53(l0): point = 14
   Insn 52(l0): point = 16
   Insn 51(l0): point = 18
   Insn 49(l0): point = 21
   Insn 48(l0): point = 23
   Insn 46(l0): point = 25
   Insn 45(l0): point = 27
   Insn 42(l0): point = 30
   Insn 41(l0): point = 32
   Insn 40(l0): point = 34
   Insn 39(l0): point = 36
   Insn 38(l0): point = 38
   Insn 72(l0): point = 41
   Insn 33(l0): point = 43
   Insn 32(l0): point = 45
   Insn 31(l0): point = 47
   Insn 30(l0): point = 49
   Insn 29(l0): point = 51
   Insn 28(l0): point = 53
   Insn 27(l0): point = 55
   Insn 25(l0): point = 58
   Insn 24(l0): point = 60
   Insn 23(l0): point = 62
   Insn 22(l0): point = 64
   Insn 21(l0): point = 66
   Insn 20(l0): point = 68
   Insn 19(l0): point = 70
   Insn 18(l0): point = 72
   Insn 17(l0): point = 74
   Insn 16(l0): point = 76
   Insn 15(l0): point = 78
   Insn 14(l0): point = 80
   Insn 13(l0): point = 82
   Insn 12(l0): point = 84
   Insn 11(l0): point = 86
   Insn 10(l0): point = 88
   Insn 9(l0): point = 90
   Insn 70(l0): point = 93
   Insn 2(l0): point = 95
 a0(r67): [3..4]
 a1(r66): [5..6]
 a2(r75): [13..18]
 a3(r76): [15..16]
 a4(r59): [24..25]
 a5(r74): [31..32]
 a6(r73): [37..38]
 a7(r72): [44..45]
 a8(r71): [50..51]
 a9(r70): [54..55]
 a10(r65): [61..62]
 a11(r64): [63..64]
 a12(r63): [65..66]
 a13(r62): [73..80]
 a14(r61): [75..82]
 a15(r69): [77..78]
 a16(r60): [83..84]
 a17(r68): [89..90]
Compressing live ranges: from 98 to 30 - 30%
Ranges after the compression:
 a0(r67): [0..1]
 a1(r66): [2..3]
 a2(r75): [4..5]
 a3(r76): [4..5]
 a4(r59): [6..7]
 a5(r74): [8..9]
 a6(r73): [10..11]
 a7(r72): [12..13]
 a8(r71): [14..15]
 a9(r70): [16..17]
 a10(r65): [18..19]
 a11(r64): [20..21]
 a12(r63): [22..23]
 a13(r62): [24..25]
 a14(r61): [24..25]
 a15(r69): [24..25]
 a16(r60): [26..27]
 a17(r68): [28..29]
  regions=1, blocks=8, points=30
    allocnos=18 (big 0), copies=0, conflicts=0, ranges=18
Disposition:
    4:r59  l0     0   16:r60  l0     0   14:r61  l0     1   13:r62  l0     0
   12:r63  l0     0   11:r64  l0     0   10:r65  l0     0    1:r66  l0     0
    0:r67  l0     0   17:r68  l0     0   15:r69  l0     2    9:r70  l0     0
    8:r71  l0     0    7:r72  l0     0    6:r73  l0     0    5:r74  l0     0
    2:r75  l0     0    3:r76  l0     1
+++Costs: overall -7, reg -7, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_lower_bound(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type, std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type, const _Key&) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={7d,6u} r1={6d} r2={8d,3u} r6={1d,7u} r7={5d,32u} r8={5d} r9={5d} r10={5d} r11={5d} r12={5d} r13={5d} r14={5d} r15={5d} r16={1d,16u} r17={12d,3u} r18={5d} r19={5d} r20={1d,11u} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} 
;;    total ref usage 365{269d,96u,0e} in 46{41 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1093 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 70 2 NOTE_INSN_FUNCTION_BEG)

(jump_insn 70 3 71 2 (set (pc)
        (label_ref 43)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1097 474 {jump}
     (nil)
 -> 43)

;; Successors:  6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


(barrier 71 70 47)


;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 61 62 63 64 65 68 69

(code_label 47 71 8 3 185 "" [1 uses])

(note 8 47 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 (set (reg/f:SI 68)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (nil))

(insn 10 9 11 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 68)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68)
        (nil)))

(call_insn 11 10 12 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ae5800 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 486 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 12 11 13 3 (set (reg/f:SI 60 [ D.77896 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 14 3 (set (reg/f:SI 61 [ D.77888 ])
        (reg/f:SI 60 [ D.77896 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77896 ])
        (nil)))

(insn 14 13 15 3 (set (reg/f:SI 62 [ D.77889 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (nil))

(insn 15 14 16 3 (set (reg/f:SI 69)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [0 __k+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (nil))

(insn 16 15 17 3 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 69)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69)
        (nil)))

(insn 17 16 18 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 61 [ D.77888 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77888 ])
        (nil)))

(insn 18 17 19 3 (set (reg:SI 2 cx)
        (reg/f:SI 62 [ D.77889 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77889 ])
        (nil)))

(call_insn 19 18 20 3 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 20 19 21 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 21 20 22 3 (set (reg:QI 63 [ D.77897 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 22 21 23 3 (set (reg:QI 64 [ D.77890 ])
        (reg:QI 63 [ D.77897 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 63 [ D.77897 ])
        (nil)))

(insn 23 22 24 3 (parallel [
            (set (reg:QI 65 [ retval.14 ])
                (xor:QI (reg:QI 64 [ D.77890 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 308 {*xorqi_1}
     (expr_list:REG_DEAD (reg:QI 64 [ D.77890 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 24 23 25 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 65 [ retval.14 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 65 [ retval.14 ])
        (nil)))

(jump_insn 25 24 26 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1098 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 36)

;; Successors:  4 (fallthru) 5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 70 71 72

(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 4 (set (reg/f:SI 70)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (nil))

(insn 28 27 29 4 (set (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])
        (reg/f:SI 70)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70)
        (nil)))

(insn 29 28 30 4 (set (reg/f:SI 71)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (nil))

(insn 30 29 31 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 71)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71)
        (nil)))

(call_insn 31 30 32 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5880 _S_left>) [0 _S_left S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 32 31 33 4 (set (reg:SI 72)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 33 32 72 4 (set (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
        (reg:SI 72)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1099 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72)
        (nil)))

(jump_insn 72 33 73 4 (set (pc)
        (label_ref 43)) 474 {jump}
     (nil)
 -> 43)

;; Successors:  6 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


(barrier 73 72 36)


;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 73 74

(code_label 36 73 37 5 184 "" [1 uses])

(note 37 36 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 5 (set (reg/f:SI 73)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1101 50 {*movsi_internal}
     (nil))

(insn 39 38 40 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 73)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1101 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 73)
        (nil)))

(call_insn 40 39 41 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5980 _S_right>) [0 _S_right S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1101 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 41 40 42 5 (set (reg:SI 74)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1101 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 42 41 43 5 (set (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
        (reg:SI 74)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1101 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 74)
        (nil)))

;; Successors:  6 (fallthru,dfs_back)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru,dfs_back) 2 [100.0%]  4 [100.0%] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 59

(code_label 43 42 44 6 183 "" [2 uses])

(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 45 44 46 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1097 2 {*cmpsi_ccno_1}
     (nil))

(insn 46 45 48 6 (set (reg:QI 59 [ D.77886 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1097 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 48 46 49 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 59 [ D.77886 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1097 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 59 [ D.77886 ])
        (nil)))

(jump_insn 49 48 50 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 47)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1097 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 47)

;; Successors:  3 7 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 7 , prev 6, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6 (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 66 67 75 76

(note 50 49 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 7 (parallel [
            (set (reg:SI 75)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 52 51 53 7 (set (reg/f:SI 76)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 50 {*movsi_internal}
     (nil))

(insn 53 52 54 7 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 76)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))

(insn 54 53 55 7 (set (reg:SI 2 cx)
        (reg:SI 75)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 75)
        (nil)))

(call_insn 55 54 56 7 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 56 55 57 7 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 57 56 60 7 (set (reg:SI 66 [ D.77894 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 D.76207+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 50 {*movsi_internal}
     (nil))

(insn 60 57 64 7 (set (reg:SI 67 [ <retval> ])
        (reg:SI 66 [ D.77894 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1102 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 66 [ D.77894 ])
        (nil)))

(insn 64 60 67 7 (set (reg/i:SI 0 ax)
        (reg:SI 67 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1103 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67 [ <retval> ])
        (nil)))

(insn 67 64 0 7 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1103 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_iterator<_Tp>::_Rb_tree_iterator(std::_Rb_tree_iterator<_Tp>::_Link_type) [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E, funcdef_no=2272, decl_uid=73811, cgraph_uid=679)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [1..4]
 a1(r60): [1..2]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
 a1(r60): [0..1]
  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    0:r59  l0     0    1:r60  l0     1
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_iterator<_Tp>::_Rb_tree_iterator(std::_Rb_tree_iterator<_Tp>::_Link_type) [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx]
;;  ref usage 	r0={1d} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,4u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{9d,13u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:173 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:174 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 60)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:174 50 {*movsi_internal}
     (nil))

(insn 8 7 0 2 (set (mem/f/j:SI (reg/f:SI 59) [0 this_1(D)->_M_node+0 S4 A32])
        (reg/f:SI 60)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:174 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60)
        (expr_list:REG_DEAD (reg/f:SI 59)
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node_base*& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_rightmost() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE12_M_rightmostEv, funcdef_no=2273, decl_uid=67882, cgraph_uid=680)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 2(l0): point = 10
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node_base*& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_rightmost() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={1d} r20={1d,4u,1e} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 28{12d,15u,1e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:491 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:492 50 {*movsi_internal}
     (nil))

(insn 7 6 10 2 (parallel [
            (set (reg/f:SI 59 [ D.78121 ])
                (plus:SI (reg/f:SI 61)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:492 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 16 [0x10]))
                (nil)))))

(insn 10 7 14 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78121 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:492 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78121 ])
        (nil)))

(insn 14 10 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:492 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 17 14 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:492 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static const _Key& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_key(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base, funcdef_no=2274, decl_uid=67908, cgraph_uid=681)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 24(l0): point = 0
   Insn 21(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 13(l0): point = 8
   Insn 12(l0): point = 10
   Insn 11(l0): point = 12
   Insn 10(l0): point = 14
   Insn 9(l0): point = 16
   Insn 8(l0): point = 18
   Insn 7(l0): point = 20
   Insn 6(l0): point = 22
   Insn 5(l0): point = 24
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r63): [13..16]
 a3(r59): [15..18]
 a4(r62): [23..24]
Compressing live ranges: from 27 to 8 - 29%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r63): [4..5]
 a3(r59): [4..5]
 a4(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    3:r59  l0     0    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    2:r63  l0     1
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static const _Key& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_key(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,4u} r1={3d} r2={4d,1u} r6={1d,2u} r7={3d,12u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={4d} r18={2d} r19={2d} r20={1d,3u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 139{110d,29u,0e} in 13{11 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 62)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(call_insn 7 6 8 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_valueEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5a80 _S_value>) [0 _S_value S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 59 [ D.78128 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 9 8 10 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78128 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78128 ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 12 11 13 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclERKS2_") [flags 0x3]  <function_decl 07e5e280 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 13 12 14 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 14 13 17 2 (set (reg/f:SI 60 [ D.78127 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 17 14 21 2 (set (reg:SI 61 [ <retval> ])
        (reg/f:SI 60 [ D.78127 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78127 ])
        (nil)))

(insn 21 17 24 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 24 21 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:547 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function typename _Pair2::first_type& std::_Select1st<_Pair>::operator()(_Pair2&) const [with _Pair2 = std::pair<std::basic_string<char>, int>; _Pair = std::pair<const std::basic_string<char>, int>; typename _Pair2::first_type = std::basic_string<char>] (_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_, funcdef_no=2275, decl_uid=75684, cgraph_uid=682)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


typename _Pair2::first_type& std::_Select1st<_Pair>::operator()(_Pair2&) const [with _Pair2 = std::pair<std::basic_string<char>, int>; _Pair = std::pair<const std::basic_string<char>, int>; typename _Pair2::first_type = std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,3u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 24{10d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:508 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 9 2 (set (reg/f:SI 59 [ D.78133 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:509 50 {*movsi_internal}
     (nil))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78133 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:509 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78133 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:509 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:509 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size_type std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size() const [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size_type = unsigned int] (_ZNKSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE4sizeEv, funcdef_no=2276, decl_uid=68022, cgraph_uid=683)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 2(l0): point = 10
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size_type std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size() const [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::size_type = unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,4u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 26{11d,15u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:702 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:703 50 {*movsi_internal}
     (nil))

(insn 7 6 10 2 (set (reg:SI 59 [ D.78113 ])
        (mem/j:SI (plus:SI (reg/f:SI 61)
                (const_int 20 [0x14])) [0 this_1(D)->_M_impl._M_node_count+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:703 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 10 7 14 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 59 [ D.78113 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:703 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.78113 ])
        (nil)))

(insn 14 10 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:703 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 17 14 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:703 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr, std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr, _Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_, funcdef_no=2277, decl_uid=75687, cgraph_uid=684)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 11 n_edges 13 count 11 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r97: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r97,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r94,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r92,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r91: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r91,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r89,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r88: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a7 (r88,l0) best CREG, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r85,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a19 (r82,l0) best CREG, allocno GENERAL_REGS
    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r79: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r79,l0) best CREG, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r77,l0) best CREG, allocno GENERAL_REGS
    r76: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r76,l0) best AREG, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r73,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r70,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r69,l0) best AREG, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a20 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r67,l0) best Q_REGS, allocno GENERAL_REGS
    r66: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a24 (r66,l0) best AREG, allocno GENERAL_REGS
    r65: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a25 (r65,l0) best CREG, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a26 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r60,l0) best Q_REGS, allocno GENERAL_REGS
    r59: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r59,l0) best Q_REGS, allocno GENERAL_REGS

  a0(r76,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r97,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r91,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a4(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a5(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a7(r88,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a8(r89,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a9(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a10(r73,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a11(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a12(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a13(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a14(r85,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a15(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a16(r70,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a17(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a18(r69,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a19(r82,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a20(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a21(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a22(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a23(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a24(r66,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a25(r65,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a26(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a27(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a28(r79,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a29(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a30(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a31(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a32(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a33(r77,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a34(r94,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a35(r92,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a36(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 110(l0): point = 0
   Insn 107(l0): point = 2
   Insn 140(l0): point = 4
   Insn 139(l0): point = 6
   Insn 138(l0): point = 8
   Insn 104(l0): point = 11
   Insn 116(l0): point = 13
   Insn 103(l0): point = 15
   Insn 102(l0): point = 17
   Insn 97(l0): point = 19
   Insn 135(l0): point = 21
   Insn 132(l0): point = 23
   Insn 131(l0): point = 25
   Insn 130(l0): point = 27
   Insn 145(l0): point = 29
   Insn 128(l0): point = 31
   Insn 149(l0): point = 34
   Insn 92(l0): point = 36
   Insn 89(l0): point = 38
   Insn 88(l0): point = 40
   Insn 87(l0): point = 42
   Insn 86(l0): point = 44
   Insn 85(l0): point = 46
   Insn 84(l0): point = 48
   Insn 83(l0): point = 50
   Insn 82(l0): point = 52
   Insn 81(l0): point = 54
   Insn 80(l0): point = 56
   Insn 79(l0): point = 58
   Insn 78(l0): point = 60
   Insn 77(l0): point = 62
   Insn 76(l0): point = 64
   Insn 75(l0): point = 66
   Insn 74(l0): point = 68
   Insn 73(l0): point = 70
   Insn 72(l0): point = 72
   Insn 71(l0): point = 74
   Insn 70(l0): point = 76
   Insn 69(l0): point = 78
   Insn 68(l0): point = 80
   Insn 67(l0): point = 82
   Insn 66(l0): point = 84
   Insn 65(l0): point = 86
   Insn 64(l0): point = 88
   Insn 63(l0): point = 90
   Insn 115(l0): point = 92
   Insn 62(l0): point = 94
   Insn 61(l0): point = 96
   Insn 60(l0): point = 98
   Insn 59(l0): point = 100
   Insn 58(l0): point = 102
   Insn 57(l0): point = 104
   Insn 52(l0): point = 106
   Insn 51(l0): point = 108
   Insn 48(l0): point = 111
   Insn 146(l0): point = 114
   Insn 43(l0): point = 116
   Insn 40(l0): point = 119
   Insn 39(l0): point = 121
   Insn 38(l0): point = 123
   Insn 36(l0): point = 125
   Insn 35(l0): point = 127
   Insn 34(l0): point = 130
   Insn 33(l0): point = 132
   Insn 114(l0): point = 134
   Insn 32(l0): point = 136
   Insn 31(l0): point = 138
   Insn 30(l0): point = 140
   Insn 29(l0): point = 142
   Insn 28(l0): point = 144
   Insn 27(l0): point = 146
   Insn 26(l0): point = 148
   Insn 25(l0): point = 150
   Insn 24(l0): point = 152
   Insn 23(l0): point = 154
   Insn 22(l0): point = 156
   Insn 21(l0): point = 158
   Insn 20(l0): point = 160
   Insn 19(l0): point = 162
   Insn 18(l0): point = 164
   Insn 17(l0): point = 166
   Insn 15(l0): point = 169
   Insn 14(l0): point = 171
   Insn 13(l0): point = 173
   Insn 12(l0): point = 175
   Insn 11(l0): point = 177
   Insn 10(l0): point = 179
   Insn 8(l0): point = 182
   Insn 7(l0): point = 184
   Insn 6(l0): point = 186
   Insn 126(l0): point = 188
   Insn 125(l0): point = 190
   Insn 124(l0): point = 192
   Insn 123(l0): point = 194
   Insn 122(l0): point = 196
   Insn 121(l0): point = 198
   Insn 120(l0): point = 200
   Insn 119(l0): point = 202
   Insn 118(l0): point = 204
   Insn 117(l0): point = 206
   Insn 2(l0): point = 208
 a0(r76): [34..36] [3..10]
 a1(r97): [7..8]
 a2(r74): [16..17]
 a3(r91): [18..21]
 a4(r60): [169..186] [107..156] [20..33]
 a5(r95): [22..23]
 a6(r75): [37..38]
 a7(r88): [45..50]
 a8(r89): [47..48]
 a9(r87): [53..54]
 a10(r73): [53..56]
 a11(r72): [57..58]
 a12(r86): [59..60]
 a13(r71): [65..76]
 a14(r85): [67..68]
 a15(r84): [71..72]
 a16(r70): [75..78]
 a17(r83): [79..80]
 a18(r69): [83..84]
 a19(r82): [91..96]
 a20(r68): [95..98]
 a21(r81): [103..104]
 a22(r59): [114..116] [109..111]
 a23(r67): [122..123]
 a24(r66): [124..125]
 a25(r65): [133..140]
 a26(r64): [137..142]
 a27(r63): [139..158]
 a28(r79): [149..154]
 a29(r80): [151..152]
 a30(r62): [159..160]
 a31(r78): [165..166]
 a32(r61): [172..173]
 a33(r77): [178..179]
 a34(r94): [191..192]
 a35(r92): [195..202]
 a36(r93): [197..198]
Compressing live ranges: from 211 to 58 - 27%
Ranges after the compression:
 a0(r76): [8..9] [0..1]
 a1(r97): [0..1]
 a2(r74): [2..3]
 a3(r91): [4..5]
 a4(r60): [50..53] [34..45] [4..7]
 a5(r95): [6..7]
 a6(r75): [10..11]
 a7(r88): [12..13]
 a8(r89): [12..13]
 a9(r87): [14..15]
 a10(r73): [14..15]
 a11(r72): [16..17]
 a12(r86): [18..19]
 a13(r71): [20..25]
 a14(r85): [20..21]
 a15(r84): [22..23]
 a16(r70): [24..25]
 a17(r83): [26..27]
 a18(r69): [28..29]
 a19(r82): [30..31]
 a20(r68): [30..31]
 a21(r81): [32..33]
 a22(r59): [36..37] [34..35]
 a23(r67): [38..39]
 a24(r66): [40..41]
 a25(r65): [42..43]
 a26(r64): [42..43]
 a27(r63): [42..45]
 a28(r79): [44..45]
 a29(r80): [44..45]
 a30(r62): [46..47]
 a31(r78): [48..49]
 a32(r61): [50..51]
 a33(r77): [52..53]
 a34(r94): [54..55]
 a35(r92): [56..57]
 a36(r93): [56..57]
  regions=1, blocks=11, points=58
    allocnos=37 (big 0), copies=0, conflicts=0, ranges=41
Disposition:
   22:r59  l0     0    4:r60  l0   mem   32:r61  l0     0   30:r62  l0     0
   27:r63  l0   mem   26:r64  l0     0   25:r65  l0     1   24:r66  l0     0
   23:r67  l0     0   20:r68  l0     0   18:r69  l0     0   16:r70  l0     1
   13:r71  l0     0   11:r72  l0     0   10:r73  l0     1    2:r74  l0     0
    6:r75  l0     0    0:r76  l0   mem   33:r77  l0     0   31:r78  l0     0
   28:r79  l0     0   29:r80  l0     1   21:r81  l0     0   19:r82  l0     1
   17:r83  l0     0   15:r84  l0     1   14:r85  l0     1   12:r86  l0     0
    9:r87  l0     0    7:r88  l0     0    8:r89  l0     1    3:r91  l0     0
   35:r92  l0     0   36:r93  l0     1   34:r94  l0     0    5:r95  l0     0
    1:r97  l0     0
+++Costs: overall 4, reg -11, mem 15, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr, std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr, _Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={14d,8u} r1={13d} r2={17d,6u} r6={2d,12u} r7={9d,66u} r8={11d} r9={11d} r10={11d} r11={11d} r12={11d} r13={11d} r14={11d} r15={11d} r16={1d,15u} r17={28d,3u} r18={11d} r19={11d} r20={2d,35u,1e} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r36={11d} r37={11d} r38={11d} r39={11d} r40={11d} r41={11d} r42={11d} r43={11d} r44={11d} r45={11d} r46={11d} r47={11d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r59={2d,1u} r60={2d,2u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={1d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r91={1d,1u} r92={1d,3u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r97={1d,1u} 
;;    total ref usage 773{587d,185u,1e} in 101{90 regular + 11 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 92 93 94

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:968 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 117 2 NOTE_INSN_FUNCTION_BEG)

(insn 117 3 118 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 118 117 119 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2277") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 119 118 120 2 (parallel [
            (set (reg:SI 92)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 120 119 121 2 (set (mem:SI (reg:SI 92) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 121 120 122 2 (set (reg/f:SI 93)
        (label_ref:SI 127)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 127 (nil)))

(insn 122 121 123 2 (set (mem:SI (plus:SI (reg:SI 92)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 93)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 93)
        (nil)))

(insn 123 122 124 2 (set (mem:SI (plus:SI (reg:SI 92)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92)
        (nil)))

(insn 124 123 125 2 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 125 124 126 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 94)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))

(call_insn 126 125 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 126 7 2 (set (reg:QI 60 [ cleanup.32 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 41)

;; Successors:  6 3 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 61 77

(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 (set (reg:SI 77)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (nil))

(insn 11 10 12 3 (set (reg:SI 2 cx)
        (reg:SI 77)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))

(call_insn 12 11 13 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_M_endEv") [flags 0x3]  <function_decl 07ae5680 _M_end>) [0 _M_end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 13 12 14 3 (set (reg/f:SI 61 [ D.78142 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 14 13 15 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 61 [ D.78142 ])
            (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])) [0 __p+0 S4 A32]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.78142 ])
        (nil)))

(jump_insn 15 14 16 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 41)

;; Successors:  6 4 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 60 62 63 64 65 78 79 80

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 18 4 (set (reg/f:SI 78)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (nil))

(insn 18 17 19 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 78)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 78)
        (nil)))

(call_insn 19 18 20 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 20 19 21 4 (set (reg/f:SI 62 [ D.78158 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 21 20 22 4 (set (reg/f:SI 63 [ D.78144 ])
        (reg/f:SI 62 [ D.78158 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.78158 ])
        (nil)))

(insn 22 21 23 4 (set (reg:QI 60 [ cleanup.32 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (nil))

(insn 23 22 24 4 (parallel [
            (set (reg:SI 79)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffffffffffff3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 24 23 25 4 (set (reg/f:SI 80)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (nil))

(insn 25 24 26 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 80)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 80)
        (nil)))

(insn 26 25 27 4 (set (reg:SI 2 cx)
        (reg:SI 79)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))

(call_insn 27 26 28 4 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 28 27 29 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 29 28 30 4 (set (reg/f:SI 64 [ D.78148 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 30 29 31 4 (set (reg/f:SI 65 [ D.78149 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (nil))

(insn 31 30 32 4 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 63 [ D.78144 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.78144 ])
        (nil)))

(insn 32 31 114 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 64 [ D.78148 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.78148 ])
        (nil)))

(insn 114 32 33 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (nil))

(insn 33 114 34 4 (set (reg:SI 2 cx)
        (reg/f:SI 65 [ D.78149 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65 [ D.78149 ])
        (nil)))

(call_insn 34 33 112 4 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 1 [0x1])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  9 (ab,abcall,eh) 5 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 66 67

(note 112 34 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 35 112 36 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 36 35 38 5 (set (reg:QI 66 [ D.78159 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 38 36 39 5 (set (reg:QI 67 [ D.78150 ])
        (reg:QI 66 [ D.78159 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 66 [ D.78159 ])
        (nil)))

(insn 39 38 40 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 67 [ D.78150 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 67 [ D.78150 ])
        (nil)))

(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 46)

;; Successors:  6 (fallthru) 7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 3 5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(code_label 41 40 42 6 197 "" [2 uses])

(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 146 6 (set (reg:QI 59 [ iftmp.31 ])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (nil))

(jump_insn 146 43 147 6 (set (pc)
        (label_ref 49)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 474 {jump}
     (nil)
 -> 49)

;; Successors:  8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60


(barrier 147 146 46)


;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 59

(code_label 46 147 47 7 198 "" [1 uses])

(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 7 (set (reg:QI 59 [ iftmp.31 ])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (nil))

;; Successors:  8 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60



;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  7 (fallthru) 6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 68 69 70 71 72 73 75 76 81 82 83 84 85 86 87 88 89

(code_label 49 48 50 8 199 "" [1 uses])

(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 8 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -1 [0xffffffffffffffff])) [0 __insert_left+0 S1 A8])
        (reg:QI 59 [ iftmp.31 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 59 [ iftmp.31 ])
        (nil)))

(insn 52 51 57 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.32 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ cleanup.32 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 57 52 58 8 (set (reg/f:SI 81)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 8 [0x8])) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (nil))

(insn 58 57 59 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 81)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 81)
        (nil)))

(call_insn 59 58 60 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 60 59 61 8 (set (reg/f:SI 68 [ D.78151 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 61 60 62 8 (set (reg:SI 82)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (nil))

(insn 62 61 115 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 68 [ D.78151 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68 [ D.78151 ])
        (nil)))

(insn 115 62 63 8 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (nil))

(insn 63 115 64 8 (set (reg:SI 2 cx)
        (reg:SI 82)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82)
        (nil)))

(call_insn 64 63 65 8 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE14_M_create_nodeIIS0_ISsiEEEEPSt13_Rb_tree_nodeIS2_EDpOT_") [flags 0x3]  <function_decl 07e85580 _M_create_node>) [0 _M_create_node S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 65 64 66 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 66 65 67 8 (set (reg/f:SI 69 [ D.78163 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 67 66 68 8 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __z+0 S4 A32])
        (reg/f:SI 69 [ D.78163 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:979 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.78163 ])
        (nil)))

(insn 68 67 69 8 (set (reg/f:SI 83)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (nil))

(insn 69 68 70 8 (parallel [
            (set (reg/f:SI 70 [ D.78152 ])
                (plus:SI (reg/f:SI 83)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
                    (const_int 4 [0x4]))
                (nil)))))

(insn 70 69 71 8 (parallel [
            (set (reg:SI 71 [ D.78153 ])
                (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                            (const_int -1 [0xffffffffffffffff])) [0 __insert_left+0 S1 A8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 87 {*zero_extendqisi2_movzbl_and}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 71 70 72 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg/f:SI 70 [ D.78152 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70 [ D.78152 ])
        (nil)))

(insn 72 71 73 8 (set (reg/f:SI 84)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (nil))

(insn 73 72 74 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 84)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84)
        (nil)))

(insn 74 73 75 8 (set (reg/f:SI 85)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __z+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (nil))

(insn 75 74 76 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 85)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 85)
        (nil)))

(insn 76 75 77 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 71 [ D.78153 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 71 [ D.78153 ])
        (nil)))

(call_insn 77 76 78 8 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06de9380 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:981 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 8 [0x8])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 12 [0xc])) [0 S4 A32]))
                    (nil))))))

(insn 78 77 79 8 (set (reg/f:SI 86)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:984 50 {*movsi_internal}
     (nil))

(insn 79 78 80 8 (set (reg:SI 72 [ D.78154 ])
        (mem/j:SI (plus:SI (reg/f:SI 86)
                (const_int 20 [0x14])) [0 this_7(D)->_M_impl._M_node_count+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:984 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86)
        (nil)))

(insn 80 79 81 8 (parallel [
            (set (reg:SI 73 [ D.78155 ])
                (plus:SI (reg:SI 72 [ D.78154 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:984 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 72 [ D.78154 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 81 80 82 8 (set (reg/f:SI 87)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:984 50 {*movsi_internal}
     (nil))

(insn 82 81 83 8 (set (mem/j:SI (plus:SI (reg/f:SI 87)
                (const_int 20 [0x14])) [0 this_7(D)->_M_impl._M_node_count+0 S4 A32])
        (reg:SI 73 [ D.78155 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:984 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (expr_list:REG_DEAD (reg:SI 73 [ D.78155 ])
            (nil))))

(insn 83 82 84 8 (parallel [
            (set (reg:SI 88)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 84 83 85 8 (set (reg/f:SI 89)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __z+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 50 {*movsi_internal}
     (nil))

(insn 85 84 86 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 89)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 89)
        (nil)))

(insn 86 85 87 8 (set (reg:SI 2 cx)
        (reg:SI 88)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 88)
        (nil)))

(call_insn 87 86 88 8 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 88 87 89 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 89 88 92 8 (set (reg:SI 75 [ D.78156 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffffffffffff4])) [0 D.76251+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 50 {*movsi_internal}
     (nil))

(insn 92 89 149 8 (set (reg:SI 76 [ <retval> ])
        (reg:SI 75 [ D.78156 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:985 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 75 [ D.78156 ])
        (nil)))

(jump_insn 149 92 150 8 (set (pc)
        (label_ref 148)) 474 {jump}
     (nil)
 -> 148)

;; Successors:  10 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76


(barrier 150 149 127)


;; Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (ab,abcall,eh)
;; bb 9 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 60
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 60
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 20 [frame] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 74 91 95

(code_label/s 127 150 137 9 204 "" [3 uses])

(note 137 127 128 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 128 137 145 9 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 145 128 130 9 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 130 145 131 9 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 131 130 132 9 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 132 131 135 9 (set (reg:SI 95)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 135 132 97 9 (set (reg:SI 91)
        (reg:SI 95)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (nil)))

(insn 97 135 102 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ cleanup.32 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:977 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ cleanup.32 ])
        (expr_list:REG_UNUSED (reg:CCZ 17 flags)
            (nil))))

(insn 102 97 103 9 (set (reg/f:SI 74 [ D.78979 ])
        (reg:SI 91)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 91)
        (nil)))

(insn 103 102 116 9 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 74 [ D.78979 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74 [ D.78979 ])
        (nil)))

(insn 116 103 104 9 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 104 116 105 9 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 105 104 148)


;; Basic block 10 , prev 9, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  8 [100.0%] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 76
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 97

(code_label 148 105 113 10 206 "" [1 uses])

(note 113 148 138 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 138 113 139 10 (parallel [
            (set (reg:SI 97)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 139 138 140 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 97)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97)
        (nil)))

(call_insn 140 139 107 10 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 107 140 110 10 (set (reg/i:SI 0 ax)
        (reg:SI 76 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:986 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 76 [ <retval> ])
        (nil)))

(insn 110 107 0 10 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:986 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; typename std::remove_reference<_Tp>::type = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZSt7forwardISt17_Rb_tree_iteratorISt4pairIKSsiEEEOT_RNSt16remove_referenceIS5_E4typeE, funcdef_no=2280, decl_uid=76515, cgraph_uid=685)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; typename std::remove_reference<_Tp>::type = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.78222 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78222 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78222 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = bool; typename std::remove_reference<_Tp>::type = bool] (_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE, funcdef_no=2281, decl_uid=76523, cgraph_uid=686)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = bool; typename std::remove_reference<_Tp>::type = bool]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.78224 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78224 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78224 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _U2 = bool; <template-parameter-2-3> = void; _T1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _T2 = bool] (_ZNSt4pairISt17_Rb_tree_iteratorIS_IKSsiEEbEC1IS3_bvEEOT_OT0_, funcdef_no=2283, decl_uid=76498, cgraph_uid=689)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best Q_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:4 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 19(l0): point = 0
   Insn 18(l0): point = 2
   Insn 17(l0): point = 4
   Insn 16(l0): point = 6
   Insn 15(l0): point = 8
   Insn 14(l0): point = 10
   Insn 13(l0): point = 12
   Insn 12(l0): point = 14
   Insn 11(l0): point = 16
   Insn 10(l0): point = 18
   Insn 9(l0): point = 20
   Insn 8(l0): point = 22
   Insn 7(l0): point = 24
   Insn 6(l0): point = 26
   Insn 2(l0): point = 28
 a0(r66): [1..2]
 a1(r61): [1..4]
 a2(r60): [5..6]
 a3(r65): [11..12]
 a4(r63): [15..18]
 a5(r64): [15..16]
 a6(r59): [17..20]
 a7(r62): [25..26]
Compressing live ranges: from 31 to 12 - 38%
Ranges after the compression:
 a0(r66): [0..1]
 a1(r61): [0..1]
 a2(r60): [2..3]
 a3(r65): [4..5]
 a4(r63): [6..9]
 a5(r64): [6..7]
 a6(r59): [8..9]
 a7(r62): [10..11]
  regions=1, blocks=3, points=12
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    6:r59  l0     0    2:r60  l0     0    1:r61  l0     1    7:r62  l0     0
    4:r63  l0     1    5:r64  l0     0    3:r65  l0     0    0:r66  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _U2 = bool; <template-parameter-2-3> = void; _T1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _T2 = bool]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d,1u} r6={1d,2u} r7={1d,8u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={2d} r18={2d} r19={2d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 136{107d,29u,0e} in 15{13 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:136 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt17_Rb_tree_iteratorISt4pairIKSsiEEEOT_RNSt16remove_referenceIS5_E4typeE") [flags 0x3]  <function_decl 07ef2200 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.78219 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (reg:SI 64)
        (mem:SI (reg/f:SI 59 [ D.78219 ]) [0 *D.78219_2+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78219 ])
        (nil)))

(insn 12 11 13 2 (set (mem/j:SI (reg/f:SI 63) [0 this_3(D)->first+0 S4 A32])
        (reg:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 63)
            (nil))))

(insn 13 12 14 2 (set (reg/f:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 14 13 15 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (nil)))

(call_insn 15 14 16 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07ef2280 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 16 15 17 2 (set (reg/f:SI 60 [ D.78220 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 17 16 18 2 (set (reg:QI 61 [ D.78221 ])
        (mem:QI (reg/f:SI 60 [ D.78220 ]) [0 *D.78220_5+0 S1 A8])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78220 ])
        (nil)))

(insn 18 17 19 2 (set (reg/f:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 19 18 0 2 (set (mem/j:QI (plus:SI (reg/f:SI 66)
                (const_int 4 [0x4])) [0 this_3(D)->second+0 S1 A32])
        (reg:QI 61 [ D.78221 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_DEAD (reg:QI 61 [ D.78221 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >&; typename std::remove_reference<_Tp>::type = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZSt7forwardIRSt17_Rb_tree_iteratorISt4pairIKSsiEEEOT_RNSt16remove_referenceIS6_E4typeE, funcdef_no=2285, decl_uid=76875, cgraph_uid=690)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 15(l0): point = 0
   Insn 12(l0): point = 2
   Insn 8(l0): point = 4
   Insn 5(l0): point = 6
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr _Tp&& std::forward(typename std::remove_reference<_Tp>::type&) [with _Tp = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >&; typename std::remove_reference<_Tp>::type = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 22{10d,12u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 8 2 (set (reg/f:SI 59 [ D.78229 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __t+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (nil))

(insn 8 5 12 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78229 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78229 ])
        (nil)))

(insn 12 8 15 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 15 12 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/move.h:78 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >&; _U2 = bool; <template-parameter-2-3> = void; _T1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _T2 = bool] (_ZNSt4pairISt17_Rb_tree_iteratorIS_IKSsiEEbEC1IRS3_bvEEOT_OT0_, funcdef_no=2287, decl_uid=76858, cgraph_uid=693)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best Q_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:4 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 19(l0): point = 0
   Insn 18(l0): point = 2
   Insn 17(l0): point = 4
   Insn 16(l0): point = 6
   Insn 15(l0): point = 8
   Insn 14(l0): point = 10
   Insn 13(l0): point = 12
   Insn 12(l0): point = 14
   Insn 11(l0): point = 16
   Insn 10(l0): point = 18
   Insn 9(l0): point = 20
   Insn 8(l0): point = 22
   Insn 7(l0): point = 24
   Insn 6(l0): point = 26
   Insn 2(l0): point = 28
 a0(r66): [1..2]
 a1(r61): [1..4]
 a2(r60): [5..6]
 a3(r65): [11..12]
 a4(r63): [15..18]
 a5(r64): [15..16]
 a6(r59): [17..20]
 a7(r62): [25..26]
Compressing live ranges: from 31 to 12 - 38%
Ranges after the compression:
 a0(r66): [0..1]
 a1(r61): [0..1]
 a2(r60): [2..3]
 a3(r65): [4..5]
 a4(r63): [6..9]
 a5(r64): [6..7]
 a6(r59): [8..9]
 a7(r62): [10..11]
  regions=1, blocks=3, points=12
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    6:r59  l0     0    2:r60  l0     0    1:r61  l0     1    7:r62  l0     0
    4:r63  l0     1    5:r64  l0     0    3:r65  l0     0    0:r66  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


constexpr std::pair<_T1, _T2>::pair(_U1&&, _U2&&) [with _U1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >&; _U2 = bool; <template-parameter-2-3> = void; _T1 = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >; _T2 = bool]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,2u} r1={3d} r2={3d,1u} r6={1d,2u} r7={1d,8u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,3u} r17={2d} r18={2d} r19={2d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 136{107d,29u,0e} in 15{13 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:136 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIRSt17_Rb_tree_iteratorISt4pairIKSsiEEEOT_RNSt16remove_referenceIS6_E4typeE") [flags 0x3]  <function_decl 07f3c400 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.78226 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (reg:SI 64)
        (mem:SI (reg/f:SI 59 [ D.78226 ]) [0 MEM[(const struct _Rb_tree_iterator &)D.78226_2]+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78226 ])
        (nil)))

(insn 12 11 13 2 (set (mem/j:SI (reg/f:SI 63) [0 this_3(D)->first+0 S4 A32])
        (reg:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 63)
            (nil))))

(insn 13 12 14 2 (set (reg/f:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 14 13 15 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (nil)))

(call_insn 15 14 16 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE") [flags 0x3]  <function_decl 07ef2280 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 16 15 17 2 (set (reg/f:SI 60 [ D.78227 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 17 16 18 2 (set (reg:QI 61 [ D.78228 ])
        (mem:QI (reg/f:SI 60 [ D.78227 ]) [0 *D.78227_5+0 S1 A8])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.78227 ])
        (nil)))

(insn 18 17 19 2 (set (reg/f:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 50 {*movsi_internal}
     (nil))

(insn 19 18 0 2 (set (mem/j:QI (plus:SI (reg/f:SI 66)
                (const_int 4 [0x4])) [0 this_3(D)->second+0 S1 A32])
        (reg:QI 61 [ D.78228 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_pair.h:137 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_DEAD (reg:QI 61 [ D.78228 ])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::pair<std::_Rb_tree_iterator<_Val>, bool> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique(_Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE16_M_insert_uniqueIS0_ISsiEEES0_ISt17_Rb_tree_iteratorIS2_EbEOT_, funcdef_no=2278, decl_uid=75693, cgraph_uid=694)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 29 n_edges 41 count 29 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a73 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a75 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a74 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a15 (r117,l0) best CREG, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a18 (r114,l0) best CREG, allocno GENERAL_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r112: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a22 (r112,l0) best AREG, allocno GENERAL_REGS
    r111: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r111,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r110: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r110,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r109: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a23 (r109,l0) best CREG, allocno GENERAL_REGS
    r108: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r108,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r107: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a36 (r107,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r106: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a35 (r106,l0) best CREG, allocno GENERAL_REGS
    r105: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a37 (r105,l0) best CREG, allocno GENERAL_REGS
    r104: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r104,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r103: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a40 (r103,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r102: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a38 (r102,l0) best CREG, allocno GENERAL_REGS
    r101: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a41 (r101,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r100: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a42 (r100,l0) best AREG, allocno GENERAL_REGS
    r99: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r99,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r98: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r98,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r97: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a43 (r97,l0) best CREG, allocno GENERAL_REGS
    r96: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r96,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r95: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a50 (r95,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r94: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a49 (r94,l0) best CREG, allocno GENERAL_REGS
    r93: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a51 (r93,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r92: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a52 (r92,l0) best AREG, allocno GENERAL_REGS
    r91: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a53 (r91,l0) best CREG, allocno GENERAL_REGS
    r90: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a55 (r90,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r89: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a54 (r89,l0) best CREG, allocno GENERAL_REGS
    r88: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r88,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r87: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a59 (r87,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r86: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a65 (r86,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r85: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a64 (r85,l0) best CREG, allocno GENERAL_REGS
    r84: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a67 (r84,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r83: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a68 (r83,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r82: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a69 (r82,l0) best AREG, allocno GENERAL_REGS
    r81: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a70 (r81,l0) best CREG, allocno GENERAL_REGS
    r80: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a71 (r80,l0) best AREG, allocno GENERAL_REGS
    r79: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a72 (r79,l0) best CREG, allocno GENERAL_REGS
    r78: preferred AD_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r78,l0) best AD_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a26 (r75,l0) best AREG, allocno GENERAL_REGS
    r74: preferred Q_REGS, alternative GENERAL_REGS, allocno GENERAL_REGS
    a28 (r74,l0) best Q_REGS, allocno GENERAL_REGS
    r73: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a29 (r73,l0) best AREG, allocno GENERAL_REGS
    r72: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a30 (r72,l0) best CREG, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r70: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a33 (r70,l0) best AREG, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a34 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a32 (r68,l0) best AREG, allocno GENERAL_REGS
    r67: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a46 (r67,l0) best AREG, allocno GENERAL_REGS
    r66: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a48 (r66,l0) best AREG, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a60 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a61 (r64,l0) best CREG, allocno GENERAL_REGS
    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a62 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a63 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a66 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a56 (r60,l0) best Q_REGS, allocno Q_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a57 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r78,l0) costs: AD_REGS:-1 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:7
  a1(r140,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r121,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:393210 FLOAT_INT_SSE_REGS:393210 ALL_REGS:393210 MEM:11
  a4(r134,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:393210 FLOAT_INT_SSE_REGS:393210 ALL_REGS:393210 MEM:7
  a5(r139,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a6(r138,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a7(r136,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a8(r137,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a9(r135,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:65535 FLOAT_INT_SSE_REGS:65535 ALL_REGS:65535 MEM:2
  a10(r129,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a11(r127,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a12(r125,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a13(r122,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a14(r77,l0) costs: AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:15
  a15(r117,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a16(r119,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a17(r118,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a18(r114,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a19(r116,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a20(r115,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a21(r113,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a22(r112,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a23(r109,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a24(r111,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a25(r110,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a26(r75,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a27(r108,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a28(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a29(r73,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a30(r72,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a31(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a32(r68,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a33(r70,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a34(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a35(r106,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a36(r107,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a37(r105,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a38(r102,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a39(r104,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a40(r103,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a41(r101,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a42(r100,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a43(r97,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a44(r99,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a45(r98,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a46(r67,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a47(r96,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a48(r66,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a49(r94,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a50(r95,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a51(r93,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a52(r92,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a53(r91,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a54(r89,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a55(r90,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a56(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a57(r59,l0) costs: AREG:-2 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a58(r88,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a59(r87,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a60(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:2 DIREG:2 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:2 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a61(r64,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a62(r63,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a63(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a64(r85,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a65(r86,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a66(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a67(r84,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a68(r83,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a69(r82,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a70(r81,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a71(r80,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a72(r79,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a73(r133,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a74(r131,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a75(r132,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 235(l0): point = 0
   Insn 232(l0): point = 2
   Insn 302(l0): point = 4
   Insn 301(l0): point = 6
   Insn 300(l0): point = 8
   Insn 229(l0): point = 11
   Insn 248(l0): point = 13
   Insn 228(l0): point = 15
   Insn 227(l0): point = 17
   Insn 267(l0): point = 20
   Insn 292(l0): point = 23
   Insn 291(l0): point = 25
   Insn 290(l0): point = 27
   Insn 289(l0): point = 29
   Insn 288(l0): point = 31
   Insn 265(l0): point = 33
   Insn 264(l0): point = 35
   Insn 263(l0): point = 37
   Insn 262(l0): point = 39
   Insn 304(l0): point = 41
   Insn 260(l0): point = 43
   Insn 322(l0): point = 46
   Insn 223(l0): point = 48
   Insn 285(l0): point = 50
   Insn 320(l0): point = 53
   Insn 217(l0): point = 55
   Insn 281(l0): point = 57
   Insn 318(l0): point = 60
   Insn 211(l0): point = 62
   Insn 277(l0): point = 64
   Insn 316(l0): point = 67
   Insn 205(l0): point = 69
   Insn 273(l0): point = 71
   Insn 314(l0): point = 74
   Insn 200(l0): point = 76
   Insn 195(l0): point = 79
   Insn 194(l0): point = 81
   Insn 193(l0): point = 83
   Insn 192(l0): point = 85
   Insn 191(l0): point = 87
   Insn 190(l0): point = 89
   Insn 189(l0): point = 91
   Insn 188(l0): point = 93
   Insn 187(l0): point = 95
   Insn 186(l0): point = 97
   Insn 311(l0): point = 100
   Insn 181(l0): point = 102
   Insn 180(l0): point = 104
   Insn 179(l0): point = 106
   Insn 178(l0): point = 108
   Insn 177(l0): point = 110
   Insn 176(l0): point = 112
   Insn 175(l0): point = 114
   Insn 174(l0): point = 116
   Insn 173(l0): point = 118
   Insn 171(l0): point = 120
   Insn 170(l0): point = 122
   Insn 169(l0): point = 124
   Insn 168(l0): point = 126
   Insn 167(l0): point = 129
   Insn 166(l0): point = 131
   Insn 247(l0): point = 133
   Insn 165(l0): point = 135
   Insn 164(l0): point = 137
   Insn 163(l0): point = 139
   Insn 162(l0): point = 141
   Insn 161(l0): point = 143
   Insn 160(l0): point = 145
   Insn 159(l0): point = 147
   Insn 158(l0): point = 149
   Insn 157(l0): point = 151
   Insn 156(l0): point = 153
   Insn 155(l0): point = 155
   Insn 153(l0): point = 158
   Insn 152(l0): point = 160
   Insn 151(l0): point = 162
   Insn 149(l0): point = 164
   Insn 148(l0): point = 166
   Insn 147(l0): point = 169
   Insn 146(l0): point = 171
   Insn 246(l0): point = 173
   Insn 145(l0): point = 175
   Insn 144(l0): point = 177
   Insn 143(l0): point = 179
   Insn 142(l0): point = 181
   Insn 141(l0): point = 183
   Insn 140(l0): point = 185
   Insn 139(l0): point = 187
   Insn 138(l0): point = 189
   Insn 137(l0): point = 191
   Insn 136(l0): point = 193
   Insn 135(l0): point = 195
   Insn 134(l0): point = 197
   Insn 133(l0): point = 199
   Insn 132(l0): point = 201
   Insn 131(l0): point = 203
   Insn 128(l0): point = 206
   Insn 127(l0): point = 208
   Insn 126(l0): point = 210
   Insn 309(l0): point = 213
   Insn 121(l0): point = 215
   Insn 120(l0): point = 217
   Insn 119(l0): point = 219
   Insn 118(l0): point = 221
   Insn 117(l0): point = 223
   Insn 116(l0): point = 225
   Insn 115(l0): point = 227
   Insn 114(l0): point = 229
   Insn 113(l0): point = 231
   Insn 111(l0): point = 233
   Insn 110(l0): point = 235
   Insn 109(l0): point = 237
   Insn 108(l0): point = 239
   Insn 107(l0): point = 242
   Insn 106(l0): point = 244
   Insn 245(l0): point = 246
   Insn 105(l0): point = 248
   Insn 104(l0): point = 250
   Insn 103(l0): point = 252
   Insn 102(l0): point = 254
   Insn 101(l0): point = 256
   Insn 100(l0): point = 258
   Insn 99(l0): point = 260
   Insn 98(l0): point = 262
   Insn 97(l0): point = 264
   Insn 96(l0): point = 266
   Insn 95(l0): point = 268
   Insn 93(l0): point = 271
   Insn 92(l0): point = 273
   Insn 91(l0): point = 275
   Insn 90(l0): point = 277
   Insn 89(l0): point = 279
   Insn 88(l0): point = 281
   Insn 87(l0): point = 283
   Insn 86(l0): point = 285
   Insn 85(l0): point = 287
   Insn 84(l0): point = 289
   Insn 83(l0): point = 291
   Insn 82(l0): point = 293
   Insn 81(l0): point = 295
   Insn 80(l0): point = 297
   Insn 79(l0): point = 299
   Insn 77(l0): point = 302
   Insn 76(l0): point = 304
   Insn 75(l0): point = 306
   Insn 74(l0): point = 308
   Insn 73(l0): point = 310
   Insn 72(l0): point = 312
   Insn 71(l0): point = 314
   Insn 70(l0): point = 316
   Insn 68(l0): point = 319
   Insn 67(l0): point = 321
   Insn 65(l0): point = 323
   Insn 64(l0): point = 325
   Insn 61(l0): point = 328
   Insn 58(l0): point = 331
   Insn 57(l0): point = 333
   Insn 56(l0): point = 335
   Insn 55(l0): point = 337
   Insn 307(l0): point = 340
   Insn 50(l0): point = 342
   Insn 49(l0): point = 344
   Insn 48(l0): point = 346
   Insn 47(l0): point = 348
   Insn 45(l0): point = 351
   Insn 44(l0): point = 353
   Insn 43(l0): point = 355
   Insn 41(l0): point = 357
   Insn 40(l0): point = 359
   Insn 39(l0): point = 362
   Insn 38(l0): point = 364
   Insn 244(l0): point = 366
   Insn 37(l0): point = 368
   Insn 36(l0): point = 370
   Insn 35(l0): point = 372
   Insn 34(l0): point = 374
   Insn 33(l0): point = 376
   Insn 32(l0): point = 378
   Insn 31(l0): point = 380
   Insn 30(l0): point = 382
   Insn 29(l0): point = 384
   Insn 28(l0): point = 386
   Insn 27(l0): point = 388
   Insn 25(l0): point = 390
   Insn 24(l0): point = 393
   Insn 243(l0): point = 395
   Insn 23(l0): point = 397
   Insn 22(l0): point = 399
   Insn 21(l0): point = 401
   Insn 20(l0): point = 403
   Insn 305(l0): point = 406
   Insn 16(l0): point = 408
   Insn 15(l0): point = 410
   Insn 14(l0): point = 412
   Insn 13(l0): point = 414
   Insn 12(l0): point = 416
   Insn 11(l0): point = 418
   Insn 10(l0): point = 420
   Insn 9(l0): point = 422
   Insn 8(l0): point = 424
   Insn 7(l0): point = 426
   Insn 6(l0): point = 428
   Insn 258(l0): point = 430
   Insn 257(l0): point = 432
   Insn 256(l0): point = 434
   Insn 255(l0): point = 436
   Insn 254(l0): point = 438
   Insn 253(l0): point = 440
   Insn 252(l0): point = 442
   Insn 251(l0): point = 444
   Insn 250(l0): point = 446
   Insn 249(l0): point = 448
   Insn 2(l0): point = 450
 a0(r78 [0]): [74..76] [3..10]
 a0(r78 [1]): [74..76] [3..10]
 a1(r140): [7..8]
 a2(r76): [16..17]
 a3(r121): [67..69] [60..62] [53..55] [46..48] [18..20]
 a4(r134): [72..73] [65..66] [58..59] [51..52] [21..35]
 a5(r139): [24..25]
 a6(r138): [26..27]
 a7(r136): [28..29]
 a8(r137): [30..31]
 a9(r135): [33..33]
 a10(r129): [49..50]
 a11(r127): [56..57]
 a12(r125): [63..64]
 a13(r122): [70..71]
 a14(r77 [0]): [213..215] [100..102] [77..79]
 a14(r77 [1]): [213..215] [100..102] [77..79]
 a15(r117): [86..95]
 a16(r119): [88..89]
 a17(r118): [92..93]
 a18(r114): [109..118]
 a19(r116): [111..112]
 a20(r115): [115..116]
 a21(r113): [121..122]
 a22(r112): [123..124]
 a23(r109): [132..145]
 a24(r111): [136..137]
 a25(r110): [140..141]
 a26(r75): [144..147]
 a27(r108): [152..153]
 a28(r74): [161..162]
 a29(r73): [163..164]
 a30(r72): [172..179]
 a31(r71): [176..181]
 a32(r68): [178..191]
 a33(r70): [182..183]
 a34(r69): [188..189]
 a35(r106): [198..203]
 a36(r107): [200..201]
 a37(r105): [209..210]
 a38(r102): [222..231]
 a39(r104): [224..225]
 a40(r103): [228..229]
 a41(r101): [234..235]
 a42(r100): [236..237]
 a43(r97): [245..258]
 a44(r99): [249..250]
 a45(r98): [253..254]
 a46(r67): [257..260]
 a47(r96): [265..266]
 a48(r66): [274..275]
 a49(r94): [282..287]
 a50(r95): [284..285]
 a51(r93): [290..291]
 a52(r92): [292..293]
 a53(r91): [298..299]
 a54(r89): [311..316]
 a55(r90): [313..314]
 a56(r60): [322..323]
 a57(r59): [340..342] [329..331]
 a58(r88): [336..337]
 a59(r87): [347..348]
 a60(r65): [356..357]
 a61(r64): [365..372]
 a62(r63): [369..374]
 a63(r62): [371..388]
 a64(r85): [381..386]
 a65(r86): [383..384]
 a66(r61): [389..390]
 a67(r84): [398..399]
 a68(r83): [402..403]
 a69(r82): [411..412]
 a70(r81): [417..418]
 a71(r80): [421..422]
 a72(r79): [427..428]
 a73(r133): [433..434]
 a74(r131): [437..444]
 a75(r132): [439..440]
Compressing live ranges: from 453 to 144 - 31%
Ranges after the compression:
 a0(r78 [0]): [40..41] [0..1]
 a0(r78 [1]): [40..41] [0..1]
 a1(r140): [0..1]
 a2(r76): [2..3]
 a3(r121): [34..35] [28..29] [22..23] [16..17] [4..5]
 a4(r134): [38..39] [32..33] [26..27] [20..21] [6..15]
 a5(r139): [6..7]
 a6(r138): [8..9]
 a7(r136): [10..11]
 a8(r137): [12..13]
 a9(r135): [14..14]
 a10(r129): [18..19]
 a11(r127): [24..25]
 a12(r125): [30..31]
 a13(r122): [36..37]
 a14(r77 [0]): [80..81] [48..49] [42..43]
 a14(r77 [1]): [80..81] [48..49] [42..43]
 a15(r117): [44..47]
 a16(r119): [44..45]
 a17(r118): [46..47]
 a18(r114): [50..53]
 a19(r116): [50..51]
 a20(r115): [52..53]
 a21(r113): [54..55]
 a22(r112): [56..57]
 a23(r109): [58..63]
 a24(r111): [58..59]
 a25(r110): [60..61]
 a26(r75): [62..63]
 a27(r108): [64..65]
 a28(r74): [66..67]
 a29(r73): [68..69]
 a30(r72): [70..71]
 a31(r71): [70..71]
 a32(r68): [70..75]
 a33(r70): [72..73]
 a34(r69): [74..75]
 a35(r106): [76..77]
 a36(r107): [76..77]
 a37(r105): [78..79]
 a38(r102): [82..85]
 a39(r104): [82..83]
 a40(r103): [84..85]
 a41(r101): [86..87]
 a42(r100): [88..89]
 a43(r97): [90..95]
 a44(r99): [90..91]
 a45(r98): [92..93]
 a46(r67): [94..95]
 a47(r96): [96..97]
 a48(r66): [98..99]
 a49(r94): [100..101]
 a50(r95): [100..101]
 a51(r93): [102..103]
 a52(r92): [104..105]
 a53(r91): [106..107]
 a54(r89): [108..109]
 a55(r90): [108..109]
 a56(r60): [110..111]
 a57(r59): [116..117] [112..113]
 a58(r88): [114..115]
 a59(r87): [118..119]
 a60(r65): [120..121]
 a61(r64): [122..123]
 a62(r63): [122..123]
 a63(r62): [122..125]
 a64(r85): [124..125]
 a65(r86): [124..125]
 a66(r61): [126..127]
 a67(r84): [128..129]
 a68(r83): [130..131]
 a69(r82): [132..133]
 a70(r81): [134..135]
 a71(r80): [136..137]
 a72(r79): [138..139]
 a73(r133): [140..141]
 a74(r131): [142..143]
 a75(r132): [142..143]
  regions=1, blocks=29, points=144
    allocnos=76 (big 2), copies=0, conflicts=0, ranges=93
Disposition:
   57:r59  l0     0   56:r60  l0     0   66:r61  l0     0   63:r62  l0   mem
   62:r63  l0     0   61:r64  l0     1   60:r65  l0     0   48:r66  l0     0
   46:r67  l0     0   32:r68  l0   mem   34:r69  l0     0   33:r70  l0     0
   31:r71  l0     1   30:r72  l0     0   29:r73  l0     0   28:r74  l0     0
   26:r75  l0     0    2:r76  l0     0   14:r77  l0     0    0:r78  l0   mem
   72:r79  l0     0   71:r80  l0     0   70:r81  l0     0   69:r82  l0     0
   68:r83  l0     0   67:r84  l0     0   64:r85  l0     0   65:r86  l0     1
   59:r87  l0     0   58:r88  l0     0   54:r89  l0     0   55:r90  l0     1
   53:r91  l0     0   52:r92  l0     0   51:r93  l0     0   49:r94  l0     0
   50:r95  l0     1   47:r96  l0     0   43:r97  l0     1   45:r98  l0     0
   44:r99  l0     0   42:r100 l0     0   41:r101 l0     0   38:r102 l0     0
   40:r103 l0     1   39:r104 l0     1   37:r105 l0     0   35:r106 l0     0
   36:r107 l0     1   27:r108 l0     0   23:r109 l0     1   25:r110 l0     0
   24:r111 l0     0   22:r112 l0     0   21:r113 l0     0   18:r114 l0     0
   20:r115 l0     1   19:r116 l0     1   15:r117 l0     0   17:r118 l0     1
   16:r119 l0     1    3:r121 l0     0   13:r122 l0     0   12:r125 l0     0
   11:r127 l0     0   10:r129 l0     0   74:r131 l0     0   75:r132 l0     1
   73:r133 l0     0    4:r134 l0     0    9:r135 l0     1    7:r136 l0     1
    8:r137 l0     1    6:r138 l0     1    5:r139 l0     1    1:r140 l0     0
+++Costs: overall -15, reg -30, mem 15, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
deleting insn with uid = 265.
Deleted 1 trivially dead insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 29 n_edges 41 count 29 (    1)


std::pair<std::_Rb_tree_iterator<_Val>, bool> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_insert_unique(_Arg&&) [with _Arg = std::pair<std::basic_string<char>, int>; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 1[dx] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={27d,18u} r1={27d,2u} r2={40d,16u} r6={2d,30u} r7={23d,155u} r8={24d} r9={24d} r10={24d} r11={24d} r12={24d} r13={24d} r14={24d} r15={24d} r16={1d,31u} r17={61d,6u} r18={24d} r19={24d} r20={2d,93u,8e} r21={24d} r22={24d} r23={24d} r24={24d} r25={24d} r26={24d} r27={24d} r28={24d} r29={24d} r30={24d} r31={24d} r32={24d} r33={24d} r34={24d} r35={24d} r36={24d} r37={24d} r38={24d} r39={24d} r40={24d} r41={24d} r42={24d} r43={24d} r44={24d} r45={24d} r46={24d} r47={24d} r48={24d} r49={24d} r50={24d} r51={24d} r52={24d} r59={2d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r70={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,1u} r76={1d,1u} r77={3d,1u} r78={1d,1u} r79={1d,1u} r80={1d,1u} r81={1d,1u} r82={1d,1u} r83={1d,1u} r84={1d,1u} r85={1d,1u} r86={1d,1u} r87={1d,1u} r88={1d,1u} r89={1d,1u} r90={1d,1u} r91={1d,1u} r92={1d,1u} r93={1d,1u} r94={1d,1u} r95={1d,1u} r96={1d,1u} r97={1d,1u} r98={1d,1u} r99={1d,1u} r100={1d,1u} r101={1d,1u} r102={1d,1u} r103={1d,1u} r104={1d,1u} r105={1d,1u} r106={1d,1u} r107={1d,1u} r108={1d,1u} r109={1d,1u} r110={1d,1u} r111={1d,1u} r112={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r121={5d,1u} r122={1d,1u} r125={1d,1u} r127={1d,1u} r129={1d,1u} r131={1d,3u} r132={1d,1u} r133={1d,1u} r134={1d,5u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 1713{1273d,432u,8e} in 212{188 regular + 24 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 79 80 81 82 131 132 133

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1272 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 249 2 NOTE_INSN_FUNCTION_BEG)

(insn 249 3 250 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -112 [0xffffffffffffff90])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 250 249 251 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -108 [0xffffffffffffff94])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2278") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 251 250 252 2 (parallel [
            (set (reg:SI 131)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -104 [0xffffffffffffff98])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 252 251 253 2 (set (mem:SI (reg:SI 131) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 253 252 254 2 (set (reg/f:SI 132)
        (label_ref:SI 259)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 259 (nil)))

(insn 254 253 255 2 (set (mem:SI (plus:SI (reg:SI 131)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 132)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 132)
        (nil)))

(insn 255 254 256 2 (set (mem:SI (plus:SI (reg:SI 131)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))

(insn 256 255 257 2 (parallel [
            (set (reg:SI 133)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 257 256 258 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 133)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))

(call_insn 258 257 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 258 7 2 (set (reg:SI 79)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1279 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 79)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1279 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 79)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_M_beginEv") [flags 0x3]  <function_decl 07ae5580 _M_begin>) [0 _M_begin S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1279 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg:SI 80)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1279 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])
        (reg:SI 80)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1279 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))

(insn 11 10 12 2 (set (reg:SI 81)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1280 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (reg:SI 2 cx)
        (reg:SI 81)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1280 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 81)
        (nil)))

(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_M_endEv") [flags 0x3]  <function_decl 07ae5680 _M_end>) [0 _M_end S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1280 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 14 13 15 2 (set (reg:SI 82)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1280 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 15 14 16 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __y+0 S4 A32])
        (reg:SI 82)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1280 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 82)
        (nil)))

(insn 16 15 305 2 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -9 [0xfffffffffffffff7])) [0 __comp+0 S1 A8])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1281 52 {*movqi_internal}
     (nil))

(jump_insn 305 16 306 2 (set (pc)
        (label_ref 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1282 474 {jump}
     (nil)
 -> 62)

;; Successors:  9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


(barrier 306 305 66)


;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 83 84

(code_label 66 306 19 3 219 "" [1 uses])

(note 19 66 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 3 (set (reg/f:SI 83)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1284 50 {*movsi_internal}
     (nil))

(insn 21 20 22 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __y+0 S4 A32])
        (reg/f:SI 83)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1284 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 83)
        (nil)))

(insn 22 21 23 3 (set (reg/f:SI 84)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (nil))

(insn 23 22 243 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 84)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 84)
        (nil)))

(insn 243 23 24 3 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (nil))

(call_insn 24 243 237 3 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ae5800 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 1 [0x1])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  25 (ab,abcall,eh) 4 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 61 62 63 64 85 86

(note 237 24 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 237 27 4 (set (reg/f:SI 61 [ D.78193 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 27 25 28 4 (set (reg/f:SI 62 [ D.78169 ])
        (reg/f:SI 61 [ D.78193 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.78193 ])
        (nil)))

(insn 28 27 29 4 (parallel [
            (set (reg:SI 85)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -61 [0xffffffffffffffc3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 29 28 30 4 (set (reg/f:SI 86)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (nil))

(insn 30 29 31 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 86)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 86)
        (nil)))

(insn 31 30 32 4 (set (reg:SI 2 cx)
        (reg:SI 85)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 85)
        (nil)))

(call_insn 32 31 33 4 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 33 32 34 4 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 34 33 35 4 (set (reg/f:SI 63 [ D.78170 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 35 34 36 4 (set (reg/f:SI 64 [ D.78171 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (nil))

(insn 36 35 37 4 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 62 [ D.78169 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.78169 ])
        (nil)))

(insn 37 36 244 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63 [ D.78170 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.78170 ])
        (nil)))

(insn 244 37 38 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (nil))

(insn 38 244 39 4 (set (reg:SI 2 cx)
        (reg/f:SI 64 [ D.78171 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.78171 ])
        (nil)))

(call_insn 39 38 238 4 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 2 [0x2])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  25 (ab,abcall,eh) 5 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 65

(note 238 39 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 40 238 41 5 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 41 40 43 5 (set (reg:QI 65 [ D.78194 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 43 41 44 5 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -9 [0xfffffffffffffff7])) [0 __comp+0 S1 A8])
        (reg:QI 65 [ D.78194 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1285 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 65 [ D.78194 ])
        (nil)))

(insn 44 43 45 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])) [0 __comp+0 S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 45 44 46 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 53)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 53)

;; Successors:  6 (fallthru) 7
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 87

(note 46 45 47 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 6 (set (reg/f:SI 87)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (nil))

(insn 48 47 49 6 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 87)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 87)
        (nil)))

(call_insn 49 48 50 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE7_S_leftEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5880 _S_left>) [0 _S_left S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 50 49 307 6 (set (reg/f:SI 59 [ iftmp.33 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(jump_insn 307 50 308 6 (set (pc)
        (label_ref 59)) 474 {jump}
     (nil)
 -> 59)

;; Successors:  8 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59


(barrier 308 307 53)


;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 88

(code_label 53 308 54 7 217 "" [1 uses])

(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 55 54 56 7 (set (reg/f:SI 88)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (nil))

(insn 56 55 57 7 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 88)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 88)
        (nil)))

(call_insn 57 56 58 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5980 _S_right>) [0 _S_right S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 58 57 59 7 (set (reg/f:SI 59 [ iftmp.33 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

;; Successors:  8 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59



;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  7 (fallthru) 6 [100.0%] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59
;; lr  def 	

(code_label 59 58 60 8 218 "" [1 uses])

(note 60 59 61 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 8 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])
        (reg/f:SI 59 [ iftmp.33 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ iftmp.33 ])
        (nil)))

;; Successors:  9 (fallthru,dfs_back)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  8 (fallthru,dfs_back) 2 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags] 60

(code_label 62 61 63 9 216 "" [1 uses])

(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 65 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1282 2 {*cmpsi_ccno_1}
     (nil))

(insn 65 64 67 9 (set (reg:QI 60 [ D.78168 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1282 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))

(insn 67 65 68 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ D.78168 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1282 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ D.78168 ])
        (nil)))

(jump_insn 68 67 69 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 66)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1282 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 66)

;; Successors:  3 10 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  9 (fallthru)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 89 90

(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 70 69 71 10 (parallel [
            (set (reg:SI 89)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 71 70 72 10 (set (reg/f:SI 90)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 50 {*movsi_internal}
     (nil))

(insn 72 71 73 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 90)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 90)
        (nil)))

(insn 73 72 74 10 (set (reg:SI 2 cx)
        (reg:SI 89)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 89)
        (nil)))

(call_insn 74 73 75 10 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 75 74 76 10 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1288 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 76 75 77 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -9 [0xfffffffffffffff7])) [0 __comp+0 S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1289 0 {*cmpqi_ccno_1}
     (nil))

(jump_insn 77 76 78 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 129)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1289 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 129)

;; Successors:  11 (fallthru) 15
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  10 (fallthru)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 66 91 92 93 94 95

(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 11 (set (reg:SI 91)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (nil))

(insn 80 79 81 11 (set (reg:SI 2 cx)
        (reg:SI 91)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 91)
        (nil)))

(call_insn 81 80 82 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE5beginEv") [flags 0x3]  <function_decl 07af1580 begin>) [0 begin S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 82 81 83 11 (set (reg:SI 92)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 83 82 84 11 (set (reg:SI 93)
        (reg:SI 92)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 92)
        (nil)))

(insn 84 83 85 11 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -60 [0xffffffffffffffc4])) [0 D.76263+0 S4 A32])
        (reg:SI 93)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 93)
        (nil)))

(insn 85 84 86 11 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 86 85 87 11 (parallel [
            (set (reg:SI 95)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -60 [0xffffffffffffffc4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 87 86 88 11 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 95)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 95)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -60 [0xffffffffffffffc4]))
            (nil))))

(insn 88 87 89 11 (set (reg:SI 2 cx)
        (reg:SI 94)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 94)
        (nil)))

(call_insn 89 88 90 11 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt17_Rb_tree_iteratorISt4pairIKSsiEEeqERKS3_") [flags 0x3]  <function_decl 07d09500 operator==>) [0 operator== S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 90 89 91 11 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 91 90 92 11 (set (reg:QI 66 [ retval.34 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 92 91 93 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 66 [ retval.34 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 66 [ retval.34 ])
        (nil)))

(jump_insn 93 92 94 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 124)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1291 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 124)

;; Successors:  12 (fallthru) 14
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  11 (fallthru)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 67 96 97 98 99

(note 94 93 95 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 12 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -45 [0xffffffffffffffd3])) [0 D.76506+0 S1 A8])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 52 {*movqi_internal}
     (nil))

(insn 96 95 97 12 (set (reg/f:SI 96)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (nil))

(insn 97 96 98 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 96)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 96)
        (nil)))

(call_insn 98 97 99 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 99 98 100 12 (set (reg/f:SI 67 [ D.78182 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 100 99 101 12 (set (reg:SI 97)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (nil))

(insn 101 100 102 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 67 [ D.78182 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67 [ D.78182 ])
        (nil)))

(insn 102 101 103 12 (set (reg/f:SI 98)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (nil))

(insn 103 102 104 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 98)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 98)
        (nil)))

(insn 104 103 105 12 (set (reg/f:SI 99)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (nil))

(insn 105 104 245 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 99)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 99)
        (nil)))

(insn 245 105 106 12 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int 3 [0x3])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (nil))

(insn 106 245 107 12 (set (reg:SI 2 cx)
        (reg:SI 97)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 97)
        (nil)))

(call_insn 107 106 239 12 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 3 [0x3])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  25 (ab,abcall,eh) 13 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  12 (fallthru)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 77 100 101 102 103 104

(note 239 107 108 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 108 239 109 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 109 108 110 13 (set (reg:SI 100)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 110 109 111 13 (set (reg:SI 101)
        (reg:SI 100)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 100)
        (nil)))

(insn 111 110 113 13 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 D.76264+0 S4 A32])
        (reg:SI 101)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 101)
        (nil)))

(insn 113 111 114 13 (parallel [
            (set (reg:SI 102)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 114 113 115 13 (parallel [
            (set (reg:SI 103)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -45 [0xffffffffffffffd3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 115 114 116 13 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 103)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 103)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -45 [0xffffffffffffffd3]))
            (nil))))

(insn 116 115 117 13 (parallel [
            (set (reg:SI 104)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -44 [0xffffffffffffffd4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 117 116 118 13 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 104)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 104)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4]))
            (nil))))

(insn 118 117 119 13 (set (reg:SI 2 cx)
        (reg:SI 102)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 102)
        (nil)))

(call_insn 119 118 120 13 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISt17_Rb_tree_iteratorIS_IKSsiEEbEC1IS3_bvEEOT_OT0_") [flags 0x3]  <function_decl 07ef2100 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 120 119 121 13 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 121 120 309 13 (set (reg:DI 77 [ D.78181 ])
        (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -56 [0xffffffffffffffc8])) [0 D.76543+0 S8 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1293 49 {*movdi_internal}
     (nil))

(jump_insn 309 121 310 13 (set (pc)
        (label_ref 198)) 474 {jump}
     (nil)
 -> 198)

;; Successors:  20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77


(barrier 310 309 124)


;; Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  11
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 105

(code_label 124 310 125 14 221 "" [1 uses])

(note 125 124 126 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 14 (parallel [
            (set (reg:SI 105)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1295 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 127 126 128 14 (set (reg:SI 2 cx)
        (reg:SI 105)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1295 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 105)
        (nil)))

(call_insn 128 127 129 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEmmEv") [flags 0x3]  <function_decl 07d09400 operator-->) [0 operator-- S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1295 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_UNUSED (reg:SI 0 ax)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  15 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  10 14 (fallthru)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 68 69 70 71 72 106 107

(code_label 129 128 130 15 220 "" [1 uses])

(note 130 129 131 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 131 130 132 15 (parallel [
            (set (reg:SI 106)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -37 [0xffffffffffffffdb])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 132 131 133 15 (set (reg/f:SI 107)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (nil))

(insn 133 132 134 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 107)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 107)
        (nil)))

(insn 134 133 135 15 (set (reg:SI 2 cx)
        (reg:SI 106)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 106)
        (nil)))

(call_insn 135 134 136 15 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclIS0_ISsiEEERNT_10first_typeERS6_") [flags 0x3]  <function_decl 07e5e480 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 136 135 137 15 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 137 136 138 15 (set (reg/f:SI 68 [ D.78185 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 138 137 139 15 (set (reg/f:SI 69 [ D.78186 ])
        (mem/f/j/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 __j._M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (nil))

(insn 139 138 140 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 69 [ D.78186 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69 [ D.78186 ])
        (nil)))

(call_insn 140 139 141 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt18_Rb_tree_node_base") [flags 0x3]  <function_decl 07ae5b00 _S_key>) [0 _S_key S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 141 140 142 15 (set (reg/f:SI 70 [ D.78200 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 142 141 143 15 (set (reg/f:SI 71 [ D.78187 ])
        (reg/f:SI 70 [ D.78200 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 70 [ D.78200 ])
        (nil)))

(insn 143 142 144 15 (set (reg/f:SI 72 [ D.78188 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (nil))

(insn 144 143 145 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 68 [ D.78185 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 68 [ D.78185 ])
        (nil)))

(insn 145 144 246 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 71 [ D.78187 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 71 [ D.78187 ])
        (nil)))

(insn 246 145 146 15 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int 4 [0x4])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (nil))

(insn 146 246 147 15 (set (reg:SI 2 cx)
        (reg/f:SI 72 [ D.78188 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 72 [ D.78188 ])
        (nil)))

(call_insn 147 146 240 15 (parallel [
            (set (reg:QI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt4lessISsEclERKSsS2_") [flags 0x3]  <function_decl 07ac3b80 operator()>) [0 operator() S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 4 [0x4])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  25 (ab,abcall,eh) 16 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  15 (fallthru)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 73 74

(note 240 147 148 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 148 240 149 16 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 149 148 151 16 (set (reg:QI 73 [ D.78201 ])
        (reg:QI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 0 ax)
        (nil)))

(insn 151 149 152 16 (set (reg:QI 74 [ retval.35 ])
        (reg:QI 73 [ D.78201 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 52 {*movqi_internal}
     (expr_list:REG_DEAD (reg:QI 73 [ D.78201 ])
        (nil)))

(insn 152 151 153 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 74 [ retval.35 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 74 [ retval.35 ])
        (nil)))

(jump_insn 153 152 154 16 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1297 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 184)

;; Successors:  17 (fallthru) 19
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  16 (fallthru)
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 75 108 109 110 111

(note 154 153 155 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 155 154 156 17 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -25 [0xffffffffffffffe7])) [0 D.76745+0 S1 A8])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 52 {*movqi_internal}
     (nil))

(insn 156 155 157 17 (set (reg/f:SI 108)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __v+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (nil))

(insn 157 156 158 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 108)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 108)
        (nil)))

(call_insn 158 157 159 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 159 158 160 17 (set (reg/f:SI 75 [ D.78191 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 160 159 161 17 (set (reg:SI 109)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -84 [0xffffffffffffffac])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (nil))

(insn 161 160 162 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 75 [ D.78191 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 75 [ D.78191 ])
        (nil)))

(insn 162 161 163 17 (set (reg/f:SI 110)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffffffffffff8])) [0 __y+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (nil))

(insn 163 162 164 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 110)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 110)
        (nil)))

(insn 164 163 165 17 (set (reg/f:SI 111)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (nil))

(insn 165 164 247 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 111)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 111)
        (nil)))

(insn 247 165 166 17 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int 5 [0x5])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (nil))

(insn 166 247 167 17 (set (reg:SI 2 cx)
        (reg:SI 109)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 109)
        (nil)))

(call_insn 167 166 241 17 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE10_M_insert_IS0_ISsiEEESt17_Rb_tree_iteratorIS2_EPKSt18_Rb_tree_node_baseSF_OT_") [flags 0x3]  <function_decl 07e5e500 _M_insert_>) [0 _M_insert_ S1 A8])
                    (const_int 12 [0xc])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 12 [0xc])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 5 [0x5])
            (expr_list:REG_ARGS_SIZE (const_int -12 [0xfffffffffffffff4])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                                (const_int 8 [0x8])) [0 S4 A32]))
                    (nil))))))

;; Successors:  25 (ab,abcall,eh) 18 (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  17 (fallthru)
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 77 112 113 114 115 116

(note 241 167 168 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 168 241 169 18 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -12 [0xfffffffffffffff4])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 169 168 170 18 (set (reg:SI 112)
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 170 169 171 18 (set (reg:SI 113)
        (reg:SI 112)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 112)
        (nil)))

(insn 171 170 173 18 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8])) [0 D.76744+0 S4 A32])
        (reg:SI 113)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 113)
        (nil)))

(insn 173 171 174 18 (parallel [
            (set (reg:SI 114)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 174 173 175 18 (parallel [
            (set (reg:SI 115)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -25 [0xffffffffffffffe7])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 175 174 176 18 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 115)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 115)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -25 [0xffffffffffffffe7]))
            (nil))))

(insn 176 175 177 18 (parallel [
            (set (reg:SI 116)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 177 176 178 18 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 116)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 116)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffffffffffe8]))
            (nil))))

(insn 178 177 179 18 (set (reg:SI 2 cx)
        (reg:SI 114)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 114)
        (nil)))

(call_insn 179 178 180 18 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISt17_Rb_tree_iteratorIS_IKSsiEEbEC1IS3_bvEEOT_OT0_") [flags 0x3]  <function_decl 07ef2100 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 180 179 181 18 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 181 180 311 18 (set (reg:DI 77 [ D.78181 ])
        (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -36 [0xffffffffffffffdc])) [0 D.76746+0 S8 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1299 49 {*movdi_internal}
     (nil))

(jump_insn 311 181 312 18 (set (pc)
        (label_ref 198)) 474 {jump}
     (nil)
 -> 198)

;; Successors:  20 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77


(barrier 312 311 184)


;; Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  16
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 77 117 118 119

(code_label 184 312 185 19 223 "" [1 uses])

(note 185 184 186 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 186 185 187 19 (set (mem/c:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -10 [0xfffffffffffffff6])) [0 D.76866+0 S1 A16])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 52 {*movqi_internal}
     (nil))

(insn 187 186 188 19 (parallel [
            (set (reg:SI 117)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -20 [0xffffffffffffffec])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 188 187 189 19 (parallel [
            (set (reg:SI 118)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -10 [0xfffffffffffffff6])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 189 188 190 19 (set (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 118)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -10 [0xfffffffffffffff6]))
            (nil))))

(insn 190 189 191 19 (parallel [
            (set (reg:SI 119)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 191 190 192 19 (set (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 119)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc]))
            (nil))))

(insn 192 191 193 19 (set (reg:SI 2 cx)
        (reg:SI 117)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 117)
        (nil)))

(call_insn 193 192 194 19 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt4pairISt17_Rb_tree_iteratorIS_IKSsiEEbEC1IRS3_bvEEOT_OT0_") [flags 0x3]  <function_decl 07f3c300 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 194 193 195 19 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 195 194 198 19 (set (reg:DI 77 [ D.78181 ])
        (mem/c:DI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 D.76895+0 S8 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1300 49 {*movdi_internal}
     (nil))

;; Successors:  20 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77



;; Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  19 (fallthru) 13 [100.0%]  18 [100.0%] 
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 77
;; lr  def 	 78

(code_label 198 195 199 20 224 "" [2 uses])

(note 199 198 200 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 314 20 (set (reg:DI 78 [ <retval> ])
        (reg:DI 77 [ D.78181 ])) 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 77 [ D.78181 ])
        (nil)))

(jump_insn 314 200 315 20 (set (pc)
        (label_ref 313)) 474 {jump}
     (nil)
 -> 313)

;; Successors:  28 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78


(barrier 315 314 272)


;; Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 121 122

(code_label 272 315 275 21 232 "" [1 uses])

(note 275 272 273 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 273 275 205 21 (set (reg:SI 122)
        (reg:SI 134)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

(insn 205 273 316 21 (set (reg:SI 121)
        (reg:SI 122)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))

(jump_insn 316 205 317 21 (set (pc)
        (label_ref 225)) 474 {jump}
     (nil)
 -> 225)

;; Successors:  27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121


(barrier 317 316 276)


;; Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 121 125

(code_label 276 317 279 22 233 "" [1 uses])

(note 279 276 277 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 277 279 211 22 (set (reg:SI 125)
        (reg:SI 134)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

(insn 211 277 318 22 (set (reg:SI 121)
        (reg:SI 125)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))

(jump_insn 318 211 319 22 (set (pc)
        (label_ref 225)) 474 {jump}
     (nil)
 -> 225)

;; Successors:  27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121


(barrier 319 318 280)


;; Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 121 127

(code_label 280 319 283 23 234 "" [1 uses])

(note 283 280 281 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 281 283 217 23 (set (reg:SI 127)
        (reg:SI 134)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

(insn 217 281 320 23 (set (reg:SI 121)
        (reg:SI 127)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))

(jump_insn 320 217 321 23 (set (pc)
        (label_ref 225)) 474 {jump}
     (nil)
 -> 225)

;; Successors:  27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121


(barrier 321 320 284)


;; Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 121 129

(code_label 284 321 287 24 235 "" [1 uses])

(note 287 284 285 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 285 287 223 24 (set (reg:SI 129)
        (reg:SI 134)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

(insn 223 285 322 24 (set (reg:SI 121)
        (reg:SI 129)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))

(jump_insn 322 223 323 24 (set (pc)
        (label_ref 225)) 474 {jump}
     (nil)
 -> 225)

;; Successors:  27 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121


(barrier 323 322 259)


;; Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (ab,abcall,eh) 4 (ab,abcall,eh) 12 (ab,abcall,eh) 15 (ab,abcall,eh) 17 (ab,abcall,eh)
;; bb 25 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 25 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 17 [flags] 20 [frame] 134 136 137 138 139

(code_label/s 259 323 299 25 230 "" [3 uses])

(note 299 259 260 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 260 299 304 25 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 304 260 262 25 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 262 304 263 25 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 263 262 264 25 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 264 263 288 25 (set (reg:SI 134)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -128 [0xffffffffffffff80])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 288 264 289 25 (set (reg:SI 137)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 289 288 290 25 (parallel [
            (set (reg:SI 136)
                (ashift:SI (reg:SI 137)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 385 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (ashift:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
                    (const_int 2 [0x2]))
                (nil)))))

(insn 290 289 291 25 (parallel [
            (set (reg/f:SI 138)
                (plus:SI (reg:SI 136)
                    (label_ref:SI 294)))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (insn_list:REG_LABEL_OPERAND 294 (nil)))))

(insn 291 290 292 25 (set (reg:SI 139)
        (mem/u/c:SI (reg/f:SI 138) [0 S4 A8])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 138)
        (nil)))

(jump_insn 292 291 293 25 (parallel [
            (set (pc)
                (reg:SI 139))
            (use (label_ref 294))
        ]) 476 {*tablejump_1}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil))
 -> 294)

;; Successors:  24 23 22 21 26
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134


(barrier 293 292 294)

;; Insn is not within a basic block
(code_label 294 293 295 236 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 295 294 296 (addr_vec:SI [
            (label_ref:SI 266)
            (label_ref:SI 272)
            (label_ref:SI 276)
            (label_ref:SI 280)
            (label_ref:SI 284)
        ]) -1
     (nil))

(barrier 296 295 266)


;; Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  25
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 134
;; lr  def 	 121

(code_label 266 296 271 26 231 "" [1 uses])

(note 271 266 267 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 267 271 225 26 (set (reg:SI 121)
        (reg:SI 134)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 134)
        (nil)))

;; Successors:  27 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121



;; Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  26 [100.0%]  (fallthru) 23 [100.0%]  21 [100.0%]  22 [100.0%]  24 [100.0%] 
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 121
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 76

(code_label 225 267 226 27 226 "" [4 uses])

(note 226 225 227 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 228 27 (set (reg/f:SI 76 [ D.78980 ])
        (reg:SI 121)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))

(insn 228 227 248 27 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 76 [ D.78980 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76 [ D.78980 ])
        (nil)))

(insn 248 228 229 27 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -132 [0xffffffffffffff7c])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 229 248 230 27 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 230 229 313)


;; Basic block 28 , prev 27, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  20 [100.0%] 
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 140

(code_label 313 230 242 28 237 "" [1 uses])

(note 242 313 300 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 300 242 301 28 (parallel [
            (set (reg:SI 140)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -136 [0xffffffffffffff78])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 301 300 302 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 140)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(call_insn 302 301 232 28 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 232 302 235 28 (set (reg/i:DI 0 ax)
        (reg:DI 78 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1301 49 {*movdi_internal}
     (expr_list:REG_DEAD (reg:DI 78 [ <retval> ])
        (nil)))

(insn 235 232 0 28 (use (reg/i:DI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:1301 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 1 [dx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node_base*& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_leftmost() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_leftmostEv, funcdef_no=2288, decl_uid=67878, cgraph_uid=695)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 17(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 2(l0): point = 10
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 13 to 6 - 46%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node_base*& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_leftmost() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Base_ptr = std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r17={1d} r20={1d,4u,1e} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 28{12d,15u,1e} in 6{6 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:483 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:484 50 {*movsi_internal}
     (nil))

(insn 7 6 10 2 (parallel [
            (set (reg/f:SI 59 [ D.78115 ])
                (plus:SI (reg/f:SI 61)
                    (const_int 12 [0xc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:484 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 12 [0xc]))
                (nil)))))

(insn 10 7 14 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78115 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:484 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78115 ])
        (nil)))

(insn 14 10 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:484 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 17 14 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:484 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_const_iterator<_Tp>::_Self& std::_Rb_tree_const_iterator<_Tp>::operator--() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::_Self = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEmmEv, funcdef_no=2289, decl_uid=74816, cgraph_uid=696)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r64): [9..10]
 a3(r60): [9..12]
 a4(r59): [17..18]
 a5(r63): [19..20]
Compressing live ranges: from 25 to 10 - 40%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r64): [4..5]
 a3(r60): [4..5]
 a4(r59): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    3:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    2:r64  l0     1
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_const_iterator<_Tp>::_Self& std::_Rb_tree_const_iterator<_Tp>::operator--() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::_Self = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d,1u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 84{60d,24u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:282 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78117 ])
        (mem/f/j:SI (reg/f:SI 63) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 8 7 9 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78117 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78117 ])
        (nil)))

(call_insn/i 9 8 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPKSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06dd2700 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.78118 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 11 10 12 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (mem/f/j:SI (reg/f:SI 64) [0 this_1(D)->_M_node+0 S4 A32])
        (reg/f:SI 60 [ D.78118 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:284 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 60 [ D.78118 ])
            (nil))))

(insn 13 12 16 2 (set (reg/f:SI 61 [ D.78119 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:285 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 62 [ <retval> ])
        (reg/f:SI 61 [ D.78119 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:285 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.78119 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:286 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:286 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static const std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_right(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_rightEPKSt18_Rb_tree_node_base, funcdef_no=2290, decl_uid=67904, cgraph_uid=697)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 5(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static const std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_right(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 24{11d,13u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60 61

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:539 50 {*movsi_internal}
     (nil))

(insn 6 5 9 2 (set (reg/f:SI 59 [ D.78135 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 61)
                (const_int 12 [0xc])) [0 __x_1(D)->_M_right+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:539 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78135 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:539 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78135 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:539 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:539 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_const_iterator<_Tp>::_Self& std::_Rb_tree_const_iterator<_Tp>::operator++() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::_Self = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt23_Rb_tree_const_iteratorISt4pairIKSsiEEppEv, funcdef_no=2291, decl_uid=74811, cgraph_uid=698)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r64): [9..10]
 a3(r60): [9..12]
 a4(r59): [17..18]
 a5(r63): [19..20]
Compressing live ranges: from 25 to 10 - 40%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r64): [4..5]
 a3(r60): [4..5]
 a4(r59): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    3:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    2:r64  l0     1
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_const_iterator<_Tp>::_Self& std::_Rb_tree_const_iterator<_Tp>::operator++() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::_Self = std::_Rb_tree_const_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d,1u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 84{60d,24u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:267 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78123 ])
        (mem/f/j:SI (reg/f:SI 63) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 8 7 9 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78123 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78123 ])
        (nil)))

(call_insn/i 9 8 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPKSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06dd2600 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.78124 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 11 10 12 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (mem/f/j:SI (reg/f:SI 64) [0 this_1(D)->_M_node+0 S4 A32])
        (reg/f:SI 60 [ D.78124 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:269 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 60 [ D.78124 ])
            (nil))))

(insn 13 12 16 2 (set (reg/f:SI 61 [ D.78125 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:270 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 62 [ <retval> ])
        (reg/f:SI 61 [ D.78125 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:270 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.78125 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:271 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:271 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_const_iterator<_Tp>::iterator std::_Rb_tree_const_iterator<_Tp>::_M_const_cast() const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNKSt23_Rb_tree_const_iteratorISt4pairIKSsiEE13_M_const_castEv, funcdef_no=2292, decl_uid=74805, cgraph_uid=699)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r63): [13..16]
 a3(r59): [15..18]
 a4(r62): [19..20]
Compressing live ranges: from 25 to 8 - 32%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r63): [4..5]
 a3(r59): [4..5]
 a4(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    3:r59  l0     1    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    2:r63  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_const_iterator<_Tp>::iterator std::_Rb_tree_const_iterator<_Tp>::_M_const_cast() const [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_const_iterator<_Tp>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={3d} r18={1d} r19={1d} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 91{64d,27u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:253 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78232 ])
        (mem/f/j:SI (reg/f:SI 62) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 8 7 9 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78232 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78232 ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 11 10 12 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 12 11 13 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 13 12 16 2 (set (reg:SI 60 [ D.78231 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 D.76908+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 61 [ <retval> ])
        (reg:SI 60 [ D.78231 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.78231 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:255 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function __gnu_cxx::new_allocator<_Tp>::new_allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEEC2Ev, funcdef_no=2298, decl_uid=67764, cgraph_uid=705)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 2(l0): point = 0
Compressing live ranges: from 3 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


__gnu_cxx::new_allocator<_Tp>::new_allocator() [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx]
;;  ref usage 	r0={1d} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,3u} 
;;    total ref usage 16{7d,9u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:69 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 0 2 NOTE_INSN_FUNCTION_BEG)

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void __gnu_cxx::new_allocator<_Tp>::deallocate(__gnu_cxx::new_allocator<_Tp>::pointer, __gnu_cxx::new_allocator<_Tp>::size_type) [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::pointer = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE10deallocateEPS5_j, funcdef_no=2300, decl_uid=67718, cgraph_uid=707)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 8(l0): point = 0
   Insn 7(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r59): [3..4]
Compressing live ranges: from 9 to 2 - 22%
Ranges after the compression:
 a0(r59): [0..1]
  regions=1, blocks=3, points=2
    allocnos=1 (big 0), copies=0, conflicts=0, ranges=1
Disposition:
    0:r59  l0     0
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __gnu_cxx::new_allocator<_Tp>::deallocate(__gnu_cxx::new_allocator<_Tp>::pointer, __gnu_cxx::new_allocator<_Tp>::size_type) [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::pointer = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d,1u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,2u} r17={1d} r18={1d} r19={1d} r20={1d,3u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} 
;;    total ref usage 68{54d,14u,0e} in 4{3 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:99 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:100 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:100 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59)
        (nil)))

(call_insn 8 7 0 2 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 04a45d80 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:100 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static const _Key& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_key(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE6_S_keyEPKSt13_Rb_tree_nodeIS2_E, funcdef_no=2301, decl_uid=67896, cgraph_uid=708)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 24(l0): point = 0
   Insn 21(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 13(l0): point = 8
   Insn 12(l0): point = 10
   Insn 11(l0): point = 12
   Insn 10(l0): point = 14
   Insn 9(l0): point = 16
   Insn 8(l0): point = 18
   Insn 7(l0): point = 20
   Insn 6(l0): point = 22
   Insn 5(l0): point = 24
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r63): [13..16]
 a3(r59): [15..18]
 a4(r62): [23..24]
Compressing live ranges: from 27 to 8 - 29%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r63): [4..5]
 a3(r59): [4..5]
 a4(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    3:r59  l0     0    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    2:r63  l0     1
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static const _Key& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_key(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,4u} r1={3d} r2={4d,1u} r6={1d,2u} r7={3d,12u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={4d} r18={2d} r19={2d} r20={1d,3u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 139{110d,29u,0e} in 13{11 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 62)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 62)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(call_insn 7 6 8 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_valueEPKSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ae5780 _S_value>) [0 _S_value S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 8 7 9 2 (set (reg/f:SI 59 [ D.77900 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 9 8 10 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 10 9 11 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77900 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77900 ])
        (nil)))

(insn 11 10 12 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 12 11 13 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNKSt10_Select1stISt4pairIKSsiEEclERKS2_") [flags 0x3]  <function_decl 07e5e280 operator()>) [0 operator() S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 13 12 14 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 14 13 17 2 (set (reg/f:SI 60 [ D.77899 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 17 14 21 2 (set (reg:SI 61 [ <retval> ])
        (reg/f:SI 60 [ D.77899 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77899 ])
        (nil)))

(insn 21 17 24 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 24 21 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:523 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static const value_type& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_value(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_reference = const std::pair<const std::basic_string<char>, int>&; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::value_type = std::pair<const std::basic_string<char>, int>; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_valueEPKSt18_Rb_tree_node_base, funcdef_no=2305, decl_uid=67906, cgraph_uid=712)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 5(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static const value_type& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_value(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_reference = const std::pair<const std::basic_string<char>, int>&; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::value_type = std::pair<const std::basic_string<char>, int>; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Base_ptr = const std::_Rb_tree_node_base*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u,1e} r17={1d} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 26{12d,13u,1e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:543 50 {*movsi_internal}
     (nil))

(insn 6 5 9 2 (parallel [
            (set (reg/f:SI 59 [ D.78131 ])
                (plus:SI (reg/f:SI 61)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:543 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
                    (const_int 16 [0x10]))
                (nil)))))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.78131 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:543 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78131 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:543 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:543 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function const typename _Pair::first_type& std::_Select1st<_Pair>::operator()(const _Pair&) const [with _Pair = std::pair<const std::basic_string<char>, int>; typename _Pair::first_type = const std::basic_string<char>] (_ZNKSt10_Select1stISt4pairIKSsiEEclERKS2_, funcdef_no=2306, decl_uid=75654, cgraph_uid=713)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


const typename _Pair::first_type& std::_Select1st<_Pair>::operator()(const _Pair&) const [with _Pair = std::pair<const std::basic_string<char>, int>; typename _Pair::first_type = const std::basic_string<char>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,2u} r20={1d,3u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 24{10d,14u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:502 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 9 2 (set (reg/f:SI 59 [ D.77905 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:503 50 {*movsi_internal}
     (nil))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77905 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:503 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77905 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:503 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_function.h:503 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_create_node(_Args&& ...) [with _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE14_M_create_nodeIIS0_ISsiEEEEPSt13_Rb_tree_nodeIS2_EDpOT_, funcdef_no=2307, decl_uid=76248, cgraph_uid=714)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 10 n_edges 10 count 10 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r81: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r81,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r80: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r80,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r78: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r78,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r77: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r77,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r76: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r76,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r75: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r75,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r74: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r74,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r73: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r73,l0) best CREG, allocno GENERAL_REGS
    r72: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r72,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r71: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r71,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r69: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r69,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r68: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a14 (r68,l0) best CREG, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a17 (r66,l0) best CREG, allocno GENERAL_REGS
    r65: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r65,l0) best AREG, allocno GENERAL_REGS
    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a11 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a13 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a16 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r65,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r81,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r73,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r74,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r72,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a6(r78,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:4
  a7(r80,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a8(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a9(r71,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a10(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a11(r61,l0) costs: AREG:-1 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a12(r69,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a13(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a14(r68,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a15(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a16(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a17(r66,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a18(r77,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a19(r75,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:262140 FLOAT_INT_SSE_REGS:262140 ALL_REGS:262140 MEM:8
  a20(r76,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 56(l0): point = 0
   Insn 53(l0): point = 2
   Insn 98(l0): point = 4
   Insn 97(l0): point = 6
   Insn 96(l0): point = 8
   Insn 50(l0): point = 11
   Insn 64(l0): point = 13
   Insn 49(l0): point = 15
   Insn 48(l0): point = 17
   Insn 47(l0): point = 19
   Insn 46(l0): point = 21
   Insn 45(l0): point = 23
   Insn 44(l0): point = 25
   Insn 43(l0): point = 27
   Insn 42(l0): point = 29
   Insn 41(l0): point = 31
   Insn 83(l0): point = 33
   Insn 93(l0): point = 36
   Insn 92(l0): point = 39
   Insn 91(l0): point = 41
   Insn 90(l0): point = 44
   Insn 89(l0): point = 46
   Insn 88(l0): point = 48
   Insn 80(l0): point = 50
   Insn 79(l0): point = 52
   Insn 78(l0): point = 54
   Insn 101(l0): point = 56
   Insn 76(l0): point = 58
   Insn 37(l0): point = 61
   Insn 63(l0): point = 63
   Insn 36(l0): point = 65
   Insn 35(l0): point = 67
   Insn 34(l0): point = 69
   Insn 62(l0): point = 71
   Insn 86(l0): point = 73
   Insn 103(l0): point = 76
   Insn 29(l0): point = 78
   Insn 26(l0): point = 80
   Insn 24(l0): point = 82
   Insn 23(l0): point = 85
   Insn 22(l0): point = 87
   Insn 61(l0): point = 89
   Insn 21(l0): point = 91
   Insn 20(l0): point = 93
   Insn 19(l0): point = 95
   Insn 18(l0): point = 97
   Insn 17(l0): point = 99
   Insn 16(l0): point = 101
   Insn 15(l0): point = 103
   Insn 14(l0): point = 105
   Insn 13(l0): point = 107
   Insn 12(l0): point = 109
   Insn 11(l0): point = 111
   Insn 10(l0): point = 113
   Insn 9(l0): point = 115
   Insn 8(l0): point = 117
   Insn 7(l0): point = 119
   Insn 60(l0): point = 121
   Insn 6(l0): point = 123
   Insn 74(l0): point = 125
   Insn 73(l0): point = 127
   Insn 72(l0): point = 129
   Insn 71(l0): point = 131
   Insn 70(l0): point = 133
   Insn 69(l0): point = 135
   Insn 68(l0): point = 137
   Insn 67(l0): point = 139
   Insn 66(l0): point = 141
   Insn 65(l0): point = 143
   Insn 2(l0): point = 145
 a0(r65): [76..78] [3..10]
 a1(r81): [7..8]
 a2(r73): [20..25]
 a3(r74): [22..23]
 a4(r63): [30..31]
 a5(r72): [32..33]
 a6(r78): [74..75] [39..50] [34..35]
 a7(r80): [42..48]
 a8(r64): [66..67]
 a9(r71): [68..73]
 a10(r62): [79..80]
 a11(r61): [88..97]
 a12(r69): [92..93]
 a13(r60): [96..105]
 a14(r68): [102..103]
 a15(r67): [110..111]
 a16(r59): [114..115]
 a17(r66): [120..123]
 a18(r77): [128..129]
 a19(r75): [132..139]
 a20(r76): [134..135]
Compressing live ranges: from 148 to 38 - 25%
Ranges after the compression:
 a0(r65): [18..19] [0..1]
 a1(r81): [0..1]
 a2(r73): [2..3]
 a3(r74): [2..3]
 a4(r63): [4..5]
 a5(r72): [6..7]
 a6(r78): [16..17] [10..11] [8..9]
 a7(r80): [10..11]
 a8(r64): [12..13]
 a9(r71): [14..15]
 a10(r62): [20..21]
 a11(r61): [22..25]
 a12(r69): [22..23]
 a13(r60): [24..27]
 a14(r68): [26..27]
 a15(r67): [28..29]
 a16(r59): [30..31]
 a17(r66): [32..33]
 a18(r77): [34..35]
 a19(r75): [36..37]
 a20(r76): [36..37]
  regions=1, blocks=10, points=38
    allocnos=21 (big 0), copies=0, conflicts=0, ranges=24
Disposition:
   16:r59  l0     0   13:r60  l0   mem   11:r61  l0     0   10:r62  l0     0
    4:r63  l0     0    8:r64  l0     0    0:r65  l0   mem   17:r66  l0     0
   15:r67  l0     0   14:r68  l0     0   12:r69  l0     1    9:r71  l0   mem
    5:r72  l0     0    2:r73  l0     0    3:r74  l0     1   19:r75  l0     0
   20:r76  l0     1   18:r77  l0     0    6:r78  l0     1    7:r80  l0     0
    1:r81  l0     0
+++Costs: overall 5, reg -5, mem 10, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_create_node(_Args&& ...) [with _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 6[bp] 7[sp] 17[flags] 20[frame]
;;  ref usage 	r0={14d,5u} r1={13d} r2={16d,5u} r6={2d,11u} r7={5d,45u} r8={11d} r9={11d} r10={11d} r11={11d} r12={11d} r13={11d} r14={11d} r15={11d} r16={1d,9u} r17={18d,2u} r18={11d} r19={11d} r20={2d,30u} r21={11d} r22={11d} r23={11d} r24={11d} r25={11d} r26={11d} r27={11d} r28={11d} r29={11d} r30={11d} r31={11d} r32={11d} r33={11d} r34={11d} r35={11d} r36={11d} r37={11d} r38={11d} r39={11d} r40={11d} r41={11d} r42={11d} r43={11d} r44={11d} r45={11d} r46={11d} r47={11d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,1u} r67={1d,1u} r68={1d,1u} r69={1d,1u} r71={1d,1u} r72={1d,1u} r73={1d,1u} r74={1d,1u} r75={1d,3u} r76={1d,1u} r77={1d,1u} r78={1d,2u} r80={1d,2u} r81={1d,1u} 
;;    total ref usage 686{554d,132u,0e} in 70{59 regular + 11 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 66 67 68 69 75 76 77

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:400 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 65 2 NOTE_INSN_FUNCTION_BEG)

(insn 65 3 66 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -48 [0xffffffffffffffd0])) [0 S4 A32])
        (symbol_ref:SI ("__gxx_personality_sj0") [flags 0x43])) 50 {*movsi_internal}
     (nil))

(insn 66 65 67 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -44 [0xffffffffffffffd4])) [0 S4 A32])
        (symbol_ref:SI ("*LLSDA2307") [flags 0x2])) 50 {*movsi_internal}
     (nil))

(insn 67 66 68 2 (parallel [
            (set (reg:SI 75)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -40 [0xffffffffffffffd8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 68 67 69 2 (set (mem:SI (reg:SI 75) [0 S4 A8])
        (reg/f:SI 20 frame)) 50 {*movsi_internal}
     (nil))

(insn 69 68 70 2 (set (reg/f:SI 76)
        (label_ref:SI 75)) 50 {*movsi_internal}
     (insn_list:REG_LABEL_OPERAND 75 (nil)))

(insn 70 69 71 2 (set (mem:SI (plus:SI (reg:SI 75)
                (const_int 4 [0x4])) [0 S4 A8])
        (reg/f:SI 76)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 76)
        (nil)))

(insn 71 70 72 2 (set (mem:SI (plus:SI (reg:SI 75)
                (const_int 8 [0x8])) [0 S4 A8])
        (reg/f:SI 7 sp)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 75)
        (nil)))

(insn 72 71 73 2 (parallel [
            (set (reg:SI 77)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 73 72 74 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 77)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 77)
        (nil)))

(call_insn 74 73 6 2 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Register") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 6 74 60 2 (set (reg:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 50 {*movsi_internal}
     (nil))

(insn 60 6 7 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 50 {*movsi_internal}
     (nil))

(insn 7 60 8 2 (set (reg:SI 2 cx)
        (reg:SI 66)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 66)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_get_nodeEv") [flags 0x3]  <function_decl 07ac3900 _M_get_node>) [0 _M_get_node S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.77707 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __tmp+0 S4 A32])
        (reg/f:SI 59 [ D.77707 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:402 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77707 ])
        (nil)))

(insn 11 10 12 2 (set (reg/f:SI 67)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __args#0+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 67)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 67)
        (nil)))

(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 14 13 15 2 (set (reg/f:SI 60 [ D.77702 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 15 14 16 2 (set (reg:SI 68)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (set (reg:SI 2 cx)
        (reg:SI 68)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))

(call_insn 17 16 18 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE21_M_get_Node_allocatorEv") [flags 0x3]  <function_decl 07ac3780 _M_get_Node_allocator>) [0 _M_get_Node_allocator S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 18 17 19 2 (set (reg/f:SI 61 [ D.77703 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 19 18 20 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 60 [ D.77702 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77702 ])
        (nil)))

(insn 20 19 21 2 (set (reg/f:SI 69)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __tmp+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (nil))

(insn 21 20 61 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 69)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 69)
        (nil)))

(insn 61 21 22 2 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (nil))

(insn 22 61 23 2 (set (reg:SI 2 cx)
        (reg/f:SI 61 [ D.77703 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77703 ])
        (nil)))

(call_insn 23 22 58 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE9constructIS5_IS2_ISsiEEEEvPT_DpOT0_") [flags 0x3]  <function_decl 07f3ce00 construct>) [0 construct S1 A8])
                (const_int 8 [0x8]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 1 [0x1])
            (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

;; Successors:  5 (ab,abcall,eh) 3 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 7 [sp] 17 [flags] 62 65

(note 58 23 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 24 58 26 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:405 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 26 24 29 3 (set (reg/f:SI 62 [ D.77705 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __tmp+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:413 50 {*movsi_internal}
     (nil))

(insn 29 26 103 3 (set (reg:SI 65 [ <retval> ])
        (reg/f:SI 62 [ D.77705 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:413 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77705 ])
        (nil)))

(jump_insn 103 29 104 3 (set (pc)
        (label_ref 102)) 474 {jump}
     (nil)
 -> 102)

;; Successors:  9 [100.0%] 
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65


(barrier 104 103 85)


;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 64 71

(code_label 85 104 87 4 262 "" [1 uses])

(note 87 85 86 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 86 87 62 4 (set (reg:SI 71)
        (reg:SI 78)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 78)
        (nil)))

(insn 62 86 34 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:408 50 {*movsi_internal}
     (nil))

(call_insn 34 62 35 4 (call (mem:QI (symbol_ref:SI ("__cxa_end_catch") [flags 0x43]  <function_decl 072e4300 __cxa_end_catch>) [0 __cxa_end_catch S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:408 478 {*call}
     (expr_list:REG_EH_REGION (const_int -3 [0xfffffffffffffffd])
        (nil))
    (nil))

(insn 35 34 36 4 (set (reg/f:SI 64 [ D.78987 ])
        (reg:SI 71)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 71)
        (nil)))

(insn 36 35 63 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 64 [ D.78987 ])) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64 [ D.78987 ])
        (nil)))

(insn 63 36 37 4 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int -1 [0xffffffffffffffff])) 50 {*movsi_internal}
     (nil))

(call_insn 37 63 38 4 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Resume") [flags 0x43]  <function_decl 04a45680 __builtin_unwind_resume>) [0 __builtin_unwind_resume S1 A8])
        (const_int 4 [0x4])) 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 38 37 75)


;; Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (ab,abcall,eh) 8 (ab,abcall,eh)
;; bb 5 artificial_defs: { d-1(0){ }d-1(1){ }}
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp]
;; lr  def 	 0 [ax] 1 [dx] 6 [bp] 17 [flags] 20 [frame] 78 80

(code_label/s 75 38 95 5 260 "" [3 uses])

(note 95 75 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 76 95 101 5 (use (reg/f:SI 6 bp)) -1
     (nil))

(insn 101 76 78 5 (set (reg/f:SI 20 frame)
        (reg/f:SI 6 bp)) 50 {*movsi_internal}
     (nil))

(insn 78 101 79 5 (clobber (reg/f:SI 6 bp)) -1
     (nil))

(insn 79 78 80 5 (unspec_volatile [
            (const_int 0 [0])
        ] UNSPECV_BLOCKAGE) 493 {blockage}
     (nil))

(insn 80 79 88 5 (set (reg:SI 78)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -64 [0xffffffffffffffc0])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 88 80 89 5 (set (reg:SI 80)
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])) 50 {*movsi_internal}
     (nil))

(insn 89 88 90 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 0 [0]))) 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 90 89 99 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 82)

;; Successors:  8 6 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 80



;; Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5 (fallthru)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78 80
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 80
;; lr  def 	 17 [flags]

(note 99 90 91 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 91 99 92 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 1 [0x1]))) 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 80)
        (nil)))

(jump_insn 92 91 100 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 85)

;; Successors:  4 7 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78



;; Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  6 (fallthru)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(note 100 92 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 93 100 94 7 (trap_if (const_int 1 [0x1])
        (const_int 6 [0x6])) 713 {trap}
     (nil))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 94 93 82)


;; Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  5
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 78
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 63 72 73 74

(code_label 82 94 84 8 261 "" [1 uses])

(note 84 82 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 83 84 41 8 (set (reg:SI 72)
        (reg:SI 78)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 78)
        (nil)))

(insn 41 83 42 8 (set (reg/f:SI 63 [ D.77704 ])
        (reg:SI 72)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:408 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 72)
        (nil)))

(insn 42 41 43 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 63 [ D.77704 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:408 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.77704 ])
        (nil)))

(call_insn 43 42 44 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__cxa_begin_catch") [flags 0x43]  <function_decl 072e4380 __cxa_begin_catch>) [0 __cxa_begin_catch S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:408 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 44 43 45 8 (set (reg:SI 73)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 50 {*movsi_internal}
     (nil))

(insn 45 44 46 8 (set (reg/f:SI 74)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 __tmp+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 50 {*movsi_internal}
     (nil))

(insn 46 45 47 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 74)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 74)
        (nil)))

(insn 47 46 48 8 (set (reg:SI 2 cx)
        (reg:SI 73)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 73)
        (nil)))

(call_insn 48 47 49 8 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_put_nodeEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07ac3980 _M_put_node>) [0 _M_put_node S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 49 48 64 8 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:410 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 64 49 50 8 (set (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -68 [0xffffffffffffffbc])) [0 S4 A32])
        (const_int 2 [0x2])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:411 50 {*movsi_internal}
     (nil))

(call_insn 50 64 51 8 (call (mem:QI (symbol_ref:SI ("__cxa_rethrow") [flags 0x43]  <function_decl 07f3ce80 __cxa_rethrow>) [0 __cxa_rethrow S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:411 478 {*call}
     (expr_list:REG_EH_REGION (const_int 2 [0x2])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (nil)))
    (nil))

;; Successors:  5 (ab,abcall,eh)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


(barrier 51 50 102)


;; Basic block 9 , prev 8, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 [100.0%] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 65
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 81

(code_label 102 51 59 9 263 "" [1 uses])

(note 59 102 96 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 96 59 97 9 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])))
            (clobber (reg:CC 17 flags))
        ]) 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 97 96 98 9 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 81)) 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 81)
        (nil)))

(call_insn 98 97 53 9 (call (mem:QI (symbol_ref:SI ("_Unwind_SjLj_Unregister") [flags 0x43]) [0 S1 A8])
        (const_int 16 [0x10])) 478 {*call}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:SI (reg/f:SI 7 sp) [0 S4 A8]))
        (nil)))

(insn 53 98 56 9 (set (reg/i:SI 0 ax)
        (reg:SI 65 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:414 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65 [ <retval> ])
        (nil)))

(insn 56 53 0 9 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:414 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::begin() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE5beginEv, funcdef_no=2308, decl_uid=68004, cgraph_uid=716)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r63: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r63,l0) best CREG, allocno GENERAL_REGS
    r62: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r62,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r63,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r62,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r61): [3..4]
 a1(r60): [5..6]
 a2(r63): [13..16]
 a3(r59): [15..18]
 a4(r62): [19..20]
Compressing live ranges: from 25 to 8 - 32%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r60): [2..3]
 a2(r63): [4..5]
 a3(r59): [4..5]
 a4(r62): [6..7]
  regions=1, blocks=3, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    3:r59  l0     1    1:r60  l0     0    0:r61  l0     0    4:r62  l0     0
    2:r63  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::begin() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::iterator = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,2u} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,9u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={3d} r18={1d} r19={1d} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} 
;;    total ref usage 91{64d,27u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:657 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 62)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffffffffffec])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78212 ])
        (mem/f/j:SI (plus:SI (reg/f:SI 62)
                (const_int 12 [0xc])) [0 this_1(D)->_M_impl._M_header._M_left+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62)
        (nil)))

(insn 8 7 9 2 (parallel [
            (set (reg:SI 63)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 9 8 10 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78212 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78212 ])
        (nil)))

(insn 10 9 11 2 (set (reg:SI 2 cx)
        (reg:SI 63)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 63)
        (nil)))

(call_insn 11 10 12 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEC1EPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 07d09600 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 12 11 13 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 13 12 16 2 (set (reg:SI 60 [ D.78211 ])
        (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 D.77026+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 61 [ <retval> ])
        (reg:SI 60 [ D.78211 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:660 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ D.78211 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 61 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:661 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:661 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_iterator<_Tp>::_Self& std::_Rb_tree_iterator<_Tp>::operator--() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Self = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >] (_ZNSt17_Rb_tree_iteratorISt4pairIKSsiEEmmEv, funcdef_no=2309, decl_uid=73799, cgraph_uid=717)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a5(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r64): [9..10]
 a3(r60): [9..12]
 a4(r59): [17..18]
 a5(r63): [19..20]
Compressing live ranges: from 25 to 10 - 40%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r64): [4..5]
 a3(r60): [4..5]
 a4(r59): [6..7]
 a5(r63): [8..9]
  regions=1, blocks=3, points=10
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    4:r59  l0     0    3:r60  l0     0    1:r61  l0     0    0:r62  l0     0
    5:r63  l0     0    2:r64  l0     1
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_iterator<_Tp>::_Self& std::_Rb_tree_iterator<_Tp>::operator--() [with _Tp = std::pair<const std::basic_string<char>, int>; std::_Rb_tree_iterator<_Tp>::_Self = std::_Rb_tree_iterator<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp]
;;  ref usage 	r0={3d,3u} r1={2d} r2={2d,1u} r6={1d,2u} r7={1d,5u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,6u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} 
;;    total ref usage 84{60d,24u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:201 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 63)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg/f:SI 59 [ D.78215 ])
        (mem/f/j:SI (reg/f:SI 63) [0 this_1(D)->_M_node+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63)
        (nil)))

(insn 8 7 9 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.78215 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.78215 ])
        (nil)))

(call_insn/i 9 8 10 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06dd2680 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.78216 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 11 10 12 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (mem/f/j:SI (reg/f:SI 64) [0 this_1(D)->_M_node+0 S4 A32])
        (reg/f:SI 60 [ D.78216 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:203 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (expr_list:REG_DEAD (reg/f:SI 60 [ D.78216 ])
            (nil))))

(insn 13 12 16 2 (set (reg/f:SI 61 [ D.78217 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:204 50 {*movsi_internal}
     (nil))

(insn 16 13 20 2 (set (reg:SI 62 [ <retval> ])
        (reg/f:SI 61 [ D.78217 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:204 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.78217 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:205 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:205 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function static const value_type& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_value(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_reference = const std::pair<const std::basic_string<char>, int>&; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::value_type = std::pair<const std::basic_string<char>, int>; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE8_S_valueEPKSt13_Rb_tree_nodeIS2_E, funcdef_no=2311, decl_uid=67894, cgraph_uid=719)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a2(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 5(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
 a2(r61): [7..8]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
 a2(r61): [4..5]
  regions=1, blocks=3, points=6
    allocnos=3 (big 0), copies=0, conflicts=0, ranges=3
Disposition:
    1:r59  l0     0    0:r60  l0     0    2:r61  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


static const value_type& std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_S_value(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type) [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_reference = const std::pair<const std::basic_string<char>, int>&; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::value_type = std::pair<const std::basic_string<char>, int>; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Const_Link_type = const std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 17[flags]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r6={1d,2u} r7={1d,2u} r16={1d,2u,1e} r17={1d} r20={1d,2u} r59={1d,1u} r60={1d,1u} r61={1d,1u} 
;;    total ref usage 26{12d,13u,1e} in 5{5 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 17 [flags] 59 60 61

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg/f:SI 61)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:519 50 {*movsi_internal}
     (nil))

(insn 6 5 9 2 (parallel [
            (set (reg/f:SI 59 [ D.77903 ])
                (plus:SI (reg/f:SI 61)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:519 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (reg/f:SI 16 argp) [0 __x+0 S4 A32])
                    (const_int 16 [0x10]))
                (nil)))))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg/f:SI 59 [ D.77903 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:519 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77903 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:519 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:519 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_node() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*] (_ZNSt8_Rb_treeISsSt4pairIKSsiESt10_Select1stIS2_ESt4lessISsESaIS2_EE11_M_get_nodeEv, funcdef_no=2312, decl_uid=67624, cgraph_uid=720)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a3 (r59,l0) best CREG, allocno GENERAL_REGS

  a0(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r59,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 23(l0): point = 0
   Insn 20(l0): point = 2
   Insn 16(l0): point = 4
   Insn 13(l0): point = 6
   Insn 12(l0): point = 8
   Insn 11(l0): point = 10
   Insn 10(l0): point = 12
   Insn 9(l0): point = 14
   Insn 8(l0): point = 16
   Insn 7(l0): point = 18
   Insn 6(l0): point = 20
   Insn 2(l0): point = 22
 a0(r62): [3..4]
 a1(r61): [5..6]
 a2(r60): [7..8]
 a3(r59): [15..20]
Compressing live ranges: from 25 to 8 - 32%
Ranges after the compression:
 a0(r62): [0..1]
 a1(r61): [2..3]
 a2(r60): [4..5]
 a3(r59): [6..7]
  regions=1, blocks=3, points=8
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    3:r59  l0     0    2:r60  l0     0    1:r61  l0     0    0:r62  l0     0
+++Costs: overall -3, reg -3, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<_Val>* std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_node() [with _Key = std::basic_string<char>; _Val = std::pair<const std::basic_string<char>, int>; _KeyOfValue = std::_Select1st<std::pair<const std::basic_string<char>, int> >; _Compare = std::less<std::basic_string<char> >; _Alloc = std::allocator<std::pair<const std::basic_string<char>, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,3u} r1={2d} r2={3d,2u} r6={1d,2u} r7={3d,11u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={2d} r18={1d} r19={1d} r20={1d,4u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} 
;;    total ref usage 89{62d,27u,0e} in 12{11 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:368 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 59 [ D.77712 ])
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (nil))

(insn 8 7 9 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 1 [0x1])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (nil))

(insn 9 8 10 2 (set (reg:SI 2 cx)
        (reg/f:SI 59 [ D.77712 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77712 ])
        (nil)))

(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE8allocateEjPKv") [flags 0x3]  <function_decl 07ad6000 allocate>) [0 allocate S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 490 {*call_value_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                            (const_int 4 [0x4])) [0 S4 A32]))
                (nil)))))

(insn 11 10 12 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

(insn 12 11 13 2 (set (reg/f:SI 60 [ D.77714 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 13 12 16 2 (set (reg/f:SI 61 [ D.77711 ])
        (reg/f:SI 60 [ D.77714 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77714 ])
        (nil)))

(insn 16 13 20 2 (set (reg:SI 62 [ <retval> ])
        (reg/f:SI 61 [ D.77711 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77711 ])
        (nil)))

(insn 20 16 23 2 (set (reg/i:SI 0 ax)
        (reg:SI 62 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 62 [ <retval> ])
        (nil)))

(insn 23 20 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:369 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void __gnu_cxx::new_allocator<_Tp>::construct(_Up*, _Args&& ...) [with _Up = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE9constructIS5_IS2_ISsiEEEEvPT_DpOT0_, funcdef_no=2313, decl_uid=77012, cgraph_uid=721)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 5 count 5 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r64: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r64,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r61: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r61,l0) best AREG, allocno GENERAL_REGS
    r60: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r60,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r61,l0) costs: AREG:-1 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:5
  a1(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a3(r64,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4

   Insn 21(l0): point = 1
   Insn 20(l0): point = 3
   Insn 19(l0): point = 5
   Insn 18(l0): point = 7
   Insn 16(l0): point = 10
   Insn 15(l0): point = 12
   Insn 14(l0): point = 14
   Insn 13(l0): point = 16
   Insn 12(l0): point = 18
   Insn 11(l0): point = 20
   Insn 10(l0): point = 22
   Insn 9(l0): point = 24
   Insn 8(l0): point = 26
   Insn 7(l0): point = 28
   Insn 6(l0): point = 30
   Insn 2(l0): point = 32
 a0(r61): [6..14]
 a1(r59): [8..24]
 a2(r60): [21..22]
 a3(r64): [29..30]
Compressing live ranges: from 35 to 6 - 17%
Ranges after the compression:
 a0(r61): [0..1]
 a1(r59): [0..3]
 a2(r60): [2..3]
 a3(r64): [4..5]
  regions=1, blocks=5, points=6
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    1:r59  l0     3    2:r60  l0     0    0:r61  l0     0    3:r64  l0     0
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __gnu_cxx::new_allocator<_Tp>::construct(_Up*, _Args&& ...) [with _Up = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={4d,2u} r1={4d} r2={5d,2u} r6={1d,4u} r7={3d,19u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={5d,1u} r18={3d} r19={3d} r20={1d,5u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,2u} r64={1d,1u} 
;;    total ref usage 197{154d,43u,0e} in 16{13 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 64

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:109 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 64)
        (mem/f/c:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 __args#0+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 64)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 64)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 9 8 10 2 (set (reg/f:SI 59 [ D.77274 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg/f:SI 60 [ D.77138 ])
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __p+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (nil))

(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 60 [ D.77138 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77138 ])
        (nil)))

(insn 12 11 13 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 24 [0x18])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (nil))

(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZnwjPv") [flags 0x3]  <function_decl 06d39f80 operator new>) [0 operator new S1 A8])
            (const_int 8 [0x8]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem/f:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

(insn 14 13 15 2 (set (reg/f:SI 61 [ D.77139 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 15 14 16 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 61 [ D.77139 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 2 {*cmpsi_ccno_1}
     (nil))

(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 30)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 30)

;; Successors:  3 (fallthru) 4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame] 59 61
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77274 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77274 ])
        (nil)))

(insn 19 18 20 3 (set (reg:SI 2 cx)
        (reg/f:SI 61 [ D.77139 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61 [ D.77139 ])
        (nil)))

(call_insn 20 19 21 3 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt13_Rb_tree_nodeISt4pairIKSsiEEC1IIS0_ISsiEEEEDpOT_") [flags 0x3]  <function_decl 07f66800 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 21 20 30 3 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:110 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

;; Successors:  4 [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 3 [100.0%]  (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(code_label 30 21 31 4 272 "" [1 uses])

(note 31 30 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function _Tp* __gnu_cxx::new_allocator<_Tp>::allocate(__gnu_cxx::new_allocator<_Tp>::size_type, const void*) [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::pointer = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int] (_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE8allocateEjPKv, funcdef_no=2315, decl_uid=67714, cgraph_uid=724)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 5 n_edges 4 count 5 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r68: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r68,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r67: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r67,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a9 (r65,l0) best CREG, allocno GENERAL_REGS
    r64: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r64,l0) best AREG, allocno GENERAL_REGS
    r63: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r63,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r62: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a2 (r62,l0) best AREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred Q_REGS, alternative NO_REGS, allocno Q_REGS
    a7 (r60,l0) best Q_REGS, allocno Q_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a8 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r64,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r63,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a2(r62,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r67,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:524280 FLOAT_INT_SSE_REGS:524280 ALL_REGS:524280 MEM:10
  a5(r68,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a6(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:4
  a7(r60,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:4 DIREG:4 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:18 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a8(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a9(r65,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 39(l0): point = 0
   Insn 36(l0): point = 2
   Insn 32(l0): point = 4
   Insn 29(l0): point = 6
   Insn 28(l0): point = 8
   Insn 27(l0): point = 10
   Insn 26(l0): point = 12
   Insn 25(l0): point = 14
   Insn 24(l0): point = 16
   Insn 23(l0): point = 18
   Insn 22(l0): point = 20
   Insn 21(l0): point = 22
   Insn 20(l0): point = 24
   Insn 19(l0): point = 26
   Insn 15(l0): point = 29
   Insn 13(l0): point = 32
   Insn 12(l0): point = 34
   Insn 11(l0): point = 36
   Insn 10(l0): point = 38
   Insn 9(l0): point = 40
   Insn 8(l0): point = 42
   Insn 7(l0): point = 44
   Insn 6(l0): point = 46
   Insn 2(l0): point = 48
 a0(r64): [3..4]
 a1(r63): [5..6]
 a2(r62): [7..8]
 a3(r61): [13..14]
 a4(r67): [19..24] [15..16]
 a5(r68): [17..18]
 a6(r66): [21..26]
 a7(r60): [35..36]
 a8(r59): [39..40]
 a9(r65): [45..46]
Compressing live ranges: from 51 to 20 - 39%
Ranges after the compression:
 a0(r64): [0..1]
 a1(r63): [2..3]
 a2(r62): [4..5]
 a3(r61): [6..7]
 a4(r67): [12..13] [8..9]
 a5(r68): [10..11]
 a6(r66): [12..13]
 a7(r60): [14..15]
 a8(r59): [16..17]
 a9(r65): [18..19]
  regions=1, blocks=5, points=20
    allocnos=10 (big 0), copies=0, conflicts=0, ranges=11
Disposition:
    8:r59  l0     0    7:r60  l0     0    3:r61  l0     0    2:r62  l0     0
    1:r63  l0     0    0:r64  l0     0    9:r65  l0     0    6:r66  l0     1
    4:r67  l0     0    5:r68  l0     0
+++Costs: overall -4, reg -4, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


_Tp* __gnu_cxx::new_allocator<_Tp>::allocate(__gnu_cxx::new_allocator<_Tp>::size_type, const void*) [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::pointer = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >*; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={5d,4u} r1={4d} r2={5d,2u} r6={1d,4u} r7={1d,9u} r8={3d} r9={3d} r10={3d} r11={3d} r12={3d} r13={3d} r14={3d} r15={3d} r16={1d,5u} r17={8d,2u} r18={3d} r19={3d} r20={1d,6u} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={1d,1u} r63={1d,1u} r64={1d,1u} r65={1d,1u} r66={1d,2u} r67={4d,4u} r68={1d,1u} 
;;    total ref usage 211{165d,46u,0e} in 24{21 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 65

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:89 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 65)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 2 cx)
        (reg:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 65)
        (nil)))

(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE8max_sizeEv") [flags 0x3]  <function_decl 07ad6100 max_size>) [0 max_size S1 A8])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 486 {*call_value}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 9 8 10 2 (set (reg:SI 59 [ D.77716 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 10 9 11 2 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 59 [ D.77716 ])
            (mem/c:SI (reg/f:SI 16 argp) [0 __n+0 S4 A32]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 6 {*cmpsi_1}
     (expr_list:REG_DEAD (reg:SI 59 [ D.77716 ])
        (nil)))

(insn 11 10 12 2 (set (reg:QI 60 [ retval.1 ])
        (ltu:QI (reg:CC 17 flags)
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 455 {*setcc_qi}
     (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))

(insn 12 11 13 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 60 [ retval.1 ])
            (const_int 0 [0]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 0 {*cmpqi_ccno_1}
     (expr_list:REG_DEAD (reg:QI 60 [ retval.1 ])
        (nil)))

(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:91 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 17)

;; Successors:  3 (fallthru) 4
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 15 14 16 3 (call (mem:QI (symbol_ref:SI ("_ZSt17__throw_bad_allocv") [flags 0x43]  <function_decl 06af3d00 __throw_bad_alloc>) [0 __throw_bad_alloc S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:92 478 {*call}
     (expr_list:REG_NORETURN (const_int 0 [0])
        (nil))
    (nil))

;; Successors: 
;; lr  out 	 7 [sp] 16 [argp] 20 [frame]


(barrier 16 15 17)


;; Basic block 4 , prev 3, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 61 62 63 64 66 67 68

(code_label 17 16 18 4 276 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 (set (reg:SI 66)
        (mem/c:SI (reg/f:SI 16 argp) [0 __n+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (nil))

(insn 20 19 21 4 (set (reg:SI 67)
        (reg:SI 66)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (nil))

(insn 21 20 22 4 (parallel [
            (set (reg:SI 67)
                (ashift:SI (reg:SI 67)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 385 {*ashlsi3_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 22 21 23 4 (parallel [
            (set (reg:SI 67)
                (plus:SI (reg:SI 67)
                    (reg:SI 66)))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 194 {*addsi_1}
     (expr_list:REG_DEAD (reg:SI 66)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 23 22 24 4 (parallel [
            (set (reg:SI 68)
                (ashift:SI (reg:SI 67)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 385 {*ashlsi3_1}
     (expr_list:REG_DEAD (reg:SI 67)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 24 23 25 4 (set (reg:SI 67)
        (reg:SI 68)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 68)
        (nil)))

(insn 25 24 26 4 (set (reg:SI 61 [ D.77720 ])
        (reg:SI 67)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 67)
        (nil)))

(insn 26 25 27 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 61 [ D.77720 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 61 [ D.77720 ])
        (nil)))

(call_insn 27 26 28 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 04a45c80 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 486 {*call_value}
     (nil)
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 28 27 29 4 (set (reg/f:SI 62 [ D.77722 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 29 28 32 4 (set (reg/f:SI 63 [ D.77719 ])
        (reg/f:SI 62 [ D.77722 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 62 [ D.77722 ])
        (nil)))

(insn 32 29 36 4 (set (reg:SI 64 [ <retval> ])
        (reg/f:SI 63 [ D.77719 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:94 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 63 [ D.77719 ])
        (nil)))

(insn 36 32 39 4 (set (reg/i:SI 0 ax)
        (reg:SI 64 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:95 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 64 [ <retval> ])
        (nil)))

(insn 39 36 0 4 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:95 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function std::_Rb_tree_node<_Val>::_Rb_tree_node(_Args&& ...) [with _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Val = std::pair<const std::basic_string<char>, int>] (_ZNSt13_Rb_tree_nodeISt4pairIKSsiEEC1IIS0_ISsiEEEEDpOT_, funcdef_no=2318, decl_uid=77268, cgraph_uid=728)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r66: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r66,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r65: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r65,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r64: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a4 (r64,l0) best CREG, allocno GENERAL_REGS
    r63: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a6 (r63,l0) best AREG, allocno GENERAL_REGS
    r62: preferred DIREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a5 (r62,l0) best DIREG, allocno GENERAL_REGS
    r61: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r61,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r60: preferred CREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best CREG, allocno GENERAL_REGS
    r59: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best AREG, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:0 DREG:0 CREG:-1 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:2
  a1(r59,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a2(r66,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a3(r65,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a4(r64,l0) costs: AREG:4 DREG:4 CREG:0 BREG:4 SIREG:4 DIREG:4 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:10 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a5(r62,l0) costs: AREG:4 DREG:4 CREG:4 BREG:4 SIREG:4 DIREG:0 AD_REGS:4 CLOBBERED_REGS:4 Q_REGS:4 NON_Q_REGS:4 INDEX_REGS:4 LEGACY_REGS:4 GENERAL_REGS:4 INT_SSE_REGS:10 FLOAT_INT_REGS:196605 FLOAT_INT_SSE_REGS:196605 ALL_REGS:196605 MEM:6
  a6(r63,l0) costs: AREG:0 DREG:2 CREG:2 BREG:2 SIREG:2 DIREG:2 AD_REGS:2 CLOBBERED_REGS:2 Q_REGS:2 NON_Q_REGS:2 INDEX_REGS:2 LEGACY_REGS:2 GENERAL_REGS:2 INT_SSE_REGS:9 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:4
  a7(r61,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 20(l0): point = 0
   Insn 19(l0): point = 2
   Insn 18(l0): point = 4
   Insn 17(l0): point = 6
   Insn 16(l0): point = 8
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 13(l0): point = 14
   Insn 12(l0): point = 16
   Insn 11(l0): point = 18
   Insn 10(l0): point = 20
   Insn 9(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 6(l0): point = 28
   Insn 2(l0): point = 30
 a0(r60): [5..8]
 a1(r59): [7..12]
 a2(r66): [9..10]
 a3(r65): [17..18]
 a4(r64): [20..22]
 a5(r62): [20..26]
 a6(r63): [21..24]
 a7(r61): [27..28]
Compressing live ranges: from 33 to 10 - 30%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [0..3]
 a2(r66): [2..3]
 a3(r65): [4..5]
 a4(r64): [6..7]
 a5(r62): [6..7]
 a6(r63): [6..7]
 a7(r61): [8..9]
  regions=1, blocks=3, points=10
    allocnos=8 (big 0), copies=0, conflicts=0, ranges=8
Disposition:
    1:r59  l0     0    0:r60  l0     1    7:r61  l0     0    5:r62  l0     3
    6:r63  l0     0    4:r64  l0     1    3:r65  l0     0    2:r66  l0     1
+++Costs: overall -2, reg -2, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


std::_Rb_tree_node<_Val>::_Rb_tree_node(_Args&& ...) [with _Args = {std::pair<std::basic_string<char, std::char_traits<char>, std::allocator<char> >, int>}; _Val = std::pair<const std::basic_string<char>, int>]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d,1u} r1={3d} r2={4d,2u} r6={1d,2u} r7={3d,12u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,2u} r17={4d} r18={2d} r19={2d} r20={1d,5u,1e} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r59={1d,1u} r60={1d,1u} r61={1d,1u} r62={2d,2u} r63={1d,1u} r64={2d,2u} r65={1d,1u} r66={1d,1u} 
;;    total ref usage 149{114d,34u,1e} in 16{14 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 7 [sp] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 [] 59 60 61 62 63 64 65 66

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:137 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg/f:SI 61)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (nil))

(insn 7 6 8 2 (set (reg:SI 62)
        (reg/f:SI 61)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 61)
        (nil)))

(insn 8 7 9 2 (set (reg:QI 63)
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 52 {*movqi_internal}
     (nil))

(insn 9 8 10 2 (set (reg:SI 64)
        (const_int 16 [0x10])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (nil))

(insn 10 9 11 2 (parallel [
            (set (reg:SI 64)
                (const_int 0 [0]))
            (set (reg:SI 62)
                (plus:SI (reg:SI 62)
                    (reg:SI 64)))
            (set (mem/j:BLK (reg:SI 62) [0 this_1(D)->D.75409+0 S16 A32])
                (const_int 0 [0]))
            (use (reg:QI 63))
            (use (reg:SI 64))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 684 {*rep_stosqi}
     (expr_list:REG_DEAD (reg:QI 63)
        (expr_list:REG_UNUSED (reg:SI 64)
            (expr_list:REG_UNUSED (reg:SI 62)
                (nil)))))

(insn 11 10 12 2 (set (reg/f:SI 65)
        (mem/f/c:SI (reg/f:SI 16 argp) [0 __args#0+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (nil))

(insn 12 11 13 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 65)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 65)
        (nil)))

(call_insn 13 12 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt7forwardISt4pairISsiEEOT_RNSt16remove_referenceIS2_E4typeE") [flags 0x3]  <function_decl 07e27d00 forward>) [0 forward S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 486 {*call_value}
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

(insn 14 13 15 2 (set (reg/f:SI 59 [ D.77660 ])
        (reg:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 15 14 16 2 (set (reg/f:SI 66)
        (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (nil))

(insn 16 15 17 2 (parallel [
            (set (reg/f:SI 60 [ D.77661 ])
                (plus:SI (reg/f:SI 66)
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 194 {*addsi_1}
     (expr_list:REG_DEAD (reg/f:SI 66)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (plus:SI (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
                    (const_int 16 [0x10]))
                (nil)))))

(insn 17 16 18 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 59 [ D.77660 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 59 [ D.77660 ])
        (nil)))

(insn 18 17 19 2 (set (reg:SI 2 cx)
        (reg/f:SI 60 [ D.77661 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg/f:SI 60 [ D.77661 ])
        (nil)))

(call_insn 19 18 20 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt4pairIKSsiEC1ISsivEEOS_IT_T0_E") [flags 0x3]  <function_decl 06c4f280 __comp_ctor >) [0 __comp_ctor  S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 482 {*call_pop}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
            (nil))))

(insn 20 19 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/bits/stl_tree.h:139 194 {*addsi_1}
     (expr_list:REG_UNUSED (reg:CC 17 flags)
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function __gnu_cxx::new_allocator<_Tp>::size_type __gnu_cxx::new_allocator<_Tp>::max_size() const [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int] (_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKSsiEEE8max_sizeEv, funcdef_no=2324, decl_uid=67722, cgraph_uid=735)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r60: preferred AREG, alternative GENERAL_REGS, allocno GENERAL_REGS
    a0 (r60,l0) best AREG, allocno GENERAL_REGS
    r59: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r59,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r60,l0) costs: AREG:-1 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3
  a1(r59,l0) costs: AREG:0 DREG:0 CREG:0 BREG:0 SIREG:0 DIREG:0 AD_REGS:0 CLOBBERED_REGS:0 Q_REGS:0 NON_Q_REGS:0 INDEX_REGS:0 LEGACY_REGS:0 GENERAL_REGS:0 INT_SSE_REGS:0 FLOAT_INT_REGS:131070 FLOAT_INT_SSE_REGS:131070 ALL_REGS:131070 MEM:3

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 9(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r60): [3..4]
 a1(r59): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r60): [0..1]
 a1(r59): [2..3]
  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2
Disposition:
    1:r59  l0     0    0:r60  l0     0
+++Costs: overall -1, reg -1, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


__gnu_cxx::new_allocator<_Tp>::size_type __gnu_cxx::new_allocator<_Tp>::max_size() const [with _Tp = std::_Rb_tree_node<std::pair<const std::basic_string<char>, int> >; __gnu_cxx::new_allocator<_Tp>::size_type = unsigned int]

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 0 [ax] 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d,1u} r6={1d,2u} r7={1d,2u} r16={1d,1u} r20={1d,3u} r59={1d,1u} r60={1d,1u} 
;;    total ref usage 23{10d,13u,0e} in 5{5 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 59 60

(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffffffffffc])) [0 this+0 S4 A32])
        (reg:SI 2 cx [ this ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:103 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 2 cx [ this ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 9 2 (set (reg:SI 59 [ D.77723 ])
        (const_int 178956970 [0xaaaaaaa])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:104 50 {*movsi_internal}
     (nil))

(insn 9 6 13 2 (set (reg:SI 60 [ <retval> ])
        (reg:SI 59 [ D.77723 ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:104 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 59 [ D.77723 ])
        (nil)))

(insn 13 9 16 2 (set (reg/i:SI 0 ax)
        (reg:SI 60 [ <retval> ])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:104 50 {*movsi_internal}
     (expr_list:REG_DEAD (reg:SI 60 [ <retval> ])
        (nil)))

(insn 16 13 0 2 (use (reg/i:SI 0 ax)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/ext/new_allocator.h:104 -1
     (nil))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void __tcf_1() (__tcf_1, funcdef_no=2330, decl_uid=77644, cgraph_uid=740)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 6(l0): point = 0
   Insn 5(l0): point = 2
Compressing live ranges: from 5 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __tcf_1()

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 2[cx] 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={3d,1u} r6={1d,2u} r7={1d,3u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 63{54d,9u,0e} in 2{1 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 07671480 __ioinit>)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 50 {*movsi_internal}
     (nil))

(call_insn 6 5 0 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 0734d200 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function void __static_initialization_and_destruction_0(int, int) (_Z41__static_initialization_and_destruction_0ii, funcdef_no=2329, decl_uid=77640, cgraph_uid=741)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 7 count 6 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 14(l0): point = 1
   Insn 13(l0): point = 3
   Insn 12(l0): point = 5
   Insn 11(l0): point = 7
   Insn 9(l0): point = 10
   Insn 8(l0): point = 12
   Insn 6(l0): point = 15
   Insn 5(l0): point = 17
Compressing live ranges: from 20 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=6, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


void __static_initialization_and_destruction_0(int, int)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 0[ax] 2[cx] 7[sp] 17[flags]
;;  ref usage 	r0={3d} r1={3d} r2={4d,1u} r6={1d,5u} r7={1d,9u} r8={2d} r9={2d} r10={2d} r11={2d} r12={2d} r13={2d} r14={2d} r15={2d} r16={1d,6u} r17={4d,2u} r18={2d} r19={2d} r20={1d,5u} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} 
;;    total ref usage 130{102d,28u,0e} in 8{6 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 3, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (reg/f:SI 16 argp) [0 __initialize_p+0 S4 A32])
            (const_int 1 [0x1]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 6 {*cmpsi_1}
     (nil))

(jump_insn 6 5 7 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 17)

;; Successors:  3 (fallthru) 5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 3 , prev 2, next 4, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  2 (fallthru)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 17 [flags]

(note 7 6 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:SI (reg/f:SI 16 argp)
                    (const_int 4 [0x4])) [0 __priority+0 S4 A32])
            (const_int 65535 [0xffff]))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 6 {*cmpsi_1}
     (nil))

(jump_insn 9 8 10 3 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 17)
            (pc))) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 459 {*jcc_1}
     (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil))
 -> 17)

;; Successors:  4 (fallthru) 5
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  3 (fallthru)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 07671480 __ioinit>)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 50 {*movsi_internal}
     (nil))

(call_insn 12 11 13 4 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 0734d100 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 478 {*call}
     (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil))
    (expr_list:REG_BR_PRED (use (reg:SI 2 cx))
        (nil)))

(insn 13 12 14 4 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 07fa9680 __tcf_1>)) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 50 {*movsi_internal}
     (nil))

(call_insn 14 13 17 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 07a96b80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) C:\Program Files\CodeBlocks\MinGW\lib\gcc\mingw32\4.7.2\include\c++/iostream:75 486 {*call_value}
     (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:REG_BR_PRED (use (mem/f:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (nil)))

;; Successors:  5 (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  4 (fallthru) 2 3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	

(code_label 17 14 18 5 282 "" [2 uses])

(note 18 17 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]



;; Function (static initializers for C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp) (_GLOBAL__sub_I_SDL_main, funcdef_no=2331, decl_uid=77652, cgraph_uid=742)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs



   Insn 7(l0): point = 0
   Insn 6(l0): point = 2
   Insn 5(l0): point = 4
Compressing live ranges: from 7 to 0 - 0%
Ranges after the compression:
  regions=1, blocks=3, points=0
    allocnos=0 (big 0), copies=0, conflicts=0, ranges=0
Disposition:
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


(static initializers for C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp)

Dataflow summary:
;;  invalidated by call 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []
;;  hardware regs used 	 7 [sp] 16 [argp] 20 [frame]
;;  regular block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  eh block artificial uses 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  entry block defs 	 0 [ax] 1 [dx] 2 [cx] 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;;  exit block uses 	 6 [bp] 7 [sp] 20 [frame]
;;  regs ever live 	 7[sp]
;;  ref usage 	r0={2d} r1={2d} r2={2d} r6={1d,2u} r7={1d,7u} r8={1d} r9={1d} r10={1d} r11={1d} r12={1d} r13={1d} r14={1d} r15={1d} r16={1d,1u} r17={1d} r18={1d} r19={1d} r20={1d,2u} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} 
;;    total ref usage 65{53d,12u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)


;; Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 0, maybe hot, flags: new reachable rtl modified.
;; Predecessors:  ENTRY (fallthru)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(6){ }u-1(7){ }u-1(16){ }u-1(20){ }}
;; lr  in  	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  use 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]
;; lr  def 	 0 [ax] 1 [dx] 2 [cx] 8 [st] 9 [st(1)] 10 [st(2)] 11 [st(3)] 12 [st(4)] 13 [st(5)] 14 [st(6)] 15 [st(7)] 17 [flags] 18 [fpsr] 19 [fpcr] 21 [] 22 [] 23 [] 24 [] 25 [] 26 [] 27 [] 28 [] 29 [] 30 [] 31 [] 32 [] 33 [] 34 [] 35 [] 36 [] 37 [] 38 [] 39 [] 40 [] 41 [] 42 [] 43 [] 44 [] 45 [] 46 [] 47 [] 48 [] 49 [] 50 [] 51 [] 52 []

(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 65535 [0xffff])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 50 {*movsi_internal}
     (nil))

(insn 6 5 7 2 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 1 [0x1])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 50 {*movsi_internal}
     (nil))

(call_insn 7 6 0 2 (call (mem:QI (symbol_ref:SI ("_Z41__static_initialization_and_destruction_0ii") [flags 0x3]  <function_decl 07fa9600 __static_initialization_and_destruction_0>) [0 __static_initialization_and_destruction_0 S1 A8])
        (const_int 8 [0x8])) C:\Users\Magente\Desktop\PROGRAMOWANIE\Simple Arkanoid 2D\Simple Arkanoid 2D\main.cpp:230 478 {*call}
     (nil)
    (expr_list:REG_BR_PRED (use (mem:SI (reg/f:SI 7 sp) [0 S4 A32]))
        (expr_list:REG_BR_PRED (use (mem:SI (plus:SI (reg/f:SI 7 sp)
                        (const_int 4 [0x4])) [0 S4 A32]))
            (nil))))

;; Successors:  EXIT [100.0%]  (fallthru)
;; lr  out 	 6 [bp] 7 [sp] 16 [argp] 20 [frame]


