# RISCV CPU

Implementation of RV32I single cycle and pipelined processor.

Based on the microarchitecture from `Digital Design and Computer Architecture: RISC-V Edition`

## Requiremenets

- Icarus Verilog

`make sim`
`make prog` for icebreaker
