wt_rom.v,verilog,xil_defaultlib,../../../../gcn_fpga_hw.srcs/sources_1/ip/wt_rom/sim/wt_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
