#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002864810 .scope module, "TEST_BENCH" "TEST_BENCH" 2 19;
 .timescale 0 0;
v00000000028c1200_0 .var/i "i", 31 0;
v00000000028c12a0_0 .var "in", 2 0;
v00000000028c0da0_0 .net "out1", 0 0, L_0000000002937b50;  1 drivers
v00000000028c1660_0 .net "out2", 0 0, L_00000000028c1eb0;  1 drivers
L_00000000028c1340 .part v00000000028c12a0_0, 0, 1;
L_00000000028c13e0 .part v00000000028c12a0_0, 1, 1;
L_00000000028c18e0 .part v00000000028c12a0_0, 2, 1;
L_00000000028c1980 .part v00000000028c12a0_0, 0, 1;
L_00000000028c1a20 .part v00000000028c12a0_0, 1, 1;
L_00000000028c1ac0 .part v00000000028c12a0_0, 2, 1;
S_00000000029377e0 .scope module, "selector1" "SEL1" 2 24, 2 1 0, S_0000000002864810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
L_000000000286e3a0 .functor AND 1, L_00000000028c18e0, L_00000000028c1340, C4<1>, C4<1>;
L_000000000286d9f0 .functor NOT 1, L_00000000028c18e0, C4<0>, C4<0>, C4<0>;
L_0000000002937ae0 .functor AND 1, L_000000000286d9f0, L_00000000028c13e0, C4<1>, C4<1>;
L_0000000002937b50 .functor OR 1, L_000000000286e3a0, L_0000000002937ae0, C4<0>, C4<0>;
v0000000002864990_0 .net *"_s0", 0 0, L_000000000286e3a0;  1 drivers
v0000000002864a30_0 .net *"_s2", 0 0, L_000000000286d9f0;  1 drivers
v00000000028c0f80_0 .net *"_s4", 0 0, L_0000000002937ae0;  1 drivers
v00000000028c15c0_0 .net "a", 0 0, L_00000000028c1340;  1 drivers
v00000000028c1c00_0 .net "b", 0 0, L_00000000028c13e0;  1 drivers
v00000000028c1480_0 .net "out", 0 0, L_0000000002937b50;  alias, 1 drivers
v00000000028c10c0_0 .net "sel", 0 0, L_00000000028c18e0;  1 drivers
S_0000000002937960 .scope module, "selector2" "SEL2" 2 25, 2 8 0, S_0000000002864810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
L_00000000028c1d60 .functor NOT 1, L_00000000028c1ac0, C4<0>, C4<0>, C4<0>;
L_00000000028c1dd0 .functor AND 1, L_00000000028c1ac0, L_00000000028c1980, C4<1>, C4<1>;
L_00000000028c1e40 .functor AND 1, L_00000000028c1ac0, L_00000000028c1a20, C4<1>, C4<1>;
L_00000000028c1eb0 .functor OR 1, L_00000000028c1dd0, L_00000000028c1e40, C4<0>, C4<0>;
v00000000028c1020_0 .net "a", 0 0, L_00000000028c1980;  1 drivers
v00000000028c1520_0 .net "b", 0 0, L_00000000028c1a20;  1 drivers
v00000000028c1700_0 .net "not_sel", 0 0, L_00000000028c1d60;  1 drivers
v00000000028c17a0_0 .net "out", 0 0, L_00000000028c1eb0;  alias, 1 drivers
v00000000028c1840_0 .net "sel", 0 0, L_00000000028c1ac0;  1 drivers
v00000000028c1ca0_0 .net "sel_a", 0 0, L_00000000028c1dd0;  1 drivers
v00000000028c1160_0 .net "sel_b", 0 0, L_00000000028c1e40;  1 drivers
    .scope S_0000000002864810;
T_0 ;
    %vpi_call 2 28 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000029377e0 {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000002937960 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028c12a0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028c1200_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000028c1200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 100, 0;
    %load/vec4 v00000000028c12a0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000000028c12a0_0, 0, 3;
    %load/vec4 v00000000028c1200_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000028c1200_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "main.v";
