

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:32:19 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.175 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     49|        -|        -|    -|
|Expression           |        -|    129|        0|     5808|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     12|     1083|      534|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        2|      -|     6512|      289|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|    190|     7595|     6667|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      8|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      2|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |myproject_mul_66s_20s_76_2_1_U3  |myproject_mul_66s_20s_76_2_1  |        0|      4|  361|  178|    0|
    |myproject_mul_67s_20s_76_2_1_U1  |myproject_mul_67s_20s_76_2_1  |        0|      4|  361|  178|    0|
    |myproject_mul_67s_20s_76_2_1_U2  |myproject_mul_67s_20s_76_2_1  |        0|      4|  361|  178|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                              |        0|     12| 1083|  534|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------------------+-----------------------------------+-----------+
    |                Instance               |               Module              | Expression|
    +---------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_10ns_20s_29_1_1_U31  |myproject_mul_mul_10ns_20s_29_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_29_1_1_U44  |myproject_mul_mul_10ns_20s_29_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_29_1_1_U52  |myproject_mul_mul_10ns_20s_29_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_30_1_1_U4   |myproject_mul_mul_10ns_20s_30_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_30_1_1_U5   |myproject_mul_mul_10ns_20s_30_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_30_1_1_U7   |myproject_mul_mul_10ns_20s_30_1_1  |  i0 * i1  |
    |myproject_mul_mul_10ns_20s_30_1_1_U21  |myproject_mul_mul_10ns_20s_30_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_30_1_1_U51  |myproject_mul_mul_11ns_20s_30_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U9   |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U12  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U15  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U17  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U24  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U25  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U26  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U36  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11ns_20s_31_1_1_U38  |myproject_mul_mul_11ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_11s_20s_31_1_1_U14   |myproject_mul_mul_11s_20s_31_1_1   |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_31_1_1_U28  |myproject_mul_mul_12ns_20s_31_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U8   |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U11  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U13  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U16  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U18  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U23  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U33  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U34  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_12ns_20s_32_1_1_U37  |myproject_mul_mul_12ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_32_1_1_U42  |myproject_mul_mul_13ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_32_1_1_U46  |myproject_mul_mul_13ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_32_1_1_U47  |myproject_mul_mul_13ns_20s_32_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_33_1_1_U10  |myproject_mul_mul_13ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_33_1_1_U19  |myproject_mul_mul_13ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_33_1_1_U30  |myproject_mul_mul_13ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_33_1_1_U32  |myproject_mul_mul_13ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_13ns_20s_33_1_1_U40  |myproject_mul_mul_13ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_33_1_1_U43  |myproject_mul_mul_14ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_33_1_1_U45  |myproject_mul_mul_14ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_33_1_1_U49  |myproject_mul_mul_14ns_20s_33_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_34_1_1_U20  |myproject_mul_mul_14ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_34_1_1_U22  |myproject_mul_mul_14ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_34_1_1_U29  |myproject_mul_mul_14ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_14ns_20s_34_1_1_U35  |myproject_mul_mul_14ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_15ns_20s_34_1_1_U41  |myproject_mul_mul_15ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_15ns_20s_34_1_1_U48  |myproject_mul_mul_15ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_16ns_20s_34_1_1_U50  |myproject_mul_mul_16ns_20s_34_1_1  |  i0 * i1  |
    |myproject_mul_mul_8ns_20s_28_1_1_U39   |myproject_mul_mul_8ns_20s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_9ns_20s_28_1_1_U27   |myproject_mul_mul_9ns_20s_28_1_1   |  i0 * i1  |
    |myproject_mul_mul_9ns_20s_29_1_1_U6    |myproject_mul_mul_9ns_20s_29_1_1   |  i0 * i1  |
    +---------------------------------------+-----------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_764_p2           |     *    |      3|  0|  21|          50|          20|
    |mul_ln1192_11_fu_773_p2           |     *    |      2|  0|  21|          33|          20|
    |mul_ln1192_12_fu_782_p2           |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_13_fu_788_p2           |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_14_fu_797_p2           |     *    |      2|  0|  22|          34|          20|
    |mul_ln1192_15_fu_1147_p2          |     *    |      2|  0|  21|          33|          20|
    |mul_ln1192_16_fu_1184_p2          |     *    |      2|  0|  20|          32|          20|
    |mul_ln1192_18_fu_826_p2           |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_19_fu_844_p2           |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_1_fu_679_p2            |     *    |      3|  0|  21|          50|          20|
    |mul_ln1192_20_fu_853_p2           |     *    |      2|  0|  22|          34|          20|
    |mul_ln1192_21_fu_862_p2           |     *    |      2|  0|  25|          31|          20|
    |mul_ln1192_22_fu_870_p2           |     *    |      2|  0|  20|          32|          20|
    |mul_ln1192_23_fu_1282_p2          |     *    |      2|  0|  25|          31|          20|
    |mul_ln1192_24_fu_1303_p2          |     *    |      2|  0|  20|          32|          20|
    |mul_ln1192_26_fu_1384_p2          |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_27_fu_1404_p2          |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_28_fu_1412_p2          |     *    |      2|  0|  21|          33|          20|
    |mul_ln1192_2_fu_688_p2            |     *    |      3|  0|  21|          50|          20|
    |mul_ln1192_3_fu_697_p2            |     *    |      2|  0|  20|          32|          20|
    |mul_ln1192_4_fu_705_p2            |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_5_fu_1025_p2           |     *    |      2|  0|  22|          34|          20|
    |mul_ln1192_6_fu_1050_p2           |     *    |      2|  0|  21|          33|          20|
    |mul_ln1192_9_fu_752_p2            |     *    |      3|  0|  28|          51|          20|
    |mul_ln1192_fu_661_p2              |     *    |      2|  0|  25|          31|          20|
    |mul_ln1193_1_fu_641_p2            |     *    |      3|  0|  21|          50|          20|
    |mul_ln1193_2_fu_650_p2            |     *    |      2|  0|  20|          32|          20|
    |mul_ln1193_3_fu_811_p2            |     *    |      3|  0|  21|          50|          20|
    |mul_ln1193_4_fu_1163_p2           |     *    |      2|  0|  20|          32|          20|
    |mul_ln1193_5_fu_1206_p2           |     *    |      2|  0|  22|          34|          20|
    |mul_ln1193_6_fu_1220_p2           |     *    |      2|  0|  25|          31|          20|
    |mul_ln1193_7_fu_894_p2            |     *    |      3|  0|  21|          48|          20|
    |mul_ln1193_8_fu_888_p2            |     *    |      2|  0|  25|          31|          20|
    |mul_ln1193_9_fu_1339_p2           |     *    |      2|  0|  25|          31|          20|
    |mul_ln1193_fu_635_p2              |     *    |      3|  0|  21|          49|          20|
    |mul_ln703_fu_723_p2               |     *    |      2|  0|  40|          28|          20|
    |mul_ln728_13_fu_1395_p2           |     *    |      2|  0|  40|          28|          20|
    |mul_ln728_6_fu_835_p2             |     *    |      2|  0|  30|          30|          20|
    |r_V_12_fu_467_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_17_fu_321_p2                  |     *    |      2|  0|  30|          30|          20|
    |r_V_18_fu_360_p2                  |     *    |      3|  0|  21|          50|          20|
    |r_V_1_fu_425_p2                   |     *    |      2|  0|  30|          30|          20|
    |r_V_20_fu_517_p2                  |     *    |      2|  0|  21|          33|          20|
    |r_V_22_fu_526_p2                  |     *    |      2|  0|  20|          32|          20|
    |r_V_25_fu_534_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_29_fu_546_p2                  |     *    |      2|  0|  20|          32|          20|
    |r_V_35_fu_558_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_38_fu_567_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_3_fu_434_p2                   |     *    |      2|  0|  35|          29|          20|
    |r_V_43_fu_605_p2                  |     *    |      2|  0|  40|          28|          20|
    |r_V_47_fu_401_p2                  |     *    |      2|  0|  40|          28|          20|
    |r_V_48_fu_617_p2                  |     *    |      3|  0|  21|          48|          20|
    |r_V_50_fu_915_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_53_fu_924_p2                  |     *    |      2|  0|  25|          31|          20|
    |r_V_7_fu_449_p2                   |     *    |      2|  0|  30|          30|          20|
    |r_V_9_fu_458_p2                   |     *    |      2|  0|  20|          32|          20|
    |add_ln1192_10_fu_1135_p2          |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_11_fu_1482_p2          |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_13_fu_1569_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_15_fu_1233_p2          |     +    |      0|  0|  69|          62|          62|
    |add_ln1192_16_fu_1238_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_17_fu_1263_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_18_fu_1294_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_19_fu_1317_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_1_fu_999_p2            |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_20_fu_1603_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_21_fu_1636_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_23_fu_1375_p2          |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_24_fu_1715_p2          |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_25_fu_1732_p2          |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_26_fu_1762_p2          |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_2_fu_1011_p2           |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_3_fu_1424_p2           |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_4_fu_1439_p2           |     +    |      0|  0|  76|          62|          62|
    |add_ln1192_7_fu_1066_p2           |     +    |      0|  0|  83|          76|          76|
    |add_ln1192_8_fu_1096_p2           |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_9_fu_1109_p2           |     +    |      0|  0|  76|          76|          76|
    |add_ln1192_fu_988_p2              |     +    |      0|  0|  76|          62|          62|
    |add_ln1193_1_fu_1211_p2           |     +    |      0|  0|  76|          62|          62|
    |add_ln1193_fu_961_p2              |     +    |      0|  0|  76|          62|          62|
    |ret_V_1_fu_740_p2                 |     +    |      0|  0|  54|          47|          47|
    |ret_V_2_fu_1517_p2                |     +    |      0|  0|  76|          71|          76|
    |ret_V_3_fu_1575_p2                |     +    |      0|  0|  76|          56|          62|
    |ret_V_4_fu_1679_p2                |     +    |      0|  0|  76|          56|          62|
    |ret_V_5_fu_1798_p2                |     +    |      0|  0|  76|          70|          76|
    |ret_V_fu_1458_p2                  |     +    |      0|  0|  76|          57|          62|
    |r_V_15_fu_484_p2                  |     -    |      0|  0|  35|           1|          28|
    |r_V_42_fu_595_p2                  |     -    |      0|  0|  35|          28|          28|
    |r_V_46_fu_391_p2                  |     -    |      0|  0|  35|          28|          28|
    |sub_ln1192_10_fu_1511_p2          |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_11_fu_1197_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_12_fu_1556_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_13_fu_1250_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_14_fu_1276_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_15_fu_1619_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_16_fu_1653_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_17_fu_1673_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_18_fu_1369_p2          |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_19_fu_1703_p2          |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_1_fu_982_p2            |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_20_fu_1749_p2          |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_21_fu_1775_p2          |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_22_fu_1792_p2          |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_2_fu_994_p2            |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_3_fu_1017_p2           |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_4_fu_1038_p2           |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_5_fu_1452_p2           |     -    |      0|  0|  76|          62|          62|
    |sub_ln1192_6_fu_1071_p2           |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_7_fu_1083_p2           |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_8_fu_1122_p2           |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_9_fu_1494_p2           |     -    |      0|  0|  76|          76|          76|
    |sub_ln1192_fu_948_p2              |     -    |      0|  0|  76|          62|          62|
    |sub_ln1193_1_fu_1176_p2           |     -    |      0|  0|  69|          62|          62|
    |sub_ln1193_2_fu_1551_p2           |     -    |      0|  0|  76|          62|          62|
    |sub_ln1193_3_fu_1353_p2           |     -    |      0|  0|  69|          62|          62|
    |sub_ln1193_fu_937_p2              |     -    |      0|  0|  76|          62|          62|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |    129|  0|5808|        5892|        4993|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  320|        640|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  323|        646|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_10_reg_2731                 |   76|   0|   76|          0|
    |add_ln1192_19_reg_2756                 |   62|   0|   62|          0|
    |add_ln1192_23_reg_2786                 |   62|   0|   62|          0|
    |add_ln1193_1_reg_2746                  |   62|   0|   62|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |    1|   0|    1|          0|
    |mul_ln1192_10_reg_2560                 |   62|   0|   62|          0|
    |mul_ln1192_11_reg_2565                 |   48|   0|   48|          0|
    |mul_ln1192_12_reg_2570                 |   62|   0|   62|          0|
    |mul_ln1192_13_reg_2575                 |   62|   0|   62|          0|
    |mul_ln1192_14_reg_2580                 |   48|   0|   48|          0|
    |mul_ln1192_14_reg_2580_pp0_iter5_reg   |   48|   0|   48|          0|
    |mul_ln1192_15_reg_2736                 |   48|   0|   48|          0|
    |mul_ln1192_18_reg_2625                 |   62|   0|   62|          0|
    |mul_ln1192_19_reg_2635                 |   62|   0|   62|          0|
    |mul_ln1192_1_reg_2510                  |   62|   0|   62|          0|
    |mul_ln1192_20_reg_2640                 |   48|   0|   48|          0|
    |mul_ln1192_21_reg_2650                 |   48|   0|   48|          0|
    |mul_ln1192_22_reg_2655                 |   48|   0|   48|          0|
    |mul_ln1192_25_reg_2781                 |   76|   0|   76|          0|
    |mul_ln1192_26_reg_2791                 |   62|   0|   62|          0|
    |mul_ln1192_27_reg_2806                 |   62|   0|   62|          0|
    |mul_ln1192_28_reg_2811                 |   48|   0|   48|          0|
    |mul_ln1192_2_reg_2515                  |   62|   0|   62|          0|
    |mul_ln1192_3_reg_2520                  |   48|   0|   48|          0|
    |mul_ln1192_4_reg_2525                  |   62|   0|   62|          0|
    |mul_ln1192_6_reg_2726                  |   48|   0|   48|          0|
    |mul_ln1192_7_reg_2545                  |   76|   0|   76|          0|
    |mul_ln1192_8_reg_2550                  |   76|   0|   76|          0|
    |mul_ln1192_9_reg_2555                  |   62|   0|   62|          0|
    |mul_ln1192_reg_2490                    |   48|   0|   48|          0|
    |mul_ln1193_1_reg_2474                  |   62|   0|   62|          0|
    |mul_ln1193_2_reg_2479                  |   48|   0|   48|          0|
    |mul_ln1193_3_reg_2590                  |   62|   0|   62|          0|
    |mul_ln1193_5_reg_2741                  |   48|   0|   48|          0|
    |mul_ln1193_6_reg_2751                  |   48|   0|   48|          0|
    |mul_ln1193_7_reg_2676                  |   62|   0|   62|          0|
    |mul_ln1193_8_reg_2671                  |   48|   0|   48|          0|
    |mul_ln1193_reg_2469                    |   62|   0|   62|          0|
    |mul_ln728_10_reg_2776                  |   33|   0|   33|          0|
    |mul_ln728_13_reg_2796                  |   46|   0|   46|          0|
    |mul_ln728_14_reg_2801                  |   32|   0|   32|          0|
    |mul_ln728_1_reg_2500                   |   31|   0|   31|          0|
    |mul_ln728_2_reg_2721                   |   34|   0|   34|          0|
    |mul_ln728_6_reg_2630                   |   48|   0|   48|          0|
    |mul_ln728_7_reg_2761                   |   32|   0|   32|          0|
    |mul_ln728_8_reg_2766                   |   33|   0|   33|          0|
    |mul_ln728_9_reg_2771                   |   29|   0|   29|          0|
    |mul_ln728_reg_2495                     |   28|   0|   28|          0|
    |p_Val2_3_reg_2137                      |   20|   0|   20|          0|
    |r_V_10_reg_2353                        |   32|   0|   32|          0|
    |r_V_11_reg_2260                        |   31|   0|   31|          0|
    |r_V_12_reg_2358                        |   51|   0|   51|          0|
    |r_V_13_reg_2530                        |   34|   0|   34|          0|
    |r_V_14_reg_2535                        |   33|   0|   33|          0|
    |r_V_15_reg_2363                        |   21|   0|   28|          7|
    |r_V_16_reg_2152                        |   30|   0|   30|          0|
    |r_V_17_reg_2186                        |   50|   0|   50|          0|
    |r_V_18_reg_2265                        |   67|   0|   67|          0|
    |r_V_19_reg_2270                        |   33|   0|   33|          0|
    |r_V_1_reg_2323                         |   50|   0|   50|          0|
    |r_V_20_reg_2384                        |   51|   0|   51|          0|
    |r_V_21_reg_2275                        |   32|   0|   32|          0|
    |r_V_22_reg_2389                        |   50|   0|   50|          0|
    |r_V_23_reg_2394                        |   33|   0|   33|          0|
    |r_V_24_reg_2280                        |   31|   0|   31|          0|
    |r_V_25_reg_2399                        |   51|   0|   51|          0|
    |r_V_26_reg_2404                        |   34|   0|   34|          0|
    |r_V_27_reg_2585                        |   33|   0|   33|          0|
    |r_V_28_reg_2285                        |   32|   0|   32|          0|
    |r_V_29_reg_2409                        |   50|   0|   50|          0|
    |r_V_2_reg_2211                         |   29|   0|   29|          0|
    |r_V_30_reg_2595                        |   32|   0|   32|          0|
    |r_V_31_reg_2600                        |   32|   0|   32|          0|
    |r_V_32_reg_2615                        |   34|   0|   34|          0|
    |r_V_33_reg_2620                        |   31|   0|   31|          0|
    |r_V_34_reg_2299                        |   31|   0|   31|          0|
    |r_V_35_reg_2419                        |   51|   0|   51|          0|
    |r_V_36_reg_2424                        |   30|   0|   30|          0|
    |r_V_37_reg_2304                        |   31|   0|   31|          0|
    |r_V_37_reg_2304_pp0_iter3_reg          |   31|   0|   31|          0|
    |r_V_38_reg_2429                        |   51|   0|   51|          0|
    |r_V_39_reg_2434                        |   34|   0|   34|          0|
    |r_V_3_reg_2328                         |   49|   0|   49|          0|
    |r_V_40_reg_2439                        |   32|   0|   32|          0|
    |r_V_41_reg_2660                        |   32|   0|   32|          0|
    |r_V_43_reg_2444                        |   48|   0|   48|          0|
    |r_V_44_reg_2449                        |   31|   0|   31|          0|
    |r_V_45_reg_2681                        |   31|   0|   31|          0|
    |r_V_47_reg_2310                        |   48|   0|   48|          0|
    |r_V_48_reg_2454                        |   66|   0|   66|          0|
    |r_V_49_reg_2459                        |   31|   0|   31|          0|
    |r_V_4_reg_2333                         |   32|   0|   32|          0|
    |r_V_50_reg_2696                        |   51|   0|   51|          0|
    |r_V_51_reg_2701                        |   28|   0|   28|          0|
    |r_V_52_reg_2464                        |   31|   0|   31|          0|
    |r_V_53_reg_2706                        |   51|   0|   51|          0|
    |r_V_54_reg_2711                        |   33|   0|   33|          0|
    |r_V_5_reg_2338                         |   31|   0|   31|          0|
    |r_V_6_reg_2250                         |   30|   0|   30|          0|
    |r_V_7_reg_2343                         |   50|   0|   50|          0|
    |r_V_8_reg_2255                         |   32|   0|   32|          0|
    |r_V_9_reg_2348                         |   50|   0|   50|          0|
    |r_V_reg_2206                           |   30|   0|   30|          0|
    |ret_V_1_reg_2540                       |   47|   0|   47|          0|
    |sext_ln1118_15_reg_2216                |   31|   0|   31|          0|
    |sext_ln1118_15_reg_2216_pp0_iter3_reg  |   31|   0|   31|          0|
    |sext_ln1118_16_reg_2223                |   33|   0|   33|          0|
    |sext_ln1118_18_reg_2230                |   32|   0|   32|          0|
    |sext_ln1118_20_reg_2245                |   31|   0|   31|          0|
    |sext_ln1118_2_reg_2196                 |   29|   0|   29|          0|
    |sext_ln1118_2_reg_2196_pp0_iter3_reg   |   29|   0|   29|          0|
    |sext_ln1118_30_reg_2181                |   50|   0|   50|          0|
    |sext_ln1118_30_reg_2181_pp0_iter2_reg  |   50|   0|   50|          0|
    |sext_ln1118_37_reg_2290                |   48|   0|   48|          0|
    |sext_ln1118_3_reg_2201                 |   30|   0|   30|          0|
    |sext_ln1118_43_reg_2605                |   33|   0|   33|          0|
    |sext_ln1118_44_reg_2414                |   31|   0|   31|          0|
    |sext_ln1118_48_reg_2645                |   48|   0|   48|          0|
    |sext_ln1118_4_reg_2315                 |   48|   0|   48|          0|
    |sext_ln1118_53_reg_2665                |   62|   0|   62|          0|
    |sext_ln1118_reg_2191                   |   31|   0|   31|          0|
    |sext_ln1192_15_reg_2610                |   34|   0|   34|          0|
    |sext_ln1192_15_reg_2610_pp0_iter5_reg  |   34|   0|   34|          0|
    |sext_ln1192_2_reg_2484                 |   48|   0|   48|          0|
    |sext_ln728_1_reg_2505                  |   34|   0|   34|          0|
    |sext_ln728_reg_2238                    |   32|   0|   32|          0|
    |sub_ln1192_4_reg_2716                  |   62|   0|   62|          0|
    |tmp_1_reg_2105                         |   20|   0|   20|          0|
    |tmp_2_reg_2126                         |   20|   0|   20|          0|
    |tmp_4_reg_2157                         |   20|   0|   20|          0|
    |tmp_5_reg_2165                         |   20|   0|   20|          0|
    |trunc_ln1117_reg_2095                  |   20|   0|   20|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  320|   0|  320|          0|
    |p_Val2_3_reg_2137                      |   64|  32|   20|          0|
    |sext_ln1118_16_reg_2223                |   64|  32|   33|          0|
    |sext_ln1118_18_reg_2230                |   64|  32|   32|          0|
    |sext_ln1118_37_reg_2290                |    1|   1|   48|          0|
    |sext_ln728_reg_2238                    |   64|  32|   32|          0|
    |tmp_1_reg_2105                         |   64|  32|   20|          0|
    |tmp_2_reg_2126                         |   64|  32|   20|          0|
    |tmp_4_reg_2157                         |   64|  32|   20|          0|
    |tmp_5_reg_2165                         |   64|  32|   20|          0|
    |trunc_ln1117_reg_2095                  |   64|  32|   20|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 6512| 289| 6207|          7|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  320|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   20|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   20|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   20|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   20|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   20|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

