Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Aug 30 14:20:30 2020
| Host         : DESKTOP-N4AP444 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopSys_timing_summary_routed.rpt -rpx TopSys_timing_summary_routed.rpx
| Design       : TopSys
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: nolabel_line58/distCount_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line60/delayCount_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line62/selCount_reg[12]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: nolabel_line64/tremClkCount_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line66/selCount_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: nolabel_line78/clkDiv_reg[8]/Q (HIGH)

 There are 5890 register/latch pins with no clock driven by root clock pin: procCount_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.874        0.000                      0                  179        0.134        0.000                      0                  179        3.000        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
nolabel_line70/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0         {0.000 25.000}       50.000          20.000          
sys_clk_pin                  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line70/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              72.218        0.000                      0                  170        0.134        0.000                      0                  170       40.190        0.000                       0                    92  
  clkfbout_clk_wiz_0                                                                                                                                                          47.845        0.000                       0                     3  
sys_clk_pin                        5.874        0.000                      0                    9        0.207        0.000                      0                    9        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line70/inst/clk_in1
  To Clock:  nolabel_line70/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line70/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line70/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       72.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.218ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 1.320ns (14.630%)  route 7.703ns (85.370%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.698ns = ( 78.682 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.790     5.396    nolabel_line64/phasecount_reg[2]
    SLICE_X7Y3           LUT4 (Prop_lut4_I3_O)        0.124     5.520 r  nolabel_line64/shiftOut[21]_i_2/O
                         net (fo=1, routed)           1.185     6.705    nolabel_line72/lChannelTremoloOut_reg[21]
    SLICE_X3Y3           LUT5 (Prop_lut5_I4_O)        0.124     6.829 r  nolabel_line72/shiftOut[21]_i_1/O
                         net (fo=1, routed)           0.000     6.829    nolabel_line72/shiftOut1_out[21]
    SLICE_X3Y3           FDRE                                         r  nolabel_line72/shiftOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.554    78.682    nolabel_line72/CLK
    SLICE_X3Y3           FDRE                                         r  nolabel_line72/shiftOut_reg[21]/C
                         clock pessimism              0.517    79.199    
                         clock uncertainty           -0.184    79.015    
    SLICE_X3Y3           FDRE (Setup_fdre_C_D)        0.031    79.046    nolabel_line72/shiftOut_reg[21]
  -------------------------------------------------------------------
                         required time                         79.046    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                 72.218    

Slack (MET) :             72.394ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.320ns (14.923%)  route 7.525ns (85.077%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.832     5.438    nolabel_line64/phasecount_reg[2]
    SLICE_X3Y3           LUT4 (Prop_lut4_I3_O)        0.124     5.562 r  nolabel_line64/shiftOut[17]_i_2/O
                         net (fo=1, routed)           0.965     6.527    nolabel_line72/lChannelTremoloOut_reg[17]
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.124     6.651 r  nolabel_line72/shiftOut[17]_i_1/O
                         net (fo=1, routed)           0.000     6.651    nolabel_line72/shiftOut1_out[17]
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[17]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.029    79.045    nolabel_line72/shiftOut_reg[17]
  -------------------------------------------------------------------
                         required time                         79.045    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 72.394    

Slack (MET) :             72.420ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 1.320ns (14.970%)  route 7.498ns (85.030%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 78.679 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.907     5.513    nolabel_line64/phasecount_reg[2]
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.124     5.637 r  nolabel_line64/shiftOut[13]_i_2/O
                         net (fo=1, routed)           0.863     6.500    nolabel_line72/lChannelTremoloOut_reg[13]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.124     6.624 r  nolabel_line72/shiftOut[13]_i_1/O
                         net (fo=1, routed)           0.000     6.624    nolabel_line72/shiftOut1_out[13]
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.551    78.679    nolabel_line72/CLK
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[13]/C
                         clock pessimism              0.517    79.196    
                         clock uncertainty           -0.184    79.012    
    SLICE_X1Y1           FDRE (Setup_fdre_C_D)        0.031    79.043    nolabel_line72/shiftOut_reg[13]
  -------------------------------------------------------------------
                         required time                         79.043    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                 72.420    

Slack (MET) :             72.571ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 1.320ns (15.222%)  route 7.352ns (84.778%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.791     5.397    nolabel_line64/phasecount_reg[2]
    SLICE_X7Y3           LUT4 (Prop_lut4_I3_O)        0.124     5.521 r  nolabel_line64/shiftOut[8]_i_2/O
                         net (fo=1, routed)           0.833     6.354    nolabel_line72/lChannelTremoloOut_reg[8]
    SLICE_X3Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.478 r  nolabel_line72/shiftOut[8]_i_1/O
                         net (fo=1, routed)           0.000     6.478    nolabel_line72/shiftOut1_out[8]
    SLICE_X3Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X3Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[8]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X3Y0           FDRE (Setup_fdre_C_D)        0.032    79.048    nolabel_line72/shiftOut_reg[8]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                 72.571    

Slack (MET) :             72.580ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 1.320ns (15.240%)  route 7.341ns (84.760%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.437     5.043    nolabel_line64/phasecount_reg[2]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.124     5.167 r  nolabel_line64/shiftOut[16]_i_2/O
                         net (fo=1, routed)           1.176     6.343    nolabel_line72/lChannelTremoloOut_reg[16]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.467 r  nolabel_line72/shiftOut[16]_i_1/O
                         net (fo=1, routed)           0.000     6.467    nolabel_line72/shiftOut1_out[16]
    SLICE_X2Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X2Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[16]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.031    79.047    nolabel_line72/shiftOut_reg[16]
  -------------------------------------------------------------------
                         required time                         79.047    
                         arrival time                          -6.467    
  -------------------------------------------------------------------
                         slack                                 72.580    

Slack (MET) :             72.618ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.320ns (15.311%)  route 7.301ns (84.689%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.767     5.373    nolabel_line64/phasecount_reg[2]
    SLICE_X3Y1           LUT4 (Prop_lut4_I3_O)        0.124     5.497 r  nolabel_line64/shiftOut[1]_i_2/O
                         net (fo=1, routed)           0.806     6.303    nolabel_line72/lChannelTremoloOut_reg[1]
    SLICE_X3Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.427 r  nolabel_line72/shiftOut[1]_i_1/O
                         net (fo=1, routed)           0.000     6.427    nolabel_line72/shiftOut1_out[1]
    SLICE_X3Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X3Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[1]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X3Y0           FDRE (Setup_fdre_C_D)        0.029    79.045    nolabel_line72/shiftOut_reg[1]
  -------------------------------------------------------------------
                         required time                         79.045    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 72.618    

Slack (MET) :             72.724ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 1.320ns (15.498%)  route 7.197ns (84.502%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.896     5.501    nolabel_line64/phasecount_reg[2]
    SLICE_X2Y2           LUT4 (Prop_lut4_I3_O)        0.124     5.625 r  nolabel_line64/shiftOut[18]_i_2/O
                         net (fo=1, routed)           0.574     6.199    nolabel_line72/lChannelTremoloOut_reg[18]
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.124     6.323 r  nolabel_line72/shiftOut[18]_i_1/O
                         net (fo=1, routed)           0.000     6.323    nolabel_line72/shiftOut1_out[18]
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[18]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.031    79.047    nolabel_line72/shiftOut_reg[18]
  -------------------------------------------------------------------
                         required time                         79.047    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                 72.724    

Slack (MET) :             72.802ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.320ns (15.638%)  route 7.121ns (84.362%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.842     5.448    nolabel_line64/phasecount_reg[2]
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.124     5.572 r  nolabel_line64/shiftOut[5]_i_2/O
                         net (fo=1, routed)           0.551     6.123    nolabel_line72/lChannelTremoloOut_reg[5]
    SLICE_X2Y0           LUT5 (Prop_lut5_I4_O)        0.124     6.247 r  nolabel_line72/shiftOut[5]_i_1/O
                         net (fo=1, routed)           0.000     6.247    nolabel_line72/shiftOut1_out[5]
    SLICE_X2Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X2Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[5]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X2Y0           FDRE (Setup_fdre_C_D)        0.032    79.048    nolabel_line72/shiftOut_reg[5]
  -------------------------------------------------------------------
                         required time                         79.048    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 72.802    

Slack (MET) :             72.853ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 1.320ns (15.736%)  route 7.068ns (84.264%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.697ns = ( 78.683 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          3.664     5.270    nolabel_line64/phasecount_reg[2]
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.124     5.394 r  nolabel_line64/shiftOut[10]_i_2/O
                         net (fo=1, routed)           0.676     6.070    nolabel_line72/lChannelTremoloOut_reg[10]
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.124     6.194 r  nolabel_line72/shiftOut[10]_i_1/O
                         net (fo=1, routed)           0.000     6.194    nolabel_line72/shiftOut1_out[10]
    SLICE_X3Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.555    78.683    nolabel_line72/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[10]/C
                         clock pessimism              0.517    79.200    
                         clock uncertainty           -0.184    79.016    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.031    79.047    nolabel_line72/shiftOut_reg[10]
  -------------------------------------------------------------------
                         required time                         79.047    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                 72.853    

Slack (MET) :             72.884ns  (required time - arrival time)
  Source:                 nolabel_line72/phasecount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.352ns  (logic 1.320ns (15.805%)  route 7.032ns (84.195%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 78.679 - 81.380 ) 
    Source Clock Delay      (SCD):    -2.194ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.285     1.285    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.656    -2.194    nolabel_line72/CLK
    SLICE_X21Y24         FDRE                                         r  nolabel_line72/phasecount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.419    -1.775 r  nolabel_line72/phasecount_reg[5]/Q
                         net (fo=12, routed)          1.703    -0.072    nolabel_line72/phasecount_reg_n_0_[5]
    SLICE_X40Y23         LUT3 (Prop_lut3_I0_O)        0.327     0.255 r  nolabel_line72/lChannelREC[23]_i_2/O
                         net (fo=3, routed)           1.025     1.280    nolabel_line72/lChannelREC[23]_i_2_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.326     1.606 r  nolabel_line72/shiftOut[0]_i_2/O
                         net (fo=25, routed)          4.000     5.606    nolabel_line64/phasecount_reg[2]
    SLICE_X2Y1           LUT4 (Prop_lut4_I3_O)        0.124     5.730 r  nolabel_line64/shiftOut[11]_i_2/O
                         net (fo=1, routed)           0.303     6.034    nolabel_line72/lChannelTremoloOut_reg[11]
    SLICE_X1Y1           LUT5 (Prop_lut5_I4_O)        0.124     6.158 r  nolabel_line72/shiftOut[11]_i_1/O
                         net (fo=1, routed)           0.000     6.158    nolabel_line72/shiftOut1_out[11]
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    L16                  IBUF                         0.000    81.380 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.162    82.542    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    75.437 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    77.036    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    77.127 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          1.551    78.679    nolabel_line72/CLK
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[11]/C
                         clock pessimism              0.517    79.196    
                         clock uncertainty           -0.184    79.012    
    SLICE_X1Y1           FDRE (Setup_fdre_C_D)        0.029    79.041    nolabel_line72/shiftOut_reg[11]
  -------------------------------------------------------------------
                         required time                         79.041    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                 72.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 procCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            procCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.838%)  route 0.306ns (62.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.764    ac_mclk_OBUF
    SLICE_X21Y53         FDRE                                         r  procCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  procCount_reg[1]/Q
                         net (fo=6, routed)           0.306    -0.317    procCount_reg_n_0_[1]
    SLICE_X22Y52         LUT6 (Prop_lut6_I1_O)        0.045    -0.272 r  procCount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    p_0_in__1[5]
    SLICE_X22Y52         FDRE                                         r  procCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.826    -1.184    ac_mclk_OBUF
    SLICE_X22Y52         FDRE                                         r  procCount_reg[5]/C
                         clock pessimism              0.686    -0.498    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.092    -0.406    procCount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.736%)  route 0.125ns (40.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.588    -0.732    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  nolabel_line72/shiftOut_reg[19]/Q
                         net (fo=2, routed)           0.125    -0.466    nolabel_line72/shiftOut_reg_n_0_[19]
    SLICE_X3Y3           LUT5 (Prop_lut5_I0_O)        0.045    -0.421 r  nolabel_line72/shiftOut[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.421    nolabel_line72/shiftOut1_out[20]
    SLICE_X3Y3           FDRE                                         r  nolabel_line72/shiftOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.855    -1.155    nolabel_line72/CLK
    SLICE_X3Y3           FDRE                                         r  nolabel_line72/shiftOut_reg[20]/C
                         clock pessimism              0.438    -0.717    
    SLICE_X3Y3           FDRE (Hold_fdre_C_D)         0.091    -0.626    nolabel_line72/shiftOut_reg[20]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.559    -0.761    nolabel_line72/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  nolabel_line72/shiftOut_reg[22]/Q
                         net (fo=2, routed)           0.113    -0.507    nolabel_line72/shiftOut_reg_n_0_[22]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.045    -0.462 r  nolabel_line72/shiftOut[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.462    nolabel_line72/shiftOut1_out[23]
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -1.185    nolabel_line72/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[23]/C
                         clock pessimism              0.424    -0.761    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092    -0.669    nolabel_line72/shiftOut_reg[23]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.559    -0.761    nolabel_line72/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  nolabel_line72/shiftOut_reg[22]/Q
                         net (fo=2, routed)           0.114    -0.506    nolabel_line72/shiftOut_reg_n_0_[22]
    SLICE_X9Y20          LUT5 (Prop_lut5_I3_O)        0.045    -0.461 r  nolabel_line72/shiftOut[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    nolabel_line72/shiftOut1_out[22]
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.825    -1.185    nolabel_line72/CLK
    SLICE_X9Y20          FDRE                                         r  nolabel_line72/shiftOut_reg[22]/C
                         clock pessimism              0.424    -0.761    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.091    -0.670    nolabel_line72/shiftOut_reg[22]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.156ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.586    -0.734    nolabel_line72/CLK
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  nolabel_line72/shiftOut_reg[12]/Q
                         net (fo=2, routed)           0.122    -0.471    nolabel_line72/shiftOut_reg_n_0_[12]
    SLICE_X1Y1           LUT5 (Prop_lut5_I3_O)        0.045    -0.426 r  nolabel_line72/shiftOut[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.426    nolabel_line72/shiftOut1_out[12]
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.854    -1.156    nolabel_line72/CLK
    SLICE_X1Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[12]/C
                         clock pessimism              0.422    -0.734    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.092    -0.642    nolabel_line72/shiftOut_reg[12]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.588    -0.732    nolabel_line72/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  nolabel_line72/shiftOut_reg[9]/Q
                         net (fo=2, routed)           0.147    -0.444    nolabel_line72/shiftOut_reg_n_0_[9]
    SLICE_X3Y1           LUT5 (Prop_lut5_I0_O)        0.045    -0.399 r  nolabel_line72/shiftOut[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.399    nolabel_line72/shiftOut1_out[10]
    SLICE_X3Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.856    -1.154    nolabel_line72/CLK
    SLICE_X3Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[10]/C
                         clock pessimism              0.422    -0.732    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092    -0.640    nolabel_line72/shiftOut_reg[10]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.163%)  route 0.164ns (46.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.588    -0.732    nolabel_line72/CLK
    SLICE_X2Y0           FDRE                                         r  nolabel_line72/shiftOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  nolabel_line72/shiftOut_reg[16]/Q
                         net (fo=2, routed)           0.164    -0.427    nolabel_line72/shiftOut_reg_n_0_[16]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.045    -0.382 r  nolabel_line72/shiftOut[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    nolabel_line72/shiftOut1_out[17]
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.856    -1.154    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[17]/C
                         clock pessimism              0.438    -0.716    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.091    -0.625    nolabel_line72/shiftOut_reg[17]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 procCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            procCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.764    ac_mclk_OBUF
    SLICE_X21Y53         FDRE                                         r  procCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  procCount_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.443    procCount_reg_n_0_[1]
    SLICE_X21Y53         LUT3 (Prop_lut3_I1_O)        0.042    -0.401 r  procCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    p_0_in__1[2]
    SLICE_X21Y53         FDRE                                         r  procCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.827    -1.183    ac_mclk_OBUF
    SLICE_X21Y53         FDRE                                         r  procCount_reg[2]/C
                         clock pessimism              0.419    -0.764    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.107    -0.657    procCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 procCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            procCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.556    -0.764    ac_mclk_OBUF
    SLICE_X21Y53         FDRE                                         r  procCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.623 r  procCount_reg[1]/Q
                         net (fo=6, routed)           0.181    -0.441    procCount_reg_n_0_[1]
    SLICE_X21Y53         LUT5 (Prop_lut5_I2_O)        0.043    -0.398 r  procCount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.398    p_0_in__1[4]
    SLICE_X21Y53         FDRE                                         r  procCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.827    -1.183    ac_mclk_OBUF
    SLICE_X21Y53         FDRE                                         r  procCount_reg[4]/C
                         clock pessimism              0.419    -0.764    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.107    -0.657    procCount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line72/shiftOut_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            nolabel_line72/shiftOut_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.885%)  route 0.166ns (47.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.440     0.440    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.588    -0.732    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  nolabel_line72/shiftOut_reg[18]/Q
                         net (fo=2, routed)           0.166    -0.425    nolabel_line72/shiftOut_reg_n_0_[18]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.045    -0.380 r  nolabel_line72/shiftOut[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.380    nolabel_line72/shiftOut1_out[19]
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.480     0.480    nolabel_line70/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    nolabel_line70/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  nolabel_line70/inst/clkout1_buf/O
                         net (fo=91, routed)          0.856    -1.154    nolabel_line72/CLK
    SLICE_X2Y1           FDRE                                         r  nolabel_line72/shiftOut_reg[19]/C
                         clock pessimism              0.422    -0.732    
    SLICE_X2Y1           FDRE (Hold_fdre_C_D)         0.092    -0.640    nolabel_line72/shiftOut_reg[19]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y16   nolabel_line70/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X43Y74     nolabel_line72/MCLKcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X43Y74     nolabel_line72/MCLKcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X9Y21      nolabel_line72/PBDAT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y25     nolabel_line72/lChannelREC_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X36Y25     nolabel_line72/lChannelREC_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X39Y25     nolabel_line72/lChannelREC_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X41Y28     nolabel_line72/lChannelREC_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X41Y28     nolabel_line72/lChannelREC_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y36     nolabel_line72/lChannelREC_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X39Y26     nolabel_line72/lChannelREC_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X21Y24     nolabel_line72/phasecount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X21Y24     nolabel_line72/phasecount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X21Y24     nolabel_line72/phasecount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y23     nolabel_line72/shiftIn_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X9Y21      nolabel_line72/PBDAT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X37Y29     nolabel_line72/lChannelREC_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y35     nolabel_line72/lChannelREC_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y36     nolabel_line72/lChannelREC_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X41Y29     nolabel_line72/shiftIn_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y34     nolabel_line72/shiftIn_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X36Y34     nolabel_line72/shiftIn_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line70/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  nolabel_line70/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.704ns (33.532%)  route 1.395ns (66.468%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.222     2.714    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.170 r  nolabel_line78/clkDiv_reg[4]/Q
                         net (fo=3, routed)           0.885     4.054    nolabel_line78/clkDiv_reg_n_0_[4]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124     4.178 r  nolabel_line78/clkDiv[8]_i_2/O
                         net (fo=3, routed)           0.511     4.689    nolabel_line78/clkDiv[8]_i_2_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I2_O)        0.124     4.813 r  nolabel_line78/clkDiv[8]_i_1/O
                         net (fo=1, routed)           0.000     4.813    nolabel_line78/p_0_in__0[8]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[8]/C
                         clock pessimism              0.208    10.692    
                         clock uncertainty           -0.035    10.656    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.031    10.687    nolabel_line78/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 0.704ns (36.020%)  route 1.250ns (63.980%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.222     2.714    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.170 r  nolabel_line78/clkDiv_reg[4]/Q
                         net (fo=3, routed)           0.885     4.054    nolabel_line78/clkDiv_reg_n_0_[4]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124     4.178 r  nolabel_line78/clkDiv[8]_i_2/O
                         net (fo=3, routed)           0.366     4.544    nolabel_line78/clkDiv[8]_i_2_n_0
    SLICE_X41Y69         LUT2 (Prop_lut2_I1_O)        0.124     4.668 r  nolabel_line78/clkDiv[6]_i_1/O
                         net (fo=1, routed)           0.000     4.668    nolabel_line78/p_0_in__0[6]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/C
                         clock pessimism              0.208    10.692    
                         clock uncertainty           -0.035    10.656    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.029    10.685    nolabel_line78/clkDiv_reg[6]
  -------------------------------------------------------------------
                         required time                         10.685    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.704ns (36.076%)  route 1.247ns (63.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.222     2.714    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     3.170 r  nolabel_line78/clkDiv_reg[4]/Q
                         net (fo=3, routed)           0.885     4.054    nolabel_line78/clkDiv_reg_n_0_[4]
    SLICE_X40Y69         LUT6 (Prop_lut6_I5_O)        0.124     4.178 r  nolabel_line78/clkDiv[8]_i_2/O
                         net (fo=3, routed)           0.363     4.541    nolabel_line78/clkDiv[8]_i_2_n_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  nolabel_line78/clkDiv[7]_i_1/O
                         net (fo=1, routed)           0.000     4.665    nolabel_line78/p_0_in__0[7]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[7]/C
                         clock pessimism              0.208    10.692    
                         clock uncertainty           -0.035    10.656    
    SLICE_X41Y69         FDRE (Setup_fdre_C_D)        0.031    10.687    nolabel_line78/clkDiv_reg[7]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.580ns (41.026%)  route 0.834ns (58.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 10.464 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 r  nolabel_line78/clkDiv_reg[1]/Q
                         net (fo=6, routed)           0.834     3.963    nolabel_line78/clkDiv_reg_n_0_[1]
    SLICE_X39Y69         LUT3 (Prop_lut3_I2_O)        0.124     4.087 r  nolabel_line78/clkDiv[2]_i_1/O
                         net (fo=1, routed)           0.000     4.087    nolabel_line78/p_0_in__0[2]
    SLICE_X39Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.043    10.464    nolabel_line78/clk
    SLICE_X39Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[2]/C
                         clock pessimism              0.123    10.586    
                         clock uncertainty           -0.035    10.551    
    SLICE_X39Y69         FDRE (Setup_fdre_C_D)        0.029    10.580    nolabel_line78/clkDiv_reg[2]
  -------------------------------------------------------------------
                         required time                         10.580    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.580ns (40.747%)  route 0.843ns (59.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 r  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.843     3.973    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  nolabel_line78/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     4.097    nolabel_line78/p_0_in__0[5]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[5]/C
                         clock pessimism              0.123    10.607    
                         clock uncertainty           -0.035    10.571    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.031    10.602    nolabel_line78/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -4.097    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.554ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.580ns (42.245%)  route 0.793ns (57.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 r  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.793     3.922    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X40Y69         LUT4 (Prop_lut4_I2_O)        0.124     4.046 r  nolabel_line78/clkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     4.046    nolabel_line78/p_0_in__0[3]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[3]/C
                         clock pessimism              0.123    10.607    
                         clock uncertainty           -0.035    10.571    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.029    10.600    nolabel_line78/clkDiv_reg[3]
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.554    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.580ns (42.593%)  route 0.782ns (57.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 10.484 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 r  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.782     3.911    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X40Y69         LUT5 (Prop_lut5_I2_O)        0.124     4.035 r  nolabel_line78/clkDiv[4]_i_1/O
                         net (fo=1, routed)           0.000     4.035    nolabel_line78/p_0_in__0[4]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.063    10.484    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/C
                         clock pessimism              0.123    10.607    
                         clock uncertainty           -0.035    10.571    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.031    10.602    nolabel_line78/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -4.035    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.580ns (46.052%)  route 0.679ns (53.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.443 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 r  nolabel_line78/clkDiv_reg[1]/Q
                         net (fo=6, routed)           0.679     3.809    nolabel_line78/clkDiv_reg_n_0_[1]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.124     3.933 r  nolabel_line78/clkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     3.933    nolabel_line78/p_0_in__0[1]
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.023    10.443    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
                         clock pessimism              0.230    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)        0.031    10.669    nolabel_line78/clkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.580ns (51.755%)  route 0.541ns (48.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 10.443 - 8.000 ) 
    Source Clock Delay      (SCD):    2.673ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.182     2.673    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     3.129 f  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.541     3.670    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  nolabel_line78/clkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     3.794    nolabel_line78/p_0_in__0[0]
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=10, routed)          1.023    10.443    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
                         clock pessimism              0.230    10.673    
                         clock uncertainty           -0.035    10.638    
    SLICE_X39Y71         FDRE (Setup_fdre_C_D)        0.029    10.667    nolabel_line78/clkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  6.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.470%)  route 0.206ns (52.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.514     0.773    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.914 r  nolabel_line78/clkDiv_reg[1]/Q
                         net (fo=6, routed)           0.206     1.120    nolabel_line78/clkDiv_reg_n_0_[1]
    SLICE_X40Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.165 r  nolabel_line78/clkDiv[4]_i_1/O
                         net (fo=1, routed)           0.000     1.165    nolabel_line78/p_0_in__0[4]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[4]/C
                         clock pessimism             -0.219     0.865    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.092     0.957    nolabel_line78/clkDiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.349%)  route 0.207ns (52.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.514     0.773    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.914 r  nolabel_line78/clkDiv_reg[1]/Q
                         net (fo=6, routed)           0.207     1.121    nolabel_line78/clkDiv_reg_n_0_[1]
    SLICE_X40Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.166 r  nolabel_line78/clkDiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.166    nolabel_line78/p_0_in__0[3]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[3]/C
                         clock pessimism             -0.219     0.865    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.091     0.956    nolabel_line78/clkDiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.614%)  route 0.189ns (50.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.514     0.773    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.914 r  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.189     1.103    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.148 r  nolabel_line78/clkDiv[2]_i_1/O
                         net (fo=1, routed)           0.000     1.148    nolabel_line78/p_0_in__0[2]
    SLICE_X39Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.618     1.065    nolabel_line78/clk
    SLICE_X39Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[2]/C
                         clock pessimism             -0.219     0.846    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.091     0.937    nolabel_line78/clkDiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.287%)  route 0.191ns (50.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.536     0.795    nolabel_line78/clk
    SLICE_X39Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     0.936 r  nolabel_line78/clkDiv_reg[2]/Q
                         net (fo=5, routed)           0.191     1.127    nolabel_line78/clkDiv_reg_n_0_[2]
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.045     1.172 r  nolabel_line78/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.172    nolabel_line78/p_0_in__0[5]
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X40Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[5]/C
                         clock pessimism             -0.219     0.865    
    SLICE_X40Y69         FDRE (Hold_fdre_C_D)         0.092     0.957    nolabel_line78/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.010%)  route 0.158ns (45.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.555     0.814    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.955 r  nolabel_line78/clkDiv_reg[6]/Q
                         net (fo=3, routed)           0.158     1.114    nolabel_line78/clkDiv_reg_n_0_[6]
    SLICE_X41Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.159 r  nolabel_line78/clkDiv[8]_i_1/O
                         net (fo=1, routed)           0.000     1.159    nolabel_line78/p_0_in__0[8]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[8]/C
                         clock pessimism             -0.270     0.814    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line78/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.555     0.814    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.955 r  nolabel_line78/clkDiv_reg[6]/Q
                         net (fo=3, routed)           0.179     1.135    nolabel_line78/clkDiv_reg_n_0_[6]
    SLICE_X41Y69         LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  nolabel_line78/clkDiv[6]_i_1/O
                         net (fo=1, routed)           0.000     1.180    nolabel_line78/p_0_in__0[6]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/C
                         clock pessimism             -0.270     0.814    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091     0.905    nolabel_line78/clkDiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.555     0.814    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     0.955 r  nolabel_line78/clkDiv_reg[6]/Q
                         net (fo=3, routed)           0.181     1.137    nolabel_line78/clkDiv_reg_n_0_[6]
    SLICE_X41Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.182 r  nolabel_line78/clkDiv[7]_i_1/O
                         net (fo=1, routed)           0.000     1.182    nolabel_line78/p_0_in__0[7]
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.637     1.084    nolabel_line78/clk
    SLICE_X41Y69         FDRE                                         r  nolabel_line78/clkDiv_reg[7]/C
                         clock pessimism             -0.270     0.814    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.092     0.906    nolabel_line78/clkDiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.514     0.773    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.914 f  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.204     1.118    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X39Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.163 r  nolabel_line78/clkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.163    nolabel_line78/p_0_in__0[0]
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.596     1.043    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
                         clock pessimism             -0.270     0.773    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.091     0.864    nolabel_line78/clkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 nolabel_line78/clkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line78/clkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.514     0.773    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     0.914 r  nolabel_line78/clkDiv_reg[0]/Q
                         net (fo=7, routed)           0.206     1.120    nolabel_line78/clkDiv_reg_n_0_[0]
    SLICE_X39Y71         LUT2 (Prop_lut2_I1_O)        0.045     1.165 r  nolabel_line78/clkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.165    nolabel_line78/p_0_in__0[1]
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=10, routed)          0.596     1.043    nolabel_line78/clk
    SLICE_X39Y71         FDRE                                         r  nolabel_line78/clkDiv_reg[1]/C
                         clock pessimism             -0.270     0.773    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.092     0.865    nolabel_line78/clkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y71  nolabel_line78/clkDiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y71  nolabel_line78/clkDiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y69  nolabel_line78/clkDiv_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y69  nolabel_line78/clkDiv_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y69  nolabel_line78/clkDiv_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y69  nolabel_line78/clkDiv_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y69  nolabel_line78/clkDiv_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y69  nolabel_line78/clkDiv_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y69  nolabel_line78/clkDiv_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y69  nolabel_line78/clkDiv_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y69  nolabel_line78/clkDiv_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y69  nolabel_line78/clkDiv_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y69  nolabel_line78/clkDiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y69  nolabel_line78/clkDiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y69  nolabel_line78/clkDiv_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y71  nolabel_line78/clkDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y69  nolabel_line78/clkDiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y69  nolabel_line78/clkDiv_reg[4]/C



