

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_1'
================================================================
* Date:           Tue Feb 11 01:15:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.294 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_15_val"   --->   Operation 4 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_14_val"   --->   Operation 5 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_13_val"   --->   Operation 6 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_12_val"   --->   Operation 7 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_11_val"   --->   Operation 8 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_10_val"   --->   Operation 9 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_9_val"   --->   Operation 10 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_8_val"   --->   Operation 11 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_7_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_7_val"   --->   Operation 12 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_6_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_6_val"   --->   Operation 13 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_5_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_5_val"   --->   Operation 14 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_4_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_4_val"   --->   Operation 15 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_4_val_read, i3 5, i13 %data_5_val_read, i3 6, i13 %data_6_val_read, i13 0, i3 %idx_read"   --->   Operation 16 'sparsemux' 'a' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_8_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_111)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_1221, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_1222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_111)   --->   "%xor_ln42 = xor i1 %tmp_1224, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_111 = and i1 %tmp_1223, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.57ns)   --->   "%icmp_ln42_63 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln42_64 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'icmp' 'icmp_ln42_64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln42_65 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'icmp' 'icmp_ln42_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_114)   --->   "%select_ln42 = select i1 %and_ln42_111, i1 %icmp_ln42_64, i1 %icmp_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%xor_ln42_94 = xor i1 %tmp_1225, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%and_ln42_112 = and i1 %icmp_ln42_63, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'and' 'and_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%select_ln42_63 = select i1 %and_ln42_111, i1 %and_ln42_112, i1 %icmp_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_48)   --->   "%and_ln42_113 = and i1 %and_ln42_111, i1 %icmp_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'and' 'and_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_114)   --->   "%xor_ln42_63 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_114)   --->   "%or_ln42_47 = or i1 %tmp_1224, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_114)   --->   "%xor_ln42_64 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_114 = and i1 %or_ln42_47, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_115 = and i1 %tmp_1224, i1 %select_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42_115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_48)   --->   "%or_ln42_70 = or i1 %and_ln42_113, i1 %and_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_48)   --->   "%xor_ln42_65 = xor i1 %or_ln42_70, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_48)   --->   "%and_ln42_116 = and i1 %tmp, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'and' 'and_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_48 = or i1 %and_ln42_114, i1 %and_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %weights_9_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73, i26 %sext_ln73_20" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_22 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%icmp_ln42_66 = icmp_ne  i8 %trunc_ln42_22, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_118)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_49 = or i1 %tmp_1227, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_117 = and i1 %or_ln42_49, i1 %tmp_1228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_s, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_118)   --->   "%xor_ln42_66 = xor i1 %tmp_1230, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_118 = and i1 %tmp_1229, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.57ns)   --->   "%icmp_ln42_67 = icmp_eq  i3 %tmp_445, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_67' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_68 = icmp_eq  i4 %tmp_446, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_68' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_69 = icmp_eq  i4 %tmp_446, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_121)   --->   "%select_ln42_66 = select i1 %and_ln42_118, i1 %icmp_ln42_68, i1 %icmp_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'select' 'select_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%xor_ln42_95 = xor i1 %tmp_1231, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%and_ln42_119 = and i1 %icmp_ln42_67, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'and' 'and_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%select_ln42_67 = select i1 %and_ln42_118, i1 %and_ln42_119, i1 %icmp_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'select' 'select_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_51)   --->   "%and_ln42_120 = and i1 %and_ln42_118, i1 %icmp_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_121)   --->   "%xor_ln42_67 = xor i1 %select_ln42_66, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_121)   --->   "%or_ln42_50 = or i1 %tmp_1230, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_121)   --->   "%xor_ln42_68 = xor i1 %tmp_1226, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_121 = and i1 %or_ln42_50, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'and' 'and_ln42_121' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_122 = and i1 %tmp_1230, i1 %select_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_51)   --->   "%or_ln42_71 = or i1 %and_ln42_120, i1 %and_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_51)   --->   "%xor_ln42_69 = xor i1 %or_ln42_71, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_51)   --->   "%and_ln42_123 = and i1 %tmp_1226, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'and' 'and_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_51 = or i1 %and_ln42_121, i1 %and_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %weights_10_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.89ns)   --->   "%mul_ln73_16 = mul i26 %sext_ln73, i26 %sext_ln73_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_16, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'trunc_ln42_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i26 %mul_ln73_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'trunc' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.70ns)   --->   "%icmp_ln42_70 = icmp_ne  i8 %trunc_ln42_23, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'icmp' 'icmp_ln42_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_125)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%or_ln42_52 = or i1 %tmp_1233, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%and_ln42_124 = and i1 %or_ln42_52, i1 %tmp_1234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%zext_ln42_16 = zext i1 %and_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_16 = add i13 %trunc_ln42_5, i13 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1236 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_125)   --->   "%xor_ln42_70 = xor i1 %tmp_1236, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_125 = and i1 %tmp_1235, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'and' 'and_ln42_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_16, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.57ns)   --->   "%icmp_ln42_71 = icmp_eq  i3 %tmp_447, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_71' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_448 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_16, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.70ns)   --->   "%icmp_ln42_72 = icmp_eq  i4 %tmp_448, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'icmp' 'icmp_ln42_72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.70ns)   --->   "%icmp_ln42_73 = icmp_eq  i4 %tmp_448, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'icmp' 'icmp_ln42_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_128)   --->   "%select_ln42_70 = select i1 %and_ln42_125, i1 %icmp_ln42_72, i1 %icmp_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'select' 'select_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%tmp_1237 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%xor_ln42_96 = xor i1 %tmp_1237, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%and_ln42_126 = and i1 %icmp_ln42_71, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'and' 'and_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%select_ln42_71 = select i1 %and_ln42_125, i1 %and_ln42_126, i1 %icmp_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'select' 'select_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_54)   --->   "%and_ln42_127 = and i1 %and_ln42_125, i1 %icmp_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_128)   --->   "%xor_ln42_71 = xor i1 %select_ln42_70, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_128)   --->   "%or_ln42_53 = or i1 %tmp_1236, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_128)   --->   "%xor_ln42_72 = xor i1 %tmp_1232, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_128 = and i1 %or_ln42_53, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'and' 'and_ln42_128' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_129 = and i1 %tmp_1236, i1 %select_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'and' 'and_ln42_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_54)   --->   "%or_ln42_72 = or i1 %and_ln42_127, i1 %and_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_54)   --->   "%xor_ln42_73 = xor i1 %or_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_54)   --->   "%and_ln42_130 = and i1 %tmp_1232, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_54 = or i1 %and_ln42_128, i1 %and_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_11_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.89ns)   --->   "%mul_ln73_17 = mul i26 %sext_ln73, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_1238 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_17, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'partselect' 'trunc_ln42_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_1239 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.70ns)   --->   "%icmp_ln42_74 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'icmp' 'icmp_ln42_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_132)   --->   "%tmp_1241 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%or_ln42_55 = or i1 %tmp_1239, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%and_ln42_131 = and i1 %or_ln42_55, i1 %tmp_1240" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'and' 'and_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%zext_ln42_17 = zext i1 %and_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_17 = add i13 %trunc_ln42_6, i13 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1242 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_132)   --->   "%xor_ln42_74 = xor i1 %tmp_1242, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_132 = and i1 %tmp_1241, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'and' 'and_ln42_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_17, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.57ns)   --->   "%icmp_ln42_75 = icmp_eq  i3 %tmp_449, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_75' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_450 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_17, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42_76 = icmp_eq  i4 %tmp_450, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_76' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln42_77 = icmp_eq  i4 %tmp_450, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'icmp' 'icmp_ln42_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_135)   --->   "%select_ln42_74 = select i1 %and_ln42_132, i1 %icmp_ln42_76, i1 %icmp_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%tmp_1243 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%xor_ln42_97 = xor i1 %tmp_1243, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%and_ln42_133 = and i1 %icmp_ln42_75, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%select_ln42_75 = select i1 %and_ln42_132, i1 %and_ln42_133, i1 %icmp_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'select' 'select_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_57)   --->   "%and_ln42_134 = and i1 %and_ln42_132, i1 %icmp_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'and' 'and_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_135)   --->   "%xor_ln42_75 = xor i1 %select_ln42_74, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_135)   --->   "%or_ln42_56 = or i1 %tmp_1242, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_135)   --->   "%xor_ln42_76 = xor i1 %tmp_1238, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_135 = and i1 %or_ln42_56, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_135' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_136 = and i1 %tmp_1242, i1 %select_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'and' 'and_ln42_136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_57)   --->   "%or_ln42_73 = or i1 %and_ln42_134, i1 %and_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_57)   --->   "%xor_ln42_77 = xor i1 %or_ln42_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_57)   --->   "%and_ln42_137 = and i1 %tmp_1238, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'and' 'and_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_57 = or i1 %and_ln42_135, i1 %and_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.41ns)   --->   "%a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.3i13.i13.i3, i3 4, i13 %data_5_val_read, i3 5, i13 %data_6_val_read, i3 6, i13 %data_7_val_read, i13 0, i3 %idx_read"   --->   Operation 162 'sparsemux' 'a_3' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i13 %a_3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i13 %weights_12_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.89ns)   --->   "%mul_ln73_18 = mul i26 %sext_ln73_23, i26 %sext_ln73_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1244 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_18, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'partselect' 'trunc_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_1245 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_1246 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.70ns)   --->   "%icmp_ln42_78 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'icmp' 'icmp_ln42_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_139)   --->   "%tmp_1247 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_58 = or i1 %tmp_1245, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_138 = and i1 %or_ln42_58, i1 %tmp_1246" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'and' 'and_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_18 = zext i1 %and_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_18 = add i13 %trunc_ln42_7, i13 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1248 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_139)   --->   "%xor_ln42_78 = xor i1 %tmp_1248, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_139 = and i1 %tmp_1247, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'and' 'and_ln42_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_18, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.57ns)   --->   "%icmp_ln42_79 = icmp_eq  i3 %tmp_451, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_79' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_452 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_18, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_80 = icmp_eq  i4 %tmp_452, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_80' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_81 = icmp_eq  i4 %tmp_452, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_142)   --->   "%select_ln42_78 = select i1 %and_ln42_139, i1 %icmp_ln42_80, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%tmp_1249 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_98 = xor i1 %tmp_1249, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%and_ln42_140 = and i1 %icmp_ln42_79, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'and' 'and_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%select_ln42_79 = select i1 %and_ln42_139, i1 %and_ln42_140, i1 %icmp_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'select' 'select_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_60)   --->   "%and_ln42_141 = and i1 %and_ln42_139, i1 %icmp_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'and' 'and_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_142)   --->   "%xor_ln42_79 = xor i1 %select_ln42_78, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_142)   --->   "%or_ln42_59 = or i1 %tmp_1248, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_142)   --->   "%xor_ln42_80 = xor i1 %tmp_1244, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_142 = and i1 %or_ln42_59, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_142' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_143 = and i1 %tmp_1248, i1 %select_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_60)   --->   "%or_ln42_74 = or i1 %and_ln42_141, i1 %and_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_60)   --->   "%xor_ln42_81 = xor i1 %or_ln42_74, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_60)   --->   "%and_ln42_144 = and i1 %tmp_1244, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_60 = or i1 %and_ln42_142, i1 %and_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i13 %weights_13_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.89ns)   --->   "%mul_ln73_19 = mul i26 %sext_ln73_23, i26 %sext_ln73_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_1250 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_19, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_1251 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_82 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_146)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_61 = or i1 %tmp_1251, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_145 = and i1 %or_ln42_61, i1 %tmp_1252" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_19 = zext i1 %and_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_19 = add i13 %trunc_ln42_8, i13 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_146)   --->   "%xor_ln42_82 = xor i1 %tmp_1254, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_146 = and i1 %tmp_1253, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_19, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.57ns)   --->   "%icmp_ln42_83 = icmp_eq  i3 %tmp_453, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'icmp' 'icmp_ln42_83' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_19, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.70ns)   --->   "%icmp_ln42_84 = icmp_eq  i4 %tmp_454, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'icmp' 'icmp_ln42_84' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_85 = icmp_eq  i4 %tmp_454, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_149)   --->   "%select_ln42_82 = select i1 %and_ln42_146, i1 %icmp_ln42_84, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_99 = xor i1 %tmp_1255, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%and_ln42_147 = and i1 %icmp_ln42_83, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'and' 'and_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%select_ln42_83 = select i1 %and_ln42_146, i1 %and_ln42_147, i1 %icmp_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'select' 'select_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_63)   --->   "%and_ln42_148 = and i1 %and_ln42_146, i1 %icmp_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_149)   --->   "%xor_ln42_83 = xor i1 %select_ln42_82, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_149)   --->   "%or_ln42_62 = or i1 %tmp_1254, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_149)   --->   "%xor_ln42_84 = xor i1 %tmp_1250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_149 = and i1 %or_ln42_62, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'and' 'and_ln42_149' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_150 = and i1 %tmp_1254, i1 %select_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_63)   --->   "%or_ln42_75 = or i1 %and_ln42_148, i1 %and_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_63)   --->   "%xor_ln42_85 = xor i1 %or_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_63)   --->   "%and_ln42_151 = and i1 %tmp_1250, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_63 = or i1 %and_ln42_149, i1 %and_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i13 %weights_14_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (1.89ns)   --->   "%mul_ln73_20 = mul i26 %sext_ln73_23, i26 %sext_ln73_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_20, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_86 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_153)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_64 = or i1 %tmp_1257, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_152 = and i1 %or_ln42_64, i1 %tmp_1258" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'and' 'and_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_20 = zext i1 %and_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_20 = add i13 %trunc_ln42_9, i13 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_153)   --->   "%xor_ln42_86 = xor i1 %tmp_1260, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_153 = and i1 %tmp_1259, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_20, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.57ns)   --->   "%icmp_ln42_87 = icmp_eq  i3 %tmp_455, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'icmp' 'icmp_ln42_87' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_456 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_20, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.70ns)   --->   "%icmp_ln42_88 = icmp_eq  i4 %tmp_456, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'icmp' 'icmp_ln42_88' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.70ns)   --->   "%icmp_ln42_89 = icmp_eq  i4 %tmp_456, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'icmp' 'icmp_ln42_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_156)   --->   "%select_ln42_86 = select i1 %and_ln42_153, i1 %icmp_ln42_88, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_100 = xor i1 %tmp_1261, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%and_ln42_154 = and i1 %icmp_ln42_87, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%select_ln42_87 = select i1 %and_ln42_153, i1 %and_ln42_154, i1 %icmp_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'select' 'select_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_66)   --->   "%and_ln42_155 = and i1 %and_ln42_153, i1 %icmp_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'and' 'and_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_156)   --->   "%xor_ln42_87 = xor i1 %select_ln42_86, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_156)   --->   "%or_ln42_65 = or i1 %tmp_1260, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_156)   --->   "%xor_ln42_88 = xor i1 %tmp_1256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_156 = and i1 %or_ln42_65, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_156' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_157 = and i1 %tmp_1260, i1 %select_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'and' 'and_ln42_157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_66)   --->   "%or_ln42_76 = or i1 %and_ln42_155, i1 %and_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_66)   --->   "%xor_ln42_89 = xor i1 %or_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_66)   --->   "%and_ln42_158 = and i1 %tmp_1256, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'and' 'and_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_66 = or i1 %and_ln42_156, i1 %and_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i13 %weights_15_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.89ns)   --->   "%mul_ln73_21 = mul i26 %sext_ln73_23, i26 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_10 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_21, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'partselect' 'trunc_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.70ns)   --->   "%icmp_ln42_90 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'icmp' 'icmp_ln42_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_160)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_67 = or i1 %tmp_1263, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_159 = and i1 %or_ln42_67, i1 %tmp_1264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_21 = zext i1 %and_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_21 = add i13 %trunc_ln42_10, i13 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_160)   --->   "%xor_ln42_90 = xor i1 %tmp_1266, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_160 = and i1 %tmp_1265, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_21, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.57ns)   --->   "%icmp_ln42_91 = icmp_eq  i3 %tmp_457, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'icmp' 'icmp_ln42_91' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_458 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_21, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.70ns)   --->   "%icmp_ln42_92 = icmp_eq  i4 %tmp_458, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'icmp' 'icmp_ln42_92' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.70ns)   --->   "%icmp_ln42_93 = icmp_eq  i4 %tmp_458, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'icmp' 'icmp_ln42_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_163)   --->   "%select_ln42_90 = select i1 %and_ln42_160, i1 %icmp_ln42_92, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_101 = xor i1 %tmp_1267, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%and_ln42_161 = and i1 %icmp_ln42_91, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'and' 'and_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%select_ln42_91 = select i1 %and_ln42_160, i1 %and_ln42_161, i1 %icmp_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_69)   --->   "%and_ln42_162 = and i1 %and_ln42_160, i1 %icmp_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'and' 'and_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_163)   --->   "%xor_ln42_91 = xor i1 %select_ln42_90, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_163)   --->   "%or_ln42_68 = or i1 %tmp_1266, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_163)   --->   "%xor_ln42_92 = xor i1 %tmp_1262, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_163 = and i1 %or_ln42_68, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_163' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_164 = and i1 %tmp_1266, i1 %select_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'and' 'and_ln42_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_69)   --->   "%or_ln42_77 = or i1 %and_ln42_162, i1 %and_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_69)   --->   "%xor_ln42_93 = xor i1 %or_ln42_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_69)   --->   "%and_ln42_165 = and i1 %tmp_1262, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_69 = or i1 %and_ln42_163, i1 %and_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 308 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 8, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 309 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_65)   --->   "%select_ln42_64 = select i1 %and_ln42_114, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'select' 'select_ln42_64' <Predicate = (or_ln42_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_65 = select i1 %or_ln42_48, i13 %select_ln42_64, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_65' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_69)   --->   "%select_ln42_68 = select i1 %and_ln42_121, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_68' <Predicate = (or_ln42_51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_69 = select i1 %or_ln42_51, i13 %select_ln42_68, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_69' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_73)   --->   "%select_ln42_72 = select i1 %and_ln42_128, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_72' <Predicate = (or_ln42_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_73 = select i1 %or_ln42_54, i13 %select_ln42_72, i13 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_77)   --->   "%select_ln42_76 = select i1 %and_ln42_135, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_76' <Predicate = (or_ln42_57)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_77 = select i1 %or_ln42_57, i13 %select_ln42_76, i13 %add_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_81)   --->   "%select_ln42_80 = select i1 %and_ln42_142, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_80' <Predicate = (or_ln42_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_81 = select i1 %or_ln42_60, i13 %select_ln42_80, i13 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_85)   --->   "%select_ln42_84 = select i1 %and_ln42_149, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'select' 'select_ln42_84' <Predicate = (or_ln42_63)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_85 = select i1 %or_ln42_63, i13 %select_ln42_84, i13 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_89)   --->   "%select_ln42_88 = select i1 %and_ln42_156, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'select' 'select_ln42_88' <Predicate = (or_ln42_66)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_89 = select i1 %or_ln42_66, i13 %select_ln42_88, i13 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_93)   --->   "%select_ln42_92 = select i1 %and_ln42_163, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'select' 'select_ln42_92' <Predicate = (or_ln42_69)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_93 = select i1 %or_ln42_69, i13 %select_ln42_92, i13 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 326 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 327 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i13 %select_ln42_81, i13 %select_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 328 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_15, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 329 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 330 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 331 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%xor_ln58 = xor i1 %tmp_1268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 332 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%and_ln58 = and i1 %tmp_1269, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 333 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%xor_ln58_31 = xor i1 %tmp_1269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 334 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_23)   --->   "%and_ln58_15 = and i1 %tmp_1268, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 335 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.12ns)   --->   "%xor_ln58_32 = xor i1 %tmp_1268, i1 %tmp_1269" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 336 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%xor_ln58_33 = xor i1 %xor_ln58_32, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 337 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 338 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%select_ln58 = select i1 %xor_ln58_32, i13 4095, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 339 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_23 = select i1 %and_ln58_15, i13 4096, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 340 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_24 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i13 %select_ln42_85, i13 %select_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_17, i14 %sext_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%xor_ln58_34 = xor i1 %tmp_1270, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%and_ln58_16 = and i1 %tmp_1271, i1 %xor_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%xor_ln58_35 = xor i1 %tmp_1271, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_26)   --->   "%and_ln58_17 = and i1 %tmp_1270, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.12ns)   --->   "%xor_ln58_36 = xor i1 %tmp_1270, i1 %tmp_1271" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%xor_ln58_37 = xor i1 %xor_ln58_36, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%or_ln58_7 = or i1 %and_ln58_16, i1 %xor_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%select_ln58_25 = select i1 %xor_ln58_36, i13 4095, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_26 = select i1 %and_ln58_17, i13 4096, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_27 = select i1 %or_ln58_7, i13 %select_ln58_25, i13 %select_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i13 %select_ln42_89, i13 %select_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_19, i14 %sext_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%xor_ln58_38 = xor i1 %tmp_1272, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%and_ln58_18 = and i1 %tmp_1273, i1 %xor_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%xor_ln58_39 = xor i1 %tmp_1273, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_29)   --->   "%and_ln58_19 = and i1 %tmp_1272, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.12ns)   --->   "%xor_ln58_40 = xor i1 %tmp_1272, i1 %tmp_1273" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%xor_ln58_41 = xor i1 %xor_ln58_40, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%or_ln58_8 = or i1 %and_ln58_18, i1 %xor_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 370 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%select_ln58_28 = select i1 %xor_ln58_40, i13 4095, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 371 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_29 = select i1 %and_ln58_19, i13 4096, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 372 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_30 = select i1 %or_ln58_8, i13 %select_ln58_28, i13 %select_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 373 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 374 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 375 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i13 %select_ln42_93, i13 %select_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 376 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_21, i14 %sext_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 377 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 378 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 379 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%xor_ln58_42 = xor i1 %tmp_1274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 380 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%and_ln58_20 = and i1 %tmp_1275, i1 %xor_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 381 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%xor_ln58_43 = xor i1 %tmp_1275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 382 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_32)   --->   "%and_ln58_21 = and i1 %tmp_1274, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 383 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.12ns)   --->   "%xor_ln58_44 = xor i1 %tmp_1274, i1 %tmp_1275" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 384 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%xor_ln58_45 = xor i1 %xor_ln58_44, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 385 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%or_ln58_9 = or i1 %and_ln58_20, i1 %xor_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 386 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%select_ln58_31 = select i1 %xor_ln58_44, i13 4095, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 387 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_32 = select i1 %and_ln58_21, i13 4096, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 388 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_33 = select i1 %or_ln58_9, i13 %select_ln58_31, i13 %select_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 389 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 390 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 391 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 392 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 393 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 394 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.294ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [16]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [29]  (0.420 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [32]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [38]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [40]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [41]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [43]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [45]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_111', firmware/nnet_utils/nnet_dense_latency.h:42) [46]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_63', firmware/nnet_utils/nnet_dense_latency.h:42) [56]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_115', firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_70', firmware/nnet_utils/nnet_dense_latency.h:42) [63]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_65', firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_116', firmware/nnet_utils/nnet_dense_latency.h:42) [65]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_48', firmware/nnet_utils/nnet_dense_latency.h:42) [67]  (0.122 ns)

 <State 2>: 1.716ns
The critical path consists of the following:
	'select' operation 13 bit ('select_ln42_64', firmware/nnet_utils/nnet_dense_latency.h:42) [66]  (0.000 ns)
	'select' operation 13 bit ('select_ln42_65', firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_12', firmware/nnet_utils/nnet_dense_latency.h:58) [339]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_23', firmware/nnet_utils/nnet_dense_latency.h:58) [351]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [352]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
