Drill report for 2x2-CdS-Photocell-TH.kicad_pcb
Created on Sat Oct  7 12:42:36 2017

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file '2x2-CdS-Photocell-TH.drl' contains
    plated through holes:
    =============================================================
    T1  0.60mm  0.024"  (2 holes)
    T2  4.98mm  0.196"  (4 holes)

    Total plated holes count 6


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
