Search.setIndex({docnames:["ctrl","index","interrupts","leds","lxspi","timer0","uart","uart_phy"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":1,"sphinx.domains.index":1,"sphinx.domains.javascript":1,"sphinx.domains.math":2,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,sphinx:56},filenames:["ctrl.rst","index.rst","interrupts.rst","leds.rst","lxspi.rst","timer0.rst","uart.rst","uart_phy.rst"],objects:{},objnames:{},objtypes:{},terms:{"0x0":[0,3,4,5,6,7],"0x10":[0,5,6],"0x1234578":0,"0x14":[0,5,6],"0x18":[0,5],"0x1c":[0,5],"0x20":[0,5],"0x24":5,"0x28":5,"0x2c":5,"0x30":5,"0x34":5,"0x38":5,"0x3c":5,"0x4":[0,4,5,6,7],"0x40":5,"0x8":[0,4,5,6,7],"0xc":[0,5,6,7],"0xe0000000":0,"0xe0000004":0,"0xe0000008":0,"0xe000000c":0,"0xe0000010":0,"0xe0000014":0,"0xe0000018":0,"0xe000001c":0,"0xe0000020":0,"0xe0001000":7,"0xe0001004":7,"0xe0001008":7,"0xe000100c":7,"0xe0001800":6,"0xe0001804":6,"0xe0001808":6,"0xe000180c":6,"0xe0001810":6,"0xe0001814":6,"0xe0002000":5,"0xe0002004":5,"0xe0002008":5,"0xe000200c":5,"0xe0002010":5,"0xe0002014":5,"0xe0002018":5,"0xe000201c":5,"0xe0002020":5,"0xe0002024":5,"0xe0002028":5,"0xe000202c":5,"0xe0002030":5,"0xe0002034":5,"0xe0002038":5,"0xe000203c":5,"0xe0002040":5,"0xe0002800":4,"0xe0002804":4,"0xe0002808":4,"0xe0003000":3,"return":5,For:5,One:5,The:[0,2,3,5],Use:0,access:0,address:[0,3,4,5,6,7],advertis:5,all:4,allow:5,also:5,appli:3,automat:5,base:2,bit:[0,3,5,6,7],bitbang:4,board:3,both:5,bus:0,call:2,can:[0,5],central:2,clear:[5,6],clk:4,clock:5,contain:[5,6],control:[1,3,4],core:[4,5],correctli:0,correspond:[5,6],countdown:5,cpu:[2,5],cs_n:4,csn:4,csr:0,ctrl:1,ctrl_bus_error:0,ctrl_scratch:0,current:[5,6],cycl:5,data:4,descript:[4,5,6],devic:2,dir:4,direct:4,disabl:[4,5,6],duplex:4,durat:5,edg:[5,6],effect:[5,6],elaps:5,enabl:[4,5,6],endian:0,error:0,event:[2,5,6],eventmanag:2,except:4,expect:5,fall:[5,6],field:[4,5,6],flag:5,follow:2,four:4,gang:4,gener:[2,5],give:3,gpio:[],green:3,grn_n:[],half:4,has:[2,5],have:[5,6],here:4,icebreak:3,implement:5,incom:4,index:1,individu:[2,5,6],initi:0,input:4,interrupt:1,invert:3,irq:5,itself:5,know:5,last:0,latch:5,led:1,level:[5,6],load:5,logic:3,look:2,lxspi:1,map:4,mean:[3,4],memori:4,miso:4,mode:[4,5],modul:2,mosi:4,name:[4,5,6],need:5,neg:3,number:[0,2],occur:[2,5,6],off:3,onli:4,oper:4,out:[],output:4,over:3,page:1,perform:4,period:5,pin:4,poll:5,possibl:4,provid:5,raw:[5,6],reach:5,read:0,red:3,red_n:[],relev:2,reload:5,reset:0,result:4,same:3,scratch:0,search:1,set:[3,4,5,6],shot:5,should:2,signal:4,sinc:0,soc:0,softwar:[0,5],space:0,specif:2,specifi:5,spi:4,standard:4,start:5,stop:5,support:4,system:2,tabl:2,test:[],thi:[0,2,3,4,5,6],timeout:0,timer0:[1,2],timer0_load:5,timer0_reload:5,timer0_valu:5,togeth:4,total:0,trigger:[5,6],two:3,uart:[1,2],uart_phi:1,uart_phy_tuning_word:7,updat:5,update_valu:5,use:5,used:[0,5],user:5,using:4,valid:4,valu:[0,4,5],variou:5,verifi:0,when:[2,5,6],whenev:4,which:2,wire:[2,4],wishbon:0,work:0,write:[0,4,5,6],written:5,you:[2,3],zero:5},titles:["CTRL","Documentation for iCEBreaker LiteX Riscv Example SOC","Interrupt Controller","LEDS","LXSPI","TIMER0","UART","UART_PHY"],titleterms:{assign:2,control:2,ctrl:0,ctrl_bus_errors0:0,ctrl_bus_errors1:0,ctrl_bus_errors2:0,ctrl_bus_errors3:0,ctrl_reset:0,ctrl_scratch0:0,ctrl_scratch1:0,ctrl_scratch2:0,ctrl_scratch3:0,document:1,exampl:1,group:1,icebreak:1,indic:1,interrupt:2,led:3,leds_out:3,list:[0,3,4,5,6,7],litex:1,lxspi:4,lxspi_bitbang:4,lxspi_bitbang_en:4,lxspi_miso:4,modul:1,regist:[0,1,3,4,5,6,7],riscv:1,soc:1,tabl:1,timer0:5,timer0_en:5,timer0_ev_en:5,timer0_ev_pend:5,timer0_ev_statu:5,timer0_load0:5,timer0_load1:5,timer0_load2:5,timer0_load3:5,timer0_reload0:5,timer0_reload1:5,timer0_reload2:5,timer0_reload3:5,timer0_update_valu:5,timer0_value0:5,timer0_value1:5,timer0_value2:5,timer0_value3:5,timer:5,uart:6,uart_ev_en:6,uart_ev_pend:6,uart_ev_statu:6,uart_phi:7,uart_phy_tuning_word0:7,uart_phy_tuning_word1:7,uart_phy_tuning_word2:7,uart_phy_tuning_word3:7,uart_rxempti:6,uart_rxtx:6,uart_txful:6}})