[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847533 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847533 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847533 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11335897 heartbeat IPC: 1.178 cumulative IPC: 1.178 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18420756 heartbeat IPC: 1.411 cumulative IPC: 1.284 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26254437 heartbeat IPC: 1.277 cumulative IPC: 1.282 (Simulation time: 00 hr 02 min 48 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30826503 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 32 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30826503 cumulative IPC: 1.298 (Simulation time: 00 hr 03 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.298 instructions: 40000000 cycles: 30826503
CPU 0 Branch Prediction Accuracy: 95.59% MPKI: 9.954 Average ROB Occupancy at Mispredict: 48.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.081
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197797 HIT:     194188 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197797 HIT:     194188 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568494 HIT:     461142 MISS:     107352 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430594 HIT:     343915 MISS:      86679 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35372 HIT:      21758 MISS:      13614 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95450 HIT:      95206 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        263 MISS:       6815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.14 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3355225 HIT:    3083314 MISS:     271911 MSHR_MERGE:      72192
cpu0->cpu0_L1I LOAD         ACCESS:    3355225 HIT:    3083314 MISS:     271911 MSHR_MERGE:      72192
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.416 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13235191 HIT:   12816046 MISS:     419145 MSHR_MERGE:     145814
cpu0->cpu0_L1D LOAD         ACCESS:    7342423 HIT:    7044447 MISS:     297976 MSHR_MERGE:      67100
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5885027 HIT:    5770951 MISS:     114076 MSHR_MERGE:      78699
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7741 HIT:        648 MISS:       7093 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2966952 HIT:    2921880 MISS:      45072 MSHR_MERGE:      29199
cpu0->cpu0_ITLB LOAD         ACCESS:    2966952 HIT:    2921880 MISS:      45072 MSHR_MERGE:      29199
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.327 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12504206 HIT:   12262504 MISS:     241702 MSHR_MERGE:      59778
cpu0->cpu0_DTLB LOAD         ACCESS:   12504206 HIT:   12262504 MISS:     241702 MSHR_MERGE:      59778
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.866 cycles
cpu0->LLC TOTAL        ACCESS:     135573 HIT:     128245 MISS:       7328 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86679 HIT:      83511 MISS:       3168 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13614 HIT:      10904 MISS:       2710 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28465 HIT:      28358 MISS:        107 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6815 HIT:       5472 MISS:       1343 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 162.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        509
  ROW_BUFFER_MISS:       6712
  AVG DBUS CONGESTED CYCLE: 5.231
Channel 0 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        130
  FULL:          0
Channel 0 REFRESHES ISSUED:       2569
