*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/harshraj/EE/Courses/CS683/PA2-race-of-the-prefetcher/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream Prefetcher  3 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203450 heartbeat IPC: 3.12164 cumulative IPC: 3.12164 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712275 heartbeat IPC: 3.98593 cumulative IPC: 3.50123 (Simulation time: 0 hr 1 min 7 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963707 (Simulation time: 0 hr 1 min 20 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 43477653 heartbeat IPC: 0.264793 cumulative IPC: 0.136934 (Simulation time: 0 hr 2 min 4 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 118586574 heartbeat IPC: 0.13314 cumulative IPC: 0.134381 (Simulation time: 0 hr 3 min 43 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 193650061 heartbeat IPC: 0.133221 cumulative IPC: 0.133914 (Simulation time: 0 hr 4 min 59 sec) 
Finished CPU 0 instructions: 25000004 cycles: 186686355 cumulative IPC: 0.133914 (Simulation time: 0 hr 4 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.133914 instructions: 25000004 cycles: 186686355
cpu0_DTLB TOTAL     ACCESS:    5782125  HIT:    5048343  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4554587  HIT:    4076600  MISS:     477987
cpu0_DTLB RFO       ACCESS:    1227538  HIT:     971743  MISS:     255795
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8818 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477987  HIT:     310195  MISS:     167792
cpu0_STLB RFO       ACCESS:     255795  HIT:      86929  MISS:     168866
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4552 cycles
cpu0_L1D TOTAL     ACCESS:    6848623  HIT:    4761923  MISS:    2086700
cpu0_L1D LOAD      ACCESS:    5222375  HIT:    3148101  MISS:    2074274
cpu0_L1D RFO       ACCESS:    1299163  HIT:    1288131  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327085  HIT:     325691  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 168.926 cycles
cpu0_L2C TOTAL     ACCESS:    3150683  HIT:    1199959  MISS:    1950724
cpu0_L2C LOAD      ACCESS:    2074274  HIT:     223614  MISS:    1850660
cpu0_L2C RFO       ACCESS:      11032  HIT:        113  MISS:      10919
cpu0_L2C PREFETCH  ACCESS:     415162  HIT:     326077  MISS:      89085
cpu0_L2C WRITEBACK ACCESS:     648821  HIT:     648808  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1347  MISS:         47
cpu0_L2C PREFETCH  REQUESTED:     473956  ISSUED:     432271  USEFUL:      41718  USELESS:      47542
cpu0_L2C AVERAGE MISS LATENCY: 181.203 cycles
LLC TOTAL     ACCESS:    2585115  HIT:    1265329  MISS:    1319786
LLC LOAD      ACCESS:    1850660  HIT:     613731  MISS:    1236929
LLC RFO       ACCESS:      10919  HIT:        509  MISS:      10410
LLC PREFETCH  ACCESS:      89219  HIT:      16890  MISS:      72329
LLC WRITEBACK ACCESS:     634270  HIT:     634187  MISS:         83
LLC TRANSLATION ACCESS:         47  HIT:         12  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 236.874 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      56272  ROW_BUFFER_MISS:    1262823
 DBUS AVG_CONGESTED_CYCLE:    3.95806
 WQ ROW_BUFFER_HIT:        994  ROW_BUFFER_MISS:     541681  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 22.2782
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0