// Seed: 1583545757
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output wor id_12
);
  wire id_14;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output logic id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wire id_8
);
  always #1
    if (id_3) begin
      id_2 = "" - id_3;
      id_5 <= "";
    end
  wire id_10;
  wire id_11;
  module_0(
      id_2, id_7, id_1, id_8, id_8, id_1, id_7, id_7, id_0, id_7, id_2, id_7, id_6
  );
  assign id_2 = 1;
endmodule
