
*** Running vivado
    with args -log CMP_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CMP_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CMP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 272.555 ; gain = 28.484
Command: synth_design -top CMP_wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 386.691 ; gain = 101.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CMP_wrapper' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/hdl/CMP_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/synth/CMP.v:13]
INFO: [Synth 8-6157] synthesizing module 'CMP_Comparator_0_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Comparator_0_0/synth/CMP_Comparator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (1#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Comparator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Comparator_0_0' (2#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Comparator_0_0/synth/CMP_Comparator_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_Multiplier_0_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Multiplier_0_1/synth/CMP_Multiplier_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (3#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/new/Multiplier.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_Multiplier_0_1' (4#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_Multiplier_0_1/synth/CMP_Multiplier_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_0_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_0_1/synth/CMP_PIPO_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'PIPO' [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
	Parameter BUS_MSB bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO' (5#1) [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_0_1' (6#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_0_1/synth/CMP_PIPO_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_1_0' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_0/synth/CMP_PIPO_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_1_0' (7#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_0/synth/CMP_PIPO_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CMP_PIPO_1_1' [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_1/synth/CMP_PIPO_1_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'PIPO__parameterized0' [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
	Parameter BUS_MSB bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO__parameterized0' (7#1) [C:/Users/Sergaljerk/WSU-CPTE/Parts/PIPO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CMP_PIPO_1_1' (8#1) [c:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/ip/CMP_PIPO_1_1/synth/CMP_PIPO_1_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (9#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/synth/CMP.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CMP_wrapper' (10#1) [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/sources_1/bd/CMP/hdl/CMP_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 441.531 ; gain = 155.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.531 ; gain = 155.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 441.531 ; gain = 155.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_LT'. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_EQ'. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:12]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Schematic=LD7_G' specified for 'objects'. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'o_GT'. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.srcs/constrs_1/new/CMP_wrapper_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CMP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CMP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 754.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 754.355 ; gain = 468.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 754.355 ; gain = 468.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CMP_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Multiplier_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/PIPO_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CMP_i/Comparator_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 754.355 ; gain = 468.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 754.355 ; gain = 468.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PIPO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module PIPO__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 754.355 ; gain = 468.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 770.523 ; gain = 484.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 770.934 ; gain = 485.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 772.535 ; gain = 486.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT2   |    29|
|4     |LUT3   |     3|
|5     |LUT4   |    37|
|6     |LUT5   |     3|
|7     |LUT6   |    42|
|8     |FDRE   |    32|
|9     |IBUF   |    12|
|10    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------------+------+
|      |Instance         |Module               |Cells |
+------+-----------------+---------------------+------+
|1     |top              |                     |   176|
|2     |  CMP_i          |CMP                  |   160|
|3     |    Comparator_0 |CMP_Comparator_0_0   |    28|
|4     |      inst       |Comparator           |    28|
|5     |    Multiplier_0 |CMP_Multiplier_0_1   |   100|
|6     |      inst       |Multiplier           |   100|
|7     |    PIPO_0       |CMP_PIPO_0_1         |     8|
|8     |      inst       |PIPO_0               |     8|
|9     |    PIPO_1       |CMP_PIPO_1_0         |     8|
|10    |      inst       |PIPO                 |     8|
|11    |    PIPO_2       |CMP_PIPO_1_1         |    16|
|12    |      inst       |PIPO__parameterized0 |    16|
+------+-----------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 773.664 ; gain = 175.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 773.664 ; gain = 487.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 792.625 ; gain = 520.070
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Module_9/Module_9.runs/synth_1/CMP_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CMP_wrapper_utilization_synth.rpt -pb CMP_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 792.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 27 11:50:01 2018...
