// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// CORE_IO
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : reserved
// 0x14 : Data signal of kernel_u_a_0_rfir
//        bit 31~0 - kernel_u_a_0_rfir[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of kernel_u_a_0_current_price
//        bit 31~0 - kernel_u_a_0_current_price[31:0] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of kernel_u_a_0_volatility
//        bit 31~0 - kernel_u_a_0_volatility[31:0] (Read/Write)
// 0x28 : reserved
// 0x2c : Data signal of kernel_u_a_0_initial_volatility
//        bit 31~0 - kernel_u_a_0_initial_volatility[31:0] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of kernel_u_a_0_volatility_volatility
//        bit 31~0 - kernel_u_a_0_volatility_volatility[31:0] (Read/Write)
// 0x38 : reserved
// 0x3c : Data signal of kernel_u_a_0_rho
//        bit 31~0 - kernel_u_a_0_rho[31:0] (Read/Write)
// 0x40 : reserved
// 0x44 : Data signal of kernel_u_a_0_kappa
//        bit 31~0 - kernel_u_a_0_kappa[31:0] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of kernel_u_a_0_theta
//        bit 31~0 - kernel_u_a_0_theta[31:0] (Read/Write)
// 0x50 : reserved
// 0x54 : Data signal of kernel_u_a_0_correlation_matrix_0_0
//        bit 31~0 - kernel_u_a_0_correlation_matrix_0_0[31:0] (Read/Write)
// 0x58 : reserved
// 0x5c : Data signal of kernel_u_a_0_correlation_matrix_0_1
//        bit 31~0 - kernel_u_a_0_correlation_matrix_0_1[31:0] (Read/Write)
// 0x60 : reserved
// 0x64 : Data signal of kernel_u_a_0_correlation_matrix_1_0
//        bit 31~0 - kernel_u_a_0_correlation_matrix_1_0[31:0] (Read/Write)
// 0x68 : reserved
// 0x6c : Data signal of kernel_u_a_0_correlation_matrix_1_1
//        bit 31~0 - kernel_u_a_0_correlation_matrix_1_1[31:0] (Read/Write)
// 0x70 : reserved
// 0x74 : Data signal of kernel_o_a_0_second_barrier
//        bit 31~0 - kernel_o_a_0_second_barrier[31:0] (Read/Write)
// 0x78 : reserved
// 0x7c : Data signal of kernel_o_a_0_barrier
//        bit 31~0 - kernel_o_a_0_barrier[31:0] (Read/Write)
// 0x80 : reserved
// 0x84 : Data signal of kernel_o_a_0_out
//        bit 31~0 - kernel_o_a_0_out[31:0] (Read/Write)
// 0x88 : reserved
// 0x8c : Data signal of kernel_o_a_0_down
//        bit 31~0 - kernel_o_a_0_down[31:0] (Read/Write)
// 0x90 : reserved
// 0x94 : Data signal of kernel_o_a_0_strike_price
//        bit 31~0 - kernel_o_a_0_strike_price[31:0] (Read/Write)
// 0x98 : reserved
// 0x9c : Data signal of kernel_o_a_0_time_period
//        bit 31~0 - kernel_o_a_0_time_period[31:0] (Read/Write)
// 0xa0 : reserved
// 0xa4 : Data signal of kernel_o_a_0_call
//        bit 31~0 - kernel_o_a_0_call[31:0] (Read/Write)
// 0xa8 : reserved
// 0xac : Data signal of kernel_o_a_0_points
//        bit 31~0 - kernel_o_a_0_points[31:0] (Read/Write)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_RFIR_DATA                   0x14
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_RFIR_DATA                   32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_CURRENT_PRICE_DATA          0x1c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_CURRENT_PRICE_DATA          32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_VOLATILITY_DATA             0x24
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_VOLATILITY_DATA             32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_INITIAL_VOLATILITY_DATA     0x2c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_INITIAL_VOLATILITY_DATA     32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_VOLATILITY_VOLATILITY_DATA  0x34
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_VOLATILITY_VOLATILITY_DATA  32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_RHO_DATA                    0x3c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_RHO_DATA                    32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_KAPPA_DATA                  0x44
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_KAPPA_DATA                  32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_THETA_DATA                  0x4c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_THETA_DATA                  32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_CORRELATION_MATRIX_0_0_DATA 0x54
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_CORRELATION_MATRIX_0_0_DATA 32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_CORRELATION_MATRIX_0_1_DATA 0x5c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_CORRELATION_MATRIX_0_1_DATA 32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_CORRELATION_MATRIX_1_0_DATA 0x64
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_CORRELATION_MATRIX_1_0_DATA 32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_U_A_0_CORRELATION_MATRIX_1_1_DATA 0x6c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_U_A_0_CORRELATION_MATRIX_1_1_DATA 32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_SECOND_BARRIER_DATA         0x74
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_SECOND_BARRIER_DATA         32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_BARRIER_DATA                0x7c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_BARRIER_DATA                32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_OUT_DATA                    0x84
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_OUT_DATA                    32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_DOWN_DATA                   0x8c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_DOWN_DATA                   32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_STRIKE_PRICE_DATA           0x94
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_STRIKE_PRICE_DATA           32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_TIME_PERIOD_DATA            0x9c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_TIME_PERIOD_DATA            32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_CALL_DATA                   0xa4
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_CALL_DATA                   32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_O_A_0_POINTS_DATA                 0xac
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_O_A_0_POINTS_DATA                 32

