// Seed: 3249125243
module module_0;
  logic id_1;
  assign module_1.id_2 = 0;
  logic id_2;
  ;
  initial begin : LABEL_0
    id_1 <= id_1;
  end
  assign module_2._id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd7
) (
    input  uwire id_0,
    output wand  id_1,
    input  tri1  _id_2
);
  final $signed(65);
  ;
  wire [-1 : id_2] id_4 = id_2;
  logic [-1 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd44
) (
    output tri1 id_0,
    input  tri  _id_1
);
  tri0 [id_1 : id_1] id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
