"""
Differential Testing: test_ModMult_diff.py
==========================================

Tests that the Qiskit circuit produces semantically equivalent outputs when compiled 
to three different gate sets and executed through three independent 
simulators and comparing the output bit-by-bit.

Pipeline
--------
Given a source ``QuantumCircuit``:

  Side A (reference):
      Qiskit transpiles → {H, S, T, CX}
      → Qiskit ``Statevector`` simulator
      → dominant output basis state (classical bit string)

  Side B (our pipeline):
      Qiskit transpiles → {H, X, RZ, CX}
      → ``QCtoXMLProgrammer`` converts to XMLProgrammer AST
          (``cx`` becomes ``QXCU { X }``, nested ``CU { … }`` supported)
      → ``AST_Scripts.Simulator`` runs the AST from the same classical input
      → output classical bit string
      
  Side C (Tsim)
      Qiskit transpiles → {H, S, T, CX}

  Comparison: Side A output, Side B and Side C outputs should agree for every basis input.

Simulator scope
---------------
``AST_Scripts.Simulator`` is a **classical-path** simulator.  It tracks one
definite bit per qubit (``CoqNVal``) plus an RZ phase accumulator.  It does
**not** model superposition.  Consequently:

* Circuits that only use X / RZ / CX (no H, no CCX) produce a classical
  output on both sides — full comparison is possible (shown as ✓ / ✗).
* Circuits that produce superposition (H gate, or CCX which decomposes
  through H in Gate Set B) cannot be resolved to a classical bit by the
  simulator.  These inputs are flagged ``?`` and excluded from pass/fail.

T-gate sectioning report (informational only)
--------------------------------------------
Shows how T / S / RZ phase gates group between H/CX boundaries after each
transpilation.  This is structural information only — it does not affect
pass/fail, which is determined solely by the simulator output comparison.
"""

from __future__ import annotations
import sys, os
import numpy as np
from typing import Sequence

# ─── Qiskit imports ────────────────────────────────────────────────────────
try:
    from qiskit import QuantumCircuit, transpile
    from qiskit.quantum_info import Statevector
    HAS_QISKIT = True
except ImportError:
    HAS_QISKIT = False
    print("[WARNING] qiskit not installed; Qiskit-backed differential tests will be skipped.")

# ─── Our pipeline: QCtoXMLProgrammer + Simulator ───────────────────────────
_here = os.path.dirname(os.path.realpath(__file__))
_root = os.path.dirname(_here)
sys.path.insert(0, _root)
sys.path.append(os.path.join(_root, "qiskit-to-xmlprogrammer"))

try:
    from qiskit_to_xmlprogrammer import QCtoXMLProgrammer
    HAS_PIPELINE = True
except ImportError:
    HAS_PIPELINE = False

try:
    from AST_Scripts.simulator import Simulator, CoqNVal, CoqYVal
    HAS_SIMULATOR = True
except ImportError:
    HAS_SIMULATOR = False
    
# ── Tsim (Side C) ──────────────────────────────────────────────────
try:
    from tsim_utils import run_tsim, TSIM_LABEL, TSIM_GATESET
    import tsim as _tsim_mod
    HAS_TSIM = True
except ImportError:
    HAS_TSIM = False
    TSIM_LABEL = "Tsim [not installed]"
    TSIM_GATESET = ["h", "s", "sdg", "t", "tdg", "cx"]

# ═══════════════════════════════════════════════════════════════════════════
# Section 1 — Simulation helpers
# ═══════════════════════════════════════════════════════════════════════════

GATESET_A = ["h", "s", "t", "cx"]                        # Clifford+T (Qiskit side)
# Pipeline basis.  ccx/crz are kept native so Qiskit does NOT decompose
# Toffoli gates through H gates, which would break the classical-path Simulator.
# cx  → QXCU { X }
# ccx → QXCU { QXCU { X } }   (nested controlled)
# crz → QXCU { RZ }
GATESET_B = ["h", "x", "rz", "cx", "ccx", "crz"]
# TSIM_GATESET is imported from tsim_utils


def statevector_qiskit_a(qc: "QuantumCircuit") -> np.ndarray:
    """``Statevector(transpile(qc, GATESET_A))``."""
    qc_t = transpile(qc, basis_gates=GATESET_A, optimization_level=0)
    return np.array(Statevector(qc_t).data)


def statevector_qiskit_b(qc: "QuantumCircuit") -> np.ndarray:
    """Fallback reference: ``Statevector(transpile(qc, GATESET_B))``.

    Used only when the pipeline (QCtoXMLProgrammer + Simulator) is unavailable.
    The primary Side B path is ``QCtoXMLProgrammer`` → ``Simulator``.
    """
    qc_t = transpile(qc, basis_gates=GATESET_B, optimization_level=0)
    return np.array(Statevector(qc_t).data)


# Alias kept for any ad-hoc calls; Side A is always Gate Set A (Clifford+T).
def statevector_qiskit(qc: "QuantumCircuit") -> np.ndarray:
    return statevector_qiskit_a(qc)


def states_equivalent(v_a: np.ndarray, v_b: np.ndarray,
                       atol: float = 1e-6) -> tuple[bool, float]:
    """
    Check if two statevectors are equal up to global phase.
    Returns (equivalent, max_abs_diff_after_phase_alignment).
    """
    if v_a.shape != v_b.shape:
        return False, float("inf")

    # Find first non-zero entry to align phases
    for i in range(len(v_a)):
        if abs(v_a[i]) > 1e-10 and abs(v_b[i]) > 1e-10:
            phase = v_a[i] / abs(v_a[i]) * (abs(v_b[i]) / v_b[i])
            v_b_aligned = v_b * phase
            diff = np.max(np.abs(v_a - v_b_aligned))
            return diff < atol, float(diff)

    return bool(np.allclose(v_a, v_b, atol=atol)), float(np.max(np.abs(v_a - v_b)))


def _build_ast(qc: QuantumCircuit, name: str):
    """Build AST from Qiskit circuit"""
    if not (HAS_PIPELINE and HAS_SIMULATOR):
        return None
    import io
    import contextlib
    visitor = QCtoXMLProgrammer()
    try:
        f = io.StringIO()
        with contextlib.redirect_stdout(f):
            ast = visitor.startVisit(
                qc,
                circuitName=name,
                optimiseCircuit=False,
                showDecomposedCircuit=False,
                showInputCircuit=False,
                emit_xml=False,
                gateSetToUse=GATESET_B,
            )
        return ast
    except Exception as e:
        print(f"    [Side B] AST build failed: {e}")
        return None
    
def _read_sim_output(sim_state: list, n: int):
    """
    Extract the classical output bit string from the Simulator's state for
    register ``"test"`` after a run.

    Returns ``(int_value, bin_str)`` when all wires are ``CoqNVal`` (definite
    classical bits), or ``(None, "superposition")`` if any wire is ``CoqYVal``
    (the circuit produced a superposition that the classical-path simulator
    cannot resolve).
    """
    for wire in sim_state:
        if isinstance(wire, CoqYVal):
            return None, "superposition"
    out = sum(int(sim_state[i].getBit()) << i for i in range(n))
    return out, bin(out)    

def _run_ast_sim(ast, n: int, basis_idx: int) -> tuple[int | None, str]:
    """Run AST simulator for a single basis input."""
    if ast is None or not HAS_SIMULATOR:
        return None, "unavailable"
    init_state = [CoqNVal(bool((basis_idx >> i) & 1), 0) for i in range(n)]
    sim = Simulator({"test": init_state}, {"test": n})
    try:
        ast.accept(sim)
        return _read_sim_output(sim.state["test"], n)
    except Exception as e:
        return None, f"error: {e}"

# ═══════════════════════════════════════════════════════════════════════════
# Section 2 — Small circuit library (building blocks of ModMult)
# ═══════════════════════════════════════════════════════════════════════════

def circuit_swap_chain(n: int) -> "QuantumCircuit":
    """SWAP chain: reverses n qubits (used in modmult_rev reverser)."""
    qc = QuantumCircuit(n)
    for i in range(n // 2):
        qc.swap(i, n - 1 - i)
    return qc

def circuit_ripple_carry_add(n: int) -> "QuantumCircuit":
    """
    n-bit ripple-carry adder (MAJ;UMA without ancilla carry-out).
    Qubits layout: [carry, a0..a_{n-1}, b0..b_{n-1}]
    Adds reg_b into reg_a.
    """
    total = 1 + 2 * n
    qc = QuantumCircuit(total)
    carry = 0
    a = list(range(1, 1 + n))
    b = list(range(1 + n, 1 + 2 * n))

    def maj(c, bi, ai):
        qc.cx(ai, bi)
        qc.cx(ai, c)
        qc.ccx(c, bi, ai)

    def uma(c, bi, ai):
        qc.ccx(c, bi, ai)
        qc.cx(ai, c)
        qc.cx(c, bi)

    prev_c = carry
    for i in range(n):
        maj(prev_c, b[i], a[i])
        prev_c = a[i]
    for i in range(n - 1, -1, -1):
        nc = a[i - 1] if i > 0 else carry
        uma(nc, b[i], a[i])

    return qc

def circuit_t_gate_sequence() -> "QuantumCircuit":
    """
    T; H; T; H; T on one qubit.

    Exercises the boundary where T gates straddle an H gate.  Because H creates
    superposition, the classical-path Simulator will output ``?`` for this circuit.
    Qiskit Side A still provides the reference output for informational purposes.
    """
    qc = QuantumCircuit(1)
    qc.t(0)
    qc.h(0)
    qc.t(0)
    qc.h(0)
    qc.t(0)
    return qc

def circuit_s_gate_via_t() -> "QuantumCircuit":
    """S = T²; verify both compilers handle this consistently."""
    qc = QuantumCircuit(1)
    qc.t(0)
    qc.t(0)     # S = T*T
    return qc

def circuit_cx_t_interleaved(n: int = 2) -> "QuantumCircuit":
    """
    H(0); T(0); CX(0,1); T(1); CX(0,1); T(0); H(0) on n qubits.

    Interleaves CX and T gates with bounding H gates.  Because qubit 0 starts
    in superposition (from the opening H), the classical-path Simulator cannot
    resolve the CU control and will output ``?`` for every basis input.
    """
    qc = QuantumCircuit(n)
    qc.h(0)
    qc.t(0)
    qc.cx(0, 1)
    qc.t(1)
    qc.cx(0, 1)
    qc.t(0)
    qc.h(0)
    return qc

def circuit_modadder_2bit() -> "QuantumCircuit":
    """
    2-bit modular adder (modadder21) as a Qiskit circuit.
    Layout: [carry, flag, a0, a1, b0, b1, m0, m1]  (8 qubits)
    Performs: reg_a = (reg_a + reg_b) mod reg_m
    """
    carry, flag = 0, 1
    a = [2, 3]; b = [4, 5]; m = [6, 7]
    qc = QuantumCircuit(8)
    n = 2

    def maj(c, bi, ai):
        qc.cx(ai, bi); qc.cx(ai, c); qc.ccx(c, bi, ai)

    def uma(c, bi, ai):
        qc.ccx(c, bi, ai); qc.cx(ai, c); qc.cx(c, bi)

    def adder(reg_a, reg_b):
        prev_c = carry
        for i in range(n):
            maj(prev_c, reg_b[i], reg_a[i]); prev_c = reg_a[i]
        for i in range(n - 1, -1, -1):
            nc = reg_a[i-1] if i > 0 else carry
            uma(nc, reg_b[i], reg_a[i])

    def comparator():
        for q in b: qc.x(q)
        qc.x(carry)
        prev_c = carry
        for i in range(n):
            maj(prev_c, b[i], a[i]); prev_c = a[i]
        qc.cx(a[n-1], flag)
        for i in range(n-1, -1, -1):
            pc = a[i-1] if i > 0 else carry
            maj(pc, b[i], a[i])
        qc.x(carry)
        for q in b: qc.x(q)

    # modadder21: adder; swap a↔m; comparator; ctrl-sub; X(flag); swap back; inv-cmp; swap back
    adder(a, b)
    for i in range(n): qc.swap(a[i], m[i])
    comparator()
    # Controlled subtractor (flag-controlled): we approximate with barrier + controlled-X block
    # For the differential test, use a simplified stand-in that tests T-sectioning:
    qc.barrier()
    # flag-controlled subtraction: only the negator+adder skeleton
    for q in m: qc.cx(flag, q)    # controlled-X on m bits (stand-in for conditional subtract)
    qc.x(flag)
    for i in range(n): qc.swap(a[i], m[i])
    # Inverse comparator: exact reverse of comparator
    for q in b: qc.x(q)           # re-negate
    qc.x(carry)
    prev_c = carry
    for i in range(n):
        maj(prev_c, b[i], a[i]); prev_c = a[i]
    qc.cx(a[n-1], flag)
    for i in range(n-1, -1, -1):
        pc = a[i-1] if i > 0 else carry
        maj(pc, b[i], a[i])
    qc.x(carry)
    for q in b: qc.x(q)
    for i in range(n): qc.swap(a[i], m[i])
    return qc

def circuit_x_mask(n: int, mask: int) -> "QuantumCircuit":
    """
    Apply X to every qubit where mask has bit 1.
    """
    qc = QuantumCircuit(n)
    for i in range(n):
        if (mask >> i) & 1:
            qc.x(i)
    return qc

def circuit_cx_chain(n: int) -> "QuantumCircuit":
    """
    Chain of CX gates: q0 controls q1, q1 controls q2, etc.
    """
    qc = QuantumCircuit(n)
    for i in range(n - 1):
        qc.cx(i, i + 1)
    return qc

def circuit_cx_fanout(n: int) -> "QuantumCircuit":
    """
    q0 controls every other qubit.
    If q0=1, all targets flip.
    """
    qc = QuantumCircuit(n)
    for i in range(1, n):
        qc.cx(0, i)
    return qc


def circuit_swap_neighbors(n: int) -> "QuantumCircuit":
    """
    Swap neighboring pairs: (0,1), (2,3), ...
    """
    qc = QuantumCircuit(n)
    for i in range(0, n - 1, 2):
        qc.swap(i, i + 1)
    return qc


def circuit_ccx_chain(n: int = 5) -> "QuantumCircuit":
    """
    Small chain of Toffoli gates.
    Requires at least 3 qubits.
    """
    qc = QuantumCircuit(n)
    for i in range(n - 2):
        qc.ccx(i, i + 1, i + 2)
    return qc


def circuit_crz_phase(n: int = 2, theta: float = 0.5) -> "QuantumCircuit":
    """
    Controlled RZ phase example.
    Good for testing CRZ handling in the XMLProgrammer/Simulator path.
    """
    qc = QuantumCircuit(n)
    qc.crz(theta, 0, 1)
    return qc

def circuit_boolean_formula_3q() -> "QuantumCircuit":
    """
    Computes q2 ^= q0 AND q1.
    Equivalent to one Toffoli.
    """
    qc = QuantumCircuit(3)
    qc.ccx(0, 1, 2)
    return qc


def circuit_boolean_mixed_4q() -> "QuantumCircuit":
    """
    Mixed reversible logic:
      q2 ^= q0
      q3 ^= q1
      q3 ^= q0 AND q2
    """
    qc = QuantumCircuit(4)
    qc.cx(0, 2)
    qc.cx(1, 3)
    qc.ccx(0, 2, 3)
    return qc


def circuit_incrementer_3bit() -> "QuantumCircuit":
    """
    Increment a 3-bit register by 1 modulo 8.

    Ripple logic:
      flip high bits conditionally, then low bit.
    """
    qc = QuantumCircuit(3)
    qc.ccx(0, 1, 2) # if q0 and q1 are 1, q2 toggles.
    qc.cx(0, 1) # if q0 is 1, q1 toggles
    qc.x(0)

    return qc

def circuit_decrementer_3bit() -> "QuantumCircuit":
    """
    Decrement a 3-bit register by 1 modulo 8.
    This is the inverse of the incrementer.
    """
    return circuit_incrementer_3bit().inverse()


def circuit_controlled_x_block(n: int = 4) -> "QuantumCircuit":
    """
    One flag qubit controls several target flips.
    Similar to conditional subtract/add skeletons.
    """
    qc = QuantumCircuit(n)
    flag = 0
    for target in range(1, n):
        qc.cx(flag, target)
    return qc

# ═══════════════════════════════════════════════════════════════════════════
# Section 3 — Differential test runner
# ═══════════════════════════════════════════════════════════════════════════

class DiffTestResult:
    def __init__(self, name, n, passed, max_diff, note=""):
        self.name = name
        self.n = n
        self.passed = None if passed is None else bool(passed)
        self.max_diff = max_diff
        self.note = note

    def __str__(self):
        if self.passed is None:
            s = "○ SKIP"
        else:
            s = "✓ PASS" if self.passed else "✗ FAIL"
        return (f"  {s}  [{self.name}]  n={self.n}  "
                f"max_diff={self.max_diff:.2e}  {self.note}")


def run_diff_test(name: str, qc: "QuantumCircuit",
                  mode: str = "statevector") -> DiffTestResult:
    """
    Utility: Qiskit-only self-consistency check (Gate Set A vs Gate Set B,
    both via Qiskit ``Statevector``).

    This does **not** exercise our pipeline.  It is kept as a standalone helper
    for debugging transpilation issues — it is not called in the main test suite.
    For the actual pipeline comparison (Qiskit vs our Simulator) use
    ``run_basis_sweep``.
    """
    n = qc.num_qubits
    print(f"\n  Testing: {name}  ({n} qubits, mode={mode})")

    if not HAS_QISKIT:
        return DiffTestResult(name, n, False, float("inf"), "qiskit not installed")

    try:
        v_a = statevector_qiskit_a(qc)
        v_b = statevector_qiskit_b(qc)
    except Exception as e:
        return DiffTestResult(name, n, False, float("inf"), f"qiskit error: {e}")

    note_parts = []
    if HAS_PIPELINE:
        try:
            visitor = QCtoXMLProgrammer()
            visitor.startVisit(
                qc,
                circuitName=f"{name} ast",
                optimiseCircuit=False,
                showDecomposedCircuit=False,
                showInputCircuit=False,
                emit_xml=False,
                gateSetToUse=GATESET_B,
            )
            note_parts.append("AST extract ok")
        except Exception as e:
            note_parts.append(f"AST extract failed: {e}")

    eq, diff = states_equivalent(v_a, v_b)
    note = "; ".join(note_parts)
    if not eq:
        note = (note + "; " if note else "") + "statevectors differ (phase-aligned max abs)"
    return DiffTestResult(name, n, eq, diff, note)


def run_basis_sweep(name: str, qc: "QuantumCircuit") -> DiffTestResult:
    """
    For each computational basis input ``|i⟩``:

    - **Side A (reference):** transpile to Gate Set A → Qiskit ``Statevector``
      → dominant basis-state integer.
    - **Side B (our pipeline):** transpile to Gate Set B via ``QCtoXMLProgrammer``
      → AST → ``Simulator`` initialised to the same basis input → output bits.
    - **Side C (Tsim):** transpile to TSIM_GATESET → Tsim sampler → majority-vote integer

    Compares classical output integers.  Superposition outputs from Side B are
    flagged ("?" printed) but do not count as hard failures (they are noted in the output).
    """
    n = qc.num_qubits
    print(f"\n  Basis sweep: {name}  ({n} qubits, {2**n} inputs)")
    print(f"  Side A = Qiskit Statevector [{','.join(GATESET_A)}]")
    print(f"  Side B = QCtoXMLProgrammer + Simulator [{','.join(GATESET_B)}]")
    print(f"  Side C = {TSIM_LABEL}")

    if not HAS_QISKIT:
        return DiffTestResult(name, n, None, float("inf"), "qiskit missing")

    # ── Build AST once for Side B ─────────────────────────────────────────
    program_b = None
    if HAS_PIPELINE and HAS_SIMULATOR:
        try:
            visitor = QCtoXMLProgrammer()
            program_b = visitor.startVisit(
                qc,
                circuitName=name,
                optimiseCircuit=False,
                showDecomposedCircuit=False,
                showInputCircuit=False,
                emit_xml=False,
                gateSetToUse=GATESET_B,
            )
        except Exception as e:
            print(f"    [Side B] AST build failed: {e}")
    else:
        print(f"    [Side B] pipeline/simulator not available "
              f"(HAS_PIPELINE={HAS_PIPELINE}, HAS_SIMULATOR={HAS_SIMULATOR})")

    # ── Sweep over all basis inputs ───────────────────────────────────────
    all_ok = True
    mismatches = 0
    max_diff = 0.0

    for basis_idx in range(2 ** n):
        # Side A: Qiskit statevector with the X-initialised circuit
        init_qc = QuantumCircuit(n)
        for i in range(n):
            if (basis_idx >> i) & 1:
                init_qc.x(i)
        combined = init_qc.compose(qc)
        try:
            sv_a = statevector_qiskit_a(combined)
        except Exception as e:
            return DiffTestResult(name, n, False, float("inf"), f"qiskit: {e}")

        # Dominant basis state from statevector (works for classical circuits)
        qiskit_out = int(np.argmax(np.abs(sv_a)))

        # Side B: Simulator with the same initial state (no X gates in AST)
        sim_b_out, sim_b_str = _run_ast_sim(program_b, n, basis_idx)
        b_superposition = (sim_b_out is None and sim_b_str == "superposition")

        # Side C (Tsim) 
        tsim_out: int | None = None
        tsim_str = "unavailable"
        if HAS_TSIM:
            initial = [(basis_idx >> i) & 1 for i in range(n)]
            try:
                tsim_out = run_tsim(qc, initial_state=initial, shots=4096, seed=0)
                tsim_str = bin(tsim_out) if tsim_out is not None else "unavailable"
            except Exception as e:
                tsim_str = f"error: {e}"

        # Compare
        concrete: dict[str, int] = {"A": qiskit_out}
        if sim_b_out is not None:
            concrete["B"] = sim_b_out
        if tsim_out is not None:
            concrete["C"] = tsim_out
        values_set = set(concrete.values())
        all_agree = (len(values_set) == 1)
        match = all_agree
        if not match:
            all_ok = False
            mismatches += 1
            diff = max(abs(v - qiskit_out) for v in concrete.values())
            max_diff = max(max_diff, float(diff))
        else:
            diff = 0.0

        # Print row 
        b_flag = "?" if b_superposition else sim_b_str
        c_flag = tsim_str if HAS_TSIM else "—"

        if b_superposition and match:
            row_flag = "?"
        else:
            row_flag = "✓" if match else "✗"

        print(
            f"    {row_flag} input={bin(basis_idx):>10}  "
            f"A={bin(qiskit_out):>10}  "
            f"B={b_flag:>10}  "
            f"C={c_flag:>10}"
        )

    # ── Build summary note ────────────────────────────────────────────────
    sides_used = ["A(Qiskit)"]
    if program_b is not None:
        sides_used.append("B(AST)")
    if HAS_TSIM:
        sides_used.append("C(Tsim)")
    note = "+".join(sides_used)
    if mismatches:
        note += f"; {mismatches} mismatch(es)"

    return DiffTestResult(name, n, all_ok, max_diff, note)


# ═══════════════════════════════════════════════════════════════════════════
# Section 4 — Property-based tests via Hypothesis
# ═══════════════════════════════════════════════════════════════════════════

def run_hypothesis_tests():
    """
    Property-based extension of ``run_basis_sweep`` using Hypothesis.

    Generates random computational basis inputs, runs the pipeline comparison
    (Qiskit Side A vs our Simulator Side B via Qiskit statevector on both here,
    since Hypothesis cannot easily call the Simulator per-example), and asserts
    equivalence.  Currently commented out in ``main()``; re-enable when the
    Simulator covers superposition circuits.
    """
    try:
        from hypothesis import given, strategies as st, settings, HealthCheck

        @settings(max_examples=30, suppress_health_check=[HealthCheck.too_slow])
        @given(inp=st.integers(0, (1 << 1) - 1))
        def test_t_gate_hypothesis(inp):
            qc = circuit_t_gate_sequence()
            init = QuantumCircuit(1)
            if inp & 1:
                init.x(0)
            combined = init.compose(qc)
            v_a = statevector_qiskit_a(combined)
            v_b = statevector_qiskit_b(combined)
            eq, _ = states_equivalent(v_a, v_b)
            assert eq

        @settings(max_examples=32, suppress_health_check=[HealthCheck.too_slow])
        @given(inp=st.integers(0, (1 << 2) - 1))
        def test_cx_t_hypothesis(inp):
            qc = circuit_cx_t_interleaved(2)
            init = QuantumCircuit(2)
            for i in range(2):
                if (inp >> i) & 1:
                    init.x(i)
            combined = init.compose(qc)
            v_a = statevector_qiskit_a(combined)
            v_b = statevector_qiskit_b(combined)
            eq, _ = states_equivalent(v_a, v_b)
            assert eq

        print("\n[Hypothesis] Running property-based tests (singleton basis starts)…")
        test_t_gate_hypothesis()
        test_cx_t_hypothesis()
        print("[Hypothesis] Done.")

    except ImportError:
        print("[Hypothesis] not installed — skipping property tests.")


# ═══════════════════════════════════════════════════════════════════════════
# Section 5 — T-gate sectioning report
# ═══════════════════════════════════════════════════════════════════════════

def t_gate_section_report(qc: "QuantumCircuit", label: str):
    """
    Informational report: how T / S (Gate Set A) and RZ (Gate Set B) phase gates
    group between H / CX boundaries after each independent transpilation.

    This is structural information only — it does **not** affect pass/fail.
    Pass/fail is determined exclusively by the pipeline output comparison in
    ``run_basis_sweep`` (Qiskit Side A vs our Simulator Side B).
    """
    print(f"\n  T-gate / RZ sectioning report (structural only): {label}")
    if not HAS_QISKIT:
        return

    gatesets = {
        f"A [{','.join(GATESET_A)}]": (GATESET_A, frozenset({"t", "s", "rz"})),
        f"B [{','.join(GATESET_B)}]": (GATESET_B, frozenset({"rz"})),
        f"C [{','.join(TSIM_GATESET)}]": (TSIM_GATESET, frozenset({"t", "tdg", "s", "sdg"})),
    }

    for label_gs, (gs, phase_names) in gatesets.items():
        try:
            qc_t = transpile(qc, basis_gates=gs, optimization_level=0)
        except Exception as e:
            print(f"    {label_gs}: transpile failed ({e})")
            continue

        sections: list[list[str]] = []
        current: list[str] = []
        for instr in qc_t.data:
            nm = instr.operation.name
            if nm in phase_names:
                current.append(nm)
            else:
                if current:
                    sections.append(current[:])
                    current = []
        if current:
            sections.append(current)

        total = sum(len(s) for s in sections)
        print(f"    {label_gs}: {total} phase gate(s) in {len(sections)} section(s)")
        for idx, sec in enumerate(sections):
            print(f"      section {idx}: {sec}")


# ═══════════════════════════════════════════════════════════════════════════
# Section 6 — Main test suite
# ═══════════════════════════════════════════════════════════════════════════

def main():
    print("=" * 70)
    print("DIFFERENTIAL TESTING: Qiskit compiler → Gate Set A/B → compare outputs")
    print("  Side A: transpile → {H,S,T,CX}     → Qiskit Statevector (reference)")
    print("  Side B: transpile → {H,X,RZ,CX}    → QCtoXMLProgrammer AST → Simulator")
    print(f"  Side C: {TSIM_LABEL}")
    print("=" * 70)
    print(f"Qiskit available:    {HAS_QISKIT}")
    print(f"Pipeline (XML AST):  {HAS_PIPELINE}")
    print(f"Simulator:           {HAS_SIMULATOR}")
    print(f"Tsim: {HAS_TSIM}")

    results: list[DiffTestResult] = []

    # ── Group 1: Single-qubit T-gate circuits ────────────────────────────
    print("\n" + "─" * 70)
    print("GROUP 1: Single-qubit T-gate circuits")
    print("─" * 70)

    circuits_1q = [
        ("T gate (single)", QuantumCircuit(1)),
        ("T²=S",            circuit_s_gate_via_t()),
        # ("T;H;T;H;T",       circuit_t_gate_sequence()),
    ]
    # add bare T to the first entry
    circuits_1q[0][1].t(0)

    for name, qc in circuits_1q:
        t_gate_section_report(qc, name)
        r = run_basis_sweep(name, qc)
        print(r)
        results.append(r)

    # ── Group 2: Two-qubit CX+T interaction ──────────────────────────────
    print("\n" + "─" * 70)
    print("GROUP 2: CX+T interleaved")
    print("─" * 70)

    for n in (2, 3):
        qc = circuit_cx_t_interleaved(n)
        t_gate_section_report(qc, f"CX+T interleaved n={n}")
        r = run_basis_sweep(f"CX+T interleaved n={n}", qc)
        print(r)
        results.append(r)

    # ── Group 3: ModMult building blocks ─────────────────────────────────
    print("\n" + "─" * 70)
    print("GROUP 3: ModMult building blocks")
    print("─" * 70)

    blocks = [
        ("SWAP chain n=2",         circuit_swap_chain(2)),
        ("SWAP chain n=4",         circuit_swap_chain(4)),
        ("Ripple-carry adder n=2", circuit_ripple_carry_add(2)),
    ]
    for name, qc in blocks:
        r = run_basis_sweep(name, qc)
        print(r)
        results.append(r)

    # ── Group 4: Modular adder (small) ───────────────────────────────────
    print("\n" + "─" * 70)
    print("GROUP 4: 2-bit modular adder")
    print("─" * 70)
    qc_ma = circuit_modadder_2bit()
    t_gate_section_report(qc_ma, "modadder 2-bit")
    r = run_basis_sweep("modadder 2-bit", qc_ma)
    print(r)
    results.append(r)

    # ── Additional examples ──────────────────────
    print("\n" + "─" * 70)
    print("Additional examples")
    print("─" * 70)

    extra_blocks = [
        ("X mask n=5 mask=0b10101", circuit_x_mask(5, 0b10101)),
        ("CX chain n=4", circuit_cx_chain(4)),
        ("CX fanout n=6", circuit_cx_fanout(6)),
        ("Neighbor SWAP n=6", circuit_swap_neighbors(6)),
        ("CCX chain n=5", circuit_ccx_chain(5)),
        ("Boolean formula 3q", circuit_boolean_formula_3q()),
        ("Boolean mixed 4q", circuit_boolean_mixed_4q()),
        ("Incrementer 3-bit", circuit_incrementer_3bit()),
        ("Decrementer 3-bit", circuit_decrementer_3bit()),
        ("Controlled-X block n=5", circuit_controlled_x_block(5)),
        # ("CRZ phase theta=0.5", circuit_crz_phase(2, 0.5)),
    ]

    for name, qc in extra_blocks:
        t_gate_section_report(qc, name)
        r = run_basis_sweep(name, qc)
        print(r)
        results.append(r)

    # ── Hypothesis sweep (commented out) ─────────────────────────────────
    # run_hypothesis_tests()

    # ── Summary ──────────────────────────────────────────────────────────
    print("\n" + "=" * 70)
    print("SUMMARY")
    print("=" * 70)
    passed  = sum(1 for r in results if r.passed is True)
    failed  = sum(1 for r in results if r.passed is False)
    skipped = sum(1 for r in results if r.passed is None)
    for r in results:
        print(r)
    print()
    print(f"  Passed: {passed}  Failed: {failed}  Skipped: {skipped}  "
          f"Total: {len(results)}")

    if failed:
        print("\n  ✗ Output mismatch — at least one simulator disagrees (not a structural diff test).")
    elif passed == 0 and skipped:
        print("\n  ○ No full differential run — dependencies missing or all skipped.")
    else:
        print("\n  ✓ All executed differential tests passed — same unitary/measurement "
              "semantics across compilations (sectioning reports are illustrative).")
    print("=" * 70)


if __name__ == "__main__":
    main()
