// Seed: 3303575857
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input tri1 id_3,
    output supply1 id_4,
    output uwire id_5,
    output wire id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri id_9
    , id_13,
    output supply1 id_10
    , id_14,
    output supply0 id_11
);
  wire id_15;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1
);
  always id_0 = 1'b0;
  wire id_3;
  module_0(
      id_1, id_1, id_1, id_1, id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_0
  );
  wire id_4;
  tri  id_5 = 1;
endmodule
