module twodffs (clk, reset, d, q2);
	
	input logic clk, reset, d;
	output logic q2;
	
	logic q1;
	
	always_ff @(posedge clk) begin
		if (reset) begin
			q1 <=0;
			q2 <= 0;
		end
		else begin
			q1 <= d;
			q2 <= q1;
		end
	end

endmodule 
			
		