

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s'
================================================================
* Date:           Thu Nov  2 21:49:13 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.148 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      5|        -|        -|     -|
|Expression           |        -|      -|        0|      741|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        9|     -|
|Register             |        -|      -|      237|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|      5|      237|      750|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------+-----------------------------------+-----------+
    |                 Instance                |               Module              | Expression|
    +-----------------------------------------+-----------------------------------+-----------+
    |myproject_mul_mul_18s_17ns_26_1_1_U2166  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U2167  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U2168  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U2169  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_18s_17ns_26_1_1_U2170  |myproject_mul_mul_18s_17ns_26_1_1  |  i0 * i1  |
    +-----------------------------------------+-----------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_exp_table1     |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                              |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_fu_785_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_15_fu_829_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_19_fu_922_p2               |     +    |      0|  0|  25|          18|          18|
    |p_Val2_8_fu_755_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_908_p2                 |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_815_p2                   |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_337_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_393_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_449_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_505_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_281_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_365_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_421_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_477_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_533_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_309_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_941_p2             |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_849_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_231_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_245_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_259_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_217_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_383_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_439_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_495_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_551_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_867_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_959_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_327_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_12_fu_769_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_13_fu_799_p3               |  select  |      0|  0|  18|           1|          17|
    |p_Val2_16_fu_889_p3               |  select  |      0|  0|  18|           1|          18|
    |select_ln340_12_fu_873_p3         |  select  |      0|  0|  18|           1|          17|
    |select_ln340_14_fu_975_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_601_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_635_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_669_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_703_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_567_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_609_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_643_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_677_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_711_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_881_p3          |  select  |      0|  0|  19|           1|          19|
    |select_ln388_6_fu_983_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_575_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln66_1_fu_237_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_2_fu_251_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln66_fu_223_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_265_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_617_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_651_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_685_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_719_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_991_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_583_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_855_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_861_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_12_fu_947_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_953_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_377_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_433_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_489_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_545_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_315_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_371_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_427_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_8_fu_483_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_9_fu_539_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_321_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_359_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_415_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_471_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_527_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_843_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_935_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_303_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 741|         324|         644|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   9|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |exp_res_0_V_reg_1153                |  17|   0|   17|          0|
    |exp_res_0_V_reg_1153_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_1158                |  17|   0|   17|          0|
    |exp_res_1_V_reg_1158_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_1163                |  17|   0|   17|          0|
    |exp_res_2_V_reg_1163_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_3_V_reg_1168                |  17|   0|   17|          0|
    |exp_res_3_V_reg_1168_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_4_V_reg_1184                |  17|   0|   17|          0|
    |p_Val2_16_reg_1178                  |  18|   0|   18|          0|
    |y_V_1_reg_1113                      |  10|   0|   10|          0|
    |y_V_2_reg_1118                      |  10|   0|   10|          0|
    |y_V_3_reg_1123                      |  10|   0|   10|          0|
    |y_V_4_reg_1128                      |  10|   0|   10|          0|
    |y_V_4_reg_1128_pp0_iter1_reg        |  10|   0|   10|          0|
    |y_V_reg_1108                        |  10|   0|   10|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 237|   0|  237|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> | return value |
|data_0_V_read   |  in |   16|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read   |  in |   16|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read   |  in |   16|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read   |  in |   16|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read   |  in |   16|   ap_none  |                          data_4_V_read                         |    scalar    |
|res_0_V         | out |   16|   ap_vld   |                             res_0_V                            |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                             res_0_V                            |    pointer   |
|res_1_V         | out |   16|   ap_vld   |                             res_1_V                            |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                             res_1_V                            |    pointer   |
|res_2_V         | out |   16|   ap_vld   |                             res_2_V                            |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                             res_2_V                            |    pointer   |
|res_3_V         | out |   16|   ap_vld   |                             res_3_V                            |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                             res_3_V                            |    pointer   |
|res_4_V         | out |   16|   ap_vld   |                             res_4_V                            |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                             res_4_V                            |    pointer   |
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+

