@W: MT530 :"c:\microsemi_prj\sf2project\component\work\sf2project_mss\sf2project_mss.v":1300:0:1300:13|Found inferred clock SF2Project|MCCC_CLK_BASE which controls 1 sequential elements including SF2Project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemi_prj\sf2project\component\work\sf2project_mss\sf2project_mss.v":1300:0:1300:13|Found inferred clock SF2Project|MAC_MII_TX_CLK which controls 1 sequential elements including SF2Project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\microsemi_prj\sf2project\component\work\sf2project_mss\sf2project_mss.v":1300:0:1300:13|Found inferred clock SF2Project|MAC_MII_RX_CLK which controls 1 sequential elements including SF2Project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
