# RTL-Design-and-Verification-of-a-RISC-Processor
Designed and implemented a 5-stage pipelined RISC processor using Verilog HDL. Verified functional correctness through comprehensive Verilog testbenches, and performed synthesis and implementation using Xilinx design tools
