**Processes** (in VHDL) or **Always Block** (Verilog) are used to define a block of **combinational** logic, and **sequential** logic.

