<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_159_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="icmp_ln7" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_165_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:9" VARIABLE="add_ln9" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_183_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="addr_cmp" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_207_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="reuse_select" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_1_fu_233_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="icmp_ln7_1" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_2_fu_239_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="icmp_ln7_2" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln7_fu_249_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="or_ln7" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_3_fu_198_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="icmp_ln7_3" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln7_1_fu_253_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="or_ln7_1" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U1" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="tmp_2" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln7_fu_257_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="and_ln7" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln7_1_fu_263_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="and_ln7_1" MODULE="insert_sort_Pipeline_VITIS_LOOP_7_2" LOOP="VITIS_LOOP_7_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln4_fu_88_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4" VARIABLE="icmp_ln4" MODULE="insert_sort" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln7_fu_118_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:7" VARIABLE="icmp_ln7" MODULE="insert_sort" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_99_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/insert_sort/insert_sort_slow.c:4" VARIABLE="add_ln4" MODULE="insert_sort" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
