// Seed: 1058461251
module module_0 (
    input tri id_0
);
  assign id_2 = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri id_3,
    output logic id_4,
    input supply0 id_5,
    input logic id_6,
    input tri id_7,
    input logic id_8,
    input uwire id_9,
    input tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    input uwire id_13
    , id_15
);
  always id_4 <= 1;
  wire id_16;
  id_17(
      id_15
  );
  logic [7:0] id_18;
  assign id_4 = id_1 ? id_8 : id_2 ? 1 : id_6;
  wire id_19;
  module_0(
      id_0
  );
  assign id_17 = 1;
  wire id_20;
  id_21 :
  assert property (@(posedge 1'b0 or posedge (1)) id_18[1] <-> 1'h0)
  else;
endmodule
