IDLE 0 [(0,0)] 170 [] [] [] [] []
INJECT_T 1 [(1,0)] D [] [] [] [] []
MERGE 2 [(1,0),(0,0)] D [] [4] [] [] [((0,0),(1,0))]
DISCARD 3 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] []
IDLE 5 [(0,0)] 128 [] [] [] [] []
INJECT_T 6 [(0,1)] D [] [] [] [] []
MERGE 7 [(0,1),(0,0)] D [] [9] [] [] [((0,0),(0,1))]
DISCARD 8 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9 [(0,0)] HALF_D_PLUS_2 [7] [] [] [] []
IDLE 10 [(0,0)] 102 [] [] [] [] []
INJECT_T 11 [(1,0)] D [] [] [] [] []
MERGE 12 [(1,0),(0,0)] D [] [14] [] [] [((0,0),(1,0))]
DISCARD 13 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14 [(0,0)] HALF_D_PLUS_2 [12] [] [] [] []
IDLE 15 [(0,0)] 54 [] [] [] [] []
INJECT_T 16 [(0,1)] D [] [] [] [] []
MERGE 17 [(0,1),(0,0)] D [] [19] [] [] [((0,0),(0,1))]
DISCARD 18 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19 [(0,0)] HALF_D_PLUS_2 [17] [] [] [] []
IDLE 20 [(0,0)] 61 [] [] [] [] []
INJECT_T 21 [(1,0)] D [] [] [] [] []
MERGE 22 [(1,0),(0,0)] D [] [24] [] [] [((0,0),(1,0))]
DISCARD 23 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24 [(0,0)] HALF_D_PLUS_2 [22] [] [] [] []
IDLE 25 [(0,0)] 8 [] [] [] [] []
INJECT_T 26 [(0,1)] D [] [] [] [] []
MERGE 27 [(0,1),(0,0)] D [] [29] [] [] [((0,0),(0,1))]
DISCARD 28 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29 [(0,0)] HALF_D_PLUS_2 [27] [] [] [] []
IDLE 30 [(0,0)] 15 [] [] [] [] []
INJECT_T 31 [(1,0)] D [] [] [] [] []
MERGE 32 [(1,0),(0,0)] D [] [34] [] [] [((0,0),(1,0))]
DISCARD 33 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34 [(0,0)] HALF_D_PLUS_2 [32] [] [] [] []
IDLE 35 [(0,0)] 3 [] [] [] [] []
INJECT_T 36 [(0,1)] D [] [] [] [] []
MERGE 37 [(0,1),(0,0)] D [] [39] [] [] [((0,0),(0,1))]
DISCARD 38 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39 [(0,0)] HALF_D_PLUS_2 [37] [] [] [] []
IDLE 40 [(0,0)] 35 [] [] [] [] []
INJECT_T 41 [(1,0)] D [] [] [] [] []
MERGE 42 [(1,0),(0,0)] D [] [44] [] [] [((0,0),(1,0))]
DISCARD 43 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] []
IDLE 45 [(0,0)] 163 [] [] [] [] []
INJECT_T 46 [(0,1)] D [] [] [] [] []
MERGE 47 [(0,1),(0,0)] D [] [49] [] [] [((0,0),(0,1))]
DISCARD 48 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49 [(0,0)] HALF_D_PLUS_2 [47] [] [] [] []
IDLE 50 [(0,0)] 130 [] [] [] [] []
INJECT_T 51 [(1,0)] D [] [] [] [] []
MERGE 52 [(1,0),(0,0)] D [] [54] [] [] [((0,0),(1,0))]
DISCARD 53 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 54 [(0,0)] HALF_D_PLUS_2 [52] [] [] [] []
IDLE 55 [(0,0)] 183 [] [] [] [] []
INJECT_T 56 [(0,1)] D [] [] [] [] []
MERGE 57 [(0,1),(0,0)] D [] [59] [] [] [((0,0),(0,1))]
DISCARD 58 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 59 [(0,0)] HALF_D_PLUS_2 [57] [] [] [] []
IDLE 60 [(0,0)] 101 [] [] [] [] []
INJECT_T 61 [(1,0)] D [] [] [] [] []
MERGE 62 [(1,0),(0,0)] D [] [64] [] [] [((0,0),(1,0))]
DISCARD 63 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 64 [(0,0)] HALF_D_PLUS_2 [62] [] [] [] []
IDLE 65 [(0,0)] 121 [] [] [] [] []
INJECT_T 66 [(0,1)] D [] [] [] [] []
MERGE 67 [(0,1),(0,0)] D [] [69] [] [] [((0,0),(0,1))]
DISCARD 68 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 69 [(0,0)] HALF_D_PLUS_2 [67] [] [] [] []
IDLE 70 [(0,0)] 195 [] [] [] [] []
INJECT_T 71 [(1,0)] D [] [] [] [] []
MERGE 72 [(1,0),(0,0)] D [] [74] [] [] [((0,0),(1,0))]
DISCARD 73 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 74 [(0,0)] HALF_D_PLUS_2 [72] [] [] [] []
IDLE 75 [(0,0)] 146 [] [] [] [] []
INJECT_T 76 [(0,1)] D [] [] [] [] []
MERGE 77 [(0,1),(0,0)] D [] [79] [] [] [((0,0),(0,1))]
DISCARD 78 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 79 [(0,0)] HALF_D_PLUS_2 [77] [] [] [] []
IDLE 80 [(0,0)] 127 [] [] [] [] []
INJECT_T 81 [(1,0)] D [] [] [] [] []
MERGE 82 [(1,0),(0,0)] D [] [84] [] [] [((0,0),(1,0))]
DISCARD 83 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 84 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] []
IDLE 85 [(0,0)] 109 [] [] [] [] []
INJECT_T 86 [(0,1)] D [] [] [] [] []
MERGE 87 [(0,1),(0,0)] D [] [89] [] [] [((0,0),(0,1))]
DISCARD 88 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 89 [(0,0)] HALF_D_PLUS_2 [87] [] [] [] []
IDLE 90 [(0,0)] 112 [] [] [] [] []
INJECT_T 91 [(1,0)] D [] [] [] [] []
MERGE 92 [(1,0),(0,0)] D [] [94] [] [] [((0,0),(1,0))]
DISCARD 93 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 94 [(0,0)] HALF_D_PLUS_2 [92] [] [] [] []
IDLE 95 [(0,0)] 187 [] [] [] [] []
INJECT_T 96 [(0,1)] D [] [] [] [] []
MERGE 97 [(0,1),(0,0)] D [] [99] [] [] [((0,0),(0,1))]
DISCARD 98 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 99 [(0,0)] HALF_D_PLUS_2 [97] [] [] [] []
IDLE 100 [(0,0)] 55 [] [] [] [] []
INJECT_T 101 [(1,0)] D [] [] [] [] []
MERGE 102 [(1,0),(0,0)] D [] [104] [] [] [((0,0),(1,0))]
DISCARD 103 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 104 [(0,0)] HALF_D_PLUS_2 [102] [] [] [] []
IDLE 105 [(0,0)] 163 [] [] [] [] []
INJECT_T 106 [(0,1)] D [] [] [] [] []
MERGE 107 [(0,1),(0,0)] D [] [109] [] [] [((0,0),(0,1))]
DISCARD 108 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 109 [(0,0)] HALF_D_PLUS_2 [107] [] [] [] []
IDLE 110 [(0,0)] 134 [] [] [] [] []
INJECT_T 111 [(1,0)] D [] [] [] [] []
MERGE 112 [(1,0),(0,0)] D [] [114] [] [] [((0,0),(1,0))]
DISCARD 113 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 114 [(0,0)] HALF_D_PLUS_2 [112] [] [] [] []
INJECT_T 115 [(0,1)] D [] [] [] [] []
MERGE 116 [(0,1),(0,0)] D [] [118] [] [] [((0,0),(0,1))]
DISCARD 117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 118 [(0,0)] HALF_D_PLUS_2 [116] [] [] [] []
IDLE 119 [(0,0)] 79 [] [] [] [] []
INJECT_T 120 [(1,0)] D [] [] [] [] []
MERGE 121 [(1,0),(0,0)] D [] [123] [] [] [((0,0),(1,0))]
DISCARD 122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 123 [(0,0)] HALF_D_PLUS_2 [121] [] [] [] []
IDLE 124 [(0,0)] 172 [] [] [] [] []
INJECT_T 125 [(0,1)] D [] [] [] [] []
MERGE 126 [(0,1),(0,0)] D [] [128] [] [] [((0,0),(0,1))]
DISCARD 127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 128 [(0,0)] HALF_D_PLUS_2 [126] [] [] [] []
IDLE 129 [(0,0)] 111 [] [] [] [] []
INJECT_T 130 [(1,0)] D [] [] [] [] []
MERGE 131 [(1,0),(0,0)] D [] [133] [] [] [((0,0),(1,0))]
DISCARD 132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 133 [(0,0)] HALF_D_PLUS_2 [131] [] [] [] []
IDLE 134 [(0,0)] 6 [] [] [] [] []
INJECT_T 135 [(0,1)] D [] [] [] [] []
MERGE 136 [(0,1),(0,0)] D [] [138] [] [] [((0,0),(0,1))]
DISCARD 137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 138 [(0,0)] HALF_D_PLUS_2 [136] [] [] [] []
IDLE 139 [(0,0)] 153 [] [] [] [] []
INJECT_T 140 [(1,0)] D [] [] [] [] []
MERGE 141 [(1,0),(0,0)] D [] [143] [] [] [((0,0),(1,0))]
DISCARD 142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 143 [(0,0)] HALF_D_PLUS_2 [141] [] [] [] []
IDLE 144 [(0,0)] 146 [] [] [] [] []
INJECT_T 145 [(0,1)] D [] [] [] [] []
MERGE 146 [(0,1),(0,0)] D [] [148] [] [] [((0,0),(0,1))]
DISCARD 147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 148 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] []
IDLE 149 [(0,0)] 170 [] [] [] [] []
INJECT_T 150 [(1,0)] D [] [] [] [] []
MERGE 151 [(1,0),(0,0)] D [] [153] [] [] [((0,0),(1,0))]
DISCARD 152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 153 [(0,0)] HALF_D_PLUS_2 [151] [] [] [] []
IDLE 154 [(0,0)] 35 [] [] [] [] []
INJECT_T 155 [(0,1)] D [] [] [] [] []
MERGE 156 [(0,1),(0,0)] D [] [158] [] [] [((0,0),(0,1))]
DISCARD 157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 158 [(0,0)] HALF_D_PLUS_2 [156] [] [] [] []
IDLE 159 [(0,0)] 17 [] [] [] [] []
INJECT_T 160 [(1,0)] D [] [] [] [] []
MERGE 161 [(1,0),(0,0)] D [] [163] [] [] [((0,0),(1,0))]
DISCARD 162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 163 [(0,0)] HALF_D_PLUS_2 [161] [] [] [] []
IDLE 164 [(0,0)] 173 [] [] [] [] []
INJECT_T 165 [(0,1)] D [] [] [] [] []
MERGE 166 [(0,1),(0,0)] D [] [168] [] [] [((0,0),(0,1))]
DISCARD 167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 168 [(0,0)] HALF_D_PLUS_2 [166] [] [] [] []
IDLE 169 [(0,0)] 4 [] [] [] [] []
INJECT_T 170 [(1,0)] D [] [] [] [] []
MERGE 171 [(1,0),(0,0)] D [] [173] [] [] [((0,0),(1,0))]
DISCARD 172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 173 [(0,0)] HALF_D_PLUS_2 [171] [] [] [] []
IDLE 174 [(0,0)] 108 [] [] [] [] []
INJECT_T 175 [(0,1)] D [] [] [] [] []
MERGE 176 [(0,1),(0,0)] D [] [178] [] [] [((0,0),(0,1))]
DISCARD 177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 178 [(0,0)] HALF_D_PLUS_2 [176] [] [] [] []
IDLE 179 [(0,0)] 16 [] [] [] [] []
INJECT_T 180 [(1,0)] D [] [] [] [] []
MERGE 181 [(1,0),(0,0)] D [] [183] [] [] [((0,0),(1,0))]
DISCARD 182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 183 [(0,0)] HALF_D_PLUS_2 [181] [] [] [] []
IDLE 184 [(0,0)] 60 [] [] [] [] []
INJECT_T 185 [(0,1)] D [] [] [] [] []
MERGE 186 [(0,1),(0,0)] D [] [188] [] [] [((0,0),(0,1))]
DISCARD 187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 188 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] []
IDLE 189 [(0,0)] 96 [] [] [] [] []
INJECT_T 190 [(1,0)] D [] [] [] [] []
MERGE 191 [(1,0),(0,0)] D [] [193] [] [] [((0,0),(1,0))]
DISCARD 192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 193 [(0,0)] HALF_D_PLUS_2 [191] [] [] [] []
IDLE 194 [(0,0)] 84 [] [] [] [] []
INJECT_T 195 [(0,1)] D [] [] [] [] []
MERGE 196 [(0,1),(0,0)] D [] [198] [] [] [((0,0),(0,1))]
DISCARD 197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 198 [(0,0)] HALF_D_PLUS_2 [196] [] [] [] []
IDLE 199 [(0,0)] 81 [] [] [] [] []
INJECT_T 200 [(1,0)] D [] [] [] [] []
MERGE 201 [(1,0),(0,0)] D [] [203] [] [] [((0,0),(1,0))]
DISCARD 202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 203 [(0,0)] HALF_D_PLUS_2 [201] [] [] [] []
IDLE 204 [(0,0)] 5 [] [] [] [] []
INJECT_T 205 [(0,1)] D [] [] [] [] []
MERGE 206 [(0,1),(0,0)] D [] [208] [] [] [((0,0),(0,1))]
DISCARD 207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 208 [(0,0)] HALF_D_PLUS_2 [206] [] [] [] []
IDLE 209 [(0,0)] 1 [] [] [] [] []
INJECT_T 210 [(1,0)] D [] [] [] [] []
MERGE 211 [(1,0),(0,0)] D [] [213] [] [] [((0,0),(1,0))]
DISCARD 212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 213 [(0,0)] HALF_D_PLUS_2 [211] [] [] [] []
IDLE 214 [(0,0)] 24 [] [] [] [] []
INJECT_T 215 [(0,1)] D [] [] [] [] []
MERGE 216 [(0,1),(0,0)] D [] [218] [] [] [((0,0),(0,1))]
DISCARD 217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 218 [(0,0)] HALF_D_PLUS_2 [216] [] [] [] []
IDLE 219 [(0,0)] 1 [] [] [] [] []
INJECT_T 220 [(1,0)] D [] [] [] [] []
MERGE 221 [(1,0),(0,0)] D [] [223] [] [] [((0,0),(1,0))]
DISCARD 222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 223 [(0,0)] HALF_D_PLUS_2 [221] [] [] [] []
IDLE 224 [(0,0)] 134 [] [] [] [] []
INJECT_T 225 [(0,1)] D [] [] [] [] []
MERGE 226 [(0,1),(0,0)] D [] [228] [] [] [((0,0),(0,1))]
DISCARD 227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 228 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] []
IDLE 229 [(0,0)] 105 [] [] [] [] []
INJECT_T 230 [(1,0)] D [] [] [] [] []
MERGE 231 [(1,0),(0,0)] D [] [233] [] [] [((0,0),(1,0))]
DISCARD 232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 233 [(0,0)] HALF_D_PLUS_2 [231] [] [] [] []
IDLE 234 [(0,0)] 130 [] [] [] [] []
INJECT_T 235 [(0,1)] D [] [] [] [] []
MERGE 236 [(0,1),(0,0)] D [] [238] [] [] [((0,0),(0,1))]
DISCARD 237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 238 [(0,0)] HALF_D_PLUS_2 [236] [] [] [] []
IDLE 239 [(0,0)] 51 [] [] [] [] []
INJECT_T 240 [(1,0)] D [] [] [] [] []
MERGE 241 [(1,0),(0,0)] D [] [243] [] [] [((0,0),(1,0))]
DISCARD 242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 243 [(0,0)] HALF_D_PLUS_2 [241] [] [] [] []
IDLE 244 [(0,0)] 123 [] [] [] [] []
INJECT_T 245 [(0,1)] D [] [] [] [] []
MERGE 246 [(0,1),(0,0)] D [] [248] [] [] [((0,0),(0,1))]
DISCARD 247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 248 [(0,0)] HALF_D_PLUS_2 [246] [] [] [] []
IDLE 249 [(0,0)] 153 [] [] [] [] []
INJECT_T 250 [(1,0)] D [] [] [] [] []
MERGE 251 [(1,0),(0,0)] D [] [253] [] [] [((0,0),(1,0))]
DISCARD 252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 253 [(0,0)] HALF_D_PLUS_2 [251] [] [] [] []
IDLE 254 [(0,0)] 77 [] [] [] [] []
INJECT_T 255 [(0,1)] D [] [] [] [] []
MERGE 256 [(0,1),(0,0)] D [] [258] [] [] [((0,0),(0,1))]
DISCARD 257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 258 [(0,0)] HALF_D_PLUS_2 [256] [] [] [] []
IDLE 259 [(0,0)] 92 [] [] [] [] []
INJECT_T 260 [(1,0)] D [] [] [] [] []
MERGE 261 [(1,0),(0,0)] D [] [263] [] [] [((0,0),(1,0))]
DISCARD 262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 263 [(0,0)] HALF_D_PLUS_2 [261] [] [] [] []
IDLE 264 [(0,0)] 200 [] [] [] [] []
INJECT_T 265 [(0,1)] D [] [] [] [] []
MERGE 266 [(0,1),(0,0)] D [] [268] [] [] [((0,0),(0,1))]
DISCARD 267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 268 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] []
IDLE 269 [(0,0)] 161 [] [] [] [] []
INJECT_T 270 [(1,0)] D [] [] [] [] []
MERGE 271 [(1,0),(0,0)] D [] [273] [] [] [((0,0),(1,0))]
DISCARD 272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 273 [(0,0)] HALF_D_PLUS_2 [271] [] [] [] []
IDLE 274 [(0,0)] 197 [] [] [] [] []
INJECT_T 275 [(0,1)] D [] [] [] [] []
MERGE 276 [(0,1),(0,0)] D [] [278] [] [] [((0,0),(0,1))]
DISCARD 277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 278 [(0,0)] HALF_D_PLUS_2 [276] [] [] [] []
IDLE 279 [(0,0)] 76 [] [] [] [] []
INJECT_T 280 [(1,0)] D [] [] [] [] []
MERGE 281 [(1,0),(0,0)] D [] [283] [] [] [((0,0),(1,0))]
DISCARD 282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 283 [(0,0)] HALF_D_PLUS_2 [281] [] [] [] []
IDLE 284 [(0,0)] 137 [] [] [] [] []
INJECT_T 285 [(0,1)] D [] [] [] [] []
MERGE 286 [(0,1),(0,0)] D [] [288] [] [] [((0,0),(0,1))]
DISCARD 287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 288 [(0,0)] HALF_D_PLUS_2 [286] [] [] [] []
IDLE 289 [(0,0)] 190 [] [] [] [] []
INJECT_T 290 [(1,0)] D [] [] [] [] []
MERGE 291 [(1,0),(0,0)] D [] [293] [] [] [((0,0),(1,0))]
DISCARD 292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 293 [(0,0)] HALF_D_PLUS_2 [291] [] [] [] []
IDLE 294 [(0,0)] 130 [] [] [] [] []
INJECT_T 295 [(0,1)] D [] [] [] [] []
MERGE 296 [(0,1),(0,0)] D [] [298] [] [] [((0,0),(0,1))]
DISCARD 297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 298 [(0,0)] HALF_D_PLUS_2 [296] [] [] [] []
IDLE 299 [(0,0)] 168 [] [] [] [] []
INJECT_T 300 [(1,0)] D [] [] [] [] []
MERGE 301 [(1,0),(0,0)] D [] [303] [] [] [((0,0),(1,0))]
DISCARD 302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 303 [(0,0)] HALF_D_PLUS_2 [301] [] [] [] []
IDLE 304 [(0,0)] 138 [] [] [] [] []
INJECT_T 305 [(0,1)] D [] [] [] [] []
MERGE 306 [(0,1),(0,0)] D [] [308] [] [] [((0,0),(0,1))]
DISCARD 307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 308 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] []
IDLE 309 [(0,0)] 141 [] [] [] [] []
INJECT_T 310 [(1,0)] D [] [] [] [] []
MERGE 311 [(1,0),(0,0)] D [] [313] [] [] [((0,0),(1,0))]
DISCARD 312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 313 [(0,0)] HALF_D_PLUS_2 [311] [] [] [] []
IDLE 314 [(0,0)] 78 [] [] [] [] []
INJECT_T 315 [(0,1)] D [] [] [] [] []
MERGE 316 [(0,1),(0,0)] D [] [318] [] [] [((0,0),(0,1))]
DISCARD 317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 318 [(0,0)] HALF_D_PLUS_2 [316] [] [] [] []
IDLE 319 [(0,0)] 175 [] [] [] [] []
INJECT_T 320 [(1,0)] D [] [] [] [] []
MERGE 321 [(1,0),(0,0)] D [] [323] [] [] [((0,0),(1,0))]
DISCARD 322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 323 [(0,0)] HALF_D_PLUS_2 [321] [] [] [] []
IDLE 324 [(0,0)] 27 [] [] [] [] []
INJECT_T 325 [(0,1)] D [] [] [] [] []
MERGE 326 [(0,1),(0,0)] D [] [328] [] [] [((0,0),(0,1))]
DISCARD 327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 328 [(0,0)] HALF_D_PLUS_2 [326] [] [] [] []
IDLE 329 [(0,0)] 116 [] [] [] [] []
INJECT_T 330 [(1,0)] D [] [] [] [] []
MERGE 331 [(1,0),(0,0)] D [] [333] [] [] [((0,0),(1,0))]
DISCARD 332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 333 [(0,0)] HALF_D_PLUS_2 [331] [] [] [] []
IDLE 334 [(0,0)] 145 [] [] [] [] []
INJECT_T 335 [(0,1)] D [] [] [] [] []
MERGE 336 [(0,1),(0,0)] D [] [338] [] [] [((0,0),(0,1))]
DISCARD 337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 338 [(0,0)] HALF_D_PLUS_2 [336] [] [] [] []
IDLE 339 [(0,0)] 169 [] [] [] [] []
INJECT_T 340 [(1,0)] D [] [] [] [] []
MERGE 341 [(1,0),(0,0)] D [] [343] [] [] [((0,0),(1,0))]
DISCARD 342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 343 [(0,0)] HALF_D_PLUS_2 [341] [] [] [] []
IDLE 344 [(0,0)] 105 [] [] [] [] []
INJECT_T 345 [(0,1)] D [] [] [] [] []
MERGE 346 [(0,1),(0,0)] D [] [348] [] [] [((0,0),(0,1))]
DISCARD 347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 348 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] []
IDLE 349 [(0,0)] 75 [] [] [] [] []
INJECT_T 350 [(1,0)] D [] [] [] [] []
MERGE 351 [(1,0),(0,0)] D [] [353] [] [] [((0,0),(1,0))]
DISCARD 352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 353 [(0,0)] HALF_D_PLUS_2 [351] [] [] [] []
IDLE 354 [(0,0)] 62 [] [] [] [] []
INJECT_T 355 [(0,1)] D [] [] [] [] []
MERGE 356 [(0,1),(0,0)] D [] [358] [] [] [((0,0),(0,1))]
DISCARD 357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 358 [(0,0)] HALF_D_PLUS_2 [356] [] [] [] []
IDLE 359 [(0,0)] 85 [] [] [] [] []
INJECT_T 360 [(1,0)] D [] [] [] [] []
MERGE 361 [(1,0),(0,0)] D [] [363] [] [] [((0,0),(1,0))]
DISCARD 362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 363 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] []
IDLE 364 [(0,0)] 97 [] [] [] [] []
INJECT_T 365 [(0,1)] D [] [] [] [] []
MERGE 366 [(0,1),(0,0)] D [] [368] [] [] [((0,0),(0,1))]
DISCARD 367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 368 [(0,0)] HALF_D_PLUS_2 [366] [] [] [] []
IDLE 369 [(0,0)] 144 [] [] [] [] []
INJECT_T 370 [(1,0)] D [] [] [] [] []
MERGE 371 [(1,0),(0,0)] D [] [373] [] [] [((0,0),(1,0))]
DISCARD 372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 373 [(0,0)] HALF_D_PLUS_2 [371] [] [] [] []
IDLE 374 [(0,0)] 178 [] [] [] [] []
INJECT_T 375 [(0,1)] D [] [] [] [] []
MERGE 376 [(0,1),(0,0)] D [] [378] [] [] [((0,0),(0,1))]
DISCARD 377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 378 [(0,0)] HALF_D_PLUS_2 [376] [] [] [] []
IDLE 379 [(0,0)] 14 [] [] [] [] []
INJECT_T 380 [(1,0)] D [] [] [] [] []
MERGE 381 [(1,0),(0,0)] D [] [383] [] [] [((0,0),(1,0))]
DISCARD 382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 383 [(0,0)] HALF_D_PLUS_2 [381] [] [] [] []
IDLE 384 [(0,0)] 187 [] [] [] [] []
INJECT_T 385 [(0,1)] D [] [] [] [] []
MERGE 386 [(0,1),(0,0)] D [] [388] [] [] [((0,0),(0,1))]
DISCARD 387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 388 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] []
IDLE 389 [(0,0)] 106 [] [] [] [] []
INJECT_T 390 [(1,0)] D [] [] [] [] []
MERGE 391 [(1,0),(0,0)] D [] [393] [] [] [((0,0),(1,0))]
DISCARD 392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 393 [(0,0)] HALF_D_PLUS_2 [391] [] [] [] []
IDLE 394 [(0,0)] 71 [] [] [] [] []
INJECT_T 395 [(0,1)] D [] [] [] [] []
MERGE 396 [(0,1),(0,0)] D [] [398] [] [] [((0,0),(0,1))]
DISCARD 397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 398 [(0,0)] HALF_D_PLUS_2 [396] [] [] [] []
IDLE 399 [(0,0)] 135 [] [] [] [] []
INJECT_T 400 [(1,0)] D [] [] [] [] []
MERGE 401 [(1,0),(0,0)] D [] [403] [] [] [((0,0),(1,0))]
DISCARD 402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 403 [(0,0)] HALF_D_PLUS_2 [401] [] [] [] []
IDLE 404 [(0,0)] 114 [] [] [] [] []
INJECT_T 405 [(0,1)] D [] [] [] [] []
MERGE 406 [(0,1),(0,0)] D [] [408] [] [] [((0,0),(0,1))]
DISCARD 407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 408 [(0,0)] HALF_D_PLUS_2 [406] [] [] [] []
IDLE 409 [(0,0)] 51 [] [] [] [] []
INJECT_T 410 [(1,0)] D [] [] [] [] []
MERGE 411 [(1,0),(0,0)] D [] [413] [] [] [((0,0),(1,0))]
DISCARD 412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 413 [(0,0)] HALF_D_PLUS_2 [411] [] [] [] []
IDLE 414 [(0,0)] 64 [] [] [] [] []
INJECT_T 415 [(0,1)] D [] [] [] [] []
MERGE 416 [(0,1),(0,0)] D [] [418] [] [] [((0,0),(0,1))]
DISCARD 417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 418 [(0,0)] HALF_D_PLUS_2 [416] [] [] [] []
IDLE 419 [(0,0)] 144 [] [] [] [] []
INJECT_T 420 [(1,0)] D [] [] [] [] []
MERGE 421 [(1,0),(0,0)] D [] [423] [] [] [((0,0),(1,0))]
DISCARD 422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 423 [(0,0)] HALF_D_PLUS_2 [421] [] [] [] []
IDLE 424 [(0,0)] 119 [] [] [] [] []
INJECT_T 425 [(0,1)] D [] [] [] [] []
MERGE 426 [(0,1),(0,0)] D [] [428] [] [] [((0,0),(0,1))]
DISCARD 427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 428 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] []
IDLE 429 [(0,0)] 101 [] [] [] [] []
INJECT_T 430 [(1,0)] D [] [] [] [] []
MERGE 431 [(1,0),(0,0)] D [] [433] [] [] [((0,0),(1,0))]
DISCARD 432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 433 [(0,0)] HALF_D_PLUS_2 [431] [] [] [] []
IDLE 434 [(0,0)] 67 [] [] [] [] []
INJECT_T 435 [(0,1)] D [] [] [] [] []
MERGE 436 [(0,1),(0,0)] D [] [438] [] [] [((0,0),(0,1))]
DISCARD 437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 438 [(0,0)] HALF_D_PLUS_2 [436] [] [] [] []
IDLE 439 [(0,0)] 152 [] [] [] [] []
INJECT_T 440 [(1,0)] D [] [] [] [] []
MERGE 441 [(1,0),(0,0)] D [] [443] [] [] [((0,0),(1,0))]
DISCARD 442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 443 [(0,0)] HALF_D_PLUS_2 [441] [] [] [] []
IDLE 444 [(0,0)] 78 [] [] [] [] []
INJECT_T 445 [(0,1)] D [] [] [] [] []
MERGE 446 [(0,1),(0,0)] D [] [448] [] [] [((0,0),(0,1))]
DISCARD 447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 448 [(0,0)] HALF_D_PLUS_2 [446] [] [] [] []
IDLE 449 [(0,0)] 65 [] [] [] [] []
INJECT_T 450 [(1,0)] D [] [] [] [] []
MERGE 451 [(1,0),(0,0)] D [] [453] [] [] [((0,0),(1,0))]
DISCARD 452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 453 [(0,0)] HALF_D_PLUS_2 [451] [] [] [] []
IDLE 454 [(0,0)] 178 [] [] [] [] []
INJECT_T 455 [(0,1)] D [] [] [] [] []
MERGE 456 [(0,1),(0,0)] D [] [458] [] [] [((0,0),(0,1))]
DISCARD 457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 458 [(0,0)] HALF_D_PLUS_2 [456] [] [] [] []
IDLE 459 [(0,0)] 53 [] [] [] [] []
INJECT_T 460 [(1,0)] D [] [] [] [] []
MERGE 461 [(1,0),(0,0)] D [] [463] [] [] [((0,0),(1,0))]
DISCARD 462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 463 [(0,0)] HALF_D_PLUS_2 [461] [] [] [] []
IDLE 464 [(0,0)] 45 [] [] [] [] []
INJECT_T 465 [(0,1)] D [] [] [] [] []
MERGE 466 [(0,1),(0,0)] D [] [468] [] [] [((0,0),(0,1))]
DISCARD 467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 468 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] []
IDLE 469 [(0,0)] 143 [] [] [] [] []
INJECT_T 470 [(1,0)] D [] [] [] [] []
MERGE 471 [(1,0),(0,0)] D [] [473] [] [] [((0,0),(1,0))]
DISCARD 472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 473 [(0,0)] HALF_D_PLUS_2 [471] [] [] [] []
IDLE 474 [(0,0)] 125 [] [] [] [] []
INJECT_T 475 [(0,1)] D [] [] [] [] []
MERGE 476 [(0,1),(0,0)] D [] [478] [] [] [((0,0),(0,1))]
DISCARD 477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 478 [(0,0)] HALF_D_PLUS_2 [476] [] [] [] []
IDLE 479 [(0,0)] 9 [] [] [] [] []
INJECT_T 480 [(1,0)] D [] [] [] [] []
MERGE 481 [(1,0),(0,0)] D [] [483] [] [] [((0,0),(1,0))]
DISCARD 482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 483 [(0,0)] HALF_D_PLUS_2 [481] [] [] [] []
IDLE 484 [(0,0)] 16 [] [] [] [] []
INJECT_T 485 [(0,1)] D [] [] [] [] []
MERGE 486 [(0,1),(0,0)] D [] [488] [] [] [((0,0),(0,1))]
DISCARD 487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 488 [(0,0)] HALF_D_PLUS_2 [486] [] [] [] []
IDLE 489 [(0,0)] 75 [] [] [] [] []
INJECT_T 490 [(1,0)] D [] [] [] [] []
MERGE 491 [(1,0),(0,0)] D [] [493] [] [] [((0,0),(1,0))]
DISCARD 492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 493 [(0,0)] HALF_D_PLUS_2 [491] [] [] [] []
IDLE 494 [(0,0)] 167 [] [] [] [] []
INJECT_T 495 [(0,1)] D [] [] [] [] []
MERGE 496 [(0,1),(0,0)] D [] [498] [] [] [((0,0),(0,1))]
DISCARD 497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 498 [(0,0)] HALF_D_PLUS_2 [496] [] [] [] []
IDLE 499 [(0,0)] 80 [] [] [] [] []
INJECT_T 500 [(1,0)] D [] [] [] [] []
MERGE 501 [(1,0),(0,0)] D [] [503] [] [] [((0,0),(1,0))]
DISCARD 502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 503 [(0,0)] HALF_D_PLUS_2 [501] [] [] [] []
IDLE 504 [(0,0)] 158 [] [] [] [] []
INJECT_T 505 [(0,1)] D [] [] [] [] []
MERGE 506 [(0,1),(0,0)] D [] [508] [] [] [((0,0),(0,1))]
DISCARD 507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 508 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] []
IDLE 509 [(0,0)] 63 [] [] [] [] []
INJECT_T 510 [(1,0)] D [] [] [] [] []
MERGE 511 [(1,0),(0,0)] D [] [513] [] [] [((0,0),(1,0))]
DISCARD 512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 513 [(0,0)] HALF_D_PLUS_2 [511] [] [] [] []
IDLE 514 [(0,0)] 48 [] [] [] [] []
INJECT_T 515 [(0,1)] D [] [] [] [] []
MERGE 516 [(0,1),(0,0)] D [] [518] [] [] [((0,0),(0,1))]
DISCARD 517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 518 [(0,0)] HALF_D_PLUS_2 [516] [] [] [] []
IDLE 519 [(0,0)] 159 [] [] [] [] []
INJECT_T 520 [(1,0)] D [] [] [] [] []
MERGE 521 [(1,0),(0,0)] D [] [523] [] [] [((0,0),(1,0))]
DISCARD 522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 523 [(0,0)] HALF_D_PLUS_2 [521] [] [] [] []
IDLE 524 [(0,0)] 176 [] [] [] [] []
INJECT_T 525 [(0,1)] D [] [] [] [] []
MERGE 526 [(0,1),(0,0)] D [] [528] [] [] [((0,0),(0,1))]
DISCARD 527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 528 [(0,0)] HALF_D_PLUS_2 [526] [] [] [] []
IDLE 529 [(0,0)] 15 [] [] [] [] []
INJECT_T 530 [(1,0)] D [] [] [] [] []
MERGE 531 [(1,0),(0,0)] D [] [533] [] [] [((0,0),(1,0))]
DISCARD 532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 533 [(0,0)] HALF_D_PLUS_2 [531] [] [] [] []
IDLE 534 [(0,0)] 11 [] [] [] [] []
INJECT_T 535 [(0,1)] D [] [] [] [] []
MERGE 536 [(0,1),(0,0)] D [] [538] [] [] [((0,0),(0,1))]
DISCARD 537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 538 [(0,0)] HALF_D_PLUS_2 [536] [] [] [] []
IDLE 539 [(0,0)] 134 [] [] [] [] []
INJECT_T 540 [(1,0)] D [] [] [] [] []
MERGE 541 [(1,0),(0,0)] D [] [543] [] [] [((0,0),(1,0))]
DISCARD 542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 543 [(0,0)] HALF_D_PLUS_2 [541] [] [] [] []
IDLE 544 [(0,0)] 67 [] [] [] [] []
INJECT_T 545 [(0,1)] D [] [] [] [] []
MERGE 546 [(0,1),(0,0)] D [] [548] [] [] [((0,0),(0,1))]
DISCARD 547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 548 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] []
IDLE 549 [(0,0)] 115 [] [] [] [] []
INJECT_T 550 [(1,0)] D [] [] [] [] []
MERGE 551 [(1,0),(0,0)] D [] [553] [] [] [((0,0),(1,0))]
DISCARD 552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 553 [(0,0)] HALF_D_PLUS_2 [551] [] [] [] []
IDLE 554 [(0,0)] 30 [] [] [] [] []
INJECT_T 555 [(0,1)] D [] [] [] [] []
MERGE 556 [(0,1),(0,0)] D [] [558] [] [] [((0,0),(0,1))]
DISCARD 557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 558 [(0,0)] HALF_D_PLUS_2 [556] [] [] [] []
IDLE 559 [(0,0)] 172 [] [] [] [] []
INJECT_T 560 [(1,0)] D [] [] [] [] []
MERGE 561 [(1,0),(0,0)] D [] [563] [] [] [((0,0),(1,0))]
DISCARD 562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 563 [(0,0)] HALF_D_PLUS_2 [561] [] [] [] []
IDLE 564 [(0,0)] 90 [] [] [] [] []
INJECT_T 565 [(0,1)] D [] [] [] [] []
MERGE 566 [(0,1),(0,0)] D [] [568] [] [] [((0,0),(0,1))]
DISCARD 567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 568 [(0,0)] HALF_D_PLUS_2 [566] [] [] [] []
IDLE 569 [(0,0)] 179 [] [] [] [] []
INJECT_T 570 [(1,0)] D [] [] [] [] []
MERGE 571 [(1,0),(0,0)] D [] [573] [] [] [((0,0),(1,0))]
DISCARD 572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 573 [(0,0)] HALF_D_PLUS_2 [571] [] [] [] []
IDLE 574 [(0,0)] 160 [] [] [] [] []
INJECT_T 575 [(0,1)] D [] [] [] [] []
MERGE 576 [(0,1),(0,0)] D [] [578] [] [] [((0,0),(0,1))]
DISCARD 577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 578 [(0,0)] HALF_D_PLUS_2 [576] [] [] [] []
IDLE 579 [(0,0)] 141 [] [] [] [] []
INJECT_T 580 [(1,0)] D [] [] [] [] []
MERGE 581 [(1,0),(0,0)] D [] [583] [] [] [((0,0),(1,0))]
DISCARD 582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 583 [(0,0)] HALF_D_PLUS_2 [581] [] [] [] []
IDLE 584 [(0,0)] 46 [] [] [] [] []
INJECT_T 585 [(0,1)] D [] [] [] [] []
MERGE 586 [(0,1),(0,0)] D [] [588] [] [] [((0,0),(0,1))]
DISCARD 587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 588 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] []
IDLE 589 [(0,0)] 154 [] [] [] [] []
INJECT_T 590 [(1,0)] D [] [] [] [] []
MERGE 591 [(1,0),(0,0)] D [] [593] [] [] [((0,0),(1,0))]
DISCARD 592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 593 [(0,0)] HALF_D_PLUS_2 [591] [] [] [] []
IDLE 594 [(0,0)] 10 [] [] [] [] []
INJECT_T 595 [(0,1)] D [] [] [] [] []
MERGE 596 [(0,1),(0,0)] D [] [598] [] [] [((0,0),(0,1))]
DISCARD 597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 598 [(0,0)] HALF_D_PLUS_2 [596] [] [] [] []
IDLE 599 [(0,0)] 114 [] [] [] [] []
INJECT_T 600 [(1,0)] D [] [] [] [] []
MERGE 601 [(1,0),(0,0)] D [] [603] [] [] [((0,0),(1,0))]
DISCARD 602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 603 [(0,0)] HALF_D_PLUS_2 [601] [] [] [] []
IDLE 604 [(0,0)] 81 [] [] [] [] []
INJECT_T 605 [(0,1)] D [] [] [] [] []
MERGE 606 [(0,1),(0,0)] D [] [608] [] [] [((0,0),(0,1))]
DISCARD 607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 608 [(0,0)] HALF_D_PLUS_2 [606] [] [] [] []
IDLE 609 [(0,0)] 200 [] [] [] [] []
INJECT_T 610 [(1,0)] D [] [] [] [] []
MERGE 611 [(1,0),(0,0)] D [] [613] [] [] [((0,0),(1,0))]
DISCARD 612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 613 [(0,0)] HALF_D_PLUS_2 [611] [] [] [] []
IDLE 614 [(0,0)] 39 [] [] [] [] []
INJECT_T 615 [(0,1)] D [] [] [] [] []
MERGE 616 [(0,1),(0,0)] D [] [618] [] [] [((0,0),(0,1))]
DISCARD 617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 618 [(0,0)] HALF_D_PLUS_2 [616] [] [] [] []
IDLE 619 [(0,0)] 190 [] [] [] [] []
INJECT_T 620 [(1,0)] D [] [] [] [] []
MERGE 621 [(1,0),(0,0)] D [] [623] [] [] [((0,0),(1,0))]
DISCARD 622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 623 [(0,0)] HALF_D_PLUS_2 [621] [] [] [] []
IDLE 624 [(0,0)] 18 [] [] [] [] []
INJECT_T 625 [(0,1)] D [] [] [] [] []
MERGE 626 [(0,1),(0,0)] D [] [628] [] [] [((0,0),(0,1))]
DISCARD 627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 628 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] []
IDLE 629 [(0,0)] 125 [] [] [] [] []
INJECT_T 630 [(1,0)] D [] [] [] [] []
MERGE 631 [(1,0),(0,0)] D [] [633] [] [] [((0,0),(1,0))]
DISCARD 632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 633 [(0,0)] HALF_D_PLUS_2 [631] [] [] [] []
IDLE 634 [(0,0)] 116 [] [] [] [] []
INJECT_T 635 [(0,1)] D [] [] [] [] []
MERGE 636 [(0,1),(0,0)] D [] [638] [] [] [((0,0),(0,1))]
DISCARD 637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 638 [(0,0)] HALF_D_PLUS_2 [636] [] [] [] []
IDLE 639 [(0,0)] 180 [] [] [] [] []
INJECT_T 640 [(1,0)] D [] [] [] [] []
MERGE 641 [(1,0),(0,0)] D [] [643] [] [] [((0,0),(1,0))]
DISCARD 642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 643 [(0,0)] HALF_D_PLUS_2 [641] [] [] [] []
IDLE 644 [(0,0)] 60 [] [] [] [] []
INJECT_T 645 [(0,1)] D [] [] [] [] []
MERGE 646 [(0,1),(0,0)] D [] [648] [] [] [((0,0),(0,1))]
DISCARD 647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 648 [(0,0)] HALF_D_PLUS_2 [646] [] [] [] []
IDLE 649 [(0,0)] 181 [] [] [] [] []
INJECT_T 650 [(1,0)] D [] [] [] [] []
MERGE 651 [(1,0),(0,0)] D [] [653] [] [] [((0,0),(1,0))]
DISCARD 652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 653 [(0,0)] HALF_D_PLUS_2 [651] [] [] [] []
IDLE 654 [(0,0)] 135 [] [] [] [] []
INJECT_T 655 [(0,1)] D [] [] [] [] []
MERGE 656 [(0,1),(0,0)] D [] [658] [] [] [((0,0),(0,1))]
DISCARD 657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 658 [(0,0)] HALF_D_PLUS_2 [656] [] [] [] []
IDLE 659 [(0,0)] 178 [] [] [] [] []
INJECT_T 660 [(1,0)] D [] [] [] [] []
MERGE 661 [(1,0),(0,0)] D [] [663] [] [] [((0,0),(1,0))]
DISCARD 662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 663 [(0,0)] HALF_D_PLUS_2 [661] [] [] [] []
IDLE 664 [(0,0)] 40 [] [] [] [] []
INJECT_T 665 [(0,1)] D [] [] [] [] []
MERGE 666 [(0,1),(0,0)] D [] [668] [] [] [((0,0),(0,1))]
DISCARD 667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 668 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] []
IDLE 669 [(0,0)] 152 [] [] [] [] []
INJECT_T 670 [(1,0)] D [] [] [] [] []
MERGE 671 [(1,0),(0,0)] D [] [673] [] [] [((0,0),(1,0))]
DISCARD 672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 673 [(0,0)] HALF_D_PLUS_2 [671] [] [] [] []
IDLE 674 [(0,0)] 189 [] [] [] [] []
INJECT_T 675 [(0,1)] D [] [] [] [] []
MERGE 676 [(0,1),(0,0)] D [] [678] [] [] [((0,0),(0,1))]
DISCARD 677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 678 [(0,0)] HALF_D_PLUS_2 [676] [] [] [] []
IDLE 679 [(0,0)] 9 [] [] [] [] []
INJECT_T 680 [(1,0)] D [] [] [] [] []
MERGE 681 [(1,0),(0,0)] D [] [683] [] [] [((0,0),(1,0))]
DISCARD 682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 683 [(0,0)] HALF_D_PLUS_2 [681] [] [] [] []
IDLE 684 [(0,0)] 73 [] [] [] [] []
INJECT_T 685 [(0,1)] D [] [] [] [] []
MERGE 686 [(0,1),(0,0)] D [] [688] [] [] [((0,0),(0,1))]
DISCARD 687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 688 [(0,0)] HALF_D_PLUS_2 [686] [] [] [] []
IDLE 689 [(0,0)] 127 [] [] [] [] []
INJECT_T 690 [(1,0)] D [] [] [] [] []
MERGE 691 [(1,0),(0,0)] D [] [693] [] [] [((0,0),(1,0))]
DISCARD 692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 693 [(0,0)] HALF_D_PLUS_2 [691] [] [] [] []
IDLE 694 [(0,0)] 21 [] [] [] [] []
INJECT_T 695 [(0,1)] D [] [] [] [] []
MERGE 696 [(0,1),(0,0)] D [] [698] [] [] [((0,0),(0,1))]
DISCARD 697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 698 [(0,0)] HALF_D_PLUS_2 [696] [] [] [] []
IDLE 699 [(0,0)] 102 [] [] [] [] []
INJECT_T 700 [(1,0)] D [] [] [] [] []
MERGE 701 [(1,0),(0,0)] D [] [703] [] [] [((0,0),(1,0))]
DISCARD 702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 703 [(0,0)] HALF_D_PLUS_2 [701] [] [] [] []
IDLE 704 [(0,0)] 126 [] [] [] [] []
INJECT_T 705 [(0,1)] D [] [] [] [] []
MERGE 706 [(0,1),(0,0)] D [] [708] [] [] [((0,0),(0,1))]
DISCARD 707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 708 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] []
IDLE 709 [(0,0)] 153 [] [] [] [] []
INJECT_T 710 [(1,0)] D [] [] [] [] []
MERGE 711 [(1,0),(0,0)] D [] [713] [] [] [((0,0),(1,0))]
DISCARD 712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 713 [(0,0)] HALF_D_PLUS_2 [711] [] [] [] []
IDLE 714 [(0,0)] 186 [] [] [] [] []
INJECT_T 715 [(0,1)] D [] [] [] [] []
MERGE 716 [(0,1),(0,0)] D [] [718] [] [] [((0,0),(0,1))]
DISCARD 717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 718 [(0,0)] HALF_D_PLUS_2 [716] [] [] [] []
IDLE 719 [(0,0)] 82 [] [] [] [] []
INJECT_T 720 [(1,0)] D [] [] [] [] []
MERGE 721 [(1,0),(0,0)] D [] [723] [] [] [((0,0),(1,0))]
DISCARD 722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 723 [(0,0)] HALF_D_PLUS_2 [721] [] [] [] []
IDLE 724 [(0,0)] 88 [] [] [] [] []
INJECT_T 725 [(0,1)] D [] [] [] [] []
MERGE 726 [(0,1),(0,0)] D [] [728] [] [] [((0,0),(0,1))]
DISCARD 727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 728 [(0,0)] HALF_D_PLUS_2 [726] [] [] [] []
IDLE 729 [(0,0)] 95 [] [] [] [] []
INJECT_T 730 [(1,0)] D [] [] [] [] []
MERGE 731 [(1,0),(0,0)] D [] [733] [] [] [((0,0),(1,0))]
DISCARD 732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 733 [(0,0)] HALF_D_PLUS_2 [731] [] [] [] []
IDLE 734 [(0,0)] 191 [] [] [] [] []
INJECT_T 735 [(0,1)] D [] [] [] [] []
MERGE 736 [(0,1),(0,0)] D [] [738] [] [] [((0,0),(0,1))]
DISCARD 737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 738 [(0,0)] HALF_D_PLUS_2 [736] [] [] [] []
IDLE 739 [(0,0)] 39 [] [] [] [] []
INJECT_T 740 [(1,0)] D [] [] [] [] []
MERGE 741 [(1,0),(0,0)] D [] [743] [] [] [((0,0),(1,0))]
DISCARD 742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 743 [(0,0)] HALF_D_PLUS_2 [741] [] [] [] []
IDLE 744 [(0,0)] 100 [] [] [] [] []
INJECT_T 745 [(0,1)] D [] [] [] [] []
MERGE 746 [(0,1),(0,0)] D [] [748] [] [] [((0,0),(0,1))]
DISCARD 747 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 748 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] []
IDLE 749 [(0,0)] 10 [] [] [] [] []
INJECT_T 750 [(1,0)] D [] [] [] [] []
MERGE 751 [(1,0),(0,0)] D [] [753] [] [] [((0,0),(1,0))]
DISCARD 752 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 753 [(0,0)] HALF_D_PLUS_2 [751] [] [] [] []
IDLE 754 [(0,0)] 85 [] [] [] [] []
INJECT_T 755 [(0,1)] D [] [] [] [] []
MERGE 756 [(0,1),(0,0)] D [] [758] [] [] [((0,0),(0,1))]
DISCARD 757 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 758 [(0,0)] HALF_D_PLUS_2 [756] [] [] [] []
IDLE 759 [(0,0)] 190 [] [] [] [] []
INJECT_T 760 [(1,0)] D [] [] [] [] []
MERGE 761 [(1,0),(0,0)] D [] [763] [] [] [((0,0),(1,0))]
DISCARD 762 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 763 [(0,0)] HALF_D_PLUS_2 [761] [] [] [] []
IDLE 764 [(0,0)] 124 [] [] [] [] []
INJECT_T 765 [(0,1)] D [] [] [] [] []
MERGE 766 [(0,1),(0,0)] D [] [768] [] [] [((0,0),(0,1))]
DISCARD 767 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 768 [(0,0)] HALF_D_PLUS_2 [766] [] [] [] []
IDLE 769 [(0,0)] 70 [] [] [] [] []
INJECT_T 770 [(1,0)] D [] [] [] [] []
MERGE 771 [(1,0),(0,0)] D [] [773] [] [] [((0,0),(1,0))]
DISCARD 772 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 773 [(0,0)] HALF_D_PLUS_2 [771] [] [] [] []
IDLE 774 [(0,0)] 200 [] [] [] [] []
INJECT_T 775 [(0,1)] D [] [] [] [] []
MERGE 776 [(0,1),(0,0)] D [] [778] [] [] [((0,0),(0,1))]
DISCARD 777 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 778 [(0,0)] HALF_D_PLUS_2 [776] [] [] [] []
IDLE 779 [(0,0)] 121 [] [] [] [] []
INJECT_T 780 [(1,0)] D [] [] [] [] []
MERGE 781 [(1,0),(0,0)] D [] [783] [] [] [((0,0),(1,0))]
DISCARD 782 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 783 [(0,0)] HALF_D_PLUS_2 [781] [] [] [] []
IDLE 784 [(0,0)] 190 [] [] [] [] []
INJECT_T 785 [(0,1)] D [] [] [] [] []
MERGE 786 [(0,1),(0,0)] D [] [788] [] [] [((0,0),(0,1))]
DISCARD 787 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 788 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] []
IDLE 789 [(0,0)] 3 [] [] [] [] []
INJECT_T 790 [(1,0)] D [] [] [] [] []
MERGE 791 [(1,0),(0,0)] D [] [793] [] [] [((0,0),(1,0))]
DISCARD 792 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 793 [(0,0)] HALF_D_PLUS_2 [791] [] [] [] []
IDLE 794 [(0,0)] 92 [] [] [] [] []
INJECT_T 795 [(0,1)] D [] [] [] [] []
MERGE 796 [(0,1),(0,0)] D [] [798] [] [] [((0,0),(0,1))]
DISCARD 797 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 798 [(0,0)] HALF_D_PLUS_2 [796] [] [] [] []
IDLE 799 [(0,0)] 167 [] [] [] [] []
INJECT_T 800 [(1,0)] D [] [] [] [] []
MERGE 801 [(1,0),(0,0)] D [] [803] [] [] [((0,0),(1,0))]
DISCARD 802 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 803 [(0,0)] HALF_D_PLUS_2 [801] [] [] [] []
IDLE 804 [(0,0)] 152 [] [] [] [] []
INJECT_T 805 [(0,1)] D [] [] [] [] []
MERGE 806 [(0,1),(0,0)] D [] [808] [] [] [((0,0),(0,1))]
DISCARD 807 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 808 [(0,0)] HALF_D_PLUS_2 [806] [] [] [] []
IDLE 809 [(0,0)] 81 [] [] [] [] []
INJECT_T 810 [(1,0)] D [] [] [] [] []
MERGE 811 [(1,0),(0,0)] D [] [813] [] [] [((0,0),(1,0))]
DISCARD 812 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 813 [(0,0)] HALF_D_PLUS_2 [811] [] [] [] []
IDLE 814 [(0,0)] 99 [] [] [] [] []
INJECT_T 815 [(0,1)] D [] [] [] [] []
MERGE 816 [(0,1),(0,0)] D [] [818] [] [] [((0,0),(0,1))]
DISCARD 817 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 818 [(0,0)] HALF_D_PLUS_2 [816] [] [] [] []
IDLE 819 [(0,0)] 84 [] [] [] [] []
INJECT_T 820 [(1,0)] D [] [] [] [] []
MERGE 821 [(1,0),(0,0)] D [] [823] [] [] [((0,0),(1,0))]
DISCARD 822 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 823 [(0,0)] HALF_D_PLUS_2 [821] [] [] [] []
IDLE 824 [(0,0)] 106 [] [] [] [] []
INJECT_T 825 [(0,1)] D [] [] [] [] []
MERGE 826 [(0,1),(0,0)] D [] [828] [] [] [((0,0),(0,1))]
DISCARD 827 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 828 [(0,0)] HALF_D_PLUS_2 [826] [] [] [] []
IDLE 829 [(0,0)] 46 [] [] [] [] []
INJECT_T 830 [(1,0)] D [] [] [] [] []
MERGE 831 [(1,0),(0,0)] D [] [833] [] [] [((0,0),(1,0))]
DISCARD 832 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 833 [(0,0)] HALF_D_PLUS_2 [831] [] [] [] []
IDLE 834 [(0,0)] 157 [] [] [] [] []
INJECT_T 835 [(0,1)] D [] [] [] [] []
MERGE 836 [(0,1),(0,0)] D [] [838] [] [] [((0,0),(0,1))]
DISCARD 837 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 838 [(0,0)] HALF_D_PLUS_2 [836] [] [] [] []
IDLE 839 [(0,0)] 15 [] [] [] [] []
INJECT_T 840 [(1,0)] D [] [] [] [] []
MERGE 841 [(1,0),(0,0)] D [] [843] [] [] [((0,0),(1,0))]
DISCARD 842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 843 [(0,0)] HALF_D_PLUS_2 [841] [] [] [] []
IDLE 844 [(0,0)] 83 [] [] [] [] []
INJECT_T 845 [(0,1)] D [] [] [] [] []
MERGE 846 [(0,1),(0,0)] D [] [848] [] [] [((0,0),(0,1))]
DISCARD 847 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 848 [(0,0)] HALF_D_PLUS_2 [846] [] [] [] []
IDLE 849 [(0,0)] 56 [] [] [] [] []
INJECT_T 850 [(1,0)] D [] [] [] [] []
MERGE 851 [(1,0),(0,0)] D [] [853] [] [] [((0,0),(1,0))]
DISCARD 852 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 853 [(0,0)] HALF_D_PLUS_2 [851] [] [] [] []
IDLE 854 [(0,0)] 147 [] [] [] [] []
INJECT_T 855 [(0,1)] D [] [] [] [] []
MERGE 856 [(0,1),(0,0)] D [] [858] [] [] [((0,0),(0,1))]
DISCARD 857 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 858 [(0,0)] HALF_D_PLUS_2 [856] [] [] [] []
IDLE 859 [(0,0)] 150 [] [] [] [] []
INJECT_T 860 [(1,0)] D [] [] [] [] []
MERGE 861 [(1,0),(0,0)] D [] [863] [] [] [((0,0),(1,0))]
DISCARD 862 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 863 [(0,0)] HALF_D_PLUS_2 [861] [] [] [] []
IDLE 864 [(0,0)] 142 [] [] [] [] []
INJECT_T 865 [(0,1)] D [] [] [] [] []
MERGE 866 [(0,1),(0,0)] D [] [868] [] [] [((0,0),(0,1))]
DISCARD 867 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 868 [(0,0)] HALF_D_PLUS_2 [866] [] [] [] []
IDLE 869 [(0,0)] 185 [] [] [] [] []
INJECT_T 870 [(1,0)] D [] [] [] [] []
MERGE 871 [(1,0),(0,0)] D [] [873] [] [] [((0,0),(1,0))]
DISCARD 872 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 873 [(0,0)] HALF_D_PLUS_2 [871] [] [] [] []
IDLE 874 [(0,0)] 187 [] [] [] [] []
INJECT_T 875 [(0,1)] D [] [] [] [] []
MERGE 876 [(0,1),(0,0)] D [] [878] [] [] [((0,0),(0,1))]
DISCARD 877 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 878 [(0,0)] HALF_D_PLUS_2 [876] [] [] [] []
IDLE 879 [(0,0)] 37 [] [] [] [] []
INJECT_T 880 [(1,0)] D [] [] [] [] []
MERGE 881 [(1,0),(0,0)] D [] [883] [] [] [((0,0),(1,0))]
DISCARD 882 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 883 [(0,0)] HALF_D_PLUS_2 [881] [] [] [] []
IDLE 884 [(0,0)] 23 [] [] [] [] []
INJECT_T 885 [(0,1)] D [] [] [] [] []
MERGE 886 [(0,1),(0,0)] D [] [888] [] [] [((0,0),(0,1))]
DISCARD 887 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 888 [(0,0)] HALF_D_PLUS_2 [886] [] [] [] []
IDLE 889 [(0,0)] 26 [] [] [] [] []
INJECT_T 890 [(1,0)] D [] [] [] [] []
MERGE 891 [(1,0),(0,0)] D [] [893] [] [] [((0,0),(1,0))]
DISCARD 892 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 893 [(0,0)] HALF_D_PLUS_2 [891] [] [] [] []
IDLE 894 [(0,0)] 146 [] [] [] [] []
INJECT_T 895 [(0,1)] D [] [] [] [] []
MERGE 896 [(0,1),(0,0)] D [] [898] [] [] [((0,0),(0,1))]
DISCARD 897 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 898 [(0,0)] HALF_D_PLUS_2 [896] [] [] [] []
IDLE 899 [(0,0)] 195 [] [] [] [] []
INJECT_T 900 [(1,0)] D [] [] [] [] []
MERGE 901 [(1,0),(0,0)] D [] [903] [] [] [((0,0),(1,0))]
DISCARD 902 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 903 [(0,0)] HALF_D_PLUS_2 [901] [] [] [] []
IDLE 904 [(0,0)] 186 [] [] [] [] []
INJECT_T 905 [(0,1)] D [] [] [] [] []
MERGE 906 [(0,1),(0,0)] D [] [908] [] [] [((0,0),(0,1))]
DISCARD 907 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 908 [(0,0)] HALF_D_PLUS_2 [906] [] [] [] []
IDLE 909 [(0,0)] 134 [] [] [] [] []
INJECT_T 910 [(1,0)] D [] [] [] [] []
MERGE 911 [(1,0),(0,0)] D [] [913] [] [] [((0,0),(1,0))]
DISCARD 912 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 913 [(0,0)] HALF_D_PLUS_2 [911] [] [] [] []
IDLE 914 [(0,0)] 194 [] [] [] [] []
INJECT_T 915 [(0,1)] D [] [] [] [] []
MERGE 916 [(0,1),(0,0)] D [] [918] [] [] [((0,0),(0,1))]
DISCARD 917 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 918 [(0,0)] HALF_D_PLUS_2 [916] [] [] [] []
IDLE 919 [(0,0)] 175 [] [] [] [] []
INJECT_T 920 [(1,0)] D [] [] [] [] []
MERGE 921 [(1,0),(0,0)] D [] [923] [] [] [((0,0),(1,0))]
DISCARD 922 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 923 [(0,0)] HALF_D_PLUS_2 [921] [] [] [] []
IDLE 924 [(0,0)] 2 [] [] [] [] []
INJECT_T 925 [(0,1)] D [] [] [] [] []
MERGE 926 [(0,1),(0,0)] D [] [928] [] [] [((0,0),(0,1))]
DISCARD 927 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 928 [(0,0)] HALF_D_PLUS_2 [926] [] [] [] []
IDLE 929 [(0,0)] 23 [] [] [] [] []
INJECT_T 930 [(1,0)] D [] [] [] [] []
MERGE 931 [(1,0),(0,0)] D [] [933] [] [] [((0,0),(1,0))]
DISCARD 932 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 933 [(0,0)] HALF_D_PLUS_2 [931] [] [] [] []
IDLE 934 [(0,0)] 173 [] [] [] [] []
INJECT_T 935 [(0,1)] D [] [] [] [] []
MERGE 936 [(0,1),(0,0)] D [] [938] [] [] [((0,0),(0,1))]
DISCARD 937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 938 [(0,0)] HALF_D_PLUS_2 [936] [] [] [] []
IDLE 939 [(0,0)] 16 [] [] [] [] []
INJECT_T 940 [(1,0)] D [] [] [] [] []
MERGE 941 [(1,0),(0,0)] D [] [943] [] [] [((0,0),(1,0))]
DISCARD 942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 943 [(0,0)] HALF_D_PLUS_2 [941] [] [] [] []
IDLE 944 [(0,0)] 197 [] [] [] [] []
INJECT_T 945 [(0,1)] D [] [] [] [] []
MERGE 946 [(0,1),(0,0)] D [] [948] [] [] [((0,0),(0,1))]
DISCARD 947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 948 [(0,0)] HALF_D_PLUS_2 [946] [] [] [] []
IDLE 949 [(0,0)] 166 [] [] [] [] []
INJECT_T 950 [(1,0)] D [] [] [] [] []
MERGE 951 [(1,0),(0,0)] D [] [953] [] [] [((0,0),(1,0))]
DISCARD 952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 953 [(0,0)] HALF_D_PLUS_2 [951] [] [] [] []
IDLE 954 [(0,0)] 192 [] [] [] [] []
INJECT_T 955 [(0,1)] D [] [] [] [] []
MERGE 956 [(0,1),(0,0)] D [] [958] [] [] [((0,0),(0,1))]
DISCARD 957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 958 [(0,0)] HALF_D_PLUS_2 [956] [] [] [] []
IDLE 959 [(0,0)] 72 [] [] [] [] []
INJECT_T 960 [(1,0)] D [] [] [] [] []
MERGE 961 [(1,0),(0,0)] D [] [963] [] [] [((0,0),(1,0))]
DISCARD 962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 963 [(0,0)] HALF_D_PLUS_2 [961] [] [] [] []
IDLE 964 [(0,0)] 29 [] [] [] [] []
INJECT_T 965 [(0,1)] D [] [] [] [] []
MERGE 966 [(0,1),(0,0)] D [] [968] [] [] [((0,0),(0,1))]
DISCARD 967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 968 [(0,0)] HALF_D_PLUS_2 [966] [] [] [] []
IDLE 969 [(0,0)] 103 [] [] [] [] []
INJECT_T 970 [(1,0)] D [] [] [] [] []
MERGE 971 [(1,0),(0,0)] D [] [973] [] [] [((0,0),(1,0))]
DISCARD 972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 973 [(0,0)] HALF_D_PLUS_2 [971] [] [] [] []
IDLE 974 [(0,0)] 195 [] [] [] [] []
INJECT_T 975 [(0,1)] D [] [] [] [] []
MERGE 976 [(0,1),(0,0)] D [] [978] [] [] [((0,0),(0,1))]
DISCARD 977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 978 [(0,0)] HALF_D_PLUS_2 [976] [] [] [] []
IDLE 979 [(0,0)] 73 [] [] [] [] []
INJECT_T 980 [(1,0)] D [] [] [] [] []
MERGE 981 [(1,0),(0,0)] D [] [983] [] [] [((0,0),(1,0))]
DISCARD 982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 983 [(0,0)] HALF_D_PLUS_2 [981] [] [] [] []
IDLE 984 [(0,0)] 178 [] [] [] [] []
INJECT_T 985 [(0,1)] D [] [] [] [] []
MERGE 986 [(0,1),(0,0)] D [] [988] [] [] [((0,0),(0,1))]
DISCARD 987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 988 [(0,0)] HALF_D_PLUS_2 [986] [] [] [] []
IDLE 989 [(0,0)] 77 [] [] [] [] []
INJECT_T 990 [(1,0)] D [] [] [] [] []
MERGE 991 [(1,0),(0,0)] D [] [993] [] [] [((0,0),(1,0))]
DISCARD 992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 993 [(0,0)] HALF_D_PLUS_2 [991] [] [] [] []
IDLE 994 [(0,0)] 165 [] [] [] [] []
INJECT_T 995 [(0,1)] D [] [] [] [] []
MERGE 996 [(0,1),(0,0)] D [] [998] [] [] [((0,0),(0,1))]
DISCARD 997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 998 [(0,0)] HALF_D_PLUS_2 [996] [] [] [] []
IDLE 999 [(0,0)] 46 [] [] [] [] []
INJECT_T 1000 [(1,0)] D [] [] [] [] []
MERGE 1001 [(1,0),(0,0)] D [] [1003] [] [] [((0,0),(1,0))]
DISCARD 1002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1003 [(0,0)] HALF_D_PLUS_2 [1001] [] [] [] []
IDLE 1004 [(0,0)] 96 [] [] [] [] []
INJECT_T 1005 [(0,1)] D [] [] [] [] []
MERGE 1006 [(0,1),(0,0)] D [] [1008] [] [] [((0,0),(0,1))]
DISCARD 1007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1008 [(0,0)] HALF_D_PLUS_2 [1006] [] [] [] []
IDLE 1009 [(0,0)] 65 [] [] [] [] []
INJECT_T 1010 [(1,0)] D [] [] [] [] []
MERGE 1011 [(1,0),(0,0)] D [] [1013] [] [] [((0,0),(1,0))]
DISCARD 1012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1013 [(0,0)] HALF_D_PLUS_2 [1011] [] [] [] []
IDLE 1014 [(0,0)] 46 [] [] [] [] []
INJECT_T 1015 [(0,1)] D [] [] [] [] []
MERGE 1016 [(0,1),(0,0)] D [] [1018] [] [] [((0,0),(0,1))]
DISCARD 1017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1018 [(0,0)] HALF_D_PLUS_2 [1016] [] [] [] []
IDLE 1019 [(0,0)] 179 [] [] [] [] []
INJECT_T 1020 [(1,0)] D [] [] [] [] []
MERGE 1021 [(1,0),(0,0)] D [] [1023] [] [] [((0,0),(1,0))]
DISCARD 1022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1023 [(0,0)] HALF_D_PLUS_2 [1021] [] [] [] []
IDLE 1024 [(0,0)] 161 [] [] [] [] []
INJECT_T 1025 [(0,1)] D [] [] [] [] []
MERGE 1026 [(0,1),(0,0)] D [] [1028] [] [] [((0,0),(0,1))]
DISCARD 1027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1028 [(0,0)] HALF_D_PLUS_2 [1026] [] [] [] []
IDLE 1029 [(0,0)] 28 [] [] [] [] []
INJECT_T 1030 [(1,0)] D [] [] [] [] []
MERGE 1031 [(1,0),(0,0)] D [] [1033] [] [] [((0,0),(1,0))]
DISCARD 1032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1033 [(0,0)] HALF_D_PLUS_2 [1031] [] [] [] []
IDLE 1034 [(0,0)] 185 [] [] [] [] []
INJECT_T 1035 [(0,1)] D [] [] [] [] []
MERGE 1036 [(0,1),(0,0)] D [] [1038] [] [] [((0,0),(0,1))]
DISCARD 1037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1038 [(0,0)] HALF_D_PLUS_2 [1036] [] [] [] []
IDLE 1039 [(0,0)] 195 [] [] [] [] []
INJECT_T 1040 [(1,0)] D [] [] [] [] []
MERGE 1041 [(1,0),(0,0)] D [] [1043] [] [] [((0,0),(1,0))]
DISCARD 1042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1043 [(0,0)] HALF_D_PLUS_2 [1041] [] [] [] []
IDLE 1044 [(0,0)] 53 [] [] [] [] []
INJECT_T 1045 [(0,1)] D [] [] [] [] []
MERGE 1046 [(0,1),(0,0)] D [] [1048] [] [] [((0,0),(0,1))]
DISCARD 1047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1048 [(0,0)] HALF_D_PLUS_2 [1046] [] [] [] []
IDLE 1049 [(0,0)] 85 [] [] [] [] []
INJECT_T 1050 [(1,0)] D [] [] [] [] []
MERGE 1051 [(1,0),(0,0)] D [] [1053] [] [] [((0,0),(1,0))]
DISCARD 1052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1053 [(0,0)] HALF_D_PLUS_2 [1051] [] [] [] []
IDLE 1054 [(0,0)] 108 [] [] [] [] []
INJECT_T 1055 [(0,1)] D [] [] [] [] []
MERGE 1056 [(0,1),(0,0)] D [] [1058] [] [] [((0,0),(0,1))]
DISCARD 1057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1058 [(0,0)] HALF_D_PLUS_2 [1056] [] [] [] []
IDLE 1059 [(0,0)] 132 [] [] [] [] []
INJECT_T 1060 [(1,0)] D [] [] [] [] []
MERGE 1061 [(1,0),(0,0)] D [] [1063] [] [] [((0,0),(1,0))]
DISCARD 1062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1063 [(0,0)] HALF_D_PLUS_2 [1061] [] [] [] []
IDLE 1064 [(0,0)] 88 [] [] [] [] []
INJECT_T 1065 [(0,1)] D [] [] [] [] []
MERGE 1066 [(0,1),(0,0)] D [] [1068] [] [] [((0,0),(0,1))]
DISCARD 1067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1068 [(0,0)] HALF_D_PLUS_2 [1066] [] [] [] []
IDLE 1069 [(0,0)] 29 [] [] [] [] []
INJECT_T 1070 [(1,0)] D [] [] [] [] []
MERGE 1071 [(1,0),(0,0)] D [] [1073] [] [] [((0,0),(1,0))]
DISCARD 1072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1073 [(0,0)] HALF_D_PLUS_2 [1071] [] [] [] []
IDLE 1074 [(0,0)] 187 [] [] [] [] []
INJECT_T 1075 [(0,1)] D [] [] [] [] []
MERGE 1076 [(0,1),(0,0)] D [] [1078] [] [] [((0,0),(0,1))]
DISCARD 1077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1078 [(0,0)] HALF_D_PLUS_2 [1076] [] [] [] []
IDLE 1079 [(0,0)] 139 [] [] [] [] []
INJECT_T 1080 [(1,0)] D [] [] [] [] []
MERGE 1081 [(1,0),(0,0)] D [] [1083] [] [] [((0,0),(1,0))]
DISCARD 1082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1083 [(0,0)] HALF_D_PLUS_2 [1081] [] [] [] []
IDLE 1084 [(0,0)] 8 [] [] [] [] []
INJECT_T 1085 [(0,1)] D [] [] [] [] []
MERGE 1086 [(0,1),(0,0)] D [] [1088] [] [] [((0,0),(0,1))]
DISCARD 1087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1088 [(0,0)] HALF_D_PLUS_2 [1086] [] [] [] []
IDLE 1089 [(0,0)] 163 [] [] [] [] []
INJECT_T 1090 [(1,0)] D [] [] [] [] []
MERGE 1091 [(1,0),(0,0)] D [] [1093] [] [] [((0,0),(1,0))]
DISCARD 1092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1093 [(0,0)] HALF_D_PLUS_2 [1091] [] [] [] []
IDLE 1094 [(0,0)] 147 [] [] [] [] []
INJECT_T 1095 [(0,1)] D [] [] [] [] []
MERGE 1096 [(0,1),(0,0)] D [] [1098] [] [] [((0,0),(0,1))]
DISCARD 1097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1098 [(0,0)] HALF_D_PLUS_2 [1096] [] [] [] []
IDLE 1099 [(0,0)] 36 [] [] [] [] []
INJECT_T 1100 [(1,0)] D [] [] [] [] []
MERGE 1101 [(1,0),(0,0)] D [] [1103] [] [] [((0,0),(1,0))]
DISCARD 1102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1103 [(0,0)] HALF_D_PLUS_2 [1101] [] [] [] []
IDLE 1104 [(0,0)] 123 [] [] [] [] []
INJECT_T 1105 [(0,1)] D [] [] [] [] []
MERGE 1106 [(0,1),(0,0)] D [] [1108] [] [] [((0,0),(0,1))]
DISCARD 1107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1108 [(0,0)] HALF_D_PLUS_2 [1106] [] [] [] []
IDLE 1109 [(0,0)] 100 [] [] [] [] []
INJECT_T 1110 [(1,0)] D [] [] [] [] []
MERGE 1111 [(1,0),(0,0)] D [] [1113] [] [] [((0,0),(1,0))]
DISCARD 1112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1113 [(0,0)] HALF_D_PLUS_2 [1111] [] [] [] []
IDLE 1114 [(0,0)] 5 [] [] [] [] []
INJECT_T 1115 [(0,1)] D [] [] [] [] []
MERGE 1116 [(0,1),(0,0)] D [] [1118] [] [] [((0,0),(0,1))]
DISCARD 1117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1118 [(0,0)] HALF_D_PLUS_2 [1116] [] [] [] []
IDLE 1119 [(0,0)] 186 [] [] [] [] []
INJECT_T 1120 [(1,0)] D [] [] [] [] []
MERGE 1121 [(1,0),(0,0)] D [] [1123] [] [] [((0,0),(1,0))]
DISCARD 1122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1123 [(0,0)] HALF_D_PLUS_2 [1121] [] [] [] []
IDLE 1124 [(0,0)] 144 [] [] [] [] []
INJECT_T 1125 [(0,1)] D [] [] [] [] []
MERGE 1126 [(0,1),(0,0)] D [] [1128] [] [] [((0,0),(0,1))]
DISCARD 1127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1128 [(0,0)] HALF_D_PLUS_2 [1126] [] [] [] []
IDLE 1129 [(0,0)] 62 [] [] [] [] []
INJECT_T 1130 [(1,0)] D [] [] [] [] []
MERGE 1131 [(1,0),(0,0)] D [] [1133] [] [] [((0,0),(1,0))]
DISCARD 1132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1133 [(0,0)] HALF_D_PLUS_2 [1131] [] [] [] []
IDLE 1134 [(0,0)] 3 [] [] [] [] []
INJECT_T 1135 [(0,1)] D [] [] [] [] []
MERGE 1136 [(0,1),(0,0)] D [] [1138] [] [] [((0,0),(0,1))]
DISCARD 1137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1138 [(0,0)] HALF_D_PLUS_2 [1136] [] [] [] []
IDLE 1139 [(0,0)] 18 [] [] [] [] []
INJECT_T 1140 [(1,0)] D [] [] [] [] []
MERGE 1141 [(1,0),(0,0)] D [] [1143] [] [] [((0,0),(1,0))]
DISCARD 1142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1143 [(0,0)] HALF_D_PLUS_2 [1141] [] [] [] []
IDLE 1144 [(0,0)] 152 [] [] [] [] []
INJECT_T 1145 [(0,1)] D [] [] [] [] []
MERGE 1146 [(0,1),(0,0)] D [] [1148] [] [] [((0,0),(0,1))]
DISCARD 1147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1148 [(0,0)] HALF_D_PLUS_2 [1146] [] [] [] []
IDLE 1149 [(0,0)] 30 [] [] [] [] []
INJECT_T 1150 [(1,0)] D [] [] [] [] []
MERGE 1151 [(1,0),(0,0)] D [] [1153] [] [] [((0,0),(1,0))]
DISCARD 1152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1153 [(0,0)] HALF_D_PLUS_2 [1151] [] [] [] []
IDLE 1154 [(0,0)] 103 [] [] [] [] []
INJECT_T 1155 [(0,1)] D [] [] [] [] []
MERGE 1156 [(0,1),(0,0)] D [] [1158] [] [] [((0,0),(0,1))]
DISCARD 1157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1158 [(0,0)] HALF_D_PLUS_2 [1156] [] [] [] []
IDLE 1159 [(0,0)] 180 [] [] [] [] []
INJECT_T 1160 [(1,0)] D [] [] [] [] []
MERGE 1161 [(1,0),(0,0)] D [] [1163] [] [] [((0,0),(1,0))]
DISCARD 1162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1163 [(0,0)] HALF_D_PLUS_2 [1161] [] [] [] []
IDLE 1164 [(0,0)] 186 [] [] [] [] []
INJECT_T 1165 [(0,1)] D [] [] [] [] []
MERGE 1166 [(0,1),(0,0)] D [] [1168] [] [] [((0,0),(0,1))]
DISCARD 1167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1168 [(0,0)] HALF_D_PLUS_2 [1166] [] [] [] []
IDLE 1169 [(0,0)] 53 [] [] [] [] []
INJECT_T 1170 [(1,0)] D [] [] [] [] []
MERGE 1171 [(1,0),(0,0)] D [] [1173] [] [] [((0,0),(1,0))]
DISCARD 1172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1173 [(0,0)] HALF_D_PLUS_2 [1171] [] [] [] []
IDLE 1174 [(0,0)] 13 [] [] [] [] []
INJECT_T 1175 [(0,1)] D [] [] [] [] []
MERGE 1176 [(0,1),(0,0)] D [] [1178] [] [] [((0,0),(0,1))]
DISCARD 1177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1178 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] []
IDLE 1179 [(0,0)] 99 [] [] [] [] []
INJECT_T 1180 [(1,0)] D [] [] [] [] []
MERGE 1181 [(1,0),(0,0)] D [] [1183] [] [] [((0,0),(1,0))]
DISCARD 1182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1183 [(0,0)] HALF_D_PLUS_2 [1181] [] [] [] []
IDLE 1184 [(0,0)] 169 [] [] [] [] []
INJECT_T 1185 [(0,1)] D [] [] [] [] []
MERGE 1186 [(0,1),(0,0)] D [] [1188] [] [] [((0,0),(0,1))]
DISCARD 1187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1188 [(0,0)] HALF_D_PLUS_2 [1186] [] [] [] []
IDLE 1189 [(0,0)] 125 [] [] [] [] []
INJECT_T 1190 [(1,0)] D [] [] [] [] []
MERGE 1191 [(1,0),(0,0)] D [] [1193] [] [] [((0,0),(1,0))]
DISCARD 1192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1193 [(0,0)] HALF_D_PLUS_2 [1191] [] [] [] []
IDLE 1194 [(0,0)] 13 [] [] [] [] []
INJECT_T 1195 [(0,1)] D [] [] [] [] []
MERGE 1196 [(0,1),(0,0)] D [] [1198] [] [] [((0,0),(0,1))]
DISCARD 1197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1198 [(0,0)] HALF_D_PLUS_2 [1196] [] [] [] []
IDLE 1199 [(0,0)] 130 [] [] [] [] []
INJECT_T 1200 [(1,0)] D [] [] [] [] []
MERGE 1201 [(1,0),(0,0)] D [] [1203] [] [] [((0,0),(1,0))]
DISCARD 1202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1203 [(0,0)] HALF_D_PLUS_2 [1201] [] [] [] []
IDLE 1204 [(0,0)] 69 [] [] [] [] []
INJECT_T 1205 [(0,1)] D [] [] [] [] []
MERGE 1206 [(0,1),(0,0)] D [] [1208] [] [] [((0,0),(0,1))]
DISCARD 1207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1208 [(0,0)] HALF_D_PLUS_2 [1206] [] [] [] []
IDLE 1209 [(0,0)] 45 [] [] [] [] []
INJECT_T 1210 [(1,0)] D [] [] [] [] []
MERGE 1211 [(1,0),(0,0)] D [] [1213] [] [] [((0,0),(1,0))]
DISCARD 1212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1213 [(0,0)] HALF_D_PLUS_2 [1211] [] [] [] []
IDLE 1214 [(0,0)] 86 [] [] [] [] []
INJECT_T 1215 [(0,1)] D [] [] [] [] []
MERGE 1216 [(0,1),(0,0)] D [] [1218] [] [] [((0,0),(0,1))]
DISCARD 1217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1218 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] []
IDLE 1219 [(0,0)] 175 [] [] [] [] []
INJECT_T 1220 [(1,0)] D [] [] [] [] []
MERGE 1221 [(1,0),(0,0)] D [] [1223] [] [] [((0,0),(1,0))]
DISCARD 1222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1223 [(0,0)] HALF_D_PLUS_2 [1221] [] [] [] []
IDLE 1224 [(0,0)] 194 [] [] [] [] []
INJECT_T 1225 [(0,1)] D [] [] [] [] []
MERGE 1226 [(0,1),(0,0)] D [] [1228] [] [] [((0,0),(0,1))]
DISCARD 1227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1228 [(0,0)] HALF_D_PLUS_2 [1226] [] [] [] []
IDLE 1229 [(0,0)] 28 [] [] [] [] []
INJECT_T 1230 [(1,0)] D [] [] [] [] []
MERGE 1231 [(1,0),(0,0)] D [] [1233] [] [] [((0,0),(1,0))]
DISCARD 1232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1233 [(0,0)] HALF_D_PLUS_2 [1231] [] [] [] []
IDLE 1234 [(0,0)] 113 [] [] [] [] []
INJECT_T 1235 [(0,1)] D [] [] [] [] []
MERGE 1236 [(0,1),(0,0)] D [] [1238] [] [] [((0,0),(0,1))]
DISCARD 1237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1238 [(0,0)] HALF_D_PLUS_2 [1236] [] [] [] []
IDLE 1239 [(0,0)] 153 [] [] [] [] []
INJECT_T 1240 [(1,0)] D [] [] [] [] []
MERGE 1241 [(1,0),(0,0)] D [] [1243] [] [] [((0,0),(1,0))]
DISCARD 1242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1243 [(0,0)] HALF_D_PLUS_2 [1241] [] [] [] []
IDLE 1244 [(0,0)] 52 [] [] [] [] []
INJECT_T 1245 [(0,1)] D [] [] [] [] []
MERGE 1246 [(0,1),(0,0)] D [] [1248] [] [] [((0,0),(0,1))]
DISCARD 1247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1248 [(0,0)] HALF_D_PLUS_2 [1246] [] [] [] []
IDLE 1249 [(0,0)] 54 [] [] [] [] []
INJECT_T 1250 [(1,0)] D [] [] [] [] []
MERGE 1251 [(1,0),(0,0)] D [] [1253] [] [] [((0,0),(1,0))]
DISCARD 1252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1253 [(0,0)] HALF_D_PLUS_2 [1251] [] [] [] []
IDLE 1254 [(0,0)] 48 [] [] [] [] []
INJECT_T 1255 [(0,1)] D [] [] [] [] []
MERGE 1256 [(0,1),(0,0)] D [] [1258] [] [] [((0,0),(0,1))]
DISCARD 1257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1258 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] []
IDLE 1259 [(0,0)] 42 [] [] [] [] []
INJECT_T 1260 [(1,0)] D [] [] [] [] []
MERGE 1261 [(1,0),(0,0)] D [] [1263] [] [] [((0,0),(1,0))]
DISCARD 1262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1263 [(0,0)] HALF_D_PLUS_2 [1261] [] [] [] []
IDLE 1264 [(0,0)] 178 [] [] [] [] []
INJECT_T 1265 [(0,1)] D [] [] [] [] []
MERGE 1266 [(0,1),(0,0)] D [] [1268] [] [] [((0,0),(0,1))]
DISCARD 1267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1268 [(0,0)] HALF_D_PLUS_2 [1266] [] [] [] []
IDLE 1269 [(0,0)] 43 [] [] [] [] []
INJECT_T 1270 [(1,0)] D [] [] [] [] []
MERGE 1271 [(1,0),(0,0)] D [] [1273] [] [] [((0,0),(1,0))]
DISCARD 1272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1273 [(0,0)] HALF_D_PLUS_2 [1271] [] [] [] []
IDLE 1274 [(0,0)] 45 [] [] [] [] []
INJECT_T 1275 [(0,1)] D [] [] [] [] []
MERGE 1276 [(0,1),(0,0)] D [] [1278] [] [] [((0,0),(0,1))]
DISCARD 1277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1278 [(0,0)] HALF_D_PLUS_2 [1276] [] [] [] []
IDLE 1279 [(0,0)] 25 [] [] [] [] []
INJECT_T 1280 [(1,0)] D [] [] [] [] []
MERGE 1281 [(1,0),(0,0)] D [] [1283] [] [] [((0,0),(1,0))]
DISCARD 1282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1283 [(0,0)] HALF_D_PLUS_2 [1281] [] [] [] []
IDLE 1284 [(0,0)] 25 [] [] [] [] []
INJECT_T 1285 [(0,1)] D [] [] [] [] []
MERGE 1286 [(0,1),(0,0)] D [] [1288] [] [] [((0,0),(0,1))]
DISCARD 1287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1288 [(0,0)] HALF_D_PLUS_2 [1286] [] [] [] []
IDLE 1289 [(0,0)] 156 [] [] [] [] []
INJECT_T 1290 [(1,0)] D [] [] [] [] []
MERGE 1291 [(1,0),(0,0)] D [] [1293] [] [] [((0,0),(1,0))]
DISCARD 1292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1293 [(0,0)] HALF_D_PLUS_2 [1291] [] [] [] []
IDLE 1294 [(0,0)] 57 [] [] [] [] []
INJECT_T 1295 [(0,1)] D [] [] [] [] []
MERGE 1296 [(0,1),(0,0)] D [] [1298] [] [] [((0,0),(0,1))]
DISCARD 1297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1298 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] []
IDLE 1299 [(0,0)] 161 [] [] [] [] []
INJECT_T 1300 [(1,0)] D [] [] [] [] []
MERGE 1301 [(1,0),(0,0)] D [] [1303] [] [] [((0,0),(1,0))]
DISCARD 1302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1303 [(0,0)] HALF_D_PLUS_2 [1301] [] [] [] []
IDLE 1304 [(0,0)] 117 [] [] [] [] []
INJECT_T 1305 [(0,1)] D [] [] [] [] []
MERGE 1306 [(0,1),(0,0)] D [] [1308] [] [] [((0,0),(0,1))]
DISCARD 1307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1308 [(0,0)] HALF_D_PLUS_2 [1306] [] [] [] []
IDLE 1309 [(0,0)] 172 [] [] [] [] []
INJECT_T 1310 [(1,0)] D [] [] [] [] []
MERGE 1311 [(1,0),(0,0)] D [] [1313] [] [] [((0,0),(1,0))]
DISCARD 1312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1313 [(0,0)] HALF_D_PLUS_2 [1311] [] [] [] []
IDLE 1314 [(0,0)] 111 [] [] [] [] []
INJECT_T 1315 [(0,1)] D [] [] [] [] []
MERGE 1316 [(0,1),(0,0)] D [] [1318] [] [] [((0,0),(0,1))]
DISCARD 1317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1318 [(0,0)] HALF_D_PLUS_2 [1316] [] [] [] []
IDLE 1319 [(0,0)] 153 [] [] [] [] []
INJECT_T 1320 [(1,0)] D [] [] [] [] []
MERGE 1321 [(1,0),(0,0)] D [] [1323] [] [] [((0,0),(1,0))]
DISCARD 1322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1323 [(0,0)] HALF_D_PLUS_2 [1321] [] [] [] []
IDLE 1324 [(0,0)] 162 [] [] [] [] []
INJECT_T 1325 [(0,1)] D [] [] [] [] []
MERGE 1326 [(0,1),(0,0)] D [] [1328] [] [] [((0,0),(0,1))]
DISCARD 1327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1328 [(0,0)] HALF_D_PLUS_2 [1326] [] [] [] []
IDLE 1329 [(0,0)] 12 [] [] [] [] []
INJECT_T 1330 [(1,0)] D [] [] [] [] []
MERGE 1331 [(1,0),(0,0)] D [] [1333] [] [] [((0,0),(1,0))]
DISCARD 1332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1333 [(0,0)] HALF_D_PLUS_2 [1331] [] [] [] []
IDLE 1334 [(0,0)] 112 [] [] [] [] []
INJECT_T 1335 [(0,1)] D [] [] [] [] []
MERGE 1336 [(0,1),(0,0)] D [] [1338] [] [] [((0,0),(0,1))]
DISCARD 1337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1338 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] []
IDLE 1339 [(0,0)] 91 [] [] [] [] []
INJECT_T 1340 [(1,0)] D [] [] [] [] []
MERGE 1341 [(1,0),(0,0)] D [] [1343] [] [] [((0,0),(1,0))]
DISCARD 1342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1343 [(0,0)] HALF_D_PLUS_2 [1341] [] [] [] []
IDLE 1344 [(0,0)] 57 [] [] [] [] []
INJECT_T 1345 [(0,1)] D [] [] [] [] []
MERGE 1346 [(0,1),(0,0)] D [] [1348] [] [] [((0,0),(0,1))]
DISCARD 1347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1348 [(0,0)] HALF_D_PLUS_2 [1346] [] [] [] []
IDLE 1349 [(0,0)] 90 [] [] [] [] []
INJECT_T 1350 [(1,0)] D [] [] [] [] []
MERGE 1351 [(1,0),(0,0)] D [] [1353] [] [] [((0,0),(1,0))]
DISCARD 1352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1353 [(0,0)] HALF_D_PLUS_2 [1351] [] [] [] []
IDLE 1354 [(0,0)] 82 [] [] [] [] []
INJECT_T 1355 [(0,1)] D [] [] [] [] []
MERGE 1356 [(0,1),(0,0)] D [] [1358] [] [] [((0,0),(0,1))]
DISCARD 1357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1358 [(0,0)] HALF_D_PLUS_2 [1356] [] [] [] []
IDLE 1359 [(0,0)] 98 [] [] [] [] []
INJECT_T 1360 [(1,0)] D [] [] [] [] []
MERGE 1361 [(1,0),(0,0)] D [] [1363] [] [] [((0,0),(1,0))]
DISCARD 1362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1363 [(0,0)] HALF_D_PLUS_2 [1361] [] [] [] []
IDLE 1364 [(0,0)] 164 [] [] [] [] []
INJECT_T 1365 [(0,1)] D [] [] [] [] []
MERGE 1366 [(0,1),(0,0)] D [] [1368] [] [] [((0,0),(0,1))]
DISCARD 1367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1368 [(0,0)] HALF_D_PLUS_2 [1366] [] [] [] []
IDLE 1369 [(0,0)] 165 [] [] [] [] []
INJECT_T 1370 [(1,0)] D [] [] [] [] []
MERGE 1371 [(1,0),(0,0)] D [] [1373] [] [] [((0,0),(1,0))]
DISCARD 1372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1373 [(0,0)] HALF_D_PLUS_2 [1371] [] [] [] []
IDLE 1374 [(0,0)] 125 [] [] [] [] []
INJECT_T 1375 [(0,1)] D [] [] [] [] []
MERGE 1376 [(0,1),(0,0)] D [] [1378] [] [] [((0,0),(0,1))]
DISCARD 1377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1378 [(0,0)] HALF_D_PLUS_2 [1376] [] [] [] []
IDLE 1379 [(0,0)] 142 [] [] [] [] []
INJECT_T 1380 [(1,0)] D [] [] [] [] []
MERGE 1381 [(1,0),(0,0)] D [] [1383] [] [] [((0,0),(1,0))]
DISCARD 1382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1383 [(0,0)] HALF_D_PLUS_2 [1381] [] [] [] []
IDLE 1384 [(0,0)] 192 [] [] [] [] []
INJECT_T 1385 [(0,1)] D [] [] [] [] []
MERGE 1386 [(0,1),(0,0)] D [] [1388] [] [] [((0,0),(0,1))]
DISCARD 1387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1388 [(0,0)] HALF_D_PLUS_2 [1386] [] [] [] []
IDLE 1389 [(0,0)] 128 [] [] [] [] []
INJECT_T 1390 [(1,0)] D [] [] [] [] []
MERGE 1391 [(1,0),(0,0)] D [] [1393] [] [] [((0,0),(1,0))]
DISCARD 1392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1393 [(0,0)] HALF_D_PLUS_2 [1391] [] [] [] []
IDLE 1394 [(0,0)] 74 [] [] [] [] []
INJECT_T 1395 [(0,1)] D [] [] [] [] []
MERGE 1396 [(0,1),(0,0)] D [] [1398] [] [] [((0,0),(0,1))]
DISCARD 1397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1398 [(0,0)] HALF_D_PLUS_2 [1396] [] [] [] []
IDLE 1399 [(0,0)] 16 [] [] [] [] []
INJECT_T 1400 [(1,0)] D [] [] [] [] []
MERGE 1401 [(1,0),(0,0)] D [] [1403] [] [] [((0,0),(1,0))]
DISCARD 1402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1403 [(0,0)] HALF_D_PLUS_2 [1401] [] [] [] []
IDLE 1404 [(0,0)] 111 [] [] [] [] []
INJECT_T 1405 [(0,1)] D [] [] [] [] []
MERGE 1406 [(0,1),(0,0)] D [] [1408] [] [] [((0,0),(0,1))]
DISCARD 1407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1408 [(0,0)] HALF_D_PLUS_2 [1406] [] [] [] []
IDLE 1409 [(0,0)] 46 [] [] [] [] []
INJECT_T 1410 [(1,0)] D [] [] [] [] []
MERGE 1411 [(1,0),(0,0)] D [] [1413] [] [] [((0,0),(1,0))]
DISCARD 1412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1413 [(0,0)] HALF_D_PLUS_2 [1411] [] [] [] []
IDLE 1414 [(0,0)] 119 [] [] [] [] []
INJECT_T 1415 [(0,1)] D [] [] [] [] []
MERGE 1416 [(0,1),(0,0)] D [] [1418] [] [] [((0,0),(0,1))]
DISCARD 1417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1418 [(0,0)] HALF_D_PLUS_2 [1416] [] [] [] []
IDLE 1419 [(0,0)] 5 [] [] [] [] []
INJECT_T 1420 [(1,0)] D [] [] [] [] []
MERGE 1421 [(1,0),(0,0)] D [] [1423] [] [] [((0,0),(1,0))]
DISCARD 1422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1423 [(0,0)] HALF_D_PLUS_2 [1421] [] [] [] []
IDLE 1424 [(0,0)] 170 [] [] [] [] []
INJECT_T 1425 [(0,1)] D [] [] [] [] []
MERGE 1426 [(0,1),(0,0)] D [] [1428] [] [] [((0,0),(0,1))]
DISCARD 1427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1428 [(0,0)] HALF_D_PLUS_2 [1426] [] [] [] []
IDLE 1429 [(0,0)] 189 [] [] [] [] []
INJECT_T 1430 [(1,0)] D [] [] [] [] []
MERGE 1431 [(1,0),(0,0)] D [] [1433] [] [] [((0,0),(1,0))]
DISCARD 1432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1433 [(0,0)] HALF_D_PLUS_2 [1431] [] [] [] []
IDLE 1434 [(0,0)] 29 [] [] [] [] []
INJECT_T 1435 [(0,1)] D [] [] [] [] []
MERGE 1436 [(0,1),(0,0)] D [] [1438] [] [] [((0,0),(0,1))]
DISCARD 1437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1438 [(0,0)] HALF_D_PLUS_2 [1436] [] [] [] []
IDLE 1439 [(0,0)] 164 [] [] [] [] []
INJECT_T 1440 [(1,0)] D [] [] [] [] []
MERGE 1441 [(1,0),(0,0)] D [] [1443] [] [] [((0,0),(1,0))]
DISCARD 1442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1443 [(0,0)] HALF_D_PLUS_2 [1441] [] [] [] []
IDLE 1444 [(0,0)] 81 [] [] [] [] []
INJECT_T 1445 [(0,1)] D [] [] [] [] []
MERGE 1446 [(0,1),(0,0)] D [] [1448] [] [] [((0,0),(0,1))]
DISCARD 1447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1448 [(0,0)] HALF_D_PLUS_2 [1446] [] [] [] []
IDLE 1449 [(0,0)] 8 [] [] [] [] []
INJECT_T 1450 [(1,0)] D [] [] [] [] []
MERGE 1451 [(1,0),(0,0)] D [] [1453] [] [] [((0,0),(1,0))]
DISCARD 1452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1453 [(0,0)] HALF_D_PLUS_2 [1451] [] [] [] []
IDLE 1454 [(0,0)] 182 [] [] [] [] []
INJECT_T 1455 [(0,1)] D [] [] [] [] []
MERGE 1456 [(0,1),(0,0)] D [] [1458] [] [] [((0,0),(0,1))]
DISCARD 1457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1458 [(0,0)] HALF_D_PLUS_2 [1456] [] [] [] []
IDLE 1459 [(0,0)] 189 [] [] [] [] []
INJECT_T 1460 [(1,0)] D [] [] [] [] []
MERGE 1461 [(1,0),(0,0)] D [] [1463] [] [] [((0,0),(1,0))]
DISCARD 1462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1463 [(0,0)] HALF_D_PLUS_2 [1461] [] [] [] []
IDLE 1464 [(0,0)] 8 [] [] [] [] []
INJECT_T 1465 [(0,1)] D [] [] [] [] []
MERGE 1466 [(0,1),(0,0)] D [] [1468] [] [] [((0,0),(0,1))]
DISCARD 1467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1468 [(0,0)] HALF_D_PLUS_2 [1466] [] [] [] []
IDLE 1469 [(0,0)] 119 [] [] [] [] []
INJECT_T 1470 [(1,0)] D [] [] [] [] []
MERGE 1471 [(1,0),(0,0)] D [] [1473] [] [] [((0,0),(1,0))]
DISCARD 1472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1473 [(0,0)] HALF_D_PLUS_2 [1471] [] [] [] []
IDLE 1474 [(0,0)] 165 [] [] [] [] []
INJECT_T 1475 [(0,1)] D [] [] [] [] []
MERGE 1476 [(0,1),(0,0)] D [] [1478] [] [] [((0,0),(0,1))]
DISCARD 1477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1478 [(0,0)] HALF_D_PLUS_2 [1476] [] [] [] []
IDLE 1479 [(0,0)] 158 [] [] [] [] []
INJECT_T 1480 [(1,0)] D [] [] [] [] []
MERGE 1481 [(1,0),(0,0)] D [] [1483] [] [] [((0,0),(1,0))]
DISCARD 1482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1483 [(0,0)] HALF_D_PLUS_2 [1481] [] [] [] []
IDLE 1484 [(0,0)] 83 [] [] [] [] []
INJECT_T 1485 [(0,1)] D [] [] [] [] []
MERGE 1486 [(0,1),(0,0)] D [] [1488] [] [] [((0,0),(0,1))]
DISCARD 1487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1488 [(0,0)] HALF_D_PLUS_2 [1486] [] [] [] []
IDLE 1489 [(0,0)] 172 [] [] [] [] []
INJECT_T 1490 [(1,0)] D [] [] [] [] []
MERGE 1491 [(1,0),(0,0)] D [] [1493] [] [] [((0,0),(1,0))]
DISCARD 1492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1493 [(0,0)] HALF_D_PLUS_2 [1491] [] [] [] []
IDLE 1494 [(0,0)] 166 [] [] [] [] []
INJECT_T 1495 [(0,1)] D [] [] [] [] []
MERGE 1496 [(0,1),(0,0)] D [] [1498] [] [] [((0,0),(0,1))]
DISCARD 1497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1498 [(0,0)] HALF_D_PLUS_2 [1496] [] [] [] []
IDLE 1499 [(0,0)] 22 [] [] [] [] []
INJECT_T 1500 [(1,0)] D [] [] [] [] []
MERGE 1501 [(1,0),(0,0)] D [] [1503] [] [] [((0,0),(1,0))]
DISCARD 1502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1503 [(0,0)] HALF_D_PLUS_2 [1501] [] [] [] []
IDLE 1504 [(0,0)] 2 [] [] [] [] []
INJECT_T 1505 [(0,1)] D [] [] [] [] []
MERGE 1506 [(0,1),(0,0)] D [] [1508] [] [] [((0,0),(0,1))]
DISCARD 1507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1508 [(0,0)] HALF_D_PLUS_2 [1506] [] [] [] []
IDLE 1509 [(0,0)] 20 [] [] [] [] []
INJECT_T 1510 [(1,0)] D [] [] [] [] []
MERGE 1511 [(1,0),(0,0)] D [] [1513] [] [] [((0,0),(1,0))]
DISCARD 1512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1513 [(0,0)] HALF_D_PLUS_2 [1511] [] [] [] []
IDLE 1514 [(0,0)] 73 [] [] [] [] []
INJECT_T 1515 [(0,1)] D [] [] [] [] []
MERGE 1516 [(0,1),(0,0)] D [] [1518] [] [] [((0,0),(0,1))]
DISCARD 1517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1518 [(0,0)] HALF_D_PLUS_2 [1516] [] [] [] []
IDLE 1519 [(0,0)] 22 [] [] [] [] []
INJECT_T 1520 [(1,0)] D [] [] [] [] []
MERGE 1521 [(1,0),(0,0)] D [] [1523] [] [] [((0,0),(1,0))]
DISCARD 1522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1523 [(0,0)] HALF_D_PLUS_2 [1521] [] [] [] []
IDLE 1524 [(0,0)] 15 [] [] [] [] []
INJECT_T 1525 [(0,1)] D [] [] [] [] []
MERGE 1526 [(0,1),(0,0)] D [] [1528] [] [] [((0,0),(0,1))]
DISCARD 1527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1528 [(0,0)] HALF_D_PLUS_2 [1526] [] [] [] []
IDLE 1529 [(0,0)] 52 [] [] [] [] []
INJECT_T 1530 [(1,0)] D [] [] [] [] []
MERGE 1531 [(1,0),(0,0)] D [] [1533] [] [] [((0,0),(1,0))]
DISCARD 1532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1533 [(0,0)] HALF_D_PLUS_2 [1531] [] [] [] []
IDLE 1534 [(0,0)] 131 [] [] [] [] []
INJECT_T 1535 [(0,1)] D [] [] [] [] []
MERGE 1536 [(0,1),(0,0)] D [] [1538] [] [] [((0,0),(0,1))]
DISCARD 1537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1538 [(0,0)] HALF_D_PLUS_2 [1536] [] [] [] []
IDLE 1539 [(0,0)] 105 [] [] [] [] []
INJECT_T 1540 [(1,0)] D [] [] [] [] []
MERGE 1541 [(1,0),(0,0)] D [] [1543] [] [] [((0,0),(1,0))]
DISCARD 1542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1543 [(0,0)] HALF_D_PLUS_2 [1541] [] [] [] []
IDLE 1544 [(0,0)] 55 [] [] [] [] []
INJECT_T 1545 [(0,1)] D [] [] [] [] []
MERGE 1546 [(0,1),(0,0)] D [] [1548] [] [] [((0,0),(0,1))]
DISCARD 1547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1548 [(0,0)] HALF_D_PLUS_2 [1546] [] [] [] []
IDLE 1549 [(0,0)] 191 [] [] [] [] []
INJECT_T 1550 [(1,0)] D [] [] [] [] []
MERGE 1551 [(1,0),(0,0)] D [] [1553] [] [] [((0,0),(1,0))]
DISCARD 1552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1553 [(0,0)] HALF_D_PLUS_2 [1551] [] [] [] []
IDLE 1554 [(0,0)] 141 [] [] [] [] []
INJECT_T 1555 [(0,1)] D [] [] [] [] []
MERGE 1556 [(0,1),(0,0)] D [] [1558] [] [] [((0,0),(0,1))]
DISCARD 1557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1558 [(0,0)] HALF_D_PLUS_2 [1556] [] [] [] []
IDLE 1559 [(0,0)] 127 [] [] [] [] []
INJECT_T 1560 [(1,0)] D [] [] [] [] []
MERGE 1561 [(1,0),(0,0)] D [] [1563] [] [] [((0,0),(1,0))]
DISCARD 1562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1563 [(0,0)] HALF_D_PLUS_2 [1561] [] [] [] []
IDLE 1564 [(0,0)] 189 [] [] [] [] []
INJECT_T 1565 [(0,1)] D [] [] [] [] []
MERGE 1566 [(0,1),(0,0)] D [] [1568] [] [] [((0,0),(0,1))]
DISCARD 1567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1568 [(0,0)] HALF_D_PLUS_2 [1566] [] [] [] []
IDLE 1569 [(0,0)] 157 [] [] [] [] []
INJECT_T 1570 [(1,0)] D [] [] [] [] []
MERGE 1571 [(1,0),(0,0)] D [] [1573] [] [] [((0,0),(1,0))]
DISCARD 1572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1573 [(0,0)] HALF_D_PLUS_2 [1571] [] [] [] []
IDLE 1574 [(0,0)] 25 [] [] [] [] []
INJECT_T 1575 [(0,1)] D [] [] [] [] []
MERGE 1576 [(0,1),(0,0)] D [] [1578] [] [] [((0,0),(0,1))]
DISCARD 1577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1578 [(0,0)] HALF_D_PLUS_2 [1576] [] [] [] []
IDLE 1579 [(0,0)] 7 [] [] [] [] []
INJECT_T 1580 [(1,0)] D [] [] [] [] []
MERGE 1581 [(1,0),(0,0)] D [] [1583] [] [] [((0,0),(1,0))]
DISCARD 1582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1583 [(0,0)] HALF_D_PLUS_2 [1581] [] [] [] []
IDLE 1584 [(0,0)] 173 [] [] [] [] []
INJECT_T 1585 [(0,1)] D [] [] [] [] []
MERGE 1586 [(0,1),(0,0)] D [] [1588] [] [] [((0,0),(0,1))]
DISCARD 1587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1588 [(0,0)] HALF_D_PLUS_2 [1586] [] [] [] []
IDLE 1589 [(0,0)] 81 [] [] [] [] []
INJECT_T 1590 [(1,0)] D [] [] [] [] []
MERGE 1591 [(1,0),(0,0)] D [] [1593] [] [] [((0,0),(1,0))]
DISCARD 1592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1593 [(0,0)] HALF_D_PLUS_2 [1591] [] [] [] []
IDLE 1594 [(0,0)] 11 [] [] [] [] []
INJECT_T 1595 [(0,1)] D [] [] [] [] []
MERGE 1596 [(0,1),(0,0)] D [] [1598] [] [] [((0,0),(0,1))]
DISCARD 1597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1598 [(0,0)] HALF_D_PLUS_2 [1596] [] [] [] []
IDLE 1599 [(0,0)] 95 [] [] [] [] []
INJECT_T 1600 [(1,0)] D [] [] [] [] []
MERGE 1601 [(1,0),(0,0)] D [] [1603] [] [] [((0,0),(1,0))]
DISCARD 1602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1603 [(0,0)] HALF_D_PLUS_2 [1601] [] [] [] []
IDLE 1604 [(0,0)] 76 [] [] [] [] []
INJECT_T 1605 [(0,1)] D [] [] [] [] []
MERGE 1606 [(0,1),(0,0)] D [] [1608] [] [] [((0,0),(0,1))]
DISCARD 1607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1608 [(0,0)] HALF_D_PLUS_2 [1606] [] [] [] []
IDLE 1609 [(0,0)] 86 [] [] [] [] []
INJECT_T 1610 [(1,0)] D [] [] [] [] []
MERGE 1611 [(1,0),(0,0)] D [] [1613] [] [] [((0,0),(1,0))]
DISCARD 1612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1613 [(0,0)] HALF_D_PLUS_2 [1611] [] [] [] []
IDLE 1614 [(0,0)] 86 [] [] [] [] []
INJECT_T 1615 [(0,1)] D [] [] [] [] []
MERGE 1616 [(0,1),(0,0)] D [] [1618] [] [] [((0,0),(0,1))]
DISCARD 1617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1618 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] []
IDLE 1619 [(0,0)] 63 [] [] [] [] []
INJECT_T 1620 [(1,0)] D [] [] [] [] []
MERGE 1621 [(1,0),(0,0)] D [] [1623] [] [] [((0,0),(1,0))]
DISCARD 1622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1623 [(0,0)] HALF_D_PLUS_2 [1621] [] [] [] []
IDLE 1624 [(0,0)] 98 [] [] [] [] []
INJECT_T 1625 [(0,1)] D [] [] [] [] []
MERGE 1626 [(0,1),(0,0)] D [] [1628] [] [] [((0,0),(0,1))]
DISCARD 1627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1628 [(0,0)] HALF_D_PLUS_2 [1626] [] [] [] []
IDLE 1629 [(0,0)] 98 [] [] [] [] []
INJECT_T 1630 [(1,0)] D [] [] [] [] []
MERGE 1631 [(1,0),(0,0)] D [] [1633] [] [] [((0,0),(1,0))]
DISCARD 1632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1633 [(0,0)] HALF_D_PLUS_2 [1631] [] [] [] []
IDLE 1634 [(0,0)] 196 [] [] [] [] []
INJECT_T 1635 [(0,1)] D [] [] [] [] []
MERGE 1636 [(0,1),(0,0)] D [] [1638] [] [] [((0,0),(0,1))]
DISCARD 1637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1638 [(0,0)] HALF_D_PLUS_2 [1636] [] [] [] []
IDLE 1639 [(0,0)] 139 [] [] [] [] []
INJECT_T 1640 [(1,0)] D [] [] [] [] []
MERGE 1641 [(1,0),(0,0)] D [] [1643] [] [] [((0,0),(1,0))]
DISCARD 1642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1643 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] []
IDLE 1644 [(0,0)] 155 [] [] [] [] []
INJECT_T 1645 [(0,1)] D [] [] [] [] []
MERGE 1646 [(0,1),(0,0)] D [] [1648] [] [] [((0,0),(0,1))]
DISCARD 1647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1648 [(0,0)] HALF_D_PLUS_2 [1646] [] [] [] []
IDLE 1649 [(0,0)] 1 [] [] [] [] []
INJECT_T 1650 [(1,0)] D [] [] [] [] []
MERGE 1651 [(1,0),(0,0)] D [] [1653] [] [] [((0,0),(1,0))]
DISCARD 1652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1653 [(0,0)] HALF_D_PLUS_2 [1651] [] [] [] []
IDLE 1654 [(0,0)] 62 [] [] [] [] []
INJECT_T 1655 [(0,1)] D [] [] [] [] []
MERGE 1656 [(0,1),(0,0)] D [] [1658] [] [] [((0,0),(0,1))]
DISCARD 1657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1658 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] []
IDLE 1659 [(0,0)] 197 [] [] [] [] []
INJECT_T 1660 [(1,0)] D [] [] [] [] []
MERGE 1661 [(1,0),(0,0)] D [] [1663] [] [] [((0,0),(1,0))]
DISCARD 1662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1663 [(0,0)] HALF_D_PLUS_2 [1661] [] [] [] []
IDLE 1664 [(0,0)] 54 [] [] [] [] []
INJECT_T 1665 [(0,1)] D [] [] [] [] []
MERGE 1666 [(0,1),(0,0)] D [] [1668] [] [] [((0,0),(0,1))]
DISCARD 1667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1668 [(0,0)] HALF_D_PLUS_2 [1666] [] [] [] []
IDLE 1669 [(0,0)] 102 [] [] [] [] []
INJECT_T 1670 [(1,0)] D [] [] [] [] []
MERGE 1671 [(1,0),(0,0)] D [] [1673] [] [] [((0,0),(1,0))]
DISCARD 1672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1673 [(0,0)] HALF_D_PLUS_2 [1671] [] [] [] []
IDLE 1674 [(0,0)] 173 [] [] [] [] []
INJECT_T 1675 [(0,1)] D [] [] [] [] []
MERGE 1676 [(0,1),(0,0)] D [] [1678] [] [] [((0,0),(0,1))]
DISCARD 1677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1678 [(0,0)] HALF_D_PLUS_2 [1676] [] [] [] []
IDLE 1679 [(0,0)] 128 [] [] [] [] []
INJECT_T 1680 [(1,0)] D [] [] [] [] []
MERGE 1681 [(1,0),(0,0)] D [] [1683] [] [] [((0,0),(1,0))]
DISCARD 1682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1683 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] []
IDLE 1684 [(0,0)] 177 [] [] [] [] []
INJECT_T 1685 [(0,1)] D [] [] [] [] []
MERGE 1686 [(0,1),(0,0)] D [] [1688] [] [] [((0,0),(0,1))]
DISCARD 1687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1688 [(0,0)] HALF_D_PLUS_2 [1686] [] [] [] []
IDLE 1689 [(0,0)] 33 [] [] [] [] []
INJECT_T 1690 [(1,0)] D [] [] [] [] []
MERGE 1691 [(1,0),(0,0)] D [] [1693] [] [] [((0,0),(1,0))]
DISCARD 1692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1693 [(0,0)] HALF_D_PLUS_2 [1691] [] [] [] []
IDLE 1694 [(0,0)] 102 [] [] [] [] []
INJECT_T 1695 [(0,1)] D [] [] [] [] []
MERGE 1696 [(0,1),(0,0)] D [] [1698] [] [] [((0,0),(0,1))]
DISCARD 1697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1698 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] []
IDLE 1699 [(0,0)] 127 [] [] [] [] []
INJECT_T 1700 [(1,0)] D [] [] [] [] []
MERGE 1701 [(1,0),(0,0)] D [] [1703] [] [] [((0,0),(1,0))]
DISCARD 1702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1703 [(0,0)] HALF_D_PLUS_2 [1701] [] [] [] []
IDLE 1704 [(0,0)] 69 [] [] [] [] []
INJECT_T 1705 [(0,1)] D [] [] [] [] []
MERGE 1706 [(0,1),(0,0)] D [] [1708] [] [] [((0,0),(0,1))]
DISCARD 1707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1708 [(0,0)] HALF_D_PLUS_2 [1706] [] [] [] []
IDLE 1709 [(0,0)] 115 [] [] [] [] []
INJECT_T 1710 [(1,0)] D [] [] [] [] []
MERGE 1711 [(1,0),(0,0)] D [] [1713] [] [] [((0,0),(1,0))]
DISCARD 1712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1713 [(0,0)] HALF_D_PLUS_2 [1711] [] [] [] []
IDLE 1714 [(0,0)] 199 [] [] [] [] []
INJECT_T 1715 [(0,1)] D [] [] [] [] []
MERGE 1716 [(0,1),(0,0)] D [] [1718] [] [] [((0,0),(0,1))]
DISCARD 1717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1718 [(0,0)] HALF_D_PLUS_2 [1716] [] [] [] []
IDLE 1719 [(0,0)] 148 [] [] [] [] []
INJECT_T 1720 [(1,0)] D [] [] [] [] []
MERGE 1721 [(1,0),(0,0)] D [] [1723] [] [] [((0,0),(1,0))]
DISCARD 1722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1723 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] []
IDLE 1724 [(0,0)] 63 [] [] [] [] []
INJECT_T 1725 [(0,1)] D [] [] [] [] []
MERGE 1726 [(0,1),(0,0)] D [] [1728] [] [] [((0,0),(0,1))]
DISCARD 1727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1728 [(0,0)] HALF_D_PLUS_2 [1726] [] [] [] []
IDLE 1729 [(0,0)] 12 [] [] [] [] []
INJECT_T 1730 [(1,0)] D [] [] [] [] []
MERGE 1731 [(1,0),(0,0)] D [] [1733] [] [] [((0,0),(1,0))]
DISCARD 1732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1733 [(0,0)] HALF_D_PLUS_2 [1731] [] [] [] []
IDLE 1734 [(0,0)] 36 [] [] [] [] []
INJECT_T 1735 [(0,1)] D [] [] [] [] []
MERGE 1736 [(0,1),(0,0)] D [] [1738] [] [] [((0,0),(0,1))]
DISCARD 1737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1738 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] []
IDLE 1739 [(0,0)] 54 [] [] [] [] []
INJECT_T 1740 [(1,0)] D [] [] [] [] []
MERGE 1741 [(1,0),(0,0)] D [] [1743] [] [] [((0,0),(1,0))]
DISCARD 1742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1743 [(0,0)] HALF_D_PLUS_2 [1741] [] [] [] []
IDLE 1744 [(0,0)] 176 [] [] [] [] []
INJECT_T 1745 [(0,1)] D [] [] [] [] []
MERGE 1746 [(0,1),(0,0)] D [] [1748] [] [] [((0,0),(0,1))]
DISCARD 1747 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1748 [(0,0)] HALF_D_PLUS_2 [1746] [] [] [] []
IDLE 1749 [(0,0)] 54 [] [] [] [] []
INJECT_T 1750 [(1,0)] D [] [] [] [] []
MERGE 1751 [(1,0),(0,0)] D [] [1753] [] [] [((0,0),(1,0))]
DISCARD 1752 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1753 [(0,0)] HALF_D_PLUS_2 [1751] [] [] [] []
IDLE 1754 [(0,0)] 163 [] [] [] [] []
INJECT_T 1755 [(0,1)] D [] [] [] [] []
MERGE 1756 [(0,1),(0,0)] D [] [1758] [] [] [((0,0),(0,1))]
DISCARD 1757 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1758 [(0,0)] HALF_D_PLUS_2 [1756] [] [] [] []
IDLE 1759 [(0,0)] 55 [] [] [] [] []
INJECT_T 1760 [(1,0)] D [] [] [] [] []
MERGE 1761 [(1,0),(0,0)] D [] [1763] [] [] [((0,0),(1,0))]
DISCARD 1762 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1763 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] []
IDLE 1764 [(0,0)] 134 [] [] [] [] []
INJECT_T 1765 [(0,1)] D [] [] [] [] []
MERGE 1766 [(0,1),(0,0)] D [] [1768] [] [] [((0,0),(0,1))]
DISCARD 1767 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1768 [(0,0)] HALF_D_PLUS_2 [1766] [] [] [] []
IDLE 1769 [(0,0)] 105 [] [] [] [] []
INJECT_T 1770 [(1,0)] D [] [] [] [] []
MERGE 1771 [(1,0),(0,0)] D [] [1773] [] [] [((0,0),(1,0))]
DISCARD 1772 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1773 [(0,0)] HALF_D_PLUS_2 [1771] [] [] [] []
IDLE 1774 [(0,0)] 192 [] [] [] [] []
INJECT_T 1775 [(0,1)] D [] [] [] [] []
MERGE 1776 [(0,1),(0,0)] D [] [1778] [] [] [((0,0),(0,1))]
DISCARD 1777 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1778 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] []
IDLE 1779 [(0,0)] 113 [] [] [] [] []
INJECT_T 1780 [(1,0)] D [] [] [] [] []
MERGE 1781 [(1,0),(0,0)] D [] [1783] [] [] [((0,0),(1,0))]
DISCARD 1782 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1783 [(0,0)] HALF_D_PLUS_2 [1781] [] [] [] []
IDLE 1784 [(0,0)] 186 [] [] [] [] []
INJECT_T 1785 [(0,1)] D [] [] [] [] []
MERGE 1786 [(0,1),(0,0)] D [] [1788] [] [] [((0,0),(0,1))]
DISCARD 1787 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1788 [(0,0)] HALF_D_PLUS_2 [1786] [] [] [] []
IDLE 1789 [(0,0)] 193 [] [] [] [] []
INJECT_T 1790 [(1,0)] D [] [] [] [] []
MERGE 1791 [(1,0),(0,0)] D [] [1793] [] [] [((0,0),(1,0))]
DISCARD 1792 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1793 [(0,0)] HALF_D_PLUS_2 [1791] [] [] [] []
IDLE 1794 [(0,0)] 150 [] [] [] [] []
INJECT_T 1795 [(0,1)] D [] [] [] [] []
MERGE 1796 [(0,1),(0,0)] D [] [1798] [] [] [((0,0),(0,1))]
DISCARD 1797 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1798 [(0,0)] HALF_D_PLUS_2 [1796] [] [] [] []
IDLE 1799 [(0,0)] 126 [] [] [] [] []
INJECT_T 1800 [(1,0)] D [] [] [] [] []
MERGE 1801 [(1,0),(0,0)] D [] [1803] [] [] [((0,0),(1,0))]
DISCARD 1802 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1803 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] []
IDLE 1804 [(0,0)] 173 [] [] [] [] []
INJECT_T 1805 [(0,1)] D [] [] [] [] []
MERGE 1806 [(0,1),(0,0)] D [] [1808] [] [] [((0,0),(0,1))]
DISCARD 1807 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1808 [(0,0)] HALF_D_PLUS_2 [1806] [] [] [] []
IDLE 1809 [(0,0)] 200 [] [] [] [] []
INJECT_T 1810 [(1,0)] D [] [] [] [] []
MERGE 1811 [(1,0),(0,0)] D [] [1813] [] [] [((0,0),(1,0))]
DISCARD 1812 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1813 [(0,0)] HALF_D_PLUS_2 [1811] [] [] [] []
IDLE 1814 [(0,0)] 49 [] [] [] [] []
INJECT_T 1815 [(0,1)] D [] [] [] [] []
MERGE 1816 [(0,1),(0,0)] D [] [1818] [] [] [((0,0),(0,1))]
DISCARD 1817 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1818 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] []
IDLE 1819 [(0,0)] 113 [] [] [] [] []
INJECT_T 1820 [(1,0)] D [] [] [] [] []
MERGE 1821 [(1,0),(0,0)] D [] [1823] [] [] [((0,0),(1,0))]
DISCARD 1822 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1823 [(0,0)] HALF_D_PLUS_2 [1821] [] [] [] []
IDLE 1824 [(0,0)] 28 [] [] [] [] []
INJECT_T 1825 [(0,1)] D [] [] [] [] []
MERGE 1826 [(0,1),(0,0)] D [] [1828] [] [] [((0,0),(0,1))]
DISCARD 1827 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1828 [(0,0)] HALF_D_PLUS_2 [1826] [] [] [] []
IDLE 1829 [(0,0)] 21 [] [] [] [] []
INJECT_T 1830 [(1,0)] D [] [] [] [] []
MERGE 1831 [(1,0),(0,0)] D [] [1833] [] [] [((0,0),(1,0))]
DISCARD 1832 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1833 [(0,0)] HALF_D_PLUS_2 [1831] [] [] [] []
IDLE 1834 [(0,0)] 134 [] [] [] [] []
INJECT_T 1835 [(0,1)] D [] [] [] [] []
MERGE 1836 [(0,1),(0,0)] D [] [1838] [] [] [((0,0),(0,1))]
DISCARD 1837 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1838 [(0,0)] HALF_D_PLUS_2 [1836] [] [] [] []
IDLE 1839 [(0,0)] 9 [] [] [] [] []
INJECT_T 1840 [(1,0)] D [] [] [] [] []
MERGE 1841 [(1,0),(0,0)] D [] [1843] [] [] [((0,0),(1,0))]
DISCARD 1842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1843 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] []
IDLE 1844 [(0,0)] 143 [] [] [] [] []
INJECT_T 1845 [(0,1)] D [] [] [] [] []
MERGE 1846 [(0,1),(0,0)] D [] [1848] [] [] [((0,0),(0,1))]
DISCARD 1847 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1848 [(0,0)] HALF_D_PLUS_2 [1846] [] [] [] []
IDLE 1849 [(0,0)] 164 [] [] [] [] []
INJECT_T 1850 [(1,0)] D [] [] [] [] []
MERGE 1851 [(1,0),(0,0)] D [] [1853] [] [] [((0,0),(1,0))]
DISCARD 1852 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1853 [(0,0)] HALF_D_PLUS_2 [1851] [] [] [] []
IDLE 1854 [(0,0)] 33 [] [] [] [] []
INJECT_T 1855 [(0,1)] D [] [] [] [] []
MERGE 1856 [(0,1),(0,0)] D [] [1858] [] [] [((0,0),(0,1))]
DISCARD 1857 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1858 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] []
IDLE 1859 [(0,0)] 136 [] [] [] [] []
INJECT_T 1860 [(1,0)] D [] [] [] [] []
MERGE 1861 [(1,0),(0,0)] D [] [1863] [] [] [((0,0),(1,0))]
DISCARD 1862 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1863 [(0,0)] HALF_D_PLUS_2 [1861] [] [] [] []
IDLE 1864 [(0,0)] 79 [] [] [] [] []
INJECT_T 1865 [(0,1)] D [] [] [] [] []
MERGE 1866 [(0,1),(0,0)] D [] [1868] [] [] [((0,0),(0,1))]
DISCARD 1867 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1868 [(0,0)] HALF_D_PLUS_2 [1866] [] [] [] []
IDLE 1869 [(0,0)] 179 [] [] [] [] []
INJECT_T 1870 [(1,0)] D [] [] [] [] []
MERGE 1871 [(1,0),(0,0)] D [] [1873] [] [] [((0,0),(1,0))]
DISCARD 1872 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1873 [(0,0)] HALF_D_PLUS_2 [1871] [] [] [] []
IDLE 1874 [(0,0)] 182 [] [] [] [] []
INJECT_T 1875 [(0,1)] D [] [] [] [] []
MERGE 1876 [(0,1),(0,0)] D [] [1878] [] [] [((0,0),(0,1))]
DISCARD 1877 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1878 [(0,0)] HALF_D_PLUS_2 [1876] [] [] [] []
IDLE 1879 [(0,0)] 116 [] [] [] [] []
INJECT_T 1880 [(1,0)] D [] [] [] [] []
MERGE 1881 [(1,0),(0,0)] D [] [1883] [] [] [((0,0),(1,0))]
DISCARD 1882 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1883 [(0,0)] HALF_D_PLUS_2 [1881] [] [] [] []
IDLE 1884 [(0,0)] 112 [] [] [] [] []
INJECT_T 1885 [(0,1)] D [] [] [] [] []
MERGE 1886 [(0,1),(0,0)] D [] [1888] [] [] [((0,0),(0,1))]
DISCARD 1887 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1888 [(0,0)] HALF_D_PLUS_2 [1886] [] [] [] []
IDLE 1889 [(0,0)] 142 [] [] [] [] []
INJECT_T 1890 [(1,0)] D [] [] [] [] []
MERGE 1891 [(1,0),(0,0)] D [] [1893] [] [] [((0,0),(1,0))]
DISCARD 1892 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1893 [(0,0)] HALF_D_PLUS_2 [1891] [] [] [] []
IDLE 1894 [(0,0)] 116 [] [] [] [] []
INJECT_T 1895 [(0,1)] D [] [] [] [] []
MERGE 1896 [(0,1),(0,0)] D [] [1898] [] [] [((0,0),(0,1))]
DISCARD 1897 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1898 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] []
IDLE 1899 [(0,0)] 149 [] [] [] [] []
INJECT_T 1900 [(1,0)] D [] [] [] [] []
MERGE 1901 [(1,0),(0,0)] D [] [1903] [] [] [((0,0),(1,0))]
DISCARD 1902 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1903 [(0,0)] HALF_D_PLUS_2 [1901] [] [] [] []
IDLE 1904 [(0,0)] 39 [] [] [] [] []
INJECT_T 1905 [(0,1)] D [] [] [] [] []
MERGE 1906 [(0,1),(0,0)] D [] [1908] [] [] [((0,0),(0,1))]
DISCARD 1907 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1908 [(0,0)] HALF_D_PLUS_2 [1906] [] [] [] []
IDLE 1909 [(0,0)] 157 [] [] [] [] []
INJECT_T 1910 [(1,0)] D [] [] [] [] []
MERGE 1911 [(1,0),(0,0)] D [] [1913] [] [] [((0,0),(1,0))]
DISCARD 1912 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1913 [(0,0)] HALF_D_PLUS_2 [1911] [] [] [] []
IDLE 1914 [(0,0)] 105 [] [] [] [] []
INJECT_T 1915 [(0,1)] D [] [] [] [] []
MERGE 1916 [(0,1),(0,0)] D [] [1918] [] [] [((0,0),(0,1))]
DISCARD 1917 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1918 [(0,0)] HALF_D_PLUS_2 [1916] [] [] [] []
IDLE 1919 [(0,0)] 151 [] [] [] [] []
INJECT_T 1920 [(1,0)] D [] [] [] [] []
MERGE 1921 [(1,0),(0,0)] D [] [1923] [] [] [((0,0),(1,0))]
DISCARD 1922 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1923 [(0,0)] HALF_D_PLUS_2 [1921] [] [] [] []
IDLE 1924 [(0,0)] 105 [] [] [] [] []
INJECT_T 1925 [(0,1)] D [] [] [] [] []
MERGE 1926 [(0,1),(0,0)] D [] [1928] [] [] [((0,0),(0,1))]
DISCARD 1927 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1928 [(0,0)] HALF_D_PLUS_2 [1926] [] [] [] []
IDLE 1929 [(0,0)] 61 [] [] [] [] []
INJECT_T 1930 [(1,0)] D [] [] [] [] []
MERGE 1931 [(1,0),(0,0)] D [] [1933] [] [] [((0,0),(1,0))]
DISCARD 1932 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1933 [(0,0)] HALF_D_PLUS_2 [1931] [] [] [] []
IDLE 1934 [(0,0)] 17 [] [] [] [] []
INJECT_T 1935 [(0,1)] D [] [] [] [] []
MERGE 1936 [(0,1),(0,0)] D [] [1938] [] [] [((0,0),(0,1))]
DISCARD 1937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1938 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] []
IDLE 1939 [(0,0)] 105 [] [] [] [] []
INJECT_T 1940 [(1,0)] D [] [] [] [] []
MERGE 1941 [(1,0),(0,0)] D [] [1943] [] [] [((0,0),(1,0))]
DISCARD 1942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1943 [(0,0)] HALF_D_PLUS_2 [1941] [] [] [] []
IDLE 1944 [(0,0)] 197 [] [] [] [] []
INJECT_T 1945 [(0,1)] D [] [] [] [] []
MERGE 1946 [(0,1),(0,0)] D [] [1948] [] [] [((0,0),(0,1))]
DISCARD 1947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1948 [(0,0)] HALF_D_PLUS_2 [1946] [] [] [] []
IDLE 1949 [(0,0)] 7 [] [] [] [] []
INJECT_T 1950 [(1,0)] D [] [] [] [] []
MERGE 1951 [(1,0),(0,0)] D [] [1953] [] [] [((0,0),(1,0))]
DISCARD 1952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1953 [(0,0)] HALF_D_PLUS_2 [1951] [] [] [] []
IDLE 1954 [(0,0)] 114 [] [] [] [] []
INJECT_T 1955 [(0,1)] D [] [] [] [] []
MERGE 1956 [(0,1),(0,0)] D [] [1958] [] [] [((0,0),(0,1))]
DISCARD 1957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1958 [(0,0)] HALF_D_PLUS_2 [1956] [] [] [] []
IDLE 1959 [(0,0)] 89 [] [] [] [] []
INJECT_T 1960 [(1,0)] D [] [] [] [] []
MERGE 1961 [(1,0),(0,0)] D [] [1963] [] [] [((0,0),(1,0))]
DISCARD 1962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1963 [(0,0)] HALF_D_PLUS_2 [1961] [] [] [] []
IDLE 1964 [(0,0)] 1 [] [] [] [] []
INJECT_T 1965 [(0,1)] D [] [] [] [] []
MERGE 1966 [(0,1),(0,0)] D [] [1968] [] [] [((0,0),(0,1))]
DISCARD 1967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1968 [(0,0)] HALF_D_PLUS_2 [1966] [] [] [] []
IDLE 1969 [(0,0)] 109 [] [] [] [] []
INJECT_T 1970 [(1,0)] D [] [] [] [] []
MERGE 1971 [(1,0),(0,0)] D [] [1973] [] [] [((0,0),(1,0))]
DISCARD 1972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1973 [(0,0)] HALF_D_PLUS_2 [1971] [] [] [] []
IDLE 1974 [(0,0)] 155 [] [] [] [] []
INJECT_T 1975 [(0,1)] D [] [] [] [] []
MERGE 1976 [(0,1),(0,0)] D [] [1978] [] [] [((0,0),(0,1))]
DISCARD 1977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1978 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] []
IDLE 1979 [(0,0)] 149 [] [] [] [] []
INJECT_T 1980 [(1,0)] D [] [] [] [] []
MERGE 1981 [(1,0),(0,0)] D [] [1983] [] [] [((0,0),(1,0))]
DISCARD 1982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1983 [(0,0)] HALF_D_PLUS_2 [1981] [] [] [] []
IDLE 1984 [(0,0)] 196 [] [] [] [] []
INJECT_T 1985 [(0,1)] D [] [] [] [] []
MERGE 1986 [(0,1),(0,0)] D [] [1988] [] [] [((0,0),(0,1))]
DISCARD 1987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1988 [(0,0)] HALF_D_PLUS_2 [1986] [] [] [] []
IDLE 1989 [(0,0)] 106 [] [] [] [] []
INJECT_T 1990 [(1,0)] D [] [] [] [] []
MERGE 1991 [(1,0),(0,0)] D [] [1993] [] [] [((0,0),(1,0))]
DISCARD 1992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 1993 [(0,0)] HALF_D_PLUS_2 [1991] [] [] [] []
IDLE 1994 [(0,0)] 118 [] [] [] [] []
INJECT_T 1995 [(0,1)] D [] [] [] [] []
MERGE 1996 [(0,1),(0,0)] D [] [1998] [] [] [((0,0),(0,1))]
DISCARD 1997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 1998 [(0,0)] HALF_D_PLUS_2 [1996] [] [] [] []
IDLE 1999 [(0,0)] 194 [] [] [] [] []
INJECT_T 2000 [(1,0)] D [] [] [] [] []
MERGE 2001 [(1,0),(0,0)] D [] [2003] [] [] [((0,0),(1,0))]
DISCARD 2002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2003 [(0,0)] HALF_D_PLUS_2 [2001] [] [] [] []
IDLE 2004 [(0,0)] 64 [] [] [] [] []
INJECT_T 2005 [(0,1)] D [] [] [] [] []
MERGE 2006 [(0,1),(0,0)] D [] [2008] [] [] [((0,0),(0,1))]
DISCARD 2007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2008 [(0,0)] HALF_D_PLUS_2 [2006] [] [] [] []
IDLE 2009 [(0,0)] 160 [] [] [] [] []
INJECT_T 2010 [(1,0)] D [] [] [] [] []
MERGE 2011 [(1,0),(0,0)] D [] [2013] [] [] [((0,0),(1,0))]
DISCARD 2012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2013 [(0,0)] HALF_D_PLUS_2 [2011] [] [] [] []
IDLE 2014 [(0,0)] 37 [] [] [] [] []
INJECT_T 2015 [(0,1)] D [] [] [] [] []
MERGE 2016 [(0,1),(0,0)] D [] [2018] [] [] [((0,0),(0,1))]
DISCARD 2017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2018 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] []
IDLE 2019 [(0,0)] 72 [] [] [] [] []
INJECT_T 2020 [(1,0)] D [] [] [] [] []
MERGE 2021 [(1,0),(0,0)] D [] [2023] [] [] [((0,0),(1,0))]
DISCARD 2022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2023 [(0,0)] HALF_D_PLUS_2 [2021] [] [] [] []
IDLE 2024 [(0,0)] 135 [] [] [] [] []
INJECT_T 2025 [(0,1)] D [] [] [] [] []
MERGE 2026 [(0,1),(0,0)] D [] [2028] [] [] [((0,0),(0,1))]
DISCARD 2027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2028 [(0,0)] HALF_D_PLUS_2 [2026] [] [] [] []
IDLE 2029 [(0,0)] 116 [] [] [] [] []
INJECT_T 2030 [(1,0)] D [] [] [] [] []
MERGE 2031 [(1,0),(0,0)] D [] [2033] [] [] [((0,0),(1,0))]
DISCARD 2032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2033 [(0,0)] HALF_D_PLUS_2 [2031] [] [] [] []
IDLE 2034 [(0,0)] 39 [] [] [] [] []
INJECT_T 2035 [(0,1)] D [] [] [] [] []
MERGE 2036 [(0,1),(0,0)] D [] [2038] [] [] [((0,0),(0,1))]
DISCARD 2037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2038 [(0,0)] HALF_D_PLUS_2 [2036] [] [] [] []
IDLE 2039 [(0,0)] 132 [] [] [] [] []
INJECT_T 2040 [(1,0)] D [] [] [] [] []
MERGE 2041 [(1,0),(0,0)] D [] [2043] [] [] [((0,0),(1,0))]
DISCARD 2042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2043 [(0,0)] HALF_D_PLUS_2 [2041] [] [] [] []
IDLE 2044 [(0,0)] 116 [] [] [] [] []
INJECT_T 2045 [(0,1)] D [] [] [] [] []
MERGE 2046 [(0,1),(0,0)] D [] [2048] [] [] [((0,0),(0,1))]
DISCARD 2047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2048 [(0,0)] HALF_D_PLUS_2 [2046] [] [] [] []
IDLE 2049 [(0,0)] 185 [] [] [] [] []
INJECT_T 2050 [(1,0)] D [] [] [] [] []
MERGE 2051 [(1,0),(0,0)] D [] [2053] [] [] [((0,0),(1,0))]
DISCARD 2052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2053 [(0,0)] HALF_D_PLUS_2 [2051] [] [] [] []
IDLE 2054 [(0,0)] 121 [] [] [] [] []
INJECT_T 2055 [(0,1)] D [] [] [] [] []
MERGE 2056 [(0,1),(0,0)] D [] [2058] [] [] [((0,0),(0,1))]
DISCARD 2057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2058 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] []
IDLE 2059 [(0,0)] 177 [] [] [] [] []
INJECT_T 2060 [(1,0)] D [] [] [] [] []
MERGE 2061 [(1,0),(0,0)] D [] [2063] [] [] [((0,0),(1,0))]
DISCARD 2062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2063 [(0,0)] HALF_D_PLUS_2 [2061] [] [] [] []
IDLE 2064 [(0,0)] 193 [] [] [] [] []
INJECT_T 2065 [(0,1)] D [] [] [] [] []
MERGE 2066 [(0,1),(0,0)] D [] [2068] [] [] [((0,0),(0,1))]
DISCARD 2067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2068 [(0,0)] HALF_D_PLUS_2 [2066] [] [] [] []
IDLE 2069 [(0,0)] 17 [] [] [] [] []
INJECT_T 2070 [(1,0)] D [] [] [] [] []
MERGE 2071 [(1,0),(0,0)] D [] [2073] [] [] [((0,0),(1,0))]
DISCARD 2072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2073 [(0,0)] HALF_D_PLUS_2 [2071] [] [] [] []
IDLE 2074 [(0,0)] 14 [] [] [] [] []
INJECT_T 2075 [(0,1)] D [] [] [] [] []
MERGE 2076 [(0,1),(0,0)] D [] [2078] [] [] [((0,0),(0,1))]
DISCARD 2077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2078 [(0,0)] HALF_D_PLUS_2 [2076] [] [] [] []
IDLE 2079 [(0,0)] 101 [] [] [] [] []
INJECT_T 2080 [(1,0)] D [] [] [] [] []
MERGE 2081 [(1,0),(0,0)] D [] [2083] [] [] [((0,0),(1,0))]
DISCARD 2082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2083 [(0,0)] HALF_D_PLUS_2 [2081] [] [] [] []
IDLE 2084 [(0,0)] 100 [] [] [] [] []
INJECT_T 2085 [(0,1)] D [] [] [] [] []
MERGE 2086 [(0,1),(0,0)] D [] [2088] [] [] [((0,0),(0,1))]
DISCARD 2087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2088 [(0,0)] HALF_D_PLUS_2 [2086] [] [] [] []
IDLE 2089 [(0,0)] 111 [] [] [] [] []
INJECT_T 2090 [(1,0)] D [] [] [] [] []
MERGE 2091 [(1,0),(0,0)] D [] [2093] [] [] [((0,0),(1,0))]
DISCARD 2092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2093 [(0,0)] HALF_D_PLUS_2 [2091] [] [] [] []
IDLE 2094 [(0,0)] 149 [] [] [] [] []
INJECT_T 2095 [(0,1)] D [] [] [] [] []
MERGE 2096 [(0,1),(0,0)] D [] [2098] [] [] [((0,0),(0,1))]
DISCARD 2097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2098 [(0,0)] HALF_D_PLUS_2 [2096] [] [] [] []
IDLE 2099 [(0,0)] 63 [] [] [] [] []
INJECT_T 2100 [(1,0)] D [] [] [] [] []
MERGE 2101 [(1,0),(0,0)] D [] [2103] [] [] [((0,0),(1,0))]
DISCARD 2102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2103 [(0,0)] HALF_D_PLUS_2 [2101] [] [] [] []
IDLE 2104 [(0,0)] 35 [] [] [] [] []
INJECT_T 2105 [(0,1)] D [] [] [] [] []
MERGE 2106 [(0,1),(0,0)] D [] [2108] [] [] [((0,0),(0,1))]
DISCARD 2107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2108 [(0,0)] HALF_D_PLUS_2 [2106] [] [] [] []
IDLE 2109 [(0,0)] 136 [] [] [] [] []
INJECT_T 2110 [(1,0)] D [] [] [] [] []
MERGE 2111 [(1,0),(0,0)] D [] [2113] [] [] [((0,0),(1,0))]
DISCARD 2112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2113 [(0,0)] HALF_D_PLUS_2 [2111] [] [] [] []
IDLE 2114 [(0,0)] 78 [] [] [] [] []
INJECT_T 2115 [(0,1)] D [] [] [] [] []
MERGE 2116 [(0,1),(0,0)] D [] [2118] [] [] [((0,0),(0,1))]
DISCARD 2117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2118 [(0,0)] HALF_D_PLUS_2 [2116] [] [] [] []
IDLE 2119 [(0,0)] 186 [] [] [] [] []
INJECT_T 2120 [(1,0)] D [] [] [] [] []
MERGE 2121 [(1,0),(0,0)] D [] [2123] [] [] [((0,0),(1,0))]
DISCARD 2122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2123 [(0,0)] HALF_D_PLUS_2 [2121] [] [] [] []
IDLE 2124 [(0,0)] 12 [] [] [] [] []
INJECT_T 2125 [(0,1)] D [] [] [] [] []
MERGE 2126 [(0,1),(0,0)] D [] [2128] [] [] [((0,0),(0,1))]
DISCARD 2127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2128 [(0,0)] HALF_D_PLUS_2 [2126] [] [] [] []
IDLE 2129 [(0,0)] 142 [] [] [] [] []
INJECT_T 2130 [(1,0)] D [] [] [] [] []
MERGE 2131 [(1,0),(0,0)] D [] [2133] [] [] [((0,0),(1,0))]
DISCARD 2132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2133 [(0,0)] HALF_D_PLUS_2 [2131] [] [] [] []
IDLE 2134 [(0,0)] 145 [] [] [] [] []
INJECT_T 2135 [(0,1)] D [] [] [] [] []
MERGE 2136 [(0,1),(0,0)] D [] [2138] [] [] [((0,0),(0,1))]
DISCARD 2137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2138 [(0,0)] HALF_D_PLUS_2 [2136] [] [] [] []
IDLE 2139 [(0,0)] 54 [] [] [] [] []
INJECT_T 2140 [(1,0)] D [] [] [] [] []
MERGE 2141 [(1,0),(0,0)] D [] [2143] [] [] [((0,0),(1,0))]
DISCARD 2142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2143 [(0,0)] HALF_D_PLUS_2 [2141] [] [] [] []
IDLE 2144 [(0,0)] 17 [] [] [] [] []
INJECT_T 2145 [(0,1)] D [] [] [] [] []
MERGE 2146 [(0,1),(0,0)] D [] [2148] [] [] [((0,0),(0,1))]
DISCARD 2147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2148 [(0,0)] HALF_D_PLUS_2 [2146] [] [] [] []
IDLE 2149 [(0,0)] 63 [] [] [] [] []
INJECT_T 2150 [(1,0)] D [] [] [] [] []
MERGE 2151 [(1,0),(0,0)] D [] [2153] [] [] [((0,0),(1,0))]
DISCARD 2152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2153 [(0,0)] HALF_D_PLUS_2 [2151] [] [] [] []
IDLE 2154 [(0,0)] 79 [] [] [] [] []
INJECT_T 2155 [(0,1)] D [] [] [] [] []
MERGE 2156 [(0,1),(0,0)] D [] [2158] [] [] [((0,0),(0,1))]
DISCARD 2157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2158 [(0,0)] HALF_D_PLUS_2 [2156] [] [] [] []
IDLE 2159 [(0,0)] 196 [] [] [] [] []
INJECT_T 2160 [(1,0)] D [] [] [] [] []
MERGE 2161 [(1,0),(0,0)] D [] [2163] [] [] [((0,0),(1,0))]
DISCARD 2162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2163 [(0,0)] HALF_D_PLUS_2 [2161] [] [] [] []
IDLE 2164 [(0,0)] 175 [] [] [] [] []
INJECT_T 2165 [(0,1)] D [] [] [] [] []
MERGE 2166 [(0,1),(0,0)] D [] [2168] [] [] [((0,0),(0,1))]
DISCARD 2167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2168 [(0,0)] HALF_D_PLUS_2 [2166] [] [] [] []
IDLE 2169 [(0,0)] 46 [] [] [] [] []
INJECT_T 2170 [(1,0)] D [] [] [] [] []
MERGE 2171 [(1,0),(0,0)] D [] [2173] [] [] [((0,0),(1,0))]
DISCARD 2172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2173 [(0,0)] HALF_D_PLUS_2 [2171] [] [] [] []
IDLE 2174 [(0,0)] 94 [] [] [] [] []
INJECT_T 2175 [(0,1)] D [] [] [] [] []
MERGE 2176 [(0,1),(0,0)] D [] [2178] [] [] [((0,0),(0,1))]
DISCARD 2177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2178 [(0,0)] HALF_D_PLUS_2 [2176] [] [] [] []
IDLE 2179 [(0,0)] 120 [] [] [] [] []
INJECT_T 2180 [(1,0)] D [] [] [] [] []
MERGE 2181 [(1,0),(0,0)] D [] [2183] [] [] [((0,0),(1,0))]
DISCARD 2182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2183 [(0,0)] HALF_D_PLUS_2 [2181] [] [] [] []
IDLE 2184 [(0,0)] 183 [] [] [] [] []
INJECT_T 2185 [(0,1)] D [] [] [] [] []
MERGE 2186 [(0,1),(0,0)] D [] [2188] [] [] [((0,0),(0,1))]
DISCARD 2187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2188 [(0,0)] HALF_D_PLUS_2 [2186] [] [] [] []
IDLE 2189 [(0,0)] 27 [] [] [] [] []
INJECT_T 2190 [(1,0)] D [] [] [] [] []
MERGE 2191 [(1,0),(0,0)] D [] [2193] [] [] [((0,0),(1,0))]
DISCARD 2192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2193 [(0,0)] HALF_D_PLUS_2 [2191] [] [] [] []
IDLE 2194 [(0,0)] 153 [] [] [] [] []
INJECT_T 2195 [(0,1)] D [] [] [] [] []
MERGE 2196 [(0,1),(0,0)] D [] [2198] [] [] [((0,0),(0,1))]
DISCARD 2197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2198 [(0,0)] HALF_D_PLUS_2 [2196] [] [] [] []
IDLE 2199 [(0,0)] 185 [] [] [] [] []
INJECT_T 2200 [(1,0)] D [] [] [] [] []
MERGE 2201 [(1,0),(0,0)] D [] [2203] [] [] [((0,0),(1,0))]
DISCARD 2202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2203 [(0,0)] HALF_D_PLUS_2 [2201] [] [] [] []
IDLE 2204 [(0,0)] 183 [] [] [] [] []
INJECT_T 2205 [(0,1)] D [] [] [] [] []
MERGE 2206 [(0,1),(0,0)] D [] [2208] [] [] [((0,0),(0,1))]
DISCARD 2207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2208 [(0,0)] HALF_D_PLUS_2 [2206] [] [] [] []
IDLE 2209 [(0,0)] 55 [] [] [] [] []
INJECT_T 2210 [(1,0)] D [] [] [] [] []
MERGE 2211 [(1,0),(0,0)] D [] [2213] [] [] [((0,0),(1,0))]
DISCARD 2212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2213 [(0,0)] HALF_D_PLUS_2 [2211] [] [] [] []
IDLE 2214 [(0,0)] 25 [] [] [] [] []
INJECT_T 2215 [(0,1)] D [] [] [] [] []
MERGE 2216 [(0,1),(0,0)] D [] [2218] [] [] [((0,0),(0,1))]
DISCARD 2217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2218 [(0,0)] HALF_D_PLUS_2 [2216] [] [] [] []
IDLE 2219 [(0,0)] 119 [] [] [] [] []
INJECT_T 2220 [(1,0)] D [] [] [] [] []
MERGE 2221 [(1,0),(0,0)] D [] [2223] [] [] [((0,0),(1,0))]
DISCARD 2222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2223 [(0,0)] HALF_D_PLUS_2 [2221] [] [] [] []
IDLE 2224 [(0,0)] 14 [] [] [] [] []
INJECT_T 2225 [(0,1)] D [] [] [] [] []
MERGE 2226 [(0,1),(0,0)] D [] [2228] [] [] [((0,0),(0,1))]
DISCARD 2227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2228 [(0,0)] HALF_D_PLUS_2 [2226] [] [] [] []
IDLE 2229 [(0,0)] 26 [] [] [] [] []
INJECT_T 2230 [(1,0)] D [] [] [] [] []
MERGE 2231 [(1,0),(0,0)] D [] [2233] [] [] [((0,0),(1,0))]
DISCARD 2232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2233 [(0,0)] HALF_D_PLUS_2 [2231] [] [] [] []
IDLE 2234 [(0,0)] 14 [] [] [] [] []
INJECT_T 2235 [(0,1)] D [] [] [] [] []
MERGE 2236 [(0,1),(0,0)] D [] [2238] [] [] [((0,0),(0,1))]
DISCARD 2237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2238 [(0,0)] HALF_D_PLUS_2 [2236] [] [] [] []
IDLE 2239 [(0,0)] 42 [] [] [] [] []
INJECT_T 2240 [(1,0)] D [] [] [] [] []
MERGE 2241 [(1,0),(0,0)] D [] [2243] [] [] [((0,0),(1,0))]
DISCARD 2242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2243 [(0,0)] HALF_D_PLUS_2 [2241] [] [] [] []
IDLE 2244 [(0,0)] 174 [] [] [] [] []
INJECT_T 2245 [(0,1)] D [] [] [] [] []
MERGE 2246 [(0,1),(0,0)] D [] [2248] [] [] [((0,0),(0,1))]
DISCARD 2247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2248 [(0,0)] HALF_D_PLUS_2 [2246] [] [] [] []
IDLE 2249 [(0,0)] 135 [] [] [] [] []
INJECT_T 2250 [(1,0)] D [] [] [] [] []
MERGE 2251 [(1,0),(0,0)] D [] [2253] [] [] [((0,0),(1,0))]
DISCARD 2252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2253 [(0,0)] HALF_D_PLUS_2 [2251] [] [] [] []
IDLE 2254 [(0,0)] 127 [] [] [] [] []
INJECT_T 2255 [(0,1)] D [] [] [] [] []
MERGE 2256 [(0,1),(0,0)] D [] [2258] [] [] [((0,0),(0,1))]
DISCARD 2257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2258 [(0,0)] HALF_D_PLUS_2 [2256] [] [] [] []
IDLE 2259 [(0,0)] 198 [] [] [] [] []
INJECT_T 2260 [(1,0)] D [] [] [] [] []
MERGE 2261 [(1,0),(0,0)] D [] [2263] [] [] [((0,0),(1,0))]
DISCARD 2262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2263 [(0,0)] HALF_D_PLUS_2 [2261] [] [] [] []
IDLE 2264 [(0,0)] 99 [] [] [] [] []
INJECT_T 2265 [(0,1)] D [] [] [] [] []
MERGE 2266 [(0,1),(0,0)] D [] [2268] [] [] [((0,0),(0,1))]
DISCARD 2267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2268 [(0,0)] HALF_D_PLUS_2 [2266] [] [] [] []
IDLE 2269 [(0,0)] 8 [] [] [] [] []
INJECT_T 2270 [(1,0)] D [] [] [] [] []
MERGE 2271 [(1,0),(0,0)] D [] [2273] [] [] [((0,0),(1,0))]
DISCARD 2272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2273 [(0,0)] HALF_D_PLUS_2 [2271] [] [] [] []
IDLE 2274 [(0,0)] 32 [] [] [] [] []
INJECT_T 2275 [(0,1)] D [] [] [] [] []
MERGE 2276 [(0,1),(0,0)] D [] [2278] [] [] [((0,0),(0,1))]
DISCARD 2277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2278 [(0,0)] HALF_D_PLUS_2 [2276] [] [] [] []
IDLE 2279 [(0,0)] 52 [] [] [] [] []
INJECT_T 2280 [(1,0)] D [] [] [] [] []
MERGE 2281 [(1,0),(0,0)] D [] [2283] [] [] [((0,0),(1,0))]
DISCARD 2282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2283 [(0,0)] HALF_D_PLUS_2 [2281] [] [] [] []
IDLE 2284 [(0,0)] 135 [] [] [] [] []
INJECT_T 2285 [(0,1)] D [] [] [] [] []
MERGE 2286 [(0,1),(0,0)] D [] [2288] [] [] [((0,0),(0,1))]
DISCARD 2287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2288 [(0,0)] HALF_D_PLUS_2 [2286] [] [] [] []
IDLE 2289 [(0,0)] 71 [] [] [] [] []
INJECT_T 2290 [(1,0)] D [] [] [] [] []
MERGE 2291 [(1,0),(0,0)] D [] [2293] [] [] [((0,0),(1,0))]
DISCARD 2292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2293 [(0,0)] HALF_D_PLUS_2 [2291] [] [] [] []
IDLE 2294 [(0,0)] 63 [] [] [] [] []
INJECT_T 2295 [(0,1)] D [] [] [] [] []
MERGE 2296 [(0,1),(0,0)] D [] [2298] [] [] [((0,0),(0,1))]
DISCARD 2297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2298 [(0,0)] HALF_D_PLUS_2 [2296] [] [] [] []
IDLE 2299 [(0,0)] 22 [] [] [] [] []
INJECT_T 2300 [(1,0)] D [] [] [] [] []
MERGE 2301 [(1,0),(0,0)] D [] [2303] [] [] [((0,0),(1,0))]
DISCARD 2302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2303 [(0,0)] HALF_D_PLUS_2 [2301] [] [] [] []
IDLE 2304 [(0,0)] 142 [] [] [] [] []
INJECT_T 2305 [(0,1)] D [] [] [] [] []
MERGE 2306 [(0,1),(0,0)] D [] [2308] [] [] [((0,0),(0,1))]
DISCARD 2307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2308 [(0,0)] HALF_D_PLUS_2 [2306] [] [] [] []
IDLE 2309 [(0,0)] 4 [] [] [] [] []
INJECT_T 2310 [(1,0)] D [] [] [] [] []
MERGE 2311 [(1,0),(0,0)] D [] [2313] [] [] [((0,0),(1,0))]
DISCARD 2312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2313 [(0,0)] HALF_D_PLUS_2 [2311] [] [] [] []
IDLE 2314 [(0,0)] 92 [] [] [] [] []
INJECT_T 2315 [(0,1)] D [] [] [] [] []
MERGE 2316 [(0,1),(0,0)] D [] [2318] [] [] [((0,0),(0,1))]
DISCARD 2317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2318 [(0,0)] HALF_D_PLUS_2 [2316] [] [] [] []
IDLE 2319 [(0,0)] 149 [] [] [] [] []
INJECT_T 2320 [(1,0)] D [] [] [] [] []
MERGE 2321 [(1,0),(0,0)] D [] [2323] [] [] [((0,0),(1,0))]
DISCARD 2322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2323 [(0,0)] HALF_D_PLUS_2 [2321] [] [] [] []
IDLE 2324 [(0,0)] 102 [] [] [] [] []
INJECT_T 2325 [(0,1)] D [] [] [] [] []
MERGE 2326 [(0,1),(0,0)] D [] [2328] [] [] [((0,0),(0,1))]
DISCARD 2327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2328 [(0,0)] HALF_D_PLUS_2 [2326] [] [] [] []
IDLE 2329 [(0,0)] 138 [] [] [] [] []
INJECT_T 2330 [(1,0)] D [] [] [] [] []
MERGE 2331 [(1,0),(0,0)] D [] [2333] [] [] [((0,0),(1,0))]
DISCARD 2332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2333 [(0,0)] HALF_D_PLUS_2 [2331] [] [] [] []
IDLE 2334 [(0,0)] 158 [] [] [] [] []
INJECT_T 2335 [(0,1)] D [] [] [] [] []
MERGE 2336 [(0,1),(0,0)] D [] [2338] [] [] [((0,0),(0,1))]
DISCARD 2337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2338 [(0,0)] HALF_D_PLUS_2 [2336] [] [] [] []
IDLE 2339 [(0,0)] 45 [] [] [] [] []
INJECT_T 2340 [(1,0)] D [] [] [] [] []
MERGE 2341 [(1,0),(0,0)] D [] [2343] [] [] [((0,0),(1,0))]
DISCARD 2342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2343 [(0,0)] HALF_D_PLUS_2 [2341] [] [] [] []
IDLE 2344 [(0,0)] 18 [] [] [] [] []
INJECT_T 2345 [(0,1)] D [] [] [] [] []
MERGE 2346 [(0,1),(0,0)] D [] [2348] [] [] [((0,0),(0,1))]
DISCARD 2347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2348 [(0,0)] HALF_D_PLUS_2 [2346] [] [] [] []
IDLE 2349 [(0,0)] 11 [] [] [] [] []
INJECT_T 2350 [(1,0)] D [] [] [] [] []
MERGE 2351 [(1,0),(0,0)] D [] [2353] [] [] [((0,0),(1,0))]
DISCARD 2352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2353 [(0,0)] HALF_D_PLUS_2 [2351] [] [] [] []
IDLE 2354 [(0,0)] 116 [] [] [] [] []
INJECT_T 2355 [(0,1)] D [] [] [] [] []
MERGE 2356 [(0,1),(0,0)] D [] [2358] [] [] [((0,0),(0,1))]
DISCARD 2357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2358 [(0,0)] HALF_D_PLUS_2 [2356] [] [] [] []
IDLE 2359 [(0,0)] 53 [] [] [] [] []
INJECT_T 2360 [(1,0)] D [] [] [] [] []
MERGE 2361 [(1,0),(0,0)] D [] [2363] [] [] [((0,0),(1,0))]
DISCARD 2362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2363 [(0,0)] HALF_D_PLUS_2 [2361] [] [] [] []
IDLE 2364 [(0,0)] 39 [] [] [] [] []
INJECT_T 2365 [(0,1)] D [] [] [] [] []
MERGE 2366 [(0,1),(0,0)] D [] [2368] [] [] [((0,0),(0,1))]
DISCARD 2367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2368 [(0,0)] HALF_D_PLUS_2 [2366] [] [] [] []
IDLE 2369 [(0,0)] 147 [] [] [] [] []
INJECT_T 2370 [(1,0)] D [] [] [] [] []
MERGE 2371 [(1,0),(0,0)] D [] [2373] [] [] [((0,0),(1,0))]
DISCARD 2372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2373 [(0,0)] HALF_D_PLUS_2 [2371] [] [] [] []
IDLE 2374 [(0,0)] 162 [] [] [] [] []
INJECT_T 2375 [(0,1)] D [] [] [] [] []
MERGE 2376 [(0,1),(0,0)] D [] [2378] [] [] [((0,0),(0,1))]
DISCARD 2377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2378 [(0,0)] HALF_D_PLUS_2 [2376] [] [] [] []
IDLE 2379 [(0,0)] 191 [] [] [] [] []
INJECT_T 2380 [(1,0)] D [] [] [] [] []
MERGE 2381 [(1,0),(0,0)] D [] [2383] [] [] [((0,0),(1,0))]
DISCARD 2382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2383 [(0,0)] HALF_D_PLUS_2 [2381] [] [] [] []
IDLE 2384 [(0,0)] 98 [] [] [] [] []
INJECT_T 2385 [(0,1)] D [] [] [] [] []
MERGE 2386 [(0,1),(0,0)] D [] [2388] [] [] [((0,0),(0,1))]
DISCARD 2387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2388 [(0,0)] HALF_D_PLUS_2 [2386] [] [] [] []
IDLE 2389 [(0,0)] 105 [] [] [] [] []
INJECT_T 2390 [(1,0)] D [] [] [] [] []
MERGE 2391 [(1,0),(0,0)] D [] [2393] [] [] [((0,0),(1,0))]
DISCARD 2392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2393 [(0,0)] HALF_D_PLUS_2 [2391] [] [] [] []
IDLE 2394 [(0,0)] 198 [] [] [] [] []
INJECT_T 2395 [(0,1)] D [] [] [] [] []
MERGE 2396 [(0,1),(0,0)] D [] [2398] [] [] [((0,0),(0,1))]
DISCARD 2397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2398 [(0,0)] HALF_D_PLUS_2 [2396] [] [] [] []
IDLE 2399 [(0,0)] 101 [] [] [] [] []
INJECT_T 2400 [(1,0)] D [] [] [] [] []
MERGE 2401 [(1,0),(0,0)] D [] [2403] [] [] [((0,0),(1,0))]
DISCARD 2402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2403 [(0,0)] HALF_D_PLUS_2 [2401] [] [] [] []
IDLE 2404 [(0,0)] 36 [] [] [] [] []
INJECT_T 2405 [(0,1)] D [] [] [] [] []
MERGE 2406 [(0,1),(0,0)] D [] [2408] [] [] [((0,0),(0,1))]
DISCARD 2407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2408 [(0,0)] HALF_D_PLUS_2 [2406] [] [] [] []
IDLE 2409 [(0,0)] 51 [] [] [] [] []
INJECT_T 2410 [(1,0)] D [] [] [] [] []
MERGE 2411 [(1,0),(0,0)] D [] [2413] [] [] [((0,0),(1,0))]
DISCARD 2412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2413 [(0,0)] HALF_D_PLUS_2 [2411] [] [] [] []
IDLE 2414 [(0,0)] 193 [] [] [] [] []
INJECT_T 2415 [(0,1)] D [] [] [] [] []
MERGE 2416 [(0,1),(0,0)] D [] [2418] [] [] [((0,0),(0,1))]
DISCARD 2417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2418 [(0,0)] HALF_D_PLUS_2 [2416] [] [] [] []
IDLE 2419 [(0,0)] 8 [] [] [] [] []
INJECT_T 2420 [(1,0)] D [] [] [] [] []
MERGE 2421 [(1,0),(0,0)] D [] [2423] [] [] [((0,0),(1,0))]
DISCARD 2422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2423 [(0,0)] HALF_D_PLUS_2 [2421] [] [] [] []
IDLE 2424 [(0,0)] 160 [] [] [] [] []
INJECT_T 2425 [(0,1)] D [] [] [] [] []
MERGE 2426 [(0,1),(0,0)] D [] [2428] [] [] [((0,0),(0,1))]
DISCARD 2427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2428 [(0,0)] HALF_D_PLUS_2 [2426] [] [] [] []
IDLE 2429 [(0,0)] 130 [] [] [] [] []
INJECT_T 2430 [(1,0)] D [] [] [] [] []
MERGE 2431 [(1,0),(0,0)] D [] [2433] [] [] [((0,0),(1,0))]
DISCARD 2432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2433 [(0,0)] HALF_D_PLUS_2 [2431] [] [] [] []
IDLE 2434 [(0,0)] 96 [] [] [] [] []
INJECT_T 2435 [(0,1)] D [] [] [] [] []
MERGE 2436 [(0,1),(0,0)] D [] [2438] [] [] [((0,0),(0,1))]
DISCARD 2437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2438 [(0,0)] HALF_D_PLUS_2 [2436] [] [] [] []
IDLE 2439 [(0,0)] 167 [] [] [] [] []
INJECT_T 2440 [(1,0)] D [] [] [] [] []
MERGE 2441 [(1,0),(0,0)] D [] [2443] [] [] [((0,0),(1,0))]
DISCARD 2442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2443 [(0,0)] HALF_D_PLUS_2 [2441] [] [] [] []
IDLE 2444 [(0,0)] 163 [] [] [] [] []
INJECT_T 2445 [(0,1)] D [] [] [] [] []
MERGE 2446 [(0,1),(0,0)] D [] [2448] [] [] [((0,0),(0,1))]
DISCARD 2447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2448 [(0,0)] HALF_D_PLUS_2 [2446] [] [] [] []
IDLE 2449 [(0,0)] 88 [] [] [] [] []
INJECT_T 2450 [(1,0)] D [] [] [] [] []
MERGE 2451 [(1,0),(0,0)] D [] [2453] [] [] [((0,0),(1,0))]
DISCARD 2452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2453 [(0,0)] HALF_D_PLUS_2 [2451] [] [] [] []
IDLE 2454 [(0,0)] 121 [] [] [] [] []
INJECT_T 2455 [(0,1)] D [] [] [] [] []
MERGE 2456 [(0,1),(0,0)] D [] [2458] [] [] [((0,0),(0,1))]
DISCARD 2457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2458 [(0,0)] HALF_D_PLUS_2 [2456] [] [] [] []
IDLE 2459 [(0,0)] 153 [] [] [] [] []
INJECT_T 2460 [(1,0)] D [] [] [] [] []
MERGE 2461 [(1,0),(0,0)] D [] [2463] [] [] [((0,0),(1,0))]
DISCARD 2462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2463 [(0,0)] HALF_D_PLUS_2 [2461] [] [] [] []
IDLE 2464 [(0,0)] 131 [] [] [] [] []
INJECT_T 2465 [(0,1)] D [] [] [] [] []
MERGE 2466 [(0,1),(0,0)] D [] [2468] [] [] [((0,0),(0,1))]
DISCARD 2467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2468 [(0,0)] HALF_D_PLUS_2 [2466] [] [] [] []
IDLE 2469 [(0,0)] 97 [] [] [] [] []
INJECT_T 2470 [(1,0)] D [] [] [] [] []
MERGE 2471 [(1,0),(0,0)] D [] [2473] [] [] [((0,0),(1,0))]
DISCARD 2472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2473 [(0,0)] HALF_D_PLUS_2 [2471] [] [] [] []
IDLE 2474 [(0,0)] 183 [] [] [] [] []
INJECT_T 2475 [(0,1)] D [] [] [] [] []
MERGE 2476 [(0,1),(0,0)] D [] [2478] [] [] [((0,0),(0,1))]
DISCARD 2477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2478 [(0,0)] HALF_D_PLUS_2 [2476] [] [] [] []
IDLE 2479 [(0,0)] 177 [] [] [] [] []
INJECT_T 2480 [(1,0)] D [] [] [] [] []
MERGE 2481 [(1,0),(0,0)] D [] [2483] [] [] [((0,0),(1,0))]
DISCARD 2482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2483 [(0,0)] HALF_D_PLUS_2 [2481] [] [] [] []
IDLE 2484 [(0,0)] 13 [] [] [] [] []
INJECT_T 2485 [(0,1)] D [] [] [] [] []
MERGE 2486 [(0,1),(0,0)] D [] [2488] [] [] [((0,0),(0,1))]
DISCARD 2487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2488 [(0,0)] HALF_D_PLUS_2 [2486] [] [] [] []
IDLE 2489 [(0,0)] 109 [] [] [] [] []
INJECT_T 2490 [(1,0)] D [] [] [] [] []
MERGE 2491 [(1,0),(0,0)] D [] [2493] [] [] [((0,0),(1,0))]
DISCARD 2492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2493 [(0,0)] HALF_D_PLUS_2 [2491] [] [] [] []
IDLE 2494 [(0,0)] 167 [] [] [] [] []
INJECT_T 2495 [(0,1)] D [] [] [] [] []
MERGE 2496 [(0,1),(0,0)] D [] [2498] [] [] [((0,0),(0,1))]
DISCARD 2497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2498 [(0,0)] HALF_D_PLUS_2 [2496] [] [] [] []
IDLE 2499 [(0,0)] 16 [] [] [] [] []
INJECT_T 2500 [(1,0)] D [] [] [] [] []
MERGE 2501 [(1,0),(0,0)] D [] [2503] [] [] [((0,0),(1,0))]
DISCARD 2502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2503 [(0,0)] HALF_D_PLUS_2 [2501] [] [] [] []
IDLE 2504 [(0,0)] 76 [] [] [] [] []
INJECT_T 2505 [(0,1)] D [] [] [] [] []
MERGE 2506 [(0,1),(0,0)] D [] [2508] [] [] [((0,0),(0,1))]
DISCARD 2507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2508 [(0,0)] HALF_D_PLUS_2 [2506] [] [] [] []
IDLE 2509 [(0,0)] 102 [] [] [] [] []
INJECT_T 2510 [(1,0)] D [] [] [] [] []
MERGE 2511 [(1,0),(0,0)] D [] [2513] [] [] [((0,0),(1,0))]
DISCARD 2512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2513 [(0,0)] HALF_D_PLUS_2 [2511] [] [] [] []
IDLE 2514 [(0,0)] 65 [] [] [] [] []
INJECT_T 2515 [(0,1)] D [] [] [] [] []
MERGE 2516 [(0,1),(0,0)] D [] [2518] [] [] [((0,0),(0,1))]
DISCARD 2517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2518 [(0,0)] HALF_D_PLUS_2 [2516] [] [] [] []
IDLE 2519 [(0,0)] 139 [] [] [] [] []
INJECT_T 2520 [(1,0)] D [] [] [] [] []
MERGE 2521 [(1,0),(0,0)] D [] [2523] [] [] [((0,0),(1,0))]
DISCARD 2522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2523 [(0,0)] HALF_D_PLUS_2 [2521] [] [] [] []
IDLE 2524 [(0,0)] 199 [] [] [] [] []
INJECT_T 2525 [(0,1)] D [] [] [] [] []
MERGE 2526 [(0,1),(0,0)] D [] [2528] [] [] [((0,0),(0,1))]
DISCARD 2527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2528 [(0,0)] HALF_D_PLUS_2 [2526] [] [] [] []
IDLE 2529 [(0,0)] 73 [] [] [] [] []
INJECT_T 2530 [(1,0)] D [] [] [] [] []
MERGE 2531 [(1,0),(0,0)] D [] [2533] [] [] [((0,0),(1,0))]
DISCARD 2532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2533 [(0,0)] HALF_D_PLUS_2 [2531] [] [] [] []
IDLE 2534 [(0,0)] 157 [] [] [] [] []
INJECT_T 2535 [(0,1)] D [] [] [] [] []
MERGE 2536 [(0,1),(0,0)] D [] [2538] [] [] [((0,0),(0,1))]
DISCARD 2537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2538 [(0,0)] HALF_D_PLUS_2 [2536] [] [] [] []
IDLE 2539 [(0,0)] 23 [] [] [] [] []
INJECT_T 2540 [(1,0)] D [] [] [] [] []
MERGE 2541 [(1,0),(0,0)] D [] [2543] [] [] [((0,0),(1,0))]
DISCARD 2542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2543 [(0,0)] HALF_D_PLUS_2 [2541] [] [] [] []
IDLE 2544 [(0,0)] 97 [] [] [] [] []
INJECT_T 2545 [(0,1)] D [] [] [] [] []
MERGE 2546 [(0,1),(0,0)] D [] [2548] [] [] [((0,0),(0,1))]
DISCARD 2547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2548 [(0,0)] HALF_D_PLUS_2 [2546] [] [] [] []
IDLE 2549 [(0,0)] 1 [] [] [] [] []
INJECT_T 2550 [(1,0)] D [] [] [] [] []
MERGE 2551 [(1,0),(0,0)] D [] [2553] [] [] [((0,0),(1,0))]
DISCARD 2552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2553 [(0,0)] HALF_D_PLUS_2 [2551] [] [] [] []
IDLE 2554 [(0,0)] 84 [] [] [] [] []
INJECT_T 2555 [(0,1)] D [] [] [] [] []
MERGE 2556 [(0,1),(0,0)] D [] [2558] [] [] [((0,0),(0,1))]
DISCARD 2557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2558 [(0,0)] HALF_D_PLUS_2 [2556] [] [] [] []
IDLE 2559 [(0,0)] 2 [] [] [] [] []
INJECT_T 2560 [(1,0)] D [] [] [] [] []
MERGE 2561 [(1,0),(0,0)] D [] [2563] [] [] [((0,0),(1,0))]
DISCARD 2562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2563 [(0,0)] HALF_D_PLUS_2 [2561] [] [] [] []
IDLE 2564 [(0,0)] 176 [] [] [] [] []
INJECT_T 2565 [(0,1)] D [] [] [] [] []
MERGE 2566 [(0,1),(0,0)] D [] [2568] [] [] [((0,0),(0,1))]
DISCARD 2567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2568 [(0,0)] HALF_D_PLUS_2 [2566] [] [] [] []
IDLE 2569 [(0,0)] 194 [] [] [] [] []
INJECT_T 2570 [(1,0)] D [] [] [] [] []
MERGE 2571 [(1,0),(0,0)] D [] [2573] [] [] [((0,0),(1,0))]
DISCARD 2572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2573 [(0,0)] HALF_D_PLUS_2 [2571] [] [] [] []
IDLE 2574 [(0,0)] 17 [] [] [] [] []
INJECT_T 2575 [(0,1)] D [] [] [] [] []
MERGE 2576 [(0,1),(0,0)] D [] [2578] [] [] [((0,0),(0,1))]
DISCARD 2577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2578 [(0,0)] HALF_D_PLUS_2 [2576] [] [] [] []
IDLE 2579 [(0,0)] 164 [] [] [] [] []
INJECT_T 2580 [(1,0)] D [] [] [] [] []
MERGE 2581 [(1,0),(0,0)] D [] [2583] [] [] [((0,0),(1,0))]
DISCARD 2582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2583 [(0,0)] HALF_D_PLUS_2 [2581] [] [] [] []
IDLE 2584 [(0,0)] 142 [] [] [] [] []
INJECT_T 2585 [(0,1)] D [] [] [] [] []
MERGE 2586 [(0,1),(0,0)] D [] [2588] [] [] [((0,0),(0,1))]
DISCARD 2587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2588 [(0,0)] HALF_D_PLUS_2 [2586] [] [] [] []
IDLE 2589 [(0,0)] 60 [] [] [] [] []
INJECT_T 2590 [(1,0)] D [] [] [] [] []
MERGE 2591 [(1,0),(0,0)] D [] [2593] [] [] [((0,0),(1,0))]
DISCARD 2592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2593 [(0,0)] HALF_D_PLUS_2 [2591] [] [] [] []
IDLE 2594 [(0,0)] 158 [] [] [] [] []
INJECT_T 2595 [(0,1)] D [] [] [] [] []
MERGE 2596 [(0,1),(0,0)] D [] [2598] [] [] [((0,0),(0,1))]
DISCARD 2597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2598 [(0,0)] HALF_D_PLUS_2 [2596] [] [] [] []
IDLE 2599 [(0,0)] 193 [] [] [] [] []
INJECT_T 2600 [(1,0)] D [] [] [] [] []
MERGE 2601 [(1,0),(0,0)] D [] [2603] [] [] [((0,0),(1,0))]
DISCARD 2602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2603 [(0,0)] HALF_D_PLUS_2 [2601] [] [] [] []
IDLE 2604 [(0,0)] 160 [] [] [] [] []
INJECT_T 2605 [(0,1)] D [] [] [] [] []
MERGE 2606 [(0,1),(0,0)] D [] [2608] [] [] [((0,0),(0,1))]
DISCARD 2607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2608 [(0,0)] HALF_D_PLUS_2 [2606] [] [] [] []
IDLE 2609 [(0,0)] 139 [] [] [] [] []
INJECT_T 2610 [(1,0)] D [] [] [] [] []
MERGE 2611 [(1,0),(0,0)] D [] [2613] [] [] [((0,0),(1,0))]
DISCARD 2612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2613 [(0,0)] HALF_D_PLUS_2 [2611] [] [] [] []
IDLE 2614 [(0,0)] 64 [] [] [] [] []
INJECT_T 2615 [(0,1)] D [] [] [] [] []
MERGE 2616 [(0,1),(0,0)] D [] [2618] [] [] [((0,0),(0,1))]
DISCARD 2617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2618 [(0,0)] HALF_D_PLUS_2 [2616] [] [] [] []
IDLE 2619 [(0,0)] 121 [] [] [] [] []
INJECT_T 2620 [(1,0)] D [] [] [] [] []
MERGE 2621 [(1,0),(0,0)] D [] [2623] [] [] [((0,0),(1,0))]
DISCARD 2622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2623 [(0,0)] HALF_D_PLUS_2 [2621] [] [] [] []
IDLE 2624 [(0,0)] 160 [] [] [] [] []
INJECT_T 2625 [(0,1)] D [] [] [] [] []
MERGE 2626 [(0,1),(0,0)] D [] [2628] [] [] [((0,0),(0,1))]
DISCARD 2627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2628 [(0,0)] HALF_D_PLUS_2 [2626] [] [] [] []
IDLE 2629 [(0,0)] 143 [] [] [] [] []
INJECT_T 2630 [(1,0)] D [] [] [] [] []
MERGE 2631 [(1,0),(0,0)] D [] [2633] [] [] [((0,0),(1,0))]
DISCARD 2632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2633 [(0,0)] HALF_D_PLUS_2 [2631] [] [] [] []
IDLE 2634 [(0,0)] 45 [] [] [] [] []
INJECT_T 2635 [(0,1)] D [] [] [] [] []
MERGE 2636 [(0,1),(0,0)] D [] [2638] [] [] [((0,0),(0,1))]
DISCARD 2637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2638 [(0,0)] HALF_D_PLUS_2 [2636] [] [] [] []
IDLE 2639 [(0,0)] 82 [] [] [] [] []
INJECT_T 2640 [(1,0)] D [] [] [] [] []
MERGE 2641 [(1,0),(0,0)] D [] [2643] [] [] [((0,0),(1,0))]
DISCARD 2642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2643 [(0,0)] HALF_D_PLUS_2 [2641] [] [] [] []
IDLE 2644 [(0,0)] 72 [] [] [] [] []
INJECT_T 2645 [(0,1)] D [] [] [] [] []
MERGE 2646 [(0,1),(0,0)] D [] [2648] [] [] [((0,0),(0,1))]
DISCARD 2647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2648 [(0,0)] HALF_D_PLUS_2 [2646] [] [] [] []
IDLE 2649 [(0,0)] 139 [] [] [] [] []
INJECT_T 2650 [(1,0)] D [] [] [] [] []
MERGE 2651 [(1,0),(0,0)] D [] [2653] [] [] [((0,0),(1,0))]
DISCARD 2652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2653 [(0,0)] HALF_D_PLUS_2 [2651] [] [] [] []
IDLE 2654 [(0,0)] 83 [] [] [] [] []
INJECT_T 2655 [(0,1)] D [] [] [] [] []
MERGE 2656 [(0,1),(0,0)] D [] [2658] [] [] [((0,0),(0,1))]
DISCARD 2657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2658 [(0,0)] HALF_D_PLUS_2 [2656] [] [] [] []
IDLE 2659 [(0,0)] 84 [] [] [] [] []
INJECT_T 2660 [(1,0)] D [] [] [] [] []
MERGE 2661 [(1,0),(0,0)] D [] [2663] [] [] [((0,0),(1,0))]
DISCARD 2662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2663 [(0,0)] HALF_D_PLUS_2 [2661] [] [] [] []
IDLE 2664 [(0,0)] 108 [] [] [] [] []
INJECT_T 2665 [(0,1)] D [] [] [] [] []
MERGE 2666 [(0,1),(0,0)] D [] [2668] [] [] [((0,0),(0,1))]
DISCARD 2667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2668 [(0,0)] HALF_D_PLUS_2 [2666] [] [] [] []
IDLE 2669 [(0,0)] 116 [] [] [] [] []
INJECT_T 2670 [(1,0)] D [] [] [] [] []
MERGE 2671 [(1,0),(0,0)] D [] [2673] [] [] [((0,0),(1,0))]
DISCARD 2672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2673 [(0,0)] HALF_D_PLUS_2 [2671] [] [] [] []
IDLE 2674 [(0,0)] 22 [] [] [] [] []
INJECT_T 2675 [(0,1)] D [] [] [] [] []
MERGE 2676 [(0,1),(0,0)] D [] [2678] [] [] [((0,0),(0,1))]
DISCARD 2677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2678 [(0,0)] HALF_D_PLUS_2 [2676] [] [] [] []
IDLE 2679 [(0,0)] 185 [] [] [] [] []
INJECT_T 2680 [(1,0)] D [] [] [] [] []
MERGE 2681 [(1,0),(0,0)] D [] [2683] [] [] [((0,0),(1,0))]
DISCARD 2682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2683 [(0,0)] HALF_D_PLUS_2 [2681] [] [] [] []
IDLE 2684 [(0,0)] 81 [] [] [] [] []
INJECT_T 2685 [(0,1)] D [] [] [] [] []
MERGE 2686 [(0,1),(0,0)] D [] [2688] [] [] [((0,0),(0,1))]
DISCARD 2687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2688 [(0,0)] HALF_D_PLUS_2 [2686] [] [] [] []
IDLE 2689 [(0,0)] 35 [] [] [] [] []
INJECT_T 2690 [(1,0)] D [] [] [] [] []
MERGE 2691 [(1,0),(0,0)] D [] [2693] [] [] [((0,0),(1,0))]
DISCARD 2692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2693 [(0,0)] HALF_D_PLUS_2 [2691] [] [] [] []
INJECT_T 2694 [(0,1)] D [] [] [] [] []
MERGE 2695 [(0,1),(0,0)] D [] [2697] [] [] [((0,0),(0,1))]
DISCARD 2696 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2697 [(0,0)] HALF_D_PLUS_2 [2695] [] [] [] []
IDLE 2698 [(0,0)] 87 [] [] [] [] []
INJECT_T 2699 [(1,0)] D [] [] [] [] []
MERGE 2700 [(1,0),(0,0)] D [] [2702] [] [] [((0,0),(1,0))]
DISCARD 2701 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2702 [(0,0)] HALF_D_PLUS_2 [2700] [] [] [] []
IDLE 2703 [(0,0)] 149 [] [] [] [] []
INJECT_T 2704 [(0,1)] D [] [] [] [] []
MERGE 2705 [(0,1),(0,0)] D [] [2707] [] [] [((0,0),(0,1))]
DISCARD 2706 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2707 [(0,0)] HALF_D_PLUS_2 [2705] [] [] [] []
IDLE 2708 [(0,0)] 59 [] [] [] [] []
INJECT_T 2709 [(1,0)] D [] [] [] [] []
MERGE 2710 [(1,0),(0,0)] D [] [2712] [] [] [((0,0),(1,0))]
DISCARD 2711 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2712 [(0,0)] HALF_D_PLUS_2 [2710] [] [] [] []
IDLE 2713 [(0,0)] 171 [] [] [] [] []
INJECT_T 2714 [(0,1)] D [] [] [] [] []
MERGE 2715 [(0,1),(0,0)] D [] [2717] [] [] [((0,0),(0,1))]
DISCARD 2716 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2717 [(0,0)] HALF_D_PLUS_2 [2715] [] [] [] []
IDLE 2718 [(0,0)] 40 [] [] [] [] []
INJECT_T 2719 [(1,0)] D [] [] [] [] []
MERGE 2720 [(1,0),(0,0)] D [] [2722] [] [] [((0,0),(1,0))]
DISCARD 2721 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2722 [(0,0)] HALF_D_PLUS_2 [2720] [] [] [] []
IDLE 2723 [(0,0)] 27 [] [] [] [] []
INJECT_T 2724 [(0,1)] D [] [] [] [] []
MERGE 2725 [(0,1),(0,0)] D [] [2727] [] [] [((0,0),(0,1))]
DISCARD 2726 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2727 [(0,0)] HALF_D_PLUS_2 [2725] [] [] [] []
IDLE 2728 [(0,0)] 78 [] [] [] [] []
INJECT_T 2729 [(1,0)] D [] [] [] [] []
MERGE 2730 [(1,0),(0,0)] D [] [2732] [] [] [((0,0),(1,0))]
DISCARD 2731 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2732 [(0,0)] HALF_D_PLUS_2 [2730] [] [] [] []
IDLE 2733 [(0,0)] 141 [] [] [] [] []
INJECT_T 2734 [(0,1)] D [] [] [] [] []
MERGE 2735 [(0,1),(0,0)] D [] [2737] [] [] [((0,0),(0,1))]
DISCARD 2736 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2737 [(0,0)] HALF_D_PLUS_2 [2735] [] [] [] []
IDLE 2738 [(0,0)] 60 [] [] [] [] []
INJECT_T 2739 [(1,0)] D [] [] [] [] []
MERGE 2740 [(1,0),(0,0)] D [] [2742] [] [] [((0,0),(1,0))]
DISCARD 2741 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2742 [(0,0)] HALF_D_PLUS_2 [2740] [] [] [] []
IDLE 2743 [(0,0)] 165 [] [] [] [] []
INJECT_T 2744 [(0,1)] D [] [] [] [] []
MERGE 2745 [(0,1),(0,0)] D [] [2747] [] [] [((0,0),(0,1))]
DISCARD 2746 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2747 [(0,0)] HALF_D_PLUS_2 [2745] [] [] [] []
IDLE 2748 [(0,0)] 4 [] [] [] [] []
INJECT_T 2749 [(1,0)] D [] [] [] [] []
MERGE 2750 [(1,0),(0,0)] D [] [2752] [] [] [((0,0),(1,0))]
DISCARD 2751 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2752 [(0,0)] HALF_D_PLUS_2 [2750] [] [] [] []
IDLE 2753 [(0,0)] 197 [] [] [] [] []
INJECT_T 2754 [(0,1)] D [] [] [] [] []
MERGE 2755 [(0,1),(0,0)] D [] [2757] [] [] [((0,0),(0,1))]
DISCARD 2756 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2757 [(0,0)] HALF_D_PLUS_2 [2755] [] [] [] []
IDLE 2758 [(0,0)] 9 [] [] [] [] []
INJECT_T 2759 [(1,0)] D [] [] [] [] []
MERGE 2760 [(1,0),(0,0)] D [] [2762] [] [] [((0,0),(1,0))]
DISCARD 2761 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2762 [(0,0)] HALF_D_PLUS_2 [2760] [] [] [] []
IDLE 2763 [(0,0)] 169 [] [] [] [] []
INJECT_T 2764 [(0,1)] D [] [] [] [] []
MERGE 2765 [(0,1),(0,0)] D [] [2767] [] [] [((0,0),(0,1))]
DISCARD 2766 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2767 [(0,0)] HALF_D_PLUS_2 [2765] [] [] [] []
INJECT_T 2768 [(1,0)] D [] [] [] [] []
MERGE 2769 [(1,0),(0,0)] D [] [2771] [] [] [((0,0),(1,0))]
DISCARD 2770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2771 [(0,0)] HALF_D_PLUS_2 [2769] [] [] [] []
IDLE 2772 [(0,0)] 85 [] [] [] [] []
INJECT_T 2773 [(0,1)] D [] [] [] [] []
MERGE 2774 [(0,1),(0,0)] D [] [2776] [] [] [((0,0),(0,1))]
DISCARD 2775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2776 [(0,0)] HALF_D_PLUS_2 [2774] [] [] [] []
IDLE 2777 [(0,0)] 62 [] [] [] [] []
INJECT_T 2778 [(1,0)] D [] [] [] [] []
MERGE 2779 [(1,0),(0,0)] D [] [2781] [] [] [((0,0),(1,0))]
DISCARD 2780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2781 [(0,0)] HALF_D_PLUS_2 [2779] [] [] [] []
IDLE 2782 [(0,0)] 196 [] [] [] [] []
INJECT_T 2783 [(0,1)] D [] [] [] [] []
MERGE 2784 [(0,1),(0,0)] D [] [2786] [] [] [((0,0),(0,1))]
DISCARD 2785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2786 [(0,0)] HALF_D_PLUS_2 [2784] [] [] [] []
IDLE 2787 [(0,0)] 131 [] [] [] [] []
INJECT_T 2788 [(1,0)] D [] [] [] [] []
MERGE 2789 [(1,0),(0,0)] D [] [2791] [] [] [((0,0),(1,0))]
DISCARD 2790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2791 [(0,0)] HALF_D_PLUS_2 [2789] [] [] [] []
IDLE 2792 [(0,0)] 195 [] [] [] [] []
INJECT_T 2793 [(0,1)] D [] [] [] [] []
MERGE 2794 [(0,1),(0,0)] D [] [2796] [] [] [((0,0),(0,1))]
DISCARD 2795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2796 [(0,0)] HALF_D_PLUS_2 [2794] [] [] [] []
IDLE 2797 [(0,0)] 83 [] [] [] [] []
INJECT_T 2798 [(1,0)] D [] [] [] [] []
MERGE 2799 [(1,0),(0,0)] D [] [2801] [] [] [((0,0),(1,0))]
DISCARD 2800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2801 [(0,0)] HALF_D_PLUS_2 [2799] [] [] [] []
IDLE 2802 [(0,0)] 101 [] [] [] [] []
INJECT_T 2803 [(0,1)] D [] [] [] [] []
MERGE 2804 [(0,1),(0,0)] D [] [2806] [] [] [((0,0),(0,1))]
DISCARD 2805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2806 [(0,0)] HALF_D_PLUS_2 [2804] [] [] [] []
IDLE 2807 [(0,0)] 100 [] [] [] [] []
INJECT_T 2808 [(1,0)] D [] [] [] [] []
MERGE 2809 [(1,0),(0,0)] D [] [2811] [] [] [((0,0),(1,0))]
DISCARD 2810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2811 [(0,0)] HALF_D_PLUS_2 [2809] [] [] [] []
IDLE 2812 [(0,0)] 151 [] [] [] [] []
INJECT_T 2813 [(0,1)] D [] [] [] [] []
MERGE 2814 [(0,1),(0,0)] D [] [2816] [] [] [((0,0),(0,1))]
DISCARD 2815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2816 [(0,0)] HALF_D_PLUS_2 [2814] [] [] [] []
IDLE 2817 [(0,0)] 102 [] [] [] [] []
INJECT_T 2818 [(1,0)] D [] [] [] [] []
MERGE 2819 [(1,0),(0,0)] D [] [2821] [] [] [((0,0),(1,0))]
DISCARD 2820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2821 [(0,0)] HALF_D_PLUS_2 [2819] [] [] [] []
IDLE 2822 [(0,0)] 183 [] [] [] [] []
INJECT_T 2823 [(0,1)] D [] [] [] [] []
MERGE 2824 [(0,1),(0,0)] D [] [2826] [] [] [((0,0),(0,1))]
DISCARD 2825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2826 [(0,0)] HALF_D_PLUS_2 [2824] [] [] [] []
IDLE 2827 [(0,0)] 38 [] [] [] [] []
INJECT_T 2828 [(1,0)] D [] [] [] [] []
MERGE 2829 [(1,0),(0,0)] D [] [2831] [] [] [((0,0),(1,0))]
DISCARD 2830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2831 [(0,0)] HALF_D_PLUS_2 [2829] [] [] [] []
IDLE 2832 [(0,0)] 95 [] [] [] [] []
INJECT_T 2833 [(0,1)] D [] [] [] [] []
MERGE 2834 [(0,1),(0,0)] D [] [2836] [] [] [((0,0),(0,1))]
DISCARD 2835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2836 [(0,0)] HALF_D_PLUS_2 [2834] [] [] [] []
IDLE 2837 [(0,0)] 49 [] [] [] [] []
INJECT_T 2838 [(1,0)] D [] [] [] [] []
MERGE 2839 [(1,0),(0,0)] D [] [2841] [] [] [((0,0),(1,0))]
DISCARD 2840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2841 [(0,0)] HALF_D_PLUS_2 [2839] [] [] [] []
IDLE 2842 [(0,0)] 173 [] [] [] [] []
INJECT_T 2843 [(0,1)] D [] [] [] [] []
MERGE 2844 [(0,1),(0,0)] D [] [2846] [] [] [((0,0),(0,1))]
DISCARD 2845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2846 [(0,0)] HALF_D_PLUS_2 [2844] [] [] [] []
IDLE 2847 [(0,0)] 27 [] [] [] [] []
INJECT_T 2848 [(1,0)] D [] [] [] [] []
MERGE 2849 [(1,0),(0,0)] D [] [2851] [] [] [((0,0),(1,0))]
DISCARD 2850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2851 [(0,0)] HALF_D_PLUS_2 [2849] [] [] [] []
IDLE 2852 [(0,0)] 141 [] [] [] [] []
INJECT_T 2853 [(0,1)] D [] [] [] [] []
MERGE 2854 [(0,1),(0,0)] D [] [2856] [] [] [((0,0),(0,1))]
DISCARD 2855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2856 [(0,0)] HALF_D_PLUS_2 [2854] [] [] [] []
IDLE 2857 [(0,0)] 183 [] [] [] [] []
INJECT_T 2858 [(1,0)] D [] [] [] [] []
MERGE 2859 [(1,0),(0,0)] D [] [2861] [] [] [((0,0),(1,0))]
DISCARD 2860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2861 [(0,0)] HALF_D_PLUS_2 [2859] [] [] [] []
IDLE 2862 [(0,0)] 59 [] [] [] [] []
INJECT_T 2863 [(0,1)] D [] [] [] [] []
MERGE 2864 [(0,1),(0,0)] D [] [2866] [] [] [((0,0),(0,1))]
DISCARD 2865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2866 [(0,0)] HALF_D_PLUS_2 [2864] [] [] [] []
IDLE 2867 [(0,0)] 56 [] [] [] [] []
INJECT_T 2868 [(1,0)] D [] [] [] [] []
MERGE 2869 [(1,0),(0,0)] D [] [2871] [] [] [((0,0),(1,0))]
DISCARD 2870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2871 [(0,0)] HALF_D_PLUS_2 [2869] [] [] [] []
IDLE 2872 [(0,0)] 154 [] [] [] [] []
INJECT_T 2873 [(0,1)] D [] [] [] [] []
MERGE 2874 [(0,1),(0,0)] D [] [2876] [] [] [((0,0),(0,1))]
DISCARD 2875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2876 [(0,0)] HALF_D_PLUS_2 [2874] [] [] [] []
IDLE 2877 [(0,0)] 118 [] [] [] [] []
INJECT_T 2878 [(1,0)] D [] [] [] [] []
MERGE 2879 [(1,0),(0,0)] D [] [2881] [] [] [((0,0),(1,0))]
DISCARD 2880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2881 [(0,0)] HALF_D_PLUS_2 [2879] [] [] [] []
IDLE 2882 [(0,0)] 114 [] [] [] [] []
INJECT_T 2883 [(0,1)] D [] [] [] [] []
MERGE 2884 [(0,1),(0,0)] D [] [2886] [] [] [((0,0),(0,1))]
DISCARD 2885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2886 [(0,0)] HALF_D_PLUS_2 [2884] [] [] [] []
IDLE 2887 [(0,0)] 177 [] [] [] [] []
INJECT_T 2888 [(1,0)] D [] [] [] [] []
MERGE 2889 [(1,0),(0,0)] D [] [2891] [] [] [((0,0),(1,0))]
DISCARD 2890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2891 [(0,0)] HALF_D_PLUS_2 [2889] [] [] [] []
IDLE 2892 [(0,0)] 18 [] [] [] [] []
INJECT_T 2893 [(0,1)] D [] [] [] [] []
MERGE 2894 [(0,1),(0,0)] D [] [2896] [] [] [((0,0),(0,1))]
DISCARD 2895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2896 [(0,0)] HALF_D_PLUS_2 [2894] [] [] [] []
IDLE 2897 [(0,0)] 54 [] [] [] [] []
INJECT_T 2898 [(1,0)] D [] [] [] [] []
MERGE 2899 [(1,0),(0,0)] D [] [2901] [] [] [((0,0),(1,0))]
DISCARD 2900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2901 [(0,0)] HALF_D_PLUS_2 [2899] [] [] [] []
IDLE 2902 [(0,0)] 78 [] [] [] [] []
INJECT_T 2903 [(0,1)] D [] [] [] [] []
MERGE 2904 [(0,1),(0,0)] D [] [2906] [] [] [((0,0),(0,1))]
DISCARD 2905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2906 [(0,0)] HALF_D_PLUS_2 [2904] [] [] [] []
IDLE 2907 [(0,0)] 184 [] [] [] [] []
INJECT_T 2908 [(1,0)] D [] [] [] [] []
MERGE 2909 [(1,0),(0,0)] D [] [2911] [] [] [((0,0),(1,0))]
DISCARD 2910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2911 [(0,0)] HALF_D_PLUS_2 [2909] [] [] [] []
IDLE 2912 [(0,0)] 14 [] [] [] [] []
INJECT_T 2913 [(0,1)] D [] [] [] [] []
MERGE 2914 [(0,1),(0,0)] D [] [2916] [] [] [((0,0),(0,1))]
DISCARD 2915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2916 [(0,0)] HALF_D_PLUS_2 [2914] [] [] [] []
IDLE 2917 [(0,0)] 90 [] [] [] [] []
INJECT_T 2918 [(1,0)] D [] [] [] [] []
MERGE 2919 [(1,0),(0,0)] D [] [2921] [] [] [((0,0),(1,0))]
DISCARD 2920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2921 [(0,0)] HALF_D_PLUS_2 [2919] [] [] [] []
IDLE 2922 [(0,0)] 95 [] [] [] [] []
INJECT_T 2923 [(0,1)] D [] [] [] [] []
MERGE 2924 [(0,1),(0,0)] D [] [2926] [] [] [((0,0),(0,1))]
DISCARD 2925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2926 [(0,0)] HALF_D_PLUS_2 [2924] [] [] [] []
IDLE 2927 [(0,0)] 2 [] [] [] [] []
INJECT_T 2928 [(1,0)] D [] [] [] [] []
MERGE 2929 [(1,0),(0,0)] D [] [2931] [] [] [((0,0),(1,0))]
DISCARD 2930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2931 [(0,0)] HALF_D_PLUS_2 [2929] [] [] [] []
IDLE 2932 [(0,0)] 86 [] [] [] [] []
INJECT_T 2933 [(0,1)] D [] [] [] [] []
MERGE 2934 [(0,1),(0,0)] D [] [2936] [] [] [((0,0),(0,1))]
DISCARD 2935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2936 [(0,0)] HALF_D_PLUS_2 [2934] [] [] [] []
IDLE 2937 [(0,0)] 130 [] [] [] [] []
INJECT_T 2938 [(1,0)] D [] [] [] [] []
MERGE 2939 [(1,0),(0,0)] D [] [2941] [] [] [((0,0),(1,0))]
DISCARD 2940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2941 [(0,0)] HALF_D_PLUS_2 [2939] [] [] [] []
IDLE 2942 [(0,0)] 85 [] [] [] [] []
INJECT_T 2943 [(0,1)] D [] [] [] [] []
MERGE 2944 [(0,1),(0,0)] D [] [2946] [] [] [((0,0),(0,1))]
DISCARD 2945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2946 [(0,0)] HALF_D_PLUS_2 [2944] [] [] [] []
IDLE 2947 [(0,0)] 61 [] [] [] [] []
INJECT_T 2948 [(1,0)] D [] [] [] [] []
MERGE 2949 [(1,0),(0,0)] D [] [2951] [] [] [((0,0),(1,0))]
DISCARD 2950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2951 [(0,0)] HALF_D_PLUS_2 [2949] [] [] [] []
IDLE 2952 [(0,0)] 117 [] [] [] [] []
INJECT_T 2953 [(0,1)] D [] [] [] [] []
MERGE 2954 [(0,1),(0,0)] D [] [2956] [] [] [((0,0),(0,1))]
DISCARD 2955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2956 [(0,0)] HALF_D_PLUS_2 [2954] [] [] [] []
IDLE 2957 [(0,0)] 197 [] [] [] [] []
INJECT_T 2958 [(1,0)] D [] [] [] [] []
MERGE 2959 [(1,0),(0,0)] D [] [2961] [] [] [((0,0),(1,0))]
DISCARD 2960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2961 [(0,0)] HALF_D_PLUS_2 [2959] [] [] [] []
IDLE 2962 [(0,0)] 24 [] [] [] [] []
INJECT_T 2963 [(0,1)] D [] [] [] [] []
MERGE 2964 [(0,1),(0,0)] D [] [2966] [] [] [((0,0),(0,1))]
DISCARD 2965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2966 [(0,0)] HALF_D_PLUS_2 [2964] [] [] [] []
IDLE 2967 [(0,0)] 57 [] [] [] [] []
INJECT_T 2968 [(1,0)] D [] [] [] [] []
MERGE 2969 [(1,0),(0,0)] D [] [2971] [] [] [((0,0),(1,0))]
DISCARD 2970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2971 [(0,0)] HALF_D_PLUS_2 [2969] [] [] [] []
IDLE 2972 [(0,0)] 187 [] [] [] [] []
INJECT_T 2973 [(0,1)] D [] [] [] [] []
MERGE 2974 [(0,1),(0,0)] D [] [2976] [] [] [((0,0),(0,1))]
DISCARD 2975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2976 [(0,0)] HALF_D_PLUS_2 [2974] [] [] [] []
IDLE 2977 [(0,0)] 59 [] [] [] [] []
INJECT_T 2978 [(1,0)] D [] [] [] [] []
MERGE 2979 [(1,0),(0,0)] D [] [2981] [] [] [((0,0),(1,0))]
DISCARD 2980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2981 [(0,0)] HALF_D_PLUS_2 [2979] [] [] [] []
IDLE 2982 [(0,0)] 137 [] [] [] [] []
INJECT_T 2983 [(0,1)] D [] [] [] [] []
MERGE 2984 [(0,1),(0,0)] D [] [2986] [] [] [((0,0),(0,1))]
DISCARD 2985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2986 [(0,0)] HALF_D_PLUS_2 [2984] [] [] [] []
IDLE 2987 [(0,0)] 70 [] [] [] [] []
INJECT_T 2988 [(1,0)] D [] [] [] [] []
MERGE 2989 [(1,0),(0,0)] D [] [2991] [] [] [((0,0),(1,0))]
DISCARD 2990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 2991 [(0,0)] HALF_D_PLUS_2 [2989] [] [] [] []
IDLE 2992 [(0,0)] 165 [] [] [] [] []
INJECT_T 2993 [(0,1)] D [] [] [] [] []
MERGE 2994 [(0,1),(0,0)] D [] [2996] [] [] [((0,0),(0,1))]
DISCARD 2995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 2996 [(0,0)] HALF_D_PLUS_2 [2994] [] [] [] []
IDLE 2997 [(0,0)] 117 [] [] [] [] []
INJECT_T 2998 [(1,0)] D [] [] [] [] []
MERGE 2999 [(1,0),(0,0)] D [] [3001] [] [] [((0,0),(1,0))]
DISCARD 3000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3001 [(0,0)] HALF_D_PLUS_2 [2999] [] [] [] []
IDLE 3002 [(0,0)] 180 [] [] [] [] []
INJECT_T 3003 [(0,1)] D [] [] [] [] []
MERGE 3004 [(0,1),(0,0)] D [] [3006] [] [] [((0,0),(0,1))]
DISCARD 3005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3006 [(0,0)] HALF_D_PLUS_2 [3004] [] [] [] []
IDLE 3007 [(0,0)] 128 [] [] [] [] []
INJECT_T 3008 [(1,0)] D [] [] [] [] []
MERGE 3009 [(1,0),(0,0)] D [] [3011] [] [] [((0,0),(1,0))]
DISCARD 3010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3011 [(0,0)] HALF_D_PLUS_2 [3009] [] [] [] []
IDLE 3012 [(0,0)] 117 [] [] [] [] []
INJECT_T 3013 [(0,1)] D [] [] [] [] []
MERGE 3014 [(0,1),(0,0)] D [] [3016] [] [] [((0,0),(0,1))]
DISCARD 3015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3016 [(0,0)] HALF_D_PLUS_2 [3014] [] [] [] []
IDLE 3017 [(0,0)] 98 [] [] [] [] []
INJECT_T 3018 [(1,0)] D [] [] [] [] []
MERGE 3019 [(1,0),(0,0)] D [] [3021] [] [] [((0,0),(1,0))]
DISCARD 3020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3021 [(0,0)] HALF_D_PLUS_2 [3019] [] [] [] []
IDLE 3022 [(0,0)] 8 [] [] [] [] []
INJECT_T 3023 [(0,1)] D [] [] [] [] []
MERGE 3024 [(0,1),(0,0)] D [] [3026] [] [] [((0,0),(0,1))]
DISCARD 3025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3026 [(0,0)] HALF_D_PLUS_2 [3024] [] [] [] []
IDLE 3027 [(0,0)] 24 [] [] [] [] []
INJECT_T 3028 [(1,0)] D [] [] [] [] []
MERGE 3029 [(1,0),(0,0)] D [] [3031] [] [] [((0,0),(1,0))]
DISCARD 3030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3031 [(0,0)] HALF_D_PLUS_2 [3029] [] [] [] []
IDLE 3032 [(0,0)] 143 [] [] [] [] []
INJECT_T 3033 [(0,1)] D [] [] [] [] []
MERGE 3034 [(0,1),(0,0)] D [] [3036] [] [] [((0,0),(0,1))]
DISCARD 3035 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3036 [(0,0)] HALF_D_PLUS_2 [3034] [] [] [] []
IDLE 3037 [(0,0)] 128 [] [] [] [] []
INJECT_T 3038 [(1,0)] D [] [] [] [] []
MERGE 3039 [(1,0),(0,0)] D [] [3041] [] [] [((0,0),(1,0))]
DISCARD 3040 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3041 [(0,0)] HALF_D_PLUS_2 [3039] [] [] [] []
IDLE 3042 [(0,0)] 114 [] [] [] [] []
INJECT_T 3043 [(0,1)] D [] [] [] [] []
MERGE 3044 [(0,1),(0,0)] D [] [3046] [] [] [((0,0),(0,1))]
DISCARD 3045 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3046 [(0,0)] HALF_D_PLUS_2 [3044] [] [] [] []
IDLE 3047 [(0,0)] 23 [] [] [] [] []
INJECT_T 3048 [(1,0)] D [] [] [] [] []
MERGE 3049 [(1,0),(0,0)] D [] [3051] [] [] [((0,0),(1,0))]
DISCARD 3050 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3051 [(0,0)] HALF_D_PLUS_2 [3049] [] [] [] []
IDLE 3052 [(0,0)] 166 [] [] [] [] []
INJECT_T 3053 [(0,1)] D [] [] [] [] []
MERGE 3054 [(0,1),(0,0)] D [] [3056] [] [] [((0,0),(0,1))]
DISCARD 3055 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3056 [(0,0)] HALF_D_PLUS_2 [3054] [] [] [] []
IDLE 3057 [(0,0)] 160 [] [] [] [] []
INJECT_T 3058 [(1,0)] D [] [] [] [] []
MERGE 3059 [(1,0),(0,0)] D [] [3061] [] [] [((0,0),(1,0))]
DISCARD 3060 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3061 [(0,0)] HALF_D_PLUS_2 [3059] [] [] [] []
IDLE 3062 [(0,0)] 106 [] [] [] [] []
INJECT_T 3063 [(0,1)] D [] [] [] [] []
MERGE 3064 [(0,1),(0,0)] D [] [3066] [] [] [((0,0),(0,1))]
DISCARD 3065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3066 [(0,0)] HALF_D_PLUS_2 [3064] [] [] [] []
IDLE 3067 [(0,0)] 51 [] [] [] [] []
INJECT_T 3068 [(1,0)] D [] [] [] [] []
MERGE 3069 [(1,0),(0,0)] D [] [3071] [] [] [((0,0),(1,0))]
DISCARD 3070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3071 [(0,0)] HALF_D_PLUS_2 [3069] [] [] [] []
IDLE 3072 [(0,0)] 163 [] [] [] [] []
INJECT_T 3073 [(0,1)] D [] [] [] [] []
MERGE 3074 [(0,1),(0,0)] D [] [3076] [] [] [((0,0),(0,1))]
DISCARD 3075 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3076 [(0,0)] HALF_D_PLUS_2 [3074] [] [] [] []
IDLE 3077 [(0,0)] 104 [] [] [] [] []
INJECT_T 3078 [(1,0)] D [] [] [] [] []
MERGE 3079 [(1,0),(0,0)] D [] [3081] [] [] [((0,0),(1,0))]
DISCARD 3080 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3081 [(0,0)] HALF_D_PLUS_2 [3079] [] [] [] []
IDLE 3082 [(0,0)] 200 [] [] [] [] []
INJECT_T 3083 [(0,1)] D [] [] [] [] []
MERGE 3084 [(0,1),(0,0)] D [] [3086] [] [] [((0,0),(0,1))]
DISCARD 3085 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3086 [(0,0)] HALF_D_PLUS_2 [3084] [] [] [] []
IDLE 3087 [(0,0)] 56 [] [] [] [] []
INJECT_T 3088 [(1,0)] D [] [] [] [] []
MERGE 3089 [(1,0),(0,0)] D [] [3091] [] [] [((0,0),(1,0))]
DISCARD 3090 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3091 [(0,0)] HALF_D_PLUS_2 [3089] [] [] [] []
IDLE 3092 [(0,0)] 70 [] [] [] [] []
INJECT_T 3093 [(0,1)] D [] [] [] [] []
MERGE 3094 [(0,1),(0,0)] D [] [3096] [] [] [((0,0),(0,1))]
DISCARD 3095 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3096 [(0,0)] HALF_D_PLUS_2 [3094] [] [] [] []
IDLE 3097 [(0,0)] 161 [] [] [] [] []
INJECT_T 3098 [(1,0)] D [] [] [] [] []
MERGE 3099 [(1,0),(0,0)] D [] [3101] [] [] [((0,0),(1,0))]
DISCARD 3100 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3101 [(0,0)] HALF_D_PLUS_2 [3099] [] [] [] []
IDLE 3102 [(0,0)] 34 [] [] [] [] []
INJECT_T 3103 [(0,1)] D [] [] [] [] []
MERGE 3104 [(0,1),(0,0)] D [] [3106] [] [] [((0,0),(0,1))]
DISCARD 3105 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3106 [(0,0)] HALF_D_PLUS_2 [3104] [] [] [] []
IDLE 3107 [(0,0)] 64 [] [] [] [] []
INJECT_T 3108 [(1,0)] D [] [] [] [] []
MERGE 3109 [(1,0),(0,0)] D [] [3111] [] [] [((0,0),(1,0))]
DISCARD 3110 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3111 [(0,0)] HALF_D_PLUS_2 [3109] [] [] [] []
IDLE 3112 [(0,0)] 78 [] [] [] [] []
INJECT_T 3113 [(0,1)] D [] [] [] [] []
MERGE 3114 [(0,1),(0,0)] D [] [3116] [] [] [((0,0),(0,1))]
DISCARD 3115 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3116 [(0,0)] HALF_D_PLUS_2 [3114] [] [] [] []
IDLE 3117 [(0,0)] 145 [] [] [] [] []
INJECT_T 3118 [(1,0)] D [] [] [] [] []
MERGE 3119 [(1,0),(0,0)] D [] [3121] [] [] [((0,0),(1,0))]
DISCARD 3120 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3121 [(0,0)] HALF_D_PLUS_2 [3119] [] [] [] []
IDLE 3122 [(0,0)] 151 [] [] [] [] []
INJECT_T 3123 [(0,1)] D [] [] [] [] []
MERGE 3124 [(0,1),(0,0)] D [] [3126] [] [] [((0,0),(0,1))]
DISCARD 3125 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3126 [(0,0)] HALF_D_PLUS_2 [3124] [] [] [] []
IDLE 3127 [(0,0)] 158 [] [] [] [] []
INJECT_T 3128 [(1,0)] D [] [] [] [] []
MERGE 3129 [(1,0),(0,0)] D [] [3131] [] [] [((0,0),(1,0))]
DISCARD 3130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3131 [(0,0)] HALF_D_PLUS_2 [3129] [] [] [] []
IDLE 3132 [(0,0)] 88 [] [] [] [] []
INJECT_T 3133 [(0,1)] D [] [] [] [] []
MERGE 3134 [(0,1),(0,0)] D [] [3136] [] [] [((0,0),(0,1))]
DISCARD 3135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3136 [(0,0)] HALF_D_PLUS_2 [3134] [] [] [] []
IDLE 3137 [(0,0)] 123 [] [] [] [] []
INJECT_T 3138 [(1,0)] D [] [] [] [] []
MERGE 3139 [(1,0),(0,0)] D [] [3141] [] [] [((0,0),(1,0))]
DISCARD 3140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3141 [(0,0)] HALF_D_PLUS_2 [3139] [] [] [] []
IDLE 3142 [(0,0)] 118 [] [] [] [] []
INJECT_T 3143 [(0,1)] D [] [] [] [] []
MERGE 3144 [(0,1),(0,0)] D [] [3146] [] [] [((0,0),(0,1))]
DISCARD 3145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3146 [(0,0)] HALF_D_PLUS_2 [3144] [] [] [] []
IDLE 3147 [(0,0)] 155 [] [] [] [] []
INJECT_T 3148 [(1,0)] D [] [] [] [] []
MERGE 3149 [(1,0),(0,0)] D [] [3151] [] [] [((0,0),(1,0))]
DISCARD 3150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3151 [(0,0)] HALF_D_PLUS_2 [3149] [] [] [] []
IDLE 3152 [(0,0)] 25 [] [] [] [] []
INJECT_T 3153 [(0,1)] D [] [] [] [] []
MERGE 3154 [(0,1),(0,0)] D [] [3156] [] [] [((0,0),(0,1))]
DISCARD 3155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3156 [(0,0)] HALF_D_PLUS_2 [3154] [] [] [] []
IDLE 3157 [(0,0)] 63 [] [] [] [] []
INJECT_T 3158 [(1,0)] D [] [] [] [] []
MERGE 3159 [(1,0),(0,0)] D [] [3161] [] [] [((0,0),(1,0))]
DISCARD 3160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3161 [(0,0)] HALF_D_PLUS_2 [3159] [] [] [] []
IDLE 3162 [(0,0)] 145 [] [] [] [] []
INJECT_T 3163 [(0,1)] D [] [] [] [] []
MERGE 3164 [(0,1),(0,0)] D [] [3166] [] [] [((0,0),(0,1))]
DISCARD 3165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3166 [(0,0)] HALF_D_PLUS_2 [3164] [] [] [] []
IDLE 3167 [(0,0)] 40 [] [] [] [] []
INJECT_T 3168 [(1,0)] D [] [] [] [] []
MERGE 3169 [(1,0),(0,0)] D [] [3171] [] [] [((0,0),(1,0))]
DISCARD 3170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3171 [(0,0)] HALF_D_PLUS_2 [3169] [] [] [] []
IDLE 3172 [(0,0)] 56 [] [] [] [] []
INJECT_T 3173 [(0,1)] D [] [] [] [] []
MERGE 3174 [(0,1),(0,0)] D [] [3176] [] [] [((0,0),(0,1))]
DISCARD 3175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3176 [(0,0)] HALF_D_PLUS_2 [3174] [] [] [] []
IDLE 3177 [(0,0)] 196 [] [] [] [] []
INJECT_T 3178 [(1,0)] D [] [] [] [] []
MERGE 3179 [(1,0),(0,0)] D [] [3181] [] [] [((0,0),(1,0))]
DISCARD 3180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3181 [(0,0)] HALF_D_PLUS_2 [3179] [] [] [] []
IDLE 3182 [(0,0)] 38 [] [] [] [] []
INJECT_T 3183 [(0,1)] D [] [] [] [] []
MERGE 3184 [(0,1),(0,0)] D [] [3186] [] [] [((0,0),(0,1))]
DISCARD 3185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3186 [(0,0)] HALF_D_PLUS_2 [3184] [] [] [] []
IDLE 3187 [(0,0)] 200 [] [] [] [] []
INJECT_T 3188 [(1,0)] D [] [] [] [] []
MERGE 3189 [(1,0),(0,0)] D [] [3191] [] [] [((0,0),(1,0))]
DISCARD 3190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3191 [(0,0)] HALF_D_PLUS_2 [3189] [] [] [] []
IDLE 3192 [(0,0)] 173 [] [] [] [] []
INJECT_T 3193 [(0,1)] D [] [] [] [] []
MERGE 3194 [(0,1),(0,0)] D [] [3196] [] [] [((0,0),(0,1))]
DISCARD 3195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3196 [(0,0)] HALF_D_PLUS_2 [3194] [] [] [] []
IDLE 3197 [(0,0)] 31 [] [] [] [] []
INJECT_T 3198 [(1,0)] D [] [] [] [] []
MERGE 3199 [(1,0),(0,0)] D [] [3201] [] [] [((0,0),(1,0))]
DISCARD 3200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3201 [(0,0)] HALF_D_PLUS_2 [3199] [] [] [] []
IDLE 3202 [(0,0)] 113 [] [] [] [] []
INJECT_T 3203 [(0,1)] D [] [] [] [] []
MERGE 3204 [(0,1),(0,0)] D [] [3206] [] [] [((0,0),(0,1))]
DISCARD 3205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3206 [(0,0)] HALF_D_PLUS_2 [3204] [] [] [] []
IDLE 3207 [(0,0)] 65 [] [] [] [] []
INJECT_T 3208 [(1,0)] D [] [] [] [] []
MERGE 3209 [(1,0),(0,0)] D [] [3211] [] [] [((0,0),(1,0))]
DISCARD 3210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3211 [(0,0)] HALF_D_PLUS_2 [3209] [] [] [] []
IDLE 3212 [(0,0)] 97 [] [] [] [] []
INJECT_T 3213 [(0,1)] D [] [] [] [] []
MERGE 3214 [(0,1),(0,0)] D [] [3216] [] [] [((0,0),(0,1))]
DISCARD 3215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3216 [(0,0)] HALF_D_PLUS_2 [3214] [] [] [] []
IDLE 3217 [(0,0)] 122 [] [] [] [] []
INJECT_T 3218 [(1,0)] D [] [] [] [] []
MERGE 3219 [(1,0),(0,0)] D [] [3221] [] [] [((0,0),(1,0))]
DISCARD 3220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3221 [(0,0)] HALF_D_PLUS_2 [3219] [] [] [] []
IDLE 3222 [(0,0)] 180 [] [] [] [] []
INJECT_T 3223 [(0,1)] D [] [] [] [] []
MERGE 3224 [(0,1),(0,0)] D [] [3226] [] [] [((0,0),(0,1))]
DISCARD 3225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3226 [(0,0)] HALF_D_PLUS_2 [3224] [] [] [] []
IDLE 3227 [(0,0)] 187 [] [] [] [] []
INJECT_T 3228 [(1,0)] D [] [] [] [] []
MERGE 3229 [(1,0),(0,0)] D [] [3231] [] [] [((0,0),(1,0))]
DISCARD 3230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3231 [(0,0)] HALF_D_PLUS_2 [3229] [] [] [] []
IDLE 3232 [(0,0)] 17 [] [] [] [] []
INJECT_T 3233 [(0,1)] D [] [] [] [] []
MERGE 3234 [(0,1),(0,0)] D [] [3236] [] [] [((0,0),(0,1))]
DISCARD 3235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3236 [(0,0)] HALF_D_PLUS_2 [3234] [] [] [] []
IDLE 3237 [(0,0)] 35 [] [] [] [] []
INJECT_T 3238 [(1,0)] D [] [] [] [] []
MERGE 3239 [(1,0),(0,0)] D [] [3241] [] [] [((0,0),(1,0))]
DISCARD 3240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3241 [(0,0)] HALF_D_PLUS_2 [3239] [] [] [] []
IDLE 3242 [(0,0)] 139 [] [] [] [] []
INJECT_T 3243 [(0,1)] D [] [] [] [] []
MERGE 3244 [(0,1),(0,0)] D [] [3246] [] [] [((0,0),(0,1))]
DISCARD 3245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3246 [(0,0)] HALF_D_PLUS_2 [3244] [] [] [] []
IDLE 3247 [(0,0)] 41 [] [] [] [] []
INJECT_T 3248 [(1,0)] D [] [] [] [] []
MERGE 3249 [(1,0),(0,0)] D [] [3251] [] [] [((0,0),(1,0))]
DISCARD 3250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3251 [(0,0)] HALF_D_PLUS_2 [3249] [] [] [] []
IDLE 3252 [(0,0)] 65 [] [] [] [] []
INJECT_T 3253 [(0,1)] D [] [] [] [] []
MERGE 3254 [(0,1),(0,0)] D [] [3256] [] [] [((0,0),(0,1))]
DISCARD 3255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3256 [(0,0)] HALF_D_PLUS_2 [3254] [] [] [] []
IDLE 3257 [(0,0)] 117 [] [] [] [] []
INJECT_T 3258 [(1,0)] D [] [] [] [] []
MERGE 3259 [(1,0),(0,0)] D [] [3261] [] [] [((0,0),(1,0))]
DISCARD 3260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3261 [(0,0)] HALF_D_PLUS_2 [3259] [] [] [] []
IDLE 3262 [(0,0)] 35 [] [] [] [] []
INJECT_T 3263 [(0,1)] D [] [] [] [] []
MERGE 3264 [(0,1),(0,0)] D [] [3266] [] [] [((0,0),(0,1))]
DISCARD 3265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3266 [(0,0)] HALF_D_PLUS_2 [3264] [] [] [] []
IDLE 3267 [(0,0)] 199 [] [] [] [] []
INJECT_T 3268 [(1,0)] D [] [] [] [] []
MERGE 3269 [(1,0),(0,0)] D [] [3271] [] [] [((0,0),(1,0))]
DISCARD 3270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3271 [(0,0)] HALF_D_PLUS_2 [3269] [] [] [] []
IDLE 3272 [(0,0)] 135 [] [] [] [] []
INJECT_T 3273 [(0,1)] D [] [] [] [] []
MERGE 3274 [(0,1),(0,0)] D [] [3276] [] [] [((0,0),(0,1))]
DISCARD 3275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3276 [(0,0)] HALF_D_PLUS_2 [3274] [] [] [] []
IDLE 3277 [(0,0)] 45 [] [] [] [] []
INJECT_T 3278 [(1,0)] D [] [] [] [] []
MERGE 3279 [(1,0),(0,0)] D [] [3281] [] [] [((0,0),(1,0))]
DISCARD 3280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3281 [(0,0)] HALF_D_PLUS_2 [3279] [] [] [] []
IDLE 3282 [(0,0)] 72 [] [] [] [] []
INJECT_T 3283 [(0,1)] D [] [] [] [] []
MERGE 3284 [(0,1),(0,0)] D [] [3286] [] [] [((0,0),(0,1))]
DISCARD 3285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3286 [(0,0)] HALF_D_PLUS_2 [3284] [] [] [] []
IDLE 3287 [(0,0)] 130 [] [] [] [] []
INJECT_T 3288 [(1,0)] D [] [] [] [] []
MERGE 3289 [(1,0),(0,0)] D [] [3291] [] [] [((0,0),(1,0))]
DISCARD 3290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3291 [(0,0)] HALF_D_PLUS_2 [3289] [] [] [] []
IDLE 3292 [(0,0)] 66 [] [] [] [] []
INJECT_T 3293 [(0,1)] D [] [] [] [] []
MERGE 3294 [(0,1),(0,0)] D [] [3296] [] [] [((0,0),(0,1))]
DISCARD 3295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3296 [(0,0)] HALF_D_PLUS_2 [3294] [] [] [] []
IDLE 3297 [(0,0)] 124 [] [] [] [] []
INJECT_T 3298 [(1,0)] D [] [] [] [] []
MERGE 3299 [(1,0),(0,0)] D [] [3301] [] [] [((0,0),(1,0))]
DISCARD 3300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3301 [(0,0)] HALF_D_PLUS_2 [3299] [] [] [] []
IDLE 3302 [(0,0)] 189 [] [] [] [] []
INJECT_T 3303 [(0,1)] D [] [] [] [] []
MERGE 3304 [(0,1),(0,0)] D [] [3306] [] [] [((0,0),(0,1))]
DISCARD 3305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3306 [(0,0)] HALF_D_PLUS_2 [3304] [] [] [] []
IDLE 3307 [(0,0)] 73 [] [] [] [] []
INJECT_T 3308 [(1,0)] D [] [] [] [] []
MERGE 3309 [(1,0),(0,0)] D [] [3311] [] [] [((0,0),(1,0))]
DISCARD 3310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3311 [(0,0)] HALF_D_PLUS_2 [3309] [] [] [] []
IDLE 3312 [(0,0)] 40 [] [] [] [] []
INJECT_T 3313 [(0,1)] D [] [] [] [] []
MERGE 3314 [(0,1),(0,0)] D [] [3316] [] [] [((0,0),(0,1))]
DISCARD 3315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3316 [(0,0)] HALF_D_PLUS_2 [3314] [] [] [] []
IDLE 3317 [(0,0)] 57 [] [] [] [] []
INJECT_T 3318 [(1,0)] D [] [] [] [] []
MERGE 3319 [(1,0),(0,0)] D [] [3321] [] [] [((0,0),(1,0))]
DISCARD 3320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3321 [(0,0)] HALF_D_PLUS_2 [3319] [] [] [] []
IDLE 3322 [(0,0)] 102 [] [] [] [] []
INJECT_T 3323 [(0,1)] D [] [] [] [] []
MERGE 3324 [(0,1),(0,0)] D [] [3326] [] [] [((0,0),(0,1))]
DISCARD 3325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3326 [(0,0)] HALF_D_PLUS_2 [3324] [] [] [] []
IDLE 3327 [(0,0)] 111 [] [] [] [] []
INJECT_T 3328 [(1,0)] D [] [] [] [] []
MERGE 3329 [(1,0),(0,0)] D [] [3331] [] [] [((0,0),(1,0))]
DISCARD 3330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3331 [(0,0)] HALF_D_PLUS_2 [3329] [] [] [] []
IDLE 3332 [(0,0)] 4 [] [] [] [] []
INJECT_T 3333 [(0,1)] D [] [] [] [] []
MERGE 3334 [(0,1),(0,0)] D [] [3336] [] [] [((0,0),(0,1))]
DISCARD 3335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3336 [(0,0)] HALF_D_PLUS_2 [3334] [] [] [] []
IDLE 3337 [(0,0)] 129 [] [] [] [] []
INJECT_T 3338 [(1,0)] D [] [] [] [] []
MERGE 3339 [(1,0),(0,0)] D [] [3341] [] [] [((0,0),(1,0))]
DISCARD 3340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3341 [(0,0)] HALF_D_PLUS_2 [3339] [] [] [] []
IDLE 3342 [(0,0)] 32 [] [] [] [] []
INJECT_T 3343 [(0,1)] D [] [] [] [] []
MERGE 3344 [(0,1),(0,0)] D [] [3346] [] [] [((0,0),(0,1))]
DISCARD 3345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3346 [(0,0)] HALF_D_PLUS_2 [3344] [] [] [] []
IDLE 3347 [(0,0)] 126 [] [] [] [] []
INJECT_T 3348 [(1,0)] D [] [] [] [] []
MERGE 3349 [(1,0),(0,0)] D [] [3351] [] [] [((0,0),(1,0))]
DISCARD 3350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3351 [(0,0)] HALF_D_PLUS_2 [3349] [] [] [] []
IDLE 3352 [(0,0)] 177 [] [] [] [] []
INJECT_T 3353 [(0,1)] D [] [] [] [] []
MERGE 3354 [(0,1),(0,0)] D [] [3356] [] [] [((0,0),(0,1))]
DISCARD 3355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3356 [(0,0)] HALF_D_PLUS_2 [3354] [] [] [] []
IDLE 3357 [(0,0)] 38 [] [] [] [] []
INJECT_T 3358 [(1,0)] D [] [] [] [] []
MERGE 3359 [(1,0),(0,0)] D [] [3361] [] [] [((0,0),(1,0))]
DISCARD 3360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3361 [(0,0)] HALF_D_PLUS_2 [3359] [] [] [] []
IDLE 3362 [(0,0)] 158 [] [] [] [] []
INJECT_T 3363 [(0,1)] D [] [] [] [] []
MERGE 3364 [(0,1),(0,0)] D [] [3366] [] [] [((0,0),(0,1))]
DISCARD 3365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3366 [(0,0)] HALF_D_PLUS_2 [3364] [] [] [] []
IDLE 3367 [(0,0)] 6 [] [] [] [] []
INJECT_T 3368 [(1,0)] D [] [] [] [] []
MERGE 3369 [(1,0),(0,0)] D [] [3371] [] [] [((0,0),(1,0))]
DISCARD 3370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3371 [(0,0)] HALF_D_PLUS_2 [3369] [] [] [] []
IDLE 3372 [(0,0)] 111 [] [] [] [] []
INJECT_T 3373 [(0,1)] D [] [] [] [] []
MERGE 3374 [(0,1),(0,0)] D [] [3376] [] [] [((0,0),(0,1))]
DISCARD 3375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3376 [(0,0)] HALF_D_PLUS_2 [3374] [] [] [] []
IDLE 3377 [(0,0)] 134 [] [] [] [] []
INJECT_T 3378 [(1,0)] D [] [] [] [] []
MERGE 3379 [(1,0),(0,0)] D [] [3381] [] [] [((0,0),(1,0))]
DISCARD 3380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3381 [(0,0)] HALF_D_PLUS_2 [3379] [] [] [] []
IDLE 3382 [(0,0)] 44 [] [] [] [] []
INJECT_T 3383 [(0,1)] D [] [] [] [] []
MERGE 3384 [(0,1),(0,0)] D [] [3386] [] [] [((0,0),(0,1))]
DISCARD 3385 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3386 [(0,0)] HALF_D_PLUS_2 [3384] [] [] [] []
IDLE 3387 [(0,0)] 157 [] [] [] [] []
INJECT_T 3388 [(1,0)] D [] [] [] [] []
MERGE 3389 [(1,0),(0,0)] D [] [3391] [] [] [((0,0),(1,0))]
DISCARD 3390 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3391 [(0,0)] HALF_D_PLUS_2 [3389] [] [] [] []
IDLE 3392 [(0,0)] 112 [] [] [] [] []
INJECT_T 3393 [(0,1)] D [] [] [] [] []
MERGE 3394 [(0,1),(0,0)] D [] [3396] [] [] [((0,0),(0,1))]
DISCARD 3395 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3396 [(0,0)] HALF_D_PLUS_2 [3394] [] [] [] []
IDLE 3397 [(0,0)] 84 [] [] [] [] []
INJECT_T 3398 [(1,0)] D [] [] [] [] []
MERGE 3399 [(1,0),(0,0)] D [] [3401] [] [] [((0,0),(1,0))]
DISCARD 3400 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3401 [(0,0)] HALF_D_PLUS_2 [3399] [] [] [] []
IDLE 3402 [(0,0)] 2 [] [] [] [] []
INJECT_T 3403 [(0,1)] D [] [] [] [] []
MERGE 3404 [(0,1),(0,0)] D [] [3406] [] [] [((0,0),(0,1))]
DISCARD 3405 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3406 [(0,0)] HALF_D_PLUS_2 [3404] [] [] [] []
IDLE 3407 [(0,0)] 27 [] [] [] [] []
INJECT_T 3408 [(1,0)] D [] [] [] [] []
MERGE 3409 [(1,0),(0,0)] D [] [3411] [] [] [((0,0),(1,0))]
DISCARD 3410 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3411 [(0,0)] HALF_D_PLUS_2 [3409] [] [] [] []
IDLE 3412 [(0,0)] 143 [] [] [] [] []
INJECT_T 3413 [(0,1)] D [] [] [] [] []
MERGE 3414 [(0,1),(0,0)] D [] [3416] [] [] [((0,0),(0,1))]
DISCARD 3415 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3416 [(0,0)] HALF_D_PLUS_2 [3414] [] [] [] []
IDLE 3417 [(0,0)] 81 [] [] [] [] []
INJECT_T 3418 [(1,0)] D [] [] [] [] []
MERGE 3419 [(1,0),(0,0)] D [] [3421] [] [] [((0,0),(1,0))]
DISCARD 3420 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3421 [(0,0)] HALF_D_PLUS_2 [3419] [] [] [] []
IDLE 3422 [(0,0)] 144 [] [] [] [] []
INJECT_T 3423 [(0,1)] D [] [] [] [] []
MERGE 3424 [(0,1),(0,0)] D [] [3426] [] [] [((0,0),(0,1))]
DISCARD 3425 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3426 [(0,0)] HALF_D_PLUS_2 [3424] [] [] [] []
IDLE 3427 [(0,0)] 193 [] [] [] [] []
INJECT_T 3428 [(1,0)] D [] [] [] [] []
MERGE 3429 [(1,0),(0,0)] D [] [3431] [] [] [((0,0),(1,0))]
DISCARD 3430 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3431 [(0,0)] HALF_D_PLUS_2 [3429] [] [] [] []
IDLE 3432 [(0,0)] 129 [] [] [] [] []
INJECT_T 3433 [(0,1)] D [] [] [] [] []
MERGE 3434 [(0,1),(0,0)] D [] [3436] [] [] [((0,0),(0,1))]
DISCARD 3435 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3436 [(0,0)] HALF_D_PLUS_2 [3434] [] [] [] []
IDLE 3437 [(0,0)] 149 [] [] [] [] []
INJECT_T 3438 [(1,0)] D [] [] [] [] []
MERGE 3439 [(1,0),(0,0)] D [] [3441] [] [] [((0,0),(1,0))]
DISCARD 3440 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3441 [(0,0)] HALF_D_PLUS_2 [3439] [] [] [] []
IDLE 3442 [(0,0)] 122 [] [] [] [] []
INJECT_T 3443 [(0,1)] D [] [] [] [] []
MERGE 3444 [(0,1),(0,0)] D [] [3446] [] [] [((0,0),(0,1))]
DISCARD 3445 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3446 [(0,0)] HALF_D_PLUS_2 [3444] [] [] [] []
IDLE 3447 [(0,0)] 60 [] [] [] [] []
INJECT_T 3448 [(1,0)] D [] [] [] [] []
MERGE 3449 [(1,0),(0,0)] D [] [3451] [] [] [((0,0),(1,0))]
DISCARD 3450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3451 [(0,0)] HALF_D_PLUS_2 [3449] [] [] [] []
IDLE 3452 [(0,0)] 14 [] [] [] [] []
INJECT_T 3453 [(0,1)] D [] [] [] [] []
MERGE 3454 [(0,1),(0,0)] D [] [3456] [] [] [((0,0),(0,1))]
DISCARD 3455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3456 [(0,0)] HALF_D_PLUS_2 [3454] [] [] [] []
IDLE 3457 [(0,0)] 123 [] [] [] [] []
INJECT_T 3458 [(1,0)] D [] [] [] [] []
MERGE 3459 [(1,0),(0,0)] D [] [3461] [] [] [((0,0),(1,0))]
DISCARD 3460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3461 [(0,0)] HALF_D_PLUS_2 [3459] [] [] [] []
IDLE 3462 [(0,0)] 49 [] [] [] [] []
INJECT_T 3463 [(0,1)] D [] [] [] [] []
MERGE 3464 [(0,1),(0,0)] D [] [3466] [] [] [((0,0),(0,1))]
DISCARD 3465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3466 [(0,0)] HALF_D_PLUS_2 [3464] [] [] [] []
IDLE 3467 [(0,0)] 24 [] [] [] [] []
INJECT_T 3468 [(1,0)] D [] [] [] [] []
MERGE 3469 [(1,0),(0,0)] D [] [3471] [] [] [((0,0),(1,0))]
DISCARD 3470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3471 [(0,0)] HALF_D_PLUS_2 [3469] [] [] [] []
IDLE 3472 [(0,0)] 115 [] [] [] [] []
INJECT_T 3473 [(0,1)] D [] [] [] [] []
MERGE 3474 [(0,1),(0,0)] D [] [3476] [] [] [((0,0),(0,1))]
DISCARD 3475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3476 [(0,0)] HALF_D_PLUS_2 [3474] [] [] [] []
IDLE 3477 [(0,0)] 122 [] [] [] [] []
INJECT_T 3478 [(1,0)] D [] [] [] [] []
MERGE 3479 [(1,0),(0,0)] D [] [3481] [] [] [((0,0),(1,0))]
DISCARD 3480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3481 [(0,0)] HALF_D_PLUS_2 [3479] [] [] [] []
IDLE 3482 [(0,0)] 79 [] [] [] [] []
INJECT_T 3483 [(0,1)] D [] [] [] [] []
MERGE 3484 [(0,1),(0,0)] D [] [3486] [] [] [((0,0),(0,1))]
DISCARD 3485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3486 [(0,0)] HALF_D_PLUS_2 [3484] [] [] [] []
IDLE 3487 [(0,0)] 126 [] [] [] [] []
INJECT_T 3488 [(1,0)] D [] [] [] [] []
MERGE 3489 [(1,0),(0,0)] D [] [3491] [] [] [((0,0),(1,0))]
DISCARD 3490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3491 [(0,0)] HALF_D_PLUS_2 [3489] [] [] [] []
IDLE 3492 [(0,0)] 199 [] [] [] [] []
INJECT_T 3493 [(0,1)] D [] [] [] [] []
MERGE 3494 [(0,1),(0,0)] D [] [3496] [] [] [((0,0),(0,1))]
DISCARD 3495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3496 [(0,0)] HALF_D_PLUS_2 [3494] [] [] [] []
IDLE 3497 [(0,0)] 152 [] [] [] [] []
INJECT_T 3498 [(1,0)] D [] [] [] [] []
MERGE 3499 [(1,0),(0,0)] D [] [3501] [] [] [((0,0),(1,0))]
DISCARD 3500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3501 [(0,0)] HALF_D_PLUS_2 [3499] [] [] [] []
IDLE 3502 [(0,0)] 185 [] [] [] [] []
INJECT_T 3503 [(0,1)] D [] [] [] [] []
MERGE 3504 [(0,1),(0,0)] D [] [3506] [] [] [((0,0),(0,1))]
DISCARD 3505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3506 [(0,0)] HALF_D_PLUS_2 [3504] [] [] [] []
IDLE 3507 [(0,0)] 13 [] [] [] [] []
INJECT_T 3508 [(1,0)] D [] [] [] [] []
MERGE 3509 [(1,0),(0,0)] D [] [3511] [] [] [((0,0),(1,0))]
DISCARD 3510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3511 [(0,0)] HALF_D_PLUS_2 [3509] [] [] [] []
IDLE 3512 [(0,0)] 30 [] [] [] [] []
INJECT_T 3513 [(0,1)] D [] [] [] [] []
MERGE 3514 [(0,1),(0,0)] D [] [3516] [] [] [((0,0),(0,1))]
DISCARD 3515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3516 [(0,0)] HALF_D_PLUS_2 [3514] [] [] [] []
IDLE 3517 [(0,0)] 72 [] [] [] [] []
INJECT_T 3518 [(1,0)] D [] [] [] [] []
MERGE 3519 [(1,0),(0,0)] D [] [3521] [] [] [((0,0),(1,0))]
DISCARD 3520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3521 [(0,0)] HALF_D_PLUS_2 [3519] [] [] [] []
IDLE 3522 [(0,0)] 118 [] [] [] [] []
INJECT_T 3523 [(0,1)] D [] [] [] [] []
MERGE 3524 [(0,1),(0,0)] D [] [3526] [] [] [((0,0),(0,1))]
DISCARD 3525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3526 [(0,0)] HALF_D_PLUS_2 [3524] [] [] [] []
IDLE 3527 [(0,0)] 139 [] [] [] [] []
INJECT_T 3528 [(1,0)] D [] [] [] [] []
MERGE 3529 [(1,0),(0,0)] D [] [3531] [] [] [((0,0),(1,0))]
DISCARD 3530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3531 [(0,0)] HALF_D_PLUS_2 [3529] [] [] [] []
IDLE 3532 [(0,0)] 139 [] [] [] [] []
INJECT_T 3533 [(0,1)] D [] [] [] [] []
MERGE 3534 [(0,1),(0,0)] D [] [3536] [] [] [((0,0),(0,1))]
DISCARD 3535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3536 [(0,0)] HALF_D_PLUS_2 [3534] [] [] [] []
IDLE 3537 [(0,0)] 182 [] [] [] [] []
INJECT_T 3538 [(1,0)] D [] [] [] [] []
MERGE 3539 [(1,0),(0,0)] D [] [3541] [] [] [((0,0),(1,0))]
DISCARD 3540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3541 [(0,0)] HALF_D_PLUS_2 [3539] [] [] [] []
IDLE 3542 [(0,0)] 27 [] [] [] [] []
INJECT_T 3543 [(0,1)] D [] [] [] [] []
MERGE 3544 [(0,1),(0,0)] D [] [3546] [] [] [((0,0),(0,1))]
DISCARD 3545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3546 [(0,0)] HALF_D_PLUS_2 [3544] [] [] [] []
IDLE 3547 [(0,0)] 34 [] [] [] [] []
INJECT_T 3548 [(1,0)] D [] [] [] [] []
MERGE 3549 [(1,0),(0,0)] D [] [3551] [] [] [((0,0),(1,0))]
DISCARD 3550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3551 [(0,0)] HALF_D_PLUS_2 [3549] [] [] [] []
IDLE 3552 [(0,0)] 62 [] [] [] [] []
INJECT_T 3553 [(0,1)] D [] [] [] [] []
MERGE 3554 [(0,1),(0,0)] D [] [3556] [] [] [((0,0),(0,1))]
DISCARD 3555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3556 [(0,0)] HALF_D_PLUS_2 [3554] [] [] [] []
IDLE 3557 [(0,0)] 33 [] [] [] [] []
INJECT_T 3558 [(1,0)] D [] [] [] [] []
MERGE 3559 [(1,0),(0,0)] D [] [3561] [] [] [((0,0),(1,0))]
DISCARD 3560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3561 [(0,0)] HALF_D_PLUS_2 [3559] [] [] [] []
IDLE 3562 [(0,0)] 143 [] [] [] [] []
INJECT_T 3563 [(0,1)] D [] [] [] [] []
MERGE 3564 [(0,1),(0,0)] D [] [3566] [] [] [((0,0),(0,1))]
DISCARD 3565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3566 [(0,0)] HALF_D_PLUS_2 [3564] [] [] [] []
IDLE 3567 [(0,0)] 82 [] [] [] [] []
INJECT_T 3568 [(1,0)] D [] [] [] [] []
MERGE 3569 [(1,0),(0,0)] D [] [3571] [] [] [((0,0),(1,0))]
DISCARD 3570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3571 [(0,0)] HALF_D_PLUS_2 [3569] [] [] [] []
IDLE 3572 [(0,0)] 181 [] [] [] [] []
INJECT_T 3573 [(0,1)] D [] [] [] [] []
MERGE 3574 [(0,1),(0,0)] D [] [3576] [] [] [((0,0),(0,1))]
DISCARD 3575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3576 [(0,0)] HALF_D_PLUS_2 [3574] [] [] [] []
IDLE 3577 [(0,0)] 57 [] [] [] [] []
INJECT_T 3578 [(1,0)] D [] [] [] [] []
MERGE 3579 [(1,0),(0,0)] D [] [3581] [] [] [((0,0),(1,0))]
DISCARD 3580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3581 [(0,0)] HALF_D_PLUS_2 [3579] [] [] [] []
IDLE 3582 [(0,0)] 68 [] [] [] [] []
INJECT_T 3583 [(0,1)] D [] [] [] [] []
MERGE 3584 [(0,1),(0,0)] D [] [3586] [] [] [((0,0),(0,1))]
DISCARD 3585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3586 [(0,0)] HALF_D_PLUS_2 [3584] [] [] [] []
IDLE 3587 [(0,0)] 60 [] [] [] [] []
INJECT_T 3588 [(1,0)] D [] [] [] [] []
MERGE 3589 [(1,0),(0,0)] D [] [3591] [] [] [((0,0),(1,0))]
DISCARD 3590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3591 [(0,0)] HALF_D_PLUS_2 [3589] [] [] [] []
IDLE 3592 [(0,0)] 48 [] [] [] [] []
INJECT_T 3593 [(0,1)] D [] [] [] [] []
MERGE 3594 [(0,1),(0,0)] D [] [3596] [] [] [((0,0),(0,1))]
DISCARD 3595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3596 [(0,0)] HALF_D_PLUS_2 [3594] [] [] [] []
IDLE 3597 [(0,0)] 168 [] [] [] [] []
INJECT_T 3598 [(1,0)] D [] [] [] [] []
MERGE 3599 [(1,0),(0,0)] D [] [3601] [] [] [((0,0),(1,0))]
DISCARD 3600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3601 [(0,0)] HALF_D_PLUS_2 [3599] [] [] [] []
IDLE 3602 [(0,0)] 165 [] [] [] [] []
INJECT_T 3603 [(0,1)] D [] [] [] [] []
MERGE 3604 [(0,1),(0,0)] D [] [3606] [] [] [((0,0),(0,1))]
DISCARD 3605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3606 [(0,0)] HALF_D_PLUS_2 [3604] [] [] [] []
IDLE 3607 [(0,0)] 59 [] [] [] [] []
INJECT_T 3608 [(1,0)] D [] [] [] [] []
MERGE 3609 [(1,0),(0,0)] D [] [3611] [] [] [((0,0),(1,0))]
DISCARD 3610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3611 [(0,0)] HALF_D_PLUS_2 [3609] [] [] [] []
IDLE 3612 [(0,0)] 117 [] [] [] [] []
INJECT_T 3613 [(0,1)] D [] [] [] [] []
MERGE 3614 [(0,1),(0,0)] D [] [3616] [] [] [((0,0),(0,1))]
DISCARD 3615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3616 [(0,0)] HALF_D_PLUS_2 [3614] [] [] [] []
IDLE 3617 [(0,0)] 176 [] [] [] [] []
INJECT_T 3618 [(1,0)] D [] [] [] [] []
MERGE 3619 [(1,0),(0,0)] D [] [3621] [] [] [((0,0),(1,0))]
DISCARD 3620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3621 [(0,0)] HALF_D_PLUS_2 [3619] [] [] [] []
IDLE 3622 [(0,0)] 95 [] [] [] [] []
INJECT_T 3623 [(0,1)] D [] [] [] [] []
MERGE 3624 [(0,1),(0,0)] D [] [3626] [] [] [((0,0),(0,1))]
DISCARD 3625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3626 [(0,0)] HALF_D_PLUS_2 [3624] [] [] [] []
IDLE 3627 [(0,0)] 181 [] [] [] [] []
INJECT_T 3628 [(1,0)] D [] [] [] [] []
MERGE 3629 [(1,0),(0,0)] D [] [3631] [] [] [((0,0),(1,0))]
DISCARD 3630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3631 [(0,0)] HALF_D_PLUS_2 [3629] [] [] [] []
IDLE 3632 [(0,0)] 51 [] [] [] [] []
INJECT_T 3633 [(0,1)] D [] [] [] [] []
MERGE 3634 [(0,1),(0,0)] D [] [3636] [] [] [((0,0),(0,1))]
DISCARD 3635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3636 [(0,0)] HALF_D_PLUS_2 [3634] [] [] [] []
IDLE 3637 [(0,0)] 45 [] [] [] [] []
INJECT_T 3638 [(1,0)] D [] [] [] [] []
MERGE 3639 [(1,0),(0,0)] D [] [3641] [] [] [((0,0),(1,0))]
DISCARD 3640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3641 [(0,0)] HALF_D_PLUS_2 [3639] [] [] [] []
IDLE 3642 [(0,0)] 14 [] [] [] [] []
INJECT_T 3643 [(0,1)] D [] [] [] [] []
MERGE 3644 [(0,1),(0,0)] D [] [3646] [] [] [((0,0),(0,1))]
DISCARD 3645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3646 [(0,0)] HALF_D_PLUS_2 [3644] [] [] [] []
IDLE 3647 [(0,0)] 126 [] [] [] [] []
INJECT_T 3648 [(1,0)] D [] [] [] [] []
MERGE 3649 [(1,0),(0,0)] D [] [3651] [] [] [((0,0),(1,0))]
DISCARD 3650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3651 [(0,0)] HALF_D_PLUS_2 [3649] [] [] [] []
IDLE 3652 [(0,0)] 3 [] [] [] [] []
INJECT_T 3653 [(0,1)] D [] [] [] [] []
MERGE 3654 [(0,1),(0,0)] D [] [3656] [] [] [((0,0),(0,1))]
DISCARD 3655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3656 [(0,0)] HALF_D_PLUS_2 [3654] [] [] [] []
IDLE 3657 [(0,0)] 35 [] [] [] [] []
INJECT_T 3658 [(1,0)] D [] [] [] [] []
MERGE 3659 [(1,0),(0,0)] D [] [3661] [] [] [((0,0),(1,0))]
DISCARD 3660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3661 [(0,0)] HALF_D_PLUS_2 [3659] [] [] [] []
IDLE 3662 [(0,0)] 116 [] [] [] [] []
INJECT_T 3663 [(0,1)] D [] [] [] [] []
MERGE 3664 [(0,1),(0,0)] D [] [3666] [] [] [((0,0),(0,1))]
DISCARD 3665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3666 [(0,0)] HALF_D_PLUS_2 [3664] [] [] [] []
IDLE 3667 [(0,0)] 88 [] [] [] [] []
INJECT_T 3668 [(1,0)] D [] [] [] [] []
MERGE 3669 [(1,0),(0,0)] D [] [3671] [] [] [((0,0),(1,0))]
DISCARD 3670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3671 [(0,0)] HALF_D_PLUS_2 [3669] [] [] [] []
IDLE 3672 [(0,0)] 38 [] [] [] [] []
INJECT_T 3673 [(0,1)] D [] [] [] [] []
MERGE 3674 [(0,1),(0,0)] D [] [3676] [] [] [((0,0),(0,1))]
DISCARD 3675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3676 [(0,0)] HALF_D_PLUS_2 [3674] [] [] [] []
IDLE 3677 [(0,0)] 103 [] [] [] [] []
INJECT_T 3678 [(1,0)] D [] [] [] [] []
MERGE 3679 [(1,0),(0,0)] D [] [3681] [] [] [((0,0),(1,0))]
DISCARD 3680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3681 [(0,0)] HALF_D_PLUS_2 [3679] [] [] [] []
IDLE 3682 [(0,0)] 196 [] [] [] [] []
INJECT_T 3683 [(0,1)] D [] [] [] [] []
MERGE 3684 [(0,1),(0,0)] D [] [3686] [] [] [((0,0),(0,1))]
DISCARD 3685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3686 [(0,0)] HALF_D_PLUS_2 [3684] [] [] [] []
IDLE 3687 [(0,0)] 197 [] [] [] [] []
INJECT_T 3688 [(1,0)] D [] [] [] [] []
MERGE 3689 [(1,0),(0,0)] D [] [3691] [] [] [((0,0),(1,0))]
DISCARD 3690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3691 [(0,0)] HALF_D_PLUS_2 [3689] [] [] [] []
IDLE 3692 [(0,0)] 21 [] [] [] [] []
INJECT_T 3693 [(0,1)] D [] [] [] [] []
MERGE 3694 [(0,1),(0,0)] D [] [3696] [] [] [((0,0),(0,1))]
DISCARD 3695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3696 [(0,0)] HALF_D_PLUS_2 [3694] [] [] [] []
IDLE 3697 [(0,0)] 151 [] [] [] [] []
INJECT_T 3698 [(1,0)] D [] [] [] [] []
MERGE 3699 [(1,0),(0,0)] D [] [3701] [] [] [((0,0),(1,0))]
DISCARD 3700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3701 [(0,0)] HALF_D_PLUS_2 [3699] [] [] [] []
IDLE 3702 [(0,0)] 90 [] [] [] [] []
INJECT_T 3703 [(0,1)] D [] [] [] [] []
MERGE 3704 [(0,1),(0,0)] D [] [3706] [] [] [((0,0),(0,1))]
DISCARD 3705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3706 [(0,0)] HALF_D_PLUS_2 [3704] [] [] [] []
IDLE 3707 [(0,0)] 93 [] [] [] [] []
INJECT_T 3708 [(1,0)] D [] [] [] [] []
MERGE 3709 [(1,0),(0,0)] D [] [3711] [] [] [((0,0),(1,0))]
DISCARD 3710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3711 [(0,0)] HALF_D_PLUS_2 [3709] [] [] [] []
IDLE 3712 [(0,0)] 79 [] [] [] [] []
INJECT_T 3713 [(0,1)] D [] [] [] [] []
MERGE 3714 [(0,1),(0,0)] D [] [3716] [] [] [((0,0),(0,1))]
DISCARD 3715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3716 [(0,0)] HALF_D_PLUS_2 [3714] [] [] [] []
IDLE 3717 [(0,0)] 168 [] [] [] [] []
INJECT_T 3718 [(1,0)] D [] [] [] [] []
MERGE 3719 [(1,0),(0,0)] D [] [3721] [] [] [((0,0),(1,0))]
DISCARD 3720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3721 [(0,0)] HALF_D_PLUS_2 [3719] [] [] [] []
IDLE 3722 [(0,0)] 46 [] [] [] [] []
INJECT_T 3723 [(0,1)] D [] [] [] [] []
MERGE 3724 [(0,1),(0,0)] D [] [3726] [] [] [((0,0),(0,1))]
DISCARD 3725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3726 [(0,0)] HALF_D_PLUS_2 [3724] [] [] [] []
IDLE 3727 [(0,0)] 117 [] [] [] [] []
INJECT_T 3728 [(1,0)] D [] [] [] [] []
MERGE 3729 [(1,0),(0,0)] D [] [3731] [] [] [((0,0),(1,0))]
DISCARD 3730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3731 [(0,0)] HALF_D_PLUS_2 [3729] [] [] [] []
IDLE 3732 [(0,0)] 150 [] [] [] [] []
INJECT_T 3733 [(0,1)] D [] [] [] [] []
MERGE 3734 [(0,1),(0,0)] D [] [3736] [] [] [((0,0),(0,1))]
DISCARD 3735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3736 [(0,0)] HALF_D_PLUS_2 [3734] [] [] [] []
IDLE 3737 [(0,0)] 83 [] [] [] [] []
INJECT_T 3738 [(1,0)] D [] [] [] [] []
MERGE 3739 [(1,0),(0,0)] D [] [3741] [] [] [((0,0),(1,0))]
DISCARD 3740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3741 [(0,0)] HALF_D_PLUS_2 [3739] [] [] [] []
IDLE 3742 [(0,0)] 129 [] [] [] [] []
INJECT_T 3743 [(0,1)] D [] [] [] [] []
MERGE 3744 [(0,1),(0,0)] D [] [3746] [] [] [((0,0),(0,1))]
DISCARD 3745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3746 [(0,0)] HALF_D_PLUS_2 [3744] [] [] [] []
IDLE 3747 [(0,0)] 23 [] [] [] [] []
INJECT_T 3748 [(1,0)] D [] [] [] [] []
MERGE 3749 [(1,0),(0,0)] D [] [3751] [] [] [((0,0),(1,0))]
DISCARD 3750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3751 [(0,0)] HALF_D_PLUS_2 [3749] [] [] [] []
IDLE 3752 [(0,0)] 145 [] [] [] [] []
INJECT_T 3753 [(0,1)] D [] [] [] [] []
MERGE 3754 [(0,1),(0,0)] D [] [3756] [] [] [((0,0),(0,1))]
DISCARD 3755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3756 [(0,0)] HALF_D_PLUS_2 [3754] [] [] [] []
IDLE 3757 [(0,0)] 61 [] [] [] [] []
INJECT_T 3758 [(1,0)] D [] [] [] [] []
MERGE 3759 [(1,0),(0,0)] D [] [3761] [] [] [((0,0),(1,0))]
DISCARD 3760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3761 [(0,0)] HALF_D_PLUS_2 [3759] [] [] [] []
IDLE 3762 [(0,0)] 16 [] [] [] [] []
INJECT_T 3763 [(0,1)] D [] [] [] [] []
MERGE 3764 [(0,1),(0,0)] D [] [3766] [] [] [((0,0),(0,1))]
DISCARD 3765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3766 [(0,0)] HALF_D_PLUS_2 [3764] [] [] [] []
IDLE 3767 [(0,0)] 59 [] [] [] [] []
INJECT_T 3768 [(1,0)] D [] [] [] [] []
MERGE 3769 [(1,0),(0,0)] D [] [3771] [] [] [((0,0),(1,0))]
DISCARD 3770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3771 [(0,0)] HALF_D_PLUS_2 [3769] [] [] [] []
IDLE 3772 [(0,0)] 70 [] [] [] [] []
INJECT_T 3773 [(0,1)] D [] [] [] [] []
MERGE 3774 [(0,1),(0,0)] D [] [3776] [] [] [((0,0),(0,1))]
DISCARD 3775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3776 [(0,0)] HALF_D_PLUS_2 [3774] [] [] [] []
IDLE 3777 [(0,0)] 129 [] [] [] [] []
INJECT_T 3778 [(1,0)] D [] [] [] [] []
MERGE 3779 [(1,0),(0,0)] D [] [3781] [] [] [((0,0),(1,0))]
DISCARD 3780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3781 [(0,0)] HALF_D_PLUS_2 [3779] [] [] [] []
IDLE 3782 [(0,0)] 104 [] [] [] [] []
INJECT_T 3783 [(0,1)] D [] [] [] [] []
MERGE 3784 [(0,1),(0,0)] D [] [3786] [] [] [((0,0),(0,1))]
DISCARD 3785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3786 [(0,0)] HALF_D_PLUS_2 [3784] [] [] [] []
IDLE 3787 [(0,0)] 167 [] [] [] [] []
INJECT_T 3788 [(1,0)] D [] [] [] [] []
MERGE 3789 [(1,0),(0,0)] D [] [3791] [] [] [((0,0),(1,0))]
DISCARD 3790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3791 [(0,0)] HALF_D_PLUS_2 [3789] [] [] [] []
IDLE 3792 [(0,0)] 85 [] [] [] [] []
INJECT_T 3793 [(0,1)] D [] [] [] [] []
MERGE 3794 [(0,1),(0,0)] D [] [3796] [] [] [((0,0),(0,1))]
DISCARD 3795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3796 [(0,0)] HALF_D_PLUS_2 [3794] [] [] [] []
IDLE 3797 [(0,0)] 178 [] [] [] [] []
INJECT_T 3798 [(1,0)] D [] [] [] [] []
MERGE 3799 [(1,0),(0,0)] D [] [3801] [] [] [((0,0),(1,0))]
DISCARD 3800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3801 [(0,0)] HALF_D_PLUS_2 [3799] [] [] [] []
IDLE 3802 [(0,0)] 8 [] [] [] [] []
INJECT_T 3803 [(0,1)] D [] [] [] [] []
MERGE 3804 [(0,1),(0,0)] D [] [3806] [] [] [((0,0),(0,1))]
DISCARD 3805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3806 [(0,0)] HALF_D_PLUS_2 [3804] [] [] [] []
IDLE 3807 [(0,0)] 65 [] [] [] [] []
INJECT_T 3808 [(1,0)] D [] [] [] [] []
MERGE 3809 [(1,0),(0,0)] D [] [3811] [] [] [((0,0),(1,0))]
DISCARD 3810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3811 [(0,0)] HALF_D_PLUS_2 [3809] [] [] [] []
IDLE 3812 [(0,0)] 38 [] [] [] [] []
INJECT_T 3813 [(0,1)] D [] [] [] [] []
MERGE 3814 [(0,1),(0,0)] D [] [3816] [] [] [((0,0),(0,1))]
DISCARD 3815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3816 [(0,0)] HALF_D_PLUS_2 [3814] [] [] [] []
IDLE 3817 [(0,0)] 76 [] [] [] [] []
INJECT_T 3818 [(1,0)] D [] [] [] [] []
MERGE 3819 [(1,0),(0,0)] D [] [3821] [] [] [((0,0),(1,0))]
DISCARD 3820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3821 [(0,0)] HALF_D_PLUS_2 [3819] [] [] [] []
IDLE 3822 [(0,0)] 189 [] [] [] [] []
INJECT_T 3823 [(0,1)] D [] [] [] [] []
MERGE 3824 [(0,1),(0,0)] D [] [3826] [] [] [((0,0),(0,1))]
DISCARD 3825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3826 [(0,0)] HALF_D_PLUS_2 [3824] [] [] [] []
IDLE 3827 [(0,0)] 27 [] [] [] [] []
INJECT_T 3828 [(1,0)] D [] [] [] [] []
MERGE 3829 [(1,0),(0,0)] D [] [3831] [] [] [((0,0),(1,0))]
DISCARD 3830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3831 [(0,0)] HALF_D_PLUS_2 [3829] [] [] [] []
IDLE 3832 [(0,0)] 32 [] [] [] [] []
INJECT_T 3833 [(0,1)] D [] [] [] [] []
MERGE 3834 [(0,1),(0,0)] D [] [3836] [] [] [((0,0),(0,1))]
DISCARD 3835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3836 [(0,0)] HALF_D_PLUS_2 [3834] [] [] [] []
IDLE 3837 [(0,0)] 82 [] [] [] [] []
INJECT_T 3838 [(1,0)] D [] [] [] [] []
MERGE 3839 [(1,0),(0,0)] D [] [3841] [] [] [((0,0),(1,0))]
DISCARD 3840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3841 [(0,0)] HALF_D_PLUS_2 [3839] [] [] [] []
IDLE 3842 [(0,0)] 171 [] [] [] [] []
INJECT_T 3843 [(0,1)] D [] [] [] [] []
MERGE 3844 [(0,1),(0,0)] D [] [3846] [] [] [((0,0),(0,1))]
DISCARD 3845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3846 [(0,0)] HALF_D_PLUS_2 [3844] [] [] [] []
IDLE 3847 [(0,0)] 1 [] [] [] [] []
INJECT_T 3848 [(1,0)] D [] [] [] [] []
MERGE 3849 [(1,0),(0,0)] D [] [3851] [] [] [((0,0),(1,0))]
DISCARD 3850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3851 [(0,0)] HALF_D_PLUS_2 [3849] [] [] [] []
IDLE 3852 [(0,0)] 165 [] [] [] [] []
INJECT_T 3853 [(0,1)] D [] [] [] [] []
MERGE 3854 [(0,1),(0,0)] D [] [3856] [] [] [((0,0),(0,1))]
DISCARD 3855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3856 [(0,0)] HALF_D_PLUS_2 [3854] [] [] [] []
IDLE 3857 [(0,0)] 156 [] [] [] [] []
INJECT_T 3858 [(1,0)] D [] [] [] [] []
MERGE 3859 [(1,0),(0,0)] D [] [3861] [] [] [((0,0),(1,0))]
DISCARD 3860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3861 [(0,0)] HALF_D_PLUS_2 [3859] [] [] [] []
IDLE 3862 [(0,0)] 78 [] [] [] [] []
INJECT_T 3863 [(0,1)] D [] [] [] [] []
MERGE 3864 [(0,1),(0,0)] D [] [3866] [] [] [((0,0),(0,1))]
DISCARD 3865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3866 [(0,0)] HALF_D_PLUS_2 [3864] [] [] [] []
IDLE 3867 [(0,0)] 8 [] [] [] [] []
INJECT_T 3868 [(1,0)] D [] [] [] [] []
MERGE 3869 [(1,0),(0,0)] D [] [3871] [] [] [((0,0),(1,0))]
DISCARD 3870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3871 [(0,0)] HALF_D_PLUS_2 [3869] [] [] [] []
IDLE 3872 [(0,0)] 93 [] [] [] [] []
INJECT_T 3873 [(0,1)] D [] [] [] [] []
MERGE 3874 [(0,1),(0,0)] D [] [3876] [] [] [((0,0),(0,1))]
DISCARD 3875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3876 [(0,0)] HALF_D_PLUS_2 [3874] [] [] [] []
IDLE 3877 [(0,0)] 140 [] [] [] [] []
INJECT_T 3878 [(1,0)] D [] [] [] [] []
MERGE 3879 [(1,0),(0,0)] D [] [3881] [] [] [((0,0),(1,0))]
DISCARD 3880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3881 [(0,0)] HALF_D_PLUS_2 [3879] [] [] [] []
IDLE 3882 [(0,0)] 165 [] [] [] [] []
INJECT_T 3883 [(0,1)] D [] [] [] [] []
MERGE 3884 [(0,1),(0,0)] D [] [3886] [] [] [((0,0),(0,1))]
DISCARD 3885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3886 [(0,0)] HALF_D_PLUS_2 [3884] [] [] [] []
IDLE 3887 [(0,0)] 31 [] [] [] [] []
INJECT_T 3888 [(1,0)] D [] [] [] [] []
MERGE 3889 [(1,0),(0,0)] D [] [3891] [] [] [((0,0),(1,0))]
DISCARD 3890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3891 [(0,0)] HALF_D_PLUS_2 [3889] [] [] [] []
IDLE 3892 [(0,0)] 136 [] [] [] [] []
INJECT_T 3893 [(0,1)] D [] [] [] [] []
MERGE 3894 [(0,1),(0,0)] D [] [3896] [] [] [((0,0),(0,1))]
DISCARD 3895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3896 [(0,0)] HALF_D_PLUS_2 [3894] [] [] [] []
IDLE 3897 [(0,0)] 111 [] [] [] [] []
INJECT_T 3898 [(1,0)] D [] [] [] [] []
MERGE 3899 [(1,0),(0,0)] D [] [3901] [] [] [((0,0),(1,0))]
DISCARD 3900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3901 [(0,0)] HALF_D_PLUS_2 [3899] [] [] [] []
IDLE 3902 [(0,0)] 168 [] [] [] [] []
INJECT_T 3903 [(0,1)] D [] [] [] [] []
MERGE 3904 [(0,1),(0,0)] D [] [3906] [] [] [((0,0),(0,1))]
DISCARD 3905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3906 [(0,0)] HALF_D_PLUS_2 [3904] [] [] [] []
IDLE 3907 [(0,0)] 142 [] [] [] [] []
INJECT_T 3908 [(1,0)] D [] [] [] [] []
MERGE 3909 [(1,0),(0,0)] D [] [3911] [] [] [((0,0),(1,0))]
DISCARD 3910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3911 [(0,0)] HALF_D_PLUS_2 [3909] [] [] [] []
IDLE 3912 [(0,0)] 152 [] [] [] [] []
INJECT_T 3913 [(0,1)] D [] [] [] [] []
MERGE 3914 [(0,1),(0,0)] D [] [3916] [] [] [((0,0),(0,1))]
DISCARD 3915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3916 [(0,0)] HALF_D_PLUS_2 [3914] [] [] [] []
IDLE 3917 [(0,0)] 171 [] [] [] [] []
INJECT_T 3918 [(1,0)] D [] [] [] [] []
MERGE 3919 [(1,0),(0,0)] D [] [3921] [] [] [((0,0),(1,0))]
DISCARD 3920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3921 [(0,0)] HALF_D_PLUS_2 [3919] [] [] [] []
IDLE 3922 [(0,0)] 138 [] [] [] [] []
INJECT_T 3923 [(0,1)] D [] [] [] [] []
MERGE 3924 [(0,1),(0,0)] D [] [3926] [] [] [((0,0),(0,1))]
DISCARD 3925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3926 [(0,0)] HALF_D_PLUS_2 [3924] [] [] [] []
IDLE 3927 [(0,0)] 79 [] [] [] [] []
INJECT_T 3928 [(1,0)] D [] [] [] [] []
MERGE 3929 [(1,0),(0,0)] D [] [3931] [] [] [((0,0),(1,0))]
DISCARD 3930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3931 [(0,0)] HALF_D_PLUS_2 [3929] [] [] [] []
IDLE 3932 [(0,0)] 183 [] [] [] [] []
INJECT_T 3933 [(0,1)] D [] [] [] [] []
MERGE 3934 [(0,1),(0,0)] D [] [3936] [] [] [((0,0),(0,1))]
DISCARD 3935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3936 [(0,0)] HALF_D_PLUS_2 [3934] [] [] [] []
IDLE 3937 [(0,0)] 111 [] [] [] [] []
INJECT_T 3938 [(1,0)] D [] [] [] [] []
MERGE 3939 [(1,0),(0,0)] D [] [3941] [] [] [((0,0),(1,0))]
DISCARD 3940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3941 [(0,0)] HALF_D_PLUS_2 [3939] [] [] [] []
IDLE 3942 [(0,0)] 165 [] [] [] [] []
INJECT_T 3943 [(0,1)] D [] [] [] [] []
MERGE 3944 [(0,1),(0,0)] D [] [3946] [] [] [((0,0),(0,1))]
DISCARD 3945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3946 [(0,0)] HALF_D_PLUS_2 [3944] [] [] [] []
IDLE 3947 [(0,0)] 20 [] [] [] [] []
INJECT_T 3948 [(1,0)] D [] [] [] [] []
MERGE 3949 [(1,0),(0,0)] D [] [3951] [] [] [((0,0),(1,0))]
DISCARD 3950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3951 [(0,0)] HALF_D_PLUS_2 [3949] [] [] [] []
IDLE 3952 [(0,0)] 35 [] [] [] [] []
INJECT_T 3953 [(0,1)] D [] [] [] [] []
MERGE 3954 [(0,1),(0,0)] D [] [3956] [] [] [((0,0),(0,1))]
DISCARD 3955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3956 [(0,0)] HALF_D_PLUS_2 [3954] [] [] [] []
IDLE 3957 [(0,0)] 109 [] [] [] [] []
INJECT_T 3958 [(1,0)] D [] [] [] [] []
MERGE 3959 [(1,0),(0,0)] D [] [3961] [] [] [((0,0),(1,0))]
DISCARD 3960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3961 [(0,0)] HALF_D_PLUS_2 [3959] [] [] [] []
IDLE 3962 [(0,0)] 150 [] [] [] [] []
INJECT_T 3963 [(0,1)] D [] [] [] [] []
MERGE 3964 [(0,1),(0,0)] D [] [3966] [] [] [((0,0),(0,1))]
DISCARD 3965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3966 [(0,0)] HALF_D_PLUS_2 [3964] [] [] [] []
IDLE 3967 [(0,0)] 191 [] [] [] [] []
INJECT_T 3968 [(1,0)] D [] [] [] [] []
MERGE 3969 [(1,0),(0,0)] D [] [3971] [] [] [((0,0),(1,0))]
DISCARD 3970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3971 [(0,0)] HALF_D_PLUS_2 [3969] [] [] [] []
IDLE 3972 [(0,0)] 17 [] [] [] [] []
INJECT_T 3973 [(0,1)] D [] [] [] [] []
MERGE 3974 [(0,1),(0,0)] D [] [3976] [] [] [((0,0),(0,1))]
DISCARD 3975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3976 [(0,0)] HALF_D_PLUS_2 [3974] [] [] [] []
IDLE 3977 [(0,0)] 172 [] [] [] [] []
INJECT_T 3978 [(1,0)] D [] [] [] [] []
MERGE 3979 [(1,0),(0,0)] D [] [3981] [] [] [((0,0),(1,0))]
DISCARD 3980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3981 [(0,0)] HALF_D_PLUS_2 [3979] [] [] [] []
IDLE 3982 [(0,0)] 85 [] [] [] [] []
INJECT_T 3983 [(0,1)] D [] [] [] [] []
MERGE 3984 [(0,1),(0,0)] D [] [3986] [] [] [((0,0),(0,1))]
DISCARD 3985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3986 [(0,0)] HALF_D_PLUS_2 [3984] [] [] [] []
IDLE 3987 [(0,0)] 190 [] [] [] [] []
INJECT_T 3988 [(1,0)] D [] [] [] [] []
MERGE 3989 [(1,0),(0,0)] D [] [3991] [] [] [((0,0),(1,0))]
DISCARD 3990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 3991 [(0,0)] HALF_D_PLUS_2 [3989] [] [] [] []
IDLE 3992 [(0,0)] 79 [] [] [] [] []
INJECT_T 3993 [(0,1)] D [] [] [] [] []
MERGE 3994 [(0,1),(0,0)] D [] [3996] [] [] [((0,0),(0,1))]
DISCARD 3995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 3996 [(0,0)] HALF_D_PLUS_2 [3994] [] [] [] []
IDLE 3997 [(0,0)] 184 [] [] [] [] []
INJECT_T 3998 [(1,0)] D [] [] [] [] []
MERGE 3999 [(1,0),(0,0)] D [] [4001] [] [] [((0,0),(1,0))]
DISCARD 4000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4001 [(0,0)] HALF_D_PLUS_2 [3999] [] [] [] []
IDLE 4002 [(0,0)] 40 [] [] [] [] []
INJECT_T 4003 [(0,1)] D [] [] [] [] []
MERGE 4004 [(0,1),(0,0)] D [] [4006] [] [] [((0,0),(0,1))]
DISCARD 4005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4006 [(0,0)] HALF_D_PLUS_2 [4004] [] [] [] []
IDLE 4007 [(0,0)] 68 [] [] [] [] []
INJECT_T 4008 [(1,0)] D [] [] [] [] []
MERGE 4009 [(1,0),(0,0)] D [] [4011] [] [] [((0,0),(1,0))]
DISCARD 4010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4011 [(0,0)] HALF_D_PLUS_2 [4009] [] [] [] []
IDLE 4012 [(0,0)] 188 [] [] [] [] []
INJECT_T 4013 [(0,1)] D [] [] [] [] []
MERGE 4014 [(0,1),(0,0)] D [] [4016] [] [] [((0,0),(0,1))]
DISCARD 4015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4016 [(0,0)] HALF_D_PLUS_2 [4014] [] [] [] []
IDLE 4017 [(0,0)] 197 [] [] [] [] []
INJECT_T 4018 [(1,0)] D [] [] [] [] []
MERGE 4019 [(1,0),(0,0)] D [] [4021] [] [] [((0,0),(1,0))]
DISCARD 4020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4021 [(0,0)] HALF_D_PLUS_2 [4019] [] [] [] []
IDLE 4022 [(0,0)] 19 [] [] [] [] []
INJECT_T 4023 [(0,1)] D [] [] [] [] []
MERGE 4024 [(0,1),(0,0)] D [] [4026] [] [] [((0,0),(0,1))]
DISCARD 4025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4026 [(0,0)] HALF_D_PLUS_2 [4024] [] [] [] []
IDLE 4027 [(0,0)] 29 [] [] [] [] []
INJECT_T 4028 [(1,0)] D [] [] [] [] []
MERGE 4029 [(1,0),(0,0)] D [] [4031] [] [] [((0,0),(1,0))]
DISCARD 4030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4031 [(0,0)] HALF_D_PLUS_2 [4029] [] [] [] []
INJECT_T 4032 [(0,1)] D [] [] [] [] []
MERGE 4033 [(0,1),(0,0)] D [] [4035] [] [] [((0,0),(0,1))]
DISCARD 4034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4035 [(0,0)] HALF_D_PLUS_2 [4033] [] [] [] []
IDLE 4036 [(0,0)] 187 [] [] [] [] []
INJECT_T 4037 [(1,0)] D [] [] [] [] []
MERGE 4038 [(1,0),(0,0)] D [] [4040] [] [] [((0,0),(1,0))]
DISCARD 4039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4040 [(0,0)] HALF_D_PLUS_2 [4038] [] [] [] []
IDLE 4041 [(0,0)] 64 [] [] [] [] []
INJECT_T 4042 [(0,1)] D [] [] [] [] []
MERGE 4043 [(0,1),(0,0)] D [] [4045] [] [] [((0,0),(0,1))]
DISCARD 4044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4045 [(0,0)] HALF_D_PLUS_2 [4043] [] [] [] []
IDLE 4046 [(0,0)] 106 [] [] [] [] []
INJECT_T 4047 [(1,0)] D [] [] [] [] []
MERGE 4048 [(1,0),(0,0)] D [] [4050] [] [] [((0,0),(1,0))]
DISCARD 4049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4050 [(0,0)] HALF_D_PLUS_2 [4048] [] [] [] []
IDLE 4051 [(0,0)] 199 [] [] [] [] []
INJECT_T 4052 [(0,1)] D [] [] [] [] []
MERGE 4053 [(0,1),(0,0)] D [] [4055] [] [] [((0,0),(0,1))]
DISCARD 4054 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4055 [(0,0)] HALF_D_PLUS_2 [4053] [] [] [] []
IDLE 4056 [(0,0)] 168 [] [] [] [] []
INJECT_T 4057 [(1,0)] D [] [] [] [] []
MERGE 4058 [(1,0),(0,0)] D [] [4060] [] [] [((0,0),(1,0))]
DISCARD 4059 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4060 [(0,0)] HALF_D_PLUS_2 [4058] [] [] [] []
IDLE 4061 [(0,0)] 53 [] [] [] [] []
INJECT_T 4062 [(0,1)] D [] [] [] [] []
MERGE 4063 [(0,1),(0,0)] D [] [4065] [] [] [((0,0),(0,1))]
DISCARD 4064 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4065 [(0,0)] HALF_D_PLUS_2 [4063] [] [] [] []
IDLE 4066 [(0,0)] 75 [] [] [] [] []
INJECT_T 4067 [(1,0)] D [] [] [] [] []
MERGE 4068 [(1,0),(0,0)] D [] [4070] [] [] [((0,0),(1,0))]
DISCARD 4069 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4070 [(0,0)] HALF_D_PLUS_2 [4068] [] [] [] []
IDLE 4071 [(0,0)] 166 [] [] [] [] []
INJECT_T 4072 [(0,1)] D [] [] [] [] []
MERGE 4073 [(0,1),(0,0)] D [] [4075] [] [] [((0,0),(0,1))]
DISCARD 4074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4075 [(0,0)] HALF_D_PLUS_2 [4073] [] [] [] []
IDLE 4076 [(0,0)] 99 [] [] [] [] []
INJECT_T 4077 [(1,0)] D [] [] [] [] []
MERGE 4078 [(1,0),(0,0)] D [] [4080] [] [] [((0,0),(1,0))]
DISCARD 4079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4080 [(0,0)] HALF_D_PLUS_2 [4078] [] [] [] []
IDLE 4081 [(0,0)] 34 [] [] [] [] []
INJECT_T 4082 [(0,1)] D [] [] [] [] []
MERGE 4083 [(0,1),(0,0)] D [] [4085] [] [] [((0,0),(0,1))]
DISCARD 4084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4085 [(0,0)] HALF_D_PLUS_2 [4083] [] [] [] []
IDLE 4086 [(0,0)] 189 [] [] [] [] []
INJECT_T 4087 [(1,0)] D [] [] [] [] []
MERGE 4088 [(1,0),(0,0)] D [] [4090] [] [] [((0,0),(1,0))]
DISCARD 4089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4090 [(0,0)] HALF_D_PLUS_2 [4088] [] [] [] []
IDLE 4091 [(0,0)] 117 [] [] [] [] []
INJECT_T 4092 [(0,1)] D [] [] [] [] []
MERGE 4093 [(0,1),(0,0)] D [] [4095] [] [] [((0,0),(0,1))]
DISCARD 4094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4095 [(0,0)] HALF_D_PLUS_2 [4093] [] [] [] []
IDLE 4096 [(0,0)] 156 [] [] [] [] []
INJECT_T 4097 [(1,0)] D [] [] [] [] []
MERGE 4098 [(1,0),(0,0)] D [] [4100] [] [] [((0,0),(1,0))]
DISCARD 4099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4100 [(0,0)] HALF_D_PLUS_2 [4098] [] [] [] []
IDLE 4101 [(0,0)] 192 [] [] [] [] []
INJECT_T 4102 [(0,1)] D [] [] [] [] []
MERGE 4103 [(0,1),(0,0)] D [] [4105] [] [] [((0,0),(0,1))]
DISCARD 4104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4105 [(0,0)] HALF_D_PLUS_2 [4103] [] [] [] []
IDLE 4106 [(0,0)] 122 [] [] [] [] []
INJECT_T 4107 [(1,0)] D [] [] [] [] []
MERGE 4108 [(1,0),(0,0)] D [] [4110] [] [] [((0,0),(1,0))]
DISCARD 4109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4110 [(0,0)] HALF_D_PLUS_2 [4108] [] [] [] []
IDLE 4111 [(0,0)] 144 [] [] [] [] []
INJECT_T 4112 [(0,1)] D [] [] [] [] []
MERGE 4113 [(0,1),(0,0)] D [] [4115] [] [] [((0,0),(0,1))]
DISCARD 4114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4115 [(0,0)] HALF_D_PLUS_2 [4113] [] [] [] []
IDLE 4116 [(0,0)] 172 [] [] [] [] []
INJECT_T 4117 [(1,0)] D [] [] [] [] []
MERGE 4118 [(1,0),(0,0)] D [] [4120] [] [] [((0,0),(1,0))]
DISCARD 4119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4120 [(0,0)] HALF_D_PLUS_2 [4118] [] [] [] []
IDLE 4121 [(0,0)] 197 [] [] [] [] []
INJECT_T 4122 [(0,1)] D [] [] [] [] []
MERGE 4123 [(0,1),(0,0)] D [] [4125] [] [] [((0,0),(0,1))]
DISCARD 4124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4125 [(0,0)] HALF_D_PLUS_2 [4123] [] [] [] []
IDLE 4126 [(0,0)] 107 [] [] [] [] []
INJECT_T 4127 [(1,0)] D [] [] [] [] []
MERGE 4128 [(1,0),(0,0)] D [] [4130] [] [] [((0,0),(1,0))]
DISCARD 4129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4130 [(0,0)] HALF_D_PLUS_2 [4128] [] [] [] []
IDLE 4131 [(0,0)] 115 [] [] [] [] []
INJECT_T 4132 [(0,1)] D [] [] [] [] []
MERGE 4133 [(0,1),(0,0)] D [] [4135] [] [] [((0,0),(0,1))]
DISCARD 4134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4135 [(0,0)] HALF_D_PLUS_2 [4133] [] [] [] []
IDLE 4136 [(0,0)] 134 [] [] [] [] []
INJECT_T 4137 [(1,0)] D [] [] [] [] []
MERGE 4138 [(1,0),(0,0)] D [] [4140] [] [] [((0,0),(1,0))]
DISCARD 4139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4140 [(0,0)] HALF_D_PLUS_2 [4138] [] [] [] []
IDLE 4141 [(0,0)] 197 [] [] [] [] []
INJECT_T 4142 [(0,1)] D [] [] [] [] []
MERGE 4143 [(0,1),(0,0)] D [] [4145] [] [] [((0,0),(0,1))]
DISCARD 4144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4145 [(0,0)] HALF_D_PLUS_2 [4143] [] [] [] []
IDLE 4146 [(0,0)] 90 [] [] [] [] []
INJECT_T 4147 [(1,0)] D [] [] [] [] []
MERGE 4148 [(1,0),(0,0)] D [] [4150] [] [] [((0,0),(1,0))]
DISCARD 4149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4150 [(0,0)] HALF_D_PLUS_2 [4148] [] [] [] []
IDLE 4151 [(0,0)] 168 [] [] [] [] []
INJECT_T 4152 [(0,1)] D [] [] [] [] []
MERGE 4153 [(0,1),(0,0)] D [] [4155] [] [] [((0,0),(0,1))]
DISCARD 4154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4155 [(0,0)] HALF_D_PLUS_2 [4153] [] [] [] []
IDLE 4156 [(0,0)] 55 [] [] [] [] []
INJECT_T 4157 [(1,0)] D [] [] [] [] []
MERGE 4158 [(1,0),(0,0)] D [] [4160] [] [] [((0,0),(1,0))]
DISCARD 4159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4160 [(0,0)] HALF_D_PLUS_2 [4158] [] [] [] []
IDLE 4161 [(0,0)] 156 [] [] [] [] []
INJECT_T 4162 [(0,1)] D [] [] [] [] []
MERGE 4163 [(0,1),(0,0)] D [] [4165] [] [] [((0,0),(0,1))]
DISCARD 4164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4165 [(0,0)] HALF_D_PLUS_2 [4163] [] [] [] []
IDLE 4166 [(0,0)] 22 [] [] [] [] []
INJECT_T 4167 [(1,0)] D [] [] [] [] []
MERGE 4168 [(1,0),(0,0)] D [] [4170] [] [] [((0,0),(1,0))]
DISCARD 4169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4170 [(0,0)] HALF_D_PLUS_2 [4168] [] [] [] []
IDLE 4171 [(0,0)] 178 [] [] [] [] []
INJECT_T 4172 [(0,1)] D [] [] [] [] []
MERGE 4173 [(0,1),(0,0)] D [] [4175] [] [] [((0,0),(0,1))]
DISCARD 4174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4175 [(0,0)] HALF_D_PLUS_2 [4173] [] [] [] []
IDLE 4176 [(0,0)] 68 [] [] [] [] []
INJECT_T 4177 [(1,0)] D [] [] [] [] []
MERGE 4178 [(1,0),(0,0)] D [] [4180] [] [] [((0,0),(1,0))]
DISCARD 4179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4180 [(0,0)] HALF_D_PLUS_2 [4178] [] [] [] []
IDLE 4181 [(0,0)] 126 [] [] [] [] []
INJECT_T 4182 [(0,1)] D [] [] [] [] []
MERGE 4183 [(0,1),(0,0)] D [] [4185] [] [] [((0,0),(0,1))]
DISCARD 4184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4185 [(0,0)] HALF_D_PLUS_2 [4183] [] [] [] []
IDLE 4186 [(0,0)] 28 [] [] [] [] []
INJECT_T 4187 [(1,0)] D [] [] [] [] []
MERGE 4188 [(1,0),(0,0)] D [] [4190] [] [] [((0,0),(1,0))]
DISCARD 4189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4190 [(0,0)] HALF_D_PLUS_2 [4188] [] [] [] []
IDLE 4191 [(0,0)] 71 [] [] [] [] []
INJECT_T 4192 [(0,1)] D [] [] [] [] []
MERGE 4193 [(0,1),(0,0)] D [] [4195] [] [] [((0,0),(0,1))]
DISCARD 4194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4195 [(0,0)] HALF_D_PLUS_2 [4193] [] [] [] []
IDLE 4196 [(0,0)] 19 [] [] [] [] []
INJECT_T 4197 [(1,0)] D [] [] [] [] []
MERGE 4198 [(1,0),(0,0)] D [] [4200] [] [] [((0,0),(1,0))]
DISCARD 4199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4200 [(0,0)] HALF_D_PLUS_2 [4198] [] [] [] []
IDLE 4201 [(0,0)] 106 [] [] [] [] []
INJECT_T 4202 [(0,1)] D [] [] [] [] []
MERGE 4203 [(0,1),(0,0)] D [] [4205] [] [] [((0,0),(0,1))]
DISCARD 4204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4205 [(0,0)] HALF_D_PLUS_2 [4203] [] [] [] []
IDLE 4206 [(0,0)] 198 [] [] [] [] []
INJECT_T 4207 [(1,0)] D [] [] [] [] []
MERGE 4208 [(1,0),(0,0)] D [] [4210] [] [] [((0,0),(1,0))]
DISCARD 4209 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4210 [(0,0)] HALF_D_PLUS_2 [4208] [] [] [] []
IDLE 4211 [(0,0)] 45 [] [] [] [] []
INJECT_T 4212 [(0,1)] D [] [] [] [] []
MERGE 4213 [(0,1),(0,0)] D [] [4215] [] [] [((0,0),(0,1))]
DISCARD 4214 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4215 [(0,0)] HALF_D_PLUS_2 [4213] [] [] [] []
IDLE 4216 [(0,0)] 54 [] [] [] [] []
INJECT_T 4217 [(1,0)] D [] [] [] [] []
MERGE 4218 [(1,0),(0,0)] D [] [4220] [] [] [((0,0),(1,0))]
DISCARD 4219 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4220 [(0,0)] HALF_D_PLUS_2 [4218] [] [] [] []
IDLE 4221 [(0,0)] 156 [] [] [] [] []
INJECT_T 4222 [(0,1)] D [] [] [] [] []
MERGE 4223 [(0,1),(0,0)] D [] [4225] [] [] [((0,0),(0,1))]
DISCARD 4224 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4225 [(0,0)] HALF_D_PLUS_2 [4223] [] [] [] []
IDLE 4226 [(0,0)] 37 [] [] [] [] []
INJECT_T 4227 [(1,0)] D [] [] [] [] []
MERGE 4228 [(1,0),(0,0)] D [] [4230] [] [] [((0,0),(1,0))]
DISCARD 4229 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4230 [(0,0)] HALF_D_PLUS_2 [4228] [] [] [] []
IDLE 4231 [(0,0)] 34 [] [] [] [] []
INJECT_T 4232 [(0,1)] D [] [] [] [] []
MERGE 4233 [(0,1),(0,0)] D [] [4235] [] [] [((0,0),(0,1))]
DISCARD 4234 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4235 [(0,0)] HALF_D_PLUS_2 [4233] [] [] [] []
IDLE 4236 [(0,0)] 43 [] [] [] [] []
INJECT_T 4237 [(1,0)] D [] [] [] [] []
MERGE 4238 [(1,0),(0,0)] D [] [4240] [] [] [((0,0),(1,0))]
DISCARD 4239 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4240 [(0,0)] HALF_D_PLUS_2 [4238] [] [] [] []
IDLE 4241 [(0,0)] 116 [] [] [] [] []
INJECT_T 4242 [(0,1)] D [] [] [] [] []
MERGE 4243 [(0,1),(0,0)] D [] [4245] [] [] [((0,0),(0,1))]
DISCARD 4244 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4245 [(0,0)] HALF_D_PLUS_2 [4243] [] [] [] []
IDLE 4246 [(0,0)] 101 [] [] [] [] []
INJECT_T 4247 [(1,0)] D [] [] [] [] []
MERGE 4248 [(1,0),(0,0)] D [] [4250] [] [] [((0,0),(1,0))]
DISCARD 4249 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4250 [(0,0)] HALF_D_PLUS_2 [4248] [] [] [] []
IDLE 4251 [(0,0)] 107 [] [] [] [] []
INJECT_T 4252 [(0,1)] D [] [] [] [] []
MERGE 4253 [(0,1),(0,0)] D [] [4255] [] [] [((0,0),(0,1))]
DISCARD 4254 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4255 [(0,0)] HALF_D_PLUS_2 [4253] [] [] [] []
IDLE 4256 [(0,0)] 5 [] [] [] [] []
INJECT_T 4257 [(1,0)] D [] [] [] [] []
MERGE 4258 [(1,0),(0,0)] D [] [4260] [] [] [((0,0),(1,0))]
DISCARD 4259 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4260 [(0,0)] HALF_D_PLUS_2 [4258] [] [] [] []
IDLE 4261 [(0,0)] 135 [] [] [] [] []
INJECT_T 4262 [(0,1)] D [] [] [] [] []
MERGE 4263 [(0,1),(0,0)] D [] [4265] [] [] [((0,0),(0,1))]
DISCARD 4264 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4265 [(0,0)] HALF_D_PLUS_2 [4263] [] [] [] []
IDLE 4266 [(0,0)] 63 [] [] [] [] []
INJECT_T 4267 [(1,0)] D [] [] [] [] []
MERGE 4268 [(1,0),(0,0)] D [] [4270] [] [] [((0,0),(1,0))]
DISCARD 4269 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4270 [(0,0)] HALF_D_PLUS_2 [4268] [] [] [] []
IDLE 4271 [(0,0)] 152 [] [] [] [] []
INJECT_T 4272 [(0,1)] D [] [] [] [] []
MERGE 4273 [(0,1),(0,0)] D [] [4275] [] [] [((0,0),(0,1))]
DISCARD 4274 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4275 [(0,0)] HALF_D_PLUS_2 [4273] [] [] [] []
IDLE 4276 [(0,0)] 167 [] [] [] [] []
INJECT_T 4277 [(1,0)] D [] [] [] [] []
MERGE 4278 [(1,0),(0,0)] D [] [4280] [] [] [((0,0),(1,0))]
DISCARD 4279 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4280 [(0,0)] HALF_D_PLUS_2 [4278] [] [] [] []
IDLE 4281 [(0,0)] 22 [] [] [] [] []
INJECT_T 4282 [(0,1)] D [] [] [] [] []
MERGE 4283 [(0,1),(0,0)] D [] [4285] [] [] [((0,0),(0,1))]
DISCARD 4284 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4285 [(0,0)] HALF_D_PLUS_2 [4283] [] [] [] []
IDLE 4286 [(0,0)] 59 [] [] [] [] []
INJECT_T 4287 [(1,0)] D [] [] [] [] []
MERGE 4288 [(1,0),(0,0)] D [] [4290] [] [] [((0,0),(1,0))]
DISCARD 4289 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4290 [(0,0)] HALF_D_PLUS_2 [4288] [] [] [] []
IDLE 4291 [(0,0)] 125 [] [] [] [] []
INJECT_T 4292 [(0,1)] D [] [] [] [] []
MERGE 4293 [(0,1),(0,0)] D [] [4295] [] [] [((0,0),(0,1))]
DISCARD 4294 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4295 [(0,0)] HALF_D_PLUS_2 [4293] [] [] [] []
IDLE 4296 [(0,0)] 35 [] [] [] [] []
INJECT_T 4297 [(1,0)] D [] [] [] [] []
MERGE 4298 [(1,0),(0,0)] D [] [4300] [] [] [((0,0),(1,0))]
DISCARD 4299 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4300 [(0,0)] HALF_D_PLUS_2 [4298] [] [] [] []
IDLE 4301 [(0,0)] 83 [] [] [] [] []
INJECT_T 4302 [(0,1)] D [] [] [] [] []
MERGE 4303 [(0,1),(0,0)] D [] [4305] [] [] [((0,0),(0,1))]
DISCARD 4304 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4305 [(0,0)] HALF_D_PLUS_2 [4303] [] [] [] []
IDLE 4306 [(0,0)] 70 [] [] [] [] []
INJECT_T 4307 [(1,0)] D [] [] [] [] []
MERGE 4308 [(1,0),(0,0)] D [] [4310] [] [] [((0,0),(1,0))]
DISCARD 4309 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4310 [(0,0)] HALF_D_PLUS_2 [4308] [] [] [] []
IDLE 4311 [(0,0)] 123 [] [] [] [] []
INJECT_T 4312 [(0,1)] D [] [] [] [] []
MERGE 4313 [(0,1),(0,0)] D [] [4315] [] [] [((0,0),(0,1))]
DISCARD 4314 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4315 [(0,0)] HALF_D_PLUS_2 [4313] [] [] [] []
IDLE 4316 [(0,0)] 149 [] [] [] [] []
INJECT_T 4317 [(1,0)] D [] [] [] [] []
MERGE 4318 [(1,0),(0,0)] D [] [4320] [] [] [((0,0),(1,0))]
DISCARD 4319 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4320 [(0,0)] HALF_D_PLUS_2 [4318] [] [] [] []
IDLE 4321 [(0,0)] 139 [] [] [] [] []
INJECT_T 4322 [(0,1)] D [] [] [] [] []
MERGE 4323 [(0,1),(0,0)] D [] [4325] [] [] [((0,0),(0,1))]
DISCARD 4324 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4325 [(0,0)] HALF_D_PLUS_2 [4323] [] [] [] []
IDLE 4326 [(0,0)] 63 [] [] [] [] []
INJECT_T 4327 [(1,0)] D [] [] [] [] []
MERGE 4328 [(1,0),(0,0)] D [] [4330] [] [] [((0,0),(1,0))]
DISCARD 4329 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4330 [(0,0)] HALF_D_PLUS_2 [4328] [] [] [] []
IDLE 4331 [(0,0)] 117 [] [] [] [] []
INJECT_T 4332 [(0,1)] D [] [] [] [] []
MERGE 4333 [(0,1),(0,0)] D [] [4335] [] [] [((0,0),(0,1))]
DISCARD 4334 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4335 [(0,0)] HALF_D_PLUS_2 [4333] [] [] [] []
IDLE 4336 [(0,0)] 161 [] [] [] [] []
INJECT_T 4337 [(1,0)] D [] [] [] [] []
MERGE 4338 [(1,0),(0,0)] D [] [4340] [] [] [((0,0),(1,0))]
DISCARD 4339 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4340 [(0,0)] HALF_D_PLUS_2 [4338] [] [] [] []
IDLE 4341 [(0,0)] 147 [] [] [] [] []
INJECT_T 4342 [(0,1)] D [] [] [] [] []
MERGE 4343 [(0,1),(0,0)] D [] [4345] [] [] [((0,0),(0,1))]
DISCARD 4344 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4345 [(0,0)] HALF_D_PLUS_2 [4343] [] [] [] []
IDLE 4346 [(0,0)] 158 [] [] [] [] []
INJECT_T 4347 [(1,0)] D [] [] [] [] []
MERGE 4348 [(1,0),(0,0)] D [] [4350] [] [] [((0,0),(1,0))]
DISCARD 4349 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4350 [(0,0)] HALF_D_PLUS_2 [4348] [] [] [] []
IDLE 4351 [(0,0)] 104 [] [] [] [] []
INJECT_T 4352 [(0,1)] D [] [] [] [] []
MERGE 4353 [(0,1),(0,0)] D [] [4355] [] [] [((0,0),(0,1))]
DISCARD 4354 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4355 [(0,0)] HALF_D_PLUS_2 [4353] [] [] [] []
IDLE 4356 [(0,0)] 116 [] [] [] [] []
INJECT_T 4357 [(1,0)] D [] [] [] [] []
MERGE 4358 [(1,0),(0,0)] D [] [4360] [] [] [((0,0),(1,0))]
DISCARD 4359 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4360 [(0,0)] HALF_D_PLUS_2 [4358] [] [] [] []
IDLE 4361 [(0,0)] 93 [] [] [] [] []
INJECT_T 4362 [(0,1)] D [] [] [] [] []
MERGE 4363 [(0,1),(0,0)] D [] [4365] [] [] [((0,0),(0,1))]
DISCARD 4364 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4365 [(0,0)] HALF_D_PLUS_2 [4363] [] [] [] []
IDLE 4366 [(0,0)] 123 [] [] [] [] []
INJECT_T 4367 [(1,0)] D [] [] [] [] []
MERGE 4368 [(1,0),(0,0)] D [] [4370] [] [] [((0,0),(1,0))]
DISCARD 4369 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4370 [(0,0)] HALF_D_PLUS_2 [4368] [] [] [] []
IDLE 4371 [(0,0)] 57 [] [] [] [] []
INJECT_T 4372 [(0,1)] D [] [] [] [] []
MERGE 4373 [(0,1),(0,0)] D [] [4375] [] [] [((0,0),(0,1))]
DISCARD 4374 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4375 [(0,0)] HALF_D_PLUS_2 [4373] [] [] [] []
IDLE 4376 [(0,0)] 92 [] [] [] [] []
INJECT_T 4377 [(1,0)] D [] [] [] [] []
MERGE 4378 [(1,0),(0,0)] D [] [4380] [] [] [((0,0),(1,0))]
DISCARD 4379 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4380 [(0,0)] HALF_D_PLUS_2 [4378] [] [] [] []
IDLE 4381 [(0,0)] 46 [] [] [] [] []
INJECT_T 4382 [(0,1)] D [] [] [] [] []
MERGE 4383 [(0,1),(0,0)] D [] [4385] [] [] [((0,0),(0,1))]
DISCARD 4384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4385 [(0,0)] HALF_D_PLUS_2 [4383] [] [] [] []
IDLE 4386 [(0,0)] 101 [] [] [] [] []
INJECT_T 4387 [(1,0)] D [] [] [] [] []
MERGE 4388 [(1,0),(0,0)] D [] [4390] [] [] [((0,0),(1,0))]
DISCARD 4389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4390 [(0,0)] HALF_D_PLUS_2 [4388] [] [] [] []
IDLE 4391 [(0,0)] 139 [] [] [] [] []
INJECT_T 4392 [(0,1)] D [] [] [] [] []
MERGE 4393 [(0,1),(0,0)] D [] [4395] [] [] [((0,0),(0,1))]
DISCARD 4394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4395 [(0,0)] HALF_D_PLUS_2 [4393] [] [] [] []
IDLE 4396 [(0,0)] 157 [] [] [] [] []
INJECT_T 4397 [(1,0)] D [] [] [] [] []
MERGE 4398 [(1,0),(0,0)] D [] [4400] [] [] [((0,0),(1,0))]
DISCARD 4399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4400 [(0,0)] HALF_D_PLUS_2 [4398] [] [] [] []
IDLE 4401 [(0,0)] 139 [] [] [] [] []
INJECT_T 4402 [(0,1)] D [] [] [] [] []
MERGE 4403 [(0,1),(0,0)] D [] [4405] [] [] [((0,0),(0,1))]
DISCARD 4404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4405 [(0,0)] HALF_D_PLUS_2 [4403] [] [] [] []
IDLE 4406 [(0,0)] 35 [] [] [] [] []
INJECT_T 4407 [(1,0)] D [] [] [] [] []
MERGE 4408 [(1,0),(0,0)] D [] [4410] [] [] [((0,0),(1,0))]
DISCARD 4409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4410 [(0,0)] HALF_D_PLUS_2 [4408] [] [] [] []
IDLE 4411 [(0,0)] 39 [] [] [] [] []
INJECT_T 4412 [(0,1)] D [] [] [] [] []
MERGE 4413 [(0,1),(0,0)] D [] [4415] [] [] [((0,0),(0,1))]
DISCARD 4414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4415 [(0,0)] HALF_D_PLUS_2 [4413] [] [] [] []
IDLE 4416 [(0,0)] 75 [] [] [] [] []
INJECT_T 4417 [(1,0)] D [] [] [] [] []
MERGE 4418 [(1,0),(0,0)] D [] [4420] [] [] [((0,0),(1,0))]
DISCARD 4419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4420 [(0,0)] HALF_D_PLUS_2 [4418] [] [] [] []
IDLE 4421 [(0,0)] 195 [] [] [] [] []
INJECT_T 4422 [(0,1)] D [] [] [] [] []
MERGE 4423 [(0,1),(0,0)] D [] [4425] [] [] [((0,0),(0,1))]
DISCARD 4424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4425 [(0,0)] HALF_D_PLUS_2 [4423] [] [] [] []
IDLE 4426 [(0,0)] 5 [] [] [] [] []
INJECT_T 4427 [(1,0)] D [] [] [] [] []
MERGE 4428 [(1,0),(0,0)] D [] [4430] [] [] [((0,0),(1,0))]
DISCARD 4429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4430 [(0,0)] HALF_D_PLUS_2 [4428] [] [] [] []
IDLE 4431 [(0,0)] 134 [] [] [] [] []
INJECT_T 4432 [(0,1)] D [] [] [] [] []
MERGE 4433 [(0,1),(0,0)] D [] [4435] [] [] [((0,0),(0,1))]
DISCARD 4434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4435 [(0,0)] HALF_D_PLUS_2 [4433] [] [] [] []
IDLE 4436 [(0,0)] 59 [] [] [] [] []
INJECT_T 4437 [(1,0)] D [] [] [] [] []
MERGE 4438 [(1,0),(0,0)] D [] [4440] [] [] [((0,0),(1,0))]
DISCARD 4439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4440 [(0,0)] HALF_D_PLUS_2 [4438] [] [] [] []
IDLE 4441 [(0,0)] 106 [] [] [] [] []
INJECT_T 4442 [(0,1)] D [] [] [] [] []
MERGE 4443 [(0,1),(0,0)] D [] [4445] [] [] [((0,0),(0,1))]
DISCARD 4444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4445 [(0,0)] HALF_D_PLUS_2 [4443] [] [] [] []
IDLE 4446 [(0,0)] 17 [] [] [] [] []
INJECT_T 4447 [(1,0)] D [] [] [] [] []
MERGE 4448 [(1,0),(0,0)] D [] [4450] [] [] [((0,0),(1,0))]
DISCARD 4449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4450 [(0,0)] HALF_D_PLUS_2 [4448] [] [] [] []
IDLE 4451 [(0,0)] 169 [] [] [] [] []
INJECT_T 4452 [(0,1)] D [] [] [] [] []
MERGE 4453 [(0,1),(0,0)] D [] [4455] [] [] [((0,0),(0,1))]
DISCARD 4454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4455 [(0,0)] HALF_D_PLUS_2 [4453] [] [] [] []
IDLE 4456 [(0,0)] 175 [] [] [] [] []
INJECT_T 4457 [(1,0)] D [] [] [] [] []
MERGE 4458 [(1,0),(0,0)] D [] [4460] [] [] [((0,0),(1,0))]
DISCARD 4459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4460 [(0,0)] HALF_D_PLUS_2 [4458] [] [] [] []
IDLE 4461 [(0,0)] 97 [] [] [] [] []
INJECT_T 4462 [(0,1)] D [] [] [] [] []
MERGE 4463 [(0,1),(0,0)] D [] [4465] [] [] [((0,0),(0,1))]
DISCARD 4464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4465 [(0,0)] HALF_D_PLUS_2 [4463] [] [] [] []
IDLE 4466 [(0,0)] 156 [] [] [] [] []
INJECT_T 4467 [(1,0)] D [] [] [] [] []
MERGE 4468 [(1,0),(0,0)] D [] [4470] [] [] [((0,0),(1,0))]
DISCARD 4469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4470 [(0,0)] HALF_D_PLUS_2 [4468] [] [] [] []
IDLE 4471 [(0,0)] 95 [] [] [] [] []
INJECT_T 4472 [(0,1)] D [] [] [] [] []
MERGE 4473 [(0,1),(0,0)] D [] [4475] [] [] [((0,0),(0,1))]
DISCARD 4474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4475 [(0,0)] HALF_D_PLUS_2 [4473] [] [] [] []
IDLE 4476 [(0,0)] 146 [] [] [] [] []
INJECT_T 4477 [(1,0)] D [] [] [] [] []
MERGE 4478 [(1,0),(0,0)] D [] [4480] [] [] [((0,0),(1,0))]
DISCARD 4479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4480 [(0,0)] HALF_D_PLUS_2 [4478] [] [] [] []
IDLE 4481 [(0,0)] 51 [] [] [] [] []
INJECT_T 4482 [(0,1)] D [] [] [] [] []
MERGE 4483 [(0,1),(0,0)] D [] [4485] [] [] [((0,0),(0,1))]
DISCARD 4484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4485 [(0,0)] HALF_D_PLUS_2 [4483] [] [] [] []
IDLE 4486 [(0,0)] 63 [] [] [] [] []
INJECT_T 4487 [(1,0)] D [] [] [] [] []
MERGE 4488 [(1,0),(0,0)] D [] [4490] [] [] [((0,0),(1,0))]
DISCARD 4489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4490 [(0,0)] HALF_D_PLUS_2 [4488] [] [] [] []
IDLE 4491 [(0,0)] 31 [] [] [] [] []
INJECT_T 4492 [(0,1)] D [] [] [] [] []
MERGE 4493 [(0,1),(0,0)] D [] [4495] [] [] [((0,0),(0,1))]
DISCARD 4494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4495 [(0,0)] HALF_D_PLUS_2 [4493] [] [] [] []
IDLE 4496 [(0,0)] 91 [] [] [] [] []
INJECT_T 4497 [(1,0)] D [] [] [] [] []
MERGE 4498 [(1,0),(0,0)] D [] [4500] [] [] [((0,0),(1,0))]
DISCARD 4499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4500 [(0,0)] HALF_D_PLUS_2 [4498] [] [] [] []
IDLE 4501 [(0,0)] 143 [] [] [] [] []
INJECT_T 4502 [(0,1)] D [] [] [] [] []
MERGE 4503 [(0,1),(0,0)] D [] [4505] [] [] [((0,0),(0,1))]
DISCARD 4504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4505 [(0,0)] HALF_D_PLUS_2 [4503] [] [] [] []
IDLE 4506 [(0,0)] 157 [] [] [] [] []
INJECT_T 4507 [(1,0)] D [] [] [] [] []
MERGE 4508 [(1,0),(0,0)] D [] [4510] [] [] [((0,0),(1,0))]
DISCARD 4509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4510 [(0,0)] HALF_D_PLUS_2 [4508] [] [] [] []
IDLE 4511 [(0,0)] 169 [] [] [] [] []
INJECT_T 4512 [(0,1)] D [] [] [] [] []
MERGE 4513 [(0,1),(0,0)] D [] [4515] [] [] [((0,0),(0,1))]
DISCARD 4514 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4515 [(0,0)] HALF_D_PLUS_2 [4513] [] [] [] []
IDLE 4516 [(0,0)] 38 [] [] [] [] []
INJECT_T 4517 [(1,0)] D [] [] [] [] []
MERGE 4518 [(1,0),(0,0)] D [] [4520] [] [] [((0,0),(1,0))]
DISCARD 4519 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4520 [(0,0)] HALF_D_PLUS_2 [4518] [] [] [] []
IDLE 4521 [(0,0)] 136 [] [] [] [] []
INJECT_T 4522 [(0,1)] D [] [] [] [] []
MERGE 4523 [(0,1),(0,0)] D [] [4525] [] [] [((0,0),(0,1))]
DISCARD 4524 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4525 [(0,0)] HALF_D_PLUS_2 [4523] [] [] [] []
IDLE 4526 [(0,0)] 54 [] [] [] [] []
INJECT_T 4527 [(1,0)] D [] [] [] [] []
MERGE 4528 [(1,0),(0,0)] D [] [4530] [] [] [((0,0),(1,0))]
DISCARD 4529 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4530 [(0,0)] HALF_D_PLUS_2 [4528] [] [] [] []
IDLE 4531 [(0,0)] 74 [] [] [] [] []
INJECT_T 4532 [(0,1)] D [] [] [] [] []
MERGE 4533 [(0,1),(0,0)] D [] [4535] [] [] [((0,0),(0,1))]
DISCARD 4534 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4535 [(0,0)] HALF_D_PLUS_2 [4533] [] [] [] []
IDLE 4536 [(0,0)] 74 [] [] [] [] []
INJECT_T 4537 [(1,0)] D [] [] [] [] []
MERGE 4538 [(1,0),(0,0)] D [] [4540] [] [] [((0,0),(1,0))]
DISCARD 4539 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4540 [(0,0)] HALF_D_PLUS_2 [4538] [] [] [] []
IDLE 4541 [(0,0)] 115 [] [] [] [] []
INJECT_T 4542 [(0,1)] D [] [] [] [] []
MERGE 4543 [(0,1),(0,0)] D [] [4545] [] [] [((0,0),(0,1))]
DISCARD 4544 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4545 [(0,0)] HALF_D_PLUS_2 [4543] [] [] [] []
IDLE 4546 [(0,0)] 118 [] [] [] [] []
INJECT_T 4547 [(1,0)] D [] [] [] [] []
MERGE 4548 [(1,0),(0,0)] D [] [4550] [] [] [((0,0),(1,0))]
DISCARD 4549 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4550 [(0,0)] HALF_D_PLUS_2 [4548] [] [] [] []
IDLE 4551 [(0,0)] 113 [] [] [] [] []
INJECT_T 4552 [(0,1)] D [] [] [] [] []
MERGE 4553 [(0,1),(0,0)] D [] [4555] [] [] [((0,0),(0,1))]
DISCARD 4554 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4555 [(0,0)] HALF_D_PLUS_2 [4553] [] [] [] []
IDLE 4556 [(0,0)] 13 [] [] [] [] []
INJECT_T 4557 [(1,0)] D [] [] [] [] []
MERGE 4558 [(1,0),(0,0)] D [] [4560] [] [] [((0,0),(1,0))]
DISCARD 4559 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4560 [(0,0)] HALF_D_PLUS_2 [4558] [] [] [] []
IDLE 4561 [(0,0)] 188 [] [] [] [] []
INJECT_T 4562 [(0,1)] D [] [] [] [] []
MERGE 4563 [(0,1),(0,0)] D [] [4565] [] [] [((0,0),(0,1))]
DISCARD 4564 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4565 [(0,0)] HALF_D_PLUS_2 [4563] [] [] [] []
IDLE 4566 [(0,0)] 171 [] [] [] [] []
INJECT_T 4567 [(1,0)] D [] [] [] [] []
MERGE 4568 [(1,0),(0,0)] D [] [4570] [] [] [((0,0),(1,0))]
DISCARD 4569 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4570 [(0,0)] HALF_D_PLUS_2 [4568] [] [] [] []
IDLE 4571 [(0,0)] 77 [] [] [] [] []
INJECT_T 4572 [(0,1)] D [] [] [] [] []
MERGE 4573 [(0,1),(0,0)] D [] [4575] [] [] [((0,0),(0,1))]
DISCARD 4574 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4575 [(0,0)] HALF_D_PLUS_2 [4573] [] [] [] []
IDLE 4576 [(0,0)] 114 [] [] [] [] []
INJECT_T 4577 [(1,0)] D [] [] [] [] []
MERGE 4578 [(1,0),(0,0)] D [] [4580] [] [] [((0,0),(1,0))]
DISCARD 4579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4580 [(0,0)] HALF_D_PLUS_2 [4578] [] [] [] []
IDLE 4581 [(0,0)] 33 [] [] [] [] []
INJECT_T 4582 [(0,1)] D [] [] [] [] []
MERGE 4583 [(0,1),(0,0)] D [] [4585] [] [] [((0,0),(0,1))]
DISCARD 4584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4585 [(0,0)] HALF_D_PLUS_2 [4583] [] [] [] []
IDLE 4586 [(0,0)] 127 [] [] [] [] []
INJECT_T 4587 [(1,0)] D [] [] [] [] []
MERGE 4588 [(1,0),(0,0)] D [] [4590] [] [] [((0,0),(1,0))]
DISCARD 4589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4590 [(0,0)] HALF_D_PLUS_2 [4588] [] [] [] []
IDLE 4591 [(0,0)] 176 [] [] [] [] []
INJECT_T 4592 [(0,1)] D [] [] [] [] []
MERGE 4593 [(0,1),(0,0)] D [] [4595] [] [] [((0,0),(0,1))]
DISCARD 4594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4595 [(0,0)] HALF_D_PLUS_2 [4593] [] [] [] []
IDLE 4596 [(0,0)] 186 [] [] [] [] []
INJECT_T 4597 [(1,0)] D [] [] [] [] []
MERGE 4598 [(1,0),(0,0)] D [] [4600] [] [] [((0,0),(1,0))]
DISCARD 4599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4600 [(0,0)] HALF_D_PLUS_2 [4598] [] [] [] []
IDLE 4601 [(0,0)] 179 [] [] [] [] []
INJECT_T 4602 [(0,1)] D [] [] [] [] []
MERGE 4603 [(0,1),(0,0)] D [] [4605] [] [] [((0,0),(0,1))]
DISCARD 4604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4605 [(0,0)] HALF_D_PLUS_2 [4603] [] [] [] []
IDLE 4606 [(0,0)] 11 [] [] [] [] []
INJECT_T 4607 [(1,0)] D [] [] [] [] []
MERGE 4608 [(1,0),(0,0)] D [] [4610] [] [] [((0,0),(1,0))]
DISCARD 4609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4610 [(0,0)] HALF_D_PLUS_2 [4608] [] [] [] []
IDLE 4611 [(0,0)] 9 [] [] [] [] []
INJECT_T 4612 [(0,1)] D [] [] [] [] []
MERGE 4613 [(0,1),(0,0)] D [] [4615] [] [] [((0,0),(0,1))]
DISCARD 4614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4615 [(0,0)] HALF_D_PLUS_2 [4613] [] [] [] []
IDLE 4616 [(0,0)] 148 [] [] [] [] []
INJECT_T 4617 [(1,0)] D [] [] [] [] []
MERGE 4618 [(1,0),(0,0)] D [] [4620] [] [] [((0,0),(1,0))]
DISCARD 4619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4620 [(0,0)] HALF_D_PLUS_2 [4618] [] [] [] []
IDLE 4621 [(0,0)] 39 [] [] [] [] []
INJECT_T 4622 [(0,1)] D [] [] [] [] []
MERGE 4623 [(0,1),(0,0)] D [] [4625] [] [] [((0,0),(0,1))]
DISCARD 4624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4625 [(0,0)] HALF_D_PLUS_2 [4623] [] [] [] []
IDLE 4626 [(0,0)] 38 [] [] [] [] []
INJECT_T 4627 [(1,0)] D [] [] [] [] []
MERGE 4628 [(1,0),(0,0)] D [] [4630] [] [] [((0,0),(1,0))]
DISCARD 4629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4630 [(0,0)] HALF_D_PLUS_2 [4628] [] [] [] []
IDLE 4631 [(0,0)] 127 [] [] [] [] []
INJECT_T 4632 [(0,1)] D [] [] [] [] []
MERGE 4633 [(0,1),(0,0)] D [] [4635] [] [] [((0,0),(0,1))]
DISCARD 4634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4635 [(0,0)] HALF_D_PLUS_2 [4633] [] [] [] []
IDLE 4636 [(0,0)] 11 [] [] [] [] []
INJECT_T 4637 [(1,0)] D [] [] [] [] []
MERGE 4638 [(1,0),(0,0)] D [] [4640] [] [] [((0,0),(1,0))]
DISCARD 4639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4640 [(0,0)] HALF_D_PLUS_2 [4638] [] [] [] []
IDLE 4641 [(0,0)] 158 [] [] [] [] []
INJECT_T 4642 [(0,1)] D [] [] [] [] []
MERGE 4643 [(0,1),(0,0)] D [] [4645] [] [] [((0,0),(0,1))]
DISCARD 4644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4645 [(0,0)] HALF_D_PLUS_2 [4643] [] [] [] []
IDLE 4646 [(0,0)] 35 [] [] [] [] []
INJECT_T 4647 [(1,0)] D [] [] [] [] []
MERGE 4648 [(1,0),(0,0)] D [] [4650] [] [] [((0,0),(1,0))]
DISCARD 4649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4650 [(0,0)] HALF_D_PLUS_2 [4648] [] [] [] []
IDLE 4651 [(0,0)] 121 [] [] [] [] []
INJECT_T 4652 [(0,1)] D [] [] [] [] []
MERGE 4653 [(0,1),(0,0)] D [] [4655] [] [] [((0,0),(0,1))]
DISCARD 4654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4655 [(0,0)] HALF_D_PLUS_2 [4653] [] [] [] []
IDLE 4656 [(0,0)] 126 [] [] [] [] []
INJECT_T 4657 [(1,0)] D [] [] [] [] []
MERGE 4658 [(1,0),(0,0)] D [] [4660] [] [] [((0,0),(1,0))]
DISCARD 4659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4660 [(0,0)] HALF_D_PLUS_2 [4658] [] [] [] []
IDLE 4661 [(0,0)] 38 [] [] [] [] []
INJECT_T 4662 [(0,1)] D [] [] [] [] []
MERGE 4663 [(0,1),(0,0)] D [] [4665] [] [] [((0,0),(0,1))]
DISCARD 4664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4665 [(0,0)] HALF_D_PLUS_2 [4663] [] [] [] []
IDLE 4666 [(0,0)] 80 [] [] [] [] []
INJECT_T 4667 [(1,0)] D [] [] [] [] []
MERGE 4668 [(1,0),(0,0)] D [] [4670] [] [] [((0,0),(1,0))]
DISCARD 4669 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4670 [(0,0)] HALF_D_PLUS_2 [4668] [] [] [] []
IDLE 4671 [(0,0)] 23 [] [] [] [] []
INJECT_T 4672 [(0,1)] D [] [] [] [] []
MERGE 4673 [(0,1),(0,0)] D [] [4675] [] [] [((0,0),(0,1))]
DISCARD 4674 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4675 [(0,0)] HALF_D_PLUS_2 [4673] [] [] [] []
IDLE 4676 [(0,0)] 197 [] [] [] [] []
INJECT_T 4677 [(1,0)] D [] [] [] [] []
MERGE 4678 [(1,0),(0,0)] D [] [4680] [] [] [((0,0),(1,0))]
DISCARD 4679 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4680 [(0,0)] HALF_D_PLUS_2 [4678] [] [] [] []
IDLE 4681 [(0,0)] 101 [] [] [] [] []
INJECT_T 4682 [(0,1)] D [] [] [] [] []
MERGE 4683 [(0,1),(0,0)] D [] [4685] [] [] [((0,0),(0,1))]
DISCARD 4684 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4685 [(0,0)] HALF_D_PLUS_2 [4683] [] [] [] []
IDLE 4686 [(0,0)] 29 [] [] [] [] []
INJECT_T 4687 [(1,0)] D [] [] [] [] []
MERGE 4688 [(1,0),(0,0)] D [] [4690] [] [] [((0,0),(1,0))]
DISCARD 4689 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4690 [(0,0)] HALF_D_PLUS_2 [4688] [] [] [] []
IDLE 4691 [(0,0)] 163 [] [] [] [] []
INJECT_T 4692 [(0,1)] D [] [] [] [] []
MERGE 4693 [(0,1),(0,0)] D [] [4695] [] [] [((0,0),(0,1))]
DISCARD 4694 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4695 [(0,0)] HALF_D_PLUS_2 [4693] [] [] [] []
IDLE 4696 [(0,0)] 148 [] [] [] [] []
INJECT_T 4697 [(1,0)] D [] [] [] [] []
MERGE 4698 [(1,0),(0,0)] D [] [4700] [] [] [((0,0),(1,0))]
DISCARD 4699 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4700 [(0,0)] HALF_D_PLUS_2 [4698] [] [] [] []
IDLE 4701 [(0,0)] 43 [] [] [] [] []
INJECT_T 4702 [(0,1)] D [] [] [] [] []
MERGE 4703 [(0,1),(0,0)] D [] [4705] [] [] [((0,0),(0,1))]
DISCARD 4704 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4705 [(0,0)] HALF_D_PLUS_2 [4703] [] [] [] []
IDLE 4706 [(0,0)] 68 [] [] [] [] []
INJECT_T 4707 [(1,0)] D [] [] [] [] []
MERGE 4708 [(1,0),(0,0)] D [] [4710] [] [] [((0,0),(1,0))]
DISCARD 4709 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4710 [(0,0)] HALF_D_PLUS_2 [4708] [] [] [] []
IDLE 4711 [(0,0)] 15 [] [] [] [] []
INJECT_T 4712 [(0,1)] D [] [] [] [] []
MERGE 4713 [(0,1),(0,0)] D [] [4715] [] [] [((0,0),(0,1))]
DISCARD 4714 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4715 [(0,0)] HALF_D_PLUS_2 [4713] [] [] [] []
IDLE 4716 [(0,0)] 111 [] [] [] [] []
INJECT_T 4717 [(1,0)] D [] [] [] [] []
MERGE 4718 [(1,0),(0,0)] D [] [4720] [] [] [((0,0),(1,0))]
DISCARD 4719 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4720 [(0,0)] HALF_D_PLUS_2 [4718] [] [] [] []
IDLE 4721 [(0,0)] 110 [] [] [] [] []
INJECT_T 4722 [(0,1)] D [] [] [] [] []
MERGE 4723 [(0,1),(0,0)] D [] [4725] [] [] [((0,0),(0,1))]
DISCARD 4724 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4725 [(0,0)] HALF_D_PLUS_2 [4723] [] [] [] []
IDLE 4726 [(0,0)] 10 [] [] [] [] []
INJECT_T 4727 [(1,0)] D [] [] [] [] []
MERGE 4728 [(1,0),(0,0)] D [] [4730] [] [] [((0,0),(1,0))]
DISCARD 4729 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4730 [(0,0)] HALF_D_PLUS_2 [4728] [] [] [] []
IDLE 4731 [(0,0)] 38 [] [] [] [] []
INJECT_T 4732 [(0,1)] D [] [] [] [] []
MERGE 4733 [(0,1),(0,0)] D [] [4735] [] [] [((0,0),(0,1))]
DISCARD 4734 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4735 [(0,0)] HALF_D_PLUS_2 [4733] [] [] [] []
IDLE 4736 [(0,0)] 91 [] [] [] [] []
INJECT_T 4737 [(1,0)] D [] [] [] [] []
MERGE 4738 [(1,0),(0,0)] D [] [4740] [] [] [((0,0),(1,0))]
DISCARD 4739 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4740 [(0,0)] HALF_D_PLUS_2 [4738] [] [] [] []
IDLE 4741 [(0,0)] 13 [] [] [] [] []
INJECT_T 4742 [(0,1)] D [] [] [] [] []
MERGE 4743 [(0,1),(0,0)] D [] [4745] [] [] [((0,0),(0,1))]
DISCARD 4744 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4745 [(0,0)] HALF_D_PLUS_2 [4743] [] [] [] []
IDLE 4746 [(0,0)] 149 [] [] [] [] []
INJECT_T 4747 [(1,0)] D [] [] [] [] []
MERGE 4748 [(1,0),(0,0)] D [] [4750] [] [] [((0,0),(1,0))]
DISCARD 4749 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4750 [(0,0)] HALF_D_PLUS_2 [4748] [] [] [] []
IDLE 4751 [(0,0)] 155 [] [] [] [] []
INJECT_T 4752 [(0,1)] D [] [] [] [] []
MERGE 4753 [(0,1),(0,0)] D [] [4755] [] [] [((0,0),(0,1))]
DISCARD 4754 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4755 [(0,0)] HALF_D_PLUS_2 [4753] [] [] [] []
IDLE 4756 [(0,0)] 142 [] [] [] [] []
INJECT_T 4757 [(1,0)] D [] [] [] [] []
MERGE 4758 [(1,0),(0,0)] D [] [4760] [] [] [((0,0),(1,0))]
DISCARD 4759 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4760 [(0,0)] HALF_D_PLUS_2 [4758] [] [] [] []
IDLE 4761 [(0,0)] 165 [] [] [] [] []
INJECT_T 4762 [(0,1)] D [] [] [] [] []
MERGE 4763 [(0,1),(0,0)] D [] [4765] [] [] [((0,0),(0,1))]
DISCARD 4764 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4765 [(0,0)] HALF_D_PLUS_2 [4763] [] [] [] []
IDLE 4766 [(0,0)] 161 [] [] [] [] []
INJECT_T 4767 [(1,0)] D [] [] [] [] []
MERGE 4768 [(1,0),(0,0)] D [] [4770] [] [] [((0,0),(1,0))]
DISCARD 4769 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4770 [(0,0)] HALF_D_PLUS_2 [4768] [] [] [] []
IDLE 4771 [(0,0)] 80 [] [] [] [] []
INJECT_T 4772 [(0,1)] D [] [] [] [] []
MERGE 4773 [(0,1),(0,0)] D [] [4775] [] [] [((0,0),(0,1))]
DISCARD 4774 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4775 [(0,0)] HALF_D_PLUS_2 [4773] [] [] [] []
IDLE 4776 [(0,0)] 90 [] [] [] [] []
INJECT_T 4777 [(1,0)] D [] [] [] [] []
MERGE 4778 [(1,0),(0,0)] D [] [4780] [] [] [((0,0),(1,0))]
DISCARD 4779 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4780 [(0,0)] HALF_D_PLUS_2 [4778] [] [] [] []
IDLE 4781 [(0,0)] 59 [] [] [] [] []
INJECT_T 4782 [(0,1)] D [] [] [] [] []
MERGE 4783 [(0,1),(0,0)] D [] [4785] [] [] [((0,0),(0,1))]
DISCARD 4784 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4785 [(0,0)] HALF_D_PLUS_2 [4783] [] [] [] []
IDLE 4786 [(0,0)] 34 [] [] [] [] []
INJECT_T 4787 [(1,0)] D [] [] [] [] []
MERGE 4788 [(1,0),(0,0)] D [] [4790] [] [] [((0,0),(1,0))]
DISCARD 4789 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4790 [(0,0)] HALF_D_PLUS_2 [4788] [] [] [] []
IDLE 4791 [(0,0)] 55 [] [] [] [] []
INJECT_T 4792 [(0,1)] D [] [] [] [] []
MERGE 4793 [(0,1),(0,0)] D [] [4795] [] [] [((0,0),(0,1))]
DISCARD 4794 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4795 [(0,0)] HALF_D_PLUS_2 [4793] [] [] [] []
IDLE 4796 [(0,0)] 145 [] [] [] [] []
INJECT_T 4797 [(1,0)] D [] [] [] [] []
MERGE 4798 [(1,0),(0,0)] D [] [4800] [] [] [((0,0),(1,0))]
DISCARD 4799 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4800 [(0,0)] HALF_D_PLUS_2 [4798] [] [] [] []
IDLE 4801 [(0,0)] 72 [] [] [] [] []
INJECT_T 4802 [(0,1)] D [] [] [] [] []
MERGE 4803 [(0,1),(0,0)] D [] [4805] [] [] [((0,0),(0,1))]
DISCARD 4804 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4805 [(0,0)] HALF_D_PLUS_2 [4803] [] [] [] []
IDLE 4806 [(0,0)] 200 [] [] [] [] []
INJECT_T 4807 [(1,0)] D [] [] [] [] []
MERGE 4808 [(1,0),(0,0)] D [] [4810] [] [] [((0,0),(1,0))]
DISCARD 4809 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4810 [(0,0)] HALF_D_PLUS_2 [4808] [] [] [] []
IDLE 4811 [(0,0)] 115 [] [] [] [] []
INJECT_T 4812 [(0,1)] D [] [] [] [] []
MERGE 4813 [(0,1),(0,0)] D [] [4815] [] [] [((0,0),(0,1))]
DISCARD 4814 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4815 [(0,0)] HALF_D_PLUS_2 [4813] [] [] [] []
IDLE 4816 [(0,0)] 133 [] [] [] [] []
INJECT_T 4817 [(1,0)] D [] [] [] [] []
MERGE 4818 [(1,0),(0,0)] D [] [4820] [] [] [((0,0),(1,0))]
DISCARD 4819 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4820 [(0,0)] HALF_D_PLUS_2 [4818] [] [] [] []
IDLE 4821 [(0,0)] 106 [] [] [] [] []
INJECT_T 4822 [(0,1)] D [] [] [] [] []
MERGE 4823 [(0,1),(0,0)] D [] [4825] [] [] [((0,0),(0,1))]
DISCARD 4824 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4825 [(0,0)] HALF_D_PLUS_2 [4823] [] [] [] []
IDLE 4826 [(0,0)] 160 [] [] [] [] []
INJECT_T 4827 [(1,0)] D [] [] [] [] []
MERGE 4828 [(1,0),(0,0)] D [] [4830] [] [] [((0,0),(1,0))]
DISCARD 4829 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4830 [(0,0)] HALF_D_PLUS_2 [4828] [] [] [] []
IDLE 4831 [(0,0)] 71 [] [] [] [] []
INJECT_T 4832 [(0,1)] D [] [] [] [] []
MERGE 4833 [(0,1),(0,0)] D [] [4835] [] [] [((0,0),(0,1))]
DISCARD 4834 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4835 [(0,0)] HALF_D_PLUS_2 [4833] [] [] [] []
IDLE 4836 [(0,0)] 123 [] [] [] [] []
INJECT_T 4837 [(1,0)] D [] [] [] [] []
MERGE 4838 [(1,0),(0,0)] D [] [4840] [] [] [((0,0),(1,0))]
DISCARD 4839 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4840 [(0,0)] HALF_D_PLUS_2 [4838] [] [] [] []
IDLE 4841 [(0,0)] 128 [] [] [] [] []
INJECT_T 4842 [(0,1)] D [] [] [] [] []
MERGE 4843 [(0,1),(0,0)] D [] [4845] [] [] [((0,0),(0,1))]
DISCARD 4844 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4845 [(0,0)] HALF_D_PLUS_2 [4843] [] [] [] []
IDLE 4846 [(0,0)] 174 [] [] [] [] []
INJECT_T 4847 [(1,0)] D [] [] [] [] []
MERGE 4848 [(1,0),(0,0)] D [] [4850] [] [] [((0,0),(1,0))]
DISCARD 4849 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4850 [(0,0)] HALF_D_PLUS_2 [4848] [] [] [] []
IDLE 4851 [(0,0)] 135 [] [] [] [] []
INJECT_T 4852 [(0,1)] D [] [] [] [] []
MERGE 4853 [(0,1),(0,0)] D [] [4855] [] [] [((0,0),(0,1))]
DISCARD 4854 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4855 [(0,0)] HALF_D_PLUS_2 [4853] [] [] [] []
IDLE 4856 [(0,0)] 120 [] [] [] [] []
INJECT_T 4857 [(1,0)] D [] [] [] [] []
MERGE 4858 [(1,0),(0,0)] D [] [4860] [] [] [((0,0),(1,0))]
DISCARD 4859 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4860 [(0,0)] HALF_D_PLUS_2 [4858] [] [] [] []
IDLE 4861 [(0,0)] 112 [] [] [] [] []
INJECT_T 4862 [(0,1)] D [] [] [] [] []
MERGE 4863 [(0,1),(0,0)] D [] [4865] [] [] [((0,0),(0,1))]
DISCARD 4864 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4865 [(0,0)] HALF_D_PLUS_2 [4863] [] [] [] []
IDLE 4866 [(0,0)] 11 [] [] [] [] []
INJECT_T 4867 [(1,0)] D [] [] [] [] []
MERGE 4868 [(1,0),(0,0)] D [] [4870] [] [] [((0,0),(1,0))]
DISCARD 4869 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4870 [(0,0)] HALF_D_PLUS_2 [4868] [] [] [] []
IDLE 4871 [(0,0)] 77 [] [] [] [] []
INJECT_T 4872 [(0,1)] D [] [] [] [] []
MERGE 4873 [(0,1),(0,0)] D [] [4875] [] [] [((0,0),(0,1))]
DISCARD 4874 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4875 [(0,0)] HALF_D_PLUS_2 [4873] [] [] [] []
IDLE 4876 [(0,0)] 62 [] [] [] [] []
INJECT_T 4877 [(1,0)] D [] [] [] [] []
MERGE 4878 [(1,0),(0,0)] D [] [4880] [] [] [((0,0),(1,0))]
DISCARD 4879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4880 [(0,0)] HALF_D_PLUS_2 [4878] [] [] [] []
IDLE 4881 [(0,0)] 125 [] [] [] [] []
INJECT_T 4882 [(0,1)] D [] [] [] [] []
MERGE 4883 [(0,1),(0,0)] D [] [4885] [] [] [((0,0),(0,1))]
DISCARD 4884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4885 [(0,0)] HALF_D_PLUS_2 [4883] [] [] [] []
IDLE 4886 [(0,0)] 63 [] [] [] [] []
INJECT_T 4887 [(1,0)] D [] [] [] [] []
MERGE 4888 [(1,0),(0,0)] D [] [4890] [] [] [((0,0),(1,0))]
DISCARD 4889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4890 [(0,0)] HALF_D_PLUS_2 [4888] [] [] [] []
IDLE 4891 [(0,0)] 118 [] [] [] [] []
INJECT_T 4892 [(0,1)] D [] [] [] [] []
MERGE 4893 [(0,1),(0,0)] D [] [4895] [] [] [((0,0),(0,1))]
DISCARD 4894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4895 [(0,0)] HALF_D_PLUS_2 [4893] [] [] [] []
IDLE 4896 [(0,0)] 100 [] [] [] [] []
INJECT_T 4897 [(1,0)] D [] [] [] [] []
MERGE 4898 [(1,0),(0,0)] D [] [4900] [] [] [((0,0),(1,0))]
DISCARD 4899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4900 [(0,0)] HALF_D_PLUS_2 [4898] [] [] [] []
IDLE 4901 [(0,0)] 68 [] [] [] [] []
INJECT_T 4902 [(0,1)] D [] [] [] [] []
MERGE 4903 [(0,1),(0,0)] D [] [4905] [] [] [((0,0),(0,1))]
DISCARD 4904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4905 [(0,0)] HALF_D_PLUS_2 [4903] [] [] [] []
IDLE 4906 [(0,0)] 101 [] [] [] [] []
INJECT_T 4907 [(1,0)] D [] [] [] [] []
MERGE 4908 [(1,0),(0,0)] D [] [4910] [] [] [((0,0),(1,0))]
DISCARD 4909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4910 [(0,0)] HALF_D_PLUS_2 [4908] [] [] [] []
IDLE 4911 [(0,0)] 60 [] [] [] [] []
INJECT_T 4912 [(0,1)] D [] [] [] [] []
MERGE 4913 [(0,1),(0,0)] D [] [4915] [] [] [((0,0),(0,1))]
DISCARD 4914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4915 [(0,0)] HALF_D_PLUS_2 [4913] [] [] [] []
IDLE 4916 [(0,0)] 43 [] [] [] [] []
INJECT_T 4917 [(1,0)] D [] [] [] [] []
MERGE 4918 [(1,0),(0,0)] D [] [4920] [] [] [((0,0),(1,0))]
DISCARD 4919 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4920 [(0,0)] HALF_D_PLUS_2 [4918] [] [] [] []
IDLE 4921 [(0,0)] 109 [] [] [] [] []
INJECT_T 4922 [(0,1)] D [] [] [] [] []
MERGE 4923 [(0,1),(0,0)] D [] [4925] [] [] [((0,0),(0,1))]
DISCARD 4924 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4925 [(0,0)] HALF_D_PLUS_2 [4923] [] [] [] []
IDLE 4926 [(0,0)] 198 [] [] [] [] []
INJECT_T 4927 [(1,0)] D [] [] [] [] []
MERGE 4928 [(1,0),(0,0)] D [] [4930] [] [] [((0,0),(1,0))]
DISCARD 4929 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4930 [(0,0)] HALF_D_PLUS_2 [4928] [] [] [] []
IDLE 4931 [(0,0)] 123 [] [] [] [] []
INJECT_T 4932 [(0,1)] D [] [] [] [] []
MERGE 4933 [(0,1),(0,0)] D [] [4935] [] [] [((0,0),(0,1))]
DISCARD 4934 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4935 [(0,0)] HALF_D_PLUS_2 [4933] [] [] [] []
IDLE 4936 [(0,0)] 124 [] [] [] [] []
INJECT_T 4937 [(1,0)] D [] [] [] [] []
MERGE 4938 [(1,0),(0,0)] D [] [4940] [] [] [((0,0),(1,0))]
DISCARD 4939 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4940 [(0,0)] HALF_D_PLUS_2 [4938] [] [] [] []
IDLE 4941 [(0,0)] 122 [] [] [] [] []
INJECT_T 4942 [(0,1)] D [] [] [] [] []
MERGE 4943 [(0,1),(0,0)] D [] [4945] [] [] [((0,0),(0,1))]
DISCARD 4944 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4945 [(0,0)] HALF_D_PLUS_2 [4943] [] [] [] []
IDLE 4946 [(0,0)] 177 [] [] [] [] []
INJECT_T 4947 [(1,0)] D [] [] [] [] []
MERGE 4948 [(1,0),(0,0)] D [] [4950] [] [] [((0,0),(1,0))]
DISCARD 4949 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4950 [(0,0)] HALF_D_PLUS_2 [4948] [] [] [] []
IDLE 4951 [(0,0)] 76 [] [] [] [] []
INJECT_T 4952 [(0,1)] D [] [] [] [] []
MERGE 4953 [(0,1),(0,0)] D [] [4955] [] [] [((0,0),(0,1))]
DISCARD 4954 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4955 [(0,0)] HALF_D_PLUS_2 [4953] [] [] [] []
IDLE 4956 [(0,0)] 85 [] [] [] [] []
INJECT_T 4957 [(1,0)] D [] [] [] [] []
MERGE 4958 [(1,0),(0,0)] D [] [4960] [] [] [((0,0),(1,0))]
DISCARD 4959 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4960 [(0,0)] HALF_D_PLUS_2 [4958] [] [] [] []
IDLE 4961 [(0,0)] 113 [] [] [] [] []
INJECT_T 4962 [(0,1)] D [] [] [] [] []
MERGE 4963 [(0,1),(0,0)] D [] [4965] [] [] [((0,0),(0,1))]
DISCARD 4964 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4965 [(0,0)] HALF_D_PLUS_2 [4963] [] [] [] []
IDLE 4966 [(0,0)] 112 [] [] [] [] []
INJECT_T 4967 [(1,0)] D [] [] [] [] []
MERGE 4968 [(1,0),(0,0)] D [] [4970] [] [] [((0,0),(1,0))]
DISCARD 4969 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4970 [(0,0)] HALF_D_PLUS_2 [4968] [] [] [] []
IDLE 4971 [(0,0)] 198 [] [] [] [] []
INJECT_T 4972 [(0,1)] D [] [] [] [] []
MERGE 4973 [(0,1),(0,0)] D [] [4975] [] [] [((0,0),(0,1))]
DISCARD 4974 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4975 [(0,0)] HALF_D_PLUS_2 [4973] [] [] [] []
IDLE 4976 [(0,0)] 36 [] [] [] [] []
INJECT_T 4977 [(1,0)] D [] [] [] [] []
MERGE 4978 [(1,0),(0,0)] D [] [4980] [] [] [((0,0),(1,0))]
DISCARD 4979 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4980 [(0,0)] HALF_D_PLUS_2 [4978] [] [] [] []
IDLE 4981 [(0,0)] 86 [] [] [] [] []
INJECT_T 4982 [(0,1)] D [] [] [] [] []
MERGE 4983 [(0,1),(0,0)] D [] [4985] [] [] [((0,0),(0,1))]
DISCARD 4984 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4985 [(0,0)] HALF_D_PLUS_2 [4983] [] [] [] []
IDLE 4986 [(0,0)] 42 [] [] [] [] []
INJECT_T 4987 [(1,0)] D [] [] [] [] []
MERGE 4988 [(1,0),(0,0)] D [] [4990] [] [] [((0,0),(1,0))]
DISCARD 4989 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 4990 [(0,0)] HALF_D_PLUS_2 [4988] [] [] [] []
IDLE 4991 [(0,0)] 169 [] [] [] [] []
INJECT_T 4992 [(0,1)] D [] [] [] [] []
MERGE 4993 [(0,1),(0,0)] D [] [4995] [] [] [((0,0),(0,1))]
DISCARD 4994 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 4995 [(0,0)] HALF_D_PLUS_2 [4993] [] [] [] []
IDLE 4996 [(0,0)] 111 [] [] [] [] []
INJECT_T 4997 [(1,0)] D [] [] [] [] []
MERGE 4998 [(1,0),(0,0)] D [] [5000] [] [] [((0,0),(1,0))]
DISCARD 4999 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5000 [(0,0)] HALF_D_PLUS_2 [4998] [] [] [] []
IDLE 5001 [(0,0)] 16 [] [] [] [] []
INJECT_T 5002 [(0,1)] D [] [] [] [] []
MERGE 5003 [(0,1),(0,0)] D [] [5005] [] [] [((0,0),(0,1))]
DISCARD 5004 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5005 [(0,0)] HALF_D_PLUS_2 [5003] [] [] [] []
IDLE 5006 [(0,0)] 37 [] [] [] [] []
INJECT_T 5007 [(1,0)] D [] [] [] [] []
MERGE 5008 [(1,0),(0,0)] D [] [5010] [] [] [((0,0),(1,0))]
DISCARD 5009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5010 [(0,0)] HALF_D_PLUS_2 [5008] [] [] [] []
IDLE 5011 [(0,0)] 175 [] [] [] [] []
INJECT_T 5012 [(0,1)] D [] [] [] [] []
MERGE 5013 [(0,1),(0,0)] D [] [5015] [] [] [((0,0),(0,1))]
DISCARD 5014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5015 [(0,0)] HALF_D_PLUS_2 [5013] [] [] [] []
IDLE 5016 [(0,0)] 88 [] [] [] [] []
INJECT_T 5017 [(1,0)] D [] [] [] [] []
MERGE 5018 [(1,0),(0,0)] D [] [5020] [] [] [((0,0),(1,0))]
DISCARD 5019 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5020 [(0,0)] HALF_D_PLUS_2 [5018] [] [] [] []
IDLE 5021 [(0,0)] 189 [] [] [] [] []
INJECT_T 5022 [(0,1)] D [] [] [] [] []
MERGE 5023 [(0,1),(0,0)] D [] [5025] [] [] [((0,0),(0,1))]
DISCARD 5024 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5025 [(0,0)] HALF_D_PLUS_2 [5023] [] [] [] []
IDLE 5026 [(0,0)] 18 [] [] [] [] []
INJECT_T 5027 [(1,0)] D [] [] [] [] []
MERGE 5028 [(1,0),(0,0)] D [] [5030] [] [] [((0,0),(1,0))]
DISCARD 5029 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5030 [(0,0)] HALF_D_PLUS_2 [5028] [] [] [] []
IDLE 5031 [(0,0)] 52 [] [] [] [] []
INJECT_T 5032 [(0,1)] D [] [] [] [] []
MERGE 5033 [(0,1),(0,0)] D [] [5035] [] [] [((0,0),(0,1))]
DISCARD 5034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5035 [(0,0)] HALF_D_PLUS_2 [5033] [] [] [] []
IDLE 5036 [(0,0)] 110 [] [] [] [] []
INJECT_T 5037 [(1,0)] D [] [] [] [] []
MERGE 5038 [(1,0),(0,0)] D [] [5040] [] [] [((0,0),(1,0))]
DISCARD 5039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5040 [(0,0)] HALF_D_PLUS_2 [5038] [] [] [] []
IDLE 5041 [(0,0)] 2 [] [] [] [] []
INJECT_T 5042 [(0,1)] D [] [] [] [] []
MERGE 5043 [(0,1),(0,0)] D [] [5045] [] [] [((0,0),(0,1))]
DISCARD 5044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5045 [(0,0)] HALF_D_PLUS_2 [5043] [] [] [] []
IDLE 5046 [(0,0)] 78 [] [] [] [] []
INJECT_T 5047 [(1,0)] D [] [] [] [] []
MERGE 5048 [(1,0),(0,0)] D [] [5050] [] [] [((0,0),(1,0))]
DISCARD 5049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5050 [(0,0)] HALF_D_PLUS_2 [5048] [] [] [] []
IDLE 5051 [(0,0)] 97 [] [] [] [] []
INJECT_T 5052 [(0,1)] D [] [] [] [] []
MERGE 5053 [(0,1),(0,0)] D [] [5055] [] [] [((0,0),(0,1))]
DISCARD 5054 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5055 [(0,0)] HALF_D_PLUS_2 [5053] [] [] [] []
IDLE 5056 [(0,0)] 47 [] [] [] [] []
INJECT_T 5057 [(1,0)] D [] [] [] [] []
MERGE 5058 [(1,0),(0,0)] D [] [5060] [] [] [((0,0),(1,0))]
DISCARD 5059 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5060 [(0,0)] HALF_D_PLUS_2 [5058] [] [] [] []
IDLE 5061 [(0,0)] 36 [] [] [] [] []
INJECT_T 5062 [(0,1)] D [] [] [] [] []
MERGE 5063 [(0,1),(0,0)] D [] [5065] [] [] [((0,0),(0,1))]
DISCARD 5064 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5065 [(0,0)] HALF_D_PLUS_2 [5063] [] [] [] []
IDLE 5066 [(0,0)] 186 [] [] [] [] []
INJECT_T 5067 [(1,0)] D [] [] [] [] []
MERGE 5068 [(1,0),(0,0)] D [] [5070] [] [] [((0,0),(1,0))]
DISCARD 5069 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5070 [(0,0)] HALF_D_PLUS_2 [5068] [] [] [] []
IDLE 5071 [(0,0)] 195 [] [] [] [] []
INJECT_T 5072 [(0,1)] D [] [] [] [] []
MERGE 5073 [(0,1),(0,0)] D [] [5075] [] [] [((0,0),(0,1))]
DISCARD 5074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5075 [(0,0)] HALF_D_PLUS_2 [5073] [] [] [] []
IDLE 5076 [(0,0)] 100 [] [] [] [] []
INJECT_T 5077 [(1,0)] D [] [] [] [] []
MERGE 5078 [(1,0),(0,0)] D [] [5080] [] [] [((0,0),(1,0))]
DISCARD 5079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5080 [(0,0)] HALF_D_PLUS_2 [5078] [] [] [] []
IDLE 5081 [(0,0)] 180 [] [] [] [] []
INJECT_T 5082 [(0,1)] D [] [] [] [] []
MERGE 5083 [(0,1),(0,0)] D [] [5085] [] [] [((0,0),(0,1))]
DISCARD 5084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5085 [(0,0)] HALF_D_PLUS_2 [5083] [] [] [] []
IDLE 5086 [(0,0)] 97 [] [] [] [] []
INJECT_T 5087 [(1,0)] D [] [] [] [] []
MERGE 5088 [(1,0),(0,0)] D [] [5090] [] [] [((0,0),(1,0))]
DISCARD 5089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5090 [(0,0)] HALF_D_PLUS_2 [5088] [] [] [] []
IDLE 5091 [(0,0)] 193 [] [] [] [] []
INJECT_T 5092 [(0,1)] D [] [] [] [] []
MERGE 5093 [(0,1),(0,0)] D [] [5095] [] [] [((0,0),(0,1))]
DISCARD 5094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5095 [(0,0)] HALF_D_PLUS_2 [5093] [] [] [] []
IDLE 5096 [(0,0)] 8 [] [] [] [] []
INJECT_T 5097 [(1,0)] D [] [] [] [] []
MERGE 5098 [(1,0),(0,0)] D [] [5100] [] [] [((0,0),(1,0))]
DISCARD 5099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5100 [(0,0)] HALF_D_PLUS_2 [5098] [] [] [] []
IDLE 5101 [(0,0)] 121 [] [] [] [] []
INJECT_T 5102 [(0,1)] D [] [] [] [] []
MERGE 5103 [(0,1),(0,0)] D [] [5105] [] [] [((0,0),(0,1))]
DISCARD 5104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5105 [(0,0)] HALF_D_PLUS_2 [5103] [] [] [] []
IDLE 5106 [(0,0)] 8 [] [] [] [] []
INJECT_T 5107 [(1,0)] D [] [] [] [] []
MERGE 5108 [(1,0),(0,0)] D [] [5110] [] [] [((0,0),(1,0))]
DISCARD 5109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5110 [(0,0)] HALF_D_PLUS_2 [5108] [] [] [] []
IDLE 5111 [(0,0)] 103 [] [] [] [] []
INJECT_T 5112 [(0,1)] D [] [] [] [] []
MERGE 5113 [(0,1),(0,0)] D [] [5115] [] [] [((0,0),(0,1))]
DISCARD 5114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5115 [(0,0)] HALF_D_PLUS_2 [5113] [] [] [] []
IDLE 5116 [(0,0)] 177 [] [] [] [] []
INJECT_T 5117 [(1,0)] D [] [] [] [] []
MERGE 5118 [(1,0),(0,0)] D [] [5120] [] [] [((0,0),(1,0))]
DISCARD 5119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5120 [(0,0)] HALF_D_PLUS_2 [5118] [] [] [] []
IDLE 5121 [(0,0)] 167 [] [] [] [] []
INJECT_T 5122 [(0,1)] D [] [] [] [] []
MERGE 5123 [(0,1),(0,0)] D [] [5125] [] [] [((0,0),(0,1))]
DISCARD 5124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5125 [(0,0)] HALF_D_PLUS_2 [5123] [] [] [] []
IDLE 5126 [(0,0)] 42 [] [] [] [] []
INJECT_T 5127 [(1,0)] D [] [] [] [] []
MERGE 5128 [(1,0),(0,0)] D [] [5130] [] [] [((0,0),(1,0))]
DISCARD 5129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5130 [(0,0)] HALF_D_PLUS_2 [5128] [] [] [] []
IDLE 5131 [(0,0)] 131 [] [] [] [] []
INJECT_T 5132 [(0,1)] D [] [] [] [] []
MERGE 5133 [(0,1),(0,0)] D [] [5135] [] [] [((0,0),(0,1))]
DISCARD 5134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5135 [(0,0)] HALF_D_PLUS_2 [5133] [] [] [] []
IDLE 5136 [(0,0)] 33 [] [] [] [] []
INJECT_T 5137 [(1,0)] D [] [] [] [] []
MERGE 5138 [(1,0),(0,0)] D [] [5140] [] [] [((0,0),(1,0))]
DISCARD 5139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5140 [(0,0)] HALF_D_PLUS_2 [5138] [] [] [] []
IDLE 5141 [(0,0)] 49 [] [] [] [] []
INJECT_T 5142 [(0,1)] D [] [] [] [] []
MERGE 5143 [(0,1),(0,0)] D [] [5145] [] [] [((0,0),(0,1))]
DISCARD 5144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5145 [(0,0)] HALF_D_PLUS_2 [5143] [] [] [] []
IDLE 5146 [(0,0)] 85 [] [] [] [] []
INJECT_T 5147 [(1,0)] D [] [] [] [] []
MERGE 5148 [(1,0),(0,0)] D [] [5150] [] [] [((0,0),(1,0))]
DISCARD 5149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5150 [(0,0)] HALF_D_PLUS_2 [5148] [] [] [] []
IDLE 5151 [(0,0)] 187 [] [] [] [] []
INJECT_T 5152 [(0,1)] D [] [] [] [] []
MERGE 5153 [(0,1),(0,0)] D [] [5155] [] [] [((0,0),(0,1))]
DISCARD 5154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5155 [(0,0)] HALF_D_PLUS_2 [5153] [] [] [] []
IDLE 5156 [(0,0)] 134 [] [] [] [] []
INJECT_T 5157 [(1,0)] D [] [] [] [] []
MERGE 5158 [(1,0),(0,0)] D [] [5160] [] [] [((0,0),(1,0))]
DISCARD 5159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5160 [(0,0)] HALF_D_PLUS_2 [5158] [] [] [] []
IDLE 5161 [(0,0)] 88 [] [] [] [] []
INJECT_T 5162 [(0,1)] D [] [] [] [] []
MERGE 5163 [(0,1),(0,0)] D [] [5165] [] [] [((0,0),(0,1))]
DISCARD 5164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5165 [(0,0)] HALF_D_PLUS_2 [5163] [] [] [] []
IDLE 5166 [(0,0)] 41 [] [] [] [] []
INJECT_T 5167 [(1,0)] D [] [] [] [] []
MERGE 5168 [(1,0),(0,0)] D [] [5170] [] [] [((0,0),(1,0))]
DISCARD 5169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5170 [(0,0)] HALF_D_PLUS_2 [5168] [] [] [] []
IDLE 5171 [(0,0)] 155 [] [] [] [] []
INJECT_T 5172 [(0,1)] D [] [] [] [] []
MERGE 5173 [(0,1),(0,0)] D [] [5175] [] [] [((0,0),(0,1))]
DISCARD 5174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5175 [(0,0)] HALF_D_PLUS_2 [5173] [] [] [] []
IDLE 5176 [(0,0)] 118 [] [] [] [] []
INJECT_T 5177 [(1,0)] D [] [] [] [] []
MERGE 5178 [(1,0),(0,0)] D [] [5180] [] [] [((0,0),(1,0))]
DISCARD 5179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5180 [(0,0)] HALF_D_PLUS_2 [5178] [] [] [] []
IDLE 5181 [(0,0)] 100 [] [] [] [] []
INJECT_T 5182 [(0,1)] D [] [] [] [] []
MERGE 5183 [(0,1),(0,0)] D [] [5185] [] [] [((0,0),(0,1))]
DISCARD 5184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5185 [(0,0)] HALF_D_PLUS_2 [5183] [] [] [] []
IDLE 5186 [(0,0)] 131 [] [] [] [] []
INJECT_T 5187 [(1,0)] D [] [] [] [] []
MERGE 5188 [(1,0),(0,0)] D [] [5190] [] [] [((0,0),(1,0))]
DISCARD 5189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5190 [(0,0)] HALF_D_PLUS_2 [5188] [] [] [] []
IDLE 5191 [(0,0)] 36 [] [] [] [] []
INJECT_T 5192 [(0,1)] D [] [] [] [] []
MERGE 5193 [(0,1),(0,0)] D [] [5195] [] [] [((0,0),(0,1))]
DISCARD 5194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5195 [(0,0)] HALF_D_PLUS_2 [5193] [] [] [] []
IDLE 5196 [(0,0)] 183 [] [] [] [] []
INJECT_T 5197 [(1,0)] D [] [] [] [] []
MERGE 5198 [(1,0),(0,0)] D [] [5200] [] [] [((0,0),(1,0))]
DISCARD 5199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5200 [(0,0)] HALF_D_PLUS_2 [5198] [] [] [] []
IDLE 5201 [(0,0)] 59 [] [] [] [] []
INJECT_T 5202 [(0,1)] D [] [] [] [] []
MERGE 5203 [(0,1),(0,0)] D [] [5205] [] [] [((0,0),(0,1))]
DISCARD 5204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5205 [(0,0)] HALF_D_PLUS_2 [5203] [] [] [] []
IDLE 5206 [(0,0)] 96 [] [] [] [] []
INJECT_T 5207 [(1,0)] D [] [] [] [] []
MERGE 5208 [(1,0),(0,0)] D [] [5210] [] [] [((0,0),(1,0))]
DISCARD 5209 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5210 [(0,0)] HALF_D_PLUS_2 [5208] [] [] [] []
IDLE 5211 [(0,0)] 115 [] [] [] [] []
INJECT_T 5212 [(0,1)] D [] [] [] [] []
MERGE 5213 [(0,1),(0,0)] D [] [5215] [] [] [((0,0),(0,1))]
DISCARD 5214 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5215 [(0,0)] HALF_D_PLUS_2 [5213] [] [] [] []
IDLE 5216 [(0,0)] 35 [] [] [] [] []
INJECT_T 5217 [(1,0)] D [] [] [] [] []
MERGE 5218 [(1,0),(0,0)] D [] [5220] [] [] [((0,0),(1,0))]
DISCARD 5219 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5220 [(0,0)] HALF_D_PLUS_2 [5218] [] [] [] []
IDLE 5221 [(0,0)] 28 [] [] [] [] []
INJECT_T 5222 [(0,1)] D [] [] [] [] []
MERGE 5223 [(0,1),(0,0)] D [] [5225] [] [] [((0,0),(0,1))]
DISCARD 5224 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5225 [(0,0)] HALF_D_PLUS_2 [5223] [] [] [] []
IDLE 5226 [(0,0)] 95 [] [] [] [] []
INJECT_T 5227 [(1,0)] D [] [] [] [] []
MERGE 5228 [(1,0),(0,0)] D [] [5230] [] [] [((0,0),(1,0))]
DISCARD 5229 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5230 [(0,0)] HALF_D_PLUS_2 [5228] [] [] [] []
IDLE 5231 [(0,0)] 2 [] [] [] [] []
INJECT_T 5232 [(0,1)] D [] [] [] [] []
MERGE 5233 [(0,1),(0,0)] D [] [5235] [] [] [((0,0),(0,1))]
DISCARD 5234 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5235 [(0,0)] HALF_D_PLUS_2 [5233] [] [] [] []
IDLE 5236 [(0,0)] 121 [] [] [] [] []
INJECT_T 5237 [(1,0)] D [] [] [] [] []
MERGE 5238 [(1,0),(0,0)] D [] [5240] [] [] [((0,0),(1,0))]
DISCARD 5239 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5240 [(0,0)] HALF_D_PLUS_2 [5238] [] [] [] []
IDLE 5241 [(0,0)] 87 [] [] [] [] []
INJECT_T 5242 [(0,1)] D [] [] [] [] []
MERGE 5243 [(0,1),(0,0)] D [] [5245] [] [] [((0,0),(0,1))]
DISCARD 5244 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5245 [(0,0)] HALF_D_PLUS_2 [5243] [] [] [] []
IDLE 5246 [(0,0)] 48 [] [] [] [] []
INJECT_T 5247 [(1,0)] D [] [] [] [] []
MERGE 5248 [(1,0),(0,0)] D [] [5250] [] [] [((0,0),(1,0))]
DISCARD 5249 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5250 [(0,0)] HALF_D_PLUS_2 [5248] [] [] [] []
IDLE 5251 [(0,0)] 153 [] [] [] [] []
INJECT_T 5252 [(0,1)] D [] [] [] [] []
MERGE 5253 [(0,1),(0,0)] D [] [5255] [] [] [((0,0),(0,1))]
DISCARD 5254 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5255 [(0,0)] HALF_D_PLUS_2 [5253] [] [] [] []
IDLE 5256 [(0,0)] 65 [] [] [] [] []
INJECT_T 5257 [(1,0)] D [] [] [] [] []
MERGE 5258 [(1,0),(0,0)] D [] [5260] [] [] [((0,0),(1,0))]
DISCARD 5259 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5260 [(0,0)] HALF_D_PLUS_2 [5258] [] [] [] []
IDLE 5261 [(0,0)] 123 [] [] [] [] []
INJECT_T 5262 [(0,1)] D [] [] [] [] []
MERGE 5263 [(0,1),(0,0)] D [] [5265] [] [] [((0,0),(0,1))]
DISCARD 5264 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5265 [(0,0)] HALF_D_PLUS_2 [5263] [] [] [] []
IDLE 5266 [(0,0)] 42 [] [] [] [] []
INJECT_T 5267 [(1,0)] D [] [] [] [] []
MERGE 5268 [(1,0),(0,0)] D [] [5270] [] [] [((0,0),(1,0))]
DISCARD 5269 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5270 [(0,0)] HALF_D_PLUS_2 [5268] [] [] [] []
IDLE 5271 [(0,0)] 65 [] [] [] [] []
INJECT_T 5272 [(0,1)] D [] [] [] [] []
MERGE 5273 [(0,1),(0,0)] D [] [5275] [] [] [((0,0),(0,1))]
DISCARD 5274 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5275 [(0,0)] HALF_D_PLUS_2 [5273] [] [] [] []
IDLE 5276 [(0,0)] 125 [] [] [] [] []
INJECT_T 5277 [(1,0)] D [] [] [] [] []
MERGE 5278 [(1,0),(0,0)] D [] [5280] [] [] [((0,0),(1,0))]
DISCARD 5279 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5280 [(0,0)] HALF_D_PLUS_2 [5278] [] [] [] []
IDLE 5281 [(0,0)] 144 [] [] [] [] []
INJECT_T 5282 [(0,1)] D [] [] [] [] []
MERGE 5283 [(0,1),(0,0)] D [] [5285] [] [] [((0,0),(0,1))]
DISCARD 5284 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5285 [(0,0)] HALF_D_PLUS_2 [5283] [] [] [] []
IDLE 5286 [(0,0)] 128 [] [] [] [] []
INJECT_T 5287 [(1,0)] D [] [] [] [] []
MERGE 5288 [(1,0),(0,0)] D [] [5290] [] [] [((0,0),(1,0))]
DISCARD 5289 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5290 [(0,0)] HALF_D_PLUS_2 [5288] [] [] [] []
IDLE 5291 [(0,0)] 97 [] [] [] [] []
INJECT_T 5292 [(0,1)] D [] [] [] [] []
MERGE 5293 [(0,1),(0,0)] D [] [5295] [] [] [((0,0),(0,1))]
DISCARD 5294 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5295 [(0,0)] HALF_D_PLUS_2 [5293] [] [] [] []
IDLE 5296 [(0,0)] 50 [] [] [] [] []
INJECT_T 5297 [(1,0)] D [] [] [] [] []
MERGE 5298 [(1,0),(0,0)] D [] [5300] [] [] [((0,0),(1,0))]
DISCARD 5299 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5300 [(0,0)] HALF_D_PLUS_2 [5298] [] [] [] []
IDLE 5301 [(0,0)] 200 [] [] [] [] []
INJECT_T 5302 [(0,1)] D [] [] [] [] []
MERGE 5303 [(0,1),(0,0)] D [] [5305] [] [] [((0,0),(0,1))]
DISCARD 5304 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5305 [(0,0)] HALF_D_PLUS_2 [5303] [] [] [] []
IDLE 5306 [(0,0)] 183 [] [] [] [] []
INJECT_T 5307 [(1,0)] D [] [] [] [] []
MERGE 5308 [(1,0),(0,0)] D [] [5310] [] [] [((0,0),(1,0))]
DISCARD 5309 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5310 [(0,0)] HALF_D_PLUS_2 [5308] [] [] [] []
IDLE 5311 [(0,0)] 155 [] [] [] [] []
INJECT_T 5312 [(0,1)] D [] [] [] [] []
MERGE 5313 [(0,1),(0,0)] D [] [5315] [] [] [((0,0),(0,1))]
DISCARD 5314 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5315 [(0,0)] HALF_D_PLUS_2 [5313] [] [] [] []
IDLE 5316 [(0,0)] 58 [] [] [] [] []
INJECT_T 5317 [(1,0)] D [] [] [] [] []
MERGE 5318 [(1,0),(0,0)] D [] [5320] [] [] [((0,0),(1,0))]
DISCARD 5319 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5320 [(0,0)] HALF_D_PLUS_2 [5318] [] [] [] []
IDLE 5321 [(0,0)] 166 [] [] [] [] []
INJECT_T 5322 [(0,1)] D [] [] [] [] []
MERGE 5323 [(0,1),(0,0)] D [] [5325] [] [] [((0,0),(0,1))]
DISCARD 5324 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5325 [(0,0)] HALF_D_PLUS_2 [5323] [] [] [] []
IDLE 5326 [(0,0)] 116 [] [] [] [] []
INJECT_T 5327 [(1,0)] D [] [] [] [] []
MERGE 5328 [(1,0),(0,0)] D [] [5330] [] [] [((0,0),(1,0))]
DISCARD 5329 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5330 [(0,0)] HALF_D_PLUS_2 [5328] [] [] [] []
IDLE 5331 [(0,0)] 52 [] [] [] [] []
INJECT_T 5332 [(0,1)] D [] [] [] [] []
MERGE 5333 [(0,1),(0,0)] D [] [5335] [] [] [((0,0),(0,1))]
DISCARD 5334 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5335 [(0,0)] HALF_D_PLUS_2 [5333] [] [] [] []
IDLE 5336 [(0,0)] 157 [] [] [] [] []
INJECT_T 5337 [(1,0)] D [] [] [] [] []
MERGE 5338 [(1,0),(0,0)] D [] [5340] [] [] [((0,0),(1,0))]
DISCARD 5339 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5340 [(0,0)] HALF_D_PLUS_2 [5338] [] [] [] []
IDLE 5341 [(0,0)] 30 [] [] [] [] []
INJECT_T 5342 [(0,1)] D [] [] [] [] []
MERGE 5343 [(0,1),(0,0)] D [] [5345] [] [] [((0,0),(0,1))]
DISCARD 5344 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5345 [(0,0)] HALF_D_PLUS_2 [5343] [] [] [] []
IDLE 5346 [(0,0)] 116 [] [] [] [] []
INJECT_T 5347 [(1,0)] D [] [] [] [] []
MERGE 5348 [(1,0),(0,0)] D [] [5350] [] [] [((0,0),(1,0))]
DISCARD 5349 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5350 [(0,0)] HALF_D_PLUS_2 [5348] [] [] [] []
IDLE 5351 [(0,0)] 40 [] [] [] [] []
INJECT_T 5352 [(0,1)] D [] [] [] [] []
MERGE 5353 [(0,1),(0,0)] D [] [5355] [] [] [((0,0),(0,1))]
DISCARD 5354 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5355 [(0,0)] HALF_D_PLUS_2 [5353] [] [] [] []
IDLE 5356 [(0,0)] 14 [] [] [] [] []
INJECT_T 5357 [(1,0)] D [] [] [] [] []
MERGE 5358 [(1,0),(0,0)] D [] [5360] [] [] [((0,0),(1,0))]
DISCARD 5359 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5360 [(0,0)] HALF_D_PLUS_2 [5358] [] [] [] []
IDLE 5361 [(0,0)] 86 [] [] [] [] []
INJECT_T 5362 [(0,1)] D [] [] [] [] []
MERGE 5363 [(0,1),(0,0)] D [] [5365] [] [] [((0,0),(0,1))]
DISCARD 5364 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5365 [(0,0)] HALF_D_PLUS_2 [5363] [] [] [] []
IDLE 5366 [(0,0)] 89 [] [] [] [] []
INJECT_T 5367 [(1,0)] D [] [] [] [] []
MERGE 5368 [(1,0),(0,0)] D [] [5370] [] [] [((0,0),(1,0))]
DISCARD 5369 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5370 [(0,0)] HALF_D_PLUS_2 [5368] [] [] [] []
IDLE 5371 [(0,0)] 102 [] [] [] [] []
INJECT_T 5372 [(0,1)] D [] [] [] [] []
MERGE 5373 [(0,1),(0,0)] D [] [5375] [] [] [((0,0),(0,1))]
DISCARD 5374 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5375 [(0,0)] HALF_D_PLUS_2 [5373] [] [] [] []
IDLE 5376 [(0,0)] 1 [] [] [] [] []
INJECT_T 5377 [(1,0)] D [] [] [] [] []
MERGE 5378 [(1,0),(0,0)] D [] [5380] [] [] [((0,0),(1,0))]
DISCARD 5379 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5380 [(0,0)] HALF_D_PLUS_2 [5378] [] [] [] []
IDLE 5381 [(0,0)] 39 [] [] [] [] []
INJECT_T 5382 [(0,1)] D [] [] [] [] []
MERGE 5383 [(0,1),(0,0)] D [] [5385] [] [] [((0,0),(0,1))]
DISCARD 5384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5385 [(0,0)] HALF_D_PLUS_2 [5383] [] [] [] []
IDLE 5386 [(0,0)] 16 [] [] [] [] []
INJECT_T 5387 [(1,0)] D [] [] [] [] []
MERGE 5388 [(1,0),(0,0)] D [] [5390] [] [] [((0,0),(1,0))]
DISCARD 5389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5390 [(0,0)] HALF_D_PLUS_2 [5388] [] [] [] []
IDLE 5391 [(0,0)] 156 [] [] [] [] []
INJECT_T 5392 [(0,1)] D [] [] [] [] []
MERGE 5393 [(0,1),(0,0)] D [] [5395] [] [] [((0,0),(0,1))]
DISCARD 5394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5395 [(0,0)] HALF_D_PLUS_2 [5393] [] [] [] []
IDLE 5396 [(0,0)] 9 [] [] [] [] []
INJECT_T 5397 [(1,0)] D [] [] [] [] []
MERGE 5398 [(1,0),(0,0)] D [] [5400] [] [] [((0,0),(1,0))]
DISCARD 5399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5400 [(0,0)] HALF_D_PLUS_2 [5398] [] [] [] []
IDLE 5401 [(0,0)] 174 [] [] [] [] []
INJECT_T 5402 [(0,1)] D [] [] [] [] []
MERGE 5403 [(0,1),(0,0)] D [] [5405] [] [] [((0,0),(0,1))]
DISCARD 5404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5405 [(0,0)] HALF_D_PLUS_2 [5403] [] [] [] []
IDLE 5406 [(0,0)] 42 [] [] [] [] []
INJECT_T 5407 [(1,0)] D [] [] [] [] []
MERGE 5408 [(1,0),(0,0)] D [] [5410] [] [] [((0,0),(1,0))]
DISCARD 5409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5410 [(0,0)] HALF_D_PLUS_2 [5408] [] [] [] []
IDLE 5411 [(0,0)] 63 [] [] [] [] []
INJECT_T 5412 [(0,1)] D [] [] [] [] []
MERGE 5413 [(0,1),(0,0)] D [] [5415] [] [] [((0,0),(0,1))]
DISCARD 5414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5415 [(0,0)] HALF_D_PLUS_2 [5413] [] [] [] []
IDLE 5416 [(0,0)] 67 [] [] [] [] []
INJECT_T 5417 [(1,0)] D [] [] [] [] []
MERGE 5418 [(1,0),(0,0)] D [] [5420] [] [] [((0,0),(1,0))]
DISCARD 5419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5420 [(0,0)] HALF_D_PLUS_2 [5418] [] [] [] []
IDLE 5421 [(0,0)] 102 [] [] [] [] []
INJECT_T 5422 [(0,1)] D [] [] [] [] []
MERGE 5423 [(0,1),(0,0)] D [] [5425] [] [] [((0,0),(0,1))]
DISCARD 5424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5425 [(0,0)] HALF_D_PLUS_2 [5423] [] [] [] []
IDLE 5426 [(0,0)] 73 [] [] [] [] []
INJECT_T 5427 [(1,0)] D [] [] [] [] []
MERGE 5428 [(1,0),(0,0)] D [] [5430] [] [] [((0,0),(1,0))]
DISCARD 5429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5430 [(0,0)] HALF_D_PLUS_2 [5428] [] [] [] []
IDLE 5431 [(0,0)] 119 [] [] [] [] []
INJECT_T 5432 [(0,1)] D [] [] [] [] []
MERGE 5433 [(0,1),(0,0)] D [] [5435] [] [] [((0,0),(0,1))]
DISCARD 5434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5435 [(0,0)] HALF_D_PLUS_2 [5433] [] [] [] []
IDLE 5436 [(0,0)] 76 [] [] [] [] []
INJECT_T 5437 [(1,0)] D [] [] [] [] []
MERGE 5438 [(1,0),(0,0)] D [] [5440] [] [] [((0,0),(1,0))]
DISCARD 5439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5440 [(0,0)] HALF_D_PLUS_2 [5438] [] [] [] []
IDLE 5441 [(0,0)] 145 [] [] [] [] []
INJECT_T 5442 [(0,1)] D [] [] [] [] []
MERGE 5443 [(0,1),(0,0)] D [] [5445] [] [] [((0,0),(0,1))]
DISCARD 5444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5445 [(0,0)] HALF_D_PLUS_2 [5443] [] [] [] []
IDLE 5446 [(0,0)] 198 [] [] [] [] []
INJECT_T 5447 [(1,0)] D [] [] [] [] []
MERGE 5448 [(1,0),(0,0)] D [] [5450] [] [] [((0,0),(1,0))]
DISCARD 5449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5450 [(0,0)] HALF_D_PLUS_2 [5448] [] [] [] []
IDLE 5451 [(0,0)] 29 [] [] [] [] []
INJECT_T 5452 [(0,1)] D [] [] [] [] []
MERGE 5453 [(0,1),(0,0)] D [] [5455] [] [] [((0,0),(0,1))]
DISCARD 5454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5455 [(0,0)] HALF_D_PLUS_2 [5453] [] [] [] []
IDLE 5456 [(0,0)] 23 [] [] [] [] []
INJECT_T 5457 [(1,0)] D [] [] [] [] []
MERGE 5458 [(1,0),(0,0)] D [] [5460] [] [] [((0,0),(1,0))]
DISCARD 5459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5460 [(0,0)] HALF_D_PLUS_2 [5458] [] [] [] []
IDLE 5461 [(0,0)] 56 [] [] [] [] []
INJECT_T 5462 [(0,1)] D [] [] [] [] []
MERGE 5463 [(0,1),(0,0)] D [] [5465] [] [] [((0,0),(0,1))]
DISCARD 5464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5465 [(0,0)] HALF_D_PLUS_2 [5463] [] [] [] []
IDLE 5466 [(0,0)] 40 [] [] [] [] []
INJECT_T 5467 [(1,0)] D [] [] [] [] []
MERGE 5468 [(1,0),(0,0)] D [] [5470] [] [] [((0,0),(1,0))]
DISCARD 5469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5470 [(0,0)] HALF_D_PLUS_2 [5468] [] [] [] []
IDLE 5471 [(0,0)] 146 [] [] [] [] []
INJECT_T 5472 [(0,1)] D [] [] [] [] []
MERGE 5473 [(0,1),(0,0)] D [] [5475] [] [] [((0,0),(0,1))]
DISCARD 5474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5475 [(0,0)] HALF_D_PLUS_2 [5473] [] [] [] []
IDLE 5476 [(0,0)] 145 [] [] [] [] []
INJECT_T 5477 [(1,0)] D [] [] [] [] []
MERGE 5478 [(1,0),(0,0)] D [] [5480] [] [] [((0,0),(1,0))]
DISCARD 5479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5480 [(0,0)] HALF_D_PLUS_2 [5478] [] [] [] []
IDLE 5481 [(0,0)] 114 [] [] [] [] []
INJECT_T 5482 [(0,1)] D [] [] [] [] []
MERGE 5483 [(0,1),(0,0)] D [] [5485] [] [] [((0,0),(0,1))]
DISCARD 5484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5485 [(0,0)] HALF_D_PLUS_2 [5483] [] [] [] []
IDLE 5486 [(0,0)] 199 [] [] [] [] []
INJECT_T 5487 [(1,0)] D [] [] [] [] []
MERGE 5488 [(1,0),(0,0)] D [] [5490] [] [] [((0,0),(1,0))]
DISCARD 5489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5490 [(0,0)] HALF_D_PLUS_2 [5488] [] [] [] []
IDLE 5491 [(0,0)] 180 [] [] [] [] []
INJECT_T 5492 [(0,1)] D [] [] [] [] []
MERGE 5493 [(0,1),(0,0)] D [] [5495] [] [] [((0,0),(0,1))]
DISCARD 5494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5495 [(0,0)] HALF_D_PLUS_2 [5493] [] [] [] []
IDLE 5496 [(0,0)] 197 [] [] [] [] []
INJECT_T 5497 [(1,0)] D [] [] [] [] []
MERGE 5498 [(1,0),(0,0)] D [] [5500] [] [] [((0,0),(1,0))]
DISCARD 5499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5500 [(0,0)] HALF_D_PLUS_2 [5498] [] [] [] []
IDLE 5501 [(0,0)] 90 [] [] [] [] []
INJECT_T 5502 [(0,1)] D [] [] [] [] []
MERGE 5503 [(0,1),(0,0)] D [] [5505] [] [] [((0,0),(0,1))]
DISCARD 5504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5505 [(0,0)] HALF_D_PLUS_2 [5503] [] [] [] []
IDLE 5506 [(0,0)] 111 [] [] [] [] []
INJECT_T 5507 [(1,0)] D [] [] [] [] []
MERGE 5508 [(1,0),(0,0)] D [] [5510] [] [] [((0,0),(1,0))]
DISCARD 5509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5510 [(0,0)] HALF_D_PLUS_2 [5508] [] [] [] []
IDLE 5511 [(0,0)] 81 [] [] [] [] []
INJECT_T 5512 [(0,1)] D [] [] [] [] []
MERGE 5513 [(0,1),(0,0)] D [] [5515] [] [] [((0,0),(0,1))]
DISCARD 5514 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5515 [(0,0)] HALF_D_PLUS_2 [5513] [] [] [] []
IDLE 5516 [(0,0)] 56 [] [] [] [] []
INJECT_T 5517 [(1,0)] D [] [] [] [] []
MERGE 5518 [(1,0),(0,0)] D [] [5520] [] [] [((0,0),(1,0))]
DISCARD 5519 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5520 [(0,0)] HALF_D_PLUS_2 [5518] [] [] [] []
IDLE 5521 [(0,0)] 61 [] [] [] [] []
INJECT_T 5522 [(0,1)] D [] [] [] [] []
MERGE 5523 [(0,1),(0,0)] D [] [5525] [] [] [((0,0),(0,1))]
DISCARD 5524 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5525 [(0,0)] HALF_D_PLUS_2 [5523] [] [] [] []
IDLE 5526 [(0,0)] 149 [] [] [] [] []
INJECT_T 5527 [(1,0)] D [] [] [] [] []
MERGE 5528 [(1,0),(0,0)] D [] [5530] [] [] [((0,0),(1,0))]
DISCARD 5529 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5530 [(0,0)] HALF_D_PLUS_2 [5528] [] [] [] []
IDLE 5531 [(0,0)] 46 [] [] [] [] []
INJECT_T 5532 [(0,1)] D [] [] [] [] []
MERGE 5533 [(0,1),(0,0)] D [] [5535] [] [] [((0,0),(0,1))]
DISCARD 5534 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5535 [(0,0)] HALF_D_PLUS_2 [5533] [] [] [] []
IDLE 5536 [(0,0)] 29 [] [] [] [] []
INJECT_T 5537 [(1,0)] D [] [] [] [] []
MERGE 5538 [(1,0),(0,0)] D [] [5540] [] [] [((0,0),(1,0))]
DISCARD 5539 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5540 [(0,0)] HALF_D_PLUS_2 [5538] [] [] [] []
IDLE 5541 [(0,0)] 130 [] [] [] [] []
INJECT_T 5542 [(0,1)] D [] [] [] [] []
MERGE 5543 [(0,1),(0,0)] D [] [5545] [] [] [((0,0),(0,1))]
DISCARD 5544 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5545 [(0,0)] HALF_D_PLUS_2 [5543] [] [] [] []
IDLE 5546 [(0,0)] 108 [] [] [] [] []
INJECT_T 5547 [(1,0)] D [] [] [] [] []
MERGE 5548 [(1,0),(0,0)] D [] [5550] [] [] [((0,0),(1,0))]
DISCARD 5549 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5550 [(0,0)] HALF_D_PLUS_2 [5548] [] [] [] []
IDLE 5551 [(0,0)] 53 [] [] [] [] []
INJECT_T 5552 [(0,1)] D [] [] [] [] []
MERGE 5553 [(0,1),(0,0)] D [] [5555] [] [] [((0,0),(0,1))]
DISCARD 5554 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5555 [(0,0)] HALF_D_PLUS_2 [5553] [] [] [] []
IDLE 5556 [(0,0)] 60 [] [] [] [] []
INJECT_T 5557 [(1,0)] D [] [] [] [] []
MERGE 5558 [(1,0),(0,0)] D [] [5560] [] [] [((0,0),(1,0))]
DISCARD 5559 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5560 [(0,0)] HALF_D_PLUS_2 [5558] [] [] [] []
IDLE 5561 [(0,0)] 173 [] [] [] [] []
INJECT_T 5562 [(0,1)] D [] [] [] [] []
MERGE 5563 [(0,1),(0,0)] D [] [5565] [] [] [((0,0),(0,1))]
DISCARD 5564 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5565 [(0,0)] HALF_D_PLUS_2 [5563] [] [] [] []
IDLE 5566 [(0,0)] 8 [] [] [] [] []
INJECT_T 5567 [(1,0)] D [] [] [] [] []
MERGE 5568 [(1,0),(0,0)] D [] [5570] [] [] [((0,0),(1,0))]
DISCARD 5569 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5570 [(0,0)] HALF_D_PLUS_2 [5568] [] [] [] []
IDLE 5571 [(0,0)] 54 [] [] [] [] []
INJECT_T 5572 [(0,1)] D [] [] [] [] []
MERGE 5573 [(0,1),(0,0)] D [] [5575] [] [] [((0,0),(0,1))]
DISCARD 5574 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5575 [(0,0)] HALF_D_PLUS_2 [5573] [] [] [] []
IDLE 5576 [(0,0)] 112 [] [] [] [] []
INJECT_T 5577 [(1,0)] D [] [] [] [] []
MERGE 5578 [(1,0),(0,0)] D [] [5580] [] [] [((0,0),(1,0))]
DISCARD 5579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5580 [(0,0)] HALF_D_PLUS_2 [5578] [] [] [] []
IDLE 5581 [(0,0)] 135 [] [] [] [] []
INJECT_T 5582 [(0,1)] D [] [] [] [] []
MERGE 5583 [(0,1),(0,0)] D [] [5585] [] [] [((0,0),(0,1))]
DISCARD 5584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5585 [(0,0)] HALF_D_PLUS_2 [5583] [] [] [] []
IDLE 5586 [(0,0)] 115 [] [] [] [] []
INJECT_T 5587 [(1,0)] D [] [] [] [] []
MERGE 5588 [(1,0),(0,0)] D [] [5590] [] [] [((0,0),(1,0))]
DISCARD 5589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5590 [(0,0)] HALF_D_PLUS_2 [5588] [] [] [] []
IDLE 5591 [(0,0)] 114 [] [] [] [] []
INJECT_T 5592 [(0,1)] D [] [] [] [] []
MERGE 5593 [(0,1),(0,0)] D [] [5595] [] [] [((0,0),(0,1))]
DISCARD 5594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5595 [(0,0)] HALF_D_PLUS_2 [5593] [] [] [] []
IDLE 5596 [(0,0)] 155 [] [] [] [] []
INJECT_T 5597 [(1,0)] D [] [] [] [] []
MERGE 5598 [(1,0),(0,0)] D [] [5600] [] [] [((0,0),(1,0))]
DISCARD 5599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5600 [(0,0)] HALF_D_PLUS_2 [5598] [] [] [] []
IDLE 5601 [(0,0)] 126 [] [] [] [] []
INJECT_T 5602 [(0,1)] D [] [] [] [] []
MERGE 5603 [(0,1),(0,0)] D [] [5605] [] [] [((0,0),(0,1))]
DISCARD 5604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5605 [(0,0)] HALF_D_PLUS_2 [5603] [] [] [] []
IDLE 5606 [(0,0)] 126 [] [] [] [] []
INJECT_T 5607 [(1,0)] D [] [] [] [] []
MERGE 5608 [(1,0),(0,0)] D [] [5610] [] [] [((0,0),(1,0))]
DISCARD 5609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5610 [(0,0)] HALF_D_PLUS_2 [5608] [] [] [] []
IDLE 5611 [(0,0)] 179 [] [] [] [] []
INJECT_T 5612 [(0,1)] D [] [] [] [] []
MERGE 5613 [(0,1),(0,0)] D [] [5615] [] [] [((0,0),(0,1))]
DISCARD 5614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5615 [(0,0)] HALF_D_PLUS_2 [5613] [] [] [] []
IDLE 5616 [(0,0)] 152 [] [] [] [] []
INJECT_T 5617 [(1,0)] D [] [] [] [] []
MERGE 5618 [(1,0),(0,0)] D [] [5620] [] [] [((0,0),(1,0))]
DISCARD 5619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5620 [(0,0)] HALF_D_PLUS_2 [5618] [] [] [] []
IDLE 5621 [(0,0)] 34 [] [] [] [] []
INJECT_T 5622 [(0,1)] D [] [] [] [] []
MERGE 5623 [(0,1),(0,0)] D [] [5625] [] [] [((0,0),(0,1))]
DISCARD 5624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5625 [(0,0)] HALF_D_PLUS_2 [5623] [] [] [] []
IDLE 5626 [(0,0)] 194 [] [] [] [] []
INJECT_T 5627 [(1,0)] D [] [] [] [] []
MERGE 5628 [(1,0),(0,0)] D [] [5630] [] [] [((0,0),(1,0))]
DISCARD 5629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5630 [(0,0)] HALF_D_PLUS_2 [5628] [] [] [] []
IDLE 5631 [(0,0)] 30 [] [] [] [] []
INJECT_T 5632 [(0,1)] D [] [] [] [] []
MERGE 5633 [(0,1),(0,0)] D [] [5635] [] [] [((0,0),(0,1))]
DISCARD 5634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5635 [(0,0)] HALF_D_PLUS_2 [5633] [] [] [] []
IDLE 5636 [(0,0)] 189 [] [] [] [] []
INJECT_T 5637 [(1,0)] D [] [] [] [] []
MERGE 5638 [(1,0),(0,0)] D [] [5640] [] [] [((0,0),(1,0))]
DISCARD 5639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5640 [(0,0)] HALF_D_PLUS_2 [5638] [] [] [] []
IDLE 5641 [(0,0)] 24 [] [] [] [] []
INJECT_T 5642 [(0,1)] D [] [] [] [] []
MERGE 5643 [(0,1),(0,0)] D [] [5645] [] [] [((0,0),(0,1))]
DISCARD 5644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5645 [(0,0)] HALF_D_PLUS_2 [5643] [] [] [] []
IDLE 5646 [(0,0)] 197 [] [] [] [] []
INJECT_T 5647 [(1,0)] D [] [] [] [] []
MERGE 5648 [(1,0),(0,0)] D [] [5650] [] [] [((0,0),(1,0))]
DISCARD 5649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5650 [(0,0)] HALF_D_PLUS_2 [5648] [] [] [] []
IDLE 5651 [(0,0)] 15 [] [] [] [] []
INJECT_T 5652 [(0,1)] D [] [] [] [] []
MERGE 5653 [(0,1),(0,0)] D [] [5655] [] [] [((0,0),(0,1))]
DISCARD 5654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5655 [(0,0)] HALF_D_PLUS_2 [5653] [] [] [] []
IDLE 5656 [(0,0)] 178 [] [] [] [] []
INJECT_T 5657 [(1,0)] D [] [] [] [] []
MERGE 5658 [(1,0),(0,0)] D [] [5660] [] [] [((0,0),(1,0))]
DISCARD 5659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5660 [(0,0)] HALF_D_PLUS_2 [5658] [] [] [] []
IDLE 5661 [(0,0)] 107 [] [] [] [] []
INJECT_T 5662 [(0,1)] D [] [] [] [] []
MERGE 5663 [(0,1),(0,0)] D [] [5665] [] [] [((0,0),(0,1))]
DISCARD 5664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5665 [(0,0)] HALF_D_PLUS_2 [5663] [] [] [] []
IDLE 5666 [(0,0)] 113 [] [] [] [] []
INJECT_T 5667 [(1,0)] D [] [] [] [] []
MERGE 5668 [(1,0),(0,0)] D [] [5670] [] [] [((0,0),(1,0))]
DISCARD 5669 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5670 [(0,0)] HALF_D_PLUS_2 [5668] [] [] [] []
IDLE 5671 [(0,0)] 33 [] [] [] [] []
INJECT_T 5672 [(0,1)] D [] [] [] [] []
MERGE 5673 [(0,1),(0,0)] D [] [5675] [] [] [((0,0),(0,1))]
DISCARD 5674 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5675 [(0,0)] HALF_D_PLUS_2 [5673] [] [] [] []
IDLE 5676 [(0,0)] 26 [] [] [] [] []
INJECT_T 5677 [(1,0)] D [] [] [] [] []
MERGE 5678 [(1,0),(0,0)] D [] [5680] [] [] [((0,0),(1,0))]
DISCARD 5679 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5680 [(0,0)] HALF_D_PLUS_2 [5678] [] [] [] []
IDLE 5681 [(0,0)] 162 [] [] [] [] []
INJECT_T 5682 [(0,1)] D [] [] [] [] []
MERGE 5683 [(0,1),(0,0)] D [] [5685] [] [] [((0,0),(0,1))]
DISCARD 5684 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5685 [(0,0)] HALF_D_PLUS_2 [5683] [] [] [] []
IDLE 5686 [(0,0)] 49 [] [] [] [] []
INJECT_T 5687 [(1,0)] D [] [] [] [] []
MERGE 5688 [(1,0),(0,0)] D [] [5690] [] [] [((0,0),(1,0))]
DISCARD 5689 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5690 [(0,0)] HALF_D_PLUS_2 [5688] [] [] [] []
IDLE 5691 [(0,0)] 4 [] [] [] [] []
INJECT_T 5692 [(0,1)] D [] [] [] [] []
MERGE 5693 [(0,1),(0,0)] D [] [5695] [] [] [((0,0),(0,1))]
DISCARD 5694 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5695 [(0,0)] HALF_D_PLUS_2 [5693] [] [] [] []
IDLE 5696 [(0,0)] 91 [] [] [] [] []
INJECT_T 5697 [(1,0)] D [] [] [] [] []
MERGE 5698 [(1,0),(0,0)] D [] [5700] [] [] [((0,0),(1,0))]
DISCARD 5699 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5700 [(0,0)] HALF_D_PLUS_2 [5698] [] [] [] []
IDLE 5701 [(0,0)] 75 [] [] [] [] []
INJECT_T 5702 [(0,1)] D [] [] [] [] []
MERGE 5703 [(0,1),(0,0)] D [] [5705] [] [] [((0,0),(0,1))]
DISCARD 5704 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5705 [(0,0)] HALF_D_PLUS_2 [5703] [] [] [] []
IDLE 5706 [(0,0)] 90 [] [] [] [] []
INJECT_T 5707 [(1,0)] D [] [] [] [] []
MERGE 5708 [(1,0),(0,0)] D [] [5710] [] [] [((0,0),(1,0))]
DISCARD 5709 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5710 [(0,0)] HALF_D_PLUS_2 [5708] [] [] [] []
IDLE 5711 [(0,0)] 95 [] [] [] [] []
INJECT_T 5712 [(0,1)] D [] [] [] [] []
MERGE 5713 [(0,1),(0,0)] D [] [5715] [] [] [((0,0),(0,1))]
DISCARD 5714 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5715 [(0,0)] HALF_D_PLUS_2 [5713] [] [] [] []
IDLE 5716 [(0,0)] 13 [] [] [] [] []
INJECT_T 5717 [(1,0)] D [] [] [] [] []
MERGE 5718 [(1,0),(0,0)] D [] [5720] [] [] [((0,0),(1,0))]
DISCARD 5719 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5720 [(0,0)] HALF_D_PLUS_2 [5718] [] [] [] []
IDLE 5721 [(0,0)] 43 [] [] [] [] []
INJECT_T 5722 [(0,1)] D [] [] [] [] []
MERGE 5723 [(0,1),(0,0)] D [] [5725] [] [] [((0,0),(0,1))]
DISCARD 5724 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5725 [(0,0)] HALF_D_PLUS_2 [5723] [] [] [] []
IDLE 5726 [(0,0)] 54 [] [] [] [] []
INJECT_T 5727 [(1,0)] D [] [] [] [] []
MERGE 5728 [(1,0),(0,0)] D [] [5730] [] [] [((0,0),(1,0))]
DISCARD 5729 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5730 [(0,0)] HALF_D_PLUS_2 [5728] [] [] [] []
IDLE 5731 [(0,0)] 71 [] [] [] [] []
INJECT_T 5732 [(0,1)] D [] [] [] [] []
MERGE 5733 [(0,1),(0,0)] D [] [5735] [] [] [((0,0),(0,1))]
DISCARD 5734 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5735 [(0,0)] HALF_D_PLUS_2 [5733] [] [] [] []
IDLE 5736 [(0,0)] 85 [] [] [] [] []
INJECT_T 5737 [(1,0)] D [] [] [] [] []
MERGE 5738 [(1,0),(0,0)] D [] [5740] [] [] [((0,0),(1,0))]
DISCARD 5739 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5740 [(0,0)] HALF_D_PLUS_2 [5738] [] [] [] []
IDLE 5741 [(0,0)] 44 [] [] [] [] []
INJECT_T 5742 [(0,1)] D [] [] [] [] []
MERGE 5743 [(0,1),(0,0)] D [] [5745] [] [] [((0,0),(0,1))]
DISCARD 5744 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5745 [(0,0)] HALF_D_PLUS_2 [5743] [] [] [] []
IDLE 5746 [(0,0)] 161 [] [] [] [] []
INJECT_T 5747 [(1,0)] D [] [] [] [] []
MERGE 5748 [(1,0),(0,0)] D [] [5750] [] [] [((0,0),(1,0))]
DISCARD 5749 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5750 [(0,0)] HALF_D_PLUS_2 [5748] [] [] [] []
IDLE 5751 [(0,0)] 56 [] [] [] [] []
INJECT_T 5752 [(0,1)] D [] [] [] [] []
MERGE 5753 [(0,1),(0,0)] D [] [5755] [] [] [((0,0),(0,1))]
DISCARD 5754 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5755 [(0,0)] HALF_D_PLUS_2 [5753] [] [] [] []
IDLE 5756 [(0,0)] 88 [] [] [] [] []
INJECT_T 5757 [(1,0)] D [] [] [] [] []
MERGE 5758 [(1,0),(0,0)] D [] [5760] [] [] [((0,0),(1,0))]
DISCARD 5759 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5760 [(0,0)] HALF_D_PLUS_2 [5758] [] [] [] []
IDLE 5761 [(0,0)] 186 [] [] [] [] []
INJECT_T 5762 [(0,1)] D [] [] [] [] []
MERGE 5763 [(0,1),(0,0)] D [] [5765] [] [] [((0,0),(0,1))]
DISCARD 5764 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5765 [(0,0)] HALF_D_PLUS_2 [5763] [] [] [] []
IDLE 5766 [(0,0)] 200 [] [] [] [] []
INJECT_T 5767 [(1,0)] D [] [] [] [] []
MERGE 5768 [(1,0),(0,0)] D [] [5770] [] [] [((0,0),(1,0))]
DISCARD 5769 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5770 [(0,0)] HALF_D_PLUS_2 [5768] [] [] [] []
IDLE 5771 [(0,0)] 83 [] [] [] [] []
INJECT_T 5772 [(0,1)] D [] [] [] [] []
MERGE 5773 [(0,1),(0,0)] D [] [5775] [] [] [((0,0),(0,1))]
DISCARD 5774 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5775 [(0,0)] HALF_D_PLUS_2 [5773] [] [] [] []
IDLE 5776 [(0,0)] 77 [] [] [] [] []
INJECT_T 5777 [(1,0)] D [] [] [] [] []
MERGE 5778 [(1,0),(0,0)] D [] [5780] [] [] [((0,0),(1,0))]
DISCARD 5779 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5780 [(0,0)] HALF_D_PLUS_2 [5778] [] [] [] []
IDLE 5781 [(0,0)] 77 [] [] [] [] []
INJECT_T 5782 [(0,1)] D [] [] [] [] []
MERGE 5783 [(0,1),(0,0)] D [] [5785] [] [] [((0,0),(0,1))]
DISCARD 5784 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5785 [(0,0)] HALF_D_PLUS_2 [5783] [] [] [] []
IDLE 5786 [(0,0)] 71 [] [] [] [] []
INJECT_T 5787 [(1,0)] D [] [] [] [] []
MERGE 5788 [(1,0),(0,0)] D [] [5790] [] [] [((0,0),(1,0))]
DISCARD 5789 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5790 [(0,0)] HALF_D_PLUS_2 [5788] [] [] [] []
IDLE 5791 [(0,0)] 122 [] [] [] [] []
INJECT_T 5792 [(0,1)] D [] [] [] [] []
MERGE 5793 [(0,1),(0,0)] D [] [5795] [] [] [((0,0),(0,1))]
DISCARD 5794 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5795 [(0,0)] HALF_D_PLUS_2 [5793] [] [] [] []
IDLE 5796 [(0,0)] 128 [] [] [] [] []
INJECT_T 5797 [(1,0)] D [] [] [] [] []
MERGE 5798 [(1,0),(0,0)] D [] [5800] [] [] [((0,0),(1,0))]
DISCARD 5799 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5800 [(0,0)] HALF_D_PLUS_2 [5798] [] [] [] []
IDLE 5801 [(0,0)] 133 [] [] [] [] []
INJECT_T 5802 [(0,1)] D [] [] [] [] []
MERGE 5803 [(0,1),(0,0)] D [] [5805] [] [] [((0,0),(0,1))]
DISCARD 5804 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5805 [(0,0)] HALF_D_PLUS_2 [5803] [] [] [] []
IDLE 5806 [(0,0)] 156 [] [] [] [] []
INJECT_T 5807 [(1,0)] D [] [] [] [] []
MERGE 5808 [(1,0),(0,0)] D [] [5810] [] [] [((0,0),(1,0))]
DISCARD 5809 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5810 [(0,0)] HALF_D_PLUS_2 [5808] [] [] [] []
IDLE 5811 [(0,0)] 132 [] [] [] [] []
INJECT_T 5812 [(0,1)] D [] [] [] [] []
MERGE 5813 [(0,1),(0,0)] D [] [5815] [] [] [((0,0),(0,1))]
DISCARD 5814 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5815 [(0,0)] HALF_D_PLUS_2 [5813] [] [] [] []
IDLE 5816 [(0,0)] 54 [] [] [] [] []
INJECT_T 5817 [(1,0)] D [] [] [] [] []
MERGE 5818 [(1,0),(0,0)] D [] [5820] [] [] [((0,0),(1,0))]
DISCARD 5819 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5820 [(0,0)] HALF_D_PLUS_2 [5818] [] [] [] []
IDLE 5821 [(0,0)] 17 [] [] [] [] []
INJECT_T 5822 [(0,1)] D [] [] [] [] []
MERGE 5823 [(0,1),(0,0)] D [] [5825] [] [] [((0,0),(0,1))]
DISCARD 5824 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5825 [(0,0)] HALF_D_PLUS_2 [5823] [] [] [] []
IDLE 5826 [(0,0)] 82 [] [] [] [] []
INJECT_T 5827 [(1,0)] D [] [] [] [] []
MERGE 5828 [(1,0),(0,0)] D [] [5830] [] [] [((0,0),(1,0))]
DISCARD 5829 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5830 [(0,0)] HALF_D_PLUS_2 [5828] [] [] [] []
IDLE 5831 [(0,0)] 116 [] [] [] [] []
INJECT_T 5832 [(0,1)] D [] [] [] [] []
MERGE 5833 [(0,1),(0,0)] D [] [5835] [] [] [((0,0),(0,1))]
DISCARD 5834 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5835 [(0,0)] HALF_D_PLUS_2 [5833] [] [] [] []
IDLE 5836 [(0,0)] 184 [] [] [] [] []
INJECT_T 5837 [(1,0)] D [] [] [] [] []
MERGE 5838 [(1,0),(0,0)] D [] [5840] [] [] [((0,0),(1,0))]
DISCARD 5839 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5840 [(0,0)] HALF_D_PLUS_2 [5838] [] [] [] []
IDLE 5841 [(0,0)] 147 [] [] [] [] []
INJECT_T 5842 [(0,1)] D [] [] [] [] []
MERGE 5843 [(0,1),(0,0)] D [] [5845] [] [] [((0,0),(0,1))]
DISCARD 5844 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5845 [(0,0)] HALF_D_PLUS_2 [5843] [] [] [] []
IDLE 5846 [(0,0)] 63 [] [] [] [] []
INJECT_T 5847 [(1,0)] D [] [] [] [] []
MERGE 5848 [(1,0),(0,0)] D [] [5850] [] [] [((0,0),(1,0))]
DISCARD 5849 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5850 [(0,0)] HALF_D_PLUS_2 [5848] [] [] [] []
IDLE 5851 [(0,0)] 159 [] [] [] [] []
INJECT_T 5852 [(0,1)] D [] [] [] [] []
MERGE 5853 [(0,1),(0,0)] D [] [5855] [] [] [((0,0),(0,1))]
DISCARD 5854 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5855 [(0,0)] HALF_D_PLUS_2 [5853] [] [] [] []
IDLE 5856 [(0,0)] 131 [] [] [] [] []
INJECT_T 5857 [(1,0)] D [] [] [] [] []
MERGE 5858 [(1,0),(0,0)] D [] [5860] [] [] [((0,0),(1,0))]
DISCARD 5859 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5860 [(0,0)] HALF_D_PLUS_2 [5858] [] [] [] []
IDLE 5861 [(0,0)] 118 [] [] [] [] []
INJECT_T 5862 [(0,1)] D [] [] [] [] []
MERGE 5863 [(0,1),(0,0)] D [] [5865] [] [] [((0,0),(0,1))]
DISCARD 5864 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5865 [(0,0)] HALF_D_PLUS_2 [5863] [] [] [] []
IDLE 5866 [(0,0)] 172 [] [] [] [] []
INJECT_T 5867 [(1,0)] D [] [] [] [] []
MERGE 5868 [(1,0),(0,0)] D [] [5870] [] [] [((0,0),(1,0))]
DISCARD 5869 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5870 [(0,0)] HALF_D_PLUS_2 [5868] [] [] [] []
IDLE 5871 [(0,0)] 26 [] [] [] [] []
INJECT_T 5872 [(0,1)] D [] [] [] [] []
MERGE 5873 [(0,1),(0,0)] D [] [5875] [] [] [((0,0),(0,1))]
DISCARD 5874 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5875 [(0,0)] HALF_D_PLUS_2 [5873] [] [] [] []
IDLE 5876 [(0,0)] 99 [] [] [] [] []
INJECT_T 5877 [(1,0)] D [] [] [] [] []
MERGE 5878 [(1,0),(0,0)] D [] [5880] [] [] [((0,0),(1,0))]
DISCARD 5879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5880 [(0,0)] HALF_D_PLUS_2 [5878] [] [] [] []
IDLE 5881 [(0,0)] 16 [] [] [] [] []
INJECT_T 5882 [(0,1)] D [] [] [] [] []
MERGE 5883 [(0,1),(0,0)] D [] [5885] [] [] [((0,0),(0,1))]
DISCARD 5884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5885 [(0,0)] HALF_D_PLUS_2 [5883] [] [] [] []
IDLE 5886 [(0,0)] 149 [] [] [] [] []
INJECT_T 5887 [(1,0)] D [] [] [] [] []
MERGE 5888 [(1,0),(0,0)] D [] [5890] [] [] [((0,0),(1,0))]
DISCARD 5889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5890 [(0,0)] HALF_D_PLUS_2 [5888] [] [] [] []
IDLE 5891 [(0,0)] 64 [] [] [] [] []
INJECT_T 5892 [(0,1)] D [] [] [] [] []
MERGE 5893 [(0,1),(0,0)] D [] [5895] [] [] [((0,0),(0,1))]
DISCARD 5894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5895 [(0,0)] HALF_D_PLUS_2 [5893] [] [] [] []
IDLE 5896 [(0,0)] 155 [] [] [] [] []
INJECT_T 5897 [(1,0)] D [] [] [] [] []
MERGE 5898 [(1,0),(0,0)] D [] [5900] [] [] [((0,0),(1,0))]
DISCARD 5899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5900 [(0,0)] HALF_D_PLUS_2 [5898] [] [] [] []
IDLE 5901 [(0,0)] 186 [] [] [] [] []
INJECT_T 5902 [(0,1)] D [] [] [] [] []
MERGE 5903 [(0,1),(0,0)] D [] [5905] [] [] [((0,0),(0,1))]
DISCARD 5904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5905 [(0,0)] HALF_D_PLUS_2 [5903] [] [] [] []
IDLE 5906 [(0,0)] 172 [] [] [] [] []
INJECT_T 5907 [(1,0)] D [] [] [] [] []
MERGE 5908 [(1,0),(0,0)] D [] [5910] [] [] [((0,0),(1,0))]
DISCARD 5909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5910 [(0,0)] HALF_D_PLUS_2 [5908] [] [] [] []
IDLE 5911 [(0,0)] 94 [] [] [] [] []
INJECT_T 5912 [(0,1)] D [] [] [] [] []
MERGE 5913 [(0,1),(0,0)] D [] [5915] [] [] [((0,0),(0,1))]
DISCARD 5914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5915 [(0,0)] HALF_D_PLUS_2 [5913] [] [] [] []
IDLE 5916 [(0,0)] 124 [] [] [] [] []
INJECT_T 5917 [(1,0)] D [] [] [] [] []
MERGE 5918 [(1,0),(0,0)] D [] [5920] [] [] [((0,0),(1,0))]
DISCARD 5919 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5920 [(0,0)] HALF_D_PLUS_2 [5918] [] [] [] []
IDLE 5921 [(0,0)] 179 [] [] [] [] []
INJECT_T 5922 [(0,1)] D [] [] [] [] []
MERGE 5923 [(0,1),(0,0)] D [] [5925] [] [] [((0,0),(0,1))]
DISCARD 5924 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5925 [(0,0)] HALF_D_PLUS_2 [5923] [] [] [] []
IDLE 5926 [(0,0)] 23 [] [] [] [] []
INJECT_T 5927 [(1,0)] D [] [] [] [] []
MERGE 5928 [(1,0),(0,0)] D [] [5930] [] [] [((0,0),(1,0))]
DISCARD 5929 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5930 [(0,0)] HALF_D_PLUS_2 [5928] [] [] [] []
IDLE 5931 [(0,0)] 92 [] [] [] [] []
INJECT_T 5932 [(0,1)] D [] [] [] [] []
MERGE 5933 [(0,1),(0,0)] D [] [5935] [] [] [((0,0),(0,1))]
DISCARD 5934 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5935 [(0,0)] HALF_D_PLUS_2 [5933] [] [] [] []
IDLE 5936 [(0,0)] 58 [] [] [] [] []
INJECT_T 5937 [(1,0)] D [] [] [] [] []
MERGE 5938 [(1,0),(0,0)] D [] [5940] [] [] [((0,0),(1,0))]
DISCARD 5939 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5940 [(0,0)] HALF_D_PLUS_2 [5938] [] [] [] []
IDLE 5941 [(0,0)] 151 [] [] [] [] []
INJECT_T 5942 [(0,1)] D [] [] [] [] []
MERGE 5943 [(0,1),(0,0)] D [] [5945] [] [] [((0,0),(0,1))]
DISCARD 5944 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5945 [(0,0)] HALF_D_PLUS_2 [5943] [] [] [] []
IDLE 5946 [(0,0)] 198 [] [] [] [] []
INJECT_T 5947 [(1,0)] D [] [] [] [] []
MERGE 5948 [(1,0),(0,0)] D [] [5950] [] [] [((0,0),(1,0))]
DISCARD 5949 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5950 [(0,0)] HALF_D_PLUS_2 [5948] [] [] [] []
IDLE 5951 [(0,0)] 97 [] [] [] [] []
INJECT_T 5952 [(0,1)] D [] [] [] [] []
MERGE 5953 [(0,1),(0,0)] D [] [5955] [] [] [((0,0),(0,1))]
DISCARD 5954 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5955 [(0,0)] HALF_D_PLUS_2 [5953] [] [] [] []
IDLE 5956 [(0,0)] 91 [] [] [] [] []
INJECT_T 5957 [(1,0)] D [] [] [] [] []
MERGE 5958 [(1,0),(0,0)] D [] [5960] [] [] [((0,0),(1,0))]
DISCARD 5959 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5960 [(0,0)] HALF_D_PLUS_2 [5958] [] [] [] []
IDLE 5961 [(0,0)] 142 [] [] [] [] []
INJECT_T 5962 [(0,1)] D [] [] [] [] []
MERGE 5963 [(0,1),(0,0)] D [] [5965] [] [] [((0,0),(0,1))]
DISCARD 5964 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5965 [(0,0)] HALF_D_PLUS_2 [5963] [] [] [] []
IDLE 5966 [(0,0)] 51 [] [] [] [] []
INJECT_T 5967 [(1,0)] D [] [] [] [] []
MERGE 5968 [(1,0),(0,0)] D [] [5970] [] [] [((0,0),(1,0))]
DISCARD 5969 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5970 [(0,0)] HALF_D_PLUS_2 [5968] [] [] [] []
IDLE 5971 [(0,0)] 63 [] [] [] [] []
INJECT_T 5972 [(0,1)] D [] [] [] [] []
MERGE 5973 [(0,1),(0,0)] D [] [5975] [] [] [((0,0),(0,1))]
DISCARD 5974 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5975 [(0,0)] HALF_D_PLUS_2 [5973] [] [] [] []
IDLE 5976 [(0,0)] 33 [] [] [] [] []
INJECT_T 5977 [(1,0)] D [] [] [] [] []
MERGE 5978 [(1,0),(0,0)] D [] [5980] [] [] [((0,0),(1,0))]
DISCARD 5979 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5980 [(0,0)] HALF_D_PLUS_2 [5978] [] [] [] []
IDLE 5981 [(0,0)] 178 [] [] [] [] []
INJECT_T 5982 [(0,1)] D [] [] [] [] []
MERGE 5983 [(0,1),(0,0)] D [] [5985] [] [] [((0,0),(0,1))]
DISCARD 5984 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5985 [(0,0)] HALF_D_PLUS_2 [5983] [] [] [] []
IDLE 5986 [(0,0)] 101 [] [] [] [] []
INJECT_T 5987 [(1,0)] D [] [] [] [] []
MERGE 5988 [(1,0),(0,0)] D [] [5990] [] [] [((0,0),(1,0))]
DISCARD 5989 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 5990 [(0,0)] HALF_D_PLUS_2 [5988] [] [] [] []
IDLE 5991 [(0,0)] 53 [] [] [] [] []
INJECT_T 5992 [(0,1)] D [] [] [] [] []
MERGE 5993 [(0,1),(0,0)] D [] [5995] [] [] [((0,0),(0,1))]
DISCARD 5994 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 5995 [(0,0)] HALF_D_PLUS_2 [5993] [] [] [] []
IDLE 5996 [(0,0)] 124 [] [] [] [] []
INJECT_T 5997 [(1,0)] D [] [] [] [] []
MERGE 5998 [(1,0),(0,0)] D [] [6000] [] [] [((0,0),(1,0))]
DISCARD 5999 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6000 [(0,0)] HALF_D_PLUS_2 [5998] [] [] [] []
IDLE 6001 [(0,0)] 1 [] [] [] [] []
INJECT_T 6002 [(0,1)] D [] [] [] [] []
MERGE 6003 [(0,1),(0,0)] D [] [6005] [] [] [((0,0),(0,1))]
DISCARD 6004 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6005 [(0,0)] HALF_D_PLUS_2 [6003] [] [] [] []
IDLE 6006 [(0,0)] 73 [] [] [] [] []
INJECT_T 6007 [(1,0)] D [] [] [] [] []
MERGE 6008 [(1,0),(0,0)] D [] [6010] [] [] [((0,0),(1,0))]
DISCARD 6009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6010 [(0,0)] HALF_D_PLUS_2 [6008] [] [] [] []
IDLE 6011 [(0,0)] 144 [] [] [] [] []
INJECT_T 6012 [(0,1)] D [] [] [] [] []
MERGE 6013 [(0,1),(0,0)] D [] [6015] [] [] [((0,0),(0,1))]
DISCARD 6014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6015 [(0,0)] HALF_D_PLUS_2 [6013] [] [] [] []
IDLE 6016 [(0,0)] 193 [] [] [] [] []
INJECT_T 6017 [(1,0)] D [] [] [] [] []
MERGE 6018 [(1,0),(0,0)] D [] [6020] [] [] [((0,0),(1,0))]
DISCARD 6019 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6020 [(0,0)] HALF_D_PLUS_2 [6018] [] [] [] []
IDLE 6021 [(0,0)] 135 [] [] [] [] []
INJECT_T 6022 [(0,1)] D [] [] [] [] []
MERGE 6023 [(0,1),(0,0)] D [] [6025] [] [] [((0,0),(0,1))]
DISCARD 6024 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6025 [(0,0)] HALF_D_PLUS_2 [6023] [] [] [] []
IDLE 6026 [(0,0)] 25 [] [] [] [] []
INJECT_T 6027 [(1,0)] D [] [] [] [] []
MERGE 6028 [(1,0),(0,0)] D [] [6030] [] [] [((0,0),(1,0))]
DISCARD 6029 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6030 [(0,0)] HALF_D_PLUS_2 [6028] [] [] [] []
IDLE 6031 [(0,0)] 132 [] [] [] [] []
INJECT_T 6032 [(0,1)] D [] [] [] [] []
MERGE 6033 [(0,1),(0,0)] D [] [6035] [] [] [((0,0),(0,1))]
DISCARD 6034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6035 [(0,0)] HALF_D_PLUS_2 [6033] [] [] [] []
IDLE 6036 [(0,0)] 143 [] [] [] [] []
INJECT_T 6037 [(1,0)] D [] [] [] [] []
MERGE 6038 [(1,0),(0,0)] D [] [6040] [] [] [((0,0),(1,0))]
DISCARD 6039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6040 [(0,0)] HALF_D_PLUS_2 [6038] [] [] [] []
IDLE 6041 [(0,0)] 138 [] [] [] [] []
INJECT_T 6042 [(0,1)] D [] [] [] [] []
MERGE 6043 [(0,1),(0,0)] D [] [6045] [] [] [((0,0),(0,1))]
DISCARD 6044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6045 [(0,0)] HALF_D_PLUS_2 [6043] [] [] [] []
IDLE 6046 [(0,0)] 28 [] [] [] [] []
INJECT_T 6047 [(1,0)] D [] [] [] [] []
MERGE 6048 [(1,0),(0,0)] D [] [6050] [] [] [((0,0),(1,0))]
DISCARD 6049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6050 [(0,0)] HALF_D_PLUS_2 [6048] [] [] [] []
IDLE 6051 [(0,0)] 117 [] [] [] [] []
INJECT_T 6052 [(0,1)] D [] [] [] [] []
MERGE 6053 [(0,1),(0,0)] D [] [6055] [] [] [((0,0),(0,1))]
DISCARD 6054 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6055 [(0,0)] HALF_D_PLUS_2 [6053] [] [] [] []
IDLE 6056 [(0,0)] 78 [] [] [] [] []
INJECT_T 6057 [(1,0)] D [] [] [] [] []
MERGE 6058 [(1,0),(0,0)] D [] [6060] [] [] [((0,0),(1,0))]
DISCARD 6059 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6060 [(0,0)] HALF_D_PLUS_2 [6058] [] [] [] []
IDLE 6061 [(0,0)] 23 [] [] [] [] []
INJECT_T 6062 [(0,1)] D [] [] [] [] []
MERGE 6063 [(0,1),(0,0)] D [] [6065] [] [] [((0,0),(0,1))]
DISCARD 6064 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6065 [(0,0)] HALF_D_PLUS_2 [6063] [] [] [] []
IDLE 6066 [(0,0)] 197 [] [] [] [] []
INJECT_T 6067 [(1,0)] D [] [] [] [] []
MERGE 6068 [(1,0),(0,0)] D [] [6070] [] [] [((0,0),(1,0))]
DISCARD 6069 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6070 [(0,0)] HALF_D_PLUS_2 [6068] [] [] [] []
IDLE 6071 [(0,0)] 134 [] [] [] [] []
INJECT_T 6072 [(0,1)] D [] [] [] [] []
MERGE 6073 [(0,1),(0,0)] D [] [6075] [] [] [((0,0),(0,1))]
DISCARD 6074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6075 [(0,0)] HALF_D_PLUS_2 [6073] [] [] [] []
IDLE 6076 [(0,0)] 168 [] [] [] [] []
INJECT_T 6077 [(1,0)] D [] [] [] [] []
MERGE 6078 [(1,0),(0,0)] D [] [6080] [] [] [((0,0),(1,0))]
DISCARD 6079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6080 [(0,0)] HALF_D_PLUS_2 [6078] [] [] [] []
IDLE 6081 [(0,0)] 1 [] [] [] [] []
INJECT_T 6082 [(0,1)] D [] [] [] [] []
MERGE 6083 [(0,1),(0,0)] D [] [6085] [] [] [((0,0),(0,1))]
DISCARD 6084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6085 [(0,0)] HALF_D_PLUS_2 [6083] [] [] [] []
IDLE 6086 [(0,0)] 83 [] [] [] [] []
INJECT_T 6087 [(1,0)] D [] [] [] [] []
MERGE 6088 [(1,0),(0,0)] D [] [6090] [] [] [((0,0),(1,0))]
DISCARD 6089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6090 [(0,0)] HALF_D_PLUS_2 [6088] [] [] [] []
IDLE 6091 [(0,0)] 36 [] [] [] [] []
INJECT_T 6092 [(0,1)] D [] [] [] [] []
MERGE 6093 [(0,1),(0,0)] D [] [6095] [] [] [((0,0),(0,1))]
DISCARD 6094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6095 [(0,0)] HALF_D_PLUS_2 [6093] [] [] [] []
IDLE 6096 [(0,0)] 182 [] [] [] [] []
INJECT_T 6097 [(1,0)] D [] [] [] [] []
MERGE 6098 [(1,0),(0,0)] D [] [6100] [] [] [((0,0),(1,0))]
DISCARD 6099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6100 [(0,0)] HALF_D_PLUS_2 [6098] [] [] [] []
IDLE 6101 [(0,0)] 84 [] [] [] [] []
INJECT_T 6102 [(0,1)] D [] [] [] [] []
MERGE 6103 [(0,1),(0,0)] D [] [6105] [] [] [((0,0),(0,1))]
DISCARD 6104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6105 [(0,0)] HALF_D_PLUS_2 [6103] [] [] [] []
IDLE 6106 [(0,0)] 133 [] [] [] [] []
INJECT_T 6107 [(1,0)] D [] [] [] [] []
MERGE 6108 [(1,0),(0,0)] D [] [6110] [] [] [((0,0),(1,0))]
DISCARD 6109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6110 [(0,0)] HALF_D_PLUS_2 [6108] [] [] [] []
IDLE 6111 [(0,0)] 76 [] [] [] [] []
INJECT_T 6112 [(0,1)] D [] [] [] [] []
MERGE 6113 [(0,1),(0,0)] D [] [6115] [] [] [((0,0),(0,1))]
DISCARD 6114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6115 [(0,0)] HALF_D_PLUS_2 [6113] [] [] [] []
IDLE 6116 [(0,0)] 187 [] [] [] [] []
INJECT_T 6117 [(1,0)] D [] [] [] [] []
MERGE 6118 [(1,0),(0,0)] D [] [6120] [] [] [((0,0),(1,0))]
DISCARD 6119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6120 [(0,0)] HALF_D_PLUS_2 [6118] [] [] [] []
IDLE 6121 [(0,0)] 23 [] [] [] [] []
INJECT_T 6122 [(0,1)] D [] [] [] [] []
MERGE 6123 [(0,1),(0,0)] D [] [6125] [] [] [((0,0),(0,1))]
DISCARD 6124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6125 [(0,0)] HALF_D_PLUS_2 [6123] [] [] [] []
IDLE 6126 [(0,0)] 26 [] [] [] [] []
INJECT_T 6127 [(1,0)] D [] [] [] [] []
MERGE 6128 [(1,0),(0,0)] D [] [6130] [] [] [((0,0),(1,0))]
DISCARD 6129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6130 [(0,0)] HALF_D_PLUS_2 [6128] [] [] [] []
IDLE 6131 [(0,0)] 85 [] [] [] [] []
INJECT_T 6132 [(0,1)] D [] [] [] [] []
MERGE 6133 [(0,1),(0,0)] D [] [6135] [] [] [((0,0),(0,1))]
DISCARD 6134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6135 [(0,0)] HALF_D_PLUS_2 [6133] [] [] [] []
IDLE 6136 [(0,0)] 117 [] [] [] [] []
INJECT_T 6137 [(1,0)] D [] [] [] [] []
MERGE 6138 [(1,0),(0,0)] D [] [6140] [] [] [((0,0),(1,0))]
DISCARD 6139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6140 [(0,0)] HALF_D_PLUS_2 [6138] [] [] [] []
IDLE 6141 [(0,0)] 125 [] [] [] [] []
INJECT_T 6142 [(0,1)] D [] [] [] [] []
MERGE 6143 [(0,1),(0,0)] D [] [6145] [] [] [((0,0),(0,1))]
DISCARD 6144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6145 [(0,0)] HALF_D_PLUS_2 [6143] [] [] [] []
IDLE 6146 [(0,0)] 174 [] [] [] [] []
INJECT_T 6147 [(1,0)] D [] [] [] [] []
MERGE 6148 [(1,0),(0,0)] D [] [6150] [] [] [((0,0),(1,0))]
DISCARD 6149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6150 [(0,0)] HALF_D_PLUS_2 [6148] [] [] [] []
IDLE 6151 [(0,0)] 75 [] [] [] [] []
INJECT_T 6152 [(0,1)] D [] [] [] [] []
MERGE 6153 [(0,1),(0,0)] D [] [6155] [] [] [((0,0),(0,1))]
DISCARD 6154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6155 [(0,0)] HALF_D_PLUS_2 [6153] [] [] [] []
IDLE 6156 [(0,0)] 190 [] [] [] [] []
INJECT_T 6157 [(1,0)] D [] [] [] [] []
MERGE 6158 [(1,0),(0,0)] D [] [6160] [] [] [((0,0),(1,0))]
DISCARD 6159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6160 [(0,0)] HALF_D_PLUS_2 [6158] [] [] [] []
IDLE 6161 [(0,0)] 142 [] [] [] [] []
INJECT_T 6162 [(0,1)] D [] [] [] [] []
MERGE 6163 [(0,1),(0,0)] D [] [6165] [] [] [((0,0),(0,1))]
DISCARD 6164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6165 [(0,0)] HALF_D_PLUS_2 [6163] [] [] [] []
IDLE 6166 [(0,0)] 115 [] [] [] [] []
INJECT_T 6167 [(1,0)] D [] [] [] [] []
MERGE 6168 [(1,0),(0,0)] D [] [6170] [] [] [((0,0),(1,0))]
DISCARD 6169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6170 [(0,0)] HALF_D_PLUS_2 [6168] [] [] [] []
IDLE 6171 [(0,0)] 46 [] [] [] [] []
INJECT_T 6172 [(0,1)] D [] [] [] [] []
MERGE 6173 [(0,1),(0,0)] D [] [6175] [] [] [((0,0),(0,1))]
DISCARD 6174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6175 [(0,0)] HALF_D_PLUS_2 [6173] [] [] [] []
IDLE 6176 [(0,0)] 149 [] [] [] [] []
INJECT_T 6177 [(1,0)] D [] [] [] [] []
MERGE 6178 [(1,0),(0,0)] D [] [6180] [] [] [((0,0),(1,0))]
DISCARD 6179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6180 [(0,0)] HALF_D_PLUS_2 [6178] [] [] [] []
IDLE 6181 [(0,0)] 28 [] [] [] [] []
INJECT_T 6182 [(0,1)] D [] [] [] [] []
MERGE 6183 [(0,1),(0,0)] D [] [6185] [] [] [((0,0),(0,1))]
DISCARD 6184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6185 [(0,0)] HALF_D_PLUS_2 [6183] [] [] [] []
IDLE 6186 [(0,0)] 11 [] [] [] [] []
INJECT_T 6187 [(1,0)] D [] [] [] [] []
MERGE 6188 [(1,0),(0,0)] D [] [6190] [] [] [((0,0),(1,0))]
DISCARD 6189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6190 [(0,0)] HALF_D_PLUS_2 [6188] [] [] [] []
IDLE 6191 [(0,0)] 150 [] [] [] [] []
INJECT_T 6192 [(0,1)] D [] [] [] [] []
MERGE 6193 [(0,1),(0,0)] D [] [6195] [] [] [((0,0),(0,1))]
DISCARD 6194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6195 [(0,0)] HALF_D_PLUS_2 [6193] [] [] [] []
IDLE 6196 [(0,0)] 48 [] [] [] [] []
INJECT_T 6197 [(1,0)] D [] [] [] [] []
MERGE 6198 [(1,0),(0,0)] D [] [6200] [] [] [((0,0),(1,0))]
DISCARD 6199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6200 [(0,0)] HALF_D_PLUS_2 [6198] [] [] [] []
IDLE 6201 [(0,0)] 134 [] [] [] [] []
INJECT_T 6202 [(0,1)] D [] [] [] [] []
MERGE 6203 [(0,1),(0,0)] D [] [6205] [] [] [((0,0),(0,1))]
DISCARD 6204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6205 [(0,0)] HALF_D_PLUS_2 [6203] [] [] [] []
IDLE 6206 [(0,0)] 112 [] [] [] [] []
INJECT_T 6207 [(1,0)] D [] [] [] [] []
MERGE 6208 [(1,0),(0,0)] D [] [6210] [] [] [((0,0),(1,0))]
DISCARD 6209 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6210 [(0,0)] HALF_D_PLUS_2 [6208] [] [] [] []
IDLE 6211 [(0,0)] 86 [] [] [] [] []
INJECT_T 6212 [(0,1)] D [] [] [] [] []
MERGE 6213 [(0,1),(0,0)] D [] [6215] [] [] [((0,0),(0,1))]
DISCARD 6214 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6215 [(0,0)] HALF_D_PLUS_2 [6213] [] [] [] []
IDLE 6216 [(0,0)] 91 [] [] [] [] []
INJECT_T 6217 [(1,0)] D [] [] [] [] []
MERGE 6218 [(1,0),(0,0)] D [] [6220] [] [] [((0,0),(1,0))]
DISCARD 6219 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6220 [(0,0)] HALF_D_PLUS_2 [6218] [] [] [] []
IDLE 6221 [(0,0)] 27 [] [] [] [] []
INJECT_T 6222 [(0,1)] D [] [] [] [] []
MERGE 6223 [(0,1),(0,0)] D [] [6225] [] [] [((0,0),(0,1))]
DISCARD 6224 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6225 [(0,0)] HALF_D_PLUS_2 [6223] [] [] [] []
IDLE 6226 [(0,0)] 61 [] [] [] [] []
INJECT_T 6227 [(1,0)] D [] [] [] [] []
MERGE 6228 [(1,0),(0,0)] D [] [6230] [] [] [((0,0),(1,0))]
DISCARD 6229 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6230 [(0,0)] HALF_D_PLUS_2 [6228] [] [] [] []
IDLE 6231 [(0,0)] 133 [] [] [] [] []
INJECT_T 6232 [(0,1)] D [] [] [] [] []
MERGE 6233 [(0,1),(0,0)] D [] [6235] [] [] [((0,0),(0,1))]
DISCARD 6234 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6235 [(0,0)] HALF_D_PLUS_2 [6233] [] [] [] []
IDLE 6236 [(0,0)] 76 [] [] [] [] []
INJECT_T 6237 [(1,0)] D [] [] [] [] []
MERGE 6238 [(1,0),(0,0)] D [] [6240] [] [] [((0,0),(1,0))]
DISCARD 6239 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6240 [(0,0)] HALF_D_PLUS_2 [6238] [] [] [] []
IDLE 6241 [(0,0)] 150 [] [] [] [] []
INJECT_T 6242 [(0,1)] D [] [] [] [] []
MERGE 6243 [(0,1),(0,0)] D [] [6245] [] [] [((0,0),(0,1))]
DISCARD 6244 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6245 [(0,0)] HALF_D_PLUS_2 [6243] [] [] [] []
IDLE 6246 [(0,0)] 190 [] [] [] [] []
INJECT_T 6247 [(1,0)] D [] [] [] [] []
MERGE 6248 [(1,0),(0,0)] D [] [6250] [] [] [((0,0),(1,0))]
DISCARD 6249 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6250 [(0,0)] HALF_D_PLUS_2 [6248] [] [] [] []
IDLE 6251 [(0,0)] 32 [] [] [] [] []
INJECT_T 6252 [(0,1)] D [] [] [] [] []
MERGE 6253 [(0,1),(0,0)] D [] [6255] [] [] [((0,0),(0,1))]
DISCARD 6254 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6255 [(0,0)] HALF_D_PLUS_2 [6253] [] [] [] []
IDLE 6256 [(0,0)] 38 [] [] [] [] []
INJECT_T 6257 [(1,0)] D [] [] [] [] []
MERGE 6258 [(1,0),(0,0)] D [] [6260] [] [] [((0,0),(1,0))]
DISCARD 6259 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6260 [(0,0)] HALF_D_PLUS_2 [6258] [] [] [] []
IDLE 6261 [(0,0)] 138 [] [] [] [] []
INJECT_T 6262 [(0,1)] D [] [] [] [] []
MERGE 6263 [(0,1),(0,0)] D [] [6265] [] [] [((0,0),(0,1))]
DISCARD 6264 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6265 [(0,0)] HALF_D_PLUS_2 [6263] [] [] [] []
IDLE 6266 [(0,0)] 51 [] [] [] [] []
INJECT_T 6267 [(1,0)] D [] [] [] [] []
MERGE 6268 [(1,0),(0,0)] D [] [6270] [] [] [((0,0),(1,0))]
DISCARD 6269 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6270 [(0,0)] HALF_D_PLUS_2 [6268] [] [] [] []
IDLE 6271 [(0,0)] 71 [] [] [] [] []
INJECT_T 6272 [(0,1)] D [] [] [] [] []
MERGE 6273 [(0,1),(0,0)] D [] [6275] [] [] [((0,0),(0,1))]
DISCARD 6274 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6275 [(0,0)] HALF_D_PLUS_2 [6273] [] [] [] []
IDLE 6276 [(0,0)] 183 [] [] [] [] []
INJECT_T 6277 [(1,0)] D [] [] [] [] []
MERGE 6278 [(1,0),(0,0)] D [] [6280] [] [] [((0,0),(1,0))]
DISCARD 6279 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6280 [(0,0)] HALF_D_PLUS_2 [6278] [] [] [] []
IDLE 6281 [(0,0)] 183 [] [] [] [] []
INJECT_T 6282 [(0,1)] D [] [] [] [] []
MERGE 6283 [(0,1),(0,0)] D [] [6285] [] [] [((0,0),(0,1))]
DISCARD 6284 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6285 [(0,0)] HALF_D_PLUS_2 [6283] [] [] [] []
IDLE 6286 [(0,0)] 185 [] [] [] [] []
INJECT_T 6287 [(1,0)] D [] [] [] [] []
MERGE 6288 [(1,0),(0,0)] D [] [6290] [] [] [((0,0),(1,0))]
DISCARD 6289 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6290 [(0,0)] HALF_D_PLUS_2 [6288] [] [] [] []
IDLE 6291 [(0,0)] 151 [] [] [] [] []
INJECT_T 6292 [(0,1)] D [] [] [] [] []
MERGE 6293 [(0,1),(0,0)] D [] [6295] [] [] [((0,0),(0,1))]
DISCARD 6294 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6295 [(0,0)] HALF_D_PLUS_2 [6293] [] [] [] []
IDLE 6296 [(0,0)] 9 [] [] [] [] []
INJECT_T 6297 [(1,0)] D [] [] [] [] []
MERGE 6298 [(1,0),(0,0)] D [] [6300] [] [] [((0,0),(1,0))]
DISCARD 6299 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6300 [(0,0)] HALF_D_PLUS_2 [6298] [] [] [] []
IDLE 6301 [(0,0)] 55 [] [] [] [] []
INJECT_T 6302 [(0,1)] D [] [] [] [] []
MERGE 6303 [(0,1),(0,0)] D [] [6305] [] [] [((0,0),(0,1))]
DISCARD 6304 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6305 [(0,0)] HALF_D_PLUS_2 [6303] [] [] [] []
IDLE 6306 [(0,0)] 126 [] [] [] [] []
INJECT_T 6307 [(1,0)] D [] [] [] [] []
MERGE 6308 [(1,0),(0,0)] D [] [6310] [] [] [((0,0),(1,0))]
DISCARD 6309 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6310 [(0,0)] HALF_D_PLUS_2 [6308] [] [] [] []
IDLE 6311 [(0,0)] 188 [] [] [] [] []
INJECT_T 6312 [(0,1)] D [] [] [] [] []
MERGE 6313 [(0,1),(0,0)] D [] [6315] [] [] [((0,0),(0,1))]
DISCARD 6314 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6315 [(0,0)] HALF_D_PLUS_2 [6313] [] [] [] []
IDLE 6316 [(0,0)] 51 [] [] [] [] []
INJECT_T 6317 [(1,0)] D [] [] [] [] []
MERGE 6318 [(1,0),(0,0)] D [] [6320] [] [] [((0,0),(1,0))]
DISCARD 6319 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6320 [(0,0)] HALF_D_PLUS_2 [6318] [] [] [] []
IDLE 6321 [(0,0)] 5 [] [] [] [] []
INJECT_T 6322 [(0,1)] D [] [] [] [] []
MERGE 6323 [(0,1),(0,0)] D [] [6325] [] [] [((0,0),(0,1))]
DISCARD 6324 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6325 [(0,0)] HALF_D_PLUS_2 [6323] [] [] [] []
IDLE 6326 [(0,0)] 140 [] [] [] [] []
INJECT_T 6327 [(1,0)] D [] [] [] [] []
MERGE 6328 [(1,0),(0,0)] D [] [6330] [] [] [((0,0),(1,0))]
DISCARD 6329 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6330 [(0,0)] HALF_D_PLUS_2 [6328] [] [] [] []
IDLE 6331 [(0,0)] 37 [] [] [] [] []
INJECT_T 6332 [(0,1)] D [] [] [] [] []
MERGE 6333 [(0,1),(0,0)] D [] [6335] [] [] [((0,0),(0,1))]
DISCARD 6334 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6335 [(0,0)] HALF_D_PLUS_2 [6333] [] [] [] []
IDLE 6336 [(0,0)] 177 [] [] [] [] []
INJECT_T 6337 [(1,0)] D [] [] [] [] []
MERGE 6338 [(1,0),(0,0)] D [] [6340] [] [] [((0,0),(1,0))]
DISCARD 6339 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6340 [(0,0)] HALF_D_PLUS_2 [6338] [] [] [] []
IDLE 6341 [(0,0)] 48 [] [] [] [] []
INJECT_T 6342 [(0,1)] D [] [] [] [] []
MERGE 6343 [(0,1),(0,0)] D [] [6345] [] [] [((0,0),(0,1))]
DISCARD 6344 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6345 [(0,0)] HALF_D_PLUS_2 [6343] [] [] [] []
IDLE 6346 [(0,0)] 25 [] [] [] [] []
INJECT_T 6347 [(1,0)] D [] [] [] [] []
MERGE 6348 [(1,0),(0,0)] D [] [6350] [] [] [((0,0),(1,0))]
DISCARD 6349 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6350 [(0,0)] HALF_D_PLUS_2 [6348] [] [] [] []
IDLE 6351 [(0,0)] 147 [] [] [] [] []
INJECT_T 6352 [(0,1)] D [] [] [] [] []
MERGE 6353 [(0,1),(0,0)] D [] [6355] [] [] [((0,0),(0,1))]
DISCARD 6354 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6355 [(0,0)] HALF_D_PLUS_2 [6353] [] [] [] []
IDLE 6356 [(0,0)] 41 [] [] [] [] []
INJECT_T 6357 [(1,0)] D [] [] [] [] []
MERGE 6358 [(1,0),(0,0)] D [] [6360] [] [] [((0,0),(1,0))]
DISCARD 6359 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6360 [(0,0)] HALF_D_PLUS_2 [6358] [] [] [] []
IDLE 6361 [(0,0)] 105 [] [] [] [] []
INJECT_T 6362 [(0,1)] D [] [] [] [] []
MERGE 6363 [(0,1),(0,0)] D [] [6365] [] [] [((0,0),(0,1))]
DISCARD 6364 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6365 [(0,0)] HALF_D_PLUS_2 [6363] [] [] [] []
IDLE 6366 [(0,0)] 195 [] [] [] [] []
INJECT_T 6367 [(1,0)] D [] [] [] [] []
MERGE 6368 [(1,0),(0,0)] D [] [6370] [] [] [((0,0),(1,0))]
DISCARD 6369 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6370 [(0,0)] HALF_D_PLUS_2 [6368] [] [] [] []
IDLE 6371 [(0,0)] 93 [] [] [] [] []
INJECT_T 6372 [(0,1)] D [] [] [] [] []
MERGE 6373 [(0,1),(0,0)] D [] [6375] [] [] [((0,0),(0,1))]
DISCARD 6374 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6375 [(0,0)] HALF_D_PLUS_2 [6373] [] [] [] []
IDLE 6376 [(0,0)] 59 [] [] [] [] []
INJECT_T 6377 [(1,0)] D [] [] [] [] []
MERGE 6378 [(1,0),(0,0)] D [] [6380] [] [] [((0,0),(1,0))]
DISCARD 6379 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6380 [(0,0)] HALF_D_PLUS_2 [6378] [] [] [] []
IDLE 6381 [(0,0)] 44 [] [] [] [] []
INJECT_T 6382 [(0,1)] D [] [] [] [] []
MERGE 6383 [(0,1),(0,0)] D [] [6385] [] [] [((0,0),(0,1))]
DISCARD 6384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6385 [(0,0)] HALF_D_PLUS_2 [6383] [] [] [] []
IDLE 6386 [(0,0)] 99 [] [] [] [] []
INJECT_T 6387 [(1,0)] D [] [] [] [] []
MERGE 6388 [(1,0),(0,0)] D [] [6390] [] [] [((0,0),(1,0))]
DISCARD 6389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6390 [(0,0)] HALF_D_PLUS_2 [6388] [] [] [] []
IDLE 6391 [(0,0)] 152 [] [] [] [] []
INJECT_T 6392 [(0,1)] D [] [] [] [] []
MERGE 6393 [(0,1),(0,0)] D [] [6395] [] [] [((0,0),(0,1))]
DISCARD 6394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6395 [(0,0)] HALF_D_PLUS_2 [6393] [] [] [] []
IDLE 6396 [(0,0)] 147 [] [] [] [] []
INJECT_T 6397 [(1,0)] D [] [] [] [] []
MERGE 6398 [(1,0),(0,0)] D [] [6400] [] [] [((0,0),(1,0))]
DISCARD 6399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6400 [(0,0)] HALF_D_PLUS_2 [6398] [] [] [] []
IDLE 6401 [(0,0)] 23 [] [] [] [] []
INJECT_T 6402 [(0,1)] D [] [] [] [] []
MERGE 6403 [(0,1),(0,0)] D [] [6405] [] [] [((0,0),(0,1))]
DISCARD 6404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6405 [(0,0)] HALF_D_PLUS_2 [6403] [] [] [] []
IDLE 6406 [(0,0)] 118 [] [] [] [] []
INJECT_T 6407 [(1,0)] D [] [] [] [] []
MERGE 6408 [(1,0),(0,0)] D [] [6410] [] [] [((0,0),(1,0))]
DISCARD 6409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6410 [(0,0)] HALF_D_PLUS_2 [6408] [] [] [] []
IDLE 6411 [(0,0)] 49 [] [] [] [] []
INJECT_T 6412 [(0,1)] D [] [] [] [] []
MERGE 6413 [(0,1),(0,0)] D [] [6415] [] [] [((0,0),(0,1))]
DISCARD 6414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6415 [(0,0)] HALF_D_PLUS_2 [6413] [] [] [] []
IDLE 6416 [(0,0)] 73 [] [] [] [] []
INJECT_T 6417 [(1,0)] D [] [] [] [] []
MERGE 6418 [(1,0),(0,0)] D [] [6420] [] [] [((0,0),(1,0))]
DISCARD 6419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6420 [(0,0)] HALF_D_PLUS_2 [6418] [] [] [] []
IDLE 6421 [(0,0)] 162 [] [] [] [] []
INJECT_T 6422 [(0,1)] D [] [] [] [] []
MERGE 6423 [(0,1),(0,0)] D [] [6425] [] [] [((0,0),(0,1))]
DISCARD 6424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6425 [(0,0)] HALF_D_PLUS_2 [6423] [] [] [] []
IDLE 6426 [(0,0)] 165 [] [] [] [] []
INJECT_T 6427 [(1,0)] D [] [] [] [] []
MERGE 6428 [(1,0),(0,0)] D [] [6430] [] [] [((0,0),(1,0))]
DISCARD 6429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6430 [(0,0)] HALF_D_PLUS_2 [6428] [] [] [] []
IDLE 6431 [(0,0)] 90 [] [] [] [] []
INJECT_T 6432 [(0,1)] D [] [] [] [] []
MERGE 6433 [(0,1),(0,0)] D [] [6435] [] [] [((0,0),(0,1))]
DISCARD 6434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6435 [(0,0)] HALF_D_PLUS_2 [6433] [] [] [] []
IDLE 6436 [(0,0)] 49 [] [] [] [] []
INJECT_T 6437 [(1,0)] D [] [] [] [] []
MERGE 6438 [(1,0),(0,0)] D [] [6440] [] [] [((0,0),(1,0))]
DISCARD 6439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6440 [(0,0)] HALF_D_PLUS_2 [6438] [] [] [] []
IDLE 6441 [(0,0)] 176 [] [] [] [] []
INJECT_T 6442 [(0,1)] D [] [] [] [] []
MERGE 6443 [(0,1),(0,0)] D [] [6445] [] [] [((0,0),(0,1))]
DISCARD 6444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6445 [(0,0)] HALF_D_PLUS_2 [6443] [] [] [] []
IDLE 6446 [(0,0)] 171 [] [] [] [] []
INJECT_T 6447 [(1,0)] D [] [] [] [] []
MERGE 6448 [(1,0),(0,0)] D [] [6450] [] [] [((0,0),(1,0))]
DISCARD 6449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6450 [(0,0)] HALF_D_PLUS_2 [6448] [] [] [] []
IDLE 6451 [(0,0)] 120 [] [] [] [] []
INJECT_T 6452 [(0,1)] D [] [] [] [] []
MERGE 6453 [(0,1),(0,0)] D [] [6455] [] [] [((0,0),(0,1))]
DISCARD 6454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6455 [(0,0)] HALF_D_PLUS_2 [6453] [] [] [] []
IDLE 6456 [(0,0)] 84 [] [] [] [] []
INJECT_T 6457 [(1,0)] D [] [] [] [] []
MERGE 6458 [(1,0),(0,0)] D [] [6460] [] [] [((0,0),(1,0))]
DISCARD 6459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6460 [(0,0)] HALF_D_PLUS_2 [6458] [] [] [] []
IDLE 6461 [(0,0)] 158 [] [] [] [] []
INJECT_T 6462 [(0,1)] D [] [] [] [] []
MERGE 6463 [(0,1),(0,0)] D [] [6465] [] [] [((0,0),(0,1))]
DISCARD 6464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6465 [(0,0)] HALF_D_PLUS_2 [6463] [] [] [] []
IDLE 6466 [(0,0)] 79 [] [] [] [] []
INJECT_T 6467 [(1,0)] D [] [] [] [] []
MERGE 6468 [(1,0),(0,0)] D [] [6470] [] [] [((0,0),(1,0))]
DISCARD 6469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6470 [(0,0)] HALF_D_PLUS_2 [6468] [] [] [] []
IDLE 6471 [(0,0)] 37 [] [] [] [] []
INJECT_T 6472 [(0,1)] D [] [] [] [] []
MERGE 6473 [(0,1),(0,0)] D [] [6475] [] [] [((0,0),(0,1))]
DISCARD 6474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6475 [(0,0)] HALF_D_PLUS_2 [6473] [] [] [] []
IDLE 6476 [(0,0)] 191 [] [] [] [] []
INJECT_T 6477 [(1,0)] D [] [] [] [] []
MERGE 6478 [(1,0),(0,0)] D [] [6480] [] [] [((0,0),(1,0))]
DISCARD 6479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6480 [(0,0)] HALF_D_PLUS_2 [6478] [] [] [] []
IDLE 6481 [(0,0)] 63 [] [] [] [] []
INJECT_T 6482 [(0,1)] D [] [] [] [] []
MERGE 6483 [(0,1),(0,0)] D [] [6485] [] [] [((0,0),(0,1))]
DISCARD 6484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6485 [(0,0)] HALF_D_PLUS_2 [6483] [] [] [] []
IDLE 6486 [(0,0)] 138 [] [] [] [] []
INJECT_T 6487 [(1,0)] D [] [] [] [] []
MERGE 6488 [(1,0),(0,0)] D [] [6490] [] [] [((0,0),(1,0))]
DISCARD 6489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6490 [(0,0)] HALF_D_PLUS_2 [6488] [] [] [] []
IDLE 6491 [(0,0)] 75 [] [] [] [] []
INJECT_T 6492 [(0,1)] D [] [] [] [] []
MERGE 6493 [(0,1),(0,0)] D [] [6495] [] [] [((0,0),(0,1))]
DISCARD 6494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6495 [(0,0)] HALF_D_PLUS_2 [6493] [] [] [] []
IDLE 6496 [(0,0)] 195 [] [] [] [] []
INJECT_T 6497 [(1,0)] D [] [] [] [] []
MERGE 6498 [(1,0),(0,0)] D [] [6500] [] [] [((0,0),(1,0))]
DISCARD 6499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6500 [(0,0)] HALF_D_PLUS_2 [6498] [] [] [] []
IDLE 6501 [(0,0)] 99 [] [] [] [] []
INJECT_T 6502 [(0,1)] D [] [] [] [] []
MERGE 6503 [(0,1),(0,0)] D [] [6505] [] [] [((0,0),(0,1))]
DISCARD 6504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6505 [(0,0)] HALF_D_PLUS_2 [6503] [] [] [] []
IDLE 6506 [(0,0)] 114 [] [] [] [] []
INJECT_T 6507 [(1,0)] D [] [] [] [] []
MERGE 6508 [(1,0),(0,0)] D [] [6510] [] [] [((0,0),(1,0))]
DISCARD 6509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6510 [(0,0)] HALF_D_PLUS_2 [6508] [] [] [] []
IDLE 6511 [(0,0)] 94 [] [] [] [] []
INJECT_T 6512 [(0,1)] D [] [] [] [] []
MERGE 6513 [(0,1),(0,0)] D [] [6515] [] [] [((0,0),(0,1))]
DISCARD 6514 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6515 [(0,0)] HALF_D_PLUS_2 [6513] [] [] [] []
IDLE 6516 [(0,0)] 177 [] [] [] [] []
INJECT_T 6517 [(1,0)] D [] [] [] [] []
MERGE 6518 [(1,0),(0,0)] D [] [6520] [] [] [((0,0),(1,0))]
DISCARD 6519 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6520 [(0,0)] HALF_D_PLUS_2 [6518] [] [] [] []
IDLE 6521 [(0,0)] 165 [] [] [] [] []
INJECT_T 6522 [(0,1)] D [] [] [] [] []
MERGE 6523 [(0,1),(0,0)] D [] [6525] [] [] [((0,0),(0,1))]
DISCARD 6524 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6525 [(0,0)] HALF_D_PLUS_2 [6523] [] [] [] []
IDLE 6526 [(0,0)] 108 [] [] [] [] []
INJECT_T 6527 [(1,0)] D [] [] [] [] []
MERGE 6528 [(1,0),(0,0)] D [] [6530] [] [] [((0,0),(1,0))]
DISCARD 6529 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6530 [(0,0)] HALF_D_PLUS_2 [6528] [] [] [] []
IDLE 6531 [(0,0)] 34 [] [] [] [] []
INJECT_T 6532 [(0,1)] D [] [] [] [] []
MERGE 6533 [(0,1),(0,0)] D [] [6535] [] [] [((0,0),(0,1))]
DISCARD 6534 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6535 [(0,0)] HALF_D_PLUS_2 [6533] [] [] [] []
IDLE 6536 [(0,0)] 68 [] [] [] [] []
INJECT_T 6537 [(1,0)] D [] [] [] [] []
MERGE 6538 [(1,0),(0,0)] D [] [6540] [] [] [((0,0),(1,0))]
DISCARD 6539 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6540 [(0,0)] HALF_D_PLUS_2 [6538] [] [] [] []
IDLE 6541 [(0,0)] 171 [] [] [] [] []
INJECT_T 6542 [(0,1)] D [] [] [] [] []
MERGE 6543 [(0,1),(0,0)] D [] [6545] [] [] [((0,0),(0,1))]
DISCARD 6544 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6545 [(0,0)] HALF_D_PLUS_2 [6543] [] [] [] []
IDLE 6546 [(0,0)] 196 [] [] [] [] []
INJECT_T 6547 [(1,0)] D [] [] [] [] []
MERGE 6548 [(1,0),(0,0)] D [] [6550] [] [] [((0,0),(1,0))]
DISCARD 6549 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6550 [(0,0)] HALF_D_PLUS_2 [6548] [] [] [] []
IDLE 6551 [(0,0)] 178 [] [] [] [] []
INJECT_T 6552 [(0,1)] D [] [] [] [] []
MERGE 6553 [(0,1),(0,0)] D [] [6555] [] [] [((0,0),(0,1))]
DISCARD 6554 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6555 [(0,0)] HALF_D_PLUS_2 [6553] [] [] [] []
IDLE 6556 [(0,0)] 193 [] [] [] [] []
INJECT_T 6557 [(1,0)] D [] [] [] [] []
MERGE 6558 [(1,0),(0,0)] D [] [6560] [] [] [((0,0),(1,0))]
DISCARD 6559 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6560 [(0,0)] HALF_D_PLUS_2 [6558] [] [] [] []
IDLE 6561 [(0,0)] 15 [] [] [] [] []
INJECT_T 6562 [(0,1)] D [] [] [] [] []
MERGE 6563 [(0,1),(0,0)] D [] [6565] [] [] [((0,0),(0,1))]
DISCARD 6564 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6565 [(0,0)] HALF_D_PLUS_2 [6563] [] [] [] []
IDLE 6566 [(0,0)] 84 [] [] [] [] []
INJECT_T 6567 [(1,0)] D [] [] [] [] []
MERGE 6568 [(1,0),(0,0)] D [] [6570] [] [] [((0,0),(1,0))]
DISCARD 6569 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6570 [(0,0)] HALF_D_PLUS_2 [6568] [] [] [] []
IDLE 6571 [(0,0)] 1 [] [] [] [] []
INJECT_T 6572 [(0,1)] D [] [] [] [] []
MERGE 6573 [(0,1),(0,0)] D [] [6575] [] [] [((0,0),(0,1))]
DISCARD 6574 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6575 [(0,0)] HALF_D_PLUS_2 [6573] [] [] [] []
IDLE 6576 [(0,0)] 13 [] [] [] [] []
INJECT_T 6577 [(1,0)] D [] [] [] [] []
MERGE 6578 [(1,0),(0,0)] D [] [6580] [] [] [((0,0),(1,0))]
DISCARD 6579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6580 [(0,0)] HALF_D_PLUS_2 [6578] [] [] [] []
IDLE 6581 [(0,0)] 58 [] [] [] [] []
INJECT_T 6582 [(0,1)] D [] [] [] [] []
MERGE 6583 [(0,1),(0,0)] D [] [6585] [] [] [((0,0),(0,1))]
DISCARD 6584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6585 [(0,0)] HALF_D_PLUS_2 [6583] [] [] [] []
IDLE 6586 [(0,0)] 116 [] [] [] [] []
INJECT_T 6587 [(1,0)] D [] [] [] [] []
MERGE 6588 [(1,0),(0,0)] D [] [6590] [] [] [((0,0),(1,0))]
DISCARD 6589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6590 [(0,0)] HALF_D_PLUS_2 [6588] [] [] [] []
IDLE 6591 [(0,0)] 80 [] [] [] [] []
INJECT_T 6592 [(0,1)] D [] [] [] [] []
MERGE 6593 [(0,1),(0,0)] D [] [6595] [] [] [((0,0),(0,1))]
DISCARD 6594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6595 [(0,0)] HALF_D_PLUS_2 [6593] [] [] [] []
IDLE 6596 [(0,0)] 81 [] [] [] [] []
INJECT_T 6597 [(1,0)] D [] [] [] [] []
MERGE 6598 [(1,0),(0,0)] D [] [6600] [] [] [((0,0),(1,0))]
DISCARD 6599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6600 [(0,0)] HALF_D_PLUS_2 [6598] [] [] [] []
IDLE 6601 [(0,0)] 195 [] [] [] [] []
INJECT_T 6602 [(0,1)] D [] [] [] [] []
MERGE 6603 [(0,1),(0,0)] D [] [6605] [] [] [((0,0),(0,1))]
DISCARD 6604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6605 [(0,0)] HALF_D_PLUS_2 [6603] [] [] [] []
IDLE 6606 [(0,0)] 200 [] [] [] [] []
INJECT_T 6607 [(1,0)] D [] [] [] [] []
MERGE 6608 [(1,0),(0,0)] D [] [6610] [] [] [((0,0),(1,0))]
DISCARD 6609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6610 [(0,0)] HALF_D_PLUS_2 [6608] [] [] [] []
IDLE 6611 [(0,0)] 14 [] [] [] [] []
INJECT_T 6612 [(0,1)] D [] [] [] [] []
MERGE 6613 [(0,1),(0,0)] D [] [6615] [] [] [((0,0),(0,1))]
DISCARD 6614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6615 [(0,0)] HALF_D_PLUS_2 [6613] [] [] [] []
IDLE 6616 [(0,0)] 69 [] [] [] [] []
INJECT_T 6617 [(1,0)] D [] [] [] [] []
MERGE 6618 [(1,0),(0,0)] D [] [6620] [] [] [((0,0),(1,0))]
DISCARD 6619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6620 [(0,0)] HALF_D_PLUS_2 [6618] [] [] [] []
IDLE 6621 [(0,0)] 157 [] [] [] [] []
INJECT_T 6622 [(0,1)] D [] [] [] [] []
MERGE 6623 [(0,1),(0,0)] D [] [6625] [] [] [((0,0),(0,1))]
DISCARD 6624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6625 [(0,0)] HALF_D_PLUS_2 [6623] [] [] [] []
IDLE 6626 [(0,0)] 72 [] [] [] [] []
INJECT_T 6627 [(1,0)] D [] [] [] [] []
MERGE 6628 [(1,0),(0,0)] D [] [6630] [] [] [((0,0),(1,0))]
DISCARD 6629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6630 [(0,0)] HALF_D_PLUS_2 [6628] [] [] [] []
IDLE 6631 [(0,0)] 95 [] [] [] [] []
INJECT_T 6632 [(0,1)] D [] [] [] [] []
MERGE 6633 [(0,1),(0,0)] D [] [6635] [] [] [((0,0),(0,1))]
DISCARD 6634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6635 [(0,0)] HALF_D_PLUS_2 [6633] [] [] [] []
IDLE 6636 [(0,0)] 103 [] [] [] [] []
INJECT_T 6637 [(1,0)] D [] [] [] [] []
MERGE 6638 [(1,0),(0,0)] D [] [6640] [] [] [((0,0),(1,0))]
DISCARD 6639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6640 [(0,0)] HALF_D_PLUS_2 [6638] [] [] [] []
IDLE 6641 [(0,0)] 26 [] [] [] [] []
INJECT_T 6642 [(0,1)] D [] [] [] [] []
MERGE 6643 [(0,1),(0,0)] D [] [6645] [] [] [((0,0),(0,1))]
DISCARD 6644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6645 [(0,0)] HALF_D_PLUS_2 [6643] [] [] [] []
IDLE 6646 [(0,0)] 90 [] [] [] [] []
INJECT_T 6647 [(1,0)] D [] [] [] [] []
MERGE 6648 [(1,0),(0,0)] D [] [6650] [] [] [((0,0),(1,0))]
DISCARD 6649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6650 [(0,0)] HALF_D_PLUS_2 [6648] [] [] [] []
IDLE 6651 [(0,0)] 73 [] [] [] [] []
INJECT_T 6652 [(0,1)] D [] [] [] [] []
MERGE 6653 [(0,1),(0,0)] D [] [6655] [] [] [((0,0),(0,1))]
DISCARD 6654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6655 [(0,0)] HALF_D_PLUS_2 [6653] [] [] [] []
IDLE 6656 [(0,0)] 82 [] [] [] [] []
INJECT_T 6657 [(1,0)] D [] [] [] [] []
MERGE 6658 [(1,0),(0,0)] D [] [6660] [] [] [((0,0),(1,0))]
DISCARD 6659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6660 [(0,0)] HALF_D_PLUS_2 [6658] [] [] [] []
IDLE 6661 [(0,0)] 76 [] [] [] [] []
INJECT_T 6662 [(0,1)] D [] [] [] [] []
MERGE 6663 [(0,1),(0,0)] D [] [6665] [] [] [((0,0),(0,1))]
DISCARD 6664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6665 [(0,0)] HALF_D_PLUS_2 [6663] [] [] [] []
INJECT_T 6666 [(1,0)] D [] [] [] [] []
MERGE 6667 [(1,0),(0,0)] D [] [6669] [] [] [((0,0),(1,0))]
DISCARD 6668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6669 [(0,0)] HALF_D_PLUS_2 [6667] [] [] [] []
IDLE 6670 [(0,0)] 48 [] [] [] [] []
INJECT_T 6671 [(0,1)] D [] [] [] [] []
MERGE 6672 [(0,1),(0,0)] D [] [6674] [] [] [((0,0),(0,1))]
DISCARD 6673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6674 [(0,0)] HALF_D_PLUS_2 [6672] [] [] [] []
IDLE 6675 [(0,0)] 139 [] [] [] [] []
INJECT_T 6676 [(1,0)] D [] [] [] [] []
MERGE 6677 [(1,0),(0,0)] D [] [6679] [] [] [((0,0),(1,0))]
DISCARD 6678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6679 [(0,0)] HALF_D_PLUS_2 [6677] [] [] [] []
IDLE 6680 [(0,0)] 59 [] [] [] [] []
INJECT_T 6681 [(0,1)] D [] [] [] [] []
MERGE 6682 [(0,1),(0,0)] D [] [6684] [] [] [((0,0),(0,1))]
DISCARD 6683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6684 [(0,0)] HALF_D_PLUS_2 [6682] [] [] [] []
IDLE 6685 [(0,0)] 198 [] [] [] [] []
INJECT_T 6686 [(1,0)] D [] [] [] [] []
MERGE 6687 [(1,0),(0,0)] D [] [6689] [] [] [((0,0),(1,0))]
DISCARD 6688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6689 [(0,0)] HALF_D_PLUS_2 [6687] [] [] [] []
IDLE 6690 [(0,0)] 84 [] [] [] [] []
INJECT_T 6691 [(0,1)] D [] [] [] [] []
MERGE 6692 [(0,1),(0,0)] D [] [6694] [] [] [((0,0),(0,1))]
DISCARD 6693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6694 [(0,0)] HALF_D_PLUS_2 [6692] [] [] [] []
IDLE 6695 [(0,0)] 72 [] [] [] [] []
INJECT_T 6696 [(1,0)] D [] [] [] [] []
MERGE 6697 [(1,0),(0,0)] D [] [6699] [] [] [((0,0),(1,0))]
DISCARD 6698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6699 [(0,0)] HALF_D_PLUS_2 [6697] [] [] [] []
IDLE 6700 [(0,0)] 193 [] [] [] [] []
INJECT_T 6701 [(0,1)] D [] [] [] [] []
MERGE 6702 [(0,1),(0,0)] D [] [6704] [] [] [((0,0),(0,1))]
DISCARD 6703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6704 [(0,0)] HALF_D_PLUS_2 [6702] [] [] [] []
IDLE 6705 [(0,0)] 40 [] [] [] [] []
INJECT_T 6706 [(1,0)] D [] [] [] [] []
MERGE 6707 [(1,0),(0,0)] D [] [6709] [] [] [((0,0),(1,0))]
DISCARD 6708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6709 [(0,0)] HALF_D_PLUS_2 [6707] [] [] [] []
IDLE 6710 [(0,0)] 92 [] [] [] [] []
INJECT_T 6711 [(0,1)] D [] [] [] [] []
MERGE 6712 [(0,1),(0,0)] D [] [6714] [] [] [((0,0),(0,1))]
DISCARD 6713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6714 [(0,0)] HALF_D_PLUS_2 [6712] [] [] [] []
IDLE 6715 [(0,0)] 162 [] [] [] [] []
INJECT_T 6716 [(1,0)] D [] [] [] [] []
MERGE 6717 [(1,0),(0,0)] D [] [6719] [] [] [((0,0),(1,0))]
DISCARD 6718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6719 [(0,0)] HALF_D_PLUS_2 [6717] [] [] [] []
IDLE 6720 [(0,0)] 190 [] [] [] [] []
INJECT_T 6721 [(0,1)] D [] [] [] [] []
MERGE 6722 [(0,1),(0,0)] D [] [6724] [] [] [((0,0),(0,1))]
DISCARD 6723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6724 [(0,0)] HALF_D_PLUS_2 [6722] [] [] [] []
IDLE 6725 [(0,0)] 187 [] [] [] [] []
INJECT_T 6726 [(1,0)] D [] [] [] [] []
MERGE 6727 [(1,0),(0,0)] D [] [6729] [] [] [((0,0),(1,0))]
DISCARD 6728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6729 [(0,0)] HALF_D_PLUS_2 [6727] [] [] [] []
IDLE 6730 [(0,0)] 6 [] [] [] [] []
INJECT_T 6731 [(0,1)] D [] [] [] [] []
MERGE 6732 [(0,1),(0,0)] D [] [6734] [] [] [((0,0),(0,1))]
DISCARD 6733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6734 [(0,0)] HALF_D_PLUS_2 [6732] [] [] [] []
IDLE 6735 [(0,0)] 100 [] [] [] [] []
INJECT_T 6736 [(1,0)] D [] [] [] [] []
MERGE 6737 [(1,0),(0,0)] D [] [6739] [] [] [((0,0),(1,0))]
DISCARD 6738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6739 [(0,0)] HALF_D_PLUS_2 [6737] [] [] [] []
IDLE 6740 [(0,0)] 13 [] [] [] [] []
INJECT_T 6741 [(0,1)] D [] [] [] [] []
MERGE 6742 [(0,1),(0,0)] D [] [6744] [] [] [((0,0),(0,1))]
DISCARD 6743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6744 [(0,0)] HALF_D_PLUS_2 [6742] [] [] [] []
IDLE 6745 [(0,0)] 85 [] [] [] [] []
INJECT_T 6746 [(1,0)] D [] [] [] [] []
MERGE 6747 [(1,0),(0,0)] D [] [6749] [] [] [((0,0),(1,0))]
DISCARD 6748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6749 [(0,0)] HALF_D_PLUS_2 [6747] [] [] [] []
IDLE 6750 [(0,0)] 5 [] [] [] [] []
INJECT_T 6751 [(0,1)] D [] [] [] [] []
MERGE 6752 [(0,1),(0,0)] D [] [6754] [] [] [((0,0),(0,1))]
DISCARD 6753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6754 [(0,0)] HALF_D_PLUS_2 [6752] [] [] [] []
IDLE 6755 [(0,0)] 56 [] [] [] [] []
INJECT_T 6756 [(1,0)] D [] [] [] [] []
MERGE 6757 [(1,0),(0,0)] D [] [6759] [] [] [((0,0),(1,0))]
DISCARD 6758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6759 [(0,0)] HALF_D_PLUS_2 [6757] [] [] [] []
IDLE 6760 [(0,0)] 133 [] [] [] [] []
INJECT_T 6761 [(0,1)] D [] [] [] [] []
MERGE 6762 [(0,1),(0,0)] D [] [6764] [] [] [((0,0),(0,1))]
DISCARD 6763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6764 [(0,0)] HALF_D_PLUS_2 [6762] [] [] [] []
IDLE 6765 [(0,0)] 169 [] [] [] [] []
INJECT_T 6766 [(1,0)] D [] [] [] [] []
MERGE 6767 [(1,0),(0,0)] D [] [6769] [] [] [((0,0),(1,0))]
DISCARD 6768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6769 [(0,0)] HALF_D_PLUS_2 [6767] [] [] [] []
IDLE 6770 [(0,0)] 44 [] [] [] [] []
INJECT_T 6771 [(0,1)] D [] [] [] [] []
MERGE 6772 [(0,1),(0,0)] D [] [6774] [] [] [((0,0),(0,1))]
DISCARD 6773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6774 [(0,0)] HALF_D_PLUS_2 [6772] [] [] [] []
IDLE 6775 [(0,0)] 82 [] [] [] [] []
INJECT_T 6776 [(1,0)] D [] [] [] [] []
MERGE 6777 [(1,0),(0,0)] D [] [6779] [] [] [((0,0),(1,0))]
DISCARD 6778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6779 [(0,0)] HALF_D_PLUS_2 [6777] [] [] [] []
IDLE 6780 [(0,0)] 115 [] [] [] [] []
INJECT_T 6781 [(0,1)] D [] [] [] [] []
MERGE 6782 [(0,1),(0,0)] D [] [6784] [] [] [((0,0),(0,1))]
DISCARD 6783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6784 [(0,0)] HALF_D_PLUS_2 [6782] [] [] [] []
IDLE 6785 [(0,0)] 155 [] [] [] [] []
INJECT_T 6786 [(1,0)] D [] [] [] [] []
MERGE 6787 [(1,0),(0,0)] D [] [6789] [] [] [((0,0),(1,0))]
DISCARD 6788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6789 [(0,0)] HALF_D_PLUS_2 [6787] [] [] [] []
IDLE 6790 [(0,0)] 159 [] [] [] [] []
INJECT_T 6791 [(0,1)] D [] [] [] [] []
MERGE 6792 [(0,1),(0,0)] D [] [6794] [] [] [((0,0),(0,1))]
DISCARD 6793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6794 [(0,0)] HALF_D_PLUS_2 [6792] [] [] [] []
IDLE 6795 [(0,0)] 200 [] [] [] [] []
INJECT_T 6796 [(1,0)] D [] [] [] [] []
MERGE 6797 [(1,0),(0,0)] D [] [6799] [] [] [((0,0),(1,0))]
DISCARD 6798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6799 [(0,0)] HALF_D_PLUS_2 [6797] [] [] [] []
IDLE 6800 [(0,0)] 66 [] [] [] [] []
INJECT_T 6801 [(0,1)] D [] [] [] [] []
MERGE 6802 [(0,1),(0,0)] D [] [6804] [] [] [((0,0),(0,1))]
DISCARD 6803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6804 [(0,0)] HALF_D_PLUS_2 [6802] [] [] [] []
IDLE 6805 [(0,0)] 110 [] [] [] [] []
INJECT_T 6806 [(1,0)] D [] [] [] [] []
MERGE 6807 [(1,0),(0,0)] D [] [6809] [] [] [((0,0),(1,0))]
DISCARD 6808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6809 [(0,0)] HALF_D_PLUS_2 [6807] [] [] [] []
IDLE 6810 [(0,0)] 49 [] [] [] [] []
INJECT_T 6811 [(0,1)] D [] [] [] [] []
MERGE 6812 [(0,1),(0,0)] D [] [6814] [] [] [((0,0),(0,1))]
DISCARD 6813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6814 [(0,0)] HALF_D_PLUS_2 [6812] [] [] [] []
IDLE 6815 [(0,0)] 1 [] [] [] [] []
INJECT_T 6816 [(1,0)] D [] [] [] [] []
MERGE 6817 [(1,0),(0,0)] D [] [6819] [] [] [((0,0),(1,0))]
DISCARD 6818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6819 [(0,0)] HALF_D_PLUS_2 [6817] [] [] [] []
IDLE 6820 [(0,0)] 145 [] [] [] [] []
INJECT_T 6821 [(0,1)] D [] [] [] [] []
MERGE 6822 [(0,1),(0,0)] D [] [6824] [] [] [((0,0),(0,1))]
DISCARD 6823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6824 [(0,0)] HALF_D_PLUS_2 [6822] [] [] [] []
IDLE 6825 [(0,0)] 92 [] [] [] [] []
INJECT_T 6826 [(1,0)] D [] [] [] [] []
MERGE 6827 [(1,0),(0,0)] D [] [6829] [] [] [((0,0),(1,0))]
DISCARD 6828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6829 [(0,0)] HALF_D_PLUS_2 [6827] [] [] [] []
IDLE 6830 [(0,0)] 95 [] [] [] [] []
INJECT_T 6831 [(0,1)] D [] [] [] [] []
MERGE 6832 [(0,1),(0,0)] D [] [6834] [] [] [((0,0),(0,1))]
DISCARD 6833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6834 [(0,0)] HALF_D_PLUS_2 [6832] [] [] [] []
IDLE 6835 [(0,0)] 103 [] [] [] [] []
INJECT_T 6836 [(1,0)] D [] [] [] [] []
MERGE 6837 [(1,0),(0,0)] D [] [6839] [] [] [((0,0),(1,0))]
DISCARD 6838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6839 [(0,0)] HALF_D_PLUS_2 [6837] [] [] [] []
IDLE 6840 [(0,0)] 29 [] [] [] [] []
INJECT_T 6841 [(0,1)] D [] [] [] [] []
MERGE 6842 [(0,1),(0,0)] D [] [6844] [] [] [((0,0),(0,1))]
DISCARD 6843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6844 [(0,0)] HALF_D_PLUS_2 [6842] [] [] [] []
IDLE 6845 [(0,0)] 146 [] [] [] [] []
INJECT_T 6846 [(1,0)] D [] [] [] [] []
MERGE 6847 [(1,0),(0,0)] D [] [6849] [] [] [((0,0),(1,0))]
DISCARD 6848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6849 [(0,0)] HALF_D_PLUS_2 [6847] [] [] [] []
IDLE 6850 [(0,0)] 17 [] [] [] [] []
INJECT_T 6851 [(0,1)] D [] [] [] [] []
MERGE 6852 [(0,1),(0,0)] D [] [6854] [] [] [((0,0),(0,1))]
DISCARD 6853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6854 [(0,0)] HALF_D_PLUS_2 [6852] [] [] [] []
IDLE 6855 [(0,0)] 13 [] [] [] [] []
INJECT_T 6856 [(1,0)] D [] [] [] [] []
MERGE 6857 [(1,0),(0,0)] D [] [6859] [] [] [((0,0),(1,0))]
DISCARD 6858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6859 [(0,0)] HALF_D_PLUS_2 [6857] [] [] [] []
IDLE 6860 [(0,0)] 148 [] [] [] [] []
INJECT_T 6861 [(0,1)] D [] [] [] [] []
MERGE 6862 [(0,1),(0,0)] D [] [6864] [] [] [((0,0),(0,1))]
DISCARD 6863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6864 [(0,0)] HALF_D_PLUS_2 [6862] [] [] [] []
IDLE 6865 [(0,0)] 76 [] [] [] [] []
INJECT_T 6866 [(1,0)] D [] [] [] [] []
MERGE 6867 [(1,0),(0,0)] D [] [6869] [] [] [((0,0),(1,0))]
DISCARD 6868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6869 [(0,0)] HALF_D_PLUS_2 [6867] [] [] [] []
IDLE 6870 [(0,0)] 172 [] [] [] [] []
INJECT_T 6871 [(0,1)] D [] [] [] [] []
MERGE 6872 [(0,1),(0,0)] D [] [6874] [] [] [((0,0),(0,1))]
DISCARD 6873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6874 [(0,0)] HALF_D_PLUS_2 [6872] [] [] [] []
IDLE 6875 [(0,0)] 166 [] [] [] [] []
INJECT_T 6876 [(1,0)] D [] [] [] [] []
MERGE 6877 [(1,0),(0,0)] D [] [6879] [] [] [((0,0),(1,0))]
DISCARD 6878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6879 [(0,0)] HALF_D_PLUS_2 [6877] [] [] [] []
IDLE 6880 [(0,0)] 178 [] [] [] [] []
INJECT_T 6881 [(0,1)] D [] [] [] [] []
MERGE 6882 [(0,1),(0,0)] D [] [6884] [] [] [((0,0),(0,1))]
DISCARD 6883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6884 [(0,0)] HALF_D_PLUS_2 [6882] [] [] [] []
IDLE 6885 [(0,0)] 39 [] [] [] [] []
INJECT_T 6886 [(1,0)] D [] [] [] [] []
MERGE 6887 [(1,0),(0,0)] D [] [6889] [] [] [((0,0),(1,0))]
DISCARD 6888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6889 [(0,0)] HALF_D_PLUS_2 [6887] [] [] [] []
IDLE 6890 [(0,0)] 102 [] [] [] [] []
INJECT_T 6891 [(0,1)] D [] [] [] [] []
MERGE 6892 [(0,1),(0,0)] D [] [6894] [] [] [((0,0),(0,1))]
DISCARD 6893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6894 [(0,0)] HALF_D_PLUS_2 [6892] [] [] [] []
IDLE 6895 [(0,0)] 192 [] [] [] [] []
INJECT_T 6896 [(1,0)] D [] [] [] [] []
MERGE 6897 [(1,0),(0,0)] D [] [6899] [] [] [((0,0),(1,0))]
DISCARD 6898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6899 [(0,0)] HALF_D_PLUS_2 [6897] [] [] [] []
IDLE 6900 [(0,0)] 30 [] [] [] [] []
INJECT_T 6901 [(0,1)] D [] [] [] [] []
MERGE 6902 [(0,1),(0,0)] D [] [6904] [] [] [((0,0),(0,1))]
DISCARD 6903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6904 [(0,0)] HALF_D_PLUS_2 [6902] [] [] [] []
IDLE 6905 [(0,0)] 168 [] [] [] [] []
INJECT_T 6906 [(1,0)] D [] [] [] [] []
MERGE 6907 [(1,0),(0,0)] D [] [6909] [] [] [((0,0),(1,0))]
DISCARD 6908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6909 [(0,0)] HALF_D_PLUS_2 [6907] [] [] [] []
IDLE 6910 [(0,0)] 45 [] [] [] [] []
INJECT_T 6911 [(0,1)] D [] [] [] [] []
MERGE 6912 [(0,1),(0,0)] D [] [6914] [] [] [((0,0),(0,1))]
DISCARD 6913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6914 [(0,0)] HALF_D_PLUS_2 [6912] [] [] [] []
IDLE 6915 [(0,0)] 60 [] [] [] [] []
INJECT_T 6916 [(1,0)] D [] [] [] [] []
MERGE 6917 [(1,0),(0,0)] D [] [6919] [] [] [((0,0),(1,0))]
DISCARD 6918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6919 [(0,0)] HALF_D_PLUS_2 [6917] [] [] [] []
IDLE 6920 [(0,0)] 91 [] [] [] [] []
INJECT_T 6921 [(0,1)] D [] [] [] [] []
MERGE 6922 [(0,1),(0,0)] D [] [6924] [] [] [((0,0),(0,1))]
DISCARD 6923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6924 [(0,0)] HALF_D_PLUS_2 [6922] [] [] [] []
IDLE 6925 [(0,0)] 99 [] [] [] [] []
INJECT_T 6926 [(1,0)] D [] [] [] [] []
MERGE 6927 [(1,0),(0,0)] D [] [6929] [] [] [((0,0),(1,0))]
DISCARD 6928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6929 [(0,0)] HALF_D_PLUS_2 [6927] [] [] [] []
IDLE 6930 [(0,0)] 171 [] [] [] [] []
INJECT_T 6931 [(0,1)] D [] [] [] [] []
MERGE 6932 [(0,1),(0,0)] D [] [6934] [] [] [((0,0),(0,1))]
DISCARD 6933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6934 [(0,0)] HALF_D_PLUS_2 [6932] [] [] [] []
IDLE 6935 [(0,0)] 169 [] [] [] [] []
INJECT_T 6936 [(1,0)] D [] [] [] [] []
MERGE 6937 [(1,0),(0,0)] D [] [6939] [] [] [((0,0),(1,0))]
DISCARD 6938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6939 [(0,0)] HALF_D_PLUS_2 [6937] [] [] [] []
IDLE 6940 [(0,0)] 130 [] [] [] [] []
INJECT_T 6941 [(0,1)] D [] [] [] [] []
MERGE 6942 [(0,1),(0,0)] D [] [6944] [] [] [((0,0),(0,1))]
DISCARD 6943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6944 [(0,0)] HALF_D_PLUS_2 [6942] [] [] [] []
IDLE 6945 [(0,0)] 90 [] [] [] [] []
INJECT_T 6946 [(1,0)] D [] [] [] [] []
MERGE 6947 [(1,0),(0,0)] D [] [6949] [] [] [((0,0),(1,0))]
DISCARD 6948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6949 [(0,0)] HALF_D_PLUS_2 [6947] [] [] [] []
IDLE 6950 [(0,0)] 55 [] [] [] [] []
INJECT_T 6951 [(0,1)] D [] [] [] [] []
MERGE 6952 [(0,1),(0,0)] D [] [6954] [] [] [((0,0),(0,1))]
DISCARD 6953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6954 [(0,0)] HALF_D_PLUS_2 [6952] [] [] [] []
IDLE 6955 [(0,0)] 54 [] [] [] [] []
INJECT_T 6956 [(1,0)] D [] [] [] [] []
MERGE 6957 [(1,0),(0,0)] D [] [6959] [] [] [((0,0),(1,0))]
DISCARD 6958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6959 [(0,0)] HALF_D_PLUS_2 [6957] [] [] [] []
IDLE 6960 [(0,0)] 151 [] [] [] [] []
INJECT_T 6961 [(0,1)] D [] [] [] [] []
MERGE 6962 [(0,1),(0,0)] D [] [6964] [] [] [((0,0),(0,1))]
DISCARD 6963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6964 [(0,0)] HALF_D_PLUS_2 [6962] [] [] [] []
IDLE 6965 [(0,0)] 73 [] [] [] [] []
INJECT_T 6966 [(1,0)] D [] [] [] [] []
MERGE 6967 [(1,0),(0,0)] D [] [6969] [] [] [((0,0),(1,0))]
DISCARD 6968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6969 [(0,0)] HALF_D_PLUS_2 [6967] [] [] [] []
IDLE 6970 [(0,0)] 87 [] [] [] [] []
INJECT_T 6971 [(0,1)] D [] [] [] [] []
MERGE 6972 [(0,1),(0,0)] D [] [6974] [] [] [((0,0),(0,1))]
DISCARD 6973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6974 [(0,0)] HALF_D_PLUS_2 [6972] [] [] [] []
IDLE 6975 [(0,0)] 59 [] [] [] [] []
INJECT_T 6976 [(1,0)] D [] [] [] [] []
MERGE 6977 [(1,0),(0,0)] D [] [6979] [] [] [((0,0),(1,0))]
DISCARD 6978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6979 [(0,0)] HALF_D_PLUS_2 [6977] [] [] [] []
IDLE 6980 [(0,0)] 197 [] [] [] [] []
INJECT_T 6981 [(0,1)] D [] [] [] [] []
MERGE 6982 [(0,1),(0,0)] D [] [6984] [] [] [((0,0),(0,1))]
DISCARD 6983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6984 [(0,0)] HALF_D_PLUS_2 [6982] [] [] [] []
IDLE 6985 [(0,0)] 81 [] [] [] [] []
INJECT_T 6986 [(1,0)] D [] [] [] [] []
MERGE 6987 [(1,0),(0,0)] D [] [6989] [] [] [((0,0),(1,0))]
DISCARD 6988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6989 [(0,0)] HALF_D_PLUS_2 [6987] [] [] [] []
IDLE 6990 [(0,0)] 86 [] [] [] [] []
INJECT_T 6991 [(0,1)] D [] [] [] [] []
MERGE 6992 [(0,1),(0,0)] D [] [6994] [] [] [((0,0),(0,1))]
DISCARD 6993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 6994 [(0,0)] HALF_D_PLUS_2 [6992] [] [] [] []
IDLE 6995 [(0,0)] 175 [] [] [] [] []
INJECT_T 6996 [(1,0)] D [] [] [] [] []
MERGE 6997 [(1,0),(0,0)] D [] [6999] [] [] [((0,0),(1,0))]
DISCARD 6998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 6999 [(0,0)] HALF_D_PLUS_2 [6997] [] [] [] []
IDLE 7000 [(0,0)] 168 [] [] [] [] []
INJECT_T 7001 [(0,1)] D [] [] [] [] []
MERGE 7002 [(0,1),(0,0)] D [] [7004] [] [] [((0,0),(0,1))]
DISCARD 7003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7004 [(0,0)] HALF_D_PLUS_2 [7002] [] [] [] []
IDLE 7005 [(0,0)] 25 [] [] [] [] []
INJECT_T 7006 [(1,0)] D [] [] [] [] []
MERGE 7007 [(1,0),(0,0)] D [] [7009] [] [] [((0,0),(1,0))]
DISCARD 7008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7009 [(0,0)] HALF_D_PLUS_2 [7007] [] [] [] []
IDLE 7010 [(0,0)] 2 [] [] [] [] []
INJECT_T 7011 [(0,1)] D [] [] [] [] []
MERGE 7012 [(0,1),(0,0)] D [] [7014] [] [] [((0,0),(0,1))]
DISCARD 7013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7014 [(0,0)] HALF_D_PLUS_2 [7012] [] [] [] []
IDLE 7015 [(0,0)] 174 [] [] [] [] []
INJECT_T 7016 [(1,0)] D [] [] [] [] []
MERGE 7017 [(1,0),(0,0)] D [] [7019] [] [] [((0,0),(1,0))]
DISCARD 7018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7019 [(0,0)] HALF_D_PLUS_2 [7017] [] [] [] []
IDLE 7020 [(0,0)] 144 [] [] [] [] []
INJECT_T 7021 [(0,1)] D [] [] [] [] []
MERGE 7022 [(0,1),(0,0)] D [] [7024] [] [] [((0,0),(0,1))]
DISCARD 7023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7024 [(0,0)] HALF_D_PLUS_2 [7022] [] [] [] []
IDLE 7025 [(0,0)] 185 [] [] [] [] []
INJECT_T 7026 [(1,0)] D [] [] [] [] []
MERGE 7027 [(1,0),(0,0)] D [] [7029] [] [] [((0,0),(1,0))]
DISCARD 7028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7029 [(0,0)] HALF_D_PLUS_2 [7027] [] [] [] []
IDLE 7030 [(0,0)] 80 [] [] [] [] []
INJECT_T 7031 [(0,1)] D [] [] [] [] []
MERGE 7032 [(0,1),(0,0)] D [] [7034] [] [] [((0,0),(0,1))]
DISCARD 7033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7034 [(0,0)] HALF_D_PLUS_2 [7032] [] [] [] []
IDLE 7035 [(0,0)] 43 [] [] [] [] []
INJECT_T 7036 [(1,0)] D [] [] [] [] []
MERGE 7037 [(1,0),(0,0)] D [] [7039] [] [] [((0,0),(1,0))]
DISCARD 7038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7039 [(0,0)] HALF_D_PLUS_2 [7037] [] [] [] []
IDLE 7040 [(0,0)] 100 [] [] [] [] []
INJECT_T 7041 [(0,1)] D [] [] [] [] []
MERGE 7042 [(0,1),(0,0)] D [] [7044] [] [] [((0,0),(0,1))]
DISCARD 7043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7044 [(0,0)] HALF_D_PLUS_2 [7042] [] [] [] []
IDLE 7045 [(0,0)] 34 [] [] [] [] []
INJECT_T 7046 [(1,0)] D [] [] [] [] []
MERGE 7047 [(1,0),(0,0)] D [] [7049] [] [] [((0,0),(1,0))]
DISCARD 7048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7049 [(0,0)] HALF_D_PLUS_2 [7047] [] [] [] []
IDLE 7050 [(0,0)] 39 [] [] [] [] []
INJECT_T 7051 [(0,1)] D [] [] [] [] []
MERGE 7052 [(0,1),(0,0)] D [] [7054] [] [] [((0,0),(0,1))]
DISCARD 7053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7054 [(0,0)] HALF_D_PLUS_2 [7052] [] [] [] []
IDLE 7055 [(0,0)] 143 [] [] [] [] []
INJECT_T 7056 [(1,0)] D [] [] [] [] []
MERGE 7057 [(1,0),(0,0)] D [] [7059] [] [] [((0,0),(1,0))]
DISCARD 7058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7059 [(0,0)] HALF_D_PLUS_2 [7057] [] [] [] []
IDLE 7060 [(0,0)] 186 [] [] [] [] []
INJECT_T 7061 [(0,1)] D [] [] [] [] []
MERGE 7062 [(0,1),(0,0)] D [] [7064] [] [] [((0,0),(0,1))]
DISCARD 7063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7064 [(0,0)] HALF_D_PLUS_2 [7062] [] [] [] []
IDLE 7065 [(0,0)] 56 [] [] [] [] []
INJECT_T 7066 [(1,0)] D [] [] [] [] []
MERGE 7067 [(1,0),(0,0)] D [] [7069] [] [] [((0,0),(1,0))]
DISCARD 7068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7069 [(0,0)] HALF_D_PLUS_2 [7067] [] [] [] []
IDLE 7070 [(0,0)] 40 [] [] [] [] []
INJECT_T 7071 [(0,1)] D [] [] [] [] []
MERGE 7072 [(0,1),(0,0)] D [] [7074] [] [] [((0,0),(0,1))]
DISCARD 7073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7074 [(0,0)] HALF_D_PLUS_2 [7072] [] [] [] []
IDLE 7075 [(0,0)] 175 [] [] [] [] []
INJECT_T 7076 [(1,0)] D [] [] [] [] []
MERGE 7077 [(1,0),(0,0)] D [] [7079] [] [] [((0,0),(1,0))]
DISCARD 7078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7079 [(0,0)] HALF_D_PLUS_2 [7077] [] [] [] []
IDLE 7080 [(0,0)] 112 [] [] [] [] []
INJECT_T 7081 [(0,1)] D [] [] [] [] []
MERGE 7082 [(0,1),(0,0)] D [] [7084] [] [] [((0,0),(0,1))]
DISCARD 7083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7084 [(0,0)] HALF_D_PLUS_2 [7082] [] [] [] []
IDLE 7085 [(0,0)] 134 [] [] [] [] []
INJECT_T 7086 [(1,0)] D [] [] [] [] []
MERGE 7087 [(1,0),(0,0)] D [] [7089] [] [] [((0,0),(1,0))]
DISCARD 7088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7089 [(0,0)] HALF_D_PLUS_2 [7087] [] [] [] []
IDLE 7090 [(0,0)] 120 [] [] [] [] []
INJECT_T 7091 [(0,1)] D [] [] [] [] []
MERGE 7092 [(0,1),(0,0)] D [] [7094] [] [] [((0,0),(0,1))]
DISCARD 7093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7094 [(0,0)] HALF_D_PLUS_2 [7092] [] [] [] []
IDLE 7095 [(0,0)] 144 [] [] [] [] []
INJECT_T 7096 [(1,0)] D [] [] [] [] []
MERGE 7097 [(1,0),(0,0)] D [] [7099] [] [] [((0,0),(1,0))]
DISCARD 7098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7099 [(0,0)] HALF_D_PLUS_2 [7097] [] [] [] []
IDLE 7100 [(0,0)] 172 [] [] [] [] []
INJECT_T 7101 [(0,1)] D [] [] [] [] []
MERGE 7102 [(0,1),(0,0)] D [] [7104] [] [] [((0,0),(0,1))]
DISCARD 7103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7104 [(0,0)] HALF_D_PLUS_2 [7102] [] [] [] []
IDLE 7105 [(0,0)] 17 [] [] [] [] []
INJECT_T 7106 [(1,0)] D [] [] [] [] []
MERGE 7107 [(1,0),(0,0)] D [] [7109] [] [] [((0,0),(1,0))]
DISCARD 7108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7109 [(0,0)] HALF_D_PLUS_2 [7107] [] [] [] []
IDLE 7110 [(0,0)] 93 [] [] [] [] []
INJECT_T 7111 [(0,1)] D [] [] [] [] []
MERGE 7112 [(0,1),(0,0)] D [] [7114] [] [] [((0,0),(0,1))]
DISCARD 7113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7114 [(0,0)] HALF_D_PLUS_2 [7112] [] [] [] []
IDLE 7115 [(0,0)] 165 [] [] [] [] []
INJECT_T 7116 [(1,0)] D [] [] [] [] []
MERGE 7117 [(1,0),(0,0)] D [] [7119] [] [] [((0,0),(1,0))]
DISCARD 7118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7119 [(0,0)] HALF_D_PLUS_2 [7117] [] [] [] []
IDLE 7120 [(0,0)] 166 [] [] [] [] []
INJECT_T 7121 [(0,1)] D [] [] [] [] []
MERGE 7122 [(0,1),(0,0)] D [] [7124] [] [] [((0,0),(0,1))]
DISCARD 7123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7124 [(0,0)] HALF_D_PLUS_2 [7122] [] [] [] []
IDLE 7125 [(0,0)] 169 [] [] [] [] []
INJECT_T 7126 [(1,0)] D [] [] [] [] []
MERGE 7127 [(1,0),(0,0)] D [] [7129] [] [] [((0,0),(1,0))]
DISCARD 7128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7129 [(0,0)] HALF_D_PLUS_2 [7127] [] [] [] []
IDLE 7130 [(0,0)] 105 [] [] [] [] []
INJECT_T 7131 [(0,1)] D [] [] [] [] []
MERGE 7132 [(0,1),(0,0)] D [] [7134] [] [] [((0,0),(0,1))]
DISCARD 7133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7134 [(0,0)] HALF_D_PLUS_2 [7132] [] [] [] []
IDLE 7135 [(0,0)] 50 [] [] [] [] []
INJECT_T 7136 [(1,0)] D [] [] [] [] []
MERGE 7137 [(1,0),(0,0)] D [] [7139] [] [] [((0,0),(1,0))]
DISCARD 7138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7139 [(0,0)] HALF_D_PLUS_2 [7137] [] [] [] []
IDLE 7140 [(0,0)] 192 [] [] [] [] []
INJECT_T 7141 [(0,1)] D [] [] [] [] []
MERGE 7142 [(0,1),(0,0)] D [] [7144] [] [] [((0,0),(0,1))]
DISCARD 7143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7144 [(0,0)] HALF_D_PLUS_2 [7142] [] [] [] []
IDLE 7145 [(0,0)] 188 [] [] [] [] []
INJECT_T 7146 [(1,0)] D [] [] [] [] []
MERGE 7147 [(1,0),(0,0)] D [] [7149] [] [] [((0,0),(1,0))]
DISCARD 7148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7149 [(0,0)] HALF_D_PLUS_2 [7147] [] [] [] []
IDLE 7150 [(0,0)] 144 [] [] [] [] []
INJECT_T 7151 [(0,1)] D [] [] [] [] []
MERGE 7152 [(0,1),(0,0)] D [] [7154] [] [] [((0,0),(0,1))]
DISCARD 7153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7154 [(0,0)] HALF_D_PLUS_2 [7152] [] [] [] []
IDLE 7155 [(0,0)] 87 [] [] [] [] []
INJECT_T 7156 [(1,0)] D [] [] [] [] []
MERGE 7157 [(1,0),(0,0)] D [] [7159] [] [] [((0,0),(1,0))]
DISCARD 7158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7159 [(0,0)] HALF_D_PLUS_2 [7157] [] [] [] []
IDLE 7160 [(0,0)] 183 [] [] [] [] []
INJECT_T 7161 [(0,1)] D [] [] [] [] []
MERGE 7162 [(0,1),(0,0)] D [] [7164] [] [] [((0,0),(0,1))]
DISCARD 7163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7164 [(0,0)] HALF_D_PLUS_2 [7162] [] [] [] []
IDLE 7165 [(0,0)] 61 [] [] [] [] []
INJECT_T 7166 [(1,0)] D [] [] [] [] []
MERGE 7167 [(1,0),(0,0)] D [] [7169] [] [] [((0,0),(1,0))]
DISCARD 7168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7169 [(0,0)] HALF_D_PLUS_2 [7167] [] [] [] []
IDLE 7170 [(0,0)] 189 [] [] [] [] []
INJECT_T 7171 [(0,1)] D [] [] [] [] []
MERGE 7172 [(0,1),(0,0)] D [] [7174] [] [] [((0,0),(0,1))]
DISCARD 7173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7174 [(0,0)] HALF_D_PLUS_2 [7172] [] [] [] []
IDLE 7175 [(0,0)] 146 [] [] [] [] []
INJECT_T 7176 [(1,0)] D [] [] [] [] []
MERGE 7177 [(1,0),(0,0)] D [] [7179] [] [] [((0,0),(1,0))]
DISCARD 7178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7179 [(0,0)] HALF_D_PLUS_2 [7177] [] [] [] []
IDLE 7180 [(0,0)] 161 [] [] [] [] []
INJECT_T 7181 [(0,1)] D [] [] [] [] []
MERGE 7182 [(0,1),(0,0)] D [] [7184] [] [] [((0,0),(0,1))]
DISCARD 7183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7184 [(0,0)] HALF_D_PLUS_2 [7182] [] [] [] []
IDLE 7185 [(0,0)] 144 [] [] [] [] []
INJECT_T 7186 [(1,0)] D [] [] [] [] []
MERGE 7187 [(1,0),(0,0)] D [] [7189] [] [] [((0,0),(1,0))]
DISCARD 7188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7189 [(0,0)] HALF_D_PLUS_2 [7187] [] [] [] []
IDLE 7190 [(0,0)] 24 [] [] [] [] []
INJECT_T 7191 [(0,1)] D [] [] [] [] []
MERGE 7192 [(0,1),(0,0)] D [] [7194] [] [] [((0,0),(0,1))]
DISCARD 7193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7194 [(0,0)] HALF_D_PLUS_2 [7192] [] [] [] []
IDLE 7195 [(0,0)] 20 [] [] [] [] []
INJECT_T 7196 [(1,0)] D [] [] [] [] []
MERGE 7197 [(1,0),(0,0)] D [] [7199] [] [] [((0,0),(1,0))]
DISCARD 7198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7199 [(0,0)] HALF_D_PLUS_2 [7197] [] [] [] []
IDLE 7200 [(0,0)] 25 [] [] [] [] []
INJECT_T 7201 [(0,1)] D [] [] [] [] []
MERGE 7202 [(0,1),(0,0)] D [] [7204] [] [] [((0,0),(0,1))]
DISCARD 7203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7204 [(0,0)] HALF_D_PLUS_2 [7202] [] [] [] []
IDLE 7205 [(0,0)] 192 [] [] [] [] []
INJECT_T 7206 [(1,0)] D [] [] [] [] []
MERGE 7207 [(1,0),(0,0)] D [] [7209] [] [] [((0,0),(1,0))]
DISCARD 7208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7209 [(0,0)] HALF_D_PLUS_2 [7207] [] [] [] []
IDLE 7210 [(0,0)] 123 [] [] [] [] []
INJECT_T 7211 [(0,1)] D [] [] [] [] []
MERGE 7212 [(0,1),(0,0)] D [] [7214] [] [] [((0,0),(0,1))]
DISCARD 7213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7214 [(0,0)] HALF_D_PLUS_2 [7212] [] [] [] []
IDLE 7215 [(0,0)] 184 [] [] [] [] []
INJECT_T 7216 [(1,0)] D [] [] [] [] []
MERGE 7217 [(1,0),(0,0)] D [] [7219] [] [] [((0,0),(1,0))]
DISCARD 7218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7219 [(0,0)] HALF_D_PLUS_2 [7217] [] [] [] []
IDLE 7220 [(0,0)] 54 [] [] [] [] []
INJECT_T 7221 [(0,1)] D [] [] [] [] []
MERGE 7222 [(0,1),(0,0)] D [] [7224] [] [] [((0,0),(0,1))]
DISCARD 7223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7224 [(0,0)] HALF_D_PLUS_2 [7222] [] [] [] []
IDLE 7225 [(0,0)] 106 [] [] [] [] []
INJECT_T 7226 [(1,0)] D [] [] [] [] []
MERGE 7227 [(1,0),(0,0)] D [] [7229] [] [] [((0,0),(1,0))]
DISCARD 7228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7229 [(0,0)] HALF_D_PLUS_2 [7227] [] [] [] []
IDLE 7230 [(0,0)] 77 [] [] [] [] []
INJECT_T 7231 [(0,1)] D [] [] [] [] []
MERGE 7232 [(0,1),(0,0)] D [] [7234] [] [] [((0,0),(0,1))]
DISCARD 7233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7234 [(0,0)] HALF_D_PLUS_2 [7232] [] [] [] []
IDLE 7235 [(0,0)] 145 [] [] [] [] []
INJECT_T 7236 [(1,0)] D [] [] [] [] []
MERGE 7237 [(1,0),(0,0)] D [] [7239] [] [] [((0,0),(1,0))]
DISCARD 7238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7239 [(0,0)] HALF_D_PLUS_2 [7237] [] [] [] []
IDLE 7240 [(0,0)] 34 [] [] [] [] []
INJECT_T 7241 [(0,1)] D [] [] [] [] []
MERGE 7242 [(0,1),(0,0)] D [] [7244] [] [] [((0,0),(0,1))]
DISCARD 7243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7244 [(0,0)] HALF_D_PLUS_2 [7242] [] [] [] []
IDLE 7245 [(0,0)] 157 [] [] [] [] []
INJECT_T 7246 [(1,0)] D [] [] [] [] []
MERGE 7247 [(1,0),(0,0)] D [] [7249] [] [] [((0,0),(1,0))]
DISCARD 7248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7249 [(0,0)] HALF_D_PLUS_2 [7247] [] [] [] []
IDLE 7250 [(0,0)] 153 [] [] [] [] []
INJECT_T 7251 [(0,1)] D [] [] [] [] []
MERGE 7252 [(0,1),(0,0)] D [] [7254] [] [] [((0,0),(0,1))]
DISCARD 7253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7254 [(0,0)] HALF_D_PLUS_2 [7252] [] [] [] []
IDLE 7255 [(0,0)] 133 [] [] [] [] []
INJECT_T 7256 [(1,0)] D [] [] [] [] []
MERGE 7257 [(1,0),(0,0)] D [] [7259] [] [] [((0,0),(1,0))]
DISCARD 7258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7259 [(0,0)] HALF_D_PLUS_2 [7257] [] [] [] []
IDLE 7260 [(0,0)] 171 [] [] [] [] []
INJECT_T 7261 [(0,1)] D [] [] [] [] []
MERGE 7262 [(0,1),(0,0)] D [] [7264] [] [] [((0,0),(0,1))]
DISCARD 7263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7264 [(0,0)] HALF_D_PLUS_2 [7262] [] [] [] []
IDLE 7265 [(0,0)] 200 [] [] [] [] []
INJECT_T 7266 [(1,0)] D [] [] [] [] []
MERGE 7267 [(1,0),(0,0)] D [] [7269] [] [] [((0,0),(1,0))]
DISCARD 7268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7269 [(0,0)] HALF_D_PLUS_2 [7267] [] [] [] []
IDLE 7270 [(0,0)] 26 [] [] [] [] []
INJECT_T 7271 [(0,1)] D [] [] [] [] []
MERGE 7272 [(0,1),(0,0)] D [] [7274] [] [] [((0,0),(0,1))]
DISCARD 7273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7274 [(0,0)] HALF_D_PLUS_2 [7272] [] [] [] []
IDLE 7275 [(0,0)] 167 [] [] [] [] []
INJECT_T 7276 [(1,0)] D [] [] [] [] []
MERGE 7277 [(1,0),(0,0)] D [] [7279] [] [] [((0,0),(1,0))]
DISCARD 7278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7279 [(0,0)] HALF_D_PLUS_2 [7277] [] [] [] []
IDLE 7280 [(0,0)] 103 [] [] [] [] []
INJECT_T 7281 [(0,1)] D [] [] [] [] []
MERGE 7282 [(0,1),(0,0)] D [] [7284] [] [] [((0,0),(0,1))]
DISCARD 7283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7284 [(0,0)] HALF_D_PLUS_2 [7282] [] [] [] []
IDLE 7285 [(0,0)] 168 [] [] [] [] []
INJECT_T 7286 [(1,0)] D [] [] [] [] []
MERGE 7287 [(1,0),(0,0)] D [] [7289] [] [] [((0,0),(1,0))]
DISCARD 7288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7289 [(0,0)] HALF_D_PLUS_2 [7287] [] [] [] []
IDLE 7290 [(0,0)] 79 [] [] [] [] []
INJECT_T 7291 [(0,1)] D [] [] [] [] []
MERGE 7292 [(0,1),(0,0)] D [] [7294] [] [] [((0,0),(0,1))]
DISCARD 7293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7294 [(0,0)] HALF_D_PLUS_2 [7292] [] [] [] []
IDLE 7295 [(0,0)] 13 [] [] [] [] []
INJECT_T 7296 [(1,0)] D [] [] [] [] []
MERGE 7297 [(1,0),(0,0)] D [] [7299] [] [] [((0,0),(1,0))]
DISCARD 7298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7299 [(0,0)] HALF_D_PLUS_2 [7297] [] [] [] []
IDLE 7300 [(0,0)] 158 [] [] [] [] []
INJECT_T 7301 [(0,1)] D [] [] [] [] []
MERGE 7302 [(0,1),(0,0)] D [] [7304] [] [] [((0,0),(0,1))]
DISCARD 7303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7304 [(0,0)] HALF_D_PLUS_2 [7302] [] [] [] []
IDLE 7305 [(0,0)] 29 [] [] [] [] []
INJECT_T 7306 [(1,0)] D [] [] [] [] []
MERGE 7307 [(1,0),(0,0)] D [] [7309] [] [] [((0,0),(1,0))]
DISCARD 7308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7309 [(0,0)] HALF_D_PLUS_2 [7307] [] [] [] []
IDLE 7310 [(0,0)] 93 [] [] [] [] []
INJECT_T 7311 [(0,1)] D [] [] [] [] []
MERGE 7312 [(0,1),(0,0)] D [] [7314] [] [] [((0,0),(0,1))]
DISCARD 7313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7314 [(0,0)] HALF_D_PLUS_2 [7312] [] [] [] []
IDLE 7315 [(0,0)] 143 [] [] [] [] []
INJECT_T 7316 [(1,0)] D [] [] [] [] []
MERGE 7317 [(1,0),(0,0)] D [] [7319] [] [] [((0,0),(1,0))]
DISCARD 7318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7319 [(0,0)] HALF_D_PLUS_2 [7317] [] [] [] []
IDLE 7320 [(0,0)] 146 [] [] [] [] []
INJECT_T 7321 [(0,1)] D [] [] [] [] []
MERGE 7322 [(0,1),(0,0)] D [] [7324] [] [] [((0,0),(0,1))]
DISCARD 7323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7324 [(0,0)] HALF_D_PLUS_2 [7322] [] [] [] []
IDLE 7325 [(0,0)] 9 [] [] [] [] []
INJECT_T 7326 [(1,0)] D [] [] [] [] []
MERGE 7327 [(1,0),(0,0)] D [] [7329] [] [] [((0,0),(1,0))]
DISCARD 7328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7329 [(0,0)] HALF_D_PLUS_2 [7327] [] [] [] []
IDLE 7330 [(0,0)] 113 [] [] [] [] []
INJECT_T 7331 [(0,1)] D [] [] [] [] []
MERGE 7332 [(0,1),(0,0)] D [] [7334] [] [] [((0,0),(0,1))]
DISCARD 7333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7334 [(0,0)] HALF_D_PLUS_2 [7332] [] [] [] []
IDLE 7335 [(0,0)] 17 [] [] [] [] []
INJECT_T 7336 [(1,0)] D [] [] [] [] []
MERGE 7337 [(1,0),(0,0)] D [] [7339] [] [] [((0,0),(1,0))]
DISCARD 7338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7339 [(0,0)] HALF_D_PLUS_2 [7337] [] [] [] []
IDLE 7340 [(0,0)] 196 [] [] [] [] []
INJECT_T 7341 [(0,1)] D [] [] [] [] []
MERGE 7342 [(0,1),(0,0)] D [] [7344] [] [] [((0,0),(0,1))]
DISCARD 7343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7344 [(0,0)] HALF_D_PLUS_2 [7342] [] [] [] []
IDLE 7345 [(0,0)] 103 [] [] [] [] []
INJECT_T 7346 [(1,0)] D [] [] [] [] []
MERGE 7347 [(1,0),(0,0)] D [] [7349] [] [] [((0,0),(1,0))]
DISCARD 7348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7349 [(0,0)] HALF_D_PLUS_2 [7347] [] [] [] []
IDLE 7350 [(0,0)] 84 [] [] [] [] []
INJECT_T 7351 [(0,1)] D [] [] [] [] []
MERGE 7352 [(0,1),(0,0)] D [] [7354] [] [] [((0,0),(0,1))]
DISCARD 7353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7354 [(0,0)] HALF_D_PLUS_2 [7352] [] [] [] []
IDLE 7355 [(0,0)] 80 [] [] [] [] []
INJECT_T 7356 [(1,0)] D [] [] [] [] []
MERGE 7357 [(1,0),(0,0)] D [] [7359] [] [] [((0,0),(1,0))]
DISCARD 7358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7359 [(0,0)] HALF_D_PLUS_2 [7357] [] [] [] []
IDLE 7360 [(0,0)] 198 [] [] [] [] []
INJECT_T 7361 [(0,1)] D [] [] [] [] []
MERGE 7362 [(0,1),(0,0)] D [] [7364] [] [] [((0,0),(0,1))]
DISCARD 7363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7364 [(0,0)] HALF_D_PLUS_2 [7362] [] [] [] []
IDLE 7365 [(0,0)] 148 [] [] [] [] []
INJECT_T 7366 [(1,0)] D [] [] [] [] []
MERGE 7367 [(1,0),(0,0)] D [] [7369] [] [] [((0,0),(1,0))]
DISCARD 7368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7369 [(0,0)] HALF_D_PLUS_2 [7367] [] [] [] []
IDLE 7370 [(0,0)] 83 [] [] [] [] []
INJECT_T 7371 [(0,1)] D [] [] [] [] []
MERGE 7372 [(0,1),(0,0)] D [] [7374] [] [] [((0,0),(0,1))]
DISCARD 7373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7374 [(0,0)] HALF_D_PLUS_2 [7372] [] [] [] []
IDLE 7375 [(0,0)] 146 [] [] [] [] []
INJECT_T 7376 [(1,0)] D [] [] [] [] []
MERGE 7377 [(1,0),(0,0)] D [] [7379] [] [] [((0,0),(1,0))]
DISCARD 7378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7379 [(0,0)] HALF_D_PLUS_2 [7377] [] [] [] []
IDLE 7380 [(0,0)] 36 [] [] [] [] []
INJECT_T 7381 [(0,1)] D [] [] [] [] []
MERGE 7382 [(0,1),(0,0)] D [] [7384] [] [] [((0,0),(0,1))]
DISCARD 7383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7384 [(0,0)] HALF_D_PLUS_2 [7382] [] [] [] []
IDLE 7385 [(0,0)] 80 [] [] [] [] []
INJECT_T 7386 [(1,0)] D [] [] [] [] []
MERGE 7387 [(1,0),(0,0)] D [] [7389] [] [] [((0,0),(1,0))]
DISCARD 7388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7389 [(0,0)] HALF_D_PLUS_2 [7387] [] [] [] []
IDLE 7390 [(0,0)] 157 [] [] [] [] []
INJECT_T 7391 [(0,1)] D [] [] [] [] []
MERGE 7392 [(0,1),(0,0)] D [] [7394] [] [] [((0,0),(0,1))]
DISCARD 7393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7394 [(0,0)] HALF_D_PLUS_2 [7392] [] [] [] []
IDLE 7395 [(0,0)] 162 [] [] [] [] []
INJECT_T 7396 [(1,0)] D [] [] [] [] []
MERGE 7397 [(1,0),(0,0)] D [] [7399] [] [] [((0,0),(1,0))]
DISCARD 7398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7399 [(0,0)] HALF_D_PLUS_2 [7397] [] [] [] []
IDLE 7400 [(0,0)] 54 [] [] [] [] []
INJECT_T 7401 [(0,1)] D [] [] [] [] []
MERGE 7402 [(0,1),(0,0)] D [] [7404] [] [] [((0,0),(0,1))]
DISCARD 7403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7404 [(0,0)] HALF_D_PLUS_2 [7402] [] [] [] []
IDLE 7405 [(0,0)] 99 [] [] [] [] []
INJECT_T 7406 [(1,0)] D [] [] [] [] []
MERGE 7407 [(1,0),(0,0)] D [] [7409] [] [] [((0,0),(1,0))]
DISCARD 7408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7409 [(0,0)] HALF_D_PLUS_2 [7407] [] [] [] []
IDLE 7410 [(0,0)] 113 [] [] [] [] []
INJECT_T 7411 [(0,1)] D [] [] [] [] []
MERGE 7412 [(0,1),(0,0)] D [] [7414] [] [] [((0,0),(0,1))]
DISCARD 7413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7414 [(0,0)] HALF_D_PLUS_2 [7412] [] [] [] []
IDLE 7415 [(0,0)] 172 [] [] [] [] []
INJECT_T 7416 [(1,0)] D [] [] [] [] []
MERGE 7417 [(1,0),(0,0)] D [] [7419] [] [] [((0,0),(1,0))]
DISCARD 7418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7419 [(0,0)] HALF_D_PLUS_2 [7417] [] [] [] []
IDLE 7420 [(0,0)] 129 [] [] [] [] []
INJECT_T 7421 [(0,1)] D [] [] [] [] []
MERGE 7422 [(0,1),(0,0)] D [] [7424] [] [] [((0,0),(0,1))]
DISCARD 7423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7424 [(0,0)] HALF_D_PLUS_2 [7422] [] [] [] []
IDLE 7425 [(0,0)] 104 [] [] [] [] []
INJECT_T 7426 [(1,0)] D [] [] [] [] []
MERGE 7427 [(1,0),(0,0)] D [] [7429] [] [] [((0,0),(1,0))]
DISCARD 7428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7429 [(0,0)] HALF_D_PLUS_2 [7427] [] [] [] []
IDLE 7430 [(0,0)] 40 [] [] [] [] []
INJECT_T 7431 [(0,1)] D [] [] [] [] []
MERGE 7432 [(0,1),(0,0)] D [] [7434] [] [] [((0,0),(0,1))]
DISCARD 7433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7434 [(0,0)] HALF_D_PLUS_2 [7432] [] [] [] []
IDLE 7435 [(0,0)] 99 [] [] [] [] []
INJECT_T 7436 [(1,0)] D [] [] [] [] []
MERGE 7437 [(1,0),(0,0)] D [] [7439] [] [] [((0,0),(1,0))]
DISCARD 7438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7439 [(0,0)] HALF_D_PLUS_2 [7437] [] [] [] []
IDLE 7440 [(0,0)] 6 [] [] [] [] []
INJECT_T 7441 [(0,1)] D [] [] [] [] []
MERGE 7442 [(0,1),(0,0)] D [] [7444] [] [] [((0,0),(0,1))]
DISCARD 7443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7444 [(0,0)] HALF_D_PLUS_2 [7442] [] [] [] []
IDLE 7445 [(0,0)] 130 [] [] [] [] []
INJECT_T 7446 [(1,0)] D [] [] [] [] []
MERGE 7447 [(1,0),(0,0)] D [] [7449] [] [] [((0,0),(1,0))]
DISCARD 7448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7449 [(0,0)] HALF_D_PLUS_2 [7447] [] [] [] []
IDLE 7450 [(0,0)] 198 [] [] [] [] []
INJECT_T 7451 [(0,1)] D [] [] [] [] []
MERGE 7452 [(0,1),(0,0)] D [] [7454] [] [] [((0,0),(0,1))]
DISCARD 7453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7454 [(0,0)] HALF_D_PLUS_2 [7452] [] [] [] []
IDLE 7455 [(0,0)] 119 [] [] [] [] []
INJECT_T 7456 [(1,0)] D [] [] [] [] []
MERGE 7457 [(1,0),(0,0)] D [] [7459] [] [] [((0,0),(1,0))]
DISCARD 7458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7459 [(0,0)] HALF_D_PLUS_2 [7457] [] [] [] []
IDLE 7460 [(0,0)] 164 [] [] [] [] []
INJECT_T 7461 [(0,1)] D [] [] [] [] []
MERGE 7462 [(0,1),(0,0)] D [] [7464] [] [] [((0,0),(0,1))]
DISCARD 7463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7464 [(0,0)] HALF_D_PLUS_2 [7462] [] [] [] []
IDLE 7465 [(0,0)] 79 [] [] [] [] []
INJECT_T 7466 [(1,0)] D [] [] [] [] []
MERGE 7467 [(1,0),(0,0)] D [] [7469] [] [] [((0,0),(1,0))]
DISCARD 7468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7469 [(0,0)] HALF_D_PLUS_2 [7467] [] [] [] []
IDLE 7470 [(0,0)] 24 [] [] [] [] []
INJECT_T 7471 [(0,1)] D [] [] [] [] []
MERGE 7472 [(0,1),(0,0)] D [] [7474] [] [] [((0,0),(0,1))]
DISCARD 7473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7474 [(0,0)] HALF_D_PLUS_2 [7472] [] [] [] []
IDLE 7475 [(0,0)] 77 [] [] [] [] []
INJECT_T 7476 [(1,0)] D [] [] [] [] []
MERGE 7477 [(1,0),(0,0)] D [] [7479] [] [] [((0,0),(1,0))]
DISCARD 7478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7479 [(0,0)] HALF_D_PLUS_2 [7477] [] [] [] []
IDLE 7480 [(0,0)] 170 [] [] [] [] []
INJECT_T 7481 [(0,1)] D [] [] [] [] []
MERGE 7482 [(0,1),(0,0)] D [] [7484] [] [] [((0,0),(0,1))]
DISCARD 7483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7484 [(0,0)] HALF_D_PLUS_2 [7482] [] [] [] []
IDLE 7485 [(0,0)] 127 [] [] [] [] []
INJECT_T 7486 [(1,0)] D [] [] [] [] []
MERGE 7487 [(1,0),(0,0)] D [] [7489] [] [] [((0,0),(1,0))]
DISCARD 7488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7489 [(0,0)] HALF_D_PLUS_2 [7487] [] [] [] []
IDLE 7490 [(0,0)] 51 [] [] [] [] []
INJECT_T 7491 [(0,1)] D [] [] [] [] []
MERGE 7492 [(0,1),(0,0)] D [] [7494] [] [] [((0,0),(0,1))]
DISCARD 7493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7494 [(0,0)] HALF_D_PLUS_2 [7492] [] [] [] []
IDLE 7495 [(0,0)] 154 [] [] [] [] []
INJECT_T 7496 [(1,0)] D [] [] [] [] []
MERGE 7497 [(1,0),(0,0)] D [] [7499] [] [] [((0,0),(1,0))]
DISCARD 7498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7499 [(0,0)] HALF_D_PLUS_2 [7497] [] [] [] []
IDLE 7500 [(0,0)] 49 [] [] [] [] []
INJECT_T 7501 [(0,1)] D [] [] [] [] []
MERGE 7502 [(0,1),(0,0)] D [] [7504] [] [] [((0,0),(0,1))]
DISCARD 7503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7504 [(0,0)] HALF_D_PLUS_2 [7502] [] [] [] []
IDLE 7505 [(0,0)] 50 [] [] [] [] []
INJECT_T 7506 [(1,0)] D [] [] [] [] []
MERGE 7507 [(1,0),(0,0)] D [] [7509] [] [] [((0,0),(1,0))]
DISCARD 7508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7509 [(0,0)] HALF_D_PLUS_2 [7507] [] [] [] []
IDLE 7510 [(0,0)] 155 [] [] [] [] []
INJECT_T 7511 [(0,1)] D [] [] [] [] []
MERGE 7512 [(0,1),(0,0)] D [] [7514] [] [] [((0,0),(0,1))]
DISCARD 7513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7514 [(0,0)] HALF_D_PLUS_2 [7512] [] [] [] []
IDLE 7515 [(0,0)] 61 [] [] [] [] []
INJECT_T 7516 [(1,0)] D [] [] [] [] []
MERGE 7517 [(1,0),(0,0)] D [] [7519] [] [] [((0,0),(1,0))]
DISCARD 7518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7519 [(0,0)] HALF_D_PLUS_2 [7517] [] [] [] []
IDLE 7520 [(0,0)] 152 [] [] [] [] []
INJECT_T 7521 [(0,1)] D [] [] [] [] []
MERGE 7522 [(0,1),(0,0)] D [] [7524] [] [] [((0,0),(0,1))]
DISCARD 7523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7524 [(0,0)] HALF_D_PLUS_2 [7522] [] [] [] []
IDLE 7525 [(0,0)] 200 [] [] [] [] []
INJECT_T 7526 [(1,0)] D [] [] [] [] []
MERGE 7527 [(1,0),(0,0)] D [] [7529] [] [] [((0,0),(1,0))]
DISCARD 7528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7529 [(0,0)] HALF_D_PLUS_2 [7527] [] [] [] []
IDLE 7530 [(0,0)] 170 [] [] [] [] []
INJECT_T 7531 [(0,1)] D [] [] [] [] []
MERGE 7532 [(0,1),(0,0)] D [] [7534] [] [] [((0,0),(0,1))]
DISCARD 7533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7534 [(0,0)] HALF_D_PLUS_2 [7532] [] [] [] []
IDLE 7535 [(0,0)] 161 [] [] [] [] []
INJECT_T 7536 [(1,0)] D [] [] [] [] []
MERGE 7537 [(1,0),(0,0)] D [] [7539] [] [] [((0,0),(1,0))]
DISCARD 7538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7539 [(0,0)] HALF_D_PLUS_2 [7537] [] [] [] []
IDLE 7540 [(0,0)] 27 [] [] [] [] []
INJECT_T 7541 [(0,1)] D [] [] [] [] []
MERGE 7542 [(0,1),(0,0)] D [] [7544] [] [] [((0,0),(0,1))]
DISCARD 7543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7544 [(0,0)] HALF_D_PLUS_2 [7542] [] [] [] []
IDLE 7545 [(0,0)] 107 [] [] [] [] []
INJECT_T 7546 [(1,0)] D [] [] [] [] []
MERGE 7547 [(1,0),(0,0)] D [] [7549] [] [] [((0,0),(1,0))]
DISCARD 7548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7549 [(0,0)] HALF_D_PLUS_2 [7547] [] [] [] []
IDLE 7550 [(0,0)] 150 [] [] [] [] []
INJECT_T 7551 [(0,1)] D [] [] [] [] []
MERGE 7552 [(0,1),(0,0)] D [] [7554] [] [] [((0,0),(0,1))]
DISCARD 7553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7554 [(0,0)] HALF_D_PLUS_2 [7552] [] [] [] []
IDLE 7555 [(0,0)] 177 [] [] [] [] []
INJECT_T 7556 [(1,0)] D [] [] [] [] []
MERGE 7557 [(1,0),(0,0)] D [] [7559] [] [] [((0,0),(1,0))]
DISCARD 7558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7559 [(0,0)] HALF_D_PLUS_2 [7557] [] [] [] []
IDLE 7560 [(0,0)] 94 [] [] [] [] []
INJECT_T 7561 [(0,1)] D [] [] [] [] []
MERGE 7562 [(0,1),(0,0)] D [] [7564] [] [] [((0,0),(0,1))]
DISCARD 7563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7564 [(0,0)] HALF_D_PLUS_2 [7562] [] [] [] []
IDLE 7565 [(0,0)] 43 [] [] [] [] []
INJECT_T 7566 [(1,0)] D [] [] [] [] []
MERGE 7567 [(1,0),(0,0)] D [] [7569] [] [] [((0,0),(1,0))]
DISCARD 7568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7569 [(0,0)] HALF_D_PLUS_2 [7567] [] [] [] []
IDLE 7570 [(0,0)] 65 [] [] [] [] []
INJECT_T 7571 [(0,1)] D [] [] [] [] []
MERGE 7572 [(0,1),(0,0)] D [] [7574] [] [] [((0,0),(0,1))]
DISCARD 7573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7574 [(0,0)] HALF_D_PLUS_2 [7572] [] [] [] []
IDLE 7575 [(0,0)] 86 [] [] [] [] []
INJECT_T 7576 [(1,0)] D [] [] [] [] []
MERGE 7577 [(1,0),(0,0)] D [] [7579] [] [] [((0,0),(1,0))]
DISCARD 7578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7579 [(0,0)] HALF_D_PLUS_2 [7577] [] [] [] []
IDLE 7580 [(0,0)] 147 [] [] [] [] []
INJECT_T 7581 [(0,1)] D [] [] [] [] []
MERGE 7582 [(0,1),(0,0)] D [] [7584] [] [] [((0,0),(0,1))]
DISCARD 7583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7584 [(0,0)] HALF_D_PLUS_2 [7582] [] [] [] []
IDLE 7585 [(0,0)] 31 [] [] [] [] []
INJECT_T 7586 [(1,0)] D [] [] [] [] []
MERGE 7587 [(1,0),(0,0)] D [] [7589] [] [] [((0,0),(1,0))]
DISCARD 7588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7589 [(0,0)] HALF_D_PLUS_2 [7587] [] [] [] []
IDLE 7590 [(0,0)] 169 [] [] [] [] []
INJECT_T 7591 [(0,1)] D [] [] [] [] []
MERGE 7592 [(0,1),(0,0)] D [] [7594] [] [] [((0,0),(0,1))]
DISCARD 7593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7594 [(0,0)] HALF_D_PLUS_2 [7592] [] [] [] []
IDLE 7595 [(0,0)] 196 [] [] [] [] []
INJECT_T 7596 [(1,0)] D [] [] [] [] []
MERGE 7597 [(1,0),(0,0)] D [] [7599] [] [] [((0,0),(1,0))]
DISCARD 7598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7599 [(0,0)] HALF_D_PLUS_2 [7597] [] [] [] []
IDLE 7600 [(0,0)] 64 [] [] [] [] []
INJECT_T 7601 [(0,1)] D [] [] [] [] []
MERGE 7602 [(0,1),(0,0)] D [] [7604] [] [] [((0,0),(0,1))]
DISCARD 7603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7604 [(0,0)] HALF_D_PLUS_2 [7602] [] [] [] []
IDLE 7605 [(0,0)] 180 [] [] [] [] []
INJECT_T 7606 [(1,0)] D [] [] [] [] []
MERGE 7607 [(1,0),(0,0)] D [] [7609] [] [] [((0,0),(1,0))]
DISCARD 7608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7609 [(0,0)] HALF_D_PLUS_2 [7607] [] [] [] []
IDLE 7610 [(0,0)] 31 [] [] [] [] []
INJECT_T 7611 [(0,1)] D [] [] [] [] []
MERGE 7612 [(0,1),(0,0)] D [] [7614] [] [] [((0,0),(0,1))]
DISCARD 7613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7614 [(0,0)] HALF_D_PLUS_2 [7612] [] [] [] []
IDLE 7615 [(0,0)] 37 [] [] [] [] []
INJECT_T 7616 [(1,0)] D [] [] [] [] []
MERGE 7617 [(1,0),(0,0)] D [] [7619] [] [] [((0,0),(1,0))]
DISCARD 7618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7619 [(0,0)] HALF_D_PLUS_2 [7617] [] [] [] []
IDLE 7620 [(0,0)] 199 [] [] [] [] []
INJECT_T 7621 [(0,1)] D [] [] [] [] []
MERGE 7622 [(0,1),(0,0)] D [] [7624] [] [] [((0,0),(0,1))]
DISCARD 7623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7624 [(0,0)] HALF_D_PLUS_2 [7622] [] [] [] []
IDLE 7625 [(0,0)] 118 [] [] [] [] []
INJECT_T 7626 [(1,0)] D [] [] [] [] []
MERGE 7627 [(1,0),(0,0)] D [] [7629] [] [] [((0,0),(1,0))]
DISCARD 7628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7629 [(0,0)] HALF_D_PLUS_2 [7627] [] [] [] []
IDLE 7630 [(0,0)] 184 [] [] [] [] []
INJECT_T 7631 [(0,1)] D [] [] [] [] []
MERGE 7632 [(0,1),(0,0)] D [] [7634] [] [] [((0,0),(0,1))]
DISCARD 7633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7634 [(0,0)] HALF_D_PLUS_2 [7632] [] [] [] []
IDLE 7635 [(0,0)] 99 [] [] [] [] []
INJECT_T 7636 [(1,0)] D [] [] [] [] []
MERGE 7637 [(1,0),(0,0)] D [] [7639] [] [] [((0,0),(1,0))]
DISCARD 7638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7639 [(0,0)] HALF_D_PLUS_2 [7637] [] [] [] []
IDLE 7640 [(0,0)] 58 [] [] [] [] []
INJECT_T 7641 [(0,1)] D [] [] [] [] []
MERGE 7642 [(0,1),(0,0)] D [] [7644] [] [] [((0,0),(0,1))]
DISCARD 7643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7644 [(0,0)] HALF_D_PLUS_2 [7642] [] [] [] []
IDLE 7645 [(0,0)] 50 [] [] [] [] []
INJECT_T 7646 [(1,0)] D [] [] [] [] []
MERGE 7647 [(1,0),(0,0)] D [] [7649] [] [] [((0,0),(1,0))]
DISCARD 7648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7649 [(0,0)] HALF_D_PLUS_2 [7647] [] [] [] []
IDLE 7650 [(0,0)] 163 [] [] [] [] []
INJECT_T 7651 [(0,1)] D [] [] [] [] []
MERGE 7652 [(0,1),(0,0)] D [] [7654] [] [] [((0,0),(0,1))]
DISCARD 7653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7654 [(0,0)] HALF_D_PLUS_2 [7652] [] [] [] []
IDLE 7655 [(0,0)] 18 [] [] [] [] []
INJECT_T 7656 [(1,0)] D [] [] [] [] []
MERGE 7657 [(1,0),(0,0)] D [] [7659] [] [] [((0,0),(1,0))]
DISCARD 7658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7659 [(0,0)] HALF_D_PLUS_2 [7657] [] [] [] []
IDLE 7660 [(0,0)] 18 [] [] [] [] []
INJECT_T 7661 [(0,1)] D [] [] [] [] []
MERGE 7662 [(0,1),(0,0)] D [] [7664] [] [] [((0,0),(0,1))]
DISCARD 7663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7664 [(0,0)] HALF_D_PLUS_2 [7662] [] [] [] []
IDLE 7665 [(0,0)] 123 [] [] [] [] []
INJECT_T 7666 [(1,0)] D [] [] [] [] []
MERGE 7667 [(1,0),(0,0)] D [] [7669] [] [] [((0,0),(1,0))]
DISCARD 7668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7669 [(0,0)] HALF_D_PLUS_2 [7667] [] [] [] []
IDLE 7670 [(0,0)] 183 [] [] [] [] []
INJECT_T 7671 [(0,1)] D [] [] [] [] []
MERGE 7672 [(0,1),(0,0)] D [] [7674] [] [] [((0,0),(0,1))]
DISCARD 7673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7674 [(0,0)] HALF_D_PLUS_2 [7672] [] [] [] []
IDLE 7675 [(0,0)] 47 [] [] [] [] []
INJECT_T 7676 [(1,0)] D [] [] [] [] []
MERGE 7677 [(1,0),(0,0)] D [] [7679] [] [] [((0,0),(1,0))]
DISCARD 7678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7679 [(0,0)] HALF_D_PLUS_2 [7677] [] [] [] []
IDLE 7680 [(0,0)] 155 [] [] [] [] []
INJECT_T 7681 [(0,1)] D [] [] [] [] []
MERGE 7682 [(0,1),(0,0)] D [] [7684] [] [] [((0,0),(0,1))]
DISCARD 7683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7684 [(0,0)] HALF_D_PLUS_2 [7682] [] [] [] []
IDLE 7685 [(0,0)] 137 [] [] [] [] []
INJECT_T 7686 [(1,0)] D [] [] [] [] []
MERGE 7687 [(1,0),(0,0)] D [] [7689] [] [] [((0,0),(1,0))]
DISCARD 7688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7689 [(0,0)] HALF_D_PLUS_2 [7687] [] [] [] []
IDLE 7690 [(0,0)] 39 [] [] [] [] []
INJECT_T 7691 [(0,1)] D [] [] [] [] []
MERGE 7692 [(0,1),(0,0)] D [] [7694] [] [] [((0,0),(0,1))]
DISCARD 7693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7694 [(0,0)] HALF_D_PLUS_2 [7692] [] [] [] []
IDLE 7695 [(0,0)] 140 [] [] [] [] []
INJECT_T 7696 [(1,0)] D [] [] [] [] []
MERGE 7697 [(1,0),(0,0)] D [] [7699] [] [] [((0,0),(1,0))]
DISCARD 7698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7699 [(0,0)] HALF_D_PLUS_2 [7697] [] [] [] []
IDLE 7700 [(0,0)] 59 [] [] [] [] []
INJECT_T 7701 [(0,1)] D [] [] [] [] []
MERGE 7702 [(0,1),(0,0)] D [] [7704] [] [] [((0,0),(0,1))]
DISCARD 7703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7704 [(0,0)] HALF_D_PLUS_2 [7702] [] [] [] []
IDLE 7705 [(0,0)] 103 [] [] [] [] []
INJECT_T 7706 [(1,0)] D [] [] [] [] []
MERGE 7707 [(1,0),(0,0)] D [] [7709] [] [] [((0,0),(1,0))]
DISCARD 7708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7709 [(0,0)] HALF_D_PLUS_2 [7707] [] [] [] []
IDLE 7710 [(0,0)] 119 [] [] [] [] []
INJECT_T 7711 [(0,1)] D [] [] [] [] []
MERGE 7712 [(0,1),(0,0)] D [] [7714] [] [] [((0,0),(0,1))]
DISCARD 7713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7714 [(0,0)] HALF_D_PLUS_2 [7712] [] [] [] []
IDLE 7715 [(0,0)] 35 [] [] [] [] []
INJECT_T 7716 [(1,0)] D [] [] [] [] []
MERGE 7717 [(1,0),(0,0)] D [] [7719] [] [] [((0,0),(1,0))]
DISCARD 7718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7719 [(0,0)] HALF_D_PLUS_2 [7717] [] [] [] []
IDLE 7720 [(0,0)] 71 [] [] [] [] []
INJECT_T 7721 [(0,1)] D [] [] [] [] []
MERGE 7722 [(0,1),(0,0)] D [] [7724] [] [] [((0,0),(0,1))]
DISCARD 7723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7724 [(0,0)] HALF_D_PLUS_2 [7722] [] [] [] []
IDLE 7725 [(0,0)] 141 [] [] [] [] []
INJECT_T 7726 [(1,0)] D [] [] [] [] []
MERGE 7727 [(1,0),(0,0)] D [] [7729] [] [] [((0,0),(1,0))]
DISCARD 7728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7729 [(0,0)] HALF_D_PLUS_2 [7727] [] [] [] []
IDLE 7730 [(0,0)] 147 [] [] [] [] []
INJECT_T 7731 [(0,1)] D [] [] [] [] []
MERGE 7732 [(0,1),(0,0)] D [] [7734] [] [] [((0,0),(0,1))]
DISCARD 7733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7734 [(0,0)] HALF_D_PLUS_2 [7732] [] [] [] []
IDLE 7735 [(0,0)] 39 [] [] [] [] []
INJECT_T 7736 [(1,0)] D [] [] [] [] []
MERGE 7737 [(1,0),(0,0)] D [] [7739] [] [] [((0,0),(1,0))]
DISCARD 7738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7739 [(0,0)] HALF_D_PLUS_2 [7737] [] [] [] []
IDLE 7740 [(0,0)] 119 [] [] [] [] []
INJECT_T 7741 [(0,1)] D [] [] [] [] []
MERGE 7742 [(0,1),(0,0)] D [] [7744] [] [] [((0,0),(0,1))]
DISCARD 7743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7744 [(0,0)] HALF_D_PLUS_2 [7742] [] [] [] []
IDLE 7745 [(0,0)] 23 [] [] [] [] []
INJECT_T 7746 [(1,0)] D [] [] [] [] []
MERGE 7747 [(1,0),(0,0)] D [] [7749] [] [] [((0,0),(1,0))]
DISCARD 7748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7749 [(0,0)] HALF_D_PLUS_2 [7747] [] [] [] []
IDLE 7750 [(0,0)] 41 [] [] [] [] []
INJECT_T 7751 [(0,1)] D [] [] [] [] []
MERGE 7752 [(0,1),(0,0)] D [] [7754] [] [] [((0,0),(0,1))]
DISCARD 7753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7754 [(0,0)] HALF_D_PLUS_2 [7752] [] [] [] []
IDLE 7755 [(0,0)] 186 [] [] [] [] []
INJECT_T 7756 [(1,0)] D [] [] [] [] []
MERGE 7757 [(1,0),(0,0)] D [] [7759] [] [] [((0,0),(1,0))]
DISCARD 7758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7759 [(0,0)] HALF_D_PLUS_2 [7757] [] [] [] []
IDLE 7760 [(0,0)] 122 [] [] [] [] []
INJECT_T 7761 [(0,1)] D [] [] [] [] []
MERGE 7762 [(0,1),(0,0)] D [] [7764] [] [] [((0,0),(0,1))]
DISCARD 7763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7764 [(0,0)] HALF_D_PLUS_2 [7762] [] [] [] []
IDLE 7765 [(0,0)] 186 [] [] [] [] []
INJECT_T 7766 [(1,0)] D [] [] [] [] []
MERGE 7767 [(1,0),(0,0)] D [] [7769] [] [] [((0,0),(1,0))]
DISCARD 7768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7769 [(0,0)] HALF_D_PLUS_2 [7767] [] [] [] []
IDLE 7770 [(0,0)] 2 [] [] [] [] []
INJECT_T 7771 [(0,1)] D [] [] [] [] []
MERGE 7772 [(0,1),(0,0)] D [] [7774] [] [] [((0,0),(0,1))]
DISCARD 7773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7774 [(0,0)] HALF_D_PLUS_2 [7772] [] [] [] []
IDLE 7775 [(0,0)] 25 [] [] [] [] []
INJECT_T 7776 [(1,0)] D [] [] [] [] []
MERGE 7777 [(1,0),(0,0)] D [] [7779] [] [] [((0,0),(1,0))]
DISCARD 7778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7779 [(0,0)] HALF_D_PLUS_2 [7777] [] [] [] []
IDLE 7780 [(0,0)] 22 [] [] [] [] []
INJECT_T 7781 [(0,1)] D [] [] [] [] []
MERGE 7782 [(0,1),(0,0)] D [] [7784] [] [] [((0,0),(0,1))]
DISCARD 7783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7784 [(0,0)] HALF_D_PLUS_2 [7782] [] [] [] []
IDLE 7785 [(0,0)] 66 [] [] [] [] []
INJECT_T 7786 [(1,0)] D [] [] [] [] []
MERGE 7787 [(1,0),(0,0)] D [] [7789] [] [] [((0,0),(1,0))]
DISCARD 7788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7789 [(0,0)] HALF_D_PLUS_2 [7787] [] [] [] []
IDLE 7790 [(0,0)] 32 [] [] [] [] []
INJECT_T 7791 [(0,1)] D [] [] [] [] []
MERGE 7792 [(0,1),(0,0)] D [] [7794] [] [] [((0,0),(0,1))]
DISCARD 7793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7794 [(0,0)] HALF_D_PLUS_2 [7792] [] [] [] []
IDLE 7795 [(0,0)] 89 [] [] [] [] []
INJECT_T 7796 [(1,0)] D [] [] [] [] []
MERGE 7797 [(1,0),(0,0)] D [] [7799] [] [] [((0,0),(1,0))]
DISCARD 7798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7799 [(0,0)] HALF_D_PLUS_2 [7797] [] [] [] []
IDLE 7800 [(0,0)] 71 [] [] [] [] []
INJECT_T 7801 [(0,1)] D [] [] [] [] []
MERGE 7802 [(0,1),(0,0)] D [] [7804] [] [] [((0,0),(0,1))]
DISCARD 7803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7804 [(0,0)] HALF_D_PLUS_2 [7802] [] [] [] []
IDLE 7805 [(0,0)] 136 [] [] [] [] []
INJECT_T 7806 [(1,0)] D [] [] [] [] []
MERGE 7807 [(1,0),(0,0)] D [] [7809] [] [] [((0,0),(1,0))]
DISCARD 7808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7809 [(0,0)] HALF_D_PLUS_2 [7807] [] [] [] []
IDLE 7810 [(0,0)] 2 [] [] [] [] []
INJECT_T 7811 [(0,1)] D [] [] [] [] []
MERGE 7812 [(0,1),(0,0)] D [] [7814] [] [] [((0,0),(0,1))]
DISCARD 7813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7814 [(0,0)] HALF_D_PLUS_2 [7812] [] [] [] []
IDLE 7815 [(0,0)] 88 [] [] [] [] []
INJECT_T 7816 [(1,0)] D [] [] [] [] []
MERGE 7817 [(1,0),(0,0)] D [] [7819] [] [] [((0,0),(1,0))]
DISCARD 7818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7819 [(0,0)] HALF_D_PLUS_2 [7817] [] [] [] []
IDLE 7820 [(0,0)] 186 [] [] [] [] []
INJECT_T 7821 [(0,1)] D [] [] [] [] []
MERGE 7822 [(0,1),(0,0)] D [] [7824] [] [] [((0,0),(0,1))]
DISCARD 7823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7824 [(0,0)] HALF_D_PLUS_2 [7822] [] [] [] []
IDLE 7825 [(0,0)] 171 [] [] [] [] []
INJECT_T 7826 [(1,0)] D [] [] [] [] []
MERGE 7827 [(1,0),(0,0)] D [] [7829] [] [] [((0,0),(1,0))]
DISCARD 7828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7829 [(0,0)] HALF_D_PLUS_2 [7827] [] [] [] []
IDLE 7830 [(0,0)] 48 [] [] [] [] []
INJECT_T 7831 [(0,1)] D [] [] [] [] []
MERGE 7832 [(0,1),(0,0)] D [] [7834] [] [] [((0,0),(0,1))]
DISCARD 7833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7834 [(0,0)] HALF_D_PLUS_2 [7832] [] [] [] []
IDLE 7835 [(0,0)] 39 [] [] [] [] []
INJECT_T 7836 [(1,0)] D [] [] [] [] []
MERGE 7837 [(1,0),(0,0)] D [] [7839] [] [] [((0,0),(1,0))]
DISCARD 7838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7839 [(0,0)] HALF_D_PLUS_2 [7837] [] [] [] []
IDLE 7840 [(0,0)] 54 [] [] [] [] []
INJECT_T 7841 [(0,1)] D [] [] [] [] []
MERGE 7842 [(0,1),(0,0)] D [] [7844] [] [] [((0,0),(0,1))]
DISCARD 7843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7844 [(0,0)] HALF_D_PLUS_2 [7842] [] [] [] []
IDLE 7845 [(0,0)] 180 [] [] [] [] []
INJECT_T 7846 [(1,0)] D [] [] [] [] []
MERGE 7847 [(1,0),(0,0)] D [] [7849] [] [] [((0,0),(1,0))]
DISCARD 7848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7849 [(0,0)] HALF_D_PLUS_2 [7847] [] [] [] []
IDLE 7850 [(0,0)] 75 [] [] [] [] []
INJECT_T 7851 [(0,1)] D [] [] [] [] []
MERGE 7852 [(0,1),(0,0)] D [] [7854] [] [] [((0,0),(0,1))]
DISCARD 7853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7854 [(0,0)] HALF_D_PLUS_2 [7852] [] [] [] []
IDLE 7855 [(0,0)] 27 [] [] [] [] []
INJECT_T 7856 [(1,0)] D [] [] [] [] []
MERGE 7857 [(1,0),(0,0)] D [] [7859] [] [] [((0,0),(1,0))]
DISCARD 7858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7859 [(0,0)] HALF_D_PLUS_2 [7857] [] [] [] []
IDLE 7860 [(0,0)] 189 [] [] [] [] []
INJECT_T 7861 [(0,1)] D [] [] [] [] []
MERGE 7862 [(0,1),(0,0)] D [] [7864] [] [] [((0,0),(0,1))]
DISCARD 7863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7864 [(0,0)] HALF_D_PLUS_2 [7862] [] [] [] []
IDLE 7865 [(0,0)] 159 [] [] [] [] []
INJECT_T 7866 [(1,0)] D [] [] [] [] []
MERGE 7867 [(1,0),(0,0)] D [] [7869] [] [] [((0,0),(1,0))]
DISCARD 7868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7869 [(0,0)] HALF_D_PLUS_2 [7867] [] [] [] []
IDLE 7870 [(0,0)] 70 [] [] [] [] []
INJECT_T 7871 [(0,1)] D [] [] [] [] []
MERGE 7872 [(0,1),(0,0)] D [] [7874] [] [] [((0,0),(0,1))]
DISCARD 7873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7874 [(0,0)] HALF_D_PLUS_2 [7872] [] [] [] []
IDLE 7875 [(0,0)] 126 [] [] [] [] []
INJECT_T 7876 [(1,0)] D [] [] [] [] []
MERGE 7877 [(1,0),(0,0)] D [] [7879] [] [] [((0,0),(1,0))]
DISCARD 7878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7879 [(0,0)] HALF_D_PLUS_2 [7877] [] [] [] []
IDLE 7880 [(0,0)] 86 [] [] [] [] []
INJECT_T 7881 [(0,1)] D [] [] [] [] []
MERGE 7882 [(0,1),(0,0)] D [] [7884] [] [] [((0,0),(0,1))]
DISCARD 7883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7884 [(0,0)] HALF_D_PLUS_2 [7882] [] [] [] []
IDLE 7885 [(0,0)] 3 [] [] [] [] []
INJECT_T 7886 [(1,0)] D [] [] [] [] []
MERGE 7887 [(1,0),(0,0)] D [] [7889] [] [] [((0,0),(1,0))]
DISCARD 7888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7889 [(0,0)] HALF_D_PLUS_2 [7887] [] [] [] []
IDLE 7890 [(0,0)] 59 [] [] [] [] []
INJECT_T 7891 [(0,1)] D [] [] [] [] []
MERGE 7892 [(0,1),(0,0)] D [] [7894] [] [] [((0,0),(0,1))]
DISCARD 7893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7894 [(0,0)] HALF_D_PLUS_2 [7892] [] [] [] []
IDLE 7895 [(0,0)] 86 [] [] [] [] []
INJECT_T 7896 [(1,0)] D [] [] [] [] []
MERGE 7897 [(1,0),(0,0)] D [] [7899] [] [] [((0,0),(1,0))]
DISCARD 7898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7899 [(0,0)] HALF_D_PLUS_2 [7897] [] [] [] []
IDLE 7900 [(0,0)] 196 [] [] [] [] []
INJECT_T 7901 [(0,1)] D [] [] [] [] []
MERGE 7902 [(0,1),(0,0)] D [] [7904] [] [] [((0,0),(0,1))]
DISCARD 7903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7904 [(0,0)] HALF_D_PLUS_2 [7902] [] [] [] []
IDLE 7905 [(0,0)] 103 [] [] [] [] []
INJECT_T 7906 [(1,0)] D [] [] [] [] []
MERGE 7907 [(1,0),(0,0)] D [] [7909] [] [] [((0,0),(1,0))]
DISCARD 7908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7909 [(0,0)] HALF_D_PLUS_2 [7907] [] [] [] []
IDLE 7910 [(0,0)] 73 [] [] [] [] []
INJECT_T 7911 [(0,1)] D [] [] [] [] []
MERGE 7912 [(0,1),(0,0)] D [] [7914] [] [] [((0,0),(0,1))]
DISCARD 7913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7914 [(0,0)] HALF_D_PLUS_2 [7912] [] [] [] []
IDLE 7915 [(0,0)] 28 [] [] [] [] []
INJECT_T 7916 [(1,0)] D [] [] [] [] []
MERGE 7917 [(1,0),(0,0)] D [] [7919] [] [] [((0,0),(1,0))]
DISCARD 7918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7919 [(0,0)] HALF_D_PLUS_2 [7917] [] [] [] []
IDLE 7920 [(0,0)] 16 [] [] [] [] []
INJECT_T 7921 [(0,1)] D [] [] [] [] []
MERGE 7922 [(0,1),(0,0)] D [] [7924] [] [] [((0,0),(0,1))]
DISCARD 7923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7924 [(0,0)] HALF_D_PLUS_2 [7922] [] [] [] []
IDLE 7925 [(0,0)] 120 [] [] [] [] []
INJECT_T 7926 [(1,0)] D [] [] [] [] []
MERGE 7927 [(1,0),(0,0)] D [] [7929] [] [] [((0,0),(1,0))]
DISCARD 7928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7929 [(0,0)] HALF_D_PLUS_2 [7927] [] [] [] []
IDLE 7930 [(0,0)] 132 [] [] [] [] []
INJECT_T 7931 [(0,1)] D [] [] [] [] []
MERGE 7932 [(0,1),(0,0)] D [] [7934] [] [] [((0,0),(0,1))]
DISCARD 7933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7934 [(0,0)] HALF_D_PLUS_2 [7932] [] [] [] []
IDLE 7935 [(0,0)] 125 [] [] [] [] []
INJECT_T 7936 [(1,0)] D [] [] [] [] []
MERGE 7937 [(1,0),(0,0)] D [] [7939] [] [] [((0,0),(1,0))]
DISCARD 7938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7939 [(0,0)] HALF_D_PLUS_2 [7937] [] [] [] []
IDLE 7940 [(0,0)] 144 [] [] [] [] []
INJECT_T 7941 [(0,1)] D [] [] [] [] []
MERGE 7942 [(0,1),(0,0)] D [] [7944] [] [] [((0,0),(0,1))]
DISCARD 7943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7944 [(0,0)] HALF_D_PLUS_2 [7942] [] [] [] []
IDLE 7945 [(0,0)] 29 [] [] [] [] []
INJECT_T 7946 [(1,0)] D [] [] [] [] []
MERGE 7947 [(1,0),(0,0)] D [] [7949] [] [] [((0,0),(1,0))]
DISCARD 7948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7949 [(0,0)] HALF_D_PLUS_2 [7947] [] [] [] []
IDLE 7950 [(0,0)] 74 [] [] [] [] []
INJECT_T 7951 [(0,1)] D [] [] [] [] []
MERGE 7952 [(0,1),(0,0)] D [] [7954] [] [] [((0,0),(0,1))]
DISCARD 7953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7954 [(0,0)] HALF_D_PLUS_2 [7952] [] [] [] []
IDLE 7955 [(0,0)] 103 [] [] [] [] []
INJECT_T 7956 [(1,0)] D [] [] [] [] []
MERGE 7957 [(1,0),(0,0)] D [] [7959] [] [] [((0,0),(1,0))]
DISCARD 7958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7959 [(0,0)] HALF_D_PLUS_2 [7957] [] [] [] []
IDLE 7960 [(0,0)] 42 [] [] [] [] []
INJECT_T 7961 [(0,1)] D [] [] [] [] []
MERGE 7962 [(0,1),(0,0)] D [] [7964] [] [] [((0,0),(0,1))]
DISCARD 7963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7964 [(0,0)] HALF_D_PLUS_2 [7962] [] [] [] []
IDLE 7965 [(0,0)] 135 [] [] [] [] []
INJECT_T 7966 [(1,0)] D [] [] [] [] []
MERGE 7967 [(1,0),(0,0)] D [] [7969] [] [] [((0,0),(1,0))]
DISCARD 7968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7969 [(0,0)] HALF_D_PLUS_2 [7967] [] [] [] []
IDLE 7970 [(0,0)] 82 [] [] [] [] []
INJECT_T 7971 [(0,1)] D [] [] [] [] []
MERGE 7972 [(0,1),(0,0)] D [] [7974] [] [] [((0,0),(0,1))]
DISCARD 7973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7974 [(0,0)] HALF_D_PLUS_2 [7972] [] [] [] []
IDLE 7975 [(0,0)] 173 [] [] [] [] []
INJECT_T 7976 [(1,0)] D [] [] [] [] []
MERGE 7977 [(1,0),(0,0)] D [] [7979] [] [] [((0,0),(1,0))]
DISCARD 7978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7979 [(0,0)] HALF_D_PLUS_2 [7977] [] [] [] []
IDLE 7980 [(0,0)] 88 [] [] [] [] []
INJECT_T 7981 [(0,1)] D [] [] [] [] []
MERGE 7982 [(0,1),(0,0)] D [] [7984] [] [] [((0,0),(0,1))]
DISCARD 7983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7984 [(0,0)] HALF_D_PLUS_2 [7982] [] [] [] []
IDLE 7985 [(0,0)] 53 [] [] [] [] []
INJECT_T 7986 [(1,0)] D [] [] [] [] []
MERGE 7987 [(1,0),(0,0)] D [] [7989] [] [] [((0,0),(1,0))]
DISCARD 7988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7989 [(0,0)] HALF_D_PLUS_2 [7987] [] [] [] []
IDLE 7990 [(0,0)] 200 [] [] [] [] []
INJECT_T 7991 [(0,1)] D [] [] [] [] []
MERGE 7992 [(0,1),(0,0)] D [] [7994] [] [] [((0,0),(0,1))]
DISCARD 7993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 7994 [(0,0)] HALF_D_PLUS_2 [7992] [] [] [] []
IDLE 7995 [(0,0)] 198 [] [] [] [] []
INJECT_T 7996 [(1,0)] D [] [] [] [] []
MERGE 7997 [(1,0),(0,0)] D [] [7999] [] [] [((0,0),(1,0))]
DISCARD 7998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 7999 [(0,0)] HALF_D_PLUS_2 [7997] [] [] [] []
IDLE 8000 [(0,0)] 172 [] [] [] [] []
INJECT_T 8001 [(0,1)] D [] [] [] [] []
MERGE 8002 [(0,1),(0,0)] D [] [8004] [] [] [((0,0),(0,1))]
DISCARD 8003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8004 [(0,0)] HALF_D_PLUS_2 [8002] [] [] [] []
IDLE 8005 [(0,0)] 102 [] [] [] [] []
INJECT_T 8006 [(1,0)] D [] [] [] [] []
MERGE 8007 [(1,0),(0,0)] D [] [8009] [] [] [((0,0),(1,0))]
DISCARD 8008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8009 [(0,0)] HALF_D_PLUS_2 [8007] [] [] [] []
IDLE 8010 [(0,0)] 124 [] [] [] [] []
INJECT_T 8011 [(0,1)] D [] [] [] [] []
MERGE 8012 [(0,1),(0,0)] D [] [8014] [] [] [((0,0),(0,1))]
DISCARD 8013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8014 [(0,0)] HALF_D_PLUS_2 [8012] [] [] [] []
IDLE 8015 [(0,0)] 40 [] [] [] [] []
INJECT_T 8016 [(1,0)] D [] [] [] [] []
MERGE 8017 [(1,0),(0,0)] D [] [8019] [] [] [((0,0),(1,0))]
DISCARD 8018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8019 [(0,0)] HALF_D_PLUS_2 [8017] [] [] [] []
IDLE 8020 [(0,0)] 38 [] [] [] [] []
INJECT_T 8021 [(0,1)] D [] [] [] [] []
MERGE 8022 [(0,1),(0,0)] D [] [8024] [] [] [((0,0),(0,1))]
DISCARD 8023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8024 [(0,0)] HALF_D_PLUS_2 [8022] [] [] [] []
IDLE 8025 [(0,0)] 162 [] [] [] [] []
INJECT_T 8026 [(1,0)] D [] [] [] [] []
MERGE 8027 [(1,0),(0,0)] D [] [8029] [] [] [((0,0),(1,0))]
DISCARD 8028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8029 [(0,0)] HALF_D_PLUS_2 [8027] [] [] [] []
IDLE 8030 [(0,0)] 138 [] [] [] [] []
INJECT_T 8031 [(0,1)] D [] [] [] [] []
MERGE 8032 [(0,1),(0,0)] D [] [8034] [] [] [((0,0),(0,1))]
DISCARD 8033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8034 [(0,0)] HALF_D_PLUS_2 [8032] [] [] [] []
IDLE 8035 [(0,0)] 100 [] [] [] [] []
INJECT_T 8036 [(1,0)] D [] [] [] [] []
MERGE 8037 [(1,0),(0,0)] D [] [8039] [] [] [((0,0),(1,0))]
DISCARD 8038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8039 [(0,0)] HALF_D_PLUS_2 [8037] [] [] [] []
IDLE 8040 [(0,0)] 152 [] [] [] [] []
INJECT_T 8041 [(0,1)] D [] [] [] [] []
MERGE 8042 [(0,1),(0,0)] D [] [8044] [] [] [((0,0),(0,1))]
DISCARD 8043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8044 [(0,0)] HALF_D_PLUS_2 [8042] [] [] [] []
IDLE 8045 [(0,0)] 35 [] [] [] [] []
INJECT_T 8046 [(1,0)] D [] [] [] [] []
MERGE 8047 [(1,0),(0,0)] D [] [8049] [] [] [((0,0),(1,0))]
DISCARD 8048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8049 [(0,0)] HALF_D_PLUS_2 [8047] [] [] [] []
IDLE 8050 [(0,0)] 15 [] [] [] [] []
INJECT_T 8051 [(0,1)] D [] [] [] [] []
MERGE 8052 [(0,1),(0,0)] D [] [8054] [] [] [((0,0),(0,1))]
DISCARD 8053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8054 [(0,0)] HALF_D_PLUS_2 [8052] [] [] [] []
IDLE 8055 [(0,0)] 102 [] [] [] [] []
INJECT_T 8056 [(1,0)] D [] [] [] [] []
MERGE 8057 [(1,0),(0,0)] D [] [8059] [] [] [((0,0),(1,0))]
DISCARD 8058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8059 [(0,0)] HALF_D_PLUS_2 [8057] [] [] [] []
IDLE 8060 [(0,0)] 76 [] [] [] [] []
INJECT_T 8061 [(0,1)] D [] [] [] [] []
MERGE 8062 [(0,1),(0,0)] D [] [8064] [] [] [((0,0),(0,1))]
DISCARD 8063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8064 [(0,0)] HALF_D_PLUS_2 [8062] [] [] [] []
IDLE 8065 [(0,0)] 46 [] [] [] [] []
INJECT_T 8066 [(1,0)] D [] [] [] [] []
MERGE 8067 [(1,0),(0,0)] D [] [8069] [] [] [((0,0),(1,0))]
DISCARD 8068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8069 [(0,0)] HALF_D_PLUS_2 [8067] [] [] [] []
IDLE 8070 [(0,0)] 65 [] [] [] [] []
INJECT_T 8071 [(0,1)] D [] [] [] [] []
MERGE 8072 [(0,1),(0,0)] D [] [8074] [] [] [((0,0),(0,1))]
DISCARD 8073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8074 [(0,0)] HALF_D_PLUS_2 [8072] [] [] [] []
IDLE 8075 [(0,0)] 46 [] [] [] [] []
INJECT_T 8076 [(1,0)] D [] [] [] [] []
MERGE 8077 [(1,0),(0,0)] D [] [8079] [] [] [((0,0),(1,0))]
DISCARD 8078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8079 [(0,0)] HALF_D_PLUS_2 [8077] [] [] [] []
IDLE 8080 [(0,0)] 114 [] [] [] [] []
INJECT_T 8081 [(0,1)] D [] [] [] [] []
MERGE 8082 [(0,1),(0,0)] D [] [8084] [] [] [((0,0),(0,1))]
DISCARD 8083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8084 [(0,0)] HALF_D_PLUS_2 [8082] [] [] [] []
IDLE 8085 [(0,0)] 88 [] [] [] [] []
INJECT_T 8086 [(1,0)] D [] [] [] [] []
MERGE 8087 [(1,0),(0,0)] D [] [8089] [] [] [((0,0),(1,0))]
DISCARD 8088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8089 [(0,0)] HALF_D_PLUS_2 [8087] [] [] [] []
IDLE 8090 [(0,0)] 131 [] [] [] [] []
INJECT_T 8091 [(0,1)] D [] [] [] [] []
MERGE 8092 [(0,1),(0,0)] D [] [8094] [] [] [((0,0),(0,1))]
DISCARD 8093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8094 [(0,0)] HALF_D_PLUS_2 [8092] [] [] [] []
IDLE 8095 [(0,0)] 4 [] [] [] [] []
INJECT_T 8096 [(1,0)] D [] [] [] [] []
MERGE 8097 [(1,0),(0,0)] D [] [8099] [] [] [((0,0),(1,0))]
DISCARD 8098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8099 [(0,0)] HALF_D_PLUS_2 [8097] [] [] [] []
IDLE 8100 [(0,0)] 36 [] [] [] [] []
INJECT_T 8101 [(0,1)] D [] [] [] [] []
MERGE 8102 [(0,1),(0,0)] D [] [8104] [] [] [((0,0),(0,1))]
DISCARD 8103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8104 [(0,0)] HALF_D_PLUS_2 [8102] [] [] [] []
IDLE 8105 [(0,0)] 73 [] [] [] [] []
INJECT_T 8106 [(1,0)] D [] [] [] [] []
MERGE 8107 [(1,0),(0,0)] D [] [8109] [] [] [((0,0),(1,0))]
DISCARD 8108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8109 [(0,0)] HALF_D_PLUS_2 [8107] [] [] [] []
IDLE 8110 [(0,0)] 94 [] [] [] [] []
INJECT_T 8111 [(0,1)] D [] [] [] [] []
MERGE 8112 [(0,1),(0,0)] D [] [8114] [] [] [((0,0),(0,1))]
DISCARD 8113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8114 [(0,0)] HALF_D_PLUS_2 [8112] [] [] [] []
IDLE 8115 [(0,0)] 163 [] [] [] [] []
INJECT_T 8116 [(1,0)] D [] [] [] [] []
MERGE 8117 [(1,0),(0,0)] D [] [8119] [] [] [((0,0),(1,0))]
DISCARD 8118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8119 [(0,0)] HALF_D_PLUS_2 [8117] [] [] [] []
IDLE 8120 [(0,0)] 199 [] [] [] [] []
INJECT_T 8121 [(0,1)] D [] [] [] [] []
MERGE 8122 [(0,1),(0,0)] D [] [8124] [] [] [((0,0),(0,1))]
DISCARD 8123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8124 [(0,0)] HALF_D_PLUS_2 [8122] [] [] [] []
IDLE 8125 [(0,0)] 7 [] [] [] [] []
INJECT_T 8126 [(1,0)] D [] [] [] [] []
MERGE 8127 [(1,0),(0,0)] D [] [8129] [] [] [((0,0),(1,0))]
DISCARD 8128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8129 [(0,0)] HALF_D_PLUS_2 [8127] [] [] [] []
IDLE 8130 [(0,0)] 3 [] [] [] [] []
INJECT_T 8131 [(0,1)] D [] [] [] [] []
MERGE 8132 [(0,1),(0,0)] D [] [8134] [] [] [((0,0),(0,1))]
DISCARD 8133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8134 [(0,0)] HALF_D_PLUS_2 [8132] [] [] [] []
IDLE 8135 [(0,0)] 166 [] [] [] [] []
INJECT_T 8136 [(1,0)] D [] [] [] [] []
MERGE 8137 [(1,0),(0,0)] D [] [8139] [] [] [((0,0),(1,0))]
DISCARD 8138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8139 [(0,0)] HALF_D_PLUS_2 [8137] [] [] [] []
IDLE 8140 [(0,0)] 74 [] [] [] [] []
INJECT_T 8141 [(0,1)] D [] [] [] [] []
MERGE 8142 [(0,1),(0,0)] D [] [8144] [] [] [((0,0),(0,1))]
DISCARD 8143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8144 [(0,0)] HALF_D_PLUS_2 [8142] [] [] [] []
IDLE 8145 [(0,0)] 182 [] [] [] [] []
INJECT_T 8146 [(1,0)] D [] [] [] [] []
MERGE 8147 [(1,0),(0,0)] D [] [8149] [] [] [((0,0),(1,0))]
DISCARD 8148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8149 [(0,0)] HALF_D_PLUS_2 [8147] [] [] [] []
IDLE 8150 [(0,0)] 67 [] [] [] [] []
INJECT_T 8151 [(0,1)] D [] [] [] [] []
MERGE 8152 [(0,1),(0,0)] D [] [8154] [] [] [((0,0),(0,1))]
DISCARD 8153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8154 [(0,0)] HALF_D_PLUS_2 [8152] [] [] [] []
IDLE 8155 [(0,0)] 162 [] [] [] [] []
INJECT_T 8156 [(1,0)] D [] [] [] [] []
MERGE 8157 [(1,0),(0,0)] D [] [8159] [] [] [((0,0),(1,0))]
DISCARD 8158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8159 [(0,0)] HALF_D_PLUS_2 [8157] [] [] [] []
IDLE 8160 [(0,0)] 81 [] [] [] [] []
INJECT_T 8161 [(0,1)] D [] [] [] [] []
MERGE 8162 [(0,1),(0,0)] D [] [8164] [] [] [((0,0),(0,1))]
DISCARD 8163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8164 [(0,0)] HALF_D_PLUS_2 [8162] [] [] [] []
IDLE 8165 [(0,0)] 13 [] [] [] [] []
INJECT_T 8166 [(1,0)] D [] [] [] [] []
MERGE 8167 [(1,0),(0,0)] D [] [8169] [] [] [((0,0),(1,0))]
DISCARD 8168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8169 [(0,0)] HALF_D_PLUS_2 [8167] [] [] [] []
IDLE 8170 [(0,0)] 174 [] [] [] [] []
INJECT_T 8171 [(0,1)] D [] [] [] [] []
MERGE 8172 [(0,1),(0,0)] D [] [8174] [] [] [((0,0),(0,1))]
DISCARD 8173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8174 [(0,0)] HALF_D_PLUS_2 [8172] [] [] [] []
IDLE 8175 [(0,0)] 33 [] [] [] [] []
INJECT_T 8176 [(1,0)] D [] [] [] [] []
MERGE 8177 [(1,0),(0,0)] D [] [8179] [] [] [((0,0),(1,0))]
DISCARD 8178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8179 [(0,0)] HALF_D_PLUS_2 [8177] [] [] [] []
IDLE 8180 [(0,0)] 88 [] [] [] [] []
INJECT_T 8181 [(0,1)] D [] [] [] [] []
MERGE 8182 [(0,1),(0,0)] D [] [8184] [] [] [((0,0),(0,1))]
DISCARD 8183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8184 [(0,0)] HALF_D_PLUS_2 [8182] [] [] [] []
IDLE 8185 [(0,0)] 48 [] [] [] [] []
INJECT_T 8186 [(1,0)] D [] [] [] [] []
MERGE 8187 [(1,0),(0,0)] D [] [8189] [] [] [((0,0),(1,0))]
DISCARD 8188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8189 [(0,0)] HALF_D_PLUS_2 [8187] [] [] [] []
IDLE 8190 [(0,0)] 177 [] [] [] [] []
INJECT_T 8191 [(0,1)] D [] [] [] [] []
MERGE 8192 [(0,1),(0,0)] D [] [8194] [] [] [((0,0),(0,1))]
DISCARD 8193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8194 [(0,0)] HALF_D_PLUS_2 [8192] [] [] [] []
IDLE 8195 [(0,0)] 72 [] [] [] [] []
INJECT_T 8196 [(1,0)] D [] [] [] [] []
MERGE 8197 [(1,0),(0,0)] D [] [8199] [] [] [((0,0),(1,0))]
DISCARD 8198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8199 [(0,0)] HALF_D_PLUS_2 [8197] [] [] [] []
IDLE 8200 [(0,0)] 115 [] [] [] [] []
INJECT_T 8201 [(0,1)] D [] [] [] [] []
MERGE 8202 [(0,1),(0,0)] D [] [8204] [] [] [((0,0),(0,1))]
DISCARD 8203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8204 [(0,0)] HALF_D_PLUS_2 [8202] [] [] [] []
IDLE 8205 [(0,0)] 9 [] [] [] [] []
INJECT_T 8206 [(1,0)] D [] [] [] [] []
MERGE 8207 [(1,0),(0,0)] D [] [8209] [] [] [((0,0),(1,0))]
DISCARD 8208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8209 [(0,0)] HALF_D_PLUS_2 [8207] [] [] [] []
IDLE 8210 [(0,0)] 85 [] [] [] [] []
INJECT_T 8211 [(0,1)] D [] [] [] [] []
MERGE 8212 [(0,1),(0,0)] D [] [8214] [] [] [((0,0),(0,1))]
DISCARD 8213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8214 [(0,0)] HALF_D_PLUS_2 [8212] [] [] [] []
IDLE 8215 [(0,0)] 34 [] [] [] [] []
INJECT_T 8216 [(1,0)] D [] [] [] [] []
MERGE 8217 [(1,0),(0,0)] D [] [8219] [] [] [((0,0),(1,0))]
DISCARD 8218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8219 [(0,0)] HALF_D_PLUS_2 [8217] [] [] [] []
IDLE 8220 [(0,0)] 50 [] [] [] [] []
INJECT_T 8221 [(0,1)] D [] [] [] [] []
MERGE 8222 [(0,1),(0,0)] D [] [8224] [] [] [((0,0),(0,1))]
DISCARD 8223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8224 [(0,0)] HALF_D_PLUS_2 [8222] [] [] [] []
IDLE 8225 [(0,0)] 27 [] [] [] [] []
INJECT_T 8226 [(1,0)] D [] [] [] [] []
MERGE 8227 [(1,0),(0,0)] D [] [8229] [] [] [((0,0),(1,0))]
DISCARD 8228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8229 [(0,0)] HALF_D_PLUS_2 [8227] [] [] [] []
IDLE 8230 [(0,0)] 165 [] [] [] [] []
INJECT_T 8231 [(0,1)] D [] [] [] [] []
MERGE 8232 [(0,1),(0,0)] D [] [8234] [] [] [((0,0),(0,1))]
DISCARD 8233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8234 [(0,0)] HALF_D_PLUS_2 [8232] [] [] [] []
IDLE 8235 [(0,0)] 178 [] [] [] [] []
INJECT_T 8236 [(1,0)] D [] [] [] [] []
MERGE 8237 [(1,0),(0,0)] D [] [8239] [] [] [((0,0),(1,0))]
DISCARD 8238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8239 [(0,0)] HALF_D_PLUS_2 [8237] [] [] [] []
IDLE 8240 [(0,0)] 129 [] [] [] [] []
INJECT_T 8241 [(0,1)] D [] [] [] [] []
MERGE 8242 [(0,1),(0,0)] D [] [8244] [] [] [((0,0),(0,1))]
DISCARD 8243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8244 [(0,0)] HALF_D_PLUS_2 [8242] [] [] [] []
IDLE 8245 [(0,0)] 100 [] [] [] [] []
INJECT_T 8246 [(1,0)] D [] [] [] [] []
MERGE 8247 [(1,0),(0,0)] D [] [8249] [] [] [((0,0),(1,0))]
DISCARD 8248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8249 [(0,0)] HALF_D_PLUS_2 [8247] [] [] [] []
IDLE 8250 [(0,0)] 42 [] [] [] [] []
INJECT_T 8251 [(0,1)] D [] [] [] [] []
MERGE 8252 [(0,1),(0,0)] D [] [8254] [] [] [((0,0),(0,1))]
DISCARD 8253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8254 [(0,0)] HALF_D_PLUS_2 [8252] [] [] [] []
IDLE 8255 [(0,0)] 113 [] [] [] [] []
INJECT_T 8256 [(1,0)] D [] [] [] [] []
MERGE 8257 [(1,0),(0,0)] D [] [8259] [] [] [((0,0),(1,0))]
DISCARD 8258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8259 [(0,0)] HALF_D_PLUS_2 [8257] [] [] [] []
IDLE 8260 [(0,0)] 26 [] [] [] [] []
INJECT_T 8261 [(0,1)] D [] [] [] [] []
MERGE 8262 [(0,1),(0,0)] D [] [8264] [] [] [((0,0),(0,1))]
DISCARD 8263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8264 [(0,0)] HALF_D_PLUS_2 [8262] [] [] [] []
IDLE 8265 [(0,0)] 92 [] [] [] [] []
INJECT_T 8266 [(1,0)] D [] [] [] [] []
MERGE 8267 [(1,0),(0,0)] D [] [8269] [] [] [((0,0),(1,0))]
DISCARD 8268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8269 [(0,0)] HALF_D_PLUS_2 [8267] [] [] [] []
IDLE 8270 [(0,0)] 25 [] [] [] [] []
INJECT_T 8271 [(0,1)] D [] [] [] [] []
MERGE 8272 [(0,1),(0,0)] D [] [8274] [] [] [((0,0),(0,1))]
DISCARD 8273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8274 [(0,0)] HALF_D_PLUS_2 [8272] [] [] [] []
IDLE 8275 [(0,0)] 29 [] [] [] [] []
INJECT_T 8276 [(1,0)] D [] [] [] [] []
MERGE 8277 [(1,0),(0,0)] D [] [8279] [] [] [((0,0),(1,0))]
DISCARD 8278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8279 [(0,0)] HALF_D_PLUS_2 [8277] [] [] [] []
IDLE 8280 [(0,0)] 182 [] [] [] [] []
INJECT_T 8281 [(0,1)] D [] [] [] [] []
MERGE 8282 [(0,1),(0,0)] D [] [8284] [] [] [((0,0),(0,1))]
DISCARD 8283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8284 [(0,0)] HALF_D_PLUS_2 [8282] [] [] [] []
IDLE 8285 [(0,0)] 92 [] [] [] [] []
INJECT_T 8286 [(1,0)] D [] [] [] [] []
MERGE 8287 [(1,0),(0,0)] D [] [8289] [] [] [((0,0),(1,0))]
DISCARD 8288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8289 [(0,0)] HALF_D_PLUS_2 [8287] [] [] [] []
IDLE 8290 [(0,0)] 81 [] [] [] [] []
INJECT_T 8291 [(0,1)] D [] [] [] [] []
MERGE 8292 [(0,1),(0,0)] D [] [8294] [] [] [((0,0),(0,1))]
DISCARD 8293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8294 [(0,0)] HALF_D_PLUS_2 [8292] [] [] [] []
IDLE 8295 [(0,0)] 87 [] [] [] [] []
INJECT_T 8296 [(1,0)] D [] [] [] [] []
MERGE 8297 [(1,0),(0,0)] D [] [8299] [] [] [((0,0),(1,0))]
DISCARD 8298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8299 [(0,0)] HALF_D_PLUS_2 [8297] [] [] [] []
IDLE 8300 [(0,0)] 164 [] [] [] [] []
INJECT_T 8301 [(0,1)] D [] [] [] [] []
MERGE 8302 [(0,1),(0,0)] D [] [8304] [] [] [((0,0),(0,1))]
DISCARD 8303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8304 [(0,0)] HALF_D_PLUS_2 [8302] [] [] [] []
IDLE 8305 [(0,0)] 96 [] [] [] [] []
INJECT_T 8306 [(1,0)] D [] [] [] [] []
MERGE 8307 [(1,0),(0,0)] D [] [8309] [] [] [((0,0),(1,0))]
DISCARD 8308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8309 [(0,0)] HALF_D_PLUS_2 [8307] [] [] [] []
IDLE 8310 [(0,0)] 179 [] [] [] [] []
INJECT_T 8311 [(0,1)] D [] [] [] [] []
MERGE 8312 [(0,1),(0,0)] D [] [8314] [] [] [((0,0),(0,1))]
DISCARD 8313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8314 [(0,0)] HALF_D_PLUS_2 [8312] [] [] [] []
IDLE 8315 [(0,0)] 56 [] [] [] [] []
INJECT_T 8316 [(1,0)] D [] [] [] [] []
MERGE 8317 [(1,0),(0,0)] D [] [8319] [] [] [((0,0),(1,0))]
DISCARD 8318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8319 [(0,0)] HALF_D_PLUS_2 [8317] [] [] [] []
IDLE 8320 [(0,0)] 45 [] [] [] [] []
INJECT_T 8321 [(0,1)] D [] [] [] [] []
MERGE 8322 [(0,1),(0,0)] D [] [8324] [] [] [((0,0),(0,1))]
DISCARD 8323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8324 [(0,0)] HALF_D_PLUS_2 [8322] [] [] [] []
IDLE 8325 [(0,0)] 41 [] [] [] [] []
INJECT_T 8326 [(1,0)] D [] [] [] [] []
MERGE 8327 [(1,0),(0,0)] D [] [8329] [] [] [((0,0),(1,0))]
DISCARD 8328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8329 [(0,0)] HALF_D_PLUS_2 [8327] [] [] [] []
IDLE 8330 [(0,0)] 6 [] [] [] [] []
INJECT_T 8331 [(0,1)] D [] [] [] [] []
MERGE 8332 [(0,1),(0,0)] D [] [8334] [] [] [((0,0),(0,1))]
DISCARD 8333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8334 [(0,0)] HALF_D_PLUS_2 [8332] [] [] [] []
INJECT_T 8335 [(1,0)] D [] [] [] [] []
MERGE 8336 [(1,0),(0,0)] D [] [8338] [] [] [((0,0),(1,0))]
DISCARD 8337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8338 [(0,0)] HALF_D_PLUS_2 [8336] [] [] [] []
IDLE 8339 [(0,0)] 36 [] [] [] [] []
INJECT_T 8340 [(0,1)] D [] [] [] [] []
MERGE 8341 [(0,1),(0,0)] D [] [8343] [] [] [((0,0),(0,1))]
DISCARD 8342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8343 [(0,0)] HALF_D_PLUS_2 [8341] [] [] [] []
IDLE 8344 [(0,0)] 64 [] [] [] [] []
INJECT_T 8345 [(1,0)] D [] [] [] [] []
MERGE 8346 [(1,0),(0,0)] D [] [8348] [] [] [((0,0),(1,0))]
DISCARD 8347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8348 [(0,0)] HALF_D_PLUS_2 [8346] [] [] [] []
IDLE 8349 [(0,0)] 155 [] [] [] [] []
INJECT_T 8350 [(0,1)] D [] [] [] [] []
MERGE 8351 [(0,1),(0,0)] D [] [8353] [] [] [((0,0),(0,1))]
DISCARD 8352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8353 [(0,0)] HALF_D_PLUS_2 [8351] [] [] [] []
IDLE 8354 [(0,0)] 73 [] [] [] [] []
INJECT_T 8355 [(1,0)] D [] [] [] [] []
MERGE 8356 [(1,0),(0,0)] D [] [8358] [] [] [((0,0),(1,0))]
DISCARD 8357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8358 [(0,0)] HALF_D_PLUS_2 [8356] [] [] [] []
IDLE 8359 [(0,0)] 3 [] [] [] [] []
INJECT_T 8360 [(0,1)] D [] [] [] [] []
MERGE 8361 [(0,1),(0,0)] D [] [8363] [] [] [((0,0),(0,1))]
DISCARD 8362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8363 [(0,0)] HALF_D_PLUS_2 [8361] [] [] [] []
IDLE 8364 [(0,0)] 80 [] [] [] [] []
INJECT_T 8365 [(1,0)] D [] [] [] [] []
MERGE 8366 [(1,0),(0,0)] D [] [8368] [] [] [((0,0),(1,0))]
DISCARD 8367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8368 [(0,0)] HALF_D_PLUS_2 [8366] [] [] [] []
IDLE 8369 [(0,0)] 113 [] [] [] [] []
INJECT_T 8370 [(0,1)] D [] [] [] [] []
MERGE 8371 [(0,1),(0,0)] D [] [8373] [] [] [((0,0),(0,1))]
DISCARD 8372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8373 [(0,0)] HALF_D_PLUS_2 [8371] [] [] [] []
IDLE 8374 [(0,0)] 2 [] [] [] [] []
INJECT_T 8375 [(1,0)] D [] [] [] [] []
MERGE 8376 [(1,0),(0,0)] D [] [8378] [] [] [((0,0),(1,0))]
DISCARD 8377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8378 [(0,0)] HALF_D_PLUS_2 [8376] [] [] [] []
IDLE 8379 [(0,0)] 38 [] [] [] [] []
INJECT_T 8380 [(0,1)] D [] [] [] [] []
MERGE 8381 [(0,1),(0,0)] D [] [8383] [] [] [((0,0),(0,1))]
DISCARD 8382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8383 [(0,0)] HALF_D_PLUS_2 [8381] [] [] [] []
IDLE 8384 [(0,0)] 191 [] [] [] [] []
INJECT_T 8385 [(1,0)] D [] [] [] [] []
MERGE 8386 [(1,0),(0,0)] D [] [8388] [] [] [((0,0),(1,0))]
DISCARD 8387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8388 [(0,0)] HALF_D_PLUS_2 [8386] [] [] [] []
IDLE 8389 [(0,0)] 154 [] [] [] [] []
INJECT_T 8390 [(0,1)] D [] [] [] [] []
MERGE 8391 [(0,1),(0,0)] D [] [8393] [] [] [((0,0),(0,1))]
DISCARD 8392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8393 [(0,0)] HALF_D_PLUS_2 [8391] [] [] [] []
IDLE 8394 [(0,0)] 133 [] [] [] [] []
INJECT_T 8395 [(1,0)] D [] [] [] [] []
MERGE 8396 [(1,0),(0,0)] D [] [8398] [] [] [((0,0),(1,0))]
DISCARD 8397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8398 [(0,0)] HALF_D_PLUS_2 [8396] [] [] [] []
IDLE 8399 [(0,0)] 96 [] [] [] [] []
INJECT_T 8400 [(0,1)] D [] [] [] [] []
MERGE 8401 [(0,1),(0,0)] D [] [8403] [] [] [((0,0),(0,1))]
DISCARD 8402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8403 [(0,0)] HALF_D_PLUS_2 [8401] [] [] [] []
IDLE 8404 [(0,0)] 45 [] [] [] [] []
INJECT_T 8405 [(1,0)] D [] [] [] [] []
MERGE 8406 [(1,0),(0,0)] D [] [8408] [] [] [((0,0),(1,0))]
DISCARD 8407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8408 [(0,0)] HALF_D_PLUS_2 [8406] [] [] [] []
IDLE 8409 [(0,0)] 110 [] [] [] [] []
INJECT_T 8410 [(0,1)] D [] [] [] [] []
MERGE 8411 [(0,1),(0,0)] D [] [8413] [] [] [((0,0),(0,1))]
DISCARD 8412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8413 [(0,0)] HALF_D_PLUS_2 [8411] [] [] [] []
IDLE 8414 [(0,0)] 153 [] [] [] [] []
INJECT_T 8415 [(1,0)] D [] [] [] [] []
MERGE 8416 [(1,0),(0,0)] D [] [8418] [] [] [((0,0),(1,0))]
DISCARD 8417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8418 [(0,0)] HALF_D_PLUS_2 [8416] [] [] [] []
IDLE 8419 [(0,0)] 58 [] [] [] [] []
INJECT_T 8420 [(0,1)] D [] [] [] [] []
MERGE 8421 [(0,1),(0,0)] D [] [8423] [] [] [((0,0),(0,1))]
DISCARD 8422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8423 [(0,0)] HALF_D_PLUS_2 [8421] [] [] [] []
IDLE 8424 [(0,0)] 88 [] [] [] [] []
INJECT_T 8425 [(1,0)] D [] [] [] [] []
MERGE 8426 [(1,0),(0,0)] D [] [8428] [] [] [((0,0),(1,0))]
DISCARD 8427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8428 [(0,0)] HALF_D_PLUS_2 [8426] [] [] [] []
IDLE 8429 [(0,0)] 91 [] [] [] [] []
INJECT_T 8430 [(0,1)] D [] [] [] [] []
MERGE 8431 [(0,1),(0,0)] D [] [8433] [] [] [((0,0),(0,1))]
DISCARD 8432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8433 [(0,0)] HALF_D_PLUS_2 [8431] [] [] [] []
IDLE 8434 [(0,0)] 134 [] [] [] [] []
INJECT_T 8435 [(1,0)] D [] [] [] [] []
MERGE 8436 [(1,0),(0,0)] D [] [8438] [] [] [((0,0),(1,0))]
DISCARD 8437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8438 [(0,0)] HALF_D_PLUS_2 [8436] [] [] [] []
IDLE 8439 [(0,0)] 9 [] [] [] [] []
INJECT_T 8440 [(0,1)] D [] [] [] [] []
MERGE 8441 [(0,1),(0,0)] D [] [8443] [] [] [((0,0),(0,1))]
DISCARD 8442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8443 [(0,0)] HALF_D_PLUS_2 [8441] [] [] [] []
IDLE 8444 [(0,0)] 127 [] [] [] [] []
INJECT_T 8445 [(1,0)] D [] [] [] [] []
MERGE 8446 [(1,0),(0,0)] D [] [8448] [] [] [((0,0),(1,0))]
DISCARD 8447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8448 [(0,0)] HALF_D_PLUS_2 [8446] [] [] [] []
IDLE 8449 [(0,0)] 162 [] [] [] [] []
INJECT_T 8450 [(0,1)] D [] [] [] [] []
MERGE 8451 [(0,1),(0,0)] D [] [8453] [] [] [((0,0),(0,1))]
DISCARD 8452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8453 [(0,0)] HALF_D_PLUS_2 [8451] [] [] [] []
IDLE 8454 [(0,0)] 11 [] [] [] [] []
INJECT_T 8455 [(1,0)] D [] [] [] [] []
MERGE 8456 [(1,0),(0,0)] D [] [8458] [] [] [((0,0),(1,0))]
DISCARD 8457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8458 [(0,0)] HALF_D_PLUS_2 [8456] [] [] [] []
IDLE 8459 [(0,0)] 182 [] [] [] [] []
INJECT_T 8460 [(0,1)] D [] [] [] [] []
MERGE 8461 [(0,1),(0,0)] D [] [8463] [] [] [((0,0),(0,1))]
DISCARD 8462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8463 [(0,0)] HALF_D_PLUS_2 [8461] [] [] [] []
IDLE 8464 [(0,0)] 121 [] [] [] [] []
INJECT_T 8465 [(1,0)] D [] [] [] [] []
MERGE 8466 [(1,0),(0,0)] D [] [8468] [] [] [((0,0),(1,0))]
DISCARD 8467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8468 [(0,0)] HALF_D_PLUS_2 [8466] [] [] [] []
IDLE 8469 [(0,0)] 151 [] [] [] [] []
INJECT_T 8470 [(0,1)] D [] [] [] [] []
MERGE 8471 [(0,1),(0,0)] D [] [8473] [] [] [((0,0),(0,1))]
DISCARD 8472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8473 [(0,0)] HALF_D_PLUS_2 [8471] [] [] [] []
IDLE 8474 [(0,0)] 66 [] [] [] [] []
INJECT_T 8475 [(1,0)] D [] [] [] [] []
MERGE 8476 [(1,0),(0,0)] D [] [8478] [] [] [((0,0),(1,0))]
DISCARD 8477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8478 [(0,0)] HALF_D_PLUS_2 [8476] [] [] [] []
IDLE 8479 [(0,0)] 99 [] [] [] [] []
INJECT_T 8480 [(0,1)] D [] [] [] [] []
MERGE 8481 [(0,1),(0,0)] D [] [8483] [] [] [((0,0),(0,1))]
DISCARD 8482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8483 [(0,0)] HALF_D_PLUS_2 [8481] [] [] [] []
IDLE 8484 [(0,0)] 148 [] [] [] [] []
INJECT_T 8485 [(1,0)] D [] [] [] [] []
MERGE 8486 [(1,0),(0,0)] D [] [8488] [] [] [((0,0),(1,0))]
DISCARD 8487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8488 [(0,0)] HALF_D_PLUS_2 [8486] [] [] [] []
IDLE 8489 [(0,0)] 169 [] [] [] [] []
INJECT_T 8490 [(0,1)] D [] [] [] [] []
MERGE 8491 [(0,1),(0,0)] D [] [8493] [] [] [((0,0),(0,1))]
DISCARD 8492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8493 [(0,0)] HALF_D_PLUS_2 [8491] [] [] [] []
IDLE 8494 [(0,0)] 120 [] [] [] [] []
INJECT_T 8495 [(1,0)] D [] [] [] [] []
MERGE 8496 [(1,0),(0,0)] D [] [8498] [] [] [((0,0),(1,0))]
DISCARD 8497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8498 [(0,0)] HALF_D_PLUS_2 [8496] [] [] [] []
INJECT_T 8499 [(0,1)] D [] [] [] [] []
MERGE 8500 [(0,1),(0,0)] D [] [8502] [] [] [((0,0),(0,1))]
DISCARD 8501 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8502 [(0,0)] HALF_D_PLUS_2 [8500] [] [] [] []
IDLE 8503 [(0,0)] 109 [] [] [] [] []
INJECT_T 8504 [(1,0)] D [] [] [] [] []
MERGE 8505 [(1,0),(0,0)] D [] [8507] [] [] [((0,0),(1,0))]
DISCARD 8506 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8507 [(0,0)] HALF_D_PLUS_2 [8505] [] [] [] []
IDLE 8508 [(0,0)] 133 [] [] [] [] []
INJECT_T 8509 [(0,1)] D [] [] [] [] []
MERGE 8510 [(0,1),(0,0)] D [] [8512] [] [] [((0,0),(0,1))]
DISCARD 8511 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8512 [(0,0)] HALF_D_PLUS_2 [8510] [] [] [] []
IDLE 8513 [(0,0)] 56 [] [] [] [] []
INJECT_T 8514 [(1,0)] D [] [] [] [] []
MERGE 8515 [(1,0),(0,0)] D [] [8517] [] [] [((0,0),(1,0))]
DISCARD 8516 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8517 [(0,0)] HALF_D_PLUS_2 [8515] [] [] [] []
IDLE 8518 [(0,0)] 154 [] [] [] [] []
INJECT_T 8519 [(0,1)] D [] [] [] [] []
MERGE 8520 [(0,1),(0,0)] D [] [8522] [] [] [((0,0),(0,1))]
DISCARD 8521 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8522 [(0,0)] HALF_D_PLUS_2 [8520] [] [] [] []
IDLE 8523 [(0,0)] 155 [] [] [] [] []
INJECT_T 8524 [(1,0)] D [] [] [] [] []
MERGE 8525 [(1,0),(0,0)] D [] [8527] [] [] [((0,0),(1,0))]
DISCARD 8526 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8527 [(0,0)] HALF_D_PLUS_2 [8525] [] [] [] []
IDLE 8528 [(0,0)] 65 [] [] [] [] []
INJECT_T 8529 [(0,1)] D [] [] [] [] []
MERGE 8530 [(0,1),(0,0)] D [] [8532] [] [] [((0,0),(0,1))]
DISCARD 8531 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8532 [(0,0)] HALF_D_PLUS_2 [8530] [] [] [] []
IDLE 8533 [(0,0)] 57 [] [] [] [] []
INJECT_T 8534 [(1,0)] D [] [] [] [] []
MERGE 8535 [(1,0),(0,0)] D [] [8537] [] [] [((0,0),(1,0))]
DISCARD 8536 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8537 [(0,0)] HALF_D_PLUS_2 [8535] [] [] [] []
IDLE 8538 [(0,0)] 172 [] [] [] [] []
INJECT_T 8539 [(0,1)] D [] [] [] [] []
MERGE 8540 [(0,1),(0,0)] D [] [8542] [] [] [((0,0),(0,1))]
DISCARD 8541 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8542 [(0,0)] HALF_D_PLUS_2 [8540] [] [] [] []
IDLE 8543 [(0,0)] 138 [] [] [] [] []
INJECT_T 8544 [(1,0)] D [] [] [] [] []
MERGE 8545 [(1,0),(0,0)] D [] [8547] [] [] [((0,0),(1,0))]
DISCARD 8546 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8547 [(0,0)] HALF_D_PLUS_2 [8545] [] [] [] []
INJECT_T 8548 [(0,1)] D [] [] [] [] []
MERGE 8549 [(0,1),(0,0)] D [] [8551] [] [] [((0,0),(0,1))]
DISCARD 8550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8551 [(0,0)] HALF_D_PLUS_2 [8549] [] [] [] []
IDLE 8552 [(0,0)] 54 [] [] [] [] []
INJECT_T 8553 [(1,0)] D [] [] [] [] []
MERGE 8554 [(1,0),(0,0)] D [] [8556] [] [] [((0,0),(1,0))]
DISCARD 8555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8556 [(0,0)] HALF_D_PLUS_2 [8554] [] [] [] []
IDLE 8557 [(0,0)] 127 [] [] [] [] []
INJECT_T 8558 [(0,1)] D [] [] [] [] []
MERGE 8559 [(0,1),(0,0)] D [] [8561] [] [] [((0,0),(0,1))]
DISCARD 8560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8561 [(0,0)] HALF_D_PLUS_2 [8559] [] [] [] []
IDLE 8562 [(0,0)] 125 [] [] [] [] []
INJECT_T 8563 [(1,0)] D [] [] [] [] []
MERGE 8564 [(1,0),(0,0)] D [] [8566] [] [] [((0,0),(1,0))]
DISCARD 8565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8566 [(0,0)] HALF_D_PLUS_2 [8564] [] [] [] []
IDLE 8567 [(0,0)] 60 [] [] [] [] []
INJECT_T 8568 [(0,1)] D [] [] [] [] []
MERGE 8569 [(0,1),(0,0)] D [] [8571] [] [] [((0,0),(0,1))]
DISCARD 8570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8571 [(0,0)] HALF_D_PLUS_2 [8569] [] [] [] []
IDLE 8572 [(0,0)] 181 [] [] [] [] []
INJECT_T 8573 [(1,0)] D [] [] [] [] []
MERGE 8574 [(1,0),(0,0)] D [] [8576] [] [] [((0,0),(1,0))]
DISCARD 8575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8576 [(0,0)] HALF_D_PLUS_2 [8574] [] [] [] []
IDLE 8577 [(0,0)] 126 [] [] [] [] []
INJECT_T 8578 [(0,1)] D [] [] [] [] []
MERGE 8579 [(0,1),(0,0)] D [] [8581] [] [] [((0,0),(0,1))]
DISCARD 8580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8581 [(0,0)] HALF_D_PLUS_2 [8579] [] [] [] []
IDLE 8582 [(0,0)] 67 [] [] [] [] []
INJECT_T 8583 [(1,0)] D [] [] [] [] []
MERGE 8584 [(1,0),(0,0)] D [] [8586] [] [] [((0,0),(1,0))]
DISCARD 8585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8586 [(0,0)] HALF_D_PLUS_2 [8584] [] [] [] []
IDLE 8587 [(0,0)] 50 [] [] [] [] []
INJECT_T 8588 [(0,1)] D [] [] [] [] []
MERGE 8589 [(0,1),(0,0)] D [] [8591] [] [] [((0,0),(0,1))]
DISCARD 8590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8591 [(0,0)] HALF_D_PLUS_2 [8589] [] [] [] []
IDLE 8592 [(0,0)] 76 [] [] [] [] []
INJECT_T 8593 [(1,0)] D [] [] [] [] []
MERGE 8594 [(1,0),(0,0)] D [] [8596] [] [] [((0,0),(1,0))]
DISCARD 8595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8596 [(0,0)] HALF_D_PLUS_2 [8594] [] [] [] []
IDLE 8597 [(0,0)] 42 [] [] [] [] []
INJECT_T 8598 [(0,1)] D [] [] [] [] []
MERGE 8599 [(0,1),(0,0)] D [] [8601] [] [] [((0,0),(0,1))]
DISCARD 8600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8601 [(0,0)] HALF_D_PLUS_2 [8599] [] [] [] []
IDLE 8602 [(0,0)] 76 [] [] [] [] []
INJECT_T 8603 [(1,0)] D [] [] [] [] []
MERGE 8604 [(1,0),(0,0)] D [] [8606] [] [] [((0,0),(1,0))]
DISCARD 8605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8606 [(0,0)] HALF_D_PLUS_2 [8604] [] [] [] []
IDLE 8607 [(0,0)] 125 [] [] [] [] []
INJECT_T 8608 [(0,1)] D [] [] [] [] []
MERGE 8609 [(0,1),(0,0)] D [] [8611] [] [] [((0,0),(0,1))]
DISCARD 8610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8611 [(0,0)] HALF_D_PLUS_2 [8609] [] [] [] []
IDLE 8612 [(0,0)] 158 [] [] [] [] []
INJECT_T 8613 [(1,0)] D [] [] [] [] []
MERGE 8614 [(1,0),(0,0)] D [] [8616] [] [] [((0,0),(1,0))]
DISCARD 8615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8616 [(0,0)] HALF_D_PLUS_2 [8614] [] [] [] []
IDLE 8617 [(0,0)] 99 [] [] [] [] []
INJECT_T 8618 [(0,1)] D [] [] [] [] []
MERGE 8619 [(0,1),(0,0)] D [] [8621] [] [] [((0,0),(0,1))]
DISCARD 8620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8621 [(0,0)] HALF_D_PLUS_2 [8619] [] [] [] []
IDLE 8622 [(0,0)] 92 [] [] [] [] []
INJECT_T 8623 [(1,0)] D [] [] [] [] []
MERGE 8624 [(1,0),(0,0)] D [] [8626] [] [] [((0,0),(1,0))]
DISCARD 8625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8626 [(0,0)] HALF_D_PLUS_2 [8624] [] [] [] []
IDLE 8627 [(0,0)] 37 [] [] [] [] []
INJECT_T 8628 [(0,1)] D [] [] [] [] []
MERGE 8629 [(0,1),(0,0)] D [] [8631] [] [] [((0,0),(0,1))]
DISCARD 8630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8631 [(0,0)] HALF_D_PLUS_2 [8629] [] [] [] []
IDLE 8632 [(0,0)] 102 [] [] [] [] []
INJECT_T 8633 [(1,0)] D [] [] [] [] []
MERGE 8634 [(1,0),(0,0)] D [] [8636] [] [] [((0,0),(1,0))]
DISCARD 8635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8636 [(0,0)] HALF_D_PLUS_2 [8634] [] [] [] []
IDLE 8637 [(0,0)] 178 [] [] [] [] []
INJECT_T 8638 [(0,1)] D [] [] [] [] []
MERGE 8639 [(0,1),(0,0)] D [] [8641] [] [] [((0,0),(0,1))]
DISCARD 8640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8641 [(0,0)] HALF_D_PLUS_2 [8639] [] [] [] []
IDLE 8642 [(0,0)] 133 [] [] [] [] []
INJECT_T 8643 [(1,0)] D [] [] [] [] []
MERGE 8644 [(1,0),(0,0)] D [] [8646] [] [] [((0,0),(1,0))]
DISCARD 8645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8646 [(0,0)] HALF_D_PLUS_2 [8644] [] [] [] []
IDLE 8647 [(0,0)] 177 [] [] [] [] []
INJECT_T 8648 [(0,1)] D [] [] [] [] []
MERGE 8649 [(0,1),(0,0)] D [] [8651] [] [] [((0,0),(0,1))]
DISCARD 8650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8651 [(0,0)] HALF_D_PLUS_2 [8649] [] [] [] []
IDLE 8652 [(0,0)] 103 [] [] [] [] []
INJECT_T 8653 [(1,0)] D [] [] [] [] []
MERGE 8654 [(1,0),(0,0)] D [] [8656] [] [] [((0,0),(1,0))]
DISCARD 8655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8656 [(0,0)] HALF_D_PLUS_2 [8654] [] [] [] []
IDLE 8657 [(0,0)] 110 [] [] [] [] []
INJECT_T 8658 [(0,1)] D [] [] [] [] []
MERGE 8659 [(0,1),(0,0)] D [] [8661] [] [] [((0,0),(0,1))]
DISCARD 8660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8661 [(0,0)] HALF_D_PLUS_2 [8659] [] [] [] []
IDLE 8662 [(0,0)] 21 [] [] [] [] []
INJECT_T 8663 [(1,0)] D [] [] [] [] []
MERGE 8664 [(1,0),(0,0)] D [] [8666] [] [] [((0,0),(1,0))]
DISCARD 8665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8666 [(0,0)] HALF_D_PLUS_2 [8664] [] [] [] []
IDLE 8667 [(0,0)] 141 [] [] [] [] []
INJECT_T 8668 [(0,1)] D [] [] [] [] []
MERGE 8669 [(0,1),(0,0)] D [] [8671] [] [] [((0,0),(0,1))]
DISCARD 8670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8671 [(0,0)] HALF_D_PLUS_2 [8669] [] [] [] []
IDLE 8672 [(0,0)] 181 [] [] [] [] []
INJECT_T 8673 [(1,0)] D [] [] [] [] []
MERGE 8674 [(1,0),(0,0)] D [] [8676] [] [] [((0,0),(1,0))]
DISCARD 8675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8676 [(0,0)] HALF_D_PLUS_2 [8674] [] [] [] []
IDLE 8677 [(0,0)] 90 [] [] [] [] []
INJECT_T 8678 [(0,1)] D [] [] [] [] []
MERGE 8679 [(0,1),(0,0)] D [] [8681] [] [] [((0,0),(0,1))]
DISCARD 8680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8681 [(0,0)] HALF_D_PLUS_2 [8679] [] [] [] []
IDLE 8682 [(0,0)] 114 [] [] [] [] []
INJECT_T 8683 [(1,0)] D [] [] [] [] []
MERGE 8684 [(1,0),(0,0)] D [] [8686] [] [] [((0,0),(1,0))]
DISCARD 8685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8686 [(0,0)] HALF_D_PLUS_2 [8684] [] [] [] []
IDLE 8687 [(0,0)] 161 [] [] [] [] []
INJECT_T 8688 [(0,1)] D [] [] [] [] []
MERGE 8689 [(0,1),(0,0)] D [] [8691] [] [] [((0,0),(0,1))]
DISCARD 8690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8691 [(0,0)] HALF_D_PLUS_2 [8689] [] [] [] []
IDLE 8692 [(0,0)] 68 [] [] [] [] []
INJECT_T 8693 [(1,0)] D [] [] [] [] []
MERGE 8694 [(1,0),(0,0)] D [] [8696] [] [] [((0,0),(1,0))]
DISCARD 8695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8696 [(0,0)] HALF_D_PLUS_2 [8694] [] [] [] []
IDLE 8697 [(0,0)] 167 [] [] [] [] []
INJECT_T 8698 [(0,1)] D [] [] [] [] []
MERGE 8699 [(0,1),(0,0)] D [] [8701] [] [] [((0,0),(0,1))]
DISCARD 8700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8701 [(0,0)] HALF_D_PLUS_2 [8699] [] [] [] []
IDLE 8702 [(0,0)] 69 [] [] [] [] []
INJECT_T 8703 [(1,0)] D [] [] [] [] []
MERGE 8704 [(1,0),(0,0)] D [] [8706] [] [] [((0,0),(1,0))]
DISCARD 8705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8706 [(0,0)] HALF_D_PLUS_2 [8704] [] [] [] []
IDLE 8707 [(0,0)] 153 [] [] [] [] []
INJECT_T 8708 [(0,1)] D [] [] [] [] []
MERGE 8709 [(0,1),(0,0)] D [] [8711] [] [] [((0,0),(0,1))]
DISCARD 8710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8711 [(0,0)] HALF_D_PLUS_2 [8709] [] [] [] []
IDLE 8712 [(0,0)] 155 [] [] [] [] []
INJECT_T 8713 [(1,0)] D [] [] [] [] []
MERGE 8714 [(1,0),(0,0)] D [] [8716] [] [] [((0,0),(1,0))]
DISCARD 8715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8716 [(0,0)] HALF_D_PLUS_2 [8714] [] [] [] []
IDLE 8717 [(0,0)] 48 [] [] [] [] []
INJECT_T 8718 [(0,1)] D [] [] [] [] []
MERGE 8719 [(0,1),(0,0)] D [] [8721] [] [] [((0,0),(0,1))]
DISCARD 8720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8721 [(0,0)] HALF_D_PLUS_2 [8719] [] [] [] []
IDLE 8722 [(0,0)] 136 [] [] [] [] []
INJECT_T 8723 [(1,0)] D [] [] [] [] []
MERGE 8724 [(1,0),(0,0)] D [] [8726] [] [] [((0,0),(1,0))]
DISCARD 8725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8726 [(0,0)] HALF_D_PLUS_2 [8724] [] [] [] []
IDLE 8727 [(0,0)] 4 [] [] [] [] []
INJECT_T 8728 [(0,1)] D [] [] [] [] []
MERGE 8729 [(0,1),(0,0)] D [] [8731] [] [] [((0,0),(0,1))]
DISCARD 8730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8731 [(0,0)] HALF_D_PLUS_2 [8729] [] [] [] []
IDLE 8732 [(0,0)] 151 [] [] [] [] []
INJECT_T 8733 [(1,0)] D [] [] [] [] []
MERGE 8734 [(1,0),(0,0)] D [] [8736] [] [] [((0,0),(1,0))]
DISCARD 8735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8736 [(0,0)] HALF_D_PLUS_2 [8734] [] [] [] []
IDLE 8737 [(0,0)] 132 [] [] [] [] []
INJECT_T 8738 [(0,1)] D [] [] [] [] []
MERGE 8739 [(0,1),(0,0)] D [] [8741] [] [] [((0,0),(0,1))]
DISCARD 8740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8741 [(0,0)] HALF_D_PLUS_2 [8739] [] [] [] []
IDLE 8742 [(0,0)] 6 [] [] [] [] []
INJECT_T 8743 [(1,0)] D [] [] [] [] []
MERGE 8744 [(1,0),(0,0)] D [] [8746] [] [] [((0,0),(1,0))]
DISCARD 8745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8746 [(0,0)] HALF_D_PLUS_2 [8744] [] [] [] []
IDLE 8747 [(0,0)] 82 [] [] [] [] []
INJECT_T 8748 [(0,1)] D [] [] [] [] []
MERGE 8749 [(0,1),(0,0)] D [] [8751] [] [] [((0,0),(0,1))]
DISCARD 8750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8751 [(0,0)] HALF_D_PLUS_2 [8749] [] [] [] []
IDLE 8752 [(0,0)] 172 [] [] [] [] []
INJECT_T 8753 [(1,0)] D [] [] [] [] []
MERGE 8754 [(1,0),(0,0)] D [] [8756] [] [] [((0,0),(1,0))]
DISCARD 8755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8756 [(0,0)] HALF_D_PLUS_2 [8754] [] [] [] []
IDLE 8757 [(0,0)] 179 [] [] [] [] []
INJECT_T 8758 [(0,1)] D [] [] [] [] []
MERGE 8759 [(0,1),(0,0)] D [] [8761] [] [] [((0,0),(0,1))]
DISCARD 8760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8761 [(0,0)] HALF_D_PLUS_2 [8759] [] [] [] []
IDLE 8762 [(0,0)] 72 [] [] [] [] []
INJECT_T 8763 [(1,0)] D [] [] [] [] []
MERGE 8764 [(1,0),(0,0)] D [] [8766] [] [] [((0,0),(1,0))]
DISCARD 8765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8766 [(0,0)] HALF_D_PLUS_2 [8764] [] [] [] []
IDLE 8767 [(0,0)] 172 [] [] [] [] []
INJECT_T 8768 [(0,1)] D [] [] [] [] []
MERGE 8769 [(0,1),(0,0)] D [] [8771] [] [] [((0,0),(0,1))]
DISCARD 8770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8771 [(0,0)] HALF_D_PLUS_2 [8769] [] [] [] []
IDLE 8772 [(0,0)] 177 [] [] [] [] []
INJECT_T 8773 [(1,0)] D [] [] [] [] []
MERGE 8774 [(1,0),(0,0)] D [] [8776] [] [] [((0,0),(1,0))]
DISCARD 8775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8776 [(0,0)] HALF_D_PLUS_2 [8774] [] [] [] []
IDLE 8777 [(0,0)] 107 [] [] [] [] []
INJECT_T 8778 [(0,1)] D [] [] [] [] []
MERGE 8779 [(0,1),(0,0)] D [] [8781] [] [] [((0,0),(0,1))]
DISCARD 8780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8781 [(0,0)] HALF_D_PLUS_2 [8779] [] [] [] []
IDLE 8782 [(0,0)] 26 [] [] [] [] []
INJECT_T 8783 [(1,0)] D [] [] [] [] []
MERGE 8784 [(1,0),(0,0)] D [] [8786] [] [] [((0,0),(1,0))]
DISCARD 8785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8786 [(0,0)] HALF_D_PLUS_2 [8784] [] [] [] []
IDLE 8787 [(0,0)] 75 [] [] [] [] []
INJECT_T 8788 [(0,1)] D [] [] [] [] []
MERGE 8789 [(0,1),(0,0)] D [] [8791] [] [] [((0,0),(0,1))]
DISCARD 8790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8791 [(0,0)] HALF_D_PLUS_2 [8789] [] [] [] []
IDLE 8792 [(0,0)] 133 [] [] [] [] []
INJECT_T 8793 [(1,0)] D [] [] [] [] []
MERGE 8794 [(1,0),(0,0)] D [] [8796] [] [] [((0,0),(1,0))]
DISCARD 8795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8796 [(0,0)] HALF_D_PLUS_2 [8794] [] [] [] []
IDLE 8797 [(0,0)] 143 [] [] [] [] []
INJECT_T 8798 [(0,1)] D [] [] [] [] []
MERGE 8799 [(0,1),(0,0)] D [] [8801] [] [] [((0,0),(0,1))]
DISCARD 8800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8801 [(0,0)] HALF_D_PLUS_2 [8799] [] [] [] []
IDLE 8802 [(0,0)] 200 [] [] [] [] []
INJECT_T 8803 [(1,0)] D [] [] [] [] []
MERGE 8804 [(1,0),(0,0)] D [] [8806] [] [] [((0,0),(1,0))]
DISCARD 8805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8806 [(0,0)] HALF_D_PLUS_2 [8804] [] [] [] []
IDLE 8807 [(0,0)] 142 [] [] [] [] []
INJECT_T 8808 [(0,1)] D [] [] [] [] []
MERGE 8809 [(0,1),(0,0)] D [] [8811] [] [] [((0,0),(0,1))]
DISCARD 8810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8811 [(0,0)] HALF_D_PLUS_2 [8809] [] [] [] []
IDLE 8812 [(0,0)] 130 [] [] [] [] []
INJECT_T 8813 [(1,0)] D [] [] [] [] []
MERGE 8814 [(1,0),(0,0)] D [] [8816] [] [] [((0,0),(1,0))]
DISCARD 8815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8816 [(0,0)] HALF_D_PLUS_2 [8814] [] [] [] []
IDLE 8817 [(0,0)] 137 [] [] [] [] []
INJECT_T 8818 [(0,1)] D [] [] [] [] []
MERGE 8819 [(0,1),(0,0)] D [] [8821] [] [] [((0,0),(0,1))]
DISCARD 8820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8821 [(0,0)] HALF_D_PLUS_2 [8819] [] [] [] []
IDLE 8822 [(0,0)] 151 [] [] [] [] []
INJECT_T 8823 [(1,0)] D [] [] [] [] []
MERGE 8824 [(1,0),(0,0)] D [] [8826] [] [] [((0,0),(1,0))]
DISCARD 8825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8826 [(0,0)] HALF_D_PLUS_2 [8824] [] [] [] []
IDLE 8827 [(0,0)] 169 [] [] [] [] []
INJECT_T 8828 [(0,1)] D [] [] [] [] []
MERGE 8829 [(0,1),(0,0)] D [] [8831] [] [] [((0,0),(0,1))]
DISCARD 8830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8831 [(0,0)] HALF_D_PLUS_2 [8829] [] [] [] []
IDLE 8832 [(0,0)] 200 [] [] [] [] []
INJECT_T 8833 [(1,0)] D [] [] [] [] []
MERGE 8834 [(1,0),(0,0)] D [] [8836] [] [] [((0,0),(1,0))]
DISCARD 8835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8836 [(0,0)] HALF_D_PLUS_2 [8834] [] [] [] []
IDLE 8837 [(0,0)] 116 [] [] [] [] []
INJECT_T 8838 [(0,1)] D [] [] [] [] []
MERGE 8839 [(0,1),(0,0)] D [] [8841] [] [] [((0,0),(0,1))]
DISCARD 8840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8841 [(0,0)] HALF_D_PLUS_2 [8839] [] [] [] []
IDLE 8842 [(0,0)] 45 [] [] [] [] []
INJECT_T 8843 [(1,0)] D [] [] [] [] []
MERGE 8844 [(1,0),(0,0)] D [] [8846] [] [] [((0,0),(1,0))]
DISCARD 8845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8846 [(0,0)] HALF_D_PLUS_2 [8844] [] [] [] []
IDLE 8847 [(0,0)] 103 [] [] [] [] []
INJECT_T 8848 [(0,1)] D [] [] [] [] []
MERGE 8849 [(0,1),(0,0)] D [] [8851] [] [] [((0,0),(0,1))]
DISCARD 8850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8851 [(0,0)] HALF_D_PLUS_2 [8849] [] [] [] []
IDLE 8852 [(0,0)] 176 [] [] [] [] []
INJECT_T 8853 [(1,0)] D [] [] [] [] []
MERGE 8854 [(1,0),(0,0)] D [] [8856] [] [] [((0,0),(1,0))]
DISCARD 8855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8856 [(0,0)] HALF_D_PLUS_2 [8854] [] [] [] []
IDLE 8857 [(0,0)] 103 [] [] [] [] []
INJECT_T 8858 [(0,1)] D [] [] [] [] []
MERGE 8859 [(0,1),(0,0)] D [] [8861] [] [] [((0,0),(0,1))]
DISCARD 8860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8861 [(0,0)] HALF_D_PLUS_2 [8859] [] [] [] []
IDLE 8862 [(0,0)] 194 [] [] [] [] []
INJECT_T 8863 [(1,0)] D [] [] [] [] []
MERGE 8864 [(1,0),(0,0)] D [] [8866] [] [] [((0,0),(1,0))]
DISCARD 8865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8866 [(0,0)] HALF_D_PLUS_2 [8864] [] [] [] []
IDLE 8867 [(0,0)] 178 [] [] [] [] []
INJECT_T 8868 [(0,1)] D [] [] [] [] []
MERGE 8869 [(0,1),(0,0)] D [] [8871] [] [] [((0,0),(0,1))]
DISCARD 8870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8871 [(0,0)] HALF_D_PLUS_2 [8869] [] [] [] []
IDLE 8872 [(0,0)] 169 [] [] [] [] []
INJECT_T 8873 [(1,0)] D [] [] [] [] []
MERGE 8874 [(1,0),(0,0)] D [] [8876] [] [] [((0,0),(1,0))]
DISCARD 8875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8876 [(0,0)] HALF_D_PLUS_2 [8874] [] [] [] []
IDLE 8877 [(0,0)] 73 [] [] [] [] []
INJECT_T 8878 [(0,1)] D [] [] [] [] []
MERGE 8879 [(0,1),(0,0)] D [] [8881] [] [] [((0,0),(0,1))]
DISCARD 8880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8881 [(0,0)] HALF_D_PLUS_2 [8879] [] [] [] []
IDLE 8882 [(0,0)] 174 [] [] [] [] []
INJECT_T 8883 [(1,0)] D [] [] [] [] []
MERGE 8884 [(1,0),(0,0)] D [] [8886] [] [] [((0,0),(1,0))]
DISCARD 8885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8886 [(0,0)] HALF_D_PLUS_2 [8884] [] [] [] []
IDLE 8887 [(0,0)] 169 [] [] [] [] []
INJECT_T 8888 [(0,1)] D [] [] [] [] []
MERGE 8889 [(0,1),(0,0)] D [] [8891] [] [] [((0,0),(0,1))]
DISCARD 8890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8891 [(0,0)] HALF_D_PLUS_2 [8889] [] [] [] []
IDLE 8892 [(0,0)] 87 [] [] [] [] []
INJECT_T 8893 [(1,0)] D [] [] [] [] []
MERGE 8894 [(1,0),(0,0)] D [] [8896] [] [] [((0,0),(1,0))]
DISCARD 8895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8896 [(0,0)] HALF_D_PLUS_2 [8894] [] [] [] []
IDLE 8897 [(0,0)] 101 [] [] [] [] []
INJECT_T 8898 [(0,1)] D [] [] [] [] []
MERGE 8899 [(0,1),(0,0)] D [] [8901] [] [] [((0,0),(0,1))]
DISCARD 8900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8901 [(0,0)] HALF_D_PLUS_2 [8899] [] [] [] []
IDLE 8902 [(0,0)] 126 [] [] [] [] []
INJECT_T 8903 [(1,0)] D [] [] [] [] []
MERGE 8904 [(1,0),(0,0)] D [] [8906] [] [] [((0,0),(1,0))]
DISCARD 8905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8906 [(0,0)] HALF_D_PLUS_2 [8904] [] [] [] []
IDLE 8907 [(0,0)] 17 [] [] [] [] []
INJECT_T 8908 [(0,1)] D [] [] [] [] []
MERGE 8909 [(0,1),(0,0)] D [] [8911] [] [] [((0,0),(0,1))]
DISCARD 8910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8911 [(0,0)] HALF_D_PLUS_2 [8909] [] [] [] []
INJECT_T 8912 [(1,0)] D [] [] [] [] []
MERGE 8913 [(1,0),(0,0)] D [] [8915] [] [] [((0,0),(1,0))]
DISCARD 8914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8915 [(0,0)] HALF_D_PLUS_2 [8913] [] [] [] []
IDLE 8916 [(0,0)] 90 [] [] [] [] []
INJECT_T 8917 [(0,1)] D [] [] [] [] []
MERGE 8918 [(0,1),(0,0)] D [] [8920] [] [] [((0,0),(0,1))]
DISCARD 8919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8920 [(0,0)] HALF_D_PLUS_2 [8918] [] [] [] []
IDLE 8921 [(0,0)] 121 [] [] [] [] []
INJECT_T 8922 [(1,0)] D [] [] [] [] []
MERGE 8923 [(1,0),(0,0)] D [] [8925] [] [] [((0,0),(1,0))]
DISCARD 8924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8925 [(0,0)] HALF_D_PLUS_2 [8923] [] [] [] []
IDLE 8926 [(0,0)] 58 [] [] [] [] []
INJECT_T 8927 [(0,1)] D [] [] [] [] []
MERGE 8928 [(0,1),(0,0)] D [] [8930] [] [] [((0,0),(0,1))]
DISCARD 8929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8930 [(0,0)] HALF_D_PLUS_2 [8928] [] [] [] []
IDLE 8931 [(0,0)] 176 [] [] [] [] []
INJECT_T 8932 [(1,0)] D [] [] [] [] []
MERGE 8933 [(1,0),(0,0)] D [] [8935] [] [] [((0,0),(1,0))]
DISCARD 8934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8935 [(0,0)] HALF_D_PLUS_2 [8933] [] [] [] []
IDLE 8936 [(0,0)] 106 [] [] [] [] []
INJECT_T 8937 [(0,1)] D [] [] [] [] []
MERGE 8938 [(0,1),(0,0)] D [] [8940] [] [] [((0,0),(0,1))]
DISCARD 8939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8940 [(0,0)] HALF_D_PLUS_2 [8938] [] [] [] []
IDLE 8941 [(0,0)] 4 [] [] [] [] []
INJECT_T 8942 [(1,0)] D [] [] [] [] []
MERGE 8943 [(1,0),(0,0)] D [] [8945] [] [] [((0,0),(1,0))]
DISCARD 8944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8945 [(0,0)] HALF_D_PLUS_2 [8943] [] [] [] []
IDLE 8946 [(0,0)] 171 [] [] [] [] []
INJECT_T 8947 [(0,1)] D [] [] [] [] []
MERGE 8948 [(0,1),(0,0)] D [] [8950] [] [] [((0,0),(0,1))]
DISCARD 8949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8950 [(0,0)] HALF_D_PLUS_2 [8948] [] [] [] []
IDLE 8951 [(0,0)] 100 [] [] [] [] []
INJECT_T 8952 [(1,0)] D [] [] [] [] []
MERGE 8953 [(1,0),(0,0)] D [] [8955] [] [] [((0,0),(1,0))]
DISCARD 8954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8955 [(0,0)] HALF_D_PLUS_2 [8953] [] [] [] []
IDLE 8956 [(0,0)] 36 [] [] [] [] []
INJECT_T 8957 [(0,1)] D [] [] [] [] []
MERGE 8958 [(0,1),(0,0)] D [] [8960] [] [] [((0,0),(0,1))]
DISCARD 8959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8960 [(0,0)] HALF_D_PLUS_2 [8958] [] [] [] []
IDLE 8961 [(0,0)] 118 [] [] [] [] []
INJECT_T 8962 [(1,0)] D [] [] [] [] []
MERGE 8963 [(1,0),(0,0)] D [] [8965] [] [] [((0,0),(1,0))]
DISCARD 8964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8965 [(0,0)] HALF_D_PLUS_2 [8963] [] [] [] []
IDLE 8966 [(0,0)] 95 [] [] [] [] []
INJECT_T 8967 [(0,1)] D [] [] [] [] []
MERGE 8968 [(0,1),(0,0)] D [] [8970] [] [] [((0,0),(0,1))]
DISCARD 8969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8970 [(0,0)] HALF_D_PLUS_2 [8968] [] [] [] []
IDLE 8971 [(0,0)] 9 [] [] [] [] []
INJECT_T 8972 [(1,0)] D [] [] [] [] []
MERGE 8973 [(1,0),(0,0)] D [] [8975] [] [] [((0,0),(1,0))]
DISCARD 8974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8975 [(0,0)] HALF_D_PLUS_2 [8973] [] [] [] []
IDLE 8976 [(0,0)] 117 [] [] [] [] []
INJECT_T 8977 [(0,1)] D [] [] [] [] []
MERGE 8978 [(0,1),(0,0)] D [] [8980] [] [] [((0,0),(0,1))]
DISCARD 8979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8980 [(0,0)] HALF_D_PLUS_2 [8978] [] [] [] []
IDLE 8981 [(0,0)] 139 [] [] [] [] []
INJECT_T 8982 [(1,0)] D [] [] [] [] []
MERGE 8983 [(1,0),(0,0)] D [] [8985] [] [] [((0,0),(1,0))]
DISCARD 8984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8985 [(0,0)] HALF_D_PLUS_2 [8983] [] [] [] []
IDLE 8986 [(0,0)] 154 [] [] [] [] []
INJECT_T 8987 [(0,1)] D [] [] [] [] []
MERGE 8988 [(0,1),(0,0)] D [] [8990] [] [] [((0,0),(0,1))]
DISCARD 8989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 8990 [(0,0)] HALF_D_PLUS_2 [8988] [] [] [] []
IDLE 8991 [(0,0)] 46 [] [] [] [] []
INJECT_T 8992 [(1,0)] D [] [] [] [] []
MERGE 8993 [(1,0),(0,0)] D [] [8995] [] [] [((0,0),(1,0))]
DISCARD 8994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 8995 [(0,0)] HALF_D_PLUS_2 [8993] [] [] [] []
IDLE 8996 [(0,0)] 189 [] [] [] [] []
INJECT_T 8997 [(0,1)] D [] [] [] [] []
MERGE 8998 [(0,1),(0,0)] D [] [9000] [] [] [((0,0),(0,1))]
DISCARD 8999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9000 [(0,0)] HALF_D_PLUS_2 [8998] [] [] [] []
IDLE 9001 [(0,0)] 165 [] [] [] [] []
INJECT_T 9002 [(1,0)] D [] [] [] [] []
MERGE 9003 [(1,0),(0,0)] D [] [9005] [] [] [((0,0),(1,0))]
DISCARD 9004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9005 [(0,0)] HALF_D_PLUS_2 [9003] [] [] [] []
IDLE 9006 [(0,0)] 110 [] [] [] [] []
INJECT_T 9007 [(0,1)] D [] [] [] [] []
MERGE 9008 [(0,1),(0,0)] D [] [9010] [] [] [((0,0),(0,1))]
DISCARD 9009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9010 [(0,0)] HALF_D_PLUS_2 [9008] [] [] [] []
IDLE 9011 [(0,0)] 84 [] [] [] [] []
INJECT_T 9012 [(1,0)] D [] [] [] [] []
MERGE 9013 [(1,0),(0,0)] D [] [9015] [] [] [((0,0),(1,0))]
DISCARD 9014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9015 [(0,0)] HALF_D_PLUS_2 [9013] [] [] [] []
IDLE 9016 [(0,0)] 185 [] [] [] [] []
INJECT_T 9017 [(0,1)] D [] [] [] [] []
MERGE 9018 [(0,1),(0,0)] D [] [9020] [] [] [((0,0),(0,1))]
DISCARD 9019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9020 [(0,0)] HALF_D_PLUS_2 [9018] [] [] [] []
IDLE 9021 [(0,0)] 90 [] [] [] [] []
INJECT_T 9022 [(1,0)] D [] [] [] [] []
MERGE 9023 [(1,0),(0,0)] D [] [9025] [] [] [((0,0),(1,0))]
DISCARD 9024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9025 [(0,0)] HALF_D_PLUS_2 [9023] [] [] [] []
IDLE 9026 [(0,0)] 67 [] [] [] [] []
INJECT_T 9027 [(0,1)] D [] [] [] [] []
MERGE 9028 [(0,1),(0,0)] D [] [9030] [] [] [((0,0),(0,1))]
DISCARD 9029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9030 [(0,0)] HALF_D_PLUS_2 [9028] [] [] [] []
IDLE 9031 [(0,0)] 99 [] [] [] [] []
INJECT_T 9032 [(1,0)] D [] [] [] [] []
MERGE 9033 [(1,0),(0,0)] D [] [9035] [] [] [((0,0),(1,0))]
DISCARD 9034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9035 [(0,0)] HALF_D_PLUS_2 [9033] [] [] [] []
IDLE 9036 [(0,0)] 153 [] [] [] [] []
INJECT_T 9037 [(0,1)] D [] [] [] [] []
MERGE 9038 [(0,1),(0,0)] D [] [9040] [] [] [((0,0),(0,1))]
DISCARD 9039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9040 [(0,0)] HALF_D_PLUS_2 [9038] [] [] [] []
IDLE 9041 [(0,0)] 120 [] [] [] [] []
INJECT_T 9042 [(1,0)] D [] [] [] [] []
MERGE 9043 [(1,0),(0,0)] D [] [9045] [] [] [((0,0),(1,0))]
DISCARD 9044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9045 [(0,0)] HALF_D_PLUS_2 [9043] [] [] [] []
IDLE 9046 [(0,0)] 153 [] [] [] [] []
INJECT_T 9047 [(0,1)] D [] [] [] [] []
MERGE 9048 [(0,1),(0,0)] D [] [9050] [] [] [((0,0),(0,1))]
DISCARD 9049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9050 [(0,0)] HALF_D_PLUS_2 [9048] [] [] [] []
IDLE 9051 [(0,0)] 77 [] [] [] [] []
INJECT_T 9052 [(1,0)] D [] [] [] [] []
MERGE 9053 [(1,0),(0,0)] D [] [9055] [] [] [((0,0),(1,0))]
DISCARD 9054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9055 [(0,0)] HALF_D_PLUS_2 [9053] [] [] [] []
IDLE 9056 [(0,0)] 110 [] [] [] [] []
INJECT_T 9057 [(0,1)] D [] [] [] [] []
MERGE 9058 [(0,1),(0,0)] D [] [9060] [] [] [((0,0),(0,1))]
DISCARD 9059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9060 [(0,0)] HALF_D_PLUS_2 [9058] [] [] [] []
IDLE 9061 [(0,0)] 70 [] [] [] [] []
INJECT_T 9062 [(1,0)] D [] [] [] [] []
MERGE 9063 [(1,0),(0,0)] D [] [9065] [] [] [((0,0),(1,0))]
DISCARD 9064 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9065 [(0,0)] HALF_D_PLUS_2 [9063] [] [] [] []
IDLE 9066 [(0,0)] 34 [] [] [] [] []
INJECT_T 9067 [(0,1)] D [] [] [] [] []
MERGE 9068 [(0,1),(0,0)] D [] [9070] [] [] [((0,0),(0,1))]
DISCARD 9069 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9070 [(0,0)] HALF_D_PLUS_2 [9068] [] [] [] []
IDLE 9071 [(0,0)] 87 [] [] [] [] []
INJECT_T 9072 [(1,0)] D [] [] [] [] []
MERGE 9073 [(1,0),(0,0)] D [] [9075] [] [] [((0,0),(1,0))]
DISCARD 9074 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9075 [(0,0)] HALF_D_PLUS_2 [9073] [] [] [] []
IDLE 9076 [(0,0)] 77 [] [] [] [] []
INJECT_T 9077 [(0,1)] D [] [] [] [] []
MERGE 9078 [(0,1),(0,0)] D [] [9080] [] [] [((0,0),(0,1))]
DISCARD 9079 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9080 [(0,0)] HALF_D_PLUS_2 [9078] [] [] [] []
IDLE 9081 [(0,0)] 175 [] [] [] [] []
INJECT_T 9082 [(1,0)] D [] [] [] [] []
MERGE 9083 [(1,0),(0,0)] D [] [9085] [] [] [((0,0),(1,0))]
DISCARD 9084 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9085 [(0,0)] HALF_D_PLUS_2 [9083] [] [] [] []
IDLE 9086 [(0,0)] 58 [] [] [] [] []
INJECT_T 9087 [(0,1)] D [] [] [] [] []
MERGE 9088 [(0,1),(0,0)] D [] [9090] [] [] [((0,0),(0,1))]
DISCARD 9089 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9090 [(0,0)] HALF_D_PLUS_2 [9088] [] [] [] []
IDLE 9091 [(0,0)] 189 [] [] [] [] []
INJECT_T 9092 [(1,0)] D [] [] [] [] []
MERGE 9093 [(1,0),(0,0)] D [] [9095] [] [] [((0,0),(1,0))]
DISCARD 9094 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9095 [(0,0)] HALF_D_PLUS_2 [9093] [] [] [] []
IDLE 9096 [(0,0)] 194 [] [] [] [] []
INJECT_T 9097 [(0,1)] D [] [] [] [] []
MERGE 9098 [(0,1),(0,0)] D [] [9100] [] [] [((0,0),(0,1))]
DISCARD 9099 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9100 [(0,0)] HALF_D_PLUS_2 [9098] [] [] [] []
IDLE 9101 [(0,0)] 31 [] [] [] [] []
INJECT_T 9102 [(1,0)] D [] [] [] [] []
MERGE 9103 [(1,0),(0,0)] D [] [9105] [] [] [((0,0),(1,0))]
DISCARD 9104 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9105 [(0,0)] HALF_D_PLUS_2 [9103] [] [] [] []
IDLE 9106 [(0,0)] 129 [] [] [] [] []
INJECT_T 9107 [(0,1)] D [] [] [] [] []
MERGE 9108 [(0,1),(0,0)] D [] [9110] [] [] [((0,0),(0,1))]
DISCARD 9109 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9110 [(0,0)] HALF_D_PLUS_2 [9108] [] [] [] []
IDLE 9111 [(0,0)] 144 [] [] [] [] []
INJECT_T 9112 [(1,0)] D [] [] [] [] []
MERGE 9113 [(1,0),(0,0)] D [] [9115] [] [] [((0,0),(1,0))]
DISCARD 9114 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9115 [(0,0)] HALF_D_PLUS_2 [9113] [] [] [] []
IDLE 9116 [(0,0)] 182 [] [] [] [] []
INJECT_T 9117 [(0,1)] D [] [] [] [] []
MERGE 9118 [(0,1),(0,0)] D [] [9120] [] [] [((0,0),(0,1))]
DISCARD 9119 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9120 [(0,0)] HALF_D_PLUS_2 [9118] [] [] [] []
IDLE 9121 [(0,0)] 195 [] [] [] [] []
INJECT_T 9122 [(1,0)] D [] [] [] [] []
MERGE 9123 [(1,0),(0,0)] D [] [9125] [] [] [((0,0),(1,0))]
DISCARD 9124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9125 [(0,0)] HALF_D_PLUS_2 [9123] [] [] [] []
IDLE 9126 [(0,0)] 59 [] [] [] [] []
INJECT_T 9127 [(0,1)] D [] [] [] [] []
MERGE 9128 [(0,1),(0,0)] D [] [9130] [] [] [((0,0),(0,1))]
DISCARD 9129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9130 [(0,0)] HALF_D_PLUS_2 [9128] [] [] [] []
IDLE 9131 [(0,0)] 114 [] [] [] [] []
INJECT_T 9132 [(1,0)] D [] [] [] [] []
MERGE 9133 [(1,0),(0,0)] D [] [9135] [] [] [((0,0),(1,0))]
DISCARD 9134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9135 [(0,0)] HALF_D_PLUS_2 [9133] [] [] [] []
IDLE 9136 [(0,0)] 86 [] [] [] [] []
INJECT_T 9137 [(0,1)] D [] [] [] [] []
MERGE 9138 [(0,1),(0,0)] D [] [9140] [] [] [((0,0),(0,1))]
DISCARD 9139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9140 [(0,0)] HALF_D_PLUS_2 [9138] [] [] [] []
IDLE 9141 [(0,0)] 106 [] [] [] [] []
INJECT_T 9142 [(1,0)] D [] [] [] [] []
MERGE 9143 [(1,0),(0,0)] D [] [9145] [] [] [((0,0),(1,0))]
DISCARD 9144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9145 [(0,0)] HALF_D_PLUS_2 [9143] [] [] [] []
IDLE 9146 [(0,0)] 114 [] [] [] [] []
INJECT_T 9147 [(0,1)] D [] [] [] [] []
MERGE 9148 [(0,1),(0,0)] D [] [9150] [] [] [((0,0),(0,1))]
DISCARD 9149 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9150 [(0,0)] HALF_D_PLUS_2 [9148] [] [] [] []
IDLE 9151 [(0,0)] 126 [] [] [] [] []
INJECT_T 9152 [(1,0)] D [] [] [] [] []
MERGE 9153 [(1,0),(0,0)] D [] [9155] [] [] [((0,0),(1,0))]
DISCARD 9154 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9155 [(0,0)] HALF_D_PLUS_2 [9153] [] [] [] []
IDLE 9156 [(0,0)] 71 [] [] [] [] []
INJECT_T 9157 [(0,1)] D [] [] [] [] []
MERGE 9158 [(0,1),(0,0)] D [] [9160] [] [] [((0,0),(0,1))]
DISCARD 9159 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9160 [(0,0)] HALF_D_PLUS_2 [9158] [] [] [] []
IDLE 9161 [(0,0)] 52 [] [] [] [] []
INJECT_T 9162 [(1,0)] D [] [] [] [] []
MERGE 9163 [(1,0),(0,0)] D [] [9165] [] [] [((0,0),(1,0))]
DISCARD 9164 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9165 [(0,0)] HALF_D_PLUS_2 [9163] [] [] [] []
IDLE 9166 [(0,0)] 91 [] [] [] [] []
INJECT_T 9167 [(0,1)] D [] [] [] [] []
MERGE 9168 [(0,1),(0,0)] D [] [9170] [] [] [((0,0),(0,1))]
DISCARD 9169 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9170 [(0,0)] HALF_D_PLUS_2 [9168] [] [] [] []
IDLE 9171 [(0,0)] 189 [] [] [] [] []
INJECT_T 9172 [(1,0)] D [] [] [] [] []
MERGE 9173 [(1,0),(0,0)] D [] [9175] [] [] [((0,0),(1,0))]
DISCARD 9174 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9175 [(0,0)] HALF_D_PLUS_2 [9173] [] [] [] []
IDLE 9176 [(0,0)] 120 [] [] [] [] []
INJECT_T 9177 [(0,1)] D [] [] [] [] []
MERGE 9178 [(0,1),(0,0)] D [] [9180] [] [] [((0,0),(0,1))]
DISCARD 9179 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9180 [(0,0)] HALF_D_PLUS_2 [9178] [] [] [] []
IDLE 9181 [(0,0)] 155 [] [] [] [] []
INJECT_T 9182 [(1,0)] D [] [] [] [] []
MERGE 9183 [(1,0),(0,0)] D [] [9185] [] [] [((0,0),(1,0))]
DISCARD 9184 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9185 [(0,0)] HALF_D_PLUS_2 [9183] [] [] [] []
IDLE 9186 [(0,0)] 5 [] [] [] [] []
INJECT_T 9187 [(0,1)] D [] [] [] [] []
MERGE 9188 [(0,1),(0,0)] D [] [9190] [] [] [((0,0),(0,1))]
DISCARD 9189 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9190 [(0,0)] HALF_D_PLUS_2 [9188] [] [] [] []
IDLE 9191 [(0,0)] 19 [] [] [] [] []
INJECT_T 9192 [(1,0)] D [] [] [] [] []
MERGE 9193 [(1,0),(0,0)] D [] [9195] [] [] [((0,0),(1,0))]
DISCARD 9194 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9195 [(0,0)] HALF_D_PLUS_2 [9193] [] [] [] []
IDLE 9196 [(0,0)] 68 [] [] [] [] []
INJECT_T 9197 [(0,1)] D [] [] [] [] []
MERGE 9198 [(0,1),(0,0)] D [] [9200] [] [] [((0,0),(0,1))]
DISCARD 9199 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9200 [(0,0)] HALF_D_PLUS_2 [9198] [] [] [] []
IDLE 9201 [(0,0)] 1 [] [] [] [] []
INJECT_T 9202 [(1,0)] D [] [] [] [] []
MERGE 9203 [(1,0),(0,0)] D [] [9205] [] [] [((0,0),(1,0))]
DISCARD 9204 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9205 [(0,0)] HALF_D_PLUS_2 [9203] [] [] [] []
INJECT_T 9206 [(0,1)] D [] [] [] [] []
MERGE 9207 [(0,1),(0,0)] D [] [9209] [] [] [((0,0),(0,1))]
DISCARD 9208 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9209 [(0,0)] HALF_D_PLUS_2 [9207] [] [] [] []
IDLE 9210 [(0,0)] 117 [] [] [] [] []
INJECT_T 9211 [(1,0)] D [] [] [] [] []
MERGE 9212 [(1,0),(0,0)] D [] [9214] [] [] [((0,0),(1,0))]
DISCARD 9213 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9214 [(0,0)] HALF_D_PLUS_2 [9212] [] [] [] []
IDLE 9215 [(0,0)] 96 [] [] [] [] []
INJECT_T 9216 [(0,1)] D [] [] [] [] []
MERGE 9217 [(0,1),(0,0)] D [] [9219] [] [] [((0,0),(0,1))]
DISCARD 9218 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9219 [(0,0)] HALF_D_PLUS_2 [9217] [] [] [] []
IDLE 9220 [(0,0)] 93 [] [] [] [] []
INJECT_T 9221 [(1,0)] D [] [] [] [] []
MERGE 9222 [(1,0),(0,0)] D [] [9224] [] [] [((0,0),(1,0))]
DISCARD 9223 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9224 [(0,0)] HALF_D_PLUS_2 [9222] [] [] [] []
IDLE 9225 [(0,0)] 122 [] [] [] [] []
INJECT_T 9226 [(0,1)] D [] [] [] [] []
MERGE 9227 [(0,1),(0,0)] D [] [9229] [] [] [((0,0),(0,1))]
DISCARD 9228 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9229 [(0,0)] HALF_D_PLUS_2 [9227] [] [] [] []
IDLE 9230 [(0,0)] 165 [] [] [] [] []
INJECT_T 9231 [(1,0)] D [] [] [] [] []
MERGE 9232 [(1,0),(0,0)] D [] [9234] [] [] [((0,0),(1,0))]
DISCARD 9233 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9234 [(0,0)] HALF_D_PLUS_2 [9232] [] [] [] []
IDLE 9235 [(0,0)] 18 [] [] [] [] []
INJECT_T 9236 [(0,1)] D [] [] [] [] []
MERGE 9237 [(0,1),(0,0)] D [] [9239] [] [] [((0,0),(0,1))]
DISCARD 9238 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9239 [(0,0)] HALF_D_PLUS_2 [9237] [] [] [] []
IDLE 9240 [(0,0)] 152 [] [] [] [] []
INJECT_T 9241 [(1,0)] D [] [] [] [] []
MERGE 9242 [(1,0),(0,0)] D [] [9244] [] [] [((0,0),(1,0))]
DISCARD 9243 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9244 [(0,0)] HALF_D_PLUS_2 [9242] [] [] [] []
IDLE 9245 [(0,0)] 48 [] [] [] [] []
INJECT_T 9246 [(0,1)] D [] [] [] [] []
MERGE 9247 [(0,1),(0,0)] D [] [9249] [] [] [((0,0),(0,1))]
DISCARD 9248 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9249 [(0,0)] HALF_D_PLUS_2 [9247] [] [] [] []
IDLE 9250 [(0,0)] 140 [] [] [] [] []
INJECT_T 9251 [(1,0)] D [] [] [] [] []
MERGE 9252 [(1,0),(0,0)] D [] [9254] [] [] [((0,0),(1,0))]
DISCARD 9253 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9254 [(0,0)] HALF_D_PLUS_2 [9252] [] [] [] []
IDLE 9255 [(0,0)] 161 [] [] [] [] []
INJECT_T 9256 [(0,1)] D [] [] [] [] []
MERGE 9257 [(0,1),(0,0)] D [] [9259] [] [] [((0,0),(0,1))]
DISCARD 9258 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9259 [(0,0)] HALF_D_PLUS_2 [9257] [] [] [] []
IDLE 9260 [(0,0)] 198 [] [] [] [] []
INJECT_T 9261 [(1,0)] D [] [] [] [] []
MERGE 9262 [(1,0),(0,0)] D [] [9264] [] [] [((0,0),(1,0))]
DISCARD 9263 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9264 [(0,0)] HALF_D_PLUS_2 [9262] [] [] [] []
IDLE 9265 [(0,0)] 168 [] [] [] [] []
INJECT_T 9266 [(0,1)] D [] [] [] [] []
MERGE 9267 [(0,1),(0,0)] D [] [9269] [] [] [((0,0),(0,1))]
DISCARD 9268 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9269 [(0,0)] HALF_D_PLUS_2 [9267] [] [] [] []
IDLE 9270 [(0,0)] 133 [] [] [] [] []
INJECT_T 9271 [(1,0)] D [] [] [] [] []
MERGE 9272 [(1,0),(0,0)] D [] [9274] [] [] [((0,0),(1,0))]
DISCARD 9273 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9274 [(0,0)] HALF_D_PLUS_2 [9272] [] [] [] []
IDLE 9275 [(0,0)] 77 [] [] [] [] []
INJECT_T 9276 [(0,1)] D [] [] [] [] []
MERGE 9277 [(0,1),(0,0)] D [] [9279] [] [] [((0,0),(0,1))]
DISCARD 9278 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9279 [(0,0)] HALF_D_PLUS_2 [9277] [] [] [] []
IDLE 9280 [(0,0)] 60 [] [] [] [] []
INJECT_T 9281 [(1,0)] D [] [] [] [] []
MERGE 9282 [(1,0),(0,0)] D [] [9284] [] [] [((0,0),(1,0))]
DISCARD 9283 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9284 [(0,0)] HALF_D_PLUS_2 [9282] [] [] [] []
IDLE 9285 [(0,0)] 163 [] [] [] [] []
INJECT_T 9286 [(0,1)] D [] [] [] [] []
MERGE 9287 [(0,1),(0,0)] D [] [9289] [] [] [((0,0),(0,1))]
DISCARD 9288 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9289 [(0,0)] HALF_D_PLUS_2 [9287] [] [] [] []
IDLE 9290 [(0,0)] 35 [] [] [] [] []
INJECT_T 9291 [(1,0)] D [] [] [] [] []
MERGE 9292 [(1,0),(0,0)] D [] [9294] [] [] [((0,0),(1,0))]
DISCARD 9293 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9294 [(0,0)] HALF_D_PLUS_2 [9292] [] [] [] []
IDLE 9295 [(0,0)] 55 [] [] [] [] []
INJECT_T 9296 [(0,1)] D [] [] [] [] []
MERGE 9297 [(0,1),(0,0)] D [] [9299] [] [] [((0,0),(0,1))]
DISCARD 9298 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9299 [(0,0)] HALF_D_PLUS_2 [9297] [] [] [] []
IDLE 9300 [(0,0)] 54 [] [] [] [] []
INJECT_T 9301 [(1,0)] D [] [] [] [] []
MERGE 9302 [(1,0),(0,0)] D [] [9304] [] [] [((0,0),(1,0))]
DISCARD 9303 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9304 [(0,0)] HALF_D_PLUS_2 [9302] [] [] [] []
IDLE 9305 [(0,0)] 141 [] [] [] [] []
INJECT_T 9306 [(0,1)] D [] [] [] [] []
MERGE 9307 [(0,1),(0,0)] D [] [9309] [] [] [((0,0),(0,1))]
DISCARD 9308 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9309 [(0,0)] HALF_D_PLUS_2 [9307] [] [] [] []
IDLE 9310 [(0,0)] 199 [] [] [] [] []
INJECT_T 9311 [(1,0)] D [] [] [] [] []
MERGE 9312 [(1,0),(0,0)] D [] [9314] [] [] [((0,0),(1,0))]
DISCARD 9313 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9314 [(0,0)] HALF_D_PLUS_2 [9312] [] [] [] []
IDLE 9315 [(0,0)] 109 [] [] [] [] []
INJECT_T 9316 [(0,1)] D [] [] [] [] []
MERGE 9317 [(0,1),(0,0)] D [] [9319] [] [] [((0,0),(0,1))]
DISCARD 9318 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9319 [(0,0)] HALF_D_PLUS_2 [9317] [] [] [] []
IDLE 9320 [(0,0)] 178 [] [] [] [] []
INJECT_T 9321 [(1,0)] D [] [] [] [] []
MERGE 9322 [(1,0),(0,0)] D [] [9324] [] [] [((0,0),(1,0))]
DISCARD 9323 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9324 [(0,0)] HALF_D_PLUS_2 [9322] [] [] [] []
IDLE 9325 [(0,0)] 88 [] [] [] [] []
INJECT_T 9326 [(0,1)] D [] [] [] [] []
MERGE 9327 [(0,1),(0,0)] D [] [9329] [] [] [((0,0),(0,1))]
DISCARD 9328 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9329 [(0,0)] HALF_D_PLUS_2 [9327] [] [] [] []
IDLE 9330 [(0,0)] 176 [] [] [] [] []
INJECT_T 9331 [(1,0)] D [] [] [] [] []
MERGE 9332 [(1,0),(0,0)] D [] [9334] [] [] [((0,0),(1,0))]
DISCARD 9333 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9334 [(0,0)] HALF_D_PLUS_2 [9332] [] [] [] []
IDLE 9335 [(0,0)] 131 [] [] [] [] []
INJECT_T 9336 [(0,1)] D [] [] [] [] []
MERGE 9337 [(0,1),(0,0)] D [] [9339] [] [] [((0,0),(0,1))]
DISCARD 9338 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9339 [(0,0)] HALF_D_PLUS_2 [9337] [] [] [] []
IDLE 9340 [(0,0)] 159 [] [] [] [] []
INJECT_T 9341 [(1,0)] D [] [] [] [] []
MERGE 9342 [(1,0),(0,0)] D [] [9344] [] [] [((0,0),(1,0))]
DISCARD 9343 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9344 [(0,0)] HALF_D_PLUS_2 [9342] [] [] [] []
IDLE 9345 [(0,0)] 2 [] [] [] [] []
INJECT_T 9346 [(0,1)] D [] [] [] [] []
MERGE 9347 [(0,1),(0,0)] D [] [9349] [] [] [((0,0),(0,1))]
DISCARD 9348 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9349 [(0,0)] HALF_D_PLUS_2 [9347] [] [] [] []
IDLE 9350 [(0,0)] 177 [] [] [] [] []
INJECT_T 9351 [(1,0)] D [] [] [] [] []
MERGE 9352 [(1,0),(0,0)] D [] [9354] [] [] [((0,0),(1,0))]
DISCARD 9353 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9354 [(0,0)] HALF_D_PLUS_2 [9352] [] [] [] []
IDLE 9355 [(0,0)] 32 [] [] [] [] []
INJECT_T 9356 [(0,1)] D [] [] [] [] []
MERGE 9357 [(0,1),(0,0)] D [] [9359] [] [] [((0,0),(0,1))]
DISCARD 9358 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9359 [(0,0)] HALF_D_PLUS_2 [9357] [] [] [] []
IDLE 9360 [(0,0)] 69 [] [] [] [] []
INJECT_T 9361 [(1,0)] D [] [] [] [] []
MERGE 9362 [(1,0),(0,0)] D [] [9364] [] [] [((0,0),(1,0))]
DISCARD 9363 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9364 [(0,0)] HALF_D_PLUS_2 [9362] [] [] [] []
IDLE 9365 [(0,0)] 59 [] [] [] [] []
INJECT_T 9366 [(0,1)] D [] [] [] [] []
MERGE 9367 [(0,1),(0,0)] D [] [9369] [] [] [((0,0),(0,1))]
DISCARD 9368 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9369 [(0,0)] HALF_D_PLUS_2 [9367] [] [] [] []
IDLE 9370 [(0,0)] 169 [] [] [] [] []
INJECT_T 9371 [(1,0)] D [] [] [] [] []
MERGE 9372 [(1,0),(0,0)] D [] [9374] [] [] [((0,0),(1,0))]
DISCARD 9373 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9374 [(0,0)] HALF_D_PLUS_2 [9372] [] [] [] []
IDLE 9375 [(0,0)] 136 [] [] [] [] []
INJECT_T 9376 [(0,1)] D [] [] [] [] []
MERGE 9377 [(0,1),(0,0)] D [] [9379] [] [] [((0,0),(0,1))]
DISCARD 9378 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9379 [(0,0)] HALF_D_PLUS_2 [9377] [] [] [] []
IDLE 9380 [(0,0)] 33 [] [] [] [] []
INJECT_T 9381 [(1,0)] D [] [] [] [] []
MERGE 9382 [(1,0),(0,0)] D [] [9384] [] [] [((0,0),(1,0))]
DISCARD 9383 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9384 [(0,0)] HALF_D_PLUS_2 [9382] [] [] [] []
IDLE 9385 [(0,0)] 141 [] [] [] [] []
INJECT_T 9386 [(0,1)] D [] [] [] [] []
MERGE 9387 [(0,1),(0,0)] D [] [9389] [] [] [((0,0),(0,1))]
DISCARD 9388 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9389 [(0,0)] HALF_D_PLUS_2 [9387] [] [] [] []
IDLE 9390 [(0,0)] 55 [] [] [] [] []
INJECT_T 9391 [(1,0)] D [] [] [] [] []
MERGE 9392 [(1,0),(0,0)] D [] [9394] [] [] [((0,0),(1,0))]
DISCARD 9393 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9394 [(0,0)] HALF_D_PLUS_2 [9392] [] [] [] []
IDLE 9395 [(0,0)] 136 [] [] [] [] []
INJECT_T 9396 [(0,1)] D [] [] [] [] []
MERGE 9397 [(0,1),(0,0)] D [] [9399] [] [] [((0,0),(0,1))]
DISCARD 9398 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9399 [(0,0)] HALF_D_PLUS_2 [9397] [] [] [] []
IDLE 9400 [(0,0)] 108 [] [] [] [] []
INJECT_T 9401 [(1,0)] D [] [] [] [] []
MERGE 9402 [(1,0),(0,0)] D [] [9404] [] [] [((0,0),(1,0))]
DISCARD 9403 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9404 [(0,0)] HALF_D_PLUS_2 [9402] [] [] [] []
IDLE 9405 [(0,0)] 154 [] [] [] [] []
INJECT_T 9406 [(0,1)] D [] [] [] [] []
MERGE 9407 [(0,1),(0,0)] D [] [9409] [] [] [((0,0),(0,1))]
DISCARD 9408 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9409 [(0,0)] HALF_D_PLUS_2 [9407] [] [] [] []
IDLE 9410 [(0,0)] 180 [] [] [] [] []
INJECT_T 9411 [(1,0)] D [] [] [] [] []
MERGE 9412 [(1,0),(0,0)] D [] [9414] [] [] [((0,0),(1,0))]
DISCARD 9413 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9414 [(0,0)] HALF_D_PLUS_2 [9412] [] [] [] []
IDLE 9415 [(0,0)] 15 [] [] [] [] []
INJECT_T 9416 [(0,1)] D [] [] [] [] []
MERGE 9417 [(0,1),(0,0)] D [] [9419] [] [] [((0,0),(0,1))]
DISCARD 9418 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9419 [(0,0)] HALF_D_PLUS_2 [9417] [] [] [] []
IDLE 9420 [(0,0)] 131 [] [] [] [] []
INJECT_T 9421 [(1,0)] D [] [] [] [] []
MERGE 9422 [(1,0),(0,0)] D [] [9424] [] [] [((0,0),(1,0))]
DISCARD 9423 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9424 [(0,0)] HALF_D_PLUS_2 [9422] [] [] [] []
IDLE 9425 [(0,0)] 21 [] [] [] [] []
INJECT_T 9426 [(0,1)] D [] [] [] [] []
MERGE 9427 [(0,1),(0,0)] D [] [9429] [] [] [((0,0),(0,1))]
DISCARD 9428 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9429 [(0,0)] HALF_D_PLUS_2 [9427] [] [] [] []
IDLE 9430 [(0,0)] 185 [] [] [] [] []
INJECT_T 9431 [(1,0)] D [] [] [] [] []
MERGE 9432 [(1,0),(0,0)] D [] [9434] [] [] [((0,0),(1,0))]
DISCARD 9433 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9434 [(0,0)] HALF_D_PLUS_2 [9432] [] [] [] []
IDLE 9435 [(0,0)] 171 [] [] [] [] []
INJECT_T 9436 [(0,1)] D [] [] [] [] []
MERGE 9437 [(0,1),(0,0)] D [] [9439] [] [] [((0,0),(0,1))]
DISCARD 9438 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9439 [(0,0)] HALF_D_PLUS_2 [9437] [] [] [] []
IDLE 9440 [(0,0)] 190 [] [] [] [] []
INJECT_T 9441 [(1,0)] D [] [] [] [] []
MERGE 9442 [(1,0),(0,0)] D [] [9444] [] [] [((0,0),(1,0))]
DISCARD 9443 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9444 [(0,0)] HALF_D_PLUS_2 [9442] [] [] [] []
IDLE 9445 [(0,0)] 71 [] [] [] [] []
INJECT_T 9446 [(0,1)] D [] [] [] [] []
MERGE 9447 [(0,1),(0,0)] D [] [9449] [] [] [((0,0),(0,1))]
DISCARD 9448 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9449 [(0,0)] HALF_D_PLUS_2 [9447] [] [] [] []
IDLE 9450 [(0,0)] 123 [] [] [] [] []
INJECT_T 9451 [(1,0)] D [] [] [] [] []
MERGE 9452 [(1,0),(0,0)] D [] [9454] [] [] [((0,0),(1,0))]
DISCARD 9453 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9454 [(0,0)] HALF_D_PLUS_2 [9452] [] [] [] []
IDLE 9455 [(0,0)] 114 [] [] [] [] []
INJECT_T 9456 [(0,1)] D [] [] [] [] []
MERGE 9457 [(0,1),(0,0)] D [] [9459] [] [] [((0,0),(0,1))]
DISCARD 9458 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9459 [(0,0)] HALF_D_PLUS_2 [9457] [] [] [] []
IDLE 9460 [(0,0)] 13 [] [] [] [] []
INJECT_T 9461 [(1,0)] D [] [] [] [] []
MERGE 9462 [(1,0),(0,0)] D [] [9464] [] [] [((0,0),(1,0))]
DISCARD 9463 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9464 [(0,0)] HALF_D_PLUS_2 [9462] [] [] [] []
IDLE 9465 [(0,0)] 101 [] [] [] [] []
INJECT_T 9466 [(0,1)] D [] [] [] [] []
MERGE 9467 [(0,1),(0,0)] D [] [9469] [] [] [((0,0),(0,1))]
DISCARD 9468 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9469 [(0,0)] HALF_D_PLUS_2 [9467] [] [] [] []
IDLE 9470 [(0,0)] 104 [] [] [] [] []
INJECT_T 9471 [(1,0)] D [] [] [] [] []
MERGE 9472 [(1,0),(0,0)] D [] [9474] [] [] [((0,0),(1,0))]
DISCARD 9473 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9474 [(0,0)] HALF_D_PLUS_2 [9472] [] [] [] []
IDLE 9475 [(0,0)] 125 [] [] [] [] []
INJECT_T 9476 [(0,1)] D [] [] [] [] []
MERGE 9477 [(0,1),(0,0)] D [] [9479] [] [] [((0,0),(0,1))]
DISCARD 9478 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9479 [(0,0)] HALF_D_PLUS_2 [9477] [] [] [] []
IDLE 9480 [(0,0)] 52 [] [] [] [] []
INJECT_T 9481 [(1,0)] D [] [] [] [] []
MERGE 9482 [(1,0),(0,0)] D [] [9484] [] [] [((0,0),(1,0))]
DISCARD 9483 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9484 [(0,0)] HALF_D_PLUS_2 [9482] [] [] [] []
IDLE 9485 [(0,0)] 15 [] [] [] [] []
INJECT_T 9486 [(0,1)] D [] [] [] [] []
MERGE 9487 [(0,1),(0,0)] D [] [9489] [] [] [((0,0),(0,1))]
DISCARD 9488 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9489 [(0,0)] HALF_D_PLUS_2 [9487] [] [] [] []
IDLE 9490 [(0,0)] 4 [] [] [] [] []
INJECT_T 9491 [(1,0)] D [] [] [] [] []
MERGE 9492 [(1,0),(0,0)] D [] [9494] [] [] [((0,0),(1,0))]
DISCARD 9493 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9494 [(0,0)] HALF_D_PLUS_2 [9492] [] [] [] []
IDLE 9495 [(0,0)] 154 [] [] [] [] []
INJECT_T 9496 [(0,1)] D [] [] [] [] []
MERGE 9497 [(0,1),(0,0)] D [] [9499] [] [] [((0,0),(0,1))]
DISCARD 9498 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9499 [(0,0)] HALF_D_PLUS_2 [9497] [] [] [] []
IDLE 9500 [(0,0)] 142 [] [] [] [] []
INJECT_T 9501 [(1,0)] D [] [] [] [] []
MERGE 9502 [(1,0),(0,0)] D [] [9504] [] [] [((0,0),(1,0))]
DISCARD 9503 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9504 [(0,0)] HALF_D_PLUS_2 [9502] [] [] [] []
IDLE 9505 [(0,0)] 24 [] [] [] [] []
INJECT_T 9506 [(0,1)] D [] [] [] [] []
MERGE 9507 [(0,1),(0,0)] D [] [9509] [] [] [((0,0),(0,1))]
DISCARD 9508 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9509 [(0,0)] HALF_D_PLUS_2 [9507] [] [] [] []
IDLE 9510 [(0,0)] 182 [] [] [] [] []
INJECT_T 9511 [(1,0)] D [] [] [] [] []
MERGE 9512 [(1,0),(0,0)] D [] [9514] [] [] [((0,0),(1,0))]
DISCARD 9513 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9514 [(0,0)] HALF_D_PLUS_2 [9512] [] [] [] []
IDLE 9515 [(0,0)] 136 [] [] [] [] []
INJECT_T 9516 [(0,1)] D [] [] [] [] []
MERGE 9517 [(0,1),(0,0)] D [] [9519] [] [] [((0,0),(0,1))]
DISCARD 9518 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9519 [(0,0)] HALF_D_PLUS_2 [9517] [] [] [] []
IDLE 9520 [(0,0)] 39 [] [] [] [] []
INJECT_T 9521 [(1,0)] D [] [] [] [] []
MERGE 9522 [(1,0),(0,0)] D [] [9524] [] [] [((0,0),(1,0))]
DISCARD 9523 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9524 [(0,0)] HALF_D_PLUS_2 [9522] [] [] [] []
IDLE 9525 [(0,0)] 80 [] [] [] [] []
INJECT_T 9526 [(0,1)] D [] [] [] [] []
MERGE 9527 [(0,1),(0,0)] D [] [9529] [] [] [((0,0),(0,1))]
DISCARD 9528 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9529 [(0,0)] HALF_D_PLUS_2 [9527] [] [] [] []
IDLE 9530 [(0,0)] 193 [] [] [] [] []
INJECT_T 9531 [(1,0)] D [] [] [] [] []
MERGE 9532 [(1,0),(0,0)] D [] [9534] [] [] [((0,0),(1,0))]
DISCARD 9533 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9534 [(0,0)] HALF_D_PLUS_2 [9532] [] [] [] []
IDLE 9535 [(0,0)] 98 [] [] [] [] []
INJECT_T 9536 [(0,1)] D [] [] [] [] []
MERGE 9537 [(0,1),(0,0)] D [] [9539] [] [] [((0,0),(0,1))]
DISCARD 9538 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9539 [(0,0)] HALF_D_PLUS_2 [9537] [] [] [] []
IDLE 9540 [(0,0)] 1 [] [] [] [] []
INJECT_T 9541 [(1,0)] D [] [] [] [] []
MERGE 9542 [(1,0),(0,0)] D [] [9544] [] [] [((0,0),(1,0))]
DISCARD 9543 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9544 [(0,0)] HALF_D_PLUS_2 [9542] [] [] [] []
IDLE 9545 [(0,0)] 135 [] [] [] [] []
INJECT_T 9546 [(0,1)] D [] [] [] [] []
MERGE 9547 [(0,1),(0,0)] D [] [9549] [] [] [((0,0),(0,1))]
DISCARD 9548 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9549 [(0,0)] HALF_D_PLUS_2 [9547] [] [] [] []
IDLE 9550 [(0,0)] 193 [] [] [] [] []
INJECT_T 9551 [(1,0)] D [] [] [] [] []
MERGE 9552 [(1,0),(0,0)] D [] [9554] [] [] [((0,0),(1,0))]
DISCARD 9553 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9554 [(0,0)] HALF_D_PLUS_2 [9552] [] [] [] []
IDLE 9555 [(0,0)] 74 [] [] [] [] []
INJECT_T 9556 [(0,1)] D [] [] [] [] []
MERGE 9557 [(0,1),(0,0)] D [] [9559] [] [] [((0,0),(0,1))]
DISCARD 9558 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9559 [(0,0)] HALF_D_PLUS_2 [9557] [] [] [] []
IDLE 9560 [(0,0)] 169 [] [] [] [] []
INJECT_T 9561 [(1,0)] D [] [] [] [] []
MERGE 9562 [(1,0),(0,0)] D [] [9564] [] [] [((0,0),(1,0))]
DISCARD 9563 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9564 [(0,0)] HALF_D_PLUS_2 [9562] [] [] [] []
IDLE 9565 [(0,0)] 9 [] [] [] [] []
INJECT_T 9566 [(0,1)] D [] [] [] [] []
MERGE 9567 [(0,1),(0,0)] D [] [9569] [] [] [((0,0),(0,1))]
DISCARD 9568 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9569 [(0,0)] HALF_D_PLUS_2 [9567] [] [] [] []
IDLE 9570 [(0,0)] 14 [] [] [] [] []
INJECT_T 9571 [(1,0)] D [] [] [] [] []
MERGE 9572 [(1,0),(0,0)] D [] [9574] [] [] [((0,0),(1,0))]
DISCARD 9573 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9574 [(0,0)] HALF_D_PLUS_2 [9572] [] [] [] []
IDLE 9575 [(0,0)] 193 [] [] [] [] []
INJECT_T 9576 [(0,1)] D [] [] [] [] []
MERGE 9577 [(0,1),(0,0)] D [] [9579] [] [] [((0,0),(0,1))]
DISCARD 9578 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9579 [(0,0)] HALF_D_PLUS_2 [9577] [] [] [] []
IDLE 9580 [(0,0)] 66 [] [] [] [] []
INJECT_T 9581 [(1,0)] D [] [] [] [] []
MERGE 9582 [(1,0),(0,0)] D [] [9584] [] [] [((0,0),(1,0))]
DISCARD 9583 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9584 [(0,0)] HALF_D_PLUS_2 [9582] [] [] [] []
IDLE 9585 [(0,0)] 105 [] [] [] [] []
INJECT_T 9586 [(0,1)] D [] [] [] [] []
MERGE 9587 [(0,1),(0,0)] D [] [9589] [] [] [((0,0),(0,1))]
DISCARD 9588 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9589 [(0,0)] HALF_D_PLUS_2 [9587] [] [] [] []
IDLE 9590 [(0,0)] 51 [] [] [] [] []
INJECT_T 9591 [(1,0)] D [] [] [] [] []
MERGE 9592 [(1,0),(0,0)] D [] [9594] [] [] [((0,0),(1,0))]
DISCARD 9593 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9594 [(0,0)] HALF_D_PLUS_2 [9592] [] [] [] []
IDLE 9595 [(0,0)] 149 [] [] [] [] []
INJECT_T 9596 [(0,1)] D [] [] [] [] []
MERGE 9597 [(0,1),(0,0)] D [] [9599] [] [] [((0,0),(0,1))]
DISCARD 9598 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9599 [(0,0)] HALF_D_PLUS_2 [9597] [] [] [] []
IDLE 9600 [(0,0)] 76 [] [] [] [] []
INJECT_T 9601 [(1,0)] D [] [] [] [] []
MERGE 9602 [(1,0),(0,0)] D [] [9604] [] [] [((0,0),(1,0))]
DISCARD 9603 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9604 [(0,0)] HALF_D_PLUS_2 [9602] [] [] [] []
IDLE 9605 [(0,0)] 106 [] [] [] [] []
INJECT_T 9606 [(0,1)] D [] [] [] [] []
MERGE 9607 [(0,1),(0,0)] D [] [9609] [] [] [((0,0),(0,1))]
DISCARD 9608 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9609 [(0,0)] HALF_D_PLUS_2 [9607] [] [] [] []
IDLE 9610 [(0,0)] 186 [] [] [] [] []
INJECT_T 9611 [(1,0)] D [] [] [] [] []
MERGE 9612 [(1,0),(0,0)] D [] [9614] [] [] [((0,0),(1,0))]
DISCARD 9613 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9614 [(0,0)] HALF_D_PLUS_2 [9612] [] [] [] []
IDLE 9615 [(0,0)] 164 [] [] [] [] []
INJECT_T 9616 [(0,1)] D [] [] [] [] []
MERGE 9617 [(0,1),(0,0)] D [] [9619] [] [] [((0,0),(0,1))]
DISCARD 9618 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9619 [(0,0)] HALF_D_PLUS_2 [9617] [] [] [] []
IDLE 9620 [(0,0)] 195 [] [] [] [] []
INJECT_T 9621 [(1,0)] D [] [] [] [] []
MERGE 9622 [(1,0),(0,0)] D [] [9624] [] [] [((0,0),(1,0))]
DISCARD 9623 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9624 [(0,0)] HALF_D_PLUS_2 [9622] [] [] [] []
IDLE 9625 [(0,0)] 113 [] [] [] [] []
INJECT_T 9626 [(0,1)] D [] [] [] [] []
MERGE 9627 [(0,1),(0,0)] D [] [9629] [] [] [((0,0),(0,1))]
DISCARD 9628 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9629 [(0,0)] HALF_D_PLUS_2 [9627] [] [] [] []
IDLE 9630 [(0,0)] 6 [] [] [] [] []
INJECT_T 9631 [(1,0)] D [] [] [] [] []
MERGE 9632 [(1,0),(0,0)] D [] [9634] [] [] [((0,0),(1,0))]
DISCARD 9633 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9634 [(0,0)] HALF_D_PLUS_2 [9632] [] [] [] []
IDLE 9635 [(0,0)] 24 [] [] [] [] []
INJECT_T 9636 [(0,1)] D [] [] [] [] []
MERGE 9637 [(0,1),(0,0)] D [] [9639] [] [] [((0,0),(0,1))]
DISCARD 9638 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9639 [(0,0)] HALF_D_PLUS_2 [9637] [] [] [] []
IDLE 9640 [(0,0)] 57 [] [] [] [] []
INJECT_T 9641 [(1,0)] D [] [] [] [] []
MERGE 9642 [(1,0),(0,0)] D [] [9644] [] [] [((0,0),(1,0))]
DISCARD 9643 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9644 [(0,0)] HALF_D_PLUS_2 [9642] [] [] [] []
IDLE 9645 [(0,0)] 129 [] [] [] [] []
INJECT_T 9646 [(0,1)] D [] [] [] [] []
MERGE 9647 [(0,1),(0,0)] D [] [9649] [] [] [((0,0),(0,1))]
DISCARD 9648 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9649 [(0,0)] HALF_D_PLUS_2 [9647] [] [] [] []
IDLE 9650 [(0,0)] 185 [] [] [] [] []
INJECT_T 9651 [(1,0)] D [] [] [] [] []
MERGE 9652 [(1,0),(0,0)] D [] [9654] [] [] [((0,0),(1,0))]
DISCARD 9653 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9654 [(0,0)] HALF_D_PLUS_2 [9652] [] [] [] []
IDLE 9655 [(0,0)] 34 [] [] [] [] []
INJECT_T 9656 [(0,1)] D [] [] [] [] []
MERGE 9657 [(0,1),(0,0)] D [] [9659] [] [] [((0,0),(0,1))]
DISCARD 9658 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9659 [(0,0)] HALF_D_PLUS_2 [9657] [] [] [] []
IDLE 9660 [(0,0)] 22 [] [] [] [] []
INJECT_T 9661 [(1,0)] D [] [] [] [] []
MERGE 9662 [(1,0),(0,0)] D [] [9664] [] [] [((0,0),(1,0))]
DISCARD 9663 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9664 [(0,0)] HALF_D_PLUS_2 [9662] [] [] [] []
IDLE 9665 [(0,0)] 165 [] [] [] [] []
INJECT_T 9666 [(0,1)] D [] [] [] [] []
MERGE 9667 [(0,1),(0,0)] D [] [9669] [] [] [((0,0),(0,1))]
DISCARD 9668 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9669 [(0,0)] HALF_D_PLUS_2 [9667] [] [] [] []
IDLE 9670 [(0,0)] 119 [] [] [] [] []
INJECT_T 9671 [(1,0)] D [] [] [] [] []
MERGE 9672 [(1,0),(0,0)] D [] [9674] [] [] [((0,0),(1,0))]
DISCARD 9673 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9674 [(0,0)] HALF_D_PLUS_2 [9672] [] [] [] []
IDLE 9675 [(0,0)] 136 [] [] [] [] []
INJECT_T 9676 [(0,1)] D [] [] [] [] []
MERGE 9677 [(0,1),(0,0)] D [] [9679] [] [] [((0,0),(0,1))]
DISCARD 9678 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9679 [(0,0)] HALF_D_PLUS_2 [9677] [] [] [] []
IDLE 9680 [(0,0)] 64 [] [] [] [] []
INJECT_T 9681 [(1,0)] D [] [] [] [] []
MERGE 9682 [(1,0),(0,0)] D [] [9684] [] [] [((0,0),(1,0))]
DISCARD 9683 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9684 [(0,0)] HALF_D_PLUS_2 [9682] [] [] [] []
IDLE 9685 [(0,0)] 188 [] [] [] [] []
INJECT_T 9686 [(0,1)] D [] [] [] [] []
MERGE 9687 [(0,1),(0,0)] D [] [9689] [] [] [((0,0),(0,1))]
DISCARD 9688 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9689 [(0,0)] HALF_D_PLUS_2 [9687] [] [] [] []
IDLE 9690 [(0,0)] 125 [] [] [] [] []
INJECT_T 9691 [(1,0)] D [] [] [] [] []
MERGE 9692 [(1,0),(0,0)] D [] [9694] [] [] [((0,0),(1,0))]
DISCARD 9693 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9694 [(0,0)] HALF_D_PLUS_2 [9692] [] [] [] []
IDLE 9695 [(0,0)] 126 [] [] [] [] []
INJECT_T 9696 [(0,1)] D [] [] [] [] []
MERGE 9697 [(0,1),(0,0)] D [] [9699] [] [] [((0,0),(0,1))]
DISCARD 9698 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9699 [(0,0)] HALF_D_PLUS_2 [9697] [] [] [] []
IDLE 9700 [(0,0)] 167 [] [] [] [] []
INJECT_T 9701 [(1,0)] D [] [] [] [] []
MERGE 9702 [(1,0),(0,0)] D [] [9704] [] [] [((0,0),(1,0))]
DISCARD 9703 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9704 [(0,0)] HALF_D_PLUS_2 [9702] [] [] [] []
IDLE 9705 [(0,0)] 45 [] [] [] [] []
INJECT_T 9706 [(0,1)] D [] [] [] [] []
MERGE 9707 [(0,1),(0,0)] D [] [9709] [] [] [((0,0),(0,1))]
DISCARD 9708 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9709 [(0,0)] HALF_D_PLUS_2 [9707] [] [] [] []
IDLE 9710 [(0,0)] 139 [] [] [] [] []
INJECT_T 9711 [(1,0)] D [] [] [] [] []
MERGE 9712 [(1,0),(0,0)] D [] [9714] [] [] [((0,0),(1,0))]
DISCARD 9713 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9714 [(0,0)] HALF_D_PLUS_2 [9712] [] [] [] []
IDLE 9715 [(0,0)] 111 [] [] [] [] []
INJECT_T 9716 [(0,1)] D [] [] [] [] []
MERGE 9717 [(0,1),(0,0)] D [] [9719] [] [] [((0,0),(0,1))]
DISCARD 9718 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9719 [(0,0)] HALF_D_PLUS_2 [9717] [] [] [] []
IDLE 9720 [(0,0)] 100 [] [] [] [] []
INJECT_T 9721 [(1,0)] D [] [] [] [] []
MERGE 9722 [(1,0),(0,0)] D [] [9724] [] [] [((0,0),(1,0))]
DISCARD 9723 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9724 [(0,0)] HALF_D_PLUS_2 [9722] [] [] [] []
IDLE 9725 [(0,0)] 155 [] [] [] [] []
INJECT_T 9726 [(0,1)] D [] [] [] [] []
MERGE 9727 [(0,1),(0,0)] D [] [9729] [] [] [((0,0),(0,1))]
DISCARD 9728 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9729 [(0,0)] HALF_D_PLUS_2 [9727] [] [] [] []
IDLE 9730 [(0,0)] 55 [] [] [] [] []
INJECT_T 9731 [(1,0)] D [] [] [] [] []
MERGE 9732 [(1,0),(0,0)] D [] [9734] [] [] [((0,0),(1,0))]
DISCARD 9733 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9734 [(0,0)] HALF_D_PLUS_2 [9732] [] [] [] []
IDLE 9735 [(0,0)] 143 [] [] [] [] []
INJECT_T 9736 [(0,1)] D [] [] [] [] []
MERGE 9737 [(0,1),(0,0)] D [] [9739] [] [] [((0,0),(0,1))]
DISCARD 9738 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9739 [(0,0)] HALF_D_PLUS_2 [9737] [] [] [] []
IDLE 9740 [(0,0)] 161 [] [] [] [] []
INJECT_T 9741 [(1,0)] D [] [] [] [] []
MERGE 9742 [(1,0),(0,0)] D [] [9744] [] [] [((0,0),(1,0))]
DISCARD 9743 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9744 [(0,0)] HALF_D_PLUS_2 [9742] [] [] [] []
IDLE 9745 [(0,0)] 68 [] [] [] [] []
INJECT_T 9746 [(0,1)] D [] [] [] [] []
MERGE 9747 [(0,1),(0,0)] D [] [9749] [] [] [((0,0),(0,1))]
DISCARD 9748 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9749 [(0,0)] HALF_D_PLUS_2 [9747] [] [] [] []
IDLE 9750 [(0,0)] 48 [] [] [] [] []
INJECT_T 9751 [(1,0)] D [] [] [] [] []
MERGE 9752 [(1,0),(0,0)] D [] [9754] [] [] [((0,0),(1,0))]
DISCARD 9753 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9754 [(0,0)] HALF_D_PLUS_2 [9752] [] [] [] []
IDLE 9755 [(0,0)] 131 [] [] [] [] []
INJECT_T 9756 [(0,1)] D [] [] [] [] []
MERGE 9757 [(0,1),(0,0)] D [] [9759] [] [] [((0,0),(0,1))]
DISCARD 9758 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9759 [(0,0)] HALF_D_PLUS_2 [9757] [] [] [] []
IDLE 9760 [(0,0)] 49 [] [] [] [] []
INJECT_T 9761 [(1,0)] D [] [] [] [] []
MERGE 9762 [(1,0),(0,0)] D [] [9764] [] [] [((0,0),(1,0))]
DISCARD 9763 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9764 [(0,0)] HALF_D_PLUS_2 [9762] [] [] [] []
IDLE 9765 [(0,0)] 187 [] [] [] [] []
INJECT_T 9766 [(0,1)] D [] [] [] [] []
MERGE 9767 [(0,1),(0,0)] D [] [9769] [] [] [((0,0),(0,1))]
DISCARD 9768 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9769 [(0,0)] HALF_D_PLUS_2 [9767] [] [] [] []
IDLE 9770 [(0,0)] 17 [] [] [] [] []
INJECT_T 9771 [(1,0)] D [] [] [] [] []
MERGE 9772 [(1,0),(0,0)] D [] [9774] [] [] [((0,0),(1,0))]
DISCARD 9773 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9774 [(0,0)] HALF_D_PLUS_2 [9772] [] [] [] []
IDLE 9775 [(0,0)] 137 [] [] [] [] []
INJECT_T 9776 [(0,1)] D [] [] [] [] []
MERGE 9777 [(0,1),(0,0)] D [] [9779] [] [] [((0,0),(0,1))]
DISCARD 9778 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9779 [(0,0)] HALF_D_PLUS_2 [9777] [] [] [] []
IDLE 9780 [(0,0)] 90 [] [] [] [] []
INJECT_T 9781 [(1,0)] D [] [] [] [] []
MERGE 9782 [(1,0),(0,0)] D [] [9784] [] [] [((0,0),(1,0))]
DISCARD 9783 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9784 [(0,0)] HALF_D_PLUS_2 [9782] [] [] [] []
IDLE 9785 [(0,0)] 73 [] [] [] [] []
INJECT_T 9786 [(0,1)] D [] [] [] [] []
MERGE 9787 [(0,1),(0,0)] D [] [9789] [] [] [((0,0),(0,1))]
DISCARD 9788 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9789 [(0,0)] HALF_D_PLUS_2 [9787] [] [] [] []
IDLE 9790 [(0,0)] 111 [] [] [] [] []
INJECT_T 9791 [(1,0)] D [] [] [] [] []
MERGE 9792 [(1,0),(0,0)] D [] [9794] [] [] [((0,0),(1,0))]
DISCARD 9793 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9794 [(0,0)] HALF_D_PLUS_2 [9792] [] [] [] []
IDLE 9795 [(0,0)] 183 [] [] [] [] []
INJECT_T 9796 [(0,1)] D [] [] [] [] []
MERGE 9797 [(0,1),(0,0)] D [] [9799] [] [] [((0,0),(0,1))]
DISCARD 9798 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9799 [(0,0)] HALF_D_PLUS_2 [9797] [] [] [] []
IDLE 9800 [(0,0)] 29 [] [] [] [] []
INJECT_T 9801 [(1,0)] D [] [] [] [] []
MERGE 9802 [(1,0),(0,0)] D [] [9804] [] [] [((0,0),(1,0))]
DISCARD 9803 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9804 [(0,0)] HALF_D_PLUS_2 [9802] [] [] [] []
IDLE 9805 [(0,0)] 166 [] [] [] [] []
INJECT_T 9806 [(0,1)] D [] [] [] [] []
MERGE 9807 [(0,1),(0,0)] D [] [9809] [] [] [((0,0),(0,1))]
DISCARD 9808 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9809 [(0,0)] HALF_D_PLUS_2 [9807] [] [] [] []
IDLE 9810 [(0,0)] 83 [] [] [] [] []
INJECT_T 9811 [(1,0)] D [] [] [] [] []
MERGE 9812 [(1,0),(0,0)] D [] [9814] [] [] [((0,0),(1,0))]
DISCARD 9813 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9814 [(0,0)] HALF_D_PLUS_2 [9812] [] [] [] []
IDLE 9815 [(0,0)] 171 [] [] [] [] []
INJECT_T 9816 [(0,1)] D [] [] [] [] []
MERGE 9817 [(0,1),(0,0)] D [] [9819] [] [] [((0,0),(0,1))]
DISCARD 9818 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9819 [(0,0)] HALF_D_PLUS_2 [9817] [] [] [] []
IDLE 9820 [(0,0)] 152 [] [] [] [] []
INJECT_T 9821 [(1,0)] D [] [] [] [] []
MERGE 9822 [(1,0),(0,0)] D [] [9824] [] [] [((0,0),(1,0))]
DISCARD 9823 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9824 [(0,0)] HALF_D_PLUS_2 [9822] [] [] [] []
IDLE 9825 [(0,0)] 21 [] [] [] [] []
INJECT_T 9826 [(0,1)] D [] [] [] [] []
MERGE 9827 [(0,1),(0,0)] D [] [9829] [] [] [((0,0),(0,1))]
DISCARD 9828 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9829 [(0,0)] HALF_D_PLUS_2 [9827] [] [] [] []
IDLE 9830 [(0,0)] 44 [] [] [] [] []
INJECT_T 9831 [(1,0)] D [] [] [] [] []
MERGE 9832 [(1,0),(0,0)] D [] [9834] [] [] [((0,0),(1,0))]
DISCARD 9833 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9834 [(0,0)] HALF_D_PLUS_2 [9832] [] [] [] []
IDLE 9835 [(0,0)] 58 [] [] [] [] []
INJECT_T 9836 [(0,1)] D [] [] [] [] []
MERGE 9837 [(0,1),(0,0)] D [] [9839] [] [] [((0,0),(0,1))]
DISCARD 9838 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9839 [(0,0)] HALF_D_PLUS_2 [9837] [] [] [] []
IDLE 9840 [(0,0)] 17 [] [] [] [] []
INJECT_T 9841 [(1,0)] D [] [] [] [] []
MERGE 9842 [(1,0),(0,0)] D [] [9844] [] [] [((0,0),(1,0))]
DISCARD 9843 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9844 [(0,0)] HALF_D_PLUS_2 [9842] [] [] [] []
IDLE 9845 [(0,0)] 158 [] [] [] [] []
INJECT_T 9846 [(0,1)] D [] [] [] [] []
MERGE 9847 [(0,1),(0,0)] D [] [9849] [] [] [((0,0),(0,1))]
DISCARD 9848 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9849 [(0,0)] HALF_D_PLUS_2 [9847] [] [] [] []
IDLE 9850 [(0,0)] 104 [] [] [] [] []
INJECT_T 9851 [(1,0)] D [] [] [] [] []
MERGE 9852 [(1,0),(0,0)] D [] [9854] [] [] [((0,0),(1,0))]
DISCARD 9853 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9854 [(0,0)] HALF_D_PLUS_2 [9852] [] [] [] []
IDLE 9855 [(0,0)] 55 [] [] [] [] []
INJECT_T 9856 [(0,1)] D [] [] [] [] []
MERGE 9857 [(0,1),(0,0)] D [] [9859] [] [] [((0,0),(0,1))]
DISCARD 9858 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9859 [(0,0)] HALF_D_PLUS_2 [9857] [] [] [] []
IDLE 9860 [(0,0)] 149 [] [] [] [] []
INJECT_T 9861 [(1,0)] D [] [] [] [] []
MERGE 9862 [(1,0),(0,0)] D [] [9864] [] [] [((0,0),(1,0))]
DISCARD 9863 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9864 [(0,0)] HALF_D_PLUS_2 [9862] [] [] [] []
IDLE 9865 [(0,0)] 14 [] [] [] [] []
INJECT_T 9866 [(0,1)] D [] [] [] [] []
MERGE 9867 [(0,1),(0,0)] D [] [9869] [] [] [((0,0),(0,1))]
DISCARD 9868 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9869 [(0,0)] HALF_D_PLUS_2 [9867] [] [] [] []
IDLE 9870 [(0,0)] 7 [] [] [] [] []
INJECT_T 9871 [(1,0)] D [] [] [] [] []
MERGE 9872 [(1,0),(0,0)] D [] [9874] [] [] [((0,0),(1,0))]
DISCARD 9873 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9874 [(0,0)] HALF_D_PLUS_2 [9872] [] [] [] []
IDLE 9875 [(0,0)] 137 [] [] [] [] []
INJECT_T 9876 [(0,1)] D [] [] [] [] []
MERGE 9877 [(0,1),(0,0)] D [] [9879] [] [] [((0,0),(0,1))]
DISCARD 9878 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9879 [(0,0)] HALF_D_PLUS_2 [9877] [] [] [] []
IDLE 9880 [(0,0)] 151 [] [] [] [] []
INJECT_T 9881 [(1,0)] D [] [] [] [] []
MERGE 9882 [(1,0),(0,0)] D [] [9884] [] [] [((0,0),(1,0))]
DISCARD 9883 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9884 [(0,0)] HALF_D_PLUS_2 [9882] [] [] [] []
IDLE 9885 [(0,0)] 160 [] [] [] [] []
INJECT_T 9886 [(0,1)] D [] [] [] [] []
MERGE 9887 [(0,1),(0,0)] D [] [9889] [] [] [((0,0),(0,1))]
DISCARD 9888 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9889 [(0,0)] HALF_D_PLUS_2 [9887] [] [] [] []
IDLE 9890 [(0,0)] 118 [] [] [] [] []
INJECT_T 9891 [(1,0)] D [] [] [] [] []
MERGE 9892 [(1,0),(0,0)] D [] [9894] [] [] [((0,0),(1,0))]
DISCARD 9893 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9894 [(0,0)] HALF_D_PLUS_2 [9892] [] [] [] []
IDLE 9895 [(0,0)] 128 [] [] [] [] []
INJECT_T 9896 [(0,1)] D [] [] [] [] []
MERGE 9897 [(0,1),(0,0)] D [] [9899] [] [] [((0,0),(0,1))]
DISCARD 9898 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9899 [(0,0)] HALF_D_PLUS_2 [9897] [] [] [] []
IDLE 9900 [(0,0)] 37 [] [] [] [] []
INJECT_T 9901 [(1,0)] D [] [] [] [] []
MERGE 9902 [(1,0),(0,0)] D [] [9904] [] [] [((0,0),(1,0))]
DISCARD 9903 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9904 [(0,0)] HALF_D_PLUS_2 [9902] [] [] [] []
IDLE 9905 [(0,0)] 69 [] [] [] [] []
INJECT_T 9906 [(0,1)] D [] [] [] [] []
MERGE 9907 [(0,1),(0,0)] D [] [9909] [] [] [((0,0),(0,1))]
DISCARD 9908 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9909 [(0,0)] HALF_D_PLUS_2 [9907] [] [] [] []
IDLE 9910 [(0,0)] 27 [] [] [] [] []
INJECT_T 9911 [(1,0)] D [] [] [] [] []
MERGE 9912 [(1,0),(0,0)] D [] [9914] [] [] [((0,0),(1,0))]
DISCARD 9913 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9914 [(0,0)] HALF_D_PLUS_2 [9912] [] [] [] []
IDLE 9915 [(0,0)] 112 [] [] [] [] []
INJECT_T 9916 [(0,1)] D [] [] [] [] []
MERGE 9917 [(0,1),(0,0)] D [] [9919] [] [] [((0,0),(0,1))]
DISCARD 9918 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9919 [(0,0)] HALF_D_PLUS_2 [9917] [] [] [] []
IDLE 9920 [(0,0)] 136 [] [] [] [] []
INJECT_T 9921 [(1,0)] D [] [] [] [] []
MERGE 9922 [(1,0),(0,0)] D [] [9924] [] [] [((0,0),(1,0))]
DISCARD 9923 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9924 [(0,0)] HALF_D_PLUS_2 [9922] [] [] [] []
IDLE 9925 [(0,0)] 4 [] [] [] [] []
INJECT_T 9926 [(0,1)] D [] [] [] [] []
MERGE 9927 [(0,1),(0,0)] D [] [9929] [] [] [((0,0),(0,1))]
DISCARD 9928 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9929 [(0,0)] HALF_D_PLUS_2 [9927] [] [] [] []
IDLE 9930 [(0,0)] 34 [] [] [] [] []
INJECT_T 9931 [(1,0)] D [] [] [] [] []
MERGE 9932 [(1,0),(0,0)] D [] [9934] [] [] [((0,0),(1,0))]
DISCARD 9933 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9934 [(0,0)] HALF_D_PLUS_2 [9932] [] [] [] []
IDLE 9935 [(0,0)] 113 [] [] [] [] []
INJECT_T 9936 [(0,1)] D [] [] [] [] []
MERGE 9937 [(0,1),(0,0)] D [] [9939] [] [] [((0,0),(0,1))]
DISCARD 9938 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9939 [(0,0)] HALF_D_PLUS_2 [9937] [] [] [] []
IDLE 9940 [(0,0)] 115 [] [] [] [] []
INJECT_T 9941 [(1,0)] D [] [] [] [] []
MERGE 9942 [(1,0),(0,0)] D [] [9944] [] [] [((0,0),(1,0))]
DISCARD 9943 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9944 [(0,0)] HALF_D_PLUS_2 [9942] [] [] [] []
IDLE 9945 [(0,0)] 172 [] [] [] [] []
INJECT_T 9946 [(0,1)] D [] [] [] [] []
MERGE 9947 [(0,1),(0,0)] D [] [9949] [] [] [((0,0),(0,1))]
DISCARD 9948 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9949 [(0,0)] HALF_D_PLUS_2 [9947] [] [] [] []
IDLE 9950 [(0,0)] 147 [] [] [] [] []
INJECT_T 9951 [(1,0)] D [] [] [] [] []
MERGE 9952 [(1,0),(0,0)] D [] [9954] [] [] [((0,0),(1,0))]
DISCARD 9953 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9954 [(0,0)] HALF_D_PLUS_2 [9952] [] [] [] []
IDLE 9955 [(0,0)] 15 [] [] [] [] []
INJECT_T 9956 [(0,1)] D [] [] [] [] []
MERGE 9957 [(0,1),(0,0)] D [] [9959] [] [] [((0,0),(0,1))]
DISCARD 9958 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9959 [(0,0)] HALF_D_PLUS_2 [9957] [] [] [] []
IDLE 9960 [(0,0)] 19 [] [] [] [] []
INJECT_T 9961 [(1,0)] D [] [] [] [] []
MERGE 9962 [(1,0),(0,0)] D [] [9964] [] [] [((0,0),(1,0))]
DISCARD 9963 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9964 [(0,0)] HALF_D_PLUS_2 [9962] [] [] [] []
IDLE 9965 [(0,0)] 77 [] [] [] [] []
INJECT_T 9966 [(0,1)] D [] [] [] [] []
MERGE 9967 [(0,1),(0,0)] D [] [9969] [] [] [((0,0),(0,1))]
DISCARD 9968 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9969 [(0,0)] HALF_D_PLUS_2 [9967] [] [] [] []
IDLE 9970 [(0,0)] 14 [] [] [] [] []
INJECT_T 9971 [(1,0)] D [] [] [] [] []
MERGE 9972 [(1,0),(0,0)] D [] [9974] [] [] [((0,0),(1,0))]
DISCARD 9973 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9974 [(0,0)] HALF_D_PLUS_2 [9972] [] [] [] []
IDLE 9975 [(0,0)] 33 [] [] [] [] []
INJECT_T 9976 [(0,1)] D [] [] [] [] []
MERGE 9977 [(0,1),(0,0)] D [] [9979] [] [] [((0,0),(0,1))]
DISCARD 9978 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9979 [(0,0)] HALF_D_PLUS_2 [9977] [] [] [] []
IDLE 9980 [(0,0)] 52 [] [] [] [] []
INJECT_T 9981 [(1,0)] D [] [] [] [] []
MERGE 9982 [(1,0),(0,0)] D [] [9984] [] [] [((0,0),(1,0))]
DISCARD 9983 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9984 [(0,0)] HALF_D_PLUS_2 [9982] [] [] [] []
IDLE 9985 [(0,0)] 76 [] [] [] [] []
INJECT_T 9986 [(0,1)] D [] [] [] [] []
MERGE 9987 [(0,1),(0,0)] D [] [9989] [] [] [((0,0),(0,1))]
DISCARD 9988 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9989 [(0,0)] HALF_D_PLUS_2 [9987] [] [] [] []
IDLE 9990 [(0,0)] 149 [] [] [] [] []
INJECT_T 9991 [(1,0)] D [] [] [] [] []
MERGE 9992 [(1,0),(0,0)] D [] [9994] [] [] [((0,0),(1,0))]
DISCARD 9993 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 9994 [(0,0)] HALF_D_PLUS_2 [9992] [] [] [] []
IDLE 9995 [(0,0)] 2 [] [] [] [] []
INJECT_T 9996 [(0,1)] D [] [] [] [] []
MERGE 9997 [(0,1),(0,0)] D [] [9999] [] [] [((0,0),(0,1))]
DISCARD 9998 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 9999 [(0,0)] HALF_D_PLUS_2 [9997] [] [] [] []
IDLE 10000 [(0,0)] 103 [] [] [] [] []
INJECT_T 10001 [(1,0)] D [] [] [] [] []
MERGE 10002 [(1,0),(0,0)] D [] [10004] [] [] [((0,0),(1,0))]
DISCARD 10003 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10004 [(0,0)] HALF_D_PLUS_2 [10002] [] [] [] []
IDLE 10005 [(0,0)] 166 [] [] [] [] []
INJECT_T 10006 [(0,1)] D [] [] [] [] []
MERGE 10007 [(0,1),(0,0)] D [] [10009] [] [] [((0,0),(0,1))]
DISCARD 10008 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10009 [(0,0)] HALF_D_PLUS_2 [10007] [] [] [] []
IDLE 10010 [(0,0)] 155 [] [] [] [] []
INJECT_T 10011 [(1,0)] D [] [] [] [] []
MERGE 10012 [(1,0),(0,0)] D [] [10014] [] [] [((0,0),(1,0))]
DISCARD 10013 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10014 [(0,0)] HALF_D_PLUS_2 [10012] [] [] [] []
IDLE 10015 [(0,0)] 99 [] [] [] [] []
INJECT_T 10016 [(0,1)] D [] [] [] [] []
MERGE 10017 [(0,1),(0,0)] D [] [10019] [] [] [((0,0),(0,1))]
DISCARD 10018 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10019 [(0,0)] HALF_D_PLUS_2 [10017] [] [] [] []
IDLE 10020 [(0,0)] 65 [] [] [] [] []
INJECT_T 10021 [(1,0)] D [] [] [] [] []
MERGE 10022 [(1,0),(0,0)] D [] [10024] [] [] [((0,0),(1,0))]
DISCARD 10023 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10024 [(0,0)] HALF_D_PLUS_2 [10022] [] [] [] []
IDLE 10025 [(0,0)] 87 [] [] [] [] []
INJECT_T 10026 [(0,1)] D [] [] [] [] []
MERGE 10027 [(0,1),(0,0)] D [] [10029] [] [] [((0,0),(0,1))]
DISCARD 10028 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10029 [(0,0)] HALF_D_PLUS_2 [10027] [] [] [] []
IDLE 10030 [(0,0)] 113 [] [] [] [] []
INJECT_T 10031 [(1,0)] D [] [] [] [] []
MERGE 10032 [(1,0),(0,0)] D [] [10034] [] [] [((0,0),(1,0))]
DISCARD 10033 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10034 [(0,0)] HALF_D_PLUS_2 [10032] [] [] [] []
IDLE 10035 [(0,0)] 120 [] [] [] [] []
INJECT_T 10036 [(0,1)] D [] [] [] [] []
MERGE 10037 [(0,1),(0,0)] D [] [10039] [] [] [((0,0),(0,1))]
DISCARD 10038 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10039 [(0,0)] HALF_D_PLUS_2 [10037] [] [] [] []
IDLE 10040 [(0,0)] 191 [] [] [] [] []
INJECT_T 10041 [(1,0)] D [] [] [] [] []
MERGE 10042 [(1,0),(0,0)] D [] [10044] [] [] [((0,0),(1,0))]
DISCARD 10043 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10044 [(0,0)] HALF_D_PLUS_2 [10042] [] [] [] []
IDLE 10045 [(0,0)] 170 [] [] [] [] []
INJECT_T 10046 [(0,1)] D [] [] [] [] []
MERGE 10047 [(0,1),(0,0)] D [] [10049] [] [] [((0,0),(0,1))]
DISCARD 10048 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10049 [(0,0)] HALF_D_PLUS_2 [10047] [] [] [] []
IDLE 10050 [(0,0)] 146 [] [] [] [] []
INJECT_T 10051 [(1,0)] D [] [] [] [] []
MERGE 10052 [(1,0),(0,0)] D [] [10054] [] [] [((0,0),(1,0))]
DISCARD 10053 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10054 [(0,0)] HALF_D_PLUS_2 [10052] [] [] [] []
IDLE 10055 [(0,0)] 58 [] [] [] [] []
INJECT_T 10056 [(0,1)] D [] [] [] [] []
MERGE 10057 [(0,1),(0,0)] D [] [10059] [] [] [((0,0),(0,1))]
DISCARD 10058 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10059 [(0,0)] HALF_D_PLUS_2 [10057] [] [] [] []
IDLE 10060 [(0,0)] 121 [] [] [] [] []
INJECT_T 10061 [(1,0)] D [] [] [] [] []
MERGE 10062 [(1,0),(0,0)] D [] [10064] [] [] [((0,0),(1,0))]
DISCARD 10063 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10064 [(0,0)] HALF_D_PLUS_2 [10062] [] [] [] []
IDLE 10065 [(0,0)] 53 [] [] [] [] []
INJECT_T 10066 [(0,1)] D [] [] [] [] []
MERGE 10067 [(0,1),(0,0)] D [] [10069] [] [] [((0,0),(0,1))]
DISCARD 10068 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10069 [(0,0)] HALF_D_PLUS_2 [10067] [] [] [] []
IDLE 10070 [(0,0)] 93 [] [] [] [] []
INJECT_T 10071 [(1,0)] D [] [] [] [] []
MERGE 10072 [(1,0),(0,0)] D [] [10074] [] [] [((0,0),(1,0))]
DISCARD 10073 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10074 [(0,0)] HALF_D_PLUS_2 [10072] [] [] [] []
IDLE 10075 [(0,0)] 9 [] [] [] [] []
INJECT_T 10076 [(0,1)] D [] [] [] [] []
MERGE 10077 [(0,1),(0,0)] D [] [10079] [] [] [((0,0),(0,1))]
DISCARD 10078 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10079 [(0,0)] HALF_D_PLUS_2 [10077] [] [] [] []
IDLE 10080 [(0,0)] 53 [] [] [] [] []
INJECT_T 10081 [(1,0)] D [] [] [] [] []
MERGE 10082 [(1,0),(0,0)] D [] [10084] [] [] [((0,0),(1,0))]
DISCARD 10083 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10084 [(0,0)] HALF_D_PLUS_2 [10082] [] [] [] []
IDLE 10085 [(0,0)] 53 [] [] [] [] []
INJECT_T 10086 [(0,1)] D [] [] [] [] []
MERGE 10087 [(0,1),(0,0)] D [] [10089] [] [] [((0,0),(0,1))]
DISCARD 10088 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10089 [(0,0)] HALF_D_PLUS_2 [10087] [] [] [] []
IDLE 10090 [(0,0)] 130 [] [] [] [] []
INJECT_T 10091 [(1,0)] D [] [] [] [] []
MERGE 10092 [(1,0),(0,0)] D [] [10094] [] [] [((0,0),(1,0))]
DISCARD 10093 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10094 [(0,0)] HALF_D_PLUS_2 [10092] [] [] [] []
IDLE 10095 [(0,0)] 13 [] [] [] [] []
INJECT_T 10096 [(0,1)] D [] [] [] [] []
MERGE 10097 [(0,1),(0,0)] D [] [10099] [] [] [((0,0),(0,1))]
DISCARD 10098 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10099 [(0,0)] HALF_D_PLUS_2 [10097] [] [] [] []
IDLE 10100 [(0,0)] 56 [] [] [] [] []
INJECT_T 10101 [(1,0)] D [] [] [] [] []
MERGE 10102 [(1,0),(0,0)] D [] [10104] [] [] [((0,0),(1,0))]
DISCARD 10103 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10104 [(0,0)] HALF_D_PLUS_2 [10102] [] [] [] []
IDLE 10105 [(0,0)] 8 [] [] [] [] []
INJECT_T 10106 [(0,1)] D [] [] [] [] []
MERGE 10107 [(0,1),(0,0)] D [] [10109] [] [] [((0,0),(0,1))]
DISCARD 10108 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10109 [(0,0)] HALF_D_PLUS_2 [10107] [] [] [] []
IDLE 10110 [(0,0)] 38 [] [] [] [] []
INJECT_T 10111 [(1,0)] D [] [] [] [] []
MERGE 10112 [(1,0),(0,0)] D [] [10114] [] [] [((0,0),(1,0))]
DISCARD 10113 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10114 [(0,0)] HALF_D_PLUS_2 [10112] [] [] [] []
IDLE 10115 [(0,0)] 111 [] [] [] [] []
INJECT_T 10116 [(0,1)] D [] [] [] [] []
MERGE 10117 [(0,1),(0,0)] D [] [10119] [] [] [((0,0),(0,1))]
DISCARD 10118 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10119 [(0,0)] HALF_D_PLUS_2 [10117] [] [] [] []
IDLE 10120 [(0,0)] 52 [] [] [] [] []
INJECT_T 10121 [(1,0)] D [] [] [] [] []
MERGE 10122 [(1,0),(0,0)] D [] [10124] [] [] [((0,0),(1,0))]
DISCARD 10123 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10124 [(0,0)] HALF_D_PLUS_2 [10122] [] [] [] []
IDLE 10125 [(0,0)] 36 [] [] [] [] []
INJECT_T 10126 [(0,1)] D [] [] [] [] []
MERGE 10127 [(0,1),(0,0)] D [] [10129] [] [] [((0,0),(0,1))]
DISCARD 10128 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10129 [(0,0)] HALF_D_PLUS_2 [10127] [] [] [] []
IDLE 10130 [(0,0)] 150 [] [] [] [] []
INJECT_T 10131 [(1,0)] D [] [] [] [] []
MERGE 10132 [(1,0),(0,0)] D [] [10134] [] [] [((0,0),(1,0))]
DISCARD 10133 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10134 [(0,0)] HALF_D_PLUS_2 [10132] [] [] [] []
IDLE 10135 [(0,0)] 14 [] [] [] [] []
INJECT_T 10136 [(0,1)] D [] [] [] [] []
MERGE 10137 [(0,1),(0,0)] D [] [10139] [] [] [((0,0),(0,1))]
DISCARD 10138 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10139 [(0,0)] HALF_D_PLUS_2 [10137] [] [] [] []
IDLE 10140 [(0,0)] 26 [] [] [] [] []
INJECT_T 10141 [(1,0)] D [] [] [] [] []
MERGE 10142 [(1,0),(0,0)] D [] [10144] [] [] [((0,0),(1,0))]
DISCARD 10143 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10144 [(0,0)] HALF_D_PLUS_2 [10142] [] [] [] []
IDLE 10145 [(0,0)] 184 [] [] [] [] []
INJECT_T 10146 [(0,1)] D [] [] [] [] []
MERGE 10147 [(0,1),(0,0)] D [] [10149] [] [] [((0,0),(0,1))]
DISCARD 10148 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10149 [(0,0)] HALF_D_PLUS_2 [10147] [] [] [] []
IDLE 10150 [(0,0)] 194 [] [] [] [] []
INJECT_T 10151 [(1,0)] D [] [] [] [] []
MERGE 10152 [(1,0),(0,0)] D [] [10154] [] [] [((0,0),(1,0))]
DISCARD 10153 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10154 [(0,0)] HALF_D_PLUS_2 [10152] [] [] [] []
IDLE 10155 [(0,0)] 29 [] [] [] [] []
INJECT_T 10156 [(0,1)] D [] [] [] [] []
MERGE 10157 [(0,1),(0,0)] D [] [10159] [] [] [((0,0),(0,1))]
DISCARD 10158 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10159 [(0,0)] HALF_D_PLUS_2 [10157] [] [] [] []
IDLE 10160 [(0,0)] 163 [] [] [] [] []
INJECT_T 10161 [(1,0)] D [] [] [] [] []
MERGE 10162 [(1,0),(0,0)] D [] [10164] [] [] [((0,0),(1,0))]
DISCARD 10163 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10164 [(0,0)] HALF_D_PLUS_2 [10162] [] [] [] []
IDLE 10165 [(0,0)] 19 [] [] [] [] []
INJECT_T 10166 [(0,1)] D [] [] [] [] []
MERGE 10167 [(0,1),(0,0)] D [] [10169] [] [] [((0,0),(0,1))]
DISCARD 10168 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10169 [(0,0)] HALF_D_PLUS_2 [10167] [] [] [] []
IDLE 10170 [(0,0)] 92 [] [] [] [] []
INJECT_T 10171 [(1,0)] D [] [] [] [] []
MERGE 10172 [(1,0),(0,0)] D [] [10174] [] [] [((0,0),(1,0))]
DISCARD 10173 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10174 [(0,0)] HALF_D_PLUS_2 [10172] [] [] [] []
IDLE 10175 [(0,0)] 195 [] [] [] [] []
INJECT_T 10176 [(0,1)] D [] [] [] [] []
MERGE 10177 [(0,1),(0,0)] D [] [10179] [] [] [((0,0),(0,1))]
DISCARD 10178 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10179 [(0,0)] HALF_D_PLUS_2 [10177] [] [] [] []
IDLE 10180 [(0,0)] 94 [] [] [] [] []
INJECT_T 10181 [(1,0)] D [] [] [] [] []
MERGE 10182 [(1,0),(0,0)] D [] [10184] [] [] [((0,0),(1,0))]
DISCARD 10183 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10184 [(0,0)] HALF_D_PLUS_2 [10182] [] [] [] []
IDLE 10185 [(0,0)] 134 [] [] [] [] []
INJECT_T 10186 [(0,1)] D [] [] [] [] []
MERGE 10187 [(0,1),(0,0)] D [] [10189] [] [] [((0,0),(0,1))]
DISCARD 10188 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10189 [(0,0)] HALF_D_PLUS_2 [10187] [] [] [] []
IDLE 10190 [(0,0)] 183 [] [] [] [] []
INJECT_T 10191 [(1,0)] D [] [] [] [] []
MERGE 10192 [(1,0),(0,0)] D [] [10194] [] [] [((0,0),(1,0))]
DISCARD 10193 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10194 [(0,0)] HALF_D_PLUS_2 [10192] [] [] [] []
IDLE 10195 [(0,0)] 145 [] [] [] [] []
INJECT_T 10196 [(0,1)] D [] [] [] [] []
MERGE 10197 [(0,1),(0,0)] D [] [10199] [] [] [((0,0),(0,1))]
DISCARD 10198 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10199 [(0,0)] HALF_D_PLUS_2 [10197] [] [] [] []
IDLE 10200 [(0,0)] 4 [] [] [] [] []
INJECT_T 10201 [(1,0)] D [] [] [] [] []
MERGE 10202 [(1,0),(0,0)] D [] [10204] [] [] [((0,0),(1,0))]
DISCARD 10203 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10204 [(0,0)] HALF_D_PLUS_2 [10202] [] [] [] []
IDLE 10205 [(0,0)] 113 [] [] [] [] []
INJECT_T 10206 [(0,1)] D [] [] [] [] []
MERGE 10207 [(0,1),(0,0)] D [] [10209] [] [] [((0,0),(0,1))]
DISCARD 10208 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10209 [(0,0)] HALF_D_PLUS_2 [10207] [] [] [] []
IDLE 10210 [(0,0)] 24 [] [] [] [] []
INJECT_T 10211 [(1,0)] D [] [] [] [] []
MERGE 10212 [(1,0),(0,0)] D [] [10214] [] [] [((0,0),(1,0))]
DISCARD 10213 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10214 [(0,0)] HALF_D_PLUS_2 [10212] [] [] [] []
IDLE 10215 [(0,0)] 14 [] [] [] [] []
INJECT_T 10216 [(0,1)] D [] [] [] [] []
MERGE 10217 [(0,1),(0,0)] D [] [10219] [] [] [((0,0),(0,1))]
DISCARD 10218 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10219 [(0,0)] HALF_D_PLUS_2 [10217] [] [] [] []
IDLE 10220 [(0,0)] 164 [] [] [] [] []
INJECT_T 10221 [(1,0)] D [] [] [] [] []
MERGE 10222 [(1,0),(0,0)] D [] [10224] [] [] [((0,0),(1,0))]
DISCARD 10223 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10224 [(0,0)] HALF_D_PLUS_2 [10222] [] [] [] []
IDLE 10225 [(0,0)] 169 [] [] [] [] []
INJECT_T 10226 [(0,1)] D [] [] [] [] []
MERGE 10227 [(0,1),(0,0)] D [] [10229] [] [] [((0,0),(0,1))]
DISCARD 10228 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10229 [(0,0)] HALF_D_PLUS_2 [10227] [] [] [] []
IDLE 10230 [(0,0)] 169 [] [] [] [] []
INJECT_T 10231 [(1,0)] D [] [] [] [] []
MERGE 10232 [(1,0),(0,0)] D [] [10234] [] [] [((0,0),(1,0))]
DISCARD 10233 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10234 [(0,0)] HALF_D_PLUS_2 [10232] [] [] [] []
IDLE 10235 [(0,0)] 84 [] [] [] [] []
INJECT_T 10236 [(0,1)] D [] [] [] [] []
MERGE 10237 [(0,1),(0,0)] D [] [10239] [] [] [((0,0),(0,1))]
DISCARD 10238 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10239 [(0,0)] HALF_D_PLUS_2 [10237] [] [] [] []
IDLE 10240 [(0,0)] 86 [] [] [] [] []
INJECT_T 10241 [(1,0)] D [] [] [] [] []
MERGE 10242 [(1,0),(0,0)] D [] [10244] [] [] [((0,0),(1,0))]
DISCARD 10243 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10244 [(0,0)] HALF_D_PLUS_2 [10242] [] [] [] []
IDLE 10245 [(0,0)] 78 [] [] [] [] []
INJECT_T 10246 [(0,1)] D [] [] [] [] []
MERGE 10247 [(0,1),(0,0)] D [] [10249] [] [] [((0,0),(0,1))]
DISCARD 10248 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10249 [(0,0)] HALF_D_PLUS_2 [10247] [] [] [] []
IDLE 10250 [(0,0)] 169 [] [] [] [] []
INJECT_T 10251 [(1,0)] D [] [] [] [] []
MERGE 10252 [(1,0),(0,0)] D [] [10254] [] [] [((0,0),(1,0))]
DISCARD 10253 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10254 [(0,0)] HALF_D_PLUS_2 [10252] [] [] [] []
IDLE 10255 [(0,0)] 27 [] [] [] [] []
INJECT_T 10256 [(0,1)] D [] [] [] [] []
MERGE 10257 [(0,1),(0,0)] D [] [10259] [] [] [((0,0),(0,1))]
DISCARD 10258 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10259 [(0,0)] HALF_D_PLUS_2 [10257] [] [] [] []
IDLE 10260 [(0,0)] 181 [] [] [] [] []
INJECT_T 10261 [(1,0)] D [] [] [] [] []
MERGE 10262 [(1,0),(0,0)] D [] [10264] [] [] [((0,0),(1,0))]
DISCARD 10263 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10264 [(0,0)] HALF_D_PLUS_2 [10262] [] [] [] []
IDLE 10265 [(0,0)] 22 [] [] [] [] []
INJECT_T 10266 [(0,1)] D [] [] [] [] []
MERGE 10267 [(0,1),(0,0)] D [] [10269] [] [] [((0,0),(0,1))]
DISCARD 10268 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10269 [(0,0)] HALF_D_PLUS_2 [10267] [] [] [] []
IDLE 10270 [(0,0)] 64 [] [] [] [] []
INJECT_T 10271 [(1,0)] D [] [] [] [] []
MERGE 10272 [(1,0),(0,0)] D [] [10274] [] [] [((0,0),(1,0))]
DISCARD 10273 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10274 [(0,0)] HALF_D_PLUS_2 [10272] [] [] [] []
IDLE 10275 [(0,0)] 104 [] [] [] [] []
INJECT_T 10276 [(0,1)] D [] [] [] [] []
MERGE 10277 [(0,1),(0,0)] D [] [10279] [] [] [((0,0),(0,1))]
DISCARD 10278 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10279 [(0,0)] HALF_D_PLUS_2 [10277] [] [] [] []
IDLE 10280 [(0,0)] 1 [] [] [] [] []
INJECT_T 10281 [(1,0)] D [] [] [] [] []
MERGE 10282 [(1,0),(0,0)] D [] [10284] [] [] [((0,0),(1,0))]
DISCARD 10283 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10284 [(0,0)] HALF_D_PLUS_2 [10282] [] [] [] []
IDLE 10285 [(0,0)] 114 [] [] [] [] []
INJECT_T 10286 [(0,1)] D [] [] [] [] []
MERGE 10287 [(0,1),(0,0)] D [] [10289] [] [] [((0,0),(0,1))]
DISCARD 10288 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10289 [(0,0)] HALF_D_PLUS_2 [10287] [] [] [] []
INJECT_T 10290 [(1,0)] D [] [] [] [] []
MERGE 10291 [(1,0),(0,0)] D [] [10293] [] [] [((0,0),(1,0))]
DISCARD 10292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10293 [(0,0)] HALF_D_PLUS_2 [10291] [] [] [] []
IDLE 10294 [(0,0)] 104 [] [] [] [] []
INJECT_T 10295 [(0,1)] D [] [] [] [] []
MERGE 10296 [(0,1),(0,0)] D [] [10298] [] [] [((0,0),(0,1))]
DISCARD 10297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10298 [(0,0)] HALF_D_PLUS_2 [10296] [] [] [] []
IDLE 10299 [(0,0)] 36 [] [] [] [] []
INJECT_T 10300 [(1,0)] D [] [] [] [] []
MERGE 10301 [(1,0),(0,0)] D [] [10303] [] [] [((0,0),(1,0))]
DISCARD 10302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10303 [(0,0)] HALF_D_PLUS_2 [10301] [] [] [] []
IDLE 10304 [(0,0)] 123 [] [] [] [] []
INJECT_T 10305 [(0,1)] D [] [] [] [] []
MERGE 10306 [(0,1),(0,0)] D [] [10308] [] [] [((0,0),(0,1))]
DISCARD 10307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10308 [(0,0)] HALF_D_PLUS_2 [10306] [] [] [] []
IDLE 10309 [(0,0)] 102 [] [] [] [] []
INJECT_T 10310 [(1,0)] D [] [] [] [] []
MERGE 10311 [(1,0),(0,0)] D [] [10313] [] [] [((0,0),(1,0))]
DISCARD 10312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10313 [(0,0)] HALF_D_PLUS_2 [10311] [] [] [] []
IDLE 10314 [(0,0)] 176 [] [] [] [] []
INJECT_T 10315 [(0,1)] D [] [] [] [] []
MERGE 10316 [(0,1),(0,0)] D [] [10318] [] [] [((0,0),(0,1))]
DISCARD 10317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10318 [(0,0)] HALF_D_PLUS_2 [10316] [] [] [] []
IDLE 10319 [(0,0)] 104 [] [] [] [] []
INJECT_T 10320 [(1,0)] D [] [] [] [] []
MERGE 10321 [(1,0),(0,0)] D [] [10323] [] [] [((0,0),(1,0))]
DISCARD 10322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10323 [(0,0)] HALF_D_PLUS_2 [10321] [] [] [] []
IDLE 10324 [(0,0)] 101 [] [] [] [] []
INJECT_T 10325 [(0,1)] D [] [] [] [] []
MERGE 10326 [(0,1),(0,0)] D [] [10328] [] [] [((0,0),(0,1))]
DISCARD 10327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10328 [(0,0)] HALF_D_PLUS_2 [10326] [] [] [] []
IDLE 10329 [(0,0)] 74 [] [] [] [] []
INJECT_T 10330 [(1,0)] D [] [] [] [] []
MERGE 10331 [(1,0),(0,0)] D [] [10333] [] [] [((0,0),(1,0))]
DISCARD 10332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10333 [(0,0)] HALF_D_PLUS_2 [10331] [] [] [] []
IDLE 10334 [(0,0)] 76 [] [] [] [] []
INJECT_T 10335 [(0,1)] D [] [] [] [] []
MERGE 10336 [(0,1),(0,0)] D [] [10338] [] [] [((0,0),(0,1))]
DISCARD 10337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10338 [(0,0)] HALF_D_PLUS_2 [10336] [] [] [] []
IDLE 10339 [(0,0)] 126 [] [] [] [] []
INJECT_T 10340 [(1,0)] D [] [] [] [] []
MERGE 10341 [(1,0),(0,0)] D [] [10343] [] [] [((0,0),(1,0))]
DISCARD 10342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10343 [(0,0)] HALF_D_PLUS_2 [10341] [] [] [] []
IDLE 10344 [(0,0)] 51 [] [] [] [] []
INJECT_T 10345 [(0,1)] D [] [] [] [] []
MERGE 10346 [(0,1),(0,0)] D [] [10348] [] [] [((0,0),(0,1))]
DISCARD 10347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10348 [(0,0)] HALF_D_PLUS_2 [10346] [] [] [] []
IDLE 10349 [(0,0)] 46 [] [] [] [] []
INJECT_T 10350 [(1,0)] D [] [] [] [] []
MERGE 10351 [(1,0),(0,0)] D [] [10353] [] [] [((0,0),(1,0))]
DISCARD 10352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10353 [(0,0)] HALF_D_PLUS_2 [10351] [] [] [] []
IDLE 10354 [(0,0)] 61 [] [] [] [] []
INJECT_T 10355 [(0,1)] D [] [] [] [] []
MERGE 10356 [(0,1),(0,0)] D [] [10358] [] [] [((0,0),(0,1))]
DISCARD 10357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10358 [(0,0)] HALF_D_PLUS_2 [10356] [] [] [] []
IDLE 10359 [(0,0)] 109 [] [] [] [] []
INJECT_T 10360 [(1,0)] D [] [] [] [] []
MERGE 10361 [(1,0),(0,0)] D [] [10363] [] [] [((0,0),(1,0))]
DISCARD 10362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10363 [(0,0)] HALF_D_PLUS_2 [10361] [] [] [] []
IDLE 10364 [(0,0)] 112 [] [] [] [] []
INJECT_T 10365 [(0,1)] D [] [] [] [] []
MERGE 10366 [(0,1),(0,0)] D [] [10368] [] [] [((0,0),(0,1))]
DISCARD 10367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10368 [(0,0)] HALF_D_PLUS_2 [10366] [] [] [] []
IDLE 10369 [(0,0)] 90 [] [] [] [] []
INJECT_T 10370 [(1,0)] D [] [] [] [] []
MERGE 10371 [(1,0),(0,0)] D [] [10373] [] [] [((0,0),(1,0))]
DISCARD 10372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10373 [(0,0)] HALF_D_PLUS_2 [10371] [] [] [] []
IDLE 10374 [(0,0)] 159 [] [] [] [] []
INJECT_T 10375 [(0,1)] D [] [] [] [] []
MERGE 10376 [(0,1),(0,0)] D [] [10378] [] [] [((0,0),(0,1))]
DISCARD 10377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10378 [(0,0)] HALF_D_PLUS_2 [10376] [] [] [] []
IDLE 10379 [(0,0)] 27 [] [] [] [] []
INJECT_T 10380 [(1,0)] D [] [] [] [] []
MERGE 10381 [(1,0),(0,0)] D [] [10383] [] [] [((0,0),(1,0))]
DISCARD 10382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10383 [(0,0)] HALF_D_PLUS_2 [10381] [] [] [] []
IDLE 10384 [(0,0)] 88 [] [] [] [] []
INJECT_T 10385 [(0,1)] D [] [] [] [] []
MERGE 10386 [(0,1),(0,0)] D [] [10388] [] [] [((0,0),(0,1))]
DISCARD 10387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10388 [(0,0)] HALF_D_PLUS_2 [10386] [] [] [] []
IDLE 10389 [(0,0)] 140 [] [] [] [] []
INJECT_T 10390 [(1,0)] D [] [] [] [] []
MERGE 10391 [(1,0),(0,0)] D [] [10393] [] [] [((0,0),(1,0))]
DISCARD 10392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10393 [(0,0)] HALF_D_PLUS_2 [10391] [] [] [] []
IDLE 10394 [(0,0)] 8 [] [] [] [] []
INJECT_T 10395 [(0,1)] D [] [] [] [] []
MERGE 10396 [(0,1),(0,0)] D [] [10398] [] [] [((0,0),(0,1))]
DISCARD 10397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10398 [(0,0)] HALF_D_PLUS_2 [10396] [] [] [] []
IDLE 10399 [(0,0)] 34 [] [] [] [] []
INJECT_T 10400 [(1,0)] D [] [] [] [] []
MERGE 10401 [(1,0),(0,0)] D [] [10403] [] [] [((0,0),(1,0))]
DISCARD 10402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10403 [(0,0)] HALF_D_PLUS_2 [10401] [] [] [] []
IDLE 10404 [(0,0)] 37 [] [] [] [] []
INJECT_T 10405 [(0,1)] D [] [] [] [] []
MERGE 10406 [(0,1),(0,0)] D [] [10408] [] [] [((0,0),(0,1))]
DISCARD 10407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10408 [(0,0)] HALF_D_PLUS_2 [10406] [] [] [] []
IDLE 10409 [(0,0)] 174 [] [] [] [] []
INJECT_T 10410 [(1,0)] D [] [] [] [] []
MERGE 10411 [(1,0),(0,0)] D [] [10413] [] [] [((0,0),(1,0))]
DISCARD 10412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10413 [(0,0)] HALF_D_PLUS_2 [10411] [] [] [] []
IDLE 10414 [(0,0)] 18 [] [] [] [] []
INJECT_T 10415 [(0,1)] D [] [] [] [] []
MERGE 10416 [(0,1),(0,0)] D [] [10418] [] [] [((0,0),(0,1))]
DISCARD 10417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10418 [(0,0)] HALF_D_PLUS_2 [10416] [] [] [] []
IDLE 10419 [(0,0)] 119 [] [] [] [] []
INJECT_T 10420 [(1,0)] D [] [] [] [] []
MERGE 10421 [(1,0),(0,0)] D [] [10423] [] [] [((0,0),(1,0))]
DISCARD 10422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10423 [(0,0)] HALF_D_PLUS_2 [10421] [] [] [] []
IDLE 10424 [(0,0)] 67 [] [] [] [] []
INJECT_T 10425 [(0,1)] D [] [] [] [] []
MERGE 10426 [(0,1),(0,0)] D [] [10428] [] [] [((0,0),(0,1))]
DISCARD 10427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10428 [(0,0)] HALF_D_PLUS_2 [10426] [] [] [] []
IDLE 10429 [(0,0)] 112 [] [] [] [] []
INJECT_T 10430 [(1,0)] D [] [] [] [] []
MERGE 10431 [(1,0),(0,0)] D [] [10433] [] [] [((0,0),(1,0))]
DISCARD 10432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10433 [(0,0)] HALF_D_PLUS_2 [10431] [] [] [] []
IDLE 10434 [(0,0)] 137 [] [] [] [] []
INJECT_T 10435 [(0,1)] D [] [] [] [] []
MERGE 10436 [(0,1),(0,0)] D [] [10438] [] [] [((0,0),(0,1))]
DISCARD 10437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10438 [(0,0)] HALF_D_PLUS_2 [10436] [] [] [] []
IDLE 10439 [(0,0)] 160 [] [] [] [] []
INJECT_T 10440 [(1,0)] D [] [] [] [] []
MERGE 10441 [(1,0),(0,0)] D [] [10443] [] [] [((0,0),(1,0))]
DISCARD 10442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10443 [(0,0)] HALF_D_PLUS_2 [10441] [] [] [] []
IDLE 10444 [(0,0)] 118 [] [] [] [] []
INJECT_T 10445 [(0,1)] D [] [] [] [] []
MERGE 10446 [(0,1),(0,0)] D [] [10448] [] [] [((0,0),(0,1))]
DISCARD 10447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10448 [(0,0)] HALF_D_PLUS_2 [10446] [] [] [] []
IDLE 10449 [(0,0)] 130 [] [] [] [] []
INJECT_T 10450 [(1,0)] D [] [] [] [] []
MERGE 10451 [(1,0),(0,0)] D [] [10453] [] [] [((0,0),(1,0))]
DISCARD 10452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10453 [(0,0)] HALF_D_PLUS_2 [10451] [] [] [] []
IDLE 10454 [(0,0)] 133 [] [] [] [] []
INJECT_T 10455 [(0,1)] D [] [] [] [] []
MERGE 10456 [(0,1),(0,0)] D [] [10458] [] [] [((0,0),(0,1))]
DISCARD 10457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10458 [(0,0)] HALF_D_PLUS_2 [10456] [] [] [] []
IDLE 10459 [(0,0)] 45 [] [] [] [] []
INJECT_T 10460 [(1,0)] D [] [] [] [] []
MERGE 10461 [(1,0),(0,0)] D [] [10463] [] [] [((0,0),(1,0))]
DISCARD 10462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10463 [(0,0)] HALF_D_PLUS_2 [10461] [] [] [] []
IDLE 10464 [(0,0)] 91 [] [] [] [] []
INJECT_T 10465 [(0,1)] D [] [] [] [] []
MERGE 10466 [(0,1),(0,0)] D [] [10468] [] [] [((0,0),(0,1))]
DISCARD 10467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10468 [(0,0)] HALF_D_PLUS_2 [10466] [] [] [] []
IDLE 10469 [(0,0)] 189 [] [] [] [] []
INJECT_T 10470 [(1,0)] D [] [] [] [] []
MERGE 10471 [(1,0),(0,0)] D [] [10473] [] [] [((0,0),(1,0))]
DISCARD 10472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10473 [(0,0)] HALF_D_PLUS_2 [10471] [] [] [] []
IDLE 10474 [(0,0)] 22 [] [] [] [] []
INJECT_T 10475 [(0,1)] D [] [] [] [] []
MERGE 10476 [(0,1),(0,0)] D [] [10478] [] [] [((0,0),(0,1))]
DISCARD 10477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10478 [(0,0)] HALF_D_PLUS_2 [10476] [] [] [] []
IDLE 10479 [(0,0)] 27 [] [] [] [] []
INJECT_T 10480 [(1,0)] D [] [] [] [] []
MERGE 10481 [(1,0),(0,0)] D [] [10483] [] [] [((0,0),(1,0))]
DISCARD 10482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10483 [(0,0)] HALF_D_PLUS_2 [10481] [] [] [] []
IDLE 10484 [(0,0)] 59 [] [] [] [] []
INJECT_T 10485 [(0,1)] D [] [] [] [] []
MERGE 10486 [(0,1),(0,0)] D [] [10488] [] [] [((0,0),(0,1))]
DISCARD 10487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10488 [(0,0)] HALF_D_PLUS_2 [10486] [] [] [] []
IDLE 10489 [(0,0)] 103 [] [] [] [] []
INJECT_T 10490 [(1,0)] D [] [] [] [] []
MERGE 10491 [(1,0),(0,0)] D [] [10493] [] [] [((0,0),(1,0))]
DISCARD 10492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10493 [(0,0)] HALF_D_PLUS_2 [10491] [] [] [] []
IDLE 10494 [(0,0)] 102 [] [] [] [] []
INJECT_T 10495 [(0,1)] D [] [] [] [] []
MERGE 10496 [(0,1),(0,0)] D [] [10498] [] [] [((0,0),(0,1))]
DISCARD 10497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10498 [(0,0)] HALF_D_PLUS_2 [10496] [] [] [] []
IDLE 10499 [(0,0)] 141 [] [] [] [] []
INJECT_T 10500 [(1,0)] D [] [] [] [] []
MERGE 10501 [(1,0),(0,0)] D [] [10503] [] [] [((0,0),(1,0))]
DISCARD 10502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10503 [(0,0)] HALF_D_PLUS_2 [10501] [] [] [] []
IDLE 10504 [(0,0)] 99 [] [] [] [] []
INJECT_T 10505 [(0,1)] D [] [] [] [] []
MERGE 10506 [(0,1),(0,0)] D [] [10508] [] [] [((0,0),(0,1))]
DISCARD 10507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10508 [(0,0)] HALF_D_PLUS_2 [10506] [] [] [] []
IDLE 10509 [(0,0)] 51 [] [] [] [] []
INJECT_T 10510 [(1,0)] D [] [] [] [] []
MERGE 10511 [(1,0),(0,0)] D [] [10513] [] [] [((0,0),(1,0))]
DISCARD 10512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10513 [(0,0)] HALF_D_PLUS_2 [10511] [] [] [] []
IDLE 10514 [(0,0)] 48 [] [] [] [] []
INJECT_T 10515 [(0,1)] D [] [] [] [] []
MERGE 10516 [(0,1),(0,0)] D [] [10518] [] [] [((0,0),(0,1))]
DISCARD 10517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10518 [(0,0)] HALF_D_PLUS_2 [10516] [] [] [] []
IDLE 10519 [(0,0)] 133 [] [] [] [] []
INJECT_T 10520 [(1,0)] D [] [] [] [] []
MERGE 10521 [(1,0),(0,0)] D [] [10523] [] [] [((0,0),(1,0))]
DISCARD 10522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10523 [(0,0)] HALF_D_PLUS_2 [10521] [] [] [] []
IDLE 10524 [(0,0)] 165 [] [] [] [] []
INJECT_T 10525 [(0,1)] D [] [] [] [] []
MERGE 10526 [(0,1),(0,0)] D [] [10528] [] [] [((0,0),(0,1))]
DISCARD 10527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10528 [(0,0)] HALF_D_PLUS_2 [10526] [] [] [] []
IDLE 10529 [(0,0)] 197 [] [] [] [] []
INJECT_T 10530 [(1,0)] D [] [] [] [] []
MERGE 10531 [(1,0),(0,0)] D [] [10533] [] [] [((0,0),(1,0))]
DISCARD 10532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10533 [(0,0)] HALF_D_PLUS_2 [10531] [] [] [] []
IDLE 10534 [(0,0)] 87 [] [] [] [] []
INJECT_T 10535 [(0,1)] D [] [] [] [] []
MERGE 10536 [(0,1),(0,0)] D [] [10538] [] [] [((0,0),(0,1))]
DISCARD 10537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10538 [(0,0)] HALF_D_PLUS_2 [10536] [] [] [] []
IDLE 10539 [(0,0)] 154 [] [] [] [] []
INJECT_T 10540 [(1,0)] D [] [] [] [] []
MERGE 10541 [(1,0),(0,0)] D [] [10543] [] [] [((0,0),(1,0))]
DISCARD 10542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10543 [(0,0)] HALF_D_PLUS_2 [10541] [] [] [] []
IDLE 10544 [(0,0)] 169 [] [] [] [] []
INJECT_T 10545 [(0,1)] D [] [] [] [] []
MERGE 10546 [(0,1),(0,0)] D [] [10548] [] [] [((0,0),(0,1))]
DISCARD 10547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10548 [(0,0)] HALF_D_PLUS_2 [10546] [] [] [] []
IDLE 10549 [(0,0)] 121 [] [] [] [] []
INJECT_T 10550 [(1,0)] D [] [] [] [] []
MERGE 10551 [(1,0),(0,0)] D [] [10553] [] [] [((0,0),(1,0))]
DISCARD 10552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10553 [(0,0)] HALF_D_PLUS_2 [10551] [] [] [] []
IDLE 10554 [(0,0)] 53 [] [] [] [] []
INJECT_T 10555 [(0,1)] D [] [] [] [] []
MERGE 10556 [(0,1),(0,0)] D [] [10558] [] [] [((0,0),(0,1))]
DISCARD 10557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10558 [(0,0)] HALF_D_PLUS_2 [10556] [] [] [] []
IDLE 10559 [(0,0)] 26 [] [] [] [] []
INJECT_T 10560 [(1,0)] D [] [] [] [] []
MERGE 10561 [(1,0),(0,0)] D [] [10563] [] [] [((0,0),(1,0))]
DISCARD 10562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10563 [(0,0)] HALF_D_PLUS_2 [10561] [] [] [] []
IDLE 10564 [(0,0)] 189 [] [] [] [] []
INJECT_T 10565 [(0,1)] D [] [] [] [] []
MERGE 10566 [(0,1),(0,0)] D [] [10568] [] [] [((0,0),(0,1))]
DISCARD 10567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10568 [(0,0)] HALF_D_PLUS_2 [10566] [] [] [] []
IDLE 10569 [(0,0)] 122 [] [] [] [] []
INJECT_T 10570 [(1,0)] D [] [] [] [] []
MERGE 10571 [(1,0),(0,0)] D [] [10573] [] [] [((0,0),(1,0))]
DISCARD 10572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10573 [(0,0)] HALF_D_PLUS_2 [10571] [] [] [] []
IDLE 10574 [(0,0)] 22 [] [] [] [] []
INJECT_T 10575 [(0,1)] D [] [] [] [] []
MERGE 10576 [(0,1),(0,0)] D [] [10578] [] [] [((0,0),(0,1))]
DISCARD 10577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10578 [(0,0)] HALF_D_PLUS_2 [10576] [] [] [] []
IDLE 10579 [(0,0)] 83 [] [] [] [] []
INJECT_T 10580 [(1,0)] D [] [] [] [] []
MERGE 10581 [(1,0),(0,0)] D [] [10583] [] [] [((0,0),(1,0))]
DISCARD 10582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10583 [(0,0)] HALF_D_PLUS_2 [10581] [] [] [] []
IDLE 10584 [(0,0)] 154 [] [] [] [] []
INJECT_T 10585 [(0,1)] D [] [] [] [] []
MERGE 10586 [(0,1),(0,0)] D [] [10588] [] [] [((0,0),(0,1))]
DISCARD 10587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10588 [(0,0)] HALF_D_PLUS_2 [10586] [] [] [] []
IDLE 10589 [(0,0)] 100 [] [] [] [] []
INJECT_T 10590 [(1,0)] D [] [] [] [] []
MERGE 10591 [(1,0),(0,0)] D [] [10593] [] [] [((0,0),(1,0))]
DISCARD 10592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10593 [(0,0)] HALF_D_PLUS_2 [10591] [] [] [] []
IDLE 10594 [(0,0)] 4 [] [] [] [] []
INJECT_T 10595 [(0,1)] D [] [] [] [] []
MERGE 10596 [(0,1),(0,0)] D [] [10598] [] [] [((0,0),(0,1))]
DISCARD 10597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10598 [(0,0)] HALF_D_PLUS_2 [10596] [] [] [] []
IDLE 10599 [(0,0)] 56 [] [] [] [] []
INJECT_T 10600 [(1,0)] D [] [] [] [] []
MERGE 10601 [(1,0),(0,0)] D [] [10603] [] [] [((0,0),(1,0))]
DISCARD 10602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10603 [(0,0)] HALF_D_PLUS_2 [10601] [] [] [] []
IDLE 10604 [(0,0)] 47 [] [] [] [] []
INJECT_T 10605 [(0,1)] D [] [] [] [] []
MERGE 10606 [(0,1),(0,0)] D [] [10608] [] [] [((0,0),(0,1))]
DISCARD 10607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10608 [(0,0)] HALF_D_PLUS_2 [10606] [] [] [] []
IDLE 10609 [(0,0)] 87 [] [] [] [] []
INJECT_T 10610 [(1,0)] D [] [] [] [] []
MERGE 10611 [(1,0),(0,0)] D [] [10613] [] [] [((0,0),(1,0))]
DISCARD 10612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10613 [(0,0)] HALF_D_PLUS_2 [10611] [] [] [] []
IDLE 10614 [(0,0)] 174 [] [] [] [] []
INJECT_T 10615 [(0,1)] D [] [] [] [] []
MERGE 10616 [(0,1),(0,0)] D [] [10618] [] [] [((0,0),(0,1))]
DISCARD 10617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10618 [(0,0)] HALF_D_PLUS_2 [10616] [] [] [] []
IDLE 10619 [(0,0)] 71 [] [] [] [] []
INJECT_T 10620 [(1,0)] D [] [] [] [] []
MERGE 10621 [(1,0),(0,0)] D [] [10623] [] [] [((0,0),(1,0))]
DISCARD 10622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10623 [(0,0)] HALF_D_PLUS_2 [10621] [] [] [] []
IDLE 10624 [(0,0)] 70 [] [] [] [] []
INJECT_T 10625 [(0,1)] D [] [] [] [] []
MERGE 10626 [(0,1),(0,0)] D [] [10628] [] [] [((0,0),(0,1))]
DISCARD 10627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10628 [(0,0)] HALF_D_PLUS_2 [10626] [] [] [] []
IDLE 10629 [(0,0)] 176 [] [] [] [] []
INJECT_T 10630 [(1,0)] D [] [] [] [] []
MERGE 10631 [(1,0),(0,0)] D [] [10633] [] [] [((0,0),(1,0))]
DISCARD 10632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10633 [(0,0)] HALF_D_PLUS_2 [10631] [] [] [] []
IDLE 10634 [(0,0)] 187 [] [] [] [] []
INJECT_T 10635 [(0,1)] D [] [] [] [] []
MERGE 10636 [(0,1),(0,0)] D [] [10638] [] [] [((0,0),(0,1))]
DISCARD 10637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10638 [(0,0)] HALF_D_PLUS_2 [10636] [] [] [] []
IDLE 10639 [(0,0)] 4 [] [] [] [] []
INJECT_T 10640 [(1,0)] D [] [] [] [] []
MERGE 10641 [(1,0),(0,0)] D [] [10643] [] [] [((0,0),(1,0))]
DISCARD 10642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10643 [(0,0)] HALF_D_PLUS_2 [10641] [] [] [] []
IDLE 10644 [(0,0)] 186 [] [] [] [] []
INJECT_T 10645 [(0,1)] D [] [] [] [] []
MERGE 10646 [(0,1),(0,0)] D [] [10648] [] [] [((0,0),(0,1))]
DISCARD 10647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10648 [(0,0)] HALF_D_PLUS_2 [10646] [] [] [] []
IDLE 10649 [(0,0)] 52 [] [] [] [] []
INJECT_T 10650 [(1,0)] D [] [] [] [] []
MERGE 10651 [(1,0),(0,0)] D [] [10653] [] [] [((0,0),(1,0))]
DISCARD 10652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10653 [(0,0)] HALF_D_PLUS_2 [10651] [] [] [] []
IDLE 10654 [(0,0)] 160 [] [] [] [] []
INJECT_T 10655 [(0,1)] D [] [] [] [] []
MERGE 10656 [(0,1),(0,0)] D [] [10658] [] [] [((0,0),(0,1))]
DISCARD 10657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10658 [(0,0)] HALF_D_PLUS_2 [10656] [] [] [] []
IDLE 10659 [(0,0)] 37 [] [] [] [] []
INJECT_T 10660 [(1,0)] D [] [] [] [] []
MERGE 10661 [(1,0),(0,0)] D [] [10663] [] [] [((0,0),(1,0))]
DISCARD 10662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10663 [(0,0)] HALF_D_PLUS_2 [10661] [] [] [] []
IDLE 10664 [(0,0)] 79 [] [] [] [] []
INJECT_T 10665 [(0,1)] D [] [] [] [] []
MERGE 10666 [(0,1),(0,0)] D [] [10668] [] [] [((0,0),(0,1))]
DISCARD 10667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10668 [(0,0)] HALF_D_PLUS_2 [10666] [] [] [] []
IDLE 10669 [(0,0)] 89 [] [] [] [] []
INJECT_T 10670 [(1,0)] D [] [] [] [] []
MERGE 10671 [(1,0),(0,0)] D [] [10673] [] [] [((0,0),(1,0))]
DISCARD 10672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10673 [(0,0)] HALF_D_PLUS_2 [10671] [] [] [] []
IDLE 10674 [(0,0)] 172 [] [] [] [] []
INJECT_T 10675 [(0,1)] D [] [] [] [] []
MERGE 10676 [(0,1),(0,0)] D [] [10678] [] [] [((0,0),(0,1))]
DISCARD 10677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10678 [(0,0)] HALF_D_PLUS_2 [10676] [] [] [] []
IDLE 10679 [(0,0)] 194 [] [] [] [] []
INJECT_T 10680 [(1,0)] D [] [] [] [] []
MERGE 10681 [(1,0),(0,0)] D [] [10683] [] [] [((0,0),(1,0))]
DISCARD 10682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10683 [(0,0)] HALF_D_PLUS_2 [10681] [] [] [] []
IDLE 10684 [(0,0)] 91 [] [] [] [] []
INJECT_T 10685 [(0,1)] D [] [] [] [] []
MERGE 10686 [(0,1),(0,0)] D [] [10688] [] [] [((0,0),(0,1))]
DISCARD 10687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10688 [(0,0)] HALF_D_PLUS_2 [10686] [] [] [] []
IDLE 10689 [(0,0)] 112 [] [] [] [] []
INJECT_T 10690 [(1,0)] D [] [] [] [] []
MERGE 10691 [(1,0),(0,0)] D [] [10693] [] [] [((0,0),(1,0))]
DISCARD 10692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10693 [(0,0)] HALF_D_PLUS_2 [10691] [] [] [] []
IDLE 10694 [(0,0)] 25 [] [] [] [] []
INJECT_T 10695 [(0,1)] D [] [] [] [] []
MERGE 10696 [(0,1),(0,0)] D [] [10698] [] [] [((0,0),(0,1))]
DISCARD 10697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10698 [(0,0)] HALF_D_PLUS_2 [10696] [] [] [] []
IDLE 10699 [(0,0)] 12 [] [] [] [] []
INJECT_T 10700 [(1,0)] D [] [] [] [] []
MERGE 10701 [(1,0),(0,0)] D [] [10703] [] [] [((0,0),(1,0))]
DISCARD 10702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10703 [(0,0)] HALF_D_PLUS_2 [10701] [] [] [] []
IDLE 10704 [(0,0)] 171 [] [] [] [] []
INJECT_T 10705 [(0,1)] D [] [] [] [] []
MERGE 10706 [(0,1),(0,0)] D [] [10708] [] [] [((0,0),(0,1))]
DISCARD 10707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10708 [(0,0)] HALF_D_PLUS_2 [10706] [] [] [] []
IDLE 10709 [(0,0)] 192 [] [] [] [] []
INJECT_T 10710 [(1,0)] D [] [] [] [] []
MERGE 10711 [(1,0),(0,0)] D [] [10713] [] [] [((0,0),(1,0))]
DISCARD 10712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10713 [(0,0)] HALF_D_PLUS_2 [10711] [] [] [] []
IDLE 10714 [(0,0)] 164 [] [] [] [] []
INJECT_T 10715 [(0,1)] D [] [] [] [] []
MERGE 10716 [(0,1),(0,0)] D [] [10718] [] [] [((0,0),(0,1))]
DISCARD 10717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10718 [(0,0)] HALF_D_PLUS_2 [10716] [] [] [] []
IDLE 10719 [(0,0)] 42 [] [] [] [] []
INJECT_T 10720 [(1,0)] D [] [] [] [] []
MERGE 10721 [(1,0),(0,0)] D [] [10723] [] [] [((0,0),(1,0))]
DISCARD 10722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10723 [(0,0)] HALF_D_PLUS_2 [10721] [] [] [] []
IDLE 10724 [(0,0)] 27 [] [] [] [] []
INJECT_T 10725 [(0,1)] D [] [] [] [] []
MERGE 10726 [(0,1),(0,0)] D [] [10728] [] [] [((0,0),(0,1))]
DISCARD 10727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10728 [(0,0)] HALF_D_PLUS_2 [10726] [] [] [] []
IDLE 10729 [(0,0)] 108 [] [] [] [] []
INJECT_T 10730 [(1,0)] D [] [] [] [] []
MERGE 10731 [(1,0),(0,0)] D [] [10733] [] [] [((0,0),(1,0))]
DISCARD 10732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10733 [(0,0)] HALF_D_PLUS_2 [10731] [] [] [] []
IDLE 10734 [(0,0)] 174 [] [] [] [] []
INJECT_T 10735 [(0,1)] D [] [] [] [] []
MERGE 10736 [(0,1),(0,0)] D [] [10738] [] [] [((0,0),(0,1))]
DISCARD 10737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10738 [(0,0)] HALF_D_PLUS_2 [10736] [] [] [] []
IDLE 10739 [(0,0)] 183 [] [] [] [] []
INJECT_T 10740 [(1,0)] D [] [] [] [] []
MERGE 10741 [(1,0),(0,0)] D [] [10743] [] [] [((0,0),(1,0))]
DISCARD 10742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10743 [(0,0)] HALF_D_PLUS_2 [10741] [] [] [] []
IDLE 10744 [(0,0)] 104 [] [] [] [] []
INJECT_T 10745 [(0,1)] D [] [] [] [] []
MERGE 10746 [(0,1),(0,0)] D [] [10748] [] [] [((0,0),(0,1))]
DISCARD 10747 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10748 [(0,0)] HALF_D_PLUS_2 [10746] [] [] [] []
IDLE 10749 [(0,0)] 83 [] [] [] [] []
INJECT_T 10750 [(1,0)] D [] [] [] [] []
MERGE 10751 [(1,0),(0,0)] D [] [10753] [] [] [((0,0),(1,0))]
DISCARD 10752 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10753 [(0,0)] HALF_D_PLUS_2 [10751] [] [] [] []
IDLE 10754 [(0,0)] 149 [] [] [] [] []
INJECT_T 10755 [(0,1)] D [] [] [] [] []
MERGE 10756 [(0,1),(0,0)] D [] [10758] [] [] [((0,0),(0,1))]
DISCARD 10757 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10758 [(0,0)] HALF_D_PLUS_2 [10756] [] [] [] []
IDLE 10759 [(0,0)] 182 [] [] [] [] []
INJECT_T 10760 [(1,0)] D [] [] [] [] []
MERGE 10761 [(1,0),(0,0)] D [] [10763] [] [] [((0,0),(1,0))]
DISCARD 10762 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10763 [(0,0)] HALF_D_PLUS_2 [10761] [] [] [] []
IDLE 10764 [(0,0)] 53 [] [] [] [] []
INJECT_T 10765 [(0,1)] D [] [] [] [] []
MERGE 10766 [(0,1),(0,0)] D [] [10768] [] [] [((0,0),(0,1))]
DISCARD 10767 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10768 [(0,0)] HALF_D_PLUS_2 [10766] [] [] [] []
IDLE 10769 [(0,0)] 112 [] [] [] [] []
INJECT_T 10770 [(1,0)] D [] [] [] [] []
MERGE 10771 [(1,0),(0,0)] D [] [10773] [] [] [((0,0),(1,0))]
DISCARD 10772 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10773 [(0,0)] HALF_D_PLUS_2 [10771] [] [] [] []
IDLE 10774 [(0,0)] 43 [] [] [] [] []
INJECT_T 10775 [(0,1)] D [] [] [] [] []
MERGE 10776 [(0,1),(0,0)] D [] [10778] [] [] [((0,0),(0,1))]
DISCARD 10777 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10778 [(0,0)] HALF_D_PLUS_2 [10776] [] [] [] []
IDLE 10779 [(0,0)] 162 [] [] [] [] []
INJECT_T 10780 [(1,0)] D [] [] [] [] []
MERGE 10781 [(1,0),(0,0)] D [] [10783] [] [] [((0,0),(1,0))]
DISCARD 10782 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10783 [(0,0)] HALF_D_PLUS_2 [10781] [] [] [] []
IDLE 10784 [(0,0)] 170 [] [] [] [] []
INJECT_T 10785 [(0,1)] D [] [] [] [] []
MERGE 10786 [(0,1),(0,0)] D [] [10788] [] [] [((0,0),(0,1))]
DISCARD 10787 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10788 [(0,0)] HALF_D_PLUS_2 [10786] [] [] [] []
IDLE 10789 [(0,0)] 54 [] [] [] [] []
INJECT_T 10790 [(1,0)] D [] [] [] [] []
MERGE 10791 [(1,0),(0,0)] D [] [10793] [] [] [((0,0),(1,0))]
DISCARD 10792 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10793 [(0,0)] HALF_D_PLUS_2 [10791] [] [] [] []
IDLE 10794 [(0,0)] 120 [] [] [] [] []
INJECT_T 10795 [(0,1)] D [] [] [] [] []
MERGE 10796 [(0,1),(0,0)] D [] [10798] [] [] [((0,0),(0,1))]
DISCARD 10797 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10798 [(0,0)] HALF_D_PLUS_2 [10796] [] [] [] []
IDLE 10799 [(0,0)] 46 [] [] [] [] []
INJECT_T 10800 [(1,0)] D [] [] [] [] []
MERGE 10801 [(1,0),(0,0)] D [] [10803] [] [] [((0,0),(1,0))]
DISCARD 10802 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10803 [(0,0)] HALF_D_PLUS_2 [10801] [] [] [] []
IDLE 10804 [(0,0)] 29 [] [] [] [] []
INJECT_T 10805 [(0,1)] D [] [] [] [] []
MERGE 10806 [(0,1),(0,0)] D [] [10808] [] [] [((0,0),(0,1))]
DISCARD 10807 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10808 [(0,0)] HALF_D_PLUS_2 [10806] [] [] [] []
IDLE 10809 [(0,0)] 7 [] [] [] [] []
INJECT_T 10810 [(1,0)] D [] [] [] [] []
MERGE 10811 [(1,0),(0,0)] D [] [10813] [] [] [((0,0),(1,0))]
DISCARD 10812 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10813 [(0,0)] HALF_D_PLUS_2 [10811] [] [] [] []
IDLE 10814 [(0,0)] 73 [] [] [] [] []
INJECT_T 10815 [(0,1)] D [] [] [] [] []
MERGE 10816 [(0,1),(0,0)] D [] [10818] [] [] [((0,0),(0,1))]
DISCARD 10817 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10818 [(0,0)] HALF_D_PLUS_2 [10816] [] [] [] []
IDLE 10819 [(0,0)] 71 [] [] [] [] []
INJECT_T 10820 [(1,0)] D [] [] [] [] []
MERGE 10821 [(1,0),(0,0)] D [] [10823] [] [] [((0,0),(1,0))]
DISCARD 10822 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10823 [(0,0)] HALF_D_PLUS_2 [10821] [] [] [] []
IDLE 10824 [(0,0)] 172 [] [] [] [] []
INJECT_T 10825 [(0,1)] D [] [] [] [] []
MERGE 10826 [(0,1),(0,0)] D [] [10828] [] [] [((0,0),(0,1))]
DISCARD 10827 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10828 [(0,0)] HALF_D_PLUS_2 [10826] [] [] [] []
IDLE 10829 [(0,0)] 143 [] [] [] [] []
INJECT_T 10830 [(1,0)] D [] [] [] [] []
MERGE 10831 [(1,0),(0,0)] D [] [10833] [] [] [((0,0),(1,0))]
DISCARD 10832 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10833 [(0,0)] HALF_D_PLUS_2 [10831] [] [] [] []
IDLE 10834 [(0,0)] 94 [] [] [] [] []
INJECT_T 10835 [(0,1)] D [] [] [] [] []
MERGE 10836 [(0,1),(0,0)] D [] [10838] [] [] [((0,0),(0,1))]
DISCARD 10837 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10838 [(0,0)] HALF_D_PLUS_2 [10836] [] [] [] []
IDLE 10839 [(0,0)] 43 [] [] [] [] []
INJECT_T 10840 [(1,0)] D [] [] [] [] []
MERGE 10841 [(1,0),(0,0)] D [] [10843] [] [] [((0,0),(1,0))]
DISCARD 10842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10843 [(0,0)] HALF_D_PLUS_2 [10841] [] [] [] []
IDLE 10844 [(0,0)] 67 [] [] [] [] []
INJECT_T 10845 [(0,1)] D [] [] [] [] []
MERGE 10846 [(0,1),(0,0)] D [] [10848] [] [] [((0,0),(0,1))]
DISCARD 10847 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10848 [(0,0)] HALF_D_PLUS_2 [10846] [] [] [] []
IDLE 10849 [(0,0)] 24 [] [] [] [] []
INJECT_T 10850 [(1,0)] D [] [] [] [] []
MERGE 10851 [(1,0),(0,0)] D [] [10853] [] [] [((0,0),(1,0))]
DISCARD 10852 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10853 [(0,0)] HALF_D_PLUS_2 [10851] [] [] [] []
IDLE 10854 [(0,0)] 68 [] [] [] [] []
INJECT_T 10855 [(0,1)] D [] [] [] [] []
MERGE 10856 [(0,1),(0,0)] D [] [10858] [] [] [((0,0),(0,1))]
DISCARD 10857 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10858 [(0,0)] HALF_D_PLUS_2 [10856] [] [] [] []
IDLE 10859 [(0,0)] 86 [] [] [] [] []
INJECT_T 10860 [(1,0)] D [] [] [] [] []
MERGE 10861 [(1,0),(0,0)] D [] [10863] [] [] [((0,0),(1,0))]
DISCARD 10862 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10863 [(0,0)] HALF_D_PLUS_2 [10861] [] [] [] []
IDLE 10864 [(0,0)] 165 [] [] [] [] []
INJECT_T 10865 [(0,1)] D [] [] [] [] []
MERGE 10866 [(0,1),(0,0)] D [] [10868] [] [] [((0,0),(0,1))]
DISCARD 10867 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10868 [(0,0)] HALF_D_PLUS_2 [10866] [] [] [] []
IDLE 10869 [(0,0)] 178 [] [] [] [] []
INJECT_T 10870 [(1,0)] D [] [] [] [] []
MERGE 10871 [(1,0),(0,0)] D [] [10873] [] [] [((0,0),(1,0))]
DISCARD 10872 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10873 [(0,0)] HALF_D_PLUS_2 [10871] [] [] [] []
IDLE 10874 [(0,0)] 91 [] [] [] [] []
INJECT_T 10875 [(0,1)] D [] [] [] [] []
MERGE 10876 [(0,1),(0,0)] D [] [10878] [] [] [((0,0),(0,1))]
DISCARD 10877 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10878 [(0,0)] HALF_D_PLUS_2 [10876] [] [] [] []
IDLE 10879 [(0,0)] 58 [] [] [] [] []
INJECT_T 10880 [(1,0)] D [] [] [] [] []
MERGE 10881 [(1,0),(0,0)] D [] [10883] [] [] [((0,0),(1,0))]
DISCARD 10882 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10883 [(0,0)] HALF_D_PLUS_2 [10881] [] [] [] []
IDLE 10884 [(0,0)] 190 [] [] [] [] []
INJECT_T 10885 [(0,1)] D [] [] [] [] []
MERGE 10886 [(0,1),(0,0)] D [] [10888] [] [] [((0,0),(0,1))]
DISCARD 10887 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10888 [(0,0)] HALF_D_PLUS_2 [10886] [] [] [] []
IDLE 10889 [(0,0)] 186 [] [] [] [] []
INJECT_T 10890 [(1,0)] D [] [] [] [] []
MERGE 10891 [(1,0),(0,0)] D [] [10893] [] [] [((0,0),(1,0))]
DISCARD 10892 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10893 [(0,0)] HALF_D_PLUS_2 [10891] [] [] [] []
IDLE 10894 [(0,0)] 62 [] [] [] [] []
INJECT_T 10895 [(0,1)] D [] [] [] [] []
MERGE 10896 [(0,1),(0,0)] D [] [10898] [] [] [((0,0),(0,1))]
DISCARD 10897 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10898 [(0,0)] HALF_D_PLUS_2 [10896] [] [] [] []
IDLE 10899 [(0,0)] 170 [] [] [] [] []
INJECT_T 10900 [(1,0)] D [] [] [] [] []
MERGE 10901 [(1,0),(0,0)] D [] [10903] [] [] [((0,0),(1,0))]
DISCARD 10902 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10903 [(0,0)] HALF_D_PLUS_2 [10901] [] [] [] []
IDLE 10904 [(0,0)] 152 [] [] [] [] []
INJECT_T 10905 [(0,1)] D [] [] [] [] []
MERGE 10906 [(0,1),(0,0)] D [] [10908] [] [] [((0,0),(0,1))]
DISCARD 10907 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10908 [(0,0)] HALF_D_PLUS_2 [10906] [] [] [] []
IDLE 10909 [(0,0)] 79 [] [] [] [] []
INJECT_T 10910 [(1,0)] D [] [] [] [] []
MERGE 10911 [(1,0),(0,0)] D [] [10913] [] [] [((0,0),(1,0))]
DISCARD 10912 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10913 [(0,0)] HALF_D_PLUS_2 [10911] [] [] [] []
IDLE 10914 [(0,0)] 57 [] [] [] [] []
INJECT_T 10915 [(0,1)] D [] [] [] [] []
MERGE 10916 [(0,1),(0,0)] D [] [10918] [] [] [((0,0),(0,1))]
DISCARD 10917 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10918 [(0,0)] HALF_D_PLUS_2 [10916] [] [] [] []
IDLE 10919 [(0,0)] 17 [] [] [] [] []
INJECT_T 10920 [(1,0)] D [] [] [] [] []
MERGE 10921 [(1,0),(0,0)] D [] [10923] [] [] [((0,0),(1,0))]
DISCARD 10922 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10923 [(0,0)] HALF_D_PLUS_2 [10921] [] [] [] []
IDLE 10924 [(0,0)] 154 [] [] [] [] []
INJECT_T 10925 [(0,1)] D [] [] [] [] []
MERGE 10926 [(0,1),(0,0)] D [] [10928] [] [] [((0,0),(0,1))]
DISCARD 10927 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10928 [(0,0)] HALF_D_PLUS_2 [10926] [] [] [] []
IDLE 10929 [(0,0)] 89 [] [] [] [] []
INJECT_T 10930 [(1,0)] D [] [] [] [] []
MERGE 10931 [(1,0),(0,0)] D [] [10933] [] [] [((0,0),(1,0))]
DISCARD 10932 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10933 [(0,0)] HALF_D_PLUS_2 [10931] [] [] [] []
IDLE 10934 [(0,0)] 3 [] [] [] [] []
INJECT_T 10935 [(0,1)] D [] [] [] [] []
MERGE 10936 [(0,1),(0,0)] D [] [10938] [] [] [((0,0),(0,1))]
DISCARD 10937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10938 [(0,0)] HALF_D_PLUS_2 [10936] [] [] [] []
IDLE 10939 [(0,0)] 28 [] [] [] [] []
INJECT_T 10940 [(1,0)] D [] [] [] [] []
MERGE 10941 [(1,0),(0,0)] D [] [10943] [] [] [((0,0),(1,0))]
DISCARD 10942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10943 [(0,0)] HALF_D_PLUS_2 [10941] [] [] [] []
IDLE 10944 [(0,0)] 26 [] [] [] [] []
INJECT_T 10945 [(0,1)] D [] [] [] [] []
MERGE 10946 [(0,1),(0,0)] D [] [10948] [] [] [((0,0),(0,1))]
DISCARD 10947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10948 [(0,0)] HALF_D_PLUS_2 [10946] [] [] [] []
IDLE 10949 [(0,0)] 162 [] [] [] [] []
INJECT_T 10950 [(1,0)] D [] [] [] [] []
MERGE 10951 [(1,0),(0,0)] D [] [10953] [] [] [((0,0),(1,0))]
DISCARD 10952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10953 [(0,0)] HALF_D_PLUS_2 [10951] [] [] [] []
IDLE 10954 [(0,0)] 52 [] [] [] [] []
INJECT_T 10955 [(0,1)] D [] [] [] [] []
MERGE 10956 [(0,1),(0,0)] D [] [10958] [] [] [((0,0),(0,1))]
DISCARD 10957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10958 [(0,0)] HALF_D_PLUS_2 [10956] [] [] [] []
IDLE 10959 [(0,0)] 121 [] [] [] [] []
INJECT_T 10960 [(1,0)] D [] [] [] [] []
MERGE 10961 [(1,0),(0,0)] D [] [10963] [] [] [((0,0),(1,0))]
DISCARD 10962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10963 [(0,0)] HALF_D_PLUS_2 [10961] [] [] [] []
IDLE 10964 [(0,0)] 174 [] [] [] [] []
INJECT_T 10965 [(0,1)] D [] [] [] [] []
MERGE 10966 [(0,1),(0,0)] D [] [10968] [] [] [((0,0),(0,1))]
DISCARD 10967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10968 [(0,0)] HALF_D_PLUS_2 [10966] [] [] [] []
IDLE 10969 [(0,0)] 84 [] [] [] [] []
INJECT_T 10970 [(1,0)] D [] [] [] [] []
MERGE 10971 [(1,0),(0,0)] D [] [10973] [] [] [((0,0),(1,0))]
DISCARD 10972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10973 [(0,0)] HALF_D_PLUS_2 [10971] [] [] [] []
IDLE 10974 [(0,0)] 64 [] [] [] [] []
INJECT_T 10975 [(0,1)] D [] [] [] [] []
MERGE 10976 [(0,1),(0,0)] D [] [10978] [] [] [((0,0),(0,1))]
DISCARD 10977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10978 [(0,0)] HALF_D_PLUS_2 [10976] [] [] [] []
IDLE 10979 [(0,0)] 47 [] [] [] [] []
INJECT_T 10980 [(1,0)] D [] [] [] [] []
MERGE 10981 [(1,0),(0,0)] D [] [10983] [] [] [((0,0),(1,0))]
DISCARD 10982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10983 [(0,0)] HALF_D_PLUS_2 [10981] [] [] [] []
IDLE 10984 [(0,0)] 97 [] [] [] [] []
INJECT_T 10985 [(0,1)] D [] [] [] [] []
MERGE 10986 [(0,1),(0,0)] D [] [10988] [] [] [((0,0),(0,1))]
DISCARD 10987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10988 [(0,0)] HALF_D_PLUS_2 [10986] [] [] [] []
IDLE 10989 [(0,0)] 162 [] [] [] [] []
INJECT_T 10990 [(1,0)] D [] [] [] [] []
MERGE 10991 [(1,0),(0,0)] D [] [10993] [] [] [((0,0),(1,0))]
DISCARD 10992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 10993 [(0,0)] HALF_D_PLUS_2 [10991] [] [] [] []
IDLE 10994 [(0,0)] 21 [] [] [] [] []
INJECT_T 10995 [(0,1)] D [] [] [] [] []
MERGE 10996 [(0,1),(0,0)] D [] [10998] [] [] [((0,0),(0,1))]
DISCARD 10997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 10998 [(0,0)] HALF_D_PLUS_2 [10996] [] [] [] []
IDLE 10999 [(0,0)] 162 [] [] [] [] []
INJECT_T 11000 [(1,0)] D [] [] [] [] []
MERGE 11001 [(1,0),(0,0)] D [] [11003] [] [] [((0,0),(1,0))]
DISCARD 11002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11003 [(0,0)] HALF_D_PLUS_2 [11001] [] [] [] []
IDLE 11004 [(0,0)] 113 [] [] [] [] []
INJECT_T 11005 [(0,1)] D [] [] [] [] []
MERGE 11006 [(0,1),(0,0)] D [] [11008] [] [] [((0,0),(0,1))]
DISCARD 11007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11008 [(0,0)] HALF_D_PLUS_2 [11006] [] [] [] []
IDLE 11009 [(0,0)] 177 [] [] [] [] []
INJECT_T 11010 [(1,0)] D [] [] [] [] []
MERGE 11011 [(1,0),(0,0)] D [] [11013] [] [] [((0,0),(1,0))]
DISCARD 11012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11013 [(0,0)] HALF_D_PLUS_2 [11011] [] [] [] []
IDLE 11014 [(0,0)] 19 [] [] [] [] []
INJECT_T 11015 [(0,1)] D [] [] [] [] []
MERGE 11016 [(0,1),(0,0)] D [] [11018] [] [] [((0,0),(0,1))]
DISCARD 11017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11018 [(0,0)] HALF_D_PLUS_2 [11016] [] [] [] []
IDLE 11019 [(0,0)] 198 [] [] [] [] []
INJECT_T 11020 [(1,0)] D [] [] [] [] []
MERGE 11021 [(1,0),(0,0)] D [] [11023] [] [] [((0,0),(1,0))]
DISCARD 11022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11023 [(0,0)] HALF_D_PLUS_2 [11021] [] [] [] []
IDLE 11024 [(0,0)] 28 [] [] [] [] []
INJECT_T 11025 [(0,1)] D [] [] [] [] []
MERGE 11026 [(0,1),(0,0)] D [] [11028] [] [] [((0,0),(0,1))]
DISCARD 11027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11028 [(0,0)] HALF_D_PLUS_2 [11026] [] [] [] []
IDLE 11029 [(0,0)] 69 [] [] [] [] []
INJECT_T 11030 [(1,0)] D [] [] [] [] []
MERGE 11031 [(1,0),(0,0)] D [] [11033] [] [] [((0,0),(1,0))]
DISCARD 11032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11033 [(0,0)] HALF_D_PLUS_2 [11031] [] [] [] []
IDLE 11034 [(0,0)] 160 [] [] [] [] []
INJECT_T 11035 [(0,1)] D [] [] [] [] []
MERGE 11036 [(0,1),(0,0)] D [] [11038] [] [] [((0,0),(0,1))]
DISCARD 11037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11038 [(0,0)] HALF_D_PLUS_2 [11036] [] [] [] []
IDLE 11039 [(0,0)] 114 [] [] [] [] []
INJECT_T 11040 [(1,0)] D [] [] [] [] []
MERGE 11041 [(1,0),(0,0)] D [] [11043] [] [] [((0,0),(1,0))]
DISCARD 11042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11043 [(0,0)] HALF_D_PLUS_2 [11041] [] [] [] []
IDLE 11044 [(0,0)] 49 [] [] [] [] []
INJECT_T 11045 [(0,1)] D [] [] [] [] []
MERGE 11046 [(0,1),(0,0)] D [] [11048] [] [] [((0,0),(0,1))]
DISCARD 11047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11048 [(0,0)] HALF_D_PLUS_2 [11046] [] [] [] []
IDLE 11049 [(0,0)] 180 [] [] [] [] []
INJECT_T 11050 [(1,0)] D [] [] [] [] []
MERGE 11051 [(1,0),(0,0)] D [] [11053] [] [] [((0,0),(1,0))]
DISCARD 11052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11053 [(0,0)] HALF_D_PLUS_2 [11051] [] [] [] []
IDLE 11054 [(0,0)] 12 [] [] [] [] []
INJECT_T 11055 [(0,1)] D [] [] [] [] []
MERGE 11056 [(0,1),(0,0)] D [] [11058] [] [] [((0,0),(0,1))]
DISCARD 11057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11058 [(0,0)] HALF_D_PLUS_2 [11056] [] [] [] []
IDLE 11059 [(0,0)] 106 [] [] [] [] []
INJECT_T 11060 [(1,0)] D [] [] [] [] []
MERGE 11061 [(1,0),(0,0)] D [] [11063] [] [] [((0,0),(1,0))]
DISCARD 11062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11063 [(0,0)] HALF_D_PLUS_2 [11061] [] [] [] []
IDLE 11064 [(0,0)] 120 [] [] [] [] []
INJECT_T 11065 [(0,1)] D [] [] [] [] []
MERGE 11066 [(0,1),(0,0)] D [] [11068] [] [] [((0,0),(0,1))]
DISCARD 11067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11068 [(0,0)] HALF_D_PLUS_2 [11066] [] [] [] []
IDLE 11069 [(0,0)] 194 [] [] [] [] []
INJECT_T 11070 [(1,0)] D [] [] [] [] []
MERGE 11071 [(1,0),(0,0)] D [] [11073] [] [] [((0,0),(1,0))]
DISCARD 11072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11073 [(0,0)] HALF_D_PLUS_2 [11071] [] [] [] []
IDLE 11074 [(0,0)] 29 [] [] [] [] []
INJECT_T 11075 [(0,1)] D [] [] [] [] []
MERGE 11076 [(0,1),(0,0)] D [] [11078] [] [] [((0,0),(0,1))]
DISCARD 11077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11078 [(0,0)] HALF_D_PLUS_2 [11076] [] [] [] []
IDLE 11079 [(0,0)] 32 [] [] [] [] []
INJECT_T 11080 [(1,0)] D [] [] [] [] []
MERGE 11081 [(1,0),(0,0)] D [] [11083] [] [] [((0,0),(1,0))]
DISCARD 11082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11083 [(0,0)] HALF_D_PLUS_2 [11081] [] [] [] []
IDLE 11084 [(0,0)] 10 [] [] [] [] []
INJECT_T 11085 [(0,1)] D [] [] [] [] []
MERGE 11086 [(0,1),(0,0)] D [] [11088] [] [] [((0,0),(0,1))]
DISCARD 11087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11088 [(0,0)] HALF_D_PLUS_2 [11086] [] [] [] []
IDLE 11089 [(0,0)] 21 [] [] [] [] []
INJECT_T 11090 [(1,0)] D [] [] [] [] []
MERGE 11091 [(1,0),(0,0)] D [] [11093] [] [] [((0,0),(1,0))]
DISCARD 11092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11093 [(0,0)] HALF_D_PLUS_2 [11091] [] [] [] []
IDLE 11094 [(0,0)] 166 [] [] [] [] []
INJECT_T 11095 [(0,1)] D [] [] [] [] []
MERGE 11096 [(0,1),(0,0)] D [] [11098] [] [] [((0,0),(0,1))]
DISCARD 11097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11098 [(0,0)] HALF_D_PLUS_2 [11096] [] [] [] []
IDLE 11099 [(0,0)] 106 [] [] [] [] []
INJECT_T 11100 [(1,0)] D [] [] [] [] []
MERGE 11101 [(1,0),(0,0)] D [] [11103] [] [] [((0,0),(1,0))]
DISCARD 11102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11103 [(0,0)] HALF_D_PLUS_2 [11101] [] [] [] []
IDLE 11104 [(0,0)] 79 [] [] [] [] []
INJECT_T 11105 [(0,1)] D [] [] [] [] []
MERGE 11106 [(0,1),(0,0)] D [] [11108] [] [] [((0,0),(0,1))]
DISCARD 11107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11108 [(0,0)] HALF_D_PLUS_2 [11106] [] [] [] []
IDLE 11109 [(0,0)] 46 [] [] [] [] []
INJECT_T 11110 [(1,0)] D [] [] [] [] []
MERGE 11111 [(1,0),(0,0)] D [] [11113] [] [] [((0,0),(1,0))]
DISCARD 11112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11113 [(0,0)] HALF_D_PLUS_2 [11111] [] [] [] []
IDLE 11114 [(0,0)] 173 [] [] [] [] []
INJECT_T 11115 [(0,1)] D [] [] [] [] []
MERGE 11116 [(0,1),(0,0)] D [] [11118] [] [] [((0,0),(0,1))]
DISCARD 11117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11118 [(0,0)] HALF_D_PLUS_2 [11116] [] [] [] []
IDLE 11119 [(0,0)] 96 [] [] [] [] []
INJECT_T 11120 [(1,0)] D [] [] [] [] []
MERGE 11121 [(1,0),(0,0)] D [] [11123] [] [] [((0,0),(1,0))]
DISCARD 11122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11123 [(0,0)] HALF_D_PLUS_2 [11121] [] [] [] []
IDLE 11124 [(0,0)] 149 [] [] [] [] []
INJECT_T 11125 [(0,1)] D [] [] [] [] []
MERGE 11126 [(0,1),(0,0)] D [] [11128] [] [] [((0,0),(0,1))]
DISCARD 11127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11128 [(0,0)] HALF_D_PLUS_2 [11126] [] [] [] []
IDLE 11129 [(0,0)] 96 [] [] [] [] []
INJECT_T 11130 [(1,0)] D [] [] [] [] []
MERGE 11131 [(1,0),(0,0)] D [] [11133] [] [] [((0,0),(1,0))]
DISCARD 11132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11133 [(0,0)] HALF_D_PLUS_2 [11131] [] [] [] []
IDLE 11134 [(0,0)] 40 [] [] [] [] []
INJECT_T 11135 [(0,1)] D [] [] [] [] []
MERGE 11136 [(0,1),(0,0)] D [] [11138] [] [] [((0,0),(0,1))]
DISCARD 11137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11138 [(0,0)] HALF_D_PLUS_2 [11136] [] [] [] []
IDLE 11139 [(0,0)] 32 [] [] [] [] []
INJECT_T 11140 [(1,0)] D [] [] [] [] []
MERGE 11141 [(1,0),(0,0)] D [] [11143] [] [] [((0,0),(1,0))]
DISCARD 11142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11143 [(0,0)] HALF_D_PLUS_2 [11141] [] [] [] []
IDLE 11144 [(0,0)] 17 [] [] [] [] []
INJECT_T 11145 [(0,1)] D [] [] [] [] []
MERGE 11146 [(0,1),(0,0)] D [] [11148] [] [] [((0,0),(0,1))]
DISCARD 11147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11148 [(0,0)] HALF_D_PLUS_2 [11146] [] [] [] []
IDLE 11149 [(0,0)] 4 [] [] [] [] []
INJECT_T 11150 [(1,0)] D [] [] [] [] []
MERGE 11151 [(1,0),(0,0)] D [] [11153] [] [] [((0,0),(1,0))]
DISCARD 11152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11153 [(0,0)] HALF_D_PLUS_2 [11151] [] [] [] []
IDLE 11154 [(0,0)] 34 [] [] [] [] []
INJECT_T 11155 [(0,1)] D [] [] [] [] []
MERGE 11156 [(0,1),(0,0)] D [] [11158] [] [] [((0,0),(0,1))]
DISCARD 11157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11158 [(0,0)] HALF_D_PLUS_2 [11156] [] [] [] []
IDLE 11159 [(0,0)] 128 [] [] [] [] []
INJECT_T 11160 [(1,0)] D [] [] [] [] []
MERGE 11161 [(1,0),(0,0)] D [] [11163] [] [] [((0,0),(1,0))]
DISCARD 11162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11163 [(0,0)] HALF_D_PLUS_2 [11161] [] [] [] []
IDLE 11164 [(0,0)] 99 [] [] [] [] []
INJECT_T 11165 [(0,1)] D [] [] [] [] []
MERGE 11166 [(0,1),(0,0)] D [] [11168] [] [] [((0,0),(0,1))]
DISCARD 11167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11168 [(0,0)] HALF_D_PLUS_2 [11166] [] [] [] []
IDLE 11169 [(0,0)] 134 [] [] [] [] []
INJECT_T 11170 [(1,0)] D [] [] [] [] []
MERGE 11171 [(1,0),(0,0)] D [] [11173] [] [] [((0,0),(1,0))]
DISCARD 11172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11173 [(0,0)] HALF_D_PLUS_2 [11171] [] [] [] []
IDLE 11174 [(0,0)] 71 [] [] [] [] []
INJECT_T 11175 [(0,1)] D [] [] [] [] []
MERGE 11176 [(0,1),(0,0)] D [] [11178] [] [] [((0,0),(0,1))]
DISCARD 11177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11178 [(0,0)] HALF_D_PLUS_2 [11176] [] [] [] []
IDLE 11179 [(0,0)] 54 [] [] [] [] []
INJECT_T 11180 [(1,0)] D [] [] [] [] []
MERGE 11181 [(1,0),(0,0)] D [] [11183] [] [] [((0,0),(1,0))]
DISCARD 11182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11183 [(0,0)] HALF_D_PLUS_2 [11181] [] [] [] []
IDLE 11184 [(0,0)] 167 [] [] [] [] []
INJECT_T 11185 [(0,1)] D [] [] [] [] []
MERGE 11186 [(0,1),(0,0)] D [] [11188] [] [] [((0,0),(0,1))]
DISCARD 11187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11188 [(0,0)] HALF_D_PLUS_2 [11186] [] [] [] []
IDLE 11189 [(0,0)] 173 [] [] [] [] []
INJECT_T 11190 [(1,0)] D [] [] [] [] []
MERGE 11191 [(1,0),(0,0)] D [] [11193] [] [] [((0,0),(1,0))]
DISCARD 11192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11193 [(0,0)] HALF_D_PLUS_2 [11191] [] [] [] []
IDLE 11194 [(0,0)] 94 [] [] [] [] []
INJECT_T 11195 [(0,1)] D [] [] [] [] []
MERGE 11196 [(0,1),(0,0)] D [] [11198] [] [] [((0,0),(0,1))]
DISCARD 11197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11198 [(0,0)] HALF_D_PLUS_2 [11196] [] [] [] []
IDLE 11199 [(0,0)] 175 [] [] [] [] []
INJECT_T 11200 [(1,0)] D [] [] [] [] []
MERGE 11201 [(1,0),(0,0)] D [] [11203] [] [] [((0,0),(1,0))]
DISCARD 11202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11203 [(0,0)] HALF_D_PLUS_2 [11201] [] [] [] []
IDLE 11204 [(0,0)] 111 [] [] [] [] []
INJECT_T 11205 [(0,1)] D [] [] [] [] []
MERGE 11206 [(0,1),(0,0)] D [] [11208] [] [] [((0,0),(0,1))]
DISCARD 11207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11208 [(0,0)] HALF_D_PLUS_2 [11206] [] [] [] []
IDLE 11209 [(0,0)] 141 [] [] [] [] []
INJECT_T 11210 [(1,0)] D [] [] [] [] []
MERGE 11211 [(1,0),(0,0)] D [] [11213] [] [] [((0,0),(1,0))]
DISCARD 11212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11213 [(0,0)] HALF_D_PLUS_2 [11211] [] [] [] []
IDLE 11214 [(0,0)] 77 [] [] [] [] []
INJECT_T 11215 [(0,1)] D [] [] [] [] []
MERGE 11216 [(0,1),(0,0)] D [] [11218] [] [] [((0,0),(0,1))]
DISCARD 11217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11218 [(0,0)] HALF_D_PLUS_2 [11216] [] [] [] []
IDLE 11219 [(0,0)] 3 [] [] [] [] []
INJECT_T 11220 [(1,0)] D [] [] [] [] []
MERGE 11221 [(1,0),(0,0)] D [] [11223] [] [] [((0,0),(1,0))]
DISCARD 11222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11223 [(0,0)] HALF_D_PLUS_2 [11221] [] [] [] []
IDLE 11224 [(0,0)] 151 [] [] [] [] []
INJECT_T 11225 [(0,1)] D [] [] [] [] []
MERGE 11226 [(0,1),(0,0)] D [] [11228] [] [] [((0,0),(0,1))]
DISCARD 11227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11228 [(0,0)] HALF_D_PLUS_2 [11226] [] [] [] []
IDLE 11229 [(0,0)] 97 [] [] [] [] []
INJECT_T 11230 [(1,0)] D [] [] [] [] []
MERGE 11231 [(1,0),(0,0)] D [] [11233] [] [] [((0,0),(1,0))]
DISCARD 11232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11233 [(0,0)] HALF_D_PLUS_2 [11231] [] [] [] []
IDLE 11234 [(0,0)] 138 [] [] [] [] []
INJECT_T 11235 [(0,1)] D [] [] [] [] []
MERGE 11236 [(0,1),(0,0)] D [] [11238] [] [] [((0,0),(0,1))]
DISCARD 11237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11238 [(0,0)] HALF_D_PLUS_2 [11236] [] [] [] []
IDLE 11239 [(0,0)] 71 [] [] [] [] []
INJECT_T 11240 [(1,0)] D [] [] [] [] []
MERGE 11241 [(1,0),(0,0)] D [] [11243] [] [] [((0,0),(1,0))]
DISCARD 11242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11243 [(0,0)] HALF_D_PLUS_2 [11241] [] [] [] []
IDLE 11244 [(0,0)] 137 [] [] [] [] []
INJECT_T 11245 [(0,1)] D [] [] [] [] []
MERGE 11246 [(0,1),(0,0)] D [] [11248] [] [] [((0,0),(0,1))]
DISCARD 11247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11248 [(0,0)] HALF_D_PLUS_2 [11246] [] [] [] []
IDLE 11249 [(0,0)] 194 [] [] [] [] []
INJECT_T 11250 [(1,0)] D [] [] [] [] []
MERGE 11251 [(1,0),(0,0)] D [] [11253] [] [] [((0,0),(1,0))]
DISCARD 11252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11253 [(0,0)] HALF_D_PLUS_2 [11251] [] [] [] []
IDLE 11254 [(0,0)] 155 [] [] [] [] []
INJECT_T 11255 [(0,1)] D [] [] [] [] []
MERGE 11256 [(0,1),(0,0)] D [] [11258] [] [] [((0,0),(0,1))]
DISCARD 11257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11258 [(0,0)] HALF_D_PLUS_2 [11256] [] [] [] []
IDLE 11259 [(0,0)] 165 [] [] [] [] []
INJECT_T 11260 [(1,0)] D [] [] [] [] []
MERGE 11261 [(1,0),(0,0)] D [] [11263] [] [] [((0,0),(1,0))]
DISCARD 11262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11263 [(0,0)] HALF_D_PLUS_2 [11261] [] [] [] []
IDLE 11264 [(0,0)] 80 [] [] [] [] []
INJECT_T 11265 [(0,1)] D [] [] [] [] []
MERGE 11266 [(0,1),(0,0)] D [] [11268] [] [] [((0,0),(0,1))]
DISCARD 11267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11268 [(0,0)] HALF_D_PLUS_2 [11266] [] [] [] []
IDLE 11269 [(0,0)] 108 [] [] [] [] []
INJECT_T 11270 [(1,0)] D [] [] [] [] []
MERGE 11271 [(1,0),(0,0)] D [] [11273] [] [] [((0,0),(1,0))]
DISCARD 11272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11273 [(0,0)] HALF_D_PLUS_2 [11271] [] [] [] []
IDLE 11274 [(0,0)] 23 [] [] [] [] []
INJECT_T 11275 [(0,1)] D [] [] [] [] []
MERGE 11276 [(0,1),(0,0)] D [] [11278] [] [] [((0,0),(0,1))]
DISCARD 11277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11278 [(0,0)] HALF_D_PLUS_2 [11276] [] [] [] []
IDLE 11279 [(0,0)] 185 [] [] [] [] []
INJECT_T 11280 [(1,0)] D [] [] [] [] []
MERGE 11281 [(1,0),(0,0)] D [] [11283] [] [] [((0,0),(1,0))]
DISCARD 11282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11283 [(0,0)] HALF_D_PLUS_2 [11281] [] [] [] []
IDLE 11284 [(0,0)] 164 [] [] [] [] []
INJECT_T 11285 [(0,1)] D [] [] [] [] []
MERGE 11286 [(0,1),(0,0)] D [] [11288] [] [] [((0,0),(0,1))]
DISCARD 11287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11288 [(0,0)] HALF_D_PLUS_2 [11286] [] [] [] []
IDLE 11289 [(0,0)] 104 [] [] [] [] []
INJECT_T 11290 [(1,0)] D [] [] [] [] []
MERGE 11291 [(1,0),(0,0)] D [] [11293] [] [] [((0,0),(1,0))]
DISCARD 11292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11293 [(0,0)] HALF_D_PLUS_2 [11291] [] [] [] []
IDLE 11294 [(0,0)] 69 [] [] [] [] []
INJECT_T 11295 [(0,1)] D [] [] [] [] []
MERGE 11296 [(0,1),(0,0)] D [] [11298] [] [] [((0,0),(0,1))]
DISCARD 11297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11298 [(0,0)] HALF_D_PLUS_2 [11296] [] [] [] []
IDLE 11299 [(0,0)] 112 [] [] [] [] []
INJECT_T 11300 [(1,0)] D [] [] [] [] []
MERGE 11301 [(1,0),(0,0)] D [] [11303] [] [] [((0,0),(1,0))]
DISCARD 11302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11303 [(0,0)] HALF_D_PLUS_2 [11301] [] [] [] []
IDLE 11304 [(0,0)] 139 [] [] [] [] []
INJECT_T 11305 [(0,1)] D [] [] [] [] []
MERGE 11306 [(0,1),(0,0)] D [] [11308] [] [] [((0,0),(0,1))]
DISCARD 11307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11308 [(0,0)] HALF_D_PLUS_2 [11306] [] [] [] []
IDLE 11309 [(0,0)] 195 [] [] [] [] []
INJECT_T 11310 [(1,0)] D [] [] [] [] []
MERGE 11311 [(1,0),(0,0)] D [] [11313] [] [] [((0,0),(1,0))]
DISCARD 11312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11313 [(0,0)] HALF_D_PLUS_2 [11311] [] [] [] []
IDLE 11314 [(0,0)] 198 [] [] [] [] []
INJECT_T 11315 [(0,1)] D [] [] [] [] []
MERGE 11316 [(0,1),(0,0)] D [] [11318] [] [] [((0,0),(0,1))]
DISCARD 11317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11318 [(0,0)] HALF_D_PLUS_2 [11316] [] [] [] []
IDLE 11319 [(0,0)] 64 [] [] [] [] []
INJECT_T 11320 [(1,0)] D [] [] [] [] []
MERGE 11321 [(1,0),(0,0)] D [] [11323] [] [] [((0,0),(1,0))]
DISCARD 11322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11323 [(0,0)] HALF_D_PLUS_2 [11321] [] [] [] []
IDLE 11324 [(0,0)] 141 [] [] [] [] []
INJECT_T 11325 [(0,1)] D [] [] [] [] []
MERGE 11326 [(0,1),(0,0)] D [] [11328] [] [] [((0,0),(0,1))]
DISCARD 11327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11328 [(0,0)] HALF_D_PLUS_2 [11326] [] [] [] []
IDLE 11329 [(0,0)] 192 [] [] [] [] []
INJECT_T 11330 [(1,0)] D [] [] [] [] []
MERGE 11331 [(1,0),(0,0)] D [] [11333] [] [] [((0,0),(1,0))]
DISCARD 11332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11333 [(0,0)] HALF_D_PLUS_2 [11331] [] [] [] []
IDLE 11334 [(0,0)] 182 [] [] [] [] []
INJECT_T 11335 [(0,1)] D [] [] [] [] []
MERGE 11336 [(0,1),(0,0)] D [] [11338] [] [] [((0,0),(0,1))]
DISCARD 11337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11338 [(0,0)] HALF_D_PLUS_2 [11336] [] [] [] []
IDLE 11339 [(0,0)] 125 [] [] [] [] []
INJECT_T 11340 [(1,0)] D [] [] [] [] []
MERGE 11341 [(1,0),(0,0)] D [] [11343] [] [] [((0,0),(1,0))]
DISCARD 11342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11343 [(0,0)] HALF_D_PLUS_2 [11341] [] [] [] []
IDLE 11344 [(0,0)] 2 [] [] [] [] []
INJECT_T 11345 [(0,1)] D [] [] [] [] []
MERGE 11346 [(0,1),(0,0)] D [] [11348] [] [] [((0,0),(0,1))]
DISCARD 11347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11348 [(0,0)] HALF_D_PLUS_2 [11346] [] [] [] []
IDLE 11349 [(0,0)] 8 [] [] [] [] []
INJECT_T 11350 [(1,0)] D [] [] [] [] []
MERGE 11351 [(1,0),(0,0)] D [] [11353] [] [] [((0,0),(1,0))]
DISCARD 11352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11353 [(0,0)] HALF_D_PLUS_2 [11351] [] [] [] []
IDLE 11354 [(0,0)] 121 [] [] [] [] []
INJECT_T 11355 [(0,1)] D [] [] [] [] []
MERGE 11356 [(0,1),(0,0)] D [] [11358] [] [] [((0,0),(0,1))]
DISCARD 11357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11358 [(0,0)] HALF_D_PLUS_2 [11356] [] [] [] []
IDLE 11359 [(0,0)] 21 [] [] [] [] []
INJECT_T 11360 [(1,0)] D [] [] [] [] []
MERGE 11361 [(1,0),(0,0)] D [] [11363] [] [] [((0,0),(1,0))]
DISCARD 11362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11363 [(0,0)] HALF_D_PLUS_2 [11361] [] [] [] []
IDLE 11364 [(0,0)] 19 [] [] [] [] []
INJECT_T 11365 [(0,1)] D [] [] [] [] []
MERGE 11366 [(0,1),(0,0)] D [] [11368] [] [] [((0,0),(0,1))]
DISCARD 11367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11368 [(0,0)] HALF_D_PLUS_2 [11366] [] [] [] []
IDLE 11369 [(0,0)] 200 [] [] [] [] []
INJECT_T 11370 [(1,0)] D [] [] [] [] []
MERGE 11371 [(1,0),(0,0)] D [] [11373] [] [] [((0,0),(1,0))]
DISCARD 11372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11373 [(0,0)] HALF_D_PLUS_2 [11371] [] [] [] []
IDLE 11374 [(0,0)] 175 [] [] [] [] []
INJECT_T 11375 [(0,1)] D [] [] [] [] []
MERGE 11376 [(0,1),(0,0)] D [] [11378] [] [] [((0,0),(0,1))]
DISCARD 11377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11378 [(0,0)] HALF_D_PLUS_2 [11376] [] [] [] []
IDLE 11379 [(0,0)] 65 [] [] [] [] []
INJECT_T 11380 [(1,0)] D [] [] [] [] []
MERGE 11381 [(1,0),(0,0)] D [] [11383] [] [] [((0,0),(1,0))]
DISCARD 11382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11383 [(0,0)] HALF_D_PLUS_2 [11381] [] [] [] []
IDLE 11384 [(0,0)] 193 [] [] [] [] []
INJECT_T 11385 [(0,1)] D [] [] [] [] []
MERGE 11386 [(0,1),(0,0)] D [] [11388] [] [] [((0,0),(0,1))]
DISCARD 11387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11388 [(0,0)] HALF_D_PLUS_2 [11386] [] [] [] []
IDLE 11389 [(0,0)] 111 [] [] [] [] []
INJECT_T 11390 [(1,0)] D [] [] [] [] []
MERGE 11391 [(1,0),(0,0)] D [] [11393] [] [] [((0,0),(1,0))]
DISCARD 11392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11393 [(0,0)] HALF_D_PLUS_2 [11391] [] [] [] []
IDLE 11394 [(0,0)] 6 [] [] [] [] []
INJECT_T 11395 [(0,1)] D [] [] [] [] []
MERGE 11396 [(0,1),(0,0)] D [] [11398] [] [] [((0,0),(0,1))]
DISCARD 11397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11398 [(0,0)] HALF_D_PLUS_2 [11396] [] [] [] []
IDLE 11399 [(0,0)] 131 [] [] [] [] []
INJECT_T 11400 [(1,0)] D [] [] [] [] []
MERGE 11401 [(1,0),(0,0)] D [] [11403] [] [] [((0,0),(1,0))]
DISCARD 11402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11403 [(0,0)] HALF_D_PLUS_2 [11401] [] [] [] []
IDLE 11404 [(0,0)] 26 [] [] [] [] []
INJECT_T 11405 [(0,1)] D [] [] [] [] []
MERGE 11406 [(0,1),(0,0)] D [] [11408] [] [] [((0,0),(0,1))]
DISCARD 11407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11408 [(0,0)] HALF_D_PLUS_2 [11406] [] [] [] []
IDLE 11409 [(0,0)] 70 [] [] [] [] []
INJECT_T 11410 [(1,0)] D [] [] [] [] []
MERGE 11411 [(1,0),(0,0)] D [] [11413] [] [] [((0,0),(1,0))]
DISCARD 11412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11413 [(0,0)] HALF_D_PLUS_2 [11411] [] [] [] []
IDLE 11414 [(0,0)] 167 [] [] [] [] []
INJECT_T 11415 [(0,1)] D [] [] [] [] []
MERGE 11416 [(0,1),(0,0)] D [] [11418] [] [] [((0,0),(0,1))]
DISCARD 11417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11418 [(0,0)] HALF_D_PLUS_2 [11416] [] [] [] []
IDLE 11419 [(0,0)] 198 [] [] [] [] []
INJECT_T 11420 [(1,0)] D [] [] [] [] []
MERGE 11421 [(1,0),(0,0)] D [] [11423] [] [] [((0,0),(1,0))]
DISCARD 11422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11423 [(0,0)] HALF_D_PLUS_2 [11421] [] [] [] []
IDLE 11424 [(0,0)] 138 [] [] [] [] []
INJECT_T 11425 [(0,1)] D [] [] [] [] []
MERGE 11426 [(0,1),(0,0)] D [] [11428] [] [] [((0,0),(0,1))]
DISCARD 11427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11428 [(0,0)] HALF_D_PLUS_2 [11426] [] [] [] []
IDLE 11429 [(0,0)] 60 [] [] [] [] []
INJECT_T 11430 [(1,0)] D [] [] [] [] []
MERGE 11431 [(1,0),(0,0)] D [] [11433] [] [] [((0,0),(1,0))]
DISCARD 11432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11433 [(0,0)] HALF_D_PLUS_2 [11431] [] [] [] []
IDLE 11434 [(0,0)] 197 [] [] [] [] []
INJECT_T 11435 [(0,1)] D [] [] [] [] []
MERGE 11436 [(0,1),(0,0)] D [] [11438] [] [] [((0,0),(0,1))]
DISCARD 11437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11438 [(0,0)] HALF_D_PLUS_2 [11436] [] [] [] []
IDLE 11439 [(0,0)] 2 [] [] [] [] []
INJECT_T 11440 [(1,0)] D [] [] [] [] []
MERGE 11441 [(1,0),(0,0)] D [] [11443] [] [] [((0,0),(1,0))]
DISCARD 11442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11443 [(0,0)] HALF_D_PLUS_2 [11441] [] [] [] []
IDLE 11444 [(0,0)] 152 [] [] [] [] []
INJECT_T 11445 [(0,1)] D [] [] [] [] []
MERGE 11446 [(0,1),(0,0)] D [] [11448] [] [] [((0,0),(0,1))]
DISCARD 11447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11448 [(0,0)] HALF_D_PLUS_2 [11446] [] [] [] []
IDLE 11449 [(0,0)] 138 [] [] [] [] []
INJECT_T 11450 [(1,0)] D [] [] [] [] []
MERGE 11451 [(1,0),(0,0)] D [] [11453] [] [] [((0,0),(1,0))]
DISCARD 11452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11453 [(0,0)] HALF_D_PLUS_2 [11451] [] [] [] []
IDLE 11454 [(0,0)] 119 [] [] [] [] []
INJECT_T 11455 [(0,1)] D [] [] [] [] []
MERGE 11456 [(0,1),(0,0)] D [] [11458] [] [] [((0,0),(0,1))]
DISCARD 11457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11458 [(0,0)] HALF_D_PLUS_2 [11456] [] [] [] []
IDLE 11459 [(0,0)] 51 [] [] [] [] []
INJECT_T 11460 [(1,0)] D [] [] [] [] []
MERGE 11461 [(1,0),(0,0)] D [] [11463] [] [] [((0,0),(1,0))]
DISCARD 11462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11463 [(0,0)] HALF_D_PLUS_2 [11461] [] [] [] []
IDLE 11464 [(0,0)] 108 [] [] [] [] []
INJECT_T 11465 [(0,1)] D [] [] [] [] []
MERGE 11466 [(0,1),(0,0)] D [] [11468] [] [] [((0,0),(0,1))]
DISCARD 11467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11468 [(0,0)] HALF_D_PLUS_2 [11466] [] [] [] []
IDLE 11469 [(0,0)] 48 [] [] [] [] []
INJECT_T 11470 [(1,0)] D [] [] [] [] []
MERGE 11471 [(1,0),(0,0)] D [] [11473] [] [] [((0,0),(1,0))]
DISCARD 11472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11473 [(0,0)] HALF_D_PLUS_2 [11471] [] [] [] []
IDLE 11474 [(0,0)] 1 [] [] [] [] []
INJECT_T 11475 [(0,1)] D [] [] [] [] []
MERGE 11476 [(0,1),(0,0)] D [] [11478] [] [] [((0,0),(0,1))]
DISCARD 11477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11478 [(0,0)] HALF_D_PLUS_2 [11476] [] [] [] []
IDLE 11479 [(0,0)] 147 [] [] [] [] []
INJECT_T 11480 [(1,0)] D [] [] [] [] []
MERGE 11481 [(1,0),(0,0)] D [] [11483] [] [] [((0,0),(1,0))]
DISCARD 11482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11483 [(0,0)] HALF_D_PLUS_2 [11481] [] [] [] []
IDLE 11484 [(0,0)] 157 [] [] [] [] []
INJECT_T 11485 [(0,1)] D [] [] [] [] []
MERGE 11486 [(0,1),(0,0)] D [] [11488] [] [] [((0,0),(0,1))]
DISCARD 11487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11488 [(0,0)] HALF_D_PLUS_2 [11486] [] [] [] []
IDLE 11489 [(0,0)] 45 [] [] [] [] []
INJECT_T 11490 [(1,0)] D [] [] [] [] []
MERGE 11491 [(1,0),(0,0)] D [] [11493] [] [] [((0,0),(1,0))]
DISCARD 11492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11493 [(0,0)] HALF_D_PLUS_2 [11491] [] [] [] []
IDLE 11494 [(0,0)] 77 [] [] [] [] []
INJECT_T 11495 [(0,1)] D [] [] [] [] []
MERGE 11496 [(0,1),(0,0)] D [] [11498] [] [] [((0,0),(0,1))]
DISCARD 11497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11498 [(0,0)] HALF_D_PLUS_2 [11496] [] [] [] []
IDLE 11499 [(0,0)] 187 [] [] [] [] []
INJECT_T 11500 [(1,0)] D [] [] [] [] []
MERGE 11501 [(1,0),(0,0)] D [] [11503] [] [] [((0,0),(1,0))]
DISCARD 11502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11503 [(0,0)] HALF_D_PLUS_2 [11501] [] [] [] []
IDLE 11504 [(0,0)] 21 [] [] [] [] []
INJECT_T 11505 [(0,1)] D [] [] [] [] []
MERGE 11506 [(0,1),(0,0)] D [] [11508] [] [] [((0,0),(0,1))]
DISCARD 11507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11508 [(0,0)] HALF_D_PLUS_2 [11506] [] [] [] []
IDLE 11509 [(0,0)] 183 [] [] [] [] []
INJECT_T 11510 [(1,0)] D [] [] [] [] []
MERGE 11511 [(1,0),(0,0)] D [] [11513] [] [] [((0,0),(1,0))]
DISCARD 11512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11513 [(0,0)] HALF_D_PLUS_2 [11511] [] [] [] []
IDLE 11514 [(0,0)] 109 [] [] [] [] []
INJECT_T 11515 [(0,1)] D [] [] [] [] []
MERGE 11516 [(0,1),(0,0)] D [] [11518] [] [] [((0,0),(0,1))]
DISCARD 11517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11518 [(0,0)] HALF_D_PLUS_2 [11516] [] [] [] []
IDLE 11519 [(0,0)] 104 [] [] [] [] []
INJECT_T 11520 [(1,0)] D [] [] [] [] []
MERGE 11521 [(1,0),(0,0)] D [] [11523] [] [] [((0,0),(1,0))]
DISCARD 11522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11523 [(0,0)] HALF_D_PLUS_2 [11521] [] [] [] []
IDLE 11524 [(0,0)] 74 [] [] [] [] []
INJECT_T 11525 [(0,1)] D [] [] [] [] []
MERGE 11526 [(0,1),(0,0)] D [] [11528] [] [] [((0,0),(0,1))]
DISCARD 11527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11528 [(0,0)] HALF_D_PLUS_2 [11526] [] [] [] []
IDLE 11529 [(0,0)] 109 [] [] [] [] []
INJECT_T 11530 [(1,0)] D [] [] [] [] []
MERGE 11531 [(1,0),(0,0)] D [] [11533] [] [] [((0,0),(1,0))]
DISCARD 11532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11533 [(0,0)] HALF_D_PLUS_2 [11531] [] [] [] []
IDLE 11534 [(0,0)] 121 [] [] [] [] []
INJECT_T 11535 [(0,1)] D [] [] [] [] []
MERGE 11536 [(0,1),(0,0)] D [] [11538] [] [] [((0,0),(0,1))]
DISCARD 11537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11538 [(0,0)] HALF_D_PLUS_2 [11536] [] [] [] []
IDLE 11539 [(0,0)] 5 [] [] [] [] []
INJECT_T 11540 [(1,0)] D [] [] [] [] []
MERGE 11541 [(1,0),(0,0)] D [] [11543] [] [] [((0,0),(1,0))]
DISCARD 11542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11543 [(0,0)] HALF_D_PLUS_2 [11541] [] [] [] []
IDLE 11544 [(0,0)] 3 [] [] [] [] []
INJECT_T 11545 [(0,1)] D [] [] [] [] []
MERGE 11546 [(0,1),(0,0)] D [] [11548] [] [] [((0,0),(0,1))]
DISCARD 11547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11548 [(0,0)] HALF_D_PLUS_2 [11546] [] [] [] []
IDLE 11549 [(0,0)] 168 [] [] [] [] []
INJECT_T 11550 [(1,0)] D [] [] [] [] []
MERGE 11551 [(1,0),(0,0)] D [] [11553] [] [] [((0,0),(1,0))]
DISCARD 11552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11553 [(0,0)] HALF_D_PLUS_2 [11551] [] [] [] []
IDLE 11554 [(0,0)] 33 [] [] [] [] []
INJECT_T 11555 [(0,1)] D [] [] [] [] []
MERGE 11556 [(0,1),(0,0)] D [] [11558] [] [] [((0,0),(0,1))]
DISCARD 11557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11558 [(0,0)] HALF_D_PLUS_2 [11556] [] [] [] []
IDLE 11559 [(0,0)] 188 [] [] [] [] []
INJECT_T 11560 [(1,0)] D [] [] [] [] []
MERGE 11561 [(1,0),(0,0)] D [] [11563] [] [] [((0,0),(1,0))]
DISCARD 11562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11563 [(0,0)] HALF_D_PLUS_2 [11561] [] [] [] []
IDLE 11564 [(0,0)] 108 [] [] [] [] []
INJECT_T 11565 [(0,1)] D [] [] [] [] []
MERGE 11566 [(0,1),(0,0)] D [] [11568] [] [] [((0,0),(0,1))]
DISCARD 11567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11568 [(0,0)] HALF_D_PLUS_2 [11566] [] [] [] []
IDLE 11569 [(0,0)] 54 [] [] [] [] []
INJECT_T 11570 [(1,0)] D [] [] [] [] []
MERGE 11571 [(1,0),(0,0)] D [] [11573] [] [] [((0,0),(1,0))]
DISCARD 11572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11573 [(0,0)] HALF_D_PLUS_2 [11571] [] [] [] []
IDLE 11574 [(0,0)] 122 [] [] [] [] []
INJECT_T 11575 [(0,1)] D [] [] [] [] []
MERGE 11576 [(0,1),(0,0)] D [] [11578] [] [] [((0,0),(0,1))]
DISCARD 11577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11578 [(0,0)] HALF_D_PLUS_2 [11576] [] [] [] []
IDLE 11579 [(0,0)] 69 [] [] [] [] []
INJECT_T 11580 [(1,0)] D [] [] [] [] []
MERGE 11581 [(1,0),(0,0)] D [] [11583] [] [] [((0,0),(1,0))]
DISCARD 11582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11583 [(0,0)] HALF_D_PLUS_2 [11581] [] [] [] []
IDLE 11584 [(0,0)] 16 [] [] [] [] []
INJECT_T 11585 [(0,1)] D [] [] [] [] []
MERGE 11586 [(0,1),(0,0)] D [] [11588] [] [] [((0,0),(0,1))]
DISCARD 11587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11588 [(0,0)] HALF_D_PLUS_2 [11586] [] [] [] []
IDLE 11589 [(0,0)] 187 [] [] [] [] []
INJECT_T 11590 [(1,0)] D [] [] [] [] []
MERGE 11591 [(1,0),(0,0)] D [] [11593] [] [] [((0,0),(1,0))]
DISCARD 11592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11593 [(0,0)] HALF_D_PLUS_2 [11591] [] [] [] []
IDLE 11594 [(0,0)] 127 [] [] [] [] []
INJECT_T 11595 [(0,1)] D [] [] [] [] []
MERGE 11596 [(0,1),(0,0)] D [] [11598] [] [] [((0,0),(0,1))]
DISCARD 11597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11598 [(0,0)] HALF_D_PLUS_2 [11596] [] [] [] []
IDLE 11599 [(0,0)] 189 [] [] [] [] []
INJECT_T 11600 [(1,0)] D [] [] [] [] []
MERGE 11601 [(1,0),(0,0)] D [] [11603] [] [] [((0,0),(1,0))]
DISCARD 11602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11603 [(0,0)] HALF_D_PLUS_2 [11601] [] [] [] []
IDLE 11604 [(0,0)] 169 [] [] [] [] []
INJECT_T 11605 [(0,1)] D [] [] [] [] []
MERGE 11606 [(0,1),(0,0)] D [] [11608] [] [] [((0,0),(0,1))]
DISCARD 11607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11608 [(0,0)] HALF_D_PLUS_2 [11606] [] [] [] []
IDLE 11609 [(0,0)] 64 [] [] [] [] []
INJECT_T 11610 [(1,0)] D [] [] [] [] []
MERGE 11611 [(1,0),(0,0)] D [] [11613] [] [] [((0,0),(1,0))]
DISCARD 11612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11613 [(0,0)] HALF_D_PLUS_2 [11611] [] [] [] []
IDLE 11614 [(0,0)] 57 [] [] [] [] []
INJECT_T 11615 [(0,1)] D [] [] [] [] []
MERGE 11616 [(0,1),(0,0)] D [] [11618] [] [] [((0,0),(0,1))]
DISCARD 11617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11618 [(0,0)] HALF_D_PLUS_2 [11616] [] [] [] []
IDLE 11619 [(0,0)] 132 [] [] [] [] []
INJECT_T 11620 [(1,0)] D [] [] [] [] []
MERGE 11621 [(1,0),(0,0)] D [] [11623] [] [] [((0,0),(1,0))]
DISCARD 11622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11623 [(0,0)] HALF_D_PLUS_2 [11621] [] [] [] []
IDLE 11624 [(0,0)] 104 [] [] [] [] []
INJECT_T 11625 [(0,1)] D [] [] [] [] []
MERGE 11626 [(0,1),(0,0)] D [] [11628] [] [] [((0,0),(0,1))]
DISCARD 11627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11628 [(0,0)] HALF_D_PLUS_2 [11626] [] [] [] []
IDLE 11629 [(0,0)] 14 [] [] [] [] []
INJECT_T 11630 [(1,0)] D [] [] [] [] []
MERGE 11631 [(1,0),(0,0)] D [] [11633] [] [] [((0,0),(1,0))]
DISCARD 11632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11633 [(0,0)] HALF_D_PLUS_2 [11631] [] [] [] []
IDLE 11634 [(0,0)] 182 [] [] [] [] []
INJECT_T 11635 [(0,1)] D [] [] [] [] []
MERGE 11636 [(0,1),(0,0)] D [] [11638] [] [] [((0,0),(0,1))]
DISCARD 11637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11638 [(0,0)] HALF_D_PLUS_2 [11636] [] [] [] []
IDLE 11639 [(0,0)] 107 [] [] [] [] []
INJECT_T 11640 [(1,0)] D [] [] [] [] []
MERGE 11641 [(1,0),(0,0)] D [] [11643] [] [] [((0,0),(1,0))]
DISCARD 11642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11643 [(0,0)] HALF_D_PLUS_2 [11641] [] [] [] []
IDLE 11644 [(0,0)] 141 [] [] [] [] []
INJECT_T 11645 [(0,1)] D [] [] [] [] []
MERGE 11646 [(0,1),(0,0)] D [] [11648] [] [] [((0,0),(0,1))]
DISCARD 11647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11648 [(0,0)] HALF_D_PLUS_2 [11646] [] [] [] []
IDLE 11649 [(0,0)] 187 [] [] [] [] []
INJECT_T 11650 [(1,0)] D [] [] [] [] []
MERGE 11651 [(1,0),(0,0)] D [] [11653] [] [] [((0,0),(1,0))]
DISCARD 11652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11653 [(0,0)] HALF_D_PLUS_2 [11651] [] [] [] []
IDLE 11654 [(0,0)] 41 [] [] [] [] []
INJECT_T 11655 [(0,1)] D [] [] [] [] []
MERGE 11656 [(0,1),(0,0)] D [] [11658] [] [] [((0,0),(0,1))]
DISCARD 11657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11658 [(0,0)] HALF_D_PLUS_2 [11656] [] [] [] []
IDLE 11659 [(0,0)] 189 [] [] [] [] []
INJECT_T 11660 [(1,0)] D [] [] [] [] []
MERGE 11661 [(1,0),(0,0)] D [] [11663] [] [] [((0,0),(1,0))]
DISCARD 11662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11663 [(0,0)] HALF_D_PLUS_2 [11661] [] [] [] []
IDLE 11664 [(0,0)] 194 [] [] [] [] []
INJECT_T 11665 [(0,1)] D [] [] [] [] []
MERGE 11666 [(0,1),(0,0)] D [] [11668] [] [] [((0,0),(0,1))]
DISCARD 11667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11668 [(0,0)] HALF_D_PLUS_2 [11666] [] [] [] []
IDLE 11669 [(0,0)] 119 [] [] [] [] []
INJECT_T 11670 [(1,0)] D [] [] [] [] []
MERGE 11671 [(1,0),(0,0)] D [] [11673] [] [] [((0,0),(1,0))]
DISCARD 11672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11673 [(0,0)] HALF_D_PLUS_2 [11671] [] [] [] []
IDLE 11674 [(0,0)] 68 [] [] [] [] []
INJECT_T 11675 [(0,1)] D [] [] [] [] []
MERGE 11676 [(0,1),(0,0)] D [] [11678] [] [] [((0,0),(0,1))]
DISCARD 11677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11678 [(0,0)] HALF_D_PLUS_2 [11676] [] [] [] []
IDLE 11679 [(0,0)] 129 [] [] [] [] []
INJECT_T 11680 [(1,0)] D [] [] [] [] []
MERGE 11681 [(1,0),(0,0)] D [] [11683] [] [] [((0,0),(1,0))]
DISCARD 11682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11683 [(0,0)] HALF_D_PLUS_2 [11681] [] [] [] []
IDLE 11684 [(0,0)] 165 [] [] [] [] []
INJECT_T 11685 [(0,1)] D [] [] [] [] []
MERGE 11686 [(0,1),(0,0)] D [] [11688] [] [] [((0,0),(0,1))]
DISCARD 11687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11688 [(0,0)] HALF_D_PLUS_2 [11686] [] [] [] []
IDLE 11689 [(0,0)] 20 [] [] [] [] []
INJECT_T 11690 [(1,0)] D [] [] [] [] []
MERGE 11691 [(1,0),(0,0)] D [] [11693] [] [] [((0,0),(1,0))]
DISCARD 11692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11693 [(0,0)] HALF_D_PLUS_2 [11691] [] [] [] []
IDLE 11694 [(0,0)] 90 [] [] [] [] []
INJECT_T 11695 [(0,1)] D [] [] [] [] []
MERGE 11696 [(0,1),(0,0)] D [] [11698] [] [] [((0,0),(0,1))]
DISCARD 11697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11698 [(0,0)] HALF_D_PLUS_2 [11696] [] [] [] []
IDLE 11699 [(0,0)] 21 [] [] [] [] []
INJECT_T 11700 [(1,0)] D [] [] [] [] []
MERGE 11701 [(1,0),(0,0)] D [] [11703] [] [] [((0,0),(1,0))]
DISCARD 11702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11703 [(0,0)] HALF_D_PLUS_2 [11701] [] [] [] []
IDLE 11704 [(0,0)] 158 [] [] [] [] []
INJECT_T 11705 [(0,1)] D [] [] [] [] []
MERGE 11706 [(0,1),(0,0)] D [] [11708] [] [] [((0,0),(0,1))]
DISCARD 11707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11708 [(0,0)] HALF_D_PLUS_2 [11706] [] [] [] []
IDLE 11709 [(0,0)] 107 [] [] [] [] []
INJECT_T 11710 [(1,0)] D [] [] [] [] []
MERGE 11711 [(1,0),(0,0)] D [] [11713] [] [] [((0,0),(1,0))]
DISCARD 11712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11713 [(0,0)] HALF_D_PLUS_2 [11711] [] [] [] []
IDLE 11714 [(0,0)] 185 [] [] [] [] []
INJECT_T 11715 [(0,1)] D [] [] [] [] []
MERGE 11716 [(0,1),(0,0)] D [] [11718] [] [] [((0,0),(0,1))]
DISCARD 11717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11718 [(0,0)] HALF_D_PLUS_2 [11716] [] [] [] []
IDLE 11719 [(0,0)] 97 [] [] [] [] []
INJECT_T 11720 [(1,0)] D [] [] [] [] []
MERGE 11721 [(1,0),(0,0)] D [] [11723] [] [] [((0,0),(1,0))]
DISCARD 11722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11723 [(0,0)] HALF_D_PLUS_2 [11721] [] [] [] []
IDLE 11724 [(0,0)] 181 [] [] [] [] []
INJECT_T 11725 [(0,1)] D [] [] [] [] []
MERGE 11726 [(0,1),(0,0)] D [] [11728] [] [] [((0,0),(0,1))]
DISCARD 11727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11728 [(0,0)] HALF_D_PLUS_2 [11726] [] [] [] []
IDLE 11729 [(0,0)] 159 [] [] [] [] []
INJECT_T 11730 [(1,0)] D [] [] [] [] []
MERGE 11731 [(1,0),(0,0)] D [] [11733] [] [] [((0,0),(1,0))]
DISCARD 11732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11733 [(0,0)] HALF_D_PLUS_2 [11731] [] [] [] []
IDLE 11734 [(0,0)] 161 [] [] [] [] []
INJECT_T 11735 [(0,1)] D [] [] [] [] []
MERGE 11736 [(0,1),(0,0)] D [] [11738] [] [] [((0,0),(0,1))]
DISCARD 11737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11738 [(0,0)] HALF_D_PLUS_2 [11736] [] [] [] []
IDLE 11739 [(0,0)] 146 [] [] [] [] []
INJECT_T 11740 [(1,0)] D [] [] [] [] []
MERGE 11741 [(1,0),(0,0)] D [] [11743] [] [] [((0,0),(1,0))]
DISCARD 11742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11743 [(0,0)] HALF_D_PLUS_2 [11741] [] [] [] []
IDLE 11744 [(0,0)] 64 [] [] [] [] []
INJECT_T 11745 [(0,1)] D [] [] [] [] []
MERGE 11746 [(0,1),(0,0)] D [] [11748] [] [] [((0,0),(0,1))]
DISCARD 11747 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11748 [(0,0)] HALF_D_PLUS_2 [11746] [] [] [] []
IDLE 11749 [(0,0)] 46 [] [] [] [] []
INJECT_T 11750 [(1,0)] D [] [] [] [] []
MERGE 11751 [(1,0),(0,0)] D [] [11753] [] [] [((0,0),(1,0))]
DISCARD 11752 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11753 [(0,0)] HALF_D_PLUS_2 [11751] [] [] [] []
IDLE 11754 [(0,0)] 183 [] [] [] [] []
INJECT_T 11755 [(0,1)] D [] [] [] [] []
MERGE 11756 [(0,1),(0,0)] D [] [11758] [] [] [((0,0),(0,1))]
DISCARD 11757 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11758 [(0,0)] HALF_D_PLUS_2 [11756] [] [] [] []
IDLE 11759 [(0,0)] 181 [] [] [] [] []
INJECT_T 11760 [(1,0)] D [] [] [] [] []
MERGE 11761 [(1,0),(0,0)] D [] [11763] [] [] [((0,0),(1,0))]
DISCARD 11762 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11763 [(0,0)] HALF_D_PLUS_2 [11761] [] [] [] []
IDLE 11764 [(0,0)] 30 [] [] [] [] []
INJECT_T 11765 [(0,1)] D [] [] [] [] []
MERGE 11766 [(0,1),(0,0)] D [] [11768] [] [] [((0,0),(0,1))]
DISCARD 11767 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11768 [(0,0)] HALF_D_PLUS_2 [11766] [] [] [] []
IDLE 11769 [(0,0)] 35 [] [] [] [] []
INJECT_T 11770 [(1,0)] D [] [] [] [] []
MERGE 11771 [(1,0),(0,0)] D [] [11773] [] [] [((0,0),(1,0))]
DISCARD 11772 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11773 [(0,0)] HALF_D_PLUS_2 [11771] [] [] [] []
IDLE 11774 [(0,0)] 52 [] [] [] [] []
INJECT_T 11775 [(0,1)] D [] [] [] [] []
MERGE 11776 [(0,1),(0,0)] D [] [11778] [] [] [((0,0),(0,1))]
DISCARD 11777 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11778 [(0,0)] HALF_D_PLUS_2 [11776] [] [] [] []
IDLE 11779 [(0,0)] 10 [] [] [] [] []
INJECT_T 11780 [(1,0)] D [] [] [] [] []
MERGE 11781 [(1,0),(0,0)] D [] [11783] [] [] [((0,0),(1,0))]
DISCARD 11782 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11783 [(0,0)] HALF_D_PLUS_2 [11781] [] [] [] []
IDLE 11784 [(0,0)] 129 [] [] [] [] []
INJECT_T 11785 [(0,1)] D [] [] [] [] []
MERGE 11786 [(0,1),(0,0)] D [] [11788] [] [] [((0,0),(0,1))]
DISCARD 11787 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11788 [(0,0)] HALF_D_PLUS_2 [11786] [] [] [] []
IDLE 11789 [(0,0)] 185 [] [] [] [] []
INJECT_T 11790 [(1,0)] D [] [] [] [] []
MERGE 11791 [(1,0),(0,0)] D [] [11793] [] [] [((0,0),(1,0))]
DISCARD 11792 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11793 [(0,0)] HALF_D_PLUS_2 [11791] [] [] [] []
IDLE 11794 [(0,0)] 150 [] [] [] [] []
INJECT_T 11795 [(0,1)] D [] [] [] [] []
MERGE 11796 [(0,1),(0,0)] D [] [11798] [] [] [((0,0),(0,1))]
DISCARD 11797 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11798 [(0,0)] HALF_D_PLUS_2 [11796] [] [] [] []
IDLE 11799 [(0,0)] 25 [] [] [] [] []
INJECT_T 11800 [(1,0)] D [] [] [] [] []
MERGE 11801 [(1,0),(0,0)] D [] [11803] [] [] [((0,0),(1,0))]
DISCARD 11802 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11803 [(0,0)] HALF_D_PLUS_2 [11801] [] [] [] []
IDLE 11804 [(0,0)] 10 [] [] [] [] []
INJECT_T 11805 [(0,1)] D [] [] [] [] []
MERGE 11806 [(0,1),(0,0)] D [] [11808] [] [] [((0,0),(0,1))]
DISCARD 11807 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11808 [(0,0)] HALF_D_PLUS_2 [11806] [] [] [] []
IDLE 11809 [(0,0)] 181 [] [] [] [] []
INJECT_T 11810 [(1,0)] D [] [] [] [] []
MERGE 11811 [(1,0),(0,0)] D [] [11813] [] [] [((0,0),(1,0))]
DISCARD 11812 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11813 [(0,0)] HALF_D_PLUS_2 [11811] [] [] [] []
IDLE 11814 [(0,0)] 54 [] [] [] [] []
INJECT_T 11815 [(0,1)] D [] [] [] [] []
MERGE 11816 [(0,1),(0,0)] D [] [11818] [] [] [((0,0),(0,1))]
DISCARD 11817 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11818 [(0,0)] HALF_D_PLUS_2 [11816] [] [] [] []
IDLE 11819 [(0,0)] 162 [] [] [] [] []
INJECT_T 11820 [(1,0)] D [] [] [] [] []
MERGE 11821 [(1,0),(0,0)] D [] [11823] [] [] [((0,0),(1,0))]
DISCARD 11822 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11823 [(0,0)] HALF_D_PLUS_2 [11821] [] [] [] []
IDLE 11824 [(0,0)] 74 [] [] [] [] []
INJECT_T 11825 [(0,1)] D [] [] [] [] []
MERGE 11826 [(0,1),(0,0)] D [] [11828] [] [] [((0,0),(0,1))]
DISCARD 11827 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11828 [(0,0)] HALF_D_PLUS_2 [11826] [] [] [] []
IDLE 11829 [(0,0)] 156 [] [] [] [] []
INJECT_T 11830 [(1,0)] D [] [] [] [] []
MERGE 11831 [(1,0),(0,0)] D [] [11833] [] [] [((0,0),(1,0))]
DISCARD 11832 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11833 [(0,0)] HALF_D_PLUS_2 [11831] [] [] [] []
IDLE 11834 [(0,0)] 170 [] [] [] [] []
INJECT_T 11835 [(0,1)] D [] [] [] [] []
MERGE 11836 [(0,1),(0,0)] D [] [11838] [] [] [((0,0),(0,1))]
DISCARD 11837 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11838 [(0,0)] HALF_D_PLUS_2 [11836] [] [] [] []
IDLE 11839 [(0,0)] 176 [] [] [] [] []
INJECT_T 11840 [(1,0)] D [] [] [] [] []
MERGE 11841 [(1,0),(0,0)] D [] [11843] [] [] [((0,0),(1,0))]
DISCARD 11842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11843 [(0,0)] HALF_D_PLUS_2 [11841] [] [] [] []
INJECT_T 11844 [(0,1)] D [] [] [] [] []
MERGE 11845 [(0,1),(0,0)] D [] [11847] [] [] [((0,0),(0,1))]
DISCARD 11846 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11847 [(0,0)] HALF_D_PLUS_2 [11845] [] [] [] []
IDLE 11848 [(0,0)] 59 [] [] [] [] []
INJECT_T 11849 [(1,0)] D [] [] [] [] []
MERGE 11850 [(1,0),(0,0)] D [] [11852] [] [] [((0,0),(1,0))]
DISCARD 11851 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11852 [(0,0)] HALF_D_PLUS_2 [11850] [] [] [] []
IDLE 11853 [(0,0)] 178 [] [] [] [] []
INJECT_T 11854 [(0,1)] D [] [] [] [] []
MERGE 11855 [(0,1),(0,0)] D [] [11857] [] [] [((0,0),(0,1))]
DISCARD 11856 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11857 [(0,0)] HALF_D_PLUS_2 [11855] [] [] [] []
IDLE 11858 [(0,0)] 119 [] [] [] [] []
INJECT_T 11859 [(1,0)] D [] [] [] [] []
MERGE 11860 [(1,0),(0,0)] D [] [11862] [] [] [((0,0),(1,0))]
DISCARD 11861 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11862 [(0,0)] HALF_D_PLUS_2 [11860] [] [] [] []
IDLE 11863 [(0,0)] 67 [] [] [] [] []
INJECT_T 11864 [(0,1)] D [] [] [] [] []
MERGE 11865 [(0,1),(0,0)] D [] [11867] [] [] [((0,0),(0,1))]
DISCARD 11866 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11867 [(0,0)] HALF_D_PLUS_2 [11865] [] [] [] []
IDLE 11868 [(0,0)] 181 [] [] [] [] []
INJECT_T 11869 [(1,0)] D [] [] [] [] []
MERGE 11870 [(1,0),(0,0)] D [] [11872] [] [] [((0,0),(1,0))]
DISCARD 11871 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11872 [(0,0)] HALF_D_PLUS_2 [11870] [] [] [] []
IDLE 11873 [(0,0)] 123 [] [] [] [] []
INJECT_T 11874 [(0,1)] D [] [] [] [] []
MERGE 11875 [(0,1),(0,0)] D [] [11877] [] [] [((0,0),(0,1))]
DISCARD 11876 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11877 [(0,0)] HALF_D_PLUS_2 [11875] [] [] [] []
IDLE 11878 [(0,0)] 5 [] [] [] [] []
INJECT_T 11879 [(1,0)] D [] [] [] [] []
MERGE 11880 [(1,0),(0,0)] D [] [11882] [] [] [((0,0),(1,0))]
DISCARD 11881 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11882 [(0,0)] HALF_D_PLUS_2 [11880] [] [] [] []
IDLE 11883 [(0,0)] 188 [] [] [] [] []
INJECT_T 11884 [(0,1)] D [] [] [] [] []
MERGE 11885 [(0,1),(0,0)] D [] [11887] [] [] [((0,0),(0,1))]
DISCARD 11886 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11887 [(0,0)] HALF_D_PLUS_2 [11885] [] [] [] []
IDLE 11888 [(0,0)] 163 [] [] [] [] []
INJECT_T 11889 [(1,0)] D [] [] [] [] []
MERGE 11890 [(1,0),(0,0)] D [] [11892] [] [] [((0,0),(1,0))]
DISCARD 11891 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11892 [(0,0)] HALF_D_PLUS_2 [11890] [] [] [] []
IDLE 11893 [(0,0)] 12 [] [] [] [] []
INJECT_T 11894 [(0,1)] D [] [] [] [] []
MERGE 11895 [(0,1),(0,0)] D [] [11897] [] [] [((0,0),(0,1))]
DISCARD 11896 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11897 [(0,0)] HALF_D_PLUS_2 [11895] [] [] [] []
IDLE 11898 [(0,0)] 196 [] [] [] [] []
INJECT_T 11899 [(1,0)] D [] [] [] [] []
MERGE 11900 [(1,0),(0,0)] D [] [11902] [] [] [((0,0),(1,0))]
DISCARD 11901 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11902 [(0,0)] HALF_D_PLUS_2 [11900] [] [] [] []
IDLE 11903 [(0,0)] 109 [] [] [] [] []
INJECT_T 11904 [(0,1)] D [] [] [] [] []
MERGE 11905 [(0,1),(0,0)] D [] [11907] [] [] [((0,0),(0,1))]
DISCARD 11906 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11907 [(0,0)] HALF_D_PLUS_2 [11905] [] [] [] []
IDLE 11908 [(0,0)] 191 [] [] [] [] []
INJECT_T 11909 [(1,0)] D [] [] [] [] []
MERGE 11910 [(1,0),(0,0)] D [] [11912] [] [] [((0,0),(1,0))]
DISCARD 11911 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11912 [(0,0)] HALF_D_PLUS_2 [11910] [] [] [] []
IDLE 11913 [(0,0)] 44 [] [] [] [] []
INJECT_T 11914 [(0,1)] D [] [] [] [] []
MERGE 11915 [(0,1),(0,0)] D [] [11917] [] [] [((0,0),(0,1))]
DISCARD 11916 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11917 [(0,0)] HALF_D_PLUS_2 [11915] [] [] [] []
IDLE 11918 [(0,0)] 24 [] [] [] [] []
INJECT_T 11919 [(1,0)] D [] [] [] [] []
MERGE 11920 [(1,0),(0,0)] D [] [11922] [] [] [((0,0),(1,0))]
DISCARD 11921 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11922 [(0,0)] HALF_D_PLUS_2 [11920] [] [] [] []
IDLE 11923 [(0,0)] 141 [] [] [] [] []
INJECT_T 11924 [(0,1)] D [] [] [] [] []
MERGE 11925 [(0,1),(0,0)] D [] [11927] [] [] [((0,0),(0,1))]
DISCARD 11926 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11927 [(0,0)] HALF_D_PLUS_2 [11925] [] [] [] []
IDLE 11928 [(0,0)] 18 [] [] [] [] []
INJECT_T 11929 [(1,0)] D [] [] [] [] []
MERGE 11930 [(1,0),(0,0)] D [] [11932] [] [] [((0,0),(1,0))]
DISCARD 11931 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11932 [(0,0)] HALF_D_PLUS_2 [11930] [] [] [] []
IDLE 11933 [(0,0)] 164 [] [] [] [] []
INJECT_T 11934 [(0,1)] D [] [] [] [] []
MERGE 11935 [(0,1),(0,0)] D [] [11937] [] [] [((0,0),(0,1))]
DISCARD 11936 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11937 [(0,0)] HALF_D_PLUS_2 [11935] [] [] [] []
IDLE 11938 [(0,0)] 59 [] [] [] [] []
INJECT_T 11939 [(1,0)] D [] [] [] [] []
MERGE 11940 [(1,0),(0,0)] D [] [11942] [] [] [((0,0),(1,0))]
DISCARD 11941 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11942 [(0,0)] HALF_D_PLUS_2 [11940] [] [] [] []
IDLE 11943 [(0,0)] 49 [] [] [] [] []
INJECT_T 11944 [(0,1)] D [] [] [] [] []
MERGE 11945 [(0,1),(0,0)] D [] [11947] [] [] [((0,0),(0,1))]
DISCARD 11946 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11947 [(0,0)] HALF_D_PLUS_2 [11945] [] [] [] []
IDLE 11948 [(0,0)] 122 [] [] [] [] []
INJECT_T 11949 [(1,0)] D [] [] [] [] []
MERGE 11950 [(1,0),(0,0)] D [] [11952] [] [] [((0,0),(1,0))]
DISCARD 11951 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11952 [(0,0)] HALF_D_PLUS_2 [11950] [] [] [] []
IDLE 11953 [(0,0)] 172 [] [] [] [] []
INJECT_T 11954 [(0,1)] D [] [] [] [] []
MERGE 11955 [(0,1),(0,0)] D [] [11957] [] [] [((0,0),(0,1))]
DISCARD 11956 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11957 [(0,0)] HALF_D_PLUS_2 [11955] [] [] [] []
IDLE 11958 [(0,0)] 161 [] [] [] [] []
INJECT_T 11959 [(1,0)] D [] [] [] [] []
MERGE 11960 [(1,0),(0,0)] D [] [11962] [] [] [((0,0),(1,0))]
DISCARD 11961 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11962 [(0,0)] HALF_D_PLUS_2 [11960] [] [] [] []
IDLE 11963 [(0,0)] 35 [] [] [] [] []
INJECT_T 11964 [(0,1)] D [] [] [] [] []
MERGE 11965 [(0,1),(0,0)] D [] [11967] [] [] [((0,0),(0,1))]
DISCARD 11966 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11967 [(0,0)] HALF_D_PLUS_2 [11965] [] [] [] []
IDLE 11968 [(0,0)] 154 [] [] [] [] []
INJECT_T 11969 [(1,0)] D [] [] [] [] []
MERGE 11970 [(1,0),(0,0)] D [] [11972] [] [] [((0,0),(1,0))]
DISCARD 11971 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11972 [(0,0)] HALF_D_PLUS_2 [11970] [] [] [] []
IDLE 11973 [(0,0)] 96 [] [] [] [] []
INJECT_T 11974 [(0,1)] D [] [] [] [] []
MERGE 11975 [(0,1),(0,0)] D [] [11977] [] [] [((0,0),(0,1))]
DISCARD 11976 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11977 [(0,0)] HALF_D_PLUS_2 [11975] [] [] [] []
IDLE 11978 [(0,0)] 127 [] [] [] [] []
INJECT_T 11979 [(1,0)] D [] [] [] [] []
MERGE 11980 [(1,0),(0,0)] D [] [11982] [] [] [((0,0),(1,0))]
DISCARD 11981 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11982 [(0,0)] HALF_D_PLUS_2 [11980] [] [] [] []
IDLE 11983 [(0,0)] 26 [] [] [] [] []
INJECT_T 11984 [(0,1)] D [] [] [] [] []
MERGE 11985 [(0,1),(0,0)] D [] [11987] [] [] [((0,0),(0,1))]
DISCARD 11986 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11987 [(0,0)] HALF_D_PLUS_2 [11985] [] [] [] []
IDLE 11988 [(0,0)] 94 [] [] [] [] []
INJECT_T 11989 [(1,0)] D [] [] [] [] []
MERGE 11990 [(1,0),(0,0)] D [] [11992] [] [] [((0,0),(1,0))]
DISCARD 11991 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 11992 [(0,0)] HALF_D_PLUS_2 [11990] [] [] [] []
IDLE 11993 [(0,0)] 61 [] [] [] [] []
INJECT_T 11994 [(0,1)] D [] [] [] [] []
MERGE 11995 [(0,1),(0,0)] D [] [11997] [] [] [((0,0),(0,1))]
DISCARD 11996 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 11997 [(0,0)] HALF_D_PLUS_2 [11995] [] [] [] []
IDLE 11998 [(0,0)] 49 [] [] [] [] []
INJECT_T 11999 [(1,0)] D [] [] [] [] []
MERGE 12000 [(1,0),(0,0)] D [] [12002] [] [] [((0,0),(1,0))]
DISCARD 12001 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12002 [(0,0)] HALF_D_PLUS_2 [12000] [] [] [] []
IDLE 12003 [(0,0)] 75 [] [] [] [] []
INJECT_T 12004 [(0,1)] D [] [] [] [] []
MERGE 12005 [(0,1),(0,0)] D [] [12007] [] [] [((0,0),(0,1))]
DISCARD 12006 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12007 [(0,0)] HALF_D_PLUS_2 [12005] [] [] [] []
IDLE 12008 [(0,0)] 18 [] [] [] [] []
INJECT_T 12009 [(1,0)] D [] [] [] [] []
MERGE 12010 [(1,0),(0,0)] D [] [12012] [] [] [((0,0),(1,0))]
DISCARD 12011 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12012 [(0,0)] HALF_D_PLUS_2 [12010] [] [] [] []
IDLE 12013 [(0,0)] 139 [] [] [] [] []
INJECT_T 12014 [(0,1)] D [] [] [] [] []
MERGE 12015 [(0,1),(0,0)] D [] [12017] [] [] [((0,0),(0,1))]
DISCARD 12016 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12017 [(0,0)] HALF_D_PLUS_2 [12015] [] [] [] []
IDLE 12018 [(0,0)] 141 [] [] [] [] []
INJECT_T 12019 [(1,0)] D [] [] [] [] []
MERGE 12020 [(1,0),(0,0)] D [] [12022] [] [] [((0,0),(1,0))]
DISCARD 12021 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12022 [(0,0)] HALF_D_PLUS_2 [12020] [] [] [] []
IDLE 12023 [(0,0)] 63 [] [] [] [] []
INJECT_T 12024 [(0,1)] D [] [] [] [] []
MERGE 12025 [(0,1),(0,0)] D [] [12027] [] [] [((0,0),(0,1))]
DISCARD 12026 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12027 [(0,0)] HALF_D_PLUS_2 [12025] [] [] [] []
IDLE 12028 [(0,0)] 133 [] [] [] [] []
INJECT_T 12029 [(1,0)] D [] [] [] [] []
MERGE 12030 [(1,0),(0,0)] D [] [12032] [] [] [((0,0),(1,0))]
DISCARD 12031 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12032 [(0,0)] HALF_D_PLUS_2 [12030] [] [] [] []
IDLE 12033 [(0,0)] 106 [] [] [] [] []
INJECT_T 12034 [(0,1)] D [] [] [] [] []
MERGE 12035 [(0,1),(0,0)] D [] [12037] [] [] [((0,0),(0,1))]
DISCARD 12036 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12037 [(0,0)] HALF_D_PLUS_2 [12035] [] [] [] []
IDLE 12038 [(0,0)] 121 [] [] [] [] []
INJECT_T 12039 [(1,0)] D [] [] [] [] []
MERGE 12040 [(1,0),(0,0)] D [] [12042] [] [] [((0,0),(1,0))]
DISCARD 12041 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12042 [(0,0)] HALF_D_PLUS_2 [12040] [] [] [] []
IDLE 12043 [(0,0)] 130 [] [] [] [] []
INJECT_T 12044 [(0,1)] D [] [] [] [] []
MERGE 12045 [(0,1),(0,0)] D [] [12047] [] [] [((0,0),(0,1))]
DISCARD 12046 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12047 [(0,0)] HALF_D_PLUS_2 [12045] [] [] [] []
IDLE 12048 [(0,0)] 134 [] [] [] [] []
INJECT_T 12049 [(1,0)] D [] [] [] [] []
MERGE 12050 [(1,0),(0,0)] D [] [12052] [] [] [((0,0),(1,0))]
DISCARD 12051 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12052 [(0,0)] HALF_D_PLUS_2 [12050] [] [] [] []
IDLE 12053 [(0,0)] 157 [] [] [] [] []
INJECT_T 12054 [(0,1)] D [] [] [] [] []
MERGE 12055 [(0,1),(0,0)] D [] [12057] [] [] [((0,0),(0,1))]
DISCARD 12056 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12057 [(0,0)] HALF_D_PLUS_2 [12055] [] [] [] []
IDLE 12058 [(0,0)] 120 [] [] [] [] []
INJECT_T 12059 [(1,0)] D [] [] [] [] []
MERGE 12060 [(1,0),(0,0)] D [] [12062] [] [] [((0,0),(1,0))]
DISCARD 12061 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12062 [(0,0)] HALF_D_PLUS_2 [12060] [] [] [] []
IDLE 12063 [(0,0)] 59 [] [] [] [] []
INJECT_T 12064 [(0,1)] D [] [] [] [] []
MERGE 12065 [(0,1),(0,0)] D [] [12067] [] [] [((0,0),(0,1))]
DISCARD 12066 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12067 [(0,0)] HALF_D_PLUS_2 [12065] [] [] [] []
IDLE 12068 [(0,0)] 183 [] [] [] [] []
INJECT_T 12069 [(1,0)] D [] [] [] [] []
MERGE 12070 [(1,0),(0,0)] D [] [12072] [] [] [((0,0),(1,0))]
DISCARD 12071 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12072 [(0,0)] HALF_D_PLUS_2 [12070] [] [] [] []
IDLE 12073 [(0,0)] 11 [] [] [] [] []
INJECT_T 12074 [(0,1)] D [] [] [] [] []
MERGE 12075 [(0,1),(0,0)] D [] [12077] [] [] [((0,0),(0,1))]
DISCARD 12076 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12077 [(0,0)] HALF_D_PLUS_2 [12075] [] [] [] []
IDLE 12078 [(0,0)] 125 [] [] [] [] []
INJECT_T 12079 [(1,0)] D [] [] [] [] []
MERGE 12080 [(1,0),(0,0)] D [] [12082] [] [] [((0,0),(1,0))]
DISCARD 12081 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12082 [(0,0)] HALF_D_PLUS_2 [12080] [] [] [] []
IDLE 12083 [(0,0)] 47 [] [] [] [] []
INJECT_T 12084 [(0,1)] D [] [] [] [] []
MERGE 12085 [(0,1),(0,0)] D [] [12087] [] [] [((0,0),(0,1))]
DISCARD 12086 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12087 [(0,0)] HALF_D_PLUS_2 [12085] [] [] [] []
IDLE 12088 [(0,0)] 32 [] [] [] [] []
INJECT_T 12089 [(1,0)] D [] [] [] [] []
MERGE 12090 [(1,0),(0,0)] D [] [12092] [] [] [((0,0),(1,0))]
DISCARD 12091 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12092 [(0,0)] HALF_D_PLUS_2 [12090] [] [] [] []
IDLE 12093 [(0,0)] 109 [] [] [] [] []
INJECT_T 12094 [(0,1)] D [] [] [] [] []
MERGE 12095 [(0,1),(0,0)] D [] [12097] [] [] [((0,0),(0,1))]
DISCARD 12096 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12097 [(0,0)] HALF_D_PLUS_2 [12095] [] [] [] []
IDLE 12098 [(0,0)] 108 [] [] [] [] []
INJECT_T 12099 [(1,0)] D [] [] [] [] []
MERGE 12100 [(1,0),(0,0)] D [] [12102] [] [] [((0,0),(1,0))]
DISCARD 12101 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12102 [(0,0)] HALF_D_PLUS_2 [12100] [] [] [] []
IDLE 12103 [(0,0)] 176 [] [] [] [] []
INJECT_T 12104 [(0,1)] D [] [] [] [] []
MERGE 12105 [(0,1),(0,0)] D [] [12107] [] [] [((0,0),(0,1))]
DISCARD 12106 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12107 [(0,0)] HALF_D_PLUS_2 [12105] [] [] [] []
IDLE 12108 [(0,0)] 131 [] [] [] [] []
INJECT_T 12109 [(1,0)] D [] [] [] [] []
MERGE 12110 [(1,0),(0,0)] D [] [12112] [] [] [((0,0),(1,0))]
DISCARD 12111 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12112 [(0,0)] HALF_D_PLUS_2 [12110] [] [] [] []
IDLE 12113 [(0,0)] 132 [] [] [] [] []
INJECT_T 12114 [(0,1)] D [] [] [] [] []
MERGE 12115 [(0,1),(0,0)] D [] [12117] [] [] [((0,0),(0,1))]
DISCARD 12116 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12117 [(0,0)] HALF_D_PLUS_2 [12115] [] [] [] []
IDLE 12118 [(0,0)] 103 [] [] [] [] []
INJECT_T 12119 [(1,0)] D [] [] [] [] []
MERGE 12120 [(1,0),(0,0)] D [] [12122] [] [] [((0,0),(1,0))]
DISCARD 12121 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12122 [(0,0)] HALF_D_PLUS_2 [12120] [] [] [] []
IDLE 12123 [(0,0)] 122 [] [] [] [] []
INJECT_T 12124 [(0,1)] D [] [] [] [] []
MERGE 12125 [(0,1),(0,0)] D [] [12127] [] [] [((0,0),(0,1))]
DISCARD 12126 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12127 [(0,0)] HALF_D_PLUS_2 [12125] [] [] [] []
IDLE 12128 [(0,0)] 117 [] [] [] [] []
INJECT_T 12129 [(1,0)] D [] [] [] [] []
MERGE 12130 [(1,0),(0,0)] D [] [12132] [] [] [((0,0),(1,0))]
DISCARD 12131 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12132 [(0,0)] HALF_D_PLUS_2 [12130] [] [] [] []
IDLE 12133 [(0,0)] 6 [] [] [] [] []
INJECT_T 12134 [(0,1)] D [] [] [] [] []
MERGE 12135 [(0,1),(0,0)] D [] [12137] [] [] [((0,0),(0,1))]
DISCARD 12136 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12137 [(0,0)] HALF_D_PLUS_2 [12135] [] [] [] []
IDLE 12138 [(0,0)] 130 [] [] [] [] []
INJECT_T 12139 [(1,0)] D [] [] [] [] []
MERGE 12140 [(1,0),(0,0)] D [] [12142] [] [] [((0,0),(1,0))]
DISCARD 12141 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12142 [(0,0)] HALF_D_PLUS_2 [12140] [] [] [] []
IDLE 12143 [(0,0)] 100 [] [] [] [] []
INJECT_T 12144 [(0,1)] D [] [] [] [] []
MERGE 12145 [(0,1),(0,0)] D [] [12147] [] [] [((0,0),(0,1))]
DISCARD 12146 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12147 [(0,0)] HALF_D_PLUS_2 [12145] [] [] [] []
IDLE 12148 [(0,0)] 174 [] [] [] [] []
INJECT_T 12149 [(1,0)] D [] [] [] [] []
MERGE 12150 [(1,0),(0,0)] D [] [12152] [] [] [((0,0),(1,0))]
DISCARD 12151 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12152 [(0,0)] HALF_D_PLUS_2 [12150] [] [] [] []
IDLE 12153 [(0,0)] 66 [] [] [] [] []
INJECT_T 12154 [(0,1)] D [] [] [] [] []
MERGE 12155 [(0,1),(0,0)] D [] [12157] [] [] [((0,0),(0,1))]
DISCARD 12156 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12157 [(0,0)] HALF_D_PLUS_2 [12155] [] [] [] []
IDLE 12158 [(0,0)] 111 [] [] [] [] []
INJECT_T 12159 [(1,0)] D [] [] [] [] []
MERGE 12160 [(1,0),(0,0)] D [] [12162] [] [] [((0,0),(1,0))]
DISCARD 12161 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12162 [(0,0)] HALF_D_PLUS_2 [12160] [] [] [] []
IDLE 12163 [(0,0)] 69 [] [] [] [] []
INJECT_T 12164 [(0,1)] D [] [] [] [] []
MERGE 12165 [(0,1),(0,0)] D [] [12167] [] [] [((0,0),(0,1))]
DISCARD 12166 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12167 [(0,0)] HALF_D_PLUS_2 [12165] [] [] [] []
IDLE 12168 [(0,0)] 121 [] [] [] [] []
INJECT_T 12169 [(1,0)] D [] [] [] [] []
MERGE 12170 [(1,0),(0,0)] D [] [12172] [] [] [((0,0),(1,0))]
DISCARD 12171 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12172 [(0,0)] HALF_D_PLUS_2 [12170] [] [] [] []
IDLE 12173 [(0,0)] 192 [] [] [] [] []
INJECT_T 12174 [(0,1)] D [] [] [] [] []
MERGE 12175 [(0,1),(0,0)] D [] [12177] [] [] [((0,0),(0,1))]
DISCARD 12176 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12177 [(0,0)] HALF_D_PLUS_2 [12175] [] [] [] []
IDLE 12178 [(0,0)] 61 [] [] [] [] []
INJECT_T 12179 [(1,0)] D [] [] [] [] []
MERGE 12180 [(1,0),(0,0)] D [] [12182] [] [] [((0,0),(1,0))]
DISCARD 12181 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12182 [(0,0)] HALF_D_PLUS_2 [12180] [] [] [] []
IDLE 12183 [(0,0)] 32 [] [] [] [] []
INJECT_T 12184 [(0,1)] D [] [] [] [] []
MERGE 12185 [(0,1),(0,0)] D [] [12187] [] [] [((0,0),(0,1))]
DISCARD 12186 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12187 [(0,0)] HALF_D_PLUS_2 [12185] [] [] [] []
IDLE 12188 [(0,0)] 159 [] [] [] [] []
INJECT_T 12189 [(1,0)] D [] [] [] [] []
MERGE 12190 [(1,0),(0,0)] D [] [12192] [] [] [((0,0),(1,0))]
DISCARD 12191 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12192 [(0,0)] HALF_D_PLUS_2 [12190] [] [] [] []
IDLE 12193 [(0,0)] 17 [] [] [] [] []
INJECT_T 12194 [(0,1)] D [] [] [] [] []
MERGE 12195 [(0,1),(0,0)] D [] [12197] [] [] [((0,0),(0,1))]
DISCARD 12196 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12197 [(0,0)] HALF_D_PLUS_2 [12195] [] [] [] []
IDLE 12198 [(0,0)] 94 [] [] [] [] []
INJECT_T 12199 [(1,0)] D [] [] [] [] []
MERGE 12200 [(1,0),(0,0)] D [] [12202] [] [] [((0,0),(1,0))]
DISCARD 12201 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12202 [(0,0)] HALF_D_PLUS_2 [12200] [] [] [] []
IDLE 12203 [(0,0)] 61 [] [] [] [] []
INJECT_T 12204 [(0,1)] D [] [] [] [] []
MERGE 12205 [(0,1),(0,0)] D [] [12207] [] [] [((0,0),(0,1))]
DISCARD 12206 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12207 [(0,0)] HALF_D_PLUS_2 [12205] [] [] [] []
IDLE 12208 [(0,0)] 63 [] [] [] [] []
INJECT_T 12209 [(1,0)] D [] [] [] [] []
MERGE 12210 [(1,0),(0,0)] D [] [12212] [] [] [((0,0),(1,0))]
DISCARD 12211 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12212 [(0,0)] HALF_D_PLUS_2 [12210] [] [] [] []
IDLE 12213 [(0,0)] 129 [] [] [] [] []
INJECT_T 12214 [(0,1)] D [] [] [] [] []
MERGE 12215 [(0,1),(0,0)] D [] [12217] [] [] [((0,0),(0,1))]
DISCARD 12216 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12217 [(0,0)] HALF_D_PLUS_2 [12215] [] [] [] []
IDLE 12218 [(0,0)] 73 [] [] [] [] []
INJECT_T 12219 [(1,0)] D [] [] [] [] []
MERGE 12220 [(1,0),(0,0)] D [] [12222] [] [] [((0,0),(1,0))]
DISCARD 12221 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12222 [(0,0)] HALF_D_PLUS_2 [12220] [] [] [] []
IDLE 12223 [(0,0)] 54 [] [] [] [] []
INJECT_T 12224 [(0,1)] D [] [] [] [] []
MERGE 12225 [(0,1),(0,0)] D [] [12227] [] [] [((0,0),(0,1))]
DISCARD 12226 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12227 [(0,0)] HALF_D_PLUS_2 [12225] [] [] [] []
IDLE 12228 [(0,0)] 68 [] [] [] [] []
INJECT_T 12229 [(1,0)] D [] [] [] [] []
MERGE 12230 [(1,0),(0,0)] D [] [12232] [] [] [((0,0),(1,0))]
DISCARD 12231 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12232 [(0,0)] HALF_D_PLUS_2 [12230] [] [] [] []
IDLE 12233 [(0,0)] 141 [] [] [] [] []
INJECT_T 12234 [(0,1)] D [] [] [] [] []
MERGE 12235 [(0,1),(0,0)] D [] [12237] [] [] [((0,0),(0,1))]
DISCARD 12236 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12237 [(0,0)] HALF_D_PLUS_2 [12235] [] [] [] []
IDLE 12238 [(0,0)] 91 [] [] [] [] []
INJECT_T 12239 [(1,0)] D [] [] [] [] []
MERGE 12240 [(1,0),(0,0)] D [] [12242] [] [] [((0,0),(1,0))]
DISCARD 12241 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12242 [(0,0)] HALF_D_PLUS_2 [12240] [] [] [] []
IDLE 12243 [(0,0)] 139 [] [] [] [] []
INJECT_T 12244 [(0,1)] D [] [] [] [] []
MERGE 12245 [(0,1),(0,0)] D [] [12247] [] [] [((0,0),(0,1))]
DISCARD 12246 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12247 [(0,0)] HALF_D_PLUS_2 [12245] [] [] [] []
IDLE 12248 [(0,0)] 198 [] [] [] [] []
INJECT_T 12249 [(1,0)] D [] [] [] [] []
MERGE 12250 [(1,0),(0,0)] D [] [12252] [] [] [((0,0),(1,0))]
DISCARD 12251 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12252 [(0,0)] HALF_D_PLUS_2 [12250] [] [] [] []
IDLE 12253 [(0,0)] 88 [] [] [] [] []
INJECT_T 12254 [(0,1)] D [] [] [] [] []
MERGE 12255 [(0,1),(0,0)] D [] [12257] [] [] [((0,0),(0,1))]
DISCARD 12256 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12257 [(0,0)] HALF_D_PLUS_2 [12255] [] [] [] []
IDLE 12258 [(0,0)] 120 [] [] [] [] []
INJECT_T 12259 [(1,0)] D [] [] [] [] []
MERGE 12260 [(1,0),(0,0)] D [] [12262] [] [] [((0,0),(1,0))]
DISCARD 12261 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12262 [(0,0)] HALF_D_PLUS_2 [12260] [] [] [] []
IDLE 12263 [(0,0)] 167 [] [] [] [] []
INJECT_T 12264 [(0,1)] D [] [] [] [] []
MERGE 12265 [(0,1),(0,0)] D [] [12267] [] [] [((0,0),(0,1))]
DISCARD 12266 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12267 [(0,0)] HALF_D_PLUS_2 [12265] [] [] [] []
IDLE 12268 [(0,0)] 77 [] [] [] [] []
INJECT_T 12269 [(1,0)] D [] [] [] [] []
MERGE 12270 [(1,0),(0,0)] D [] [12272] [] [] [((0,0),(1,0))]
DISCARD 12271 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12272 [(0,0)] HALF_D_PLUS_2 [12270] [] [] [] []
IDLE 12273 [(0,0)] 65 [] [] [] [] []
INJECT_T 12274 [(0,1)] D [] [] [] [] []
MERGE 12275 [(0,1),(0,0)] D [] [12277] [] [] [((0,0),(0,1))]
DISCARD 12276 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12277 [(0,0)] HALF_D_PLUS_2 [12275] [] [] [] []
IDLE 12278 [(0,0)] 91 [] [] [] [] []
INJECT_T 12279 [(1,0)] D [] [] [] [] []
MERGE 12280 [(1,0),(0,0)] D [] [12282] [] [] [((0,0),(1,0))]
DISCARD 12281 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12282 [(0,0)] HALF_D_PLUS_2 [12280] [] [] [] []
IDLE 12283 [(0,0)] 125 [] [] [] [] []
INJECT_T 12284 [(0,1)] D [] [] [] [] []
MERGE 12285 [(0,1),(0,0)] D [] [12287] [] [] [((0,0),(0,1))]
DISCARD 12286 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12287 [(0,0)] HALF_D_PLUS_2 [12285] [] [] [] []
IDLE 12288 [(0,0)] 119 [] [] [] [] []
INJECT_T 12289 [(1,0)] D [] [] [] [] []
MERGE 12290 [(1,0),(0,0)] D [] [12292] [] [] [((0,0),(1,0))]
DISCARD 12291 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12292 [(0,0)] HALF_D_PLUS_2 [12290] [] [] [] []
IDLE 12293 [(0,0)] 108 [] [] [] [] []
INJECT_T 12294 [(0,1)] D [] [] [] [] []
MERGE 12295 [(0,1),(0,0)] D [] [12297] [] [] [((0,0),(0,1))]
DISCARD 12296 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12297 [(0,0)] HALF_D_PLUS_2 [12295] [] [] [] []
IDLE 12298 [(0,0)] 37 [] [] [] [] []
INJECT_T 12299 [(1,0)] D [] [] [] [] []
MERGE 12300 [(1,0),(0,0)] D [] [12302] [] [] [((0,0),(1,0))]
DISCARD 12301 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12302 [(0,0)] HALF_D_PLUS_2 [12300] [] [] [] []
IDLE 12303 [(0,0)] 14 [] [] [] [] []
INJECT_T 12304 [(0,1)] D [] [] [] [] []
MERGE 12305 [(0,1),(0,0)] D [] [12307] [] [] [((0,0),(0,1))]
DISCARD 12306 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12307 [(0,0)] HALF_D_PLUS_2 [12305] [] [] [] []
IDLE 12308 [(0,0)] 98 [] [] [] [] []
INJECT_T 12309 [(1,0)] D [] [] [] [] []
MERGE 12310 [(1,0),(0,0)] D [] [12312] [] [] [((0,0),(1,0))]
DISCARD 12311 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12312 [(0,0)] HALF_D_PLUS_2 [12310] [] [] [] []
IDLE 12313 [(0,0)] 69 [] [] [] [] []
INJECT_T 12314 [(0,1)] D [] [] [] [] []
MERGE 12315 [(0,1),(0,0)] D [] [12317] [] [] [((0,0),(0,1))]
DISCARD 12316 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12317 [(0,0)] HALF_D_PLUS_2 [12315] [] [] [] []
IDLE 12318 [(0,0)] 7 [] [] [] [] []
INJECT_T 12319 [(1,0)] D [] [] [] [] []
MERGE 12320 [(1,0),(0,0)] D [] [12322] [] [] [((0,0),(1,0))]
DISCARD 12321 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12322 [(0,0)] HALF_D_PLUS_2 [12320] [] [] [] []
IDLE 12323 [(0,0)] 113 [] [] [] [] []
INJECT_T 12324 [(0,1)] D [] [] [] [] []
MERGE 12325 [(0,1),(0,0)] D [] [12327] [] [] [((0,0),(0,1))]
DISCARD 12326 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12327 [(0,0)] HALF_D_PLUS_2 [12325] [] [] [] []
IDLE 12328 [(0,0)] 33 [] [] [] [] []
INJECT_T 12329 [(1,0)] D [] [] [] [] []
MERGE 12330 [(1,0),(0,0)] D [] [12332] [] [] [((0,0),(1,0))]
DISCARD 12331 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12332 [(0,0)] HALF_D_PLUS_2 [12330] [] [] [] []
IDLE 12333 [(0,0)] 196 [] [] [] [] []
INJECT_T 12334 [(0,1)] D [] [] [] [] []
MERGE 12335 [(0,1),(0,0)] D [] [12337] [] [] [((0,0),(0,1))]
DISCARD 12336 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12337 [(0,0)] HALF_D_PLUS_2 [12335] [] [] [] []
IDLE 12338 [(0,0)] 155 [] [] [] [] []
INJECT_T 12339 [(1,0)] D [] [] [] [] []
MERGE 12340 [(1,0),(0,0)] D [] [12342] [] [] [((0,0),(1,0))]
DISCARD 12341 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12342 [(0,0)] HALF_D_PLUS_2 [12340] [] [] [] []
IDLE 12343 [(0,0)] 157 [] [] [] [] []
INJECT_T 12344 [(0,1)] D [] [] [] [] []
MERGE 12345 [(0,1),(0,0)] D [] [12347] [] [] [((0,0),(0,1))]
DISCARD 12346 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12347 [(0,0)] HALF_D_PLUS_2 [12345] [] [] [] []
IDLE 12348 [(0,0)] 143 [] [] [] [] []
INJECT_T 12349 [(1,0)] D [] [] [] [] []
MERGE 12350 [(1,0),(0,0)] D [] [12352] [] [] [((0,0),(1,0))]
DISCARD 12351 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12352 [(0,0)] HALF_D_PLUS_2 [12350] [] [] [] []
IDLE 12353 [(0,0)] 96 [] [] [] [] []
INJECT_T 12354 [(0,1)] D [] [] [] [] []
MERGE 12355 [(0,1),(0,0)] D [] [12357] [] [] [((0,0),(0,1))]
DISCARD 12356 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12357 [(0,0)] HALF_D_PLUS_2 [12355] [] [] [] []
IDLE 12358 [(0,0)] 63 [] [] [] [] []
INJECT_T 12359 [(1,0)] D [] [] [] [] []
MERGE 12360 [(1,0),(0,0)] D [] [12362] [] [] [((0,0),(1,0))]
DISCARD 12361 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12362 [(0,0)] HALF_D_PLUS_2 [12360] [] [] [] []
IDLE 12363 [(0,0)] 39 [] [] [] [] []
INJECT_T 12364 [(0,1)] D [] [] [] [] []
MERGE 12365 [(0,1),(0,0)] D [] [12367] [] [] [((0,0),(0,1))]
DISCARD 12366 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12367 [(0,0)] HALF_D_PLUS_2 [12365] [] [] [] []
IDLE 12368 [(0,0)] 53 [] [] [] [] []
INJECT_T 12369 [(1,0)] D [] [] [] [] []
MERGE 12370 [(1,0),(0,0)] D [] [12372] [] [] [((0,0),(1,0))]
DISCARD 12371 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12372 [(0,0)] HALF_D_PLUS_2 [12370] [] [] [] []
IDLE 12373 [(0,0)] 54 [] [] [] [] []
INJECT_T 12374 [(0,1)] D [] [] [] [] []
MERGE 12375 [(0,1),(0,0)] D [] [12377] [] [] [((0,0),(0,1))]
DISCARD 12376 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12377 [(0,0)] HALF_D_PLUS_2 [12375] [] [] [] []
IDLE 12378 [(0,0)] 141 [] [] [] [] []
INJECT_T 12379 [(1,0)] D [] [] [] [] []
MERGE 12380 [(1,0),(0,0)] D [] [12382] [] [] [((0,0),(1,0))]
DISCARD 12381 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12382 [(0,0)] HALF_D_PLUS_2 [12380] [] [] [] []
IDLE 12383 [(0,0)] 8 [] [] [] [] []
INJECT_T 12384 [(0,1)] D [] [] [] [] []
MERGE 12385 [(0,1),(0,0)] D [] [12387] [] [] [((0,0),(0,1))]
DISCARD 12386 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12387 [(0,0)] HALF_D_PLUS_2 [12385] [] [] [] []
IDLE 12388 [(0,0)] 200 [] [] [] [] []
INJECT_T 12389 [(1,0)] D [] [] [] [] []
MERGE 12390 [(1,0),(0,0)] D [] [12392] [] [] [((0,0),(1,0))]
DISCARD 12391 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12392 [(0,0)] HALF_D_PLUS_2 [12390] [] [] [] []
IDLE 12393 [(0,0)] 116 [] [] [] [] []
INJECT_T 12394 [(0,1)] D [] [] [] [] []
MERGE 12395 [(0,1),(0,0)] D [] [12397] [] [] [((0,0),(0,1))]
DISCARD 12396 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12397 [(0,0)] HALF_D_PLUS_2 [12395] [] [] [] []
IDLE 12398 [(0,0)] 74 [] [] [] [] []
INJECT_T 12399 [(1,0)] D [] [] [] [] []
MERGE 12400 [(1,0),(0,0)] D [] [12402] [] [] [((0,0),(1,0))]
DISCARD 12401 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12402 [(0,0)] HALF_D_PLUS_2 [12400] [] [] [] []
IDLE 12403 [(0,0)] 85 [] [] [] [] []
INJECT_T 12404 [(0,1)] D [] [] [] [] []
MERGE 12405 [(0,1),(0,0)] D [] [12407] [] [] [((0,0),(0,1))]
DISCARD 12406 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12407 [(0,0)] HALF_D_PLUS_2 [12405] [] [] [] []
IDLE 12408 [(0,0)] 121 [] [] [] [] []
INJECT_T 12409 [(1,0)] D [] [] [] [] []
MERGE 12410 [(1,0),(0,0)] D [] [12412] [] [] [((0,0),(1,0))]
DISCARD 12411 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12412 [(0,0)] HALF_D_PLUS_2 [12410] [] [] [] []
IDLE 12413 [(0,0)] 132 [] [] [] [] []
INJECT_T 12414 [(0,1)] D [] [] [] [] []
MERGE 12415 [(0,1),(0,0)] D [] [12417] [] [] [((0,0),(0,1))]
DISCARD 12416 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12417 [(0,0)] HALF_D_PLUS_2 [12415] [] [] [] []
IDLE 12418 [(0,0)] 158 [] [] [] [] []
INJECT_T 12419 [(1,0)] D [] [] [] [] []
MERGE 12420 [(1,0),(0,0)] D [] [12422] [] [] [((0,0),(1,0))]
DISCARD 12421 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12422 [(0,0)] HALF_D_PLUS_2 [12420] [] [] [] []
IDLE 12423 [(0,0)] 106 [] [] [] [] []
INJECT_T 12424 [(0,1)] D [] [] [] [] []
MERGE 12425 [(0,1),(0,0)] D [] [12427] [] [] [((0,0),(0,1))]
DISCARD 12426 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12427 [(0,0)] HALF_D_PLUS_2 [12425] [] [] [] []
IDLE 12428 [(0,0)] 2 [] [] [] [] []
INJECT_T 12429 [(1,0)] D [] [] [] [] []
MERGE 12430 [(1,0),(0,0)] D [] [12432] [] [] [((0,0),(1,0))]
DISCARD 12431 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12432 [(0,0)] HALF_D_PLUS_2 [12430] [] [] [] []
IDLE 12433 [(0,0)] 83 [] [] [] [] []
INJECT_T 12434 [(0,1)] D [] [] [] [] []
MERGE 12435 [(0,1),(0,0)] D [] [12437] [] [] [((0,0),(0,1))]
DISCARD 12436 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12437 [(0,0)] HALF_D_PLUS_2 [12435] [] [] [] []
IDLE 12438 [(0,0)] 157 [] [] [] [] []
INJECT_T 12439 [(1,0)] D [] [] [] [] []
MERGE 12440 [(1,0),(0,0)] D [] [12442] [] [] [((0,0),(1,0))]
DISCARD 12441 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12442 [(0,0)] HALF_D_PLUS_2 [12440] [] [] [] []
IDLE 12443 [(0,0)] 70 [] [] [] [] []
INJECT_T 12444 [(0,1)] D [] [] [] [] []
MERGE 12445 [(0,1),(0,0)] D [] [12447] [] [] [((0,0),(0,1))]
DISCARD 12446 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12447 [(0,0)] HALF_D_PLUS_2 [12445] [] [] [] []
IDLE 12448 [(0,0)] 59 [] [] [] [] []
INJECT_T 12449 [(1,0)] D [] [] [] [] []
MERGE 12450 [(1,0),(0,0)] D [] [12452] [] [] [((0,0),(1,0))]
DISCARD 12451 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12452 [(0,0)] HALF_D_PLUS_2 [12450] [] [] [] []
IDLE 12453 [(0,0)] 8 [] [] [] [] []
INJECT_T 12454 [(0,1)] D [] [] [] [] []
MERGE 12455 [(0,1),(0,0)] D [] [12457] [] [] [((0,0),(0,1))]
DISCARD 12456 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12457 [(0,0)] HALF_D_PLUS_2 [12455] [] [] [] []
IDLE 12458 [(0,0)] 36 [] [] [] [] []
INJECT_T 12459 [(1,0)] D [] [] [] [] []
MERGE 12460 [(1,0),(0,0)] D [] [12462] [] [] [((0,0),(1,0))]
DISCARD 12461 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12462 [(0,0)] HALF_D_PLUS_2 [12460] [] [] [] []
IDLE 12463 [(0,0)] 197 [] [] [] [] []
INJECT_T 12464 [(0,1)] D [] [] [] [] []
MERGE 12465 [(0,1),(0,0)] D [] [12467] [] [] [((0,0),(0,1))]
DISCARD 12466 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12467 [(0,0)] HALF_D_PLUS_2 [12465] [] [] [] []
IDLE 12468 [(0,0)] 160 [] [] [] [] []
INJECT_T 12469 [(1,0)] D [] [] [] [] []
MERGE 12470 [(1,0),(0,0)] D [] [12472] [] [] [((0,0),(1,0))]
DISCARD 12471 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12472 [(0,0)] HALF_D_PLUS_2 [12470] [] [] [] []
IDLE 12473 [(0,0)] 15 [] [] [] [] []
INJECT_T 12474 [(0,1)] D [] [] [] [] []
MERGE 12475 [(0,1),(0,0)] D [] [12477] [] [] [((0,0),(0,1))]
DISCARD 12476 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12477 [(0,0)] HALF_D_PLUS_2 [12475] [] [] [] []
IDLE 12478 [(0,0)] 193 [] [] [] [] []
INJECT_T 12479 [(1,0)] D [] [] [] [] []
MERGE 12480 [(1,0),(0,0)] D [] [12482] [] [] [((0,0),(1,0))]
DISCARD 12481 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12482 [(0,0)] HALF_D_PLUS_2 [12480] [] [] [] []
IDLE 12483 [(0,0)] 5 [] [] [] [] []
INJECT_T 12484 [(0,1)] D [] [] [] [] []
MERGE 12485 [(0,1),(0,0)] D [] [12487] [] [] [((0,0),(0,1))]
DISCARD 12486 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12487 [(0,0)] HALF_D_PLUS_2 [12485] [] [] [] []
IDLE 12488 [(0,0)] 114 [] [] [] [] []
INJECT_T 12489 [(1,0)] D [] [] [] [] []
MERGE 12490 [(1,0),(0,0)] D [] [12492] [] [] [((0,0),(1,0))]
DISCARD 12491 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12492 [(0,0)] HALF_D_PLUS_2 [12490] [] [] [] []
IDLE 12493 [(0,0)] 43 [] [] [] [] []
INJECT_T 12494 [(0,1)] D [] [] [] [] []
MERGE 12495 [(0,1),(0,0)] D [] [12497] [] [] [((0,0),(0,1))]
DISCARD 12496 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12497 [(0,0)] HALF_D_PLUS_2 [12495] [] [] [] []
IDLE 12498 [(0,0)] 120 [] [] [] [] []
INJECT_T 12499 [(1,0)] D [] [] [] [] []
MERGE 12500 [(1,0),(0,0)] D [] [12502] [] [] [((0,0),(1,0))]
DISCARD 12501 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12502 [(0,0)] HALF_D_PLUS_2 [12500] [] [] [] []
IDLE 12503 [(0,0)] 27 [] [] [] [] []
INJECT_T 12504 [(0,1)] D [] [] [] [] []
MERGE 12505 [(0,1),(0,0)] D [] [12507] [] [] [((0,0),(0,1))]
DISCARD 12506 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12507 [(0,0)] HALF_D_PLUS_2 [12505] [] [] [] []
IDLE 12508 [(0,0)] 62 [] [] [] [] []
INJECT_T 12509 [(1,0)] D [] [] [] [] []
MERGE 12510 [(1,0),(0,0)] D [] [12512] [] [] [((0,0),(1,0))]
DISCARD 12511 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12512 [(0,0)] HALF_D_PLUS_2 [12510] [] [] [] []
IDLE 12513 [(0,0)] 159 [] [] [] [] []
INJECT_T 12514 [(0,1)] D [] [] [] [] []
MERGE 12515 [(0,1),(0,0)] D [] [12517] [] [] [((0,0),(0,1))]
DISCARD 12516 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12517 [(0,0)] HALF_D_PLUS_2 [12515] [] [] [] []
IDLE 12518 [(0,0)] 193 [] [] [] [] []
INJECT_T 12519 [(1,0)] D [] [] [] [] []
MERGE 12520 [(1,0),(0,0)] D [] [12522] [] [] [((0,0),(1,0))]
DISCARD 12521 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12522 [(0,0)] HALF_D_PLUS_2 [12520] [] [] [] []
IDLE 12523 [(0,0)] 30 [] [] [] [] []
INJECT_T 12524 [(0,1)] D [] [] [] [] []
MERGE 12525 [(0,1),(0,0)] D [] [12527] [] [] [((0,0),(0,1))]
DISCARD 12526 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12527 [(0,0)] HALF_D_PLUS_2 [12525] [] [] [] []
IDLE 12528 [(0,0)] 183 [] [] [] [] []
INJECT_T 12529 [(1,0)] D [] [] [] [] []
MERGE 12530 [(1,0),(0,0)] D [] [12532] [] [] [((0,0),(1,0))]
DISCARD 12531 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12532 [(0,0)] HALF_D_PLUS_2 [12530] [] [] [] []
IDLE 12533 [(0,0)] 68 [] [] [] [] []
INJECT_T 12534 [(0,1)] D [] [] [] [] []
MERGE 12535 [(0,1),(0,0)] D [] [12537] [] [] [((0,0),(0,1))]
DISCARD 12536 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12537 [(0,0)] HALF_D_PLUS_2 [12535] [] [] [] []
IDLE 12538 [(0,0)] 9 [] [] [] [] []
INJECT_T 12539 [(1,0)] D [] [] [] [] []
MERGE 12540 [(1,0),(0,0)] D [] [12542] [] [] [((0,0),(1,0))]
DISCARD 12541 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12542 [(0,0)] HALF_D_PLUS_2 [12540] [] [] [] []
IDLE 12543 [(0,0)] 2 [] [] [] [] []
INJECT_T 12544 [(0,1)] D [] [] [] [] []
MERGE 12545 [(0,1),(0,0)] D [] [12547] [] [] [((0,0),(0,1))]
DISCARD 12546 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12547 [(0,0)] HALF_D_PLUS_2 [12545] [] [] [] []
IDLE 12548 [(0,0)] 133 [] [] [] [] []
INJECT_T 12549 [(1,0)] D [] [] [] [] []
MERGE 12550 [(1,0),(0,0)] D [] [12552] [] [] [((0,0),(1,0))]
DISCARD 12551 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12552 [(0,0)] HALF_D_PLUS_2 [12550] [] [] [] []
IDLE 12553 [(0,0)] 187 [] [] [] [] []
INJECT_T 12554 [(0,1)] D [] [] [] [] []
MERGE 12555 [(0,1),(0,0)] D [] [12557] [] [] [((0,0),(0,1))]
DISCARD 12556 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12557 [(0,0)] HALF_D_PLUS_2 [12555] [] [] [] []
IDLE 12558 [(0,0)] 70 [] [] [] [] []
INJECT_T 12559 [(1,0)] D [] [] [] [] []
MERGE 12560 [(1,0),(0,0)] D [] [12562] [] [] [((0,0),(1,0))]
DISCARD 12561 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12562 [(0,0)] HALF_D_PLUS_2 [12560] [] [] [] []
IDLE 12563 [(0,0)] 64 [] [] [] [] []
INJECT_T 12564 [(0,1)] D [] [] [] [] []
MERGE 12565 [(0,1),(0,0)] D [] [12567] [] [] [((0,0),(0,1))]
DISCARD 12566 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12567 [(0,0)] HALF_D_PLUS_2 [12565] [] [] [] []
IDLE 12568 [(0,0)] 13 [] [] [] [] []
INJECT_T 12569 [(1,0)] D [] [] [] [] []
MERGE 12570 [(1,0),(0,0)] D [] [12572] [] [] [((0,0),(1,0))]
DISCARD 12571 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12572 [(0,0)] HALF_D_PLUS_2 [12570] [] [] [] []
IDLE 12573 [(0,0)] 169 [] [] [] [] []
INJECT_T 12574 [(0,1)] D [] [] [] [] []
MERGE 12575 [(0,1),(0,0)] D [] [12577] [] [] [((0,0),(0,1))]
DISCARD 12576 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12577 [(0,0)] HALF_D_PLUS_2 [12575] [] [] [] []
IDLE 12578 [(0,0)] 93 [] [] [] [] []
INJECT_T 12579 [(1,0)] D [] [] [] [] []
MERGE 12580 [(1,0),(0,0)] D [] [12582] [] [] [((0,0),(1,0))]
DISCARD 12581 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12582 [(0,0)] HALF_D_PLUS_2 [12580] [] [] [] []
IDLE 12583 [(0,0)] 193 [] [] [] [] []
INJECT_T 12584 [(0,1)] D [] [] [] [] []
MERGE 12585 [(0,1),(0,0)] D [] [12587] [] [] [((0,0),(0,1))]
DISCARD 12586 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12587 [(0,0)] HALF_D_PLUS_2 [12585] [] [] [] []
IDLE 12588 [(0,0)] 165 [] [] [] [] []
INJECT_T 12589 [(1,0)] D [] [] [] [] []
MERGE 12590 [(1,0),(0,0)] D [] [12592] [] [] [((0,0),(1,0))]
DISCARD 12591 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12592 [(0,0)] HALF_D_PLUS_2 [12590] [] [] [] []
IDLE 12593 [(0,0)] 146 [] [] [] [] []
INJECT_T 12594 [(0,1)] D [] [] [] [] []
MERGE 12595 [(0,1),(0,0)] D [] [12597] [] [] [((0,0),(0,1))]
DISCARD 12596 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12597 [(0,0)] HALF_D_PLUS_2 [12595] [] [] [] []
IDLE 12598 [(0,0)] 144 [] [] [] [] []
INJECT_T 12599 [(1,0)] D [] [] [] [] []
MERGE 12600 [(1,0),(0,0)] D [] [12602] [] [] [((0,0),(1,0))]
DISCARD 12601 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12602 [(0,0)] HALF_D_PLUS_2 [12600] [] [] [] []
IDLE 12603 [(0,0)] 52 [] [] [] [] []
INJECT_T 12604 [(0,1)] D [] [] [] [] []
MERGE 12605 [(0,1),(0,0)] D [] [12607] [] [] [((0,0),(0,1))]
DISCARD 12606 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12607 [(0,0)] HALF_D_PLUS_2 [12605] [] [] [] []
IDLE 12608 [(0,0)] 174 [] [] [] [] []
INJECT_T 12609 [(1,0)] D [] [] [] [] []
MERGE 12610 [(1,0),(0,0)] D [] [12612] [] [] [((0,0),(1,0))]
DISCARD 12611 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12612 [(0,0)] HALF_D_PLUS_2 [12610] [] [] [] []
IDLE 12613 [(0,0)] 98 [] [] [] [] []
INJECT_T 12614 [(0,1)] D [] [] [] [] []
MERGE 12615 [(0,1),(0,0)] D [] [12617] [] [] [((0,0),(0,1))]
DISCARD 12616 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12617 [(0,0)] HALF_D_PLUS_2 [12615] [] [] [] []
IDLE 12618 [(0,0)] 44 [] [] [] [] []
INJECT_T 12619 [(1,0)] D [] [] [] [] []
MERGE 12620 [(1,0),(0,0)] D [] [12622] [] [] [((0,0),(1,0))]
DISCARD 12621 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12622 [(0,0)] HALF_D_PLUS_2 [12620] [] [] [] []
IDLE 12623 [(0,0)] 157 [] [] [] [] []
INJECT_T 12624 [(0,1)] D [] [] [] [] []
MERGE 12625 [(0,1),(0,0)] D [] [12627] [] [] [((0,0),(0,1))]
DISCARD 12626 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12627 [(0,0)] HALF_D_PLUS_2 [12625] [] [] [] []
IDLE 12628 [(0,0)] 1 [] [] [] [] []
INJECT_T 12629 [(1,0)] D [] [] [] [] []
MERGE 12630 [(1,0),(0,0)] D [] [12632] [] [] [((0,0),(1,0))]
DISCARD 12631 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12632 [(0,0)] HALF_D_PLUS_2 [12630] [] [] [] []
IDLE 12633 [(0,0)] 140 [] [] [] [] []
INJECT_T 12634 [(0,1)] D [] [] [] [] []
MERGE 12635 [(0,1),(0,0)] D [] [12637] [] [] [((0,0),(0,1))]
DISCARD 12636 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12637 [(0,0)] HALF_D_PLUS_2 [12635] [] [] [] []
IDLE 12638 [(0,0)] 200 [] [] [] [] []
INJECT_T 12639 [(1,0)] D [] [] [] [] []
MERGE 12640 [(1,0),(0,0)] D [] [12642] [] [] [((0,0),(1,0))]
DISCARD 12641 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12642 [(0,0)] HALF_D_PLUS_2 [12640] [] [] [] []
IDLE 12643 [(0,0)] 166 [] [] [] [] []
INJECT_T 12644 [(0,1)] D [] [] [] [] []
MERGE 12645 [(0,1),(0,0)] D [] [12647] [] [] [((0,0),(0,1))]
DISCARD 12646 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12647 [(0,0)] HALF_D_PLUS_2 [12645] [] [] [] []
IDLE 12648 [(0,0)] 147 [] [] [] [] []
INJECT_T 12649 [(1,0)] D [] [] [] [] []
MERGE 12650 [(1,0),(0,0)] D [] [12652] [] [] [((0,0),(1,0))]
DISCARD 12651 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12652 [(0,0)] HALF_D_PLUS_2 [12650] [] [] [] []
IDLE 12653 [(0,0)] 109 [] [] [] [] []
INJECT_T 12654 [(0,1)] D [] [] [] [] []
MERGE 12655 [(0,1),(0,0)] D [] [12657] [] [] [((0,0),(0,1))]
DISCARD 12656 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12657 [(0,0)] HALF_D_PLUS_2 [12655] [] [] [] []
IDLE 12658 [(0,0)] 30 [] [] [] [] []
INJECT_T 12659 [(1,0)] D [] [] [] [] []
MERGE 12660 [(1,0),(0,0)] D [] [12662] [] [] [((0,0),(1,0))]
DISCARD 12661 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12662 [(0,0)] HALF_D_PLUS_2 [12660] [] [] [] []
IDLE 12663 [(0,0)] 132 [] [] [] [] []
INJECT_T 12664 [(0,1)] D [] [] [] [] []
MERGE 12665 [(0,1),(0,0)] D [] [12667] [] [] [((0,0),(0,1))]
DISCARD 12666 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12667 [(0,0)] HALF_D_PLUS_2 [12665] [] [] [] []
IDLE 12668 [(0,0)] 67 [] [] [] [] []
INJECT_T 12669 [(1,0)] D [] [] [] [] []
MERGE 12670 [(1,0),(0,0)] D [] [12672] [] [] [((0,0),(1,0))]
DISCARD 12671 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12672 [(0,0)] HALF_D_PLUS_2 [12670] [] [] [] []
IDLE 12673 [(0,0)] 73 [] [] [] [] []
INJECT_T 12674 [(0,1)] D [] [] [] [] []
MERGE 12675 [(0,1),(0,0)] D [] [12677] [] [] [((0,0),(0,1))]
DISCARD 12676 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12677 [(0,0)] HALF_D_PLUS_2 [12675] [] [] [] []
IDLE 12678 [(0,0)] 195 [] [] [] [] []
INJECT_T 12679 [(1,0)] D [] [] [] [] []
MERGE 12680 [(1,0),(0,0)] D [] [12682] [] [] [((0,0),(1,0))]
DISCARD 12681 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12682 [(0,0)] HALF_D_PLUS_2 [12680] [] [] [] []
IDLE 12683 [(0,0)] 38 [] [] [] [] []
INJECT_T 12684 [(0,1)] D [] [] [] [] []
MERGE 12685 [(0,1),(0,0)] D [] [12687] [] [] [((0,0),(0,1))]
DISCARD 12686 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12687 [(0,0)] HALF_D_PLUS_2 [12685] [] [] [] []
IDLE 12688 [(0,0)] 191 [] [] [] [] []
INJECT_T 12689 [(1,0)] D [] [] [] [] []
MERGE 12690 [(1,0),(0,0)] D [] [12692] [] [] [((0,0),(1,0))]
DISCARD 12691 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12692 [(0,0)] HALF_D_PLUS_2 [12690] [] [] [] []
IDLE 12693 [(0,0)] 140 [] [] [] [] []
INJECT_T 12694 [(0,1)] D [] [] [] [] []
MERGE 12695 [(0,1),(0,0)] D [] [12697] [] [] [((0,0),(0,1))]
DISCARD 12696 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12697 [(0,0)] HALF_D_PLUS_2 [12695] [] [] [] []
IDLE 12698 [(0,0)] 112 [] [] [] [] []
INJECT_T 12699 [(1,0)] D [] [] [] [] []
MERGE 12700 [(1,0),(0,0)] D [] [12702] [] [] [((0,0),(1,0))]
DISCARD 12701 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12702 [(0,0)] HALF_D_PLUS_2 [12700] [] [] [] []
INJECT_T 12703 [(0,1)] D [] [] [] [] []
MERGE 12704 [(0,1),(0,0)] D [] [12706] [] [] [((0,0),(0,1))]
DISCARD 12705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12706 [(0,0)] HALF_D_PLUS_2 [12704] [] [] [] []
IDLE 12707 [(0,0)] 168 [] [] [] [] []
INJECT_T 12708 [(1,0)] D [] [] [] [] []
MERGE 12709 [(1,0),(0,0)] D [] [12711] [] [] [((0,0),(1,0))]
DISCARD 12710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12711 [(0,0)] HALF_D_PLUS_2 [12709] [] [] [] []
IDLE 12712 [(0,0)] 157 [] [] [] [] []
INJECT_T 12713 [(0,1)] D [] [] [] [] []
MERGE 12714 [(0,1),(0,0)] D [] [12716] [] [] [((0,0),(0,1))]
DISCARD 12715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12716 [(0,0)] HALF_D_PLUS_2 [12714] [] [] [] []
IDLE 12717 [(0,0)] 10 [] [] [] [] []
INJECT_T 12718 [(1,0)] D [] [] [] [] []
MERGE 12719 [(1,0),(0,0)] D [] [12721] [] [] [((0,0),(1,0))]
DISCARD 12720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12721 [(0,0)] HALF_D_PLUS_2 [12719] [] [] [] []
IDLE 12722 [(0,0)] 1 [] [] [] [] []
INJECT_T 12723 [(0,1)] D [] [] [] [] []
MERGE 12724 [(0,1),(0,0)] D [] [12726] [] [] [((0,0),(0,1))]
DISCARD 12725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12726 [(0,0)] HALF_D_PLUS_2 [12724] [] [] [] []
IDLE 12727 [(0,0)] 51 [] [] [] [] []
INJECT_T 12728 [(1,0)] D [] [] [] [] []
MERGE 12729 [(1,0),(0,0)] D [] [12731] [] [] [((0,0),(1,0))]
DISCARD 12730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12731 [(0,0)] HALF_D_PLUS_2 [12729] [] [] [] []
IDLE 12732 [(0,0)] 123 [] [] [] [] []
INJECT_T 12733 [(0,1)] D [] [] [] [] []
MERGE 12734 [(0,1),(0,0)] D [] [12736] [] [] [((0,0),(0,1))]
DISCARD 12735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12736 [(0,0)] HALF_D_PLUS_2 [12734] [] [] [] []
IDLE 12737 [(0,0)] 67 [] [] [] [] []
INJECT_T 12738 [(1,0)] D [] [] [] [] []
MERGE 12739 [(1,0),(0,0)] D [] [12741] [] [] [((0,0),(1,0))]
DISCARD 12740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12741 [(0,0)] HALF_D_PLUS_2 [12739] [] [] [] []
IDLE 12742 [(0,0)] 119 [] [] [] [] []
INJECT_T 12743 [(0,1)] D [] [] [] [] []
MERGE 12744 [(0,1),(0,0)] D [] [12746] [] [] [((0,0),(0,1))]
DISCARD 12745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12746 [(0,0)] HALF_D_PLUS_2 [12744] [] [] [] []
IDLE 12747 [(0,0)] 131 [] [] [] [] []
INJECT_T 12748 [(1,0)] D [] [] [] [] []
MERGE 12749 [(1,0),(0,0)] D [] [12751] [] [] [((0,0),(1,0))]
DISCARD 12750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12751 [(0,0)] HALF_D_PLUS_2 [12749] [] [] [] []
IDLE 12752 [(0,0)] 21 [] [] [] [] []
INJECT_T 12753 [(0,1)] D [] [] [] [] []
MERGE 12754 [(0,1),(0,0)] D [] [12756] [] [] [((0,0),(0,1))]
DISCARD 12755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12756 [(0,0)] HALF_D_PLUS_2 [12754] [] [] [] []
IDLE 12757 [(0,0)] 180 [] [] [] [] []
INJECT_T 12758 [(1,0)] D [] [] [] [] []
MERGE 12759 [(1,0),(0,0)] D [] [12761] [] [] [((0,0),(1,0))]
DISCARD 12760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12761 [(0,0)] HALF_D_PLUS_2 [12759] [] [] [] []
IDLE 12762 [(0,0)] 119 [] [] [] [] []
INJECT_T 12763 [(0,1)] D [] [] [] [] []
MERGE 12764 [(0,1),(0,0)] D [] [12766] [] [] [((0,0),(0,1))]
DISCARD 12765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12766 [(0,0)] HALF_D_PLUS_2 [12764] [] [] [] []
IDLE 12767 [(0,0)] 25 [] [] [] [] []
INJECT_T 12768 [(1,0)] D [] [] [] [] []
MERGE 12769 [(1,0),(0,0)] D [] [12771] [] [] [((0,0),(1,0))]
DISCARD 12770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12771 [(0,0)] HALF_D_PLUS_2 [12769] [] [] [] []
IDLE 12772 [(0,0)] 152 [] [] [] [] []
INJECT_T 12773 [(0,1)] D [] [] [] [] []
MERGE 12774 [(0,1),(0,0)] D [] [12776] [] [] [((0,0),(0,1))]
DISCARD 12775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12776 [(0,0)] HALF_D_PLUS_2 [12774] [] [] [] []
IDLE 12777 [(0,0)] 92 [] [] [] [] []
INJECT_T 12778 [(1,0)] D [] [] [] [] []
MERGE 12779 [(1,0),(0,0)] D [] [12781] [] [] [((0,0),(1,0))]
DISCARD 12780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12781 [(0,0)] HALF_D_PLUS_2 [12779] [] [] [] []
IDLE 12782 [(0,0)] 107 [] [] [] [] []
INJECT_T 12783 [(0,1)] D [] [] [] [] []
MERGE 12784 [(0,1),(0,0)] D [] [12786] [] [] [((0,0),(0,1))]
DISCARD 12785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12786 [(0,0)] HALF_D_PLUS_2 [12784] [] [] [] []
IDLE 12787 [(0,0)] 187 [] [] [] [] []
INJECT_T 12788 [(1,0)] D [] [] [] [] []
MERGE 12789 [(1,0),(0,0)] D [] [12791] [] [] [((0,0),(1,0))]
DISCARD 12790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12791 [(0,0)] HALF_D_PLUS_2 [12789] [] [] [] []
IDLE 12792 [(0,0)] 135 [] [] [] [] []
INJECT_T 12793 [(0,1)] D [] [] [] [] []
MERGE 12794 [(0,1),(0,0)] D [] [12796] [] [] [((0,0),(0,1))]
DISCARD 12795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12796 [(0,0)] HALF_D_PLUS_2 [12794] [] [] [] []
IDLE 12797 [(0,0)] 134 [] [] [] [] []
INJECT_T 12798 [(1,0)] D [] [] [] [] []
MERGE 12799 [(1,0),(0,0)] D [] [12801] [] [] [((0,0),(1,0))]
DISCARD 12800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12801 [(0,0)] HALF_D_PLUS_2 [12799] [] [] [] []
IDLE 12802 [(0,0)] 142 [] [] [] [] []
INJECT_T 12803 [(0,1)] D [] [] [] [] []
MERGE 12804 [(0,1),(0,0)] D [] [12806] [] [] [((0,0),(0,1))]
DISCARD 12805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12806 [(0,0)] HALF_D_PLUS_2 [12804] [] [] [] []
IDLE 12807 [(0,0)] 154 [] [] [] [] []
INJECT_T 12808 [(1,0)] D [] [] [] [] []
MERGE 12809 [(1,0),(0,0)] D [] [12811] [] [] [((0,0),(1,0))]
DISCARD 12810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12811 [(0,0)] HALF_D_PLUS_2 [12809] [] [] [] []
IDLE 12812 [(0,0)] 41 [] [] [] [] []
INJECT_T 12813 [(0,1)] D [] [] [] [] []
MERGE 12814 [(0,1),(0,0)] D [] [12816] [] [] [((0,0),(0,1))]
DISCARD 12815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12816 [(0,0)] HALF_D_PLUS_2 [12814] [] [] [] []
IDLE 12817 [(0,0)] 196 [] [] [] [] []
INJECT_T 12818 [(1,0)] D [] [] [] [] []
MERGE 12819 [(1,0),(0,0)] D [] [12821] [] [] [((0,0),(1,0))]
DISCARD 12820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12821 [(0,0)] HALF_D_PLUS_2 [12819] [] [] [] []
IDLE 12822 [(0,0)] 186 [] [] [] [] []
INJECT_T 12823 [(0,1)] D [] [] [] [] []
MERGE 12824 [(0,1),(0,0)] D [] [12826] [] [] [((0,0),(0,1))]
DISCARD 12825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12826 [(0,0)] HALF_D_PLUS_2 [12824] [] [] [] []
IDLE 12827 [(0,0)] 144 [] [] [] [] []
INJECT_T 12828 [(1,0)] D [] [] [] [] []
MERGE 12829 [(1,0),(0,0)] D [] [12831] [] [] [((0,0),(1,0))]
DISCARD 12830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12831 [(0,0)] HALF_D_PLUS_2 [12829] [] [] [] []
IDLE 12832 [(0,0)] 65 [] [] [] [] []
INJECT_T 12833 [(0,1)] D [] [] [] [] []
MERGE 12834 [(0,1),(0,0)] D [] [12836] [] [] [((0,0),(0,1))]
DISCARD 12835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12836 [(0,0)] HALF_D_PLUS_2 [12834] [] [] [] []
IDLE 12837 [(0,0)] 6 [] [] [] [] []
INJECT_T 12838 [(1,0)] D [] [] [] [] []
MERGE 12839 [(1,0),(0,0)] D [] [12841] [] [] [((0,0),(1,0))]
DISCARD 12840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12841 [(0,0)] HALF_D_PLUS_2 [12839] [] [] [] []
IDLE 12842 [(0,0)] 117 [] [] [] [] []
INJECT_T 12843 [(0,1)] D [] [] [] [] []
MERGE 12844 [(0,1),(0,0)] D [] [12846] [] [] [((0,0),(0,1))]
DISCARD 12845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12846 [(0,0)] HALF_D_PLUS_2 [12844] [] [] [] []
IDLE 12847 [(0,0)] 164 [] [] [] [] []
INJECT_T 12848 [(1,0)] D [] [] [] [] []
MERGE 12849 [(1,0),(0,0)] D [] [12851] [] [] [((0,0),(1,0))]
DISCARD 12850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12851 [(0,0)] HALF_D_PLUS_2 [12849] [] [] [] []
IDLE 12852 [(0,0)] 20 [] [] [] [] []
INJECT_T 12853 [(0,1)] D [] [] [] [] []
MERGE 12854 [(0,1),(0,0)] D [] [12856] [] [] [((0,0),(0,1))]
DISCARD 12855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12856 [(0,0)] HALF_D_PLUS_2 [12854] [] [] [] []
IDLE 12857 [(0,0)] 151 [] [] [] [] []
INJECT_T 12858 [(1,0)] D [] [] [] [] []
MERGE 12859 [(1,0),(0,0)] D [] [12861] [] [] [((0,0),(1,0))]
DISCARD 12860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12861 [(0,0)] HALF_D_PLUS_2 [12859] [] [] [] []
IDLE 12862 [(0,0)] 200 [] [] [] [] []
INJECT_T 12863 [(0,1)] D [] [] [] [] []
MERGE 12864 [(0,1),(0,0)] D [] [12866] [] [] [((0,0),(0,1))]
DISCARD 12865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12866 [(0,0)] HALF_D_PLUS_2 [12864] [] [] [] []
IDLE 12867 [(0,0)] 31 [] [] [] [] []
INJECT_T 12868 [(1,0)] D [] [] [] [] []
MERGE 12869 [(1,0),(0,0)] D [] [12871] [] [] [((0,0),(1,0))]
DISCARD 12870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12871 [(0,0)] HALF_D_PLUS_2 [12869] [] [] [] []
IDLE 12872 [(0,0)] 131 [] [] [] [] []
INJECT_T 12873 [(0,1)] D [] [] [] [] []
MERGE 12874 [(0,1),(0,0)] D [] [12876] [] [] [((0,0),(0,1))]
DISCARD 12875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12876 [(0,0)] HALF_D_PLUS_2 [12874] [] [] [] []
IDLE 12877 [(0,0)] 102 [] [] [] [] []
INJECT_T 12878 [(1,0)] D [] [] [] [] []
MERGE 12879 [(1,0),(0,0)] D [] [12881] [] [] [((0,0),(1,0))]
DISCARD 12880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12881 [(0,0)] HALF_D_PLUS_2 [12879] [] [] [] []
IDLE 12882 [(0,0)] 92 [] [] [] [] []
INJECT_T 12883 [(0,1)] D [] [] [] [] []
MERGE 12884 [(0,1),(0,0)] D [] [12886] [] [] [((0,0),(0,1))]
DISCARD 12885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12886 [(0,0)] HALF_D_PLUS_2 [12884] [] [] [] []
IDLE 12887 [(0,0)] 188 [] [] [] [] []
INJECT_T 12888 [(1,0)] D [] [] [] [] []
MERGE 12889 [(1,0),(0,0)] D [] [12891] [] [] [((0,0),(1,0))]
DISCARD 12890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12891 [(0,0)] HALF_D_PLUS_2 [12889] [] [] [] []
IDLE 12892 [(0,0)] 113 [] [] [] [] []
INJECT_T 12893 [(0,1)] D [] [] [] [] []
MERGE 12894 [(0,1),(0,0)] D [] [12896] [] [] [((0,0),(0,1))]
DISCARD 12895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12896 [(0,0)] HALF_D_PLUS_2 [12894] [] [] [] []
IDLE 12897 [(0,0)] 16 [] [] [] [] []
INJECT_T 12898 [(1,0)] D [] [] [] [] []
MERGE 12899 [(1,0),(0,0)] D [] [12901] [] [] [((0,0),(1,0))]
DISCARD 12900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12901 [(0,0)] HALF_D_PLUS_2 [12899] [] [] [] []
IDLE 12902 [(0,0)] 5 [] [] [] [] []
INJECT_T 12903 [(0,1)] D [] [] [] [] []
MERGE 12904 [(0,1),(0,0)] D [] [12906] [] [] [((0,0),(0,1))]
DISCARD 12905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12906 [(0,0)] HALF_D_PLUS_2 [12904] [] [] [] []
IDLE 12907 [(0,0)] 55 [] [] [] [] []
INJECT_T 12908 [(1,0)] D [] [] [] [] []
MERGE 12909 [(1,0),(0,0)] D [] [12911] [] [] [((0,0),(1,0))]
DISCARD 12910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12911 [(0,0)] HALF_D_PLUS_2 [12909] [] [] [] []
IDLE 12912 [(0,0)] 48 [] [] [] [] []
INJECT_T 12913 [(0,1)] D [] [] [] [] []
MERGE 12914 [(0,1),(0,0)] D [] [12916] [] [] [((0,0),(0,1))]
DISCARD 12915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12916 [(0,0)] HALF_D_PLUS_2 [12914] [] [] [] []
IDLE 12917 [(0,0)] 160 [] [] [] [] []
INJECT_T 12918 [(1,0)] D [] [] [] [] []
MERGE 12919 [(1,0),(0,0)] D [] [12921] [] [] [((0,0),(1,0))]
DISCARD 12920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12921 [(0,0)] HALF_D_PLUS_2 [12919] [] [] [] []
IDLE 12922 [(0,0)] 195 [] [] [] [] []
INJECT_T 12923 [(0,1)] D [] [] [] [] []
MERGE 12924 [(0,1),(0,0)] D [] [12926] [] [] [((0,0),(0,1))]
DISCARD 12925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12926 [(0,0)] HALF_D_PLUS_2 [12924] [] [] [] []
IDLE 12927 [(0,0)] 94 [] [] [] [] []
INJECT_T 12928 [(1,0)] D [] [] [] [] []
MERGE 12929 [(1,0),(0,0)] D [] [12931] [] [] [((0,0),(1,0))]
DISCARD 12930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12931 [(0,0)] HALF_D_PLUS_2 [12929] [] [] [] []
IDLE 12932 [(0,0)] 16 [] [] [] [] []
INJECT_T 12933 [(0,1)] D [] [] [] [] []
MERGE 12934 [(0,1),(0,0)] D [] [12936] [] [] [((0,0),(0,1))]
DISCARD 12935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12936 [(0,0)] HALF_D_PLUS_2 [12934] [] [] [] []
IDLE 12937 [(0,0)] 148 [] [] [] [] []
INJECT_T 12938 [(1,0)] D [] [] [] [] []
MERGE 12939 [(1,0),(0,0)] D [] [12941] [] [] [((0,0),(1,0))]
DISCARD 12940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12941 [(0,0)] HALF_D_PLUS_2 [12939] [] [] [] []
IDLE 12942 [(0,0)] 28 [] [] [] [] []
INJECT_T 12943 [(0,1)] D [] [] [] [] []
MERGE 12944 [(0,1),(0,0)] D [] [12946] [] [] [((0,0),(0,1))]
DISCARD 12945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12946 [(0,0)] HALF_D_PLUS_2 [12944] [] [] [] []
IDLE 12947 [(0,0)] 160 [] [] [] [] []
INJECT_T 12948 [(1,0)] D [] [] [] [] []
MERGE 12949 [(1,0),(0,0)] D [] [12951] [] [] [((0,0),(1,0))]
DISCARD 12950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12951 [(0,0)] HALF_D_PLUS_2 [12949] [] [] [] []
IDLE 12952 [(0,0)] 115 [] [] [] [] []
INJECT_T 12953 [(0,1)] D [] [] [] [] []
MERGE 12954 [(0,1),(0,0)] D [] [12956] [] [] [((0,0),(0,1))]
DISCARD 12955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12956 [(0,0)] HALF_D_PLUS_2 [12954] [] [] [] []
IDLE 12957 [(0,0)] 71 [] [] [] [] []
INJECT_T 12958 [(1,0)] D [] [] [] [] []
MERGE 12959 [(1,0),(0,0)] D [] [12961] [] [] [((0,0),(1,0))]
DISCARD 12960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12961 [(0,0)] HALF_D_PLUS_2 [12959] [] [] [] []
IDLE 12962 [(0,0)] 155 [] [] [] [] []
INJECT_T 12963 [(0,1)] D [] [] [] [] []
MERGE 12964 [(0,1),(0,0)] D [] [12966] [] [] [((0,0),(0,1))]
DISCARD 12965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12966 [(0,0)] HALF_D_PLUS_2 [12964] [] [] [] []
IDLE 12967 [(0,0)] 11 [] [] [] [] []
INJECT_T 12968 [(1,0)] D [] [] [] [] []
MERGE 12969 [(1,0),(0,0)] D [] [12971] [] [] [((0,0),(1,0))]
DISCARD 12970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12971 [(0,0)] HALF_D_PLUS_2 [12969] [] [] [] []
IDLE 12972 [(0,0)] 171 [] [] [] [] []
INJECT_T 12973 [(0,1)] D [] [] [] [] []
MERGE 12974 [(0,1),(0,0)] D [] [12976] [] [] [((0,0),(0,1))]
DISCARD 12975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12976 [(0,0)] HALF_D_PLUS_2 [12974] [] [] [] []
IDLE 12977 [(0,0)] 39 [] [] [] [] []
INJECT_T 12978 [(1,0)] D [] [] [] [] []
MERGE 12979 [(1,0),(0,0)] D [] [12981] [] [] [((0,0),(1,0))]
DISCARD 12980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12981 [(0,0)] HALF_D_PLUS_2 [12979] [] [] [] []
IDLE 12982 [(0,0)] 173 [] [] [] [] []
INJECT_T 12983 [(0,1)] D [] [] [] [] []
MERGE 12984 [(0,1),(0,0)] D [] [12986] [] [] [((0,0),(0,1))]
DISCARD 12985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12986 [(0,0)] HALF_D_PLUS_2 [12984] [] [] [] []
IDLE 12987 [(0,0)] 91 [] [] [] [] []
INJECT_T 12988 [(1,0)] D [] [] [] [] []
MERGE 12989 [(1,0),(0,0)] D [] [12991] [] [] [((0,0),(1,0))]
DISCARD 12990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 12991 [(0,0)] HALF_D_PLUS_2 [12989] [] [] [] []
IDLE 12992 [(0,0)] 152 [] [] [] [] []
INJECT_T 12993 [(0,1)] D [] [] [] [] []
MERGE 12994 [(0,1),(0,0)] D [] [12996] [] [] [((0,0),(0,1))]
DISCARD 12995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 12996 [(0,0)] HALF_D_PLUS_2 [12994] [] [] [] []
IDLE 12997 [(0,0)] 46 [] [] [] [] []
INJECT_T 12998 [(1,0)] D [] [] [] [] []
MERGE 12999 [(1,0),(0,0)] D [] [13001] [] [] [((0,0),(1,0))]
DISCARD 13000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13001 [(0,0)] HALF_D_PLUS_2 [12999] [] [] [] []
IDLE 13002 [(0,0)] 69 [] [] [] [] []
INJECT_T 13003 [(0,1)] D [] [] [] [] []
MERGE 13004 [(0,1),(0,0)] D [] [13006] [] [] [((0,0),(0,1))]
DISCARD 13005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13006 [(0,0)] HALF_D_PLUS_2 [13004] [] [] [] []
IDLE 13007 [(0,0)] 199 [] [] [] [] []
INJECT_T 13008 [(1,0)] D [] [] [] [] []
MERGE 13009 [(1,0),(0,0)] D [] [13011] [] [] [((0,0),(1,0))]
DISCARD 13010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13011 [(0,0)] HALF_D_PLUS_2 [13009] [] [] [] []
IDLE 13012 [(0,0)] 116 [] [] [] [] []
INJECT_T 13013 [(0,1)] D [] [] [] [] []
MERGE 13014 [(0,1),(0,0)] D [] [13016] [] [] [((0,0),(0,1))]
DISCARD 13015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13016 [(0,0)] HALF_D_PLUS_2 [13014] [] [] [] []
IDLE 13017 [(0,0)] 65 [] [] [] [] []
INJECT_T 13018 [(1,0)] D [] [] [] [] []
MERGE 13019 [(1,0),(0,0)] D [] [13021] [] [] [((0,0),(1,0))]
DISCARD 13020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13021 [(0,0)] HALF_D_PLUS_2 [13019] [] [] [] []
IDLE 13022 [(0,0)] 163 [] [] [] [] []
INJECT_T 13023 [(0,1)] D [] [] [] [] []
MERGE 13024 [(0,1),(0,0)] D [] [13026] [] [] [((0,0),(0,1))]
DISCARD 13025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13026 [(0,0)] HALF_D_PLUS_2 [13024] [] [] [] []
IDLE 13027 [(0,0)] 98 [] [] [] [] []
INJECT_T 13028 [(1,0)] D [] [] [] [] []
MERGE 13029 [(1,0),(0,0)] D [] [13031] [] [] [((0,0),(1,0))]
DISCARD 13030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13031 [(0,0)] HALF_D_PLUS_2 [13029] [] [] [] []
IDLE 13032 [(0,0)] 27 [] [] [] [] []
INJECT_T 13033 [(0,1)] D [] [] [] [] []
MERGE 13034 [(0,1),(0,0)] D [] [13036] [] [] [((0,0),(0,1))]
DISCARD 13035 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13036 [(0,0)] HALF_D_PLUS_2 [13034] [] [] [] []
IDLE 13037 [(0,0)] 185 [] [] [] [] []
INJECT_T 13038 [(1,0)] D [] [] [] [] []
MERGE 13039 [(1,0),(0,0)] D [] [13041] [] [] [((0,0),(1,0))]
DISCARD 13040 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13041 [(0,0)] HALF_D_PLUS_2 [13039] [] [] [] []
IDLE 13042 [(0,0)] 16 [] [] [] [] []
INJECT_T 13043 [(0,1)] D [] [] [] [] []
MERGE 13044 [(0,1),(0,0)] D [] [13046] [] [] [((0,0),(0,1))]
DISCARD 13045 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13046 [(0,0)] HALF_D_PLUS_2 [13044] [] [] [] []
IDLE 13047 [(0,0)] 117 [] [] [] [] []
INJECT_T 13048 [(1,0)] D [] [] [] [] []
MERGE 13049 [(1,0),(0,0)] D [] [13051] [] [] [((0,0),(1,0))]
DISCARD 13050 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13051 [(0,0)] HALF_D_PLUS_2 [13049] [] [] [] []
IDLE 13052 [(0,0)] 92 [] [] [] [] []
INJECT_T 13053 [(0,1)] D [] [] [] [] []
MERGE 13054 [(0,1),(0,0)] D [] [13056] [] [] [((0,0),(0,1))]
DISCARD 13055 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13056 [(0,0)] HALF_D_PLUS_2 [13054] [] [] [] []
IDLE 13057 [(0,0)] 118 [] [] [] [] []
INJECT_T 13058 [(1,0)] D [] [] [] [] []
MERGE 13059 [(1,0),(0,0)] D [] [13061] [] [] [((0,0),(1,0))]
DISCARD 13060 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13061 [(0,0)] HALF_D_PLUS_2 [13059] [] [] [] []
IDLE 13062 [(0,0)] 62 [] [] [] [] []
INJECT_T 13063 [(0,1)] D [] [] [] [] []
MERGE 13064 [(0,1),(0,0)] D [] [13066] [] [] [((0,0),(0,1))]
DISCARD 13065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13066 [(0,0)] HALF_D_PLUS_2 [13064] [] [] [] []
IDLE 13067 [(0,0)] 64 [] [] [] [] []
INJECT_T 13068 [(1,0)] D [] [] [] [] []
MERGE 13069 [(1,0),(0,0)] D [] [13071] [] [] [((0,0),(1,0))]
DISCARD 13070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13071 [(0,0)] HALF_D_PLUS_2 [13069] [] [] [] []
INJECT_T 13072 [(0,1)] D [] [] [] [] []
MERGE 13073 [(0,1),(0,0)] D [] [13075] [] [] [((0,0),(0,1))]
DISCARD 13074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13075 [(0,0)] HALF_D_PLUS_2 [13073] [] [] [] []
IDLE 13076 [(0,0)] 195 [] [] [] [] []
INJECT_T 13077 [(1,0)] D [] [] [] [] []
MERGE 13078 [(1,0),(0,0)] D [] [13080] [] [] [((0,0),(1,0))]
DISCARD 13079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13080 [(0,0)] HALF_D_PLUS_2 [13078] [] [] [] []
IDLE 13081 [(0,0)] 103 [] [] [] [] []
INJECT_T 13082 [(0,1)] D [] [] [] [] []
MERGE 13083 [(0,1),(0,0)] D [] [13085] [] [] [((0,0),(0,1))]
DISCARD 13084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13085 [(0,0)] HALF_D_PLUS_2 [13083] [] [] [] []
IDLE 13086 [(0,0)] 174 [] [] [] [] []
INJECT_T 13087 [(1,0)] D [] [] [] [] []
MERGE 13088 [(1,0),(0,0)] D [] [13090] [] [] [((0,0),(1,0))]
DISCARD 13089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13090 [(0,0)] HALF_D_PLUS_2 [13088] [] [] [] []
IDLE 13091 [(0,0)] 74 [] [] [] [] []
INJECT_T 13092 [(0,1)] D [] [] [] [] []
MERGE 13093 [(0,1),(0,0)] D [] [13095] [] [] [((0,0),(0,1))]
DISCARD 13094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13095 [(0,0)] HALF_D_PLUS_2 [13093] [] [] [] []
IDLE 13096 [(0,0)] 184 [] [] [] [] []
INJECT_T 13097 [(1,0)] D [] [] [] [] []
MERGE 13098 [(1,0),(0,0)] D [] [13100] [] [] [((0,0),(1,0))]
DISCARD 13099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13100 [(0,0)] HALF_D_PLUS_2 [13098] [] [] [] []
IDLE 13101 [(0,0)] 177 [] [] [] [] []
INJECT_T 13102 [(0,1)] D [] [] [] [] []
MERGE 13103 [(0,1),(0,0)] D [] [13105] [] [] [((0,0),(0,1))]
DISCARD 13104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13105 [(0,0)] HALF_D_PLUS_2 [13103] [] [] [] []
IDLE 13106 [(0,0)] 97 [] [] [] [] []
INJECT_T 13107 [(1,0)] D [] [] [] [] []
MERGE 13108 [(1,0),(0,0)] D [] [13110] [] [] [((0,0),(1,0))]
DISCARD 13109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13110 [(0,0)] HALF_D_PLUS_2 [13108] [] [] [] []
IDLE 13111 [(0,0)] 67 [] [] [] [] []
INJECT_T 13112 [(0,1)] D [] [] [] [] []
MERGE 13113 [(0,1),(0,0)] D [] [13115] [] [] [((0,0),(0,1))]
DISCARD 13114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13115 [(0,0)] HALF_D_PLUS_2 [13113] [] [] [] []
IDLE 13116 [(0,0)] 17 [] [] [] [] []
INJECT_T 13117 [(1,0)] D [] [] [] [] []
MERGE 13118 [(1,0),(0,0)] D [] [13120] [] [] [((0,0),(1,0))]
DISCARD 13119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13120 [(0,0)] HALF_D_PLUS_2 [13118] [] [] [] []
IDLE 13121 [(0,0)] 133 [] [] [] [] []
INJECT_T 13122 [(0,1)] D [] [] [] [] []
MERGE 13123 [(0,1),(0,0)] D [] [13125] [] [] [((0,0),(0,1))]
DISCARD 13124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13125 [(0,0)] HALF_D_PLUS_2 [13123] [] [] [] []
IDLE 13126 [(0,0)] 101 [] [] [] [] []
INJECT_T 13127 [(1,0)] D [] [] [] [] []
MERGE 13128 [(1,0),(0,0)] D [] [13130] [] [] [((0,0),(1,0))]
DISCARD 13129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13130 [(0,0)] HALF_D_PLUS_2 [13128] [] [] [] []
IDLE 13131 [(0,0)] 114 [] [] [] [] []
INJECT_T 13132 [(0,1)] D [] [] [] [] []
MERGE 13133 [(0,1),(0,0)] D [] [13135] [] [] [((0,0),(0,1))]
DISCARD 13134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13135 [(0,0)] HALF_D_PLUS_2 [13133] [] [] [] []
IDLE 13136 [(0,0)] 49 [] [] [] [] []
INJECT_T 13137 [(1,0)] D [] [] [] [] []
MERGE 13138 [(1,0),(0,0)] D [] [13140] [] [] [((0,0),(1,0))]
DISCARD 13139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13140 [(0,0)] HALF_D_PLUS_2 [13138] [] [] [] []
IDLE 13141 [(0,0)] 60 [] [] [] [] []
INJECT_T 13142 [(0,1)] D [] [] [] [] []
MERGE 13143 [(0,1),(0,0)] D [] [13145] [] [] [((0,0),(0,1))]
DISCARD 13144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13145 [(0,0)] HALF_D_PLUS_2 [13143] [] [] [] []
IDLE 13146 [(0,0)] 113 [] [] [] [] []
INJECT_T 13147 [(1,0)] D [] [] [] [] []
MERGE 13148 [(1,0),(0,0)] D [] [13150] [] [] [((0,0),(1,0))]
DISCARD 13149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13150 [(0,0)] HALF_D_PLUS_2 [13148] [] [] [] []
IDLE 13151 [(0,0)] 93 [] [] [] [] []
INJECT_T 13152 [(0,1)] D [] [] [] [] []
MERGE 13153 [(0,1),(0,0)] D [] [13155] [] [] [((0,0),(0,1))]
DISCARD 13154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13155 [(0,0)] HALF_D_PLUS_2 [13153] [] [] [] []
IDLE 13156 [(0,0)] 125 [] [] [] [] []
INJECT_T 13157 [(1,0)] D [] [] [] [] []
MERGE 13158 [(1,0),(0,0)] D [] [13160] [] [] [((0,0),(1,0))]
DISCARD 13159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13160 [(0,0)] HALF_D_PLUS_2 [13158] [] [] [] []
IDLE 13161 [(0,0)] 73 [] [] [] [] []
INJECT_T 13162 [(0,1)] D [] [] [] [] []
MERGE 13163 [(0,1),(0,0)] D [] [13165] [] [] [((0,0),(0,1))]
DISCARD 13164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13165 [(0,0)] HALF_D_PLUS_2 [13163] [] [] [] []
IDLE 13166 [(0,0)] 125 [] [] [] [] []
INJECT_T 13167 [(1,0)] D [] [] [] [] []
MERGE 13168 [(1,0),(0,0)] D [] [13170] [] [] [((0,0),(1,0))]
DISCARD 13169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13170 [(0,0)] HALF_D_PLUS_2 [13168] [] [] [] []
IDLE 13171 [(0,0)] 47 [] [] [] [] []
INJECT_T 13172 [(0,1)] D [] [] [] [] []
MERGE 13173 [(0,1),(0,0)] D [] [13175] [] [] [((0,0),(0,1))]
DISCARD 13174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13175 [(0,0)] HALF_D_PLUS_2 [13173] [] [] [] []
IDLE 13176 [(0,0)] 72 [] [] [] [] []
INJECT_T 13177 [(1,0)] D [] [] [] [] []
MERGE 13178 [(1,0),(0,0)] D [] [13180] [] [] [((0,0),(1,0))]
DISCARD 13179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13180 [(0,0)] HALF_D_PLUS_2 [13178] [] [] [] []
IDLE 13181 [(0,0)] 17 [] [] [] [] []
INJECT_T 13182 [(0,1)] D [] [] [] [] []
MERGE 13183 [(0,1),(0,0)] D [] [13185] [] [] [((0,0),(0,1))]
DISCARD 13184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13185 [(0,0)] HALF_D_PLUS_2 [13183] [] [] [] []
IDLE 13186 [(0,0)] 158 [] [] [] [] []
INJECT_T 13187 [(1,0)] D [] [] [] [] []
MERGE 13188 [(1,0),(0,0)] D [] [13190] [] [] [((0,0),(1,0))]
DISCARD 13189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13190 [(0,0)] HALF_D_PLUS_2 [13188] [] [] [] []
IDLE 13191 [(0,0)] 10 [] [] [] [] []
INJECT_T 13192 [(0,1)] D [] [] [] [] []
MERGE 13193 [(0,1),(0,0)] D [] [13195] [] [] [((0,0),(0,1))]
DISCARD 13194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13195 [(0,0)] HALF_D_PLUS_2 [13193] [] [] [] []
IDLE 13196 [(0,0)] 9 [] [] [] [] []
INJECT_T 13197 [(1,0)] D [] [] [] [] []
MERGE 13198 [(1,0),(0,0)] D [] [13200] [] [] [((0,0),(1,0))]
DISCARD 13199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13200 [(0,0)] HALF_D_PLUS_2 [13198] [] [] [] []
IDLE 13201 [(0,0)] 44 [] [] [] [] []
INJECT_T 13202 [(0,1)] D [] [] [] [] []
MERGE 13203 [(0,1),(0,0)] D [] [13205] [] [] [((0,0),(0,1))]
DISCARD 13204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13205 [(0,0)] HALF_D_PLUS_2 [13203] [] [] [] []
IDLE 13206 [(0,0)] 139 [] [] [] [] []
INJECT_T 13207 [(1,0)] D [] [] [] [] []
MERGE 13208 [(1,0),(0,0)] D [] [13210] [] [] [((0,0),(1,0))]
DISCARD 13209 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13210 [(0,0)] HALF_D_PLUS_2 [13208] [] [] [] []
IDLE 13211 [(0,0)] 16 [] [] [] [] []
INJECT_T 13212 [(0,1)] D [] [] [] [] []
MERGE 13213 [(0,1),(0,0)] D [] [13215] [] [] [((0,0),(0,1))]
DISCARD 13214 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13215 [(0,0)] HALF_D_PLUS_2 [13213] [] [] [] []
IDLE 13216 [(0,0)] 192 [] [] [] [] []
INJECT_T 13217 [(1,0)] D [] [] [] [] []
MERGE 13218 [(1,0),(0,0)] D [] [13220] [] [] [((0,0),(1,0))]
DISCARD 13219 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13220 [(0,0)] HALF_D_PLUS_2 [13218] [] [] [] []
IDLE 13221 [(0,0)] 30 [] [] [] [] []
INJECT_T 13222 [(0,1)] D [] [] [] [] []
MERGE 13223 [(0,1),(0,0)] D [] [13225] [] [] [((0,0),(0,1))]
DISCARD 13224 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13225 [(0,0)] HALF_D_PLUS_2 [13223] [] [] [] []
IDLE 13226 [(0,0)] 162 [] [] [] [] []
INJECT_T 13227 [(1,0)] D [] [] [] [] []
MERGE 13228 [(1,0),(0,0)] D [] [13230] [] [] [((0,0),(1,0))]
DISCARD 13229 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13230 [(0,0)] HALF_D_PLUS_2 [13228] [] [] [] []
IDLE 13231 [(0,0)] 25 [] [] [] [] []
INJECT_T 13232 [(0,1)] D [] [] [] [] []
MERGE 13233 [(0,1),(0,0)] D [] [13235] [] [] [((0,0),(0,1))]
DISCARD 13234 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13235 [(0,0)] HALF_D_PLUS_2 [13233] [] [] [] []
IDLE 13236 [(0,0)] 48 [] [] [] [] []
INJECT_T 13237 [(1,0)] D [] [] [] [] []
MERGE 13238 [(1,0),(0,0)] D [] [13240] [] [] [((0,0),(1,0))]
DISCARD 13239 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13240 [(0,0)] HALF_D_PLUS_2 [13238] [] [] [] []
IDLE 13241 [(0,0)] 75 [] [] [] [] []
INJECT_T 13242 [(0,1)] D [] [] [] [] []
MERGE 13243 [(0,1),(0,0)] D [] [13245] [] [] [((0,0),(0,1))]
DISCARD 13244 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13245 [(0,0)] HALF_D_PLUS_2 [13243] [] [] [] []
IDLE 13246 [(0,0)] 169 [] [] [] [] []
INJECT_T 13247 [(1,0)] D [] [] [] [] []
MERGE 13248 [(1,0),(0,0)] D [] [13250] [] [] [((0,0),(1,0))]
DISCARD 13249 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13250 [(0,0)] HALF_D_PLUS_2 [13248] [] [] [] []
IDLE 13251 [(0,0)] 47 [] [] [] [] []
INJECT_T 13252 [(0,1)] D [] [] [] [] []
MERGE 13253 [(0,1),(0,0)] D [] [13255] [] [] [((0,0),(0,1))]
DISCARD 13254 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13255 [(0,0)] HALF_D_PLUS_2 [13253] [] [] [] []
IDLE 13256 [(0,0)] 134 [] [] [] [] []
INJECT_T 13257 [(1,0)] D [] [] [] [] []
MERGE 13258 [(1,0),(0,0)] D [] [13260] [] [] [((0,0),(1,0))]
DISCARD 13259 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13260 [(0,0)] HALF_D_PLUS_2 [13258] [] [] [] []
INJECT_T 13261 [(0,1)] D [] [] [] [] []
MERGE 13262 [(0,1),(0,0)] D [] [13264] [] [] [((0,0),(0,1))]
DISCARD 13263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13264 [(0,0)] HALF_D_PLUS_2 [13262] [] [] [] []
IDLE 13265 [(0,0)] 49 [] [] [] [] []
INJECT_T 13266 [(1,0)] D [] [] [] [] []
MERGE 13267 [(1,0),(0,0)] D [] [13269] [] [] [((0,0),(1,0))]
DISCARD 13268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13269 [(0,0)] HALF_D_PLUS_2 [13267] [] [] [] []
IDLE 13270 [(0,0)] 6 [] [] [] [] []
INJECT_T 13271 [(0,1)] D [] [] [] [] []
MERGE 13272 [(0,1),(0,0)] D [] [13274] [] [] [((0,0),(0,1))]
DISCARD 13273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13274 [(0,0)] HALF_D_PLUS_2 [13272] [] [] [] []
IDLE 13275 [(0,0)] 47 [] [] [] [] []
INJECT_T 13276 [(1,0)] D [] [] [] [] []
MERGE 13277 [(1,0),(0,0)] D [] [13279] [] [] [((0,0),(1,0))]
DISCARD 13278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13279 [(0,0)] HALF_D_PLUS_2 [13277] [] [] [] []
IDLE 13280 [(0,0)] 199 [] [] [] [] []
INJECT_T 13281 [(0,1)] D [] [] [] [] []
MERGE 13282 [(0,1),(0,0)] D [] [13284] [] [] [((0,0),(0,1))]
DISCARD 13283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13284 [(0,0)] HALF_D_PLUS_2 [13282] [] [] [] []
IDLE 13285 [(0,0)] 124 [] [] [] [] []
INJECT_T 13286 [(1,0)] D [] [] [] [] []
MERGE 13287 [(1,0),(0,0)] D [] [13289] [] [] [((0,0),(1,0))]
DISCARD 13288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13289 [(0,0)] HALF_D_PLUS_2 [13287] [] [] [] []
IDLE 13290 [(0,0)] 49 [] [] [] [] []
INJECT_T 13291 [(0,1)] D [] [] [] [] []
MERGE 13292 [(0,1),(0,0)] D [] [13294] [] [] [((0,0),(0,1))]
DISCARD 13293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13294 [(0,0)] HALF_D_PLUS_2 [13292] [] [] [] []
IDLE 13295 [(0,0)] 152 [] [] [] [] []
INJECT_T 13296 [(1,0)] D [] [] [] [] []
MERGE 13297 [(1,0),(0,0)] D [] [13299] [] [] [((0,0),(1,0))]
DISCARD 13298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13299 [(0,0)] HALF_D_PLUS_2 [13297] [] [] [] []
IDLE 13300 [(0,0)] 8 [] [] [] [] []
INJECT_T 13301 [(0,1)] D [] [] [] [] []
MERGE 13302 [(0,1),(0,0)] D [] [13304] [] [] [((0,0),(0,1))]
DISCARD 13303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13304 [(0,0)] HALF_D_PLUS_2 [13302] [] [] [] []
IDLE 13305 [(0,0)] 40 [] [] [] [] []
INJECT_T 13306 [(1,0)] D [] [] [] [] []
MERGE 13307 [(1,0),(0,0)] D [] [13309] [] [] [((0,0),(1,0))]
DISCARD 13308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13309 [(0,0)] HALF_D_PLUS_2 [13307] [] [] [] []
IDLE 13310 [(0,0)] 125 [] [] [] [] []
INJECT_T 13311 [(0,1)] D [] [] [] [] []
MERGE 13312 [(0,1),(0,0)] D [] [13314] [] [] [((0,0),(0,1))]
DISCARD 13313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13314 [(0,0)] HALF_D_PLUS_2 [13312] [] [] [] []
IDLE 13315 [(0,0)] 135 [] [] [] [] []
INJECT_T 13316 [(1,0)] D [] [] [] [] []
MERGE 13317 [(1,0),(0,0)] D [] [13319] [] [] [((0,0),(1,0))]
DISCARD 13318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13319 [(0,0)] HALF_D_PLUS_2 [13317] [] [] [] []
IDLE 13320 [(0,0)] 110 [] [] [] [] []
INJECT_T 13321 [(0,1)] D [] [] [] [] []
MERGE 13322 [(0,1),(0,0)] D [] [13324] [] [] [((0,0),(0,1))]
DISCARD 13323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13324 [(0,0)] HALF_D_PLUS_2 [13322] [] [] [] []
IDLE 13325 [(0,0)] 7 [] [] [] [] []
INJECT_T 13326 [(1,0)] D [] [] [] [] []
MERGE 13327 [(1,0),(0,0)] D [] [13329] [] [] [((0,0),(1,0))]
DISCARD 13328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13329 [(0,0)] HALF_D_PLUS_2 [13327] [] [] [] []
IDLE 13330 [(0,0)] 78 [] [] [] [] []
INJECT_T 13331 [(0,1)] D [] [] [] [] []
MERGE 13332 [(0,1),(0,0)] D [] [13334] [] [] [((0,0),(0,1))]
DISCARD 13333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13334 [(0,0)] HALF_D_PLUS_2 [13332] [] [] [] []
IDLE 13335 [(0,0)] 151 [] [] [] [] []
INJECT_T 13336 [(1,0)] D [] [] [] [] []
MERGE 13337 [(1,0),(0,0)] D [] [13339] [] [] [((0,0),(1,0))]
DISCARD 13338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13339 [(0,0)] HALF_D_PLUS_2 [13337] [] [] [] []
IDLE 13340 [(0,0)] 147 [] [] [] [] []
INJECT_T 13341 [(0,1)] D [] [] [] [] []
MERGE 13342 [(0,1),(0,0)] D [] [13344] [] [] [((0,0),(0,1))]
DISCARD 13343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13344 [(0,0)] HALF_D_PLUS_2 [13342] [] [] [] []
IDLE 13345 [(0,0)] 18 [] [] [] [] []
INJECT_T 13346 [(1,0)] D [] [] [] [] []
MERGE 13347 [(1,0),(0,0)] D [] [13349] [] [] [((0,0),(1,0))]
DISCARD 13348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13349 [(0,0)] HALF_D_PLUS_2 [13347] [] [] [] []
IDLE 13350 [(0,0)] 188 [] [] [] [] []
INJECT_T 13351 [(0,1)] D [] [] [] [] []
MERGE 13352 [(0,1),(0,0)] D [] [13354] [] [] [((0,0),(0,1))]
DISCARD 13353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13354 [(0,0)] HALF_D_PLUS_2 [13352] [] [] [] []
IDLE 13355 [(0,0)] 127 [] [] [] [] []
INJECT_T 13356 [(1,0)] D [] [] [] [] []
MERGE 13357 [(1,0),(0,0)] D [] [13359] [] [] [((0,0),(1,0))]
DISCARD 13358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13359 [(0,0)] HALF_D_PLUS_2 [13357] [] [] [] []
IDLE 13360 [(0,0)] 79 [] [] [] [] []
INJECT_T 13361 [(0,1)] D [] [] [] [] []
MERGE 13362 [(0,1),(0,0)] D [] [13364] [] [] [((0,0),(0,1))]
DISCARD 13363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13364 [(0,0)] HALF_D_PLUS_2 [13362] [] [] [] []
IDLE 13365 [(0,0)] 190 [] [] [] [] []
INJECT_T 13366 [(1,0)] D [] [] [] [] []
MERGE 13367 [(1,0),(0,0)] D [] [13369] [] [] [((0,0),(1,0))]
DISCARD 13368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13369 [(0,0)] HALF_D_PLUS_2 [13367] [] [] [] []
IDLE 13370 [(0,0)] 75 [] [] [] [] []
INJECT_T 13371 [(0,1)] D [] [] [] [] []
MERGE 13372 [(0,1),(0,0)] D [] [13374] [] [] [((0,0),(0,1))]
DISCARD 13373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13374 [(0,0)] HALF_D_PLUS_2 [13372] [] [] [] []
IDLE 13375 [(0,0)] 67 [] [] [] [] []
INJECT_T 13376 [(1,0)] D [] [] [] [] []
MERGE 13377 [(1,0),(0,0)] D [] [13379] [] [] [((0,0),(1,0))]
DISCARD 13378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13379 [(0,0)] HALF_D_PLUS_2 [13377] [] [] [] []
IDLE 13380 [(0,0)] 103 [] [] [] [] []
INJECT_T 13381 [(0,1)] D [] [] [] [] []
MERGE 13382 [(0,1),(0,0)] D [] [13384] [] [] [((0,0),(0,1))]
DISCARD 13383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13384 [(0,0)] HALF_D_PLUS_2 [13382] [] [] [] []
IDLE 13385 [(0,0)] 2 [] [] [] [] []
INJECT_T 13386 [(1,0)] D [] [] [] [] []
MERGE 13387 [(1,0),(0,0)] D [] [13389] [] [] [((0,0),(1,0))]
DISCARD 13388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13389 [(0,0)] HALF_D_PLUS_2 [13387] [] [] [] []
IDLE 13390 [(0,0)] 47 [] [] [] [] []
INJECT_T 13391 [(0,1)] D [] [] [] [] []
MERGE 13392 [(0,1),(0,0)] D [] [13394] [] [] [((0,0),(0,1))]
DISCARD 13393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13394 [(0,0)] HALF_D_PLUS_2 [13392] [] [] [] []
IDLE 13395 [(0,0)] 83 [] [] [] [] []
INJECT_T 13396 [(1,0)] D [] [] [] [] []
MERGE 13397 [(1,0),(0,0)] D [] [13399] [] [] [((0,0),(1,0))]
DISCARD 13398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13399 [(0,0)] HALF_D_PLUS_2 [13397] [] [] [] []
IDLE 13400 [(0,0)] 34 [] [] [] [] []
INJECT_T 13401 [(0,1)] D [] [] [] [] []
MERGE 13402 [(0,1),(0,0)] D [] [13404] [] [] [((0,0),(0,1))]
DISCARD 13403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13404 [(0,0)] HALF_D_PLUS_2 [13402] [] [] [] []
IDLE 13405 [(0,0)] 159 [] [] [] [] []
INJECT_T 13406 [(1,0)] D [] [] [] [] []
MERGE 13407 [(1,0),(0,0)] D [] [13409] [] [] [((0,0),(1,0))]
DISCARD 13408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13409 [(0,0)] HALF_D_PLUS_2 [13407] [] [] [] []
IDLE 13410 [(0,0)] 78 [] [] [] [] []
INJECT_T 13411 [(0,1)] D [] [] [] [] []
MERGE 13412 [(0,1),(0,0)] D [] [13414] [] [] [((0,0),(0,1))]
DISCARD 13413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13414 [(0,0)] HALF_D_PLUS_2 [13412] [] [] [] []
IDLE 13415 [(0,0)] 109 [] [] [] [] []
INJECT_T 13416 [(1,0)] D [] [] [] [] []
MERGE 13417 [(1,0),(0,0)] D [] [13419] [] [] [((0,0),(1,0))]
DISCARD 13418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13419 [(0,0)] HALF_D_PLUS_2 [13417] [] [] [] []
IDLE 13420 [(0,0)] 136 [] [] [] [] []
INJECT_T 13421 [(0,1)] D [] [] [] [] []
MERGE 13422 [(0,1),(0,0)] D [] [13424] [] [] [((0,0),(0,1))]
DISCARD 13423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13424 [(0,0)] HALF_D_PLUS_2 [13422] [] [] [] []
IDLE 13425 [(0,0)] 18 [] [] [] [] []
INJECT_T 13426 [(1,0)] D [] [] [] [] []
MERGE 13427 [(1,0),(0,0)] D [] [13429] [] [] [((0,0),(1,0))]
DISCARD 13428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13429 [(0,0)] HALF_D_PLUS_2 [13427] [] [] [] []
IDLE 13430 [(0,0)] 2 [] [] [] [] []
INJECT_T 13431 [(0,1)] D [] [] [] [] []
MERGE 13432 [(0,1),(0,0)] D [] [13434] [] [] [((0,0),(0,1))]
DISCARD 13433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13434 [(0,0)] HALF_D_PLUS_2 [13432] [] [] [] []
IDLE 13435 [(0,0)] 138 [] [] [] [] []
INJECT_T 13436 [(1,0)] D [] [] [] [] []
MERGE 13437 [(1,0),(0,0)] D [] [13439] [] [] [((0,0),(1,0))]
DISCARD 13438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13439 [(0,0)] HALF_D_PLUS_2 [13437] [] [] [] []
IDLE 13440 [(0,0)] 27 [] [] [] [] []
INJECT_T 13441 [(0,1)] D [] [] [] [] []
MERGE 13442 [(0,1),(0,0)] D [] [13444] [] [] [((0,0),(0,1))]
DISCARD 13443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13444 [(0,0)] HALF_D_PLUS_2 [13442] [] [] [] []
IDLE 13445 [(0,0)] 184 [] [] [] [] []
INJECT_T 13446 [(1,0)] D [] [] [] [] []
MERGE 13447 [(1,0),(0,0)] D [] [13449] [] [] [((0,0),(1,0))]
DISCARD 13448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13449 [(0,0)] HALF_D_PLUS_2 [13447] [] [] [] []
IDLE 13450 [(0,0)] 162 [] [] [] [] []
INJECT_T 13451 [(0,1)] D [] [] [] [] []
MERGE 13452 [(0,1),(0,0)] D [] [13454] [] [] [((0,0),(0,1))]
DISCARD 13453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13454 [(0,0)] HALF_D_PLUS_2 [13452] [] [] [] []
IDLE 13455 [(0,0)] 22 [] [] [] [] []
INJECT_T 13456 [(1,0)] D [] [] [] [] []
MERGE 13457 [(1,0),(0,0)] D [] [13459] [] [] [((0,0),(1,0))]
DISCARD 13458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13459 [(0,0)] HALF_D_PLUS_2 [13457] [] [] [] []
IDLE 13460 [(0,0)] 66 [] [] [] [] []
INJECT_T 13461 [(0,1)] D [] [] [] [] []
MERGE 13462 [(0,1),(0,0)] D [] [13464] [] [] [((0,0),(0,1))]
DISCARD 13463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13464 [(0,0)] HALF_D_PLUS_2 [13462] [] [] [] []
IDLE 13465 [(0,0)] 193 [] [] [] [] []
INJECT_T 13466 [(1,0)] D [] [] [] [] []
MERGE 13467 [(1,0),(0,0)] D [] [13469] [] [] [((0,0),(1,0))]
DISCARD 13468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13469 [(0,0)] HALF_D_PLUS_2 [13467] [] [] [] []
IDLE 13470 [(0,0)] 112 [] [] [] [] []
INJECT_T 13471 [(0,1)] D [] [] [] [] []
MERGE 13472 [(0,1),(0,0)] D [] [13474] [] [] [((0,0),(0,1))]
DISCARD 13473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13474 [(0,0)] HALF_D_PLUS_2 [13472] [] [] [] []
IDLE 13475 [(0,0)] 47 [] [] [] [] []
INJECT_T 13476 [(1,0)] D [] [] [] [] []
MERGE 13477 [(1,0),(0,0)] D [] [13479] [] [] [((0,0),(1,0))]
DISCARD 13478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13479 [(0,0)] HALF_D_PLUS_2 [13477] [] [] [] []
IDLE 13480 [(0,0)] 11 [] [] [] [] []
INJECT_T 13481 [(0,1)] D [] [] [] [] []
MERGE 13482 [(0,1),(0,0)] D [] [13484] [] [] [((0,0),(0,1))]
DISCARD 13483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13484 [(0,0)] HALF_D_PLUS_2 [13482] [] [] [] []
IDLE 13485 [(0,0)] 19 [] [] [] [] []
INJECT_T 13486 [(1,0)] D [] [] [] [] []
MERGE 13487 [(1,0),(0,0)] D [] [13489] [] [] [((0,0),(1,0))]
DISCARD 13488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13489 [(0,0)] HALF_D_PLUS_2 [13487] [] [] [] []
IDLE 13490 [(0,0)] 110 [] [] [] [] []
INJECT_T 13491 [(0,1)] D [] [] [] [] []
MERGE 13492 [(0,1),(0,0)] D [] [13494] [] [] [((0,0),(0,1))]
DISCARD 13493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13494 [(0,0)] HALF_D_PLUS_2 [13492] [] [] [] []
IDLE 13495 [(0,0)] 166 [] [] [] [] []
INJECT_T 13496 [(1,0)] D [] [] [] [] []
MERGE 13497 [(1,0),(0,0)] D [] [13499] [] [] [((0,0),(1,0))]
DISCARD 13498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13499 [(0,0)] HALF_D_PLUS_2 [13497] [] [] [] []
IDLE 13500 [(0,0)] 5 [] [] [] [] []
INJECT_T 13501 [(0,1)] D [] [] [] [] []
MERGE 13502 [(0,1),(0,0)] D [] [13504] [] [] [((0,0),(0,1))]
DISCARD 13503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13504 [(0,0)] HALF_D_PLUS_2 [13502] [] [] [] []
IDLE 13505 [(0,0)] 69 [] [] [] [] []
INJECT_T 13506 [(1,0)] D [] [] [] [] []
MERGE 13507 [(1,0),(0,0)] D [] [13509] [] [] [((0,0),(1,0))]
DISCARD 13508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13509 [(0,0)] HALF_D_PLUS_2 [13507] [] [] [] []
IDLE 13510 [(0,0)] 41 [] [] [] [] []
INJECT_T 13511 [(0,1)] D [] [] [] [] []
MERGE 13512 [(0,1),(0,0)] D [] [13514] [] [] [((0,0),(0,1))]
DISCARD 13513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13514 [(0,0)] HALF_D_PLUS_2 [13512] [] [] [] []
IDLE 13515 [(0,0)] 142 [] [] [] [] []
INJECT_T 13516 [(1,0)] D [] [] [] [] []
MERGE 13517 [(1,0),(0,0)] D [] [13519] [] [] [((0,0),(1,0))]
DISCARD 13518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13519 [(0,0)] HALF_D_PLUS_2 [13517] [] [] [] []
IDLE 13520 [(0,0)] 90 [] [] [] [] []
INJECT_T 13521 [(0,1)] D [] [] [] [] []
MERGE 13522 [(0,1),(0,0)] D [] [13524] [] [] [((0,0),(0,1))]
DISCARD 13523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13524 [(0,0)] HALF_D_PLUS_2 [13522] [] [] [] []
IDLE 13525 [(0,0)] 39 [] [] [] [] []
INJECT_T 13526 [(1,0)] D [] [] [] [] []
MERGE 13527 [(1,0),(0,0)] D [] [13529] [] [] [((0,0),(1,0))]
DISCARD 13528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13529 [(0,0)] HALF_D_PLUS_2 [13527] [] [] [] []
IDLE 13530 [(0,0)] 105 [] [] [] [] []
INJECT_T 13531 [(0,1)] D [] [] [] [] []
MERGE 13532 [(0,1),(0,0)] D [] [13534] [] [] [((0,0),(0,1))]
DISCARD 13533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13534 [(0,0)] HALF_D_PLUS_2 [13532] [] [] [] []
IDLE 13535 [(0,0)] 161 [] [] [] [] []
INJECT_T 13536 [(1,0)] D [] [] [] [] []
MERGE 13537 [(1,0),(0,0)] D [] [13539] [] [] [((0,0),(1,0))]
DISCARD 13538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13539 [(0,0)] HALF_D_PLUS_2 [13537] [] [] [] []
IDLE 13540 [(0,0)] 25 [] [] [] [] []
INJECT_T 13541 [(0,1)] D [] [] [] [] []
MERGE 13542 [(0,1),(0,0)] D [] [13544] [] [] [((0,0),(0,1))]
DISCARD 13543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13544 [(0,0)] HALF_D_PLUS_2 [13542] [] [] [] []
IDLE 13545 [(0,0)] 22 [] [] [] [] []
INJECT_T 13546 [(1,0)] D [] [] [] [] []
MERGE 13547 [(1,0),(0,0)] D [] [13549] [] [] [((0,0),(1,0))]
DISCARD 13548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13549 [(0,0)] HALF_D_PLUS_2 [13547] [] [] [] []
IDLE 13550 [(0,0)] 92 [] [] [] [] []
INJECT_T 13551 [(0,1)] D [] [] [] [] []
MERGE 13552 [(0,1),(0,0)] D [] [13554] [] [] [((0,0),(0,1))]
DISCARD 13553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13554 [(0,0)] HALF_D_PLUS_2 [13552] [] [] [] []
IDLE 13555 [(0,0)] 29 [] [] [] [] []
INJECT_T 13556 [(1,0)] D [] [] [] [] []
MERGE 13557 [(1,0),(0,0)] D [] [13559] [] [] [((0,0),(1,0))]
DISCARD 13558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13559 [(0,0)] HALF_D_PLUS_2 [13557] [] [] [] []
IDLE 13560 [(0,0)] 156 [] [] [] [] []
INJECT_T 13561 [(0,1)] D [] [] [] [] []
MERGE 13562 [(0,1),(0,0)] D [] [13564] [] [] [((0,0),(0,1))]
DISCARD 13563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13564 [(0,0)] HALF_D_PLUS_2 [13562] [] [] [] []
IDLE 13565 [(0,0)] 128 [] [] [] [] []
INJECT_T 13566 [(1,0)] D [] [] [] [] []
MERGE 13567 [(1,0),(0,0)] D [] [13569] [] [] [((0,0),(1,0))]
DISCARD 13568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13569 [(0,0)] HALF_D_PLUS_2 [13567] [] [] [] []
IDLE 13570 [(0,0)] 141 [] [] [] [] []
INJECT_T 13571 [(0,1)] D [] [] [] [] []
MERGE 13572 [(0,1),(0,0)] D [] [13574] [] [] [((0,0),(0,1))]
DISCARD 13573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13574 [(0,0)] HALF_D_PLUS_2 [13572] [] [] [] []
IDLE 13575 [(0,0)] 86 [] [] [] [] []
INJECT_T 13576 [(1,0)] D [] [] [] [] []
MERGE 13577 [(1,0),(0,0)] D [] [13579] [] [] [((0,0),(1,0))]
DISCARD 13578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13579 [(0,0)] HALF_D_PLUS_2 [13577] [] [] [] []
IDLE 13580 [(0,0)] 74 [] [] [] [] []
INJECT_T 13581 [(0,1)] D [] [] [] [] []
MERGE 13582 [(0,1),(0,0)] D [] [13584] [] [] [((0,0),(0,1))]
DISCARD 13583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13584 [(0,0)] HALF_D_PLUS_2 [13582] [] [] [] []
IDLE 13585 [(0,0)] 47 [] [] [] [] []
INJECT_T 13586 [(1,0)] D [] [] [] [] []
MERGE 13587 [(1,0),(0,0)] D [] [13589] [] [] [((0,0),(1,0))]
DISCARD 13588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13589 [(0,0)] HALF_D_PLUS_2 [13587] [] [] [] []
IDLE 13590 [(0,0)] 99 [] [] [] [] []
INJECT_T 13591 [(0,1)] D [] [] [] [] []
MERGE 13592 [(0,1),(0,0)] D [] [13594] [] [] [((0,0),(0,1))]
DISCARD 13593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13594 [(0,0)] HALF_D_PLUS_2 [13592] [] [] [] []
IDLE 13595 [(0,0)] 118 [] [] [] [] []
INJECT_T 13596 [(1,0)] D [] [] [] [] []
MERGE 13597 [(1,0),(0,0)] D [] [13599] [] [] [((0,0),(1,0))]
DISCARD 13598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13599 [(0,0)] HALF_D_PLUS_2 [13597] [] [] [] []
IDLE 13600 [(0,0)] 160 [] [] [] [] []
INJECT_T 13601 [(0,1)] D [] [] [] [] []
MERGE 13602 [(0,1),(0,0)] D [] [13604] [] [] [((0,0),(0,1))]
DISCARD 13603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13604 [(0,0)] HALF_D_PLUS_2 [13602] [] [] [] []
IDLE 13605 [(0,0)] 172 [] [] [] [] []
INJECT_T 13606 [(1,0)] D [] [] [] [] []
MERGE 13607 [(1,0),(0,0)] D [] [13609] [] [] [((0,0),(1,0))]
DISCARD 13608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13609 [(0,0)] HALF_D_PLUS_2 [13607] [] [] [] []
IDLE 13610 [(0,0)] 52 [] [] [] [] []
INJECT_T 13611 [(0,1)] D [] [] [] [] []
MERGE 13612 [(0,1),(0,0)] D [] [13614] [] [] [((0,0),(0,1))]
DISCARD 13613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13614 [(0,0)] HALF_D_PLUS_2 [13612] [] [] [] []
IDLE 13615 [(0,0)] 178 [] [] [] [] []
INJECT_T 13616 [(1,0)] D [] [] [] [] []
MERGE 13617 [(1,0),(0,0)] D [] [13619] [] [] [((0,0),(1,0))]
DISCARD 13618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13619 [(0,0)] HALF_D_PLUS_2 [13617] [] [] [] []
IDLE 13620 [(0,0)] 28 [] [] [] [] []
INJECT_T 13621 [(0,1)] D [] [] [] [] []
MERGE 13622 [(0,1),(0,0)] D [] [13624] [] [] [((0,0),(0,1))]
DISCARD 13623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13624 [(0,0)] HALF_D_PLUS_2 [13622] [] [] [] []
IDLE 13625 [(0,0)] 117 [] [] [] [] []
INJECT_T 13626 [(1,0)] D [] [] [] [] []
MERGE 13627 [(1,0),(0,0)] D [] [13629] [] [] [((0,0),(1,0))]
DISCARD 13628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13629 [(0,0)] HALF_D_PLUS_2 [13627] [] [] [] []
IDLE 13630 [(0,0)] 194 [] [] [] [] []
INJECT_T 13631 [(0,1)] D [] [] [] [] []
MERGE 13632 [(0,1),(0,0)] D [] [13634] [] [] [((0,0),(0,1))]
DISCARD 13633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13634 [(0,0)] HALF_D_PLUS_2 [13632] [] [] [] []
IDLE 13635 [(0,0)] 118 [] [] [] [] []
INJECT_T 13636 [(1,0)] D [] [] [] [] []
MERGE 13637 [(1,0),(0,0)] D [] [13639] [] [] [((0,0),(1,0))]
DISCARD 13638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13639 [(0,0)] HALF_D_PLUS_2 [13637] [] [] [] []
IDLE 13640 [(0,0)] 175 [] [] [] [] []
INJECT_T 13641 [(0,1)] D [] [] [] [] []
MERGE 13642 [(0,1),(0,0)] D [] [13644] [] [] [((0,0),(0,1))]
DISCARD 13643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13644 [(0,0)] HALF_D_PLUS_2 [13642] [] [] [] []
IDLE 13645 [(0,0)] 82 [] [] [] [] []
INJECT_T 13646 [(1,0)] D [] [] [] [] []
MERGE 13647 [(1,0),(0,0)] D [] [13649] [] [] [((0,0),(1,0))]
DISCARD 13648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13649 [(0,0)] HALF_D_PLUS_2 [13647] [] [] [] []
IDLE 13650 [(0,0)] 175 [] [] [] [] []
INJECT_T 13651 [(0,1)] D [] [] [] [] []
MERGE 13652 [(0,1),(0,0)] D [] [13654] [] [] [((0,0),(0,1))]
DISCARD 13653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13654 [(0,0)] HALF_D_PLUS_2 [13652] [] [] [] []
IDLE 13655 [(0,0)] 133 [] [] [] [] []
INJECT_T 13656 [(1,0)] D [] [] [] [] []
MERGE 13657 [(1,0),(0,0)] D [] [13659] [] [] [((0,0),(1,0))]
DISCARD 13658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13659 [(0,0)] HALF_D_PLUS_2 [13657] [] [] [] []
IDLE 13660 [(0,0)] 95 [] [] [] [] []
INJECT_T 13661 [(0,1)] D [] [] [] [] []
MERGE 13662 [(0,1),(0,0)] D [] [13664] [] [] [((0,0),(0,1))]
DISCARD 13663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13664 [(0,0)] HALF_D_PLUS_2 [13662] [] [] [] []
IDLE 13665 [(0,0)] 123 [] [] [] [] []
INJECT_T 13666 [(1,0)] D [] [] [] [] []
MERGE 13667 [(1,0),(0,0)] D [] [13669] [] [] [((0,0),(1,0))]
DISCARD 13668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13669 [(0,0)] HALF_D_PLUS_2 [13667] [] [] [] []
IDLE 13670 [(0,0)] 7 [] [] [] [] []
INJECT_T 13671 [(0,1)] D [] [] [] [] []
MERGE 13672 [(0,1),(0,0)] D [] [13674] [] [] [((0,0),(0,1))]
DISCARD 13673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13674 [(0,0)] HALF_D_PLUS_2 [13672] [] [] [] []
IDLE 13675 [(0,0)] 31 [] [] [] [] []
INJECT_T 13676 [(1,0)] D [] [] [] [] []
MERGE 13677 [(1,0),(0,0)] D [] [13679] [] [] [((0,0),(1,0))]
DISCARD 13678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13679 [(0,0)] HALF_D_PLUS_2 [13677] [] [] [] []
IDLE 13680 [(0,0)] 149 [] [] [] [] []
INJECT_T 13681 [(0,1)] D [] [] [] [] []
MERGE 13682 [(0,1),(0,0)] D [] [13684] [] [] [((0,0),(0,1))]
DISCARD 13683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13684 [(0,0)] HALF_D_PLUS_2 [13682] [] [] [] []
IDLE 13685 [(0,0)] 173 [] [] [] [] []
INJECT_T 13686 [(1,0)] D [] [] [] [] []
MERGE 13687 [(1,0),(0,0)] D [] [13689] [] [] [((0,0),(1,0))]
DISCARD 13688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13689 [(0,0)] HALF_D_PLUS_2 [13687] [] [] [] []
IDLE 13690 [(0,0)] 158 [] [] [] [] []
INJECT_T 13691 [(0,1)] D [] [] [] [] []
MERGE 13692 [(0,1),(0,0)] D [] [13694] [] [] [((0,0),(0,1))]
DISCARD 13693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13694 [(0,0)] HALF_D_PLUS_2 [13692] [] [] [] []
IDLE 13695 [(0,0)] 90 [] [] [] [] []
INJECT_T 13696 [(1,0)] D [] [] [] [] []
MERGE 13697 [(1,0),(0,0)] D [] [13699] [] [] [((0,0),(1,0))]
DISCARD 13698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13699 [(0,0)] HALF_D_PLUS_2 [13697] [] [] [] []
IDLE 13700 [(0,0)] 193 [] [] [] [] []
INJECT_T 13701 [(0,1)] D [] [] [] [] []
MERGE 13702 [(0,1),(0,0)] D [] [13704] [] [] [((0,0),(0,1))]
DISCARD 13703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13704 [(0,0)] HALF_D_PLUS_2 [13702] [] [] [] []
IDLE 13705 [(0,0)] 58 [] [] [] [] []
INJECT_T 13706 [(1,0)] D [] [] [] [] []
MERGE 13707 [(1,0),(0,0)] D [] [13709] [] [] [((0,0),(1,0))]
DISCARD 13708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13709 [(0,0)] HALF_D_PLUS_2 [13707] [] [] [] []
IDLE 13710 [(0,0)] 7 [] [] [] [] []
INJECT_T 13711 [(0,1)] D [] [] [] [] []
MERGE 13712 [(0,1),(0,0)] D [] [13714] [] [] [((0,0),(0,1))]
DISCARD 13713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13714 [(0,0)] HALF_D_PLUS_2 [13712] [] [] [] []
IDLE 13715 [(0,0)] 38 [] [] [] [] []
INJECT_T 13716 [(1,0)] D [] [] [] [] []
MERGE 13717 [(1,0),(0,0)] D [] [13719] [] [] [((0,0),(1,0))]
DISCARD 13718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13719 [(0,0)] HALF_D_PLUS_2 [13717] [] [] [] []
IDLE 13720 [(0,0)] 163 [] [] [] [] []
INJECT_T 13721 [(0,1)] D [] [] [] [] []
MERGE 13722 [(0,1),(0,0)] D [] [13724] [] [] [((0,0),(0,1))]
DISCARD 13723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13724 [(0,0)] HALF_D_PLUS_2 [13722] [] [] [] []
IDLE 13725 [(0,0)] 16 [] [] [] [] []
INJECT_T 13726 [(1,0)] D [] [] [] [] []
MERGE 13727 [(1,0),(0,0)] D [] [13729] [] [] [((0,0),(1,0))]
DISCARD 13728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13729 [(0,0)] HALF_D_PLUS_2 [13727] [] [] [] []
IDLE 13730 [(0,0)] 67 [] [] [] [] []
INJECT_T 13731 [(0,1)] D [] [] [] [] []
MERGE 13732 [(0,1),(0,0)] D [] [13734] [] [] [((0,0),(0,1))]
DISCARD 13733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13734 [(0,0)] HALF_D_PLUS_2 [13732] [] [] [] []
IDLE 13735 [(0,0)] 91 [] [] [] [] []
INJECT_T 13736 [(1,0)] D [] [] [] [] []
MERGE 13737 [(1,0),(0,0)] D [] [13739] [] [] [((0,0),(1,0))]
DISCARD 13738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13739 [(0,0)] HALF_D_PLUS_2 [13737] [] [] [] []
IDLE 13740 [(0,0)] 133 [] [] [] [] []
INJECT_T 13741 [(0,1)] D [] [] [] [] []
MERGE 13742 [(0,1),(0,0)] D [] [13744] [] [] [((0,0),(0,1))]
DISCARD 13743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13744 [(0,0)] HALF_D_PLUS_2 [13742] [] [] [] []
IDLE 13745 [(0,0)] 128 [] [] [] [] []
INJECT_T 13746 [(1,0)] D [] [] [] [] []
MERGE 13747 [(1,0),(0,0)] D [] [13749] [] [] [((0,0),(1,0))]
DISCARD 13748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13749 [(0,0)] HALF_D_PLUS_2 [13747] [] [] [] []
IDLE 13750 [(0,0)] 181 [] [] [] [] []
INJECT_T 13751 [(0,1)] D [] [] [] [] []
MERGE 13752 [(0,1),(0,0)] D [] [13754] [] [] [((0,0),(0,1))]
DISCARD 13753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13754 [(0,0)] HALF_D_PLUS_2 [13752] [] [] [] []
IDLE 13755 [(0,0)] 137 [] [] [] [] []
INJECT_T 13756 [(1,0)] D [] [] [] [] []
MERGE 13757 [(1,0),(0,0)] D [] [13759] [] [] [((0,0),(1,0))]
DISCARD 13758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13759 [(0,0)] HALF_D_PLUS_2 [13757] [] [] [] []
IDLE 13760 [(0,0)] 50 [] [] [] [] []
INJECT_T 13761 [(0,1)] D [] [] [] [] []
MERGE 13762 [(0,1),(0,0)] D [] [13764] [] [] [((0,0),(0,1))]
DISCARD 13763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13764 [(0,0)] HALF_D_PLUS_2 [13762] [] [] [] []
IDLE 13765 [(0,0)] 5 [] [] [] [] []
INJECT_T 13766 [(1,0)] D [] [] [] [] []
MERGE 13767 [(1,0),(0,0)] D [] [13769] [] [] [((0,0),(1,0))]
DISCARD 13768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13769 [(0,0)] HALF_D_PLUS_2 [13767] [] [] [] []
IDLE 13770 [(0,0)] 199 [] [] [] [] []
INJECT_T 13771 [(0,1)] D [] [] [] [] []
MERGE 13772 [(0,1),(0,0)] D [] [13774] [] [] [((0,0),(0,1))]
DISCARD 13773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13774 [(0,0)] HALF_D_PLUS_2 [13772] [] [] [] []
IDLE 13775 [(0,0)] 163 [] [] [] [] []
INJECT_T 13776 [(1,0)] D [] [] [] [] []
MERGE 13777 [(1,0),(0,0)] D [] [13779] [] [] [((0,0),(1,0))]
DISCARD 13778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13779 [(0,0)] HALF_D_PLUS_2 [13777] [] [] [] []
IDLE 13780 [(0,0)] 7 [] [] [] [] []
INJECT_T 13781 [(0,1)] D [] [] [] [] []
MERGE 13782 [(0,1),(0,0)] D [] [13784] [] [] [((0,0),(0,1))]
DISCARD 13783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13784 [(0,0)] HALF_D_PLUS_2 [13782] [] [] [] []
IDLE 13785 [(0,0)] 9 [] [] [] [] []
INJECT_T 13786 [(1,0)] D [] [] [] [] []
MERGE 13787 [(1,0),(0,0)] D [] [13789] [] [] [((0,0),(1,0))]
DISCARD 13788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13789 [(0,0)] HALF_D_PLUS_2 [13787] [] [] [] []
IDLE 13790 [(0,0)] 23 [] [] [] [] []
INJECT_T 13791 [(0,1)] D [] [] [] [] []
MERGE 13792 [(0,1),(0,0)] D [] [13794] [] [] [((0,0),(0,1))]
DISCARD 13793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13794 [(0,0)] HALF_D_PLUS_2 [13792] [] [] [] []
IDLE 13795 [(0,0)] 4 [] [] [] [] []
INJECT_T 13796 [(1,0)] D [] [] [] [] []
MERGE 13797 [(1,0),(0,0)] D [] [13799] [] [] [((0,0),(1,0))]
DISCARD 13798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13799 [(0,0)] HALF_D_PLUS_2 [13797] [] [] [] []
IDLE 13800 [(0,0)] 96 [] [] [] [] []
INJECT_T 13801 [(0,1)] D [] [] [] [] []
MERGE 13802 [(0,1),(0,0)] D [] [13804] [] [] [((0,0),(0,1))]
DISCARD 13803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13804 [(0,0)] HALF_D_PLUS_2 [13802] [] [] [] []
IDLE 13805 [(0,0)] 97 [] [] [] [] []
INJECT_T 13806 [(1,0)] D [] [] [] [] []
MERGE 13807 [(1,0),(0,0)] D [] [13809] [] [] [((0,0),(1,0))]
DISCARD 13808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13809 [(0,0)] HALF_D_PLUS_2 [13807] [] [] [] []
IDLE 13810 [(0,0)] 144 [] [] [] [] []
INJECT_T 13811 [(0,1)] D [] [] [] [] []
MERGE 13812 [(0,1),(0,0)] D [] [13814] [] [] [((0,0),(0,1))]
DISCARD 13813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13814 [(0,0)] HALF_D_PLUS_2 [13812] [] [] [] []
IDLE 13815 [(0,0)] 35 [] [] [] [] []
INJECT_T 13816 [(1,0)] D [] [] [] [] []
MERGE 13817 [(1,0),(0,0)] D [] [13819] [] [] [((0,0),(1,0))]
DISCARD 13818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13819 [(0,0)] HALF_D_PLUS_2 [13817] [] [] [] []
IDLE 13820 [(0,0)] 186 [] [] [] [] []
INJECT_T 13821 [(0,1)] D [] [] [] [] []
MERGE 13822 [(0,1),(0,0)] D [] [13824] [] [] [((0,0),(0,1))]
DISCARD 13823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13824 [(0,0)] HALF_D_PLUS_2 [13822] [] [] [] []
IDLE 13825 [(0,0)] 12 [] [] [] [] []
INJECT_T 13826 [(1,0)] D [] [] [] [] []
MERGE 13827 [(1,0),(0,0)] D [] [13829] [] [] [((0,0),(1,0))]
DISCARD 13828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13829 [(0,0)] HALF_D_PLUS_2 [13827] [] [] [] []
IDLE 13830 [(0,0)] 170 [] [] [] [] []
INJECT_T 13831 [(0,1)] D [] [] [] [] []
MERGE 13832 [(0,1),(0,0)] D [] [13834] [] [] [((0,0),(0,1))]
DISCARD 13833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13834 [(0,0)] HALF_D_PLUS_2 [13832] [] [] [] []
IDLE 13835 [(0,0)] 93 [] [] [] [] []
INJECT_T 13836 [(1,0)] D [] [] [] [] []
MERGE 13837 [(1,0),(0,0)] D [] [13839] [] [] [((0,0),(1,0))]
DISCARD 13838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13839 [(0,0)] HALF_D_PLUS_2 [13837] [] [] [] []
IDLE 13840 [(0,0)] 195 [] [] [] [] []
INJECT_T 13841 [(0,1)] D [] [] [] [] []
MERGE 13842 [(0,1),(0,0)] D [] [13844] [] [] [((0,0),(0,1))]
DISCARD 13843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13844 [(0,0)] HALF_D_PLUS_2 [13842] [] [] [] []
IDLE 13845 [(0,0)] 27 [] [] [] [] []
INJECT_T 13846 [(1,0)] D [] [] [] [] []
MERGE 13847 [(1,0),(0,0)] D [] [13849] [] [] [((0,0),(1,0))]
DISCARD 13848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13849 [(0,0)] HALF_D_PLUS_2 [13847] [] [] [] []
IDLE 13850 [(0,0)] 88 [] [] [] [] []
INJECT_T 13851 [(0,1)] D [] [] [] [] []
MERGE 13852 [(0,1),(0,0)] D [] [13854] [] [] [((0,0),(0,1))]
DISCARD 13853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13854 [(0,0)] HALF_D_PLUS_2 [13852] [] [] [] []
IDLE 13855 [(0,0)] 111 [] [] [] [] []
INJECT_T 13856 [(1,0)] D [] [] [] [] []
MERGE 13857 [(1,0),(0,0)] D [] [13859] [] [] [((0,0),(1,0))]
DISCARD 13858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13859 [(0,0)] HALF_D_PLUS_2 [13857] [] [] [] []
IDLE 13860 [(0,0)] 81 [] [] [] [] []
INJECT_T 13861 [(0,1)] D [] [] [] [] []
MERGE 13862 [(0,1),(0,0)] D [] [13864] [] [] [((0,0),(0,1))]
DISCARD 13863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13864 [(0,0)] HALF_D_PLUS_2 [13862] [] [] [] []
IDLE 13865 [(0,0)] 5 [] [] [] [] []
INJECT_T 13866 [(1,0)] D [] [] [] [] []
MERGE 13867 [(1,0),(0,0)] D [] [13869] [] [] [((0,0),(1,0))]
DISCARD 13868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13869 [(0,0)] HALF_D_PLUS_2 [13867] [] [] [] []
IDLE 13870 [(0,0)] 118 [] [] [] [] []
INJECT_T 13871 [(0,1)] D [] [] [] [] []
MERGE 13872 [(0,1),(0,0)] D [] [13874] [] [] [((0,0),(0,1))]
DISCARD 13873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13874 [(0,0)] HALF_D_PLUS_2 [13872] [] [] [] []
IDLE 13875 [(0,0)] 153 [] [] [] [] []
INJECT_T 13876 [(1,0)] D [] [] [] [] []
MERGE 13877 [(1,0),(0,0)] D [] [13879] [] [] [((0,0),(1,0))]
DISCARD 13878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13879 [(0,0)] HALF_D_PLUS_2 [13877] [] [] [] []
IDLE 13880 [(0,0)] 139 [] [] [] [] []
INJECT_T 13881 [(0,1)] D [] [] [] [] []
MERGE 13882 [(0,1),(0,0)] D [] [13884] [] [] [((0,0),(0,1))]
DISCARD 13883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13884 [(0,0)] HALF_D_PLUS_2 [13882] [] [] [] []
IDLE 13885 [(0,0)] 130 [] [] [] [] []
INJECT_T 13886 [(1,0)] D [] [] [] [] []
MERGE 13887 [(1,0),(0,0)] D [] [13889] [] [] [((0,0),(1,0))]
DISCARD 13888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13889 [(0,0)] HALF_D_PLUS_2 [13887] [] [] [] []
IDLE 13890 [(0,0)] 181 [] [] [] [] []
INJECT_T 13891 [(0,1)] D [] [] [] [] []
MERGE 13892 [(0,1),(0,0)] D [] [13894] [] [] [((0,0),(0,1))]
DISCARD 13893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13894 [(0,0)] HALF_D_PLUS_2 [13892] [] [] [] []
IDLE 13895 [(0,0)] 28 [] [] [] [] []
INJECT_T 13896 [(1,0)] D [] [] [] [] []
MERGE 13897 [(1,0),(0,0)] D [] [13899] [] [] [((0,0),(1,0))]
DISCARD 13898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13899 [(0,0)] HALF_D_PLUS_2 [13897] [] [] [] []
IDLE 13900 [(0,0)] 118 [] [] [] [] []
INJECT_T 13901 [(0,1)] D [] [] [] [] []
MERGE 13902 [(0,1),(0,0)] D [] [13904] [] [] [((0,0),(0,1))]
DISCARD 13903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13904 [(0,0)] HALF_D_PLUS_2 [13902] [] [] [] []
IDLE 13905 [(0,0)] 136 [] [] [] [] []
INJECT_T 13906 [(1,0)] D [] [] [] [] []
MERGE 13907 [(1,0),(0,0)] D [] [13909] [] [] [((0,0),(1,0))]
DISCARD 13908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13909 [(0,0)] HALF_D_PLUS_2 [13907] [] [] [] []
IDLE 13910 [(0,0)] 182 [] [] [] [] []
INJECT_T 13911 [(0,1)] D [] [] [] [] []
MERGE 13912 [(0,1),(0,0)] D [] [13914] [] [] [((0,0),(0,1))]
DISCARD 13913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13914 [(0,0)] HALF_D_PLUS_2 [13912] [] [] [] []
IDLE 13915 [(0,0)] 194 [] [] [] [] []
INJECT_T 13916 [(1,0)] D [] [] [] [] []
MERGE 13917 [(1,0),(0,0)] D [] [13919] [] [] [((0,0),(1,0))]
DISCARD 13918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13919 [(0,0)] HALF_D_PLUS_2 [13917] [] [] [] []
IDLE 13920 [(0,0)] 83 [] [] [] [] []
INJECT_T 13921 [(0,1)] D [] [] [] [] []
MERGE 13922 [(0,1),(0,0)] D [] [13924] [] [] [((0,0),(0,1))]
DISCARD 13923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13924 [(0,0)] HALF_D_PLUS_2 [13922] [] [] [] []
IDLE 13925 [(0,0)] 4 [] [] [] [] []
INJECT_T 13926 [(1,0)] D [] [] [] [] []
MERGE 13927 [(1,0),(0,0)] D [] [13929] [] [] [((0,0),(1,0))]
DISCARD 13928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13929 [(0,0)] HALF_D_PLUS_2 [13927] [] [] [] []
IDLE 13930 [(0,0)] 155 [] [] [] [] []
INJECT_T 13931 [(0,1)] D [] [] [] [] []
MERGE 13932 [(0,1),(0,0)] D [] [13934] [] [] [((0,0),(0,1))]
DISCARD 13933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13934 [(0,0)] HALF_D_PLUS_2 [13932] [] [] [] []
IDLE 13935 [(0,0)] 174 [] [] [] [] []
INJECT_T 13936 [(1,0)] D [] [] [] [] []
MERGE 13937 [(1,0),(0,0)] D [] [13939] [] [] [((0,0),(1,0))]
DISCARD 13938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13939 [(0,0)] HALF_D_PLUS_2 [13937] [] [] [] []
IDLE 13940 [(0,0)] 200 [] [] [] [] []
INJECT_T 13941 [(0,1)] D [] [] [] [] []
MERGE 13942 [(0,1),(0,0)] D [] [13944] [] [] [((0,0),(0,1))]
DISCARD 13943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13944 [(0,0)] HALF_D_PLUS_2 [13942] [] [] [] []
IDLE 13945 [(0,0)] 145 [] [] [] [] []
INJECT_T 13946 [(1,0)] D [] [] [] [] []
MERGE 13947 [(1,0),(0,0)] D [] [13949] [] [] [((0,0),(1,0))]
DISCARD 13948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13949 [(0,0)] HALF_D_PLUS_2 [13947] [] [] [] []
IDLE 13950 [(0,0)] 15 [] [] [] [] []
INJECT_T 13951 [(0,1)] D [] [] [] [] []
MERGE 13952 [(0,1),(0,0)] D [] [13954] [] [] [((0,0),(0,1))]
DISCARD 13953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13954 [(0,0)] HALF_D_PLUS_2 [13952] [] [] [] []
IDLE 13955 [(0,0)] 193 [] [] [] [] []
INJECT_T 13956 [(1,0)] D [] [] [] [] []
MERGE 13957 [(1,0),(0,0)] D [] [13959] [] [] [((0,0),(1,0))]
DISCARD 13958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13959 [(0,0)] HALF_D_PLUS_2 [13957] [] [] [] []
IDLE 13960 [(0,0)] 142 [] [] [] [] []
INJECT_T 13961 [(0,1)] D [] [] [] [] []
MERGE 13962 [(0,1),(0,0)] D [] [13964] [] [] [((0,0),(0,1))]
DISCARD 13963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13964 [(0,0)] HALF_D_PLUS_2 [13962] [] [] [] []
IDLE 13965 [(0,0)] 193 [] [] [] [] []
INJECT_T 13966 [(1,0)] D [] [] [] [] []
MERGE 13967 [(1,0),(0,0)] D [] [13969] [] [] [((0,0),(1,0))]
DISCARD 13968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13969 [(0,0)] HALF_D_PLUS_2 [13967] [] [] [] []
IDLE 13970 [(0,0)] 181 [] [] [] [] []
INJECT_T 13971 [(0,1)] D [] [] [] [] []
MERGE 13972 [(0,1),(0,0)] D [] [13974] [] [] [((0,0),(0,1))]
DISCARD 13973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13974 [(0,0)] HALF_D_PLUS_2 [13972] [] [] [] []
IDLE 13975 [(0,0)] 148 [] [] [] [] []
INJECT_T 13976 [(1,0)] D [] [] [] [] []
MERGE 13977 [(1,0),(0,0)] D [] [13979] [] [] [((0,0),(1,0))]
DISCARD 13978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13979 [(0,0)] HALF_D_PLUS_2 [13977] [] [] [] []
IDLE 13980 [(0,0)] 179 [] [] [] [] []
INJECT_T 13981 [(0,1)] D [] [] [] [] []
MERGE 13982 [(0,1),(0,0)] D [] [13984] [] [] [((0,0),(0,1))]
DISCARD 13983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13984 [(0,0)] HALF_D_PLUS_2 [13982] [] [] [] []
IDLE 13985 [(0,0)] 106 [] [] [] [] []
INJECT_T 13986 [(1,0)] D [] [] [] [] []
MERGE 13987 [(1,0),(0,0)] D [] [13989] [] [] [((0,0),(1,0))]
DISCARD 13988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13989 [(0,0)] HALF_D_PLUS_2 [13987] [] [] [] []
IDLE 13990 [(0,0)] 175 [] [] [] [] []
INJECT_T 13991 [(0,1)] D [] [] [] [] []
MERGE 13992 [(0,1),(0,0)] D [] [13994] [] [] [((0,0),(0,1))]
DISCARD 13993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 13994 [(0,0)] HALF_D_PLUS_2 [13992] [] [] [] []
IDLE 13995 [(0,0)] 160 [] [] [] [] []
INJECT_T 13996 [(1,0)] D [] [] [] [] []
MERGE 13997 [(1,0),(0,0)] D [] [13999] [] [] [((0,0),(1,0))]
DISCARD 13998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 13999 [(0,0)] HALF_D_PLUS_2 [13997] [] [] [] []
IDLE 14000 [(0,0)] 56 [] [] [] [] []
INJECT_T 14001 [(0,1)] D [] [] [] [] []
MERGE 14002 [(0,1),(0,0)] D [] [14004] [] [] [((0,0),(0,1))]
DISCARD 14003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14004 [(0,0)] HALF_D_PLUS_2 [14002] [] [] [] []
IDLE 14005 [(0,0)] 117 [] [] [] [] []
INJECT_T 14006 [(1,0)] D [] [] [] [] []
MERGE 14007 [(1,0),(0,0)] D [] [14009] [] [] [((0,0),(1,0))]
DISCARD 14008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14009 [(0,0)] HALF_D_PLUS_2 [14007] [] [] [] []
IDLE 14010 [(0,0)] 81 [] [] [] [] []
INJECT_T 14011 [(0,1)] D [] [] [] [] []
MERGE 14012 [(0,1),(0,0)] D [] [14014] [] [] [((0,0),(0,1))]
DISCARD 14013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14014 [(0,0)] HALF_D_PLUS_2 [14012] [] [] [] []
IDLE 14015 [(0,0)] 56 [] [] [] [] []
INJECT_T 14016 [(1,0)] D [] [] [] [] []
MERGE 14017 [(1,0),(0,0)] D [] [14019] [] [] [((0,0),(1,0))]
DISCARD 14018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14019 [(0,0)] HALF_D_PLUS_2 [14017] [] [] [] []
IDLE 14020 [(0,0)] 102 [] [] [] [] []
INJECT_T 14021 [(0,1)] D [] [] [] [] []
MERGE 14022 [(0,1),(0,0)] D [] [14024] [] [] [((0,0),(0,1))]
DISCARD 14023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14024 [(0,0)] HALF_D_PLUS_2 [14022] [] [] [] []
IDLE 14025 [(0,0)] 172 [] [] [] [] []
INJECT_T 14026 [(1,0)] D [] [] [] [] []
MERGE 14027 [(1,0),(0,0)] D [] [14029] [] [] [((0,0),(1,0))]
DISCARD 14028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14029 [(0,0)] HALF_D_PLUS_2 [14027] [] [] [] []
IDLE 14030 [(0,0)] 194 [] [] [] [] []
INJECT_T 14031 [(0,1)] D [] [] [] [] []
MERGE 14032 [(0,1),(0,0)] D [] [14034] [] [] [((0,0),(0,1))]
DISCARD 14033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14034 [(0,0)] HALF_D_PLUS_2 [14032] [] [] [] []
IDLE 14035 [(0,0)] 39 [] [] [] [] []
INJECT_T 14036 [(1,0)] D [] [] [] [] []
MERGE 14037 [(1,0),(0,0)] D [] [14039] [] [] [((0,0),(1,0))]
DISCARD 14038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14039 [(0,0)] HALF_D_PLUS_2 [14037] [] [] [] []
IDLE 14040 [(0,0)] 53 [] [] [] [] []
INJECT_T 14041 [(0,1)] D [] [] [] [] []
MERGE 14042 [(0,1),(0,0)] D [] [14044] [] [] [((0,0),(0,1))]
DISCARD 14043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14044 [(0,0)] HALF_D_PLUS_2 [14042] [] [] [] []
IDLE 14045 [(0,0)] 50 [] [] [] [] []
INJECT_T 14046 [(1,0)] D [] [] [] [] []
MERGE 14047 [(1,0),(0,0)] D [] [14049] [] [] [((0,0),(1,0))]
DISCARD 14048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14049 [(0,0)] HALF_D_PLUS_2 [14047] [] [] [] []
IDLE 14050 [(0,0)] 132 [] [] [] [] []
INJECT_T 14051 [(0,1)] D [] [] [] [] []
MERGE 14052 [(0,1),(0,0)] D [] [14054] [] [] [((0,0),(0,1))]
DISCARD 14053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14054 [(0,0)] HALF_D_PLUS_2 [14052] [] [] [] []
IDLE 14055 [(0,0)] 148 [] [] [] [] []
INJECT_T 14056 [(1,0)] D [] [] [] [] []
MERGE 14057 [(1,0),(0,0)] D [] [14059] [] [] [((0,0),(1,0))]
DISCARD 14058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14059 [(0,0)] HALF_D_PLUS_2 [14057] [] [] [] []
IDLE 14060 [(0,0)] 152 [] [] [] [] []
INJECT_T 14061 [(0,1)] D [] [] [] [] []
MERGE 14062 [(0,1),(0,0)] D [] [14064] [] [] [((0,0),(0,1))]
DISCARD 14063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14064 [(0,0)] HALF_D_PLUS_2 [14062] [] [] [] []
IDLE 14065 [(0,0)] 152 [] [] [] [] []
INJECT_T 14066 [(1,0)] D [] [] [] [] []
MERGE 14067 [(1,0),(0,0)] D [] [14069] [] [] [((0,0),(1,0))]
DISCARD 14068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14069 [(0,0)] HALF_D_PLUS_2 [14067] [] [] [] []
IDLE 14070 [(0,0)] 29 [] [] [] [] []
INJECT_T 14071 [(0,1)] D [] [] [] [] []
MERGE 14072 [(0,1),(0,0)] D [] [14074] [] [] [((0,0),(0,1))]
DISCARD 14073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14074 [(0,0)] HALF_D_PLUS_2 [14072] [] [] [] []
IDLE 14075 [(0,0)] 67 [] [] [] [] []
INJECT_T 14076 [(1,0)] D [] [] [] [] []
MERGE 14077 [(1,0),(0,0)] D [] [14079] [] [] [((0,0),(1,0))]
DISCARD 14078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14079 [(0,0)] HALF_D_PLUS_2 [14077] [] [] [] []
IDLE 14080 [(0,0)] 174 [] [] [] [] []
INJECT_T 14081 [(0,1)] D [] [] [] [] []
MERGE 14082 [(0,1),(0,0)] D [] [14084] [] [] [((0,0),(0,1))]
DISCARD 14083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14084 [(0,0)] HALF_D_PLUS_2 [14082] [] [] [] []
IDLE 14085 [(0,0)] 8 [] [] [] [] []
INJECT_T 14086 [(1,0)] D [] [] [] [] []
MERGE 14087 [(1,0),(0,0)] D [] [14089] [] [] [((0,0),(1,0))]
DISCARD 14088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14089 [(0,0)] HALF_D_PLUS_2 [14087] [] [] [] []
IDLE 14090 [(0,0)] 101 [] [] [] [] []
INJECT_T 14091 [(0,1)] D [] [] [] [] []
MERGE 14092 [(0,1),(0,0)] D [] [14094] [] [] [((0,0),(0,1))]
DISCARD 14093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14094 [(0,0)] HALF_D_PLUS_2 [14092] [] [] [] []
IDLE 14095 [(0,0)] 164 [] [] [] [] []
INJECT_T 14096 [(1,0)] D [] [] [] [] []
MERGE 14097 [(1,0),(0,0)] D [] [14099] [] [] [((0,0),(1,0))]
DISCARD 14098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14099 [(0,0)] HALF_D_PLUS_2 [14097] [] [] [] []
IDLE 14100 [(0,0)] 192 [] [] [] [] []
INJECT_T 14101 [(0,1)] D [] [] [] [] []
MERGE 14102 [(0,1),(0,0)] D [] [14104] [] [] [((0,0),(0,1))]
DISCARD 14103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14104 [(0,0)] HALF_D_PLUS_2 [14102] [] [] [] []
IDLE 14105 [(0,0)] 25 [] [] [] [] []
INJECT_T 14106 [(1,0)] D [] [] [] [] []
MERGE 14107 [(1,0),(0,0)] D [] [14109] [] [] [((0,0),(1,0))]
DISCARD 14108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14109 [(0,0)] HALF_D_PLUS_2 [14107] [] [] [] []
IDLE 14110 [(0,0)] 178 [] [] [] [] []
INJECT_T 14111 [(0,1)] D [] [] [] [] []
MERGE 14112 [(0,1),(0,0)] D [] [14114] [] [] [((0,0),(0,1))]
DISCARD 14113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14114 [(0,0)] HALF_D_PLUS_2 [14112] [] [] [] []
IDLE 14115 [(0,0)] 23 [] [] [] [] []
INJECT_T 14116 [(1,0)] D [] [] [] [] []
MERGE 14117 [(1,0),(0,0)] D [] [14119] [] [] [((0,0),(1,0))]
DISCARD 14118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14119 [(0,0)] HALF_D_PLUS_2 [14117] [] [] [] []
IDLE 14120 [(0,0)] 190 [] [] [] [] []
INJECT_T 14121 [(0,1)] D [] [] [] [] []
MERGE 14122 [(0,1),(0,0)] D [] [14124] [] [] [((0,0),(0,1))]
DISCARD 14123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14124 [(0,0)] HALF_D_PLUS_2 [14122] [] [] [] []
IDLE 14125 [(0,0)] 33 [] [] [] [] []
INJECT_T 14126 [(1,0)] D [] [] [] [] []
MERGE 14127 [(1,0),(0,0)] D [] [14129] [] [] [((0,0),(1,0))]
DISCARD 14128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14129 [(0,0)] HALF_D_PLUS_2 [14127] [] [] [] []
IDLE 14130 [(0,0)] 36 [] [] [] [] []
INJECT_T 14131 [(0,1)] D [] [] [] [] []
MERGE 14132 [(0,1),(0,0)] D [] [14134] [] [] [((0,0),(0,1))]
DISCARD 14133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14134 [(0,0)] HALF_D_PLUS_2 [14132] [] [] [] []
IDLE 14135 [(0,0)] 57 [] [] [] [] []
INJECT_T 14136 [(1,0)] D [] [] [] [] []
MERGE 14137 [(1,0),(0,0)] D [] [14139] [] [] [((0,0),(1,0))]
DISCARD 14138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14139 [(0,0)] HALF_D_PLUS_2 [14137] [] [] [] []
IDLE 14140 [(0,0)] 167 [] [] [] [] []
INJECT_T 14141 [(0,1)] D [] [] [] [] []
MERGE 14142 [(0,1),(0,0)] D [] [14144] [] [] [((0,0),(0,1))]
DISCARD 14143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14144 [(0,0)] HALF_D_PLUS_2 [14142] [] [] [] []
IDLE 14145 [(0,0)] 103 [] [] [] [] []
INJECT_T 14146 [(1,0)] D [] [] [] [] []
MERGE 14147 [(1,0),(0,0)] D [] [14149] [] [] [((0,0),(1,0))]
DISCARD 14148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14149 [(0,0)] HALF_D_PLUS_2 [14147] [] [] [] []
IDLE 14150 [(0,0)] 173 [] [] [] [] []
INJECT_T 14151 [(0,1)] D [] [] [] [] []
MERGE 14152 [(0,1),(0,0)] D [] [14154] [] [] [((0,0),(0,1))]
DISCARD 14153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14154 [(0,0)] HALF_D_PLUS_2 [14152] [] [] [] []
IDLE 14155 [(0,0)] 7 [] [] [] [] []
INJECT_T 14156 [(1,0)] D [] [] [] [] []
MERGE 14157 [(1,0),(0,0)] D [] [14159] [] [] [((0,0),(1,0))]
DISCARD 14158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14159 [(0,0)] HALF_D_PLUS_2 [14157] [] [] [] []
IDLE 14160 [(0,0)] 190 [] [] [] [] []
INJECT_T 14161 [(0,1)] D [] [] [] [] []
MERGE 14162 [(0,1),(0,0)] D [] [14164] [] [] [((0,0),(0,1))]
DISCARD 14163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14164 [(0,0)] HALF_D_PLUS_2 [14162] [] [] [] []
IDLE 14165 [(0,0)] 144 [] [] [] [] []
INJECT_T 14166 [(1,0)] D [] [] [] [] []
MERGE 14167 [(1,0),(0,0)] D [] [14169] [] [] [((0,0),(1,0))]
DISCARD 14168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14169 [(0,0)] HALF_D_PLUS_2 [14167] [] [] [] []
IDLE 14170 [(0,0)] 130 [] [] [] [] []
INJECT_T 14171 [(0,1)] D [] [] [] [] []
MERGE 14172 [(0,1),(0,0)] D [] [14174] [] [] [((0,0),(0,1))]
DISCARD 14173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14174 [(0,0)] HALF_D_PLUS_2 [14172] [] [] [] []
IDLE 14175 [(0,0)] 71 [] [] [] [] []
INJECT_T 14176 [(1,0)] D [] [] [] [] []
MERGE 14177 [(1,0),(0,0)] D [] [14179] [] [] [((0,0),(1,0))]
DISCARD 14178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14179 [(0,0)] HALF_D_PLUS_2 [14177] [] [] [] []
IDLE 14180 [(0,0)] 74 [] [] [] [] []
INJECT_T 14181 [(0,1)] D [] [] [] [] []
MERGE 14182 [(0,1),(0,0)] D [] [14184] [] [] [((0,0),(0,1))]
DISCARD 14183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14184 [(0,0)] HALF_D_PLUS_2 [14182] [] [] [] []
IDLE 14185 [(0,0)] 86 [] [] [] [] []
INJECT_T 14186 [(1,0)] D [] [] [] [] []
MERGE 14187 [(1,0),(0,0)] D [] [14189] [] [] [((0,0),(1,0))]
DISCARD 14188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14189 [(0,0)] HALF_D_PLUS_2 [14187] [] [] [] []
IDLE 14190 [(0,0)] 117 [] [] [] [] []
INJECT_T 14191 [(0,1)] D [] [] [] [] []
MERGE 14192 [(0,1),(0,0)] D [] [14194] [] [] [((0,0),(0,1))]
DISCARD 14193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14194 [(0,0)] HALF_D_PLUS_2 [14192] [] [] [] []
IDLE 14195 [(0,0)] 153 [] [] [] [] []
INJECT_T 14196 [(1,0)] D [] [] [] [] []
MERGE 14197 [(1,0),(0,0)] D [] [14199] [] [] [((0,0),(1,0))]
DISCARD 14198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14199 [(0,0)] HALF_D_PLUS_2 [14197] [] [] [] []
IDLE 14200 [(0,0)] 31 [] [] [] [] []
INJECT_T 14201 [(0,1)] D [] [] [] [] []
MERGE 14202 [(0,1),(0,0)] D [] [14204] [] [] [((0,0),(0,1))]
DISCARD 14203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14204 [(0,0)] HALF_D_PLUS_2 [14202] [] [] [] []
IDLE 14205 [(0,0)] 169 [] [] [] [] []
INJECT_T 14206 [(1,0)] D [] [] [] [] []
MERGE 14207 [(1,0),(0,0)] D [] [14209] [] [] [((0,0),(1,0))]
DISCARD 14208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14209 [(0,0)] HALF_D_PLUS_2 [14207] [] [] [] []
IDLE 14210 [(0,0)] 200 [] [] [] [] []
INJECT_T 14211 [(0,1)] D [] [] [] [] []
MERGE 14212 [(0,1),(0,0)] D [] [14214] [] [] [((0,0),(0,1))]
DISCARD 14213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14214 [(0,0)] HALF_D_PLUS_2 [14212] [] [] [] []
IDLE 14215 [(0,0)] 136 [] [] [] [] []
INJECT_T 14216 [(1,0)] D [] [] [] [] []
MERGE 14217 [(1,0),(0,0)] D [] [14219] [] [] [((0,0),(1,0))]
DISCARD 14218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14219 [(0,0)] HALF_D_PLUS_2 [14217] [] [] [] []
IDLE 14220 [(0,0)] 145 [] [] [] [] []
INJECT_T 14221 [(0,1)] D [] [] [] [] []
MERGE 14222 [(0,1),(0,0)] D [] [14224] [] [] [((0,0),(0,1))]
DISCARD 14223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14224 [(0,0)] HALF_D_PLUS_2 [14222] [] [] [] []
IDLE 14225 [(0,0)] 165 [] [] [] [] []
INJECT_T 14226 [(1,0)] D [] [] [] [] []
MERGE 14227 [(1,0),(0,0)] D [] [14229] [] [] [((0,0),(1,0))]
DISCARD 14228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14229 [(0,0)] HALF_D_PLUS_2 [14227] [] [] [] []
IDLE 14230 [(0,0)] 68 [] [] [] [] []
INJECT_T 14231 [(0,1)] D [] [] [] [] []
MERGE 14232 [(0,1),(0,0)] D [] [14234] [] [] [((0,0),(0,1))]
DISCARD 14233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14234 [(0,0)] HALF_D_PLUS_2 [14232] [] [] [] []
IDLE 14235 [(0,0)] 69 [] [] [] [] []
INJECT_T 14236 [(1,0)] D [] [] [] [] []
MERGE 14237 [(1,0),(0,0)] D [] [14239] [] [] [((0,0),(1,0))]
DISCARD 14238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14239 [(0,0)] HALF_D_PLUS_2 [14237] [] [] [] []
IDLE 14240 [(0,0)] 184 [] [] [] [] []
INJECT_T 14241 [(0,1)] D [] [] [] [] []
MERGE 14242 [(0,1),(0,0)] D [] [14244] [] [] [((0,0),(0,1))]
DISCARD 14243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14244 [(0,0)] HALF_D_PLUS_2 [14242] [] [] [] []
IDLE 14245 [(0,0)] 23 [] [] [] [] []
INJECT_T 14246 [(1,0)] D [] [] [] [] []
MERGE 14247 [(1,0),(0,0)] D [] [14249] [] [] [((0,0),(1,0))]
DISCARD 14248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14249 [(0,0)] HALF_D_PLUS_2 [14247] [] [] [] []
IDLE 14250 [(0,0)] 143 [] [] [] [] []
INJECT_T 14251 [(0,1)] D [] [] [] [] []
MERGE 14252 [(0,1),(0,0)] D [] [14254] [] [] [((0,0),(0,1))]
DISCARD 14253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14254 [(0,0)] HALF_D_PLUS_2 [14252] [] [] [] []
IDLE 14255 [(0,0)] 161 [] [] [] [] []
INJECT_T 14256 [(1,0)] D [] [] [] [] []
MERGE 14257 [(1,0),(0,0)] D [] [14259] [] [] [((0,0),(1,0))]
DISCARD 14258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14259 [(0,0)] HALF_D_PLUS_2 [14257] [] [] [] []
IDLE 14260 [(0,0)] 66 [] [] [] [] []
INJECT_T 14261 [(0,1)] D [] [] [] [] []
MERGE 14262 [(0,1),(0,0)] D [] [14264] [] [] [((0,0),(0,1))]
DISCARD 14263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14264 [(0,0)] HALF_D_PLUS_2 [14262] [] [] [] []
IDLE 14265 [(0,0)] 70 [] [] [] [] []
INJECT_T 14266 [(1,0)] D [] [] [] [] []
MERGE 14267 [(1,0),(0,0)] D [] [14269] [] [] [((0,0),(1,0))]
DISCARD 14268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14269 [(0,0)] HALF_D_PLUS_2 [14267] [] [] [] []
IDLE 14270 [(0,0)] 186 [] [] [] [] []
INJECT_T 14271 [(0,1)] D [] [] [] [] []
MERGE 14272 [(0,1),(0,0)] D [] [14274] [] [] [((0,0),(0,1))]
DISCARD 14273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14274 [(0,0)] HALF_D_PLUS_2 [14272] [] [] [] []
IDLE 14275 [(0,0)] 39 [] [] [] [] []
INJECT_T 14276 [(1,0)] D [] [] [] [] []
MERGE 14277 [(1,0),(0,0)] D [] [14279] [] [] [((0,0),(1,0))]
DISCARD 14278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14279 [(0,0)] HALF_D_PLUS_2 [14277] [] [] [] []
IDLE 14280 [(0,0)] 65 [] [] [] [] []
INJECT_T 14281 [(0,1)] D [] [] [] [] []
MERGE 14282 [(0,1),(0,0)] D [] [14284] [] [] [((0,0),(0,1))]
DISCARD 14283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14284 [(0,0)] HALF_D_PLUS_2 [14282] [] [] [] []
IDLE 14285 [(0,0)] 143 [] [] [] [] []
INJECT_T 14286 [(1,0)] D [] [] [] [] []
MERGE 14287 [(1,0),(0,0)] D [] [14289] [] [] [((0,0),(1,0))]
DISCARD 14288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14289 [(0,0)] HALF_D_PLUS_2 [14287] [] [] [] []
IDLE 14290 [(0,0)] 64 [] [] [] [] []
INJECT_T 14291 [(0,1)] D [] [] [] [] []
MERGE 14292 [(0,1),(0,0)] D [] [14294] [] [] [((0,0),(0,1))]
DISCARD 14293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14294 [(0,0)] HALF_D_PLUS_2 [14292] [] [] [] []
IDLE 14295 [(0,0)] 146 [] [] [] [] []
INJECT_T 14296 [(1,0)] D [] [] [] [] []
MERGE 14297 [(1,0),(0,0)] D [] [14299] [] [] [((0,0),(1,0))]
DISCARD 14298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14299 [(0,0)] HALF_D_PLUS_2 [14297] [] [] [] []
IDLE 14300 [(0,0)] 5 [] [] [] [] []
INJECT_T 14301 [(0,1)] D [] [] [] [] []
MERGE 14302 [(0,1),(0,0)] D [] [14304] [] [] [((0,0),(0,1))]
DISCARD 14303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14304 [(0,0)] HALF_D_PLUS_2 [14302] [] [] [] []
IDLE 14305 [(0,0)] 73 [] [] [] [] []
INJECT_T 14306 [(1,0)] D [] [] [] [] []
MERGE 14307 [(1,0),(0,0)] D [] [14309] [] [] [((0,0),(1,0))]
DISCARD 14308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14309 [(0,0)] HALF_D_PLUS_2 [14307] [] [] [] []
IDLE 14310 [(0,0)] 140 [] [] [] [] []
INJECT_T 14311 [(0,1)] D [] [] [] [] []
MERGE 14312 [(0,1),(0,0)] D [] [14314] [] [] [((0,0),(0,1))]
DISCARD 14313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14314 [(0,0)] HALF_D_PLUS_2 [14312] [] [] [] []
IDLE 14315 [(0,0)] 184 [] [] [] [] []
INJECT_T 14316 [(1,0)] D [] [] [] [] []
MERGE 14317 [(1,0),(0,0)] D [] [14319] [] [] [((0,0),(1,0))]
DISCARD 14318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14319 [(0,0)] HALF_D_PLUS_2 [14317] [] [] [] []
IDLE 14320 [(0,0)] 21 [] [] [] [] []
INJECT_T 14321 [(0,1)] D [] [] [] [] []
MERGE 14322 [(0,1),(0,0)] D [] [14324] [] [] [((0,0),(0,1))]
DISCARD 14323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14324 [(0,0)] HALF_D_PLUS_2 [14322] [] [] [] []
IDLE 14325 [(0,0)] 107 [] [] [] [] []
INJECT_T 14326 [(1,0)] D [] [] [] [] []
MERGE 14327 [(1,0),(0,0)] D [] [14329] [] [] [((0,0),(1,0))]
DISCARD 14328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14329 [(0,0)] HALF_D_PLUS_2 [14327] [] [] [] []
IDLE 14330 [(0,0)] 9 [] [] [] [] []
INJECT_T 14331 [(0,1)] D [] [] [] [] []
MERGE 14332 [(0,1),(0,0)] D [] [14334] [] [] [((0,0),(0,1))]
DISCARD 14333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14334 [(0,0)] HALF_D_PLUS_2 [14332] [] [] [] []
IDLE 14335 [(0,0)] 38 [] [] [] [] []
INJECT_T 14336 [(1,0)] D [] [] [] [] []
MERGE 14337 [(1,0),(0,0)] D [] [14339] [] [] [((0,0),(1,0))]
DISCARD 14338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14339 [(0,0)] HALF_D_PLUS_2 [14337] [] [] [] []
IDLE 14340 [(0,0)] 131 [] [] [] [] []
INJECT_T 14341 [(0,1)] D [] [] [] [] []
MERGE 14342 [(0,1),(0,0)] D [] [14344] [] [] [((0,0),(0,1))]
DISCARD 14343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14344 [(0,0)] HALF_D_PLUS_2 [14342] [] [] [] []
IDLE 14345 [(0,0)] 101 [] [] [] [] []
INJECT_T 14346 [(1,0)] D [] [] [] [] []
MERGE 14347 [(1,0),(0,0)] D [] [14349] [] [] [((0,0),(1,0))]
DISCARD 14348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14349 [(0,0)] HALF_D_PLUS_2 [14347] [] [] [] []
IDLE 14350 [(0,0)] 194 [] [] [] [] []
INJECT_T 14351 [(0,1)] D [] [] [] [] []
MERGE 14352 [(0,1),(0,0)] D [] [14354] [] [] [((0,0),(0,1))]
DISCARD 14353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14354 [(0,0)] HALF_D_PLUS_2 [14352] [] [] [] []
IDLE 14355 [(0,0)] 165 [] [] [] [] []
INJECT_T 14356 [(1,0)] D [] [] [] [] []
MERGE 14357 [(1,0),(0,0)] D [] [14359] [] [] [((0,0),(1,0))]
DISCARD 14358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14359 [(0,0)] HALF_D_PLUS_2 [14357] [] [] [] []
IDLE 14360 [(0,0)] 12 [] [] [] [] []
INJECT_T 14361 [(0,1)] D [] [] [] [] []
MERGE 14362 [(0,1),(0,0)] D [] [14364] [] [] [((0,0),(0,1))]
DISCARD 14363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14364 [(0,0)] HALF_D_PLUS_2 [14362] [] [] [] []
IDLE 14365 [(0,0)] 170 [] [] [] [] []
INJECT_T 14366 [(1,0)] D [] [] [] [] []
MERGE 14367 [(1,0),(0,0)] D [] [14369] [] [] [((0,0),(1,0))]
DISCARD 14368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14369 [(0,0)] HALF_D_PLUS_2 [14367] [] [] [] []
IDLE 14370 [(0,0)] 152 [] [] [] [] []
INJECT_T 14371 [(0,1)] D [] [] [] [] []
MERGE 14372 [(0,1),(0,0)] D [] [14374] [] [] [((0,0),(0,1))]
DISCARD 14373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14374 [(0,0)] HALF_D_PLUS_2 [14372] [] [] [] []
IDLE 14375 [(0,0)] 45 [] [] [] [] []
INJECT_T 14376 [(1,0)] D [] [] [] [] []
MERGE 14377 [(1,0),(0,0)] D [] [14379] [] [] [((0,0),(1,0))]
DISCARD 14378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14379 [(0,0)] HALF_D_PLUS_2 [14377] [] [] [] []
IDLE 14380 [(0,0)] 45 [] [] [] [] []
INJECT_T 14381 [(0,1)] D [] [] [] [] []
MERGE 14382 [(0,1),(0,0)] D [] [14384] [] [] [((0,0),(0,1))]
DISCARD 14383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14384 [(0,0)] HALF_D_PLUS_2 [14382] [] [] [] []
IDLE 14385 [(0,0)] 171 [] [] [] [] []
INJECT_T 14386 [(1,0)] D [] [] [] [] []
MERGE 14387 [(1,0),(0,0)] D [] [14389] [] [] [((0,0),(1,0))]
DISCARD 14388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14389 [(0,0)] HALF_D_PLUS_2 [14387] [] [] [] []
IDLE 14390 [(0,0)] 173 [] [] [] [] []
INJECT_T 14391 [(0,1)] D [] [] [] [] []
MERGE 14392 [(0,1),(0,0)] D [] [14394] [] [] [((0,0),(0,1))]
DISCARD 14393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14394 [(0,0)] HALF_D_PLUS_2 [14392] [] [] [] []
INJECT_T 14395 [(1,0)] D [] [] [] [] []
MERGE 14396 [(1,0),(0,0)] D [] [14398] [] [] [((0,0),(1,0))]
DISCARD 14397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14398 [(0,0)] HALF_D_PLUS_2 [14396] [] [] [] []
IDLE 14399 [(0,0)] 2 [] [] [] [] []
INJECT_T 14400 [(0,1)] D [] [] [] [] []
MERGE 14401 [(0,1),(0,0)] D [] [14403] [] [] [((0,0),(0,1))]
DISCARD 14402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14403 [(0,0)] HALF_D_PLUS_2 [14401] [] [] [] []
IDLE 14404 [(0,0)] 4 [] [] [] [] []
INJECT_T 14405 [(1,0)] D [] [] [] [] []
MERGE 14406 [(1,0),(0,0)] D [] [14408] [] [] [((0,0),(1,0))]
DISCARD 14407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14408 [(0,0)] HALF_D_PLUS_2 [14406] [] [] [] []
IDLE 14409 [(0,0)] 39 [] [] [] [] []
INJECT_T 14410 [(0,1)] D [] [] [] [] []
MERGE 14411 [(0,1),(0,0)] D [] [14413] [] [] [((0,0),(0,1))]
DISCARD 14412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14413 [(0,0)] HALF_D_PLUS_2 [14411] [] [] [] []
IDLE 14414 [(0,0)] 199 [] [] [] [] []
INJECT_T 14415 [(1,0)] D [] [] [] [] []
MERGE 14416 [(1,0),(0,0)] D [] [14418] [] [] [((0,0),(1,0))]
DISCARD 14417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14418 [(0,0)] HALF_D_PLUS_2 [14416] [] [] [] []
IDLE 14419 [(0,0)] 196 [] [] [] [] []
INJECT_T 14420 [(0,1)] D [] [] [] [] []
MERGE 14421 [(0,1),(0,0)] D [] [14423] [] [] [((0,0),(0,1))]
DISCARD 14422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14423 [(0,0)] HALF_D_PLUS_2 [14421] [] [] [] []
IDLE 14424 [(0,0)] 168 [] [] [] [] []
INJECT_T 14425 [(1,0)] D [] [] [] [] []
MERGE 14426 [(1,0),(0,0)] D [] [14428] [] [] [((0,0),(1,0))]
DISCARD 14427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14428 [(0,0)] HALF_D_PLUS_2 [14426] [] [] [] []
IDLE 14429 [(0,0)] 115 [] [] [] [] []
INJECT_T 14430 [(0,1)] D [] [] [] [] []
MERGE 14431 [(0,1),(0,0)] D [] [14433] [] [] [((0,0),(0,1))]
DISCARD 14432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14433 [(0,0)] HALF_D_PLUS_2 [14431] [] [] [] []
IDLE 14434 [(0,0)] 85 [] [] [] [] []
INJECT_T 14435 [(1,0)] D [] [] [] [] []
MERGE 14436 [(1,0),(0,0)] D [] [14438] [] [] [((0,0),(1,0))]
DISCARD 14437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14438 [(0,0)] HALF_D_PLUS_2 [14436] [] [] [] []
IDLE 14439 [(0,0)] 26 [] [] [] [] []
INJECT_T 14440 [(0,1)] D [] [] [] [] []
MERGE 14441 [(0,1),(0,0)] D [] [14443] [] [] [((0,0),(0,1))]
DISCARD 14442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14443 [(0,0)] HALF_D_PLUS_2 [14441] [] [] [] []
IDLE 14444 [(0,0)] 132 [] [] [] [] []
INJECT_T 14445 [(1,0)] D [] [] [] [] []
MERGE 14446 [(1,0),(0,0)] D [] [14448] [] [] [((0,0),(1,0))]
DISCARD 14447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14448 [(0,0)] HALF_D_PLUS_2 [14446] [] [] [] []
INJECT_T 14449 [(0,1)] D [] [] [] [] []
MERGE 14450 [(0,1),(0,0)] D [] [14452] [] [] [((0,0),(0,1))]
DISCARD 14451 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14452 [(0,0)] HALF_D_PLUS_2 [14450] [] [] [] []
IDLE 14453 [(0,0)] 191 [] [] [] [] []
INJECT_T 14454 [(1,0)] D [] [] [] [] []
MERGE 14455 [(1,0),(0,0)] D [] [14457] [] [] [((0,0),(1,0))]
DISCARD 14456 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14457 [(0,0)] HALF_D_PLUS_2 [14455] [] [] [] []
IDLE 14458 [(0,0)] 82 [] [] [] [] []
INJECT_T 14459 [(0,1)] D [] [] [] [] []
MERGE 14460 [(0,1),(0,0)] D [] [14462] [] [] [((0,0),(0,1))]
DISCARD 14461 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14462 [(0,0)] HALF_D_PLUS_2 [14460] [] [] [] []
IDLE 14463 [(0,0)] 104 [] [] [] [] []
INJECT_T 14464 [(1,0)] D [] [] [] [] []
MERGE 14465 [(1,0),(0,0)] D [] [14467] [] [] [((0,0),(1,0))]
DISCARD 14466 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14467 [(0,0)] HALF_D_PLUS_2 [14465] [] [] [] []
IDLE 14468 [(0,0)] 87 [] [] [] [] []
INJECT_T 14469 [(0,1)] D [] [] [] [] []
MERGE 14470 [(0,1),(0,0)] D [] [14472] [] [] [((0,0),(0,1))]
DISCARD 14471 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14472 [(0,0)] HALF_D_PLUS_2 [14470] [] [] [] []
IDLE 14473 [(0,0)] 188 [] [] [] [] []
INJECT_T 14474 [(1,0)] D [] [] [] [] []
MERGE 14475 [(1,0),(0,0)] D [] [14477] [] [] [((0,0),(1,0))]
DISCARD 14476 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14477 [(0,0)] HALF_D_PLUS_2 [14475] [] [] [] []
IDLE 14478 [(0,0)] 107 [] [] [] [] []
INJECT_T 14479 [(0,1)] D [] [] [] [] []
MERGE 14480 [(0,1),(0,0)] D [] [14482] [] [] [((0,0),(0,1))]
DISCARD 14481 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14482 [(0,0)] HALF_D_PLUS_2 [14480] [] [] [] []
IDLE 14483 [(0,0)] 163 [] [] [] [] []
INJECT_T 14484 [(1,0)] D [] [] [] [] []
MERGE 14485 [(1,0),(0,0)] D [] [14487] [] [] [((0,0),(1,0))]
DISCARD 14486 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14487 [(0,0)] HALF_D_PLUS_2 [14485] [] [] [] []
IDLE 14488 [(0,0)] 136 [] [] [] [] []
INJECT_T 14489 [(0,1)] D [] [] [] [] []
MERGE 14490 [(0,1),(0,0)] D [] [14492] [] [] [((0,0),(0,1))]
DISCARD 14491 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14492 [(0,0)] HALF_D_PLUS_2 [14490] [] [] [] []
IDLE 14493 [(0,0)] 166 [] [] [] [] []
INJECT_T 14494 [(1,0)] D [] [] [] [] []
MERGE 14495 [(1,0),(0,0)] D [] [14497] [] [] [((0,0),(1,0))]
DISCARD 14496 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14497 [(0,0)] HALF_D_PLUS_2 [14495] [] [] [] []
IDLE 14498 [(0,0)] 30 [] [] [] [] []
INJECT_T 14499 [(0,1)] D [] [] [] [] []
MERGE 14500 [(0,1),(0,0)] D [] [14502] [] [] [((0,0),(0,1))]
DISCARD 14501 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14502 [(0,0)] HALF_D_PLUS_2 [14500] [] [] [] []
IDLE 14503 [(0,0)] 67 [] [] [] [] []
INJECT_T 14504 [(1,0)] D [] [] [] [] []
MERGE 14505 [(1,0),(0,0)] D [] [14507] [] [] [((0,0),(1,0))]
DISCARD 14506 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14507 [(0,0)] HALF_D_PLUS_2 [14505] [] [] [] []
IDLE 14508 [(0,0)] 63 [] [] [] [] []
INJECT_T 14509 [(0,1)] D [] [] [] [] []
MERGE 14510 [(0,1),(0,0)] D [] [14512] [] [] [((0,0),(0,1))]
DISCARD 14511 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14512 [(0,0)] HALF_D_PLUS_2 [14510] [] [] [] []
IDLE 14513 [(0,0)] 16 [] [] [] [] []
INJECT_T 14514 [(1,0)] D [] [] [] [] []
MERGE 14515 [(1,0),(0,0)] D [] [14517] [] [] [((0,0),(1,0))]
DISCARD 14516 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14517 [(0,0)] HALF_D_PLUS_2 [14515] [] [] [] []
IDLE 14518 [(0,0)] 10 [] [] [] [] []
INJECT_T 14519 [(0,1)] D [] [] [] [] []
MERGE 14520 [(0,1),(0,0)] D [] [14522] [] [] [((0,0),(0,1))]
DISCARD 14521 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14522 [(0,0)] HALF_D_PLUS_2 [14520] [] [] [] []
IDLE 14523 [(0,0)] 69 [] [] [] [] []
INJECT_T 14524 [(1,0)] D [] [] [] [] []
MERGE 14525 [(1,0),(0,0)] D [] [14527] [] [] [((0,0),(1,0))]
DISCARD 14526 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14527 [(0,0)] HALF_D_PLUS_2 [14525] [] [] [] []
IDLE 14528 [(0,0)] 200 [] [] [] [] []
INJECT_T 14529 [(0,1)] D [] [] [] [] []
MERGE 14530 [(0,1),(0,0)] D [] [14532] [] [] [((0,0),(0,1))]
DISCARD 14531 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14532 [(0,0)] HALF_D_PLUS_2 [14530] [] [] [] []
IDLE 14533 [(0,0)] 147 [] [] [] [] []
INJECT_T 14534 [(1,0)] D [] [] [] [] []
MERGE 14535 [(1,0),(0,0)] D [] [14537] [] [] [((0,0),(1,0))]
DISCARD 14536 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14537 [(0,0)] HALF_D_PLUS_2 [14535] [] [] [] []
IDLE 14538 [(0,0)] 85 [] [] [] [] []
INJECT_T 14539 [(0,1)] D [] [] [] [] []
MERGE 14540 [(0,1),(0,0)] D [] [14542] [] [] [((0,0),(0,1))]
DISCARD 14541 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14542 [(0,0)] HALF_D_PLUS_2 [14540] [] [] [] []
IDLE 14543 [(0,0)] 160 [] [] [] [] []
INJECT_T 14544 [(1,0)] D [] [] [] [] []
MERGE 14545 [(1,0),(0,0)] D [] [14547] [] [] [((0,0),(1,0))]
DISCARD 14546 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14547 [(0,0)] HALF_D_PLUS_2 [14545] [] [] [] []
IDLE 14548 [(0,0)] 136 [] [] [] [] []
INJECT_T 14549 [(0,1)] D [] [] [] [] []
MERGE 14550 [(0,1),(0,0)] D [] [14552] [] [] [((0,0),(0,1))]
DISCARD 14551 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14552 [(0,0)] HALF_D_PLUS_2 [14550] [] [] [] []
IDLE 14553 [(0,0)] 19 [] [] [] [] []
INJECT_T 14554 [(1,0)] D [] [] [] [] []
MERGE 14555 [(1,0),(0,0)] D [] [14557] [] [] [((0,0),(1,0))]
DISCARD 14556 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14557 [(0,0)] HALF_D_PLUS_2 [14555] [] [] [] []
IDLE 14558 [(0,0)] 57 [] [] [] [] []
INJECT_T 14559 [(0,1)] D [] [] [] [] []
MERGE 14560 [(0,1),(0,0)] D [] [14562] [] [] [((0,0),(0,1))]
DISCARD 14561 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14562 [(0,0)] HALF_D_PLUS_2 [14560] [] [] [] []
IDLE 14563 [(0,0)] 116 [] [] [] [] []
INJECT_T 14564 [(1,0)] D [] [] [] [] []
MERGE 14565 [(1,0),(0,0)] D [] [14567] [] [] [((0,0),(1,0))]
DISCARD 14566 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14567 [(0,0)] HALF_D_PLUS_2 [14565] [] [] [] []
IDLE 14568 [(0,0)] 28 [] [] [] [] []
INJECT_T 14569 [(0,1)] D [] [] [] [] []
MERGE 14570 [(0,1),(0,0)] D [] [14572] [] [] [((0,0),(0,1))]
DISCARD 14571 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14572 [(0,0)] HALF_D_PLUS_2 [14570] [] [] [] []
IDLE 14573 [(0,0)] 73 [] [] [] [] []
INJECT_T 14574 [(1,0)] D [] [] [] [] []
MERGE 14575 [(1,0),(0,0)] D [] [14577] [] [] [((0,0),(1,0))]
DISCARD 14576 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14577 [(0,0)] HALF_D_PLUS_2 [14575] [] [] [] []
IDLE 14578 [(0,0)] 38 [] [] [] [] []
INJECT_T 14579 [(0,1)] D [] [] [] [] []
MERGE 14580 [(0,1),(0,0)] D [] [14582] [] [] [((0,0),(0,1))]
DISCARD 14581 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14582 [(0,0)] HALF_D_PLUS_2 [14580] [] [] [] []
IDLE 14583 [(0,0)] 28 [] [] [] [] []
INJECT_T 14584 [(1,0)] D [] [] [] [] []
MERGE 14585 [(1,0),(0,0)] D [] [14587] [] [] [((0,0),(1,0))]
DISCARD 14586 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14587 [(0,0)] HALF_D_PLUS_2 [14585] [] [] [] []
IDLE 14588 [(0,0)] 3 [] [] [] [] []
INJECT_T 14589 [(0,1)] D [] [] [] [] []
MERGE 14590 [(0,1),(0,0)] D [] [14592] [] [] [((0,0),(0,1))]
DISCARD 14591 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14592 [(0,0)] HALF_D_PLUS_2 [14590] [] [] [] []
IDLE 14593 [(0,0)] 79 [] [] [] [] []
INJECT_T 14594 [(1,0)] D [] [] [] [] []
MERGE 14595 [(1,0),(0,0)] D [] [14597] [] [] [((0,0),(1,0))]
DISCARD 14596 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14597 [(0,0)] HALF_D_PLUS_2 [14595] [] [] [] []
IDLE 14598 [(0,0)] 138 [] [] [] [] []
INJECT_T 14599 [(0,1)] D [] [] [] [] []
MERGE 14600 [(0,1),(0,0)] D [] [14602] [] [] [((0,0),(0,1))]
DISCARD 14601 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14602 [(0,0)] HALF_D_PLUS_2 [14600] [] [] [] []
IDLE 14603 [(0,0)] 129 [] [] [] [] []
INJECT_T 14604 [(1,0)] D [] [] [] [] []
MERGE 14605 [(1,0),(0,0)] D [] [14607] [] [] [((0,0),(1,0))]
DISCARD 14606 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14607 [(0,0)] HALF_D_PLUS_2 [14605] [] [] [] []
IDLE 14608 [(0,0)] 198 [] [] [] [] []
INJECT_T 14609 [(0,1)] D [] [] [] [] []
MERGE 14610 [(0,1),(0,0)] D [] [14612] [] [] [((0,0),(0,1))]
DISCARD 14611 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14612 [(0,0)] HALF_D_PLUS_2 [14610] [] [] [] []
IDLE 14613 [(0,0)] 23 [] [] [] [] []
INJECT_T 14614 [(1,0)] D [] [] [] [] []
MERGE 14615 [(1,0),(0,0)] D [] [14617] [] [] [((0,0),(1,0))]
DISCARD 14616 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14617 [(0,0)] HALF_D_PLUS_2 [14615] [] [] [] []
IDLE 14618 [(0,0)] 18 [] [] [] [] []
INJECT_T 14619 [(0,1)] D [] [] [] [] []
MERGE 14620 [(0,1),(0,0)] D [] [14622] [] [] [((0,0),(0,1))]
DISCARD 14621 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14622 [(0,0)] HALF_D_PLUS_2 [14620] [] [] [] []
IDLE 14623 [(0,0)] 15 [] [] [] [] []
INJECT_T 14624 [(1,0)] D [] [] [] [] []
MERGE 14625 [(1,0),(0,0)] D [] [14627] [] [] [((0,0),(1,0))]
DISCARD 14626 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14627 [(0,0)] HALF_D_PLUS_2 [14625] [] [] [] []
IDLE 14628 [(0,0)] 33 [] [] [] [] []
INJECT_T 14629 [(0,1)] D [] [] [] [] []
MERGE 14630 [(0,1),(0,0)] D [] [14632] [] [] [((0,0),(0,1))]
DISCARD 14631 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14632 [(0,0)] HALF_D_PLUS_2 [14630] [] [] [] []
IDLE 14633 [(0,0)] 93 [] [] [] [] []
INJECT_T 14634 [(1,0)] D [] [] [] [] []
MERGE 14635 [(1,0),(0,0)] D [] [14637] [] [] [((0,0),(1,0))]
DISCARD 14636 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14637 [(0,0)] HALF_D_PLUS_2 [14635] [] [] [] []
IDLE 14638 [(0,0)] 161 [] [] [] [] []
INJECT_T 14639 [(0,1)] D [] [] [] [] []
MERGE 14640 [(0,1),(0,0)] D [] [14642] [] [] [((0,0),(0,1))]
DISCARD 14641 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14642 [(0,0)] HALF_D_PLUS_2 [14640] [] [] [] []
IDLE 14643 [(0,0)] 128 [] [] [] [] []
INJECT_T 14644 [(1,0)] D [] [] [] [] []
MERGE 14645 [(1,0),(0,0)] D [] [14647] [] [] [((0,0),(1,0))]
DISCARD 14646 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14647 [(0,0)] HALF_D_PLUS_2 [14645] [] [] [] []
IDLE 14648 [(0,0)] 127 [] [] [] [] []
INJECT_T 14649 [(0,1)] D [] [] [] [] []
MERGE 14650 [(0,1),(0,0)] D [] [14652] [] [] [((0,0),(0,1))]
DISCARD 14651 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14652 [(0,0)] HALF_D_PLUS_2 [14650] [] [] [] []
IDLE 14653 [(0,0)] 53 [] [] [] [] []
INJECT_T 14654 [(1,0)] D [] [] [] [] []
MERGE 14655 [(1,0),(0,0)] D [] [14657] [] [] [((0,0),(1,0))]
DISCARD 14656 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14657 [(0,0)] HALF_D_PLUS_2 [14655] [] [] [] []
IDLE 14658 [(0,0)] 190 [] [] [] [] []
INJECT_T 14659 [(0,1)] D [] [] [] [] []
MERGE 14660 [(0,1),(0,0)] D [] [14662] [] [] [((0,0),(0,1))]
DISCARD 14661 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14662 [(0,0)] HALF_D_PLUS_2 [14660] [] [] [] []
IDLE 14663 [(0,0)] 194 [] [] [] [] []
INJECT_T 14664 [(1,0)] D [] [] [] [] []
MERGE 14665 [(1,0),(0,0)] D [] [14667] [] [] [((0,0),(1,0))]
DISCARD 14666 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14667 [(0,0)] HALF_D_PLUS_2 [14665] [] [] [] []
IDLE 14668 [(0,0)] 73 [] [] [] [] []
INJECT_T 14669 [(0,1)] D [] [] [] [] []
MERGE 14670 [(0,1),(0,0)] D [] [14672] [] [] [((0,0),(0,1))]
DISCARD 14671 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14672 [(0,0)] HALF_D_PLUS_2 [14670] [] [] [] []
IDLE 14673 [(0,0)] 114 [] [] [] [] []
INJECT_T 14674 [(1,0)] D [] [] [] [] []
MERGE 14675 [(1,0),(0,0)] D [] [14677] [] [] [((0,0),(1,0))]
DISCARD 14676 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14677 [(0,0)] HALF_D_PLUS_2 [14675] [] [] [] []
IDLE 14678 [(0,0)] 86 [] [] [] [] []
INJECT_T 14679 [(0,1)] D [] [] [] [] []
MERGE 14680 [(0,1),(0,0)] D [] [14682] [] [] [((0,0),(0,1))]
DISCARD 14681 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14682 [(0,0)] HALF_D_PLUS_2 [14680] [] [] [] []
IDLE 14683 [(0,0)] 61 [] [] [] [] []
INJECT_T 14684 [(1,0)] D [] [] [] [] []
MERGE 14685 [(1,0),(0,0)] D [] [14687] [] [] [((0,0),(1,0))]
DISCARD 14686 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14687 [(0,0)] HALF_D_PLUS_2 [14685] [] [] [] []
IDLE 14688 [(0,0)] 57 [] [] [] [] []
INJECT_T 14689 [(0,1)] D [] [] [] [] []
MERGE 14690 [(0,1),(0,0)] D [] [14692] [] [] [((0,0),(0,1))]
DISCARD 14691 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14692 [(0,0)] HALF_D_PLUS_2 [14690] [] [] [] []
IDLE 14693 [(0,0)] 186 [] [] [] [] []
INJECT_T 14694 [(1,0)] D [] [] [] [] []
MERGE 14695 [(1,0),(0,0)] D [] [14697] [] [] [((0,0),(1,0))]
DISCARD 14696 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14697 [(0,0)] HALF_D_PLUS_2 [14695] [] [] [] []
IDLE 14698 [(0,0)] 161 [] [] [] [] []
INJECT_T 14699 [(0,1)] D [] [] [] [] []
MERGE 14700 [(0,1),(0,0)] D [] [14702] [] [] [((0,0),(0,1))]
DISCARD 14701 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14702 [(0,0)] HALF_D_PLUS_2 [14700] [] [] [] []
IDLE 14703 [(0,0)] 169 [] [] [] [] []
INJECT_T 14704 [(1,0)] D [] [] [] [] []
MERGE 14705 [(1,0),(0,0)] D [] [14707] [] [] [((0,0),(1,0))]
DISCARD 14706 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14707 [(0,0)] HALF_D_PLUS_2 [14705] [] [] [] []
IDLE 14708 [(0,0)] 37 [] [] [] [] []
INJECT_T 14709 [(0,1)] D [] [] [] [] []
MERGE 14710 [(0,1),(0,0)] D [] [14712] [] [] [((0,0),(0,1))]
DISCARD 14711 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14712 [(0,0)] HALF_D_PLUS_2 [14710] [] [] [] []
IDLE 14713 [(0,0)] 83 [] [] [] [] []
INJECT_T 14714 [(1,0)] D [] [] [] [] []
MERGE 14715 [(1,0),(0,0)] D [] [14717] [] [] [((0,0),(1,0))]
DISCARD 14716 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14717 [(0,0)] HALF_D_PLUS_2 [14715] [] [] [] []
IDLE 14718 [(0,0)] 76 [] [] [] [] []
INJECT_T 14719 [(0,1)] D [] [] [] [] []
MERGE 14720 [(0,1),(0,0)] D [] [14722] [] [] [((0,0),(0,1))]
DISCARD 14721 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14722 [(0,0)] HALF_D_PLUS_2 [14720] [] [] [] []
IDLE 14723 [(0,0)] 190 [] [] [] [] []
INJECT_T 14724 [(1,0)] D [] [] [] [] []
MERGE 14725 [(1,0),(0,0)] D [] [14727] [] [] [((0,0),(1,0))]
DISCARD 14726 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14727 [(0,0)] HALF_D_PLUS_2 [14725] [] [] [] []
IDLE 14728 [(0,0)] 132 [] [] [] [] []
INJECT_T 14729 [(0,1)] D [] [] [] [] []
MERGE 14730 [(0,1),(0,0)] D [] [14732] [] [] [((0,0),(0,1))]
DISCARD 14731 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14732 [(0,0)] HALF_D_PLUS_2 [14730] [] [] [] []
IDLE 14733 [(0,0)] 157 [] [] [] [] []
INJECT_T 14734 [(1,0)] D [] [] [] [] []
MERGE 14735 [(1,0),(0,0)] D [] [14737] [] [] [((0,0),(1,0))]
DISCARD 14736 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14737 [(0,0)] HALF_D_PLUS_2 [14735] [] [] [] []
IDLE 14738 [(0,0)] 183 [] [] [] [] []
INJECT_T 14739 [(0,1)] D [] [] [] [] []
MERGE 14740 [(0,1),(0,0)] D [] [14742] [] [] [((0,0),(0,1))]
DISCARD 14741 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14742 [(0,0)] HALF_D_PLUS_2 [14740] [] [] [] []
IDLE 14743 [(0,0)] 4 [] [] [] [] []
INJECT_T 14744 [(1,0)] D [] [] [] [] []
MERGE 14745 [(1,0),(0,0)] D [] [14747] [] [] [((0,0),(1,0))]
DISCARD 14746 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14747 [(0,0)] HALF_D_PLUS_2 [14745] [] [] [] []
IDLE 14748 [(0,0)] 163 [] [] [] [] []
INJECT_T 14749 [(0,1)] D [] [] [] [] []
MERGE 14750 [(0,1),(0,0)] D [] [14752] [] [] [((0,0),(0,1))]
DISCARD 14751 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14752 [(0,0)] HALF_D_PLUS_2 [14750] [] [] [] []
IDLE 14753 [(0,0)] 111 [] [] [] [] []
INJECT_T 14754 [(1,0)] D [] [] [] [] []
MERGE 14755 [(1,0),(0,0)] D [] [14757] [] [] [((0,0),(1,0))]
DISCARD 14756 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14757 [(0,0)] HALF_D_PLUS_2 [14755] [] [] [] []
IDLE 14758 [(0,0)] 17 [] [] [] [] []
INJECT_T 14759 [(0,1)] D [] [] [] [] []
MERGE 14760 [(0,1),(0,0)] D [] [14762] [] [] [((0,0),(0,1))]
DISCARD 14761 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14762 [(0,0)] HALF_D_PLUS_2 [14760] [] [] [] []
IDLE 14763 [(0,0)] 188 [] [] [] [] []
INJECT_T 14764 [(1,0)] D [] [] [] [] []
MERGE 14765 [(1,0),(0,0)] D [] [14767] [] [] [((0,0),(1,0))]
DISCARD 14766 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14767 [(0,0)] HALF_D_PLUS_2 [14765] [] [] [] []
IDLE 14768 [(0,0)] 173 [] [] [] [] []
INJECT_T 14769 [(0,1)] D [] [] [] [] []
MERGE 14770 [(0,1),(0,0)] D [] [14772] [] [] [((0,0),(0,1))]
DISCARD 14771 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14772 [(0,0)] HALF_D_PLUS_2 [14770] [] [] [] []
IDLE 14773 [(0,0)] 139 [] [] [] [] []
INJECT_T 14774 [(1,0)] D [] [] [] [] []
MERGE 14775 [(1,0),(0,0)] D [] [14777] [] [] [((0,0),(1,0))]
DISCARD 14776 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14777 [(0,0)] HALF_D_PLUS_2 [14775] [] [] [] []
IDLE 14778 [(0,0)] 159 [] [] [] [] []
INJECT_T 14779 [(0,1)] D [] [] [] [] []
MERGE 14780 [(0,1),(0,0)] D [] [14782] [] [] [((0,0),(0,1))]
DISCARD 14781 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14782 [(0,0)] HALF_D_PLUS_2 [14780] [] [] [] []
IDLE 14783 [(0,0)] 78 [] [] [] [] []
INJECT_T 14784 [(1,0)] D [] [] [] [] []
MERGE 14785 [(1,0),(0,0)] D [] [14787] [] [] [((0,0),(1,0))]
DISCARD 14786 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14787 [(0,0)] HALF_D_PLUS_2 [14785] [] [] [] []
IDLE 14788 [(0,0)] 94 [] [] [] [] []
INJECT_T 14789 [(0,1)] D [] [] [] [] []
MERGE 14790 [(0,1),(0,0)] D [] [14792] [] [] [((0,0),(0,1))]
DISCARD 14791 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14792 [(0,0)] HALF_D_PLUS_2 [14790] [] [] [] []
IDLE 14793 [(0,0)] 170 [] [] [] [] []
INJECT_T 14794 [(1,0)] D [] [] [] [] []
MERGE 14795 [(1,0),(0,0)] D [] [14797] [] [] [((0,0),(1,0))]
DISCARD 14796 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14797 [(0,0)] HALF_D_PLUS_2 [14795] [] [] [] []
IDLE 14798 [(0,0)] 111 [] [] [] [] []
INJECT_T 14799 [(0,1)] D [] [] [] [] []
MERGE 14800 [(0,1),(0,0)] D [] [14802] [] [] [((0,0),(0,1))]
DISCARD 14801 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14802 [(0,0)] HALF_D_PLUS_2 [14800] [] [] [] []
IDLE 14803 [(0,0)] 184 [] [] [] [] []
INJECT_T 14804 [(1,0)] D [] [] [] [] []
MERGE 14805 [(1,0),(0,0)] D [] [14807] [] [] [((0,0),(1,0))]
DISCARD 14806 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14807 [(0,0)] HALF_D_PLUS_2 [14805] [] [] [] []
IDLE 14808 [(0,0)] 89 [] [] [] [] []
INJECT_T 14809 [(0,1)] D [] [] [] [] []
MERGE 14810 [(0,1),(0,0)] D [] [14812] [] [] [((0,0),(0,1))]
DISCARD 14811 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14812 [(0,0)] HALF_D_PLUS_2 [14810] [] [] [] []
IDLE 14813 [(0,0)] 55 [] [] [] [] []
INJECT_T 14814 [(1,0)] D [] [] [] [] []
MERGE 14815 [(1,0),(0,0)] D [] [14817] [] [] [((0,0),(1,0))]
DISCARD 14816 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14817 [(0,0)] HALF_D_PLUS_2 [14815] [] [] [] []
IDLE 14818 [(0,0)] 11 [] [] [] [] []
INJECT_T 14819 [(0,1)] D [] [] [] [] []
MERGE 14820 [(0,1),(0,0)] D [] [14822] [] [] [((0,0),(0,1))]
DISCARD 14821 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14822 [(0,0)] HALF_D_PLUS_2 [14820] [] [] [] []
IDLE 14823 [(0,0)] 195 [] [] [] [] []
INJECT_T 14824 [(1,0)] D [] [] [] [] []
MERGE 14825 [(1,0),(0,0)] D [] [14827] [] [] [((0,0),(1,0))]
DISCARD 14826 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14827 [(0,0)] HALF_D_PLUS_2 [14825] [] [] [] []
IDLE 14828 [(0,0)] 64 [] [] [] [] []
INJECT_T 14829 [(0,1)] D [] [] [] [] []
MERGE 14830 [(0,1),(0,0)] D [] [14832] [] [] [((0,0),(0,1))]
DISCARD 14831 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14832 [(0,0)] HALF_D_PLUS_2 [14830] [] [] [] []
IDLE 14833 [(0,0)] 28 [] [] [] [] []
INJECT_T 14834 [(1,0)] D [] [] [] [] []
MERGE 14835 [(1,0),(0,0)] D [] [14837] [] [] [((0,0),(1,0))]
DISCARD 14836 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14837 [(0,0)] HALF_D_PLUS_2 [14835] [] [] [] []
IDLE 14838 [(0,0)] 183 [] [] [] [] []
INJECT_T 14839 [(0,1)] D [] [] [] [] []
MERGE 14840 [(0,1),(0,0)] D [] [14842] [] [] [((0,0),(0,1))]
DISCARD 14841 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14842 [(0,0)] HALF_D_PLUS_2 [14840] [] [] [] []
IDLE 14843 [(0,0)] 72 [] [] [] [] []
INJECT_T 14844 [(1,0)] D [] [] [] [] []
MERGE 14845 [(1,0),(0,0)] D [] [14847] [] [] [((0,0),(1,0))]
DISCARD 14846 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14847 [(0,0)] HALF_D_PLUS_2 [14845] [] [] [] []
IDLE 14848 [(0,0)] 120 [] [] [] [] []
INJECT_T 14849 [(0,1)] D [] [] [] [] []
MERGE 14850 [(0,1),(0,0)] D [] [14852] [] [] [((0,0),(0,1))]
DISCARD 14851 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14852 [(0,0)] HALF_D_PLUS_2 [14850] [] [] [] []
IDLE 14853 [(0,0)] 192 [] [] [] [] []
INJECT_T 14854 [(1,0)] D [] [] [] [] []
MERGE 14855 [(1,0),(0,0)] D [] [14857] [] [] [((0,0),(1,0))]
DISCARD 14856 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14857 [(0,0)] HALF_D_PLUS_2 [14855] [] [] [] []
IDLE 14858 [(0,0)] 19 [] [] [] [] []
INJECT_T 14859 [(0,1)] D [] [] [] [] []
MERGE 14860 [(0,1),(0,0)] D [] [14862] [] [] [((0,0),(0,1))]
DISCARD 14861 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14862 [(0,0)] HALF_D_PLUS_2 [14860] [] [] [] []
IDLE 14863 [(0,0)] 195 [] [] [] [] []
INJECT_T 14864 [(1,0)] D [] [] [] [] []
MERGE 14865 [(1,0),(0,0)] D [] [14867] [] [] [((0,0),(1,0))]
DISCARD 14866 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14867 [(0,0)] HALF_D_PLUS_2 [14865] [] [] [] []
IDLE 14868 [(0,0)] 110 [] [] [] [] []
INJECT_T 14869 [(0,1)] D [] [] [] [] []
MERGE 14870 [(0,1),(0,0)] D [] [14872] [] [] [((0,0),(0,1))]
DISCARD 14871 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14872 [(0,0)] HALF_D_PLUS_2 [14870] [] [] [] []
IDLE 14873 [(0,0)] 103 [] [] [] [] []
INJECT_T 14874 [(1,0)] D [] [] [] [] []
MERGE 14875 [(1,0),(0,0)] D [] [14877] [] [] [((0,0),(1,0))]
DISCARD 14876 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14877 [(0,0)] HALF_D_PLUS_2 [14875] [] [] [] []
IDLE 14878 [(0,0)] 124 [] [] [] [] []
INJECT_T 14879 [(0,1)] D [] [] [] [] []
MERGE 14880 [(0,1),(0,0)] D [] [14882] [] [] [((0,0),(0,1))]
DISCARD 14881 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14882 [(0,0)] HALF_D_PLUS_2 [14880] [] [] [] []
IDLE 14883 [(0,0)] 115 [] [] [] [] []
INJECT_T 14884 [(1,0)] D [] [] [] [] []
MERGE 14885 [(1,0),(0,0)] D [] [14887] [] [] [((0,0),(1,0))]
DISCARD 14886 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14887 [(0,0)] HALF_D_PLUS_2 [14885] [] [] [] []
IDLE 14888 [(0,0)] 163 [] [] [] [] []
INJECT_T 14889 [(0,1)] D [] [] [] [] []
MERGE 14890 [(0,1),(0,0)] D [] [14892] [] [] [((0,0),(0,1))]
DISCARD 14891 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14892 [(0,0)] HALF_D_PLUS_2 [14890] [] [] [] []
IDLE 14893 [(0,0)] 196 [] [] [] [] []
INJECT_T 14894 [(1,0)] D [] [] [] [] []
MERGE 14895 [(1,0),(0,0)] D [] [14897] [] [] [((0,0),(1,0))]
DISCARD 14896 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14897 [(0,0)] HALF_D_PLUS_2 [14895] [] [] [] []
IDLE 14898 [(0,0)] 116 [] [] [] [] []
INJECT_T 14899 [(0,1)] D [] [] [] [] []
MERGE 14900 [(0,1),(0,0)] D [] [14902] [] [] [((0,0),(0,1))]
DISCARD 14901 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14902 [(0,0)] HALF_D_PLUS_2 [14900] [] [] [] []
IDLE 14903 [(0,0)] 2 [] [] [] [] []
INJECT_T 14904 [(1,0)] D [] [] [] [] []
MERGE 14905 [(1,0),(0,0)] D [] [14907] [] [] [((0,0),(1,0))]
DISCARD 14906 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14907 [(0,0)] HALF_D_PLUS_2 [14905] [] [] [] []
IDLE 14908 [(0,0)] 40 [] [] [] [] []
INJECT_T 14909 [(0,1)] D [] [] [] [] []
MERGE 14910 [(0,1),(0,0)] D [] [14912] [] [] [((0,0),(0,1))]
DISCARD 14911 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14912 [(0,0)] HALF_D_PLUS_2 [14910] [] [] [] []
IDLE 14913 [(0,0)] 130 [] [] [] [] []
INJECT_T 14914 [(1,0)] D [] [] [] [] []
MERGE 14915 [(1,0),(0,0)] D [] [14917] [] [] [((0,0),(1,0))]
DISCARD 14916 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14917 [(0,0)] HALF_D_PLUS_2 [14915] [] [] [] []
IDLE 14918 [(0,0)] 194 [] [] [] [] []
INJECT_T 14919 [(0,1)] D [] [] [] [] []
MERGE 14920 [(0,1),(0,0)] D [] [14922] [] [] [((0,0),(0,1))]
DISCARD 14921 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14922 [(0,0)] HALF_D_PLUS_2 [14920] [] [] [] []
IDLE 14923 [(0,0)] 30 [] [] [] [] []
INJECT_T 14924 [(1,0)] D [] [] [] [] []
MERGE 14925 [(1,0),(0,0)] D [] [14927] [] [] [((0,0),(1,0))]
DISCARD 14926 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14927 [(0,0)] HALF_D_PLUS_2 [14925] [] [] [] []
IDLE 14928 [(0,0)] 59 [] [] [] [] []
INJECT_T 14929 [(0,1)] D [] [] [] [] []
MERGE 14930 [(0,1),(0,0)] D [] [14932] [] [] [((0,0),(0,1))]
DISCARD 14931 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14932 [(0,0)] HALF_D_PLUS_2 [14930] [] [] [] []
IDLE 14933 [(0,0)] 36 [] [] [] [] []
INJECT_T 14934 [(1,0)] D [] [] [] [] []
MERGE 14935 [(1,0),(0,0)] D [] [14937] [] [] [((0,0),(1,0))]
DISCARD 14936 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14937 [(0,0)] HALF_D_PLUS_2 [14935] [] [] [] []
IDLE 14938 [(0,0)] 145 [] [] [] [] []
INJECT_T 14939 [(0,1)] D [] [] [] [] []
MERGE 14940 [(0,1),(0,0)] D [] [14942] [] [] [((0,0),(0,1))]
DISCARD 14941 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14942 [(0,0)] HALF_D_PLUS_2 [14940] [] [] [] []
IDLE 14943 [(0,0)] 167 [] [] [] [] []
INJECT_T 14944 [(1,0)] D [] [] [] [] []
MERGE 14945 [(1,0),(0,0)] D [] [14947] [] [] [((0,0),(1,0))]
DISCARD 14946 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14947 [(0,0)] HALF_D_PLUS_2 [14945] [] [] [] []
IDLE 14948 [(0,0)] 138 [] [] [] [] []
INJECT_T 14949 [(0,1)] D [] [] [] [] []
MERGE 14950 [(0,1),(0,0)] D [] [14952] [] [] [((0,0),(0,1))]
DISCARD 14951 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14952 [(0,0)] HALF_D_PLUS_2 [14950] [] [] [] []
IDLE 14953 [(0,0)] 179 [] [] [] [] []
INJECT_T 14954 [(1,0)] D [] [] [] [] []
MERGE 14955 [(1,0),(0,0)] D [] [14957] [] [] [((0,0),(1,0))]
DISCARD 14956 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14957 [(0,0)] HALF_D_PLUS_2 [14955] [] [] [] []
IDLE 14958 [(0,0)] 185 [] [] [] [] []
INJECT_T 14959 [(0,1)] D [] [] [] [] []
MERGE 14960 [(0,1),(0,0)] D [] [14962] [] [] [((0,0),(0,1))]
DISCARD 14961 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14962 [(0,0)] HALF_D_PLUS_2 [14960] [] [] [] []
IDLE 14963 [(0,0)] 119 [] [] [] [] []
INJECT_T 14964 [(1,0)] D [] [] [] [] []
MERGE 14965 [(1,0),(0,0)] D [] [14967] [] [] [((0,0),(1,0))]
DISCARD 14966 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14967 [(0,0)] HALF_D_PLUS_2 [14965] [] [] [] []
IDLE 14968 [(0,0)] 153 [] [] [] [] []
INJECT_T 14969 [(0,1)] D [] [] [] [] []
MERGE 14970 [(0,1),(0,0)] D [] [14972] [] [] [((0,0),(0,1))]
DISCARD 14971 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14972 [(0,0)] HALF_D_PLUS_2 [14970] [] [] [] []
IDLE 14973 [(0,0)] 23 [] [] [] [] []
INJECT_T 14974 [(1,0)] D [] [] [] [] []
MERGE 14975 [(1,0),(0,0)] D [] [14977] [] [] [((0,0),(1,0))]
DISCARD 14976 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14977 [(0,0)] HALF_D_PLUS_2 [14975] [] [] [] []
IDLE 14978 [(0,0)] 77 [] [] [] [] []
INJECT_T 14979 [(0,1)] D [] [] [] [] []
MERGE 14980 [(0,1),(0,0)] D [] [14982] [] [] [((0,0),(0,1))]
DISCARD 14981 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14982 [(0,0)] HALF_D_PLUS_2 [14980] [] [] [] []
IDLE 14983 [(0,0)] 43 [] [] [] [] []
INJECT_T 14984 [(1,0)] D [] [] [] [] []
MERGE 14985 [(1,0),(0,0)] D [] [14987] [] [] [((0,0),(1,0))]
DISCARD 14986 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14987 [(0,0)] HALF_D_PLUS_2 [14985] [] [] [] []
IDLE 14988 [(0,0)] 9 [] [] [] [] []
INJECT_T 14989 [(0,1)] D [] [] [] [] []
MERGE 14990 [(0,1),(0,0)] D [] [14992] [] [] [((0,0),(0,1))]
DISCARD 14991 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 14992 [(0,0)] HALF_D_PLUS_2 [14990] [] [] [] []
IDLE 14993 [(0,0)] 98 [] [] [] [] []
INJECT_T 14994 [(1,0)] D [] [] [] [] []
MERGE 14995 [(1,0),(0,0)] D [] [14997] [] [] [((0,0),(1,0))]
DISCARD 14996 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 14997 [(0,0)] HALF_D_PLUS_2 [14995] [] [] [] []
IDLE 14998 [(0,0)] 131 [] [] [] [] []
INJECT_T 14999 [(0,1)] D [] [] [] [] []
MERGE 15000 [(0,1),(0,0)] D [] [15002] [] [] [((0,0),(0,1))]
DISCARD 15001 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15002 [(0,0)] HALF_D_PLUS_2 [15000] [] [] [] []
IDLE 15003 [(0,0)] 146 [] [] [] [] []
INJECT_T 15004 [(1,0)] D [] [] [] [] []
MERGE 15005 [(1,0),(0,0)] D [] [15007] [] [] [((0,0),(1,0))]
DISCARD 15006 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15007 [(0,0)] HALF_D_PLUS_2 [15005] [] [] [] []
IDLE 15008 [(0,0)] 2 [] [] [] [] []
INJECT_T 15009 [(0,1)] D [] [] [] [] []
MERGE 15010 [(0,1),(0,0)] D [] [15012] [] [] [((0,0),(0,1))]
DISCARD 15011 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15012 [(0,0)] HALF_D_PLUS_2 [15010] [] [] [] []
IDLE 15013 [(0,0)] 60 [] [] [] [] []
INJECT_T 15014 [(1,0)] D [] [] [] [] []
MERGE 15015 [(1,0),(0,0)] D [] [15017] [] [] [((0,0),(1,0))]
DISCARD 15016 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15017 [(0,0)] HALF_D_PLUS_2 [15015] [] [] [] []
IDLE 15018 [(0,0)] 10 [] [] [] [] []
INJECT_T 15019 [(0,1)] D [] [] [] [] []
MERGE 15020 [(0,1),(0,0)] D [] [15022] [] [] [((0,0),(0,1))]
DISCARD 15021 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15022 [(0,0)] HALF_D_PLUS_2 [15020] [] [] [] []
IDLE 15023 [(0,0)] 72 [] [] [] [] []
INJECT_T 15024 [(1,0)] D [] [] [] [] []
MERGE 15025 [(1,0),(0,0)] D [] [15027] [] [] [((0,0),(1,0))]
DISCARD 15026 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15027 [(0,0)] HALF_D_PLUS_2 [15025] [] [] [] []
IDLE 15028 [(0,0)] 4 [] [] [] [] []
INJECT_T 15029 [(0,1)] D [] [] [] [] []
MERGE 15030 [(0,1),(0,0)] D [] [15032] [] [] [((0,0),(0,1))]
DISCARD 15031 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15032 [(0,0)] HALF_D_PLUS_2 [15030] [] [] [] []
IDLE 15033 [(0,0)] 194 [] [] [] [] []
INJECT_T 15034 [(1,0)] D [] [] [] [] []
MERGE 15035 [(1,0),(0,0)] D [] [15037] [] [] [((0,0),(1,0))]
DISCARD 15036 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15037 [(0,0)] HALF_D_PLUS_2 [15035] [] [] [] []
IDLE 15038 [(0,0)] 115 [] [] [] [] []
INJECT_T 15039 [(0,1)] D [] [] [] [] []
MERGE 15040 [(0,1),(0,0)] D [] [15042] [] [] [((0,0),(0,1))]
DISCARD 15041 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15042 [(0,0)] HALF_D_PLUS_2 [15040] [] [] [] []
IDLE 15043 [(0,0)] 40 [] [] [] [] []
INJECT_T 15044 [(1,0)] D [] [] [] [] []
MERGE 15045 [(1,0),(0,0)] D [] [15047] [] [] [((0,0),(1,0))]
DISCARD 15046 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15047 [(0,0)] HALF_D_PLUS_2 [15045] [] [] [] []
IDLE 15048 [(0,0)] 158 [] [] [] [] []
INJECT_T 15049 [(0,1)] D [] [] [] [] []
MERGE 15050 [(0,1),(0,0)] D [] [15052] [] [] [((0,0),(0,1))]
DISCARD 15051 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15052 [(0,0)] HALF_D_PLUS_2 [15050] [] [] [] []
IDLE 15053 [(0,0)] 119 [] [] [] [] []
INJECT_T 15054 [(1,0)] D [] [] [] [] []
MERGE 15055 [(1,0),(0,0)] D [] [15057] [] [] [((0,0),(1,0))]
DISCARD 15056 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15057 [(0,0)] HALF_D_PLUS_2 [15055] [] [] [] []
IDLE 15058 [(0,0)] 14 [] [] [] [] []
INJECT_T 15059 [(0,1)] D [] [] [] [] []
MERGE 15060 [(0,1),(0,0)] D [] [15062] [] [] [((0,0),(0,1))]
DISCARD 15061 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15062 [(0,0)] HALF_D_PLUS_2 [15060] [] [] [] []
IDLE 15063 [(0,0)] 138 [] [] [] [] []
INJECT_T 15064 [(1,0)] D [] [] [] [] []
MERGE 15065 [(1,0),(0,0)] D [] [15067] [] [] [((0,0),(1,0))]
DISCARD 15066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15067 [(0,0)] HALF_D_PLUS_2 [15065] [] [] [] []
IDLE 15068 [(0,0)] 64 [] [] [] [] []
INJECT_T 15069 [(0,1)] D [] [] [] [] []
MERGE 15070 [(0,1),(0,0)] D [] [15072] [] [] [((0,0),(0,1))]
DISCARD 15071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15072 [(0,0)] HALF_D_PLUS_2 [15070] [] [] [] []
IDLE 15073 [(0,0)] 23 [] [] [] [] []
INJECT_T 15074 [(1,0)] D [] [] [] [] []
MERGE 15075 [(1,0),(0,0)] D [] [15077] [] [] [((0,0),(1,0))]
DISCARD 15076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15077 [(0,0)] HALF_D_PLUS_2 [15075] [] [] [] []
IDLE 15078 [(0,0)] 76 [] [] [] [] []
INJECT_T 15079 [(0,1)] D [] [] [] [] []
MERGE 15080 [(0,1),(0,0)] D [] [15082] [] [] [((0,0),(0,1))]
DISCARD 15081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15082 [(0,0)] HALF_D_PLUS_2 [15080] [] [] [] []
IDLE 15083 [(0,0)] 1 [] [] [] [] []
INJECT_T 15084 [(1,0)] D [] [] [] [] []
MERGE 15085 [(1,0),(0,0)] D [] [15087] [] [] [((0,0),(1,0))]
DISCARD 15086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15087 [(0,0)] HALF_D_PLUS_2 [15085] [] [] [] []
IDLE 15088 [(0,0)] 180 [] [] [] [] []
INJECT_T 15089 [(0,1)] D [] [] [] [] []
MERGE 15090 [(0,1),(0,0)] D [] [15092] [] [] [((0,0),(0,1))]
DISCARD 15091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15092 [(0,0)] HALF_D_PLUS_2 [15090] [] [] [] []
IDLE 15093 [(0,0)] 13 [] [] [] [] []
INJECT_T 15094 [(1,0)] D [] [] [] [] []
MERGE 15095 [(1,0),(0,0)] D [] [15097] [] [] [((0,0),(1,0))]
DISCARD 15096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15097 [(0,0)] HALF_D_PLUS_2 [15095] [] [] [] []
IDLE 15098 [(0,0)] 129 [] [] [] [] []
INJECT_T 15099 [(0,1)] D [] [] [] [] []
MERGE 15100 [(0,1),(0,0)] D [] [15102] [] [] [((0,0),(0,1))]
DISCARD 15101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15102 [(0,0)] HALF_D_PLUS_2 [15100] [] [] [] []
IDLE 15103 [(0,0)] 140 [] [] [] [] []
INJECT_T 15104 [(1,0)] D [] [] [] [] []
MERGE 15105 [(1,0),(0,0)] D [] [15107] [] [] [((0,0),(1,0))]
DISCARD 15106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15107 [(0,0)] HALF_D_PLUS_2 [15105] [] [] [] []
IDLE 15108 [(0,0)] 81 [] [] [] [] []
INJECT_T 15109 [(0,1)] D [] [] [] [] []
MERGE 15110 [(0,1),(0,0)] D [] [15112] [] [] [((0,0),(0,1))]
DISCARD 15111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15112 [(0,0)] HALF_D_PLUS_2 [15110] [] [] [] []
IDLE 15113 [(0,0)] 98 [] [] [] [] []
INJECT_T 15114 [(1,0)] D [] [] [] [] []
MERGE 15115 [(1,0),(0,0)] D [] [15117] [] [] [((0,0),(1,0))]
DISCARD 15116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15117 [(0,0)] HALF_D_PLUS_2 [15115] [] [] [] []
IDLE 15118 [(0,0)] 185 [] [] [] [] []
INJECT_T 15119 [(0,1)] D [] [] [] [] []
MERGE 15120 [(0,1),(0,0)] D [] [15122] [] [] [((0,0),(0,1))]
DISCARD 15121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15122 [(0,0)] HALF_D_PLUS_2 [15120] [] [] [] []
IDLE 15123 [(0,0)] 155 [] [] [] [] []
INJECT_T 15124 [(1,0)] D [] [] [] [] []
MERGE 15125 [(1,0),(0,0)] D [] [15127] [] [] [((0,0),(1,0))]
DISCARD 15126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15127 [(0,0)] HALF_D_PLUS_2 [15125] [] [] [] []
IDLE 15128 [(0,0)] 138 [] [] [] [] []
INJECT_T 15129 [(0,1)] D [] [] [] [] []
MERGE 15130 [(0,1),(0,0)] D [] [15132] [] [] [((0,0),(0,1))]
DISCARD 15131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15132 [(0,0)] HALF_D_PLUS_2 [15130] [] [] [] []
IDLE 15133 [(0,0)] 123 [] [] [] [] []
INJECT_T 15134 [(1,0)] D [] [] [] [] []
MERGE 15135 [(1,0),(0,0)] D [] [15137] [] [] [((0,0),(1,0))]
DISCARD 15136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15137 [(0,0)] HALF_D_PLUS_2 [15135] [] [] [] []
IDLE 15138 [(0,0)] 135 [] [] [] [] []
INJECT_T 15139 [(0,1)] D [] [] [] [] []
MERGE 15140 [(0,1),(0,0)] D [] [15142] [] [] [((0,0),(0,1))]
DISCARD 15141 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15142 [(0,0)] HALF_D_PLUS_2 [15140] [] [] [] []
IDLE 15143 [(0,0)] 58 [] [] [] [] []
INJECT_T 15144 [(1,0)] D [] [] [] [] []
MERGE 15145 [(1,0),(0,0)] D [] [15147] [] [] [((0,0),(1,0))]
DISCARD 15146 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15147 [(0,0)] HALF_D_PLUS_2 [15145] [] [] [] []
IDLE 15148 [(0,0)] 143 [] [] [] [] []
INJECT_T 15149 [(0,1)] D [] [] [] [] []
MERGE 15150 [(0,1),(0,0)] D [] [15152] [] [] [((0,0),(0,1))]
DISCARD 15151 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15152 [(0,0)] HALF_D_PLUS_2 [15150] [] [] [] []
IDLE 15153 [(0,0)] 22 [] [] [] [] []
INJECT_T 15154 [(1,0)] D [] [] [] [] []
MERGE 15155 [(1,0),(0,0)] D [] [15157] [] [] [((0,0),(1,0))]
DISCARD 15156 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15157 [(0,0)] HALF_D_PLUS_2 [15155] [] [] [] []
IDLE 15158 [(0,0)] 108 [] [] [] [] []
INJECT_T 15159 [(0,1)] D [] [] [] [] []
MERGE 15160 [(0,1),(0,0)] D [] [15162] [] [] [((0,0),(0,1))]
DISCARD 15161 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15162 [(0,0)] HALF_D_PLUS_2 [15160] [] [] [] []
IDLE 15163 [(0,0)] 92 [] [] [] [] []
INJECT_T 15164 [(1,0)] D [] [] [] [] []
MERGE 15165 [(1,0),(0,0)] D [] [15167] [] [] [((0,0),(1,0))]
DISCARD 15166 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15167 [(0,0)] HALF_D_PLUS_2 [15165] [] [] [] []
IDLE 15168 [(0,0)] 93 [] [] [] [] []
INJECT_T 15169 [(0,1)] D [] [] [] [] []
MERGE 15170 [(0,1),(0,0)] D [] [15172] [] [] [((0,0),(0,1))]
DISCARD 15171 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15172 [(0,0)] HALF_D_PLUS_2 [15170] [] [] [] []
IDLE 15173 [(0,0)] 120 [] [] [] [] []
INJECT_T 15174 [(1,0)] D [] [] [] [] []
MERGE 15175 [(1,0),(0,0)] D [] [15177] [] [] [((0,0),(1,0))]
DISCARD 15176 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15177 [(0,0)] HALF_D_PLUS_2 [15175] [] [] [] []
IDLE 15178 [(0,0)] 195 [] [] [] [] []
INJECT_T 15179 [(0,1)] D [] [] [] [] []
MERGE 15180 [(0,1),(0,0)] D [] [15182] [] [] [((0,0),(0,1))]
DISCARD 15181 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15182 [(0,0)] HALF_D_PLUS_2 [15180] [] [] [] []
IDLE 15183 [(0,0)] 156 [] [] [] [] []
INJECT_T 15184 [(1,0)] D [] [] [] [] []
MERGE 15185 [(1,0),(0,0)] D [] [15187] [] [] [((0,0),(1,0))]
DISCARD 15186 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15187 [(0,0)] HALF_D_PLUS_2 [15185] [] [] [] []
IDLE 15188 [(0,0)] 114 [] [] [] [] []
INJECT_T 15189 [(0,1)] D [] [] [] [] []
MERGE 15190 [(0,1),(0,0)] D [] [15192] [] [] [((0,0),(0,1))]
DISCARD 15191 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15192 [(0,0)] HALF_D_PLUS_2 [15190] [] [] [] []
IDLE 15193 [(0,0)] 70 [] [] [] [] []
INJECT_T 15194 [(1,0)] D [] [] [] [] []
MERGE 15195 [(1,0),(0,0)] D [] [15197] [] [] [((0,0),(1,0))]
DISCARD 15196 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15197 [(0,0)] HALF_D_PLUS_2 [15195] [] [] [] []
IDLE 15198 [(0,0)] 81 [] [] [] [] []
INJECT_T 15199 [(0,1)] D [] [] [] [] []
MERGE 15200 [(0,1),(0,0)] D [] [15202] [] [] [((0,0),(0,1))]
DISCARD 15201 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15202 [(0,0)] HALF_D_PLUS_2 [15200] [] [] [] []
IDLE 15203 [(0,0)] 166 [] [] [] [] []
INJECT_T 15204 [(1,0)] D [] [] [] [] []
MERGE 15205 [(1,0),(0,0)] D [] [15207] [] [] [((0,0),(1,0))]
DISCARD 15206 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15207 [(0,0)] HALF_D_PLUS_2 [15205] [] [] [] []
IDLE 15208 [(0,0)] 18 [] [] [] [] []
INJECT_T 15209 [(0,1)] D [] [] [] [] []
MERGE 15210 [(0,1),(0,0)] D [] [15212] [] [] [((0,0),(0,1))]
DISCARD 15211 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15212 [(0,0)] HALF_D_PLUS_2 [15210] [] [] [] []
IDLE 15213 [(0,0)] 172 [] [] [] [] []
INJECT_T 15214 [(1,0)] D [] [] [] [] []
MERGE 15215 [(1,0),(0,0)] D [] [15217] [] [] [((0,0),(1,0))]
DISCARD 15216 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15217 [(0,0)] HALF_D_PLUS_2 [15215] [] [] [] []
IDLE 15218 [(0,0)] 38 [] [] [] [] []
INJECT_T 15219 [(0,1)] D [] [] [] [] []
MERGE 15220 [(0,1),(0,0)] D [] [15222] [] [] [((0,0),(0,1))]
DISCARD 15221 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15222 [(0,0)] HALF_D_PLUS_2 [15220] [] [] [] []
IDLE 15223 [(0,0)] 93 [] [] [] [] []
INJECT_T 15224 [(1,0)] D [] [] [] [] []
MERGE 15225 [(1,0),(0,0)] D [] [15227] [] [] [((0,0),(1,0))]
DISCARD 15226 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15227 [(0,0)] HALF_D_PLUS_2 [15225] [] [] [] []
IDLE 15228 [(0,0)] 197 [] [] [] [] []
INJECT_T 15229 [(0,1)] D [] [] [] [] []
MERGE 15230 [(0,1),(0,0)] D [] [15232] [] [] [((0,0),(0,1))]
DISCARD 15231 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15232 [(0,0)] HALF_D_PLUS_2 [15230] [] [] [] []
IDLE 15233 [(0,0)] 193 [] [] [] [] []
INJECT_T 15234 [(1,0)] D [] [] [] [] []
MERGE 15235 [(1,0),(0,0)] D [] [15237] [] [] [((0,0),(1,0))]
DISCARD 15236 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15237 [(0,0)] HALF_D_PLUS_2 [15235] [] [] [] []
IDLE 15238 [(0,0)] 193 [] [] [] [] []
INJECT_T 15239 [(0,1)] D [] [] [] [] []
MERGE 15240 [(0,1),(0,0)] D [] [15242] [] [] [((0,0),(0,1))]
DISCARD 15241 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15242 [(0,0)] HALF_D_PLUS_2 [15240] [] [] [] []
IDLE 15243 [(0,0)] 132 [] [] [] [] []
INJECT_T 15244 [(1,0)] D [] [] [] [] []
MERGE 15245 [(1,0),(0,0)] D [] [15247] [] [] [((0,0),(1,0))]
DISCARD 15246 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15247 [(0,0)] HALF_D_PLUS_2 [15245] [] [] [] []
INJECT_T 15248 [(0,1)] D [] [] [] [] []
MERGE 15249 [(0,1),(0,0)] D [] [15251] [] [] [((0,0),(0,1))]
DISCARD 15250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15251 [(0,0)] HALF_D_PLUS_2 [15249] [] [] [] []
IDLE 15252 [(0,0)] 100 [] [] [] [] []
INJECT_T 15253 [(1,0)] D [] [] [] [] []
MERGE 15254 [(1,0),(0,0)] D [] [15256] [] [] [((0,0),(1,0))]
DISCARD 15255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15256 [(0,0)] HALF_D_PLUS_2 [15254] [] [] [] []
IDLE 15257 [(0,0)] 15 [] [] [] [] []
INJECT_T 15258 [(0,1)] D [] [] [] [] []
MERGE 15259 [(0,1),(0,0)] D [] [15261] [] [] [((0,0),(0,1))]
DISCARD 15260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15261 [(0,0)] HALF_D_PLUS_2 [15259] [] [] [] []
IDLE 15262 [(0,0)] 34 [] [] [] [] []
INJECT_T 15263 [(1,0)] D [] [] [] [] []
MERGE 15264 [(1,0),(0,0)] D [] [15266] [] [] [((0,0),(1,0))]
DISCARD 15265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15266 [(0,0)] HALF_D_PLUS_2 [15264] [] [] [] []
IDLE 15267 [(0,0)] 136 [] [] [] [] []
INJECT_T 15268 [(0,1)] D [] [] [] [] []
MERGE 15269 [(0,1),(0,0)] D [] [15271] [] [] [((0,0),(0,1))]
DISCARD 15270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15271 [(0,0)] HALF_D_PLUS_2 [15269] [] [] [] []
IDLE 15272 [(0,0)] 184 [] [] [] [] []
INJECT_T 15273 [(1,0)] D [] [] [] [] []
MERGE 15274 [(1,0),(0,0)] D [] [15276] [] [] [((0,0),(1,0))]
DISCARD 15275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15276 [(0,0)] HALF_D_PLUS_2 [15274] [] [] [] []
IDLE 15277 [(0,0)] 43 [] [] [] [] []
INJECT_T 15278 [(0,1)] D [] [] [] [] []
MERGE 15279 [(0,1),(0,0)] D [] [15281] [] [] [((0,0),(0,1))]
DISCARD 15280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15281 [(0,0)] HALF_D_PLUS_2 [15279] [] [] [] []
IDLE 15282 [(0,0)] 147 [] [] [] [] []
INJECT_T 15283 [(1,0)] D [] [] [] [] []
MERGE 15284 [(1,0),(0,0)] D [] [15286] [] [] [((0,0),(1,0))]
DISCARD 15285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15286 [(0,0)] HALF_D_PLUS_2 [15284] [] [] [] []
IDLE 15287 [(0,0)] 133 [] [] [] [] []
INJECT_T 15288 [(0,1)] D [] [] [] [] []
MERGE 15289 [(0,1),(0,0)] D [] [15291] [] [] [((0,0),(0,1))]
DISCARD 15290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15291 [(0,0)] HALF_D_PLUS_2 [15289] [] [] [] []
IDLE 15292 [(0,0)] 126 [] [] [] [] []
INJECT_T 15293 [(1,0)] D [] [] [] [] []
MERGE 15294 [(1,0),(0,0)] D [] [15296] [] [] [((0,0),(1,0))]
DISCARD 15295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15296 [(0,0)] HALF_D_PLUS_2 [15294] [] [] [] []
IDLE 15297 [(0,0)] 42 [] [] [] [] []
INJECT_T 15298 [(0,1)] D [] [] [] [] []
MERGE 15299 [(0,1),(0,0)] D [] [15301] [] [] [((0,0),(0,1))]
DISCARD 15300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15301 [(0,0)] HALF_D_PLUS_2 [15299] [] [] [] []
IDLE 15302 [(0,0)] 187 [] [] [] [] []
INJECT_T 15303 [(1,0)] D [] [] [] [] []
MERGE 15304 [(1,0),(0,0)] D [] [15306] [] [] [((0,0),(1,0))]
DISCARD 15305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15306 [(0,0)] HALF_D_PLUS_2 [15304] [] [] [] []
IDLE 15307 [(0,0)] 79 [] [] [] [] []
INJECT_T 15308 [(0,1)] D [] [] [] [] []
MERGE 15309 [(0,1),(0,0)] D [] [15311] [] [] [((0,0),(0,1))]
DISCARD 15310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15311 [(0,0)] HALF_D_PLUS_2 [15309] [] [] [] []
IDLE 15312 [(0,0)] 103 [] [] [] [] []
INJECT_T 15313 [(1,0)] D [] [] [] [] []
MERGE 15314 [(1,0),(0,0)] D [] [15316] [] [] [((0,0),(1,0))]
DISCARD 15315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15316 [(0,0)] HALF_D_PLUS_2 [15314] [] [] [] []
IDLE 15317 [(0,0)] 65 [] [] [] [] []
INJECT_T 15318 [(0,1)] D [] [] [] [] []
MERGE 15319 [(0,1),(0,0)] D [] [15321] [] [] [((0,0),(0,1))]
DISCARD 15320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15321 [(0,0)] HALF_D_PLUS_2 [15319] [] [] [] []
IDLE 15322 [(0,0)] 166 [] [] [] [] []
INJECT_T 15323 [(1,0)] D [] [] [] [] []
MERGE 15324 [(1,0),(0,0)] D [] [15326] [] [] [((0,0),(1,0))]
DISCARD 15325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15326 [(0,0)] HALF_D_PLUS_2 [15324] [] [] [] []
IDLE 15327 [(0,0)] 49 [] [] [] [] []
INJECT_T 15328 [(0,1)] D [] [] [] [] []
MERGE 15329 [(0,1),(0,0)] D [] [15331] [] [] [((0,0),(0,1))]
DISCARD 15330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15331 [(0,0)] HALF_D_PLUS_2 [15329] [] [] [] []
IDLE 15332 [(0,0)] 48 [] [] [] [] []
INJECT_T 15333 [(1,0)] D [] [] [] [] []
MERGE 15334 [(1,0),(0,0)] D [] [15336] [] [] [((0,0),(1,0))]
DISCARD 15335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15336 [(0,0)] HALF_D_PLUS_2 [15334] [] [] [] []
IDLE 15337 [(0,0)] 155 [] [] [] [] []
INJECT_T 15338 [(0,1)] D [] [] [] [] []
MERGE 15339 [(0,1),(0,0)] D [] [15341] [] [] [((0,0),(0,1))]
DISCARD 15340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15341 [(0,0)] HALF_D_PLUS_2 [15339] [] [] [] []
IDLE 15342 [(0,0)] 191 [] [] [] [] []
INJECT_T 15343 [(1,0)] D [] [] [] [] []
MERGE 15344 [(1,0),(0,0)] D [] [15346] [] [] [((0,0),(1,0))]
DISCARD 15345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15346 [(0,0)] HALF_D_PLUS_2 [15344] [] [] [] []
IDLE 15347 [(0,0)] 61 [] [] [] [] []
INJECT_T 15348 [(0,1)] D [] [] [] [] []
MERGE 15349 [(0,1),(0,0)] D [] [15351] [] [] [((0,0),(0,1))]
DISCARD 15350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15351 [(0,0)] HALF_D_PLUS_2 [15349] [] [] [] []
IDLE 15352 [(0,0)] 71 [] [] [] [] []
INJECT_T 15353 [(1,0)] D [] [] [] [] []
MERGE 15354 [(1,0),(0,0)] D [] [15356] [] [] [((0,0),(1,0))]
DISCARD 15355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15356 [(0,0)] HALF_D_PLUS_2 [15354] [] [] [] []
IDLE 15357 [(0,0)] 183 [] [] [] [] []
INJECT_T 15358 [(0,1)] D [] [] [] [] []
MERGE 15359 [(0,1),(0,0)] D [] [15361] [] [] [((0,0),(0,1))]
DISCARD 15360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15361 [(0,0)] HALF_D_PLUS_2 [15359] [] [] [] []
IDLE 15362 [(0,0)] 2 [] [] [] [] []
INJECT_T 15363 [(1,0)] D [] [] [] [] []
MERGE 15364 [(1,0),(0,0)] D [] [15366] [] [] [((0,0),(1,0))]
DISCARD 15365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15366 [(0,0)] HALF_D_PLUS_2 [15364] [] [] [] []
IDLE 15367 [(0,0)] 37 [] [] [] [] []
INJECT_T 15368 [(0,1)] D [] [] [] [] []
MERGE 15369 [(0,1),(0,0)] D [] [15371] [] [] [((0,0),(0,1))]
DISCARD 15370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15371 [(0,0)] HALF_D_PLUS_2 [15369] [] [] [] []
IDLE 15372 [(0,0)] 92 [] [] [] [] []
INJECT_T 15373 [(1,0)] D [] [] [] [] []
MERGE 15374 [(1,0),(0,0)] D [] [15376] [] [] [((0,0),(1,0))]
DISCARD 15375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15376 [(0,0)] HALF_D_PLUS_2 [15374] [] [] [] []
IDLE 15377 [(0,0)] 179 [] [] [] [] []
INJECT_T 15378 [(0,1)] D [] [] [] [] []
MERGE 15379 [(0,1),(0,0)] D [] [15381] [] [] [((0,0),(0,1))]
DISCARD 15380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15381 [(0,0)] HALF_D_PLUS_2 [15379] [] [] [] []
INJECT_T 15382 [(1,0)] D [] [] [] [] []
MERGE 15383 [(1,0),(0,0)] D [] [15385] [] [] [((0,0),(1,0))]
DISCARD 15384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15385 [(0,0)] HALF_D_PLUS_2 [15383] [] [] [] []
IDLE 15386 [(0,0)] 30 [] [] [] [] []
INJECT_T 15387 [(0,1)] D [] [] [] [] []
MERGE 15388 [(0,1),(0,0)] D [] [15390] [] [] [((0,0),(0,1))]
DISCARD 15389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15390 [(0,0)] HALF_D_PLUS_2 [15388] [] [] [] []
IDLE 15391 [(0,0)] 14 [] [] [] [] []
INJECT_T 15392 [(1,0)] D [] [] [] [] []
MERGE 15393 [(1,0),(0,0)] D [] [15395] [] [] [((0,0),(1,0))]
DISCARD 15394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15395 [(0,0)] HALF_D_PLUS_2 [15393] [] [] [] []
IDLE 15396 [(0,0)] 59 [] [] [] [] []
INJECT_T 15397 [(0,1)] D [] [] [] [] []
MERGE 15398 [(0,1),(0,0)] D [] [15400] [] [] [((0,0),(0,1))]
DISCARD 15399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15400 [(0,0)] HALF_D_PLUS_2 [15398] [] [] [] []
IDLE 15401 [(0,0)] 35 [] [] [] [] []
INJECT_T 15402 [(1,0)] D [] [] [] [] []
MERGE 15403 [(1,0),(0,0)] D [] [15405] [] [] [((0,0),(1,0))]
DISCARD 15404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15405 [(0,0)] HALF_D_PLUS_2 [15403] [] [] [] []
IDLE 15406 [(0,0)] 197 [] [] [] [] []
INJECT_T 15407 [(0,1)] D [] [] [] [] []
MERGE 15408 [(0,1),(0,0)] D [] [15410] [] [] [((0,0),(0,1))]
DISCARD 15409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15410 [(0,0)] HALF_D_PLUS_2 [15408] [] [] [] []
IDLE 15411 [(0,0)] 97 [] [] [] [] []
INJECT_T 15412 [(1,0)] D [] [] [] [] []
MERGE 15413 [(1,0),(0,0)] D [] [15415] [] [] [((0,0),(1,0))]
DISCARD 15414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15415 [(0,0)] HALF_D_PLUS_2 [15413] [] [] [] []
IDLE 15416 [(0,0)] 9 [] [] [] [] []
INJECT_T 15417 [(0,1)] D [] [] [] [] []
MERGE 15418 [(0,1),(0,0)] D [] [15420] [] [] [((0,0),(0,1))]
DISCARD 15419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15420 [(0,0)] HALF_D_PLUS_2 [15418] [] [] [] []
IDLE 15421 [(0,0)] 13 [] [] [] [] []
INJECT_T 15422 [(1,0)] D [] [] [] [] []
MERGE 15423 [(1,0),(0,0)] D [] [15425] [] [] [((0,0),(1,0))]
DISCARD 15424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15425 [(0,0)] HALF_D_PLUS_2 [15423] [] [] [] []
IDLE 15426 [(0,0)] 168 [] [] [] [] []
INJECT_T 15427 [(0,1)] D [] [] [] [] []
MERGE 15428 [(0,1),(0,0)] D [] [15430] [] [] [((0,0),(0,1))]
DISCARD 15429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15430 [(0,0)] HALF_D_PLUS_2 [15428] [] [] [] []
IDLE 15431 [(0,0)] 143 [] [] [] [] []
INJECT_T 15432 [(1,0)] D [] [] [] [] []
MERGE 15433 [(1,0),(0,0)] D [] [15435] [] [] [((0,0),(1,0))]
DISCARD 15434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15435 [(0,0)] HALF_D_PLUS_2 [15433] [] [] [] []
IDLE 15436 [(0,0)] 32 [] [] [] [] []
INJECT_T 15437 [(0,1)] D [] [] [] [] []
MERGE 15438 [(0,1),(0,0)] D [] [15440] [] [] [((0,0),(0,1))]
DISCARD 15439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15440 [(0,0)] HALF_D_PLUS_2 [15438] [] [] [] []
IDLE 15441 [(0,0)] 192 [] [] [] [] []
INJECT_T 15442 [(1,0)] D [] [] [] [] []
MERGE 15443 [(1,0),(0,0)] D [] [15445] [] [] [((0,0),(1,0))]
DISCARD 15444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15445 [(0,0)] HALF_D_PLUS_2 [15443] [] [] [] []
IDLE 15446 [(0,0)] 104 [] [] [] [] []
INJECT_T 15447 [(0,1)] D [] [] [] [] []
MERGE 15448 [(0,1),(0,0)] D [] [15450] [] [] [((0,0),(0,1))]
DISCARD 15449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15450 [(0,0)] HALF_D_PLUS_2 [15448] [] [] [] []
IDLE 15451 [(0,0)] 160 [] [] [] [] []
INJECT_T 15452 [(1,0)] D [] [] [] [] []
MERGE 15453 [(1,0),(0,0)] D [] [15455] [] [] [((0,0),(1,0))]
DISCARD 15454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15455 [(0,0)] HALF_D_PLUS_2 [15453] [] [] [] []
IDLE 15456 [(0,0)] 192 [] [] [] [] []
INJECT_T 15457 [(0,1)] D [] [] [] [] []
MERGE 15458 [(0,1),(0,0)] D [] [15460] [] [] [((0,0),(0,1))]
DISCARD 15459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15460 [(0,0)] HALF_D_PLUS_2 [15458] [] [] [] []
IDLE 15461 [(0,0)] 93 [] [] [] [] []
INJECT_T 15462 [(1,0)] D [] [] [] [] []
MERGE 15463 [(1,0),(0,0)] D [] [15465] [] [] [((0,0),(1,0))]
DISCARD 15464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15465 [(0,0)] HALF_D_PLUS_2 [15463] [] [] [] []
IDLE 15466 [(0,0)] 23 [] [] [] [] []
INJECT_T 15467 [(0,1)] D [] [] [] [] []
MERGE 15468 [(0,1),(0,0)] D [] [15470] [] [] [((0,0),(0,1))]
DISCARD 15469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15470 [(0,0)] HALF_D_PLUS_2 [15468] [] [] [] []
IDLE 15471 [(0,0)] 186 [] [] [] [] []
INJECT_T 15472 [(1,0)] D [] [] [] [] []
MERGE 15473 [(1,0),(0,0)] D [] [15475] [] [] [((0,0),(1,0))]
DISCARD 15474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15475 [(0,0)] HALF_D_PLUS_2 [15473] [] [] [] []
IDLE 15476 [(0,0)] 75 [] [] [] [] []
INJECT_T 15477 [(0,1)] D [] [] [] [] []
MERGE 15478 [(0,1),(0,0)] D [] [15480] [] [] [((0,0),(0,1))]
DISCARD 15479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15480 [(0,0)] HALF_D_PLUS_2 [15478] [] [] [] []
IDLE 15481 [(0,0)] 99 [] [] [] [] []
INJECT_T 15482 [(1,0)] D [] [] [] [] []
MERGE 15483 [(1,0),(0,0)] D [] [15485] [] [] [((0,0),(1,0))]
DISCARD 15484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15485 [(0,0)] HALF_D_PLUS_2 [15483] [] [] [] []
IDLE 15486 [(0,0)] 102 [] [] [] [] []
INJECT_T 15487 [(0,1)] D [] [] [] [] []
MERGE 15488 [(0,1),(0,0)] D [] [15490] [] [] [((0,0),(0,1))]
DISCARD 15489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15490 [(0,0)] HALF_D_PLUS_2 [15488] [] [] [] []
IDLE 15491 [(0,0)] 85 [] [] [] [] []
INJECT_T 15492 [(1,0)] D [] [] [] [] []
MERGE 15493 [(1,0),(0,0)] D [] [15495] [] [] [((0,0),(1,0))]
DISCARD 15494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15495 [(0,0)] HALF_D_PLUS_2 [15493] [] [] [] []
IDLE 15496 [(0,0)] 131 [] [] [] [] []
INJECT_T 15497 [(0,1)] D [] [] [] [] []
MERGE 15498 [(0,1),(0,0)] D [] [15500] [] [] [((0,0),(0,1))]
DISCARD 15499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15500 [(0,0)] HALF_D_PLUS_2 [15498] [] [] [] []
IDLE 15501 [(0,0)] 111 [] [] [] [] []
INJECT_T 15502 [(1,0)] D [] [] [] [] []
MERGE 15503 [(1,0),(0,0)] D [] [15505] [] [] [((0,0),(1,0))]
DISCARD 15504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15505 [(0,0)] HALF_D_PLUS_2 [15503] [] [] [] []
IDLE 15506 [(0,0)] 67 [] [] [] [] []
INJECT_T 15507 [(0,1)] D [] [] [] [] []
MERGE 15508 [(0,1),(0,0)] D [] [15510] [] [] [((0,0),(0,1))]
DISCARD 15509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15510 [(0,0)] HALF_D_PLUS_2 [15508] [] [] [] []
IDLE 15511 [(0,0)] 62 [] [] [] [] []
INJECT_T 15512 [(1,0)] D [] [] [] [] []
MERGE 15513 [(1,0),(0,0)] D [] [15515] [] [] [((0,0),(1,0))]
DISCARD 15514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15515 [(0,0)] HALF_D_PLUS_2 [15513] [] [] [] []
IDLE 15516 [(0,0)] 49 [] [] [] [] []
INJECT_T 15517 [(0,1)] D [] [] [] [] []
MERGE 15518 [(0,1),(0,0)] D [] [15520] [] [] [((0,0),(0,1))]
DISCARD 15519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15520 [(0,0)] HALF_D_PLUS_2 [15518] [] [] [] []
IDLE 15521 [(0,0)] 6 [] [] [] [] []
INJECT_T 15522 [(1,0)] D [] [] [] [] []
MERGE 15523 [(1,0),(0,0)] D [] [15525] [] [] [((0,0),(1,0))]
DISCARD 15524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15525 [(0,0)] HALF_D_PLUS_2 [15523] [] [] [] []
IDLE 15526 [(0,0)] 182 [] [] [] [] []
INJECT_T 15527 [(0,1)] D [] [] [] [] []
MERGE 15528 [(0,1),(0,0)] D [] [15530] [] [] [((0,0),(0,1))]
DISCARD 15529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15530 [(0,0)] HALF_D_PLUS_2 [15528] [] [] [] []
IDLE 15531 [(0,0)] 127 [] [] [] [] []
INJECT_T 15532 [(1,0)] D [] [] [] [] []
MERGE 15533 [(1,0),(0,0)] D [] [15535] [] [] [((0,0),(1,0))]
DISCARD 15534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15535 [(0,0)] HALF_D_PLUS_2 [15533] [] [] [] []
IDLE 15536 [(0,0)] 1 [] [] [] [] []
INJECT_T 15537 [(0,1)] D [] [] [] [] []
MERGE 15538 [(0,1),(0,0)] D [] [15540] [] [] [((0,0),(0,1))]
DISCARD 15539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15540 [(0,0)] HALF_D_PLUS_2 [15538] [] [] [] []
IDLE 15541 [(0,0)] 5 [] [] [] [] []
INJECT_T 15542 [(1,0)] D [] [] [] [] []
MERGE 15543 [(1,0),(0,0)] D [] [15545] [] [] [((0,0),(1,0))]
DISCARD 15544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15545 [(0,0)] HALF_D_PLUS_2 [15543] [] [] [] []
IDLE 15546 [(0,0)] 197 [] [] [] [] []
INJECT_T 15547 [(0,1)] D [] [] [] [] []
MERGE 15548 [(0,1),(0,0)] D [] [15550] [] [] [((0,0),(0,1))]
DISCARD 15549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15550 [(0,0)] HALF_D_PLUS_2 [15548] [] [] [] []
IDLE 15551 [(0,0)] 196 [] [] [] [] []
INJECT_T 15552 [(1,0)] D [] [] [] [] []
MERGE 15553 [(1,0),(0,0)] D [] [15555] [] [] [((0,0),(1,0))]
DISCARD 15554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15555 [(0,0)] HALF_D_PLUS_2 [15553] [] [] [] []
IDLE 15556 [(0,0)] 30 [] [] [] [] []
INJECT_T 15557 [(0,1)] D [] [] [] [] []
MERGE 15558 [(0,1),(0,0)] D [] [15560] [] [] [((0,0),(0,1))]
DISCARD 15559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15560 [(0,0)] HALF_D_PLUS_2 [15558] [] [] [] []
IDLE 15561 [(0,0)] 189 [] [] [] [] []
INJECT_T 15562 [(1,0)] D [] [] [] [] []
MERGE 15563 [(1,0),(0,0)] D [] [15565] [] [] [((0,0),(1,0))]
DISCARD 15564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15565 [(0,0)] HALF_D_PLUS_2 [15563] [] [] [] []
IDLE 15566 [(0,0)] 46 [] [] [] [] []
INJECT_T 15567 [(0,1)] D [] [] [] [] []
MERGE 15568 [(0,1),(0,0)] D [] [15570] [] [] [((0,0),(0,1))]
DISCARD 15569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15570 [(0,0)] HALF_D_PLUS_2 [15568] [] [] [] []
IDLE 15571 [(0,0)] 188 [] [] [] [] []
INJECT_T 15572 [(1,0)] D [] [] [] [] []
MERGE 15573 [(1,0),(0,0)] D [] [15575] [] [] [((0,0),(1,0))]
DISCARD 15574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15575 [(0,0)] HALF_D_PLUS_2 [15573] [] [] [] []
IDLE 15576 [(0,0)] 147 [] [] [] [] []
INJECT_T 15577 [(0,1)] D [] [] [] [] []
MERGE 15578 [(0,1),(0,0)] D [] [15580] [] [] [((0,0),(0,1))]
DISCARD 15579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15580 [(0,0)] HALF_D_PLUS_2 [15578] [] [] [] []
IDLE 15581 [(0,0)] 49 [] [] [] [] []
INJECT_T 15582 [(1,0)] D [] [] [] [] []
MERGE 15583 [(1,0),(0,0)] D [] [15585] [] [] [((0,0),(1,0))]
DISCARD 15584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15585 [(0,0)] HALF_D_PLUS_2 [15583] [] [] [] []
IDLE 15586 [(0,0)] 151 [] [] [] [] []
INJECT_T 15587 [(0,1)] D [] [] [] [] []
MERGE 15588 [(0,1),(0,0)] D [] [15590] [] [] [((0,0),(0,1))]
DISCARD 15589 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15590 [(0,0)] HALF_D_PLUS_2 [15588] [] [] [] []
IDLE 15591 [(0,0)] 181 [] [] [] [] []
INJECT_T 15592 [(1,0)] D [] [] [] [] []
MERGE 15593 [(1,0),(0,0)] D [] [15595] [] [] [((0,0),(1,0))]
DISCARD 15594 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15595 [(0,0)] HALF_D_PLUS_2 [15593] [] [] [] []
IDLE 15596 [(0,0)] 103 [] [] [] [] []
INJECT_T 15597 [(0,1)] D [] [] [] [] []
MERGE 15598 [(0,1),(0,0)] D [] [15600] [] [] [((0,0),(0,1))]
DISCARD 15599 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15600 [(0,0)] HALF_D_PLUS_2 [15598] [] [] [] []
IDLE 15601 [(0,0)] 139 [] [] [] [] []
INJECT_T 15602 [(1,0)] D [] [] [] [] []
MERGE 15603 [(1,0),(0,0)] D [] [15605] [] [] [((0,0),(1,0))]
DISCARD 15604 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15605 [(0,0)] HALF_D_PLUS_2 [15603] [] [] [] []
IDLE 15606 [(0,0)] 4 [] [] [] [] []
INJECT_T 15607 [(0,1)] D [] [] [] [] []
MERGE 15608 [(0,1),(0,0)] D [] [15610] [] [] [((0,0),(0,1))]
DISCARD 15609 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15610 [(0,0)] HALF_D_PLUS_2 [15608] [] [] [] []
IDLE 15611 [(0,0)] 193 [] [] [] [] []
INJECT_T 15612 [(1,0)] D [] [] [] [] []
MERGE 15613 [(1,0),(0,0)] D [] [15615] [] [] [((0,0),(1,0))]
DISCARD 15614 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15615 [(0,0)] HALF_D_PLUS_2 [15613] [] [] [] []
IDLE 15616 [(0,0)] 44 [] [] [] [] []
INJECT_T 15617 [(0,1)] D [] [] [] [] []
MERGE 15618 [(0,1),(0,0)] D [] [15620] [] [] [((0,0),(0,1))]
DISCARD 15619 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15620 [(0,0)] HALF_D_PLUS_2 [15618] [] [] [] []
IDLE 15621 [(0,0)] 85 [] [] [] [] []
INJECT_T 15622 [(1,0)] D [] [] [] [] []
MERGE 15623 [(1,0),(0,0)] D [] [15625] [] [] [((0,0),(1,0))]
DISCARD 15624 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15625 [(0,0)] HALF_D_PLUS_2 [15623] [] [] [] []
IDLE 15626 [(0,0)] 41 [] [] [] [] []
INJECT_T 15627 [(0,1)] D [] [] [] [] []
MERGE 15628 [(0,1),(0,0)] D [] [15630] [] [] [((0,0),(0,1))]
DISCARD 15629 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15630 [(0,0)] HALF_D_PLUS_2 [15628] [] [] [] []
IDLE 15631 [(0,0)] 191 [] [] [] [] []
INJECT_T 15632 [(1,0)] D [] [] [] [] []
MERGE 15633 [(1,0),(0,0)] D [] [15635] [] [] [((0,0),(1,0))]
DISCARD 15634 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15635 [(0,0)] HALF_D_PLUS_2 [15633] [] [] [] []
IDLE 15636 [(0,0)] 179 [] [] [] [] []
INJECT_T 15637 [(0,1)] D [] [] [] [] []
MERGE 15638 [(0,1),(0,0)] D [] [15640] [] [] [((0,0),(0,1))]
DISCARD 15639 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15640 [(0,0)] HALF_D_PLUS_2 [15638] [] [] [] []
IDLE 15641 [(0,0)] 28 [] [] [] [] []
INJECT_T 15642 [(1,0)] D [] [] [] [] []
MERGE 15643 [(1,0),(0,0)] D [] [15645] [] [] [((0,0),(1,0))]
DISCARD 15644 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15645 [(0,0)] HALF_D_PLUS_2 [15643] [] [] [] []
IDLE 15646 [(0,0)] 92 [] [] [] [] []
INJECT_T 15647 [(0,1)] D [] [] [] [] []
MERGE 15648 [(0,1),(0,0)] D [] [15650] [] [] [((0,0),(0,1))]
DISCARD 15649 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15650 [(0,0)] HALF_D_PLUS_2 [15648] [] [] [] []
IDLE 15651 [(0,0)] 7 [] [] [] [] []
INJECT_T 15652 [(1,0)] D [] [] [] [] []
MERGE 15653 [(1,0),(0,0)] D [] [15655] [] [] [((0,0),(1,0))]
DISCARD 15654 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15655 [(0,0)] HALF_D_PLUS_2 [15653] [] [] [] []
IDLE 15656 [(0,0)] 154 [] [] [] [] []
INJECT_T 15657 [(0,1)] D [] [] [] [] []
MERGE 15658 [(0,1),(0,0)] D [] [15660] [] [] [((0,0),(0,1))]
DISCARD 15659 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15660 [(0,0)] HALF_D_PLUS_2 [15658] [] [] [] []
IDLE 15661 [(0,0)] 175 [] [] [] [] []
INJECT_T 15662 [(1,0)] D [] [] [] [] []
MERGE 15663 [(1,0),(0,0)] D [] [15665] [] [] [((0,0),(1,0))]
DISCARD 15664 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15665 [(0,0)] HALF_D_PLUS_2 [15663] [] [] [] []
IDLE 15666 [(0,0)] 182 [] [] [] [] []
INJECT_T 15667 [(0,1)] D [] [] [] [] []
MERGE 15668 [(0,1),(0,0)] D [] [15670] [] [] [((0,0),(0,1))]
DISCARD 15669 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15670 [(0,0)] HALF_D_PLUS_2 [15668] [] [] [] []
IDLE 15671 [(0,0)] 124 [] [] [] [] []
INJECT_T 15672 [(1,0)] D [] [] [] [] []
MERGE 15673 [(1,0),(0,0)] D [] [15675] [] [] [((0,0),(1,0))]
DISCARD 15674 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15675 [(0,0)] HALF_D_PLUS_2 [15673] [] [] [] []
IDLE 15676 [(0,0)] 79 [] [] [] [] []
INJECT_T 15677 [(0,1)] D [] [] [] [] []
MERGE 15678 [(0,1),(0,0)] D [] [15680] [] [] [((0,0),(0,1))]
DISCARD 15679 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15680 [(0,0)] HALF_D_PLUS_2 [15678] [] [] [] []
IDLE 15681 [(0,0)] 197 [] [] [] [] []
INJECT_T 15682 [(1,0)] D [] [] [] [] []
MERGE 15683 [(1,0),(0,0)] D [] [15685] [] [] [((0,0),(1,0))]
DISCARD 15684 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15685 [(0,0)] HALF_D_PLUS_2 [15683] [] [] [] []
IDLE 15686 [(0,0)] 185 [] [] [] [] []
INJECT_T 15687 [(0,1)] D [] [] [] [] []
MERGE 15688 [(0,1),(0,0)] D [] [15690] [] [] [((0,0),(0,1))]
DISCARD 15689 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15690 [(0,0)] HALF_D_PLUS_2 [15688] [] [] [] []
IDLE 15691 [(0,0)] 192 [] [] [] [] []
INJECT_T 15692 [(1,0)] D [] [] [] [] []
MERGE 15693 [(1,0),(0,0)] D [] [15695] [] [] [((0,0),(1,0))]
DISCARD 15694 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15695 [(0,0)] HALF_D_PLUS_2 [15693] [] [] [] []
IDLE 15696 [(0,0)] 136 [] [] [] [] []
INJECT_T 15697 [(0,1)] D [] [] [] [] []
MERGE 15698 [(0,1),(0,0)] D [] [15700] [] [] [((0,0),(0,1))]
DISCARD 15699 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15700 [(0,0)] HALF_D_PLUS_2 [15698] [] [] [] []
IDLE 15701 [(0,0)] 105 [] [] [] [] []
INJECT_T 15702 [(1,0)] D [] [] [] [] []
MERGE 15703 [(1,0),(0,0)] D [] [15705] [] [] [((0,0),(1,0))]
DISCARD 15704 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15705 [(0,0)] HALF_D_PLUS_2 [15703] [] [] [] []
IDLE 15706 [(0,0)] 121 [] [] [] [] []
INJECT_T 15707 [(0,1)] D [] [] [] [] []
MERGE 15708 [(0,1),(0,0)] D [] [15710] [] [] [((0,0),(0,1))]
DISCARD 15709 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15710 [(0,0)] HALF_D_PLUS_2 [15708] [] [] [] []
IDLE 15711 [(0,0)] 67 [] [] [] [] []
INJECT_T 15712 [(1,0)] D [] [] [] [] []
MERGE 15713 [(1,0),(0,0)] D [] [15715] [] [] [((0,0),(1,0))]
DISCARD 15714 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15715 [(0,0)] HALF_D_PLUS_2 [15713] [] [] [] []
IDLE 15716 [(0,0)] 90 [] [] [] [] []
INJECT_T 15717 [(0,1)] D [] [] [] [] []
MERGE 15718 [(0,1),(0,0)] D [] [15720] [] [] [((0,0),(0,1))]
DISCARD 15719 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15720 [(0,0)] HALF_D_PLUS_2 [15718] [] [] [] []
IDLE 15721 [(0,0)] 78 [] [] [] [] []
INJECT_T 15722 [(1,0)] D [] [] [] [] []
MERGE 15723 [(1,0),(0,0)] D [] [15725] [] [] [((0,0),(1,0))]
DISCARD 15724 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15725 [(0,0)] HALF_D_PLUS_2 [15723] [] [] [] []
IDLE 15726 [(0,0)] 88 [] [] [] [] []
INJECT_T 15727 [(0,1)] D [] [] [] [] []
MERGE 15728 [(0,1),(0,0)] D [] [15730] [] [] [((0,0),(0,1))]
DISCARD 15729 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15730 [(0,0)] HALF_D_PLUS_2 [15728] [] [] [] []
IDLE 15731 [(0,0)] 8 [] [] [] [] []
INJECT_T 15732 [(1,0)] D [] [] [] [] []
MERGE 15733 [(1,0),(0,0)] D [] [15735] [] [] [((0,0),(1,0))]
DISCARD 15734 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15735 [(0,0)] HALF_D_PLUS_2 [15733] [] [] [] []
IDLE 15736 [(0,0)] 65 [] [] [] [] []
INJECT_T 15737 [(0,1)] D [] [] [] [] []
MERGE 15738 [(0,1),(0,0)] D [] [15740] [] [] [((0,0),(0,1))]
DISCARD 15739 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15740 [(0,0)] HALF_D_PLUS_2 [15738] [] [] [] []
IDLE 15741 [(0,0)] 1 [] [] [] [] []
INJECT_T 15742 [(1,0)] D [] [] [] [] []
MERGE 15743 [(1,0),(0,0)] D [] [15745] [] [] [((0,0),(1,0))]
DISCARD 15744 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15745 [(0,0)] HALF_D_PLUS_2 [15743] [] [] [] []
IDLE 15746 [(0,0)] 56 [] [] [] [] []
INJECT_T 15747 [(0,1)] D [] [] [] [] []
MERGE 15748 [(0,1),(0,0)] D [] [15750] [] [] [((0,0),(0,1))]
DISCARD 15749 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15750 [(0,0)] HALF_D_PLUS_2 [15748] [] [] [] []
IDLE 15751 [(0,0)] 98 [] [] [] [] []
INJECT_T 15752 [(1,0)] D [] [] [] [] []
MERGE 15753 [(1,0),(0,0)] D [] [15755] [] [] [((0,0),(1,0))]
DISCARD 15754 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15755 [(0,0)] HALF_D_PLUS_2 [15753] [] [] [] []
IDLE 15756 [(0,0)] 97 [] [] [] [] []
INJECT_T 15757 [(0,1)] D [] [] [] [] []
MERGE 15758 [(0,1),(0,0)] D [] [15760] [] [] [((0,0),(0,1))]
DISCARD 15759 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15760 [(0,0)] HALF_D_PLUS_2 [15758] [] [] [] []
IDLE 15761 [(0,0)] 37 [] [] [] [] []
INJECT_T 15762 [(1,0)] D [] [] [] [] []
MERGE 15763 [(1,0),(0,0)] D [] [15765] [] [] [((0,0),(1,0))]
DISCARD 15764 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15765 [(0,0)] HALF_D_PLUS_2 [15763] [] [] [] []
IDLE 15766 [(0,0)] 81 [] [] [] [] []
INJECT_T 15767 [(0,1)] D [] [] [] [] []
MERGE 15768 [(0,1),(0,0)] D [] [15770] [] [] [((0,0),(0,1))]
DISCARD 15769 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15770 [(0,0)] HALF_D_PLUS_2 [15768] [] [] [] []
IDLE 15771 [(0,0)] 74 [] [] [] [] []
INJECT_T 15772 [(1,0)] D [] [] [] [] []
MERGE 15773 [(1,0),(0,0)] D [] [15775] [] [] [((0,0),(1,0))]
DISCARD 15774 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15775 [(0,0)] HALF_D_PLUS_2 [15773] [] [] [] []
IDLE 15776 [(0,0)] 52 [] [] [] [] []
INJECT_T 15777 [(0,1)] D [] [] [] [] []
MERGE 15778 [(0,1),(0,0)] D [] [15780] [] [] [((0,0),(0,1))]
DISCARD 15779 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15780 [(0,0)] HALF_D_PLUS_2 [15778] [] [] [] []
IDLE 15781 [(0,0)] 154 [] [] [] [] []
INJECT_T 15782 [(1,0)] D [] [] [] [] []
MERGE 15783 [(1,0),(0,0)] D [] [15785] [] [] [((0,0),(1,0))]
DISCARD 15784 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15785 [(0,0)] HALF_D_PLUS_2 [15783] [] [] [] []
IDLE 15786 [(0,0)] 14 [] [] [] [] []
INJECT_T 15787 [(0,1)] D [] [] [] [] []
MERGE 15788 [(0,1),(0,0)] D [] [15790] [] [] [((0,0),(0,1))]
DISCARD 15789 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15790 [(0,0)] HALF_D_PLUS_2 [15788] [] [] [] []
IDLE 15791 [(0,0)] 6 [] [] [] [] []
INJECT_T 15792 [(1,0)] D [] [] [] [] []
MERGE 15793 [(1,0),(0,0)] D [] [15795] [] [] [((0,0),(1,0))]
DISCARD 15794 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15795 [(0,0)] HALF_D_PLUS_2 [15793] [] [] [] []
IDLE 15796 [(0,0)] 195 [] [] [] [] []
INJECT_T 15797 [(0,1)] D [] [] [] [] []
MERGE 15798 [(0,1),(0,0)] D [] [15800] [] [] [((0,0),(0,1))]
DISCARD 15799 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15800 [(0,0)] HALF_D_PLUS_2 [15798] [] [] [] []
IDLE 15801 [(0,0)] 121 [] [] [] [] []
INJECT_T 15802 [(1,0)] D [] [] [] [] []
MERGE 15803 [(1,0),(0,0)] D [] [15805] [] [] [((0,0),(1,0))]
DISCARD 15804 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15805 [(0,0)] HALF_D_PLUS_2 [15803] [] [] [] []
IDLE 15806 [(0,0)] 115 [] [] [] [] []
INJECT_T 15807 [(0,1)] D [] [] [] [] []
MERGE 15808 [(0,1),(0,0)] D [] [15810] [] [] [((0,0),(0,1))]
DISCARD 15809 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15810 [(0,0)] HALF_D_PLUS_2 [15808] [] [] [] []
IDLE 15811 [(0,0)] 107 [] [] [] [] []
INJECT_T 15812 [(1,0)] D [] [] [] [] []
MERGE 15813 [(1,0),(0,0)] D [] [15815] [] [] [((0,0),(1,0))]
DISCARD 15814 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15815 [(0,0)] HALF_D_PLUS_2 [15813] [] [] [] []
IDLE 15816 [(0,0)] 67 [] [] [] [] []
INJECT_T 15817 [(0,1)] D [] [] [] [] []
MERGE 15818 [(0,1),(0,0)] D [] [15820] [] [] [((0,0),(0,1))]
DISCARD 15819 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15820 [(0,0)] HALF_D_PLUS_2 [15818] [] [] [] []
IDLE 15821 [(0,0)] 66 [] [] [] [] []
INJECT_T 15822 [(1,0)] D [] [] [] [] []
MERGE 15823 [(1,0),(0,0)] D [] [15825] [] [] [((0,0),(1,0))]
DISCARD 15824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15825 [(0,0)] HALF_D_PLUS_2 [15823] [] [] [] []
IDLE 15826 [(0,0)] 168 [] [] [] [] []
INJECT_T 15827 [(0,1)] D [] [] [] [] []
MERGE 15828 [(0,1),(0,0)] D [] [15830] [] [] [((0,0),(0,1))]
DISCARD 15829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15830 [(0,0)] HALF_D_PLUS_2 [15828] [] [] [] []
IDLE 15831 [(0,0)] 73 [] [] [] [] []
INJECT_T 15832 [(1,0)] D [] [] [] [] []
MERGE 15833 [(1,0),(0,0)] D [] [15835] [] [] [((0,0),(1,0))]
DISCARD 15834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15835 [(0,0)] HALF_D_PLUS_2 [15833] [] [] [] []
IDLE 15836 [(0,0)] 97 [] [] [] [] []
INJECT_T 15837 [(0,1)] D [] [] [] [] []
MERGE 15838 [(0,1),(0,0)] D [] [15840] [] [] [((0,0),(0,1))]
DISCARD 15839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15840 [(0,0)] HALF_D_PLUS_2 [15838] [] [] [] []
IDLE 15841 [(0,0)] 181 [] [] [] [] []
INJECT_T 15842 [(1,0)] D [] [] [] [] []
MERGE 15843 [(1,0),(0,0)] D [] [15845] [] [] [((0,0),(1,0))]
DISCARD 15844 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15845 [(0,0)] HALF_D_PLUS_2 [15843] [] [] [] []
IDLE 15846 [(0,0)] 168 [] [] [] [] []
INJECT_T 15847 [(0,1)] D [] [] [] [] []
MERGE 15848 [(0,1),(0,0)] D [] [15850] [] [] [((0,0),(0,1))]
DISCARD 15849 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15850 [(0,0)] HALF_D_PLUS_2 [15848] [] [] [] []
IDLE 15851 [(0,0)] 56 [] [] [] [] []
INJECT_T 15852 [(1,0)] D [] [] [] [] []
MERGE 15853 [(1,0),(0,0)] D [] [15855] [] [] [((0,0),(1,0))]
DISCARD 15854 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15855 [(0,0)] HALF_D_PLUS_2 [15853] [] [] [] []
IDLE 15856 [(0,0)] 33 [] [] [] [] []
INJECT_T 15857 [(0,1)] D [] [] [] [] []
MERGE 15858 [(0,1),(0,0)] D [] [15860] [] [] [((0,0),(0,1))]
DISCARD 15859 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15860 [(0,0)] HALF_D_PLUS_2 [15858] [] [] [] []
IDLE 15861 [(0,0)] 196 [] [] [] [] []
INJECT_T 15862 [(1,0)] D [] [] [] [] []
MERGE 15863 [(1,0),(0,0)] D [] [15865] [] [] [((0,0),(1,0))]
DISCARD 15864 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15865 [(0,0)] HALF_D_PLUS_2 [15863] [] [] [] []
IDLE 15866 [(0,0)] 29 [] [] [] [] []
INJECT_T 15867 [(0,1)] D [] [] [] [] []
MERGE 15868 [(0,1),(0,0)] D [] [15870] [] [] [((0,0),(0,1))]
DISCARD 15869 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15870 [(0,0)] HALF_D_PLUS_2 [15868] [] [] [] []
IDLE 15871 [(0,0)] 104 [] [] [] [] []
INJECT_T 15872 [(1,0)] D [] [] [] [] []
MERGE 15873 [(1,0),(0,0)] D [] [15875] [] [] [((0,0),(1,0))]
DISCARD 15874 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15875 [(0,0)] HALF_D_PLUS_2 [15873] [] [] [] []
IDLE 15876 [(0,0)] 47 [] [] [] [] []
INJECT_T 15877 [(0,1)] D [] [] [] [] []
MERGE 15878 [(0,1),(0,0)] D [] [15880] [] [] [((0,0),(0,1))]
DISCARD 15879 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15880 [(0,0)] HALF_D_PLUS_2 [15878] [] [] [] []
IDLE 15881 [(0,0)] 157 [] [] [] [] []
INJECT_T 15882 [(1,0)] D [] [] [] [] []
MERGE 15883 [(1,0),(0,0)] D [] [15885] [] [] [((0,0),(1,0))]
DISCARD 15884 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15885 [(0,0)] HALF_D_PLUS_2 [15883] [] [] [] []
IDLE 15886 [(0,0)] 172 [] [] [] [] []
INJECT_T 15887 [(0,1)] D [] [] [] [] []
MERGE 15888 [(0,1),(0,0)] D [] [15890] [] [] [((0,0),(0,1))]
DISCARD 15889 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15890 [(0,0)] HALF_D_PLUS_2 [15888] [] [] [] []
IDLE 15891 [(0,0)] 135 [] [] [] [] []
INJECT_T 15892 [(1,0)] D [] [] [] [] []
MERGE 15893 [(1,0),(0,0)] D [] [15895] [] [] [((0,0),(1,0))]
DISCARD 15894 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15895 [(0,0)] HALF_D_PLUS_2 [15893] [] [] [] []
IDLE 15896 [(0,0)] 153 [] [] [] [] []
INJECT_T 15897 [(0,1)] D [] [] [] [] []
MERGE 15898 [(0,1),(0,0)] D [] [15900] [] [] [((0,0),(0,1))]
DISCARD 15899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15900 [(0,0)] HALF_D_PLUS_2 [15898] [] [] [] []
IDLE 15901 [(0,0)] 102 [] [] [] [] []
INJECT_T 15902 [(1,0)] D [] [] [] [] []
MERGE 15903 [(1,0),(0,0)] D [] [15905] [] [] [((0,0),(1,0))]
DISCARD 15904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15905 [(0,0)] HALF_D_PLUS_2 [15903] [] [] [] []
IDLE 15906 [(0,0)] 65 [] [] [] [] []
INJECT_T 15907 [(0,1)] D [] [] [] [] []
MERGE 15908 [(0,1),(0,0)] D [] [15910] [] [] [((0,0),(0,1))]
DISCARD 15909 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15910 [(0,0)] HALF_D_PLUS_2 [15908] [] [] [] []
IDLE 15911 [(0,0)] 2 [] [] [] [] []
INJECT_T 15912 [(1,0)] D [] [] [] [] []
MERGE 15913 [(1,0),(0,0)] D [] [15915] [] [] [((0,0),(1,0))]
DISCARD 15914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15915 [(0,0)] HALF_D_PLUS_2 [15913] [] [] [] []
IDLE 15916 [(0,0)] 187 [] [] [] [] []
INJECT_T 15917 [(0,1)] D [] [] [] [] []
MERGE 15918 [(0,1),(0,0)] D [] [15920] [] [] [((0,0),(0,1))]
DISCARD 15919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15920 [(0,0)] HALF_D_PLUS_2 [15918] [] [] [] []
IDLE 15921 [(0,0)] 108 [] [] [] [] []
INJECT_T 15922 [(1,0)] D [] [] [] [] []
MERGE 15923 [(1,0),(0,0)] D [] [15925] [] [] [((0,0),(1,0))]
DISCARD 15924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15925 [(0,0)] HALF_D_PLUS_2 [15923] [] [] [] []
IDLE 15926 [(0,0)] 172 [] [] [] [] []
INJECT_T 15927 [(0,1)] D [] [] [] [] []
MERGE 15928 [(0,1),(0,0)] D [] [15930] [] [] [((0,0),(0,1))]
DISCARD 15929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15930 [(0,0)] HALF_D_PLUS_2 [15928] [] [] [] []
IDLE 15931 [(0,0)] 73 [] [] [] [] []
INJECT_T 15932 [(1,0)] D [] [] [] [] []
MERGE 15933 [(1,0),(0,0)] D [] [15935] [] [] [((0,0),(1,0))]
DISCARD 15934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15935 [(0,0)] HALF_D_PLUS_2 [15933] [] [] [] []
IDLE 15936 [(0,0)] 78 [] [] [] [] []
INJECT_T 15937 [(0,1)] D [] [] [] [] []
MERGE 15938 [(0,1),(0,0)] D [] [15940] [] [] [((0,0),(0,1))]
DISCARD 15939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15940 [(0,0)] HALF_D_PLUS_2 [15938] [] [] [] []
IDLE 15941 [(0,0)] 64 [] [] [] [] []
INJECT_T 15942 [(1,0)] D [] [] [] [] []
MERGE 15943 [(1,0),(0,0)] D [] [15945] [] [] [((0,0),(1,0))]
DISCARD 15944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15945 [(0,0)] HALF_D_PLUS_2 [15943] [] [] [] []
IDLE 15946 [(0,0)] 120 [] [] [] [] []
INJECT_T 15947 [(0,1)] D [] [] [] [] []
MERGE 15948 [(0,1),(0,0)] D [] [15950] [] [] [((0,0),(0,1))]
DISCARD 15949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15950 [(0,0)] HALF_D_PLUS_2 [15948] [] [] [] []
IDLE 15951 [(0,0)] 68 [] [] [] [] []
INJECT_T 15952 [(1,0)] D [] [] [] [] []
MERGE 15953 [(1,0),(0,0)] D [] [15955] [] [] [((0,0),(1,0))]
DISCARD 15954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15955 [(0,0)] HALF_D_PLUS_2 [15953] [] [] [] []
IDLE 15956 [(0,0)] 197 [] [] [] [] []
INJECT_T 15957 [(0,1)] D [] [] [] [] []
MERGE 15958 [(0,1),(0,0)] D [] [15960] [] [] [((0,0),(0,1))]
DISCARD 15959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15960 [(0,0)] HALF_D_PLUS_2 [15958] [] [] [] []
IDLE 15961 [(0,0)] 80 [] [] [] [] []
INJECT_T 15962 [(1,0)] D [] [] [] [] []
MERGE 15963 [(1,0),(0,0)] D [] [15965] [] [] [((0,0),(1,0))]
DISCARD 15964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15965 [(0,0)] HALF_D_PLUS_2 [15963] [] [] [] []
IDLE 15966 [(0,0)] 141 [] [] [] [] []
INJECT_T 15967 [(0,1)] D [] [] [] [] []
MERGE 15968 [(0,1),(0,0)] D [] [15970] [] [] [((0,0),(0,1))]
DISCARD 15969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15970 [(0,0)] HALF_D_PLUS_2 [15968] [] [] [] []
IDLE 15971 [(0,0)] 58 [] [] [] [] []
INJECT_T 15972 [(1,0)] D [] [] [] [] []
MERGE 15973 [(1,0),(0,0)] D [] [15975] [] [] [((0,0),(1,0))]
DISCARD 15974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15975 [(0,0)] HALF_D_PLUS_2 [15973] [] [] [] []
IDLE 15976 [(0,0)] 39 [] [] [] [] []
INJECT_T 15977 [(0,1)] D [] [] [] [] []
MERGE 15978 [(0,1),(0,0)] D [] [15980] [] [] [((0,0),(0,1))]
DISCARD 15979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15980 [(0,0)] HALF_D_PLUS_2 [15978] [] [] [] []
IDLE 15981 [(0,0)] 93 [] [] [] [] []
INJECT_T 15982 [(1,0)] D [] [] [] [] []
MERGE 15983 [(1,0),(0,0)] D [] [15985] [] [] [((0,0),(1,0))]
DISCARD 15984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15985 [(0,0)] HALF_D_PLUS_2 [15983] [] [] [] []
IDLE 15986 [(0,0)] 120 [] [] [] [] []
INJECT_T 15987 [(0,1)] D [] [] [] [] []
MERGE 15988 [(0,1),(0,0)] D [] [15990] [] [] [((0,0),(0,1))]
DISCARD 15989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 15990 [(0,0)] HALF_D_PLUS_2 [15988] [] [] [] []
IDLE 15991 [(0,0)] 142 [] [] [] [] []
INJECT_T 15992 [(1,0)] D [] [] [] [] []
MERGE 15993 [(1,0),(0,0)] D [] [15995] [] [] [((0,0),(1,0))]
DISCARD 15994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 15995 [(0,0)] HALF_D_PLUS_2 [15993] [] [] [] []
IDLE 15996 [(0,0)] 179 [] [] [] [] []
INJECT_T 15997 [(0,1)] D [] [] [] [] []
MERGE 15998 [(0,1),(0,0)] D [] [16000] [] [] [((0,0),(0,1))]
DISCARD 15999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16000 [(0,0)] HALF_D_PLUS_2 [15998] [] [] [] []
IDLE 16001 [(0,0)] 123 [] [] [] [] []
INJECT_T 16002 [(1,0)] D [] [] [] [] []
MERGE 16003 [(1,0),(0,0)] D [] [16005] [] [] [((0,0),(1,0))]
DISCARD 16004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16005 [(0,0)] HALF_D_PLUS_2 [16003] [] [] [] []
IDLE 16006 [(0,0)] 106 [] [] [] [] []
INJECT_T 16007 [(0,1)] D [] [] [] [] []
MERGE 16008 [(0,1),(0,0)] D [] [16010] [] [] [((0,0),(0,1))]
DISCARD 16009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16010 [(0,0)] HALF_D_PLUS_2 [16008] [] [] [] []
IDLE 16011 [(0,0)] 94 [] [] [] [] []
INJECT_T 16012 [(1,0)] D [] [] [] [] []
MERGE 16013 [(1,0),(0,0)] D [] [16015] [] [] [((0,0),(1,0))]
DISCARD 16014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16015 [(0,0)] HALF_D_PLUS_2 [16013] [] [] [] []
IDLE 16016 [(0,0)] 93 [] [] [] [] []
INJECT_T 16017 [(0,1)] D [] [] [] [] []
MERGE 16018 [(0,1),(0,0)] D [] [16020] [] [] [((0,0),(0,1))]
DISCARD 16019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16020 [(0,0)] HALF_D_PLUS_2 [16018] [] [] [] []
IDLE 16021 [(0,0)] 6 [] [] [] [] []
INJECT_T 16022 [(1,0)] D [] [] [] [] []
MERGE 16023 [(1,0),(0,0)] D [] [16025] [] [] [((0,0),(1,0))]
DISCARD 16024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16025 [(0,0)] HALF_D_PLUS_2 [16023] [] [] [] []
IDLE 16026 [(0,0)] 149 [] [] [] [] []
INJECT_T 16027 [(0,1)] D [] [] [] [] []
MERGE 16028 [(0,1),(0,0)] D [] [16030] [] [] [((0,0),(0,1))]
DISCARD 16029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16030 [(0,0)] HALF_D_PLUS_2 [16028] [] [] [] []
IDLE 16031 [(0,0)] 196 [] [] [] [] []
INJECT_T 16032 [(1,0)] D [] [] [] [] []
MERGE 16033 [(1,0),(0,0)] D [] [16035] [] [] [((0,0),(1,0))]
DISCARD 16034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16035 [(0,0)] HALF_D_PLUS_2 [16033] [] [] [] []
IDLE 16036 [(0,0)] 91 [] [] [] [] []
INJECT_T 16037 [(0,1)] D [] [] [] [] []
MERGE 16038 [(0,1),(0,0)] D [] [16040] [] [] [((0,0),(0,1))]
DISCARD 16039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16040 [(0,0)] HALF_D_PLUS_2 [16038] [] [] [] []
IDLE 16041 [(0,0)] 69 [] [] [] [] []
INJECT_T 16042 [(1,0)] D [] [] [] [] []
MERGE 16043 [(1,0),(0,0)] D [] [16045] [] [] [((0,0),(1,0))]
DISCARD 16044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16045 [(0,0)] HALF_D_PLUS_2 [16043] [] [] [] []
IDLE 16046 [(0,0)] 127 [] [] [] [] []
INJECT_T 16047 [(0,1)] D [] [] [] [] []
MERGE 16048 [(0,1),(0,0)] D [] [16050] [] [] [((0,0),(0,1))]
DISCARD 16049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16050 [(0,0)] HALF_D_PLUS_2 [16048] [] [] [] []
IDLE 16051 [(0,0)] 91 [] [] [] [] []
INJECT_T 16052 [(1,0)] D [] [] [] [] []
MERGE 16053 [(1,0),(0,0)] D [] [16055] [] [] [((0,0),(1,0))]
DISCARD 16054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16055 [(0,0)] HALF_D_PLUS_2 [16053] [] [] [] []
IDLE 16056 [(0,0)] 1 [] [] [] [] []
INJECT_T 16057 [(0,1)] D [] [] [] [] []
MERGE 16058 [(0,1),(0,0)] D [] [16060] [] [] [((0,0),(0,1))]
DISCARD 16059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16060 [(0,0)] HALF_D_PLUS_2 [16058] [] [] [] []
IDLE 16061 [(0,0)] 129 [] [] [] [] []
INJECT_T 16062 [(1,0)] D [] [] [] [] []
MERGE 16063 [(1,0),(0,0)] D [] [16065] [] [] [((0,0),(1,0))]
DISCARD 16064 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16065 [(0,0)] HALF_D_PLUS_2 [16063] [] [] [] []
IDLE 16066 [(0,0)] 153 [] [] [] [] []
INJECT_T 16067 [(0,1)] D [] [] [] [] []
MERGE 16068 [(0,1),(0,0)] D [] [16070] [] [] [((0,0),(0,1))]
DISCARD 16069 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16070 [(0,0)] HALF_D_PLUS_2 [16068] [] [] [] []
IDLE 16071 [(0,0)] 55 [] [] [] [] []
INJECT_T 16072 [(1,0)] D [] [] [] [] []
MERGE 16073 [(1,0),(0,0)] D [] [16075] [] [] [((0,0),(1,0))]
DISCARD 16074 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16075 [(0,0)] HALF_D_PLUS_2 [16073] [] [] [] []
IDLE 16076 [(0,0)] 193 [] [] [] [] []
INJECT_T 16077 [(0,1)] D [] [] [] [] []
MERGE 16078 [(0,1),(0,0)] D [] [16080] [] [] [((0,0),(0,1))]
DISCARD 16079 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16080 [(0,0)] HALF_D_PLUS_2 [16078] [] [] [] []
IDLE 16081 [(0,0)] 81 [] [] [] [] []
INJECT_T 16082 [(1,0)] D [] [] [] [] []
MERGE 16083 [(1,0),(0,0)] D [] [16085] [] [] [((0,0),(1,0))]
DISCARD 16084 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16085 [(0,0)] HALF_D_PLUS_2 [16083] [] [] [] []
IDLE 16086 [(0,0)] 169 [] [] [] [] []
INJECT_T 16087 [(0,1)] D [] [] [] [] []
MERGE 16088 [(0,1),(0,0)] D [] [16090] [] [] [((0,0),(0,1))]
DISCARD 16089 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16090 [(0,0)] HALF_D_PLUS_2 [16088] [] [] [] []
IDLE 16091 [(0,0)] 149 [] [] [] [] []
INJECT_T 16092 [(1,0)] D [] [] [] [] []
MERGE 16093 [(1,0),(0,0)] D [] [16095] [] [] [((0,0),(1,0))]
DISCARD 16094 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16095 [(0,0)] HALF_D_PLUS_2 [16093] [] [] [] []
IDLE 16096 [(0,0)] 164 [] [] [] [] []
INJECT_T 16097 [(0,1)] D [] [] [] [] []
MERGE 16098 [(0,1),(0,0)] D [] [16100] [] [] [((0,0),(0,1))]
DISCARD 16099 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16100 [(0,0)] HALF_D_PLUS_2 [16098] [] [] [] []
IDLE 16101 [(0,0)] 123 [] [] [] [] []
INJECT_T 16102 [(1,0)] D [] [] [] [] []
MERGE 16103 [(1,0),(0,0)] D [] [16105] [] [] [((0,0),(1,0))]
DISCARD 16104 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16105 [(0,0)] HALF_D_PLUS_2 [16103] [] [] [] []
IDLE 16106 [(0,0)] 95 [] [] [] [] []
INJECT_T 16107 [(0,1)] D [] [] [] [] []
MERGE 16108 [(0,1),(0,0)] D [] [16110] [] [] [((0,0),(0,1))]
DISCARD 16109 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16110 [(0,0)] HALF_D_PLUS_2 [16108] [] [] [] []
IDLE 16111 [(0,0)] 127 [] [] [] [] []
INJECT_T 16112 [(1,0)] D [] [] [] [] []
MERGE 16113 [(1,0),(0,0)] D [] [16115] [] [] [((0,0),(1,0))]
DISCARD 16114 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16115 [(0,0)] HALF_D_PLUS_2 [16113] [] [] [] []
IDLE 16116 [(0,0)] 147 [] [] [] [] []
INJECT_T 16117 [(0,1)] D [] [] [] [] []
MERGE 16118 [(0,1),(0,0)] D [] [16120] [] [] [((0,0),(0,1))]
DISCARD 16119 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16120 [(0,0)] HALF_D_PLUS_2 [16118] [] [] [] []
IDLE 16121 [(0,0)] 168 [] [] [] [] []
INJECT_T 16122 [(1,0)] D [] [] [] [] []
MERGE 16123 [(1,0),(0,0)] D [] [16125] [] [] [((0,0),(1,0))]
DISCARD 16124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16125 [(0,0)] HALF_D_PLUS_2 [16123] [] [] [] []
IDLE 16126 [(0,0)] 98 [] [] [] [] []
INJECT_T 16127 [(0,1)] D [] [] [] [] []
MERGE 16128 [(0,1),(0,0)] D [] [16130] [] [] [((0,0),(0,1))]
DISCARD 16129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16130 [(0,0)] HALF_D_PLUS_2 [16128] [] [] [] []
IDLE 16131 [(0,0)] 156 [] [] [] [] []
INJECT_T 16132 [(1,0)] D [] [] [] [] []
MERGE 16133 [(1,0),(0,0)] D [] [16135] [] [] [((0,0),(1,0))]
DISCARD 16134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16135 [(0,0)] HALF_D_PLUS_2 [16133] [] [] [] []
IDLE 16136 [(0,0)] 22 [] [] [] [] []
INJECT_T 16137 [(0,1)] D [] [] [] [] []
MERGE 16138 [(0,1),(0,0)] D [] [16140] [] [] [((0,0),(0,1))]
DISCARD 16139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16140 [(0,0)] HALF_D_PLUS_2 [16138] [] [] [] []
IDLE 16141 [(0,0)] 60 [] [] [] [] []
INJECT_T 16142 [(1,0)] D [] [] [] [] []
MERGE 16143 [(1,0),(0,0)] D [] [16145] [] [] [((0,0),(1,0))]
DISCARD 16144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16145 [(0,0)] HALF_D_PLUS_2 [16143] [] [] [] []
IDLE 16146 [(0,0)] 6 [] [] [] [] []
INJECT_T 16147 [(0,1)] D [] [] [] [] []
MERGE 16148 [(0,1),(0,0)] D [] [16150] [] [] [((0,0),(0,1))]
DISCARD 16149 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16150 [(0,0)] HALF_D_PLUS_2 [16148] [] [] [] []
IDLE 16151 [(0,0)] 91 [] [] [] [] []
INJECT_T 16152 [(1,0)] D [] [] [] [] []
MERGE 16153 [(1,0),(0,0)] D [] [16155] [] [] [((0,0),(1,0))]
DISCARD 16154 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16155 [(0,0)] HALF_D_PLUS_2 [16153] [] [] [] []
IDLE 16156 [(0,0)] 69 [] [] [] [] []
INJECT_T 16157 [(0,1)] D [] [] [] [] []
MERGE 16158 [(0,1),(0,0)] D [] [16160] [] [] [((0,0),(0,1))]
DISCARD 16159 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16160 [(0,0)] HALF_D_PLUS_2 [16158] [] [] [] []
IDLE 16161 [(0,0)] 156 [] [] [] [] []
INJECT_T 16162 [(1,0)] D [] [] [] [] []
MERGE 16163 [(1,0),(0,0)] D [] [16165] [] [] [((0,0),(1,0))]
DISCARD 16164 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16165 [(0,0)] HALF_D_PLUS_2 [16163] [] [] [] []
IDLE 16166 [(0,0)] 168 [] [] [] [] []
INJECT_T 16167 [(0,1)] D [] [] [] [] []
MERGE 16168 [(0,1),(0,0)] D [] [16170] [] [] [((0,0),(0,1))]
DISCARD 16169 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16170 [(0,0)] HALF_D_PLUS_2 [16168] [] [] [] []
IDLE 16171 [(0,0)] 66 [] [] [] [] []
INJECT_T 16172 [(1,0)] D [] [] [] [] []
MERGE 16173 [(1,0),(0,0)] D [] [16175] [] [] [((0,0),(1,0))]
DISCARD 16174 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16175 [(0,0)] HALF_D_PLUS_2 [16173] [] [] [] []
IDLE 16176 [(0,0)] 94 [] [] [] [] []
INJECT_T 16177 [(0,1)] D [] [] [] [] []
MERGE 16178 [(0,1),(0,0)] D [] [16180] [] [] [((0,0),(0,1))]
DISCARD 16179 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16180 [(0,0)] HALF_D_PLUS_2 [16178] [] [] [] []
IDLE 16181 [(0,0)] 171 [] [] [] [] []
INJECT_T 16182 [(1,0)] D [] [] [] [] []
MERGE 16183 [(1,0),(0,0)] D [] [16185] [] [] [((0,0),(1,0))]
DISCARD 16184 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16185 [(0,0)] HALF_D_PLUS_2 [16183] [] [] [] []
IDLE 16186 [(0,0)] 22 [] [] [] [] []
INJECT_T 16187 [(0,1)] D [] [] [] [] []
MERGE 16188 [(0,1),(0,0)] D [] [16190] [] [] [((0,0),(0,1))]
DISCARD 16189 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16190 [(0,0)] HALF_D_PLUS_2 [16188] [] [] [] []
IDLE 16191 [(0,0)] 120 [] [] [] [] []
INJECT_T 16192 [(1,0)] D [] [] [] [] []
MERGE 16193 [(1,0),(0,0)] D [] [16195] [] [] [((0,0),(1,0))]
DISCARD 16194 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16195 [(0,0)] HALF_D_PLUS_2 [16193] [] [] [] []
IDLE 16196 [(0,0)] 6 [] [] [] [] []
INJECT_T 16197 [(0,1)] D [] [] [] [] []
MERGE 16198 [(0,1),(0,0)] D [] [16200] [] [] [((0,0),(0,1))]
DISCARD 16199 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16200 [(0,0)] HALF_D_PLUS_2 [16198] [] [] [] []
IDLE 16201 [(0,0)] 1 [] [] [] [] []
INJECT_T 16202 [(1,0)] D [] [] [] [] []
MERGE 16203 [(1,0),(0,0)] D [] [16205] [] [] [((0,0),(1,0))]
DISCARD 16204 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16205 [(0,0)] HALF_D_PLUS_2 [16203] [] [] [] []
IDLE 16206 [(0,0)] 106 [] [] [] [] []
INJECT_T 16207 [(0,1)] D [] [] [] [] []
MERGE 16208 [(0,1),(0,0)] D [] [16210] [] [] [((0,0),(0,1))]
DISCARD 16209 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16210 [(0,0)] HALF_D_PLUS_2 [16208] [] [] [] []
IDLE 16211 [(0,0)] 194 [] [] [] [] []
INJECT_T 16212 [(1,0)] D [] [] [] [] []
MERGE 16213 [(1,0),(0,0)] D [] [16215] [] [] [((0,0),(1,0))]
DISCARD 16214 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16215 [(0,0)] HALF_D_PLUS_2 [16213] [] [] [] []
IDLE 16216 [(0,0)] 49 [] [] [] [] []
INJECT_T 16217 [(0,1)] D [] [] [] [] []
MERGE 16218 [(0,1),(0,0)] D [] [16220] [] [] [((0,0),(0,1))]
DISCARD 16219 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16220 [(0,0)] HALF_D_PLUS_2 [16218] [] [] [] []
IDLE 16221 [(0,0)] 132 [] [] [] [] []
INJECT_T 16222 [(1,0)] D [] [] [] [] []
MERGE 16223 [(1,0),(0,0)] D [] [16225] [] [] [((0,0),(1,0))]
DISCARD 16224 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16225 [(0,0)] HALF_D_PLUS_2 [16223] [] [] [] []
IDLE 16226 [(0,0)] 128 [] [] [] [] []
INJECT_T 16227 [(0,1)] D [] [] [] [] []
MERGE 16228 [(0,1),(0,0)] D [] [16230] [] [] [((0,0),(0,1))]
DISCARD 16229 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16230 [(0,0)] HALF_D_PLUS_2 [16228] [] [] [] []
IDLE 16231 [(0,0)] 134 [] [] [] [] []
INJECT_T 16232 [(1,0)] D [] [] [] [] []
MERGE 16233 [(1,0),(0,0)] D [] [16235] [] [] [((0,0),(1,0))]
DISCARD 16234 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16235 [(0,0)] HALF_D_PLUS_2 [16233] [] [] [] []
IDLE 16236 [(0,0)] 59 [] [] [] [] []
INJECT_T 16237 [(0,1)] D [] [] [] [] []
MERGE 16238 [(0,1),(0,0)] D [] [16240] [] [] [((0,0),(0,1))]
DISCARD 16239 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16240 [(0,0)] HALF_D_PLUS_2 [16238] [] [] [] []
IDLE 16241 [(0,0)] 116 [] [] [] [] []
INJECT_T 16242 [(1,0)] D [] [] [] [] []
MERGE 16243 [(1,0),(0,0)] D [] [16245] [] [] [((0,0),(1,0))]
DISCARD 16244 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16245 [(0,0)] HALF_D_PLUS_2 [16243] [] [] [] []
IDLE 16246 [(0,0)] 89 [] [] [] [] []
INJECT_T 16247 [(0,1)] D [] [] [] [] []
MERGE 16248 [(0,1),(0,0)] D [] [16250] [] [] [((0,0),(0,1))]
DISCARD 16249 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16250 [(0,0)] HALF_D_PLUS_2 [16248] [] [] [] []
IDLE 16251 [(0,0)] 73 [] [] [] [] []
INJECT_T 16252 [(1,0)] D [] [] [] [] []
MERGE 16253 [(1,0),(0,0)] D [] [16255] [] [] [((0,0),(1,0))]
DISCARD 16254 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16255 [(0,0)] HALF_D_PLUS_2 [16253] [] [] [] []
IDLE 16256 [(0,0)] 28 [] [] [] [] []
INJECT_T 16257 [(0,1)] D [] [] [] [] []
MERGE 16258 [(0,1),(0,0)] D [] [16260] [] [] [((0,0),(0,1))]
DISCARD 16259 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16260 [(0,0)] HALF_D_PLUS_2 [16258] [] [] [] []
IDLE 16261 [(0,0)] 52 [] [] [] [] []
INJECT_T 16262 [(1,0)] D [] [] [] [] []
MERGE 16263 [(1,0),(0,0)] D [] [16265] [] [] [((0,0),(1,0))]
DISCARD 16264 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16265 [(0,0)] HALF_D_PLUS_2 [16263] [] [] [] []
IDLE 16266 [(0,0)] 81 [] [] [] [] []
INJECT_T 16267 [(0,1)] D [] [] [] [] []
MERGE 16268 [(0,1),(0,0)] D [] [16270] [] [] [((0,0),(0,1))]
DISCARD 16269 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16270 [(0,0)] HALF_D_PLUS_2 [16268] [] [] [] []
IDLE 16271 [(0,0)] 20 [] [] [] [] []
INJECT_T 16272 [(1,0)] D [] [] [] [] []
MERGE 16273 [(1,0),(0,0)] D [] [16275] [] [] [((0,0),(1,0))]
DISCARD 16274 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16275 [(0,0)] HALF_D_PLUS_2 [16273] [] [] [] []
IDLE 16276 [(0,0)] 114 [] [] [] [] []
INJECT_T 16277 [(0,1)] D [] [] [] [] []
MERGE 16278 [(0,1),(0,0)] D [] [16280] [] [] [((0,0),(0,1))]
DISCARD 16279 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16280 [(0,0)] HALF_D_PLUS_2 [16278] [] [] [] []
IDLE 16281 [(0,0)] 92 [] [] [] [] []
INJECT_T 16282 [(1,0)] D [] [] [] [] []
MERGE 16283 [(1,0),(0,0)] D [] [16285] [] [] [((0,0),(1,0))]
DISCARD 16284 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16285 [(0,0)] HALF_D_PLUS_2 [16283] [] [] [] []
IDLE 16286 [(0,0)] 106 [] [] [] [] []
INJECT_T 16287 [(0,1)] D [] [] [] [] []
MERGE 16288 [(0,1),(0,0)] D [] [16290] [] [] [((0,0),(0,1))]
DISCARD 16289 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16290 [(0,0)] HALF_D_PLUS_2 [16288] [] [] [] []
IDLE 16291 [(0,0)] 55 [] [] [] [] []
INJECT_T 16292 [(1,0)] D [] [] [] [] []
MERGE 16293 [(1,0),(0,0)] D [] [16295] [] [] [((0,0),(1,0))]
DISCARD 16294 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16295 [(0,0)] HALF_D_PLUS_2 [16293] [] [] [] []
IDLE 16296 [(0,0)] 20 [] [] [] [] []
INJECT_T 16297 [(0,1)] D [] [] [] [] []
MERGE 16298 [(0,1),(0,0)] D [] [16300] [] [] [((0,0),(0,1))]
DISCARD 16299 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16300 [(0,0)] HALF_D_PLUS_2 [16298] [] [] [] []
IDLE 16301 [(0,0)] 17 [] [] [] [] []
INJECT_T 16302 [(1,0)] D [] [] [] [] []
MERGE 16303 [(1,0),(0,0)] D [] [16305] [] [] [((0,0),(1,0))]
DISCARD 16304 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16305 [(0,0)] HALF_D_PLUS_2 [16303] [] [] [] []
IDLE 16306 [(0,0)] 172 [] [] [] [] []
INJECT_T 16307 [(0,1)] D [] [] [] [] []
MERGE 16308 [(0,1),(0,0)] D [] [16310] [] [] [((0,0),(0,1))]
DISCARD 16309 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16310 [(0,0)] HALF_D_PLUS_2 [16308] [] [] [] []
IDLE 16311 [(0,0)] 24 [] [] [] [] []
INJECT_T 16312 [(1,0)] D [] [] [] [] []
MERGE 16313 [(1,0),(0,0)] D [] [16315] [] [] [((0,0),(1,0))]
DISCARD 16314 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16315 [(0,0)] HALF_D_PLUS_2 [16313] [] [] [] []
IDLE 16316 [(0,0)] 143 [] [] [] [] []
INJECT_T 16317 [(0,1)] D [] [] [] [] []
MERGE 16318 [(0,1),(0,0)] D [] [16320] [] [] [((0,0),(0,1))]
DISCARD 16319 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16320 [(0,0)] HALF_D_PLUS_2 [16318] [] [] [] []
IDLE 16321 [(0,0)] 175 [] [] [] [] []
INJECT_T 16322 [(1,0)] D [] [] [] [] []
MERGE 16323 [(1,0),(0,0)] D [] [16325] [] [] [((0,0),(1,0))]
DISCARD 16324 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16325 [(0,0)] HALF_D_PLUS_2 [16323] [] [] [] []
IDLE 16326 [(0,0)] 29 [] [] [] [] []
INJECT_T 16327 [(0,1)] D [] [] [] [] []
MERGE 16328 [(0,1),(0,0)] D [] [16330] [] [] [((0,0),(0,1))]
DISCARD 16329 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16330 [(0,0)] HALF_D_PLUS_2 [16328] [] [] [] []
IDLE 16331 [(0,0)] 186 [] [] [] [] []
INJECT_T 16332 [(1,0)] D [] [] [] [] []
MERGE 16333 [(1,0),(0,0)] D [] [16335] [] [] [((0,0),(1,0))]
DISCARD 16334 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16335 [(0,0)] HALF_D_PLUS_2 [16333] [] [] [] []
IDLE 16336 [(0,0)] 22 [] [] [] [] []
INJECT_T 16337 [(0,1)] D [] [] [] [] []
MERGE 16338 [(0,1),(0,0)] D [] [16340] [] [] [((0,0),(0,1))]
DISCARD 16339 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16340 [(0,0)] HALF_D_PLUS_2 [16338] [] [] [] []
IDLE 16341 [(0,0)] 26 [] [] [] [] []
INJECT_T 16342 [(1,0)] D [] [] [] [] []
MERGE 16343 [(1,0),(0,0)] D [] [16345] [] [] [((0,0),(1,0))]
DISCARD 16344 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16345 [(0,0)] HALF_D_PLUS_2 [16343] [] [] [] []
IDLE 16346 [(0,0)] 34 [] [] [] [] []
INJECT_T 16347 [(0,1)] D [] [] [] [] []
MERGE 16348 [(0,1),(0,0)] D [] [16350] [] [] [((0,0),(0,1))]
DISCARD 16349 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16350 [(0,0)] HALF_D_PLUS_2 [16348] [] [] [] []
IDLE 16351 [(0,0)] 31 [] [] [] [] []
INJECT_T 16352 [(1,0)] D [] [] [] [] []
MERGE 16353 [(1,0),(0,0)] D [] [16355] [] [] [((0,0),(1,0))]
DISCARD 16354 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16355 [(0,0)] HALF_D_PLUS_2 [16353] [] [] [] []
IDLE 16356 [(0,0)] 82 [] [] [] [] []
INJECT_T 16357 [(0,1)] D [] [] [] [] []
MERGE 16358 [(0,1),(0,0)] D [] [16360] [] [] [((0,0),(0,1))]
DISCARD 16359 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16360 [(0,0)] HALF_D_PLUS_2 [16358] [] [] [] []
IDLE 16361 [(0,0)] 28 [] [] [] [] []
INJECT_T 16362 [(1,0)] D [] [] [] [] []
MERGE 16363 [(1,0),(0,0)] D [] [16365] [] [] [((0,0),(1,0))]
DISCARD 16364 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16365 [(0,0)] HALF_D_PLUS_2 [16363] [] [] [] []
IDLE 16366 [(0,0)] 49 [] [] [] [] []
INJECT_T 16367 [(0,1)] D [] [] [] [] []
MERGE 16368 [(0,1),(0,0)] D [] [16370] [] [] [((0,0),(0,1))]
DISCARD 16369 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16370 [(0,0)] HALF_D_PLUS_2 [16368] [] [] [] []
IDLE 16371 [(0,0)] 75 [] [] [] [] []
INJECT_T 16372 [(1,0)] D [] [] [] [] []
MERGE 16373 [(1,0),(0,0)] D [] [16375] [] [] [((0,0),(1,0))]
DISCARD 16374 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16375 [(0,0)] HALF_D_PLUS_2 [16373] [] [] [] []
IDLE 16376 [(0,0)] 45 [] [] [] [] []
INJECT_T 16377 [(0,1)] D [] [] [] [] []
MERGE 16378 [(0,1),(0,0)] D [] [16380] [] [] [((0,0),(0,1))]
DISCARD 16379 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16380 [(0,0)] HALF_D_PLUS_2 [16378] [] [] [] []
IDLE 16381 [(0,0)] 21 [] [] [] [] []
INJECT_T 16382 [(1,0)] D [] [] [] [] []
MERGE 16383 [(1,0),(0,0)] D [] [16385] [] [] [((0,0),(1,0))]
DISCARD 16384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16385 [(0,0)] HALF_D_PLUS_2 [16383] [] [] [] []
IDLE 16386 [(0,0)] 126 [] [] [] [] []
INJECT_T 16387 [(0,1)] D [] [] [] [] []
MERGE 16388 [(0,1),(0,0)] D [] [16390] [] [] [((0,0),(0,1))]
DISCARD 16389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16390 [(0,0)] HALF_D_PLUS_2 [16388] [] [] [] []
IDLE 16391 [(0,0)] 122 [] [] [] [] []
INJECT_T 16392 [(1,0)] D [] [] [] [] []
MERGE 16393 [(1,0),(0,0)] D [] [16395] [] [] [((0,0),(1,0))]
DISCARD 16394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16395 [(0,0)] HALF_D_PLUS_2 [16393] [] [] [] []
IDLE 16396 [(0,0)] 24 [] [] [] [] []
INJECT_T 16397 [(0,1)] D [] [] [] [] []
MERGE 16398 [(0,1),(0,0)] D [] [16400] [] [] [((0,0),(0,1))]
DISCARD 16399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16400 [(0,0)] HALF_D_PLUS_2 [16398] [] [] [] []
IDLE 16401 [(0,0)] 32 [] [] [] [] []
INJECT_T 16402 [(1,0)] D [] [] [] [] []
MERGE 16403 [(1,0),(0,0)] D [] [16405] [] [] [((0,0),(1,0))]
DISCARD 16404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16405 [(0,0)] HALF_D_PLUS_2 [16403] [] [] [] []
IDLE 16406 [(0,0)] 42 [] [] [] [] []
INJECT_T 16407 [(0,1)] D [] [] [] [] []
MERGE 16408 [(0,1),(0,0)] D [] [16410] [] [] [((0,0),(0,1))]
DISCARD 16409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16410 [(0,0)] HALF_D_PLUS_2 [16408] [] [] [] []
IDLE 16411 [(0,0)] 110 [] [] [] [] []
INJECT_T 16412 [(1,0)] D [] [] [] [] []
MERGE 16413 [(1,0),(0,0)] D [] [16415] [] [] [((0,0),(1,0))]
DISCARD 16414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16415 [(0,0)] HALF_D_PLUS_2 [16413] [] [] [] []
IDLE 16416 [(0,0)] 183 [] [] [] [] []
INJECT_T 16417 [(0,1)] D [] [] [] [] []
MERGE 16418 [(0,1),(0,0)] D [] [16420] [] [] [((0,0),(0,1))]
DISCARD 16419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16420 [(0,0)] HALF_D_PLUS_2 [16418] [] [] [] []
IDLE 16421 [(0,0)] 84 [] [] [] [] []
INJECT_T 16422 [(1,0)] D [] [] [] [] []
MERGE 16423 [(1,0),(0,0)] D [] [16425] [] [] [((0,0),(1,0))]
DISCARD 16424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16425 [(0,0)] HALF_D_PLUS_2 [16423] [] [] [] []
IDLE 16426 [(0,0)] 23 [] [] [] [] []
INJECT_T 16427 [(0,1)] D [] [] [] [] []
MERGE 16428 [(0,1),(0,0)] D [] [16430] [] [] [((0,0),(0,1))]
DISCARD 16429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16430 [(0,0)] HALF_D_PLUS_2 [16428] [] [] [] []
IDLE 16431 [(0,0)] 6 [] [] [] [] []
INJECT_T 16432 [(1,0)] D [] [] [] [] []
MERGE 16433 [(1,0),(0,0)] D [] [16435] [] [] [((0,0),(1,0))]
DISCARD 16434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16435 [(0,0)] HALF_D_PLUS_2 [16433] [] [] [] []
IDLE 16436 [(0,0)] 44 [] [] [] [] []
INJECT_T 16437 [(0,1)] D [] [] [] [] []
MERGE 16438 [(0,1),(0,0)] D [] [16440] [] [] [((0,0),(0,1))]
DISCARD 16439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16440 [(0,0)] HALF_D_PLUS_2 [16438] [] [] [] []
IDLE 16441 [(0,0)] 113 [] [] [] [] []
INJECT_T 16442 [(1,0)] D [] [] [] [] []
MERGE 16443 [(1,0),(0,0)] D [] [16445] [] [] [((0,0),(1,0))]
DISCARD 16444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16445 [(0,0)] HALF_D_PLUS_2 [16443] [] [] [] []
IDLE 16446 [(0,0)] 182 [] [] [] [] []
INJECT_T 16447 [(0,1)] D [] [] [] [] []
MERGE 16448 [(0,1),(0,0)] D [] [16450] [] [] [((0,0),(0,1))]
DISCARD 16449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16450 [(0,0)] HALF_D_PLUS_2 [16448] [] [] [] []
IDLE 16451 [(0,0)] 13 [] [] [] [] []
INJECT_T 16452 [(1,0)] D [] [] [] [] []
MERGE 16453 [(1,0),(0,0)] D [] [16455] [] [] [((0,0),(1,0))]
DISCARD 16454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16455 [(0,0)] HALF_D_PLUS_2 [16453] [] [] [] []
IDLE 16456 [(0,0)] 156 [] [] [] [] []
INJECT_T 16457 [(0,1)] D [] [] [] [] []
MERGE 16458 [(0,1),(0,0)] D [] [16460] [] [] [((0,0),(0,1))]
DISCARD 16459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16460 [(0,0)] HALF_D_PLUS_2 [16458] [] [] [] []
IDLE 16461 [(0,0)] 102 [] [] [] [] []
INJECT_T 16462 [(1,0)] D [] [] [] [] []
MERGE 16463 [(1,0),(0,0)] D [] [16465] [] [] [((0,0),(1,0))]
DISCARD 16464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16465 [(0,0)] HALF_D_PLUS_2 [16463] [] [] [] []
IDLE 16466 [(0,0)] 90 [] [] [] [] []
INJECT_T 16467 [(0,1)] D [] [] [] [] []
MERGE 16468 [(0,1),(0,0)] D [] [16470] [] [] [((0,0),(0,1))]
DISCARD 16469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16470 [(0,0)] HALF_D_PLUS_2 [16468] [] [] [] []
IDLE 16471 [(0,0)] 67 [] [] [] [] []
INJECT_T 16472 [(1,0)] D [] [] [] [] []
MERGE 16473 [(1,0),(0,0)] D [] [16475] [] [] [((0,0),(1,0))]
DISCARD 16474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16475 [(0,0)] HALF_D_PLUS_2 [16473] [] [] [] []
IDLE 16476 [(0,0)] 194 [] [] [] [] []
INJECT_T 16477 [(0,1)] D [] [] [] [] []
MERGE 16478 [(0,1),(0,0)] D [] [16480] [] [] [((0,0),(0,1))]
DISCARD 16479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16480 [(0,0)] HALF_D_PLUS_2 [16478] [] [] [] []
IDLE 16481 [(0,0)] 78 [] [] [] [] []
INJECT_T 16482 [(1,0)] D [] [] [] [] []
MERGE 16483 [(1,0),(0,0)] D [] [16485] [] [] [((0,0),(1,0))]
DISCARD 16484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16485 [(0,0)] HALF_D_PLUS_2 [16483] [] [] [] []
IDLE 16486 [(0,0)] 65 [] [] [] [] []
INJECT_T 16487 [(0,1)] D [] [] [] [] []
MERGE 16488 [(0,1),(0,0)] D [] [16490] [] [] [((0,0),(0,1))]
DISCARD 16489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16490 [(0,0)] HALF_D_PLUS_2 [16488] [] [] [] []
IDLE 16491 [(0,0)] 88 [] [] [] [] []
INJECT_T 16492 [(1,0)] D [] [] [] [] []
MERGE 16493 [(1,0),(0,0)] D [] [16495] [] [] [((0,0),(1,0))]
DISCARD 16494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16495 [(0,0)] HALF_D_PLUS_2 [16493] [] [] [] []
IDLE 16496 [(0,0)] 119 [] [] [] [] []
INJECT_T 16497 [(0,1)] D [] [] [] [] []
MERGE 16498 [(0,1),(0,0)] D [] [16500] [] [] [((0,0),(0,1))]
DISCARD 16499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16500 [(0,0)] HALF_D_PLUS_2 [16498] [] [] [] []
IDLE 16501 [(0,0)] 49 [] [] [] [] []
INJECT_T 16502 [(1,0)] D [] [] [] [] []
MERGE 16503 [(1,0),(0,0)] D [] [16505] [] [] [((0,0),(1,0))]
DISCARD 16504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16505 [(0,0)] HALF_D_PLUS_2 [16503] [] [] [] []
IDLE 16506 [(0,0)] 40 [] [] [] [] []
INJECT_T 16507 [(0,1)] D [] [] [] [] []
MERGE 16508 [(0,1),(0,0)] D [] [16510] [] [] [((0,0),(0,1))]
DISCARD 16509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16510 [(0,0)] HALF_D_PLUS_2 [16508] [] [] [] []
IDLE 16511 [(0,0)] 174 [] [] [] [] []
INJECT_T 16512 [(1,0)] D [] [] [] [] []
MERGE 16513 [(1,0),(0,0)] D [] [16515] [] [] [((0,0),(1,0))]
DISCARD 16514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16515 [(0,0)] HALF_D_PLUS_2 [16513] [] [] [] []
IDLE 16516 [(0,0)] 92 [] [] [] [] []
INJECT_T 16517 [(0,1)] D [] [] [] [] []
MERGE 16518 [(0,1),(0,0)] D [] [16520] [] [] [((0,0),(0,1))]
DISCARD 16519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16520 [(0,0)] HALF_D_PLUS_2 [16518] [] [] [] []
IDLE 16521 [(0,0)] 89 [] [] [] [] []
INJECT_T 16522 [(1,0)] D [] [] [] [] []
MERGE 16523 [(1,0),(0,0)] D [] [16525] [] [] [((0,0),(1,0))]
DISCARD 16524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16525 [(0,0)] HALF_D_PLUS_2 [16523] [] [] [] []
IDLE 16526 [(0,0)] 49 [] [] [] [] []
INJECT_T 16527 [(0,1)] D [] [] [] [] []
MERGE 16528 [(0,1),(0,0)] D [] [16530] [] [] [((0,0),(0,1))]
DISCARD 16529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16530 [(0,0)] HALF_D_PLUS_2 [16528] [] [] [] []
IDLE 16531 [(0,0)] 194 [] [] [] [] []
INJECT_T 16532 [(1,0)] D [] [] [] [] []
MERGE 16533 [(1,0),(0,0)] D [] [16535] [] [] [((0,0),(1,0))]
DISCARD 16534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16535 [(0,0)] HALF_D_PLUS_2 [16533] [] [] [] []
IDLE 16536 [(0,0)] 144 [] [] [] [] []
INJECT_T 16537 [(0,1)] D [] [] [] [] []
MERGE 16538 [(0,1),(0,0)] D [] [16540] [] [] [((0,0),(0,1))]
DISCARD 16539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16540 [(0,0)] HALF_D_PLUS_2 [16538] [] [] [] []
IDLE 16541 [(0,0)] 192 [] [] [] [] []
INJECT_T 16542 [(1,0)] D [] [] [] [] []
MERGE 16543 [(1,0),(0,0)] D [] [16545] [] [] [((0,0),(1,0))]
DISCARD 16544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16545 [(0,0)] HALF_D_PLUS_2 [16543] [] [] [] []
IDLE 16546 [(0,0)] 37 [] [] [] [] []
INJECT_T 16547 [(0,1)] D [] [] [] [] []
MERGE 16548 [(0,1),(0,0)] D [] [16550] [] [] [((0,0),(0,1))]
DISCARD 16549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16550 [(0,0)] HALF_D_PLUS_2 [16548] [] [] [] []
IDLE 16551 [(0,0)] 6 [] [] [] [] []
INJECT_T 16552 [(1,0)] D [] [] [] [] []
MERGE 16553 [(1,0),(0,0)] D [] [16555] [] [] [((0,0),(1,0))]
DISCARD 16554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16555 [(0,0)] HALF_D_PLUS_2 [16553] [] [] [] []
IDLE 16556 [(0,0)] 178 [] [] [] [] []
INJECT_T 16557 [(0,1)] D [] [] [] [] []
MERGE 16558 [(0,1),(0,0)] D [] [16560] [] [] [((0,0),(0,1))]
DISCARD 16559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16560 [(0,0)] HALF_D_PLUS_2 [16558] [] [] [] []
IDLE 16561 [(0,0)] 167 [] [] [] [] []
INJECT_T 16562 [(1,0)] D [] [] [] [] []
MERGE 16563 [(1,0),(0,0)] D [] [16565] [] [] [((0,0),(1,0))]
DISCARD 16564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16565 [(0,0)] HALF_D_PLUS_2 [16563] [] [] [] []
IDLE 16566 [(0,0)] 180 [] [] [] [] []
INJECT_T 16567 [(0,1)] D [] [] [] [] []
MERGE 16568 [(0,1),(0,0)] D [] [16570] [] [] [((0,0),(0,1))]
DISCARD 16569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16570 [(0,0)] HALF_D_PLUS_2 [16568] [] [] [] []
IDLE 16571 [(0,0)] 55 [] [] [] [] []
INJECT_T 16572 [(1,0)] D [] [] [] [] []
MERGE 16573 [(1,0),(0,0)] D [] [16575] [] [] [((0,0),(1,0))]
DISCARD 16574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16575 [(0,0)] HALF_D_PLUS_2 [16573] [] [] [] []
IDLE 16576 [(0,0)] 154 [] [] [] [] []
INJECT_T 16577 [(0,1)] D [] [] [] [] []
MERGE 16578 [(0,1),(0,0)] D [] [16580] [] [] [((0,0),(0,1))]
DISCARD 16579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16580 [(0,0)] HALF_D_PLUS_2 [16578] [] [] [] []
IDLE 16581 [(0,0)] 8 [] [] [] [] []
INJECT_T 16582 [(1,0)] D [] [] [] [] []
MERGE 16583 [(1,0),(0,0)] D [] [16585] [] [] [((0,0),(1,0))]
DISCARD 16584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16585 [(0,0)] HALF_D_PLUS_2 [16583] [] [] [] []
IDLE 16586 [(0,0)] 178 [] [] [] [] []
INJECT_T 16587 [(0,1)] D [] [] [] [] []
MERGE 16588 [(0,1),(0,0)] D [] [16590] [] [] [((0,0),(0,1))]
DISCARD 16589 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16590 [(0,0)] HALF_D_PLUS_2 [16588] [] [] [] []
IDLE 16591 [(0,0)] 198 [] [] [] [] []
INJECT_T 16592 [(1,0)] D [] [] [] [] []
MERGE 16593 [(1,0),(0,0)] D [] [16595] [] [] [((0,0),(1,0))]
DISCARD 16594 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16595 [(0,0)] HALF_D_PLUS_2 [16593] [] [] [] []
IDLE 16596 [(0,0)] 60 [] [] [] [] []
INJECT_T 16597 [(0,1)] D [] [] [] [] []
MERGE 16598 [(0,1),(0,0)] D [] [16600] [] [] [((0,0),(0,1))]
DISCARD 16599 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16600 [(0,0)] HALF_D_PLUS_2 [16598] [] [] [] []
IDLE 16601 [(0,0)] 72 [] [] [] [] []
INJECT_T 16602 [(1,0)] D [] [] [] [] []
MERGE 16603 [(1,0),(0,0)] D [] [16605] [] [] [((0,0),(1,0))]
DISCARD 16604 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16605 [(0,0)] HALF_D_PLUS_2 [16603] [] [] [] []
IDLE 16606 [(0,0)] 10 [] [] [] [] []
INJECT_T 16607 [(0,1)] D [] [] [] [] []
MERGE 16608 [(0,1),(0,0)] D [] [16610] [] [] [((0,0),(0,1))]
DISCARD 16609 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16610 [(0,0)] HALF_D_PLUS_2 [16608] [] [] [] []
IDLE 16611 [(0,0)] 101 [] [] [] [] []
INJECT_T 16612 [(1,0)] D [] [] [] [] []
MERGE 16613 [(1,0),(0,0)] D [] [16615] [] [] [((0,0),(1,0))]
DISCARD 16614 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16615 [(0,0)] HALF_D_PLUS_2 [16613] [] [] [] []
IDLE 16616 [(0,0)] 182 [] [] [] [] []
INJECT_T 16617 [(0,1)] D [] [] [] [] []
MERGE 16618 [(0,1),(0,0)] D [] [16620] [] [] [((0,0),(0,1))]
DISCARD 16619 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16620 [(0,0)] HALF_D_PLUS_2 [16618] [] [] [] []
IDLE 16621 [(0,0)] 100 [] [] [] [] []
INJECT_T 16622 [(1,0)] D [] [] [] [] []
MERGE 16623 [(1,0),(0,0)] D [] [16625] [] [] [((0,0),(1,0))]
DISCARD 16624 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16625 [(0,0)] HALF_D_PLUS_2 [16623] [] [] [] []
IDLE 16626 [(0,0)] 115 [] [] [] [] []
INJECT_T 16627 [(0,1)] D [] [] [] [] []
MERGE 16628 [(0,1),(0,0)] D [] [16630] [] [] [((0,0),(0,1))]
DISCARD 16629 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16630 [(0,0)] HALF_D_PLUS_2 [16628] [] [] [] []
IDLE 16631 [(0,0)] 181 [] [] [] [] []
INJECT_T 16632 [(1,0)] D [] [] [] [] []
MERGE 16633 [(1,0),(0,0)] D [] [16635] [] [] [((0,0),(1,0))]
DISCARD 16634 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16635 [(0,0)] HALF_D_PLUS_2 [16633] [] [] [] []
IDLE 16636 [(0,0)] 8 [] [] [] [] []
INJECT_T 16637 [(0,1)] D [] [] [] [] []
MERGE 16638 [(0,1),(0,0)] D [] [16640] [] [] [((0,0),(0,1))]
DISCARD 16639 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16640 [(0,0)] HALF_D_PLUS_2 [16638] [] [] [] []
IDLE 16641 [(0,0)] 76 [] [] [] [] []
INJECT_T 16642 [(1,0)] D [] [] [] [] []
MERGE 16643 [(1,0),(0,0)] D [] [16645] [] [] [((0,0),(1,0))]
DISCARD 16644 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16645 [(0,0)] HALF_D_PLUS_2 [16643] [] [] [] []
IDLE 16646 [(0,0)] 155 [] [] [] [] []
INJECT_T 16647 [(0,1)] D [] [] [] [] []
MERGE 16648 [(0,1),(0,0)] D [] [16650] [] [] [((0,0),(0,1))]
DISCARD 16649 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16650 [(0,0)] HALF_D_PLUS_2 [16648] [] [] [] []
IDLE 16651 [(0,0)] 129 [] [] [] [] []
INJECT_T 16652 [(1,0)] D [] [] [] [] []
MERGE 16653 [(1,0),(0,0)] D [] [16655] [] [] [((0,0),(1,0))]
DISCARD 16654 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16655 [(0,0)] HALF_D_PLUS_2 [16653] [] [] [] []
IDLE 16656 [(0,0)] 64 [] [] [] [] []
INJECT_T 16657 [(0,1)] D [] [] [] [] []
MERGE 16658 [(0,1),(0,0)] D [] [16660] [] [] [((0,0),(0,1))]
DISCARD 16659 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16660 [(0,0)] HALF_D_PLUS_2 [16658] [] [] [] []
IDLE 16661 [(0,0)] 105 [] [] [] [] []
INJECT_T 16662 [(1,0)] D [] [] [] [] []
MERGE 16663 [(1,0),(0,0)] D [] [16665] [] [] [((0,0),(1,0))]
DISCARD 16664 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16665 [(0,0)] HALF_D_PLUS_2 [16663] [] [] [] []
IDLE 16666 [(0,0)] 191 [] [] [] [] []
INJECT_T 16667 [(0,1)] D [] [] [] [] []
MERGE 16668 [(0,1),(0,0)] D [] [16670] [] [] [((0,0),(0,1))]
DISCARD 16669 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16670 [(0,0)] HALF_D_PLUS_2 [16668] [] [] [] []
IDLE 16671 [(0,0)] 173 [] [] [] [] []
INJECT_T 16672 [(1,0)] D [] [] [] [] []
MERGE 16673 [(1,0),(0,0)] D [] [16675] [] [] [((0,0),(1,0))]
DISCARD 16674 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16675 [(0,0)] HALF_D_PLUS_2 [16673] [] [] [] []
IDLE 16676 [(0,0)] 197 [] [] [] [] []
INJECT_T 16677 [(0,1)] D [] [] [] [] []
MERGE 16678 [(0,1),(0,0)] D [] [16680] [] [] [((0,0),(0,1))]
DISCARD 16679 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16680 [(0,0)] HALF_D_PLUS_2 [16678] [] [] [] []
IDLE 16681 [(0,0)] 13 [] [] [] [] []
INJECT_T 16682 [(1,0)] D [] [] [] [] []
MERGE 16683 [(1,0),(0,0)] D [] [16685] [] [] [((0,0),(1,0))]
DISCARD 16684 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16685 [(0,0)] HALF_D_PLUS_2 [16683] [] [] [] []
IDLE 16686 [(0,0)] 121 [] [] [] [] []
INJECT_T 16687 [(0,1)] D [] [] [] [] []
MERGE 16688 [(0,1),(0,0)] D [] [16690] [] [] [((0,0),(0,1))]
DISCARD 16689 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16690 [(0,0)] HALF_D_PLUS_2 [16688] [] [] [] []
IDLE 16691 [(0,0)] 195 [] [] [] [] []
INJECT_T 16692 [(1,0)] D [] [] [] [] []
MERGE 16693 [(1,0),(0,0)] D [] [16695] [] [] [((0,0),(1,0))]
DISCARD 16694 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16695 [(0,0)] HALF_D_PLUS_2 [16693] [] [] [] []
IDLE 16696 [(0,0)] 182 [] [] [] [] []
INJECT_T 16697 [(0,1)] D [] [] [] [] []
MERGE 16698 [(0,1),(0,0)] D [] [16700] [] [] [((0,0),(0,1))]
DISCARD 16699 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16700 [(0,0)] HALF_D_PLUS_2 [16698] [] [] [] []
IDLE 16701 [(0,0)] 122 [] [] [] [] []
INJECT_T 16702 [(1,0)] D [] [] [] [] []
MERGE 16703 [(1,0),(0,0)] D [] [16705] [] [] [((0,0),(1,0))]
DISCARD 16704 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16705 [(0,0)] HALF_D_PLUS_2 [16703] [] [] [] []
IDLE 16706 [(0,0)] 71 [] [] [] [] []
INJECT_T 16707 [(0,1)] D [] [] [] [] []
MERGE 16708 [(0,1),(0,0)] D [] [16710] [] [] [((0,0),(0,1))]
DISCARD 16709 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16710 [(0,0)] HALF_D_PLUS_2 [16708] [] [] [] []
IDLE 16711 [(0,0)] 9 [] [] [] [] []
INJECT_T 16712 [(1,0)] D [] [] [] [] []
MERGE 16713 [(1,0),(0,0)] D [] [16715] [] [] [((0,0),(1,0))]
DISCARD 16714 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16715 [(0,0)] HALF_D_PLUS_2 [16713] [] [] [] []
IDLE 16716 [(0,0)] 55 [] [] [] [] []
INJECT_T 16717 [(0,1)] D [] [] [] [] []
MERGE 16718 [(0,1),(0,0)] D [] [16720] [] [] [((0,0),(0,1))]
DISCARD 16719 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16720 [(0,0)] HALF_D_PLUS_2 [16718] [] [] [] []
IDLE 16721 [(0,0)] 149 [] [] [] [] []
INJECT_T 16722 [(1,0)] D [] [] [] [] []
MERGE 16723 [(1,0),(0,0)] D [] [16725] [] [] [((0,0),(1,0))]
DISCARD 16724 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16725 [(0,0)] HALF_D_PLUS_2 [16723] [] [] [] []
IDLE 16726 [(0,0)] 146 [] [] [] [] []
INJECT_T 16727 [(0,1)] D [] [] [] [] []
MERGE 16728 [(0,1),(0,0)] D [] [16730] [] [] [((0,0),(0,1))]
DISCARD 16729 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16730 [(0,0)] HALF_D_PLUS_2 [16728] [] [] [] []
IDLE 16731 [(0,0)] 46 [] [] [] [] []
INJECT_T 16732 [(1,0)] D [] [] [] [] []
MERGE 16733 [(1,0),(0,0)] D [] [16735] [] [] [((0,0),(1,0))]
DISCARD 16734 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16735 [(0,0)] HALF_D_PLUS_2 [16733] [] [] [] []
IDLE 16736 [(0,0)] 112 [] [] [] [] []
INJECT_T 16737 [(0,1)] D [] [] [] [] []
MERGE 16738 [(0,1),(0,0)] D [] [16740] [] [] [((0,0),(0,1))]
DISCARD 16739 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16740 [(0,0)] HALF_D_PLUS_2 [16738] [] [] [] []
IDLE 16741 [(0,0)] 148 [] [] [] [] []
INJECT_T 16742 [(1,0)] D [] [] [] [] []
MERGE 16743 [(1,0),(0,0)] D [] [16745] [] [] [((0,0),(1,0))]
DISCARD 16744 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16745 [(0,0)] HALF_D_PLUS_2 [16743] [] [] [] []
IDLE 16746 [(0,0)] 4 [] [] [] [] []
INJECT_T 16747 [(0,1)] D [] [] [] [] []
MERGE 16748 [(0,1),(0,0)] D [] [16750] [] [] [((0,0),(0,1))]
DISCARD 16749 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16750 [(0,0)] HALF_D_PLUS_2 [16748] [] [] [] []
IDLE 16751 [(0,0)] 47 [] [] [] [] []
INJECT_T 16752 [(1,0)] D [] [] [] [] []
MERGE 16753 [(1,0),(0,0)] D [] [16755] [] [] [((0,0),(1,0))]
DISCARD 16754 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16755 [(0,0)] HALF_D_PLUS_2 [16753] [] [] [] []
IDLE 16756 [(0,0)] 70 [] [] [] [] []
INJECT_T 16757 [(0,1)] D [] [] [] [] []
MERGE 16758 [(0,1),(0,0)] D [] [16760] [] [] [((0,0),(0,1))]
DISCARD 16759 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16760 [(0,0)] HALF_D_PLUS_2 [16758] [] [] [] []
IDLE 16761 [(0,0)] 186 [] [] [] [] []
INJECT_T 16762 [(1,0)] D [] [] [] [] []
MERGE 16763 [(1,0),(0,0)] D [] [16765] [] [] [((0,0),(1,0))]
DISCARD 16764 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16765 [(0,0)] HALF_D_PLUS_2 [16763] [] [] [] []
IDLE 16766 [(0,0)] 1 [] [] [] [] []
INJECT_T 16767 [(0,1)] D [] [] [] [] []
MERGE 16768 [(0,1),(0,0)] D [] [16770] [] [] [((0,0),(0,1))]
DISCARD 16769 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16770 [(0,0)] HALF_D_PLUS_2 [16768] [] [] [] []
IDLE 16771 [(0,0)] 16 [] [] [] [] []
INJECT_T 16772 [(1,0)] D [] [] [] [] []
MERGE 16773 [(1,0),(0,0)] D [] [16775] [] [] [((0,0),(1,0))]
DISCARD 16774 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16775 [(0,0)] HALF_D_PLUS_2 [16773] [] [] [] []
IDLE 16776 [(0,0)] 62 [] [] [] [] []
INJECT_T 16777 [(0,1)] D [] [] [] [] []
MERGE 16778 [(0,1),(0,0)] D [] [16780] [] [] [((0,0),(0,1))]
DISCARD 16779 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16780 [(0,0)] HALF_D_PLUS_2 [16778] [] [] [] []
IDLE 16781 [(0,0)] 188 [] [] [] [] []
INJECT_T 16782 [(1,0)] D [] [] [] [] []
MERGE 16783 [(1,0),(0,0)] D [] [16785] [] [] [((0,0),(1,0))]
DISCARD 16784 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16785 [(0,0)] HALF_D_PLUS_2 [16783] [] [] [] []
IDLE 16786 [(0,0)] 94 [] [] [] [] []
INJECT_T 16787 [(0,1)] D [] [] [] [] []
MERGE 16788 [(0,1),(0,0)] D [] [16790] [] [] [((0,0),(0,1))]
DISCARD 16789 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16790 [(0,0)] HALF_D_PLUS_2 [16788] [] [] [] []
IDLE 16791 [(0,0)] 35 [] [] [] [] []
INJECT_T 16792 [(1,0)] D [] [] [] [] []
MERGE 16793 [(1,0),(0,0)] D [] [16795] [] [] [((0,0),(1,0))]
DISCARD 16794 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16795 [(0,0)] HALF_D_PLUS_2 [16793] [] [] [] []
IDLE 16796 [(0,0)] 72 [] [] [] [] []
INJECT_T 16797 [(0,1)] D [] [] [] [] []
MERGE 16798 [(0,1),(0,0)] D [] [16800] [] [] [((0,0),(0,1))]
DISCARD 16799 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16800 [(0,0)] HALF_D_PLUS_2 [16798] [] [] [] []
IDLE 16801 [(0,0)] 127 [] [] [] [] []
INJECT_T 16802 [(1,0)] D [] [] [] [] []
MERGE 16803 [(1,0),(0,0)] D [] [16805] [] [] [((0,0),(1,0))]
DISCARD 16804 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16805 [(0,0)] HALF_D_PLUS_2 [16803] [] [] [] []
IDLE 16806 [(0,0)] 105 [] [] [] [] []
INJECT_T 16807 [(0,1)] D [] [] [] [] []
MERGE 16808 [(0,1),(0,0)] D [] [16810] [] [] [((0,0),(0,1))]
DISCARD 16809 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16810 [(0,0)] HALF_D_PLUS_2 [16808] [] [] [] []
IDLE 16811 [(0,0)] 41 [] [] [] [] []
INJECT_T 16812 [(1,0)] D [] [] [] [] []
MERGE 16813 [(1,0),(0,0)] D [] [16815] [] [] [((0,0),(1,0))]
DISCARD 16814 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16815 [(0,0)] HALF_D_PLUS_2 [16813] [] [] [] []
IDLE 16816 [(0,0)] 5 [] [] [] [] []
INJECT_T 16817 [(0,1)] D [] [] [] [] []
MERGE 16818 [(0,1),(0,0)] D [] [16820] [] [] [((0,0),(0,1))]
DISCARD 16819 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16820 [(0,0)] HALF_D_PLUS_2 [16818] [] [] [] []
IDLE 16821 [(0,0)] 138 [] [] [] [] []
INJECT_T 16822 [(1,0)] D [] [] [] [] []
MERGE 16823 [(1,0),(0,0)] D [] [16825] [] [] [((0,0),(1,0))]
DISCARD 16824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16825 [(0,0)] HALF_D_PLUS_2 [16823] [] [] [] []
IDLE 16826 [(0,0)] 190 [] [] [] [] []
INJECT_T 16827 [(0,1)] D [] [] [] [] []
MERGE 16828 [(0,1),(0,0)] D [] [16830] [] [] [((0,0),(0,1))]
DISCARD 16829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16830 [(0,0)] HALF_D_PLUS_2 [16828] [] [] [] []
IDLE 16831 [(0,0)] 152 [] [] [] [] []
INJECT_T 16832 [(1,0)] D [] [] [] [] []
MERGE 16833 [(1,0),(0,0)] D [] [16835] [] [] [((0,0),(1,0))]
DISCARD 16834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16835 [(0,0)] HALF_D_PLUS_2 [16833] [] [] [] []
IDLE 16836 [(0,0)] 42 [] [] [] [] []
INJECT_T 16837 [(0,1)] D [] [] [] [] []
MERGE 16838 [(0,1),(0,0)] D [] [16840] [] [] [((0,0),(0,1))]
DISCARD 16839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16840 [(0,0)] HALF_D_PLUS_2 [16838] [] [] [] []
INJECT_T 16841 [(1,0)] D [] [] [] [] []
MERGE 16842 [(1,0),(0,0)] D [] [16844] [] [] [((0,0),(1,0))]
DISCARD 16843 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16844 [(0,0)] HALF_D_PLUS_2 [16842] [] [] [] []
IDLE 16845 [(0,0)] 16 [] [] [] [] []
INJECT_T 16846 [(0,1)] D [] [] [] [] []
MERGE 16847 [(0,1),(0,0)] D [] [16849] [] [] [((0,0),(0,1))]
DISCARD 16848 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16849 [(0,0)] HALF_D_PLUS_2 [16847] [] [] [] []
IDLE 16850 [(0,0)] 151 [] [] [] [] []
INJECT_T 16851 [(1,0)] D [] [] [] [] []
MERGE 16852 [(1,0),(0,0)] D [] [16854] [] [] [((0,0),(1,0))]
DISCARD 16853 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16854 [(0,0)] HALF_D_PLUS_2 [16852] [] [] [] []
IDLE 16855 [(0,0)] 121 [] [] [] [] []
INJECT_T 16856 [(0,1)] D [] [] [] [] []
MERGE 16857 [(0,1),(0,0)] D [] [16859] [] [] [((0,0),(0,1))]
DISCARD 16858 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16859 [(0,0)] HALF_D_PLUS_2 [16857] [] [] [] []
IDLE 16860 [(0,0)] 104 [] [] [] [] []
INJECT_T 16861 [(1,0)] D [] [] [] [] []
MERGE 16862 [(1,0),(0,0)] D [] [16864] [] [] [((0,0),(1,0))]
DISCARD 16863 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16864 [(0,0)] HALF_D_PLUS_2 [16862] [] [] [] []
IDLE 16865 [(0,0)] 134 [] [] [] [] []
INJECT_T 16866 [(0,1)] D [] [] [] [] []
MERGE 16867 [(0,1),(0,0)] D [] [16869] [] [] [((0,0),(0,1))]
DISCARD 16868 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16869 [(0,0)] HALF_D_PLUS_2 [16867] [] [] [] []
IDLE 16870 [(0,0)] 102 [] [] [] [] []
INJECT_T 16871 [(1,0)] D [] [] [] [] []
MERGE 16872 [(1,0),(0,0)] D [] [16874] [] [] [((0,0),(1,0))]
DISCARD 16873 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16874 [(0,0)] HALF_D_PLUS_2 [16872] [] [] [] []
IDLE 16875 [(0,0)] 64 [] [] [] [] []
INJECT_T 16876 [(0,1)] D [] [] [] [] []
MERGE 16877 [(0,1),(0,0)] D [] [16879] [] [] [((0,0),(0,1))]
DISCARD 16878 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16879 [(0,0)] HALF_D_PLUS_2 [16877] [] [] [] []
IDLE 16880 [(0,0)] 12 [] [] [] [] []
INJECT_T 16881 [(1,0)] D [] [] [] [] []
MERGE 16882 [(1,0),(0,0)] D [] [16884] [] [] [((0,0),(1,0))]
DISCARD 16883 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16884 [(0,0)] HALF_D_PLUS_2 [16882] [] [] [] []
IDLE 16885 [(0,0)] 184 [] [] [] [] []
INJECT_T 16886 [(0,1)] D [] [] [] [] []
MERGE 16887 [(0,1),(0,0)] D [] [16889] [] [] [((0,0),(0,1))]
DISCARD 16888 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16889 [(0,0)] HALF_D_PLUS_2 [16887] [] [] [] []
IDLE 16890 [(0,0)] 121 [] [] [] [] []
INJECT_T 16891 [(1,0)] D [] [] [] [] []
MERGE 16892 [(1,0),(0,0)] D [] [16894] [] [] [((0,0),(1,0))]
DISCARD 16893 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16894 [(0,0)] HALF_D_PLUS_2 [16892] [] [] [] []
IDLE 16895 [(0,0)] 31 [] [] [] [] []
INJECT_T 16896 [(0,1)] D [] [] [] [] []
MERGE 16897 [(0,1),(0,0)] D [] [16899] [] [] [((0,0),(0,1))]
DISCARD 16898 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16899 [(0,0)] HALF_D_PLUS_2 [16897] [] [] [] []
IDLE 16900 [(0,0)] 135 [] [] [] [] []
INJECT_T 16901 [(1,0)] D [] [] [] [] []
MERGE 16902 [(1,0),(0,0)] D [] [16904] [] [] [((0,0),(1,0))]
DISCARD 16903 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16904 [(0,0)] HALF_D_PLUS_2 [16902] [] [] [] []
IDLE 16905 [(0,0)] 34 [] [] [] [] []
INJECT_T 16906 [(0,1)] D [] [] [] [] []
MERGE 16907 [(0,1),(0,0)] D [] [16909] [] [] [((0,0),(0,1))]
DISCARD 16908 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16909 [(0,0)] HALF_D_PLUS_2 [16907] [] [] [] []
IDLE 16910 [(0,0)] 186 [] [] [] [] []
INJECT_T 16911 [(1,0)] D [] [] [] [] []
MERGE 16912 [(1,0),(0,0)] D [] [16914] [] [] [((0,0),(1,0))]
DISCARD 16913 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16914 [(0,0)] HALF_D_PLUS_2 [16912] [] [] [] []
IDLE 16915 [(0,0)] 169 [] [] [] [] []
INJECT_T 16916 [(0,1)] D [] [] [] [] []
MERGE 16917 [(0,1),(0,0)] D [] [16919] [] [] [((0,0),(0,1))]
DISCARD 16918 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16919 [(0,0)] HALF_D_PLUS_2 [16917] [] [] [] []
IDLE 16920 [(0,0)] 23 [] [] [] [] []
INJECT_T 16921 [(1,0)] D [] [] [] [] []
MERGE 16922 [(1,0),(0,0)] D [] [16924] [] [] [((0,0),(1,0))]
DISCARD 16923 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16924 [(0,0)] HALF_D_PLUS_2 [16922] [] [] [] []
IDLE 16925 [(0,0)] 90 [] [] [] [] []
INJECT_T 16926 [(0,1)] D [] [] [] [] []
MERGE 16927 [(0,1),(0,0)] D [] [16929] [] [] [((0,0),(0,1))]
DISCARD 16928 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16929 [(0,0)] HALF_D_PLUS_2 [16927] [] [] [] []
IDLE 16930 [(0,0)] 16 [] [] [] [] []
INJECT_T 16931 [(1,0)] D [] [] [] [] []
MERGE 16932 [(1,0),(0,0)] D [] [16934] [] [] [((0,0),(1,0))]
DISCARD 16933 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16934 [(0,0)] HALF_D_PLUS_2 [16932] [] [] [] []
IDLE 16935 [(0,0)] 112 [] [] [] [] []
INJECT_T 16936 [(0,1)] D [] [] [] [] []
MERGE 16937 [(0,1),(0,0)] D [] [16939] [] [] [((0,0),(0,1))]
DISCARD 16938 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16939 [(0,0)] HALF_D_PLUS_2 [16937] [] [] [] []
IDLE 16940 [(0,0)] 158 [] [] [] [] []
INJECT_T 16941 [(1,0)] D [] [] [] [] []
MERGE 16942 [(1,0),(0,0)] D [] [16944] [] [] [((0,0),(1,0))]
DISCARD 16943 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16944 [(0,0)] HALF_D_PLUS_2 [16942] [] [] [] []
IDLE 16945 [(0,0)] 154 [] [] [] [] []
INJECT_T 16946 [(0,1)] D [] [] [] [] []
MERGE 16947 [(0,1),(0,0)] D [] [16949] [] [] [((0,0),(0,1))]
DISCARD 16948 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16949 [(0,0)] HALF_D_PLUS_2 [16947] [] [] [] []
IDLE 16950 [(0,0)] 81 [] [] [] [] []
INJECT_T 16951 [(1,0)] D [] [] [] [] []
MERGE 16952 [(1,0),(0,0)] D [] [16954] [] [] [((0,0),(1,0))]
DISCARD 16953 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16954 [(0,0)] HALF_D_PLUS_2 [16952] [] [] [] []
IDLE 16955 [(0,0)] 95 [] [] [] [] []
INJECT_T 16956 [(0,1)] D [] [] [] [] []
MERGE 16957 [(0,1),(0,0)] D [] [16959] [] [] [((0,0),(0,1))]
DISCARD 16958 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16959 [(0,0)] HALF_D_PLUS_2 [16957] [] [] [] []
IDLE 16960 [(0,0)] 124 [] [] [] [] []
INJECT_T 16961 [(1,0)] D [] [] [] [] []
MERGE 16962 [(1,0),(0,0)] D [] [16964] [] [] [((0,0),(1,0))]
DISCARD 16963 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16964 [(0,0)] HALF_D_PLUS_2 [16962] [] [] [] []
IDLE 16965 [(0,0)] 178 [] [] [] [] []
INJECT_T 16966 [(0,1)] D [] [] [] [] []
MERGE 16967 [(0,1),(0,0)] D [] [16969] [] [] [((0,0),(0,1))]
DISCARD 16968 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16969 [(0,0)] HALF_D_PLUS_2 [16967] [] [] [] []
IDLE 16970 [(0,0)] 11 [] [] [] [] []
INJECT_T 16971 [(1,0)] D [] [] [] [] []
MERGE 16972 [(1,0),(0,0)] D [] [16974] [] [] [((0,0),(1,0))]
DISCARD 16973 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16974 [(0,0)] HALF_D_PLUS_2 [16972] [] [] [] []
IDLE 16975 [(0,0)] 45 [] [] [] [] []
INJECT_T 16976 [(0,1)] D [] [] [] [] []
MERGE 16977 [(0,1),(0,0)] D [] [16979] [] [] [((0,0),(0,1))]
DISCARD 16978 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16979 [(0,0)] HALF_D_PLUS_2 [16977] [] [] [] []
IDLE 16980 [(0,0)] 20 [] [] [] [] []
INJECT_T 16981 [(1,0)] D [] [] [] [] []
MERGE 16982 [(1,0),(0,0)] D [] [16984] [] [] [((0,0),(1,0))]
DISCARD 16983 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16984 [(0,0)] HALF_D_PLUS_2 [16982] [] [] [] []
IDLE 16985 [(0,0)] 98 [] [] [] [] []
INJECT_T 16986 [(0,1)] D [] [] [] [] []
MERGE 16987 [(0,1),(0,0)] D [] [16989] [] [] [((0,0),(0,1))]
DISCARD 16988 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16989 [(0,0)] HALF_D_PLUS_2 [16987] [] [] [] []
INJECT_T 16990 [(1,0)] D [] [] [] [] []
MERGE 16991 [(1,0),(0,0)] D [] [16993] [] [] [((0,0),(1,0))]
DISCARD 16992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 16993 [(0,0)] HALF_D_PLUS_2 [16991] [] [] [] []
IDLE 16994 [(0,0)] 34 [] [] [] [] []
INJECT_T 16995 [(0,1)] D [] [] [] [] []
MERGE 16996 [(0,1),(0,0)] D [] [16998] [] [] [((0,0),(0,1))]
DISCARD 16997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 16998 [(0,0)] HALF_D_PLUS_2 [16996] [] [] [] []
IDLE 16999 [(0,0)] 90 [] [] [] [] []
INJECT_T 17000 [(1,0)] D [] [] [] [] []
MERGE 17001 [(1,0),(0,0)] D [] [17003] [] [] [((0,0),(1,0))]
DISCARD 17002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17003 [(0,0)] HALF_D_PLUS_2 [17001] [] [] [] []
IDLE 17004 [(0,0)] 47 [] [] [] [] []
INJECT_T 17005 [(0,1)] D [] [] [] [] []
MERGE 17006 [(0,1),(0,0)] D [] [17008] [] [] [((0,0),(0,1))]
DISCARD 17007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17008 [(0,0)] HALF_D_PLUS_2 [17006] [] [] [] []
IDLE 17009 [(0,0)] 86 [] [] [] [] []
INJECT_T 17010 [(1,0)] D [] [] [] [] []
MERGE 17011 [(1,0),(0,0)] D [] [17013] [] [] [((0,0),(1,0))]
DISCARD 17012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17013 [(0,0)] HALF_D_PLUS_2 [17011] [] [] [] []
IDLE 17014 [(0,0)] 123 [] [] [] [] []
INJECT_T 17015 [(0,1)] D [] [] [] [] []
MERGE 17016 [(0,1),(0,0)] D [] [17018] [] [] [((0,0),(0,1))]
DISCARD 17017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17018 [(0,0)] HALF_D_PLUS_2 [17016] [] [] [] []
IDLE 17019 [(0,0)] 153 [] [] [] [] []
INJECT_T 17020 [(1,0)] D [] [] [] [] []
MERGE 17021 [(1,0),(0,0)] D [] [17023] [] [] [((0,0),(1,0))]
DISCARD 17022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17023 [(0,0)] HALF_D_PLUS_2 [17021] [] [] [] []
IDLE 17024 [(0,0)] 121 [] [] [] [] []
INJECT_T 17025 [(0,1)] D [] [] [] [] []
MERGE 17026 [(0,1),(0,0)] D [] [17028] [] [] [((0,0),(0,1))]
DISCARD 17027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17028 [(0,0)] HALF_D_PLUS_2 [17026] [] [] [] []
IDLE 17029 [(0,0)] 159 [] [] [] [] []
INJECT_T 17030 [(1,0)] D [] [] [] [] []
MERGE 17031 [(1,0),(0,0)] D [] [17033] [] [] [((0,0),(1,0))]
DISCARD 17032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17033 [(0,0)] HALF_D_PLUS_2 [17031] [] [] [] []
IDLE 17034 [(0,0)] 76 [] [] [] [] []
INJECT_T 17035 [(0,1)] D [] [] [] [] []
MERGE 17036 [(0,1),(0,0)] D [] [17038] [] [] [((0,0),(0,1))]
DISCARD 17037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17038 [(0,0)] HALF_D_PLUS_2 [17036] [] [] [] []
IDLE 17039 [(0,0)] 118 [] [] [] [] []
INJECT_T 17040 [(1,0)] D [] [] [] [] []
MERGE 17041 [(1,0),(0,0)] D [] [17043] [] [] [((0,0),(1,0))]
DISCARD 17042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17043 [(0,0)] HALF_D_PLUS_2 [17041] [] [] [] []
IDLE 17044 [(0,0)] 1 [] [] [] [] []
INJECT_T 17045 [(0,1)] D [] [] [] [] []
MERGE 17046 [(0,1),(0,0)] D [] [17048] [] [] [((0,0),(0,1))]
DISCARD 17047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17048 [(0,0)] HALF_D_PLUS_2 [17046] [] [] [] []
IDLE 17049 [(0,0)] 182 [] [] [] [] []
INJECT_T 17050 [(1,0)] D [] [] [] [] []
MERGE 17051 [(1,0),(0,0)] D [] [17053] [] [] [((0,0),(1,0))]
DISCARD 17052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17053 [(0,0)] HALF_D_PLUS_2 [17051] [] [] [] []
IDLE 17054 [(0,0)] 90 [] [] [] [] []
INJECT_T 17055 [(0,1)] D [] [] [] [] []
MERGE 17056 [(0,1),(0,0)] D [] [17058] [] [] [((0,0),(0,1))]
DISCARD 17057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17058 [(0,0)] HALF_D_PLUS_2 [17056] [] [] [] []
IDLE 17059 [(0,0)] 22 [] [] [] [] []
INJECT_T 17060 [(1,0)] D [] [] [] [] []
MERGE 17061 [(1,0),(0,0)] D [] [17063] [] [] [((0,0),(1,0))]
DISCARD 17062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17063 [(0,0)] HALF_D_PLUS_2 [17061] [] [] [] []
IDLE 17064 [(0,0)] 54 [] [] [] [] []
INJECT_T 17065 [(0,1)] D [] [] [] [] []
MERGE 17066 [(0,1),(0,0)] D [] [17068] [] [] [((0,0),(0,1))]
DISCARD 17067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17068 [(0,0)] HALF_D_PLUS_2 [17066] [] [] [] []
IDLE 17069 [(0,0)] 6 [] [] [] [] []
INJECT_T 17070 [(1,0)] D [] [] [] [] []
MERGE 17071 [(1,0),(0,0)] D [] [17073] [] [] [((0,0),(1,0))]
DISCARD 17072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17073 [(0,0)] HALF_D_PLUS_2 [17071] [] [] [] []
IDLE 17074 [(0,0)] 200 [] [] [] [] []
INJECT_T 17075 [(0,1)] D [] [] [] [] []
MERGE 17076 [(0,1),(0,0)] D [] [17078] [] [] [((0,0),(0,1))]
DISCARD 17077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17078 [(0,0)] HALF_D_PLUS_2 [17076] [] [] [] []
IDLE 17079 [(0,0)] 130 [] [] [] [] []
INJECT_T 17080 [(1,0)] D [] [] [] [] []
MERGE 17081 [(1,0),(0,0)] D [] [17083] [] [] [((0,0),(1,0))]
DISCARD 17082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17083 [(0,0)] HALF_D_PLUS_2 [17081] [] [] [] []
IDLE 17084 [(0,0)] 116 [] [] [] [] []
INJECT_T 17085 [(0,1)] D [] [] [] [] []
MERGE 17086 [(0,1),(0,0)] D [] [17088] [] [] [((0,0),(0,1))]
DISCARD 17087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17088 [(0,0)] HALF_D_PLUS_2 [17086] [] [] [] []
IDLE 17089 [(0,0)] 86 [] [] [] [] []
INJECT_T 17090 [(1,0)] D [] [] [] [] []
MERGE 17091 [(1,0),(0,0)] D [] [17093] [] [] [((0,0),(1,0))]
DISCARD 17092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17093 [(0,0)] HALF_D_PLUS_2 [17091] [] [] [] []
IDLE 17094 [(0,0)] 178 [] [] [] [] []
INJECT_T 17095 [(0,1)] D [] [] [] [] []
MERGE 17096 [(0,1),(0,0)] D [] [17098] [] [] [((0,0),(0,1))]
DISCARD 17097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17098 [(0,0)] HALF_D_PLUS_2 [17096] [] [] [] []
IDLE 17099 [(0,0)] 83 [] [] [] [] []
INJECT_T 17100 [(1,0)] D [] [] [] [] []
MERGE 17101 [(1,0),(0,0)] D [] [17103] [] [] [((0,0),(1,0))]
DISCARD 17102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17103 [(0,0)] HALF_D_PLUS_2 [17101] [] [] [] []
IDLE 17104 [(0,0)] 138 [] [] [] [] []
INJECT_T 17105 [(0,1)] D [] [] [] [] []
MERGE 17106 [(0,1),(0,0)] D [] [17108] [] [] [((0,0),(0,1))]
DISCARD 17107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17108 [(0,0)] HALF_D_PLUS_2 [17106] [] [] [] []
IDLE 17109 [(0,0)] 141 [] [] [] [] []
INJECT_T 17110 [(1,0)] D [] [] [] [] []
MERGE 17111 [(1,0),(0,0)] D [] [17113] [] [] [((0,0),(1,0))]
DISCARD 17112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17113 [(0,0)] HALF_D_PLUS_2 [17111] [] [] [] []
IDLE 17114 [(0,0)] 18 [] [] [] [] []
INJECT_T 17115 [(0,1)] D [] [] [] [] []
MERGE 17116 [(0,1),(0,0)] D [] [17118] [] [] [((0,0),(0,1))]
DISCARD 17117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17118 [(0,0)] HALF_D_PLUS_2 [17116] [] [] [] []
IDLE 17119 [(0,0)] 44 [] [] [] [] []
INJECT_T 17120 [(1,0)] D [] [] [] [] []
MERGE 17121 [(1,0),(0,0)] D [] [17123] [] [] [((0,0),(1,0))]
DISCARD 17122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17123 [(0,0)] HALF_D_PLUS_2 [17121] [] [] [] []
IDLE 17124 [(0,0)] 98 [] [] [] [] []
INJECT_T 17125 [(0,1)] D [] [] [] [] []
MERGE 17126 [(0,1),(0,0)] D [] [17128] [] [] [((0,0),(0,1))]
DISCARD 17127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17128 [(0,0)] HALF_D_PLUS_2 [17126] [] [] [] []
IDLE 17129 [(0,0)] 110 [] [] [] [] []
INJECT_T 17130 [(1,0)] D [] [] [] [] []
MERGE 17131 [(1,0),(0,0)] D [] [17133] [] [] [((0,0),(1,0))]
DISCARD 17132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17133 [(0,0)] HALF_D_PLUS_2 [17131] [] [] [] []
IDLE 17134 [(0,0)] 190 [] [] [] [] []
INJECT_T 17135 [(0,1)] D [] [] [] [] []
MERGE 17136 [(0,1),(0,0)] D [] [17138] [] [] [((0,0),(0,1))]
DISCARD 17137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17138 [(0,0)] HALF_D_PLUS_2 [17136] [] [] [] []
IDLE 17139 [(0,0)] 186 [] [] [] [] []
INJECT_T 17140 [(1,0)] D [] [] [] [] []
MERGE 17141 [(1,0),(0,0)] D [] [17143] [] [] [((0,0),(1,0))]
DISCARD 17142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17143 [(0,0)] HALF_D_PLUS_2 [17141] [] [] [] []
IDLE 17144 [(0,0)] 106 [] [] [] [] []
INJECT_T 17145 [(0,1)] D [] [] [] [] []
MERGE 17146 [(0,1),(0,0)] D [] [17148] [] [] [((0,0),(0,1))]
DISCARD 17147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17148 [(0,0)] HALF_D_PLUS_2 [17146] [] [] [] []
IDLE 17149 [(0,0)] 64 [] [] [] [] []
INJECT_T 17150 [(1,0)] D [] [] [] [] []
MERGE 17151 [(1,0),(0,0)] D [] [17153] [] [] [((0,0),(1,0))]
DISCARD 17152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17153 [(0,0)] HALF_D_PLUS_2 [17151] [] [] [] []
IDLE 17154 [(0,0)] 28 [] [] [] [] []
INJECT_T 17155 [(0,1)] D [] [] [] [] []
MERGE 17156 [(0,1),(0,0)] D [] [17158] [] [] [((0,0),(0,1))]
DISCARD 17157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17158 [(0,0)] HALF_D_PLUS_2 [17156] [] [] [] []
IDLE 17159 [(0,0)] 120 [] [] [] [] []
INJECT_T 17160 [(1,0)] D [] [] [] [] []
MERGE 17161 [(1,0),(0,0)] D [] [17163] [] [] [((0,0),(1,0))]
DISCARD 17162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17163 [(0,0)] HALF_D_PLUS_2 [17161] [] [] [] []
IDLE 17164 [(0,0)] 153 [] [] [] [] []
INJECT_T 17165 [(0,1)] D [] [] [] [] []
MERGE 17166 [(0,1),(0,0)] D [] [17168] [] [] [((0,0),(0,1))]
DISCARD 17167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17168 [(0,0)] HALF_D_PLUS_2 [17166] [] [] [] []
IDLE 17169 [(0,0)] 125 [] [] [] [] []
INJECT_T 17170 [(1,0)] D [] [] [] [] []
MERGE 17171 [(1,0),(0,0)] D [] [17173] [] [] [((0,0),(1,0))]
DISCARD 17172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17173 [(0,0)] HALF_D_PLUS_2 [17171] [] [] [] []
IDLE 17174 [(0,0)] 156 [] [] [] [] []
INJECT_T 17175 [(0,1)] D [] [] [] [] []
MERGE 17176 [(0,1),(0,0)] D [] [17178] [] [] [((0,0),(0,1))]
DISCARD 17177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17178 [(0,0)] HALF_D_PLUS_2 [17176] [] [] [] []
IDLE 17179 [(0,0)] 181 [] [] [] [] []
INJECT_T 17180 [(1,0)] D [] [] [] [] []
MERGE 17181 [(1,0),(0,0)] D [] [17183] [] [] [((0,0),(1,0))]
DISCARD 17182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17183 [(0,0)] HALF_D_PLUS_2 [17181] [] [] [] []
IDLE 17184 [(0,0)] 147 [] [] [] [] []
INJECT_T 17185 [(0,1)] D [] [] [] [] []
MERGE 17186 [(0,1),(0,0)] D [] [17188] [] [] [((0,0),(0,1))]
DISCARD 17187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17188 [(0,0)] HALF_D_PLUS_2 [17186] [] [] [] []
IDLE 17189 [(0,0)] 159 [] [] [] [] []
INJECT_T 17190 [(1,0)] D [] [] [] [] []
MERGE 17191 [(1,0),(0,0)] D [] [17193] [] [] [((0,0),(1,0))]
DISCARD 17192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17193 [(0,0)] HALF_D_PLUS_2 [17191] [] [] [] []
IDLE 17194 [(0,0)] 132 [] [] [] [] []
INJECT_T 17195 [(0,1)] D [] [] [] [] []
MERGE 17196 [(0,1),(0,0)] D [] [17198] [] [] [((0,0),(0,1))]
DISCARD 17197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17198 [(0,0)] HALF_D_PLUS_2 [17196] [] [] [] []
IDLE 17199 [(0,0)] 161 [] [] [] [] []
INJECT_T 17200 [(1,0)] D [] [] [] [] []
MERGE 17201 [(1,0),(0,0)] D [] [17203] [] [] [((0,0),(1,0))]
DISCARD 17202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17203 [(0,0)] HALF_D_PLUS_2 [17201] [] [] [] []
IDLE 17204 [(0,0)] 171 [] [] [] [] []
INJECT_T 17205 [(0,1)] D [] [] [] [] []
MERGE 17206 [(0,1),(0,0)] D [] [17208] [] [] [((0,0),(0,1))]
DISCARD 17207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17208 [(0,0)] HALF_D_PLUS_2 [17206] [] [] [] []
IDLE 17209 [(0,0)] 125 [] [] [] [] []
INJECT_T 17210 [(1,0)] D [] [] [] [] []
MERGE 17211 [(1,0),(0,0)] D [] [17213] [] [] [((0,0),(1,0))]
DISCARD 17212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17213 [(0,0)] HALF_D_PLUS_2 [17211] [] [] [] []
IDLE 17214 [(0,0)] 86 [] [] [] [] []
INJECT_T 17215 [(0,1)] D [] [] [] [] []
MERGE 17216 [(0,1),(0,0)] D [] [17218] [] [] [((0,0),(0,1))]
DISCARD 17217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17218 [(0,0)] HALF_D_PLUS_2 [17216] [] [] [] []
IDLE 17219 [(0,0)] 128 [] [] [] [] []
INJECT_T 17220 [(1,0)] D [] [] [] [] []
MERGE 17221 [(1,0),(0,0)] D [] [17223] [] [] [((0,0),(1,0))]
DISCARD 17222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17223 [(0,0)] HALF_D_PLUS_2 [17221] [] [] [] []
IDLE 17224 [(0,0)] 68 [] [] [] [] []
INJECT_T 17225 [(0,1)] D [] [] [] [] []
MERGE 17226 [(0,1),(0,0)] D [] [17228] [] [] [((0,0),(0,1))]
DISCARD 17227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17228 [(0,0)] HALF_D_PLUS_2 [17226] [] [] [] []
IDLE 17229 [(0,0)] 7 [] [] [] [] []
INJECT_T 17230 [(1,0)] D [] [] [] [] []
MERGE 17231 [(1,0),(0,0)] D [] [17233] [] [] [((0,0),(1,0))]
DISCARD 17232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17233 [(0,0)] HALF_D_PLUS_2 [17231] [] [] [] []
IDLE 17234 [(0,0)] 180 [] [] [] [] []
INJECT_T 17235 [(0,1)] D [] [] [] [] []
MERGE 17236 [(0,1),(0,0)] D [] [17238] [] [] [((0,0),(0,1))]
DISCARD 17237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17238 [(0,0)] HALF_D_PLUS_2 [17236] [] [] [] []
IDLE 17239 [(0,0)] 107 [] [] [] [] []
INJECT_T 17240 [(1,0)] D [] [] [] [] []
MERGE 17241 [(1,0),(0,0)] D [] [17243] [] [] [((0,0),(1,0))]
DISCARD 17242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17243 [(0,0)] HALF_D_PLUS_2 [17241] [] [] [] []
IDLE 17244 [(0,0)] 17 [] [] [] [] []
INJECT_T 17245 [(0,1)] D [] [] [] [] []
MERGE 17246 [(0,1),(0,0)] D [] [17248] [] [] [((0,0),(0,1))]
DISCARD 17247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17248 [(0,0)] HALF_D_PLUS_2 [17246] [] [] [] []
IDLE 17249 [(0,0)] 39 [] [] [] [] []
INJECT_T 17250 [(1,0)] D [] [] [] [] []
MERGE 17251 [(1,0),(0,0)] D [] [17253] [] [] [((0,0),(1,0))]
DISCARD 17252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17253 [(0,0)] HALF_D_PLUS_2 [17251] [] [] [] []
IDLE 17254 [(0,0)] 194 [] [] [] [] []
INJECT_T 17255 [(0,1)] D [] [] [] [] []
MERGE 17256 [(0,1),(0,0)] D [] [17258] [] [] [((0,0),(0,1))]
DISCARD 17257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17258 [(0,0)] HALF_D_PLUS_2 [17256] [] [] [] []
IDLE 17259 [(0,0)] 160 [] [] [] [] []
INJECT_T 17260 [(1,0)] D [] [] [] [] []
MERGE 17261 [(1,0),(0,0)] D [] [17263] [] [] [((0,0),(1,0))]
DISCARD 17262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17263 [(0,0)] HALF_D_PLUS_2 [17261] [] [] [] []
IDLE 17264 [(0,0)] 35 [] [] [] [] []
INJECT_T 17265 [(0,1)] D [] [] [] [] []
MERGE 17266 [(0,1),(0,0)] D [] [17268] [] [] [((0,0),(0,1))]
DISCARD 17267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17268 [(0,0)] HALF_D_PLUS_2 [17266] [] [] [] []
IDLE 17269 [(0,0)] 85 [] [] [] [] []
INJECT_T 17270 [(1,0)] D [] [] [] [] []
MERGE 17271 [(1,0),(0,0)] D [] [17273] [] [] [((0,0),(1,0))]
DISCARD 17272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17273 [(0,0)] HALF_D_PLUS_2 [17271] [] [] [] []
IDLE 17274 [(0,0)] 67 [] [] [] [] []
INJECT_T 17275 [(0,1)] D [] [] [] [] []
MERGE 17276 [(0,1),(0,0)] D [] [17278] [] [] [((0,0),(0,1))]
DISCARD 17277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17278 [(0,0)] HALF_D_PLUS_2 [17276] [] [] [] []
IDLE 17279 [(0,0)] 175 [] [] [] [] []
INJECT_T 17280 [(1,0)] D [] [] [] [] []
MERGE 17281 [(1,0),(0,0)] D [] [17283] [] [] [((0,0),(1,0))]
DISCARD 17282 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17283 [(0,0)] HALF_D_PLUS_2 [17281] [] [] [] []
IDLE 17284 [(0,0)] 161 [] [] [] [] []
INJECT_T 17285 [(0,1)] D [] [] [] [] []
MERGE 17286 [(0,1),(0,0)] D [] [17288] [] [] [((0,0),(0,1))]
DISCARD 17287 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17288 [(0,0)] HALF_D_PLUS_2 [17286] [] [] [] []
IDLE 17289 [(0,0)] 49 [] [] [] [] []
INJECT_T 17290 [(1,0)] D [] [] [] [] []
MERGE 17291 [(1,0),(0,0)] D [] [17293] [] [] [((0,0),(1,0))]
DISCARD 17292 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17293 [(0,0)] HALF_D_PLUS_2 [17291] [] [] [] []
IDLE 17294 [(0,0)] 25 [] [] [] [] []
INJECT_T 17295 [(0,1)] D [] [] [] [] []
MERGE 17296 [(0,1),(0,0)] D [] [17298] [] [] [((0,0),(0,1))]
DISCARD 17297 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17298 [(0,0)] HALF_D_PLUS_2 [17296] [] [] [] []
IDLE 17299 [(0,0)] 190 [] [] [] [] []
INJECT_T 17300 [(1,0)] D [] [] [] [] []
MERGE 17301 [(1,0),(0,0)] D [] [17303] [] [] [((0,0),(1,0))]
DISCARD 17302 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17303 [(0,0)] HALF_D_PLUS_2 [17301] [] [] [] []
IDLE 17304 [(0,0)] 74 [] [] [] [] []
INJECT_T 17305 [(0,1)] D [] [] [] [] []
MERGE 17306 [(0,1),(0,0)] D [] [17308] [] [] [((0,0),(0,1))]
DISCARD 17307 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17308 [(0,0)] HALF_D_PLUS_2 [17306] [] [] [] []
IDLE 17309 [(0,0)] 12 [] [] [] [] []
INJECT_T 17310 [(1,0)] D [] [] [] [] []
MERGE 17311 [(1,0),(0,0)] D [] [17313] [] [] [((0,0),(1,0))]
DISCARD 17312 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17313 [(0,0)] HALF_D_PLUS_2 [17311] [] [] [] []
IDLE 17314 [(0,0)] 130 [] [] [] [] []
INJECT_T 17315 [(0,1)] D [] [] [] [] []
MERGE 17316 [(0,1),(0,0)] D [] [17318] [] [] [((0,0),(0,1))]
DISCARD 17317 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17318 [(0,0)] HALF_D_PLUS_2 [17316] [] [] [] []
IDLE 17319 [(0,0)] 176 [] [] [] [] []
INJECT_T 17320 [(1,0)] D [] [] [] [] []
MERGE 17321 [(1,0),(0,0)] D [] [17323] [] [] [((0,0),(1,0))]
DISCARD 17322 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17323 [(0,0)] HALF_D_PLUS_2 [17321] [] [] [] []
IDLE 17324 [(0,0)] 66 [] [] [] [] []
INJECT_T 17325 [(0,1)] D [] [] [] [] []
MERGE 17326 [(0,1),(0,0)] D [] [17328] [] [] [((0,0),(0,1))]
DISCARD 17327 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17328 [(0,0)] HALF_D_PLUS_2 [17326] [] [] [] []
IDLE 17329 [(0,0)] 134 [] [] [] [] []
INJECT_T 17330 [(1,0)] D [] [] [] [] []
MERGE 17331 [(1,0),(0,0)] D [] [17333] [] [] [((0,0),(1,0))]
DISCARD 17332 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17333 [(0,0)] HALF_D_PLUS_2 [17331] [] [] [] []
IDLE 17334 [(0,0)] 169 [] [] [] [] []
INJECT_T 17335 [(0,1)] D [] [] [] [] []
MERGE 17336 [(0,1),(0,0)] D [] [17338] [] [] [((0,0),(0,1))]
DISCARD 17337 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17338 [(0,0)] HALF_D_PLUS_2 [17336] [] [] [] []
IDLE 17339 [(0,0)] 134 [] [] [] [] []
INJECT_T 17340 [(1,0)] D [] [] [] [] []
MERGE 17341 [(1,0),(0,0)] D [] [17343] [] [] [((0,0),(1,0))]
DISCARD 17342 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17343 [(0,0)] HALF_D_PLUS_2 [17341] [] [] [] []
IDLE 17344 [(0,0)] 59 [] [] [] [] []
INJECT_T 17345 [(0,1)] D [] [] [] [] []
MERGE 17346 [(0,1),(0,0)] D [] [17348] [] [] [((0,0),(0,1))]
DISCARD 17347 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17348 [(0,0)] HALF_D_PLUS_2 [17346] [] [] [] []
IDLE 17349 [(0,0)] 155 [] [] [] [] []
INJECT_T 17350 [(1,0)] D [] [] [] [] []
MERGE 17351 [(1,0),(0,0)] D [] [17353] [] [] [((0,0),(1,0))]
DISCARD 17352 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17353 [(0,0)] HALF_D_PLUS_2 [17351] [] [] [] []
IDLE 17354 [(0,0)] 118 [] [] [] [] []
INJECT_T 17355 [(0,1)] D [] [] [] [] []
MERGE 17356 [(0,1),(0,0)] D [] [17358] [] [] [((0,0),(0,1))]
DISCARD 17357 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17358 [(0,0)] HALF_D_PLUS_2 [17356] [] [] [] []
IDLE 17359 [(0,0)] 33 [] [] [] [] []
INJECT_T 17360 [(1,0)] D [] [] [] [] []
MERGE 17361 [(1,0),(0,0)] D [] [17363] [] [] [((0,0),(1,0))]
DISCARD 17362 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17363 [(0,0)] HALF_D_PLUS_2 [17361] [] [] [] []
IDLE 17364 [(0,0)] 70 [] [] [] [] []
INJECT_T 17365 [(0,1)] D [] [] [] [] []
MERGE 17366 [(0,1),(0,0)] D [] [17368] [] [] [((0,0),(0,1))]
DISCARD 17367 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17368 [(0,0)] HALF_D_PLUS_2 [17366] [] [] [] []
IDLE 17369 [(0,0)] 192 [] [] [] [] []
INJECT_T 17370 [(1,0)] D [] [] [] [] []
MERGE 17371 [(1,0),(0,0)] D [] [17373] [] [] [((0,0),(1,0))]
DISCARD 17372 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17373 [(0,0)] HALF_D_PLUS_2 [17371] [] [] [] []
IDLE 17374 [(0,0)] 22 [] [] [] [] []
INJECT_T 17375 [(0,1)] D [] [] [] [] []
MERGE 17376 [(0,1),(0,0)] D [] [17378] [] [] [((0,0),(0,1))]
DISCARD 17377 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17378 [(0,0)] HALF_D_PLUS_2 [17376] [] [] [] []
IDLE 17379 [(0,0)] 110 [] [] [] [] []
INJECT_T 17380 [(1,0)] D [] [] [] [] []
MERGE 17381 [(1,0),(0,0)] D [] [17383] [] [] [((0,0),(1,0))]
DISCARD 17382 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17383 [(0,0)] HALF_D_PLUS_2 [17381] [] [] [] []
IDLE 17384 [(0,0)] 55 [] [] [] [] []
INJECT_T 17385 [(0,1)] D [] [] [] [] []
MERGE 17386 [(0,1),(0,0)] D [] [17388] [] [] [((0,0),(0,1))]
DISCARD 17387 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17388 [(0,0)] HALF_D_PLUS_2 [17386] [] [] [] []
IDLE 17389 [(0,0)] 36 [] [] [] [] []
INJECT_T 17390 [(1,0)] D [] [] [] [] []
MERGE 17391 [(1,0),(0,0)] D [] [17393] [] [] [((0,0),(1,0))]
DISCARD 17392 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17393 [(0,0)] HALF_D_PLUS_2 [17391] [] [] [] []
IDLE 17394 [(0,0)] 164 [] [] [] [] []
INJECT_T 17395 [(0,1)] D [] [] [] [] []
MERGE 17396 [(0,1),(0,0)] D [] [17398] [] [] [((0,0),(0,1))]
DISCARD 17397 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17398 [(0,0)] HALF_D_PLUS_2 [17396] [] [] [] []
IDLE 17399 [(0,0)] 60 [] [] [] [] []
INJECT_T 17400 [(1,0)] D [] [] [] [] []
MERGE 17401 [(1,0),(0,0)] D [] [17403] [] [] [((0,0),(1,0))]
DISCARD 17402 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17403 [(0,0)] HALF_D_PLUS_2 [17401] [] [] [] []
IDLE 17404 [(0,0)] 63 [] [] [] [] []
INJECT_T 17405 [(0,1)] D [] [] [] [] []
MERGE 17406 [(0,1),(0,0)] D [] [17408] [] [] [((0,0),(0,1))]
DISCARD 17407 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17408 [(0,0)] HALF_D_PLUS_2 [17406] [] [] [] []
IDLE 17409 [(0,0)] 101 [] [] [] [] []
INJECT_T 17410 [(1,0)] D [] [] [] [] []
MERGE 17411 [(1,0),(0,0)] D [] [17413] [] [] [((0,0),(1,0))]
DISCARD 17412 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17413 [(0,0)] HALF_D_PLUS_2 [17411] [] [] [] []
IDLE 17414 [(0,0)] 69 [] [] [] [] []
INJECT_T 17415 [(0,1)] D [] [] [] [] []
MERGE 17416 [(0,1),(0,0)] D [] [17418] [] [] [((0,0),(0,1))]
DISCARD 17417 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17418 [(0,0)] HALF_D_PLUS_2 [17416] [] [] [] []
IDLE 17419 [(0,0)] 2 [] [] [] [] []
INJECT_T 17420 [(1,0)] D [] [] [] [] []
MERGE 17421 [(1,0),(0,0)] D [] [17423] [] [] [((0,0),(1,0))]
DISCARD 17422 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17423 [(0,0)] HALF_D_PLUS_2 [17421] [] [] [] []
IDLE 17424 [(0,0)] 178 [] [] [] [] []
INJECT_T 17425 [(0,1)] D [] [] [] [] []
MERGE 17426 [(0,1),(0,0)] D [] [17428] [] [] [((0,0),(0,1))]
DISCARD 17427 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17428 [(0,0)] HALF_D_PLUS_2 [17426] [] [] [] []
IDLE 17429 [(0,0)] 139 [] [] [] [] []
INJECT_T 17430 [(1,0)] D [] [] [] [] []
MERGE 17431 [(1,0),(0,0)] D [] [17433] [] [] [((0,0),(1,0))]
DISCARD 17432 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17433 [(0,0)] HALF_D_PLUS_2 [17431] [] [] [] []
IDLE 17434 [(0,0)] 184 [] [] [] [] []
INJECT_T 17435 [(0,1)] D [] [] [] [] []
MERGE 17436 [(0,1),(0,0)] D [] [17438] [] [] [((0,0),(0,1))]
DISCARD 17437 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17438 [(0,0)] HALF_D_PLUS_2 [17436] [] [] [] []
IDLE 17439 [(0,0)] 117 [] [] [] [] []
INJECT_T 17440 [(1,0)] D [] [] [] [] []
MERGE 17441 [(1,0),(0,0)] D [] [17443] [] [] [((0,0),(1,0))]
DISCARD 17442 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17443 [(0,0)] HALF_D_PLUS_2 [17441] [] [] [] []
IDLE 17444 [(0,0)] 115 [] [] [] [] []
INJECT_T 17445 [(0,1)] D [] [] [] [] []
MERGE 17446 [(0,1),(0,0)] D [] [17448] [] [] [((0,0),(0,1))]
DISCARD 17447 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17448 [(0,0)] HALF_D_PLUS_2 [17446] [] [] [] []
IDLE 17449 [(0,0)] 197 [] [] [] [] []
INJECT_T 17450 [(1,0)] D [] [] [] [] []
MERGE 17451 [(1,0),(0,0)] D [] [17453] [] [] [((0,0),(1,0))]
DISCARD 17452 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17453 [(0,0)] HALF_D_PLUS_2 [17451] [] [] [] []
IDLE 17454 [(0,0)] 22 [] [] [] [] []
INJECT_T 17455 [(0,1)] D [] [] [] [] []
MERGE 17456 [(0,1),(0,0)] D [] [17458] [] [] [((0,0),(0,1))]
DISCARD 17457 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17458 [(0,0)] HALF_D_PLUS_2 [17456] [] [] [] []
IDLE 17459 [(0,0)] 169 [] [] [] [] []
INJECT_T 17460 [(1,0)] D [] [] [] [] []
MERGE 17461 [(1,0),(0,0)] D [] [17463] [] [] [((0,0),(1,0))]
DISCARD 17462 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17463 [(0,0)] HALF_D_PLUS_2 [17461] [] [] [] []
IDLE 17464 [(0,0)] 52 [] [] [] [] []
INJECT_T 17465 [(0,1)] D [] [] [] [] []
MERGE 17466 [(0,1),(0,0)] D [] [17468] [] [] [((0,0),(0,1))]
DISCARD 17467 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17468 [(0,0)] HALF_D_PLUS_2 [17466] [] [] [] []
IDLE 17469 [(0,0)] 154 [] [] [] [] []
INJECT_T 17470 [(1,0)] D [] [] [] [] []
MERGE 17471 [(1,0),(0,0)] D [] [17473] [] [] [((0,0),(1,0))]
DISCARD 17472 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17473 [(0,0)] HALF_D_PLUS_2 [17471] [] [] [] []
IDLE 17474 [(0,0)] 159 [] [] [] [] []
INJECT_T 17475 [(0,1)] D [] [] [] [] []
MERGE 17476 [(0,1),(0,0)] D [] [17478] [] [] [((0,0),(0,1))]
DISCARD 17477 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17478 [(0,0)] HALF_D_PLUS_2 [17476] [] [] [] []
IDLE 17479 [(0,0)] 40 [] [] [] [] []
INJECT_T 17480 [(1,0)] D [] [] [] [] []
MERGE 17481 [(1,0),(0,0)] D [] [17483] [] [] [((0,0),(1,0))]
DISCARD 17482 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17483 [(0,0)] HALF_D_PLUS_2 [17481] [] [] [] []
IDLE 17484 [(0,0)] 76 [] [] [] [] []
INJECT_T 17485 [(0,1)] D [] [] [] [] []
MERGE 17486 [(0,1),(0,0)] D [] [17488] [] [] [((0,0),(0,1))]
DISCARD 17487 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17488 [(0,0)] HALF_D_PLUS_2 [17486] [] [] [] []
IDLE 17489 [(0,0)] 78 [] [] [] [] []
INJECT_T 17490 [(1,0)] D [] [] [] [] []
MERGE 17491 [(1,0),(0,0)] D [] [17493] [] [] [((0,0),(1,0))]
DISCARD 17492 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17493 [(0,0)] HALF_D_PLUS_2 [17491] [] [] [] []
IDLE 17494 [(0,0)] 186 [] [] [] [] []
INJECT_T 17495 [(0,1)] D [] [] [] [] []
MERGE 17496 [(0,1),(0,0)] D [] [17498] [] [] [((0,0),(0,1))]
DISCARD 17497 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17498 [(0,0)] HALF_D_PLUS_2 [17496] [] [] [] []
IDLE 17499 [(0,0)] 194 [] [] [] [] []
INJECT_T 17500 [(1,0)] D [] [] [] [] []
MERGE 17501 [(1,0),(0,0)] D [] [17503] [] [] [((0,0),(1,0))]
DISCARD 17502 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17503 [(0,0)] HALF_D_PLUS_2 [17501] [] [] [] []
IDLE 17504 [(0,0)] 76 [] [] [] [] []
INJECT_T 17505 [(0,1)] D [] [] [] [] []
MERGE 17506 [(0,1),(0,0)] D [] [17508] [] [] [((0,0),(0,1))]
DISCARD 17507 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17508 [(0,0)] HALF_D_PLUS_2 [17506] [] [] [] []
IDLE 17509 [(0,0)] 3 [] [] [] [] []
INJECT_T 17510 [(1,0)] D [] [] [] [] []
MERGE 17511 [(1,0),(0,0)] D [] [17513] [] [] [((0,0),(1,0))]
DISCARD 17512 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17513 [(0,0)] HALF_D_PLUS_2 [17511] [] [] [] []
IDLE 17514 [(0,0)] 198 [] [] [] [] []
INJECT_T 17515 [(0,1)] D [] [] [] [] []
MERGE 17516 [(0,1),(0,0)] D [] [17518] [] [] [((0,0),(0,1))]
DISCARD 17517 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17518 [(0,0)] HALF_D_PLUS_2 [17516] [] [] [] []
IDLE 17519 [(0,0)] 153 [] [] [] [] []
INJECT_T 17520 [(1,0)] D [] [] [] [] []
MERGE 17521 [(1,0),(0,0)] D [] [17523] [] [] [((0,0),(1,0))]
DISCARD 17522 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17523 [(0,0)] HALF_D_PLUS_2 [17521] [] [] [] []
IDLE 17524 [(0,0)] 131 [] [] [] [] []
INJECT_T 17525 [(0,1)] D [] [] [] [] []
MERGE 17526 [(0,1),(0,0)] D [] [17528] [] [] [((0,0),(0,1))]
DISCARD 17527 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17528 [(0,0)] HALF_D_PLUS_2 [17526] [] [] [] []
IDLE 17529 [(0,0)] 91 [] [] [] [] []
INJECT_T 17530 [(1,0)] D [] [] [] [] []
MERGE 17531 [(1,0),(0,0)] D [] [17533] [] [] [((0,0),(1,0))]
DISCARD 17532 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17533 [(0,0)] HALF_D_PLUS_2 [17531] [] [] [] []
IDLE 17534 [(0,0)] 56 [] [] [] [] []
INJECT_T 17535 [(0,1)] D [] [] [] [] []
MERGE 17536 [(0,1),(0,0)] D [] [17538] [] [] [((0,0),(0,1))]
DISCARD 17537 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17538 [(0,0)] HALF_D_PLUS_2 [17536] [] [] [] []
IDLE 17539 [(0,0)] 148 [] [] [] [] []
INJECT_T 17540 [(1,0)] D [] [] [] [] []
MERGE 17541 [(1,0),(0,0)] D [] [17543] [] [] [((0,0),(1,0))]
DISCARD 17542 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17543 [(0,0)] HALF_D_PLUS_2 [17541] [] [] [] []
IDLE 17544 [(0,0)] 109 [] [] [] [] []
INJECT_T 17545 [(0,1)] D [] [] [] [] []
MERGE 17546 [(0,1),(0,0)] D [] [17548] [] [] [((0,0),(0,1))]
DISCARD 17547 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17548 [(0,0)] HALF_D_PLUS_2 [17546] [] [] [] []
IDLE 17549 [(0,0)] 162 [] [] [] [] []
INJECT_T 17550 [(1,0)] D [] [] [] [] []
MERGE 17551 [(1,0),(0,0)] D [] [17553] [] [] [((0,0),(1,0))]
DISCARD 17552 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17553 [(0,0)] HALF_D_PLUS_2 [17551] [] [] [] []
IDLE 17554 [(0,0)] 160 [] [] [] [] []
INJECT_T 17555 [(0,1)] D [] [] [] [] []
MERGE 17556 [(0,1),(0,0)] D [] [17558] [] [] [((0,0),(0,1))]
DISCARD 17557 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17558 [(0,0)] HALF_D_PLUS_2 [17556] [] [] [] []
IDLE 17559 [(0,0)] 134 [] [] [] [] []
INJECT_T 17560 [(1,0)] D [] [] [] [] []
MERGE 17561 [(1,0),(0,0)] D [] [17563] [] [] [((0,0),(1,0))]
DISCARD 17562 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17563 [(0,0)] HALF_D_PLUS_2 [17561] [] [] [] []
IDLE 17564 [(0,0)] 49 [] [] [] [] []
INJECT_T 17565 [(0,1)] D [] [] [] [] []
MERGE 17566 [(0,1),(0,0)] D [] [17568] [] [] [((0,0),(0,1))]
DISCARD 17567 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17568 [(0,0)] HALF_D_PLUS_2 [17566] [] [] [] []
IDLE 17569 [(0,0)] 188 [] [] [] [] []
INJECT_T 17570 [(1,0)] D [] [] [] [] []
MERGE 17571 [(1,0),(0,0)] D [] [17573] [] [] [((0,0),(1,0))]
DISCARD 17572 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17573 [(0,0)] HALF_D_PLUS_2 [17571] [] [] [] []
IDLE 17574 [(0,0)] 59 [] [] [] [] []
INJECT_T 17575 [(0,1)] D [] [] [] [] []
MERGE 17576 [(0,1),(0,0)] D [] [17578] [] [] [((0,0),(0,1))]
DISCARD 17577 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17578 [(0,0)] HALF_D_PLUS_2 [17576] [] [] [] []
IDLE 17579 [(0,0)] 183 [] [] [] [] []
INJECT_T 17580 [(1,0)] D [] [] [] [] []
MERGE 17581 [(1,0),(0,0)] D [] [17583] [] [] [((0,0),(1,0))]
DISCARD 17582 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17583 [(0,0)] HALF_D_PLUS_2 [17581] [] [] [] []
IDLE 17584 [(0,0)] 83 [] [] [] [] []
INJECT_T 17585 [(0,1)] D [] [] [] [] []
MERGE 17586 [(0,1),(0,0)] D [] [17588] [] [] [((0,0),(0,1))]
DISCARD 17587 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17588 [(0,0)] HALF_D_PLUS_2 [17586] [] [] [] []
IDLE 17589 [(0,0)] 93 [] [] [] [] []
INJECT_T 17590 [(1,0)] D [] [] [] [] []
MERGE 17591 [(1,0),(0,0)] D [] [17593] [] [] [((0,0),(1,0))]
DISCARD 17592 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17593 [(0,0)] HALF_D_PLUS_2 [17591] [] [] [] []
IDLE 17594 [(0,0)] 72 [] [] [] [] []
INJECT_T 17595 [(0,1)] D [] [] [] [] []
MERGE 17596 [(0,1),(0,0)] D [] [17598] [] [] [((0,0),(0,1))]
DISCARD 17597 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17598 [(0,0)] HALF_D_PLUS_2 [17596] [] [] [] []
IDLE 17599 [(0,0)] 127 [] [] [] [] []
INJECT_T 17600 [(1,0)] D [] [] [] [] []
MERGE 17601 [(1,0),(0,0)] D [] [17603] [] [] [((0,0),(1,0))]
DISCARD 17602 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17603 [(0,0)] HALF_D_PLUS_2 [17601] [] [] [] []
IDLE 17604 [(0,0)] 188 [] [] [] [] []
INJECT_T 17605 [(0,1)] D [] [] [] [] []
MERGE 17606 [(0,1),(0,0)] D [] [17608] [] [] [((0,0),(0,1))]
DISCARD 17607 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17608 [(0,0)] HALF_D_PLUS_2 [17606] [] [] [] []
IDLE 17609 [(0,0)] 7 [] [] [] [] []
INJECT_T 17610 [(1,0)] D [] [] [] [] []
MERGE 17611 [(1,0),(0,0)] D [] [17613] [] [] [((0,0),(1,0))]
DISCARD 17612 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17613 [(0,0)] HALF_D_PLUS_2 [17611] [] [] [] []
IDLE 17614 [(0,0)] 130 [] [] [] [] []
INJECT_T 17615 [(0,1)] D [] [] [] [] []
MERGE 17616 [(0,1),(0,0)] D [] [17618] [] [] [((0,0),(0,1))]
DISCARD 17617 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17618 [(0,0)] HALF_D_PLUS_2 [17616] [] [] [] []
IDLE 17619 [(0,0)] 42 [] [] [] [] []
INJECT_T 17620 [(1,0)] D [] [] [] [] []
MERGE 17621 [(1,0),(0,0)] D [] [17623] [] [] [((0,0),(1,0))]
DISCARD 17622 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17623 [(0,0)] HALF_D_PLUS_2 [17621] [] [] [] []
IDLE 17624 [(0,0)] 118 [] [] [] [] []
INJECT_T 17625 [(0,1)] D [] [] [] [] []
MERGE 17626 [(0,1),(0,0)] D [] [17628] [] [] [((0,0),(0,1))]
DISCARD 17627 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17628 [(0,0)] HALF_D_PLUS_2 [17626] [] [] [] []
IDLE 17629 [(0,0)] 140 [] [] [] [] []
INJECT_T 17630 [(1,0)] D [] [] [] [] []
MERGE 17631 [(1,0),(0,0)] D [] [17633] [] [] [((0,0),(1,0))]
DISCARD 17632 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17633 [(0,0)] HALF_D_PLUS_2 [17631] [] [] [] []
IDLE 17634 [(0,0)] 190 [] [] [] [] []
INJECT_T 17635 [(0,1)] D [] [] [] [] []
MERGE 17636 [(0,1),(0,0)] D [] [17638] [] [] [((0,0),(0,1))]
DISCARD 17637 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17638 [(0,0)] HALF_D_PLUS_2 [17636] [] [] [] []
IDLE 17639 [(0,0)] 101 [] [] [] [] []
INJECT_T 17640 [(1,0)] D [] [] [] [] []
MERGE 17641 [(1,0),(0,0)] D [] [17643] [] [] [((0,0),(1,0))]
DISCARD 17642 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17643 [(0,0)] HALF_D_PLUS_2 [17641] [] [] [] []
IDLE 17644 [(0,0)] 80 [] [] [] [] []
INJECT_T 17645 [(0,1)] D [] [] [] [] []
MERGE 17646 [(0,1),(0,0)] D [] [17648] [] [] [((0,0),(0,1))]
DISCARD 17647 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17648 [(0,0)] HALF_D_PLUS_2 [17646] [] [] [] []
IDLE 17649 [(0,0)] 166 [] [] [] [] []
INJECT_T 17650 [(1,0)] D [] [] [] [] []
MERGE 17651 [(1,0),(0,0)] D [] [17653] [] [] [((0,0),(1,0))]
DISCARD 17652 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17653 [(0,0)] HALF_D_PLUS_2 [17651] [] [] [] []
IDLE 17654 [(0,0)] 137 [] [] [] [] []
INJECT_T 17655 [(0,1)] D [] [] [] [] []
MERGE 17656 [(0,1),(0,0)] D [] [17658] [] [] [((0,0),(0,1))]
DISCARD 17657 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17658 [(0,0)] HALF_D_PLUS_2 [17656] [] [] [] []
IDLE 17659 [(0,0)] 191 [] [] [] [] []
INJECT_T 17660 [(1,0)] D [] [] [] [] []
MERGE 17661 [(1,0),(0,0)] D [] [17663] [] [] [((0,0),(1,0))]
DISCARD 17662 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17663 [(0,0)] HALF_D_PLUS_2 [17661] [] [] [] []
IDLE 17664 [(0,0)] 33 [] [] [] [] []
INJECT_T 17665 [(0,1)] D [] [] [] [] []
MERGE 17666 [(0,1),(0,0)] D [] [17668] [] [] [((0,0),(0,1))]
DISCARD 17667 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17668 [(0,0)] HALF_D_PLUS_2 [17666] [] [] [] []
IDLE 17669 [(0,0)] 129 [] [] [] [] []
INJECT_T 17670 [(1,0)] D [] [] [] [] []
MERGE 17671 [(1,0),(0,0)] D [] [17673] [] [] [((0,0),(1,0))]
DISCARD 17672 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17673 [(0,0)] HALF_D_PLUS_2 [17671] [] [] [] []
IDLE 17674 [(0,0)] 167 [] [] [] [] []
INJECT_T 17675 [(0,1)] D [] [] [] [] []
MERGE 17676 [(0,1),(0,0)] D [] [17678] [] [] [((0,0),(0,1))]
DISCARD 17677 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17678 [(0,0)] HALF_D_PLUS_2 [17676] [] [] [] []
IDLE 17679 [(0,0)] 129 [] [] [] [] []
INJECT_T 17680 [(1,0)] D [] [] [] [] []
MERGE 17681 [(1,0),(0,0)] D [] [17683] [] [] [((0,0),(1,0))]
DISCARD 17682 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17683 [(0,0)] HALF_D_PLUS_2 [17681] [] [] [] []
IDLE 17684 [(0,0)] 65 [] [] [] [] []
INJECT_T 17685 [(0,1)] D [] [] [] [] []
MERGE 17686 [(0,1),(0,0)] D [] [17688] [] [] [((0,0),(0,1))]
DISCARD 17687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17688 [(0,0)] HALF_D_PLUS_2 [17686] [] [] [] []
IDLE 17689 [(0,0)] 145 [] [] [] [] []
INJECT_T 17690 [(1,0)] D [] [] [] [] []
MERGE 17691 [(1,0),(0,0)] D [] [17693] [] [] [((0,0),(1,0))]
DISCARD 17692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17693 [(0,0)] HALF_D_PLUS_2 [17691] [] [] [] []
IDLE 17694 [(0,0)] 96 [] [] [] [] []
INJECT_T 17695 [(0,1)] D [] [] [] [] []
MERGE 17696 [(0,1),(0,0)] D [] [17698] [] [] [((0,0),(0,1))]
DISCARD 17697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17698 [(0,0)] HALF_D_PLUS_2 [17696] [] [] [] []
IDLE 17699 [(0,0)] 103 [] [] [] [] []
INJECT_T 17700 [(1,0)] D [] [] [] [] []
MERGE 17701 [(1,0),(0,0)] D [] [17703] [] [] [((0,0),(1,0))]
DISCARD 17702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17703 [(0,0)] HALF_D_PLUS_2 [17701] [] [] [] []
IDLE 17704 [(0,0)] 5 [] [] [] [] []
INJECT_T 17705 [(0,1)] D [] [] [] [] []
MERGE 17706 [(0,1),(0,0)] D [] [17708] [] [] [((0,0),(0,1))]
DISCARD 17707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17708 [(0,0)] HALF_D_PLUS_2 [17706] [] [] [] []
IDLE 17709 [(0,0)] 84 [] [] [] [] []
INJECT_T 17710 [(1,0)] D [] [] [] [] []
MERGE 17711 [(1,0),(0,0)] D [] [17713] [] [] [((0,0),(1,0))]
DISCARD 17712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17713 [(0,0)] HALF_D_PLUS_2 [17711] [] [] [] []
IDLE 17714 [(0,0)] 29 [] [] [] [] []
INJECT_T 17715 [(0,1)] D [] [] [] [] []
MERGE 17716 [(0,1),(0,0)] D [] [17718] [] [] [((0,0),(0,1))]
DISCARD 17717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17718 [(0,0)] HALF_D_PLUS_2 [17716] [] [] [] []
IDLE 17719 [(0,0)] 148 [] [] [] [] []
INJECT_T 17720 [(1,0)] D [] [] [] [] []
MERGE 17721 [(1,0),(0,0)] D [] [17723] [] [] [((0,0),(1,0))]
DISCARD 17722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17723 [(0,0)] HALF_D_PLUS_2 [17721] [] [] [] []
IDLE 17724 [(0,0)] 163 [] [] [] [] []
INJECT_T 17725 [(0,1)] D [] [] [] [] []
MERGE 17726 [(0,1),(0,0)] D [] [17728] [] [] [((0,0),(0,1))]
DISCARD 17727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17728 [(0,0)] HALF_D_PLUS_2 [17726] [] [] [] []
IDLE 17729 [(0,0)] 162 [] [] [] [] []
INJECT_T 17730 [(1,0)] D [] [] [] [] []
MERGE 17731 [(1,0),(0,0)] D [] [17733] [] [] [((0,0),(1,0))]
DISCARD 17732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17733 [(0,0)] HALF_D_PLUS_2 [17731] [] [] [] []
IDLE 17734 [(0,0)] 135 [] [] [] [] []
INJECT_T 17735 [(0,1)] D [] [] [] [] []
MERGE 17736 [(0,1),(0,0)] D [] [17738] [] [] [((0,0),(0,1))]
DISCARD 17737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17738 [(0,0)] HALF_D_PLUS_2 [17736] [] [] [] []
IDLE 17739 [(0,0)] 33 [] [] [] [] []
INJECT_T 17740 [(1,0)] D [] [] [] [] []
MERGE 17741 [(1,0),(0,0)] D [] [17743] [] [] [((0,0),(1,0))]
DISCARD 17742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17743 [(0,0)] HALF_D_PLUS_2 [17741] [] [] [] []
INJECT_T 17744 [(0,1)] D [] [] [] [] []
MERGE 17745 [(0,1),(0,0)] D [] [17747] [] [] [((0,0),(0,1))]
DISCARD 17746 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17747 [(0,0)] HALF_D_PLUS_2 [17745] [] [] [] []
IDLE 17748 [(0,0)] 154 [] [] [] [] []
INJECT_T 17749 [(1,0)] D [] [] [] [] []
MERGE 17750 [(1,0),(0,0)] D [] [17752] [] [] [((0,0),(1,0))]
DISCARD 17751 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17752 [(0,0)] HALF_D_PLUS_2 [17750] [] [] [] []
IDLE 17753 [(0,0)] 153 [] [] [] [] []
INJECT_T 17754 [(0,1)] D [] [] [] [] []
MERGE 17755 [(0,1),(0,0)] D [] [17757] [] [] [((0,0),(0,1))]
DISCARD 17756 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17757 [(0,0)] HALF_D_PLUS_2 [17755] [] [] [] []
IDLE 17758 [(0,0)] 103 [] [] [] [] []
INJECT_T 17759 [(1,0)] D [] [] [] [] []
MERGE 17760 [(1,0),(0,0)] D [] [17762] [] [] [((0,0),(1,0))]
DISCARD 17761 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17762 [(0,0)] HALF_D_PLUS_2 [17760] [] [] [] []
IDLE 17763 [(0,0)] 125 [] [] [] [] []
INJECT_T 17764 [(0,1)] D [] [] [] [] []
MERGE 17765 [(0,1),(0,0)] D [] [17767] [] [] [((0,0),(0,1))]
DISCARD 17766 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17767 [(0,0)] HALF_D_PLUS_2 [17765] [] [] [] []
IDLE 17768 [(0,0)] 85 [] [] [] [] []
INJECT_T 17769 [(1,0)] D [] [] [] [] []
MERGE 17770 [(1,0),(0,0)] D [] [17772] [] [] [((0,0),(1,0))]
DISCARD 17771 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17772 [(0,0)] HALF_D_PLUS_2 [17770] [] [] [] []
IDLE 17773 [(0,0)] 190 [] [] [] [] []
INJECT_T 17774 [(0,1)] D [] [] [] [] []
MERGE 17775 [(0,1),(0,0)] D [] [17777] [] [] [((0,0),(0,1))]
DISCARD 17776 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17777 [(0,0)] HALF_D_PLUS_2 [17775] [] [] [] []
IDLE 17778 [(0,0)] 70 [] [] [] [] []
INJECT_T 17779 [(1,0)] D [] [] [] [] []
MERGE 17780 [(1,0),(0,0)] D [] [17782] [] [] [((0,0),(1,0))]
DISCARD 17781 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17782 [(0,0)] HALF_D_PLUS_2 [17780] [] [] [] []
IDLE 17783 [(0,0)] 187 [] [] [] [] []
INJECT_T 17784 [(0,1)] D [] [] [] [] []
MERGE 17785 [(0,1),(0,0)] D [] [17787] [] [] [((0,0),(0,1))]
DISCARD 17786 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17787 [(0,0)] HALF_D_PLUS_2 [17785] [] [] [] []
IDLE 17788 [(0,0)] 99 [] [] [] [] []
INJECT_T 17789 [(1,0)] D [] [] [] [] []
MERGE 17790 [(1,0),(0,0)] D [] [17792] [] [] [((0,0),(1,0))]
DISCARD 17791 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17792 [(0,0)] HALF_D_PLUS_2 [17790] [] [] [] []
IDLE 17793 [(0,0)] 84 [] [] [] [] []
INJECT_T 17794 [(0,1)] D [] [] [] [] []
MERGE 17795 [(0,1),(0,0)] D [] [17797] [] [] [((0,0),(0,1))]
DISCARD 17796 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17797 [(0,0)] HALF_D_PLUS_2 [17795] [] [] [] []
IDLE 17798 [(0,0)] 110 [] [] [] [] []
INJECT_T 17799 [(1,0)] D [] [] [] [] []
MERGE 17800 [(1,0),(0,0)] D [] [17802] [] [] [((0,0),(1,0))]
DISCARD 17801 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17802 [(0,0)] HALF_D_PLUS_2 [17800] [] [] [] []
IDLE 17803 [(0,0)] 22 [] [] [] [] []
INJECT_T 17804 [(0,1)] D [] [] [] [] []
MERGE 17805 [(0,1),(0,0)] D [] [17807] [] [] [((0,0),(0,1))]
DISCARD 17806 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17807 [(0,0)] HALF_D_PLUS_2 [17805] [] [] [] []
IDLE 17808 [(0,0)] 67 [] [] [] [] []
INJECT_T 17809 [(1,0)] D [] [] [] [] []
MERGE 17810 [(1,0),(0,0)] D [] [17812] [] [] [((0,0),(1,0))]
DISCARD 17811 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17812 [(0,0)] HALF_D_PLUS_2 [17810] [] [] [] []
IDLE 17813 [(0,0)] 84 [] [] [] [] []
INJECT_T 17814 [(0,1)] D [] [] [] [] []
MERGE 17815 [(0,1),(0,0)] D [] [17817] [] [] [((0,0),(0,1))]
DISCARD 17816 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17817 [(0,0)] HALF_D_PLUS_2 [17815] [] [] [] []
IDLE 17818 [(0,0)] 72 [] [] [] [] []
INJECT_T 17819 [(1,0)] D [] [] [] [] []
MERGE 17820 [(1,0),(0,0)] D [] [17822] [] [] [((0,0),(1,0))]
DISCARD 17821 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17822 [(0,0)] HALF_D_PLUS_2 [17820] [] [] [] []
IDLE 17823 [(0,0)] 79 [] [] [] [] []
INJECT_T 17824 [(0,1)] D [] [] [] [] []
MERGE 17825 [(0,1),(0,0)] D [] [17827] [] [] [((0,0),(0,1))]
DISCARD 17826 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17827 [(0,0)] HALF_D_PLUS_2 [17825] [] [] [] []
IDLE 17828 [(0,0)] 118 [] [] [] [] []
INJECT_T 17829 [(1,0)] D [] [] [] [] []
MERGE 17830 [(1,0),(0,0)] D [] [17832] [] [] [((0,0),(1,0))]
DISCARD 17831 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17832 [(0,0)] HALF_D_PLUS_2 [17830] [] [] [] []
IDLE 17833 [(0,0)] 100 [] [] [] [] []
INJECT_T 17834 [(0,1)] D [] [] [] [] []
MERGE 17835 [(0,1),(0,0)] D [] [17837] [] [] [((0,0),(0,1))]
DISCARD 17836 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17837 [(0,0)] HALF_D_PLUS_2 [17835] [] [] [] []
IDLE 17838 [(0,0)] 175 [] [] [] [] []
INJECT_T 17839 [(1,0)] D [] [] [] [] []
MERGE 17840 [(1,0),(0,0)] D [] [17842] [] [] [((0,0),(1,0))]
DISCARD 17841 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17842 [(0,0)] HALF_D_PLUS_2 [17840] [] [] [] []
IDLE 17843 [(0,0)] 50 [] [] [] [] []
INJECT_T 17844 [(0,1)] D [] [] [] [] []
MERGE 17845 [(0,1),(0,0)] D [] [17847] [] [] [((0,0),(0,1))]
DISCARD 17846 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17847 [(0,0)] HALF_D_PLUS_2 [17845] [] [] [] []
IDLE 17848 [(0,0)] 157 [] [] [] [] []
INJECT_T 17849 [(1,0)] D [] [] [] [] []
MERGE 17850 [(1,0),(0,0)] D [] [17852] [] [] [((0,0),(1,0))]
DISCARD 17851 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17852 [(0,0)] HALF_D_PLUS_2 [17850] [] [] [] []
IDLE 17853 [(0,0)] 65 [] [] [] [] []
INJECT_T 17854 [(0,1)] D [] [] [] [] []
MERGE 17855 [(0,1),(0,0)] D [] [17857] [] [] [((0,0),(0,1))]
DISCARD 17856 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17857 [(0,0)] HALF_D_PLUS_2 [17855] [] [] [] []
IDLE 17858 [(0,0)] 8 [] [] [] [] []
INJECT_T 17859 [(1,0)] D [] [] [] [] []
MERGE 17860 [(1,0),(0,0)] D [] [17862] [] [] [((0,0),(1,0))]
DISCARD 17861 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17862 [(0,0)] HALF_D_PLUS_2 [17860] [] [] [] []
IDLE 17863 [(0,0)] 12 [] [] [] [] []
INJECT_T 17864 [(0,1)] D [] [] [] [] []
MERGE 17865 [(0,1),(0,0)] D [] [17867] [] [] [((0,0),(0,1))]
DISCARD 17866 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17867 [(0,0)] HALF_D_PLUS_2 [17865] [] [] [] []
IDLE 17868 [(0,0)] 136 [] [] [] [] []
INJECT_T 17869 [(1,0)] D [] [] [] [] []
MERGE 17870 [(1,0),(0,0)] D [] [17872] [] [] [((0,0),(1,0))]
DISCARD 17871 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17872 [(0,0)] HALF_D_PLUS_2 [17870] [] [] [] []
IDLE 17873 [(0,0)] 151 [] [] [] [] []
INJECT_T 17874 [(0,1)] D [] [] [] [] []
MERGE 17875 [(0,1),(0,0)] D [] [17877] [] [] [((0,0),(0,1))]
DISCARD 17876 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17877 [(0,0)] HALF_D_PLUS_2 [17875] [] [] [] []
IDLE 17878 [(0,0)] 174 [] [] [] [] []
INJECT_T 17879 [(1,0)] D [] [] [] [] []
MERGE 17880 [(1,0),(0,0)] D [] [17882] [] [] [((0,0),(1,0))]
DISCARD 17881 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17882 [(0,0)] HALF_D_PLUS_2 [17880] [] [] [] []
IDLE 17883 [(0,0)] 56 [] [] [] [] []
INJECT_T 17884 [(0,1)] D [] [] [] [] []
MERGE 17885 [(0,1),(0,0)] D [] [17887] [] [] [((0,0),(0,1))]
DISCARD 17886 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17887 [(0,0)] HALF_D_PLUS_2 [17885] [] [] [] []
IDLE 17888 [(0,0)] 38 [] [] [] [] []
INJECT_T 17889 [(1,0)] D [] [] [] [] []
MERGE 17890 [(1,0),(0,0)] D [] [17892] [] [] [((0,0),(1,0))]
DISCARD 17891 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17892 [(0,0)] HALF_D_PLUS_2 [17890] [] [] [] []
IDLE 17893 [(0,0)] 136 [] [] [] [] []
INJECT_T 17894 [(0,1)] D [] [] [] [] []
MERGE 17895 [(0,1),(0,0)] D [] [17897] [] [] [((0,0),(0,1))]
DISCARD 17896 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17897 [(0,0)] HALF_D_PLUS_2 [17895] [] [] [] []
IDLE 17898 [(0,0)] 78 [] [] [] [] []
INJECT_T 17899 [(1,0)] D [] [] [] [] []
MERGE 17900 [(1,0),(0,0)] D [] [17902] [] [] [((0,0),(1,0))]
DISCARD 17901 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17902 [(0,0)] HALF_D_PLUS_2 [17900] [] [] [] []
IDLE 17903 [(0,0)] 55 [] [] [] [] []
INJECT_T 17904 [(0,1)] D [] [] [] [] []
MERGE 17905 [(0,1),(0,0)] D [] [17907] [] [] [((0,0),(0,1))]
DISCARD 17906 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17907 [(0,0)] HALF_D_PLUS_2 [17905] [] [] [] []
IDLE 17908 [(0,0)] 72 [] [] [] [] []
INJECT_T 17909 [(1,0)] D [] [] [] [] []
MERGE 17910 [(1,0),(0,0)] D [] [17912] [] [] [((0,0),(1,0))]
DISCARD 17911 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17912 [(0,0)] HALF_D_PLUS_2 [17910] [] [] [] []
IDLE 17913 [(0,0)] 169 [] [] [] [] []
INJECT_T 17914 [(0,1)] D [] [] [] [] []
MERGE 17915 [(0,1),(0,0)] D [] [17917] [] [] [((0,0),(0,1))]
DISCARD 17916 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17917 [(0,0)] HALF_D_PLUS_2 [17915] [] [] [] []
IDLE 17918 [(0,0)] 3 [] [] [] [] []
INJECT_T 17919 [(1,0)] D [] [] [] [] []
MERGE 17920 [(1,0),(0,0)] D [] [17922] [] [] [((0,0),(1,0))]
DISCARD 17921 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17922 [(0,0)] HALF_D_PLUS_2 [17920] [] [] [] []
IDLE 17923 [(0,0)] 47 [] [] [] [] []
INJECT_T 17924 [(0,1)] D [] [] [] [] []
MERGE 17925 [(0,1),(0,0)] D [] [17927] [] [] [((0,0),(0,1))]
DISCARD 17926 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17927 [(0,0)] HALF_D_PLUS_2 [17925] [] [] [] []
IDLE 17928 [(0,0)] 156 [] [] [] [] []
INJECT_T 17929 [(1,0)] D [] [] [] [] []
MERGE 17930 [(1,0),(0,0)] D [] [17932] [] [] [((0,0),(1,0))]
DISCARD 17931 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17932 [(0,0)] HALF_D_PLUS_2 [17930] [] [] [] []
IDLE 17933 [(0,0)] 24 [] [] [] [] []
INJECT_T 17934 [(0,1)] D [] [] [] [] []
MERGE 17935 [(0,1),(0,0)] D [] [17937] [] [] [((0,0),(0,1))]
DISCARD 17936 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17937 [(0,0)] HALF_D_PLUS_2 [17935] [] [] [] []
IDLE 17938 [(0,0)] 6 [] [] [] [] []
INJECT_T 17939 [(1,0)] D [] [] [] [] []
MERGE 17940 [(1,0),(0,0)] D [] [17942] [] [] [((0,0),(1,0))]
DISCARD 17941 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17942 [(0,0)] HALF_D_PLUS_2 [17940] [] [] [] []
IDLE 17943 [(0,0)] 156 [] [] [] [] []
INJECT_T 17944 [(0,1)] D [] [] [] [] []
MERGE 17945 [(0,1),(0,0)] D [] [17947] [] [] [((0,0),(0,1))]
DISCARD 17946 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17947 [(0,0)] HALF_D_PLUS_2 [17945] [] [] [] []
IDLE 17948 [(0,0)] 149 [] [] [] [] []
INJECT_T 17949 [(1,0)] D [] [] [] [] []
MERGE 17950 [(1,0),(0,0)] D [] [17952] [] [] [((0,0),(1,0))]
DISCARD 17951 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17952 [(0,0)] HALF_D_PLUS_2 [17950] [] [] [] []
IDLE 17953 [(0,0)] 45 [] [] [] [] []
INJECT_T 17954 [(0,1)] D [] [] [] [] []
MERGE 17955 [(0,1),(0,0)] D [] [17957] [] [] [((0,0),(0,1))]
DISCARD 17956 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17957 [(0,0)] HALF_D_PLUS_2 [17955] [] [] [] []
IDLE 17958 [(0,0)] 109 [] [] [] [] []
INJECT_T 17959 [(1,0)] D [] [] [] [] []
MERGE 17960 [(1,0),(0,0)] D [] [17962] [] [] [((0,0),(1,0))]
DISCARD 17961 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17962 [(0,0)] HALF_D_PLUS_2 [17960] [] [] [] []
IDLE 17963 [(0,0)] 35 [] [] [] [] []
INJECT_T 17964 [(0,1)] D [] [] [] [] []
MERGE 17965 [(0,1),(0,0)] D [] [17967] [] [] [((0,0),(0,1))]
DISCARD 17966 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17967 [(0,0)] HALF_D_PLUS_2 [17965] [] [] [] []
IDLE 17968 [(0,0)] 143 [] [] [] [] []
INJECT_T 17969 [(1,0)] D [] [] [] [] []
MERGE 17970 [(1,0),(0,0)] D [] [17972] [] [] [((0,0),(1,0))]
DISCARD 17971 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17972 [(0,0)] HALF_D_PLUS_2 [17970] [] [] [] []
IDLE 17973 [(0,0)] 114 [] [] [] [] []
INJECT_T 17974 [(0,1)] D [] [] [] [] []
MERGE 17975 [(0,1),(0,0)] D [] [17977] [] [] [((0,0),(0,1))]
DISCARD 17976 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17977 [(0,0)] HALF_D_PLUS_2 [17975] [] [] [] []
IDLE 17978 [(0,0)] 159 [] [] [] [] []
INJECT_T 17979 [(1,0)] D [] [] [] [] []
MERGE 17980 [(1,0),(0,0)] D [] [17982] [] [] [((0,0),(1,0))]
DISCARD 17981 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17982 [(0,0)] HALF_D_PLUS_2 [17980] [] [] [] []
IDLE 17983 [(0,0)] 12 [] [] [] [] []
INJECT_T 17984 [(0,1)] D [] [] [] [] []
MERGE 17985 [(0,1),(0,0)] D [] [17987] [] [] [((0,0),(0,1))]
DISCARD 17986 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17987 [(0,0)] HALF_D_PLUS_2 [17985] [] [] [] []
IDLE 17988 [(0,0)] 87 [] [] [] [] []
INJECT_T 17989 [(1,0)] D [] [] [] [] []
MERGE 17990 [(1,0),(0,0)] D [] [17992] [] [] [((0,0),(1,0))]
DISCARD 17991 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 17992 [(0,0)] HALF_D_PLUS_2 [17990] [] [] [] []
IDLE 17993 [(0,0)] 112 [] [] [] [] []
INJECT_T 17994 [(0,1)] D [] [] [] [] []
MERGE 17995 [(0,1),(0,0)] D [] [17997] [] [] [((0,0),(0,1))]
DISCARD 17996 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 17997 [(0,0)] HALF_D_PLUS_2 [17995] [] [] [] []
IDLE 17998 [(0,0)] 15 [] [] [] [] []
INJECT_T 17999 [(1,0)] D [] [] [] [] []
MERGE 18000 [(1,0),(0,0)] D [] [18002] [] [] [((0,0),(1,0))]
DISCARD 18001 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18002 [(0,0)] HALF_D_PLUS_2 [18000] [] [] [] []
IDLE 18003 [(0,0)] 3 [] [] [] [] []
INJECT_T 18004 [(0,1)] D [] [] [] [] []
MERGE 18005 [(0,1),(0,0)] D [] [18007] [] [] [((0,0),(0,1))]
DISCARD 18006 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18007 [(0,0)] HALF_D_PLUS_2 [18005] [] [] [] []
IDLE 18008 [(0,0)] 182 [] [] [] [] []
INJECT_T 18009 [(1,0)] D [] [] [] [] []
MERGE 18010 [(1,0),(0,0)] D [] [18012] [] [] [((0,0),(1,0))]
DISCARD 18011 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18012 [(0,0)] HALF_D_PLUS_2 [18010] [] [] [] []
IDLE 18013 [(0,0)] 86 [] [] [] [] []
INJECT_T 18014 [(0,1)] D [] [] [] [] []
MERGE 18015 [(0,1),(0,0)] D [] [18017] [] [] [((0,0),(0,1))]
DISCARD 18016 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18017 [(0,0)] HALF_D_PLUS_2 [18015] [] [] [] []
IDLE 18018 [(0,0)] 192 [] [] [] [] []
INJECT_T 18019 [(1,0)] D [] [] [] [] []
MERGE 18020 [(1,0),(0,0)] D [] [18022] [] [] [((0,0),(1,0))]
DISCARD 18021 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18022 [(0,0)] HALF_D_PLUS_2 [18020] [] [] [] []
IDLE 18023 [(0,0)] 83 [] [] [] [] []
INJECT_T 18024 [(0,1)] D [] [] [] [] []
MERGE 18025 [(0,1),(0,0)] D [] [18027] [] [] [((0,0),(0,1))]
DISCARD 18026 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18027 [(0,0)] HALF_D_PLUS_2 [18025] [] [] [] []
IDLE 18028 [(0,0)] 194 [] [] [] [] []
INJECT_T 18029 [(1,0)] D [] [] [] [] []
MERGE 18030 [(1,0),(0,0)] D [] [18032] [] [] [((0,0),(1,0))]
DISCARD 18031 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18032 [(0,0)] HALF_D_PLUS_2 [18030] [] [] [] []
IDLE 18033 [(0,0)] 17 [] [] [] [] []
INJECT_T 18034 [(0,1)] D [] [] [] [] []
MERGE 18035 [(0,1),(0,0)] D [] [18037] [] [] [((0,0),(0,1))]
DISCARD 18036 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18037 [(0,0)] HALF_D_PLUS_2 [18035] [] [] [] []
IDLE 18038 [(0,0)] 152 [] [] [] [] []
INJECT_T 18039 [(1,0)] D [] [] [] [] []
MERGE 18040 [(1,0),(0,0)] D [] [18042] [] [] [((0,0),(1,0))]
DISCARD 18041 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18042 [(0,0)] HALF_D_PLUS_2 [18040] [] [] [] []
IDLE 18043 [(0,0)] 16 [] [] [] [] []
INJECT_T 18044 [(0,1)] D [] [] [] [] []
MERGE 18045 [(0,1),(0,0)] D [] [18047] [] [] [((0,0),(0,1))]
DISCARD 18046 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18047 [(0,0)] HALF_D_PLUS_2 [18045] [] [] [] []
IDLE 18048 [(0,0)] 4 [] [] [] [] []
INJECT_T 18049 [(1,0)] D [] [] [] [] []
MERGE 18050 [(1,0),(0,0)] D [] [18052] [] [] [((0,0),(1,0))]
DISCARD 18051 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18052 [(0,0)] HALF_D_PLUS_2 [18050] [] [] [] []
IDLE 18053 [(0,0)] 117 [] [] [] [] []
INJECT_T 18054 [(0,1)] D [] [] [] [] []
MERGE 18055 [(0,1),(0,0)] D [] [18057] [] [] [((0,0),(0,1))]
DISCARD 18056 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18057 [(0,0)] HALF_D_PLUS_2 [18055] [] [] [] []
IDLE 18058 [(0,0)] 72 [] [] [] [] []
INJECT_T 18059 [(1,0)] D [] [] [] [] []
MERGE 18060 [(1,0),(0,0)] D [] [18062] [] [] [((0,0),(1,0))]
DISCARD 18061 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18062 [(0,0)] HALF_D_PLUS_2 [18060] [] [] [] []
INJECT_T 18063 [(0,1)] D [] [] [] [] []
MERGE 18064 [(0,1),(0,0)] D [] [18066] [] [] [((0,0),(0,1))]
DISCARD 18065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18066 [(0,0)] HALF_D_PLUS_2 [18064] [] [] [] []
IDLE 18067 [(0,0)] 188 [] [] [] [] []
INJECT_T 18068 [(1,0)] D [] [] [] [] []
MERGE 18069 [(1,0),(0,0)] D [] [18071] [] [] [((0,0),(1,0))]
DISCARD 18070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18071 [(0,0)] HALF_D_PLUS_2 [18069] [] [] [] []
IDLE 18072 [(0,0)] 147 [] [] [] [] []
INJECT_T 18073 [(0,1)] D [] [] [] [] []
MERGE 18074 [(0,1),(0,0)] D [] [18076] [] [] [((0,0),(0,1))]
DISCARD 18075 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18076 [(0,0)] HALF_D_PLUS_2 [18074] [] [] [] []
IDLE 18077 [(0,0)] 64 [] [] [] [] []
INJECT_T 18078 [(1,0)] D [] [] [] [] []
MERGE 18079 [(1,0),(0,0)] D [] [18081] [] [] [((0,0),(1,0))]
DISCARD 18080 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18081 [(0,0)] HALF_D_PLUS_2 [18079] [] [] [] []
IDLE 18082 [(0,0)] 74 [] [] [] [] []
INJECT_T 18083 [(0,1)] D [] [] [] [] []
MERGE 18084 [(0,1),(0,0)] D [] [18086] [] [] [((0,0),(0,1))]
DISCARD 18085 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18086 [(0,0)] HALF_D_PLUS_2 [18084] [] [] [] []
IDLE 18087 [(0,0)] 21 [] [] [] [] []
INJECT_T 18088 [(1,0)] D [] [] [] [] []
MERGE 18089 [(1,0),(0,0)] D [] [18091] [] [] [((0,0),(1,0))]
DISCARD 18090 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18091 [(0,0)] HALF_D_PLUS_2 [18089] [] [] [] []
IDLE 18092 [(0,0)] 52 [] [] [] [] []
INJECT_T 18093 [(0,1)] D [] [] [] [] []
MERGE 18094 [(0,1),(0,0)] D [] [18096] [] [] [((0,0),(0,1))]
DISCARD 18095 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18096 [(0,0)] HALF_D_PLUS_2 [18094] [] [] [] []
IDLE 18097 [(0,0)] 86 [] [] [] [] []
INJECT_T 18098 [(1,0)] D [] [] [] [] []
MERGE 18099 [(1,0),(0,0)] D [] [18101] [] [] [((0,0),(1,0))]
DISCARD 18100 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18101 [(0,0)] HALF_D_PLUS_2 [18099] [] [] [] []
IDLE 18102 [(0,0)] 191 [] [] [] [] []
INJECT_T 18103 [(0,1)] D [] [] [] [] []
MERGE 18104 [(0,1),(0,0)] D [] [18106] [] [] [((0,0),(0,1))]
DISCARD 18105 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18106 [(0,0)] HALF_D_PLUS_2 [18104] [] [] [] []
IDLE 18107 [(0,0)] 179 [] [] [] [] []
INJECT_T 18108 [(1,0)] D [] [] [] [] []
MERGE 18109 [(1,0),(0,0)] D [] [18111] [] [] [((0,0),(1,0))]
DISCARD 18110 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18111 [(0,0)] HALF_D_PLUS_2 [18109] [] [] [] []
IDLE 18112 [(0,0)] 4 [] [] [] [] []
INJECT_T 18113 [(0,1)] D [] [] [] [] []
MERGE 18114 [(0,1),(0,0)] D [] [18116] [] [] [((0,0),(0,1))]
DISCARD 18115 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18116 [(0,0)] HALF_D_PLUS_2 [18114] [] [] [] []
IDLE 18117 [(0,0)] 97 [] [] [] [] []
INJECT_T 18118 [(1,0)] D [] [] [] [] []
MERGE 18119 [(1,0),(0,0)] D [] [18121] [] [] [((0,0),(1,0))]
DISCARD 18120 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18121 [(0,0)] HALF_D_PLUS_2 [18119] [] [] [] []
IDLE 18122 [(0,0)] 126 [] [] [] [] []
INJECT_T 18123 [(0,1)] D [] [] [] [] []
MERGE 18124 [(0,1),(0,0)] D [] [18126] [] [] [((0,0),(0,1))]
DISCARD 18125 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18126 [(0,0)] HALF_D_PLUS_2 [18124] [] [] [] []
IDLE 18127 [(0,0)] 58 [] [] [] [] []
INJECT_T 18128 [(1,0)] D [] [] [] [] []
MERGE 18129 [(1,0),(0,0)] D [] [18131] [] [] [((0,0),(1,0))]
DISCARD 18130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18131 [(0,0)] HALF_D_PLUS_2 [18129] [] [] [] []
IDLE 18132 [(0,0)] 3 [] [] [] [] []
INJECT_T 18133 [(0,1)] D [] [] [] [] []
MERGE 18134 [(0,1),(0,0)] D [] [18136] [] [] [((0,0),(0,1))]
DISCARD 18135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18136 [(0,0)] HALF_D_PLUS_2 [18134] [] [] [] []
IDLE 18137 [(0,0)] 147 [] [] [] [] []
INJECT_T 18138 [(1,0)] D [] [] [] [] []
MERGE 18139 [(1,0),(0,0)] D [] [18141] [] [] [((0,0),(1,0))]
DISCARD 18140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18141 [(0,0)] HALF_D_PLUS_2 [18139] [] [] [] []
IDLE 18142 [(0,0)] 76 [] [] [] [] []
INJECT_T 18143 [(0,1)] D [] [] [] [] []
MERGE 18144 [(0,1),(0,0)] D [] [18146] [] [] [((0,0),(0,1))]
DISCARD 18145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18146 [(0,0)] HALF_D_PLUS_2 [18144] [] [] [] []
IDLE 18147 [(0,0)] 27 [] [] [] [] []
INJECT_T 18148 [(1,0)] D [] [] [] [] []
MERGE 18149 [(1,0),(0,0)] D [] [18151] [] [] [((0,0),(1,0))]
DISCARD 18150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18151 [(0,0)] HALF_D_PLUS_2 [18149] [] [] [] []
IDLE 18152 [(0,0)] 62 [] [] [] [] []
INJECT_T 18153 [(0,1)] D [] [] [] [] []
MERGE 18154 [(0,1),(0,0)] D [] [18156] [] [] [((0,0),(0,1))]
DISCARD 18155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18156 [(0,0)] HALF_D_PLUS_2 [18154] [] [] [] []
IDLE 18157 [(0,0)] 95 [] [] [] [] []
INJECT_T 18158 [(1,0)] D [] [] [] [] []
MERGE 18159 [(1,0),(0,0)] D [] [18161] [] [] [((0,0),(1,0))]
DISCARD 18160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18161 [(0,0)] HALF_D_PLUS_2 [18159] [] [] [] []
IDLE 18162 [(0,0)] 16 [] [] [] [] []
INJECT_T 18163 [(0,1)] D [] [] [] [] []
MERGE 18164 [(0,1),(0,0)] D [] [18166] [] [] [((0,0),(0,1))]
DISCARD 18165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18166 [(0,0)] HALF_D_PLUS_2 [18164] [] [] [] []
IDLE 18167 [(0,0)] 108 [] [] [] [] []
INJECT_T 18168 [(1,0)] D [] [] [] [] []
MERGE 18169 [(1,0),(0,0)] D [] [18171] [] [] [((0,0),(1,0))]
DISCARD 18170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18171 [(0,0)] HALF_D_PLUS_2 [18169] [] [] [] []
IDLE 18172 [(0,0)] 157 [] [] [] [] []
INJECT_T 18173 [(0,1)] D [] [] [] [] []
MERGE 18174 [(0,1),(0,0)] D [] [18176] [] [] [((0,0),(0,1))]
DISCARD 18175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18176 [(0,0)] HALF_D_PLUS_2 [18174] [] [] [] []
IDLE 18177 [(0,0)] 98 [] [] [] [] []
INJECT_T 18178 [(1,0)] D [] [] [] [] []
MERGE 18179 [(1,0),(0,0)] D [] [18181] [] [] [((0,0),(1,0))]
DISCARD 18180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18181 [(0,0)] HALF_D_PLUS_2 [18179] [] [] [] []
IDLE 18182 [(0,0)] 114 [] [] [] [] []
INJECT_T 18183 [(0,1)] D [] [] [] [] []
MERGE 18184 [(0,1),(0,0)] D [] [18186] [] [] [((0,0),(0,1))]
DISCARD 18185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18186 [(0,0)] HALF_D_PLUS_2 [18184] [] [] [] []
IDLE 18187 [(0,0)] 129 [] [] [] [] []
INJECT_T 18188 [(1,0)] D [] [] [] [] []
MERGE 18189 [(1,0),(0,0)] D [] [18191] [] [] [((0,0),(1,0))]
DISCARD 18190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18191 [(0,0)] HALF_D_PLUS_2 [18189] [] [] [] []
IDLE 18192 [(0,0)] 15 [] [] [] [] []
INJECT_T 18193 [(0,1)] D [] [] [] [] []
MERGE 18194 [(0,1),(0,0)] D [] [18196] [] [] [((0,0),(0,1))]
DISCARD 18195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18196 [(0,0)] HALF_D_PLUS_2 [18194] [] [] [] []
IDLE 18197 [(0,0)] 16 [] [] [] [] []
INJECT_T 18198 [(1,0)] D [] [] [] [] []
MERGE 18199 [(1,0),(0,0)] D [] [18201] [] [] [((0,0),(1,0))]
DISCARD 18200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18201 [(0,0)] HALF_D_PLUS_2 [18199] [] [] [] []
IDLE 18202 [(0,0)] 196 [] [] [] [] []
INJECT_T 18203 [(0,1)] D [] [] [] [] []
MERGE 18204 [(0,1),(0,0)] D [] [18206] [] [] [((0,0),(0,1))]
DISCARD 18205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18206 [(0,0)] HALF_D_PLUS_2 [18204] [] [] [] []
IDLE 18207 [(0,0)] 57 [] [] [] [] []
INJECT_T 18208 [(1,0)] D [] [] [] [] []
MERGE 18209 [(1,0),(0,0)] D [] [18211] [] [] [((0,0),(1,0))]
DISCARD 18210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18211 [(0,0)] HALF_D_PLUS_2 [18209] [] [] [] []
IDLE 18212 [(0,0)] 22 [] [] [] [] []
INJECT_T 18213 [(0,1)] D [] [] [] [] []
MERGE 18214 [(0,1),(0,0)] D [] [18216] [] [] [((0,0),(0,1))]
DISCARD 18215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18216 [(0,0)] HALF_D_PLUS_2 [18214] [] [] [] []
IDLE 18217 [(0,0)] 87 [] [] [] [] []
INJECT_T 18218 [(1,0)] D [] [] [] [] []
MERGE 18219 [(1,0),(0,0)] D [] [18221] [] [] [((0,0),(1,0))]
DISCARD 18220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18221 [(0,0)] HALF_D_PLUS_2 [18219] [] [] [] []
IDLE 18222 [(0,0)] 98 [] [] [] [] []
INJECT_T 18223 [(0,1)] D [] [] [] [] []
MERGE 18224 [(0,1),(0,0)] D [] [18226] [] [] [((0,0),(0,1))]
DISCARD 18225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18226 [(0,0)] HALF_D_PLUS_2 [18224] [] [] [] []
IDLE 18227 [(0,0)] 87 [] [] [] [] []
INJECT_T 18228 [(1,0)] D [] [] [] [] []
MERGE 18229 [(1,0),(0,0)] D [] [18231] [] [] [((0,0),(1,0))]
DISCARD 18230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18231 [(0,0)] HALF_D_PLUS_2 [18229] [] [] [] []
IDLE 18232 [(0,0)] 6 [] [] [] [] []
INJECT_T 18233 [(0,1)] D [] [] [] [] []
MERGE 18234 [(0,1),(0,0)] D [] [18236] [] [] [((0,0),(0,1))]
DISCARD 18235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18236 [(0,0)] HALF_D_PLUS_2 [18234] [] [] [] []
IDLE 18237 [(0,0)] 115 [] [] [] [] []
INJECT_T 18238 [(1,0)] D [] [] [] [] []
MERGE 18239 [(1,0),(0,0)] D [] [18241] [] [] [((0,0),(1,0))]
DISCARD 18240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18241 [(0,0)] HALF_D_PLUS_2 [18239] [] [] [] []
IDLE 18242 [(0,0)] 81 [] [] [] [] []
INJECT_T 18243 [(0,1)] D [] [] [] [] []
MERGE 18244 [(0,1),(0,0)] D [] [18246] [] [] [((0,0),(0,1))]
DISCARD 18245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18246 [(0,0)] HALF_D_PLUS_2 [18244] [] [] [] []
IDLE 18247 [(0,0)] 171 [] [] [] [] []
INJECT_T 18248 [(1,0)] D [] [] [] [] []
MERGE 18249 [(1,0),(0,0)] D [] [18251] [] [] [((0,0),(1,0))]
DISCARD 18250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18251 [(0,0)] HALF_D_PLUS_2 [18249] [] [] [] []
IDLE 18252 [(0,0)] 98 [] [] [] [] []
INJECT_T 18253 [(0,1)] D [] [] [] [] []
MERGE 18254 [(0,1),(0,0)] D [] [18256] [] [] [((0,0),(0,1))]
DISCARD 18255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18256 [(0,0)] HALF_D_PLUS_2 [18254] [] [] [] []
IDLE 18257 [(0,0)] 185 [] [] [] [] []
INJECT_T 18258 [(1,0)] D [] [] [] [] []
MERGE 18259 [(1,0),(0,0)] D [] [18261] [] [] [((0,0),(1,0))]
DISCARD 18260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18261 [(0,0)] HALF_D_PLUS_2 [18259] [] [] [] []
IDLE 18262 [(0,0)] 172 [] [] [] [] []
INJECT_T 18263 [(0,1)] D [] [] [] [] []
MERGE 18264 [(0,1),(0,0)] D [] [18266] [] [] [((0,0),(0,1))]
DISCARD 18265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18266 [(0,0)] HALF_D_PLUS_2 [18264] [] [] [] []
IDLE 18267 [(0,0)] 53 [] [] [] [] []
INJECT_T 18268 [(1,0)] D [] [] [] [] []
MERGE 18269 [(1,0),(0,0)] D [] [18271] [] [] [((0,0),(1,0))]
DISCARD 18270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18271 [(0,0)] HALF_D_PLUS_2 [18269] [] [] [] []
IDLE 18272 [(0,0)] 136 [] [] [] [] []
INJECT_T 18273 [(0,1)] D [] [] [] [] []
MERGE 18274 [(0,1),(0,0)] D [] [18276] [] [] [((0,0),(0,1))]
DISCARD 18275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18276 [(0,0)] HALF_D_PLUS_2 [18274] [] [] [] []
IDLE 18277 [(0,0)] 64 [] [] [] [] []
INJECT_T 18278 [(1,0)] D [] [] [] [] []
MERGE 18279 [(1,0),(0,0)] D [] [18281] [] [] [((0,0),(1,0))]
DISCARD 18280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18281 [(0,0)] HALF_D_PLUS_2 [18279] [] [] [] []
IDLE 18282 [(0,0)] 70 [] [] [] [] []
INJECT_T 18283 [(0,1)] D [] [] [] [] []
MERGE 18284 [(0,1),(0,0)] D [] [18286] [] [] [((0,0),(0,1))]
DISCARD 18285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18286 [(0,0)] HALF_D_PLUS_2 [18284] [] [] [] []
IDLE 18287 [(0,0)] 105 [] [] [] [] []
INJECT_T 18288 [(1,0)] D [] [] [] [] []
MERGE 18289 [(1,0),(0,0)] D [] [18291] [] [] [((0,0),(1,0))]
DISCARD 18290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18291 [(0,0)] HALF_D_PLUS_2 [18289] [] [] [] []
IDLE 18292 [(0,0)] 37 [] [] [] [] []
INJECT_T 18293 [(0,1)] D [] [] [] [] []
MERGE 18294 [(0,1),(0,0)] D [] [18296] [] [] [((0,0),(0,1))]
DISCARD 18295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18296 [(0,0)] HALF_D_PLUS_2 [18294] [] [] [] []
IDLE 18297 [(0,0)] 141 [] [] [] [] []
INJECT_T 18298 [(1,0)] D [] [] [] [] []
MERGE 18299 [(1,0),(0,0)] D [] [18301] [] [] [((0,0),(1,0))]
DISCARD 18300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18301 [(0,0)] HALF_D_PLUS_2 [18299] [] [] [] []
IDLE 18302 [(0,0)] 9 [] [] [] [] []
INJECT_T 18303 [(0,1)] D [] [] [] [] []
MERGE 18304 [(0,1),(0,0)] D [] [18306] [] [] [((0,0),(0,1))]
DISCARD 18305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18306 [(0,0)] HALF_D_PLUS_2 [18304] [] [] [] []
IDLE 18307 [(0,0)] 86 [] [] [] [] []
INJECT_T 18308 [(1,0)] D [] [] [] [] []
MERGE 18309 [(1,0),(0,0)] D [] [18311] [] [] [((0,0),(1,0))]
DISCARD 18310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18311 [(0,0)] HALF_D_PLUS_2 [18309] [] [] [] []
IDLE 18312 [(0,0)] 66 [] [] [] [] []
INJECT_T 18313 [(0,1)] D [] [] [] [] []
MERGE 18314 [(0,1),(0,0)] D [] [18316] [] [] [((0,0),(0,1))]
DISCARD 18315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18316 [(0,0)] HALF_D_PLUS_2 [18314] [] [] [] []
IDLE 18317 [(0,0)] 58 [] [] [] [] []
INJECT_T 18318 [(1,0)] D [] [] [] [] []
MERGE 18319 [(1,0),(0,0)] D [] [18321] [] [] [((0,0),(1,0))]
DISCARD 18320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18321 [(0,0)] HALF_D_PLUS_2 [18319] [] [] [] []
IDLE 18322 [(0,0)] 12 [] [] [] [] []
INJECT_T 18323 [(0,1)] D [] [] [] [] []
MERGE 18324 [(0,1),(0,0)] D [] [18326] [] [] [((0,0),(0,1))]
DISCARD 18325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18326 [(0,0)] HALF_D_PLUS_2 [18324] [] [] [] []
IDLE 18327 [(0,0)] 8 [] [] [] [] []
INJECT_T 18328 [(1,0)] D [] [] [] [] []
MERGE 18329 [(1,0),(0,0)] D [] [18331] [] [] [((0,0),(1,0))]
DISCARD 18330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18331 [(0,0)] HALF_D_PLUS_2 [18329] [] [] [] []
IDLE 18332 [(0,0)] 35 [] [] [] [] []
INJECT_T 18333 [(0,1)] D [] [] [] [] []
MERGE 18334 [(0,1),(0,0)] D [] [18336] [] [] [((0,0),(0,1))]
DISCARD 18335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18336 [(0,0)] HALF_D_PLUS_2 [18334] [] [] [] []
IDLE 18337 [(0,0)] 86 [] [] [] [] []
INJECT_T 18338 [(1,0)] D [] [] [] [] []
MERGE 18339 [(1,0),(0,0)] D [] [18341] [] [] [((0,0),(1,0))]
DISCARD 18340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18341 [(0,0)] HALF_D_PLUS_2 [18339] [] [] [] []
IDLE 18342 [(0,0)] 130 [] [] [] [] []
INJECT_T 18343 [(0,1)] D [] [] [] [] []
MERGE 18344 [(0,1),(0,0)] D [] [18346] [] [] [((0,0),(0,1))]
DISCARD 18345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18346 [(0,0)] HALF_D_PLUS_2 [18344] [] [] [] []
IDLE 18347 [(0,0)] 33 [] [] [] [] []
INJECT_T 18348 [(1,0)] D [] [] [] [] []
MERGE 18349 [(1,0),(0,0)] D [] [18351] [] [] [((0,0),(1,0))]
DISCARD 18350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18351 [(0,0)] HALF_D_PLUS_2 [18349] [] [] [] []
IDLE 18352 [(0,0)] 40 [] [] [] [] []
INJECT_T 18353 [(0,1)] D [] [] [] [] []
MERGE 18354 [(0,1),(0,0)] D [] [18356] [] [] [((0,0),(0,1))]
DISCARD 18355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18356 [(0,0)] HALF_D_PLUS_2 [18354] [] [] [] []
IDLE 18357 [(0,0)] 186 [] [] [] [] []
INJECT_T 18358 [(1,0)] D [] [] [] [] []
MERGE 18359 [(1,0),(0,0)] D [] [18361] [] [] [((0,0),(1,0))]
DISCARD 18360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18361 [(0,0)] HALF_D_PLUS_2 [18359] [] [] [] []
IDLE 18362 [(0,0)] 75 [] [] [] [] []
INJECT_T 18363 [(0,1)] D [] [] [] [] []
MERGE 18364 [(0,1),(0,0)] D [] [18366] [] [] [((0,0),(0,1))]
DISCARD 18365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18366 [(0,0)] HALF_D_PLUS_2 [18364] [] [] [] []
IDLE 18367 [(0,0)] 21 [] [] [] [] []
INJECT_T 18368 [(1,0)] D [] [] [] [] []
MERGE 18369 [(1,0),(0,0)] D [] [18371] [] [] [((0,0),(1,0))]
DISCARD 18370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18371 [(0,0)] HALF_D_PLUS_2 [18369] [] [] [] []
IDLE 18372 [(0,0)] 1 [] [] [] [] []
INJECT_T 18373 [(0,1)] D [] [] [] [] []
MERGE 18374 [(0,1),(0,0)] D [] [18376] [] [] [((0,0),(0,1))]
DISCARD 18375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18376 [(0,0)] HALF_D_PLUS_2 [18374] [] [] [] []
IDLE 18377 [(0,0)] 170 [] [] [] [] []
INJECT_T 18378 [(1,0)] D [] [] [] [] []
MERGE 18379 [(1,0),(0,0)] D [] [18381] [] [] [((0,0),(1,0))]
DISCARD 18380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18381 [(0,0)] HALF_D_PLUS_2 [18379] [] [] [] []
IDLE 18382 [(0,0)] 183 [] [] [] [] []
INJECT_T 18383 [(0,1)] D [] [] [] [] []
MERGE 18384 [(0,1),(0,0)] D [] [18386] [] [] [((0,0),(0,1))]
DISCARD 18385 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18386 [(0,0)] HALF_D_PLUS_2 [18384] [] [] [] []
IDLE 18387 [(0,0)] 161 [] [] [] [] []
INJECT_T 18388 [(1,0)] D [] [] [] [] []
MERGE 18389 [(1,0),(0,0)] D [] [18391] [] [] [((0,0),(1,0))]
DISCARD 18390 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18391 [(0,0)] HALF_D_PLUS_2 [18389] [] [] [] []
IDLE 18392 [(0,0)] 169 [] [] [] [] []
INJECT_T 18393 [(0,1)] D [] [] [] [] []
MERGE 18394 [(0,1),(0,0)] D [] [18396] [] [] [((0,0),(0,1))]
DISCARD 18395 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18396 [(0,0)] HALF_D_PLUS_2 [18394] [] [] [] []
IDLE 18397 [(0,0)] 102 [] [] [] [] []
INJECT_T 18398 [(1,0)] D [] [] [] [] []
MERGE 18399 [(1,0),(0,0)] D [] [18401] [] [] [((0,0),(1,0))]
DISCARD 18400 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18401 [(0,0)] HALF_D_PLUS_2 [18399] [] [] [] []
IDLE 18402 [(0,0)] 19 [] [] [] [] []
INJECT_T 18403 [(0,1)] D [] [] [] [] []
MERGE 18404 [(0,1),(0,0)] D [] [18406] [] [] [((0,0),(0,1))]
DISCARD 18405 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18406 [(0,0)] HALF_D_PLUS_2 [18404] [] [] [] []
IDLE 18407 [(0,0)] 19 [] [] [] [] []
INJECT_T 18408 [(1,0)] D [] [] [] [] []
MERGE 18409 [(1,0),(0,0)] D [] [18411] [] [] [((0,0),(1,0))]
DISCARD 18410 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18411 [(0,0)] HALF_D_PLUS_2 [18409] [] [] [] []
IDLE 18412 [(0,0)] 137 [] [] [] [] []
INJECT_T 18413 [(0,1)] D [] [] [] [] []
MERGE 18414 [(0,1),(0,0)] D [] [18416] [] [] [((0,0),(0,1))]
DISCARD 18415 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18416 [(0,0)] HALF_D_PLUS_2 [18414] [] [] [] []
IDLE 18417 [(0,0)] 163 [] [] [] [] []
INJECT_T 18418 [(1,0)] D [] [] [] [] []
MERGE 18419 [(1,0),(0,0)] D [] [18421] [] [] [((0,0),(1,0))]
DISCARD 18420 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18421 [(0,0)] HALF_D_PLUS_2 [18419] [] [] [] []
IDLE 18422 [(0,0)] 98 [] [] [] [] []
INJECT_T 18423 [(0,1)] D [] [] [] [] []
MERGE 18424 [(0,1),(0,0)] D [] [18426] [] [] [((0,0),(0,1))]
DISCARD 18425 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18426 [(0,0)] HALF_D_PLUS_2 [18424] [] [] [] []
IDLE 18427 [(0,0)] 136 [] [] [] [] []
INJECT_T 18428 [(1,0)] D [] [] [] [] []
MERGE 18429 [(1,0),(0,0)] D [] [18431] [] [] [((0,0),(1,0))]
DISCARD 18430 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18431 [(0,0)] HALF_D_PLUS_2 [18429] [] [] [] []
IDLE 18432 [(0,0)] 165 [] [] [] [] []
INJECT_T 18433 [(0,1)] D [] [] [] [] []
MERGE 18434 [(0,1),(0,0)] D [] [18436] [] [] [((0,0),(0,1))]
DISCARD 18435 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18436 [(0,0)] HALF_D_PLUS_2 [18434] [] [] [] []
IDLE 18437 [(0,0)] 173 [] [] [] [] []
INJECT_T 18438 [(1,0)] D [] [] [] [] []
MERGE 18439 [(1,0),(0,0)] D [] [18441] [] [] [((0,0),(1,0))]
DISCARD 18440 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18441 [(0,0)] HALF_D_PLUS_2 [18439] [] [] [] []
IDLE 18442 [(0,0)] 35 [] [] [] [] []
INJECT_T 18443 [(0,1)] D [] [] [] [] []
MERGE 18444 [(0,1),(0,0)] D [] [18446] [] [] [((0,0),(0,1))]
DISCARD 18445 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18446 [(0,0)] HALF_D_PLUS_2 [18444] [] [] [] []
IDLE 18447 [(0,0)] 40 [] [] [] [] []
INJECT_T 18448 [(1,0)] D [] [] [] [] []
MERGE 18449 [(1,0),(0,0)] D [] [18451] [] [] [((0,0),(1,0))]
DISCARD 18450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18451 [(0,0)] HALF_D_PLUS_2 [18449] [] [] [] []
IDLE 18452 [(0,0)] 36 [] [] [] [] []
INJECT_T 18453 [(0,1)] D [] [] [] [] []
MERGE 18454 [(0,1),(0,0)] D [] [18456] [] [] [((0,0),(0,1))]
DISCARD 18455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18456 [(0,0)] HALF_D_PLUS_2 [18454] [] [] [] []
IDLE 18457 [(0,0)] 71 [] [] [] [] []
INJECT_T 18458 [(1,0)] D [] [] [] [] []
MERGE 18459 [(1,0),(0,0)] D [] [18461] [] [] [((0,0),(1,0))]
DISCARD 18460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18461 [(0,0)] HALF_D_PLUS_2 [18459] [] [] [] []
IDLE 18462 [(0,0)] 191 [] [] [] [] []
INJECT_T 18463 [(0,1)] D [] [] [] [] []
MERGE 18464 [(0,1),(0,0)] D [] [18466] [] [] [((0,0),(0,1))]
DISCARD 18465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18466 [(0,0)] HALF_D_PLUS_2 [18464] [] [] [] []
IDLE 18467 [(0,0)] 148 [] [] [] [] []
INJECT_T 18468 [(1,0)] D [] [] [] [] []
MERGE 18469 [(1,0),(0,0)] D [] [18471] [] [] [((0,0),(1,0))]
DISCARD 18470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18471 [(0,0)] HALF_D_PLUS_2 [18469] [] [] [] []
IDLE 18472 [(0,0)] 41 [] [] [] [] []
INJECT_T 18473 [(0,1)] D [] [] [] [] []
MERGE 18474 [(0,1),(0,0)] D [] [18476] [] [] [((0,0),(0,1))]
DISCARD 18475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18476 [(0,0)] HALF_D_PLUS_2 [18474] [] [] [] []
IDLE 18477 [(0,0)] 190 [] [] [] [] []
INJECT_T 18478 [(1,0)] D [] [] [] [] []
MERGE 18479 [(1,0),(0,0)] D [] [18481] [] [] [((0,0),(1,0))]
DISCARD 18480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18481 [(0,0)] HALF_D_PLUS_2 [18479] [] [] [] []
IDLE 18482 [(0,0)] 87 [] [] [] [] []
INJECT_T 18483 [(0,1)] D [] [] [] [] []
MERGE 18484 [(0,1),(0,0)] D [] [18486] [] [] [((0,0),(0,1))]
DISCARD 18485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18486 [(0,0)] HALF_D_PLUS_2 [18484] [] [] [] []
IDLE 18487 [(0,0)] 156 [] [] [] [] []
INJECT_T 18488 [(1,0)] D [] [] [] [] []
MERGE 18489 [(1,0),(0,0)] D [] [18491] [] [] [((0,0),(1,0))]
DISCARD 18490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18491 [(0,0)] HALF_D_PLUS_2 [18489] [] [] [] []
IDLE 18492 [(0,0)] 33 [] [] [] [] []
INJECT_T 18493 [(0,1)] D [] [] [] [] []
MERGE 18494 [(0,1),(0,0)] D [] [18496] [] [] [((0,0),(0,1))]
DISCARD 18495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18496 [(0,0)] HALF_D_PLUS_2 [18494] [] [] [] []
IDLE 18497 [(0,0)] 144 [] [] [] [] []
INJECT_T 18498 [(1,0)] D [] [] [] [] []
MERGE 18499 [(1,0),(0,0)] D [] [18501] [] [] [((0,0),(1,0))]
DISCARD 18500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18501 [(0,0)] HALF_D_PLUS_2 [18499] [] [] [] []
IDLE 18502 [(0,0)] 65 [] [] [] [] []
INJECT_T 18503 [(0,1)] D [] [] [] [] []
MERGE 18504 [(0,1),(0,0)] D [] [18506] [] [] [((0,0),(0,1))]
DISCARD 18505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18506 [(0,0)] HALF_D_PLUS_2 [18504] [] [] [] []
IDLE 18507 [(0,0)] 106 [] [] [] [] []
INJECT_T 18508 [(1,0)] D [] [] [] [] []
MERGE 18509 [(1,0),(0,0)] D [] [18511] [] [] [((0,0),(1,0))]
DISCARD 18510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18511 [(0,0)] HALF_D_PLUS_2 [18509] [] [] [] []
IDLE 18512 [(0,0)] 66 [] [] [] [] []
INJECT_T 18513 [(0,1)] D [] [] [] [] []
MERGE 18514 [(0,1),(0,0)] D [] [18516] [] [] [((0,0),(0,1))]
DISCARD 18515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18516 [(0,0)] HALF_D_PLUS_2 [18514] [] [] [] []
IDLE 18517 [(0,0)] 175 [] [] [] [] []
INJECT_T 18518 [(1,0)] D [] [] [] [] []
MERGE 18519 [(1,0),(0,0)] D [] [18521] [] [] [((0,0),(1,0))]
DISCARD 18520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18521 [(0,0)] HALF_D_PLUS_2 [18519] [] [] [] []
IDLE 18522 [(0,0)] 122 [] [] [] [] []
INJECT_T 18523 [(0,1)] D [] [] [] [] []
MERGE 18524 [(0,1),(0,0)] D [] [18526] [] [] [((0,0),(0,1))]
DISCARD 18525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18526 [(0,0)] HALF_D_PLUS_2 [18524] [] [] [] []
IDLE 18527 [(0,0)] 116 [] [] [] [] []
INJECT_T 18528 [(1,0)] D [] [] [] [] []
MERGE 18529 [(1,0),(0,0)] D [] [18531] [] [] [((0,0),(1,0))]
DISCARD 18530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18531 [(0,0)] HALF_D_PLUS_2 [18529] [] [] [] []
IDLE 18532 [(0,0)] 106 [] [] [] [] []
INJECT_T 18533 [(0,1)] D [] [] [] [] []
MERGE 18534 [(0,1),(0,0)] D [] [18536] [] [] [((0,0),(0,1))]
DISCARD 18535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18536 [(0,0)] HALF_D_PLUS_2 [18534] [] [] [] []
IDLE 18537 [(0,0)] 17 [] [] [] [] []
INJECT_T 18538 [(1,0)] D [] [] [] [] []
MERGE 18539 [(1,0),(0,0)] D [] [18541] [] [] [((0,0),(1,0))]
DISCARD 18540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18541 [(0,0)] HALF_D_PLUS_2 [18539] [] [] [] []
IDLE 18542 [(0,0)] 192 [] [] [] [] []
INJECT_T 18543 [(0,1)] D [] [] [] [] []
MERGE 18544 [(0,1),(0,0)] D [] [18546] [] [] [((0,0),(0,1))]
DISCARD 18545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18546 [(0,0)] HALF_D_PLUS_2 [18544] [] [] [] []
IDLE 18547 [(0,0)] 193 [] [] [] [] []
INJECT_T 18548 [(1,0)] D [] [] [] [] []
MERGE 18549 [(1,0),(0,0)] D [] [18551] [] [] [((0,0),(1,0))]
DISCARD 18550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18551 [(0,0)] HALF_D_PLUS_2 [18549] [] [] [] []
IDLE 18552 [(0,0)] 162 [] [] [] [] []
INJECT_T 18553 [(0,1)] D [] [] [] [] []
MERGE 18554 [(0,1),(0,0)] D [] [18556] [] [] [((0,0),(0,1))]
DISCARD 18555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18556 [(0,0)] HALF_D_PLUS_2 [18554] [] [] [] []
IDLE 18557 [(0,0)] 130 [] [] [] [] []
INJECT_T 18558 [(1,0)] D [] [] [] [] []
MERGE 18559 [(1,0),(0,0)] D [] [18561] [] [] [((0,0),(1,0))]
DISCARD 18560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18561 [(0,0)] HALF_D_PLUS_2 [18559] [] [] [] []
IDLE 18562 [(0,0)] 149 [] [] [] [] []
INJECT_T 18563 [(0,1)] D [] [] [] [] []
MERGE 18564 [(0,1),(0,0)] D [] [18566] [] [] [((0,0),(0,1))]
DISCARD 18565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18566 [(0,0)] HALF_D_PLUS_2 [18564] [] [] [] []
IDLE 18567 [(0,0)] 42 [] [] [] [] []
INJECT_T 18568 [(1,0)] D [] [] [] [] []
MERGE 18569 [(1,0),(0,0)] D [] [18571] [] [] [((0,0),(1,0))]
DISCARD 18570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18571 [(0,0)] HALF_D_PLUS_2 [18569] [] [] [] []
IDLE 18572 [(0,0)] 59 [] [] [] [] []
INJECT_T 18573 [(0,1)] D [] [] [] [] []
MERGE 18574 [(0,1),(0,0)] D [] [18576] [] [] [((0,0),(0,1))]
DISCARD 18575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18576 [(0,0)] HALF_D_PLUS_2 [18574] [] [] [] []
IDLE 18577 [(0,0)] 62 [] [] [] [] []
INJECT_T 18578 [(1,0)] D [] [] [] [] []
MERGE 18579 [(1,0),(0,0)] D [] [18581] [] [] [((0,0),(1,0))]
DISCARD 18580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18581 [(0,0)] HALF_D_PLUS_2 [18579] [] [] [] []
IDLE 18582 [(0,0)] 60 [] [] [] [] []
INJECT_T 18583 [(0,1)] D [] [] [] [] []
MERGE 18584 [(0,1),(0,0)] D [] [18586] [] [] [((0,0),(0,1))]
DISCARD 18585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18586 [(0,0)] HALF_D_PLUS_2 [18584] [] [] [] []
IDLE 18587 [(0,0)] 79 [] [] [] [] []
INJECT_T 18588 [(1,0)] D [] [] [] [] []
MERGE 18589 [(1,0),(0,0)] D [] [18591] [] [] [((0,0),(1,0))]
DISCARD 18590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18591 [(0,0)] HALF_D_PLUS_2 [18589] [] [] [] []
IDLE 18592 [(0,0)] 91 [] [] [] [] []
INJECT_T 18593 [(0,1)] D [] [] [] [] []
MERGE 18594 [(0,1),(0,0)] D [] [18596] [] [] [((0,0),(0,1))]
DISCARD 18595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18596 [(0,0)] HALF_D_PLUS_2 [18594] [] [] [] []
IDLE 18597 [(0,0)] 2 [] [] [] [] []
INJECT_T 18598 [(1,0)] D [] [] [] [] []
MERGE 18599 [(1,0),(0,0)] D [] [18601] [] [] [((0,0),(1,0))]
DISCARD 18600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18601 [(0,0)] HALF_D_PLUS_2 [18599] [] [] [] []
IDLE 18602 [(0,0)] 58 [] [] [] [] []
INJECT_T 18603 [(0,1)] D [] [] [] [] []
MERGE 18604 [(0,1),(0,0)] D [] [18606] [] [] [((0,0),(0,1))]
DISCARD 18605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18606 [(0,0)] HALF_D_PLUS_2 [18604] [] [] [] []
IDLE 18607 [(0,0)] 90 [] [] [] [] []
INJECT_T 18608 [(1,0)] D [] [] [] [] []
MERGE 18609 [(1,0),(0,0)] D [] [18611] [] [] [((0,0),(1,0))]
DISCARD 18610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18611 [(0,0)] HALF_D_PLUS_2 [18609] [] [] [] []
IDLE 18612 [(0,0)] 37 [] [] [] [] []
INJECT_T 18613 [(0,1)] D [] [] [] [] []
MERGE 18614 [(0,1),(0,0)] D [] [18616] [] [] [((0,0),(0,1))]
DISCARD 18615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18616 [(0,0)] HALF_D_PLUS_2 [18614] [] [] [] []
IDLE 18617 [(0,0)] 188 [] [] [] [] []
INJECT_T 18618 [(1,0)] D [] [] [] [] []
MERGE 18619 [(1,0),(0,0)] D [] [18621] [] [] [((0,0),(1,0))]
DISCARD 18620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18621 [(0,0)] HALF_D_PLUS_2 [18619] [] [] [] []
IDLE 18622 [(0,0)] 39 [] [] [] [] []
INJECT_T 18623 [(0,1)] D [] [] [] [] []
MERGE 18624 [(0,1),(0,0)] D [] [18626] [] [] [((0,0),(0,1))]
DISCARD 18625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18626 [(0,0)] HALF_D_PLUS_2 [18624] [] [] [] []
IDLE 18627 [(0,0)] 192 [] [] [] [] []
INJECT_T 18628 [(1,0)] D [] [] [] [] []
MERGE 18629 [(1,0),(0,0)] D [] [18631] [] [] [((0,0),(1,0))]
DISCARD 18630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18631 [(0,0)] HALF_D_PLUS_2 [18629] [] [] [] []
IDLE 18632 [(0,0)] 76 [] [] [] [] []
INJECT_T 18633 [(0,1)] D [] [] [] [] []
MERGE 18634 [(0,1),(0,0)] D [] [18636] [] [] [((0,0),(0,1))]
DISCARD 18635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18636 [(0,0)] HALF_D_PLUS_2 [18634] [] [] [] []
IDLE 18637 [(0,0)] 90 [] [] [] [] []
INJECT_T 18638 [(1,0)] D [] [] [] [] []
MERGE 18639 [(1,0),(0,0)] D [] [18641] [] [] [((0,0),(1,0))]
DISCARD 18640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18641 [(0,0)] HALF_D_PLUS_2 [18639] [] [] [] []
IDLE 18642 [(0,0)] 67 [] [] [] [] []
INJECT_T 18643 [(0,1)] D [] [] [] [] []
MERGE 18644 [(0,1),(0,0)] D [] [18646] [] [] [((0,0),(0,1))]
DISCARD 18645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18646 [(0,0)] HALF_D_PLUS_2 [18644] [] [] [] []
IDLE 18647 [(0,0)] 180 [] [] [] [] []
INJECT_T 18648 [(1,0)] D [] [] [] [] []
MERGE 18649 [(1,0),(0,0)] D [] [18651] [] [] [((0,0),(1,0))]
DISCARD 18650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18651 [(0,0)] HALF_D_PLUS_2 [18649] [] [] [] []
IDLE 18652 [(0,0)] 189 [] [] [] [] []
INJECT_T 18653 [(0,1)] D [] [] [] [] []
MERGE 18654 [(0,1),(0,0)] D [] [18656] [] [] [((0,0),(0,1))]
DISCARD 18655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18656 [(0,0)] HALF_D_PLUS_2 [18654] [] [] [] []
IDLE 18657 [(0,0)] 85 [] [] [] [] []
INJECT_T 18658 [(1,0)] D [] [] [] [] []
MERGE 18659 [(1,0),(0,0)] D [] [18661] [] [] [((0,0),(1,0))]
DISCARD 18660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18661 [(0,0)] HALF_D_PLUS_2 [18659] [] [] [] []
IDLE 18662 [(0,0)] 121 [] [] [] [] []
INJECT_T 18663 [(0,1)] D [] [] [] [] []
MERGE 18664 [(0,1),(0,0)] D [] [18666] [] [] [((0,0),(0,1))]
DISCARD 18665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18666 [(0,0)] HALF_D_PLUS_2 [18664] [] [] [] []
IDLE 18667 [(0,0)] 48 [] [] [] [] []
INJECT_T 18668 [(1,0)] D [] [] [] [] []
MERGE 18669 [(1,0),(0,0)] D [] [18671] [] [] [((0,0),(1,0))]
DISCARD 18670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18671 [(0,0)] HALF_D_PLUS_2 [18669] [] [] [] []
IDLE 18672 [(0,0)] 174 [] [] [] [] []
INJECT_T 18673 [(0,1)] D [] [] [] [] []
MERGE 18674 [(0,1),(0,0)] D [] [18676] [] [] [((0,0),(0,1))]
DISCARD 18675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18676 [(0,0)] HALF_D_PLUS_2 [18674] [] [] [] []
IDLE 18677 [(0,0)] 38 [] [] [] [] []
INJECT_T 18678 [(1,0)] D [] [] [] [] []
MERGE 18679 [(1,0),(0,0)] D [] [18681] [] [] [((0,0),(1,0))]
DISCARD 18680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18681 [(0,0)] HALF_D_PLUS_2 [18679] [] [] [] []
IDLE 18682 [(0,0)] 19 [] [] [] [] []
INJECT_T 18683 [(0,1)] D [] [] [] [] []
MERGE 18684 [(0,1),(0,0)] D [] [18686] [] [] [((0,0),(0,1))]
DISCARD 18685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18686 [(0,0)] HALF_D_PLUS_2 [18684] [] [] [] []
IDLE 18687 [(0,0)] 48 [] [] [] [] []
INJECT_T 18688 [(1,0)] D [] [] [] [] []
MERGE 18689 [(1,0),(0,0)] D [] [18691] [] [] [((0,0),(1,0))]
DISCARD 18690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18691 [(0,0)] HALF_D_PLUS_2 [18689] [] [] [] []
IDLE 18692 [(0,0)] 7 [] [] [] [] []
INJECT_T 18693 [(0,1)] D [] [] [] [] []
MERGE 18694 [(0,1),(0,0)] D [] [18696] [] [] [((0,0),(0,1))]
DISCARD 18695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18696 [(0,0)] HALF_D_PLUS_2 [18694] [] [] [] []
IDLE 18697 [(0,0)] 27 [] [] [] [] []
INJECT_T 18698 [(1,0)] D [] [] [] [] []
MERGE 18699 [(1,0),(0,0)] D [] [18701] [] [] [((0,0),(1,0))]
DISCARD 18700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18701 [(0,0)] HALF_D_PLUS_2 [18699] [] [] [] []
IDLE 18702 [(0,0)] 167 [] [] [] [] []
INJECT_T 18703 [(0,1)] D [] [] [] [] []
MERGE 18704 [(0,1),(0,0)] D [] [18706] [] [] [((0,0),(0,1))]
DISCARD 18705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18706 [(0,0)] HALF_D_PLUS_2 [18704] [] [] [] []
IDLE 18707 [(0,0)] 75 [] [] [] [] []
INJECT_T 18708 [(1,0)] D [] [] [] [] []
MERGE 18709 [(1,0),(0,0)] D [] [18711] [] [] [((0,0),(1,0))]
DISCARD 18710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18711 [(0,0)] HALF_D_PLUS_2 [18709] [] [] [] []
IDLE 18712 [(0,0)] 87 [] [] [] [] []
INJECT_T 18713 [(0,1)] D [] [] [] [] []
MERGE 18714 [(0,1),(0,0)] D [] [18716] [] [] [((0,0),(0,1))]
DISCARD 18715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18716 [(0,0)] HALF_D_PLUS_2 [18714] [] [] [] []
IDLE 18717 [(0,0)] 79 [] [] [] [] []
INJECT_T 18718 [(1,0)] D [] [] [] [] []
MERGE 18719 [(1,0),(0,0)] D [] [18721] [] [] [((0,0),(1,0))]
DISCARD 18720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18721 [(0,0)] HALF_D_PLUS_2 [18719] [] [] [] []
IDLE 18722 [(0,0)] 110 [] [] [] [] []
INJECT_T 18723 [(0,1)] D [] [] [] [] []
MERGE 18724 [(0,1),(0,0)] D [] [18726] [] [] [((0,0),(0,1))]
DISCARD 18725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18726 [(0,0)] HALF_D_PLUS_2 [18724] [] [] [] []
IDLE 18727 [(0,0)] 79 [] [] [] [] []
INJECT_T 18728 [(1,0)] D [] [] [] [] []
MERGE 18729 [(1,0),(0,0)] D [] [18731] [] [] [((0,0),(1,0))]
DISCARD 18730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18731 [(0,0)] HALF_D_PLUS_2 [18729] [] [] [] []
IDLE 18732 [(0,0)] 54 [] [] [] [] []
INJECT_T 18733 [(0,1)] D [] [] [] [] []
MERGE 18734 [(0,1),(0,0)] D [] [18736] [] [] [((0,0),(0,1))]
DISCARD 18735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18736 [(0,0)] HALF_D_PLUS_2 [18734] [] [] [] []
IDLE 18737 [(0,0)] 6 [] [] [] [] []
INJECT_T 18738 [(1,0)] D [] [] [] [] []
MERGE 18739 [(1,0),(0,0)] D [] [18741] [] [] [((0,0),(1,0))]
DISCARD 18740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18741 [(0,0)] HALF_D_PLUS_2 [18739] [] [] [] []
IDLE 18742 [(0,0)] 87 [] [] [] [] []
INJECT_T 18743 [(0,1)] D [] [] [] [] []
MERGE 18744 [(0,1),(0,0)] D [] [18746] [] [] [((0,0),(0,1))]
DISCARD 18745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18746 [(0,0)] HALF_D_PLUS_2 [18744] [] [] [] []
IDLE 18747 [(0,0)] 32 [] [] [] [] []
INJECT_T 18748 [(1,0)] D [] [] [] [] []
MERGE 18749 [(1,0),(0,0)] D [] [18751] [] [] [((0,0),(1,0))]
DISCARD 18750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18751 [(0,0)] HALF_D_PLUS_2 [18749] [] [] [] []
IDLE 18752 [(0,0)] 26 [] [] [] [] []
INJECT_T 18753 [(0,1)] D [] [] [] [] []
MERGE 18754 [(0,1),(0,0)] D [] [18756] [] [] [((0,0),(0,1))]
DISCARD 18755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18756 [(0,0)] HALF_D_PLUS_2 [18754] [] [] [] []
IDLE 18757 [(0,0)] 59 [] [] [] [] []
INJECT_T 18758 [(1,0)] D [] [] [] [] []
MERGE 18759 [(1,0),(0,0)] D [] [18761] [] [] [((0,0),(1,0))]
DISCARD 18760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18761 [(0,0)] HALF_D_PLUS_2 [18759] [] [] [] []
IDLE 18762 [(0,0)] 199 [] [] [] [] []
INJECT_T 18763 [(0,1)] D [] [] [] [] []
MERGE 18764 [(0,1),(0,0)] D [] [18766] [] [] [((0,0),(0,1))]
DISCARD 18765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18766 [(0,0)] HALF_D_PLUS_2 [18764] [] [] [] []
IDLE 18767 [(0,0)] 115 [] [] [] [] []
INJECT_T 18768 [(1,0)] D [] [] [] [] []
MERGE 18769 [(1,0),(0,0)] D [] [18771] [] [] [((0,0),(1,0))]
DISCARD 18770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18771 [(0,0)] HALF_D_PLUS_2 [18769] [] [] [] []
IDLE 18772 [(0,0)] 110 [] [] [] [] []
INJECT_T 18773 [(0,1)] D [] [] [] [] []
MERGE 18774 [(0,1),(0,0)] D [] [18776] [] [] [((0,0),(0,1))]
DISCARD 18775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18776 [(0,0)] HALF_D_PLUS_2 [18774] [] [] [] []
IDLE 18777 [(0,0)] 31 [] [] [] [] []
INJECT_T 18778 [(1,0)] D [] [] [] [] []
MERGE 18779 [(1,0),(0,0)] D [] [18781] [] [] [((0,0),(1,0))]
DISCARD 18780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18781 [(0,0)] HALF_D_PLUS_2 [18779] [] [] [] []
IDLE 18782 [(0,0)] 19 [] [] [] [] []
INJECT_T 18783 [(0,1)] D [] [] [] [] []
MERGE 18784 [(0,1),(0,0)] D [] [18786] [] [] [((0,0),(0,1))]
DISCARD 18785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18786 [(0,0)] HALF_D_PLUS_2 [18784] [] [] [] []
IDLE 18787 [(0,0)] 5 [] [] [] [] []
INJECT_T 18788 [(1,0)] D [] [] [] [] []
MERGE 18789 [(1,0),(0,0)] D [] [18791] [] [] [((0,0),(1,0))]
DISCARD 18790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18791 [(0,0)] HALF_D_PLUS_2 [18789] [] [] [] []
IDLE 18792 [(0,0)] 171 [] [] [] [] []
INJECT_T 18793 [(0,1)] D [] [] [] [] []
MERGE 18794 [(0,1),(0,0)] D [] [18796] [] [] [((0,0),(0,1))]
DISCARD 18795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18796 [(0,0)] HALF_D_PLUS_2 [18794] [] [] [] []
IDLE 18797 [(0,0)] 168 [] [] [] [] []
INJECT_T 18798 [(1,0)] D [] [] [] [] []
MERGE 18799 [(1,0),(0,0)] D [] [18801] [] [] [((0,0),(1,0))]
DISCARD 18800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18801 [(0,0)] HALF_D_PLUS_2 [18799] [] [] [] []
IDLE 18802 [(0,0)] 86 [] [] [] [] []
INJECT_T 18803 [(0,1)] D [] [] [] [] []
MERGE 18804 [(0,1),(0,0)] D [] [18806] [] [] [((0,0),(0,1))]
DISCARD 18805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18806 [(0,0)] HALF_D_PLUS_2 [18804] [] [] [] []
IDLE 18807 [(0,0)] 141 [] [] [] [] []
INJECT_T 18808 [(1,0)] D [] [] [] [] []
MERGE 18809 [(1,0),(0,0)] D [] [18811] [] [] [((0,0),(1,0))]
DISCARD 18810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18811 [(0,0)] HALF_D_PLUS_2 [18809] [] [] [] []
IDLE 18812 [(0,0)] 127 [] [] [] [] []
INJECT_T 18813 [(0,1)] D [] [] [] [] []
MERGE 18814 [(0,1),(0,0)] D [] [18816] [] [] [((0,0),(0,1))]
DISCARD 18815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18816 [(0,0)] HALF_D_PLUS_2 [18814] [] [] [] []
IDLE 18817 [(0,0)] 88 [] [] [] [] []
INJECT_T 18818 [(1,0)] D [] [] [] [] []
MERGE 18819 [(1,0),(0,0)] D [] [18821] [] [] [((0,0),(1,0))]
DISCARD 18820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18821 [(0,0)] HALF_D_PLUS_2 [18819] [] [] [] []
IDLE 18822 [(0,0)] 31 [] [] [] [] []
INJECT_T 18823 [(0,1)] D [] [] [] [] []
MERGE 18824 [(0,1),(0,0)] D [] [18826] [] [] [((0,0),(0,1))]
DISCARD 18825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18826 [(0,0)] HALF_D_PLUS_2 [18824] [] [] [] []
IDLE 18827 [(0,0)] 1 [] [] [] [] []
INJECT_T 18828 [(1,0)] D [] [] [] [] []
MERGE 18829 [(1,0),(0,0)] D [] [18831] [] [] [((0,0),(1,0))]
DISCARD 18830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18831 [(0,0)] HALF_D_PLUS_2 [18829] [] [] [] []
IDLE 18832 [(0,0)] 79 [] [] [] [] []
INJECT_T 18833 [(0,1)] D [] [] [] [] []
MERGE 18834 [(0,1),(0,0)] D [] [18836] [] [] [((0,0),(0,1))]
DISCARD 18835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18836 [(0,0)] HALF_D_PLUS_2 [18834] [] [] [] []
IDLE 18837 [(0,0)] 45 [] [] [] [] []
INJECT_T 18838 [(1,0)] D [] [] [] [] []
MERGE 18839 [(1,0),(0,0)] D [] [18841] [] [] [((0,0),(1,0))]
DISCARD 18840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18841 [(0,0)] HALF_D_PLUS_2 [18839] [] [] [] []
IDLE 18842 [(0,0)] 100 [] [] [] [] []
INJECT_T 18843 [(0,1)] D [] [] [] [] []
MERGE 18844 [(0,1),(0,0)] D [] [18846] [] [] [((0,0),(0,1))]
DISCARD 18845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18846 [(0,0)] HALF_D_PLUS_2 [18844] [] [] [] []
IDLE 18847 [(0,0)] 41 [] [] [] [] []
INJECT_T 18848 [(1,0)] D [] [] [] [] []
MERGE 18849 [(1,0),(0,0)] D [] [18851] [] [] [((0,0),(1,0))]
DISCARD 18850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18851 [(0,0)] HALF_D_PLUS_2 [18849] [] [] [] []
IDLE 18852 [(0,0)] 99 [] [] [] [] []
INJECT_T 18853 [(0,1)] D [] [] [] [] []
MERGE 18854 [(0,1),(0,0)] D [] [18856] [] [] [((0,0),(0,1))]
DISCARD 18855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18856 [(0,0)] HALF_D_PLUS_2 [18854] [] [] [] []
IDLE 18857 [(0,0)] 106 [] [] [] [] []
INJECT_T 18858 [(1,0)] D [] [] [] [] []
MERGE 18859 [(1,0),(0,0)] D [] [18861] [] [] [((0,0),(1,0))]
DISCARD 18860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18861 [(0,0)] HALF_D_PLUS_2 [18859] [] [] [] []
IDLE 18862 [(0,0)] 164 [] [] [] [] []
INJECT_T 18863 [(0,1)] D [] [] [] [] []
MERGE 18864 [(0,1),(0,0)] D [] [18866] [] [] [((0,0),(0,1))]
DISCARD 18865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18866 [(0,0)] HALF_D_PLUS_2 [18864] [] [] [] []
IDLE 18867 [(0,0)] 179 [] [] [] [] []
INJECT_T 18868 [(1,0)] D [] [] [] [] []
MERGE 18869 [(1,0),(0,0)] D [] [18871] [] [] [((0,0),(1,0))]
DISCARD 18870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18871 [(0,0)] HALF_D_PLUS_2 [18869] [] [] [] []
IDLE 18872 [(0,0)] 99 [] [] [] [] []
INJECT_T 18873 [(0,1)] D [] [] [] [] []
MERGE 18874 [(0,1),(0,0)] D [] [18876] [] [] [((0,0),(0,1))]
DISCARD 18875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18876 [(0,0)] HALF_D_PLUS_2 [18874] [] [] [] []
IDLE 18877 [(0,0)] 1 [] [] [] [] []
INJECT_T 18878 [(1,0)] D [] [] [] [] []
MERGE 18879 [(1,0),(0,0)] D [] [18881] [] [] [((0,0),(1,0))]
DISCARD 18880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18881 [(0,0)] HALF_D_PLUS_2 [18879] [] [] [] []
IDLE 18882 [(0,0)] 60 [] [] [] [] []
INJECT_T 18883 [(0,1)] D [] [] [] [] []
MERGE 18884 [(0,1),(0,0)] D [] [18886] [] [] [((0,0),(0,1))]
DISCARD 18885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18886 [(0,0)] HALF_D_PLUS_2 [18884] [] [] [] []
IDLE 18887 [(0,0)] 45 [] [] [] [] []
INJECT_T 18888 [(1,0)] D [] [] [] [] []
MERGE 18889 [(1,0),(0,0)] D [] [18891] [] [] [((0,0),(1,0))]
DISCARD 18890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18891 [(0,0)] HALF_D_PLUS_2 [18889] [] [] [] []
IDLE 18892 [(0,0)] 53 [] [] [] [] []
INJECT_T 18893 [(0,1)] D [] [] [] [] []
MERGE 18894 [(0,1),(0,0)] D [] [18896] [] [] [((0,0),(0,1))]
DISCARD 18895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18896 [(0,0)] HALF_D_PLUS_2 [18894] [] [] [] []
IDLE 18897 [(0,0)] 147 [] [] [] [] []
INJECT_T 18898 [(1,0)] D [] [] [] [] []
MERGE 18899 [(1,0),(0,0)] D [] [18901] [] [] [((0,0),(1,0))]
DISCARD 18900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18901 [(0,0)] HALF_D_PLUS_2 [18899] [] [] [] []
IDLE 18902 [(0,0)] 61 [] [] [] [] []
INJECT_T 18903 [(0,1)] D [] [] [] [] []
MERGE 18904 [(0,1),(0,0)] D [] [18906] [] [] [((0,0),(0,1))]
DISCARD 18905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18906 [(0,0)] HALF_D_PLUS_2 [18904] [] [] [] []
IDLE 18907 [(0,0)] 112 [] [] [] [] []
INJECT_T 18908 [(1,0)] D [] [] [] [] []
MERGE 18909 [(1,0),(0,0)] D [] [18911] [] [] [((0,0),(1,0))]
DISCARD 18910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18911 [(0,0)] HALF_D_PLUS_2 [18909] [] [] [] []
IDLE 18912 [(0,0)] 94 [] [] [] [] []
INJECT_T 18913 [(0,1)] D [] [] [] [] []
MERGE 18914 [(0,1),(0,0)] D [] [18916] [] [] [((0,0),(0,1))]
DISCARD 18915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18916 [(0,0)] HALF_D_PLUS_2 [18914] [] [] [] []
IDLE 18917 [(0,0)] 184 [] [] [] [] []
INJECT_T 18918 [(1,0)] D [] [] [] [] []
MERGE 18919 [(1,0),(0,0)] D [] [18921] [] [] [((0,0),(1,0))]
DISCARD 18920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18921 [(0,0)] HALF_D_PLUS_2 [18919] [] [] [] []
IDLE 18922 [(0,0)] 53 [] [] [] [] []
INJECT_T 18923 [(0,1)] D [] [] [] [] []
MERGE 18924 [(0,1),(0,0)] D [] [18926] [] [] [((0,0),(0,1))]
DISCARD 18925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18926 [(0,0)] HALF_D_PLUS_2 [18924] [] [] [] []
IDLE 18927 [(0,0)] 115 [] [] [] [] []
INJECT_T 18928 [(1,0)] D [] [] [] [] []
MERGE 18929 [(1,0),(0,0)] D [] [18931] [] [] [((0,0),(1,0))]
DISCARD 18930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18931 [(0,0)] HALF_D_PLUS_2 [18929] [] [] [] []
IDLE 18932 [(0,0)] 6 [] [] [] [] []
INJECT_T 18933 [(0,1)] D [] [] [] [] []
MERGE 18934 [(0,1),(0,0)] D [] [18936] [] [] [((0,0),(0,1))]
DISCARD 18935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18936 [(0,0)] HALF_D_PLUS_2 [18934] [] [] [] []
IDLE 18937 [(0,0)] 61 [] [] [] [] []
INJECT_T 18938 [(1,0)] D [] [] [] [] []
MERGE 18939 [(1,0),(0,0)] D [] [18941] [] [] [((0,0),(1,0))]
DISCARD 18940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18941 [(0,0)] HALF_D_PLUS_2 [18939] [] [] [] []
IDLE 18942 [(0,0)] 40 [] [] [] [] []
INJECT_T 18943 [(0,1)] D [] [] [] [] []
MERGE 18944 [(0,1),(0,0)] D [] [18946] [] [] [((0,0),(0,1))]
DISCARD 18945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18946 [(0,0)] HALF_D_PLUS_2 [18944] [] [] [] []
IDLE 18947 [(0,0)] 25 [] [] [] [] []
INJECT_T 18948 [(1,0)] D [] [] [] [] []
MERGE 18949 [(1,0),(0,0)] D [] [18951] [] [] [((0,0),(1,0))]
DISCARD 18950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18951 [(0,0)] HALF_D_PLUS_2 [18949] [] [] [] []
IDLE 18952 [(0,0)] 116 [] [] [] [] []
INJECT_T 18953 [(0,1)] D [] [] [] [] []
MERGE 18954 [(0,1),(0,0)] D [] [18956] [] [] [((0,0),(0,1))]
DISCARD 18955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18956 [(0,0)] HALF_D_PLUS_2 [18954] [] [] [] []
IDLE 18957 [(0,0)] 176 [] [] [] [] []
INJECT_T 18958 [(1,0)] D [] [] [] [] []
MERGE 18959 [(1,0),(0,0)] D [] [18961] [] [] [((0,0),(1,0))]
DISCARD 18960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18961 [(0,0)] HALF_D_PLUS_2 [18959] [] [] [] []
IDLE 18962 [(0,0)] 54 [] [] [] [] []
INJECT_T 18963 [(0,1)] D [] [] [] [] []
MERGE 18964 [(0,1),(0,0)] D [] [18966] [] [] [((0,0),(0,1))]
DISCARD 18965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18966 [(0,0)] HALF_D_PLUS_2 [18964] [] [] [] []
IDLE 18967 [(0,0)] 57 [] [] [] [] []
INJECT_T 18968 [(1,0)] D [] [] [] [] []
MERGE 18969 [(1,0),(0,0)] D [] [18971] [] [] [((0,0),(1,0))]
DISCARD 18970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18971 [(0,0)] HALF_D_PLUS_2 [18969] [] [] [] []
IDLE 18972 [(0,0)] 66 [] [] [] [] []
INJECT_T 18973 [(0,1)] D [] [] [] [] []
MERGE 18974 [(0,1),(0,0)] D [] [18976] [] [] [((0,0),(0,1))]
DISCARD 18975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18976 [(0,0)] HALF_D_PLUS_2 [18974] [] [] [] []
IDLE 18977 [(0,0)] 84 [] [] [] [] []
INJECT_T 18978 [(1,0)] D [] [] [] [] []
MERGE 18979 [(1,0),(0,0)] D [] [18981] [] [] [((0,0),(1,0))]
DISCARD 18980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18981 [(0,0)] HALF_D_PLUS_2 [18979] [] [] [] []
IDLE 18982 [(0,0)] 51 [] [] [] [] []
INJECT_T 18983 [(0,1)] D [] [] [] [] []
MERGE 18984 [(0,1),(0,0)] D [] [18986] [] [] [((0,0),(0,1))]
DISCARD 18985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18986 [(0,0)] HALF_D_PLUS_2 [18984] [] [] [] []
IDLE 18987 [(0,0)] 161 [] [] [] [] []
INJECT_T 18988 [(1,0)] D [] [] [] [] []
MERGE 18989 [(1,0),(0,0)] D [] [18991] [] [] [((0,0),(1,0))]
DISCARD 18990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 18991 [(0,0)] HALF_D_PLUS_2 [18989] [] [] [] []
IDLE 18992 [(0,0)] 19 [] [] [] [] []
INJECT_T 18993 [(0,1)] D [] [] [] [] []
MERGE 18994 [(0,1),(0,0)] D [] [18996] [] [] [((0,0),(0,1))]
DISCARD 18995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 18996 [(0,0)] HALF_D_PLUS_2 [18994] [] [] [] []
IDLE 18997 [(0,0)] 38 [] [] [] [] []
INJECT_T 18998 [(1,0)] D [] [] [] [] []
MERGE 18999 [(1,0),(0,0)] D [] [19001] [] [] [((0,0),(1,0))]
DISCARD 19000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19001 [(0,0)] HALF_D_PLUS_2 [18999] [] [] [] []
IDLE 19002 [(0,0)] 36 [] [] [] [] []
INJECT_T 19003 [(0,1)] D [] [] [] [] []
MERGE 19004 [(0,1),(0,0)] D [] [19006] [] [] [((0,0),(0,1))]
DISCARD 19005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19006 [(0,0)] HALF_D_PLUS_2 [19004] [] [] [] []
IDLE 19007 [(0,0)] 175 [] [] [] [] []
INJECT_T 19008 [(1,0)] D [] [] [] [] []
MERGE 19009 [(1,0),(0,0)] D [] [19011] [] [] [((0,0),(1,0))]
DISCARD 19010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19011 [(0,0)] HALF_D_PLUS_2 [19009] [] [] [] []
IDLE 19012 [(0,0)] 51 [] [] [] [] []
INJECT_T 19013 [(0,1)] D [] [] [] [] []
MERGE 19014 [(0,1),(0,0)] D [] [19016] [] [] [((0,0),(0,1))]
DISCARD 19015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19016 [(0,0)] HALF_D_PLUS_2 [19014] [] [] [] []
IDLE 19017 [(0,0)] 95 [] [] [] [] []
INJECT_T 19018 [(1,0)] D [] [] [] [] []
MERGE 19019 [(1,0),(0,0)] D [] [19021] [] [] [((0,0),(1,0))]
DISCARD 19020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19021 [(0,0)] HALF_D_PLUS_2 [19019] [] [] [] []
IDLE 19022 [(0,0)] 168 [] [] [] [] []
INJECT_T 19023 [(0,1)] D [] [] [] [] []
MERGE 19024 [(0,1),(0,0)] D [] [19026] [] [] [((0,0),(0,1))]
DISCARD 19025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19026 [(0,0)] HALF_D_PLUS_2 [19024] [] [] [] []
IDLE 19027 [(0,0)] 77 [] [] [] [] []
INJECT_T 19028 [(1,0)] D [] [] [] [] []
MERGE 19029 [(1,0),(0,0)] D [] [19031] [] [] [((0,0),(1,0))]
DISCARD 19030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19031 [(0,0)] HALF_D_PLUS_2 [19029] [] [] [] []
IDLE 19032 [(0,0)] 44 [] [] [] [] []
INJECT_T 19033 [(0,1)] D [] [] [] [] []
MERGE 19034 [(0,1),(0,0)] D [] [19036] [] [] [((0,0),(0,1))]
DISCARD 19035 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19036 [(0,0)] HALF_D_PLUS_2 [19034] [] [] [] []
IDLE 19037 [(0,0)] 33 [] [] [] [] []
INJECT_T 19038 [(1,0)] D [] [] [] [] []
MERGE 19039 [(1,0),(0,0)] D [] [19041] [] [] [((0,0),(1,0))]
DISCARD 19040 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19041 [(0,0)] HALF_D_PLUS_2 [19039] [] [] [] []
IDLE 19042 [(0,0)] 166 [] [] [] [] []
INJECT_T 19043 [(0,1)] D [] [] [] [] []
MERGE 19044 [(0,1),(0,0)] D [] [19046] [] [] [((0,0),(0,1))]
DISCARD 19045 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19046 [(0,0)] HALF_D_PLUS_2 [19044] [] [] [] []
IDLE 19047 [(0,0)] 78 [] [] [] [] []
INJECT_T 19048 [(1,0)] D [] [] [] [] []
MERGE 19049 [(1,0),(0,0)] D [] [19051] [] [] [((0,0),(1,0))]
DISCARD 19050 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19051 [(0,0)] HALF_D_PLUS_2 [19049] [] [] [] []
IDLE 19052 [(0,0)] 149 [] [] [] [] []
INJECT_T 19053 [(0,1)] D [] [] [] [] []
MERGE 19054 [(0,1),(0,0)] D [] [19056] [] [] [((0,0),(0,1))]
DISCARD 19055 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19056 [(0,0)] HALF_D_PLUS_2 [19054] [] [] [] []
IDLE 19057 [(0,0)] 27 [] [] [] [] []
INJECT_T 19058 [(1,0)] D [] [] [] [] []
MERGE 19059 [(1,0),(0,0)] D [] [19061] [] [] [((0,0),(1,0))]
DISCARD 19060 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19061 [(0,0)] HALF_D_PLUS_2 [19059] [] [] [] []
IDLE 19062 [(0,0)] 195 [] [] [] [] []
INJECT_T 19063 [(0,1)] D [] [] [] [] []
MERGE 19064 [(0,1),(0,0)] D [] [19066] [] [] [((0,0),(0,1))]
DISCARD 19065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19066 [(0,0)] HALF_D_PLUS_2 [19064] [] [] [] []
IDLE 19067 [(0,0)] 9 [] [] [] [] []
INJECT_T 19068 [(1,0)] D [] [] [] [] []
MERGE 19069 [(1,0),(0,0)] D [] [19071] [] [] [((0,0),(1,0))]
DISCARD 19070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19071 [(0,0)] HALF_D_PLUS_2 [19069] [] [] [] []
IDLE 19072 [(0,0)] 151 [] [] [] [] []
INJECT_T 19073 [(0,1)] D [] [] [] [] []
MERGE 19074 [(0,1),(0,0)] D [] [19076] [] [] [((0,0),(0,1))]
DISCARD 19075 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19076 [(0,0)] HALF_D_PLUS_2 [19074] [] [] [] []
IDLE 19077 [(0,0)] 114 [] [] [] [] []
INJECT_T 19078 [(1,0)] D [] [] [] [] []
MERGE 19079 [(1,0),(0,0)] D [] [19081] [] [] [((0,0),(1,0))]
DISCARD 19080 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19081 [(0,0)] HALF_D_PLUS_2 [19079] [] [] [] []
IDLE 19082 [(0,0)] 23 [] [] [] [] []
INJECT_T 19083 [(0,1)] D [] [] [] [] []
MERGE 19084 [(0,1),(0,0)] D [] [19086] [] [] [((0,0),(0,1))]
DISCARD 19085 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19086 [(0,0)] HALF_D_PLUS_2 [19084] [] [] [] []
IDLE 19087 [(0,0)] 124 [] [] [] [] []
INJECT_T 19088 [(1,0)] D [] [] [] [] []
MERGE 19089 [(1,0),(0,0)] D [] [19091] [] [] [((0,0),(1,0))]
DISCARD 19090 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19091 [(0,0)] HALF_D_PLUS_2 [19089] [] [] [] []
IDLE 19092 [(0,0)] 188 [] [] [] [] []
INJECT_T 19093 [(0,1)] D [] [] [] [] []
MERGE 19094 [(0,1),(0,0)] D [] [19096] [] [] [((0,0),(0,1))]
DISCARD 19095 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19096 [(0,0)] HALF_D_PLUS_2 [19094] [] [] [] []
IDLE 19097 [(0,0)] 81 [] [] [] [] []
INJECT_T 19098 [(1,0)] D [] [] [] [] []
MERGE 19099 [(1,0),(0,0)] D [] [19101] [] [] [((0,0),(1,0))]
DISCARD 19100 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19101 [(0,0)] HALF_D_PLUS_2 [19099] [] [] [] []
IDLE 19102 [(0,0)] 169 [] [] [] [] []
INJECT_T 19103 [(0,1)] D [] [] [] [] []
MERGE 19104 [(0,1),(0,0)] D [] [19106] [] [] [((0,0),(0,1))]
DISCARD 19105 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19106 [(0,0)] HALF_D_PLUS_2 [19104] [] [] [] []
IDLE 19107 [(0,0)] 148 [] [] [] [] []
INJECT_T 19108 [(1,0)] D [] [] [] [] []
MERGE 19109 [(1,0),(0,0)] D [] [19111] [] [] [((0,0),(1,0))]
DISCARD 19110 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19111 [(0,0)] HALF_D_PLUS_2 [19109] [] [] [] []
IDLE 19112 [(0,0)] 89 [] [] [] [] []
INJECT_T 19113 [(0,1)] D [] [] [] [] []
MERGE 19114 [(0,1),(0,0)] D [] [19116] [] [] [((0,0),(0,1))]
DISCARD 19115 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19116 [(0,0)] HALF_D_PLUS_2 [19114] [] [] [] []
IDLE 19117 [(0,0)] 18 [] [] [] [] []
INJECT_T 19118 [(1,0)] D [] [] [] [] []
MERGE 19119 [(1,0),(0,0)] D [] [19121] [] [] [((0,0),(1,0))]
DISCARD 19120 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19121 [(0,0)] HALF_D_PLUS_2 [19119] [] [] [] []
IDLE 19122 [(0,0)] 87 [] [] [] [] []
INJECT_T 19123 [(0,1)] D [] [] [] [] []
MERGE 19124 [(0,1),(0,0)] D [] [19126] [] [] [((0,0),(0,1))]
DISCARD 19125 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19126 [(0,0)] HALF_D_PLUS_2 [19124] [] [] [] []
IDLE 19127 [(0,0)] 62 [] [] [] [] []
INJECT_T 19128 [(1,0)] D [] [] [] [] []
MERGE 19129 [(1,0),(0,0)] D [] [19131] [] [] [((0,0),(1,0))]
DISCARD 19130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19131 [(0,0)] HALF_D_PLUS_2 [19129] [] [] [] []
IDLE 19132 [(0,0)] 6 [] [] [] [] []
INJECT_T 19133 [(0,1)] D [] [] [] [] []
MERGE 19134 [(0,1),(0,0)] D [] [19136] [] [] [((0,0),(0,1))]
DISCARD 19135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19136 [(0,0)] HALF_D_PLUS_2 [19134] [] [] [] []
IDLE 19137 [(0,0)] 164 [] [] [] [] []
INJECT_T 19138 [(1,0)] D [] [] [] [] []
MERGE 19139 [(1,0),(0,0)] D [] [19141] [] [] [((0,0),(1,0))]
DISCARD 19140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19141 [(0,0)] HALF_D_PLUS_2 [19139] [] [] [] []
IDLE 19142 [(0,0)] 43 [] [] [] [] []
INJECT_T 19143 [(0,1)] D [] [] [] [] []
MERGE 19144 [(0,1),(0,0)] D [] [19146] [] [] [((0,0),(0,1))]
DISCARD 19145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19146 [(0,0)] HALF_D_PLUS_2 [19144] [] [] [] []
IDLE 19147 [(0,0)] 190 [] [] [] [] []
INJECT_T 19148 [(1,0)] D [] [] [] [] []
MERGE 19149 [(1,0),(0,0)] D [] [19151] [] [] [((0,0),(1,0))]
DISCARD 19150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19151 [(0,0)] HALF_D_PLUS_2 [19149] [] [] [] []
IDLE 19152 [(0,0)] 143 [] [] [] [] []
INJECT_T 19153 [(0,1)] D [] [] [] [] []
MERGE 19154 [(0,1),(0,0)] D [] [19156] [] [] [((0,0),(0,1))]
DISCARD 19155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19156 [(0,0)] HALF_D_PLUS_2 [19154] [] [] [] []
IDLE 19157 [(0,0)] 157 [] [] [] [] []
INJECT_T 19158 [(1,0)] D [] [] [] [] []
MERGE 19159 [(1,0),(0,0)] D [] [19161] [] [] [((0,0),(1,0))]
DISCARD 19160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19161 [(0,0)] HALF_D_PLUS_2 [19159] [] [] [] []
IDLE 19162 [(0,0)] 22 [] [] [] [] []
INJECT_T 19163 [(0,1)] D [] [] [] [] []
MERGE 19164 [(0,1),(0,0)] D [] [19166] [] [] [((0,0),(0,1))]
DISCARD 19165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19166 [(0,0)] HALF_D_PLUS_2 [19164] [] [] [] []
IDLE 19167 [(0,0)] 37 [] [] [] [] []
INJECT_T 19168 [(1,0)] D [] [] [] [] []
MERGE 19169 [(1,0),(0,0)] D [] [19171] [] [] [((0,0),(1,0))]
DISCARD 19170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19171 [(0,0)] HALF_D_PLUS_2 [19169] [] [] [] []
IDLE 19172 [(0,0)] 199 [] [] [] [] []
INJECT_T 19173 [(0,1)] D [] [] [] [] []
MERGE 19174 [(0,1),(0,0)] D [] [19176] [] [] [((0,0),(0,1))]
DISCARD 19175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19176 [(0,0)] HALF_D_PLUS_2 [19174] [] [] [] []
IDLE 19177 [(0,0)] 108 [] [] [] [] []
INJECT_T 19178 [(1,0)] D [] [] [] [] []
MERGE 19179 [(1,0),(0,0)] D [] [19181] [] [] [((0,0),(1,0))]
DISCARD 19180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19181 [(0,0)] HALF_D_PLUS_2 [19179] [] [] [] []
IDLE 19182 [(0,0)] 4 [] [] [] [] []
INJECT_T 19183 [(0,1)] D [] [] [] [] []
MERGE 19184 [(0,1),(0,0)] D [] [19186] [] [] [((0,0),(0,1))]
DISCARD 19185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19186 [(0,0)] HALF_D_PLUS_2 [19184] [] [] [] []
IDLE 19187 [(0,0)] 19 [] [] [] [] []
INJECT_T 19188 [(1,0)] D [] [] [] [] []
MERGE 19189 [(1,0),(0,0)] D [] [19191] [] [] [((0,0),(1,0))]
DISCARD 19190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19191 [(0,0)] HALF_D_PLUS_2 [19189] [] [] [] []
IDLE 19192 [(0,0)] 199 [] [] [] [] []
INJECT_T 19193 [(0,1)] D [] [] [] [] []
MERGE 19194 [(0,1),(0,0)] D [] [19196] [] [] [((0,0),(0,1))]
DISCARD 19195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19196 [(0,0)] HALF_D_PLUS_2 [19194] [] [] [] []
IDLE 19197 [(0,0)] 23 [] [] [] [] []
INJECT_T 19198 [(1,0)] D [] [] [] [] []
MERGE 19199 [(1,0),(0,0)] D [] [19201] [] [] [((0,0),(1,0))]
DISCARD 19200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19201 [(0,0)] HALF_D_PLUS_2 [19199] [] [] [] []
IDLE 19202 [(0,0)] 59 [] [] [] [] []
INJECT_T 19203 [(0,1)] D [] [] [] [] []
MERGE 19204 [(0,1),(0,0)] D [] [19206] [] [] [((0,0),(0,1))]
DISCARD 19205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19206 [(0,0)] HALF_D_PLUS_2 [19204] [] [] [] []
IDLE 19207 [(0,0)] 25 [] [] [] [] []
INJECT_T 19208 [(1,0)] D [] [] [] [] []
MERGE 19209 [(1,0),(0,0)] D [] [19211] [] [] [((0,0),(1,0))]
DISCARD 19210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19211 [(0,0)] HALF_D_PLUS_2 [19209] [] [] [] []
IDLE 19212 [(0,0)] 92 [] [] [] [] []
INJECT_T 19213 [(0,1)] D [] [] [] [] []
MERGE 19214 [(0,1),(0,0)] D [] [19216] [] [] [((0,0),(0,1))]
DISCARD 19215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19216 [(0,0)] HALF_D_PLUS_2 [19214] [] [] [] []
IDLE 19217 [(0,0)] 116 [] [] [] [] []
INJECT_T 19218 [(1,0)] D [] [] [] [] []
MERGE 19219 [(1,0),(0,0)] D [] [19221] [] [] [((0,0),(1,0))]
DISCARD 19220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19221 [(0,0)] HALF_D_PLUS_2 [19219] [] [] [] []
IDLE 19222 [(0,0)] 109 [] [] [] [] []
INJECT_T 19223 [(0,1)] D [] [] [] [] []
MERGE 19224 [(0,1),(0,0)] D [] [19226] [] [] [((0,0),(0,1))]
DISCARD 19225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19226 [(0,0)] HALF_D_PLUS_2 [19224] [] [] [] []
IDLE 19227 [(0,0)] 147 [] [] [] [] []
INJECT_T 19228 [(1,0)] D [] [] [] [] []
MERGE 19229 [(1,0),(0,0)] D [] [19231] [] [] [((0,0),(1,0))]
DISCARD 19230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19231 [(0,0)] HALF_D_PLUS_2 [19229] [] [] [] []
IDLE 19232 [(0,0)] 58 [] [] [] [] []
INJECT_T 19233 [(0,1)] D [] [] [] [] []
MERGE 19234 [(0,1),(0,0)] D [] [19236] [] [] [((0,0),(0,1))]
DISCARD 19235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19236 [(0,0)] HALF_D_PLUS_2 [19234] [] [] [] []
IDLE 19237 [(0,0)] 49 [] [] [] [] []
INJECT_T 19238 [(1,0)] D [] [] [] [] []
MERGE 19239 [(1,0),(0,0)] D [] [19241] [] [] [((0,0),(1,0))]
DISCARD 19240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19241 [(0,0)] HALF_D_PLUS_2 [19239] [] [] [] []
IDLE 19242 [(0,0)] 44 [] [] [] [] []
INJECT_T 19243 [(0,1)] D [] [] [] [] []
MERGE 19244 [(0,1),(0,0)] D [] [19246] [] [] [((0,0),(0,1))]
DISCARD 19245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19246 [(0,0)] HALF_D_PLUS_2 [19244] [] [] [] []
IDLE 19247 [(0,0)] 137 [] [] [] [] []
INJECT_T 19248 [(1,0)] D [] [] [] [] []
MERGE 19249 [(1,0),(0,0)] D [] [19251] [] [] [((0,0),(1,0))]
DISCARD 19250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19251 [(0,0)] HALF_D_PLUS_2 [19249] [] [] [] []
IDLE 19252 [(0,0)] 10 [] [] [] [] []
INJECT_T 19253 [(0,1)] D [] [] [] [] []
MERGE 19254 [(0,1),(0,0)] D [] [19256] [] [] [((0,0),(0,1))]
DISCARD 19255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19256 [(0,0)] HALF_D_PLUS_2 [19254] [] [] [] []
IDLE 19257 [(0,0)] 96 [] [] [] [] []
INJECT_T 19258 [(1,0)] D [] [] [] [] []
MERGE 19259 [(1,0),(0,0)] D [] [19261] [] [] [((0,0),(1,0))]
DISCARD 19260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19261 [(0,0)] HALF_D_PLUS_2 [19259] [] [] [] []
IDLE 19262 [(0,0)] 165 [] [] [] [] []
INJECT_T 19263 [(0,1)] D [] [] [] [] []
MERGE 19264 [(0,1),(0,0)] D [] [19266] [] [] [((0,0),(0,1))]
DISCARD 19265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19266 [(0,0)] HALF_D_PLUS_2 [19264] [] [] [] []
IDLE 19267 [(0,0)] 46 [] [] [] [] []
INJECT_T 19268 [(1,0)] D [] [] [] [] []
MERGE 19269 [(1,0),(0,0)] D [] [19271] [] [] [((0,0),(1,0))]
DISCARD 19270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19271 [(0,0)] HALF_D_PLUS_2 [19269] [] [] [] []
IDLE 19272 [(0,0)] 195 [] [] [] [] []
INJECT_T 19273 [(0,1)] D [] [] [] [] []
MERGE 19274 [(0,1),(0,0)] D [] [19276] [] [] [((0,0),(0,1))]
DISCARD 19275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19276 [(0,0)] HALF_D_PLUS_2 [19274] [] [] [] []
IDLE 19277 [(0,0)] 161 [] [] [] [] []
INJECT_T 19278 [(1,0)] D [] [] [] [] []
MERGE 19279 [(1,0),(0,0)] D [] [19281] [] [] [((0,0),(1,0))]
DISCARD 19280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19281 [(0,0)] HALF_D_PLUS_2 [19279] [] [] [] []
IDLE 19282 [(0,0)] 25 [] [] [] [] []
INJECT_T 19283 [(0,1)] D [] [] [] [] []
MERGE 19284 [(0,1),(0,0)] D [] [19286] [] [] [((0,0),(0,1))]
DISCARD 19285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19286 [(0,0)] HALF_D_PLUS_2 [19284] [] [] [] []
IDLE 19287 [(0,0)] 133 [] [] [] [] []
INJECT_T 19288 [(1,0)] D [] [] [] [] []
MERGE 19289 [(1,0),(0,0)] D [] [19291] [] [] [((0,0),(1,0))]
DISCARD 19290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19291 [(0,0)] HALF_D_PLUS_2 [19289] [] [] [] []
IDLE 19292 [(0,0)] 172 [] [] [] [] []
INJECT_T 19293 [(0,1)] D [] [] [] [] []
MERGE 19294 [(0,1),(0,0)] D [] [19296] [] [] [((0,0),(0,1))]
DISCARD 19295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19296 [(0,0)] HALF_D_PLUS_2 [19294] [] [] [] []
IDLE 19297 [(0,0)] 170 [] [] [] [] []
INJECT_T 19298 [(1,0)] D [] [] [] [] []
MERGE 19299 [(1,0),(0,0)] D [] [19301] [] [] [((0,0),(1,0))]
DISCARD 19300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19301 [(0,0)] HALF_D_PLUS_2 [19299] [] [] [] []
IDLE 19302 [(0,0)] 144 [] [] [] [] []
INJECT_T 19303 [(0,1)] D [] [] [] [] []
MERGE 19304 [(0,1),(0,0)] D [] [19306] [] [] [((0,0),(0,1))]
DISCARD 19305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19306 [(0,0)] HALF_D_PLUS_2 [19304] [] [] [] []
IDLE 19307 [(0,0)] 197 [] [] [] [] []
INJECT_T 19308 [(1,0)] D [] [] [] [] []
MERGE 19309 [(1,0),(0,0)] D [] [19311] [] [] [((0,0),(1,0))]
DISCARD 19310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19311 [(0,0)] HALF_D_PLUS_2 [19309] [] [] [] []
IDLE 19312 [(0,0)] 150 [] [] [] [] []
INJECT_T 19313 [(0,1)] D [] [] [] [] []
MERGE 19314 [(0,1),(0,0)] D [] [19316] [] [] [((0,0),(0,1))]
DISCARD 19315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19316 [(0,0)] HALF_D_PLUS_2 [19314] [] [] [] []
IDLE 19317 [(0,0)] 128 [] [] [] [] []
INJECT_T 19318 [(1,0)] D [] [] [] [] []
MERGE 19319 [(1,0),(0,0)] D [] [19321] [] [] [((0,0),(1,0))]
DISCARD 19320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19321 [(0,0)] HALF_D_PLUS_2 [19319] [] [] [] []
IDLE 19322 [(0,0)] 77 [] [] [] [] []
INJECT_T 19323 [(0,1)] D [] [] [] [] []
MERGE 19324 [(0,1),(0,0)] D [] [19326] [] [] [((0,0),(0,1))]
DISCARD 19325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19326 [(0,0)] HALF_D_PLUS_2 [19324] [] [] [] []
IDLE 19327 [(0,0)] 119 [] [] [] [] []
INJECT_T 19328 [(1,0)] D [] [] [] [] []
MERGE 19329 [(1,0),(0,0)] D [] [19331] [] [] [((0,0),(1,0))]
DISCARD 19330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19331 [(0,0)] HALF_D_PLUS_2 [19329] [] [] [] []
IDLE 19332 [(0,0)] 11 [] [] [] [] []
INJECT_T 19333 [(0,1)] D [] [] [] [] []
MERGE 19334 [(0,1),(0,0)] D [] [19336] [] [] [((0,0),(0,1))]
DISCARD 19335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19336 [(0,0)] HALF_D_PLUS_2 [19334] [] [] [] []
IDLE 19337 [(0,0)] 59 [] [] [] [] []
INJECT_T 19338 [(1,0)] D [] [] [] [] []
MERGE 19339 [(1,0),(0,0)] D [] [19341] [] [] [((0,0),(1,0))]
DISCARD 19340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19341 [(0,0)] HALF_D_PLUS_2 [19339] [] [] [] []
IDLE 19342 [(0,0)] 138 [] [] [] [] []
INJECT_T 19343 [(0,1)] D [] [] [] [] []
MERGE 19344 [(0,1),(0,0)] D [] [19346] [] [] [((0,0),(0,1))]
DISCARD 19345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19346 [(0,0)] HALF_D_PLUS_2 [19344] [] [] [] []
IDLE 19347 [(0,0)] 89 [] [] [] [] []
INJECT_T 19348 [(1,0)] D [] [] [] [] []
MERGE 19349 [(1,0),(0,0)] D [] [19351] [] [] [((0,0),(1,0))]
DISCARD 19350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19351 [(0,0)] HALF_D_PLUS_2 [19349] [] [] [] []
IDLE 19352 [(0,0)] 193 [] [] [] [] []
INJECT_T 19353 [(0,1)] D [] [] [] [] []
MERGE 19354 [(0,1),(0,0)] D [] [19356] [] [] [((0,0),(0,1))]
DISCARD 19355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19356 [(0,0)] HALF_D_PLUS_2 [19354] [] [] [] []
IDLE 19357 [(0,0)] 100 [] [] [] [] []
INJECT_T 19358 [(1,0)] D [] [] [] [] []
MERGE 19359 [(1,0),(0,0)] D [] [19361] [] [] [((0,0),(1,0))]
DISCARD 19360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19361 [(0,0)] HALF_D_PLUS_2 [19359] [] [] [] []
IDLE 19362 [(0,0)] 132 [] [] [] [] []
INJECT_T 19363 [(0,1)] D [] [] [] [] []
MERGE 19364 [(0,1),(0,0)] D [] [19366] [] [] [((0,0),(0,1))]
DISCARD 19365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19366 [(0,0)] HALF_D_PLUS_2 [19364] [] [] [] []
IDLE 19367 [(0,0)] 77 [] [] [] [] []
INJECT_T 19368 [(1,0)] D [] [] [] [] []
MERGE 19369 [(1,0),(0,0)] D [] [19371] [] [] [((0,0),(1,0))]
DISCARD 19370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19371 [(0,0)] HALF_D_PLUS_2 [19369] [] [] [] []
IDLE 19372 [(0,0)] 47 [] [] [] [] []
INJECT_T 19373 [(0,1)] D [] [] [] [] []
MERGE 19374 [(0,1),(0,0)] D [] [19376] [] [] [((0,0),(0,1))]
DISCARD 19375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19376 [(0,0)] HALF_D_PLUS_2 [19374] [] [] [] []
IDLE 19377 [(0,0)] 184 [] [] [] [] []
INJECT_T 19378 [(1,0)] D [] [] [] [] []
MERGE 19379 [(1,0),(0,0)] D [] [19381] [] [] [((0,0),(1,0))]
DISCARD 19380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19381 [(0,0)] HALF_D_PLUS_2 [19379] [] [] [] []
IDLE 19382 [(0,0)] 107 [] [] [] [] []
INJECT_T 19383 [(0,1)] D [] [] [] [] []
MERGE 19384 [(0,1),(0,0)] D [] [19386] [] [] [((0,0),(0,1))]
DISCARD 19385 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19386 [(0,0)] HALF_D_PLUS_2 [19384] [] [] [] []
IDLE 19387 [(0,0)] 28 [] [] [] [] []
INJECT_T 19388 [(1,0)] D [] [] [] [] []
MERGE 19389 [(1,0),(0,0)] D [] [19391] [] [] [((0,0),(1,0))]
DISCARD 19390 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19391 [(0,0)] HALF_D_PLUS_2 [19389] [] [] [] []
IDLE 19392 [(0,0)] 24 [] [] [] [] []
INJECT_T 19393 [(0,1)] D [] [] [] [] []
MERGE 19394 [(0,1),(0,0)] D [] [19396] [] [] [((0,0),(0,1))]
DISCARD 19395 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19396 [(0,0)] HALF_D_PLUS_2 [19394] [] [] [] []
IDLE 19397 [(0,0)] 42 [] [] [] [] []
INJECT_T 19398 [(1,0)] D [] [] [] [] []
MERGE 19399 [(1,0),(0,0)] D [] [19401] [] [] [((0,0),(1,0))]
DISCARD 19400 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19401 [(0,0)] HALF_D_PLUS_2 [19399] [] [] [] []
IDLE 19402 [(0,0)] 144 [] [] [] [] []
INJECT_T 19403 [(0,1)] D [] [] [] [] []
MERGE 19404 [(0,1),(0,0)] D [] [19406] [] [] [((0,0),(0,1))]
DISCARD 19405 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19406 [(0,0)] HALF_D_PLUS_2 [19404] [] [] [] []
IDLE 19407 [(0,0)] 80 [] [] [] [] []
INJECT_T 19408 [(1,0)] D [] [] [] [] []
MERGE 19409 [(1,0),(0,0)] D [] [19411] [] [] [((0,0),(1,0))]
DISCARD 19410 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19411 [(0,0)] HALF_D_PLUS_2 [19409] [] [] [] []
IDLE 19412 [(0,0)] 135 [] [] [] [] []
INJECT_T 19413 [(0,1)] D [] [] [] [] []
MERGE 19414 [(0,1),(0,0)] D [] [19416] [] [] [((0,0),(0,1))]
DISCARD 19415 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19416 [(0,0)] HALF_D_PLUS_2 [19414] [] [] [] []
IDLE 19417 [(0,0)] 68 [] [] [] [] []
INJECT_T 19418 [(1,0)] D [] [] [] [] []
MERGE 19419 [(1,0),(0,0)] D [] [19421] [] [] [((0,0),(1,0))]
DISCARD 19420 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19421 [(0,0)] HALF_D_PLUS_2 [19419] [] [] [] []
IDLE 19422 [(0,0)] 89 [] [] [] [] []
INJECT_T 19423 [(0,1)] D [] [] [] [] []
MERGE 19424 [(0,1),(0,0)] D [] [19426] [] [] [((0,0),(0,1))]
DISCARD 19425 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19426 [(0,0)] HALF_D_PLUS_2 [19424] [] [] [] []
IDLE 19427 [(0,0)] 18 [] [] [] [] []
INJECT_T 19428 [(1,0)] D [] [] [] [] []
MERGE 19429 [(1,0),(0,0)] D [] [19431] [] [] [((0,0),(1,0))]
DISCARD 19430 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19431 [(0,0)] HALF_D_PLUS_2 [19429] [] [] [] []
IDLE 19432 [(0,0)] 1 [] [] [] [] []
INJECT_T 19433 [(0,1)] D [] [] [] [] []
MERGE 19434 [(0,1),(0,0)] D [] [19436] [] [] [((0,0),(0,1))]
DISCARD 19435 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19436 [(0,0)] HALF_D_PLUS_2 [19434] [] [] [] []
IDLE 19437 [(0,0)] 114 [] [] [] [] []
INJECT_T 19438 [(1,0)] D [] [] [] [] []
MERGE 19439 [(1,0),(0,0)] D [] [19441] [] [] [((0,0),(1,0))]
DISCARD 19440 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19441 [(0,0)] HALF_D_PLUS_2 [19439] [] [] [] []
IDLE 19442 [(0,0)] 12 [] [] [] [] []
INJECT_T 19443 [(0,1)] D [] [] [] [] []
MERGE 19444 [(0,1),(0,0)] D [] [19446] [] [] [((0,0),(0,1))]
DISCARD 19445 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19446 [(0,0)] HALF_D_PLUS_2 [19444] [] [] [] []
IDLE 19447 [(0,0)] 112 [] [] [] [] []
INJECT_T 19448 [(1,0)] D [] [] [] [] []
MERGE 19449 [(1,0),(0,0)] D [] [19451] [] [] [((0,0),(1,0))]
DISCARD 19450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19451 [(0,0)] HALF_D_PLUS_2 [19449] [] [] [] []
IDLE 19452 [(0,0)] 137 [] [] [] [] []
INJECT_T 19453 [(0,1)] D [] [] [] [] []
MERGE 19454 [(0,1),(0,0)] D [] [19456] [] [] [((0,0),(0,1))]
DISCARD 19455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19456 [(0,0)] HALF_D_PLUS_2 [19454] [] [] [] []
IDLE 19457 [(0,0)] 182 [] [] [] [] []
INJECT_T 19458 [(1,0)] D [] [] [] [] []
MERGE 19459 [(1,0),(0,0)] D [] [19461] [] [] [((0,0),(1,0))]
DISCARD 19460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19461 [(0,0)] HALF_D_PLUS_2 [19459] [] [] [] []
IDLE 19462 [(0,0)] 139 [] [] [] [] []
INJECT_T 19463 [(0,1)] D [] [] [] [] []
MERGE 19464 [(0,1),(0,0)] D [] [19466] [] [] [((0,0),(0,1))]
DISCARD 19465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19466 [(0,0)] HALF_D_PLUS_2 [19464] [] [] [] []
IDLE 19467 [(0,0)] 62 [] [] [] [] []
INJECT_T 19468 [(1,0)] D [] [] [] [] []
MERGE 19469 [(1,0),(0,0)] D [] [19471] [] [] [((0,0),(1,0))]
DISCARD 19470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19471 [(0,0)] HALF_D_PLUS_2 [19469] [] [] [] []
IDLE 19472 [(0,0)] 115 [] [] [] [] []
INJECT_T 19473 [(0,1)] D [] [] [] [] []
MERGE 19474 [(0,1),(0,0)] D [] [19476] [] [] [((0,0),(0,1))]
DISCARD 19475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19476 [(0,0)] HALF_D_PLUS_2 [19474] [] [] [] []
IDLE 19477 [(0,0)] 92 [] [] [] [] []
INJECT_T 19478 [(1,0)] D [] [] [] [] []
MERGE 19479 [(1,0),(0,0)] D [] [19481] [] [] [((0,0),(1,0))]
DISCARD 19480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19481 [(0,0)] HALF_D_PLUS_2 [19479] [] [] [] []
IDLE 19482 [(0,0)] 45 [] [] [] [] []
INJECT_T 19483 [(0,1)] D [] [] [] [] []
MERGE 19484 [(0,1),(0,0)] D [] [19486] [] [] [((0,0),(0,1))]
DISCARD 19485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19486 [(0,0)] HALF_D_PLUS_2 [19484] [] [] [] []
IDLE 19487 [(0,0)] 174 [] [] [] [] []
INJECT_T 19488 [(1,0)] D [] [] [] [] []
MERGE 19489 [(1,0),(0,0)] D [] [19491] [] [] [((0,0),(1,0))]
DISCARD 19490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19491 [(0,0)] HALF_D_PLUS_2 [19489] [] [] [] []
IDLE 19492 [(0,0)] 133 [] [] [] [] []
INJECT_T 19493 [(0,1)] D [] [] [] [] []
MERGE 19494 [(0,1),(0,0)] D [] [19496] [] [] [((0,0),(0,1))]
DISCARD 19495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19496 [(0,0)] HALF_D_PLUS_2 [19494] [] [] [] []
IDLE 19497 [(0,0)] 52 [] [] [] [] []
INJECT_T 19498 [(1,0)] D [] [] [] [] []
MERGE 19499 [(1,0),(0,0)] D [] [19501] [] [] [((0,0),(1,0))]
DISCARD 19500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19501 [(0,0)] HALF_D_PLUS_2 [19499] [] [] [] []
IDLE 19502 [(0,0)] 21 [] [] [] [] []
INJECT_T 19503 [(0,1)] D [] [] [] [] []
MERGE 19504 [(0,1),(0,0)] D [] [19506] [] [] [((0,0),(0,1))]
DISCARD 19505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19506 [(0,0)] HALF_D_PLUS_2 [19504] [] [] [] []
IDLE 19507 [(0,0)] 86 [] [] [] [] []
INJECT_T 19508 [(1,0)] D [] [] [] [] []
MERGE 19509 [(1,0),(0,0)] D [] [19511] [] [] [((0,0),(1,0))]
DISCARD 19510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19511 [(0,0)] HALF_D_PLUS_2 [19509] [] [] [] []
IDLE 19512 [(0,0)] 126 [] [] [] [] []
INJECT_T 19513 [(0,1)] D [] [] [] [] []
MERGE 19514 [(0,1),(0,0)] D [] [19516] [] [] [((0,0),(0,1))]
DISCARD 19515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19516 [(0,0)] HALF_D_PLUS_2 [19514] [] [] [] []
IDLE 19517 [(0,0)] 116 [] [] [] [] []
INJECT_T 19518 [(1,0)] D [] [] [] [] []
MERGE 19519 [(1,0),(0,0)] D [] [19521] [] [] [((0,0),(1,0))]
DISCARD 19520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19521 [(0,0)] HALF_D_PLUS_2 [19519] [] [] [] []
IDLE 19522 [(0,0)] 115 [] [] [] [] []
INJECT_T 19523 [(0,1)] D [] [] [] [] []
MERGE 19524 [(0,1),(0,0)] D [] [19526] [] [] [((0,0),(0,1))]
DISCARD 19525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19526 [(0,0)] HALF_D_PLUS_2 [19524] [] [] [] []
IDLE 19527 [(0,0)] 108 [] [] [] [] []
INJECT_T 19528 [(1,0)] D [] [] [] [] []
MERGE 19529 [(1,0),(0,0)] D [] [19531] [] [] [((0,0),(1,0))]
DISCARD 19530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19531 [(0,0)] HALF_D_PLUS_2 [19529] [] [] [] []
IDLE 19532 [(0,0)] 71 [] [] [] [] []
INJECT_T 19533 [(0,1)] D [] [] [] [] []
MERGE 19534 [(0,1),(0,0)] D [] [19536] [] [] [((0,0),(0,1))]
DISCARD 19535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19536 [(0,0)] HALF_D_PLUS_2 [19534] [] [] [] []
IDLE 19537 [(0,0)] 26 [] [] [] [] []
INJECT_T 19538 [(1,0)] D [] [] [] [] []
MERGE 19539 [(1,0),(0,0)] D [] [19541] [] [] [((0,0),(1,0))]
DISCARD 19540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19541 [(0,0)] HALF_D_PLUS_2 [19539] [] [] [] []
IDLE 19542 [(0,0)] 44 [] [] [] [] []
INJECT_T 19543 [(0,1)] D [] [] [] [] []
MERGE 19544 [(0,1),(0,0)] D [] [19546] [] [] [((0,0),(0,1))]
DISCARD 19545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19546 [(0,0)] HALF_D_PLUS_2 [19544] [] [] [] []
IDLE 19547 [(0,0)] 8 [] [] [] [] []
INJECT_T 19548 [(1,0)] D [] [] [] [] []
MERGE 19549 [(1,0),(0,0)] D [] [19551] [] [] [((0,0),(1,0))]
DISCARD 19550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19551 [(0,0)] HALF_D_PLUS_2 [19549] [] [] [] []
IDLE 19552 [(0,0)] 145 [] [] [] [] []
INJECT_T 19553 [(0,1)] D [] [] [] [] []
MERGE 19554 [(0,1),(0,0)] D [] [19556] [] [] [((0,0),(0,1))]
DISCARD 19555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19556 [(0,0)] HALF_D_PLUS_2 [19554] [] [] [] []
IDLE 19557 [(0,0)] 124 [] [] [] [] []
INJECT_T 19558 [(1,0)] D [] [] [] [] []
MERGE 19559 [(1,0),(0,0)] D [] [19561] [] [] [((0,0),(1,0))]
DISCARD 19560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19561 [(0,0)] HALF_D_PLUS_2 [19559] [] [] [] []
IDLE 19562 [(0,0)] 36 [] [] [] [] []
INJECT_T 19563 [(0,1)] D [] [] [] [] []
MERGE 19564 [(0,1),(0,0)] D [] [19566] [] [] [((0,0),(0,1))]
DISCARD 19565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19566 [(0,0)] HALF_D_PLUS_2 [19564] [] [] [] []
IDLE 19567 [(0,0)] 54 [] [] [] [] []
INJECT_T 19568 [(1,0)] D [] [] [] [] []
MERGE 19569 [(1,0),(0,0)] D [] [19571] [] [] [((0,0),(1,0))]
DISCARD 19570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19571 [(0,0)] HALF_D_PLUS_2 [19569] [] [] [] []
IDLE 19572 [(0,0)] 31 [] [] [] [] []
INJECT_T 19573 [(0,1)] D [] [] [] [] []
MERGE 19574 [(0,1),(0,0)] D [] [19576] [] [] [((0,0),(0,1))]
DISCARD 19575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19576 [(0,0)] HALF_D_PLUS_2 [19574] [] [] [] []
IDLE 19577 [(0,0)] 94 [] [] [] [] []
INJECT_T 19578 [(1,0)] D [] [] [] [] []
MERGE 19579 [(1,0),(0,0)] D [] [19581] [] [] [((0,0),(1,0))]
DISCARD 19580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19581 [(0,0)] HALF_D_PLUS_2 [19579] [] [] [] []
IDLE 19582 [(0,0)] 127 [] [] [] [] []
INJECT_T 19583 [(0,1)] D [] [] [] [] []
MERGE 19584 [(0,1),(0,0)] D [] [19586] [] [] [((0,0),(0,1))]
DISCARD 19585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19586 [(0,0)] HALF_D_PLUS_2 [19584] [] [] [] []
IDLE 19587 [(0,0)] 4 [] [] [] [] []
INJECT_T 19588 [(1,0)] D [] [] [] [] []
MERGE 19589 [(1,0),(0,0)] D [] [19591] [] [] [((0,0),(1,0))]
DISCARD 19590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19591 [(0,0)] HALF_D_PLUS_2 [19589] [] [] [] []
IDLE 19592 [(0,0)] 132 [] [] [] [] []
INJECT_T 19593 [(0,1)] D [] [] [] [] []
MERGE 19594 [(0,1),(0,0)] D [] [19596] [] [] [((0,0),(0,1))]
DISCARD 19595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19596 [(0,0)] HALF_D_PLUS_2 [19594] [] [] [] []
IDLE 19597 [(0,0)] 25 [] [] [] [] []
INJECT_T 19598 [(1,0)] D [] [] [] [] []
MERGE 19599 [(1,0),(0,0)] D [] [19601] [] [] [((0,0),(1,0))]
DISCARD 19600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19601 [(0,0)] HALF_D_PLUS_2 [19599] [] [] [] []
IDLE 19602 [(0,0)] 20 [] [] [] [] []
INJECT_T 19603 [(0,1)] D [] [] [] [] []
MERGE 19604 [(0,1),(0,0)] D [] [19606] [] [] [((0,0),(0,1))]
DISCARD 19605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19606 [(0,0)] HALF_D_PLUS_2 [19604] [] [] [] []
IDLE 19607 [(0,0)] 169 [] [] [] [] []
INJECT_T 19608 [(1,0)] D [] [] [] [] []
MERGE 19609 [(1,0),(0,0)] D [] [19611] [] [] [((0,0),(1,0))]
DISCARD 19610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19611 [(0,0)] HALF_D_PLUS_2 [19609] [] [] [] []
IDLE 19612 [(0,0)] 52 [] [] [] [] []
INJECT_T 19613 [(0,1)] D [] [] [] [] []
MERGE 19614 [(0,1),(0,0)] D [] [19616] [] [] [((0,0),(0,1))]
DISCARD 19615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19616 [(0,0)] HALF_D_PLUS_2 [19614] [] [] [] []
IDLE 19617 [(0,0)] 183 [] [] [] [] []
INJECT_T 19618 [(1,0)] D [] [] [] [] []
MERGE 19619 [(1,0),(0,0)] D [] [19621] [] [] [((0,0),(1,0))]
DISCARD 19620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19621 [(0,0)] HALF_D_PLUS_2 [19619] [] [] [] []
IDLE 19622 [(0,0)] 19 [] [] [] [] []
INJECT_T 19623 [(0,1)] D [] [] [] [] []
MERGE 19624 [(0,1),(0,0)] D [] [19626] [] [] [((0,0),(0,1))]
DISCARD 19625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19626 [(0,0)] HALF_D_PLUS_2 [19624] [] [] [] []
IDLE 19627 [(0,0)] 197 [] [] [] [] []
INJECT_T 19628 [(1,0)] D [] [] [] [] []
MERGE 19629 [(1,0),(0,0)] D [] [19631] [] [] [((0,0),(1,0))]
DISCARD 19630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19631 [(0,0)] HALF_D_PLUS_2 [19629] [] [] [] []
IDLE 19632 [(0,0)] 183 [] [] [] [] []
INJECT_T 19633 [(0,1)] D [] [] [] [] []
MERGE 19634 [(0,1),(0,0)] D [] [19636] [] [] [((0,0),(0,1))]
DISCARD 19635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19636 [(0,0)] HALF_D_PLUS_2 [19634] [] [] [] []
IDLE 19637 [(0,0)] 20 [] [] [] [] []
INJECT_T 19638 [(1,0)] D [] [] [] [] []
MERGE 19639 [(1,0),(0,0)] D [] [19641] [] [] [((0,0),(1,0))]
DISCARD 19640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19641 [(0,0)] HALF_D_PLUS_2 [19639] [] [] [] []
IDLE 19642 [(0,0)] 1 [] [] [] [] []
INJECT_T 19643 [(0,1)] D [] [] [] [] []
MERGE 19644 [(0,1),(0,0)] D [] [19646] [] [] [((0,0),(0,1))]
DISCARD 19645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19646 [(0,0)] HALF_D_PLUS_2 [19644] [] [] [] []
IDLE 19647 [(0,0)] 165 [] [] [] [] []
INJECT_T 19648 [(1,0)] D [] [] [] [] []
MERGE 19649 [(1,0),(0,0)] D [] [19651] [] [] [((0,0),(1,0))]
DISCARD 19650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19651 [(0,0)] HALF_D_PLUS_2 [19649] [] [] [] []
IDLE 19652 [(0,0)] 70 [] [] [] [] []
INJECT_T 19653 [(0,1)] D [] [] [] [] []
MERGE 19654 [(0,1),(0,0)] D [] [19656] [] [] [((0,0),(0,1))]
DISCARD 19655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19656 [(0,0)] HALF_D_PLUS_2 [19654] [] [] [] []
IDLE 19657 [(0,0)] 48 [] [] [] [] []
INJECT_T 19658 [(1,0)] D [] [] [] [] []
MERGE 19659 [(1,0),(0,0)] D [] [19661] [] [] [((0,0),(1,0))]
DISCARD 19660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19661 [(0,0)] HALF_D_PLUS_2 [19659] [] [] [] []
IDLE 19662 [(0,0)] 31 [] [] [] [] []
INJECT_T 19663 [(0,1)] D [] [] [] [] []
MERGE 19664 [(0,1),(0,0)] D [] [19666] [] [] [((0,0),(0,1))]
DISCARD 19665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19666 [(0,0)] HALF_D_PLUS_2 [19664] [] [] [] []
IDLE 19667 [(0,0)] 36 [] [] [] [] []
INJECT_T 19668 [(1,0)] D [] [] [] [] []
MERGE 19669 [(1,0),(0,0)] D [] [19671] [] [] [((0,0),(1,0))]
DISCARD 19670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19671 [(0,0)] HALF_D_PLUS_2 [19669] [] [] [] []
IDLE 19672 [(0,0)] 93 [] [] [] [] []
INJECT_T 19673 [(0,1)] D [] [] [] [] []
MERGE 19674 [(0,1),(0,0)] D [] [19676] [] [] [((0,0),(0,1))]
DISCARD 19675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19676 [(0,0)] HALF_D_PLUS_2 [19674] [] [] [] []
IDLE 19677 [(0,0)] 156 [] [] [] [] []
INJECT_T 19678 [(1,0)] D [] [] [] [] []
MERGE 19679 [(1,0),(0,0)] D [] [19681] [] [] [((0,0),(1,0))]
DISCARD 19680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19681 [(0,0)] HALF_D_PLUS_2 [19679] [] [] [] []
IDLE 19682 [(0,0)] 182 [] [] [] [] []
INJECT_T 19683 [(0,1)] D [] [] [] [] []
MERGE 19684 [(0,1),(0,0)] D [] [19686] [] [] [((0,0),(0,1))]
DISCARD 19685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19686 [(0,0)] HALF_D_PLUS_2 [19684] [] [] [] []
IDLE 19687 [(0,0)] 48 [] [] [] [] []
INJECT_T 19688 [(1,0)] D [] [] [] [] []
MERGE 19689 [(1,0),(0,0)] D [] [19691] [] [] [((0,0),(1,0))]
DISCARD 19690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19691 [(0,0)] HALF_D_PLUS_2 [19689] [] [] [] []
IDLE 19692 [(0,0)] 142 [] [] [] [] []
INJECT_T 19693 [(0,1)] D [] [] [] [] []
MERGE 19694 [(0,1),(0,0)] D [] [19696] [] [] [((0,0),(0,1))]
DISCARD 19695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19696 [(0,0)] HALF_D_PLUS_2 [19694] [] [] [] []
IDLE 19697 [(0,0)] 188 [] [] [] [] []
INJECT_T 19698 [(1,0)] D [] [] [] [] []
MERGE 19699 [(1,0),(0,0)] D [] [19701] [] [] [((0,0),(1,0))]
DISCARD 19700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19701 [(0,0)] HALF_D_PLUS_2 [19699] [] [] [] []
IDLE 19702 [(0,0)] 72 [] [] [] [] []
INJECT_T 19703 [(0,1)] D [] [] [] [] []
MERGE 19704 [(0,1),(0,0)] D [] [19706] [] [] [((0,0),(0,1))]
DISCARD 19705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19706 [(0,0)] HALF_D_PLUS_2 [19704] [] [] [] []
IDLE 19707 [(0,0)] 115 [] [] [] [] []
INJECT_T 19708 [(1,0)] D [] [] [] [] []
MERGE 19709 [(1,0),(0,0)] D [] [19711] [] [] [((0,0),(1,0))]
DISCARD 19710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19711 [(0,0)] HALF_D_PLUS_2 [19709] [] [] [] []
IDLE 19712 [(0,0)] 37 [] [] [] [] []
INJECT_T 19713 [(0,1)] D [] [] [] [] []
MERGE 19714 [(0,1),(0,0)] D [] [19716] [] [] [((0,0),(0,1))]
DISCARD 19715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19716 [(0,0)] HALF_D_PLUS_2 [19714] [] [] [] []
IDLE 19717 [(0,0)] 174 [] [] [] [] []
INJECT_T 19718 [(1,0)] D [] [] [] [] []
MERGE 19719 [(1,0),(0,0)] D [] [19721] [] [] [((0,0),(1,0))]
DISCARD 19720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19721 [(0,0)] HALF_D_PLUS_2 [19719] [] [] [] []
IDLE 19722 [(0,0)] 141 [] [] [] [] []
INJECT_T 19723 [(0,1)] D [] [] [] [] []
MERGE 19724 [(0,1),(0,0)] D [] [19726] [] [] [((0,0),(0,1))]
DISCARD 19725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19726 [(0,0)] HALF_D_PLUS_2 [19724] [] [] [] []
IDLE 19727 [(0,0)] 133 [] [] [] [] []
INJECT_T 19728 [(1,0)] D [] [] [] [] []
MERGE 19729 [(1,0),(0,0)] D [] [19731] [] [] [((0,0),(1,0))]
DISCARD 19730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19731 [(0,0)] HALF_D_PLUS_2 [19729] [] [] [] []
IDLE 19732 [(0,0)] 108 [] [] [] [] []
INJECT_T 19733 [(0,1)] D [] [] [] [] []
MERGE 19734 [(0,1),(0,0)] D [] [19736] [] [] [((0,0),(0,1))]
DISCARD 19735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19736 [(0,0)] HALF_D_PLUS_2 [19734] [] [] [] []
IDLE 19737 [(0,0)] 55 [] [] [] [] []
INJECT_T 19738 [(1,0)] D [] [] [] [] []
MERGE 19739 [(1,0),(0,0)] D [] [19741] [] [] [((0,0),(1,0))]
DISCARD 19740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19741 [(0,0)] HALF_D_PLUS_2 [19739] [] [] [] []
IDLE 19742 [(0,0)] 144 [] [] [] [] []
INJECT_T 19743 [(0,1)] D [] [] [] [] []
MERGE 19744 [(0,1),(0,0)] D [] [19746] [] [] [((0,0),(0,1))]
DISCARD 19745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19746 [(0,0)] HALF_D_PLUS_2 [19744] [] [] [] []
IDLE 19747 [(0,0)] 156 [] [] [] [] []
INJECT_T 19748 [(1,0)] D [] [] [] [] []
MERGE 19749 [(1,0),(0,0)] D [] [19751] [] [] [((0,0),(1,0))]
DISCARD 19750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19751 [(0,0)] HALF_D_PLUS_2 [19749] [] [] [] []
IDLE 19752 [(0,0)] 9 [] [] [] [] []
INJECT_T 19753 [(0,1)] D [] [] [] [] []
MERGE 19754 [(0,1),(0,0)] D [] [19756] [] [] [((0,0),(0,1))]
DISCARD 19755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19756 [(0,0)] HALF_D_PLUS_2 [19754] [] [] [] []
IDLE 19757 [(0,0)] 75 [] [] [] [] []
INJECT_T 19758 [(1,0)] D [] [] [] [] []
MERGE 19759 [(1,0),(0,0)] D [] [19761] [] [] [((0,0),(1,0))]
DISCARD 19760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19761 [(0,0)] HALF_D_PLUS_2 [19759] [] [] [] []
IDLE 19762 [(0,0)] 34 [] [] [] [] []
INJECT_T 19763 [(0,1)] D [] [] [] [] []
MERGE 19764 [(0,1),(0,0)] D [] [19766] [] [] [((0,0),(0,1))]
DISCARD 19765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19766 [(0,0)] HALF_D_PLUS_2 [19764] [] [] [] []
IDLE 19767 [(0,0)] 116 [] [] [] [] []
INJECT_T 19768 [(1,0)] D [] [] [] [] []
MERGE 19769 [(1,0),(0,0)] D [] [19771] [] [] [((0,0),(1,0))]
DISCARD 19770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19771 [(0,0)] HALF_D_PLUS_2 [19769] [] [] [] []
IDLE 19772 [(0,0)] 64 [] [] [] [] []
INJECT_T 19773 [(0,1)] D [] [] [] [] []
MERGE 19774 [(0,1),(0,0)] D [] [19776] [] [] [((0,0),(0,1))]
DISCARD 19775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19776 [(0,0)] HALF_D_PLUS_2 [19774] [] [] [] []
IDLE 19777 [(0,0)] 21 [] [] [] [] []
INJECT_T 19778 [(1,0)] D [] [] [] [] []
MERGE 19779 [(1,0),(0,0)] D [] [19781] [] [] [((0,0),(1,0))]
DISCARD 19780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19781 [(0,0)] HALF_D_PLUS_2 [19779] [] [] [] []
IDLE 19782 [(0,0)] 93 [] [] [] [] []
INJECT_T 19783 [(0,1)] D [] [] [] [] []
MERGE 19784 [(0,1),(0,0)] D [] [19786] [] [] [((0,0),(0,1))]
DISCARD 19785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19786 [(0,0)] HALF_D_PLUS_2 [19784] [] [] [] []
IDLE 19787 [(0,0)] 28 [] [] [] [] []
INJECT_T 19788 [(1,0)] D [] [] [] [] []
MERGE 19789 [(1,0),(0,0)] D [] [19791] [] [] [((0,0),(1,0))]
DISCARD 19790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19791 [(0,0)] HALF_D_PLUS_2 [19789] [] [] [] []
IDLE 19792 [(0,0)] 114 [] [] [] [] []
INJECT_T 19793 [(0,1)] D [] [] [] [] []
MERGE 19794 [(0,1),(0,0)] D [] [19796] [] [] [((0,0),(0,1))]
DISCARD 19795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19796 [(0,0)] HALF_D_PLUS_2 [19794] [] [] [] []
IDLE 19797 [(0,0)] 142 [] [] [] [] []
INJECT_T 19798 [(1,0)] D [] [] [] [] []
MERGE 19799 [(1,0),(0,0)] D [] [19801] [] [] [((0,0),(1,0))]
DISCARD 19800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19801 [(0,0)] HALF_D_PLUS_2 [19799] [] [] [] []
IDLE 19802 [(0,0)] 112 [] [] [] [] []
INJECT_T 19803 [(0,1)] D [] [] [] [] []
MERGE 19804 [(0,1),(0,0)] D [] [19806] [] [] [((0,0),(0,1))]
DISCARD 19805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19806 [(0,0)] HALF_D_PLUS_2 [19804] [] [] [] []
IDLE 19807 [(0,0)] 95 [] [] [] [] []
INJECT_T 19808 [(1,0)] D [] [] [] [] []
MERGE 19809 [(1,0),(0,0)] D [] [19811] [] [] [((0,0),(1,0))]
DISCARD 19810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19811 [(0,0)] HALF_D_PLUS_2 [19809] [] [] [] []
IDLE 19812 [(0,0)] 109 [] [] [] [] []
INJECT_T 19813 [(0,1)] D [] [] [] [] []
MERGE 19814 [(0,1),(0,0)] D [] [19816] [] [] [((0,0),(0,1))]
DISCARD 19815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19816 [(0,0)] HALF_D_PLUS_2 [19814] [] [] [] []
IDLE 19817 [(0,0)] 118 [] [] [] [] []
INJECT_T 19818 [(1,0)] D [] [] [] [] []
MERGE 19819 [(1,0),(0,0)] D [] [19821] [] [] [((0,0),(1,0))]
DISCARD 19820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19821 [(0,0)] HALF_D_PLUS_2 [19819] [] [] [] []
IDLE 19822 [(0,0)] 113 [] [] [] [] []
INJECT_T 19823 [(0,1)] D [] [] [] [] []
MERGE 19824 [(0,1),(0,0)] D [] [19826] [] [] [((0,0),(0,1))]
DISCARD 19825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19826 [(0,0)] HALF_D_PLUS_2 [19824] [] [] [] []
IDLE 19827 [(0,0)] 42 [] [] [] [] []
INJECT_T 19828 [(1,0)] D [] [] [] [] []
MERGE 19829 [(1,0),(0,0)] D [] [19831] [] [] [((0,0),(1,0))]
DISCARD 19830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19831 [(0,0)] HALF_D_PLUS_2 [19829] [] [] [] []
IDLE 19832 [(0,0)] 83 [] [] [] [] []
INJECT_T 19833 [(0,1)] D [] [] [] [] []
MERGE 19834 [(0,1),(0,0)] D [] [19836] [] [] [((0,0),(0,1))]
DISCARD 19835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19836 [(0,0)] HALF_D_PLUS_2 [19834] [] [] [] []
IDLE 19837 [(0,0)] 61 [] [] [] [] []
INJECT_T 19838 [(1,0)] D [] [] [] [] []
MERGE 19839 [(1,0),(0,0)] D [] [19841] [] [] [((0,0),(1,0))]
DISCARD 19840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19841 [(0,0)] HALF_D_PLUS_2 [19839] [] [] [] []
IDLE 19842 [(0,0)] 56 [] [] [] [] []
INJECT_T 19843 [(0,1)] D [] [] [] [] []
MERGE 19844 [(0,1),(0,0)] D [] [19846] [] [] [((0,0),(0,1))]
DISCARD 19845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19846 [(0,0)] HALF_D_PLUS_2 [19844] [] [] [] []
IDLE 19847 [(0,0)] 35 [] [] [] [] []
INJECT_T 19848 [(1,0)] D [] [] [] [] []
MERGE 19849 [(1,0),(0,0)] D [] [19851] [] [] [((0,0),(1,0))]
DISCARD 19850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19851 [(0,0)] HALF_D_PLUS_2 [19849] [] [] [] []
IDLE 19852 [(0,0)] 104 [] [] [] [] []
INJECT_T 19853 [(0,1)] D [] [] [] [] []
MERGE 19854 [(0,1),(0,0)] D [] [19856] [] [] [((0,0),(0,1))]
DISCARD 19855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19856 [(0,0)] HALF_D_PLUS_2 [19854] [] [] [] []
IDLE 19857 [(0,0)] 38 [] [] [] [] []
INJECT_T 19858 [(1,0)] D [] [] [] [] []
MERGE 19859 [(1,0),(0,0)] D [] [19861] [] [] [((0,0),(1,0))]
DISCARD 19860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19861 [(0,0)] HALF_D_PLUS_2 [19859] [] [] [] []
IDLE 19862 [(0,0)] 24 [] [] [] [] []
INJECT_T 19863 [(0,1)] D [] [] [] [] []
MERGE 19864 [(0,1),(0,0)] D [] [19866] [] [] [((0,0),(0,1))]
DISCARD 19865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19866 [(0,0)] HALF_D_PLUS_2 [19864] [] [] [] []
IDLE 19867 [(0,0)] 198 [] [] [] [] []
INJECT_T 19868 [(1,0)] D [] [] [] [] []
MERGE 19869 [(1,0),(0,0)] D [] [19871] [] [] [((0,0),(1,0))]
DISCARD 19870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19871 [(0,0)] HALF_D_PLUS_2 [19869] [] [] [] []
IDLE 19872 [(0,0)] 150 [] [] [] [] []
INJECT_T 19873 [(0,1)] D [] [] [] [] []
MERGE 19874 [(0,1),(0,0)] D [] [19876] [] [] [((0,0),(0,1))]
DISCARD 19875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19876 [(0,0)] HALF_D_PLUS_2 [19874] [] [] [] []
INJECT_T 19877 [(1,0)] D [] [] [] [] []
MERGE 19878 [(1,0),(0,0)] D [] [19880] [] [] [((0,0),(1,0))]
DISCARD 19879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19880 [(0,0)] HALF_D_PLUS_2 [19878] [] [] [] []
IDLE 19881 [(0,0)] 191 [] [] [] [] []
INJECT_T 19882 [(0,1)] D [] [] [] [] []
MERGE 19883 [(0,1),(0,0)] D [] [19885] [] [] [((0,0),(0,1))]
DISCARD 19884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19885 [(0,0)] HALF_D_PLUS_2 [19883] [] [] [] []
IDLE 19886 [(0,0)] 85 [] [] [] [] []
INJECT_T 19887 [(1,0)] D [] [] [] [] []
MERGE 19888 [(1,0),(0,0)] D [] [19890] [] [] [((0,0),(1,0))]
DISCARD 19889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19890 [(0,0)] HALF_D_PLUS_2 [19888] [] [] [] []
IDLE 19891 [(0,0)] 10 [] [] [] [] []
INJECT_T 19892 [(0,1)] D [] [] [] [] []
MERGE 19893 [(0,1),(0,0)] D [] [19895] [] [] [((0,0),(0,1))]
DISCARD 19894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19895 [(0,0)] HALF_D_PLUS_2 [19893] [] [] [] []
IDLE 19896 [(0,0)] 170 [] [] [] [] []
INJECT_T 19897 [(1,0)] D [] [] [] [] []
MERGE 19898 [(1,0),(0,0)] D [] [19900] [] [] [((0,0),(1,0))]
DISCARD 19899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19900 [(0,0)] HALF_D_PLUS_2 [19898] [] [] [] []
IDLE 19901 [(0,0)] 157 [] [] [] [] []
INJECT_T 19902 [(0,1)] D [] [] [] [] []
MERGE 19903 [(0,1),(0,0)] D [] [19905] [] [] [((0,0),(0,1))]
DISCARD 19904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19905 [(0,0)] HALF_D_PLUS_2 [19903] [] [] [] []
IDLE 19906 [(0,0)] 67 [] [] [] [] []
INJECT_T 19907 [(1,0)] D [] [] [] [] []
MERGE 19908 [(1,0),(0,0)] D [] [19910] [] [] [((0,0),(1,0))]
DISCARD 19909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19910 [(0,0)] HALF_D_PLUS_2 [19908] [] [] [] []
IDLE 19911 [(0,0)] 44 [] [] [] [] []
INJECT_T 19912 [(0,1)] D [] [] [] [] []
MERGE 19913 [(0,1),(0,0)] D [] [19915] [] [] [((0,0),(0,1))]
DISCARD 19914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19915 [(0,0)] HALF_D_PLUS_2 [19913] [] [] [] []
IDLE 19916 [(0,0)] 89 [] [] [] [] []
INJECT_T 19917 [(1,0)] D [] [] [] [] []
MERGE 19918 [(1,0),(0,0)] D [] [19920] [] [] [((0,0),(1,0))]
DISCARD 19919 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19920 [(0,0)] HALF_D_PLUS_2 [19918] [] [] [] []
IDLE 19921 [(0,0)] 67 [] [] [] [] []
INJECT_T 19922 [(0,1)] D [] [] [] [] []
MERGE 19923 [(0,1),(0,0)] D [] [19925] [] [] [((0,0),(0,1))]
DISCARD 19924 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19925 [(0,0)] HALF_D_PLUS_2 [19923] [] [] [] []
IDLE 19926 [(0,0)] 58 [] [] [] [] []
INJECT_T 19927 [(1,0)] D [] [] [] [] []
MERGE 19928 [(1,0),(0,0)] D [] [19930] [] [] [((0,0),(1,0))]
DISCARD 19929 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19930 [(0,0)] HALF_D_PLUS_2 [19928] [] [] [] []
IDLE 19931 [(0,0)] 6 [] [] [] [] []
INJECT_T 19932 [(0,1)] D [] [] [] [] []
MERGE 19933 [(0,1),(0,0)] D [] [19935] [] [] [((0,0),(0,1))]
DISCARD 19934 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19935 [(0,0)] HALF_D_PLUS_2 [19933] [] [] [] []
IDLE 19936 [(0,0)] 157 [] [] [] [] []
INJECT_T 19937 [(1,0)] D [] [] [] [] []
MERGE 19938 [(1,0),(0,0)] D [] [19940] [] [] [((0,0),(1,0))]
DISCARD 19939 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19940 [(0,0)] HALF_D_PLUS_2 [19938] [] [] [] []
IDLE 19941 [(0,0)] 194 [] [] [] [] []
INJECT_T 19942 [(0,1)] D [] [] [] [] []
MERGE 19943 [(0,1),(0,0)] D [] [19945] [] [] [((0,0),(0,1))]
DISCARD 19944 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19945 [(0,0)] HALF_D_PLUS_2 [19943] [] [] [] []
IDLE 19946 [(0,0)] 77 [] [] [] [] []
INJECT_T 19947 [(1,0)] D [] [] [] [] []
MERGE 19948 [(1,0),(0,0)] D [] [19950] [] [] [((0,0),(1,0))]
DISCARD 19949 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19950 [(0,0)] HALF_D_PLUS_2 [19948] [] [] [] []
IDLE 19951 [(0,0)] 112 [] [] [] [] []
INJECT_T 19952 [(0,1)] D [] [] [] [] []
MERGE 19953 [(0,1),(0,0)] D [] [19955] [] [] [((0,0),(0,1))]
DISCARD 19954 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19955 [(0,0)] HALF_D_PLUS_2 [19953] [] [] [] []
IDLE 19956 [(0,0)] 90 [] [] [] [] []
INJECT_T 19957 [(1,0)] D [] [] [] [] []
MERGE 19958 [(1,0),(0,0)] D [] [19960] [] [] [((0,0),(1,0))]
DISCARD 19959 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19960 [(0,0)] HALF_D_PLUS_2 [19958] [] [] [] []
IDLE 19961 [(0,0)] 16 [] [] [] [] []
INJECT_T 19962 [(0,1)] D [] [] [] [] []
MERGE 19963 [(0,1),(0,0)] D [] [19965] [] [] [((0,0),(0,1))]
DISCARD 19964 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19965 [(0,0)] HALF_D_PLUS_2 [19963] [] [] [] []
IDLE 19966 [(0,0)] 48 [] [] [] [] []
INJECT_T 19967 [(1,0)] D [] [] [] [] []
MERGE 19968 [(1,0),(0,0)] D [] [19970] [] [] [((0,0),(1,0))]
DISCARD 19969 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19970 [(0,0)] HALF_D_PLUS_2 [19968] [] [] [] []
IDLE 19971 [(0,0)] 64 [] [] [] [] []
INJECT_T 19972 [(0,1)] D [] [] [] [] []
MERGE 19973 [(0,1),(0,0)] D [] [19975] [] [] [((0,0),(0,1))]
DISCARD 19974 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19975 [(0,0)] HALF_D_PLUS_2 [19973] [] [] [] []
IDLE 19976 [(0,0)] 82 [] [] [] [] []
INJECT_T 19977 [(1,0)] D [] [] [] [] []
MERGE 19978 [(1,0),(0,0)] D [] [19980] [] [] [((0,0),(1,0))]
DISCARD 19979 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19980 [(0,0)] HALF_D_PLUS_2 [19978] [] [] [] []
IDLE 19981 [(0,0)] 196 [] [] [] [] []
INJECT_T 19982 [(0,1)] D [] [] [] [] []
MERGE 19983 [(0,1),(0,0)] D [] [19985] [] [] [((0,0),(0,1))]
DISCARD 19984 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19985 [(0,0)] HALF_D_PLUS_2 [19983] [] [] [] []
IDLE 19986 [(0,0)] 128 [] [] [] [] []
INJECT_T 19987 [(1,0)] D [] [] [] [] []
MERGE 19988 [(1,0),(0,0)] D [] [19990] [] [] [((0,0),(1,0))]
DISCARD 19989 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 19990 [(0,0)] HALF_D_PLUS_2 [19988] [] [] [] []
IDLE 19991 [(0,0)] 12 [] [] [] [] []
INJECT_T 19992 [(0,1)] D [] [] [] [] []
MERGE 19993 [(0,1),(0,0)] D [] [19995] [] [] [((0,0),(0,1))]
DISCARD 19994 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 19995 [(0,0)] HALF_D_PLUS_2 [19993] [] [] [] []
IDLE 19996 [(0,0)] 158 [] [] [] [] []
INJECT_T 19997 [(1,0)] D [] [] [] [] []
MERGE 19998 [(1,0),(0,0)] D [] [20000] [] [] [((0,0),(1,0))]
DISCARD 19999 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20000 [(0,0)] HALF_D_PLUS_2 [19998] [] [] [] []
IDLE 20001 [(0,0)] 184 [] [] [] [] []
INJECT_T 20002 [(0,1)] D [] [] [] [] []
MERGE 20003 [(0,1),(0,0)] D [] [20005] [] [] [((0,0),(0,1))]
DISCARD 20004 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20005 [(0,0)] HALF_D_PLUS_2 [20003] [] [] [] []
IDLE 20006 [(0,0)] 69 [] [] [] [] []
INJECT_T 20007 [(1,0)] D [] [] [] [] []
MERGE 20008 [(1,0),(0,0)] D [] [20010] [] [] [((0,0),(1,0))]
DISCARD 20009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20010 [(0,0)] HALF_D_PLUS_2 [20008] [] [] [] []
IDLE 20011 [(0,0)] 56 [] [] [] [] []
INJECT_T 20012 [(0,1)] D [] [] [] [] []
MERGE 20013 [(0,1),(0,0)] D [] [20015] [] [] [((0,0),(0,1))]
DISCARD 20014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20015 [(0,0)] HALF_D_PLUS_2 [20013] [] [] [] []
INJECT_T 20016 [(1,0)] D [] [] [] [] []
MERGE 20017 [(1,0),(0,0)] D [] [20019] [] [] [((0,0),(1,0))]
DISCARD 20018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20019 [(0,0)] HALF_D_PLUS_2 [20017] [] [] [] []
IDLE 20020 [(0,0)] 15 [] [] [] [] []
INJECT_T 20021 [(0,1)] D [] [] [] [] []
MERGE 20022 [(0,1),(0,0)] D [] [20024] [] [] [((0,0),(0,1))]
DISCARD 20023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20024 [(0,0)] HALF_D_PLUS_2 [20022] [] [] [] []
IDLE 20025 [(0,0)] 114 [] [] [] [] []
INJECT_T 20026 [(1,0)] D [] [] [] [] []
MERGE 20027 [(1,0),(0,0)] D [] [20029] [] [] [((0,0),(1,0))]
DISCARD 20028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20029 [(0,0)] HALF_D_PLUS_2 [20027] [] [] [] []
IDLE 20030 [(0,0)] 125 [] [] [] [] []
INJECT_T 20031 [(0,1)] D [] [] [] [] []
MERGE 20032 [(0,1),(0,0)] D [] [20034] [] [] [((0,0),(0,1))]
DISCARD 20033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20034 [(0,0)] HALF_D_PLUS_2 [20032] [] [] [] []
IDLE 20035 [(0,0)] 48 [] [] [] [] []
INJECT_T 20036 [(1,0)] D [] [] [] [] []
MERGE 20037 [(1,0),(0,0)] D [] [20039] [] [] [((0,0),(1,0))]
DISCARD 20038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20039 [(0,0)] HALF_D_PLUS_2 [20037] [] [] [] []
IDLE 20040 [(0,0)] 180 [] [] [] [] []
INJECT_T 20041 [(0,1)] D [] [] [] [] []
MERGE 20042 [(0,1),(0,0)] D [] [20044] [] [] [((0,0),(0,1))]
DISCARD 20043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20044 [(0,0)] HALF_D_PLUS_2 [20042] [] [] [] []
IDLE 20045 [(0,0)] 149 [] [] [] [] []
INJECT_T 20046 [(1,0)] D [] [] [] [] []
MERGE 20047 [(1,0),(0,0)] D [] [20049] [] [] [((0,0),(1,0))]
DISCARD 20048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20049 [(0,0)] HALF_D_PLUS_2 [20047] [] [] [] []
IDLE 20050 [(0,0)] 73 [] [] [] [] []
INJECT_T 20051 [(0,1)] D [] [] [] [] []
MERGE 20052 [(0,1),(0,0)] D [] [20054] [] [] [((0,0),(0,1))]
DISCARD 20053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20054 [(0,0)] HALF_D_PLUS_2 [20052] [] [] [] []
IDLE 20055 [(0,0)] 124 [] [] [] [] []
INJECT_T 20056 [(1,0)] D [] [] [] [] []
MERGE 20057 [(1,0),(0,0)] D [] [20059] [] [] [((0,0),(1,0))]
DISCARD 20058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20059 [(0,0)] HALF_D_PLUS_2 [20057] [] [] [] []
IDLE 20060 [(0,0)] 69 [] [] [] [] []
INJECT_T 20061 [(0,1)] D [] [] [] [] []
MERGE 20062 [(0,1),(0,0)] D [] [20064] [] [] [((0,0),(0,1))]
DISCARD 20063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20064 [(0,0)] HALF_D_PLUS_2 [20062] [] [] [] []
IDLE 20065 [(0,0)] 11 [] [] [] [] []
INJECT_T 20066 [(1,0)] D [] [] [] [] []
MERGE 20067 [(1,0),(0,0)] D [] [20069] [] [] [((0,0),(1,0))]
DISCARD 20068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20069 [(0,0)] HALF_D_PLUS_2 [20067] [] [] [] []
IDLE 20070 [(0,0)] 52 [] [] [] [] []
INJECT_T 20071 [(0,1)] D [] [] [] [] []
MERGE 20072 [(0,1),(0,0)] D [] [20074] [] [] [((0,0),(0,1))]
DISCARD 20073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20074 [(0,0)] HALF_D_PLUS_2 [20072] [] [] [] []
IDLE 20075 [(0,0)] 114 [] [] [] [] []
INJECT_T 20076 [(1,0)] D [] [] [] [] []
MERGE 20077 [(1,0),(0,0)] D [] [20079] [] [] [((0,0),(1,0))]
DISCARD 20078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20079 [(0,0)] HALF_D_PLUS_2 [20077] [] [] [] []
IDLE 20080 [(0,0)] 62 [] [] [] [] []
INJECT_T 20081 [(0,1)] D [] [] [] [] []
MERGE 20082 [(0,1),(0,0)] D [] [20084] [] [] [((0,0),(0,1))]
DISCARD 20083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20084 [(0,0)] HALF_D_PLUS_2 [20082] [] [] [] []
IDLE 20085 [(0,0)] 96 [] [] [] [] []
INJECT_T 20086 [(1,0)] D [] [] [] [] []
MERGE 20087 [(1,0),(0,0)] D [] [20089] [] [] [((0,0),(1,0))]
DISCARD 20088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20089 [(0,0)] HALF_D_PLUS_2 [20087] [] [] [] []
IDLE 20090 [(0,0)] 13 [] [] [] [] []
INJECT_T 20091 [(0,1)] D [] [] [] [] []
MERGE 20092 [(0,1),(0,0)] D [] [20094] [] [] [((0,0),(0,1))]
DISCARD 20093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20094 [(0,0)] HALF_D_PLUS_2 [20092] [] [] [] []
IDLE 20095 [(0,0)] 175 [] [] [] [] []
INJECT_T 20096 [(1,0)] D [] [] [] [] []
MERGE 20097 [(1,0),(0,0)] D [] [20099] [] [] [((0,0),(1,0))]
DISCARD 20098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20099 [(0,0)] HALF_D_PLUS_2 [20097] [] [] [] []
IDLE 20100 [(0,0)] 101 [] [] [] [] []
INJECT_T 20101 [(0,1)] D [] [] [] [] []
MERGE 20102 [(0,1),(0,0)] D [] [20104] [] [] [((0,0),(0,1))]
DISCARD 20103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20104 [(0,0)] HALF_D_PLUS_2 [20102] [] [] [] []
IDLE 20105 [(0,0)] 174 [] [] [] [] []
INJECT_T 20106 [(1,0)] D [] [] [] [] []
MERGE 20107 [(1,0),(0,0)] D [] [20109] [] [] [((0,0),(1,0))]
DISCARD 20108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20109 [(0,0)] HALF_D_PLUS_2 [20107] [] [] [] []
IDLE 20110 [(0,0)] 68 [] [] [] [] []
INJECT_T 20111 [(0,1)] D [] [] [] [] []
MERGE 20112 [(0,1),(0,0)] D [] [20114] [] [] [((0,0),(0,1))]
DISCARD 20113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20114 [(0,0)] HALF_D_PLUS_2 [20112] [] [] [] []
IDLE 20115 [(0,0)] 127 [] [] [] [] []
INJECT_T 20116 [(1,0)] D [] [] [] [] []
MERGE 20117 [(1,0),(0,0)] D [] [20119] [] [] [((0,0),(1,0))]
DISCARD 20118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20119 [(0,0)] HALF_D_PLUS_2 [20117] [] [] [] []
IDLE 20120 [(0,0)] 33 [] [] [] [] []
INJECT_T 20121 [(0,1)] D [] [] [] [] []
MERGE 20122 [(0,1),(0,0)] D [] [20124] [] [] [((0,0),(0,1))]
DISCARD 20123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20124 [(0,0)] HALF_D_PLUS_2 [20122] [] [] [] []
IDLE 20125 [(0,0)] 177 [] [] [] [] []
INJECT_T 20126 [(1,0)] D [] [] [] [] []
MERGE 20127 [(1,0),(0,0)] D [] [20129] [] [] [((0,0),(1,0))]
DISCARD 20128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20129 [(0,0)] HALF_D_PLUS_2 [20127] [] [] [] []
IDLE 20130 [(0,0)] 145 [] [] [] [] []
INJECT_T 20131 [(0,1)] D [] [] [] [] []
MERGE 20132 [(0,1),(0,0)] D [] [20134] [] [] [((0,0),(0,1))]
DISCARD 20133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20134 [(0,0)] HALF_D_PLUS_2 [20132] [] [] [] []
IDLE 20135 [(0,0)] 184 [] [] [] [] []
INJECT_T 20136 [(1,0)] D [] [] [] [] []
MERGE 20137 [(1,0),(0,0)] D [] [20139] [] [] [((0,0),(1,0))]
DISCARD 20138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20139 [(0,0)] HALF_D_PLUS_2 [20137] [] [] [] []
IDLE 20140 [(0,0)] 179 [] [] [] [] []
INJECT_T 20141 [(0,1)] D [] [] [] [] []
MERGE 20142 [(0,1),(0,0)] D [] [20144] [] [] [((0,0),(0,1))]
DISCARD 20143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20144 [(0,0)] HALF_D_PLUS_2 [20142] [] [] [] []
IDLE 20145 [(0,0)] 56 [] [] [] [] []
INJECT_T 20146 [(1,0)] D [] [] [] [] []
MERGE 20147 [(1,0),(0,0)] D [] [20149] [] [] [((0,0),(1,0))]
DISCARD 20148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20149 [(0,0)] HALF_D_PLUS_2 [20147] [] [] [] []
IDLE 20150 [(0,0)] 162 [] [] [] [] []
INJECT_T 20151 [(0,1)] D [] [] [] [] []
MERGE 20152 [(0,1),(0,0)] D [] [20154] [] [] [((0,0),(0,1))]
DISCARD 20153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20154 [(0,0)] HALF_D_PLUS_2 [20152] [] [] [] []
IDLE 20155 [(0,0)] 56 [] [] [] [] []
INJECT_T 20156 [(1,0)] D [] [] [] [] []
MERGE 20157 [(1,0),(0,0)] D [] [20159] [] [] [((0,0),(1,0))]
DISCARD 20158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20159 [(0,0)] HALF_D_PLUS_2 [20157] [] [] [] []
IDLE 20160 [(0,0)] 27 [] [] [] [] []
INJECT_T 20161 [(0,1)] D [] [] [] [] []
MERGE 20162 [(0,1),(0,0)] D [] [20164] [] [] [((0,0),(0,1))]
DISCARD 20163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20164 [(0,0)] HALF_D_PLUS_2 [20162] [] [] [] []
IDLE 20165 [(0,0)] 88 [] [] [] [] []
INJECT_T 20166 [(1,0)] D [] [] [] [] []
MERGE 20167 [(1,0),(0,0)] D [] [20169] [] [] [((0,0),(1,0))]
DISCARD 20168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20169 [(0,0)] HALF_D_PLUS_2 [20167] [] [] [] []
IDLE 20170 [(0,0)] 183 [] [] [] [] []
INJECT_T 20171 [(0,1)] D [] [] [] [] []
MERGE 20172 [(0,1),(0,0)] D [] [20174] [] [] [((0,0),(0,1))]
DISCARD 20173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20174 [(0,0)] HALF_D_PLUS_2 [20172] [] [] [] []
IDLE 20175 [(0,0)] 171 [] [] [] [] []
INJECT_T 20176 [(1,0)] D [] [] [] [] []
MERGE 20177 [(1,0),(0,0)] D [] [20179] [] [] [((0,0),(1,0))]
DISCARD 20178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20179 [(0,0)] HALF_D_PLUS_2 [20177] [] [] [] []
IDLE 20180 [(0,0)] 82 [] [] [] [] []
INJECT_T 20181 [(0,1)] D [] [] [] [] []
MERGE 20182 [(0,1),(0,0)] D [] [20184] [] [] [((0,0),(0,1))]
DISCARD 20183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20184 [(0,0)] HALF_D_PLUS_2 [20182] [] [] [] []
IDLE 20185 [(0,0)] 169 [] [] [] [] []
INJECT_T 20186 [(1,0)] D [] [] [] [] []
MERGE 20187 [(1,0),(0,0)] D [] [20189] [] [] [((0,0),(1,0))]
DISCARD 20188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20189 [(0,0)] HALF_D_PLUS_2 [20187] [] [] [] []
IDLE 20190 [(0,0)] 183 [] [] [] [] []
INJECT_T 20191 [(0,1)] D [] [] [] [] []
MERGE 20192 [(0,1),(0,0)] D [] [20194] [] [] [((0,0),(0,1))]
DISCARD 20193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20194 [(0,0)] HALF_D_PLUS_2 [20192] [] [] [] []
IDLE 20195 [(0,0)] 172 [] [] [] [] []
INJECT_T 20196 [(1,0)] D [] [] [] [] []
MERGE 20197 [(1,0),(0,0)] D [] [20199] [] [] [((0,0),(1,0))]
DISCARD 20198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20199 [(0,0)] HALF_D_PLUS_2 [20197] [] [] [] []
IDLE 20200 [(0,0)] 16 [] [] [] [] []
INJECT_T 20201 [(0,1)] D [] [] [] [] []
MERGE 20202 [(0,1),(0,0)] D [] [20204] [] [] [((0,0),(0,1))]
DISCARD 20203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20204 [(0,0)] HALF_D_PLUS_2 [20202] [] [] [] []
IDLE 20205 [(0,0)] 55 [] [] [] [] []
INJECT_T 20206 [(1,0)] D [] [] [] [] []
MERGE 20207 [(1,0),(0,0)] D [] [20209] [] [] [((0,0),(1,0))]
DISCARD 20208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20209 [(0,0)] HALF_D_PLUS_2 [20207] [] [] [] []
IDLE 20210 [(0,0)] 197 [] [] [] [] []
INJECT_T 20211 [(0,1)] D [] [] [] [] []
MERGE 20212 [(0,1),(0,0)] D [] [20214] [] [] [((0,0),(0,1))]
DISCARD 20213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20214 [(0,0)] HALF_D_PLUS_2 [20212] [] [] [] []
IDLE 20215 [(0,0)] 177 [] [] [] [] []
INJECT_T 20216 [(1,0)] D [] [] [] [] []
MERGE 20217 [(1,0),(0,0)] D [] [20219] [] [] [((0,0),(1,0))]
DISCARD 20218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20219 [(0,0)] HALF_D_PLUS_2 [20217] [] [] [] []
IDLE 20220 [(0,0)] 19 [] [] [] [] []
INJECT_T 20221 [(0,1)] D [] [] [] [] []
MERGE 20222 [(0,1),(0,0)] D [] [20224] [] [] [((0,0),(0,1))]
DISCARD 20223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20224 [(0,0)] HALF_D_PLUS_2 [20222] [] [] [] []
IDLE 20225 [(0,0)] 4 [] [] [] [] []
INJECT_T 20226 [(1,0)] D [] [] [] [] []
MERGE 20227 [(1,0),(0,0)] D [] [20229] [] [] [((0,0),(1,0))]
DISCARD 20228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20229 [(0,0)] HALF_D_PLUS_2 [20227] [] [] [] []
IDLE 20230 [(0,0)] 149 [] [] [] [] []
INJECT_T 20231 [(0,1)] D [] [] [] [] []
MERGE 20232 [(0,1),(0,0)] D [] [20234] [] [] [((0,0),(0,1))]
DISCARD 20233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20234 [(0,0)] HALF_D_PLUS_2 [20232] [] [] [] []
IDLE 20235 [(0,0)] 86 [] [] [] [] []
INJECT_T 20236 [(1,0)] D [] [] [] [] []
MERGE 20237 [(1,0),(0,0)] D [] [20239] [] [] [((0,0),(1,0))]
DISCARD 20238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20239 [(0,0)] HALF_D_PLUS_2 [20237] [] [] [] []
IDLE 20240 [(0,0)] 143 [] [] [] [] []
INJECT_T 20241 [(0,1)] D [] [] [] [] []
MERGE 20242 [(0,1),(0,0)] D [] [20244] [] [] [((0,0),(0,1))]
DISCARD 20243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20244 [(0,0)] HALF_D_PLUS_2 [20242] [] [] [] []
IDLE 20245 [(0,0)] 179 [] [] [] [] []
INJECT_T 20246 [(1,0)] D [] [] [] [] []
MERGE 20247 [(1,0),(0,0)] D [] [20249] [] [] [((0,0),(1,0))]
DISCARD 20248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20249 [(0,0)] HALF_D_PLUS_2 [20247] [] [] [] []
IDLE 20250 [(0,0)] 152 [] [] [] [] []
INJECT_T 20251 [(0,1)] D [] [] [] [] []
MERGE 20252 [(0,1),(0,0)] D [] [20254] [] [] [((0,0),(0,1))]
DISCARD 20253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20254 [(0,0)] HALF_D_PLUS_2 [20252] [] [] [] []
IDLE 20255 [(0,0)] 84 [] [] [] [] []
INJECT_T 20256 [(1,0)] D [] [] [] [] []
MERGE 20257 [(1,0),(0,0)] D [] [20259] [] [] [((0,0),(1,0))]
DISCARD 20258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20259 [(0,0)] HALF_D_PLUS_2 [20257] [] [] [] []
IDLE 20260 [(0,0)] 49 [] [] [] [] []
INJECT_T 20261 [(0,1)] D [] [] [] [] []
MERGE 20262 [(0,1),(0,0)] D [] [20264] [] [] [((0,0),(0,1))]
DISCARD 20263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20264 [(0,0)] HALF_D_PLUS_2 [20262] [] [] [] []
IDLE 20265 [(0,0)] 169 [] [] [] [] []
INJECT_T 20266 [(1,0)] D [] [] [] [] []
MERGE 20267 [(1,0),(0,0)] D [] [20269] [] [] [((0,0),(1,0))]
DISCARD 20268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20269 [(0,0)] HALF_D_PLUS_2 [20267] [] [] [] []
IDLE 20270 [(0,0)] 150 [] [] [] [] []
INJECT_T 20271 [(0,1)] D [] [] [] [] []
MERGE 20272 [(0,1),(0,0)] D [] [20274] [] [] [((0,0),(0,1))]
DISCARD 20273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20274 [(0,0)] HALF_D_PLUS_2 [20272] [] [] [] []
IDLE 20275 [(0,0)] 68 [] [] [] [] []
INJECT_T 20276 [(1,0)] D [] [] [] [] []
MERGE 20277 [(1,0),(0,0)] D [] [20279] [] [] [((0,0),(1,0))]
DISCARD 20278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20279 [(0,0)] HALF_D_PLUS_2 [20277] [] [] [] []
IDLE 20280 [(0,0)] 103 [] [] [] [] []
INJECT_T 20281 [(0,1)] D [] [] [] [] []
MERGE 20282 [(0,1),(0,0)] D [] [20284] [] [] [((0,0),(0,1))]
DISCARD 20283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20284 [(0,0)] HALF_D_PLUS_2 [20282] [] [] [] []
IDLE 20285 [(0,0)] 19 [] [] [] [] []
INJECT_T 20286 [(1,0)] D [] [] [] [] []
MERGE 20287 [(1,0),(0,0)] D [] [20289] [] [] [((0,0),(1,0))]
DISCARD 20288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20289 [(0,0)] HALF_D_PLUS_2 [20287] [] [] [] []
IDLE 20290 [(0,0)] 9 [] [] [] [] []
INJECT_T 20291 [(0,1)] D [] [] [] [] []
MERGE 20292 [(0,1),(0,0)] D [] [20294] [] [] [((0,0),(0,1))]
DISCARD 20293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20294 [(0,0)] HALF_D_PLUS_2 [20292] [] [] [] []
IDLE 20295 [(0,0)] 86 [] [] [] [] []
INJECT_T 20296 [(1,0)] D [] [] [] [] []
MERGE 20297 [(1,0),(0,0)] D [] [20299] [] [] [((0,0),(1,0))]
DISCARD 20298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20299 [(0,0)] HALF_D_PLUS_2 [20297] [] [] [] []
IDLE 20300 [(0,0)] 19 [] [] [] [] []
INJECT_T 20301 [(0,1)] D [] [] [] [] []
MERGE 20302 [(0,1),(0,0)] D [] [20304] [] [] [((0,0),(0,1))]
DISCARD 20303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20304 [(0,0)] HALF_D_PLUS_2 [20302] [] [] [] []
IDLE 20305 [(0,0)] 135 [] [] [] [] []
INJECT_T 20306 [(1,0)] D [] [] [] [] []
MERGE 20307 [(1,0),(0,0)] D [] [20309] [] [] [((0,0),(1,0))]
DISCARD 20308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20309 [(0,0)] HALF_D_PLUS_2 [20307] [] [] [] []
IDLE 20310 [(0,0)] 56 [] [] [] [] []
INJECT_T 20311 [(0,1)] D [] [] [] [] []
MERGE 20312 [(0,1),(0,0)] D [] [20314] [] [] [((0,0),(0,1))]
DISCARD 20313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20314 [(0,0)] HALF_D_PLUS_2 [20312] [] [] [] []
IDLE 20315 [(0,0)] 200 [] [] [] [] []
INJECT_T 20316 [(1,0)] D [] [] [] [] []
MERGE 20317 [(1,0),(0,0)] D [] [20319] [] [] [((0,0),(1,0))]
DISCARD 20318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20319 [(0,0)] HALF_D_PLUS_2 [20317] [] [] [] []
IDLE 20320 [(0,0)] 170 [] [] [] [] []
INJECT_T 20321 [(0,1)] D [] [] [] [] []
MERGE 20322 [(0,1),(0,0)] D [] [20324] [] [] [((0,0),(0,1))]
DISCARD 20323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20324 [(0,0)] HALF_D_PLUS_2 [20322] [] [] [] []
IDLE 20325 [(0,0)] 63 [] [] [] [] []
INJECT_T 20326 [(1,0)] D [] [] [] [] []
MERGE 20327 [(1,0),(0,0)] D [] [20329] [] [] [((0,0),(1,0))]
DISCARD 20328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20329 [(0,0)] HALF_D_PLUS_2 [20327] [] [] [] []
IDLE 20330 [(0,0)] 85 [] [] [] [] []
INJECT_T 20331 [(0,1)] D [] [] [] [] []
MERGE 20332 [(0,1),(0,0)] D [] [20334] [] [] [((0,0),(0,1))]
DISCARD 20333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20334 [(0,0)] HALF_D_PLUS_2 [20332] [] [] [] []
IDLE 20335 [(0,0)] 181 [] [] [] [] []
INJECT_T 20336 [(1,0)] D [] [] [] [] []
MERGE 20337 [(1,0),(0,0)] D [] [20339] [] [] [((0,0),(1,0))]
DISCARD 20338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20339 [(0,0)] HALF_D_PLUS_2 [20337] [] [] [] []
IDLE 20340 [(0,0)] 55 [] [] [] [] []
INJECT_T 20341 [(0,1)] D [] [] [] [] []
MERGE 20342 [(0,1),(0,0)] D [] [20344] [] [] [((0,0),(0,1))]
DISCARD 20343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20344 [(0,0)] HALF_D_PLUS_2 [20342] [] [] [] []
IDLE 20345 [(0,0)] 190 [] [] [] [] []
INJECT_T 20346 [(1,0)] D [] [] [] [] []
MERGE 20347 [(1,0),(0,0)] D [] [20349] [] [] [((0,0),(1,0))]
DISCARD 20348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20349 [(0,0)] HALF_D_PLUS_2 [20347] [] [] [] []
IDLE 20350 [(0,0)] 107 [] [] [] [] []
INJECT_T 20351 [(0,1)] D [] [] [] [] []
MERGE 20352 [(0,1),(0,0)] D [] [20354] [] [] [((0,0),(0,1))]
DISCARD 20353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20354 [(0,0)] HALF_D_PLUS_2 [20352] [] [] [] []
IDLE 20355 [(0,0)] 15 [] [] [] [] []
INJECT_T 20356 [(1,0)] D [] [] [] [] []
MERGE 20357 [(1,0),(0,0)] D [] [20359] [] [] [((0,0),(1,0))]
DISCARD 20358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20359 [(0,0)] HALF_D_PLUS_2 [20357] [] [] [] []
IDLE 20360 [(0,0)] 66 [] [] [] [] []
INJECT_T 20361 [(0,1)] D [] [] [] [] []
MERGE 20362 [(0,1),(0,0)] D [] [20364] [] [] [((0,0),(0,1))]
DISCARD 20363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20364 [(0,0)] HALF_D_PLUS_2 [20362] [] [] [] []
IDLE 20365 [(0,0)] 31 [] [] [] [] []
INJECT_T 20366 [(1,0)] D [] [] [] [] []
MERGE 20367 [(1,0),(0,0)] D [] [20369] [] [] [((0,0),(1,0))]
DISCARD 20368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20369 [(0,0)] HALF_D_PLUS_2 [20367] [] [] [] []
IDLE 20370 [(0,0)] 61 [] [] [] [] []
INJECT_T 20371 [(0,1)] D [] [] [] [] []
MERGE 20372 [(0,1),(0,0)] D [] [20374] [] [] [((0,0),(0,1))]
DISCARD 20373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20374 [(0,0)] HALF_D_PLUS_2 [20372] [] [] [] []
IDLE 20375 [(0,0)] 147 [] [] [] [] []
INJECT_T 20376 [(1,0)] D [] [] [] [] []
MERGE 20377 [(1,0),(0,0)] D [] [20379] [] [] [((0,0),(1,0))]
DISCARD 20378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20379 [(0,0)] HALF_D_PLUS_2 [20377] [] [] [] []
IDLE 20380 [(0,0)] 39 [] [] [] [] []
INJECT_T 20381 [(0,1)] D [] [] [] [] []
MERGE 20382 [(0,1),(0,0)] D [] [20384] [] [] [((0,0),(0,1))]
DISCARD 20383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20384 [(0,0)] HALF_D_PLUS_2 [20382] [] [] [] []
IDLE 20385 [(0,0)] 85 [] [] [] [] []
INJECT_T 20386 [(1,0)] D [] [] [] [] []
MERGE 20387 [(1,0),(0,0)] D [] [20389] [] [] [((0,0),(1,0))]
DISCARD 20388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20389 [(0,0)] HALF_D_PLUS_2 [20387] [] [] [] []
IDLE 20390 [(0,0)] 70 [] [] [] [] []
INJECT_T 20391 [(0,1)] D [] [] [] [] []
MERGE 20392 [(0,1),(0,0)] D [] [20394] [] [] [((0,0),(0,1))]
DISCARD 20393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20394 [(0,0)] HALF_D_PLUS_2 [20392] [] [] [] []
IDLE 20395 [(0,0)] 199 [] [] [] [] []
INJECT_T 20396 [(1,0)] D [] [] [] [] []
MERGE 20397 [(1,0),(0,0)] D [] [20399] [] [] [((0,0),(1,0))]
DISCARD 20398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20399 [(0,0)] HALF_D_PLUS_2 [20397] [] [] [] []
IDLE 20400 [(0,0)] 33 [] [] [] [] []
INJECT_T 20401 [(0,1)] D [] [] [] [] []
MERGE 20402 [(0,1),(0,0)] D [] [20404] [] [] [((0,0),(0,1))]
DISCARD 20403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20404 [(0,0)] HALF_D_PLUS_2 [20402] [] [] [] []
IDLE 20405 [(0,0)] 40 [] [] [] [] []
INJECT_T 20406 [(1,0)] D [] [] [] [] []
MERGE 20407 [(1,0),(0,0)] D [] [20409] [] [] [((0,0),(1,0))]
DISCARD 20408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20409 [(0,0)] HALF_D_PLUS_2 [20407] [] [] [] []
IDLE 20410 [(0,0)] 115 [] [] [] [] []
INJECT_T 20411 [(0,1)] D [] [] [] [] []
MERGE 20412 [(0,1),(0,0)] D [] [20414] [] [] [((0,0),(0,1))]
DISCARD 20413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20414 [(0,0)] HALF_D_PLUS_2 [20412] [] [] [] []
IDLE 20415 [(0,0)] 41 [] [] [] [] []
INJECT_T 20416 [(1,0)] D [] [] [] [] []
MERGE 20417 [(1,0),(0,0)] D [] [20419] [] [] [((0,0),(1,0))]
DISCARD 20418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20419 [(0,0)] HALF_D_PLUS_2 [20417] [] [] [] []
IDLE 20420 [(0,0)] 75 [] [] [] [] []
INJECT_T 20421 [(0,1)] D [] [] [] [] []
MERGE 20422 [(0,1),(0,0)] D [] [20424] [] [] [((0,0),(0,1))]
DISCARD 20423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20424 [(0,0)] HALF_D_PLUS_2 [20422] [] [] [] []
IDLE 20425 [(0,0)] 31 [] [] [] [] []
INJECT_T 20426 [(1,0)] D [] [] [] [] []
MERGE 20427 [(1,0),(0,0)] D [] [20429] [] [] [((0,0),(1,0))]
DISCARD 20428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20429 [(0,0)] HALF_D_PLUS_2 [20427] [] [] [] []
IDLE 20430 [(0,0)] 7 [] [] [] [] []
INJECT_T 20431 [(0,1)] D [] [] [] [] []
MERGE 20432 [(0,1),(0,0)] D [] [20434] [] [] [((0,0),(0,1))]
DISCARD 20433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20434 [(0,0)] HALF_D_PLUS_2 [20432] [] [] [] []
IDLE 20435 [(0,0)] 126 [] [] [] [] []
INJECT_T 20436 [(1,0)] D [] [] [] [] []
MERGE 20437 [(1,0),(0,0)] D [] [20439] [] [] [((0,0),(1,0))]
DISCARD 20438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20439 [(0,0)] HALF_D_PLUS_2 [20437] [] [] [] []
IDLE 20440 [(0,0)] 43 [] [] [] [] []
INJECT_T 20441 [(0,1)] D [] [] [] [] []
MERGE 20442 [(0,1),(0,0)] D [] [20444] [] [] [((0,0),(0,1))]
DISCARD 20443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20444 [(0,0)] HALF_D_PLUS_2 [20442] [] [] [] []
IDLE 20445 [(0,0)] 35 [] [] [] [] []
INJECT_T 20446 [(1,0)] D [] [] [] [] []
MERGE 20447 [(1,0),(0,0)] D [] [20449] [] [] [((0,0),(1,0))]
DISCARD 20448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20449 [(0,0)] HALF_D_PLUS_2 [20447] [] [] [] []
IDLE 20450 [(0,0)] 96 [] [] [] [] []
INJECT_T 20451 [(0,1)] D [] [] [] [] []
MERGE 20452 [(0,1),(0,0)] D [] [20454] [] [] [((0,0),(0,1))]
DISCARD 20453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20454 [(0,0)] HALF_D_PLUS_2 [20452] [] [] [] []
IDLE 20455 [(0,0)] 97 [] [] [] [] []
INJECT_T 20456 [(1,0)] D [] [] [] [] []
MERGE 20457 [(1,0),(0,0)] D [] [20459] [] [] [((0,0),(1,0))]
DISCARD 20458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20459 [(0,0)] HALF_D_PLUS_2 [20457] [] [] [] []
IDLE 20460 [(0,0)] 55 [] [] [] [] []
INJECT_T 20461 [(0,1)] D [] [] [] [] []
MERGE 20462 [(0,1),(0,0)] D [] [20464] [] [] [((0,0),(0,1))]
DISCARD 20463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20464 [(0,0)] HALF_D_PLUS_2 [20462] [] [] [] []
IDLE 20465 [(0,0)] 51 [] [] [] [] []
INJECT_T 20466 [(1,0)] D [] [] [] [] []
MERGE 20467 [(1,0),(0,0)] D [] [20469] [] [] [((0,0),(1,0))]
DISCARD 20468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20469 [(0,0)] HALF_D_PLUS_2 [20467] [] [] [] []
IDLE 20470 [(0,0)] 177 [] [] [] [] []
INJECT_T 20471 [(0,1)] D [] [] [] [] []
MERGE 20472 [(0,1),(0,0)] D [] [20474] [] [] [((0,0),(0,1))]
DISCARD 20473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20474 [(0,0)] HALF_D_PLUS_2 [20472] [] [] [] []
IDLE 20475 [(0,0)] 178 [] [] [] [] []
INJECT_T 20476 [(1,0)] D [] [] [] [] []
MERGE 20477 [(1,0),(0,0)] D [] [20479] [] [] [((0,0),(1,0))]
DISCARD 20478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20479 [(0,0)] HALF_D_PLUS_2 [20477] [] [] [] []
IDLE 20480 [(0,0)] 11 [] [] [] [] []
INJECT_T 20481 [(0,1)] D [] [] [] [] []
MERGE 20482 [(0,1),(0,0)] D [] [20484] [] [] [((0,0),(0,1))]
DISCARD 20483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20484 [(0,0)] HALF_D_PLUS_2 [20482] [] [] [] []
IDLE 20485 [(0,0)] 26 [] [] [] [] []
INJECT_T 20486 [(1,0)] D [] [] [] [] []
MERGE 20487 [(1,0),(0,0)] D [] [20489] [] [] [((0,0),(1,0))]
DISCARD 20488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20489 [(0,0)] HALF_D_PLUS_2 [20487] [] [] [] []
IDLE 20490 [(0,0)] 130 [] [] [] [] []
INJECT_T 20491 [(0,1)] D [] [] [] [] []
MERGE 20492 [(0,1),(0,0)] D [] [20494] [] [] [((0,0),(0,1))]
DISCARD 20493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20494 [(0,0)] HALF_D_PLUS_2 [20492] [] [] [] []
IDLE 20495 [(0,0)] 173 [] [] [] [] []
INJECT_T 20496 [(1,0)] D [] [] [] [] []
MERGE 20497 [(1,0),(0,0)] D [] [20499] [] [] [((0,0),(1,0))]
DISCARD 20498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20499 [(0,0)] HALF_D_PLUS_2 [20497] [] [] [] []
IDLE 20500 [(0,0)] 173 [] [] [] [] []
INJECT_T 20501 [(0,1)] D [] [] [] [] []
MERGE 20502 [(0,1),(0,0)] D [] [20504] [] [] [((0,0),(0,1))]
DISCARD 20503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20504 [(0,0)] HALF_D_PLUS_2 [20502] [] [] [] []
IDLE 20505 [(0,0)] 188 [] [] [] [] []
INJECT_T 20506 [(1,0)] D [] [] [] [] []
MERGE 20507 [(1,0),(0,0)] D [] [20509] [] [] [((0,0),(1,0))]
DISCARD 20508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20509 [(0,0)] HALF_D_PLUS_2 [20507] [] [] [] []
IDLE 20510 [(0,0)] 185 [] [] [] [] []
INJECT_T 20511 [(0,1)] D [] [] [] [] []
MERGE 20512 [(0,1),(0,0)] D [] [20514] [] [] [((0,0),(0,1))]
DISCARD 20513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20514 [(0,0)] HALF_D_PLUS_2 [20512] [] [] [] []
IDLE 20515 [(0,0)] 125 [] [] [] [] []
INJECT_T 20516 [(1,0)] D [] [] [] [] []
MERGE 20517 [(1,0),(0,0)] D [] [20519] [] [] [((0,0),(1,0))]
DISCARD 20518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20519 [(0,0)] HALF_D_PLUS_2 [20517] [] [] [] []
IDLE 20520 [(0,0)] 97 [] [] [] [] []
INJECT_T 20521 [(0,1)] D [] [] [] [] []
MERGE 20522 [(0,1),(0,0)] D [] [20524] [] [] [((0,0),(0,1))]
DISCARD 20523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20524 [(0,0)] HALF_D_PLUS_2 [20522] [] [] [] []
IDLE 20525 [(0,0)] 25 [] [] [] [] []
INJECT_T 20526 [(1,0)] D [] [] [] [] []
MERGE 20527 [(1,0),(0,0)] D [] [20529] [] [] [((0,0),(1,0))]
DISCARD 20528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20529 [(0,0)] HALF_D_PLUS_2 [20527] [] [] [] []
IDLE 20530 [(0,0)] 81 [] [] [] [] []
INJECT_T 20531 [(0,1)] D [] [] [] [] []
MERGE 20532 [(0,1),(0,0)] D [] [20534] [] [] [((0,0),(0,1))]
DISCARD 20533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20534 [(0,0)] HALF_D_PLUS_2 [20532] [] [] [] []
IDLE 20535 [(0,0)] 56 [] [] [] [] []
INJECT_T 20536 [(1,0)] D [] [] [] [] []
MERGE 20537 [(1,0),(0,0)] D [] [20539] [] [] [((0,0),(1,0))]
DISCARD 20538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20539 [(0,0)] HALF_D_PLUS_2 [20537] [] [] [] []
IDLE 20540 [(0,0)] 7 [] [] [] [] []
INJECT_T 20541 [(0,1)] D [] [] [] [] []
MERGE 20542 [(0,1),(0,0)] D [] [20544] [] [] [((0,0),(0,1))]
DISCARD 20543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20544 [(0,0)] HALF_D_PLUS_2 [20542] [] [] [] []
IDLE 20545 [(0,0)] 52 [] [] [] [] []
INJECT_T 20546 [(1,0)] D [] [] [] [] []
MERGE 20547 [(1,0),(0,0)] D [] [20549] [] [] [((0,0),(1,0))]
DISCARD 20548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20549 [(0,0)] HALF_D_PLUS_2 [20547] [] [] [] []
IDLE 20550 [(0,0)] 93 [] [] [] [] []
INJECT_T 20551 [(0,1)] D [] [] [] [] []
MERGE 20552 [(0,1),(0,0)] D [] [20554] [] [] [((0,0),(0,1))]
DISCARD 20553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20554 [(0,0)] HALF_D_PLUS_2 [20552] [] [] [] []
IDLE 20555 [(0,0)] 60 [] [] [] [] []
INJECT_T 20556 [(1,0)] D [] [] [] [] []
MERGE 20557 [(1,0),(0,0)] D [] [20559] [] [] [((0,0),(1,0))]
DISCARD 20558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20559 [(0,0)] HALF_D_PLUS_2 [20557] [] [] [] []
IDLE 20560 [(0,0)] 130 [] [] [] [] []
INJECT_T 20561 [(0,1)] D [] [] [] [] []
MERGE 20562 [(0,1),(0,0)] D [] [20564] [] [] [((0,0),(0,1))]
DISCARD 20563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20564 [(0,0)] HALF_D_PLUS_2 [20562] [] [] [] []
IDLE 20565 [(0,0)] 70 [] [] [] [] []
INJECT_T 20566 [(1,0)] D [] [] [] [] []
MERGE 20567 [(1,0),(0,0)] D [] [20569] [] [] [((0,0),(1,0))]
DISCARD 20568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20569 [(0,0)] HALF_D_PLUS_2 [20567] [] [] [] []
IDLE 20570 [(0,0)] 67 [] [] [] [] []
INJECT_T 20571 [(0,1)] D [] [] [] [] []
MERGE 20572 [(0,1),(0,0)] D [] [20574] [] [] [((0,0),(0,1))]
DISCARD 20573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20574 [(0,0)] HALF_D_PLUS_2 [20572] [] [] [] []
IDLE 20575 [(0,0)] 187 [] [] [] [] []
INJECT_T 20576 [(1,0)] D [] [] [] [] []
MERGE 20577 [(1,0),(0,0)] D [] [20579] [] [] [((0,0),(1,0))]
DISCARD 20578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20579 [(0,0)] HALF_D_PLUS_2 [20577] [] [] [] []
IDLE 20580 [(0,0)] 32 [] [] [] [] []
INJECT_T 20581 [(0,1)] D [] [] [] [] []
MERGE 20582 [(0,1),(0,0)] D [] [20584] [] [] [((0,0),(0,1))]
DISCARD 20583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20584 [(0,0)] HALF_D_PLUS_2 [20582] [] [] [] []
IDLE 20585 [(0,0)] 55 [] [] [] [] []
INJECT_T 20586 [(1,0)] D [] [] [] [] []
MERGE 20587 [(1,0),(0,0)] D [] [20589] [] [] [((0,0),(1,0))]
DISCARD 20588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20589 [(0,0)] HALF_D_PLUS_2 [20587] [] [] [] []
IDLE 20590 [(0,0)] 94 [] [] [] [] []
INJECT_T 20591 [(0,1)] D [] [] [] [] []
MERGE 20592 [(0,1),(0,0)] D [] [20594] [] [] [((0,0),(0,1))]
DISCARD 20593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20594 [(0,0)] HALF_D_PLUS_2 [20592] [] [] [] []
IDLE 20595 [(0,0)] 200 [] [] [] [] []
INJECT_T 20596 [(1,0)] D [] [] [] [] []
MERGE 20597 [(1,0),(0,0)] D [] [20599] [] [] [((0,0),(1,0))]
DISCARD 20598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20599 [(0,0)] HALF_D_PLUS_2 [20597] [] [] [] []
IDLE 20600 [(0,0)] 32 [] [] [] [] []
INJECT_T 20601 [(0,1)] D [] [] [] [] []
MERGE 20602 [(0,1),(0,0)] D [] [20604] [] [] [((0,0),(0,1))]
DISCARD 20603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20604 [(0,0)] HALF_D_PLUS_2 [20602] [] [] [] []
IDLE 20605 [(0,0)] 77 [] [] [] [] []
INJECT_T 20606 [(1,0)] D [] [] [] [] []
MERGE 20607 [(1,0),(0,0)] D [] [20609] [] [] [((0,0),(1,0))]
DISCARD 20608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20609 [(0,0)] HALF_D_PLUS_2 [20607] [] [] [] []
IDLE 20610 [(0,0)] 112 [] [] [] [] []
INJECT_T 20611 [(0,1)] D [] [] [] [] []
MERGE 20612 [(0,1),(0,0)] D [] [20614] [] [] [((0,0),(0,1))]
DISCARD 20613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20614 [(0,0)] HALF_D_PLUS_2 [20612] [] [] [] []
IDLE 20615 [(0,0)] 14 [] [] [] [] []
INJECT_T 20616 [(1,0)] D [] [] [] [] []
MERGE 20617 [(1,0),(0,0)] D [] [20619] [] [] [((0,0),(1,0))]
DISCARD 20618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20619 [(0,0)] HALF_D_PLUS_2 [20617] [] [] [] []
IDLE 20620 [(0,0)] 91 [] [] [] [] []
INJECT_T 20621 [(0,1)] D [] [] [] [] []
MERGE 20622 [(0,1),(0,0)] D [] [20624] [] [] [((0,0),(0,1))]
DISCARD 20623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20624 [(0,0)] HALF_D_PLUS_2 [20622] [] [] [] []
IDLE 20625 [(0,0)] 79 [] [] [] [] []
INJECT_T 20626 [(1,0)] D [] [] [] [] []
MERGE 20627 [(1,0),(0,0)] D [] [20629] [] [] [((0,0),(1,0))]
DISCARD 20628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20629 [(0,0)] HALF_D_PLUS_2 [20627] [] [] [] []
IDLE 20630 [(0,0)] 199 [] [] [] [] []
INJECT_T 20631 [(0,1)] D [] [] [] [] []
MERGE 20632 [(0,1),(0,0)] D [] [20634] [] [] [((0,0),(0,1))]
DISCARD 20633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20634 [(0,0)] HALF_D_PLUS_2 [20632] [] [] [] []
IDLE 20635 [(0,0)] 115 [] [] [] [] []
INJECT_T 20636 [(1,0)] D [] [] [] [] []
MERGE 20637 [(1,0),(0,0)] D [] [20639] [] [] [((0,0),(1,0))]
DISCARD 20638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20639 [(0,0)] HALF_D_PLUS_2 [20637] [] [] [] []
IDLE 20640 [(0,0)] 32 [] [] [] [] []
INJECT_T 20641 [(0,1)] D [] [] [] [] []
MERGE 20642 [(0,1),(0,0)] D [] [20644] [] [] [((0,0),(0,1))]
DISCARD 20643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20644 [(0,0)] HALF_D_PLUS_2 [20642] [] [] [] []
IDLE 20645 [(0,0)] 114 [] [] [] [] []
INJECT_T 20646 [(1,0)] D [] [] [] [] []
MERGE 20647 [(1,0),(0,0)] D [] [20649] [] [] [((0,0),(1,0))]
DISCARD 20648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20649 [(0,0)] HALF_D_PLUS_2 [20647] [] [] [] []
IDLE 20650 [(0,0)] 127 [] [] [] [] []
INJECT_T 20651 [(0,1)] D [] [] [] [] []
MERGE 20652 [(0,1),(0,0)] D [] [20654] [] [] [((0,0),(0,1))]
DISCARD 20653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20654 [(0,0)] HALF_D_PLUS_2 [20652] [] [] [] []
IDLE 20655 [(0,0)] 174 [] [] [] [] []
INJECT_T 20656 [(1,0)] D [] [] [] [] []
MERGE 20657 [(1,0),(0,0)] D [] [20659] [] [] [((0,0),(1,0))]
DISCARD 20658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20659 [(0,0)] HALF_D_PLUS_2 [20657] [] [] [] []
IDLE 20660 [(0,0)] 40 [] [] [] [] []
INJECT_T 20661 [(0,1)] D [] [] [] [] []
MERGE 20662 [(0,1),(0,0)] D [] [20664] [] [] [((0,0),(0,1))]
DISCARD 20663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20664 [(0,0)] HALF_D_PLUS_2 [20662] [] [] [] []
IDLE 20665 [(0,0)] 36 [] [] [] [] []
INJECT_T 20666 [(1,0)] D [] [] [] [] []
MERGE 20667 [(1,0),(0,0)] D [] [20669] [] [] [((0,0),(1,0))]
DISCARD 20668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20669 [(0,0)] HALF_D_PLUS_2 [20667] [] [] [] []
IDLE 20670 [(0,0)] 84 [] [] [] [] []
INJECT_T 20671 [(0,1)] D [] [] [] [] []
MERGE 20672 [(0,1),(0,0)] D [] [20674] [] [] [((0,0),(0,1))]
DISCARD 20673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20674 [(0,0)] HALF_D_PLUS_2 [20672] [] [] [] []
IDLE 20675 [(0,0)] 13 [] [] [] [] []
INJECT_T 20676 [(1,0)] D [] [] [] [] []
MERGE 20677 [(1,0),(0,0)] D [] [20679] [] [] [((0,0),(1,0))]
DISCARD 20678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20679 [(0,0)] HALF_D_PLUS_2 [20677] [] [] [] []
IDLE 20680 [(0,0)] 150 [] [] [] [] []
INJECT_T 20681 [(0,1)] D [] [] [] [] []
MERGE 20682 [(0,1),(0,0)] D [] [20684] [] [] [((0,0),(0,1))]
DISCARD 20683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20684 [(0,0)] HALF_D_PLUS_2 [20682] [] [] [] []
IDLE 20685 [(0,0)] 183 [] [] [] [] []
INJECT_T 20686 [(1,0)] D [] [] [] [] []
MERGE 20687 [(1,0),(0,0)] D [] [20689] [] [] [((0,0),(1,0))]
DISCARD 20688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20689 [(0,0)] HALF_D_PLUS_2 [20687] [] [] [] []
IDLE 20690 [(0,0)] 99 [] [] [] [] []
INJECT_T 20691 [(0,1)] D [] [] [] [] []
MERGE 20692 [(0,1),(0,0)] D [] [20694] [] [] [((0,0),(0,1))]
DISCARD 20693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20694 [(0,0)] HALF_D_PLUS_2 [20692] [] [] [] []
IDLE 20695 [(0,0)] 131 [] [] [] [] []
INJECT_T 20696 [(1,0)] D [] [] [] [] []
MERGE 20697 [(1,0),(0,0)] D [] [20699] [] [] [((0,0),(1,0))]
DISCARD 20698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20699 [(0,0)] HALF_D_PLUS_2 [20697] [] [] [] []
IDLE 20700 [(0,0)] 72 [] [] [] [] []
INJECT_T 20701 [(0,1)] D [] [] [] [] []
MERGE 20702 [(0,1),(0,0)] D [] [20704] [] [] [((0,0),(0,1))]
DISCARD 20703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20704 [(0,0)] HALF_D_PLUS_2 [20702] [] [] [] []
IDLE 20705 [(0,0)] 190 [] [] [] [] []
INJECT_T 20706 [(1,0)] D [] [] [] [] []
MERGE 20707 [(1,0),(0,0)] D [] [20709] [] [] [((0,0),(1,0))]
DISCARD 20708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20709 [(0,0)] HALF_D_PLUS_2 [20707] [] [] [] []
IDLE 20710 [(0,0)] 178 [] [] [] [] []
INJECT_T 20711 [(0,1)] D [] [] [] [] []
MERGE 20712 [(0,1),(0,0)] D [] [20714] [] [] [((0,0),(0,1))]
DISCARD 20713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20714 [(0,0)] HALF_D_PLUS_2 [20712] [] [] [] []
IDLE 20715 [(0,0)] 103 [] [] [] [] []
INJECT_T 20716 [(1,0)] D [] [] [] [] []
MERGE 20717 [(1,0),(0,0)] D [] [20719] [] [] [((0,0),(1,0))]
DISCARD 20718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20719 [(0,0)] HALF_D_PLUS_2 [20717] [] [] [] []
IDLE 20720 [(0,0)] 175 [] [] [] [] []
INJECT_T 20721 [(0,1)] D [] [] [] [] []
MERGE 20722 [(0,1),(0,0)] D [] [20724] [] [] [((0,0),(0,1))]
DISCARD 20723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20724 [(0,0)] HALF_D_PLUS_2 [20722] [] [] [] []
IDLE 20725 [(0,0)] 8 [] [] [] [] []
INJECT_T 20726 [(1,0)] D [] [] [] [] []
MERGE 20727 [(1,0),(0,0)] D [] [20729] [] [] [((0,0),(1,0))]
DISCARD 20728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20729 [(0,0)] HALF_D_PLUS_2 [20727] [] [] [] []
IDLE 20730 [(0,0)] 76 [] [] [] [] []
INJECT_T 20731 [(0,1)] D [] [] [] [] []
MERGE 20732 [(0,1),(0,0)] D [] [20734] [] [] [((0,0),(0,1))]
DISCARD 20733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20734 [(0,0)] HALF_D_PLUS_2 [20732] [] [] [] []
IDLE 20735 [(0,0)] 76 [] [] [] [] []
INJECT_T 20736 [(1,0)] D [] [] [] [] []
MERGE 20737 [(1,0),(0,0)] D [] [20739] [] [] [((0,0),(1,0))]
DISCARD 20738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20739 [(0,0)] HALF_D_PLUS_2 [20737] [] [] [] []
IDLE 20740 [(0,0)] 19 [] [] [] [] []
INJECT_T 20741 [(0,1)] D [] [] [] [] []
MERGE 20742 [(0,1),(0,0)] D [] [20744] [] [] [((0,0),(0,1))]
DISCARD 20743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20744 [(0,0)] HALF_D_PLUS_2 [20742] [] [] [] []
IDLE 20745 [(0,0)] 158 [] [] [] [] []
INJECT_T 20746 [(1,0)] D [] [] [] [] []
MERGE 20747 [(1,0),(0,0)] D [] [20749] [] [] [((0,0),(1,0))]
DISCARD 20748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20749 [(0,0)] HALF_D_PLUS_2 [20747] [] [] [] []
IDLE 20750 [(0,0)] 68 [] [] [] [] []
INJECT_T 20751 [(0,1)] D [] [] [] [] []
MERGE 20752 [(0,1),(0,0)] D [] [20754] [] [] [((0,0),(0,1))]
DISCARD 20753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20754 [(0,0)] HALF_D_PLUS_2 [20752] [] [] [] []
IDLE 20755 [(0,0)] 4 [] [] [] [] []
INJECT_T 20756 [(1,0)] D [] [] [] [] []
MERGE 20757 [(1,0),(0,0)] D [] [20759] [] [] [((0,0),(1,0))]
DISCARD 20758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20759 [(0,0)] HALF_D_PLUS_2 [20757] [] [] [] []
IDLE 20760 [(0,0)] 37 [] [] [] [] []
INJECT_T 20761 [(0,1)] D [] [] [] [] []
MERGE 20762 [(0,1),(0,0)] D [] [20764] [] [] [((0,0),(0,1))]
DISCARD 20763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20764 [(0,0)] HALF_D_PLUS_2 [20762] [] [] [] []
IDLE 20765 [(0,0)] 166 [] [] [] [] []
INJECT_T 20766 [(1,0)] D [] [] [] [] []
MERGE 20767 [(1,0),(0,0)] D [] [20769] [] [] [((0,0),(1,0))]
DISCARD 20768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20769 [(0,0)] HALF_D_PLUS_2 [20767] [] [] [] []
IDLE 20770 [(0,0)] 149 [] [] [] [] []
INJECT_T 20771 [(0,1)] D [] [] [] [] []
MERGE 20772 [(0,1),(0,0)] D [] [20774] [] [] [((0,0),(0,1))]
DISCARD 20773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20774 [(0,0)] HALF_D_PLUS_2 [20772] [] [] [] []
IDLE 20775 [(0,0)] 93 [] [] [] [] []
INJECT_T 20776 [(1,0)] D [] [] [] [] []
MERGE 20777 [(1,0),(0,0)] D [] [20779] [] [] [((0,0),(1,0))]
DISCARD 20778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20779 [(0,0)] HALF_D_PLUS_2 [20777] [] [] [] []
IDLE 20780 [(0,0)] 128 [] [] [] [] []
INJECT_T 20781 [(0,1)] D [] [] [] [] []
MERGE 20782 [(0,1),(0,0)] D [] [20784] [] [] [((0,0),(0,1))]
DISCARD 20783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20784 [(0,0)] HALF_D_PLUS_2 [20782] [] [] [] []
IDLE 20785 [(0,0)] 127 [] [] [] [] []
INJECT_T 20786 [(1,0)] D [] [] [] [] []
MERGE 20787 [(1,0),(0,0)] D [] [20789] [] [] [((0,0),(1,0))]
DISCARD 20788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20789 [(0,0)] HALF_D_PLUS_2 [20787] [] [] [] []
IDLE 20790 [(0,0)] 101 [] [] [] [] []
INJECT_T 20791 [(0,1)] D [] [] [] [] []
MERGE 20792 [(0,1),(0,0)] D [] [20794] [] [] [((0,0),(0,1))]
DISCARD 20793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20794 [(0,0)] HALF_D_PLUS_2 [20792] [] [] [] []
IDLE 20795 [(0,0)] 153 [] [] [] [] []
INJECT_T 20796 [(1,0)] D [] [] [] [] []
MERGE 20797 [(1,0),(0,0)] D [] [20799] [] [] [((0,0),(1,0))]
DISCARD 20798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20799 [(0,0)] HALF_D_PLUS_2 [20797] [] [] [] []
IDLE 20800 [(0,0)] 3 [] [] [] [] []
INJECT_T 20801 [(0,1)] D [] [] [] [] []
MERGE 20802 [(0,1),(0,0)] D [] [20804] [] [] [((0,0),(0,1))]
DISCARD 20803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20804 [(0,0)] HALF_D_PLUS_2 [20802] [] [] [] []
IDLE 20805 [(0,0)] 159 [] [] [] [] []
INJECT_T 20806 [(1,0)] D [] [] [] [] []
MERGE 20807 [(1,0),(0,0)] D [] [20809] [] [] [((0,0),(1,0))]
DISCARD 20808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20809 [(0,0)] HALF_D_PLUS_2 [20807] [] [] [] []
IDLE 20810 [(0,0)] 194 [] [] [] [] []
INJECT_T 20811 [(0,1)] D [] [] [] [] []
MERGE 20812 [(0,1),(0,0)] D [] [20814] [] [] [((0,0),(0,1))]
DISCARD 20813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20814 [(0,0)] HALF_D_PLUS_2 [20812] [] [] [] []
IDLE 20815 [(0,0)] 108 [] [] [] [] []
INJECT_T 20816 [(1,0)] D [] [] [] [] []
MERGE 20817 [(1,0),(0,0)] D [] [20819] [] [] [((0,0),(1,0))]
DISCARD 20818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20819 [(0,0)] HALF_D_PLUS_2 [20817] [] [] [] []
IDLE 20820 [(0,0)] 2 [] [] [] [] []
INJECT_T 20821 [(0,1)] D [] [] [] [] []
MERGE 20822 [(0,1),(0,0)] D [] [20824] [] [] [((0,0),(0,1))]
DISCARD 20823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20824 [(0,0)] HALF_D_PLUS_2 [20822] [] [] [] []
IDLE 20825 [(0,0)] 161 [] [] [] [] []
INJECT_T 20826 [(1,0)] D [] [] [] [] []
MERGE 20827 [(1,0),(0,0)] D [] [20829] [] [] [((0,0),(1,0))]
DISCARD 20828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20829 [(0,0)] HALF_D_PLUS_2 [20827] [] [] [] []
IDLE 20830 [(0,0)] 106 [] [] [] [] []
INJECT_T 20831 [(0,1)] D [] [] [] [] []
MERGE 20832 [(0,1),(0,0)] D [] [20834] [] [] [((0,0),(0,1))]
DISCARD 20833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20834 [(0,0)] HALF_D_PLUS_2 [20832] [] [] [] []
IDLE 20835 [(0,0)] 15 [] [] [] [] []
INJECT_T 20836 [(1,0)] D [] [] [] [] []
MERGE 20837 [(1,0),(0,0)] D [] [20839] [] [] [((0,0),(1,0))]
DISCARD 20838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20839 [(0,0)] HALF_D_PLUS_2 [20837] [] [] [] []
IDLE 20840 [(0,0)] 86 [] [] [] [] []
INJECT_T 20841 [(0,1)] D [] [] [] [] []
MERGE 20842 [(0,1),(0,0)] D [] [20844] [] [] [((0,0),(0,1))]
DISCARD 20843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20844 [(0,0)] HALF_D_PLUS_2 [20842] [] [] [] []
IDLE 20845 [(0,0)] 12 [] [] [] [] []
INJECT_T 20846 [(1,0)] D [] [] [] [] []
MERGE 20847 [(1,0),(0,0)] D [] [20849] [] [] [((0,0),(1,0))]
DISCARD 20848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20849 [(0,0)] HALF_D_PLUS_2 [20847] [] [] [] []
IDLE 20850 [(0,0)] 52 [] [] [] [] []
INJECT_T 20851 [(0,1)] D [] [] [] [] []
MERGE 20852 [(0,1),(0,0)] D [] [20854] [] [] [((0,0),(0,1))]
DISCARD 20853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20854 [(0,0)] HALF_D_PLUS_2 [20852] [] [] [] []
IDLE 20855 [(0,0)] 120 [] [] [] [] []
INJECT_T 20856 [(1,0)] D [] [] [] [] []
MERGE 20857 [(1,0),(0,0)] D [] [20859] [] [] [((0,0),(1,0))]
DISCARD 20858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20859 [(0,0)] HALF_D_PLUS_2 [20857] [] [] [] []
IDLE 20860 [(0,0)] 178 [] [] [] [] []
INJECT_T 20861 [(0,1)] D [] [] [] [] []
MERGE 20862 [(0,1),(0,0)] D [] [20864] [] [] [((0,0),(0,1))]
DISCARD 20863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20864 [(0,0)] HALF_D_PLUS_2 [20862] [] [] [] []
IDLE 20865 [(0,0)] 199 [] [] [] [] []
INJECT_T 20866 [(1,0)] D [] [] [] [] []
MERGE 20867 [(1,0),(0,0)] D [] [20869] [] [] [((0,0),(1,0))]
DISCARD 20868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20869 [(0,0)] HALF_D_PLUS_2 [20867] [] [] [] []
IDLE 20870 [(0,0)] 68 [] [] [] [] []
INJECT_T 20871 [(0,1)] D [] [] [] [] []
MERGE 20872 [(0,1),(0,0)] D [] [20874] [] [] [((0,0),(0,1))]
DISCARD 20873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20874 [(0,0)] HALF_D_PLUS_2 [20872] [] [] [] []
IDLE 20875 [(0,0)] 69 [] [] [] [] []
INJECT_T 20876 [(1,0)] D [] [] [] [] []
MERGE 20877 [(1,0),(0,0)] D [] [20879] [] [] [((0,0),(1,0))]
DISCARD 20878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20879 [(0,0)] HALF_D_PLUS_2 [20877] [] [] [] []
IDLE 20880 [(0,0)] 113 [] [] [] [] []
INJECT_T 20881 [(0,1)] D [] [] [] [] []
MERGE 20882 [(0,1),(0,0)] D [] [20884] [] [] [((0,0),(0,1))]
DISCARD 20883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20884 [(0,0)] HALF_D_PLUS_2 [20882] [] [] [] []
IDLE 20885 [(0,0)] 146 [] [] [] [] []
INJECT_T 20886 [(1,0)] D [] [] [] [] []
MERGE 20887 [(1,0),(0,0)] D [] [20889] [] [] [((0,0),(1,0))]
DISCARD 20888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20889 [(0,0)] HALF_D_PLUS_2 [20887] [] [] [] []
IDLE 20890 [(0,0)] 26 [] [] [] [] []
INJECT_T 20891 [(0,1)] D [] [] [] [] []
MERGE 20892 [(0,1),(0,0)] D [] [20894] [] [] [((0,0),(0,1))]
DISCARD 20893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20894 [(0,0)] HALF_D_PLUS_2 [20892] [] [] [] []
IDLE 20895 [(0,0)] 76 [] [] [] [] []
INJECT_T 20896 [(1,0)] D [] [] [] [] []
MERGE 20897 [(1,0),(0,0)] D [] [20899] [] [] [((0,0),(1,0))]
DISCARD 20898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20899 [(0,0)] HALF_D_PLUS_2 [20897] [] [] [] []
IDLE 20900 [(0,0)] 10 [] [] [] [] []
INJECT_T 20901 [(0,1)] D [] [] [] [] []
MERGE 20902 [(0,1),(0,0)] D [] [20904] [] [] [((0,0),(0,1))]
DISCARD 20903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20904 [(0,0)] HALF_D_PLUS_2 [20902] [] [] [] []
IDLE 20905 [(0,0)] 138 [] [] [] [] []
INJECT_T 20906 [(1,0)] D [] [] [] [] []
MERGE 20907 [(1,0),(0,0)] D [] [20909] [] [] [((0,0),(1,0))]
DISCARD 20908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20909 [(0,0)] HALF_D_PLUS_2 [20907] [] [] [] []
IDLE 20910 [(0,0)] 168 [] [] [] [] []
INJECT_T 20911 [(0,1)] D [] [] [] [] []
MERGE 20912 [(0,1),(0,0)] D [] [20914] [] [] [((0,0),(0,1))]
DISCARD 20913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20914 [(0,0)] HALF_D_PLUS_2 [20912] [] [] [] []
IDLE 20915 [(0,0)] 120 [] [] [] [] []
INJECT_T 20916 [(1,0)] D [] [] [] [] []
MERGE 20917 [(1,0),(0,0)] D [] [20919] [] [] [((0,0),(1,0))]
DISCARD 20918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20919 [(0,0)] HALF_D_PLUS_2 [20917] [] [] [] []
IDLE 20920 [(0,0)] 25 [] [] [] [] []
INJECT_T 20921 [(0,1)] D [] [] [] [] []
MERGE 20922 [(0,1),(0,0)] D [] [20924] [] [] [((0,0),(0,1))]
DISCARD 20923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20924 [(0,0)] HALF_D_PLUS_2 [20922] [] [] [] []
IDLE 20925 [(0,0)] 88 [] [] [] [] []
INJECT_T 20926 [(1,0)] D [] [] [] [] []
MERGE 20927 [(1,0),(0,0)] D [] [20929] [] [] [((0,0),(1,0))]
DISCARD 20928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20929 [(0,0)] HALF_D_PLUS_2 [20927] [] [] [] []
IDLE 20930 [(0,0)] 27 [] [] [] [] []
INJECT_T 20931 [(0,1)] D [] [] [] [] []
MERGE 20932 [(0,1),(0,0)] D [] [20934] [] [] [((0,0),(0,1))]
DISCARD 20933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20934 [(0,0)] HALF_D_PLUS_2 [20932] [] [] [] []
IDLE 20935 [(0,0)] 132 [] [] [] [] []
INJECT_T 20936 [(1,0)] D [] [] [] [] []
MERGE 20937 [(1,0),(0,0)] D [] [20939] [] [] [((0,0),(1,0))]
DISCARD 20938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20939 [(0,0)] HALF_D_PLUS_2 [20937] [] [] [] []
IDLE 20940 [(0,0)] 132 [] [] [] [] []
INJECT_T 20941 [(0,1)] D [] [] [] [] []
MERGE 20942 [(0,1),(0,0)] D [] [20944] [] [] [((0,0),(0,1))]
DISCARD 20943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20944 [(0,0)] HALF_D_PLUS_2 [20942] [] [] [] []
IDLE 20945 [(0,0)] 75 [] [] [] [] []
INJECT_T 20946 [(1,0)] D [] [] [] [] []
MERGE 20947 [(1,0),(0,0)] D [] [20949] [] [] [((0,0),(1,0))]
DISCARD 20948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20949 [(0,0)] HALF_D_PLUS_2 [20947] [] [] [] []
IDLE 20950 [(0,0)] 43 [] [] [] [] []
INJECT_T 20951 [(0,1)] D [] [] [] [] []
MERGE 20952 [(0,1),(0,0)] D [] [20954] [] [] [((0,0),(0,1))]
DISCARD 20953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20954 [(0,0)] HALF_D_PLUS_2 [20952] [] [] [] []
IDLE 20955 [(0,0)] 21 [] [] [] [] []
INJECT_T 20956 [(1,0)] D [] [] [] [] []
MERGE 20957 [(1,0),(0,0)] D [] [20959] [] [] [((0,0),(1,0))]
DISCARD 20958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20959 [(0,0)] HALF_D_PLUS_2 [20957] [] [] [] []
IDLE 20960 [(0,0)] 156 [] [] [] [] []
INJECT_T 20961 [(0,1)] D [] [] [] [] []
MERGE 20962 [(0,1),(0,0)] D [] [20964] [] [] [((0,0),(0,1))]
DISCARD 20963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20964 [(0,0)] HALF_D_PLUS_2 [20962] [] [] [] []
IDLE 20965 [(0,0)] 45 [] [] [] [] []
INJECT_T 20966 [(1,0)] D [] [] [] [] []
MERGE 20967 [(1,0),(0,0)] D [] [20969] [] [] [((0,0),(1,0))]
DISCARD 20968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20969 [(0,0)] HALF_D_PLUS_2 [20967] [] [] [] []
IDLE 20970 [(0,0)] 15 [] [] [] [] []
INJECT_T 20971 [(0,1)] D [] [] [] [] []
MERGE 20972 [(0,1),(0,0)] D [] [20974] [] [] [((0,0),(0,1))]
DISCARD 20973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20974 [(0,0)] HALF_D_PLUS_2 [20972] [] [] [] []
IDLE 20975 [(0,0)] 168 [] [] [] [] []
INJECT_T 20976 [(1,0)] D [] [] [] [] []
MERGE 20977 [(1,0),(0,0)] D [] [20979] [] [] [((0,0),(1,0))]
DISCARD 20978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20979 [(0,0)] HALF_D_PLUS_2 [20977] [] [] [] []
IDLE 20980 [(0,0)] 6 [] [] [] [] []
INJECT_T 20981 [(0,1)] D [] [] [] [] []
MERGE 20982 [(0,1),(0,0)] D [] [20984] [] [] [((0,0),(0,1))]
DISCARD 20983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20984 [(0,0)] HALF_D_PLUS_2 [20982] [] [] [] []
IDLE 20985 [(0,0)] 110 [] [] [] [] []
INJECT_T 20986 [(1,0)] D [] [] [] [] []
MERGE 20987 [(1,0),(0,0)] D [] [20989] [] [] [((0,0),(1,0))]
DISCARD 20988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20989 [(0,0)] HALF_D_PLUS_2 [20987] [] [] [] []
IDLE 20990 [(0,0)] 76 [] [] [] [] []
INJECT_T 20991 [(0,1)] D [] [] [] [] []
MERGE 20992 [(0,1),(0,0)] D [] [20994] [] [] [((0,0),(0,1))]
DISCARD 20993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 20994 [(0,0)] HALF_D_PLUS_2 [20992] [] [] [] []
IDLE 20995 [(0,0)] 98 [] [] [] [] []
INJECT_T 20996 [(1,0)] D [] [] [] [] []
MERGE 20997 [(1,0),(0,0)] D [] [20999] [] [] [((0,0),(1,0))]
DISCARD 20998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 20999 [(0,0)] HALF_D_PLUS_2 [20997] [] [] [] []
IDLE 21000 [(0,0)] 174 [] [] [] [] []
INJECT_T 21001 [(0,1)] D [] [] [] [] []
MERGE 21002 [(0,1),(0,0)] D [] [21004] [] [] [((0,0),(0,1))]
DISCARD 21003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21004 [(0,0)] HALF_D_PLUS_2 [21002] [] [] [] []
IDLE 21005 [(0,0)] 150 [] [] [] [] []
INJECT_T 21006 [(1,0)] D [] [] [] [] []
MERGE 21007 [(1,0),(0,0)] D [] [21009] [] [] [((0,0),(1,0))]
DISCARD 21008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21009 [(0,0)] HALF_D_PLUS_2 [21007] [] [] [] []
IDLE 21010 [(0,0)] 27 [] [] [] [] []
INJECT_T 21011 [(0,1)] D [] [] [] [] []
MERGE 21012 [(0,1),(0,0)] D [] [21014] [] [] [((0,0),(0,1))]
DISCARD 21013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21014 [(0,0)] HALF_D_PLUS_2 [21012] [] [] [] []
IDLE 21015 [(0,0)] 109 [] [] [] [] []
INJECT_T 21016 [(1,0)] D [] [] [] [] []
MERGE 21017 [(1,0),(0,0)] D [] [21019] [] [] [((0,0),(1,0))]
DISCARD 21018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21019 [(0,0)] HALF_D_PLUS_2 [21017] [] [] [] []
IDLE 21020 [(0,0)] 1 [] [] [] [] []
INJECT_T 21021 [(0,1)] D [] [] [] [] []
MERGE 21022 [(0,1),(0,0)] D [] [21024] [] [] [((0,0),(0,1))]
DISCARD 21023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21024 [(0,0)] HALF_D_PLUS_2 [21022] [] [] [] []
IDLE 21025 [(0,0)] 23 [] [] [] [] []
INJECT_T 21026 [(1,0)] D [] [] [] [] []
MERGE 21027 [(1,0),(0,0)] D [] [21029] [] [] [((0,0),(1,0))]
DISCARD 21028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21029 [(0,0)] HALF_D_PLUS_2 [21027] [] [] [] []
IDLE 21030 [(0,0)] 96 [] [] [] [] []
INJECT_T 21031 [(0,1)] D [] [] [] [] []
MERGE 21032 [(0,1),(0,0)] D [] [21034] [] [] [((0,0),(0,1))]
DISCARD 21033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21034 [(0,0)] HALF_D_PLUS_2 [21032] [] [] [] []
IDLE 21035 [(0,0)] 79 [] [] [] [] []
INJECT_T 21036 [(1,0)] D [] [] [] [] []
MERGE 21037 [(1,0),(0,0)] D [] [21039] [] [] [((0,0),(1,0))]
DISCARD 21038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21039 [(0,0)] HALF_D_PLUS_2 [21037] [] [] [] []
IDLE 21040 [(0,0)] 90 [] [] [] [] []
INJECT_T 21041 [(0,1)] D [] [] [] [] []
MERGE 21042 [(0,1),(0,0)] D [] [21044] [] [] [((0,0),(0,1))]
DISCARD 21043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21044 [(0,0)] HALF_D_PLUS_2 [21042] [] [] [] []
IDLE 21045 [(0,0)] 101 [] [] [] [] []
INJECT_T 21046 [(1,0)] D [] [] [] [] []
MERGE 21047 [(1,0),(0,0)] D [] [21049] [] [] [((0,0),(1,0))]
DISCARD 21048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21049 [(0,0)] HALF_D_PLUS_2 [21047] [] [] [] []
IDLE 21050 [(0,0)] 88 [] [] [] [] []
INJECT_T 21051 [(0,1)] D [] [] [] [] []
MERGE 21052 [(0,1),(0,0)] D [] [21054] [] [] [((0,0),(0,1))]
DISCARD 21053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21054 [(0,0)] HALF_D_PLUS_2 [21052] [] [] [] []
IDLE 21055 [(0,0)] 32 [] [] [] [] []
INJECT_T 21056 [(1,0)] D [] [] [] [] []
MERGE 21057 [(1,0),(0,0)] D [] [21059] [] [] [((0,0),(1,0))]
DISCARD 21058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21059 [(0,0)] HALF_D_PLUS_2 [21057] [] [] [] []
IDLE 21060 [(0,0)] 46 [] [] [] [] []
INJECT_T 21061 [(0,1)] D [] [] [] [] []
MERGE 21062 [(0,1),(0,0)] D [] [21064] [] [] [((0,0),(0,1))]
DISCARD 21063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21064 [(0,0)] HALF_D_PLUS_2 [21062] [] [] [] []
IDLE 21065 [(0,0)] 28 [] [] [] [] []
INJECT_T 21066 [(1,0)] D [] [] [] [] []
MERGE 21067 [(1,0),(0,0)] D [] [21069] [] [] [((0,0),(1,0))]
DISCARD 21068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21069 [(0,0)] HALF_D_PLUS_2 [21067] [] [] [] []
IDLE 21070 [(0,0)] 142 [] [] [] [] []
INJECT_T 21071 [(0,1)] D [] [] [] [] []
MERGE 21072 [(0,1),(0,0)] D [] [21074] [] [] [((0,0),(0,1))]
DISCARD 21073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21074 [(0,0)] HALF_D_PLUS_2 [21072] [] [] [] []
IDLE 21075 [(0,0)] 164 [] [] [] [] []
INJECT_T 21076 [(1,0)] D [] [] [] [] []
MERGE 21077 [(1,0),(0,0)] D [] [21079] [] [] [((0,0),(1,0))]
DISCARD 21078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21079 [(0,0)] HALF_D_PLUS_2 [21077] [] [] [] []
IDLE 21080 [(0,0)] 171 [] [] [] [] []
INJECT_T 21081 [(0,1)] D [] [] [] [] []
MERGE 21082 [(0,1),(0,0)] D [] [21084] [] [] [((0,0),(0,1))]
DISCARD 21083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21084 [(0,0)] HALF_D_PLUS_2 [21082] [] [] [] []
IDLE 21085 [(0,0)] 129 [] [] [] [] []
INJECT_T 21086 [(1,0)] D [] [] [] [] []
MERGE 21087 [(1,0),(0,0)] D [] [21089] [] [] [((0,0),(1,0))]
DISCARD 21088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21089 [(0,0)] HALF_D_PLUS_2 [21087] [] [] [] []
IDLE 21090 [(0,0)] 91 [] [] [] [] []
INJECT_T 21091 [(0,1)] D [] [] [] [] []
MERGE 21092 [(0,1),(0,0)] D [] [21094] [] [] [((0,0),(0,1))]
DISCARD 21093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21094 [(0,0)] HALF_D_PLUS_2 [21092] [] [] [] []
IDLE 21095 [(0,0)] 56 [] [] [] [] []
INJECT_T 21096 [(1,0)] D [] [] [] [] []
MERGE 21097 [(1,0),(0,0)] D [] [21099] [] [] [((0,0),(1,0))]
DISCARD 21098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21099 [(0,0)] HALF_D_PLUS_2 [21097] [] [] [] []
IDLE 21100 [(0,0)] 186 [] [] [] [] []
INJECT_T 21101 [(0,1)] D [] [] [] [] []
MERGE 21102 [(0,1),(0,0)] D [] [21104] [] [] [((0,0),(0,1))]
DISCARD 21103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21104 [(0,0)] HALF_D_PLUS_2 [21102] [] [] [] []
IDLE 21105 [(0,0)] 63 [] [] [] [] []
INJECT_T 21106 [(1,0)] D [] [] [] [] []
MERGE 21107 [(1,0),(0,0)] D [] [21109] [] [] [((0,0),(1,0))]
DISCARD 21108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21109 [(0,0)] HALF_D_PLUS_2 [21107] [] [] [] []
IDLE 21110 [(0,0)] 144 [] [] [] [] []
INJECT_T 21111 [(0,1)] D [] [] [] [] []
MERGE 21112 [(0,1),(0,0)] D [] [21114] [] [] [((0,0),(0,1))]
DISCARD 21113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21114 [(0,0)] HALF_D_PLUS_2 [21112] [] [] [] []
IDLE 21115 [(0,0)] 79 [] [] [] [] []
INJECT_T 21116 [(1,0)] D [] [] [] [] []
MERGE 21117 [(1,0),(0,0)] D [] [21119] [] [] [((0,0),(1,0))]
DISCARD 21118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21119 [(0,0)] HALF_D_PLUS_2 [21117] [] [] [] []
IDLE 21120 [(0,0)] 15 [] [] [] [] []
INJECT_T 21121 [(0,1)] D [] [] [] [] []
MERGE 21122 [(0,1),(0,0)] D [] [21124] [] [] [((0,0),(0,1))]
DISCARD 21123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21124 [(0,0)] HALF_D_PLUS_2 [21122] [] [] [] []
IDLE 21125 [(0,0)] 21 [] [] [] [] []
INJECT_T 21126 [(1,0)] D [] [] [] [] []
MERGE 21127 [(1,0),(0,0)] D [] [21129] [] [] [((0,0),(1,0))]
DISCARD 21128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21129 [(0,0)] HALF_D_PLUS_2 [21127] [] [] [] []
IDLE 21130 [(0,0)] 189 [] [] [] [] []
INJECT_T 21131 [(0,1)] D [] [] [] [] []
MERGE 21132 [(0,1),(0,0)] D [] [21134] [] [] [((0,0),(0,1))]
DISCARD 21133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21134 [(0,0)] HALF_D_PLUS_2 [21132] [] [] [] []
IDLE 21135 [(0,0)] 189 [] [] [] [] []
INJECT_T 21136 [(1,0)] D [] [] [] [] []
MERGE 21137 [(1,0),(0,0)] D [] [21139] [] [] [((0,0),(1,0))]
DISCARD 21138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21139 [(0,0)] HALF_D_PLUS_2 [21137] [] [] [] []
IDLE 21140 [(0,0)] 78 [] [] [] [] []
INJECT_T 21141 [(0,1)] D [] [] [] [] []
MERGE 21142 [(0,1),(0,0)] D [] [21144] [] [] [((0,0),(0,1))]
DISCARD 21143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21144 [(0,0)] HALF_D_PLUS_2 [21142] [] [] [] []
IDLE 21145 [(0,0)] 163 [] [] [] [] []
INJECT_T 21146 [(1,0)] D [] [] [] [] []
MERGE 21147 [(1,0),(0,0)] D [] [21149] [] [] [((0,0),(1,0))]
DISCARD 21148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21149 [(0,0)] HALF_D_PLUS_2 [21147] [] [] [] []
IDLE 21150 [(0,0)] 126 [] [] [] [] []
INJECT_T 21151 [(0,1)] D [] [] [] [] []
MERGE 21152 [(0,1),(0,0)] D [] [21154] [] [] [((0,0),(0,1))]
DISCARD 21153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21154 [(0,0)] HALF_D_PLUS_2 [21152] [] [] [] []
IDLE 21155 [(0,0)] 55 [] [] [] [] []
INJECT_T 21156 [(1,0)] D [] [] [] [] []
MERGE 21157 [(1,0),(0,0)] D [] [21159] [] [] [((0,0),(1,0))]
DISCARD 21158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21159 [(0,0)] HALF_D_PLUS_2 [21157] [] [] [] []
IDLE 21160 [(0,0)] 35 [] [] [] [] []
INJECT_T 21161 [(0,1)] D [] [] [] [] []
MERGE 21162 [(0,1),(0,0)] D [] [21164] [] [] [((0,0),(0,1))]
DISCARD 21163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21164 [(0,0)] HALF_D_PLUS_2 [21162] [] [] [] []
IDLE 21165 [(0,0)] 162 [] [] [] [] []
INJECT_T 21166 [(1,0)] D [] [] [] [] []
MERGE 21167 [(1,0),(0,0)] D [] [21169] [] [] [((0,0),(1,0))]
DISCARD 21168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21169 [(0,0)] HALF_D_PLUS_2 [21167] [] [] [] []
IDLE 21170 [(0,0)] 104 [] [] [] [] []
INJECT_T 21171 [(0,1)] D [] [] [] [] []
MERGE 21172 [(0,1),(0,0)] D [] [21174] [] [] [((0,0),(0,1))]
DISCARD 21173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21174 [(0,0)] HALF_D_PLUS_2 [21172] [] [] [] []
IDLE 21175 [(0,0)] 96 [] [] [] [] []
INJECT_T 21176 [(1,0)] D [] [] [] [] []
MERGE 21177 [(1,0),(0,0)] D [] [21179] [] [] [((0,0),(1,0))]
DISCARD 21178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21179 [(0,0)] HALF_D_PLUS_2 [21177] [] [] [] []
IDLE 21180 [(0,0)] 44 [] [] [] [] []
INJECT_T 21181 [(0,1)] D [] [] [] [] []
MERGE 21182 [(0,1),(0,0)] D [] [21184] [] [] [((0,0),(0,1))]
DISCARD 21183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21184 [(0,0)] HALF_D_PLUS_2 [21182] [] [] [] []
IDLE 21185 [(0,0)] 164 [] [] [] [] []
INJECT_T 21186 [(1,0)] D [] [] [] [] []
MERGE 21187 [(1,0),(0,0)] D [] [21189] [] [] [((0,0),(1,0))]
DISCARD 21188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21189 [(0,0)] HALF_D_PLUS_2 [21187] [] [] [] []
IDLE 21190 [(0,0)] 131 [] [] [] [] []
INJECT_T 21191 [(0,1)] D [] [] [] [] []
MERGE 21192 [(0,1),(0,0)] D [] [21194] [] [] [((0,0),(0,1))]
DISCARD 21193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21194 [(0,0)] HALF_D_PLUS_2 [21192] [] [] [] []
IDLE 21195 [(0,0)] 82 [] [] [] [] []
INJECT_T 21196 [(1,0)] D [] [] [] [] []
MERGE 21197 [(1,0),(0,0)] D [] [21199] [] [] [((0,0),(1,0))]
DISCARD 21198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21199 [(0,0)] HALF_D_PLUS_2 [21197] [] [] [] []
IDLE 21200 [(0,0)] 61 [] [] [] [] []
INJECT_T 21201 [(0,1)] D [] [] [] [] []
MERGE 21202 [(0,1),(0,0)] D [] [21204] [] [] [((0,0),(0,1))]
DISCARD 21203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21204 [(0,0)] HALF_D_PLUS_2 [21202] [] [] [] []
IDLE 21205 [(0,0)] 97 [] [] [] [] []
INJECT_T 21206 [(1,0)] D [] [] [] [] []
MERGE 21207 [(1,0),(0,0)] D [] [21209] [] [] [((0,0),(1,0))]
DISCARD 21208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21209 [(0,0)] HALF_D_PLUS_2 [21207] [] [] [] []
IDLE 21210 [(0,0)] 200 [] [] [] [] []
INJECT_T 21211 [(0,1)] D [] [] [] [] []
MERGE 21212 [(0,1),(0,0)] D [] [21214] [] [] [((0,0),(0,1))]
DISCARD 21213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21214 [(0,0)] HALF_D_PLUS_2 [21212] [] [] [] []
IDLE 21215 [(0,0)] 25 [] [] [] [] []
INJECT_T 21216 [(1,0)] D [] [] [] [] []
MERGE 21217 [(1,0),(0,0)] D [] [21219] [] [] [((0,0),(1,0))]
DISCARD 21218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21219 [(0,0)] HALF_D_PLUS_2 [21217] [] [] [] []
IDLE 21220 [(0,0)] 21 [] [] [] [] []
INJECT_T 21221 [(0,1)] D [] [] [] [] []
MERGE 21222 [(0,1),(0,0)] D [] [21224] [] [] [((0,0),(0,1))]
DISCARD 21223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21224 [(0,0)] HALF_D_PLUS_2 [21222] [] [] [] []
IDLE 21225 [(0,0)] 3 [] [] [] [] []
INJECT_T 21226 [(1,0)] D [] [] [] [] []
MERGE 21227 [(1,0),(0,0)] D [] [21229] [] [] [((0,0),(1,0))]
DISCARD 21228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21229 [(0,0)] HALF_D_PLUS_2 [21227] [] [] [] []
IDLE 21230 [(0,0)] 113 [] [] [] [] []
INJECT_T 21231 [(0,1)] D [] [] [] [] []
MERGE 21232 [(0,1),(0,0)] D [] [21234] [] [] [((0,0),(0,1))]
DISCARD 21233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21234 [(0,0)] HALF_D_PLUS_2 [21232] [] [] [] []
IDLE 21235 [(0,0)] 115 [] [] [] [] []
INJECT_T 21236 [(1,0)] D [] [] [] [] []
MERGE 21237 [(1,0),(0,0)] D [] [21239] [] [] [((0,0),(1,0))]
DISCARD 21238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21239 [(0,0)] HALF_D_PLUS_2 [21237] [] [] [] []
IDLE 21240 [(0,0)] 36 [] [] [] [] []
INJECT_T 21241 [(0,1)] D [] [] [] [] []
MERGE 21242 [(0,1),(0,0)] D [] [21244] [] [] [((0,0),(0,1))]
DISCARD 21243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21244 [(0,0)] HALF_D_PLUS_2 [21242] [] [] [] []
IDLE 21245 [(0,0)] 123 [] [] [] [] []
INJECT_T 21246 [(1,0)] D [] [] [] [] []
MERGE 21247 [(1,0),(0,0)] D [] [21249] [] [] [((0,0),(1,0))]
DISCARD 21248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21249 [(0,0)] HALF_D_PLUS_2 [21247] [] [] [] []
IDLE 21250 [(0,0)] 59 [] [] [] [] []
INJECT_T 21251 [(0,1)] D [] [] [] [] []
MERGE 21252 [(0,1),(0,0)] D [] [21254] [] [] [((0,0),(0,1))]
DISCARD 21253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21254 [(0,0)] HALF_D_PLUS_2 [21252] [] [] [] []
IDLE 21255 [(0,0)] 182 [] [] [] [] []
INJECT_T 21256 [(1,0)] D [] [] [] [] []
MERGE 21257 [(1,0),(0,0)] D [] [21259] [] [] [((0,0),(1,0))]
DISCARD 21258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21259 [(0,0)] HALF_D_PLUS_2 [21257] [] [] [] []
IDLE 21260 [(0,0)] 172 [] [] [] [] []
INJECT_T 21261 [(0,1)] D [] [] [] [] []
MERGE 21262 [(0,1),(0,0)] D [] [21264] [] [] [((0,0),(0,1))]
DISCARD 21263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21264 [(0,0)] HALF_D_PLUS_2 [21262] [] [] [] []
IDLE 21265 [(0,0)] 125 [] [] [] [] []
INJECT_T 21266 [(1,0)] D [] [] [] [] []
MERGE 21267 [(1,0),(0,0)] D [] [21269] [] [] [((0,0),(1,0))]
DISCARD 21268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21269 [(0,0)] HALF_D_PLUS_2 [21267] [] [] [] []
IDLE 21270 [(0,0)] 100 [] [] [] [] []
INJECT_T 21271 [(0,1)] D [] [] [] [] []
MERGE 21272 [(0,1),(0,0)] D [] [21274] [] [] [((0,0),(0,1))]
DISCARD 21273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21274 [(0,0)] HALF_D_PLUS_2 [21272] [] [] [] []
IDLE 21275 [(0,0)] 35 [] [] [] [] []
INJECT_T 21276 [(1,0)] D [] [] [] [] []
MERGE 21277 [(1,0),(0,0)] D [] [21279] [] [] [((0,0),(1,0))]
DISCARD 21278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21279 [(0,0)] HALF_D_PLUS_2 [21277] [] [] [] []
IDLE 21280 [(0,0)] 17 [] [] [] [] []
INJECT_T 21281 [(0,1)] D [] [] [] [] []
MERGE 21282 [(0,1),(0,0)] D [] [21284] [] [] [((0,0),(0,1))]
DISCARD 21283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21284 [(0,0)] HALF_D_PLUS_2 [21282] [] [] [] []
IDLE 21285 [(0,0)] 165 [] [] [] [] []
INJECT_T 21286 [(1,0)] D [] [] [] [] []
MERGE 21287 [(1,0),(0,0)] D [] [21289] [] [] [((0,0),(1,0))]
DISCARD 21288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21289 [(0,0)] HALF_D_PLUS_2 [21287] [] [] [] []
IDLE 21290 [(0,0)] 146 [] [] [] [] []
INJECT_T 21291 [(0,1)] D [] [] [] [] []
MERGE 21292 [(0,1),(0,0)] D [] [21294] [] [] [((0,0),(0,1))]
DISCARD 21293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21294 [(0,0)] HALF_D_PLUS_2 [21292] [] [] [] []
IDLE 21295 [(0,0)] 177 [] [] [] [] []
INJECT_T 21296 [(1,0)] D [] [] [] [] []
MERGE 21297 [(1,0),(0,0)] D [] [21299] [] [] [((0,0),(1,0))]
DISCARD 21298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21299 [(0,0)] HALF_D_PLUS_2 [21297] [] [] [] []
IDLE 21300 [(0,0)] 89 [] [] [] [] []
INJECT_T 21301 [(0,1)] D [] [] [] [] []
MERGE 21302 [(0,1),(0,0)] D [] [21304] [] [] [((0,0),(0,1))]
DISCARD 21303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21304 [(0,0)] HALF_D_PLUS_2 [21302] [] [] [] []
IDLE 21305 [(0,0)] 110 [] [] [] [] []
INJECT_T 21306 [(1,0)] D [] [] [] [] []
MERGE 21307 [(1,0),(0,0)] D [] [21309] [] [] [((0,0),(1,0))]
DISCARD 21308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21309 [(0,0)] HALF_D_PLUS_2 [21307] [] [] [] []
IDLE 21310 [(0,0)] 16 [] [] [] [] []
INJECT_T 21311 [(0,1)] D [] [] [] [] []
MERGE 21312 [(0,1),(0,0)] D [] [21314] [] [] [((0,0),(0,1))]
DISCARD 21313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21314 [(0,0)] HALF_D_PLUS_2 [21312] [] [] [] []
IDLE 21315 [(0,0)] 116 [] [] [] [] []
INJECT_T 21316 [(1,0)] D [] [] [] [] []
MERGE 21317 [(1,0),(0,0)] D [] [21319] [] [] [((0,0),(1,0))]
DISCARD 21318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21319 [(0,0)] HALF_D_PLUS_2 [21317] [] [] [] []
IDLE 21320 [(0,0)] 97 [] [] [] [] []
INJECT_T 21321 [(0,1)] D [] [] [] [] []
MERGE 21322 [(0,1),(0,0)] D [] [21324] [] [] [((0,0),(0,1))]
DISCARD 21323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21324 [(0,0)] HALF_D_PLUS_2 [21322] [] [] [] []
IDLE 21325 [(0,0)] 38 [] [] [] [] []
INJECT_T 21326 [(1,0)] D [] [] [] [] []
MERGE 21327 [(1,0),(0,0)] D [] [21329] [] [] [((0,0),(1,0))]
DISCARD 21328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21329 [(0,0)] HALF_D_PLUS_2 [21327] [] [] [] []
IDLE 21330 [(0,0)] 89 [] [] [] [] []
INJECT_T 21331 [(0,1)] D [] [] [] [] []
MERGE 21332 [(0,1),(0,0)] D [] [21334] [] [] [((0,0),(0,1))]
DISCARD 21333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21334 [(0,0)] HALF_D_PLUS_2 [21332] [] [] [] []
IDLE 21335 [(0,0)] 149 [] [] [] [] []
INJECT_T 21336 [(1,0)] D [] [] [] [] []
MERGE 21337 [(1,0),(0,0)] D [] [21339] [] [] [((0,0),(1,0))]
DISCARD 21338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21339 [(0,0)] HALF_D_PLUS_2 [21337] [] [] [] []
IDLE 21340 [(0,0)] 117 [] [] [] [] []
INJECT_T 21341 [(0,1)] D [] [] [] [] []
MERGE 21342 [(0,1),(0,0)] D [] [21344] [] [] [((0,0),(0,1))]
DISCARD 21343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21344 [(0,0)] HALF_D_PLUS_2 [21342] [] [] [] []
IDLE 21345 [(0,0)] 38 [] [] [] [] []
INJECT_T 21346 [(1,0)] D [] [] [] [] []
MERGE 21347 [(1,0),(0,0)] D [] [21349] [] [] [((0,0),(1,0))]
DISCARD 21348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21349 [(0,0)] HALF_D_PLUS_2 [21347] [] [] [] []
IDLE 21350 [(0,0)] 87 [] [] [] [] []
INJECT_T 21351 [(0,1)] D [] [] [] [] []
MERGE 21352 [(0,1),(0,0)] D [] [21354] [] [] [((0,0),(0,1))]
DISCARD 21353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21354 [(0,0)] HALF_D_PLUS_2 [21352] [] [] [] []
IDLE 21355 [(0,0)] 171 [] [] [] [] []
INJECT_T 21356 [(1,0)] D [] [] [] [] []
MERGE 21357 [(1,0),(0,0)] D [] [21359] [] [] [((0,0),(1,0))]
DISCARD 21358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21359 [(0,0)] HALF_D_PLUS_2 [21357] [] [] [] []
IDLE 21360 [(0,0)] 120 [] [] [] [] []
INJECT_T 21361 [(0,1)] D [] [] [] [] []
MERGE 21362 [(0,1),(0,0)] D [] [21364] [] [] [((0,0),(0,1))]
DISCARD 21363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21364 [(0,0)] HALF_D_PLUS_2 [21362] [] [] [] []
IDLE 21365 [(0,0)] 122 [] [] [] [] []
INJECT_T 21366 [(1,0)] D [] [] [] [] []
MERGE 21367 [(1,0),(0,0)] D [] [21369] [] [] [((0,0),(1,0))]
DISCARD 21368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21369 [(0,0)] HALF_D_PLUS_2 [21367] [] [] [] []
IDLE 21370 [(0,0)] 141 [] [] [] [] []
INJECT_T 21371 [(0,1)] D [] [] [] [] []
MERGE 21372 [(0,1),(0,0)] D [] [21374] [] [] [((0,0),(0,1))]
DISCARD 21373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21374 [(0,0)] HALF_D_PLUS_2 [21372] [] [] [] []
IDLE 21375 [(0,0)] 22 [] [] [] [] []
INJECT_T 21376 [(1,0)] D [] [] [] [] []
MERGE 21377 [(1,0),(0,0)] D [] [21379] [] [] [((0,0),(1,0))]
DISCARD 21378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21379 [(0,0)] HALF_D_PLUS_2 [21377] [] [] [] []
IDLE 21380 [(0,0)] 198 [] [] [] [] []
INJECT_T 21381 [(0,1)] D [] [] [] [] []
MERGE 21382 [(0,1),(0,0)] D [] [21384] [] [] [((0,0),(0,1))]
DISCARD 21383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21384 [(0,0)] HALF_D_PLUS_2 [21382] [] [] [] []
IDLE 21385 [(0,0)] 198 [] [] [] [] []
INJECT_T 21386 [(1,0)] D [] [] [] [] []
MERGE 21387 [(1,0),(0,0)] D [] [21389] [] [] [((0,0),(1,0))]
DISCARD 21388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21389 [(0,0)] HALF_D_PLUS_2 [21387] [] [] [] []
IDLE 21390 [(0,0)] 112 [] [] [] [] []
INJECT_T 21391 [(0,1)] D [] [] [] [] []
MERGE 21392 [(0,1),(0,0)] D [] [21394] [] [] [((0,0),(0,1))]
DISCARD 21393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21394 [(0,0)] HALF_D_PLUS_2 [21392] [] [] [] []
IDLE 21395 [(0,0)] 18 [] [] [] [] []
INJECT_T 21396 [(1,0)] D [] [] [] [] []
MERGE 21397 [(1,0),(0,0)] D [] [21399] [] [] [((0,0),(1,0))]
DISCARD 21398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21399 [(0,0)] HALF_D_PLUS_2 [21397] [] [] [] []
IDLE 21400 [(0,0)] 88 [] [] [] [] []
INJECT_T 21401 [(0,1)] D [] [] [] [] []
MERGE 21402 [(0,1),(0,0)] D [] [21404] [] [] [((0,0),(0,1))]
DISCARD 21403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21404 [(0,0)] HALF_D_PLUS_2 [21402] [] [] [] []
IDLE 21405 [(0,0)] 43 [] [] [] [] []
INJECT_T 21406 [(1,0)] D [] [] [] [] []
MERGE 21407 [(1,0),(0,0)] D [] [21409] [] [] [((0,0),(1,0))]
DISCARD 21408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21409 [(0,0)] HALF_D_PLUS_2 [21407] [] [] [] []
IDLE 21410 [(0,0)] 143 [] [] [] [] []
INJECT_T 21411 [(0,1)] D [] [] [] [] []
MERGE 21412 [(0,1),(0,0)] D [] [21414] [] [] [((0,0),(0,1))]
DISCARD 21413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21414 [(0,0)] HALF_D_PLUS_2 [21412] [] [] [] []
IDLE 21415 [(0,0)] 198 [] [] [] [] []
INJECT_T 21416 [(1,0)] D [] [] [] [] []
MERGE 21417 [(1,0),(0,0)] D [] [21419] [] [] [((0,0),(1,0))]
DISCARD 21418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21419 [(0,0)] HALF_D_PLUS_2 [21417] [] [] [] []
IDLE 21420 [(0,0)] 183 [] [] [] [] []
INJECT_T 21421 [(0,1)] D [] [] [] [] []
MERGE 21422 [(0,1),(0,0)] D [] [21424] [] [] [((0,0),(0,1))]
DISCARD 21423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21424 [(0,0)] HALF_D_PLUS_2 [21422] [] [] [] []
IDLE 21425 [(0,0)] 156 [] [] [] [] []
INJECT_T 21426 [(1,0)] D [] [] [] [] []
MERGE 21427 [(1,0),(0,0)] D [] [21429] [] [] [((0,0),(1,0))]
DISCARD 21428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21429 [(0,0)] HALF_D_PLUS_2 [21427] [] [] [] []
IDLE 21430 [(0,0)] 4 [] [] [] [] []
INJECT_T 21431 [(0,1)] D [] [] [] [] []
MERGE 21432 [(0,1),(0,0)] D [] [21434] [] [] [((0,0),(0,1))]
DISCARD 21433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21434 [(0,0)] HALF_D_PLUS_2 [21432] [] [] [] []
IDLE 21435 [(0,0)] 174 [] [] [] [] []
INJECT_T 21436 [(1,0)] D [] [] [] [] []
MERGE 21437 [(1,0),(0,0)] D [] [21439] [] [] [((0,0),(1,0))]
DISCARD 21438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21439 [(0,0)] HALF_D_PLUS_2 [21437] [] [] [] []
IDLE 21440 [(0,0)] 7 [] [] [] [] []
INJECT_T 21441 [(0,1)] D [] [] [] [] []
MERGE 21442 [(0,1),(0,0)] D [] [21444] [] [] [((0,0),(0,1))]
DISCARD 21443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21444 [(0,0)] HALF_D_PLUS_2 [21442] [] [] [] []
IDLE 21445 [(0,0)] 105 [] [] [] [] []
INJECT_T 21446 [(1,0)] D [] [] [] [] []
MERGE 21447 [(1,0),(0,0)] D [] [21449] [] [] [((0,0),(1,0))]
DISCARD 21448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21449 [(0,0)] HALF_D_PLUS_2 [21447] [] [] [] []
IDLE 21450 [(0,0)] 196 [] [] [] [] []
INJECT_T 21451 [(0,1)] D [] [] [] [] []
MERGE 21452 [(0,1),(0,0)] D [] [21454] [] [] [((0,0),(0,1))]
DISCARD 21453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21454 [(0,0)] HALF_D_PLUS_2 [21452] [] [] [] []
IDLE 21455 [(0,0)] 168 [] [] [] [] []
INJECT_T 21456 [(1,0)] D [] [] [] [] []
MERGE 21457 [(1,0),(0,0)] D [] [21459] [] [] [((0,0),(1,0))]
DISCARD 21458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21459 [(0,0)] HALF_D_PLUS_2 [21457] [] [] [] []
IDLE 21460 [(0,0)] 109 [] [] [] [] []
INJECT_T 21461 [(0,1)] D [] [] [] [] []
MERGE 21462 [(0,1),(0,0)] D [] [21464] [] [] [((0,0),(0,1))]
DISCARD 21463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21464 [(0,0)] HALF_D_PLUS_2 [21462] [] [] [] []
IDLE 21465 [(0,0)] 165 [] [] [] [] []
INJECT_T 21466 [(1,0)] D [] [] [] [] []
MERGE 21467 [(1,0),(0,0)] D [] [21469] [] [] [((0,0),(1,0))]
DISCARD 21468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21469 [(0,0)] HALF_D_PLUS_2 [21467] [] [] [] []
IDLE 21470 [(0,0)] 10 [] [] [] [] []
INJECT_T 21471 [(0,1)] D [] [] [] [] []
MERGE 21472 [(0,1),(0,0)] D [] [21474] [] [] [((0,0),(0,1))]
DISCARD 21473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21474 [(0,0)] HALF_D_PLUS_2 [21472] [] [] [] []
IDLE 21475 [(0,0)] 75 [] [] [] [] []
INJECT_T 21476 [(1,0)] D [] [] [] [] []
MERGE 21477 [(1,0),(0,0)] D [] [21479] [] [] [((0,0),(1,0))]
DISCARD 21478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21479 [(0,0)] HALF_D_PLUS_2 [21477] [] [] [] []
IDLE 21480 [(0,0)] 132 [] [] [] [] []
INJECT_T 21481 [(0,1)] D [] [] [] [] []
MERGE 21482 [(0,1),(0,0)] D [] [21484] [] [] [((0,0),(0,1))]
DISCARD 21483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21484 [(0,0)] HALF_D_PLUS_2 [21482] [] [] [] []
IDLE 21485 [(0,0)] 70 [] [] [] [] []
INJECT_T 21486 [(1,0)] D [] [] [] [] []
MERGE 21487 [(1,0),(0,0)] D [] [21489] [] [] [((0,0),(1,0))]
DISCARD 21488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21489 [(0,0)] HALF_D_PLUS_2 [21487] [] [] [] []
IDLE 21490 [(0,0)] 19 [] [] [] [] []
INJECT_T 21491 [(0,1)] D [] [] [] [] []
MERGE 21492 [(0,1),(0,0)] D [] [21494] [] [] [((0,0),(0,1))]
DISCARD 21493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21494 [(0,0)] HALF_D_PLUS_2 [21492] [] [] [] []
IDLE 21495 [(0,0)] 97 [] [] [] [] []
INJECT_T 21496 [(1,0)] D [] [] [] [] []
MERGE 21497 [(1,0),(0,0)] D [] [21499] [] [] [((0,0),(1,0))]
DISCARD 21498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21499 [(0,0)] HALF_D_PLUS_2 [21497] [] [] [] []
IDLE 21500 [(0,0)] 21 [] [] [] [] []
INJECT_T 21501 [(0,1)] D [] [] [] [] []
MERGE 21502 [(0,1),(0,0)] D [] [21504] [] [] [((0,0),(0,1))]
DISCARD 21503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21504 [(0,0)] HALF_D_PLUS_2 [21502] [] [] [] []
IDLE 21505 [(0,0)] 91 [] [] [] [] []
INJECT_T 21506 [(1,0)] D [] [] [] [] []
MERGE 21507 [(1,0),(0,0)] D [] [21509] [] [] [((0,0),(1,0))]
DISCARD 21508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21509 [(0,0)] HALF_D_PLUS_2 [21507] [] [] [] []
IDLE 21510 [(0,0)] 80 [] [] [] [] []
INJECT_T 21511 [(0,1)] D [] [] [] [] []
MERGE 21512 [(0,1),(0,0)] D [] [21514] [] [] [((0,0),(0,1))]
DISCARD 21513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21514 [(0,0)] HALF_D_PLUS_2 [21512] [] [] [] []
IDLE 21515 [(0,0)] 134 [] [] [] [] []
INJECT_T 21516 [(1,0)] D [] [] [] [] []
MERGE 21517 [(1,0),(0,0)] D [] [21519] [] [] [((0,0),(1,0))]
DISCARD 21518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21519 [(0,0)] HALF_D_PLUS_2 [21517] [] [] [] []
IDLE 21520 [(0,0)] 133 [] [] [] [] []
INJECT_T 21521 [(0,1)] D [] [] [] [] []
MERGE 21522 [(0,1),(0,0)] D [] [21524] [] [] [((0,0),(0,1))]
DISCARD 21523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21524 [(0,0)] HALF_D_PLUS_2 [21522] [] [] [] []
IDLE 21525 [(0,0)] 136 [] [] [] [] []
INJECT_T 21526 [(1,0)] D [] [] [] [] []
MERGE 21527 [(1,0),(0,0)] D [] [21529] [] [] [((0,0),(1,0))]
DISCARD 21528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21529 [(0,0)] HALF_D_PLUS_2 [21527] [] [] [] []
IDLE 21530 [(0,0)] 164 [] [] [] [] []
INJECT_T 21531 [(0,1)] D [] [] [] [] []
MERGE 21532 [(0,1),(0,0)] D [] [21534] [] [] [((0,0),(0,1))]
DISCARD 21533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21534 [(0,0)] HALF_D_PLUS_2 [21532] [] [] [] []
IDLE 21535 [(0,0)] 91 [] [] [] [] []
INJECT_T 21536 [(1,0)] D [] [] [] [] []
MERGE 21537 [(1,0),(0,0)] D [] [21539] [] [] [((0,0),(1,0))]
DISCARD 21538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21539 [(0,0)] HALF_D_PLUS_2 [21537] [] [] [] []
IDLE 21540 [(0,0)] 171 [] [] [] [] []
INJECT_T 21541 [(0,1)] D [] [] [] [] []
MERGE 21542 [(0,1),(0,0)] D [] [21544] [] [] [((0,0),(0,1))]
DISCARD 21543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21544 [(0,0)] HALF_D_PLUS_2 [21542] [] [] [] []
IDLE 21545 [(0,0)] 10 [] [] [] [] []
INJECT_T 21546 [(1,0)] D [] [] [] [] []
MERGE 21547 [(1,0),(0,0)] D [] [21549] [] [] [((0,0),(1,0))]
DISCARD 21548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21549 [(0,0)] HALF_D_PLUS_2 [21547] [] [] [] []
IDLE 21550 [(0,0)] 77 [] [] [] [] []
INJECT_T 21551 [(0,1)] D [] [] [] [] []
MERGE 21552 [(0,1),(0,0)] D [] [21554] [] [] [((0,0),(0,1))]
DISCARD 21553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21554 [(0,0)] HALF_D_PLUS_2 [21552] [] [] [] []
IDLE 21555 [(0,0)] 68 [] [] [] [] []
INJECT_T 21556 [(1,0)] D [] [] [] [] []
MERGE 21557 [(1,0),(0,0)] D [] [21559] [] [] [((0,0),(1,0))]
DISCARD 21558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21559 [(0,0)] HALF_D_PLUS_2 [21557] [] [] [] []
IDLE 21560 [(0,0)] 197 [] [] [] [] []
INJECT_T 21561 [(0,1)] D [] [] [] [] []
MERGE 21562 [(0,1),(0,0)] D [] [21564] [] [] [((0,0),(0,1))]
DISCARD 21563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21564 [(0,0)] HALF_D_PLUS_2 [21562] [] [] [] []
IDLE 21565 [(0,0)] 7 [] [] [] [] []
INJECT_T 21566 [(1,0)] D [] [] [] [] []
MERGE 21567 [(1,0),(0,0)] D [] [21569] [] [] [((0,0),(1,0))]
DISCARD 21568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21569 [(0,0)] HALF_D_PLUS_2 [21567] [] [] [] []
IDLE 21570 [(0,0)] 28 [] [] [] [] []
INJECT_T 21571 [(0,1)] D [] [] [] [] []
MERGE 21572 [(0,1),(0,0)] D [] [21574] [] [] [((0,0),(0,1))]
DISCARD 21573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21574 [(0,0)] HALF_D_PLUS_2 [21572] [] [] [] []
IDLE 21575 [(0,0)] 103 [] [] [] [] []
INJECT_T 21576 [(1,0)] D [] [] [] [] []
MERGE 21577 [(1,0),(0,0)] D [] [21579] [] [] [((0,0),(1,0))]
DISCARD 21578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21579 [(0,0)] HALF_D_PLUS_2 [21577] [] [] [] []
IDLE 21580 [(0,0)] 134 [] [] [] [] []
INJECT_T 21581 [(0,1)] D [] [] [] [] []
MERGE 21582 [(0,1),(0,0)] D [] [21584] [] [] [((0,0),(0,1))]
DISCARD 21583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21584 [(0,0)] HALF_D_PLUS_2 [21582] [] [] [] []
IDLE 21585 [(0,0)] 9 [] [] [] [] []
INJECT_T 21586 [(1,0)] D [] [] [] [] []
MERGE 21587 [(1,0),(0,0)] D [] [21589] [] [] [((0,0),(1,0))]
DISCARD 21588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21589 [(0,0)] HALF_D_PLUS_2 [21587] [] [] [] []
IDLE 21590 [(0,0)] 46 [] [] [] [] []
INJECT_T 21591 [(0,1)] D [] [] [] [] []
MERGE 21592 [(0,1),(0,0)] D [] [21594] [] [] [((0,0),(0,1))]
DISCARD 21593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21594 [(0,0)] HALF_D_PLUS_2 [21592] [] [] [] []
IDLE 21595 [(0,0)] 5 [] [] [] [] []
INJECT_T 21596 [(1,0)] D [] [] [] [] []
MERGE 21597 [(1,0),(0,0)] D [] [21599] [] [] [((0,0),(1,0))]
DISCARD 21598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21599 [(0,0)] HALF_D_PLUS_2 [21597] [] [] [] []
IDLE 21600 [(0,0)] 142 [] [] [] [] []
INJECT_T 21601 [(0,1)] D [] [] [] [] []
MERGE 21602 [(0,1),(0,0)] D [] [21604] [] [] [((0,0),(0,1))]
DISCARD 21603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21604 [(0,0)] HALF_D_PLUS_2 [21602] [] [] [] []
IDLE 21605 [(0,0)] 80 [] [] [] [] []
INJECT_T 21606 [(1,0)] D [] [] [] [] []
MERGE 21607 [(1,0),(0,0)] D [] [21609] [] [] [((0,0),(1,0))]
DISCARD 21608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21609 [(0,0)] HALF_D_PLUS_2 [21607] [] [] [] []
IDLE 21610 [(0,0)] 94 [] [] [] [] []
INJECT_T 21611 [(0,1)] D [] [] [] [] []
MERGE 21612 [(0,1),(0,0)] D [] [21614] [] [] [((0,0),(0,1))]
DISCARD 21613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21614 [(0,0)] HALF_D_PLUS_2 [21612] [] [] [] []
IDLE 21615 [(0,0)] 140 [] [] [] [] []
INJECT_T 21616 [(1,0)] D [] [] [] [] []
MERGE 21617 [(1,0),(0,0)] D [] [21619] [] [] [((0,0),(1,0))]
DISCARD 21618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21619 [(0,0)] HALF_D_PLUS_2 [21617] [] [] [] []
IDLE 21620 [(0,0)] 6 [] [] [] [] []
INJECT_T 21621 [(0,1)] D [] [] [] [] []
MERGE 21622 [(0,1),(0,0)] D [] [21624] [] [] [((0,0),(0,1))]
DISCARD 21623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21624 [(0,0)] HALF_D_PLUS_2 [21622] [] [] [] []
IDLE 21625 [(0,0)] 94 [] [] [] [] []
INJECT_T 21626 [(1,0)] D [] [] [] [] []
MERGE 21627 [(1,0),(0,0)] D [] [21629] [] [] [((0,0),(1,0))]
DISCARD 21628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21629 [(0,0)] HALF_D_PLUS_2 [21627] [] [] [] []
IDLE 21630 [(0,0)] 8 [] [] [] [] []
INJECT_T 21631 [(0,1)] D [] [] [] [] []
MERGE 21632 [(0,1),(0,0)] D [] [21634] [] [] [((0,0),(0,1))]
DISCARD 21633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21634 [(0,0)] HALF_D_PLUS_2 [21632] [] [] [] []
IDLE 21635 [(0,0)] 112 [] [] [] [] []
INJECT_T 21636 [(1,0)] D [] [] [] [] []
MERGE 21637 [(1,0),(0,0)] D [] [21639] [] [] [((0,0),(1,0))]
DISCARD 21638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21639 [(0,0)] HALF_D_PLUS_2 [21637] [] [] [] []
IDLE 21640 [(0,0)] 59 [] [] [] [] []
INJECT_T 21641 [(0,1)] D [] [] [] [] []
MERGE 21642 [(0,1),(0,0)] D [] [21644] [] [] [((0,0),(0,1))]
DISCARD 21643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21644 [(0,0)] HALF_D_PLUS_2 [21642] [] [] [] []
IDLE 21645 [(0,0)] 102 [] [] [] [] []
INJECT_T 21646 [(1,0)] D [] [] [] [] []
MERGE 21647 [(1,0),(0,0)] D [] [21649] [] [] [((0,0),(1,0))]
DISCARD 21648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21649 [(0,0)] HALF_D_PLUS_2 [21647] [] [] [] []
IDLE 21650 [(0,0)] 19 [] [] [] [] []
INJECT_T 21651 [(0,1)] D [] [] [] [] []
MERGE 21652 [(0,1),(0,0)] D [] [21654] [] [] [((0,0),(0,1))]
DISCARD 21653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21654 [(0,0)] HALF_D_PLUS_2 [21652] [] [] [] []
IDLE 21655 [(0,0)] 25 [] [] [] [] []
INJECT_T 21656 [(1,0)] D [] [] [] [] []
MERGE 21657 [(1,0),(0,0)] D [] [21659] [] [] [((0,0),(1,0))]
DISCARD 21658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21659 [(0,0)] HALF_D_PLUS_2 [21657] [] [] [] []
IDLE 21660 [(0,0)] 138 [] [] [] [] []
INJECT_T 21661 [(0,1)] D [] [] [] [] []
MERGE 21662 [(0,1),(0,0)] D [] [21664] [] [] [((0,0),(0,1))]
DISCARD 21663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21664 [(0,0)] HALF_D_PLUS_2 [21662] [] [] [] []
IDLE 21665 [(0,0)] 180 [] [] [] [] []
INJECT_T 21666 [(1,0)] D [] [] [] [] []
MERGE 21667 [(1,0),(0,0)] D [] [21669] [] [] [((0,0),(1,0))]
DISCARD 21668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21669 [(0,0)] HALF_D_PLUS_2 [21667] [] [] [] []
IDLE 21670 [(0,0)] 92 [] [] [] [] []
INJECT_T 21671 [(0,1)] D [] [] [] [] []
MERGE 21672 [(0,1),(0,0)] D [] [21674] [] [] [((0,0),(0,1))]
DISCARD 21673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21674 [(0,0)] HALF_D_PLUS_2 [21672] [] [] [] []
IDLE 21675 [(0,0)] 36 [] [] [] [] []
INJECT_T 21676 [(1,0)] D [] [] [] [] []
MERGE 21677 [(1,0),(0,0)] D [] [21679] [] [] [((0,0),(1,0))]
DISCARD 21678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21679 [(0,0)] HALF_D_PLUS_2 [21677] [] [] [] []
IDLE 21680 [(0,0)] 129 [] [] [] [] []
INJECT_T 21681 [(0,1)] D [] [] [] [] []
MERGE 21682 [(0,1),(0,0)] D [] [21684] [] [] [((0,0),(0,1))]
DISCARD 21683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21684 [(0,0)] HALF_D_PLUS_2 [21682] [] [] [] []
IDLE 21685 [(0,0)] 193 [] [] [] [] []
INJECT_T 21686 [(1,0)] D [] [] [] [] []
MERGE 21687 [(1,0),(0,0)] D [] [21689] [] [] [((0,0),(1,0))]
DISCARD 21688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21689 [(0,0)] HALF_D_PLUS_2 [21687] [] [] [] []
IDLE 21690 [(0,0)] 133 [] [] [] [] []
INJECT_T 21691 [(0,1)] D [] [] [] [] []
MERGE 21692 [(0,1),(0,0)] D [] [21694] [] [] [((0,0),(0,1))]
DISCARD 21693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21694 [(0,0)] HALF_D_PLUS_2 [21692] [] [] [] []
IDLE 21695 [(0,0)] 6 [] [] [] [] []
INJECT_T 21696 [(1,0)] D [] [] [] [] []
MERGE 21697 [(1,0),(0,0)] D [] [21699] [] [] [((0,0),(1,0))]
DISCARD 21698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21699 [(0,0)] HALF_D_PLUS_2 [21697] [] [] [] []
IDLE 21700 [(0,0)] 9 [] [] [] [] []
INJECT_T 21701 [(0,1)] D [] [] [] [] []
MERGE 21702 [(0,1),(0,0)] D [] [21704] [] [] [((0,0),(0,1))]
DISCARD 21703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21704 [(0,0)] HALF_D_PLUS_2 [21702] [] [] [] []
IDLE 21705 [(0,0)] 119 [] [] [] [] []
INJECT_T 21706 [(1,0)] D [] [] [] [] []
MERGE 21707 [(1,0),(0,0)] D [] [21709] [] [] [((0,0),(1,0))]
DISCARD 21708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21709 [(0,0)] HALF_D_PLUS_2 [21707] [] [] [] []
IDLE 21710 [(0,0)] 83 [] [] [] [] []
INJECT_T 21711 [(0,1)] D [] [] [] [] []
MERGE 21712 [(0,1),(0,0)] D [] [21714] [] [] [((0,0),(0,1))]
DISCARD 21713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21714 [(0,0)] HALF_D_PLUS_2 [21712] [] [] [] []
IDLE 21715 [(0,0)] 38 [] [] [] [] []
INJECT_T 21716 [(1,0)] D [] [] [] [] []
MERGE 21717 [(1,0),(0,0)] D [] [21719] [] [] [((0,0),(1,0))]
DISCARD 21718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21719 [(0,0)] HALF_D_PLUS_2 [21717] [] [] [] []
IDLE 21720 [(0,0)] 137 [] [] [] [] []
INJECT_T 21721 [(0,1)] D [] [] [] [] []
MERGE 21722 [(0,1),(0,0)] D [] [21724] [] [] [((0,0),(0,1))]
DISCARD 21723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21724 [(0,0)] HALF_D_PLUS_2 [21722] [] [] [] []
IDLE 21725 [(0,0)] 7 [] [] [] [] []
INJECT_T 21726 [(1,0)] D [] [] [] [] []
MERGE 21727 [(1,0),(0,0)] D [] [21729] [] [] [((0,0),(1,0))]
DISCARD 21728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21729 [(0,0)] HALF_D_PLUS_2 [21727] [] [] [] []
IDLE 21730 [(0,0)] 181 [] [] [] [] []
INJECT_T 21731 [(0,1)] D [] [] [] [] []
MERGE 21732 [(0,1),(0,0)] D [] [21734] [] [] [((0,0),(0,1))]
DISCARD 21733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21734 [(0,0)] HALF_D_PLUS_2 [21732] [] [] [] []
IDLE 21735 [(0,0)] 3 [] [] [] [] []
INJECT_T 21736 [(1,0)] D [] [] [] [] []
MERGE 21737 [(1,0),(0,0)] D [] [21739] [] [] [((0,0),(1,0))]
DISCARD 21738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21739 [(0,0)] HALF_D_PLUS_2 [21737] [] [] [] []
IDLE 21740 [(0,0)] 190 [] [] [] [] []
INJECT_T 21741 [(0,1)] D [] [] [] [] []
MERGE 21742 [(0,1),(0,0)] D [] [21744] [] [] [((0,0),(0,1))]
DISCARD 21743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21744 [(0,0)] HALF_D_PLUS_2 [21742] [] [] [] []
IDLE 21745 [(0,0)] 164 [] [] [] [] []
INJECT_T 21746 [(1,0)] D [] [] [] [] []
MERGE 21747 [(1,0),(0,0)] D [] [21749] [] [] [((0,0),(1,0))]
DISCARD 21748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21749 [(0,0)] HALF_D_PLUS_2 [21747] [] [] [] []
IDLE 21750 [(0,0)] 76 [] [] [] [] []
INJECT_T 21751 [(0,1)] D [] [] [] [] []
MERGE 21752 [(0,1),(0,0)] D [] [21754] [] [] [((0,0),(0,1))]
DISCARD 21753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21754 [(0,0)] HALF_D_PLUS_2 [21752] [] [] [] []
IDLE 21755 [(0,0)] 28 [] [] [] [] []
INJECT_T 21756 [(1,0)] D [] [] [] [] []
MERGE 21757 [(1,0),(0,0)] D [] [21759] [] [] [((0,0),(1,0))]
DISCARD 21758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21759 [(0,0)] HALF_D_PLUS_2 [21757] [] [] [] []
IDLE 21760 [(0,0)] 115 [] [] [] [] []
INJECT_T 21761 [(0,1)] D [] [] [] [] []
MERGE 21762 [(0,1),(0,0)] D [] [21764] [] [] [((0,0),(0,1))]
DISCARD 21763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21764 [(0,0)] HALF_D_PLUS_2 [21762] [] [] [] []
IDLE 21765 [(0,0)] 166 [] [] [] [] []
INJECT_T 21766 [(1,0)] D [] [] [] [] []
MERGE 21767 [(1,0),(0,0)] D [] [21769] [] [] [((0,0),(1,0))]
DISCARD 21768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21769 [(0,0)] HALF_D_PLUS_2 [21767] [] [] [] []
IDLE 21770 [(0,0)] 187 [] [] [] [] []
INJECT_T 21771 [(0,1)] D [] [] [] [] []
MERGE 21772 [(0,1),(0,0)] D [] [21774] [] [] [((0,0),(0,1))]
DISCARD 21773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21774 [(0,0)] HALF_D_PLUS_2 [21772] [] [] [] []
IDLE 21775 [(0,0)] 23 [] [] [] [] []
INJECT_T 21776 [(1,0)] D [] [] [] [] []
MERGE 21777 [(1,0),(0,0)] D [] [21779] [] [] [((0,0),(1,0))]
DISCARD 21778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21779 [(0,0)] HALF_D_PLUS_2 [21777] [] [] [] []
IDLE 21780 [(0,0)] 9 [] [] [] [] []
INJECT_T 21781 [(0,1)] D [] [] [] [] []
MERGE 21782 [(0,1),(0,0)] D [] [21784] [] [] [((0,0),(0,1))]
DISCARD 21783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21784 [(0,0)] HALF_D_PLUS_2 [21782] [] [] [] []
IDLE 21785 [(0,0)] 197 [] [] [] [] []
INJECT_T 21786 [(1,0)] D [] [] [] [] []
MERGE 21787 [(1,0),(0,0)] D [] [21789] [] [] [((0,0),(1,0))]
DISCARD 21788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21789 [(0,0)] HALF_D_PLUS_2 [21787] [] [] [] []
IDLE 21790 [(0,0)] 196 [] [] [] [] []
INJECT_T 21791 [(0,1)] D [] [] [] [] []
MERGE 21792 [(0,1),(0,0)] D [] [21794] [] [] [((0,0),(0,1))]
DISCARD 21793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21794 [(0,0)] HALF_D_PLUS_2 [21792] [] [] [] []
IDLE 21795 [(0,0)] 67 [] [] [] [] []
INJECT_T 21796 [(1,0)] D [] [] [] [] []
MERGE 21797 [(1,0),(0,0)] D [] [21799] [] [] [((0,0),(1,0))]
DISCARD 21798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21799 [(0,0)] HALF_D_PLUS_2 [21797] [] [] [] []
IDLE 21800 [(0,0)] 91 [] [] [] [] []
INJECT_T 21801 [(0,1)] D [] [] [] [] []
MERGE 21802 [(0,1),(0,0)] D [] [21804] [] [] [((0,0),(0,1))]
DISCARD 21803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21804 [(0,0)] HALF_D_PLUS_2 [21802] [] [] [] []
IDLE 21805 [(0,0)] 45 [] [] [] [] []
INJECT_T 21806 [(1,0)] D [] [] [] [] []
MERGE 21807 [(1,0),(0,0)] D [] [21809] [] [] [((0,0),(1,0))]
DISCARD 21808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21809 [(0,0)] HALF_D_PLUS_2 [21807] [] [] [] []
IDLE 21810 [(0,0)] 170 [] [] [] [] []
INJECT_T 21811 [(0,1)] D [] [] [] [] []
MERGE 21812 [(0,1),(0,0)] D [] [21814] [] [] [((0,0),(0,1))]
DISCARD 21813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21814 [(0,0)] HALF_D_PLUS_2 [21812] [] [] [] []
IDLE 21815 [(0,0)] 96 [] [] [] [] []
INJECT_T 21816 [(1,0)] D [] [] [] [] []
MERGE 21817 [(1,0),(0,0)] D [] [21819] [] [] [((0,0),(1,0))]
DISCARD 21818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21819 [(0,0)] HALF_D_PLUS_2 [21817] [] [] [] []
IDLE 21820 [(0,0)] 33 [] [] [] [] []
INJECT_T 21821 [(0,1)] D [] [] [] [] []
MERGE 21822 [(0,1),(0,0)] D [] [21824] [] [] [((0,0),(0,1))]
DISCARD 21823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21824 [(0,0)] HALF_D_PLUS_2 [21822] [] [] [] []
IDLE 21825 [(0,0)] 46 [] [] [] [] []
INJECT_T 21826 [(1,0)] D [] [] [] [] []
MERGE 21827 [(1,0),(0,0)] D [] [21829] [] [] [((0,0),(1,0))]
DISCARD 21828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21829 [(0,0)] HALF_D_PLUS_2 [21827] [] [] [] []
IDLE 21830 [(0,0)] 188 [] [] [] [] []
INJECT_T 21831 [(0,1)] D [] [] [] [] []
MERGE 21832 [(0,1),(0,0)] D [] [21834] [] [] [((0,0),(0,1))]
DISCARD 21833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21834 [(0,0)] HALF_D_PLUS_2 [21832] [] [] [] []
IDLE 21835 [(0,0)] 47 [] [] [] [] []
INJECT_T 21836 [(1,0)] D [] [] [] [] []
MERGE 21837 [(1,0),(0,0)] D [] [21839] [] [] [((0,0),(1,0))]
DISCARD 21838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21839 [(0,0)] HALF_D_PLUS_2 [21837] [] [] [] []
IDLE 21840 [(0,0)] 155 [] [] [] [] []
INJECT_T 21841 [(0,1)] D [] [] [] [] []
MERGE 21842 [(0,1),(0,0)] D [] [21844] [] [] [((0,0),(0,1))]
DISCARD 21843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21844 [(0,0)] HALF_D_PLUS_2 [21842] [] [] [] []
IDLE 21845 [(0,0)] 117 [] [] [] [] []
INJECT_T 21846 [(1,0)] D [] [] [] [] []
MERGE 21847 [(1,0),(0,0)] D [] [21849] [] [] [((0,0),(1,0))]
DISCARD 21848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21849 [(0,0)] HALF_D_PLUS_2 [21847] [] [] [] []
IDLE 21850 [(0,0)] 131 [] [] [] [] []
INJECT_T 21851 [(0,1)] D [] [] [] [] []
MERGE 21852 [(0,1),(0,0)] D [] [21854] [] [] [((0,0),(0,1))]
DISCARD 21853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21854 [(0,0)] HALF_D_PLUS_2 [21852] [] [] [] []
IDLE 21855 [(0,0)] 181 [] [] [] [] []
INJECT_T 21856 [(1,0)] D [] [] [] [] []
MERGE 21857 [(1,0),(0,0)] D [] [21859] [] [] [((0,0),(1,0))]
DISCARD 21858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21859 [(0,0)] HALF_D_PLUS_2 [21857] [] [] [] []
IDLE 21860 [(0,0)] 34 [] [] [] [] []
INJECT_T 21861 [(0,1)] D [] [] [] [] []
MERGE 21862 [(0,1),(0,0)] D [] [21864] [] [] [((0,0),(0,1))]
DISCARD 21863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21864 [(0,0)] HALF_D_PLUS_2 [21862] [] [] [] []
IDLE 21865 [(0,0)] 200 [] [] [] [] []
INJECT_T 21866 [(1,0)] D [] [] [] [] []
MERGE 21867 [(1,0),(0,0)] D [] [21869] [] [] [((0,0),(1,0))]
DISCARD 21868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21869 [(0,0)] HALF_D_PLUS_2 [21867] [] [] [] []
IDLE 21870 [(0,0)] 88 [] [] [] [] []
INJECT_T 21871 [(0,1)] D [] [] [] [] []
MERGE 21872 [(0,1),(0,0)] D [] [21874] [] [] [((0,0),(0,1))]
DISCARD 21873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21874 [(0,0)] HALF_D_PLUS_2 [21872] [] [] [] []
IDLE 21875 [(0,0)] 14 [] [] [] [] []
INJECT_T 21876 [(1,0)] D [] [] [] [] []
MERGE 21877 [(1,0),(0,0)] D [] [21879] [] [] [((0,0),(1,0))]
DISCARD 21878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21879 [(0,0)] HALF_D_PLUS_2 [21877] [] [] [] []
IDLE 21880 [(0,0)] 117 [] [] [] [] []
INJECT_T 21881 [(0,1)] D [] [] [] [] []
MERGE 21882 [(0,1),(0,0)] D [] [21884] [] [] [((0,0),(0,1))]
DISCARD 21883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21884 [(0,0)] HALF_D_PLUS_2 [21882] [] [] [] []
IDLE 21885 [(0,0)] 93 [] [] [] [] []
INJECT_T 21886 [(1,0)] D [] [] [] [] []
MERGE 21887 [(1,0),(0,0)] D [] [21889] [] [] [((0,0),(1,0))]
DISCARD 21888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21889 [(0,0)] HALF_D_PLUS_2 [21887] [] [] [] []
IDLE 21890 [(0,0)] 80 [] [] [] [] []
INJECT_T 21891 [(0,1)] D [] [] [] [] []
MERGE 21892 [(0,1),(0,0)] D [] [21894] [] [] [((0,0),(0,1))]
DISCARD 21893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21894 [(0,0)] HALF_D_PLUS_2 [21892] [] [] [] []
IDLE 21895 [(0,0)] 41 [] [] [] [] []
INJECT_T 21896 [(1,0)] D [] [] [] [] []
MERGE 21897 [(1,0),(0,0)] D [] [21899] [] [] [((0,0),(1,0))]
DISCARD 21898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21899 [(0,0)] HALF_D_PLUS_2 [21897] [] [] [] []
IDLE 21900 [(0,0)] 179 [] [] [] [] []
INJECT_T 21901 [(0,1)] D [] [] [] [] []
MERGE 21902 [(0,1),(0,0)] D [] [21904] [] [] [((0,0),(0,1))]
DISCARD 21903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21904 [(0,0)] HALF_D_PLUS_2 [21902] [] [] [] []
IDLE 21905 [(0,0)] 10 [] [] [] [] []
INJECT_T 21906 [(1,0)] D [] [] [] [] []
MERGE 21907 [(1,0),(0,0)] D [] [21909] [] [] [((0,0),(1,0))]
DISCARD 21908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21909 [(0,0)] HALF_D_PLUS_2 [21907] [] [] [] []
IDLE 21910 [(0,0)] 110 [] [] [] [] []
INJECT_T 21911 [(0,1)] D [] [] [] [] []
MERGE 21912 [(0,1),(0,0)] D [] [21914] [] [] [((0,0),(0,1))]
DISCARD 21913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21914 [(0,0)] HALF_D_PLUS_2 [21912] [] [] [] []
IDLE 21915 [(0,0)] 40 [] [] [] [] []
INJECT_T 21916 [(1,0)] D [] [] [] [] []
MERGE 21917 [(1,0),(0,0)] D [] [21919] [] [] [((0,0),(1,0))]
DISCARD 21918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21919 [(0,0)] HALF_D_PLUS_2 [21917] [] [] [] []
IDLE 21920 [(0,0)] 17 [] [] [] [] []
INJECT_T 21921 [(0,1)] D [] [] [] [] []
MERGE 21922 [(0,1),(0,0)] D [] [21924] [] [] [((0,0),(0,1))]
DISCARD 21923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21924 [(0,0)] HALF_D_PLUS_2 [21922] [] [] [] []
IDLE 21925 [(0,0)] 47 [] [] [] [] []
INJECT_T 21926 [(1,0)] D [] [] [] [] []
MERGE 21927 [(1,0),(0,0)] D [] [21929] [] [] [((0,0),(1,0))]
DISCARD 21928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21929 [(0,0)] HALF_D_PLUS_2 [21927] [] [] [] []
IDLE 21930 [(0,0)] 175 [] [] [] [] []
INJECT_T 21931 [(0,1)] D [] [] [] [] []
MERGE 21932 [(0,1),(0,0)] D [] [21934] [] [] [((0,0),(0,1))]
DISCARD 21933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21934 [(0,0)] HALF_D_PLUS_2 [21932] [] [] [] []
IDLE 21935 [(0,0)] 144 [] [] [] [] []
INJECT_T 21936 [(1,0)] D [] [] [] [] []
MERGE 21937 [(1,0),(0,0)] D [] [21939] [] [] [((0,0),(1,0))]
DISCARD 21938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21939 [(0,0)] HALF_D_PLUS_2 [21937] [] [] [] []
IDLE 21940 [(0,0)] 62 [] [] [] [] []
INJECT_T 21941 [(0,1)] D [] [] [] [] []
MERGE 21942 [(0,1),(0,0)] D [] [21944] [] [] [((0,0),(0,1))]
DISCARD 21943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21944 [(0,0)] HALF_D_PLUS_2 [21942] [] [] [] []
IDLE 21945 [(0,0)] 189 [] [] [] [] []
INJECT_T 21946 [(1,0)] D [] [] [] [] []
MERGE 21947 [(1,0),(0,0)] D [] [21949] [] [] [((0,0),(1,0))]
DISCARD 21948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21949 [(0,0)] HALF_D_PLUS_2 [21947] [] [] [] []
IDLE 21950 [(0,0)] 34 [] [] [] [] []
INJECT_T 21951 [(0,1)] D [] [] [] [] []
MERGE 21952 [(0,1),(0,0)] D [] [21954] [] [] [((0,0),(0,1))]
DISCARD 21953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21954 [(0,0)] HALF_D_PLUS_2 [21952] [] [] [] []
IDLE 21955 [(0,0)] 84 [] [] [] [] []
INJECT_T 21956 [(1,0)] D [] [] [] [] []
MERGE 21957 [(1,0),(0,0)] D [] [21959] [] [] [((0,0),(1,0))]
DISCARD 21958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21959 [(0,0)] HALF_D_PLUS_2 [21957] [] [] [] []
IDLE 21960 [(0,0)] 129 [] [] [] [] []
INJECT_T 21961 [(0,1)] D [] [] [] [] []
MERGE 21962 [(0,1),(0,0)] D [] [21964] [] [] [((0,0),(0,1))]
DISCARD 21963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21964 [(0,0)] HALF_D_PLUS_2 [21962] [] [] [] []
IDLE 21965 [(0,0)] 14 [] [] [] [] []
INJECT_T 21966 [(1,0)] D [] [] [] [] []
MERGE 21967 [(1,0),(0,0)] D [] [21969] [] [] [((0,0),(1,0))]
DISCARD 21968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21969 [(0,0)] HALF_D_PLUS_2 [21967] [] [] [] []
IDLE 21970 [(0,0)] 162 [] [] [] [] []
INJECT_T 21971 [(0,1)] D [] [] [] [] []
MERGE 21972 [(0,1),(0,0)] D [] [21974] [] [] [((0,0),(0,1))]
DISCARD 21973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21974 [(0,0)] HALF_D_PLUS_2 [21972] [] [] [] []
IDLE 21975 [(0,0)] 63 [] [] [] [] []
INJECT_T 21976 [(1,0)] D [] [] [] [] []
MERGE 21977 [(1,0),(0,0)] D [] [21979] [] [] [((0,0),(1,0))]
DISCARD 21978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21979 [(0,0)] HALF_D_PLUS_2 [21977] [] [] [] []
IDLE 21980 [(0,0)] 58 [] [] [] [] []
INJECT_T 21981 [(0,1)] D [] [] [] [] []
MERGE 21982 [(0,1),(0,0)] D [] [21984] [] [] [((0,0),(0,1))]
DISCARD 21983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21984 [(0,0)] HALF_D_PLUS_2 [21982] [] [] [] []
IDLE 21985 [(0,0)] 80 [] [] [] [] []
INJECT_T 21986 [(1,0)] D [] [] [] [] []
MERGE 21987 [(1,0),(0,0)] D [] [21989] [] [] [((0,0),(1,0))]
DISCARD 21988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21989 [(0,0)] HALF_D_PLUS_2 [21987] [] [] [] []
IDLE 21990 [(0,0)] 97 [] [] [] [] []
INJECT_T 21991 [(0,1)] D [] [] [] [] []
MERGE 21992 [(0,1),(0,0)] D [] [21994] [] [] [((0,0),(0,1))]
DISCARD 21993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 21994 [(0,0)] HALF_D_PLUS_2 [21992] [] [] [] []
IDLE 21995 [(0,0)] 103 [] [] [] [] []
INJECT_T 21996 [(1,0)] D [] [] [] [] []
MERGE 21997 [(1,0),(0,0)] D [] [21999] [] [] [((0,0),(1,0))]
DISCARD 21998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 21999 [(0,0)] HALF_D_PLUS_2 [21997] [] [] [] []
IDLE 22000 [(0,0)] 194 [] [] [] [] []
INJECT_T 22001 [(0,1)] D [] [] [] [] []
MERGE 22002 [(0,1),(0,0)] D [] [22004] [] [] [((0,0),(0,1))]
DISCARD 22003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22004 [(0,0)] HALF_D_PLUS_2 [22002] [] [] [] []
IDLE 22005 [(0,0)] 1 [] [] [] [] []
INJECT_T 22006 [(1,0)] D [] [] [] [] []
MERGE 22007 [(1,0),(0,0)] D [] [22009] [] [] [((0,0),(1,0))]
DISCARD 22008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22009 [(0,0)] HALF_D_PLUS_2 [22007] [] [] [] []
IDLE 22010 [(0,0)] 88 [] [] [] [] []
INJECT_T 22011 [(0,1)] D [] [] [] [] []
MERGE 22012 [(0,1),(0,0)] D [] [22014] [] [] [((0,0),(0,1))]
DISCARD 22013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22014 [(0,0)] HALF_D_PLUS_2 [22012] [] [] [] []
IDLE 22015 [(0,0)] 130 [] [] [] [] []
INJECT_T 22016 [(1,0)] D [] [] [] [] []
MERGE 22017 [(1,0),(0,0)] D [] [22019] [] [] [((0,0),(1,0))]
DISCARD 22018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22019 [(0,0)] HALF_D_PLUS_2 [22017] [] [] [] []
IDLE 22020 [(0,0)] 74 [] [] [] [] []
INJECT_T 22021 [(0,1)] D [] [] [] [] []
MERGE 22022 [(0,1),(0,0)] D [] [22024] [] [] [((0,0),(0,1))]
DISCARD 22023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22024 [(0,0)] HALF_D_PLUS_2 [22022] [] [] [] []
IDLE 22025 [(0,0)] 63 [] [] [] [] []
INJECT_T 22026 [(1,0)] D [] [] [] [] []
MERGE 22027 [(1,0),(0,0)] D [] [22029] [] [] [((0,0),(1,0))]
DISCARD 22028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22029 [(0,0)] HALF_D_PLUS_2 [22027] [] [] [] []
IDLE 22030 [(0,0)] 110 [] [] [] [] []
INJECT_T 22031 [(0,1)] D [] [] [] [] []
MERGE 22032 [(0,1),(0,0)] D [] [22034] [] [] [((0,0),(0,1))]
DISCARD 22033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22034 [(0,0)] HALF_D_PLUS_2 [22032] [] [] [] []
IDLE 22035 [(0,0)] 107 [] [] [] [] []
INJECT_T 22036 [(1,0)] D [] [] [] [] []
MERGE 22037 [(1,0),(0,0)] D [] [22039] [] [] [((0,0),(1,0))]
DISCARD 22038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22039 [(0,0)] HALF_D_PLUS_2 [22037] [] [] [] []
IDLE 22040 [(0,0)] 142 [] [] [] [] []
INJECT_T 22041 [(0,1)] D [] [] [] [] []
MERGE 22042 [(0,1),(0,0)] D [] [22044] [] [] [((0,0),(0,1))]
DISCARD 22043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22044 [(0,0)] HALF_D_PLUS_2 [22042] [] [] [] []
IDLE 22045 [(0,0)] 102 [] [] [] [] []
INJECT_T 22046 [(1,0)] D [] [] [] [] []
MERGE 22047 [(1,0),(0,0)] D [] [22049] [] [] [((0,0),(1,0))]
DISCARD 22048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22049 [(0,0)] HALF_D_PLUS_2 [22047] [] [] [] []
IDLE 22050 [(0,0)] 129 [] [] [] [] []
INJECT_T 22051 [(0,1)] D [] [] [] [] []
MERGE 22052 [(0,1),(0,0)] D [] [22054] [] [] [((0,0),(0,1))]
DISCARD 22053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22054 [(0,0)] HALF_D_PLUS_2 [22052] [] [] [] []
IDLE 22055 [(0,0)] 32 [] [] [] [] []
INJECT_T 22056 [(1,0)] D [] [] [] [] []
MERGE 22057 [(1,0),(0,0)] D [] [22059] [] [] [((0,0),(1,0))]
DISCARD 22058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22059 [(0,0)] HALF_D_PLUS_2 [22057] [] [] [] []
IDLE 22060 [(0,0)] 6 [] [] [] [] []
INJECT_T 22061 [(0,1)] D [] [] [] [] []
MERGE 22062 [(0,1),(0,0)] D [] [22064] [] [] [((0,0),(0,1))]
DISCARD 22063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22064 [(0,0)] HALF_D_PLUS_2 [22062] [] [] [] []
IDLE 22065 [(0,0)] 36 [] [] [] [] []
INJECT_T 22066 [(1,0)] D [] [] [] [] []
MERGE 22067 [(1,0),(0,0)] D [] [22069] [] [] [((0,0),(1,0))]
DISCARD 22068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22069 [(0,0)] HALF_D_PLUS_2 [22067] [] [] [] []
IDLE 22070 [(0,0)] 188 [] [] [] [] []
INJECT_T 22071 [(0,1)] D [] [] [] [] []
MERGE 22072 [(0,1),(0,0)] D [] [22074] [] [] [((0,0),(0,1))]
DISCARD 22073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22074 [(0,0)] HALF_D_PLUS_2 [22072] [] [] [] []
IDLE 22075 [(0,0)] 168 [] [] [] [] []
INJECT_T 22076 [(1,0)] D [] [] [] [] []
MERGE 22077 [(1,0),(0,0)] D [] [22079] [] [] [((0,0),(1,0))]
DISCARD 22078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22079 [(0,0)] HALF_D_PLUS_2 [22077] [] [] [] []
IDLE 22080 [(0,0)] 92 [] [] [] [] []
INJECT_T 22081 [(0,1)] D [] [] [] [] []
MERGE 22082 [(0,1),(0,0)] D [] [22084] [] [] [((0,0),(0,1))]
DISCARD 22083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22084 [(0,0)] HALF_D_PLUS_2 [22082] [] [] [] []
IDLE 22085 [(0,0)] 172 [] [] [] [] []
INJECT_T 22086 [(1,0)] D [] [] [] [] []
MERGE 22087 [(1,0),(0,0)] D [] [22089] [] [] [((0,0),(1,0))]
DISCARD 22088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22089 [(0,0)] HALF_D_PLUS_2 [22087] [] [] [] []
IDLE 22090 [(0,0)] 141 [] [] [] [] []
INJECT_T 22091 [(0,1)] D [] [] [] [] []
MERGE 22092 [(0,1),(0,0)] D [] [22094] [] [] [((0,0),(0,1))]
DISCARD 22093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22094 [(0,0)] HALF_D_PLUS_2 [22092] [] [] [] []
IDLE 22095 [(0,0)] 78 [] [] [] [] []
INJECT_T 22096 [(1,0)] D [] [] [] [] []
MERGE 22097 [(1,0),(0,0)] D [] [22099] [] [] [((0,0),(1,0))]
DISCARD 22098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22099 [(0,0)] HALF_D_PLUS_2 [22097] [] [] [] []
IDLE 22100 [(0,0)] 120 [] [] [] [] []
INJECT_T 22101 [(0,1)] D [] [] [] [] []
MERGE 22102 [(0,1),(0,0)] D [] [22104] [] [] [((0,0),(0,1))]
DISCARD 22103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22104 [(0,0)] HALF_D_PLUS_2 [22102] [] [] [] []
IDLE 22105 [(0,0)] 19 [] [] [] [] []
INJECT_T 22106 [(1,0)] D [] [] [] [] []
MERGE 22107 [(1,0),(0,0)] D [] [22109] [] [] [((0,0),(1,0))]
DISCARD 22108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22109 [(0,0)] HALF_D_PLUS_2 [22107] [] [] [] []
IDLE 22110 [(0,0)] 33 [] [] [] [] []
INJECT_T 22111 [(0,1)] D [] [] [] [] []
MERGE 22112 [(0,1),(0,0)] D [] [22114] [] [] [((0,0),(0,1))]
DISCARD 22113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22114 [(0,0)] HALF_D_PLUS_2 [22112] [] [] [] []
IDLE 22115 [(0,0)] 15 [] [] [] [] []
INJECT_T 22116 [(1,0)] D [] [] [] [] []
MERGE 22117 [(1,0),(0,0)] D [] [22119] [] [] [((0,0),(1,0))]
DISCARD 22118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22119 [(0,0)] HALF_D_PLUS_2 [22117] [] [] [] []
IDLE 22120 [(0,0)] 199 [] [] [] [] []
INJECT_T 22121 [(0,1)] D [] [] [] [] []
MERGE 22122 [(0,1),(0,0)] D [] [22124] [] [] [((0,0),(0,1))]
DISCARD 22123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22124 [(0,0)] HALF_D_PLUS_2 [22122] [] [] [] []
IDLE 22125 [(0,0)] 1 [] [] [] [] []
INJECT_T 22126 [(1,0)] D [] [] [] [] []
MERGE 22127 [(1,0),(0,0)] D [] [22129] [] [] [((0,0),(1,0))]
DISCARD 22128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22129 [(0,0)] HALF_D_PLUS_2 [22127] [] [] [] []
IDLE 22130 [(0,0)] 158 [] [] [] [] []
INJECT_T 22131 [(0,1)] D [] [] [] [] []
MERGE 22132 [(0,1),(0,0)] D [] [22134] [] [] [((0,0),(0,1))]
DISCARD 22133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22134 [(0,0)] HALF_D_PLUS_2 [22132] [] [] [] []
IDLE 22135 [(0,0)] 169 [] [] [] [] []
INJECT_T 22136 [(1,0)] D [] [] [] [] []
MERGE 22137 [(1,0),(0,0)] D [] [22139] [] [] [((0,0),(1,0))]
DISCARD 22138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22139 [(0,0)] HALF_D_PLUS_2 [22137] [] [] [] []
IDLE 22140 [(0,0)] 135 [] [] [] [] []
INJECT_T 22141 [(0,1)] D [] [] [] [] []
MERGE 22142 [(0,1),(0,0)] D [] [22144] [] [] [((0,0),(0,1))]
DISCARD 22143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22144 [(0,0)] HALF_D_PLUS_2 [22142] [] [] [] []
IDLE 22145 [(0,0)] 115 [] [] [] [] []
INJECT_T 22146 [(1,0)] D [] [] [] [] []
MERGE 22147 [(1,0),(0,0)] D [] [22149] [] [] [((0,0),(1,0))]
DISCARD 22148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22149 [(0,0)] HALF_D_PLUS_2 [22147] [] [] [] []
IDLE 22150 [(0,0)] 54 [] [] [] [] []
INJECT_T 22151 [(0,1)] D [] [] [] [] []
MERGE 22152 [(0,1),(0,0)] D [] [22154] [] [] [((0,0),(0,1))]
DISCARD 22153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22154 [(0,0)] HALF_D_PLUS_2 [22152] [] [] [] []
IDLE 22155 [(0,0)] 97 [] [] [] [] []
INJECT_T 22156 [(1,0)] D [] [] [] [] []
MERGE 22157 [(1,0),(0,0)] D [] [22159] [] [] [((0,0),(1,0))]
DISCARD 22158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22159 [(0,0)] HALF_D_PLUS_2 [22157] [] [] [] []
IDLE 22160 [(0,0)] 38 [] [] [] [] []
INJECT_T 22161 [(0,1)] D [] [] [] [] []
MERGE 22162 [(0,1),(0,0)] D [] [22164] [] [] [((0,0),(0,1))]
DISCARD 22163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22164 [(0,0)] HALF_D_PLUS_2 [22162] [] [] [] []
IDLE 22165 [(0,0)] 21 [] [] [] [] []
INJECT_T 22166 [(1,0)] D [] [] [] [] []
MERGE 22167 [(1,0),(0,0)] D [] [22169] [] [] [((0,0),(1,0))]
DISCARD 22168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22169 [(0,0)] HALF_D_PLUS_2 [22167] [] [] [] []
IDLE 22170 [(0,0)] 18 [] [] [] [] []
INJECT_T 22171 [(0,1)] D [] [] [] [] []
MERGE 22172 [(0,1),(0,0)] D [] [22174] [] [] [((0,0),(0,1))]
DISCARD 22173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22174 [(0,0)] HALF_D_PLUS_2 [22172] [] [] [] []
IDLE 22175 [(0,0)] 189 [] [] [] [] []
INJECT_T 22176 [(1,0)] D [] [] [] [] []
MERGE 22177 [(1,0),(0,0)] D [] [22179] [] [] [((0,0),(1,0))]
DISCARD 22178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22179 [(0,0)] HALF_D_PLUS_2 [22177] [] [] [] []
IDLE 22180 [(0,0)] 112 [] [] [] [] []
INJECT_T 22181 [(0,1)] D [] [] [] [] []
MERGE 22182 [(0,1),(0,0)] D [] [22184] [] [] [((0,0),(0,1))]
DISCARD 22183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22184 [(0,0)] HALF_D_PLUS_2 [22182] [] [] [] []
IDLE 22185 [(0,0)] 139 [] [] [] [] []
INJECT_T 22186 [(1,0)] D [] [] [] [] []
MERGE 22187 [(1,0),(0,0)] D [] [22189] [] [] [((0,0),(1,0))]
DISCARD 22188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22189 [(0,0)] HALF_D_PLUS_2 [22187] [] [] [] []
IDLE 22190 [(0,0)] 42 [] [] [] [] []
INJECT_T 22191 [(0,1)] D [] [] [] [] []
MERGE 22192 [(0,1),(0,0)] D [] [22194] [] [] [((0,0),(0,1))]
DISCARD 22193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22194 [(0,0)] HALF_D_PLUS_2 [22192] [] [] [] []
IDLE 22195 [(0,0)] 13 [] [] [] [] []
INJECT_T 22196 [(1,0)] D [] [] [] [] []
MERGE 22197 [(1,0),(0,0)] D [] [22199] [] [] [((0,0),(1,0))]
DISCARD 22198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22199 [(0,0)] HALF_D_PLUS_2 [22197] [] [] [] []
IDLE 22200 [(0,0)] 84 [] [] [] [] []
INJECT_T 22201 [(0,1)] D [] [] [] [] []
MERGE 22202 [(0,1),(0,0)] D [] [22204] [] [] [((0,0),(0,1))]
DISCARD 22203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22204 [(0,0)] HALF_D_PLUS_2 [22202] [] [] [] []
IDLE 22205 [(0,0)] 89 [] [] [] [] []
INJECT_T 22206 [(1,0)] D [] [] [] [] []
MERGE 22207 [(1,0),(0,0)] D [] [22209] [] [] [((0,0),(1,0))]
DISCARD 22208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22209 [(0,0)] HALF_D_PLUS_2 [22207] [] [] [] []
IDLE 22210 [(0,0)] 152 [] [] [] [] []
INJECT_T 22211 [(0,1)] D [] [] [] [] []
MERGE 22212 [(0,1),(0,0)] D [] [22214] [] [] [((0,0),(0,1))]
DISCARD 22213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22214 [(0,0)] HALF_D_PLUS_2 [22212] [] [] [] []
IDLE 22215 [(0,0)] 142 [] [] [] [] []
INJECT_T 22216 [(1,0)] D [] [] [] [] []
MERGE 22217 [(1,0),(0,0)] D [] [22219] [] [] [((0,0),(1,0))]
DISCARD 22218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22219 [(0,0)] HALF_D_PLUS_2 [22217] [] [] [] []
IDLE 22220 [(0,0)] 121 [] [] [] [] []
INJECT_T 22221 [(0,1)] D [] [] [] [] []
MERGE 22222 [(0,1),(0,0)] D [] [22224] [] [] [((0,0),(0,1))]
DISCARD 22223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22224 [(0,0)] HALF_D_PLUS_2 [22222] [] [] [] []
IDLE 22225 [(0,0)] 93 [] [] [] [] []
INJECT_T 22226 [(1,0)] D [] [] [] [] []
MERGE 22227 [(1,0),(0,0)] D [] [22229] [] [] [((0,0),(1,0))]
DISCARD 22228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22229 [(0,0)] HALF_D_PLUS_2 [22227] [] [] [] []
IDLE 22230 [(0,0)] 63 [] [] [] [] []
INJECT_T 22231 [(0,1)] D [] [] [] [] []
MERGE 22232 [(0,1),(0,0)] D [] [22234] [] [] [((0,0),(0,1))]
DISCARD 22233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22234 [(0,0)] HALF_D_PLUS_2 [22232] [] [] [] []
IDLE 22235 [(0,0)] 18 [] [] [] [] []
INJECT_T 22236 [(1,0)] D [] [] [] [] []
MERGE 22237 [(1,0),(0,0)] D [] [22239] [] [] [((0,0),(1,0))]
DISCARD 22238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22239 [(0,0)] HALF_D_PLUS_2 [22237] [] [] [] []
IDLE 22240 [(0,0)] 18 [] [] [] [] []
INJECT_T 22241 [(0,1)] D [] [] [] [] []
MERGE 22242 [(0,1),(0,0)] D [] [22244] [] [] [((0,0),(0,1))]
DISCARD 22243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22244 [(0,0)] HALF_D_PLUS_2 [22242] [] [] [] []
IDLE 22245 [(0,0)] 191 [] [] [] [] []
INJECT_T 22246 [(1,0)] D [] [] [] [] []
MERGE 22247 [(1,0),(0,0)] D [] [22249] [] [] [((0,0),(1,0))]
DISCARD 22248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22249 [(0,0)] HALF_D_PLUS_2 [22247] [] [] [] []
IDLE 22250 [(0,0)] 61 [] [] [] [] []
INJECT_T 22251 [(0,1)] D [] [] [] [] []
MERGE 22252 [(0,1),(0,0)] D [] [22254] [] [] [((0,0),(0,1))]
DISCARD 22253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22254 [(0,0)] HALF_D_PLUS_2 [22252] [] [] [] []
IDLE 22255 [(0,0)] 75 [] [] [] [] []
INJECT_T 22256 [(1,0)] D [] [] [] [] []
MERGE 22257 [(1,0),(0,0)] D [] [22259] [] [] [((0,0),(1,0))]
DISCARD 22258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22259 [(0,0)] HALF_D_PLUS_2 [22257] [] [] [] []
IDLE 22260 [(0,0)] 39 [] [] [] [] []
INJECT_T 22261 [(0,1)] D [] [] [] [] []
MERGE 22262 [(0,1),(0,0)] D [] [22264] [] [] [((0,0),(0,1))]
DISCARD 22263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22264 [(0,0)] HALF_D_PLUS_2 [22262] [] [] [] []
IDLE 22265 [(0,0)] 4 [] [] [] [] []
INJECT_T 22266 [(1,0)] D [] [] [] [] []
MERGE 22267 [(1,0),(0,0)] D [] [22269] [] [] [((0,0),(1,0))]
DISCARD 22268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22269 [(0,0)] HALF_D_PLUS_2 [22267] [] [] [] []
IDLE 22270 [(0,0)] 109 [] [] [] [] []
INJECT_T 22271 [(0,1)] D [] [] [] [] []
MERGE 22272 [(0,1),(0,0)] D [] [22274] [] [] [((0,0),(0,1))]
DISCARD 22273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22274 [(0,0)] HALF_D_PLUS_2 [22272] [] [] [] []
IDLE 22275 [(0,0)] 29 [] [] [] [] []
INJECT_T 22276 [(1,0)] D [] [] [] [] []
MERGE 22277 [(1,0),(0,0)] D [] [22279] [] [] [((0,0),(1,0))]
DISCARD 22278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22279 [(0,0)] HALF_D_PLUS_2 [22277] [] [] [] []
IDLE 22280 [(0,0)] 84 [] [] [] [] []
INJECT_T 22281 [(0,1)] D [] [] [] [] []
MERGE 22282 [(0,1),(0,0)] D [] [22284] [] [] [((0,0),(0,1))]
DISCARD 22283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22284 [(0,0)] HALF_D_PLUS_2 [22282] [] [] [] []
IDLE 22285 [(0,0)] 13 [] [] [] [] []
INJECT_T 22286 [(1,0)] D [] [] [] [] []
MERGE 22287 [(1,0),(0,0)] D [] [22289] [] [] [((0,0),(1,0))]
DISCARD 22288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22289 [(0,0)] HALF_D_PLUS_2 [22287] [] [] [] []
IDLE 22290 [(0,0)] 72 [] [] [] [] []
INJECT_T 22291 [(0,1)] D [] [] [] [] []
MERGE 22292 [(0,1),(0,0)] D [] [22294] [] [] [((0,0),(0,1))]
DISCARD 22293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22294 [(0,0)] HALF_D_PLUS_2 [22292] [] [] [] []
IDLE 22295 [(0,0)] 199 [] [] [] [] []
INJECT_T 22296 [(1,0)] D [] [] [] [] []
MERGE 22297 [(1,0),(0,0)] D [] [22299] [] [] [((0,0),(1,0))]
DISCARD 22298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22299 [(0,0)] HALF_D_PLUS_2 [22297] [] [] [] []
IDLE 22300 [(0,0)] 77 [] [] [] [] []
INJECT_T 22301 [(0,1)] D [] [] [] [] []
MERGE 22302 [(0,1),(0,0)] D [] [22304] [] [] [((0,0),(0,1))]
DISCARD 22303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22304 [(0,0)] HALF_D_PLUS_2 [22302] [] [] [] []
IDLE 22305 [(0,0)] 124 [] [] [] [] []
INJECT_T 22306 [(1,0)] D [] [] [] [] []
MERGE 22307 [(1,0),(0,0)] D [] [22309] [] [] [((0,0),(1,0))]
DISCARD 22308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22309 [(0,0)] HALF_D_PLUS_2 [22307] [] [] [] []
IDLE 22310 [(0,0)] 82 [] [] [] [] []
INJECT_T 22311 [(0,1)] D [] [] [] [] []
MERGE 22312 [(0,1),(0,0)] D [] [22314] [] [] [((0,0),(0,1))]
DISCARD 22313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22314 [(0,0)] HALF_D_PLUS_2 [22312] [] [] [] []
IDLE 22315 [(0,0)] 74 [] [] [] [] []
INJECT_T 22316 [(1,0)] D [] [] [] [] []
MERGE 22317 [(1,0),(0,0)] D [] [22319] [] [] [((0,0),(1,0))]
DISCARD 22318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22319 [(0,0)] HALF_D_PLUS_2 [22317] [] [] [] []
IDLE 22320 [(0,0)] 85 [] [] [] [] []
INJECT_T 22321 [(0,1)] D [] [] [] [] []
MERGE 22322 [(0,1),(0,0)] D [] [22324] [] [] [((0,0),(0,1))]
DISCARD 22323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22324 [(0,0)] HALF_D_PLUS_2 [22322] [] [] [] []
IDLE 22325 [(0,0)] 130 [] [] [] [] []
INJECT_T 22326 [(1,0)] D [] [] [] [] []
MERGE 22327 [(1,0),(0,0)] D [] [22329] [] [] [((0,0),(1,0))]
DISCARD 22328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22329 [(0,0)] HALF_D_PLUS_2 [22327] [] [] [] []
IDLE 22330 [(0,0)] 65 [] [] [] [] []
INJECT_T 22331 [(0,1)] D [] [] [] [] []
MERGE 22332 [(0,1),(0,0)] D [] [22334] [] [] [((0,0),(0,1))]
DISCARD 22333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22334 [(0,0)] HALF_D_PLUS_2 [22332] [] [] [] []
IDLE 22335 [(0,0)] 42 [] [] [] [] []
INJECT_T 22336 [(1,0)] D [] [] [] [] []
MERGE 22337 [(1,0),(0,0)] D [] [22339] [] [] [((0,0),(1,0))]
DISCARD 22338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22339 [(0,0)] HALF_D_PLUS_2 [22337] [] [] [] []
IDLE 22340 [(0,0)] 152 [] [] [] [] []
INJECT_T 22341 [(0,1)] D [] [] [] [] []
MERGE 22342 [(0,1),(0,0)] D [] [22344] [] [] [((0,0),(0,1))]
DISCARD 22343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22344 [(0,0)] HALF_D_PLUS_2 [22342] [] [] [] []
IDLE 22345 [(0,0)] 189 [] [] [] [] []
INJECT_T 22346 [(1,0)] D [] [] [] [] []
MERGE 22347 [(1,0),(0,0)] D [] [22349] [] [] [((0,0),(1,0))]
DISCARD 22348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22349 [(0,0)] HALF_D_PLUS_2 [22347] [] [] [] []
IDLE 22350 [(0,0)] 106 [] [] [] [] []
INJECT_T 22351 [(0,1)] D [] [] [] [] []
MERGE 22352 [(0,1),(0,0)] D [] [22354] [] [] [((0,0),(0,1))]
DISCARD 22353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22354 [(0,0)] HALF_D_PLUS_2 [22352] [] [] [] []
IDLE 22355 [(0,0)] 127 [] [] [] [] []
INJECT_T 22356 [(1,0)] D [] [] [] [] []
MERGE 22357 [(1,0),(0,0)] D [] [22359] [] [] [((0,0),(1,0))]
DISCARD 22358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22359 [(0,0)] HALF_D_PLUS_2 [22357] [] [] [] []
IDLE 22360 [(0,0)] 2 [] [] [] [] []
INJECT_T 22361 [(0,1)] D [] [] [] [] []
MERGE 22362 [(0,1),(0,0)] D [] [22364] [] [] [((0,0),(0,1))]
DISCARD 22363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22364 [(0,0)] HALF_D_PLUS_2 [22362] [] [] [] []
IDLE 22365 [(0,0)] 178 [] [] [] [] []
INJECT_T 22366 [(1,0)] D [] [] [] [] []
MERGE 22367 [(1,0),(0,0)] D [] [22369] [] [] [((0,0),(1,0))]
DISCARD 22368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22369 [(0,0)] HALF_D_PLUS_2 [22367] [] [] [] []
IDLE 22370 [(0,0)] 82 [] [] [] [] []
INJECT_T 22371 [(0,1)] D [] [] [] [] []
MERGE 22372 [(0,1),(0,0)] D [] [22374] [] [] [((0,0),(0,1))]
DISCARD 22373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22374 [(0,0)] HALF_D_PLUS_2 [22372] [] [] [] []
IDLE 22375 [(0,0)] 32 [] [] [] [] []
INJECT_T 22376 [(1,0)] D [] [] [] [] []
MERGE 22377 [(1,0),(0,0)] D [] [22379] [] [] [((0,0),(1,0))]
DISCARD 22378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22379 [(0,0)] HALF_D_PLUS_2 [22377] [] [] [] []
IDLE 22380 [(0,0)] 45 [] [] [] [] []
INJECT_T 22381 [(0,1)] D [] [] [] [] []
MERGE 22382 [(0,1),(0,0)] D [] [22384] [] [] [((0,0),(0,1))]
DISCARD 22383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22384 [(0,0)] HALF_D_PLUS_2 [22382] [] [] [] []
IDLE 22385 [(0,0)] 157 [] [] [] [] []
INJECT_T 22386 [(1,0)] D [] [] [] [] []
MERGE 22387 [(1,0),(0,0)] D [] [22389] [] [] [((0,0),(1,0))]
DISCARD 22388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22389 [(0,0)] HALF_D_PLUS_2 [22387] [] [] [] []
IDLE 22390 [(0,0)] 119 [] [] [] [] []
INJECT_T 22391 [(0,1)] D [] [] [] [] []
MERGE 22392 [(0,1),(0,0)] D [] [22394] [] [] [((0,0),(0,1))]
DISCARD 22393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22394 [(0,0)] HALF_D_PLUS_2 [22392] [] [] [] []
IDLE 22395 [(0,0)] 152 [] [] [] [] []
INJECT_T 22396 [(1,0)] D [] [] [] [] []
MERGE 22397 [(1,0),(0,0)] D [] [22399] [] [] [((0,0),(1,0))]
DISCARD 22398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22399 [(0,0)] HALF_D_PLUS_2 [22397] [] [] [] []
IDLE 22400 [(0,0)] 168 [] [] [] [] []
INJECT_T 22401 [(0,1)] D [] [] [] [] []
MERGE 22402 [(0,1),(0,0)] D [] [22404] [] [] [((0,0),(0,1))]
DISCARD 22403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22404 [(0,0)] HALF_D_PLUS_2 [22402] [] [] [] []
IDLE 22405 [(0,0)] 14 [] [] [] [] []
INJECT_T 22406 [(1,0)] D [] [] [] [] []
MERGE 22407 [(1,0),(0,0)] D [] [22409] [] [] [((0,0),(1,0))]
DISCARD 22408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22409 [(0,0)] HALF_D_PLUS_2 [22407] [] [] [] []
IDLE 22410 [(0,0)] 149 [] [] [] [] []
INJECT_T 22411 [(0,1)] D [] [] [] [] []
MERGE 22412 [(0,1),(0,0)] D [] [22414] [] [] [((0,0),(0,1))]
DISCARD 22413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22414 [(0,0)] HALF_D_PLUS_2 [22412] [] [] [] []
IDLE 22415 [(0,0)] 41 [] [] [] [] []
INJECT_T 22416 [(1,0)] D [] [] [] [] []
MERGE 22417 [(1,0),(0,0)] D [] [22419] [] [] [((0,0),(1,0))]
DISCARD 22418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22419 [(0,0)] HALF_D_PLUS_2 [22417] [] [] [] []
IDLE 22420 [(0,0)] 24 [] [] [] [] []
INJECT_T 22421 [(0,1)] D [] [] [] [] []
MERGE 22422 [(0,1),(0,0)] D [] [22424] [] [] [((0,0),(0,1))]
DISCARD 22423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22424 [(0,0)] HALF_D_PLUS_2 [22422] [] [] [] []
IDLE 22425 [(0,0)] 167 [] [] [] [] []
INJECT_T 22426 [(1,0)] D [] [] [] [] []
MERGE 22427 [(1,0),(0,0)] D [] [22429] [] [] [((0,0),(1,0))]
DISCARD 22428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22429 [(0,0)] HALF_D_PLUS_2 [22427] [] [] [] []
IDLE 22430 [(0,0)] 100 [] [] [] [] []
INJECT_T 22431 [(0,1)] D [] [] [] [] []
MERGE 22432 [(0,1),(0,0)] D [] [22434] [] [] [((0,0),(0,1))]
DISCARD 22433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22434 [(0,0)] HALF_D_PLUS_2 [22432] [] [] [] []
IDLE 22435 [(0,0)] 118 [] [] [] [] []
INJECT_T 22436 [(1,0)] D [] [] [] [] []
MERGE 22437 [(1,0),(0,0)] D [] [22439] [] [] [((0,0),(1,0))]
DISCARD 22438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22439 [(0,0)] HALF_D_PLUS_2 [22437] [] [] [] []
IDLE 22440 [(0,0)] 93 [] [] [] [] []
INJECT_T 22441 [(0,1)] D [] [] [] [] []
MERGE 22442 [(0,1),(0,0)] D [] [22444] [] [] [((0,0),(0,1))]
DISCARD 22443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22444 [(0,0)] HALF_D_PLUS_2 [22442] [] [] [] []
IDLE 22445 [(0,0)] 1 [] [] [] [] []
INJECT_T 22446 [(1,0)] D [] [] [] [] []
MERGE 22447 [(1,0),(0,0)] D [] [22449] [] [] [((0,0),(1,0))]
DISCARD 22448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22449 [(0,0)] HALF_D_PLUS_2 [22447] [] [] [] []
IDLE 22450 [(0,0)] 88 [] [] [] [] []
INJECT_T 22451 [(0,1)] D [] [] [] [] []
MERGE 22452 [(0,1),(0,0)] D [] [22454] [] [] [((0,0),(0,1))]
DISCARD 22453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22454 [(0,0)] HALF_D_PLUS_2 [22452] [] [] [] []
IDLE 22455 [(0,0)] 172 [] [] [] [] []
INJECT_T 22456 [(1,0)] D [] [] [] [] []
MERGE 22457 [(1,0),(0,0)] D [] [22459] [] [] [((0,0),(1,0))]
DISCARD 22458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22459 [(0,0)] HALF_D_PLUS_2 [22457] [] [] [] []
IDLE 22460 [(0,0)] 74 [] [] [] [] []
INJECT_T 22461 [(0,1)] D [] [] [] [] []
MERGE 22462 [(0,1),(0,0)] D [] [22464] [] [] [((0,0),(0,1))]
DISCARD 22463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22464 [(0,0)] HALF_D_PLUS_2 [22462] [] [] [] []
IDLE 22465 [(0,0)] 1 [] [] [] [] []
INJECT_T 22466 [(1,0)] D [] [] [] [] []
MERGE 22467 [(1,0),(0,0)] D [] [22469] [] [] [((0,0),(1,0))]
DISCARD 22468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22469 [(0,0)] HALF_D_PLUS_2 [22467] [] [] [] []
IDLE 22470 [(0,0)] 138 [] [] [] [] []
INJECT_T 22471 [(0,1)] D [] [] [] [] []
MERGE 22472 [(0,1),(0,0)] D [] [22474] [] [] [((0,0),(0,1))]
DISCARD 22473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22474 [(0,0)] HALF_D_PLUS_2 [22472] [] [] [] []
IDLE 22475 [(0,0)] 148 [] [] [] [] []
INJECT_T 22476 [(1,0)] D [] [] [] [] []
MERGE 22477 [(1,0),(0,0)] D [] [22479] [] [] [((0,0),(1,0))]
DISCARD 22478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22479 [(0,0)] HALF_D_PLUS_2 [22477] [] [] [] []
IDLE 22480 [(0,0)] 24 [] [] [] [] []
INJECT_T 22481 [(0,1)] D [] [] [] [] []
MERGE 22482 [(0,1),(0,0)] D [] [22484] [] [] [((0,0),(0,1))]
DISCARD 22483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22484 [(0,0)] HALF_D_PLUS_2 [22482] [] [] [] []
IDLE 22485 [(0,0)] 193 [] [] [] [] []
INJECT_T 22486 [(1,0)] D [] [] [] [] []
MERGE 22487 [(1,0),(0,0)] D [] [22489] [] [] [((0,0),(1,0))]
DISCARD 22488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22489 [(0,0)] HALF_D_PLUS_2 [22487] [] [] [] []
IDLE 22490 [(0,0)] 10 [] [] [] [] []
INJECT_T 22491 [(0,1)] D [] [] [] [] []
MERGE 22492 [(0,1),(0,0)] D [] [22494] [] [] [((0,0),(0,1))]
DISCARD 22493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22494 [(0,0)] HALF_D_PLUS_2 [22492] [] [] [] []
IDLE 22495 [(0,0)] 14 [] [] [] [] []
INJECT_T 22496 [(1,0)] D [] [] [] [] []
MERGE 22497 [(1,0),(0,0)] D [] [22499] [] [] [((0,0),(1,0))]
DISCARD 22498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22499 [(0,0)] HALF_D_PLUS_2 [22497] [] [] [] []
IDLE 22500 [(0,0)] 129 [] [] [] [] []
INJECT_T 22501 [(0,1)] D [] [] [] [] []
MERGE 22502 [(0,1),(0,0)] D [] [22504] [] [] [((0,0),(0,1))]
DISCARD 22503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22504 [(0,0)] HALF_D_PLUS_2 [22502] [] [] [] []
IDLE 22505 [(0,0)] 76 [] [] [] [] []
INJECT_T 22506 [(1,0)] D [] [] [] [] []
MERGE 22507 [(1,0),(0,0)] D [] [22509] [] [] [((0,0),(1,0))]
DISCARD 22508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22509 [(0,0)] HALF_D_PLUS_2 [22507] [] [] [] []
IDLE 22510 [(0,0)] 40 [] [] [] [] []
INJECT_T 22511 [(0,1)] D [] [] [] [] []
MERGE 22512 [(0,1),(0,0)] D [] [22514] [] [] [((0,0),(0,1))]
DISCARD 22513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22514 [(0,0)] HALF_D_PLUS_2 [22512] [] [] [] []
IDLE 22515 [(0,0)] 31 [] [] [] [] []
INJECT_T 22516 [(1,0)] D [] [] [] [] []
MERGE 22517 [(1,0),(0,0)] D [] [22519] [] [] [((0,0),(1,0))]
DISCARD 22518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22519 [(0,0)] HALF_D_PLUS_2 [22517] [] [] [] []
IDLE 22520 [(0,0)] 72 [] [] [] [] []
INJECT_T 22521 [(0,1)] D [] [] [] [] []
MERGE 22522 [(0,1),(0,0)] D [] [22524] [] [] [((0,0),(0,1))]
DISCARD 22523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22524 [(0,0)] HALF_D_PLUS_2 [22522] [] [] [] []
IDLE 22525 [(0,0)] 175 [] [] [] [] []
INJECT_T 22526 [(1,0)] D [] [] [] [] []
MERGE 22527 [(1,0),(0,0)] D [] [22529] [] [] [((0,0),(1,0))]
DISCARD 22528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22529 [(0,0)] HALF_D_PLUS_2 [22527] [] [] [] []
IDLE 22530 [(0,0)] 185 [] [] [] [] []
INJECT_T 22531 [(0,1)] D [] [] [] [] []
MERGE 22532 [(0,1),(0,0)] D [] [22534] [] [] [((0,0),(0,1))]
DISCARD 22533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22534 [(0,0)] HALF_D_PLUS_2 [22532] [] [] [] []
IDLE 22535 [(0,0)] 99 [] [] [] [] []
INJECT_T 22536 [(1,0)] D [] [] [] [] []
MERGE 22537 [(1,0),(0,0)] D [] [22539] [] [] [((0,0),(1,0))]
DISCARD 22538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22539 [(0,0)] HALF_D_PLUS_2 [22537] [] [] [] []
IDLE 22540 [(0,0)] 28 [] [] [] [] []
INJECT_T 22541 [(0,1)] D [] [] [] [] []
MERGE 22542 [(0,1),(0,0)] D [] [22544] [] [] [((0,0),(0,1))]
DISCARD 22543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22544 [(0,0)] HALF_D_PLUS_2 [22542] [] [] [] []
IDLE 22545 [(0,0)] 141 [] [] [] [] []
INJECT_T 22546 [(1,0)] D [] [] [] [] []
MERGE 22547 [(1,0),(0,0)] D [] [22549] [] [] [((0,0),(1,0))]
DISCARD 22548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22549 [(0,0)] HALF_D_PLUS_2 [22547] [] [] [] []
IDLE 22550 [(0,0)] 170 [] [] [] [] []
INJECT_T 22551 [(0,1)] D [] [] [] [] []
MERGE 22552 [(0,1),(0,0)] D [] [22554] [] [] [((0,0),(0,1))]
DISCARD 22553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22554 [(0,0)] HALF_D_PLUS_2 [22552] [] [] [] []
IDLE 22555 [(0,0)] 151 [] [] [] [] []
INJECT_T 22556 [(1,0)] D [] [] [] [] []
MERGE 22557 [(1,0),(0,0)] D [] [22559] [] [] [((0,0),(1,0))]
DISCARD 22558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22559 [(0,0)] HALF_D_PLUS_2 [22557] [] [] [] []
IDLE 22560 [(0,0)] 81 [] [] [] [] []
INJECT_T 22561 [(0,1)] D [] [] [] [] []
MERGE 22562 [(0,1),(0,0)] D [] [22564] [] [] [((0,0),(0,1))]
DISCARD 22563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22564 [(0,0)] HALF_D_PLUS_2 [22562] [] [] [] []
IDLE 22565 [(0,0)] 134 [] [] [] [] []
INJECT_T 22566 [(1,0)] D [] [] [] [] []
MERGE 22567 [(1,0),(0,0)] D [] [22569] [] [] [((0,0),(1,0))]
DISCARD 22568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22569 [(0,0)] HALF_D_PLUS_2 [22567] [] [] [] []
IDLE 22570 [(0,0)] 38 [] [] [] [] []
INJECT_T 22571 [(0,1)] D [] [] [] [] []
MERGE 22572 [(0,1),(0,0)] D [] [22574] [] [] [((0,0),(0,1))]
DISCARD 22573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22574 [(0,0)] HALF_D_PLUS_2 [22572] [] [] [] []
IDLE 22575 [(0,0)] 194 [] [] [] [] []
INJECT_T 22576 [(1,0)] D [] [] [] [] []
MERGE 22577 [(1,0),(0,0)] D [] [22579] [] [] [((0,0),(1,0))]
DISCARD 22578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22579 [(0,0)] HALF_D_PLUS_2 [22577] [] [] [] []
IDLE 22580 [(0,0)] 197 [] [] [] [] []
INJECT_T 22581 [(0,1)] D [] [] [] [] []
MERGE 22582 [(0,1),(0,0)] D [] [22584] [] [] [((0,0),(0,1))]
DISCARD 22583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22584 [(0,0)] HALF_D_PLUS_2 [22582] [] [] [] []
IDLE 22585 [(0,0)] 58 [] [] [] [] []
INJECT_T 22586 [(1,0)] D [] [] [] [] []
MERGE 22587 [(1,0),(0,0)] D [] [22589] [] [] [((0,0),(1,0))]
DISCARD 22588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22589 [(0,0)] HALF_D_PLUS_2 [22587] [] [] [] []
IDLE 22590 [(0,0)] 122 [] [] [] [] []
INJECT_T 22591 [(0,1)] D [] [] [] [] []
MERGE 22592 [(0,1),(0,0)] D [] [22594] [] [] [((0,0),(0,1))]
DISCARD 22593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22594 [(0,0)] HALF_D_PLUS_2 [22592] [] [] [] []
IDLE 22595 [(0,0)] 139 [] [] [] [] []
INJECT_T 22596 [(1,0)] D [] [] [] [] []
MERGE 22597 [(1,0),(0,0)] D [] [22599] [] [] [((0,0),(1,0))]
DISCARD 22598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22599 [(0,0)] HALF_D_PLUS_2 [22597] [] [] [] []
IDLE 22600 [(0,0)] 44 [] [] [] [] []
INJECT_T 22601 [(0,1)] D [] [] [] [] []
MERGE 22602 [(0,1),(0,0)] D [] [22604] [] [] [((0,0),(0,1))]
DISCARD 22603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22604 [(0,0)] HALF_D_PLUS_2 [22602] [] [] [] []
IDLE 22605 [(0,0)] 192 [] [] [] [] []
INJECT_T 22606 [(1,0)] D [] [] [] [] []
MERGE 22607 [(1,0),(0,0)] D [] [22609] [] [] [((0,0),(1,0))]
DISCARD 22608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22609 [(0,0)] HALF_D_PLUS_2 [22607] [] [] [] []
IDLE 22610 [(0,0)] 153 [] [] [] [] []
INJECT_T 22611 [(0,1)] D [] [] [] [] []
MERGE 22612 [(0,1),(0,0)] D [] [22614] [] [] [((0,0),(0,1))]
DISCARD 22613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22614 [(0,0)] HALF_D_PLUS_2 [22612] [] [] [] []
IDLE 22615 [(0,0)] 157 [] [] [] [] []
INJECT_T 22616 [(1,0)] D [] [] [] [] []
MERGE 22617 [(1,0),(0,0)] D [] [22619] [] [] [((0,0),(1,0))]
DISCARD 22618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22619 [(0,0)] HALF_D_PLUS_2 [22617] [] [] [] []
IDLE 22620 [(0,0)] 74 [] [] [] [] []
INJECT_T 22621 [(0,1)] D [] [] [] [] []
MERGE 22622 [(0,1),(0,0)] D [] [22624] [] [] [((0,0),(0,1))]
DISCARD 22623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22624 [(0,0)] HALF_D_PLUS_2 [22622] [] [] [] []
IDLE 22625 [(0,0)] 8 [] [] [] [] []
INJECT_T 22626 [(1,0)] D [] [] [] [] []
MERGE 22627 [(1,0),(0,0)] D [] [22629] [] [] [((0,0),(1,0))]
DISCARD 22628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22629 [(0,0)] HALF_D_PLUS_2 [22627] [] [] [] []
IDLE 22630 [(0,0)] 106 [] [] [] [] []
INJECT_T 22631 [(0,1)] D [] [] [] [] []
MERGE 22632 [(0,1),(0,0)] D [] [22634] [] [] [((0,0),(0,1))]
DISCARD 22633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22634 [(0,0)] HALF_D_PLUS_2 [22632] [] [] [] []
IDLE 22635 [(0,0)] 50 [] [] [] [] []
INJECT_T 22636 [(1,0)] D [] [] [] [] []
MERGE 22637 [(1,0),(0,0)] D [] [22639] [] [] [((0,0),(1,0))]
DISCARD 22638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22639 [(0,0)] HALF_D_PLUS_2 [22637] [] [] [] []
IDLE 22640 [(0,0)] 71 [] [] [] [] []
INJECT_T 22641 [(0,1)] D [] [] [] [] []
MERGE 22642 [(0,1),(0,0)] D [] [22644] [] [] [((0,0),(0,1))]
DISCARD 22643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22644 [(0,0)] HALF_D_PLUS_2 [22642] [] [] [] []
IDLE 22645 [(0,0)] 173 [] [] [] [] []
INJECT_T 22646 [(1,0)] D [] [] [] [] []
MERGE 22647 [(1,0),(0,0)] D [] [22649] [] [] [((0,0),(1,0))]
DISCARD 22648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22649 [(0,0)] HALF_D_PLUS_2 [22647] [] [] [] []
IDLE 22650 [(0,0)] 32 [] [] [] [] []
INJECT_T 22651 [(0,1)] D [] [] [] [] []
MERGE 22652 [(0,1),(0,0)] D [] [22654] [] [] [((0,0),(0,1))]
DISCARD 22653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22654 [(0,0)] HALF_D_PLUS_2 [22652] [] [] [] []
IDLE 22655 [(0,0)] 49 [] [] [] [] []
INJECT_T 22656 [(1,0)] D [] [] [] [] []
MERGE 22657 [(1,0),(0,0)] D [] [22659] [] [] [((0,0),(1,0))]
DISCARD 22658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22659 [(0,0)] HALF_D_PLUS_2 [22657] [] [] [] []
IDLE 22660 [(0,0)] 166 [] [] [] [] []
INJECT_T 22661 [(0,1)] D [] [] [] [] []
MERGE 22662 [(0,1),(0,0)] D [] [22664] [] [] [((0,0),(0,1))]
DISCARD 22663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22664 [(0,0)] HALF_D_PLUS_2 [22662] [] [] [] []
IDLE 22665 [(0,0)] 140 [] [] [] [] []
INJECT_T 22666 [(1,0)] D [] [] [] [] []
MERGE 22667 [(1,0),(0,0)] D [] [22669] [] [] [((0,0),(1,0))]
DISCARD 22668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22669 [(0,0)] HALF_D_PLUS_2 [22667] [] [] [] []
IDLE 22670 [(0,0)] 142 [] [] [] [] []
INJECT_T 22671 [(0,1)] D [] [] [] [] []
MERGE 22672 [(0,1),(0,0)] D [] [22674] [] [] [((0,0),(0,1))]
DISCARD 22673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22674 [(0,0)] HALF_D_PLUS_2 [22672] [] [] [] []
IDLE 22675 [(0,0)] 113 [] [] [] [] []
INJECT_T 22676 [(1,0)] D [] [] [] [] []
MERGE 22677 [(1,0),(0,0)] D [] [22679] [] [] [((0,0),(1,0))]
DISCARD 22678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22679 [(0,0)] HALF_D_PLUS_2 [22677] [] [] [] []
IDLE 22680 [(0,0)] 52 [] [] [] [] []
INJECT_T 22681 [(0,1)] D [] [] [] [] []
MERGE 22682 [(0,1),(0,0)] D [] [22684] [] [] [((0,0),(0,1))]
DISCARD 22683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22684 [(0,0)] HALF_D_PLUS_2 [22682] [] [] [] []
IDLE 22685 [(0,0)] 190 [] [] [] [] []
INJECT_T 22686 [(1,0)] D [] [] [] [] []
MERGE 22687 [(1,0),(0,0)] D [] [22689] [] [] [((0,0),(1,0))]
DISCARD 22688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22689 [(0,0)] HALF_D_PLUS_2 [22687] [] [] [] []
IDLE 22690 [(0,0)] 106 [] [] [] [] []
INJECT_T 22691 [(0,1)] D [] [] [] [] []
MERGE 22692 [(0,1),(0,0)] D [] [22694] [] [] [((0,0),(0,1))]
DISCARD 22693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22694 [(0,0)] HALF_D_PLUS_2 [22692] [] [] [] []
IDLE 22695 [(0,0)] 18 [] [] [] [] []
INJECT_T 22696 [(1,0)] D [] [] [] [] []
MERGE 22697 [(1,0),(0,0)] D [] [22699] [] [] [((0,0),(1,0))]
DISCARD 22698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22699 [(0,0)] HALF_D_PLUS_2 [22697] [] [] [] []
IDLE 22700 [(0,0)] 2 [] [] [] [] []
INJECT_T 22701 [(0,1)] D [] [] [] [] []
MERGE 22702 [(0,1),(0,0)] D [] [22704] [] [] [((0,0),(0,1))]
DISCARD 22703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22704 [(0,0)] HALF_D_PLUS_2 [22702] [] [] [] []
IDLE 22705 [(0,0)] 44 [] [] [] [] []
INJECT_T 22706 [(1,0)] D [] [] [] [] []
MERGE 22707 [(1,0),(0,0)] D [] [22709] [] [] [((0,0),(1,0))]
DISCARD 22708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22709 [(0,0)] HALF_D_PLUS_2 [22707] [] [] [] []
IDLE 22710 [(0,0)] 169 [] [] [] [] []
INJECT_T 22711 [(0,1)] D [] [] [] [] []
MERGE 22712 [(0,1),(0,0)] D [] [22714] [] [] [((0,0),(0,1))]
DISCARD 22713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22714 [(0,0)] HALF_D_PLUS_2 [22712] [] [] [] []
IDLE 22715 [(0,0)] 66 [] [] [] [] []
INJECT_T 22716 [(1,0)] D [] [] [] [] []
MERGE 22717 [(1,0),(0,0)] D [] [22719] [] [] [((0,0),(1,0))]
DISCARD 22718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22719 [(0,0)] HALF_D_PLUS_2 [22717] [] [] [] []
IDLE 22720 [(0,0)] 44 [] [] [] [] []
INJECT_T 22721 [(0,1)] D [] [] [] [] []
MERGE 22722 [(0,1),(0,0)] D [] [22724] [] [] [((0,0),(0,1))]
DISCARD 22723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22724 [(0,0)] HALF_D_PLUS_2 [22722] [] [] [] []
IDLE 22725 [(0,0)] 6 [] [] [] [] []
INJECT_T 22726 [(1,0)] D [] [] [] [] []
MERGE 22727 [(1,0),(0,0)] D [] [22729] [] [] [((0,0),(1,0))]
DISCARD 22728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22729 [(0,0)] HALF_D_PLUS_2 [22727] [] [] [] []
IDLE 22730 [(0,0)] 61 [] [] [] [] []
INJECT_T 22731 [(0,1)] D [] [] [] [] []
MERGE 22732 [(0,1),(0,0)] D [] [22734] [] [] [((0,0),(0,1))]
DISCARD 22733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22734 [(0,0)] HALF_D_PLUS_2 [22732] [] [] [] []
IDLE 22735 [(0,0)] 117 [] [] [] [] []
INJECT_T 22736 [(1,0)] D [] [] [] [] []
MERGE 22737 [(1,0),(0,0)] D [] [22739] [] [] [((0,0),(1,0))]
DISCARD 22738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22739 [(0,0)] HALF_D_PLUS_2 [22737] [] [] [] []
IDLE 22740 [(0,0)] 179 [] [] [] [] []
INJECT_T 22741 [(0,1)] D [] [] [] [] []
MERGE 22742 [(0,1),(0,0)] D [] [22744] [] [] [((0,0),(0,1))]
DISCARD 22743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22744 [(0,0)] HALF_D_PLUS_2 [22742] [] [] [] []
IDLE 22745 [(0,0)] 181 [] [] [] [] []
INJECT_T 22746 [(1,0)] D [] [] [] [] []
MERGE 22747 [(1,0),(0,0)] D [] [22749] [] [] [((0,0),(1,0))]
DISCARD 22748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22749 [(0,0)] HALF_D_PLUS_2 [22747] [] [] [] []
IDLE 22750 [(0,0)] 39 [] [] [] [] []
INJECT_T 22751 [(0,1)] D [] [] [] [] []
MERGE 22752 [(0,1),(0,0)] D [] [22754] [] [] [((0,0),(0,1))]
DISCARD 22753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22754 [(0,0)] HALF_D_PLUS_2 [22752] [] [] [] []
IDLE 22755 [(0,0)] 123 [] [] [] [] []
INJECT_T 22756 [(1,0)] D [] [] [] [] []
MERGE 22757 [(1,0),(0,0)] D [] [22759] [] [] [((0,0),(1,0))]
DISCARD 22758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22759 [(0,0)] HALF_D_PLUS_2 [22757] [] [] [] []
IDLE 22760 [(0,0)] 135 [] [] [] [] []
INJECT_T 22761 [(0,1)] D [] [] [] [] []
MERGE 22762 [(0,1),(0,0)] D [] [22764] [] [] [((0,0),(0,1))]
DISCARD 22763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22764 [(0,0)] HALF_D_PLUS_2 [22762] [] [] [] []
IDLE 22765 [(0,0)] 20 [] [] [] [] []
INJECT_T 22766 [(1,0)] D [] [] [] [] []
MERGE 22767 [(1,0),(0,0)] D [] [22769] [] [] [((0,0),(1,0))]
DISCARD 22768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22769 [(0,0)] HALF_D_PLUS_2 [22767] [] [] [] []
IDLE 22770 [(0,0)] 11 [] [] [] [] []
INJECT_T 22771 [(0,1)] D [] [] [] [] []
MERGE 22772 [(0,1),(0,0)] D [] [22774] [] [] [((0,0),(0,1))]
DISCARD 22773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22774 [(0,0)] HALF_D_PLUS_2 [22772] [] [] [] []
IDLE 22775 [(0,0)] 104 [] [] [] [] []
INJECT_T 22776 [(1,0)] D [] [] [] [] []
MERGE 22777 [(1,0),(0,0)] D [] [22779] [] [] [((0,0),(1,0))]
DISCARD 22778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22779 [(0,0)] HALF_D_PLUS_2 [22777] [] [] [] []
IDLE 22780 [(0,0)] 115 [] [] [] [] []
INJECT_T 22781 [(0,1)] D [] [] [] [] []
MERGE 22782 [(0,1),(0,0)] D [] [22784] [] [] [((0,0),(0,1))]
DISCARD 22783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22784 [(0,0)] HALF_D_PLUS_2 [22782] [] [] [] []
IDLE 22785 [(0,0)] 30 [] [] [] [] []
INJECT_T 22786 [(1,0)] D [] [] [] [] []
MERGE 22787 [(1,0),(0,0)] D [] [22789] [] [] [((0,0),(1,0))]
DISCARD 22788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22789 [(0,0)] HALF_D_PLUS_2 [22787] [] [] [] []
IDLE 22790 [(0,0)] 154 [] [] [] [] []
INJECT_T 22791 [(0,1)] D [] [] [] [] []
MERGE 22792 [(0,1),(0,0)] D [] [22794] [] [] [((0,0),(0,1))]
DISCARD 22793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22794 [(0,0)] HALF_D_PLUS_2 [22792] [] [] [] []
IDLE 22795 [(0,0)] 4 [] [] [] [] []
INJECT_T 22796 [(1,0)] D [] [] [] [] []
MERGE 22797 [(1,0),(0,0)] D [] [22799] [] [] [((0,0),(1,0))]
DISCARD 22798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22799 [(0,0)] HALF_D_PLUS_2 [22797] [] [] [] []
IDLE 22800 [(0,0)] 113 [] [] [] [] []
INJECT_T 22801 [(0,1)] D [] [] [] [] []
MERGE 22802 [(0,1),(0,0)] D [] [22804] [] [] [((0,0),(0,1))]
DISCARD 22803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22804 [(0,0)] HALF_D_PLUS_2 [22802] [] [] [] []
IDLE 22805 [(0,0)] 73 [] [] [] [] []
INJECT_T 22806 [(1,0)] D [] [] [] [] []
MERGE 22807 [(1,0),(0,0)] D [] [22809] [] [] [((0,0),(1,0))]
DISCARD 22808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22809 [(0,0)] HALF_D_PLUS_2 [22807] [] [] [] []
IDLE 22810 [(0,0)] 199 [] [] [] [] []
INJECT_T 22811 [(0,1)] D [] [] [] [] []
MERGE 22812 [(0,1),(0,0)] D [] [22814] [] [] [((0,0),(0,1))]
DISCARD 22813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22814 [(0,0)] HALF_D_PLUS_2 [22812] [] [] [] []
IDLE 22815 [(0,0)] 57 [] [] [] [] []
INJECT_T 22816 [(1,0)] D [] [] [] [] []
MERGE 22817 [(1,0),(0,0)] D [] [22819] [] [] [((0,0),(1,0))]
DISCARD 22818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22819 [(0,0)] HALF_D_PLUS_2 [22817] [] [] [] []
IDLE 22820 [(0,0)] 118 [] [] [] [] []
INJECT_T 22821 [(0,1)] D [] [] [] [] []
MERGE 22822 [(0,1),(0,0)] D [] [22824] [] [] [((0,0),(0,1))]
DISCARD 22823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22824 [(0,0)] HALF_D_PLUS_2 [22822] [] [] [] []
IDLE 22825 [(0,0)] 11 [] [] [] [] []
INJECT_T 22826 [(1,0)] D [] [] [] [] []
MERGE 22827 [(1,0),(0,0)] D [] [22829] [] [] [((0,0),(1,0))]
DISCARD 22828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22829 [(0,0)] HALF_D_PLUS_2 [22827] [] [] [] []
IDLE 22830 [(0,0)] 84 [] [] [] [] []
INJECT_T 22831 [(0,1)] D [] [] [] [] []
MERGE 22832 [(0,1),(0,0)] D [] [22834] [] [] [((0,0),(0,1))]
DISCARD 22833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22834 [(0,0)] HALF_D_PLUS_2 [22832] [] [] [] []
IDLE 22835 [(0,0)] 136 [] [] [] [] []
INJECT_T 22836 [(1,0)] D [] [] [] [] []
MERGE 22837 [(1,0),(0,0)] D [] [22839] [] [] [((0,0),(1,0))]
DISCARD 22838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22839 [(0,0)] HALF_D_PLUS_2 [22837] [] [] [] []
IDLE 22840 [(0,0)] 59 [] [] [] [] []
INJECT_T 22841 [(0,1)] D [] [] [] [] []
MERGE 22842 [(0,1),(0,0)] D [] [22844] [] [] [((0,0),(0,1))]
DISCARD 22843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22844 [(0,0)] HALF_D_PLUS_2 [22842] [] [] [] []
IDLE 22845 [(0,0)] 185 [] [] [] [] []
INJECT_T 22846 [(1,0)] D [] [] [] [] []
MERGE 22847 [(1,0),(0,0)] D [] [22849] [] [] [((0,0),(1,0))]
DISCARD 22848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22849 [(0,0)] HALF_D_PLUS_2 [22847] [] [] [] []
IDLE 22850 [(0,0)] 127 [] [] [] [] []
INJECT_T 22851 [(0,1)] D [] [] [] [] []
MERGE 22852 [(0,1),(0,0)] D [] [22854] [] [] [((0,0),(0,1))]
DISCARD 22853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22854 [(0,0)] HALF_D_PLUS_2 [22852] [] [] [] []
IDLE 22855 [(0,0)] 128 [] [] [] [] []
INJECT_T 22856 [(1,0)] D [] [] [] [] []
MERGE 22857 [(1,0),(0,0)] D [] [22859] [] [] [((0,0),(1,0))]
DISCARD 22858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22859 [(0,0)] HALF_D_PLUS_2 [22857] [] [] [] []
IDLE 22860 [(0,0)] 144 [] [] [] [] []
INJECT_T 22861 [(0,1)] D [] [] [] [] []
MERGE 22862 [(0,1),(0,0)] D [] [22864] [] [] [((0,0),(0,1))]
DISCARD 22863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22864 [(0,0)] HALF_D_PLUS_2 [22862] [] [] [] []
IDLE 22865 [(0,0)] 176 [] [] [] [] []
INJECT_T 22866 [(1,0)] D [] [] [] [] []
MERGE 22867 [(1,0),(0,0)] D [] [22869] [] [] [((0,0),(1,0))]
DISCARD 22868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22869 [(0,0)] HALF_D_PLUS_2 [22867] [] [] [] []
IDLE 22870 [(0,0)] 82 [] [] [] [] []
INJECT_T 22871 [(0,1)] D [] [] [] [] []
MERGE 22872 [(0,1),(0,0)] D [] [22874] [] [] [((0,0),(0,1))]
DISCARD 22873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22874 [(0,0)] HALF_D_PLUS_2 [22872] [] [] [] []
IDLE 22875 [(0,0)] 71 [] [] [] [] []
INJECT_T 22876 [(1,0)] D [] [] [] [] []
MERGE 22877 [(1,0),(0,0)] D [] [22879] [] [] [((0,0),(1,0))]
DISCARD 22878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22879 [(0,0)] HALF_D_PLUS_2 [22877] [] [] [] []
IDLE 22880 [(0,0)] 191 [] [] [] [] []
INJECT_T 22881 [(0,1)] D [] [] [] [] []
MERGE 22882 [(0,1),(0,0)] D [] [22884] [] [] [((0,0),(0,1))]
DISCARD 22883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22884 [(0,0)] HALF_D_PLUS_2 [22882] [] [] [] []
IDLE 22885 [(0,0)] 110 [] [] [] [] []
INJECT_T 22886 [(1,0)] D [] [] [] [] []
MERGE 22887 [(1,0),(0,0)] D [] [22889] [] [] [((0,0),(1,0))]
DISCARD 22888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22889 [(0,0)] HALF_D_PLUS_2 [22887] [] [] [] []
IDLE 22890 [(0,0)] 138 [] [] [] [] []
INJECT_T 22891 [(0,1)] D [] [] [] [] []
MERGE 22892 [(0,1),(0,0)] D [] [22894] [] [] [((0,0),(0,1))]
DISCARD 22893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22894 [(0,0)] HALF_D_PLUS_2 [22892] [] [] [] []
IDLE 22895 [(0,0)] 95 [] [] [] [] []
INJECT_T 22896 [(1,0)] D [] [] [] [] []
MERGE 22897 [(1,0),(0,0)] D [] [22899] [] [] [((0,0),(1,0))]
DISCARD 22898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22899 [(0,0)] HALF_D_PLUS_2 [22897] [] [] [] []
IDLE 22900 [(0,0)] 122 [] [] [] [] []
INJECT_T 22901 [(0,1)] D [] [] [] [] []
MERGE 22902 [(0,1),(0,0)] D [] [22904] [] [] [((0,0),(0,1))]
DISCARD 22903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22904 [(0,0)] HALF_D_PLUS_2 [22902] [] [] [] []
IDLE 22905 [(0,0)] 23 [] [] [] [] []
INJECT_T 22906 [(1,0)] D [] [] [] [] []
MERGE 22907 [(1,0),(0,0)] D [] [22909] [] [] [((0,0),(1,0))]
DISCARD 22908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22909 [(0,0)] HALF_D_PLUS_2 [22907] [] [] [] []
IDLE 22910 [(0,0)] 58 [] [] [] [] []
INJECT_T 22911 [(0,1)] D [] [] [] [] []
MERGE 22912 [(0,1),(0,0)] D [] [22914] [] [] [((0,0),(0,1))]
DISCARD 22913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22914 [(0,0)] HALF_D_PLUS_2 [22912] [] [] [] []
IDLE 22915 [(0,0)] 158 [] [] [] [] []
INJECT_T 22916 [(1,0)] D [] [] [] [] []
MERGE 22917 [(1,0),(0,0)] D [] [22919] [] [] [((0,0),(1,0))]
DISCARD 22918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22919 [(0,0)] HALF_D_PLUS_2 [22917] [] [] [] []
IDLE 22920 [(0,0)] 197 [] [] [] [] []
INJECT_T 22921 [(0,1)] D [] [] [] [] []
MERGE 22922 [(0,1),(0,0)] D [] [22924] [] [] [((0,0),(0,1))]
DISCARD 22923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22924 [(0,0)] HALF_D_PLUS_2 [22922] [] [] [] []
IDLE 22925 [(0,0)] 81 [] [] [] [] []
INJECT_T 22926 [(1,0)] D [] [] [] [] []
MERGE 22927 [(1,0),(0,0)] D [] [22929] [] [] [((0,0),(1,0))]
DISCARD 22928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22929 [(0,0)] HALF_D_PLUS_2 [22927] [] [] [] []
IDLE 22930 [(0,0)] 48 [] [] [] [] []
INJECT_T 22931 [(0,1)] D [] [] [] [] []
MERGE 22932 [(0,1),(0,0)] D [] [22934] [] [] [((0,0),(0,1))]
DISCARD 22933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22934 [(0,0)] HALF_D_PLUS_2 [22932] [] [] [] []
IDLE 22935 [(0,0)] 74 [] [] [] [] []
INJECT_T 22936 [(1,0)] D [] [] [] [] []
MERGE 22937 [(1,0),(0,0)] D [] [22939] [] [] [((0,0),(1,0))]
DISCARD 22938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22939 [(0,0)] HALF_D_PLUS_2 [22937] [] [] [] []
IDLE 22940 [(0,0)] 99 [] [] [] [] []
INJECT_T 22941 [(0,1)] D [] [] [] [] []
MERGE 22942 [(0,1),(0,0)] D [] [22944] [] [] [((0,0),(0,1))]
DISCARD 22943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22944 [(0,0)] HALF_D_PLUS_2 [22942] [] [] [] []
IDLE 22945 [(0,0)] 115 [] [] [] [] []
INJECT_T 22946 [(1,0)] D [] [] [] [] []
MERGE 22947 [(1,0),(0,0)] D [] [22949] [] [] [((0,0),(1,0))]
DISCARD 22948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22949 [(0,0)] HALF_D_PLUS_2 [22947] [] [] [] []
IDLE 22950 [(0,0)] 92 [] [] [] [] []
INJECT_T 22951 [(0,1)] D [] [] [] [] []
MERGE 22952 [(0,1),(0,0)] D [] [22954] [] [] [((0,0),(0,1))]
DISCARD 22953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22954 [(0,0)] HALF_D_PLUS_2 [22952] [] [] [] []
IDLE 22955 [(0,0)] 26 [] [] [] [] []
INJECT_T 22956 [(1,0)] D [] [] [] [] []
MERGE 22957 [(1,0),(0,0)] D [] [22959] [] [] [((0,0),(1,0))]
DISCARD 22958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22959 [(0,0)] HALF_D_PLUS_2 [22957] [] [] [] []
IDLE 22960 [(0,0)] 94 [] [] [] [] []
INJECT_T 22961 [(0,1)] D [] [] [] [] []
MERGE 22962 [(0,1),(0,0)] D [] [22964] [] [] [((0,0),(0,1))]
DISCARD 22963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22964 [(0,0)] HALF_D_PLUS_2 [22962] [] [] [] []
IDLE 22965 [(0,0)] 113 [] [] [] [] []
INJECT_T 22966 [(1,0)] D [] [] [] [] []
MERGE 22967 [(1,0),(0,0)] D [] [22969] [] [] [((0,0),(1,0))]
DISCARD 22968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22969 [(0,0)] HALF_D_PLUS_2 [22967] [] [] [] []
IDLE 22970 [(0,0)] 72 [] [] [] [] []
INJECT_T 22971 [(0,1)] D [] [] [] [] []
MERGE 22972 [(0,1),(0,0)] D [] [22974] [] [] [((0,0),(0,1))]
DISCARD 22973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22974 [(0,0)] HALF_D_PLUS_2 [22972] [] [] [] []
IDLE 22975 [(0,0)] 183 [] [] [] [] []
INJECT_T 22976 [(1,0)] D [] [] [] [] []
MERGE 22977 [(1,0),(0,0)] D [] [22979] [] [] [((0,0),(1,0))]
DISCARD 22978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22979 [(0,0)] HALF_D_PLUS_2 [22977] [] [] [] []
IDLE 22980 [(0,0)] 143 [] [] [] [] []
INJECT_T 22981 [(0,1)] D [] [] [] [] []
MERGE 22982 [(0,1),(0,0)] D [] [22984] [] [] [((0,0),(0,1))]
DISCARD 22983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22984 [(0,0)] HALF_D_PLUS_2 [22982] [] [] [] []
IDLE 22985 [(0,0)] 2 [] [] [] [] []
INJECT_T 22986 [(1,0)] D [] [] [] [] []
MERGE 22987 [(1,0),(0,0)] D [] [22989] [] [] [((0,0),(1,0))]
DISCARD 22988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22989 [(0,0)] HALF_D_PLUS_2 [22987] [] [] [] []
IDLE 22990 [(0,0)] 163 [] [] [] [] []
INJECT_T 22991 [(0,1)] D [] [] [] [] []
MERGE 22992 [(0,1),(0,0)] D [] [22994] [] [] [((0,0),(0,1))]
DISCARD 22993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 22994 [(0,0)] HALF_D_PLUS_2 [22992] [] [] [] []
IDLE 22995 [(0,0)] 163 [] [] [] [] []
INJECT_T 22996 [(1,0)] D [] [] [] [] []
MERGE 22997 [(1,0),(0,0)] D [] [22999] [] [] [((0,0),(1,0))]
DISCARD 22998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 22999 [(0,0)] HALF_D_PLUS_2 [22997] [] [] [] []
IDLE 23000 [(0,0)] 27 [] [] [] [] []
INJECT_T 23001 [(0,1)] D [] [] [] [] []
MERGE 23002 [(0,1),(0,0)] D [] [23004] [] [] [((0,0),(0,1))]
DISCARD 23003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23004 [(0,0)] HALF_D_PLUS_2 [23002] [] [] [] []
IDLE 23005 [(0,0)] 167 [] [] [] [] []
INJECT_T 23006 [(1,0)] D [] [] [] [] []
MERGE 23007 [(1,0),(0,0)] D [] [23009] [] [] [((0,0),(1,0))]
DISCARD 23008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23009 [(0,0)] HALF_D_PLUS_2 [23007] [] [] [] []
IDLE 23010 [(0,0)] 8 [] [] [] [] []
INJECT_T 23011 [(0,1)] D [] [] [] [] []
MERGE 23012 [(0,1),(0,0)] D [] [23014] [] [] [((0,0),(0,1))]
DISCARD 23013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23014 [(0,0)] HALF_D_PLUS_2 [23012] [] [] [] []
IDLE 23015 [(0,0)] 159 [] [] [] [] []
INJECT_T 23016 [(1,0)] D [] [] [] [] []
MERGE 23017 [(1,0),(0,0)] D [] [23019] [] [] [((0,0),(1,0))]
DISCARD 23018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23019 [(0,0)] HALF_D_PLUS_2 [23017] [] [] [] []
IDLE 23020 [(0,0)] 89 [] [] [] [] []
INJECT_T 23021 [(0,1)] D [] [] [] [] []
MERGE 23022 [(0,1),(0,0)] D [] [23024] [] [] [((0,0),(0,1))]
DISCARD 23023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23024 [(0,0)] HALF_D_PLUS_2 [23022] [] [] [] []
IDLE 23025 [(0,0)] 180 [] [] [] [] []
INJECT_T 23026 [(1,0)] D [] [] [] [] []
MERGE 23027 [(1,0),(0,0)] D [] [23029] [] [] [((0,0),(1,0))]
DISCARD 23028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23029 [(0,0)] HALF_D_PLUS_2 [23027] [] [] [] []
IDLE 23030 [(0,0)] 200 [] [] [] [] []
INJECT_T 23031 [(0,1)] D [] [] [] [] []
MERGE 23032 [(0,1),(0,0)] D [] [23034] [] [] [((0,0),(0,1))]
DISCARD 23033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23034 [(0,0)] HALF_D_PLUS_2 [23032] [] [] [] []
IDLE 23035 [(0,0)] 32 [] [] [] [] []
INJECT_T 23036 [(1,0)] D [] [] [] [] []
MERGE 23037 [(1,0),(0,0)] D [] [23039] [] [] [((0,0),(1,0))]
DISCARD 23038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23039 [(0,0)] HALF_D_PLUS_2 [23037] [] [] [] []
IDLE 23040 [(0,0)] 134 [] [] [] [] []
INJECT_T 23041 [(0,1)] D [] [] [] [] []
MERGE 23042 [(0,1),(0,0)] D [] [23044] [] [] [((0,0),(0,1))]
DISCARD 23043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23044 [(0,0)] HALF_D_PLUS_2 [23042] [] [] [] []
IDLE 23045 [(0,0)] 62 [] [] [] [] []
INJECT_T 23046 [(1,0)] D [] [] [] [] []
MERGE 23047 [(1,0),(0,0)] D [] [23049] [] [] [((0,0),(1,0))]
DISCARD 23048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23049 [(0,0)] HALF_D_PLUS_2 [23047] [] [] [] []
IDLE 23050 [(0,0)] 122 [] [] [] [] []
INJECT_T 23051 [(0,1)] D [] [] [] [] []
MERGE 23052 [(0,1),(0,0)] D [] [23054] [] [] [((0,0),(0,1))]
DISCARD 23053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23054 [(0,0)] HALF_D_PLUS_2 [23052] [] [] [] []
IDLE 23055 [(0,0)] 67 [] [] [] [] []
INJECT_T 23056 [(1,0)] D [] [] [] [] []
MERGE 23057 [(1,0),(0,0)] D [] [23059] [] [] [((0,0),(1,0))]
DISCARD 23058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23059 [(0,0)] HALF_D_PLUS_2 [23057] [] [] [] []
IDLE 23060 [(0,0)] 89 [] [] [] [] []
INJECT_T 23061 [(0,1)] D [] [] [] [] []
MERGE 23062 [(0,1),(0,0)] D [] [23064] [] [] [((0,0),(0,1))]
DISCARD 23063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23064 [(0,0)] HALF_D_PLUS_2 [23062] [] [] [] []
IDLE 23065 [(0,0)] 159 [] [] [] [] []
INJECT_T 23066 [(1,0)] D [] [] [] [] []
MERGE 23067 [(1,0),(0,0)] D [] [23069] [] [] [((0,0),(1,0))]
DISCARD 23068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23069 [(0,0)] HALF_D_PLUS_2 [23067] [] [] [] []
IDLE 23070 [(0,0)] 160 [] [] [] [] []
INJECT_T 23071 [(0,1)] D [] [] [] [] []
MERGE 23072 [(0,1),(0,0)] D [] [23074] [] [] [((0,0),(0,1))]
DISCARD 23073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23074 [(0,0)] HALF_D_PLUS_2 [23072] [] [] [] []
IDLE 23075 [(0,0)] 85 [] [] [] [] []
INJECT_T 23076 [(1,0)] D [] [] [] [] []
MERGE 23077 [(1,0),(0,0)] D [] [23079] [] [] [((0,0),(1,0))]
DISCARD 23078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23079 [(0,0)] HALF_D_PLUS_2 [23077] [] [] [] []
IDLE 23080 [(0,0)] 13 [] [] [] [] []
INJECT_T 23081 [(0,1)] D [] [] [] [] []
MERGE 23082 [(0,1),(0,0)] D [] [23084] [] [] [((0,0),(0,1))]
DISCARD 23083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23084 [(0,0)] HALF_D_PLUS_2 [23082] [] [] [] []
IDLE 23085 [(0,0)] 135 [] [] [] [] []
INJECT_T 23086 [(1,0)] D [] [] [] [] []
MERGE 23087 [(1,0),(0,0)] D [] [23089] [] [] [((0,0),(1,0))]
DISCARD 23088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23089 [(0,0)] HALF_D_PLUS_2 [23087] [] [] [] []
IDLE 23090 [(0,0)] 124 [] [] [] [] []
INJECT_T 23091 [(0,1)] D [] [] [] [] []
MERGE 23092 [(0,1),(0,0)] D [] [23094] [] [] [((0,0),(0,1))]
DISCARD 23093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23094 [(0,0)] HALF_D_PLUS_2 [23092] [] [] [] []
IDLE 23095 [(0,0)] 117 [] [] [] [] []
INJECT_T 23096 [(1,0)] D [] [] [] [] []
MERGE 23097 [(1,0),(0,0)] D [] [23099] [] [] [((0,0),(1,0))]
DISCARD 23098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23099 [(0,0)] HALF_D_PLUS_2 [23097] [] [] [] []
IDLE 23100 [(0,0)] 163 [] [] [] [] []
INJECT_T 23101 [(0,1)] D [] [] [] [] []
MERGE 23102 [(0,1),(0,0)] D [] [23104] [] [] [((0,0),(0,1))]
DISCARD 23103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23104 [(0,0)] HALF_D_PLUS_2 [23102] [] [] [] []
IDLE 23105 [(0,0)] 190 [] [] [] [] []
INJECT_T 23106 [(1,0)] D [] [] [] [] []
MERGE 23107 [(1,0),(0,0)] D [] [23109] [] [] [((0,0),(1,0))]
DISCARD 23108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23109 [(0,0)] HALF_D_PLUS_2 [23107] [] [] [] []
IDLE 23110 [(0,0)] 72 [] [] [] [] []
INJECT_T 23111 [(0,1)] D [] [] [] [] []
MERGE 23112 [(0,1),(0,0)] D [] [23114] [] [] [((0,0),(0,1))]
DISCARD 23113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23114 [(0,0)] HALF_D_PLUS_2 [23112] [] [] [] []
IDLE 23115 [(0,0)] 125 [] [] [] [] []
INJECT_T 23116 [(1,0)] D [] [] [] [] []
MERGE 23117 [(1,0),(0,0)] D [] [23119] [] [] [((0,0),(1,0))]
DISCARD 23118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23119 [(0,0)] HALF_D_PLUS_2 [23117] [] [] [] []
IDLE 23120 [(0,0)] 90 [] [] [] [] []
INJECT_T 23121 [(0,1)] D [] [] [] [] []
MERGE 23122 [(0,1),(0,0)] D [] [23124] [] [] [((0,0),(0,1))]
DISCARD 23123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23124 [(0,0)] HALF_D_PLUS_2 [23122] [] [] [] []
IDLE 23125 [(0,0)] 164 [] [] [] [] []
INJECT_T 23126 [(1,0)] D [] [] [] [] []
MERGE 23127 [(1,0),(0,0)] D [] [23129] [] [] [((0,0),(1,0))]
DISCARD 23128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23129 [(0,0)] HALF_D_PLUS_2 [23127] [] [] [] []
IDLE 23130 [(0,0)] 60 [] [] [] [] []
INJECT_T 23131 [(0,1)] D [] [] [] [] []
MERGE 23132 [(0,1),(0,0)] D [] [23134] [] [] [((0,0),(0,1))]
DISCARD 23133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23134 [(0,0)] HALF_D_PLUS_2 [23132] [] [] [] []
IDLE 23135 [(0,0)] 52 [] [] [] [] []
INJECT_T 23136 [(1,0)] D [] [] [] [] []
MERGE 23137 [(1,0),(0,0)] D [] [23139] [] [] [((0,0),(1,0))]
DISCARD 23138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23139 [(0,0)] HALF_D_PLUS_2 [23137] [] [] [] []
IDLE 23140 [(0,0)] 91 [] [] [] [] []
INJECT_T 23141 [(0,1)] D [] [] [] [] []
MERGE 23142 [(0,1),(0,0)] D [] [23144] [] [] [((0,0),(0,1))]
DISCARD 23143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23144 [(0,0)] HALF_D_PLUS_2 [23142] [] [] [] []
IDLE 23145 [(0,0)] 145 [] [] [] [] []
INJECT_T 23146 [(1,0)] D [] [] [] [] []
MERGE 23147 [(1,0),(0,0)] D [] [23149] [] [] [((0,0),(1,0))]
DISCARD 23148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23149 [(0,0)] HALF_D_PLUS_2 [23147] [] [] [] []
IDLE 23150 [(0,0)] 132 [] [] [] [] []
INJECT_T 23151 [(0,1)] D [] [] [] [] []
MERGE 23152 [(0,1),(0,0)] D [] [23154] [] [] [((0,0),(0,1))]
DISCARD 23153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23154 [(0,0)] HALF_D_PLUS_2 [23152] [] [] [] []
IDLE 23155 [(0,0)] 40 [] [] [] [] []
INJECT_T 23156 [(1,0)] D [] [] [] [] []
MERGE 23157 [(1,0),(0,0)] D [] [23159] [] [] [((0,0),(1,0))]
DISCARD 23158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23159 [(0,0)] HALF_D_PLUS_2 [23157] [] [] [] []
INJECT_T 23160 [(0,1)] D [] [] [] [] []
MERGE 23161 [(0,1),(0,0)] D [] [23163] [] [] [((0,0),(0,1))]
DISCARD 23162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23163 [(0,0)] HALF_D_PLUS_2 [23161] [] [] [] []
IDLE 23164 [(0,0)] 123 [] [] [] [] []
INJECT_T 23165 [(1,0)] D [] [] [] [] []
MERGE 23166 [(1,0),(0,0)] D [] [23168] [] [] [((0,0),(1,0))]
DISCARD 23167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23168 [(0,0)] HALF_D_PLUS_2 [23166] [] [] [] []
IDLE 23169 [(0,0)] 8 [] [] [] [] []
INJECT_T 23170 [(0,1)] D [] [] [] [] []
MERGE 23171 [(0,1),(0,0)] D [] [23173] [] [] [((0,0),(0,1))]
DISCARD 23172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23173 [(0,0)] HALF_D_PLUS_2 [23171] [] [] [] []
IDLE 23174 [(0,0)] 45 [] [] [] [] []
INJECT_T 23175 [(1,0)] D [] [] [] [] []
MERGE 23176 [(1,0),(0,0)] D [] [23178] [] [] [((0,0),(1,0))]
DISCARD 23177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23178 [(0,0)] HALF_D_PLUS_2 [23176] [] [] [] []
IDLE 23179 [(0,0)] 104 [] [] [] [] []
INJECT_T 23180 [(0,1)] D [] [] [] [] []
MERGE 23181 [(0,1),(0,0)] D [] [23183] [] [] [((0,0),(0,1))]
DISCARD 23182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23183 [(0,0)] HALF_D_PLUS_2 [23181] [] [] [] []
IDLE 23184 [(0,0)] 166 [] [] [] [] []
INJECT_T 23185 [(1,0)] D [] [] [] [] []
MERGE 23186 [(1,0),(0,0)] D [] [23188] [] [] [((0,0),(1,0))]
DISCARD 23187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23188 [(0,0)] HALF_D_PLUS_2 [23186] [] [] [] []
IDLE 23189 [(0,0)] 40 [] [] [] [] []
INJECT_T 23190 [(0,1)] D [] [] [] [] []
MERGE 23191 [(0,1),(0,0)] D [] [23193] [] [] [((0,0),(0,1))]
DISCARD 23192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23193 [(0,0)] HALF_D_PLUS_2 [23191] [] [] [] []
IDLE 23194 [(0,0)] 76 [] [] [] [] []
INJECT_T 23195 [(1,0)] D [] [] [] [] []
MERGE 23196 [(1,0),(0,0)] D [] [23198] [] [] [((0,0),(1,0))]
DISCARD 23197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23198 [(0,0)] HALF_D_PLUS_2 [23196] [] [] [] []
IDLE 23199 [(0,0)] 44 [] [] [] [] []
INJECT_T 23200 [(0,1)] D [] [] [] [] []
MERGE 23201 [(0,1),(0,0)] D [] [23203] [] [] [((0,0),(0,1))]
DISCARD 23202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23203 [(0,0)] HALF_D_PLUS_2 [23201] [] [] [] []
IDLE 23204 [(0,0)] 171 [] [] [] [] []
INJECT_T 23205 [(1,0)] D [] [] [] [] []
MERGE 23206 [(1,0),(0,0)] D [] [23208] [] [] [((0,0),(1,0))]
DISCARD 23207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23208 [(0,0)] HALF_D_PLUS_2 [23206] [] [] [] []
IDLE 23209 [(0,0)] 88 [] [] [] [] []
INJECT_T 23210 [(0,1)] D [] [] [] [] []
MERGE 23211 [(0,1),(0,0)] D [] [23213] [] [] [((0,0),(0,1))]
DISCARD 23212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23213 [(0,0)] HALF_D_PLUS_2 [23211] [] [] [] []
IDLE 23214 [(0,0)] 53 [] [] [] [] []
INJECT_T 23215 [(1,0)] D [] [] [] [] []
MERGE 23216 [(1,0),(0,0)] D [] [23218] [] [] [((0,0),(1,0))]
DISCARD 23217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23218 [(0,0)] HALF_D_PLUS_2 [23216] [] [] [] []
IDLE 23219 [(0,0)] 111 [] [] [] [] []
INJECT_T 23220 [(0,1)] D [] [] [] [] []
MERGE 23221 [(0,1),(0,0)] D [] [23223] [] [] [((0,0),(0,1))]
DISCARD 23222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23223 [(0,0)] HALF_D_PLUS_2 [23221] [] [] [] []
IDLE 23224 [(0,0)] 15 [] [] [] [] []
INJECT_T 23225 [(1,0)] D [] [] [] [] []
MERGE 23226 [(1,0),(0,0)] D [] [23228] [] [] [((0,0),(1,0))]
DISCARD 23227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23228 [(0,0)] HALF_D_PLUS_2 [23226] [] [] [] []
IDLE 23229 [(0,0)] 149 [] [] [] [] []
INJECT_T 23230 [(0,1)] D [] [] [] [] []
MERGE 23231 [(0,1),(0,0)] D [] [23233] [] [] [((0,0),(0,1))]
DISCARD 23232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23233 [(0,0)] HALF_D_PLUS_2 [23231] [] [] [] []
IDLE 23234 [(0,0)] 157 [] [] [] [] []
INJECT_T 23235 [(1,0)] D [] [] [] [] []
MERGE 23236 [(1,0),(0,0)] D [] [23238] [] [] [((0,0),(1,0))]
DISCARD 23237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23238 [(0,0)] HALF_D_PLUS_2 [23236] [] [] [] []
IDLE 23239 [(0,0)] 40 [] [] [] [] []
INJECT_T 23240 [(0,1)] D [] [] [] [] []
MERGE 23241 [(0,1),(0,0)] D [] [23243] [] [] [((0,0),(0,1))]
DISCARD 23242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23243 [(0,0)] HALF_D_PLUS_2 [23241] [] [] [] []
IDLE 23244 [(0,0)] 29 [] [] [] [] []
INJECT_T 23245 [(1,0)] D [] [] [] [] []
MERGE 23246 [(1,0),(0,0)] D [] [23248] [] [] [((0,0),(1,0))]
DISCARD 23247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23248 [(0,0)] HALF_D_PLUS_2 [23246] [] [] [] []
IDLE 23249 [(0,0)] 174 [] [] [] [] []
INJECT_T 23250 [(0,1)] D [] [] [] [] []
MERGE 23251 [(0,1),(0,0)] D [] [23253] [] [] [((0,0),(0,1))]
DISCARD 23252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23253 [(0,0)] HALF_D_PLUS_2 [23251] [] [] [] []
IDLE 23254 [(0,0)] 70 [] [] [] [] []
INJECT_T 23255 [(1,0)] D [] [] [] [] []
MERGE 23256 [(1,0),(0,0)] D [] [23258] [] [] [((0,0),(1,0))]
DISCARD 23257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23258 [(0,0)] HALF_D_PLUS_2 [23256] [] [] [] []
IDLE 23259 [(0,0)] 170 [] [] [] [] []
INJECT_T 23260 [(0,1)] D [] [] [] [] []
MERGE 23261 [(0,1),(0,0)] D [] [23263] [] [] [((0,0),(0,1))]
DISCARD 23262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23263 [(0,0)] HALF_D_PLUS_2 [23261] [] [] [] []
IDLE 23264 [(0,0)] 109 [] [] [] [] []
INJECT_T 23265 [(1,0)] D [] [] [] [] []
MERGE 23266 [(1,0),(0,0)] D [] [23268] [] [] [((0,0),(1,0))]
DISCARD 23267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23268 [(0,0)] HALF_D_PLUS_2 [23266] [] [] [] []
IDLE 23269 [(0,0)] 116 [] [] [] [] []
INJECT_T 23270 [(0,1)] D [] [] [] [] []
MERGE 23271 [(0,1),(0,0)] D [] [23273] [] [] [((0,0),(0,1))]
DISCARD 23272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23273 [(0,0)] HALF_D_PLUS_2 [23271] [] [] [] []
IDLE 23274 [(0,0)] 200 [] [] [] [] []
INJECT_T 23275 [(1,0)] D [] [] [] [] []
MERGE 23276 [(1,0),(0,0)] D [] [23278] [] [] [((0,0),(1,0))]
DISCARD 23277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23278 [(0,0)] HALF_D_PLUS_2 [23276] [] [] [] []
IDLE 23279 [(0,0)] 26 [] [] [] [] []
INJECT_T 23280 [(0,1)] D [] [] [] [] []
MERGE 23281 [(0,1),(0,0)] D [] [23283] [] [] [((0,0),(0,1))]
DISCARD 23282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23283 [(0,0)] HALF_D_PLUS_2 [23281] [] [] [] []
IDLE 23284 [(0,0)] 98 [] [] [] [] []
INJECT_T 23285 [(1,0)] D [] [] [] [] []
MERGE 23286 [(1,0),(0,0)] D [] [23288] [] [] [((0,0),(1,0))]
DISCARD 23287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23288 [(0,0)] HALF_D_PLUS_2 [23286] [] [] [] []
IDLE 23289 [(0,0)] 87 [] [] [] [] []
INJECT_T 23290 [(0,1)] D [] [] [] [] []
MERGE 23291 [(0,1),(0,0)] D [] [23293] [] [] [((0,0),(0,1))]
DISCARD 23292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23293 [(0,0)] HALF_D_PLUS_2 [23291] [] [] [] []
IDLE 23294 [(0,0)] 10 [] [] [] [] []
INJECT_T 23295 [(1,0)] D [] [] [] [] []
MERGE 23296 [(1,0),(0,0)] D [] [23298] [] [] [((0,0),(1,0))]
DISCARD 23297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23298 [(0,0)] HALF_D_PLUS_2 [23296] [] [] [] []
IDLE 23299 [(0,0)] 13 [] [] [] [] []
INJECT_T 23300 [(0,1)] D [] [] [] [] []
MERGE 23301 [(0,1),(0,0)] D [] [23303] [] [] [((0,0),(0,1))]
DISCARD 23302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23303 [(0,0)] HALF_D_PLUS_2 [23301] [] [] [] []
IDLE 23304 [(0,0)] 128 [] [] [] [] []
INJECT_T 23305 [(1,0)] D [] [] [] [] []
MERGE 23306 [(1,0),(0,0)] D [] [23308] [] [] [((0,0),(1,0))]
DISCARD 23307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23308 [(0,0)] HALF_D_PLUS_2 [23306] [] [] [] []
IDLE 23309 [(0,0)] 194 [] [] [] [] []
INJECT_T 23310 [(0,1)] D [] [] [] [] []
MERGE 23311 [(0,1),(0,0)] D [] [23313] [] [] [((0,0),(0,1))]
DISCARD 23312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23313 [(0,0)] HALF_D_PLUS_2 [23311] [] [] [] []
IDLE 23314 [(0,0)] 161 [] [] [] [] []
INJECT_T 23315 [(1,0)] D [] [] [] [] []
MERGE 23316 [(1,0),(0,0)] D [] [23318] [] [] [((0,0),(1,0))]
DISCARD 23317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23318 [(0,0)] HALF_D_PLUS_2 [23316] [] [] [] []
IDLE 23319 [(0,0)] 30 [] [] [] [] []
INJECT_T 23320 [(0,1)] D [] [] [] [] []
MERGE 23321 [(0,1),(0,0)] D [] [23323] [] [] [((0,0),(0,1))]
DISCARD 23322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23323 [(0,0)] HALF_D_PLUS_2 [23321] [] [] [] []
IDLE 23324 [(0,0)] 100 [] [] [] [] []
INJECT_T 23325 [(1,0)] D [] [] [] [] []
MERGE 23326 [(1,0),(0,0)] D [] [23328] [] [] [((0,0),(1,0))]
DISCARD 23327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23328 [(0,0)] HALF_D_PLUS_2 [23326] [] [] [] []
IDLE 23329 [(0,0)] 176 [] [] [] [] []
INJECT_T 23330 [(0,1)] D [] [] [] [] []
MERGE 23331 [(0,1),(0,0)] D [] [23333] [] [] [((0,0),(0,1))]
DISCARD 23332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23333 [(0,0)] HALF_D_PLUS_2 [23331] [] [] [] []
IDLE 23334 [(0,0)] 15 [] [] [] [] []
INJECT_T 23335 [(1,0)] D [] [] [] [] []
MERGE 23336 [(1,0),(0,0)] D [] [23338] [] [] [((0,0),(1,0))]
DISCARD 23337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23338 [(0,0)] HALF_D_PLUS_2 [23336] [] [] [] []
IDLE 23339 [(0,0)] 105 [] [] [] [] []
INJECT_T 23340 [(0,1)] D [] [] [] [] []
MERGE 23341 [(0,1),(0,0)] D [] [23343] [] [] [((0,0),(0,1))]
DISCARD 23342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23343 [(0,0)] HALF_D_PLUS_2 [23341] [] [] [] []
IDLE 23344 [(0,0)] 142 [] [] [] [] []
INJECT_T 23345 [(1,0)] D [] [] [] [] []
MERGE 23346 [(1,0),(0,0)] D [] [23348] [] [] [((0,0),(1,0))]
DISCARD 23347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23348 [(0,0)] HALF_D_PLUS_2 [23346] [] [] [] []
IDLE 23349 [(0,0)] 63 [] [] [] [] []
INJECT_T 23350 [(0,1)] D [] [] [] [] []
MERGE 23351 [(0,1),(0,0)] D [] [23353] [] [] [((0,0),(0,1))]
DISCARD 23352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23353 [(0,0)] HALF_D_PLUS_2 [23351] [] [] [] []
IDLE 23354 [(0,0)] 182 [] [] [] [] []
INJECT_T 23355 [(1,0)] D [] [] [] [] []
MERGE 23356 [(1,0),(0,0)] D [] [23358] [] [] [((0,0),(1,0))]
DISCARD 23357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23358 [(0,0)] HALF_D_PLUS_2 [23356] [] [] [] []
IDLE 23359 [(0,0)] 16 [] [] [] [] []
INJECT_T 23360 [(0,1)] D [] [] [] [] []
MERGE 23361 [(0,1),(0,0)] D [] [23363] [] [] [((0,0),(0,1))]
DISCARD 23362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23363 [(0,0)] HALF_D_PLUS_2 [23361] [] [] [] []
IDLE 23364 [(0,0)] 13 [] [] [] [] []
INJECT_T 23365 [(1,0)] D [] [] [] [] []
MERGE 23366 [(1,0),(0,0)] D [] [23368] [] [] [((0,0),(1,0))]
DISCARD 23367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23368 [(0,0)] HALF_D_PLUS_2 [23366] [] [] [] []
IDLE 23369 [(0,0)] 113 [] [] [] [] []
INJECT_T 23370 [(0,1)] D [] [] [] [] []
MERGE 23371 [(0,1),(0,0)] D [] [23373] [] [] [((0,0),(0,1))]
DISCARD 23372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23373 [(0,0)] HALF_D_PLUS_2 [23371] [] [] [] []
IDLE 23374 [(0,0)] 55 [] [] [] [] []
INJECT_T 23375 [(1,0)] D [] [] [] [] []
MERGE 23376 [(1,0),(0,0)] D [] [23378] [] [] [((0,0),(1,0))]
DISCARD 23377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23378 [(0,0)] HALF_D_PLUS_2 [23376] [] [] [] []
IDLE 23379 [(0,0)] 79 [] [] [] [] []
INJECT_T 23380 [(0,1)] D [] [] [] [] []
MERGE 23381 [(0,1),(0,0)] D [] [23383] [] [] [((0,0),(0,1))]
DISCARD 23382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23383 [(0,0)] HALF_D_PLUS_2 [23381] [] [] [] []
IDLE 23384 [(0,0)] 36 [] [] [] [] []
INJECT_T 23385 [(1,0)] D [] [] [] [] []
MERGE 23386 [(1,0),(0,0)] D [] [23388] [] [] [((0,0),(1,0))]
DISCARD 23387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23388 [(0,0)] HALF_D_PLUS_2 [23386] [] [] [] []
IDLE 23389 [(0,0)] 23 [] [] [] [] []
INJECT_T 23390 [(0,1)] D [] [] [] [] []
MERGE 23391 [(0,1),(0,0)] D [] [23393] [] [] [((0,0),(0,1))]
DISCARD 23392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23393 [(0,0)] HALF_D_PLUS_2 [23391] [] [] [] []
IDLE 23394 [(0,0)] 42 [] [] [] [] []
INJECT_T 23395 [(1,0)] D [] [] [] [] []
MERGE 23396 [(1,0),(0,0)] D [] [23398] [] [] [((0,0),(1,0))]
DISCARD 23397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23398 [(0,0)] HALF_D_PLUS_2 [23396] [] [] [] []
IDLE 23399 [(0,0)] 16 [] [] [] [] []
INJECT_T 23400 [(0,1)] D [] [] [] [] []
MERGE 23401 [(0,1),(0,0)] D [] [23403] [] [] [((0,0),(0,1))]
DISCARD 23402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23403 [(0,0)] HALF_D_PLUS_2 [23401] [] [] [] []
IDLE 23404 [(0,0)] 68 [] [] [] [] []
INJECT_T 23405 [(1,0)] D [] [] [] [] []
MERGE 23406 [(1,0),(0,0)] D [] [23408] [] [] [((0,0),(1,0))]
DISCARD 23407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23408 [(0,0)] HALF_D_PLUS_2 [23406] [] [] [] []
IDLE 23409 [(0,0)] 94 [] [] [] [] []
INJECT_T 23410 [(0,1)] D [] [] [] [] []
MERGE 23411 [(0,1),(0,0)] D [] [23413] [] [] [((0,0),(0,1))]
DISCARD 23412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23413 [(0,0)] HALF_D_PLUS_2 [23411] [] [] [] []
IDLE 23414 [(0,0)] 32 [] [] [] [] []
INJECT_T 23415 [(1,0)] D [] [] [] [] []
MERGE 23416 [(1,0),(0,0)] D [] [23418] [] [] [((0,0),(1,0))]
DISCARD 23417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23418 [(0,0)] HALF_D_PLUS_2 [23416] [] [] [] []
IDLE 23419 [(0,0)] 27 [] [] [] [] []
INJECT_T 23420 [(0,1)] D [] [] [] [] []
MERGE 23421 [(0,1),(0,0)] D [] [23423] [] [] [((0,0),(0,1))]
DISCARD 23422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23423 [(0,0)] HALF_D_PLUS_2 [23421] [] [] [] []
IDLE 23424 [(0,0)] 35 [] [] [] [] []
INJECT_T 23425 [(1,0)] D [] [] [] [] []
MERGE 23426 [(1,0),(0,0)] D [] [23428] [] [] [((0,0),(1,0))]
DISCARD 23427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23428 [(0,0)] HALF_D_PLUS_2 [23426] [] [] [] []
IDLE 23429 [(0,0)] 53 [] [] [] [] []
INJECT_T 23430 [(0,1)] D [] [] [] [] []
MERGE 23431 [(0,1),(0,0)] D [] [23433] [] [] [((0,0),(0,1))]
DISCARD 23432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23433 [(0,0)] HALF_D_PLUS_2 [23431] [] [] [] []
IDLE 23434 [(0,0)] 113 [] [] [] [] []
INJECT_T 23435 [(1,0)] D [] [] [] [] []
MERGE 23436 [(1,0),(0,0)] D [] [23438] [] [] [((0,0),(1,0))]
DISCARD 23437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23438 [(0,0)] HALF_D_PLUS_2 [23436] [] [] [] []
IDLE 23439 [(0,0)] 197 [] [] [] [] []
INJECT_T 23440 [(0,1)] D [] [] [] [] []
MERGE 23441 [(0,1),(0,0)] D [] [23443] [] [] [((0,0),(0,1))]
DISCARD 23442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23443 [(0,0)] HALF_D_PLUS_2 [23441] [] [] [] []
IDLE 23444 [(0,0)] 148 [] [] [] [] []
INJECT_T 23445 [(1,0)] D [] [] [] [] []
MERGE 23446 [(1,0),(0,0)] D [] [23448] [] [] [((0,0),(1,0))]
DISCARD 23447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23448 [(0,0)] HALF_D_PLUS_2 [23446] [] [] [] []
IDLE 23449 [(0,0)] 142 [] [] [] [] []
INJECT_T 23450 [(0,1)] D [] [] [] [] []
MERGE 23451 [(0,1),(0,0)] D [] [23453] [] [] [((0,0),(0,1))]
DISCARD 23452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23453 [(0,0)] HALF_D_PLUS_2 [23451] [] [] [] []
IDLE 23454 [(0,0)] 84 [] [] [] [] []
INJECT_T 23455 [(1,0)] D [] [] [] [] []
MERGE 23456 [(1,0),(0,0)] D [] [23458] [] [] [((0,0),(1,0))]
DISCARD 23457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23458 [(0,0)] HALF_D_PLUS_2 [23456] [] [] [] []
IDLE 23459 [(0,0)] 145 [] [] [] [] []
INJECT_T 23460 [(0,1)] D [] [] [] [] []
MERGE 23461 [(0,1),(0,0)] D [] [23463] [] [] [((0,0),(0,1))]
DISCARD 23462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23463 [(0,0)] HALF_D_PLUS_2 [23461] [] [] [] []
IDLE 23464 [(0,0)] 182 [] [] [] [] []
INJECT_T 23465 [(1,0)] D [] [] [] [] []
MERGE 23466 [(1,0),(0,0)] D [] [23468] [] [] [((0,0),(1,0))]
DISCARD 23467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23468 [(0,0)] HALF_D_PLUS_2 [23466] [] [] [] []
IDLE 23469 [(0,0)] 196 [] [] [] [] []
INJECT_T 23470 [(0,1)] D [] [] [] [] []
MERGE 23471 [(0,1),(0,0)] D [] [23473] [] [] [((0,0),(0,1))]
DISCARD 23472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23473 [(0,0)] HALF_D_PLUS_2 [23471] [] [] [] []
IDLE 23474 [(0,0)] 9 [] [] [] [] []
INJECT_T 23475 [(1,0)] D [] [] [] [] []
MERGE 23476 [(1,0),(0,0)] D [] [23478] [] [] [((0,0),(1,0))]
DISCARD 23477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23478 [(0,0)] HALF_D_PLUS_2 [23476] [] [] [] []
IDLE 23479 [(0,0)] 37 [] [] [] [] []
INJECT_T 23480 [(0,1)] D [] [] [] [] []
MERGE 23481 [(0,1),(0,0)] D [] [23483] [] [] [((0,0),(0,1))]
DISCARD 23482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23483 [(0,0)] HALF_D_PLUS_2 [23481] [] [] [] []
IDLE 23484 [(0,0)] 78 [] [] [] [] []
INJECT_T 23485 [(1,0)] D [] [] [] [] []
MERGE 23486 [(1,0),(0,0)] D [] [23488] [] [] [((0,0),(1,0))]
DISCARD 23487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23488 [(0,0)] HALF_D_PLUS_2 [23486] [] [] [] []
IDLE 23489 [(0,0)] 180 [] [] [] [] []
INJECT_T 23490 [(0,1)] D [] [] [] [] []
MERGE 23491 [(0,1),(0,0)] D [] [23493] [] [] [((0,0),(0,1))]
DISCARD 23492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23493 [(0,0)] HALF_D_PLUS_2 [23491] [] [] [] []
IDLE 23494 [(0,0)] 138 [] [] [] [] []
INJECT_T 23495 [(1,0)] D [] [] [] [] []
MERGE 23496 [(1,0),(0,0)] D [] [23498] [] [] [((0,0),(1,0))]
DISCARD 23497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23498 [(0,0)] HALF_D_PLUS_2 [23496] [] [] [] []
IDLE 23499 [(0,0)] 16 [] [] [] [] []
INJECT_T 23500 [(0,1)] D [] [] [] [] []
MERGE 23501 [(0,1),(0,0)] D [] [23503] [] [] [((0,0),(0,1))]
DISCARD 23502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23503 [(0,0)] HALF_D_PLUS_2 [23501] [] [] [] []
IDLE 23504 [(0,0)] 121 [] [] [] [] []
INJECT_T 23505 [(1,0)] D [] [] [] [] []
MERGE 23506 [(1,0),(0,0)] D [] [23508] [] [] [((0,0),(1,0))]
DISCARD 23507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23508 [(0,0)] HALF_D_PLUS_2 [23506] [] [] [] []
IDLE 23509 [(0,0)] 136 [] [] [] [] []
INJECT_T 23510 [(0,1)] D [] [] [] [] []
MERGE 23511 [(0,1),(0,0)] D [] [23513] [] [] [((0,0),(0,1))]
DISCARD 23512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23513 [(0,0)] HALF_D_PLUS_2 [23511] [] [] [] []
IDLE 23514 [(0,0)] 113 [] [] [] [] []
INJECT_T 23515 [(1,0)] D [] [] [] [] []
MERGE 23516 [(1,0),(0,0)] D [] [23518] [] [] [((0,0),(1,0))]
DISCARD 23517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23518 [(0,0)] HALF_D_PLUS_2 [23516] [] [] [] []
IDLE 23519 [(0,0)] 55 [] [] [] [] []
INJECT_T 23520 [(0,1)] D [] [] [] [] []
MERGE 23521 [(0,1),(0,0)] D [] [23523] [] [] [((0,0),(0,1))]
DISCARD 23522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23523 [(0,0)] HALF_D_PLUS_2 [23521] [] [] [] []
IDLE 23524 [(0,0)] 128 [] [] [] [] []
INJECT_T 23525 [(1,0)] D [] [] [] [] []
MERGE 23526 [(1,0),(0,0)] D [] [23528] [] [] [((0,0),(1,0))]
DISCARD 23527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23528 [(0,0)] HALF_D_PLUS_2 [23526] [] [] [] []
IDLE 23529 [(0,0)] 169 [] [] [] [] []
INJECT_T 23530 [(0,1)] D [] [] [] [] []
MERGE 23531 [(0,1),(0,0)] D [] [23533] [] [] [((0,0),(0,1))]
DISCARD 23532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23533 [(0,0)] HALF_D_PLUS_2 [23531] [] [] [] []
IDLE 23534 [(0,0)] 184 [] [] [] [] []
INJECT_T 23535 [(1,0)] D [] [] [] [] []
MERGE 23536 [(1,0),(0,0)] D [] [23538] [] [] [((0,0),(1,0))]
DISCARD 23537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23538 [(0,0)] HALF_D_PLUS_2 [23536] [] [] [] []
IDLE 23539 [(0,0)] 181 [] [] [] [] []
INJECT_T 23540 [(0,1)] D [] [] [] [] []
MERGE 23541 [(0,1),(0,0)] D [] [23543] [] [] [((0,0),(0,1))]
DISCARD 23542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23543 [(0,0)] HALF_D_PLUS_2 [23541] [] [] [] []
IDLE 23544 [(0,0)] 117 [] [] [] [] []
INJECT_T 23545 [(1,0)] D [] [] [] [] []
MERGE 23546 [(1,0),(0,0)] D [] [23548] [] [] [((0,0),(1,0))]
DISCARD 23547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23548 [(0,0)] HALF_D_PLUS_2 [23546] [] [] [] []
IDLE 23549 [(0,0)] 105 [] [] [] [] []
INJECT_T 23550 [(0,1)] D [] [] [] [] []
MERGE 23551 [(0,1),(0,0)] D [] [23553] [] [] [((0,0),(0,1))]
DISCARD 23552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23553 [(0,0)] HALF_D_PLUS_2 [23551] [] [] [] []
IDLE 23554 [(0,0)] 2 [] [] [] [] []
INJECT_T 23555 [(1,0)] D [] [] [] [] []
MERGE 23556 [(1,0),(0,0)] D [] [23558] [] [] [((0,0),(1,0))]
DISCARD 23557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23558 [(0,0)] HALF_D_PLUS_2 [23556] [] [] [] []
IDLE 23559 [(0,0)] 78 [] [] [] [] []
INJECT_T 23560 [(0,1)] D [] [] [] [] []
MERGE 23561 [(0,1),(0,0)] D [] [23563] [] [] [((0,0),(0,1))]
DISCARD 23562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23563 [(0,0)] HALF_D_PLUS_2 [23561] [] [] [] []
IDLE 23564 [(0,0)] 7 [] [] [] [] []
INJECT_T 23565 [(1,0)] D [] [] [] [] []
MERGE 23566 [(1,0),(0,0)] D [] [23568] [] [] [((0,0),(1,0))]
DISCARD 23567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23568 [(0,0)] HALF_D_PLUS_2 [23566] [] [] [] []
IDLE 23569 [(0,0)] 71 [] [] [] [] []
INJECT_T 23570 [(0,1)] D [] [] [] [] []
MERGE 23571 [(0,1),(0,0)] D [] [23573] [] [] [((0,0),(0,1))]
DISCARD 23572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23573 [(0,0)] HALF_D_PLUS_2 [23571] [] [] [] []
IDLE 23574 [(0,0)] 197 [] [] [] [] []
INJECT_T 23575 [(1,0)] D [] [] [] [] []
MERGE 23576 [(1,0),(0,0)] D [] [23578] [] [] [((0,0),(1,0))]
DISCARD 23577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23578 [(0,0)] HALF_D_PLUS_2 [23576] [] [] [] []
IDLE 23579 [(0,0)] 189 [] [] [] [] []
INJECT_T 23580 [(0,1)] D [] [] [] [] []
MERGE 23581 [(0,1),(0,0)] D [] [23583] [] [] [((0,0),(0,1))]
DISCARD 23582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23583 [(0,0)] HALF_D_PLUS_2 [23581] [] [] [] []
IDLE 23584 [(0,0)] 192 [] [] [] [] []
INJECT_T 23585 [(1,0)] D [] [] [] [] []
MERGE 23586 [(1,0),(0,0)] D [] [23588] [] [] [((0,0),(1,0))]
DISCARD 23587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23588 [(0,0)] HALF_D_PLUS_2 [23586] [] [] [] []
IDLE 23589 [(0,0)] 172 [] [] [] [] []
INJECT_T 23590 [(0,1)] D [] [] [] [] []
MERGE 23591 [(0,1),(0,0)] D [] [23593] [] [] [((0,0),(0,1))]
DISCARD 23592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23593 [(0,0)] HALF_D_PLUS_2 [23591] [] [] [] []
IDLE 23594 [(0,0)] 39 [] [] [] [] []
INJECT_T 23595 [(1,0)] D [] [] [] [] []
MERGE 23596 [(1,0),(0,0)] D [] [23598] [] [] [((0,0),(1,0))]
DISCARD 23597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23598 [(0,0)] HALF_D_PLUS_2 [23596] [] [] [] []
IDLE 23599 [(0,0)] 175 [] [] [] [] []
INJECT_T 23600 [(0,1)] D [] [] [] [] []
MERGE 23601 [(0,1),(0,0)] D [] [23603] [] [] [((0,0),(0,1))]
DISCARD 23602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23603 [(0,0)] HALF_D_PLUS_2 [23601] [] [] [] []
IDLE 23604 [(0,0)] 130 [] [] [] [] []
INJECT_T 23605 [(1,0)] D [] [] [] [] []
MERGE 23606 [(1,0),(0,0)] D [] [23608] [] [] [((0,0),(1,0))]
DISCARD 23607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23608 [(0,0)] HALF_D_PLUS_2 [23606] [] [] [] []
IDLE 23609 [(0,0)] 135 [] [] [] [] []
INJECT_T 23610 [(0,1)] D [] [] [] [] []
MERGE 23611 [(0,1),(0,0)] D [] [23613] [] [] [((0,0),(0,1))]
DISCARD 23612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23613 [(0,0)] HALF_D_PLUS_2 [23611] [] [] [] []
IDLE 23614 [(0,0)] 156 [] [] [] [] []
INJECT_T 23615 [(1,0)] D [] [] [] [] []
MERGE 23616 [(1,0),(0,0)] D [] [23618] [] [] [((0,0),(1,0))]
DISCARD 23617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23618 [(0,0)] HALF_D_PLUS_2 [23616] [] [] [] []
IDLE 23619 [(0,0)] 3 [] [] [] [] []
INJECT_T 23620 [(0,1)] D [] [] [] [] []
MERGE 23621 [(0,1),(0,0)] D [] [23623] [] [] [((0,0),(0,1))]
DISCARD 23622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23623 [(0,0)] HALF_D_PLUS_2 [23621] [] [] [] []
IDLE 23624 [(0,0)] 165 [] [] [] [] []
INJECT_T 23625 [(1,0)] D [] [] [] [] []
MERGE 23626 [(1,0),(0,0)] D [] [23628] [] [] [((0,0),(1,0))]
DISCARD 23627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23628 [(0,0)] HALF_D_PLUS_2 [23626] [] [] [] []
IDLE 23629 [(0,0)] 87 [] [] [] [] []
INJECT_T 23630 [(0,1)] D [] [] [] [] []
MERGE 23631 [(0,1),(0,0)] D [] [23633] [] [] [((0,0),(0,1))]
DISCARD 23632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23633 [(0,0)] HALF_D_PLUS_2 [23631] [] [] [] []
IDLE 23634 [(0,0)] 154 [] [] [] [] []
INJECT_T 23635 [(1,0)] D [] [] [] [] []
MERGE 23636 [(1,0),(0,0)] D [] [23638] [] [] [((0,0),(1,0))]
DISCARD 23637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23638 [(0,0)] HALF_D_PLUS_2 [23636] [] [] [] []
IDLE 23639 [(0,0)] 185 [] [] [] [] []
INJECT_T 23640 [(0,1)] D [] [] [] [] []
MERGE 23641 [(0,1),(0,0)] D [] [23643] [] [] [((0,0),(0,1))]
DISCARD 23642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23643 [(0,0)] HALF_D_PLUS_2 [23641] [] [] [] []
IDLE 23644 [(0,0)] 66 [] [] [] [] []
INJECT_T 23645 [(1,0)] D [] [] [] [] []
MERGE 23646 [(1,0),(0,0)] D [] [23648] [] [] [((0,0),(1,0))]
DISCARD 23647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23648 [(0,0)] HALF_D_PLUS_2 [23646] [] [] [] []
IDLE 23649 [(0,0)] 18 [] [] [] [] []
INJECT_T 23650 [(0,1)] D [] [] [] [] []
MERGE 23651 [(0,1),(0,0)] D [] [23653] [] [] [((0,0),(0,1))]
DISCARD 23652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23653 [(0,0)] HALF_D_PLUS_2 [23651] [] [] [] []
IDLE 23654 [(0,0)] 196 [] [] [] [] []
INJECT_T 23655 [(1,0)] D [] [] [] [] []
MERGE 23656 [(1,0),(0,0)] D [] [23658] [] [] [((0,0),(1,0))]
DISCARD 23657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23658 [(0,0)] HALF_D_PLUS_2 [23656] [] [] [] []
IDLE 23659 [(0,0)] 72 [] [] [] [] []
INJECT_T 23660 [(0,1)] D [] [] [] [] []
MERGE 23661 [(0,1),(0,0)] D [] [23663] [] [] [((0,0),(0,1))]
DISCARD 23662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23663 [(0,0)] HALF_D_PLUS_2 [23661] [] [] [] []
IDLE 23664 [(0,0)] 181 [] [] [] [] []
INJECT_T 23665 [(1,0)] D [] [] [] [] []
MERGE 23666 [(1,0),(0,0)] D [] [23668] [] [] [((0,0),(1,0))]
DISCARD 23667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23668 [(0,0)] HALF_D_PLUS_2 [23666] [] [] [] []
IDLE 23669 [(0,0)] 182 [] [] [] [] []
INJECT_T 23670 [(0,1)] D [] [] [] [] []
MERGE 23671 [(0,1),(0,0)] D [] [23673] [] [] [((0,0),(0,1))]
DISCARD 23672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23673 [(0,0)] HALF_D_PLUS_2 [23671] [] [] [] []
IDLE 23674 [(0,0)] 62 [] [] [] [] []
INJECT_T 23675 [(1,0)] D [] [] [] [] []
MERGE 23676 [(1,0),(0,0)] D [] [23678] [] [] [((0,0),(1,0))]
DISCARD 23677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23678 [(0,0)] HALF_D_PLUS_2 [23676] [] [] [] []
IDLE 23679 [(0,0)] 56 [] [] [] [] []
INJECT_T 23680 [(0,1)] D [] [] [] [] []
MERGE 23681 [(0,1),(0,0)] D [] [23683] [] [] [((0,0),(0,1))]
DISCARD 23682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23683 [(0,0)] HALF_D_PLUS_2 [23681] [] [] [] []
IDLE 23684 [(0,0)] 129 [] [] [] [] []
INJECT_T 23685 [(1,0)] D [] [] [] [] []
MERGE 23686 [(1,0),(0,0)] D [] [23688] [] [] [((0,0),(1,0))]
DISCARD 23687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23688 [(0,0)] HALF_D_PLUS_2 [23686] [] [] [] []
IDLE 23689 [(0,0)] 156 [] [] [] [] []
INJECT_T 23690 [(0,1)] D [] [] [] [] []
MERGE 23691 [(0,1),(0,0)] D [] [23693] [] [] [((0,0),(0,1))]
DISCARD 23692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23693 [(0,0)] HALF_D_PLUS_2 [23691] [] [] [] []
IDLE 23694 [(0,0)] 9 [] [] [] [] []
INJECT_T 23695 [(1,0)] D [] [] [] [] []
MERGE 23696 [(1,0),(0,0)] D [] [23698] [] [] [((0,0),(1,0))]
DISCARD 23697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23698 [(0,0)] HALF_D_PLUS_2 [23696] [] [] [] []
IDLE 23699 [(0,0)] 58 [] [] [] [] []
INJECT_T 23700 [(0,1)] D [] [] [] [] []
MERGE 23701 [(0,1),(0,0)] D [] [23703] [] [] [((0,0),(0,1))]
DISCARD 23702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23703 [(0,0)] HALF_D_PLUS_2 [23701] [] [] [] []
IDLE 23704 [(0,0)] 57 [] [] [] [] []
INJECT_T 23705 [(1,0)] D [] [] [] [] []
MERGE 23706 [(1,0),(0,0)] D [] [23708] [] [] [((0,0),(1,0))]
DISCARD 23707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23708 [(0,0)] HALF_D_PLUS_2 [23706] [] [] [] []
IDLE 23709 [(0,0)] 84 [] [] [] [] []
INJECT_T 23710 [(0,1)] D [] [] [] [] []
MERGE 23711 [(0,1),(0,0)] D [] [23713] [] [] [((0,0),(0,1))]
DISCARD 23712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23713 [(0,0)] HALF_D_PLUS_2 [23711] [] [] [] []
IDLE 23714 [(0,0)] 49 [] [] [] [] []
INJECT_T 23715 [(1,0)] D [] [] [] [] []
MERGE 23716 [(1,0),(0,0)] D [] [23718] [] [] [((0,0),(1,0))]
DISCARD 23717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23718 [(0,0)] HALF_D_PLUS_2 [23716] [] [] [] []
IDLE 23719 [(0,0)] 36 [] [] [] [] []
INJECT_T 23720 [(0,1)] D [] [] [] [] []
MERGE 23721 [(0,1),(0,0)] D [] [23723] [] [] [((0,0),(0,1))]
DISCARD 23722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23723 [(0,0)] HALF_D_PLUS_2 [23721] [] [] [] []
IDLE 23724 [(0,0)] 198 [] [] [] [] []
INJECT_T 23725 [(1,0)] D [] [] [] [] []
MERGE 23726 [(1,0),(0,0)] D [] [23728] [] [] [((0,0),(1,0))]
DISCARD 23727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23728 [(0,0)] HALF_D_PLUS_2 [23726] [] [] [] []
IDLE 23729 [(0,0)] 177 [] [] [] [] []
INJECT_T 23730 [(0,1)] D [] [] [] [] []
MERGE 23731 [(0,1),(0,0)] D [] [23733] [] [] [((0,0),(0,1))]
DISCARD 23732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23733 [(0,0)] HALF_D_PLUS_2 [23731] [] [] [] []
IDLE 23734 [(0,0)] 92 [] [] [] [] []
INJECT_T 23735 [(1,0)] D [] [] [] [] []
MERGE 23736 [(1,0),(0,0)] D [] [23738] [] [] [((0,0),(1,0))]
DISCARD 23737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23738 [(0,0)] HALF_D_PLUS_2 [23736] [] [] [] []
IDLE 23739 [(0,0)] 187 [] [] [] [] []
INJECT_T 23740 [(0,1)] D [] [] [] [] []
MERGE 23741 [(0,1),(0,0)] D [] [23743] [] [] [((0,0),(0,1))]
DISCARD 23742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23743 [(0,0)] HALF_D_PLUS_2 [23741] [] [] [] []
IDLE 23744 [(0,0)] 70 [] [] [] [] []
INJECT_T 23745 [(1,0)] D [] [] [] [] []
MERGE 23746 [(1,0),(0,0)] D [] [23748] [] [] [((0,0),(1,0))]
DISCARD 23747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23748 [(0,0)] HALF_D_PLUS_2 [23746] [] [] [] []
IDLE 23749 [(0,0)] 128 [] [] [] [] []
INJECT_T 23750 [(0,1)] D [] [] [] [] []
MERGE 23751 [(0,1),(0,0)] D [] [23753] [] [] [((0,0),(0,1))]
DISCARD 23752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23753 [(0,0)] HALF_D_PLUS_2 [23751] [] [] [] []
IDLE 23754 [(0,0)] 158 [] [] [] [] []
INJECT_T 23755 [(1,0)] D [] [] [] [] []
MERGE 23756 [(1,0),(0,0)] D [] [23758] [] [] [((0,0),(1,0))]
DISCARD 23757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23758 [(0,0)] HALF_D_PLUS_2 [23756] [] [] [] []
IDLE 23759 [(0,0)] 178 [] [] [] [] []
INJECT_T 23760 [(0,1)] D [] [] [] [] []
MERGE 23761 [(0,1),(0,0)] D [] [23763] [] [] [((0,0),(0,1))]
DISCARD 23762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23763 [(0,0)] HALF_D_PLUS_2 [23761] [] [] [] []
IDLE 23764 [(0,0)] 153 [] [] [] [] []
INJECT_T 23765 [(1,0)] D [] [] [] [] []
MERGE 23766 [(1,0),(0,0)] D [] [23768] [] [] [((0,0),(1,0))]
DISCARD 23767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23768 [(0,0)] HALF_D_PLUS_2 [23766] [] [] [] []
IDLE 23769 [(0,0)] 74 [] [] [] [] []
INJECT_T 23770 [(0,1)] D [] [] [] [] []
MERGE 23771 [(0,1),(0,0)] D [] [23773] [] [] [((0,0),(0,1))]
DISCARD 23772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23773 [(0,0)] HALF_D_PLUS_2 [23771] [] [] [] []
IDLE 23774 [(0,0)] 30 [] [] [] [] []
INJECT_T 23775 [(1,0)] D [] [] [] [] []
MERGE 23776 [(1,0),(0,0)] D [] [23778] [] [] [((0,0),(1,0))]
DISCARD 23777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23778 [(0,0)] HALF_D_PLUS_2 [23776] [] [] [] []
IDLE 23779 [(0,0)] 200 [] [] [] [] []
INJECT_T 23780 [(0,1)] D [] [] [] [] []
MERGE 23781 [(0,1),(0,0)] D [] [23783] [] [] [((0,0),(0,1))]
DISCARD 23782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23783 [(0,0)] HALF_D_PLUS_2 [23781] [] [] [] []
IDLE 23784 [(0,0)] 24 [] [] [] [] []
INJECT_T 23785 [(1,0)] D [] [] [] [] []
MERGE 23786 [(1,0),(0,0)] D [] [23788] [] [] [((0,0),(1,0))]
DISCARD 23787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23788 [(0,0)] HALF_D_PLUS_2 [23786] [] [] [] []
IDLE 23789 [(0,0)] 167 [] [] [] [] []
INJECT_T 23790 [(0,1)] D [] [] [] [] []
MERGE 23791 [(0,1),(0,0)] D [] [23793] [] [] [((0,0),(0,1))]
DISCARD 23792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23793 [(0,0)] HALF_D_PLUS_2 [23791] [] [] [] []
IDLE 23794 [(0,0)] 68 [] [] [] [] []
INJECT_T 23795 [(1,0)] D [] [] [] [] []
MERGE 23796 [(1,0),(0,0)] D [] [23798] [] [] [((0,0),(1,0))]
DISCARD 23797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23798 [(0,0)] HALF_D_PLUS_2 [23796] [] [] [] []
IDLE 23799 [(0,0)] 145 [] [] [] [] []
INJECT_T 23800 [(0,1)] D [] [] [] [] []
MERGE 23801 [(0,1),(0,0)] D [] [23803] [] [] [((0,0),(0,1))]
DISCARD 23802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23803 [(0,0)] HALF_D_PLUS_2 [23801] [] [] [] []
IDLE 23804 [(0,0)] 28 [] [] [] [] []
INJECT_T 23805 [(1,0)] D [] [] [] [] []
MERGE 23806 [(1,0),(0,0)] D [] [23808] [] [] [((0,0),(1,0))]
DISCARD 23807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23808 [(0,0)] HALF_D_PLUS_2 [23806] [] [] [] []
IDLE 23809 [(0,0)] 13 [] [] [] [] []
INJECT_T 23810 [(0,1)] D [] [] [] [] []
MERGE 23811 [(0,1),(0,0)] D [] [23813] [] [] [((0,0),(0,1))]
DISCARD 23812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23813 [(0,0)] HALF_D_PLUS_2 [23811] [] [] [] []
IDLE 23814 [(0,0)] 34 [] [] [] [] []
INJECT_T 23815 [(1,0)] D [] [] [] [] []
MERGE 23816 [(1,0),(0,0)] D [] [23818] [] [] [((0,0),(1,0))]
DISCARD 23817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23818 [(0,0)] HALF_D_PLUS_2 [23816] [] [] [] []
IDLE 23819 [(0,0)] 181 [] [] [] [] []
INJECT_T 23820 [(0,1)] D [] [] [] [] []
MERGE 23821 [(0,1),(0,0)] D [] [23823] [] [] [((0,0),(0,1))]
DISCARD 23822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23823 [(0,0)] HALF_D_PLUS_2 [23821] [] [] [] []
IDLE 23824 [(0,0)] 41 [] [] [] [] []
INJECT_T 23825 [(1,0)] D [] [] [] [] []
MERGE 23826 [(1,0),(0,0)] D [] [23828] [] [] [((0,0),(1,0))]
DISCARD 23827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23828 [(0,0)] HALF_D_PLUS_2 [23826] [] [] [] []
IDLE 23829 [(0,0)] 167 [] [] [] [] []
INJECT_T 23830 [(0,1)] D [] [] [] [] []
MERGE 23831 [(0,1),(0,0)] D [] [23833] [] [] [((0,0),(0,1))]
DISCARD 23832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23833 [(0,0)] HALF_D_PLUS_2 [23831] [] [] [] []
IDLE 23834 [(0,0)] 60 [] [] [] [] []
INJECT_T 23835 [(1,0)] D [] [] [] [] []
MERGE 23836 [(1,0),(0,0)] D [] [23838] [] [] [((0,0),(1,0))]
DISCARD 23837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23838 [(0,0)] HALF_D_PLUS_2 [23836] [] [] [] []
IDLE 23839 [(0,0)] 68 [] [] [] [] []
INJECT_T 23840 [(0,1)] D [] [] [] [] []
MERGE 23841 [(0,1),(0,0)] D [] [23843] [] [] [((0,0),(0,1))]
DISCARD 23842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23843 [(0,0)] HALF_D_PLUS_2 [23841] [] [] [] []
IDLE 23844 [(0,0)] 134 [] [] [] [] []
INJECT_T 23845 [(1,0)] D [] [] [] [] []
MERGE 23846 [(1,0),(0,0)] D [] [23848] [] [] [((0,0),(1,0))]
DISCARD 23847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23848 [(0,0)] HALF_D_PLUS_2 [23846] [] [] [] []
IDLE 23849 [(0,0)] 96 [] [] [] [] []
INJECT_T 23850 [(0,1)] D [] [] [] [] []
MERGE 23851 [(0,1),(0,0)] D [] [23853] [] [] [((0,0),(0,1))]
DISCARD 23852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23853 [(0,0)] HALF_D_PLUS_2 [23851] [] [] [] []
IDLE 23854 [(0,0)] 108 [] [] [] [] []
INJECT_T 23855 [(1,0)] D [] [] [] [] []
MERGE 23856 [(1,0),(0,0)] D [] [23858] [] [] [((0,0),(1,0))]
DISCARD 23857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23858 [(0,0)] HALF_D_PLUS_2 [23856] [] [] [] []
IDLE 23859 [(0,0)] 15 [] [] [] [] []
INJECT_T 23860 [(0,1)] D [] [] [] [] []
MERGE 23861 [(0,1),(0,0)] D [] [23863] [] [] [((0,0),(0,1))]
DISCARD 23862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23863 [(0,0)] HALF_D_PLUS_2 [23861] [] [] [] []
IDLE 23864 [(0,0)] 67 [] [] [] [] []
INJECT_T 23865 [(1,0)] D [] [] [] [] []
MERGE 23866 [(1,0),(0,0)] D [] [23868] [] [] [((0,0),(1,0))]
DISCARD 23867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23868 [(0,0)] HALF_D_PLUS_2 [23866] [] [] [] []
IDLE 23869 [(0,0)] 60 [] [] [] [] []
INJECT_T 23870 [(0,1)] D [] [] [] [] []
MERGE 23871 [(0,1),(0,0)] D [] [23873] [] [] [((0,0),(0,1))]
DISCARD 23872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23873 [(0,0)] HALF_D_PLUS_2 [23871] [] [] [] []
IDLE 23874 [(0,0)] 107 [] [] [] [] []
INJECT_T 23875 [(1,0)] D [] [] [] [] []
MERGE 23876 [(1,0),(0,0)] D [] [23878] [] [] [((0,0),(1,0))]
DISCARD 23877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23878 [(0,0)] HALF_D_PLUS_2 [23876] [] [] [] []
IDLE 23879 [(0,0)] 79 [] [] [] [] []
INJECT_T 23880 [(0,1)] D [] [] [] [] []
MERGE 23881 [(0,1),(0,0)] D [] [23883] [] [] [((0,0),(0,1))]
DISCARD 23882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23883 [(0,0)] HALF_D_PLUS_2 [23881] [] [] [] []
IDLE 23884 [(0,0)] 17 [] [] [] [] []
INJECT_T 23885 [(1,0)] D [] [] [] [] []
MERGE 23886 [(1,0),(0,0)] D [] [23888] [] [] [((0,0),(1,0))]
DISCARD 23887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23888 [(0,0)] HALF_D_PLUS_2 [23886] [] [] [] []
IDLE 23889 [(0,0)] 76 [] [] [] [] []
INJECT_T 23890 [(0,1)] D [] [] [] [] []
MERGE 23891 [(0,1),(0,0)] D [] [23893] [] [] [((0,0),(0,1))]
DISCARD 23892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23893 [(0,0)] HALF_D_PLUS_2 [23891] [] [] [] []
IDLE 23894 [(0,0)] 71 [] [] [] [] []
INJECT_T 23895 [(1,0)] D [] [] [] [] []
MERGE 23896 [(1,0),(0,0)] D [] [23898] [] [] [((0,0),(1,0))]
DISCARD 23897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23898 [(0,0)] HALF_D_PLUS_2 [23896] [] [] [] []
IDLE 23899 [(0,0)] 155 [] [] [] [] []
INJECT_T 23900 [(0,1)] D [] [] [] [] []
MERGE 23901 [(0,1),(0,0)] D [] [23903] [] [] [((0,0),(0,1))]
DISCARD 23902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23903 [(0,0)] HALF_D_PLUS_2 [23901] [] [] [] []
IDLE 23904 [(0,0)] 106 [] [] [] [] []
INJECT_T 23905 [(1,0)] D [] [] [] [] []
MERGE 23906 [(1,0),(0,0)] D [] [23908] [] [] [((0,0),(1,0))]
DISCARD 23907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23908 [(0,0)] HALF_D_PLUS_2 [23906] [] [] [] []
IDLE 23909 [(0,0)] 179 [] [] [] [] []
INJECT_T 23910 [(0,1)] D [] [] [] [] []
MERGE 23911 [(0,1),(0,0)] D [] [23913] [] [] [((0,0),(0,1))]
DISCARD 23912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23913 [(0,0)] HALF_D_PLUS_2 [23911] [] [] [] []
IDLE 23914 [(0,0)] 55 [] [] [] [] []
INJECT_T 23915 [(1,0)] D [] [] [] [] []
MERGE 23916 [(1,0),(0,0)] D [] [23918] [] [] [((0,0),(1,0))]
DISCARD 23917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23918 [(0,0)] HALF_D_PLUS_2 [23916] [] [] [] []
IDLE 23919 [(0,0)] 84 [] [] [] [] []
INJECT_T 23920 [(0,1)] D [] [] [] [] []
MERGE 23921 [(0,1),(0,0)] D [] [23923] [] [] [((0,0),(0,1))]
DISCARD 23922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23923 [(0,0)] HALF_D_PLUS_2 [23921] [] [] [] []
IDLE 23924 [(0,0)] 183 [] [] [] [] []
INJECT_T 23925 [(1,0)] D [] [] [] [] []
MERGE 23926 [(1,0),(0,0)] D [] [23928] [] [] [((0,0),(1,0))]
DISCARD 23927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23928 [(0,0)] HALF_D_PLUS_2 [23926] [] [] [] []
IDLE 23929 [(0,0)] 32 [] [] [] [] []
INJECT_T 23930 [(0,1)] D [] [] [] [] []
MERGE 23931 [(0,1),(0,0)] D [] [23933] [] [] [((0,0),(0,1))]
DISCARD 23932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23933 [(0,0)] HALF_D_PLUS_2 [23931] [] [] [] []
IDLE 23934 [(0,0)] 71 [] [] [] [] []
INJECT_T 23935 [(1,0)] D [] [] [] [] []
MERGE 23936 [(1,0),(0,0)] D [] [23938] [] [] [((0,0),(1,0))]
DISCARD 23937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23938 [(0,0)] HALF_D_PLUS_2 [23936] [] [] [] []
IDLE 23939 [(0,0)] 182 [] [] [] [] []
INJECT_T 23940 [(0,1)] D [] [] [] [] []
MERGE 23941 [(0,1),(0,0)] D [] [23943] [] [] [((0,0),(0,1))]
DISCARD 23942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23943 [(0,0)] HALF_D_PLUS_2 [23941] [] [] [] []
IDLE 23944 [(0,0)] 148 [] [] [] [] []
INJECT_T 23945 [(1,0)] D [] [] [] [] []
MERGE 23946 [(1,0),(0,0)] D [] [23948] [] [] [((0,0),(1,0))]
DISCARD 23947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23948 [(0,0)] HALF_D_PLUS_2 [23946] [] [] [] []
IDLE 23949 [(0,0)] 28 [] [] [] [] []
INJECT_T 23950 [(0,1)] D [] [] [] [] []
MERGE 23951 [(0,1),(0,0)] D [] [23953] [] [] [((0,0),(0,1))]
DISCARD 23952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23953 [(0,0)] HALF_D_PLUS_2 [23951] [] [] [] []
IDLE 23954 [(0,0)] 21 [] [] [] [] []
INJECT_T 23955 [(1,0)] D [] [] [] [] []
MERGE 23956 [(1,0),(0,0)] D [] [23958] [] [] [((0,0),(1,0))]
DISCARD 23957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23958 [(0,0)] HALF_D_PLUS_2 [23956] [] [] [] []
IDLE 23959 [(0,0)] 122 [] [] [] [] []
INJECT_T 23960 [(0,1)] D [] [] [] [] []
MERGE 23961 [(0,1),(0,0)] D [] [23963] [] [] [((0,0),(0,1))]
DISCARD 23962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23963 [(0,0)] HALF_D_PLUS_2 [23961] [] [] [] []
IDLE 23964 [(0,0)] 175 [] [] [] [] []
INJECT_T 23965 [(1,0)] D [] [] [] [] []
MERGE 23966 [(1,0),(0,0)] D [] [23968] [] [] [((0,0),(1,0))]
DISCARD 23967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23968 [(0,0)] HALF_D_PLUS_2 [23966] [] [] [] []
IDLE 23969 [(0,0)] 104 [] [] [] [] []
INJECT_T 23970 [(0,1)] D [] [] [] [] []
MERGE 23971 [(0,1),(0,0)] D [] [23973] [] [] [((0,0),(0,1))]
DISCARD 23972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23973 [(0,0)] HALF_D_PLUS_2 [23971] [] [] [] []
IDLE 23974 [(0,0)] 103 [] [] [] [] []
INJECT_T 23975 [(1,0)] D [] [] [] [] []
MERGE 23976 [(1,0),(0,0)] D [] [23978] [] [] [((0,0),(1,0))]
DISCARD 23977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23978 [(0,0)] HALF_D_PLUS_2 [23976] [] [] [] []
IDLE 23979 [(0,0)] 80 [] [] [] [] []
INJECT_T 23980 [(0,1)] D [] [] [] [] []
MERGE 23981 [(0,1),(0,0)] D [] [23983] [] [] [((0,0),(0,1))]
DISCARD 23982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23983 [(0,0)] HALF_D_PLUS_2 [23981] [] [] [] []
IDLE 23984 [(0,0)] 129 [] [] [] [] []
INJECT_T 23985 [(1,0)] D [] [] [] [] []
MERGE 23986 [(1,0),(0,0)] D [] [23988] [] [] [((0,0),(1,0))]
DISCARD 23987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23988 [(0,0)] HALF_D_PLUS_2 [23986] [] [] [] []
IDLE 23989 [(0,0)] 29 [] [] [] [] []
INJECT_T 23990 [(0,1)] D [] [] [] [] []
MERGE 23991 [(0,1),(0,0)] D [] [23993] [] [] [((0,0),(0,1))]
DISCARD 23992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 23993 [(0,0)] HALF_D_PLUS_2 [23991] [] [] [] []
IDLE 23994 [(0,0)] 152 [] [] [] [] []
INJECT_T 23995 [(1,0)] D [] [] [] [] []
MERGE 23996 [(1,0),(0,0)] D [] [23998] [] [] [((0,0),(1,0))]
DISCARD 23997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 23998 [(0,0)] HALF_D_PLUS_2 [23996] [] [] [] []
IDLE 23999 [(0,0)] 122 [] [] [] [] []
INJECT_T 24000 [(0,1)] D [] [] [] [] []
MERGE 24001 [(0,1),(0,0)] D [] [24003] [] [] [((0,0),(0,1))]
DISCARD 24002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24003 [(0,0)] HALF_D_PLUS_2 [24001] [] [] [] []
IDLE 24004 [(0,0)] 25 [] [] [] [] []
INJECT_T 24005 [(1,0)] D [] [] [] [] []
MERGE 24006 [(1,0),(0,0)] D [] [24008] [] [] [((0,0),(1,0))]
DISCARD 24007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24008 [(0,0)] HALF_D_PLUS_2 [24006] [] [] [] []
IDLE 24009 [(0,0)] 185 [] [] [] [] []
INJECT_T 24010 [(0,1)] D [] [] [] [] []
MERGE 24011 [(0,1),(0,0)] D [] [24013] [] [] [((0,0),(0,1))]
DISCARD 24012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24013 [(0,0)] HALF_D_PLUS_2 [24011] [] [] [] []
IDLE 24014 [(0,0)] 166 [] [] [] [] []
INJECT_T 24015 [(1,0)] D [] [] [] [] []
MERGE 24016 [(1,0),(0,0)] D [] [24018] [] [] [((0,0),(1,0))]
DISCARD 24017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24018 [(0,0)] HALF_D_PLUS_2 [24016] [] [] [] []
IDLE 24019 [(0,0)] 48 [] [] [] [] []
INJECT_T 24020 [(0,1)] D [] [] [] [] []
MERGE 24021 [(0,1),(0,0)] D [] [24023] [] [] [((0,0),(0,1))]
DISCARD 24022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24023 [(0,0)] HALF_D_PLUS_2 [24021] [] [] [] []
IDLE 24024 [(0,0)] 101 [] [] [] [] []
INJECT_T 24025 [(1,0)] D [] [] [] [] []
MERGE 24026 [(1,0),(0,0)] D [] [24028] [] [] [((0,0),(1,0))]
DISCARD 24027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24028 [(0,0)] HALF_D_PLUS_2 [24026] [] [] [] []
IDLE 24029 [(0,0)] 190 [] [] [] [] []
INJECT_T 24030 [(0,1)] D [] [] [] [] []
MERGE 24031 [(0,1),(0,0)] D [] [24033] [] [] [((0,0),(0,1))]
DISCARD 24032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24033 [(0,0)] HALF_D_PLUS_2 [24031] [] [] [] []
IDLE 24034 [(0,0)] 65 [] [] [] [] []
INJECT_T 24035 [(1,0)] D [] [] [] [] []
MERGE 24036 [(1,0),(0,0)] D [] [24038] [] [] [((0,0),(1,0))]
DISCARD 24037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24038 [(0,0)] HALF_D_PLUS_2 [24036] [] [] [] []
IDLE 24039 [(0,0)] 105 [] [] [] [] []
INJECT_T 24040 [(0,1)] D [] [] [] [] []
MERGE 24041 [(0,1),(0,0)] D [] [24043] [] [] [((0,0),(0,1))]
DISCARD 24042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24043 [(0,0)] HALF_D_PLUS_2 [24041] [] [] [] []
IDLE 24044 [(0,0)] 59 [] [] [] [] []
INJECT_T 24045 [(1,0)] D [] [] [] [] []
MERGE 24046 [(1,0),(0,0)] D [] [24048] [] [] [((0,0),(1,0))]
DISCARD 24047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24048 [(0,0)] HALF_D_PLUS_2 [24046] [] [] [] []
IDLE 24049 [(0,0)] 142 [] [] [] [] []
INJECT_T 24050 [(0,1)] D [] [] [] [] []
MERGE 24051 [(0,1),(0,0)] D [] [24053] [] [] [((0,0),(0,1))]
DISCARD 24052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24053 [(0,0)] HALF_D_PLUS_2 [24051] [] [] [] []
IDLE 24054 [(0,0)] 107 [] [] [] [] []
INJECT_T 24055 [(1,0)] D [] [] [] [] []
MERGE 24056 [(1,0),(0,0)] D [] [24058] [] [] [((0,0),(1,0))]
DISCARD 24057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24058 [(0,0)] HALF_D_PLUS_2 [24056] [] [] [] []
IDLE 24059 [(0,0)] 103 [] [] [] [] []
INJECT_T 24060 [(0,1)] D [] [] [] [] []
MERGE 24061 [(0,1),(0,0)] D [] [24063] [] [] [((0,0),(0,1))]
DISCARD 24062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24063 [(0,0)] HALF_D_PLUS_2 [24061] [] [] [] []
IDLE 24064 [(0,0)] 103 [] [] [] [] []
INJECT_T 24065 [(1,0)] D [] [] [] [] []
MERGE 24066 [(1,0),(0,0)] D [] [24068] [] [] [((0,0),(1,0))]
DISCARD 24067 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24068 [(0,0)] HALF_D_PLUS_2 [24066] [] [] [] []
IDLE 24069 [(0,0)] 32 [] [] [] [] []
INJECT_T 24070 [(0,1)] D [] [] [] [] []
MERGE 24071 [(0,1),(0,0)] D [] [24073] [] [] [((0,0),(0,1))]
DISCARD 24072 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24073 [(0,0)] HALF_D_PLUS_2 [24071] [] [] [] []
IDLE 24074 [(0,0)] 182 [] [] [] [] []
INJECT_T 24075 [(1,0)] D [] [] [] [] []
MERGE 24076 [(1,0),(0,0)] D [] [24078] [] [] [((0,0),(1,0))]
DISCARD 24077 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24078 [(0,0)] HALF_D_PLUS_2 [24076] [] [] [] []
IDLE 24079 [(0,0)] 16 [] [] [] [] []
INJECT_T 24080 [(0,1)] D [] [] [] [] []
MERGE 24081 [(0,1),(0,0)] D [] [24083] [] [] [((0,0),(0,1))]
DISCARD 24082 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24083 [(0,0)] HALF_D_PLUS_2 [24081] [] [] [] []
IDLE 24084 [(0,0)] 59 [] [] [] [] []
INJECT_T 24085 [(1,0)] D [] [] [] [] []
MERGE 24086 [(1,0),(0,0)] D [] [24088] [] [] [((0,0),(1,0))]
DISCARD 24087 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24088 [(0,0)] HALF_D_PLUS_2 [24086] [] [] [] []
IDLE 24089 [(0,0)] 6 [] [] [] [] []
INJECT_T 24090 [(0,1)] D [] [] [] [] []
MERGE 24091 [(0,1),(0,0)] D [] [24093] [] [] [((0,0),(0,1))]
DISCARD 24092 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24093 [(0,0)] HALF_D_PLUS_2 [24091] [] [] [] []
IDLE 24094 [(0,0)] 50 [] [] [] [] []
INJECT_T 24095 [(1,0)] D [] [] [] [] []
MERGE 24096 [(1,0),(0,0)] D [] [24098] [] [] [((0,0),(1,0))]
DISCARD 24097 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24098 [(0,0)] HALF_D_PLUS_2 [24096] [] [] [] []
IDLE 24099 [(0,0)] 9 [] [] [] [] []
INJECT_T 24100 [(0,1)] D [] [] [] [] []
MERGE 24101 [(0,1),(0,0)] D [] [24103] [] [] [((0,0),(0,1))]
DISCARD 24102 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24103 [(0,0)] HALF_D_PLUS_2 [24101] [] [] [] []
IDLE 24104 [(0,0)] 109 [] [] [] [] []
INJECT_T 24105 [(1,0)] D [] [] [] [] []
MERGE 24106 [(1,0),(0,0)] D [] [24108] [] [] [((0,0),(1,0))]
DISCARD 24107 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24108 [(0,0)] HALF_D_PLUS_2 [24106] [] [] [] []
IDLE 24109 [(0,0)] 90 [] [] [] [] []
INJECT_T 24110 [(0,1)] D [] [] [] [] []
MERGE 24111 [(0,1),(0,0)] D [] [24113] [] [] [((0,0),(0,1))]
DISCARD 24112 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24113 [(0,0)] HALF_D_PLUS_2 [24111] [] [] [] []
IDLE 24114 [(0,0)] 60 [] [] [] [] []
INJECT_T 24115 [(1,0)] D [] [] [] [] []
MERGE 24116 [(1,0),(0,0)] D [] [24118] [] [] [((0,0),(1,0))]
DISCARD 24117 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24118 [(0,0)] HALF_D_PLUS_2 [24116] [] [] [] []
IDLE 24119 [(0,0)] 69 [] [] [] [] []
INJECT_T 24120 [(0,1)] D [] [] [] [] []
MERGE 24121 [(0,1),(0,0)] D [] [24123] [] [] [((0,0),(0,1))]
DISCARD 24122 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24123 [(0,0)] HALF_D_PLUS_2 [24121] [] [] [] []
IDLE 24124 [(0,0)] 104 [] [] [] [] []
INJECT_T 24125 [(1,0)] D [] [] [] [] []
MERGE 24126 [(1,0),(0,0)] D [] [24128] [] [] [((0,0),(1,0))]
DISCARD 24127 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24128 [(0,0)] HALF_D_PLUS_2 [24126] [] [] [] []
IDLE 24129 [(0,0)] 143 [] [] [] [] []
INJECT_T 24130 [(0,1)] D [] [] [] [] []
MERGE 24131 [(0,1),(0,0)] D [] [24133] [] [] [((0,0),(0,1))]
DISCARD 24132 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24133 [(0,0)] HALF_D_PLUS_2 [24131] [] [] [] []
IDLE 24134 [(0,0)] 76 [] [] [] [] []
INJECT_T 24135 [(1,0)] D [] [] [] [] []
MERGE 24136 [(1,0),(0,0)] D [] [24138] [] [] [((0,0),(1,0))]
DISCARD 24137 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24138 [(0,0)] HALF_D_PLUS_2 [24136] [] [] [] []
IDLE 24139 [(0,0)] 80 [] [] [] [] []
INJECT_T 24140 [(0,1)] D [] [] [] [] []
MERGE 24141 [(0,1),(0,0)] D [] [24143] [] [] [((0,0),(0,1))]
DISCARD 24142 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24143 [(0,0)] HALF_D_PLUS_2 [24141] [] [] [] []
IDLE 24144 [(0,0)] 52 [] [] [] [] []
INJECT_T 24145 [(1,0)] D [] [] [] [] []
MERGE 24146 [(1,0),(0,0)] D [] [24148] [] [] [((0,0),(1,0))]
DISCARD 24147 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24148 [(0,0)] HALF_D_PLUS_2 [24146] [] [] [] []
IDLE 24149 [(0,0)] 98 [] [] [] [] []
INJECT_T 24150 [(0,1)] D [] [] [] [] []
MERGE 24151 [(0,1),(0,0)] D [] [24153] [] [] [((0,0),(0,1))]
DISCARD 24152 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24153 [(0,0)] HALF_D_PLUS_2 [24151] [] [] [] []
IDLE 24154 [(0,0)] 107 [] [] [] [] []
INJECT_T 24155 [(1,0)] D [] [] [] [] []
MERGE 24156 [(1,0),(0,0)] D [] [24158] [] [] [((0,0),(1,0))]
DISCARD 24157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24158 [(0,0)] HALF_D_PLUS_2 [24156] [] [] [] []
IDLE 24159 [(0,0)] 27 [] [] [] [] []
INJECT_T 24160 [(0,1)] D [] [] [] [] []
MERGE 24161 [(0,1),(0,0)] D [] [24163] [] [] [((0,0),(0,1))]
DISCARD 24162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24163 [(0,0)] HALF_D_PLUS_2 [24161] [] [] [] []
IDLE 24164 [(0,0)] 60 [] [] [] [] []
INJECT_T 24165 [(1,0)] D [] [] [] [] []
MERGE 24166 [(1,0),(0,0)] D [] [24168] [] [] [((0,0),(1,0))]
DISCARD 24167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24168 [(0,0)] HALF_D_PLUS_2 [24166] [] [] [] []
IDLE 24169 [(0,0)] 144 [] [] [] [] []
INJECT_T 24170 [(0,1)] D [] [] [] [] []
MERGE 24171 [(0,1),(0,0)] D [] [24173] [] [] [((0,0),(0,1))]
DISCARD 24172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24173 [(0,0)] HALF_D_PLUS_2 [24171] [] [] [] []
IDLE 24174 [(0,0)] 22 [] [] [] [] []
INJECT_T 24175 [(1,0)] D [] [] [] [] []
MERGE 24176 [(1,0),(0,0)] D [] [24178] [] [] [((0,0),(1,0))]
DISCARD 24177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24178 [(0,0)] HALF_D_PLUS_2 [24176] [] [] [] []
IDLE 24179 [(0,0)] 61 [] [] [] [] []
INJECT_T 24180 [(0,1)] D [] [] [] [] []
MERGE 24181 [(0,1),(0,0)] D [] [24183] [] [] [((0,0),(0,1))]
DISCARD 24182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24183 [(0,0)] HALF_D_PLUS_2 [24181] [] [] [] []
IDLE 24184 [(0,0)] 68 [] [] [] [] []
INJECT_T 24185 [(1,0)] D [] [] [] [] []
MERGE 24186 [(1,0),(0,0)] D [] [24188] [] [] [((0,0),(1,0))]
DISCARD 24187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24188 [(0,0)] HALF_D_PLUS_2 [24186] [] [] [] []
IDLE 24189 [(0,0)] 153 [] [] [] [] []
INJECT_T 24190 [(0,1)] D [] [] [] [] []
MERGE 24191 [(0,1),(0,0)] D [] [24193] [] [] [((0,0),(0,1))]
DISCARD 24192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24193 [(0,0)] HALF_D_PLUS_2 [24191] [] [] [] []
IDLE 24194 [(0,0)] 97 [] [] [] [] []
INJECT_T 24195 [(1,0)] D [] [] [] [] []
MERGE 24196 [(1,0),(0,0)] D [] [24198] [] [] [((0,0),(1,0))]
DISCARD 24197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24198 [(0,0)] HALF_D_PLUS_2 [24196] [] [] [] []
IDLE 24199 [(0,0)] 137 [] [] [] [] []
INJECT_T 24200 [(0,1)] D [] [] [] [] []
MERGE 24201 [(0,1),(0,0)] D [] [24203] [] [] [((0,0),(0,1))]
DISCARD 24202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24203 [(0,0)] HALF_D_PLUS_2 [24201] [] [] [] []
IDLE 24204 [(0,0)] 159 [] [] [] [] []
INJECT_T 24205 [(1,0)] D [] [] [] [] []
MERGE 24206 [(1,0),(0,0)] D [] [24208] [] [] [((0,0),(1,0))]
DISCARD 24207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24208 [(0,0)] HALF_D_PLUS_2 [24206] [] [] [] []
IDLE 24209 [(0,0)] 129 [] [] [] [] []
INJECT_T 24210 [(0,1)] D [] [] [] [] []
MERGE 24211 [(0,1),(0,0)] D [] [24213] [] [] [((0,0),(0,1))]
DISCARD 24212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24213 [(0,0)] HALF_D_PLUS_2 [24211] [] [] [] []
IDLE 24214 [(0,0)] 36 [] [] [] [] []
INJECT_T 24215 [(1,0)] D [] [] [] [] []
MERGE 24216 [(1,0),(0,0)] D [] [24218] [] [] [((0,0),(1,0))]
DISCARD 24217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24218 [(0,0)] HALF_D_PLUS_2 [24216] [] [] [] []
IDLE 24219 [(0,0)] 2 [] [] [] [] []
INJECT_T 24220 [(0,1)] D [] [] [] [] []
MERGE 24221 [(0,1),(0,0)] D [] [24223] [] [] [((0,0),(0,1))]
DISCARD 24222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24223 [(0,0)] HALF_D_PLUS_2 [24221] [] [] [] []
IDLE 24224 [(0,0)] 106 [] [] [] [] []
INJECT_T 24225 [(1,0)] D [] [] [] [] []
MERGE 24226 [(1,0),(0,0)] D [] [24228] [] [] [((0,0),(1,0))]
DISCARD 24227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24228 [(0,0)] HALF_D_PLUS_2 [24226] [] [] [] []
IDLE 24229 [(0,0)] 164 [] [] [] [] []
INJECT_T 24230 [(0,1)] D [] [] [] [] []
MERGE 24231 [(0,1),(0,0)] D [] [24233] [] [] [((0,0),(0,1))]
DISCARD 24232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24233 [(0,0)] HALF_D_PLUS_2 [24231] [] [] [] []
IDLE 24234 [(0,0)] 26 [] [] [] [] []
INJECT_T 24235 [(1,0)] D [] [] [] [] []
MERGE 24236 [(1,0),(0,0)] D [] [24238] [] [] [((0,0),(1,0))]
DISCARD 24237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24238 [(0,0)] HALF_D_PLUS_2 [24236] [] [] [] []
IDLE 24239 [(0,0)] 124 [] [] [] [] []
INJECT_T 24240 [(0,1)] D [] [] [] [] []
MERGE 24241 [(0,1),(0,0)] D [] [24243] [] [] [((0,0),(0,1))]
DISCARD 24242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24243 [(0,0)] HALF_D_PLUS_2 [24241] [] [] [] []
IDLE 24244 [(0,0)] 135 [] [] [] [] []
INJECT_T 24245 [(1,0)] D [] [] [] [] []
MERGE 24246 [(1,0),(0,0)] D [] [24248] [] [] [((0,0),(1,0))]
DISCARD 24247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24248 [(0,0)] HALF_D_PLUS_2 [24246] [] [] [] []
IDLE 24249 [(0,0)] 121 [] [] [] [] []
INJECT_T 24250 [(0,1)] D [] [] [] [] []
MERGE 24251 [(0,1),(0,0)] D [] [24253] [] [] [((0,0),(0,1))]
DISCARD 24252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24253 [(0,0)] HALF_D_PLUS_2 [24251] [] [] [] []
IDLE 24254 [(0,0)] 89 [] [] [] [] []
INJECT_T 24255 [(1,0)] D [] [] [] [] []
MERGE 24256 [(1,0),(0,0)] D [] [24258] [] [] [((0,0),(1,0))]
DISCARD 24257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24258 [(0,0)] HALF_D_PLUS_2 [24256] [] [] [] []
IDLE 24259 [(0,0)] 167 [] [] [] [] []
INJECT_T 24260 [(0,1)] D [] [] [] [] []
MERGE 24261 [(0,1),(0,0)] D [] [24263] [] [] [((0,0),(0,1))]
DISCARD 24262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24263 [(0,0)] HALF_D_PLUS_2 [24261] [] [] [] []
IDLE 24264 [(0,0)] 140 [] [] [] [] []
INJECT_T 24265 [(1,0)] D [] [] [] [] []
MERGE 24266 [(1,0),(0,0)] D [] [24268] [] [] [((0,0),(1,0))]
DISCARD 24267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24268 [(0,0)] HALF_D_PLUS_2 [24266] [] [] [] []
IDLE 24269 [(0,0)] 42 [] [] [] [] []
INJECT_T 24270 [(0,1)] D [] [] [] [] []
MERGE 24271 [(0,1),(0,0)] D [] [24273] [] [] [((0,0),(0,1))]
DISCARD 24272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24273 [(0,0)] HALF_D_PLUS_2 [24271] [] [] [] []
IDLE 24274 [(0,0)] 62 [] [] [] [] []
INJECT_T 24275 [(1,0)] D [] [] [] [] []
MERGE 24276 [(1,0),(0,0)] D [] [24278] [] [] [((0,0),(1,0))]
DISCARD 24277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24278 [(0,0)] HALF_D_PLUS_2 [24276] [] [] [] []
IDLE 24279 [(0,0)] 119 [] [] [] [] []
INJECT_T 24280 [(0,1)] D [] [] [] [] []
MERGE 24281 [(0,1),(0,0)] D [] [24283] [] [] [((0,0),(0,1))]
DISCARD 24282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24283 [(0,0)] HALF_D_PLUS_2 [24281] [] [] [] []
IDLE 24284 [(0,0)] 146 [] [] [] [] []
INJECT_T 24285 [(1,0)] D [] [] [] [] []
MERGE 24286 [(1,0),(0,0)] D [] [24288] [] [] [((0,0),(1,0))]
DISCARD 24287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24288 [(0,0)] HALF_D_PLUS_2 [24286] [] [] [] []
IDLE 24289 [(0,0)] 195 [] [] [] [] []
INJECT_T 24290 [(0,1)] D [] [] [] [] []
MERGE 24291 [(0,1),(0,0)] D [] [24293] [] [] [((0,0),(0,1))]
DISCARD 24292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24293 [(0,0)] HALF_D_PLUS_2 [24291] [] [] [] []
IDLE 24294 [(0,0)] 121 [] [] [] [] []
INJECT_T 24295 [(1,0)] D [] [] [] [] []
MERGE 24296 [(1,0),(0,0)] D [] [24298] [] [] [((0,0),(1,0))]
DISCARD 24297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24298 [(0,0)] HALF_D_PLUS_2 [24296] [] [] [] []
IDLE 24299 [(0,0)] 166 [] [] [] [] []
INJECT_T 24300 [(0,1)] D [] [] [] [] []
MERGE 24301 [(0,1),(0,0)] D [] [24303] [] [] [((0,0),(0,1))]
DISCARD 24302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24303 [(0,0)] HALF_D_PLUS_2 [24301] [] [] [] []
IDLE 24304 [(0,0)] 56 [] [] [] [] []
INJECT_T 24305 [(1,0)] D [] [] [] [] []
MERGE 24306 [(1,0),(0,0)] D [] [24308] [] [] [((0,0),(1,0))]
DISCARD 24307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24308 [(0,0)] HALF_D_PLUS_2 [24306] [] [] [] []
IDLE 24309 [(0,0)] 184 [] [] [] [] []
INJECT_T 24310 [(0,1)] D [] [] [] [] []
MERGE 24311 [(0,1),(0,0)] D [] [24313] [] [] [((0,0),(0,1))]
DISCARD 24312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24313 [(0,0)] HALF_D_PLUS_2 [24311] [] [] [] []
IDLE 24314 [(0,0)] 176 [] [] [] [] []
INJECT_T 24315 [(1,0)] D [] [] [] [] []
MERGE 24316 [(1,0),(0,0)] D [] [24318] [] [] [((0,0),(1,0))]
DISCARD 24317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24318 [(0,0)] HALF_D_PLUS_2 [24316] [] [] [] []
IDLE 24319 [(0,0)] 105 [] [] [] [] []
INJECT_T 24320 [(0,1)] D [] [] [] [] []
MERGE 24321 [(0,1),(0,0)] D [] [24323] [] [] [((0,0),(0,1))]
DISCARD 24322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24323 [(0,0)] HALF_D_PLUS_2 [24321] [] [] [] []
IDLE 24324 [(0,0)] 91 [] [] [] [] []
INJECT_T 24325 [(1,0)] D [] [] [] [] []
MERGE 24326 [(1,0),(0,0)] D [] [24328] [] [] [((0,0),(1,0))]
DISCARD 24327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24328 [(0,0)] HALF_D_PLUS_2 [24326] [] [] [] []
IDLE 24329 [(0,0)] 15 [] [] [] [] []
INJECT_T 24330 [(0,1)] D [] [] [] [] []
MERGE 24331 [(0,1),(0,0)] D [] [24333] [] [] [((0,0),(0,1))]
DISCARD 24332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24333 [(0,0)] HALF_D_PLUS_2 [24331] [] [] [] []
IDLE 24334 [(0,0)] 103 [] [] [] [] []
INJECT_T 24335 [(1,0)] D [] [] [] [] []
MERGE 24336 [(1,0),(0,0)] D [] [24338] [] [] [((0,0),(1,0))]
DISCARD 24337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24338 [(0,0)] HALF_D_PLUS_2 [24336] [] [] [] []
IDLE 24339 [(0,0)] 133 [] [] [] [] []
INJECT_T 24340 [(0,1)] D [] [] [] [] []
MERGE 24341 [(0,1),(0,0)] D [] [24343] [] [] [((0,0),(0,1))]
DISCARD 24342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24343 [(0,0)] HALF_D_PLUS_2 [24341] [] [] [] []
IDLE 24344 [(0,0)] 197 [] [] [] [] []
INJECT_T 24345 [(1,0)] D [] [] [] [] []
MERGE 24346 [(1,0),(0,0)] D [] [24348] [] [] [((0,0),(1,0))]
DISCARD 24347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24348 [(0,0)] HALF_D_PLUS_2 [24346] [] [] [] []
IDLE 24349 [(0,0)] 166 [] [] [] [] []
INJECT_T 24350 [(0,1)] D [] [] [] [] []
MERGE 24351 [(0,1),(0,0)] D [] [24353] [] [] [((0,0),(0,1))]
DISCARD 24352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24353 [(0,0)] HALF_D_PLUS_2 [24351] [] [] [] []
IDLE 24354 [(0,0)] 92 [] [] [] [] []
INJECT_T 24355 [(1,0)] D [] [] [] [] []
MERGE 24356 [(1,0),(0,0)] D [] [24358] [] [] [((0,0),(1,0))]
DISCARD 24357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24358 [(0,0)] HALF_D_PLUS_2 [24356] [] [] [] []
IDLE 24359 [(0,0)] 57 [] [] [] [] []
INJECT_T 24360 [(0,1)] D [] [] [] [] []
MERGE 24361 [(0,1),(0,0)] D [] [24363] [] [] [((0,0),(0,1))]
DISCARD 24362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24363 [(0,0)] HALF_D_PLUS_2 [24361] [] [] [] []
IDLE 24364 [(0,0)] 123 [] [] [] [] []
INJECT_T 24365 [(1,0)] D [] [] [] [] []
MERGE 24366 [(1,0),(0,0)] D [] [24368] [] [] [((0,0),(1,0))]
DISCARD 24367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24368 [(0,0)] HALF_D_PLUS_2 [24366] [] [] [] []
IDLE 24369 [(0,0)] 92 [] [] [] [] []
INJECT_T 24370 [(0,1)] D [] [] [] [] []
MERGE 24371 [(0,1),(0,0)] D [] [24373] [] [] [((0,0),(0,1))]
DISCARD 24372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24373 [(0,0)] HALF_D_PLUS_2 [24371] [] [] [] []
IDLE 24374 [(0,0)] 63 [] [] [] [] []
INJECT_T 24375 [(1,0)] D [] [] [] [] []
MERGE 24376 [(1,0),(0,0)] D [] [24378] [] [] [((0,0),(1,0))]
DISCARD 24377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24378 [(0,0)] HALF_D_PLUS_2 [24376] [] [] [] []
IDLE 24379 [(0,0)] 56 [] [] [] [] []
INJECT_T 24380 [(0,1)] D [] [] [] [] []
MERGE 24381 [(0,1),(0,0)] D [] [24383] [] [] [((0,0),(0,1))]
DISCARD 24382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24383 [(0,0)] HALF_D_PLUS_2 [24381] [] [] [] []
IDLE 24384 [(0,0)] 98 [] [] [] [] []
INJECT_T 24385 [(1,0)] D [] [] [] [] []
MERGE 24386 [(1,0),(0,0)] D [] [24388] [] [] [((0,0),(1,0))]
DISCARD 24387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24388 [(0,0)] HALF_D_PLUS_2 [24386] [] [] [] []
IDLE 24389 [(0,0)] 36 [] [] [] [] []
INJECT_T 24390 [(0,1)] D [] [] [] [] []
MERGE 24391 [(0,1),(0,0)] D [] [24393] [] [] [((0,0),(0,1))]
DISCARD 24392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24393 [(0,0)] HALF_D_PLUS_2 [24391] [] [] [] []
IDLE 24394 [(0,0)] 56 [] [] [] [] []
INJECT_T 24395 [(1,0)] D [] [] [] [] []
MERGE 24396 [(1,0),(0,0)] D [] [24398] [] [] [((0,0),(1,0))]
DISCARD 24397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24398 [(0,0)] HALF_D_PLUS_2 [24396] [] [] [] []
IDLE 24399 [(0,0)] 171 [] [] [] [] []
INJECT_T 24400 [(0,1)] D [] [] [] [] []
MERGE 24401 [(0,1),(0,0)] D [] [24403] [] [] [((0,0),(0,1))]
DISCARD 24402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24403 [(0,0)] HALF_D_PLUS_2 [24401] [] [] [] []
IDLE 24404 [(0,0)] 189 [] [] [] [] []
INJECT_T 24405 [(1,0)] D [] [] [] [] []
MERGE 24406 [(1,0),(0,0)] D [] [24408] [] [] [((0,0),(1,0))]
DISCARD 24407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24408 [(0,0)] HALF_D_PLUS_2 [24406] [] [] [] []
IDLE 24409 [(0,0)] 136 [] [] [] [] []
INJECT_T 24410 [(0,1)] D [] [] [] [] []
MERGE 24411 [(0,1),(0,0)] D [] [24413] [] [] [((0,0),(0,1))]
DISCARD 24412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24413 [(0,0)] HALF_D_PLUS_2 [24411] [] [] [] []
IDLE 24414 [(0,0)] 10 [] [] [] [] []
INJECT_T 24415 [(1,0)] D [] [] [] [] []
MERGE 24416 [(1,0),(0,0)] D [] [24418] [] [] [((0,0),(1,0))]
DISCARD 24417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24418 [(0,0)] HALF_D_PLUS_2 [24416] [] [] [] []
IDLE 24419 [(0,0)] 107 [] [] [] [] []
INJECT_T 24420 [(0,1)] D [] [] [] [] []
MERGE 24421 [(0,1),(0,0)] D [] [24423] [] [] [((0,0),(0,1))]
DISCARD 24422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24423 [(0,0)] HALF_D_PLUS_2 [24421] [] [] [] []
IDLE 24424 [(0,0)] 80 [] [] [] [] []
INJECT_T 24425 [(1,0)] D [] [] [] [] []
MERGE 24426 [(1,0),(0,0)] D [] [24428] [] [] [((0,0),(1,0))]
DISCARD 24427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24428 [(0,0)] HALF_D_PLUS_2 [24426] [] [] [] []
IDLE 24429 [(0,0)] 166 [] [] [] [] []
INJECT_T 24430 [(0,1)] D [] [] [] [] []
MERGE 24431 [(0,1),(0,0)] D [] [24433] [] [] [((0,0),(0,1))]
DISCARD 24432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24433 [(0,0)] HALF_D_PLUS_2 [24431] [] [] [] []
IDLE 24434 [(0,0)] 83 [] [] [] [] []
INJECT_T 24435 [(1,0)] D [] [] [] [] []
MERGE 24436 [(1,0),(0,0)] D [] [24438] [] [] [((0,0),(1,0))]
DISCARD 24437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24438 [(0,0)] HALF_D_PLUS_2 [24436] [] [] [] []
IDLE 24439 [(0,0)] 49 [] [] [] [] []
INJECT_T 24440 [(0,1)] D [] [] [] [] []
MERGE 24441 [(0,1),(0,0)] D [] [24443] [] [] [((0,0),(0,1))]
DISCARD 24442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24443 [(0,0)] HALF_D_PLUS_2 [24441] [] [] [] []
IDLE 24444 [(0,0)] 167 [] [] [] [] []
INJECT_T 24445 [(1,0)] D [] [] [] [] []
MERGE 24446 [(1,0),(0,0)] D [] [24448] [] [] [((0,0),(1,0))]
DISCARD 24447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24448 [(0,0)] HALF_D_PLUS_2 [24446] [] [] [] []
IDLE 24449 [(0,0)] 135 [] [] [] [] []
INJECT_T 24450 [(0,1)] D [] [] [] [] []
MERGE 24451 [(0,1),(0,0)] D [] [24453] [] [] [((0,0),(0,1))]
DISCARD 24452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24453 [(0,0)] HALF_D_PLUS_2 [24451] [] [] [] []
IDLE 24454 [(0,0)] 35 [] [] [] [] []
INJECT_T 24455 [(1,0)] D [] [] [] [] []
MERGE 24456 [(1,0),(0,0)] D [] [24458] [] [] [((0,0),(1,0))]
DISCARD 24457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24458 [(0,0)] HALF_D_PLUS_2 [24456] [] [] [] []
IDLE 24459 [(0,0)] 190 [] [] [] [] []
INJECT_T 24460 [(0,1)] D [] [] [] [] []
MERGE 24461 [(0,1),(0,0)] D [] [24463] [] [] [((0,0),(0,1))]
DISCARD 24462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24463 [(0,0)] HALF_D_PLUS_2 [24461] [] [] [] []
IDLE 24464 [(0,0)] 47 [] [] [] [] []
INJECT_T 24465 [(1,0)] D [] [] [] [] []
MERGE 24466 [(1,0),(0,0)] D [] [24468] [] [] [((0,0),(1,0))]
DISCARD 24467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24468 [(0,0)] HALF_D_PLUS_2 [24466] [] [] [] []
IDLE 24469 [(0,0)] 162 [] [] [] [] []
INJECT_T 24470 [(0,1)] D [] [] [] [] []
MERGE 24471 [(0,1),(0,0)] D [] [24473] [] [] [((0,0),(0,1))]
DISCARD 24472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24473 [(0,0)] HALF_D_PLUS_2 [24471] [] [] [] []
IDLE 24474 [(0,0)] 70 [] [] [] [] []
INJECT_T 24475 [(1,0)] D [] [] [] [] []
MERGE 24476 [(1,0),(0,0)] D [] [24478] [] [] [((0,0),(1,0))]
DISCARD 24477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24478 [(0,0)] HALF_D_PLUS_2 [24476] [] [] [] []
IDLE 24479 [(0,0)] 140 [] [] [] [] []
INJECT_T 24480 [(0,1)] D [] [] [] [] []
MERGE 24481 [(0,1),(0,0)] D [] [24483] [] [] [((0,0),(0,1))]
DISCARD 24482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24483 [(0,0)] HALF_D_PLUS_2 [24481] [] [] [] []
IDLE 24484 [(0,0)] 82 [] [] [] [] []
INJECT_T 24485 [(1,0)] D [] [] [] [] []
MERGE 24486 [(1,0),(0,0)] D [] [24488] [] [] [((0,0),(1,0))]
DISCARD 24487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24488 [(0,0)] HALF_D_PLUS_2 [24486] [] [] [] []
IDLE 24489 [(0,0)] 172 [] [] [] [] []
INJECT_T 24490 [(0,1)] D [] [] [] [] []
MERGE 24491 [(0,1),(0,0)] D [] [24493] [] [] [((0,0),(0,1))]
DISCARD 24492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24493 [(0,0)] HALF_D_PLUS_2 [24491] [] [] [] []
IDLE 24494 [(0,0)] 101 [] [] [] [] []
INJECT_T 24495 [(1,0)] D [] [] [] [] []
MERGE 24496 [(1,0),(0,0)] D [] [24498] [] [] [((0,0),(1,0))]
DISCARD 24497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24498 [(0,0)] HALF_D_PLUS_2 [24496] [] [] [] []
IDLE 24499 [(0,0)] 67 [] [] [] [] []
INJECT_T 24500 [(0,1)] D [] [] [] [] []
MERGE 24501 [(0,1),(0,0)] D [] [24503] [] [] [((0,0),(0,1))]
DISCARD 24502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24503 [(0,0)] HALF_D_PLUS_2 [24501] [] [] [] []
IDLE 24504 [(0,0)] 97 [] [] [] [] []
INJECT_T 24505 [(1,0)] D [] [] [] [] []
MERGE 24506 [(1,0),(0,0)] D [] [24508] [] [] [((0,0),(1,0))]
DISCARD 24507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24508 [(0,0)] HALF_D_PLUS_2 [24506] [] [] [] []
IDLE 24509 [(0,0)] 72 [] [] [] [] []
INJECT_T 24510 [(0,1)] D [] [] [] [] []
MERGE 24511 [(0,1),(0,0)] D [] [24513] [] [] [((0,0),(0,1))]
DISCARD 24512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24513 [(0,0)] HALF_D_PLUS_2 [24511] [] [] [] []
IDLE 24514 [(0,0)] 134 [] [] [] [] []
INJECT_T 24515 [(1,0)] D [] [] [] [] []
MERGE 24516 [(1,0),(0,0)] D [] [24518] [] [] [((0,0),(1,0))]
DISCARD 24517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24518 [(0,0)] HALF_D_PLUS_2 [24516] [] [] [] []
IDLE 24519 [(0,0)] 1 [] [] [] [] []
INJECT_T 24520 [(0,1)] D [] [] [] [] []
MERGE 24521 [(0,1),(0,0)] D [] [24523] [] [] [((0,0),(0,1))]
DISCARD 24522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24523 [(0,0)] HALF_D_PLUS_2 [24521] [] [] [] []
IDLE 24524 [(0,0)] 80 [] [] [] [] []
INJECT_T 24525 [(1,0)] D [] [] [] [] []
MERGE 24526 [(1,0),(0,0)] D [] [24528] [] [] [((0,0),(1,0))]
DISCARD 24527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24528 [(0,0)] HALF_D_PLUS_2 [24526] [] [] [] []
IDLE 24529 [(0,0)] 139 [] [] [] [] []
INJECT_T 24530 [(0,1)] D [] [] [] [] []
MERGE 24531 [(0,1),(0,0)] D [] [24533] [] [] [((0,0),(0,1))]
DISCARD 24532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24533 [(0,0)] HALF_D_PLUS_2 [24531] [] [] [] []
IDLE 24534 [(0,0)] 45 [] [] [] [] []
INJECT_T 24535 [(1,0)] D [] [] [] [] []
MERGE 24536 [(1,0),(0,0)] D [] [24538] [] [] [((0,0),(1,0))]
DISCARD 24537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24538 [(0,0)] HALF_D_PLUS_2 [24536] [] [] [] []
IDLE 24539 [(0,0)] 173 [] [] [] [] []
INJECT_T 24540 [(0,1)] D [] [] [] [] []
MERGE 24541 [(0,1),(0,0)] D [] [24543] [] [] [((0,0),(0,1))]
DISCARD 24542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24543 [(0,0)] HALF_D_PLUS_2 [24541] [] [] [] []
IDLE 24544 [(0,0)] 9 [] [] [] [] []
INJECT_T 24545 [(1,0)] D [] [] [] [] []
MERGE 24546 [(1,0),(0,0)] D [] [24548] [] [] [((0,0),(1,0))]
DISCARD 24547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24548 [(0,0)] HALF_D_PLUS_2 [24546] [] [] [] []
IDLE 24549 [(0,0)] 84 [] [] [] [] []
INJECT_T 24550 [(0,1)] D [] [] [] [] []
MERGE 24551 [(0,1),(0,0)] D [] [24553] [] [] [((0,0),(0,1))]
DISCARD 24552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24553 [(0,0)] HALF_D_PLUS_2 [24551] [] [] [] []
IDLE 24554 [(0,0)] 11 [] [] [] [] []
INJECT_T 24555 [(1,0)] D [] [] [] [] []
MERGE 24556 [(1,0),(0,0)] D [] [24558] [] [] [((0,0),(1,0))]
DISCARD 24557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24558 [(0,0)] HALF_D_PLUS_2 [24556] [] [] [] []
IDLE 24559 [(0,0)] 177 [] [] [] [] []
INJECT_T 24560 [(0,1)] D [] [] [] [] []
MERGE 24561 [(0,1),(0,0)] D [] [24563] [] [] [((0,0),(0,1))]
DISCARD 24562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24563 [(0,0)] HALF_D_PLUS_2 [24561] [] [] [] []
IDLE 24564 [(0,0)] 4 [] [] [] [] []
INJECT_T 24565 [(1,0)] D [] [] [] [] []
MERGE 24566 [(1,0),(0,0)] D [] [24568] [] [] [((0,0),(1,0))]
DISCARD 24567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24568 [(0,0)] HALF_D_PLUS_2 [24566] [] [] [] []
IDLE 24569 [(0,0)] 165 [] [] [] [] []
INJECT_T 24570 [(0,1)] D [] [] [] [] []
MERGE 24571 [(0,1),(0,0)] D [] [24573] [] [] [((0,0),(0,1))]
DISCARD 24572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24573 [(0,0)] HALF_D_PLUS_2 [24571] [] [] [] []
IDLE 24574 [(0,0)] 8 [] [] [] [] []
INJECT_T 24575 [(1,0)] D [] [] [] [] []
MERGE 24576 [(1,0),(0,0)] D [] [24578] [] [] [((0,0),(1,0))]
DISCARD 24577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24578 [(0,0)] HALF_D_PLUS_2 [24576] [] [] [] []
IDLE 24579 [(0,0)] 154 [] [] [] [] []
INJECT_T 24580 [(0,1)] D [] [] [] [] []
MERGE 24581 [(0,1),(0,0)] D [] [24583] [] [] [((0,0),(0,1))]
DISCARD 24582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24583 [(0,0)] HALF_D_PLUS_2 [24581] [] [] [] []
IDLE 24584 [(0,0)] 164 [] [] [] [] []
INJECT_T 24585 [(1,0)] D [] [] [] [] []
MERGE 24586 [(1,0),(0,0)] D [] [24588] [] [] [((0,0),(1,0))]
DISCARD 24587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24588 [(0,0)] HALF_D_PLUS_2 [24586] [] [] [] []
IDLE 24589 [(0,0)] 73 [] [] [] [] []
INJECT_T 24590 [(0,1)] D [] [] [] [] []
MERGE 24591 [(0,1),(0,0)] D [] [24593] [] [] [((0,0),(0,1))]
DISCARD 24592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24593 [(0,0)] HALF_D_PLUS_2 [24591] [] [] [] []
IDLE 24594 [(0,0)] 153 [] [] [] [] []
INJECT_T 24595 [(1,0)] D [] [] [] [] []
MERGE 24596 [(1,0),(0,0)] D [] [24598] [] [] [((0,0),(1,0))]
DISCARD 24597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24598 [(0,0)] HALF_D_PLUS_2 [24596] [] [] [] []
IDLE 24599 [(0,0)] 158 [] [] [] [] []
INJECT_T 24600 [(0,1)] D [] [] [] [] []
MERGE 24601 [(0,1),(0,0)] D [] [24603] [] [] [((0,0),(0,1))]
DISCARD 24602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24603 [(0,0)] HALF_D_PLUS_2 [24601] [] [] [] []
IDLE 24604 [(0,0)] 44 [] [] [] [] []
INJECT_T 24605 [(1,0)] D [] [] [] [] []
MERGE 24606 [(1,0),(0,0)] D [] [24608] [] [] [((0,0),(1,0))]
DISCARD 24607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24608 [(0,0)] HALF_D_PLUS_2 [24606] [] [] [] []
IDLE 24609 [(0,0)] 123 [] [] [] [] []
INJECT_T 24610 [(0,1)] D [] [] [] [] []
MERGE 24611 [(0,1),(0,0)] D [] [24613] [] [] [((0,0),(0,1))]
DISCARD 24612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24613 [(0,0)] HALF_D_PLUS_2 [24611] [] [] [] []
IDLE 24614 [(0,0)] 170 [] [] [] [] []
INJECT_T 24615 [(1,0)] D [] [] [] [] []
MERGE 24616 [(1,0),(0,0)] D [] [24618] [] [] [((0,0),(1,0))]
DISCARD 24617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24618 [(0,0)] HALF_D_PLUS_2 [24616] [] [] [] []
IDLE 24619 [(0,0)] 191 [] [] [] [] []
INJECT_T 24620 [(0,1)] D [] [] [] [] []
MERGE 24621 [(0,1),(0,0)] D [] [24623] [] [] [((0,0),(0,1))]
DISCARD 24622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24623 [(0,0)] HALF_D_PLUS_2 [24621] [] [] [] []
IDLE 24624 [(0,0)] 29 [] [] [] [] []
INJECT_T 24625 [(1,0)] D [] [] [] [] []
MERGE 24626 [(1,0),(0,0)] D [] [24628] [] [] [((0,0),(1,0))]
DISCARD 24627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24628 [(0,0)] HALF_D_PLUS_2 [24626] [] [] [] []
IDLE 24629 [(0,0)] 28 [] [] [] [] []
INJECT_T 24630 [(0,1)] D [] [] [] [] []
MERGE 24631 [(0,1),(0,0)] D [] [24633] [] [] [((0,0),(0,1))]
DISCARD 24632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24633 [(0,0)] HALF_D_PLUS_2 [24631] [] [] [] []
IDLE 24634 [(0,0)] 100 [] [] [] [] []
INJECT_T 24635 [(1,0)] D [] [] [] [] []
MERGE 24636 [(1,0),(0,0)] D [] [24638] [] [] [((0,0),(1,0))]
DISCARD 24637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24638 [(0,0)] HALF_D_PLUS_2 [24636] [] [] [] []
IDLE 24639 [(0,0)] 159 [] [] [] [] []
INJECT_T 24640 [(0,1)] D [] [] [] [] []
MERGE 24641 [(0,1),(0,0)] D [] [24643] [] [] [((0,0),(0,1))]
DISCARD 24642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24643 [(0,0)] HALF_D_PLUS_2 [24641] [] [] [] []
IDLE 24644 [(0,0)] 21 [] [] [] [] []
INJECT_T 24645 [(1,0)] D [] [] [] [] []
MERGE 24646 [(1,0),(0,0)] D [] [24648] [] [] [((0,0),(1,0))]
DISCARD 24647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24648 [(0,0)] HALF_D_PLUS_2 [24646] [] [] [] []
IDLE 24649 [(0,0)] 88 [] [] [] [] []
INJECT_T 24650 [(0,1)] D [] [] [] [] []
MERGE 24651 [(0,1),(0,0)] D [] [24653] [] [] [((0,0),(0,1))]
DISCARD 24652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24653 [(0,0)] HALF_D_PLUS_2 [24651] [] [] [] []
IDLE 24654 [(0,0)] 189 [] [] [] [] []
INJECT_T 24655 [(1,0)] D [] [] [] [] []
MERGE 24656 [(1,0),(0,0)] D [] [24658] [] [] [((0,0),(1,0))]
DISCARD 24657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24658 [(0,0)] HALF_D_PLUS_2 [24656] [] [] [] []
IDLE 24659 [(0,0)] 50 [] [] [] [] []
INJECT_T 24660 [(0,1)] D [] [] [] [] []
MERGE 24661 [(0,1),(0,0)] D [] [24663] [] [] [((0,0),(0,1))]
DISCARD 24662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24663 [(0,0)] HALF_D_PLUS_2 [24661] [] [] [] []
IDLE 24664 [(0,0)] 125 [] [] [] [] []
INJECT_T 24665 [(1,0)] D [] [] [] [] []
MERGE 24666 [(1,0),(0,0)] D [] [24668] [] [] [((0,0),(1,0))]
DISCARD 24667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24668 [(0,0)] HALF_D_PLUS_2 [24666] [] [] [] []
IDLE 24669 [(0,0)] 6 [] [] [] [] []
INJECT_T 24670 [(0,1)] D [] [] [] [] []
MERGE 24671 [(0,1),(0,0)] D [] [24673] [] [] [((0,0),(0,1))]
DISCARD 24672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24673 [(0,0)] HALF_D_PLUS_2 [24671] [] [] [] []
IDLE 24674 [(0,0)] 131 [] [] [] [] []
INJECT_T 24675 [(1,0)] D [] [] [] [] []
MERGE 24676 [(1,0),(0,0)] D [] [24678] [] [] [((0,0),(1,0))]
DISCARD 24677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24678 [(0,0)] HALF_D_PLUS_2 [24676] [] [] [] []
IDLE 24679 [(0,0)] 186 [] [] [] [] []
INJECT_T 24680 [(0,1)] D [] [] [] [] []
MERGE 24681 [(0,1),(0,0)] D [] [24683] [] [] [((0,0),(0,1))]
DISCARD 24682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24683 [(0,0)] HALF_D_PLUS_2 [24681] [] [] [] []
IDLE 24684 [(0,0)] 168 [] [] [] [] []
INJECT_T 24685 [(1,0)] D [] [] [] [] []
MERGE 24686 [(1,0),(0,0)] D [] [24688] [] [] [((0,0),(1,0))]
DISCARD 24687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24688 [(0,0)] HALF_D_PLUS_2 [24686] [] [] [] []
IDLE 24689 [(0,0)] 8 [] [] [] [] []
INJECT_T 24690 [(0,1)] D [] [] [] [] []
MERGE 24691 [(0,1),(0,0)] D [] [24693] [] [] [((0,0),(0,1))]
DISCARD 24692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24693 [(0,0)] HALF_D_PLUS_2 [24691] [] [] [] []
IDLE 24694 [(0,0)] 100 [] [] [] [] []
INJECT_T 24695 [(1,0)] D [] [] [] [] []
MERGE 24696 [(1,0),(0,0)] D [] [24698] [] [] [((0,0),(1,0))]
DISCARD 24697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24698 [(0,0)] HALF_D_PLUS_2 [24696] [] [] [] []
IDLE 24699 [(0,0)] 173 [] [] [] [] []
INJECT_T 24700 [(0,1)] D [] [] [] [] []
MERGE 24701 [(0,1),(0,0)] D [] [24703] [] [] [((0,0),(0,1))]
DISCARD 24702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24703 [(0,0)] HALF_D_PLUS_2 [24701] [] [] [] []
IDLE 24704 [(0,0)] 179 [] [] [] [] []
INJECT_T 24705 [(1,0)] D [] [] [] [] []
MERGE 24706 [(1,0),(0,0)] D [] [24708] [] [] [((0,0),(1,0))]
DISCARD 24707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24708 [(0,0)] HALF_D_PLUS_2 [24706] [] [] [] []
IDLE 24709 [(0,0)] 76 [] [] [] [] []
INJECT_T 24710 [(0,1)] D [] [] [] [] []
MERGE 24711 [(0,1),(0,0)] D [] [24713] [] [] [((0,0),(0,1))]
DISCARD 24712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24713 [(0,0)] HALF_D_PLUS_2 [24711] [] [] [] []
IDLE 24714 [(0,0)] 59 [] [] [] [] []
INJECT_T 24715 [(1,0)] D [] [] [] [] []
MERGE 24716 [(1,0),(0,0)] D [] [24718] [] [] [((0,0),(1,0))]
DISCARD 24717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24718 [(0,0)] HALF_D_PLUS_2 [24716] [] [] [] []
IDLE 24719 [(0,0)] 179 [] [] [] [] []
INJECT_T 24720 [(0,1)] D [] [] [] [] []
MERGE 24721 [(0,1),(0,0)] D [] [24723] [] [] [((0,0),(0,1))]
DISCARD 24722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24723 [(0,0)] HALF_D_PLUS_2 [24721] [] [] [] []
IDLE 24724 [(0,0)] 91 [] [] [] [] []
INJECT_T 24725 [(1,0)] D [] [] [] [] []
MERGE 24726 [(1,0),(0,0)] D [] [24728] [] [] [((0,0),(1,0))]
DISCARD 24727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24728 [(0,0)] HALF_D_PLUS_2 [24726] [] [] [] []
IDLE 24729 [(0,0)] 63 [] [] [] [] []
INJECT_T 24730 [(0,1)] D [] [] [] [] []
MERGE 24731 [(0,1),(0,0)] D [] [24733] [] [] [((0,0),(0,1))]
DISCARD 24732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24733 [(0,0)] HALF_D_PLUS_2 [24731] [] [] [] []
IDLE 24734 [(0,0)] 171 [] [] [] [] []
INJECT_T 24735 [(1,0)] D [] [] [] [] []
MERGE 24736 [(1,0),(0,0)] D [] [24738] [] [] [((0,0),(1,0))]
DISCARD 24737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24738 [(0,0)] HALF_D_PLUS_2 [24736] [] [] [] []
IDLE 24739 [(0,0)] 133 [] [] [] [] []
INJECT_T 24740 [(0,1)] D [] [] [] [] []
MERGE 24741 [(0,1),(0,0)] D [] [24743] [] [] [((0,0),(0,1))]
DISCARD 24742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24743 [(0,0)] HALF_D_PLUS_2 [24741] [] [] [] []
IDLE 24744 [(0,0)] 135 [] [] [] [] []
INJECT_T 24745 [(1,0)] D [] [] [] [] []
MERGE 24746 [(1,0),(0,0)] D [] [24748] [] [] [((0,0),(1,0))]
DISCARD 24747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24748 [(0,0)] HALF_D_PLUS_2 [24746] [] [] [] []
IDLE 24749 [(0,0)] 73 [] [] [] [] []
INJECT_T 24750 [(0,1)] D [] [] [] [] []
MERGE 24751 [(0,1),(0,0)] D [] [24753] [] [] [((0,0),(0,1))]
DISCARD 24752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24753 [(0,0)] HALF_D_PLUS_2 [24751] [] [] [] []
IDLE 24754 [(0,0)] 177 [] [] [] [] []
INJECT_T 24755 [(1,0)] D [] [] [] [] []
MERGE 24756 [(1,0),(0,0)] D [] [24758] [] [] [((0,0),(1,0))]
DISCARD 24757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24758 [(0,0)] HALF_D_PLUS_2 [24756] [] [] [] []
IDLE 24759 [(0,0)] 67 [] [] [] [] []
INJECT_T 24760 [(0,1)] D [] [] [] [] []
MERGE 24761 [(0,1),(0,0)] D [] [24763] [] [] [((0,0),(0,1))]
DISCARD 24762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24763 [(0,0)] HALF_D_PLUS_2 [24761] [] [] [] []
IDLE 24764 [(0,0)] 112 [] [] [] [] []
INJECT_T 24765 [(1,0)] D [] [] [] [] []
MERGE 24766 [(1,0),(0,0)] D [] [24768] [] [] [((0,0),(1,0))]
DISCARD 24767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24768 [(0,0)] HALF_D_PLUS_2 [24766] [] [] [] []
IDLE 24769 [(0,0)] 129 [] [] [] [] []
INJECT_T 24770 [(0,1)] D [] [] [] [] []
MERGE 24771 [(0,1),(0,0)] D [] [24773] [] [] [((0,0),(0,1))]
DISCARD 24772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24773 [(0,0)] HALF_D_PLUS_2 [24771] [] [] [] []
IDLE 24774 [(0,0)] 99 [] [] [] [] []
INJECT_T 24775 [(1,0)] D [] [] [] [] []
MERGE 24776 [(1,0),(0,0)] D [] [24778] [] [] [((0,0),(1,0))]
DISCARD 24777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24778 [(0,0)] HALF_D_PLUS_2 [24776] [] [] [] []
IDLE 24779 [(0,0)] 155 [] [] [] [] []
INJECT_T 24780 [(0,1)] D [] [] [] [] []
MERGE 24781 [(0,1),(0,0)] D [] [24783] [] [] [((0,0),(0,1))]
DISCARD 24782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24783 [(0,0)] HALF_D_PLUS_2 [24781] [] [] [] []
IDLE 24784 [(0,0)] 143 [] [] [] [] []
INJECT_T 24785 [(1,0)] D [] [] [] [] []
MERGE 24786 [(1,0),(0,0)] D [] [24788] [] [] [((0,0),(1,0))]
DISCARD 24787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24788 [(0,0)] HALF_D_PLUS_2 [24786] [] [] [] []
IDLE 24789 [(0,0)] 28 [] [] [] [] []
INJECT_T 24790 [(0,1)] D [] [] [] [] []
MERGE 24791 [(0,1),(0,0)] D [] [24793] [] [] [((0,0),(0,1))]
DISCARD 24792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24793 [(0,0)] HALF_D_PLUS_2 [24791] [] [] [] []
IDLE 24794 [(0,0)] 114 [] [] [] [] []
INJECT_T 24795 [(1,0)] D [] [] [] [] []
MERGE 24796 [(1,0),(0,0)] D [] [24798] [] [] [((0,0),(1,0))]
DISCARD 24797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24798 [(0,0)] HALF_D_PLUS_2 [24796] [] [] [] []
IDLE 24799 [(0,0)] 16 [] [] [] [] []
INJECT_T 24800 [(0,1)] D [] [] [] [] []
MERGE 24801 [(0,1),(0,0)] D [] [24803] [] [] [((0,0),(0,1))]
DISCARD 24802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24803 [(0,0)] HALF_D_PLUS_2 [24801] [] [] [] []
IDLE 24804 [(0,0)] 179 [] [] [] [] []
INJECT_T 24805 [(1,0)] D [] [] [] [] []
MERGE 24806 [(1,0),(0,0)] D [] [24808] [] [] [((0,0),(1,0))]
DISCARD 24807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24808 [(0,0)] HALF_D_PLUS_2 [24806] [] [] [] []
IDLE 24809 [(0,0)] 47 [] [] [] [] []
INJECT_T 24810 [(0,1)] D [] [] [] [] []
MERGE 24811 [(0,1),(0,0)] D [] [24813] [] [] [((0,0),(0,1))]
DISCARD 24812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24813 [(0,0)] HALF_D_PLUS_2 [24811] [] [] [] []
IDLE 24814 [(0,0)] 146 [] [] [] [] []
INJECT_T 24815 [(1,0)] D [] [] [] [] []
MERGE 24816 [(1,0),(0,0)] D [] [24818] [] [] [((0,0),(1,0))]
DISCARD 24817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24818 [(0,0)] HALF_D_PLUS_2 [24816] [] [] [] []
IDLE 24819 [(0,0)] 29 [] [] [] [] []
INJECT_T 24820 [(0,1)] D [] [] [] [] []
MERGE 24821 [(0,1),(0,0)] D [] [24823] [] [] [((0,0),(0,1))]
DISCARD 24822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24823 [(0,0)] HALF_D_PLUS_2 [24821] [] [] [] []
IDLE 24824 [(0,0)] 23 [] [] [] [] []
INJECT_T 24825 [(1,0)] D [] [] [] [] []
MERGE 24826 [(1,0),(0,0)] D [] [24828] [] [] [((0,0),(1,0))]
DISCARD 24827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24828 [(0,0)] HALF_D_PLUS_2 [24826] [] [] [] []
IDLE 24829 [(0,0)] 48 [] [] [] [] []
INJECT_T 24830 [(0,1)] D [] [] [] [] []
MERGE 24831 [(0,1),(0,0)] D [] [24833] [] [] [((0,0),(0,1))]
DISCARD 24832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24833 [(0,0)] HALF_D_PLUS_2 [24831] [] [] [] []
IDLE 24834 [(0,0)] 51 [] [] [] [] []
INJECT_T 24835 [(1,0)] D [] [] [] [] []
MERGE 24836 [(1,0),(0,0)] D [] [24838] [] [] [((0,0),(1,0))]
DISCARD 24837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24838 [(0,0)] HALF_D_PLUS_2 [24836] [] [] [] []
IDLE 24839 [(0,0)] 185 [] [] [] [] []
INJECT_T 24840 [(0,1)] D [] [] [] [] []
MERGE 24841 [(0,1),(0,0)] D [] [24843] [] [] [((0,0),(0,1))]
DISCARD 24842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24843 [(0,0)] HALF_D_PLUS_2 [24841] [] [] [] []
IDLE 24844 [(0,0)] 197 [] [] [] [] []
INJECT_T 24845 [(1,0)] D [] [] [] [] []
MERGE 24846 [(1,0),(0,0)] D [] [24848] [] [] [((0,0),(1,0))]
DISCARD 24847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24848 [(0,0)] HALF_D_PLUS_2 [24846] [] [] [] []
IDLE 24849 [(0,0)] 182 [] [] [] [] []
INJECT_T 24850 [(0,1)] D [] [] [] [] []
MERGE 24851 [(0,1),(0,0)] D [] [24853] [] [] [((0,0),(0,1))]
DISCARD 24852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24853 [(0,0)] HALF_D_PLUS_2 [24851] [] [] [] []
IDLE 24854 [(0,0)] 26 [] [] [] [] []
INJECT_T 24855 [(1,0)] D [] [] [] [] []
MERGE 24856 [(1,0),(0,0)] D [] [24858] [] [] [((0,0),(1,0))]
DISCARD 24857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24858 [(0,0)] HALF_D_PLUS_2 [24856] [] [] [] []
IDLE 24859 [(0,0)] 124 [] [] [] [] []
INJECT_T 24860 [(0,1)] D [] [] [] [] []
MERGE 24861 [(0,1),(0,0)] D [] [24863] [] [] [((0,0),(0,1))]
DISCARD 24862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24863 [(0,0)] HALF_D_PLUS_2 [24861] [] [] [] []
IDLE 24864 [(0,0)] 138 [] [] [] [] []
INJECT_T 24865 [(1,0)] D [] [] [] [] []
MERGE 24866 [(1,0),(0,0)] D [] [24868] [] [] [((0,0),(1,0))]
DISCARD 24867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24868 [(0,0)] HALF_D_PLUS_2 [24866] [] [] [] []
IDLE 24869 [(0,0)] 182 [] [] [] [] []
INJECT_T 24870 [(0,1)] D [] [] [] [] []
MERGE 24871 [(0,1),(0,0)] D [] [24873] [] [] [((0,0),(0,1))]
DISCARD 24872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24873 [(0,0)] HALF_D_PLUS_2 [24871] [] [] [] []
IDLE 24874 [(0,0)] 17 [] [] [] [] []
INJECT_T 24875 [(1,0)] D [] [] [] [] []
MERGE 24876 [(1,0),(0,0)] D [] [24878] [] [] [((0,0),(1,0))]
DISCARD 24877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24878 [(0,0)] HALF_D_PLUS_2 [24876] [] [] [] []
IDLE 24879 [(0,0)] 58 [] [] [] [] []
INJECT_T 24880 [(0,1)] D [] [] [] [] []
MERGE 24881 [(0,1),(0,0)] D [] [24883] [] [] [((0,0),(0,1))]
DISCARD 24882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24883 [(0,0)] HALF_D_PLUS_2 [24881] [] [] [] []
IDLE 24884 [(0,0)] 176 [] [] [] [] []
INJECT_T 24885 [(1,0)] D [] [] [] [] []
MERGE 24886 [(1,0),(0,0)] D [] [24888] [] [] [((0,0),(1,0))]
DISCARD 24887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24888 [(0,0)] HALF_D_PLUS_2 [24886] [] [] [] []
IDLE 24889 [(0,0)] 18 [] [] [] [] []
INJECT_T 24890 [(0,1)] D [] [] [] [] []
MERGE 24891 [(0,1),(0,0)] D [] [24893] [] [] [((0,0),(0,1))]
DISCARD 24892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24893 [(0,0)] HALF_D_PLUS_2 [24891] [] [] [] []
IDLE 24894 [(0,0)] 91 [] [] [] [] []
INJECT_T 24895 [(1,0)] D [] [] [] [] []
MERGE 24896 [(1,0),(0,0)] D [] [24898] [] [] [((0,0),(1,0))]
DISCARD 24897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24898 [(0,0)] HALF_D_PLUS_2 [24896] [] [] [] []
IDLE 24899 [(0,0)] 73 [] [] [] [] []
INJECT_T 24900 [(0,1)] D [] [] [] [] []
MERGE 24901 [(0,1),(0,0)] D [] [24903] [] [] [((0,0),(0,1))]
DISCARD 24902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24903 [(0,0)] HALF_D_PLUS_2 [24901] [] [] [] []
IDLE 24904 [(0,0)] 149 [] [] [] [] []
INJECT_T 24905 [(1,0)] D [] [] [] [] []
MERGE 24906 [(1,0),(0,0)] D [] [24908] [] [] [((0,0),(1,0))]
DISCARD 24907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24908 [(0,0)] HALF_D_PLUS_2 [24906] [] [] [] []
IDLE 24909 [(0,0)] 176 [] [] [] [] []
INJECT_T 24910 [(0,1)] D [] [] [] [] []
MERGE 24911 [(0,1),(0,0)] D [] [24913] [] [] [((0,0),(0,1))]
DISCARD 24912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24913 [(0,0)] HALF_D_PLUS_2 [24911] [] [] [] []
IDLE 24914 [(0,0)] 13 [] [] [] [] []
INJECT_T 24915 [(1,0)] D [] [] [] [] []
MERGE 24916 [(1,0),(0,0)] D [] [24918] [] [] [((0,0),(1,0))]
DISCARD 24917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24918 [(0,0)] HALF_D_PLUS_2 [24916] [] [] [] []
IDLE 24919 [(0,0)] 5 [] [] [] [] []
INJECT_T 24920 [(0,1)] D [] [] [] [] []
MERGE 24921 [(0,1),(0,0)] D [] [24923] [] [] [((0,0),(0,1))]
DISCARD 24922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24923 [(0,0)] HALF_D_PLUS_2 [24921] [] [] [] []
IDLE 24924 [(0,0)] 80 [] [] [] [] []
INJECT_T 24925 [(1,0)] D [] [] [] [] []
MERGE 24926 [(1,0),(0,0)] D [] [24928] [] [] [((0,0),(1,0))]
DISCARD 24927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24928 [(0,0)] HALF_D_PLUS_2 [24926] [] [] [] []
IDLE 24929 [(0,0)] 175 [] [] [] [] []
INJECT_T 24930 [(0,1)] D [] [] [] [] []
MERGE 24931 [(0,1),(0,0)] D [] [24933] [] [] [((0,0),(0,1))]
DISCARD 24932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24933 [(0,0)] HALF_D_PLUS_2 [24931] [] [] [] []
IDLE 24934 [(0,0)] 134 [] [] [] [] []
INJECT_T 24935 [(1,0)] D [] [] [] [] []
MERGE 24936 [(1,0),(0,0)] D [] [24938] [] [] [((0,0),(1,0))]
DISCARD 24937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24938 [(0,0)] HALF_D_PLUS_2 [24936] [] [] [] []
IDLE 24939 [(0,0)] 91 [] [] [] [] []
INJECT_T 24940 [(0,1)] D [] [] [] [] []
MERGE 24941 [(0,1),(0,0)] D [] [24943] [] [] [((0,0),(0,1))]
DISCARD 24942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24943 [(0,0)] HALF_D_PLUS_2 [24941] [] [] [] []
IDLE 24944 [(0,0)] 140 [] [] [] [] []
INJECT_T 24945 [(1,0)] D [] [] [] [] []
MERGE 24946 [(1,0),(0,0)] D [] [24948] [] [] [((0,0),(1,0))]
DISCARD 24947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24948 [(0,0)] HALF_D_PLUS_2 [24946] [] [] [] []
IDLE 24949 [(0,0)] 149 [] [] [] [] []
INJECT_T 24950 [(0,1)] D [] [] [] [] []
MERGE 24951 [(0,1),(0,0)] D [] [24953] [] [] [((0,0),(0,1))]
DISCARD 24952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24953 [(0,0)] HALF_D_PLUS_2 [24951] [] [] [] []
IDLE 24954 [(0,0)] 167 [] [] [] [] []
INJECT_T 24955 [(1,0)] D [] [] [] [] []
MERGE 24956 [(1,0),(0,0)] D [] [24958] [] [] [((0,0),(1,0))]
DISCARD 24957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24958 [(0,0)] HALF_D_PLUS_2 [24956] [] [] [] []
IDLE 24959 [(0,0)] 105 [] [] [] [] []
INJECT_T 24960 [(0,1)] D [] [] [] [] []
MERGE 24961 [(0,1),(0,0)] D [] [24963] [] [] [((0,0),(0,1))]
DISCARD 24962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24963 [(0,0)] HALF_D_PLUS_2 [24961] [] [] [] []
IDLE 24964 [(0,0)] 54 [] [] [] [] []
INJECT_T 24965 [(1,0)] D [] [] [] [] []
MERGE 24966 [(1,0),(0,0)] D [] [24968] [] [] [((0,0),(1,0))]
DISCARD 24967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24968 [(0,0)] HALF_D_PLUS_2 [24966] [] [] [] []
IDLE 24969 [(0,0)] 18 [] [] [] [] []
INJECT_T 24970 [(0,1)] D [] [] [] [] []
MERGE 24971 [(0,1),(0,0)] D [] [24973] [] [] [((0,0),(0,1))]
DISCARD 24972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24973 [(0,0)] HALF_D_PLUS_2 [24971] [] [] [] []
IDLE 24974 [(0,0)] 183 [] [] [] [] []
INJECT_T 24975 [(1,0)] D [] [] [] [] []
MERGE 24976 [(1,0),(0,0)] D [] [24978] [] [] [((0,0),(1,0))]
DISCARD 24977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24978 [(0,0)] HALF_D_PLUS_2 [24976] [] [] [] []
IDLE 24979 [(0,0)] 147 [] [] [] [] []
INJECT_T 24980 [(0,1)] D [] [] [] [] []
MERGE 24981 [(0,1),(0,0)] D [] [24983] [] [] [((0,0),(0,1))]
DISCARD 24982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24983 [(0,0)] HALF_D_PLUS_2 [24981] [] [] [] []
IDLE 24984 [(0,0)] 144 [] [] [] [] []
INJECT_T 24985 [(1,0)] D [] [] [] [] []
MERGE 24986 [(1,0),(0,0)] D [] [24988] [] [] [((0,0),(1,0))]
DISCARD 24987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24988 [(0,0)] HALF_D_PLUS_2 [24986] [] [] [] []
IDLE 24989 [(0,0)] 25 [] [] [] [] []
INJECT_T 24990 [(0,1)] D [] [] [] [] []
MERGE 24991 [(0,1),(0,0)] D [] [24993] [] [] [((0,0),(0,1))]
DISCARD 24992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 24993 [(0,0)] HALF_D_PLUS_2 [24991] [] [] [] []
IDLE 24994 [(0,0)] 77 [] [] [] [] []
INJECT_T 24995 [(1,0)] D [] [] [] [] []
MERGE 24996 [(1,0),(0,0)] D [] [24998] [] [] [((0,0),(1,0))]
DISCARD 24997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 24998 [(0,0)] HALF_D_PLUS_2 [24996] [] [] [] []
IDLE 24999 [(0,0)] 189 [] [] [] [] []
INJECT_T 25000 [(0,1)] D [] [] [] [] []
MERGE 25001 [(0,1),(0,0)] D [] [25003] [] [] [((0,0),(0,1))]
DISCARD 25002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25003 [(0,0)] HALF_D_PLUS_2 [25001] [] [] [] []
IDLE 25004 [(0,0)] 27 [] [] [] [] []
INJECT_T 25005 [(1,0)] D [] [] [] [] []
MERGE 25006 [(1,0),(0,0)] D [] [25008] [] [] [((0,0),(1,0))]
DISCARD 25007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25008 [(0,0)] HALF_D_PLUS_2 [25006] [] [] [] []
IDLE 25009 [(0,0)] 102 [] [] [] [] []
INJECT_T 25010 [(0,1)] D [] [] [] [] []
MERGE 25011 [(0,1),(0,0)] D [] [25013] [] [] [((0,0),(0,1))]
DISCARD 25012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25013 [(0,0)] HALF_D_PLUS_2 [25011] [] [] [] []
IDLE 25014 [(0,0)] 20 [] [] [] [] []
INJECT_T 25015 [(1,0)] D [] [] [] [] []
MERGE 25016 [(1,0),(0,0)] D [] [25018] [] [] [((0,0),(1,0))]
DISCARD 25017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25018 [(0,0)] HALF_D_PLUS_2 [25016] [] [] [] []
IDLE 25019 [(0,0)] 129 [] [] [] [] []
INJECT_T 25020 [(0,1)] D [] [] [] [] []
MERGE 25021 [(0,1),(0,0)] D [] [25023] [] [] [((0,0),(0,1))]
DISCARD 25022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25023 [(0,0)] HALF_D_PLUS_2 [25021] [] [] [] []
IDLE 25024 [(0,0)] 196 [] [] [] [] []
INJECT_T 25025 [(1,0)] D [] [] [] [] []
MERGE 25026 [(1,0),(0,0)] D [] [25028] [] [] [((0,0),(1,0))]
DISCARD 25027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25028 [(0,0)] HALF_D_PLUS_2 [25026] [] [] [] []
IDLE 25029 [(0,0)] 2 [] [] [] [] []
INJECT_T 25030 [(0,1)] D [] [] [] [] []
MERGE 25031 [(0,1),(0,0)] D [] [25033] [] [] [((0,0),(0,1))]
DISCARD 25032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25033 [(0,0)] HALF_D_PLUS_2 [25031] [] [] [] []
IDLE 25034 [(0,0)] 69 [] [] [] [] []
INJECT_T 25035 [(1,0)] D [] [] [] [] []
MERGE 25036 [(1,0),(0,0)] D [] [25038] [] [] [((0,0),(1,0))]
DISCARD 25037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25038 [(0,0)] HALF_D_PLUS_2 [25036] [] [] [] []
IDLE 25039 [(0,0)] 27 [] [] [] [] []
INJECT_T 25040 [(0,1)] D [] [] [] [] []
MERGE 25041 [(0,1),(0,0)] D [] [25043] [] [] [((0,0),(0,1))]
DISCARD 25042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25043 [(0,0)] HALF_D_PLUS_2 [25041] [] [] [] []
IDLE 25044 [(0,0)] 186 [] [] [] [] []
INJECT_T 25045 [(1,0)] D [] [] [] [] []
MERGE 25046 [(1,0),(0,0)] D [] [25048] [] [] [((0,0),(1,0))]
DISCARD 25047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25048 [(0,0)] HALF_D_PLUS_2 [25046] [] [] [] []
IDLE 25049 [(0,0)] 164 [] [] [] [] []
INJECT_T 25050 [(0,1)] D [] [] [] [] []
MERGE 25051 [(0,1),(0,0)] D [] [25053] [] [] [((0,0),(0,1))]
DISCARD 25052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25053 [(0,0)] HALF_D_PLUS_2 [25051] [] [] [] []
IDLE 25054 [(0,0)] 181 [] [] [] [] []
INJECT_T 25055 [(1,0)] D [] [] [] [] []
MERGE 25056 [(1,0),(0,0)] D [] [25058] [] [] [((0,0),(1,0))]
DISCARD 25057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25058 [(0,0)] HALF_D_PLUS_2 [25056] [] [] [] []
IDLE 25059 [(0,0)] 11 [] [] [] [] []
INJECT_T 25060 [(0,1)] D [] [] [] [] []
MERGE 25061 [(0,1),(0,0)] D [] [25063] [] [] [((0,0),(0,1))]
DISCARD 25062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25063 [(0,0)] HALF_D_PLUS_2 [25061] [] [] [] []
IDLE 25064 [(0,0)] 193 [] [] [] [] []
INJECT_T 25065 [(1,0)] D [] [] [] [] []
MERGE 25066 [(1,0),(0,0)] D [] [25068] [] [] [((0,0),(1,0))]
DISCARD 25067 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25068 [(0,0)] HALF_D_PLUS_2 [25066] [] [] [] []
IDLE 25069 [(0,0)] 8 [] [] [] [] []
INJECT_T 25070 [(0,1)] D [] [] [] [] []
MERGE 25071 [(0,1),(0,0)] D [] [25073] [] [] [((0,0),(0,1))]
DISCARD 25072 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25073 [(0,0)] HALF_D_PLUS_2 [25071] [] [] [] []
IDLE 25074 [(0,0)] 158 [] [] [] [] []
INJECT_T 25075 [(1,0)] D [] [] [] [] []
MERGE 25076 [(1,0),(0,0)] D [] [25078] [] [] [((0,0),(1,0))]
DISCARD 25077 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25078 [(0,0)] HALF_D_PLUS_2 [25076] [] [] [] []
IDLE 25079 [(0,0)] 17 [] [] [] [] []
INJECT_T 25080 [(0,1)] D [] [] [] [] []
MERGE 25081 [(0,1),(0,0)] D [] [25083] [] [] [((0,0),(0,1))]
DISCARD 25082 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25083 [(0,0)] HALF_D_PLUS_2 [25081] [] [] [] []
IDLE 25084 [(0,0)] 108 [] [] [] [] []
INJECT_T 25085 [(1,0)] D [] [] [] [] []
MERGE 25086 [(1,0),(0,0)] D [] [25088] [] [] [((0,0),(1,0))]
DISCARD 25087 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25088 [(0,0)] HALF_D_PLUS_2 [25086] [] [] [] []
IDLE 25089 [(0,0)] 35 [] [] [] [] []
INJECT_T 25090 [(0,1)] D [] [] [] [] []
MERGE 25091 [(0,1),(0,0)] D [] [25093] [] [] [((0,0),(0,1))]
DISCARD 25092 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25093 [(0,0)] HALF_D_PLUS_2 [25091] [] [] [] []
IDLE 25094 [(0,0)] 5 [] [] [] [] []
INJECT_T 25095 [(1,0)] D [] [] [] [] []
MERGE 25096 [(1,0),(0,0)] D [] [25098] [] [] [((0,0),(1,0))]
DISCARD 25097 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25098 [(0,0)] HALF_D_PLUS_2 [25096] [] [] [] []
IDLE 25099 [(0,0)] 150 [] [] [] [] []
INJECT_T 25100 [(0,1)] D [] [] [] [] []
MERGE 25101 [(0,1),(0,0)] D [] [25103] [] [] [((0,0),(0,1))]
DISCARD 25102 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25103 [(0,0)] HALF_D_PLUS_2 [25101] [] [] [] []
IDLE 25104 [(0,0)] 20 [] [] [] [] []
INJECT_T 25105 [(1,0)] D [] [] [] [] []
MERGE 25106 [(1,0),(0,0)] D [] [25108] [] [] [((0,0),(1,0))]
DISCARD 25107 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25108 [(0,0)] HALF_D_PLUS_2 [25106] [] [] [] []
IDLE 25109 [(0,0)] 133 [] [] [] [] []
INJECT_T 25110 [(0,1)] D [] [] [] [] []
MERGE 25111 [(0,1),(0,0)] D [] [25113] [] [] [((0,0),(0,1))]
DISCARD 25112 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25113 [(0,0)] HALF_D_PLUS_2 [25111] [] [] [] []
IDLE 25114 [(0,0)] 198 [] [] [] [] []
INJECT_T 25115 [(1,0)] D [] [] [] [] []
MERGE 25116 [(1,0),(0,0)] D [] [25118] [] [] [((0,0),(1,0))]
DISCARD 25117 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25118 [(0,0)] HALF_D_PLUS_2 [25116] [] [] [] []
IDLE 25119 [(0,0)] 158 [] [] [] [] []
INJECT_T 25120 [(0,1)] D [] [] [] [] []
MERGE 25121 [(0,1),(0,0)] D [] [25123] [] [] [((0,0),(0,1))]
DISCARD 25122 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25123 [(0,0)] HALF_D_PLUS_2 [25121] [] [] [] []
IDLE 25124 [(0,0)] 97 [] [] [] [] []
INJECT_T 25125 [(1,0)] D [] [] [] [] []
MERGE 25126 [(1,0),(0,0)] D [] [25128] [] [] [((0,0),(1,0))]
DISCARD 25127 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25128 [(0,0)] HALF_D_PLUS_2 [25126] [] [] [] []
IDLE 25129 [(0,0)] 153 [] [] [] [] []
INJECT_T 25130 [(0,1)] D [] [] [] [] []
MERGE 25131 [(0,1),(0,0)] D [] [25133] [] [] [((0,0),(0,1))]
DISCARD 25132 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25133 [(0,0)] HALF_D_PLUS_2 [25131] [] [] [] []
IDLE 25134 [(0,0)] 178 [] [] [] [] []
INJECT_T 25135 [(1,0)] D [] [] [] [] []
MERGE 25136 [(1,0),(0,0)] D [] [25138] [] [] [((0,0),(1,0))]
DISCARD 25137 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25138 [(0,0)] HALF_D_PLUS_2 [25136] [] [] [] []
IDLE 25139 [(0,0)] 13 [] [] [] [] []
INJECT_T 25140 [(0,1)] D [] [] [] [] []
MERGE 25141 [(0,1),(0,0)] D [] [25143] [] [] [((0,0),(0,1))]
DISCARD 25142 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25143 [(0,0)] HALF_D_PLUS_2 [25141] [] [] [] []
IDLE 25144 [(0,0)] 17 [] [] [] [] []
INJECT_T 25145 [(1,0)] D [] [] [] [] []
MERGE 25146 [(1,0),(0,0)] D [] [25148] [] [] [((0,0),(1,0))]
DISCARD 25147 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25148 [(0,0)] HALF_D_PLUS_2 [25146] [] [] [] []
IDLE 25149 [(0,0)] 49 [] [] [] [] []
INJECT_T 25150 [(0,1)] D [] [] [] [] []
MERGE 25151 [(0,1),(0,0)] D [] [25153] [] [] [((0,0),(0,1))]
DISCARD 25152 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25153 [(0,0)] HALF_D_PLUS_2 [25151] [] [] [] []
IDLE 25154 [(0,0)] 171 [] [] [] [] []
INJECT_T 25155 [(1,0)] D [] [] [] [] []
MERGE 25156 [(1,0),(0,0)] D [] [25158] [] [] [((0,0),(1,0))]
DISCARD 25157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25158 [(0,0)] HALF_D_PLUS_2 [25156] [] [] [] []
IDLE 25159 [(0,0)] 186 [] [] [] [] []
INJECT_T 25160 [(0,1)] D [] [] [] [] []
MERGE 25161 [(0,1),(0,0)] D [] [25163] [] [] [((0,0),(0,1))]
DISCARD 25162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25163 [(0,0)] HALF_D_PLUS_2 [25161] [] [] [] []
IDLE 25164 [(0,0)] 56 [] [] [] [] []
INJECT_T 25165 [(1,0)] D [] [] [] [] []
MERGE 25166 [(1,0),(0,0)] D [] [25168] [] [] [((0,0),(1,0))]
DISCARD 25167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25168 [(0,0)] HALF_D_PLUS_2 [25166] [] [] [] []
IDLE 25169 [(0,0)] 107 [] [] [] [] []
INJECT_T 25170 [(0,1)] D [] [] [] [] []
MERGE 25171 [(0,1),(0,0)] D [] [25173] [] [] [((0,0),(0,1))]
DISCARD 25172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25173 [(0,0)] HALF_D_PLUS_2 [25171] [] [] [] []
IDLE 25174 [(0,0)] 87 [] [] [] [] []
INJECT_T 25175 [(1,0)] D [] [] [] [] []
MERGE 25176 [(1,0),(0,0)] D [] [25178] [] [] [((0,0),(1,0))]
DISCARD 25177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25178 [(0,0)] HALF_D_PLUS_2 [25176] [] [] [] []
IDLE 25179 [(0,0)] 141 [] [] [] [] []
INJECT_T 25180 [(0,1)] D [] [] [] [] []
MERGE 25181 [(0,1),(0,0)] D [] [25183] [] [] [((0,0),(0,1))]
DISCARD 25182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25183 [(0,0)] HALF_D_PLUS_2 [25181] [] [] [] []
IDLE 25184 [(0,0)] 130 [] [] [] [] []
INJECT_T 25185 [(1,0)] D [] [] [] [] []
MERGE 25186 [(1,0),(0,0)] D [] [25188] [] [] [((0,0),(1,0))]
DISCARD 25187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25188 [(0,0)] HALF_D_PLUS_2 [25186] [] [] [] []
IDLE 25189 [(0,0)] 196 [] [] [] [] []
INJECT_T 25190 [(0,1)] D [] [] [] [] []
MERGE 25191 [(0,1),(0,0)] D [] [25193] [] [] [((0,0),(0,1))]
DISCARD 25192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25193 [(0,0)] HALF_D_PLUS_2 [25191] [] [] [] []
IDLE 25194 [(0,0)] 118 [] [] [] [] []
INJECT_T 25195 [(1,0)] D [] [] [] [] []
MERGE 25196 [(1,0),(0,0)] D [] [25198] [] [] [((0,0),(1,0))]
DISCARD 25197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25198 [(0,0)] HALF_D_PLUS_2 [25196] [] [] [] []
IDLE 25199 [(0,0)] 186 [] [] [] [] []
INJECT_T 25200 [(0,1)] D [] [] [] [] []
MERGE 25201 [(0,1),(0,0)] D [] [25203] [] [] [((0,0),(0,1))]
DISCARD 25202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25203 [(0,0)] HALF_D_PLUS_2 [25201] [] [] [] []
IDLE 25204 [(0,0)] 14 [] [] [] [] []
INJECT_T 25205 [(1,0)] D [] [] [] [] []
MERGE 25206 [(1,0),(0,0)] D [] [25208] [] [] [((0,0),(1,0))]
DISCARD 25207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25208 [(0,0)] HALF_D_PLUS_2 [25206] [] [] [] []
IDLE 25209 [(0,0)] 186 [] [] [] [] []
INJECT_T 25210 [(0,1)] D [] [] [] [] []
MERGE 25211 [(0,1),(0,0)] D [] [25213] [] [] [((0,0),(0,1))]
DISCARD 25212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25213 [(0,0)] HALF_D_PLUS_2 [25211] [] [] [] []
IDLE 25214 [(0,0)] 91 [] [] [] [] []
INJECT_T 25215 [(1,0)] D [] [] [] [] []
MERGE 25216 [(1,0),(0,0)] D [] [25218] [] [] [((0,0),(1,0))]
DISCARD 25217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25218 [(0,0)] HALF_D_PLUS_2 [25216] [] [] [] []
IDLE 25219 [(0,0)] 82 [] [] [] [] []
INJECT_T 25220 [(0,1)] D [] [] [] [] []
MERGE 25221 [(0,1),(0,0)] D [] [25223] [] [] [((0,0),(0,1))]
DISCARD 25222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25223 [(0,0)] HALF_D_PLUS_2 [25221] [] [] [] []
IDLE 25224 [(0,0)] 173 [] [] [] [] []
INJECT_T 25225 [(1,0)] D [] [] [] [] []
MERGE 25226 [(1,0),(0,0)] D [] [25228] [] [] [((0,0),(1,0))]
DISCARD 25227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25228 [(0,0)] HALF_D_PLUS_2 [25226] [] [] [] []
IDLE 25229 [(0,0)] 107 [] [] [] [] []
INJECT_T 25230 [(0,1)] D [] [] [] [] []
MERGE 25231 [(0,1),(0,0)] D [] [25233] [] [] [((0,0),(0,1))]
DISCARD 25232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25233 [(0,0)] HALF_D_PLUS_2 [25231] [] [] [] []
IDLE 25234 [(0,0)] 65 [] [] [] [] []
INJECT_T 25235 [(1,0)] D [] [] [] [] []
MERGE 25236 [(1,0),(0,0)] D [] [25238] [] [] [((0,0),(1,0))]
DISCARD 25237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25238 [(0,0)] HALF_D_PLUS_2 [25236] [] [] [] []
IDLE 25239 [(0,0)] 13 [] [] [] [] []
INJECT_T 25240 [(0,1)] D [] [] [] [] []
MERGE 25241 [(0,1),(0,0)] D [] [25243] [] [] [((0,0),(0,1))]
DISCARD 25242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25243 [(0,0)] HALF_D_PLUS_2 [25241] [] [] [] []
IDLE 25244 [(0,0)] 45 [] [] [] [] []
INJECT_T 25245 [(1,0)] D [] [] [] [] []
MERGE 25246 [(1,0),(0,0)] D [] [25248] [] [] [((0,0),(1,0))]
DISCARD 25247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25248 [(0,0)] HALF_D_PLUS_2 [25246] [] [] [] []
IDLE 25249 [(0,0)] 9 [] [] [] [] []
INJECT_T 25250 [(0,1)] D [] [] [] [] []
MERGE 25251 [(0,1),(0,0)] D [] [25253] [] [] [((0,0),(0,1))]
DISCARD 25252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25253 [(0,0)] HALF_D_PLUS_2 [25251] [] [] [] []
IDLE 25254 [(0,0)] 81 [] [] [] [] []
INJECT_T 25255 [(1,0)] D [] [] [] [] []
MERGE 25256 [(1,0),(0,0)] D [] [25258] [] [] [((0,0),(1,0))]
DISCARD 25257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25258 [(0,0)] HALF_D_PLUS_2 [25256] [] [] [] []
IDLE 25259 [(0,0)] 107 [] [] [] [] []
INJECT_T 25260 [(0,1)] D [] [] [] [] []
MERGE 25261 [(0,1),(0,0)] D [] [25263] [] [] [((0,0),(0,1))]
DISCARD 25262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25263 [(0,0)] HALF_D_PLUS_2 [25261] [] [] [] []
IDLE 25264 [(0,0)] 3 [] [] [] [] []
INJECT_T 25265 [(1,0)] D [] [] [] [] []
MERGE 25266 [(1,0),(0,0)] D [] [25268] [] [] [((0,0),(1,0))]
DISCARD 25267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25268 [(0,0)] HALF_D_PLUS_2 [25266] [] [] [] []
IDLE 25269 [(0,0)] 46 [] [] [] [] []
INJECT_T 25270 [(0,1)] D [] [] [] [] []
MERGE 25271 [(0,1),(0,0)] D [] [25273] [] [] [((0,0),(0,1))]
DISCARD 25272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25273 [(0,0)] HALF_D_PLUS_2 [25271] [] [] [] []
IDLE 25274 [(0,0)] 57 [] [] [] [] []
INJECT_T 25275 [(1,0)] D [] [] [] [] []
MERGE 25276 [(1,0),(0,0)] D [] [25278] [] [] [((0,0),(1,0))]
DISCARD 25277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25278 [(0,0)] HALF_D_PLUS_2 [25276] [] [] [] []
IDLE 25279 [(0,0)] 70 [] [] [] [] []
INJECT_T 25280 [(0,1)] D [] [] [] [] []
MERGE 25281 [(0,1),(0,0)] D [] [25283] [] [] [((0,0),(0,1))]
DISCARD 25282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25283 [(0,0)] HALF_D_PLUS_2 [25281] [] [] [] []
IDLE 25284 [(0,0)] 113 [] [] [] [] []
INJECT_T 25285 [(1,0)] D [] [] [] [] []
MERGE 25286 [(1,0),(0,0)] D [] [25288] [] [] [((0,0),(1,0))]
DISCARD 25287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25288 [(0,0)] HALF_D_PLUS_2 [25286] [] [] [] []
IDLE 25289 [(0,0)] 50 [] [] [] [] []
INJECT_T 25290 [(0,1)] D [] [] [] [] []
MERGE 25291 [(0,1),(0,0)] D [] [25293] [] [] [((0,0),(0,1))]
DISCARD 25292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25293 [(0,0)] HALF_D_PLUS_2 [25291] [] [] [] []
IDLE 25294 [(0,0)] 151 [] [] [] [] []
INJECT_T 25295 [(1,0)] D [] [] [] [] []
MERGE 25296 [(1,0),(0,0)] D [] [25298] [] [] [((0,0),(1,0))]
DISCARD 25297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25298 [(0,0)] HALF_D_PLUS_2 [25296] [] [] [] []
IDLE 25299 [(0,0)] 93 [] [] [] [] []
INJECT_T 25300 [(0,1)] D [] [] [] [] []
MERGE 25301 [(0,1),(0,0)] D [] [25303] [] [] [((0,0),(0,1))]
DISCARD 25302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25303 [(0,0)] HALF_D_PLUS_2 [25301] [] [] [] []
IDLE 25304 [(0,0)] 162 [] [] [] [] []
INJECT_T 25305 [(1,0)] D [] [] [] [] []
MERGE 25306 [(1,0),(0,0)] D [] [25308] [] [] [((0,0),(1,0))]
DISCARD 25307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25308 [(0,0)] HALF_D_PLUS_2 [25306] [] [] [] []
IDLE 25309 [(0,0)] 186 [] [] [] [] []
INJECT_T 25310 [(0,1)] D [] [] [] [] []
MERGE 25311 [(0,1),(0,0)] D [] [25313] [] [] [((0,0),(0,1))]
DISCARD 25312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25313 [(0,0)] HALF_D_PLUS_2 [25311] [] [] [] []
IDLE 25314 [(0,0)] 127 [] [] [] [] []
INJECT_T 25315 [(1,0)] D [] [] [] [] []
MERGE 25316 [(1,0),(0,0)] D [] [25318] [] [] [((0,0),(1,0))]
DISCARD 25317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25318 [(0,0)] HALF_D_PLUS_2 [25316] [] [] [] []
IDLE 25319 [(0,0)] 46 [] [] [] [] []
INJECT_T 25320 [(0,1)] D [] [] [] [] []
MERGE 25321 [(0,1),(0,0)] D [] [25323] [] [] [((0,0),(0,1))]
DISCARD 25322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25323 [(0,0)] HALF_D_PLUS_2 [25321] [] [] [] []
IDLE 25324 [(0,0)] 4 [] [] [] [] []
INJECT_T 25325 [(1,0)] D [] [] [] [] []
MERGE 25326 [(1,0),(0,0)] D [] [25328] [] [] [((0,0),(1,0))]
DISCARD 25327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25328 [(0,0)] HALF_D_PLUS_2 [25326] [] [] [] []
IDLE 25329 [(0,0)] 16 [] [] [] [] []
INJECT_T 25330 [(0,1)] D [] [] [] [] []
MERGE 25331 [(0,1),(0,0)] D [] [25333] [] [] [((0,0),(0,1))]
DISCARD 25332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25333 [(0,0)] HALF_D_PLUS_2 [25331] [] [] [] []
IDLE 25334 [(0,0)] 6 [] [] [] [] []
INJECT_T 25335 [(1,0)] D [] [] [] [] []
MERGE 25336 [(1,0),(0,0)] D [] [25338] [] [] [((0,0),(1,0))]
DISCARD 25337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25338 [(0,0)] HALF_D_PLUS_2 [25336] [] [] [] []
IDLE 25339 [(0,0)] 191 [] [] [] [] []
INJECT_T 25340 [(0,1)] D [] [] [] [] []
MERGE 25341 [(0,1),(0,0)] D [] [25343] [] [] [((0,0),(0,1))]
DISCARD 25342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25343 [(0,0)] HALF_D_PLUS_2 [25341] [] [] [] []
IDLE 25344 [(0,0)] 119 [] [] [] [] []
INJECT_T 25345 [(1,0)] D [] [] [] [] []
MERGE 25346 [(1,0),(0,0)] D [] [25348] [] [] [((0,0),(1,0))]
DISCARD 25347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25348 [(0,0)] HALF_D_PLUS_2 [25346] [] [] [] []
IDLE 25349 [(0,0)] 128 [] [] [] [] []
INJECT_T 25350 [(0,1)] D [] [] [] [] []
MERGE 25351 [(0,1),(0,0)] D [] [25353] [] [] [((0,0),(0,1))]
DISCARD 25352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25353 [(0,0)] HALF_D_PLUS_2 [25351] [] [] [] []
IDLE 25354 [(0,0)] 12 [] [] [] [] []
INJECT_T 25355 [(1,0)] D [] [] [] [] []
MERGE 25356 [(1,0),(0,0)] D [] [25358] [] [] [((0,0),(1,0))]
DISCARD 25357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25358 [(0,0)] HALF_D_PLUS_2 [25356] [] [] [] []
IDLE 25359 [(0,0)] 74 [] [] [] [] []
INJECT_T 25360 [(0,1)] D [] [] [] [] []
MERGE 25361 [(0,1),(0,0)] D [] [25363] [] [] [((0,0),(0,1))]
DISCARD 25362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25363 [(0,0)] HALF_D_PLUS_2 [25361] [] [] [] []
IDLE 25364 [(0,0)] 138 [] [] [] [] []
INJECT_T 25365 [(1,0)] D [] [] [] [] []
MERGE 25366 [(1,0),(0,0)] D [] [25368] [] [] [((0,0),(1,0))]
DISCARD 25367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25368 [(0,0)] HALF_D_PLUS_2 [25366] [] [] [] []
IDLE 25369 [(0,0)] 101 [] [] [] [] []
INJECT_T 25370 [(0,1)] D [] [] [] [] []
MERGE 25371 [(0,1),(0,0)] D [] [25373] [] [] [((0,0),(0,1))]
DISCARD 25372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25373 [(0,0)] HALF_D_PLUS_2 [25371] [] [] [] []
IDLE 25374 [(0,0)] 86 [] [] [] [] []
INJECT_T 25375 [(1,0)] D [] [] [] [] []
MERGE 25376 [(1,0),(0,0)] D [] [25378] [] [] [((0,0),(1,0))]
DISCARD 25377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25378 [(0,0)] HALF_D_PLUS_2 [25376] [] [] [] []
IDLE 25379 [(0,0)] 19 [] [] [] [] []
INJECT_T 25380 [(0,1)] D [] [] [] [] []
MERGE 25381 [(0,1),(0,0)] D [] [25383] [] [] [((0,0),(0,1))]
DISCARD 25382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25383 [(0,0)] HALF_D_PLUS_2 [25381] [] [] [] []
IDLE 25384 [(0,0)] 97 [] [] [] [] []
INJECT_T 25385 [(1,0)] D [] [] [] [] []
MERGE 25386 [(1,0),(0,0)] D [] [25388] [] [] [((0,0),(1,0))]
DISCARD 25387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25388 [(0,0)] HALF_D_PLUS_2 [25386] [] [] [] []
IDLE 25389 [(0,0)] 62 [] [] [] [] []
INJECT_T 25390 [(0,1)] D [] [] [] [] []
MERGE 25391 [(0,1),(0,0)] D [] [25393] [] [] [((0,0),(0,1))]
DISCARD 25392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25393 [(0,0)] HALF_D_PLUS_2 [25391] [] [] [] []
IDLE 25394 [(0,0)] 139 [] [] [] [] []
INJECT_T 25395 [(1,0)] D [] [] [] [] []
MERGE 25396 [(1,0),(0,0)] D [] [25398] [] [] [((0,0),(1,0))]
DISCARD 25397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25398 [(0,0)] HALF_D_PLUS_2 [25396] [] [] [] []
IDLE 25399 [(0,0)] 7 [] [] [] [] []
INJECT_T 25400 [(0,1)] D [] [] [] [] []
MERGE 25401 [(0,1),(0,0)] D [] [25403] [] [] [((0,0),(0,1))]
DISCARD 25402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25403 [(0,0)] HALF_D_PLUS_2 [25401] [] [] [] []
IDLE 25404 [(0,0)] 112 [] [] [] [] []
INJECT_T 25405 [(1,0)] D [] [] [] [] []
MERGE 25406 [(1,0),(0,0)] D [] [25408] [] [] [((0,0),(1,0))]
DISCARD 25407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25408 [(0,0)] HALF_D_PLUS_2 [25406] [] [] [] []
IDLE 25409 [(0,0)] 30 [] [] [] [] []
INJECT_T 25410 [(0,1)] D [] [] [] [] []
MERGE 25411 [(0,1),(0,0)] D [] [25413] [] [] [((0,0),(0,1))]
DISCARD 25412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25413 [(0,0)] HALF_D_PLUS_2 [25411] [] [] [] []
IDLE 25414 [(0,0)] 103 [] [] [] [] []
INJECT_T 25415 [(1,0)] D [] [] [] [] []
MERGE 25416 [(1,0),(0,0)] D [] [25418] [] [] [((0,0),(1,0))]
DISCARD 25417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25418 [(0,0)] HALF_D_PLUS_2 [25416] [] [] [] []
IDLE 25419 [(0,0)] 95 [] [] [] [] []
INJECT_T 25420 [(0,1)] D [] [] [] [] []
MERGE 25421 [(0,1),(0,0)] D [] [25423] [] [] [((0,0),(0,1))]
DISCARD 25422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25423 [(0,0)] HALF_D_PLUS_2 [25421] [] [] [] []
IDLE 25424 [(0,0)] 152 [] [] [] [] []
INJECT_T 25425 [(1,0)] D [] [] [] [] []
MERGE 25426 [(1,0),(0,0)] D [] [25428] [] [] [((0,0),(1,0))]
DISCARD 25427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25428 [(0,0)] HALF_D_PLUS_2 [25426] [] [] [] []
IDLE 25429 [(0,0)] 16 [] [] [] [] []
INJECT_T 25430 [(0,1)] D [] [] [] [] []
MERGE 25431 [(0,1),(0,0)] D [] [25433] [] [] [((0,0),(0,1))]
DISCARD 25432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25433 [(0,0)] HALF_D_PLUS_2 [25431] [] [] [] []
IDLE 25434 [(0,0)] 115 [] [] [] [] []
INJECT_T 25435 [(1,0)] D [] [] [] [] []
MERGE 25436 [(1,0),(0,0)] D [] [25438] [] [] [((0,0),(1,0))]
DISCARD 25437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25438 [(0,0)] HALF_D_PLUS_2 [25436] [] [] [] []
IDLE 25439 [(0,0)] 65 [] [] [] [] []
INJECT_T 25440 [(0,1)] D [] [] [] [] []
MERGE 25441 [(0,1),(0,0)] D [] [25443] [] [] [((0,0),(0,1))]
DISCARD 25442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25443 [(0,0)] HALF_D_PLUS_2 [25441] [] [] [] []
IDLE 25444 [(0,0)] 51 [] [] [] [] []
INJECT_T 25445 [(1,0)] D [] [] [] [] []
MERGE 25446 [(1,0),(0,0)] D [] [25448] [] [] [((0,0),(1,0))]
DISCARD 25447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25448 [(0,0)] HALF_D_PLUS_2 [25446] [] [] [] []
IDLE 25449 [(0,0)] 119 [] [] [] [] []
INJECT_T 25450 [(0,1)] D [] [] [] [] []
MERGE 25451 [(0,1),(0,0)] D [] [25453] [] [] [((0,0),(0,1))]
DISCARD 25452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25453 [(0,0)] HALF_D_PLUS_2 [25451] [] [] [] []
IDLE 25454 [(0,0)] 125 [] [] [] [] []
INJECT_T 25455 [(1,0)] D [] [] [] [] []
MERGE 25456 [(1,0),(0,0)] D [] [25458] [] [] [((0,0),(1,0))]
DISCARD 25457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25458 [(0,0)] HALF_D_PLUS_2 [25456] [] [] [] []
IDLE 25459 [(0,0)] 173 [] [] [] [] []
INJECT_T 25460 [(0,1)] D [] [] [] [] []
MERGE 25461 [(0,1),(0,0)] D [] [25463] [] [] [((0,0),(0,1))]
DISCARD 25462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25463 [(0,0)] HALF_D_PLUS_2 [25461] [] [] [] []
IDLE 25464 [(0,0)] 141 [] [] [] [] []
INJECT_T 25465 [(1,0)] D [] [] [] [] []
MERGE 25466 [(1,0),(0,0)] D [] [25468] [] [] [((0,0),(1,0))]
DISCARD 25467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25468 [(0,0)] HALF_D_PLUS_2 [25466] [] [] [] []
IDLE 25469 [(0,0)] 45 [] [] [] [] []
INJECT_T 25470 [(0,1)] D [] [] [] [] []
MERGE 25471 [(0,1),(0,0)] D [] [25473] [] [] [((0,0),(0,1))]
DISCARD 25472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25473 [(0,0)] HALF_D_PLUS_2 [25471] [] [] [] []
IDLE 25474 [(0,0)] 13 [] [] [] [] []
INJECT_T 25475 [(1,0)] D [] [] [] [] []
MERGE 25476 [(1,0),(0,0)] D [] [25478] [] [] [((0,0),(1,0))]
DISCARD 25477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25478 [(0,0)] HALF_D_PLUS_2 [25476] [] [] [] []
IDLE 25479 [(0,0)] 72 [] [] [] [] []
INJECT_T 25480 [(0,1)] D [] [] [] [] []
MERGE 25481 [(0,1),(0,0)] D [] [25483] [] [] [((0,0),(0,1))]
DISCARD 25482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25483 [(0,0)] HALF_D_PLUS_2 [25481] [] [] [] []
IDLE 25484 [(0,0)] 86 [] [] [] [] []
INJECT_T 25485 [(1,0)] D [] [] [] [] []
MERGE 25486 [(1,0),(0,0)] D [] [25488] [] [] [((0,0),(1,0))]
DISCARD 25487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25488 [(0,0)] HALF_D_PLUS_2 [25486] [] [] [] []
IDLE 25489 [(0,0)] 55 [] [] [] [] []
INJECT_T 25490 [(0,1)] D [] [] [] [] []
MERGE 25491 [(0,1),(0,0)] D [] [25493] [] [] [((0,0),(0,1))]
DISCARD 25492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25493 [(0,0)] HALF_D_PLUS_2 [25491] [] [] [] []
IDLE 25494 [(0,0)] 143 [] [] [] [] []
INJECT_T 25495 [(1,0)] D [] [] [] [] []
MERGE 25496 [(1,0),(0,0)] D [] [25498] [] [] [((0,0),(1,0))]
DISCARD 25497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25498 [(0,0)] HALF_D_PLUS_2 [25496] [] [] [] []
IDLE 25499 [(0,0)] 57 [] [] [] [] []
INJECT_T 25500 [(0,1)] D [] [] [] [] []
MERGE 25501 [(0,1),(0,0)] D [] [25503] [] [] [((0,0),(0,1))]
DISCARD 25502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25503 [(0,0)] HALF_D_PLUS_2 [25501] [] [] [] []
IDLE 25504 [(0,0)] 157 [] [] [] [] []
INJECT_T 25505 [(1,0)] D [] [] [] [] []
MERGE 25506 [(1,0),(0,0)] D [] [25508] [] [] [((0,0),(1,0))]
DISCARD 25507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25508 [(0,0)] HALF_D_PLUS_2 [25506] [] [] [] []
IDLE 25509 [(0,0)] 192 [] [] [] [] []
INJECT_T 25510 [(0,1)] D [] [] [] [] []
MERGE 25511 [(0,1),(0,0)] D [] [25513] [] [] [((0,0),(0,1))]
DISCARD 25512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25513 [(0,0)] HALF_D_PLUS_2 [25511] [] [] [] []
IDLE 25514 [(0,0)] 143 [] [] [] [] []
INJECT_T 25515 [(1,0)] D [] [] [] [] []
MERGE 25516 [(1,0),(0,0)] D [] [25518] [] [] [((0,0),(1,0))]
DISCARD 25517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25518 [(0,0)] HALF_D_PLUS_2 [25516] [] [] [] []
IDLE 25519 [(0,0)] 87 [] [] [] [] []
INJECT_T 25520 [(0,1)] D [] [] [] [] []
MERGE 25521 [(0,1),(0,0)] D [] [25523] [] [] [((0,0),(0,1))]
DISCARD 25522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25523 [(0,0)] HALF_D_PLUS_2 [25521] [] [] [] []
IDLE 25524 [(0,0)] 163 [] [] [] [] []
INJECT_T 25525 [(1,0)] D [] [] [] [] []
MERGE 25526 [(1,0),(0,0)] D [] [25528] [] [] [((0,0),(1,0))]
DISCARD 25527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25528 [(0,0)] HALF_D_PLUS_2 [25526] [] [] [] []
IDLE 25529 [(0,0)] 162 [] [] [] [] []
INJECT_T 25530 [(0,1)] D [] [] [] [] []
MERGE 25531 [(0,1),(0,0)] D [] [25533] [] [] [((0,0),(0,1))]
DISCARD 25532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25533 [(0,0)] HALF_D_PLUS_2 [25531] [] [] [] []
IDLE 25534 [(0,0)] 108 [] [] [] [] []
INJECT_T 25535 [(1,0)] D [] [] [] [] []
MERGE 25536 [(1,0),(0,0)] D [] [25538] [] [] [((0,0),(1,0))]
DISCARD 25537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25538 [(0,0)] HALF_D_PLUS_2 [25536] [] [] [] []
IDLE 25539 [(0,0)] 30 [] [] [] [] []
INJECT_T 25540 [(0,1)] D [] [] [] [] []
MERGE 25541 [(0,1),(0,0)] D [] [25543] [] [] [((0,0),(0,1))]
DISCARD 25542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25543 [(0,0)] HALF_D_PLUS_2 [25541] [] [] [] []
IDLE 25544 [(0,0)] 25 [] [] [] [] []
INJECT_T 25545 [(1,0)] D [] [] [] [] []
MERGE 25546 [(1,0),(0,0)] D [] [25548] [] [] [((0,0),(1,0))]
DISCARD 25547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25548 [(0,0)] HALF_D_PLUS_2 [25546] [] [] [] []
IDLE 25549 [(0,0)] 92 [] [] [] [] []
INJECT_T 25550 [(0,1)] D [] [] [] [] []
MERGE 25551 [(0,1),(0,0)] D [] [25553] [] [] [((0,0),(0,1))]
DISCARD 25552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25553 [(0,0)] HALF_D_PLUS_2 [25551] [] [] [] []
IDLE 25554 [(0,0)] 12 [] [] [] [] []
INJECT_T 25555 [(1,0)] D [] [] [] [] []
MERGE 25556 [(1,0),(0,0)] D [] [25558] [] [] [((0,0),(1,0))]
DISCARD 25557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25558 [(0,0)] HALF_D_PLUS_2 [25556] [] [] [] []
IDLE 25559 [(0,0)] 93 [] [] [] [] []
INJECT_T 25560 [(0,1)] D [] [] [] [] []
MERGE 25561 [(0,1),(0,0)] D [] [25563] [] [] [((0,0),(0,1))]
DISCARD 25562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25563 [(0,0)] HALF_D_PLUS_2 [25561] [] [] [] []
IDLE 25564 [(0,0)] 9 [] [] [] [] []
INJECT_T 25565 [(1,0)] D [] [] [] [] []
MERGE 25566 [(1,0),(0,0)] D [] [25568] [] [] [((0,0),(1,0))]
DISCARD 25567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25568 [(0,0)] HALF_D_PLUS_2 [25566] [] [] [] []
IDLE 25569 [(0,0)] 125 [] [] [] [] []
INJECT_T 25570 [(0,1)] D [] [] [] [] []
MERGE 25571 [(0,1),(0,0)] D [] [25573] [] [] [((0,0),(0,1))]
DISCARD 25572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25573 [(0,0)] HALF_D_PLUS_2 [25571] [] [] [] []
IDLE 25574 [(0,0)] 82 [] [] [] [] []
INJECT_T 25575 [(1,0)] D [] [] [] [] []
MERGE 25576 [(1,0),(0,0)] D [] [25578] [] [] [((0,0),(1,0))]
DISCARD 25577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25578 [(0,0)] HALF_D_PLUS_2 [25576] [] [] [] []
IDLE 25579 [(0,0)] 135 [] [] [] [] []
INJECT_T 25580 [(0,1)] D [] [] [] [] []
MERGE 25581 [(0,1),(0,0)] D [] [25583] [] [] [((0,0),(0,1))]
DISCARD 25582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25583 [(0,0)] HALF_D_PLUS_2 [25581] [] [] [] []
IDLE 25584 [(0,0)] 104 [] [] [] [] []
INJECT_T 25585 [(1,0)] D [] [] [] [] []
MERGE 25586 [(1,0),(0,0)] D [] [25588] [] [] [((0,0),(1,0))]
DISCARD 25587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25588 [(0,0)] HALF_D_PLUS_2 [25586] [] [] [] []
IDLE 25589 [(0,0)] 78 [] [] [] [] []
INJECT_T 25590 [(0,1)] D [] [] [] [] []
MERGE 25591 [(0,1),(0,0)] D [] [25593] [] [] [((0,0),(0,1))]
DISCARD 25592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25593 [(0,0)] HALF_D_PLUS_2 [25591] [] [] [] []
IDLE 25594 [(0,0)] 138 [] [] [] [] []
INJECT_T 25595 [(1,0)] D [] [] [] [] []
MERGE 25596 [(1,0),(0,0)] D [] [25598] [] [] [((0,0),(1,0))]
DISCARD 25597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25598 [(0,0)] HALF_D_PLUS_2 [25596] [] [] [] []
IDLE 25599 [(0,0)] 39 [] [] [] [] []
INJECT_T 25600 [(0,1)] D [] [] [] [] []
MERGE 25601 [(0,1),(0,0)] D [] [25603] [] [] [((0,0),(0,1))]
DISCARD 25602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25603 [(0,0)] HALF_D_PLUS_2 [25601] [] [] [] []
IDLE 25604 [(0,0)] 77 [] [] [] [] []
INJECT_T 25605 [(1,0)] D [] [] [] [] []
MERGE 25606 [(1,0),(0,0)] D [] [25608] [] [] [((0,0),(1,0))]
DISCARD 25607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25608 [(0,0)] HALF_D_PLUS_2 [25606] [] [] [] []
IDLE 25609 [(0,0)] 189 [] [] [] [] []
INJECT_T 25610 [(0,1)] D [] [] [] [] []
MERGE 25611 [(0,1),(0,0)] D [] [25613] [] [] [((0,0),(0,1))]
DISCARD 25612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25613 [(0,0)] HALF_D_PLUS_2 [25611] [] [] [] []
IDLE 25614 [(0,0)] 115 [] [] [] [] []
INJECT_T 25615 [(1,0)] D [] [] [] [] []
MERGE 25616 [(1,0),(0,0)] D [] [25618] [] [] [((0,0),(1,0))]
DISCARD 25617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25618 [(0,0)] HALF_D_PLUS_2 [25616] [] [] [] []
IDLE 25619 [(0,0)] 74 [] [] [] [] []
INJECT_T 25620 [(0,1)] D [] [] [] [] []
MERGE 25621 [(0,1),(0,0)] D [] [25623] [] [] [((0,0),(0,1))]
DISCARD 25622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25623 [(0,0)] HALF_D_PLUS_2 [25621] [] [] [] []
IDLE 25624 [(0,0)] 186 [] [] [] [] []
INJECT_T 25625 [(1,0)] D [] [] [] [] []
MERGE 25626 [(1,0),(0,0)] D [] [25628] [] [] [((0,0),(1,0))]
DISCARD 25627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25628 [(0,0)] HALF_D_PLUS_2 [25626] [] [] [] []
IDLE 25629 [(0,0)] 25 [] [] [] [] []
INJECT_T 25630 [(0,1)] D [] [] [] [] []
MERGE 25631 [(0,1),(0,0)] D [] [25633] [] [] [((0,0),(0,1))]
DISCARD 25632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25633 [(0,0)] HALF_D_PLUS_2 [25631] [] [] [] []
IDLE 25634 [(0,0)] 47 [] [] [] [] []
INJECT_T 25635 [(1,0)] D [] [] [] [] []
MERGE 25636 [(1,0),(0,0)] D [] [25638] [] [] [((0,0),(1,0))]
DISCARD 25637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25638 [(0,0)] HALF_D_PLUS_2 [25636] [] [] [] []
IDLE 25639 [(0,0)] 108 [] [] [] [] []
INJECT_T 25640 [(0,1)] D [] [] [] [] []
MERGE 25641 [(0,1),(0,0)] D [] [25643] [] [] [((0,0),(0,1))]
DISCARD 25642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25643 [(0,0)] HALF_D_PLUS_2 [25641] [] [] [] []
IDLE 25644 [(0,0)] 159 [] [] [] [] []
INJECT_T 25645 [(1,0)] D [] [] [] [] []
MERGE 25646 [(1,0),(0,0)] D [] [25648] [] [] [((0,0),(1,0))]
DISCARD 25647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25648 [(0,0)] HALF_D_PLUS_2 [25646] [] [] [] []
IDLE 25649 [(0,0)] 41 [] [] [] [] []
INJECT_T 25650 [(0,1)] D [] [] [] [] []
MERGE 25651 [(0,1),(0,0)] D [] [25653] [] [] [((0,0),(0,1))]
DISCARD 25652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25653 [(0,0)] HALF_D_PLUS_2 [25651] [] [] [] []
IDLE 25654 [(0,0)] 22 [] [] [] [] []
INJECT_T 25655 [(1,0)] D [] [] [] [] []
MERGE 25656 [(1,0),(0,0)] D [] [25658] [] [] [((0,0),(1,0))]
DISCARD 25657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25658 [(0,0)] HALF_D_PLUS_2 [25656] [] [] [] []
IDLE 25659 [(0,0)] 160 [] [] [] [] []
INJECT_T 25660 [(0,1)] D [] [] [] [] []
MERGE 25661 [(0,1),(0,0)] D [] [25663] [] [] [((0,0),(0,1))]
DISCARD 25662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25663 [(0,0)] HALF_D_PLUS_2 [25661] [] [] [] []
IDLE 25664 [(0,0)] 79 [] [] [] [] []
INJECT_T 25665 [(1,0)] D [] [] [] [] []
MERGE 25666 [(1,0),(0,0)] D [] [25668] [] [] [((0,0),(1,0))]
DISCARD 25667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25668 [(0,0)] HALF_D_PLUS_2 [25666] [] [] [] []
IDLE 25669 [(0,0)] 138 [] [] [] [] []
INJECT_T 25670 [(0,1)] D [] [] [] [] []
MERGE 25671 [(0,1),(0,0)] D [] [25673] [] [] [((0,0),(0,1))]
DISCARD 25672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25673 [(0,0)] HALF_D_PLUS_2 [25671] [] [] [] []
IDLE 25674 [(0,0)] 137 [] [] [] [] []
INJECT_T 25675 [(1,0)] D [] [] [] [] []
MERGE 25676 [(1,0),(0,0)] D [] [25678] [] [] [((0,0),(1,0))]
DISCARD 25677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25678 [(0,0)] HALF_D_PLUS_2 [25676] [] [] [] []
IDLE 25679 [(0,0)] 120 [] [] [] [] []
INJECT_T 25680 [(0,1)] D [] [] [] [] []
MERGE 25681 [(0,1),(0,0)] D [] [25683] [] [] [((0,0),(0,1))]
DISCARD 25682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25683 [(0,0)] HALF_D_PLUS_2 [25681] [] [] [] []
IDLE 25684 [(0,0)] 134 [] [] [] [] []
INJECT_T 25685 [(1,0)] D [] [] [] [] []
MERGE 25686 [(1,0),(0,0)] D [] [25688] [] [] [((0,0),(1,0))]
DISCARD 25687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25688 [(0,0)] HALF_D_PLUS_2 [25686] [] [] [] []
IDLE 25689 [(0,0)] 3 [] [] [] [] []
INJECT_T 25690 [(0,1)] D [] [] [] [] []
MERGE 25691 [(0,1),(0,0)] D [] [25693] [] [] [((0,0),(0,1))]
DISCARD 25692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25693 [(0,0)] HALF_D_PLUS_2 [25691] [] [] [] []
IDLE 25694 [(0,0)] 34 [] [] [] [] []
INJECT_T 25695 [(1,0)] D [] [] [] [] []
MERGE 25696 [(1,0),(0,0)] D [] [25698] [] [] [((0,0),(1,0))]
DISCARD 25697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25698 [(0,0)] HALF_D_PLUS_2 [25696] [] [] [] []
IDLE 25699 [(0,0)] 84 [] [] [] [] []
INJECT_T 25700 [(0,1)] D [] [] [] [] []
MERGE 25701 [(0,1),(0,0)] D [] [25703] [] [] [((0,0),(0,1))]
DISCARD 25702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25703 [(0,0)] HALF_D_PLUS_2 [25701] [] [] [] []
IDLE 25704 [(0,0)] 135 [] [] [] [] []
INJECT_T 25705 [(1,0)] D [] [] [] [] []
MERGE 25706 [(1,0),(0,0)] D [] [25708] [] [] [((0,0),(1,0))]
DISCARD 25707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25708 [(0,0)] HALF_D_PLUS_2 [25706] [] [] [] []
IDLE 25709 [(0,0)] 110 [] [] [] [] []
INJECT_T 25710 [(0,1)] D [] [] [] [] []
MERGE 25711 [(0,1),(0,0)] D [] [25713] [] [] [((0,0),(0,1))]
DISCARD 25712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25713 [(0,0)] HALF_D_PLUS_2 [25711] [] [] [] []
IDLE 25714 [(0,0)] 45 [] [] [] [] []
INJECT_T 25715 [(1,0)] D [] [] [] [] []
MERGE 25716 [(1,0),(0,0)] D [] [25718] [] [] [((0,0),(1,0))]
DISCARD 25717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25718 [(0,0)] HALF_D_PLUS_2 [25716] [] [] [] []
IDLE 25719 [(0,0)] 153 [] [] [] [] []
INJECT_T 25720 [(0,1)] D [] [] [] [] []
MERGE 25721 [(0,1),(0,0)] D [] [25723] [] [] [((0,0),(0,1))]
DISCARD 25722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25723 [(0,0)] HALF_D_PLUS_2 [25721] [] [] [] []
IDLE 25724 [(0,0)] 102 [] [] [] [] []
INJECT_T 25725 [(1,0)] D [] [] [] [] []
MERGE 25726 [(1,0),(0,0)] D [] [25728] [] [] [((0,0),(1,0))]
DISCARD 25727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25728 [(0,0)] HALF_D_PLUS_2 [25726] [] [] [] []
IDLE 25729 [(0,0)] 68 [] [] [] [] []
INJECT_T 25730 [(0,1)] D [] [] [] [] []
MERGE 25731 [(0,1),(0,0)] D [] [25733] [] [] [((0,0),(0,1))]
DISCARD 25732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25733 [(0,0)] HALF_D_PLUS_2 [25731] [] [] [] []
IDLE 25734 [(0,0)] 24 [] [] [] [] []
INJECT_T 25735 [(1,0)] D [] [] [] [] []
MERGE 25736 [(1,0),(0,0)] D [] [25738] [] [] [((0,0),(1,0))]
DISCARD 25737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25738 [(0,0)] HALF_D_PLUS_2 [25736] [] [] [] []
IDLE 25739 [(0,0)] 188 [] [] [] [] []
INJECT_T 25740 [(0,1)] D [] [] [] [] []
MERGE 25741 [(0,1),(0,0)] D [] [25743] [] [] [((0,0),(0,1))]
DISCARD 25742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25743 [(0,0)] HALF_D_PLUS_2 [25741] [] [] [] []
IDLE 25744 [(0,0)] 150 [] [] [] [] []
INJECT_T 25745 [(1,0)] D [] [] [] [] []
MERGE 25746 [(1,0),(0,0)] D [] [25748] [] [] [((0,0),(1,0))]
DISCARD 25747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25748 [(0,0)] HALF_D_PLUS_2 [25746] [] [] [] []
IDLE 25749 [(0,0)] 89 [] [] [] [] []
INJECT_T 25750 [(0,1)] D [] [] [] [] []
MERGE 25751 [(0,1),(0,0)] D [] [25753] [] [] [((0,0),(0,1))]
DISCARD 25752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25753 [(0,0)] HALF_D_PLUS_2 [25751] [] [] [] []
IDLE 25754 [(0,0)] 102 [] [] [] [] []
INJECT_T 25755 [(1,0)] D [] [] [] [] []
MERGE 25756 [(1,0),(0,0)] D [] [25758] [] [] [((0,0),(1,0))]
DISCARD 25757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25758 [(0,0)] HALF_D_PLUS_2 [25756] [] [] [] []
IDLE 25759 [(0,0)] 17 [] [] [] [] []
INJECT_T 25760 [(0,1)] D [] [] [] [] []
MERGE 25761 [(0,1),(0,0)] D [] [25763] [] [] [((0,0),(0,1))]
DISCARD 25762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25763 [(0,0)] HALF_D_PLUS_2 [25761] [] [] [] []
IDLE 25764 [(0,0)] 10 [] [] [] [] []
INJECT_T 25765 [(1,0)] D [] [] [] [] []
MERGE 25766 [(1,0),(0,0)] D [] [25768] [] [] [((0,0),(1,0))]
DISCARD 25767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25768 [(0,0)] HALF_D_PLUS_2 [25766] [] [] [] []
IDLE 25769 [(0,0)] 87 [] [] [] [] []
INJECT_T 25770 [(0,1)] D [] [] [] [] []
MERGE 25771 [(0,1),(0,0)] D [] [25773] [] [] [((0,0),(0,1))]
DISCARD 25772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25773 [(0,0)] HALF_D_PLUS_2 [25771] [] [] [] []
IDLE 25774 [(0,0)] 2 [] [] [] [] []
INJECT_T 25775 [(1,0)] D [] [] [] [] []
MERGE 25776 [(1,0),(0,0)] D [] [25778] [] [] [((0,0),(1,0))]
DISCARD 25777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25778 [(0,0)] HALF_D_PLUS_2 [25776] [] [] [] []
IDLE 25779 [(0,0)] 169 [] [] [] [] []
INJECT_T 25780 [(0,1)] D [] [] [] [] []
MERGE 25781 [(0,1),(0,0)] D [] [25783] [] [] [((0,0),(0,1))]
DISCARD 25782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25783 [(0,0)] HALF_D_PLUS_2 [25781] [] [] [] []
IDLE 25784 [(0,0)] 14 [] [] [] [] []
INJECT_T 25785 [(1,0)] D [] [] [] [] []
MERGE 25786 [(1,0),(0,0)] D [] [25788] [] [] [((0,0),(1,0))]
DISCARD 25787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25788 [(0,0)] HALF_D_PLUS_2 [25786] [] [] [] []
IDLE 25789 [(0,0)] 37 [] [] [] [] []
INJECT_T 25790 [(0,1)] D [] [] [] [] []
MERGE 25791 [(0,1),(0,0)] D [] [25793] [] [] [((0,0),(0,1))]
DISCARD 25792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25793 [(0,0)] HALF_D_PLUS_2 [25791] [] [] [] []
IDLE 25794 [(0,0)] 60 [] [] [] [] []
INJECT_T 25795 [(1,0)] D [] [] [] [] []
MERGE 25796 [(1,0),(0,0)] D [] [25798] [] [] [((0,0),(1,0))]
DISCARD 25797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25798 [(0,0)] HALF_D_PLUS_2 [25796] [] [] [] []
IDLE 25799 [(0,0)] 64 [] [] [] [] []
INJECT_T 25800 [(0,1)] D [] [] [] [] []
MERGE 25801 [(0,1),(0,0)] D [] [25803] [] [] [((0,0),(0,1))]
DISCARD 25802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25803 [(0,0)] HALF_D_PLUS_2 [25801] [] [] [] []
IDLE 25804 [(0,0)] 108 [] [] [] [] []
INJECT_T 25805 [(1,0)] D [] [] [] [] []
MERGE 25806 [(1,0),(0,0)] D [] [25808] [] [] [((0,0),(1,0))]
DISCARD 25807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25808 [(0,0)] HALF_D_PLUS_2 [25806] [] [] [] []
IDLE 25809 [(0,0)] 196 [] [] [] [] []
INJECT_T 25810 [(0,1)] D [] [] [] [] []
MERGE 25811 [(0,1),(0,0)] D [] [25813] [] [] [((0,0),(0,1))]
DISCARD 25812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25813 [(0,0)] HALF_D_PLUS_2 [25811] [] [] [] []
IDLE 25814 [(0,0)] 132 [] [] [] [] []
INJECT_T 25815 [(1,0)] D [] [] [] [] []
MERGE 25816 [(1,0),(0,0)] D [] [25818] [] [] [((0,0),(1,0))]
DISCARD 25817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25818 [(0,0)] HALF_D_PLUS_2 [25816] [] [] [] []
IDLE 25819 [(0,0)] 14 [] [] [] [] []
INJECT_T 25820 [(0,1)] D [] [] [] [] []
MERGE 25821 [(0,1),(0,0)] D [] [25823] [] [] [((0,0),(0,1))]
DISCARD 25822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25823 [(0,0)] HALF_D_PLUS_2 [25821] [] [] [] []
IDLE 25824 [(0,0)] 37 [] [] [] [] []
INJECT_T 25825 [(1,0)] D [] [] [] [] []
MERGE 25826 [(1,0),(0,0)] D [] [25828] [] [] [((0,0),(1,0))]
DISCARD 25827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25828 [(0,0)] HALF_D_PLUS_2 [25826] [] [] [] []
IDLE 25829 [(0,0)] 68 [] [] [] [] []
INJECT_T 25830 [(0,1)] D [] [] [] [] []
MERGE 25831 [(0,1),(0,0)] D [] [25833] [] [] [((0,0),(0,1))]
DISCARD 25832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25833 [(0,0)] HALF_D_PLUS_2 [25831] [] [] [] []
IDLE 25834 [(0,0)] 197 [] [] [] [] []
INJECT_T 25835 [(1,0)] D [] [] [] [] []
MERGE 25836 [(1,0),(0,0)] D [] [25838] [] [] [((0,0),(1,0))]
DISCARD 25837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25838 [(0,0)] HALF_D_PLUS_2 [25836] [] [] [] []
IDLE 25839 [(0,0)] 88 [] [] [] [] []
INJECT_T 25840 [(0,1)] D [] [] [] [] []
MERGE 25841 [(0,1),(0,0)] D [] [25843] [] [] [((0,0),(0,1))]
DISCARD 25842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25843 [(0,0)] HALF_D_PLUS_2 [25841] [] [] [] []
IDLE 25844 [(0,0)] 176 [] [] [] [] []
INJECT_T 25845 [(1,0)] D [] [] [] [] []
MERGE 25846 [(1,0),(0,0)] D [] [25848] [] [] [((0,0),(1,0))]
DISCARD 25847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25848 [(0,0)] HALF_D_PLUS_2 [25846] [] [] [] []
IDLE 25849 [(0,0)] 96 [] [] [] [] []
INJECT_T 25850 [(0,1)] D [] [] [] [] []
MERGE 25851 [(0,1),(0,0)] D [] [25853] [] [] [((0,0),(0,1))]
DISCARD 25852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25853 [(0,0)] HALF_D_PLUS_2 [25851] [] [] [] []
IDLE 25854 [(0,0)] 160 [] [] [] [] []
INJECT_T 25855 [(1,0)] D [] [] [] [] []
MERGE 25856 [(1,0),(0,0)] D [] [25858] [] [] [((0,0),(1,0))]
DISCARD 25857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25858 [(0,0)] HALF_D_PLUS_2 [25856] [] [] [] []
IDLE 25859 [(0,0)] 110 [] [] [] [] []
INJECT_T 25860 [(0,1)] D [] [] [] [] []
MERGE 25861 [(0,1),(0,0)] D [] [25863] [] [] [((0,0),(0,1))]
DISCARD 25862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25863 [(0,0)] HALF_D_PLUS_2 [25861] [] [] [] []
IDLE 25864 [(0,0)] 131 [] [] [] [] []
INJECT_T 25865 [(1,0)] D [] [] [] [] []
MERGE 25866 [(1,0),(0,0)] D [] [25868] [] [] [((0,0),(1,0))]
DISCARD 25867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25868 [(0,0)] HALF_D_PLUS_2 [25866] [] [] [] []
IDLE 25869 [(0,0)] 137 [] [] [] [] []
INJECT_T 25870 [(0,1)] D [] [] [] [] []
MERGE 25871 [(0,1),(0,0)] D [] [25873] [] [] [((0,0),(0,1))]
DISCARD 25872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25873 [(0,0)] HALF_D_PLUS_2 [25871] [] [] [] []
IDLE 25874 [(0,0)] 56 [] [] [] [] []
INJECT_T 25875 [(1,0)] D [] [] [] [] []
MERGE 25876 [(1,0),(0,0)] D [] [25878] [] [] [((0,0),(1,0))]
DISCARD 25877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25878 [(0,0)] HALF_D_PLUS_2 [25876] [] [] [] []
IDLE 25879 [(0,0)] 78 [] [] [] [] []
INJECT_T 25880 [(0,1)] D [] [] [] [] []
MERGE 25881 [(0,1),(0,0)] D [] [25883] [] [] [((0,0),(0,1))]
DISCARD 25882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25883 [(0,0)] HALF_D_PLUS_2 [25881] [] [] [] []
IDLE 25884 [(0,0)] 52 [] [] [] [] []
INJECT_T 25885 [(1,0)] D [] [] [] [] []
MERGE 25886 [(1,0),(0,0)] D [] [25888] [] [] [((0,0),(1,0))]
DISCARD 25887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25888 [(0,0)] HALF_D_PLUS_2 [25886] [] [] [] []
IDLE 25889 [(0,0)] 6 [] [] [] [] []
INJECT_T 25890 [(0,1)] D [] [] [] [] []
MERGE 25891 [(0,1),(0,0)] D [] [25893] [] [] [((0,0),(0,1))]
DISCARD 25892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25893 [(0,0)] HALF_D_PLUS_2 [25891] [] [] [] []
IDLE 25894 [(0,0)] 34 [] [] [] [] []
INJECT_T 25895 [(1,0)] D [] [] [] [] []
MERGE 25896 [(1,0),(0,0)] D [] [25898] [] [] [((0,0),(1,0))]
DISCARD 25897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25898 [(0,0)] HALF_D_PLUS_2 [25896] [] [] [] []
IDLE 25899 [(0,0)] 68 [] [] [] [] []
INJECT_T 25900 [(0,1)] D [] [] [] [] []
MERGE 25901 [(0,1),(0,0)] D [] [25903] [] [] [((0,0),(0,1))]
DISCARD 25902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25903 [(0,0)] HALF_D_PLUS_2 [25901] [] [] [] []
IDLE 25904 [(0,0)] 59 [] [] [] [] []
INJECT_T 25905 [(1,0)] D [] [] [] [] []
MERGE 25906 [(1,0),(0,0)] D [] [25908] [] [] [((0,0),(1,0))]
DISCARD 25907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25908 [(0,0)] HALF_D_PLUS_2 [25906] [] [] [] []
IDLE 25909 [(0,0)] 4 [] [] [] [] []
INJECT_T 25910 [(0,1)] D [] [] [] [] []
MERGE 25911 [(0,1),(0,0)] D [] [25913] [] [] [((0,0),(0,1))]
DISCARD 25912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25913 [(0,0)] HALF_D_PLUS_2 [25911] [] [] [] []
IDLE 25914 [(0,0)] 117 [] [] [] [] []
INJECT_T 25915 [(1,0)] D [] [] [] [] []
MERGE 25916 [(1,0),(0,0)] D [] [25918] [] [] [((0,0),(1,0))]
DISCARD 25917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25918 [(0,0)] HALF_D_PLUS_2 [25916] [] [] [] []
IDLE 25919 [(0,0)] 100 [] [] [] [] []
INJECT_T 25920 [(0,1)] D [] [] [] [] []
MERGE 25921 [(0,1),(0,0)] D [] [25923] [] [] [((0,0),(0,1))]
DISCARD 25922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25923 [(0,0)] HALF_D_PLUS_2 [25921] [] [] [] []
IDLE 25924 [(0,0)] 111 [] [] [] [] []
INJECT_T 25925 [(1,0)] D [] [] [] [] []
MERGE 25926 [(1,0),(0,0)] D [] [25928] [] [] [((0,0),(1,0))]
DISCARD 25927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25928 [(0,0)] HALF_D_PLUS_2 [25926] [] [] [] []
IDLE 25929 [(0,0)] 174 [] [] [] [] []
INJECT_T 25930 [(0,1)] D [] [] [] [] []
MERGE 25931 [(0,1),(0,0)] D [] [25933] [] [] [((0,0),(0,1))]
DISCARD 25932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25933 [(0,0)] HALF_D_PLUS_2 [25931] [] [] [] []
IDLE 25934 [(0,0)] 115 [] [] [] [] []
INJECT_T 25935 [(1,0)] D [] [] [] [] []
MERGE 25936 [(1,0),(0,0)] D [] [25938] [] [] [((0,0),(1,0))]
DISCARD 25937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25938 [(0,0)] HALF_D_PLUS_2 [25936] [] [] [] []
IDLE 25939 [(0,0)] 16 [] [] [] [] []
INJECT_T 25940 [(0,1)] D [] [] [] [] []
MERGE 25941 [(0,1),(0,0)] D [] [25943] [] [] [((0,0),(0,1))]
DISCARD 25942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25943 [(0,0)] HALF_D_PLUS_2 [25941] [] [] [] []
IDLE 25944 [(0,0)] 139 [] [] [] [] []
INJECT_T 25945 [(1,0)] D [] [] [] [] []
MERGE 25946 [(1,0),(0,0)] D [] [25948] [] [] [((0,0),(1,0))]
DISCARD 25947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25948 [(0,0)] HALF_D_PLUS_2 [25946] [] [] [] []
IDLE 25949 [(0,0)] 81 [] [] [] [] []
INJECT_T 25950 [(0,1)] D [] [] [] [] []
MERGE 25951 [(0,1),(0,0)] D [] [25953] [] [] [((0,0),(0,1))]
DISCARD 25952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25953 [(0,0)] HALF_D_PLUS_2 [25951] [] [] [] []
IDLE 25954 [(0,0)] 58 [] [] [] [] []
INJECT_T 25955 [(1,0)] D [] [] [] [] []
MERGE 25956 [(1,0),(0,0)] D [] [25958] [] [] [((0,0),(1,0))]
DISCARD 25957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25958 [(0,0)] HALF_D_PLUS_2 [25956] [] [] [] []
IDLE 25959 [(0,0)] 183 [] [] [] [] []
INJECT_T 25960 [(0,1)] D [] [] [] [] []
MERGE 25961 [(0,1),(0,0)] D [] [25963] [] [] [((0,0),(0,1))]
DISCARD 25962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25963 [(0,0)] HALF_D_PLUS_2 [25961] [] [] [] []
IDLE 25964 [(0,0)] 114 [] [] [] [] []
INJECT_T 25965 [(1,0)] D [] [] [] [] []
MERGE 25966 [(1,0),(0,0)] D [] [25968] [] [] [((0,0),(1,0))]
DISCARD 25967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25968 [(0,0)] HALF_D_PLUS_2 [25966] [] [] [] []
IDLE 25969 [(0,0)] 166 [] [] [] [] []
INJECT_T 25970 [(0,1)] D [] [] [] [] []
MERGE 25971 [(0,1),(0,0)] D [] [25973] [] [] [((0,0),(0,1))]
DISCARD 25972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25973 [(0,0)] HALF_D_PLUS_2 [25971] [] [] [] []
IDLE 25974 [(0,0)] 87 [] [] [] [] []
INJECT_T 25975 [(1,0)] D [] [] [] [] []
MERGE 25976 [(1,0),(0,0)] D [] [25978] [] [] [((0,0),(1,0))]
DISCARD 25977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25978 [(0,0)] HALF_D_PLUS_2 [25976] [] [] [] []
IDLE 25979 [(0,0)] 148 [] [] [] [] []
INJECT_T 25980 [(0,1)] D [] [] [] [] []
MERGE 25981 [(0,1),(0,0)] D [] [25983] [] [] [((0,0),(0,1))]
DISCARD 25982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25983 [(0,0)] HALF_D_PLUS_2 [25981] [] [] [] []
IDLE 25984 [(0,0)] 194 [] [] [] [] []
INJECT_T 25985 [(1,0)] D [] [] [] [] []
MERGE 25986 [(1,0),(0,0)] D [] [25988] [] [] [((0,0),(1,0))]
DISCARD 25987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25988 [(0,0)] HALF_D_PLUS_2 [25986] [] [] [] []
IDLE 25989 [(0,0)] 142 [] [] [] [] []
INJECT_T 25990 [(0,1)] D [] [] [] [] []
MERGE 25991 [(0,1),(0,0)] D [] [25993] [] [] [((0,0),(0,1))]
DISCARD 25992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 25993 [(0,0)] HALF_D_PLUS_2 [25991] [] [] [] []
IDLE 25994 [(0,0)] 124 [] [] [] [] []
INJECT_T 25995 [(1,0)] D [] [] [] [] []
MERGE 25996 [(1,0),(0,0)] D [] [25998] [] [] [((0,0),(1,0))]
DISCARD 25997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 25998 [(0,0)] HALF_D_PLUS_2 [25996] [] [] [] []
IDLE 25999 [(0,0)] 1 [] [] [] [] []
INJECT_T 26000 [(0,1)] D [] [] [] [] []
MERGE 26001 [(0,1),(0,0)] D [] [26003] [] [] [((0,0),(0,1))]
DISCARD 26002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26003 [(0,0)] HALF_D_PLUS_2 [26001] [] [] [] []
IDLE 26004 [(0,0)] 76 [] [] [] [] []
INJECT_T 26005 [(1,0)] D [] [] [] [] []
MERGE 26006 [(1,0),(0,0)] D [] [26008] [] [] [((0,0),(1,0))]
DISCARD 26007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26008 [(0,0)] HALF_D_PLUS_2 [26006] [] [] [] []
IDLE 26009 [(0,0)] 87 [] [] [] [] []
INJECT_T 26010 [(0,1)] D [] [] [] [] []
MERGE 26011 [(0,1),(0,0)] D [] [26013] [] [] [((0,0),(0,1))]
DISCARD 26012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26013 [(0,0)] HALF_D_PLUS_2 [26011] [] [] [] []
IDLE 26014 [(0,0)] 200 [] [] [] [] []
INJECT_T 26015 [(1,0)] D [] [] [] [] []
MERGE 26016 [(1,0),(0,0)] D [] [26018] [] [] [((0,0),(1,0))]
DISCARD 26017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26018 [(0,0)] HALF_D_PLUS_2 [26016] [] [] [] []
IDLE 26019 [(0,0)] 178 [] [] [] [] []
INJECT_T 26020 [(0,1)] D [] [] [] [] []
MERGE 26021 [(0,1),(0,0)] D [] [26023] [] [] [((0,0),(0,1))]
DISCARD 26022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26023 [(0,0)] HALF_D_PLUS_2 [26021] [] [] [] []
IDLE 26024 [(0,0)] 145 [] [] [] [] []
INJECT_T 26025 [(1,0)] D [] [] [] [] []
MERGE 26026 [(1,0),(0,0)] D [] [26028] [] [] [((0,0),(1,0))]
DISCARD 26027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26028 [(0,0)] HALF_D_PLUS_2 [26026] [] [] [] []
IDLE 26029 [(0,0)] 145 [] [] [] [] []
INJECT_T 26030 [(0,1)] D [] [] [] [] []
MERGE 26031 [(0,1),(0,0)] D [] [26033] [] [] [((0,0),(0,1))]
DISCARD 26032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26033 [(0,0)] HALF_D_PLUS_2 [26031] [] [] [] []
IDLE 26034 [(0,0)] 38 [] [] [] [] []
INJECT_T 26035 [(1,0)] D [] [] [] [] []
MERGE 26036 [(1,0),(0,0)] D [] [26038] [] [] [((0,0),(1,0))]
DISCARD 26037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26038 [(0,0)] HALF_D_PLUS_2 [26036] [] [] [] []
IDLE 26039 [(0,0)] 70 [] [] [] [] []
INJECT_T 26040 [(0,1)] D [] [] [] [] []
MERGE 26041 [(0,1),(0,0)] D [] [26043] [] [] [((0,0),(0,1))]
DISCARD 26042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26043 [(0,0)] HALF_D_PLUS_2 [26041] [] [] [] []
IDLE 26044 [(0,0)] 181 [] [] [] [] []
INJECT_T 26045 [(1,0)] D [] [] [] [] []
MERGE 26046 [(1,0),(0,0)] D [] [26048] [] [] [((0,0),(1,0))]
DISCARD 26047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26048 [(0,0)] HALF_D_PLUS_2 [26046] [] [] [] []
IDLE 26049 [(0,0)] 112 [] [] [] [] []
INJECT_T 26050 [(0,1)] D [] [] [] [] []
MERGE 26051 [(0,1),(0,0)] D [] [26053] [] [] [((0,0),(0,1))]
DISCARD 26052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26053 [(0,0)] HALF_D_PLUS_2 [26051] [] [] [] []
IDLE 26054 [(0,0)] 27 [] [] [] [] []
INJECT_T 26055 [(1,0)] D [] [] [] [] []
MERGE 26056 [(1,0),(0,0)] D [] [26058] [] [] [((0,0),(1,0))]
DISCARD 26057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26058 [(0,0)] HALF_D_PLUS_2 [26056] [] [] [] []
IDLE 26059 [(0,0)] 124 [] [] [] [] []
INJECT_T 26060 [(0,1)] D [] [] [] [] []
MERGE 26061 [(0,1),(0,0)] D [] [26063] [] [] [((0,0),(0,1))]
DISCARD 26062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26063 [(0,0)] HALF_D_PLUS_2 [26061] [] [] [] []
IDLE 26064 [(0,0)] 131 [] [] [] [] []
INJECT_T 26065 [(1,0)] D [] [] [] [] []
MERGE 26066 [(1,0),(0,0)] D [] [26068] [] [] [((0,0),(1,0))]
DISCARD 26067 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26068 [(0,0)] HALF_D_PLUS_2 [26066] [] [] [] []
IDLE 26069 [(0,0)] 173 [] [] [] [] []
INJECT_T 26070 [(0,1)] D [] [] [] [] []
MERGE 26071 [(0,1),(0,0)] D [] [26073] [] [] [((0,0),(0,1))]
DISCARD 26072 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26073 [(0,0)] HALF_D_PLUS_2 [26071] [] [] [] []
IDLE 26074 [(0,0)] 96 [] [] [] [] []
INJECT_T 26075 [(1,0)] D [] [] [] [] []
MERGE 26076 [(1,0),(0,0)] D [] [26078] [] [] [((0,0),(1,0))]
DISCARD 26077 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26078 [(0,0)] HALF_D_PLUS_2 [26076] [] [] [] []
IDLE 26079 [(0,0)] 110 [] [] [] [] []
INJECT_T 26080 [(0,1)] D [] [] [] [] []
MERGE 26081 [(0,1),(0,0)] D [] [26083] [] [] [((0,0),(0,1))]
DISCARD 26082 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26083 [(0,0)] HALF_D_PLUS_2 [26081] [] [] [] []
IDLE 26084 [(0,0)] 158 [] [] [] [] []
INJECT_T 26085 [(1,0)] D [] [] [] [] []
MERGE 26086 [(1,0),(0,0)] D [] [26088] [] [] [((0,0),(1,0))]
DISCARD 26087 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26088 [(0,0)] HALF_D_PLUS_2 [26086] [] [] [] []
IDLE 26089 [(0,0)] 171 [] [] [] [] []
INJECT_T 26090 [(0,1)] D [] [] [] [] []
MERGE 26091 [(0,1),(0,0)] D [] [26093] [] [] [((0,0),(0,1))]
DISCARD 26092 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26093 [(0,0)] HALF_D_PLUS_2 [26091] [] [] [] []
IDLE 26094 [(0,0)] 55 [] [] [] [] []
INJECT_T 26095 [(1,0)] D [] [] [] [] []
MERGE 26096 [(1,0),(0,0)] D [] [26098] [] [] [((0,0),(1,0))]
DISCARD 26097 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26098 [(0,0)] HALF_D_PLUS_2 [26096] [] [] [] []
IDLE 26099 [(0,0)] 148 [] [] [] [] []
INJECT_T 26100 [(0,1)] D [] [] [] [] []
MERGE 26101 [(0,1),(0,0)] D [] [26103] [] [] [((0,0),(0,1))]
DISCARD 26102 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26103 [(0,0)] HALF_D_PLUS_2 [26101] [] [] [] []
IDLE 26104 [(0,0)] 6 [] [] [] [] []
INJECT_T 26105 [(1,0)] D [] [] [] [] []
MERGE 26106 [(1,0),(0,0)] D [] [26108] [] [] [((0,0),(1,0))]
DISCARD 26107 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26108 [(0,0)] HALF_D_PLUS_2 [26106] [] [] [] []
IDLE 26109 [(0,0)] 200 [] [] [] [] []
INJECT_T 26110 [(0,1)] D [] [] [] [] []
MERGE 26111 [(0,1),(0,0)] D [] [26113] [] [] [((0,0),(0,1))]
DISCARD 26112 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26113 [(0,0)] HALF_D_PLUS_2 [26111] [] [] [] []
IDLE 26114 [(0,0)] 86 [] [] [] [] []
INJECT_T 26115 [(1,0)] D [] [] [] [] []
MERGE 26116 [(1,0),(0,0)] D [] [26118] [] [] [((0,0),(1,0))]
DISCARD 26117 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26118 [(0,0)] HALF_D_PLUS_2 [26116] [] [] [] []
IDLE 26119 [(0,0)] 68 [] [] [] [] []
INJECT_T 26120 [(0,1)] D [] [] [] [] []
MERGE 26121 [(0,1),(0,0)] D [] [26123] [] [] [((0,0),(0,1))]
DISCARD 26122 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26123 [(0,0)] HALF_D_PLUS_2 [26121] [] [] [] []
IDLE 26124 [(0,0)] 90 [] [] [] [] []
INJECT_T 26125 [(1,0)] D [] [] [] [] []
MERGE 26126 [(1,0),(0,0)] D [] [26128] [] [] [((0,0),(1,0))]
DISCARD 26127 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26128 [(0,0)] HALF_D_PLUS_2 [26126] [] [] [] []
IDLE 26129 [(0,0)] 103 [] [] [] [] []
INJECT_T 26130 [(0,1)] D [] [] [] [] []
MERGE 26131 [(0,1),(0,0)] D [] [26133] [] [] [((0,0),(0,1))]
DISCARD 26132 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26133 [(0,0)] HALF_D_PLUS_2 [26131] [] [] [] []
IDLE 26134 [(0,0)] 12 [] [] [] [] []
INJECT_T 26135 [(1,0)] D [] [] [] [] []
MERGE 26136 [(1,0),(0,0)] D [] [26138] [] [] [((0,0),(1,0))]
DISCARD 26137 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26138 [(0,0)] HALF_D_PLUS_2 [26136] [] [] [] []
IDLE 26139 [(0,0)] 126 [] [] [] [] []
INJECT_T 26140 [(0,1)] D [] [] [] [] []
MERGE 26141 [(0,1),(0,0)] D [] [26143] [] [] [((0,0),(0,1))]
DISCARD 26142 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26143 [(0,0)] HALF_D_PLUS_2 [26141] [] [] [] []
IDLE 26144 [(0,0)] 66 [] [] [] [] []
INJECT_T 26145 [(1,0)] D [] [] [] [] []
MERGE 26146 [(1,0),(0,0)] D [] [26148] [] [] [((0,0),(1,0))]
DISCARD 26147 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26148 [(0,0)] HALF_D_PLUS_2 [26146] [] [] [] []
IDLE 26149 [(0,0)] 2 [] [] [] [] []
INJECT_T 26150 [(0,1)] D [] [] [] [] []
MERGE 26151 [(0,1),(0,0)] D [] [26153] [] [] [((0,0),(0,1))]
DISCARD 26152 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26153 [(0,0)] HALF_D_PLUS_2 [26151] [] [] [] []
IDLE 26154 [(0,0)] 127 [] [] [] [] []
INJECT_T 26155 [(1,0)] D [] [] [] [] []
MERGE 26156 [(1,0),(0,0)] D [] [26158] [] [] [((0,0),(1,0))]
DISCARD 26157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26158 [(0,0)] HALF_D_PLUS_2 [26156] [] [] [] []
IDLE 26159 [(0,0)] 108 [] [] [] [] []
INJECT_T 26160 [(0,1)] D [] [] [] [] []
MERGE 26161 [(0,1),(0,0)] D [] [26163] [] [] [((0,0),(0,1))]
DISCARD 26162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26163 [(0,0)] HALF_D_PLUS_2 [26161] [] [] [] []
IDLE 26164 [(0,0)] 78 [] [] [] [] []
INJECT_T 26165 [(1,0)] D [] [] [] [] []
MERGE 26166 [(1,0),(0,0)] D [] [26168] [] [] [((0,0),(1,0))]
DISCARD 26167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26168 [(0,0)] HALF_D_PLUS_2 [26166] [] [] [] []
IDLE 26169 [(0,0)] 94 [] [] [] [] []
INJECT_T 26170 [(0,1)] D [] [] [] [] []
MERGE 26171 [(0,1),(0,0)] D [] [26173] [] [] [((0,0),(0,1))]
DISCARD 26172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26173 [(0,0)] HALF_D_PLUS_2 [26171] [] [] [] []
IDLE 26174 [(0,0)] 116 [] [] [] [] []
INJECT_T 26175 [(1,0)] D [] [] [] [] []
MERGE 26176 [(1,0),(0,0)] D [] [26178] [] [] [((0,0),(1,0))]
DISCARD 26177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26178 [(0,0)] HALF_D_PLUS_2 [26176] [] [] [] []
IDLE 26179 [(0,0)] 56 [] [] [] [] []
INJECT_T 26180 [(0,1)] D [] [] [] [] []
MERGE 26181 [(0,1),(0,0)] D [] [26183] [] [] [((0,0),(0,1))]
DISCARD 26182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26183 [(0,0)] HALF_D_PLUS_2 [26181] [] [] [] []
IDLE 26184 [(0,0)] 196 [] [] [] [] []
INJECT_T 26185 [(1,0)] D [] [] [] [] []
MERGE 26186 [(1,0),(0,0)] D [] [26188] [] [] [((0,0),(1,0))]
DISCARD 26187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26188 [(0,0)] HALF_D_PLUS_2 [26186] [] [] [] []
IDLE 26189 [(0,0)] 123 [] [] [] [] []
INJECT_T 26190 [(0,1)] D [] [] [] [] []
MERGE 26191 [(0,1),(0,0)] D [] [26193] [] [] [((0,0),(0,1))]
DISCARD 26192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26193 [(0,0)] HALF_D_PLUS_2 [26191] [] [] [] []
IDLE 26194 [(0,0)] 62 [] [] [] [] []
INJECT_T 26195 [(1,0)] D [] [] [] [] []
MERGE 26196 [(1,0),(0,0)] D [] [26198] [] [] [((0,0),(1,0))]
DISCARD 26197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26198 [(0,0)] HALF_D_PLUS_2 [26196] [] [] [] []
IDLE 26199 [(0,0)] 144 [] [] [] [] []
INJECT_T 26200 [(0,1)] D [] [] [] [] []
MERGE 26201 [(0,1),(0,0)] D [] [26203] [] [] [((0,0),(0,1))]
DISCARD 26202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26203 [(0,0)] HALF_D_PLUS_2 [26201] [] [] [] []
IDLE 26204 [(0,0)] 167 [] [] [] [] []
INJECT_T 26205 [(1,0)] D [] [] [] [] []
MERGE 26206 [(1,0),(0,0)] D [] [26208] [] [] [((0,0),(1,0))]
DISCARD 26207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26208 [(0,0)] HALF_D_PLUS_2 [26206] [] [] [] []
IDLE 26209 [(0,0)] 134 [] [] [] [] []
INJECT_T 26210 [(0,1)] D [] [] [] [] []
MERGE 26211 [(0,1),(0,0)] D [] [26213] [] [] [((0,0),(0,1))]
DISCARD 26212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26213 [(0,0)] HALF_D_PLUS_2 [26211] [] [] [] []
IDLE 26214 [(0,0)] 78 [] [] [] [] []
INJECT_T 26215 [(1,0)] D [] [] [] [] []
MERGE 26216 [(1,0),(0,0)] D [] [26218] [] [] [((0,0),(1,0))]
DISCARD 26217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26218 [(0,0)] HALF_D_PLUS_2 [26216] [] [] [] []
IDLE 26219 [(0,0)] 182 [] [] [] [] []
INJECT_T 26220 [(0,1)] D [] [] [] [] []
MERGE 26221 [(0,1),(0,0)] D [] [26223] [] [] [((0,0),(0,1))]
DISCARD 26222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26223 [(0,0)] HALF_D_PLUS_2 [26221] [] [] [] []
IDLE 26224 [(0,0)] 93 [] [] [] [] []
INJECT_T 26225 [(1,0)] D [] [] [] [] []
MERGE 26226 [(1,0),(0,0)] D [] [26228] [] [] [((0,0),(1,0))]
DISCARD 26227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26228 [(0,0)] HALF_D_PLUS_2 [26226] [] [] [] []
IDLE 26229 [(0,0)] 93 [] [] [] [] []
INJECT_T 26230 [(0,1)] D [] [] [] [] []
MERGE 26231 [(0,1),(0,0)] D [] [26233] [] [] [((0,0),(0,1))]
DISCARD 26232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26233 [(0,0)] HALF_D_PLUS_2 [26231] [] [] [] []
IDLE 26234 [(0,0)] 6 [] [] [] [] []
INJECT_T 26235 [(1,0)] D [] [] [] [] []
MERGE 26236 [(1,0),(0,0)] D [] [26238] [] [] [((0,0),(1,0))]
DISCARD 26237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26238 [(0,0)] HALF_D_PLUS_2 [26236] [] [] [] []
IDLE 26239 [(0,0)] 143 [] [] [] [] []
INJECT_T 26240 [(0,1)] D [] [] [] [] []
MERGE 26241 [(0,1),(0,0)] D [] [26243] [] [] [((0,0),(0,1))]
DISCARD 26242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26243 [(0,0)] HALF_D_PLUS_2 [26241] [] [] [] []
IDLE 26244 [(0,0)] 23 [] [] [] [] []
INJECT_T 26245 [(1,0)] D [] [] [] [] []
MERGE 26246 [(1,0),(0,0)] D [] [26248] [] [] [((0,0),(1,0))]
DISCARD 26247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26248 [(0,0)] HALF_D_PLUS_2 [26246] [] [] [] []
IDLE 26249 [(0,0)] 36 [] [] [] [] []
INJECT_T 26250 [(0,1)] D [] [] [] [] []
MERGE 26251 [(0,1),(0,0)] D [] [26253] [] [] [((0,0),(0,1))]
DISCARD 26252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26253 [(0,0)] HALF_D_PLUS_2 [26251] [] [] [] []
IDLE 26254 [(0,0)] 13 [] [] [] [] []
INJECT_T 26255 [(1,0)] D [] [] [] [] []
MERGE 26256 [(1,0),(0,0)] D [] [26258] [] [] [((0,0),(1,0))]
DISCARD 26257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26258 [(0,0)] HALF_D_PLUS_2 [26256] [] [] [] []
IDLE 26259 [(0,0)] 131 [] [] [] [] []
INJECT_T 26260 [(0,1)] D [] [] [] [] []
MERGE 26261 [(0,1),(0,0)] D [] [26263] [] [] [((0,0),(0,1))]
DISCARD 26262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26263 [(0,0)] HALF_D_PLUS_2 [26261] [] [] [] []
IDLE 26264 [(0,0)] 11 [] [] [] [] []
INJECT_T 26265 [(1,0)] D [] [] [] [] []
MERGE 26266 [(1,0),(0,0)] D [] [26268] [] [] [((0,0),(1,0))]
DISCARD 26267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26268 [(0,0)] HALF_D_PLUS_2 [26266] [] [] [] []
IDLE 26269 [(0,0)] 26 [] [] [] [] []
INJECT_T 26270 [(0,1)] D [] [] [] [] []
MERGE 26271 [(0,1),(0,0)] D [] [26273] [] [] [((0,0),(0,1))]
DISCARD 26272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26273 [(0,0)] HALF_D_PLUS_2 [26271] [] [] [] []
IDLE 26274 [(0,0)] 53 [] [] [] [] []
INJECT_T 26275 [(1,0)] D [] [] [] [] []
MERGE 26276 [(1,0),(0,0)] D [] [26278] [] [] [((0,0),(1,0))]
DISCARD 26277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26278 [(0,0)] HALF_D_PLUS_2 [26276] [] [] [] []
IDLE 26279 [(0,0)] 159 [] [] [] [] []
INJECT_T 26280 [(0,1)] D [] [] [] [] []
MERGE 26281 [(0,1),(0,0)] D [] [26283] [] [] [((0,0),(0,1))]
DISCARD 26282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26283 [(0,0)] HALF_D_PLUS_2 [26281] [] [] [] []
IDLE 26284 [(0,0)] 84 [] [] [] [] []
INJECT_T 26285 [(1,0)] D [] [] [] [] []
MERGE 26286 [(1,0),(0,0)] D [] [26288] [] [] [((0,0),(1,0))]
DISCARD 26287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26288 [(0,0)] HALF_D_PLUS_2 [26286] [] [] [] []
IDLE 26289 [(0,0)] 163 [] [] [] [] []
INJECT_T 26290 [(0,1)] D [] [] [] [] []
MERGE 26291 [(0,1),(0,0)] D [] [26293] [] [] [((0,0),(0,1))]
DISCARD 26292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26293 [(0,0)] HALF_D_PLUS_2 [26291] [] [] [] []
IDLE 26294 [(0,0)] 34 [] [] [] [] []
INJECT_T 26295 [(1,0)] D [] [] [] [] []
MERGE 26296 [(1,0),(0,0)] D [] [26298] [] [] [((0,0),(1,0))]
DISCARD 26297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26298 [(0,0)] HALF_D_PLUS_2 [26296] [] [] [] []
IDLE 26299 [(0,0)] 27 [] [] [] [] []
INJECT_T 26300 [(0,1)] D [] [] [] [] []
MERGE 26301 [(0,1),(0,0)] D [] [26303] [] [] [((0,0),(0,1))]
DISCARD 26302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26303 [(0,0)] HALF_D_PLUS_2 [26301] [] [] [] []
IDLE 26304 [(0,0)] 104 [] [] [] [] []
INJECT_T 26305 [(1,0)] D [] [] [] [] []
MERGE 26306 [(1,0),(0,0)] D [] [26308] [] [] [((0,0),(1,0))]
DISCARD 26307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26308 [(0,0)] HALF_D_PLUS_2 [26306] [] [] [] []
IDLE 26309 [(0,0)] 185 [] [] [] [] []
INJECT_T 26310 [(0,1)] D [] [] [] [] []
MERGE 26311 [(0,1),(0,0)] D [] [26313] [] [] [((0,0),(0,1))]
DISCARD 26312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26313 [(0,0)] HALF_D_PLUS_2 [26311] [] [] [] []
IDLE 26314 [(0,0)] 151 [] [] [] [] []
INJECT_T 26315 [(1,0)] D [] [] [] [] []
MERGE 26316 [(1,0),(0,0)] D [] [26318] [] [] [((0,0),(1,0))]
DISCARD 26317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26318 [(0,0)] HALF_D_PLUS_2 [26316] [] [] [] []
IDLE 26319 [(0,0)] 98 [] [] [] [] []
INJECT_T 26320 [(0,1)] D [] [] [] [] []
MERGE 26321 [(0,1),(0,0)] D [] [26323] [] [] [((0,0),(0,1))]
DISCARD 26322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26323 [(0,0)] HALF_D_PLUS_2 [26321] [] [] [] []
IDLE 26324 [(0,0)] 73 [] [] [] [] []
INJECT_T 26325 [(1,0)] D [] [] [] [] []
MERGE 26326 [(1,0),(0,0)] D [] [26328] [] [] [((0,0),(1,0))]
DISCARD 26327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26328 [(0,0)] HALF_D_PLUS_2 [26326] [] [] [] []
IDLE 26329 [(0,0)] 183 [] [] [] [] []
INJECT_T 26330 [(0,1)] D [] [] [] [] []
MERGE 26331 [(0,1),(0,0)] D [] [26333] [] [] [((0,0),(0,1))]
DISCARD 26332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26333 [(0,0)] HALF_D_PLUS_2 [26331] [] [] [] []
IDLE 26334 [(0,0)] 153 [] [] [] [] []
INJECT_T 26335 [(1,0)] D [] [] [] [] []
MERGE 26336 [(1,0),(0,0)] D [] [26338] [] [] [((0,0),(1,0))]
DISCARD 26337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26338 [(0,0)] HALF_D_PLUS_2 [26336] [] [] [] []
IDLE 26339 [(0,0)] 173 [] [] [] [] []
INJECT_T 26340 [(0,1)] D [] [] [] [] []
MERGE 26341 [(0,1),(0,0)] D [] [26343] [] [] [((0,0),(0,1))]
DISCARD 26342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26343 [(0,0)] HALF_D_PLUS_2 [26341] [] [] [] []
IDLE 26344 [(0,0)] 42 [] [] [] [] []
INJECT_T 26345 [(1,0)] D [] [] [] [] []
MERGE 26346 [(1,0),(0,0)] D [] [26348] [] [] [((0,0),(1,0))]
DISCARD 26347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26348 [(0,0)] HALF_D_PLUS_2 [26346] [] [] [] []
IDLE 26349 [(0,0)] 71 [] [] [] [] []
INJECT_T 26350 [(0,1)] D [] [] [] [] []
MERGE 26351 [(0,1),(0,0)] D [] [26353] [] [] [((0,0),(0,1))]
DISCARD 26352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26353 [(0,0)] HALF_D_PLUS_2 [26351] [] [] [] []
IDLE 26354 [(0,0)] 55 [] [] [] [] []
INJECT_T 26355 [(1,0)] D [] [] [] [] []
MERGE 26356 [(1,0),(0,0)] D [] [26358] [] [] [((0,0),(1,0))]
DISCARD 26357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26358 [(0,0)] HALF_D_PLUS_2 [26356] [] [] [] []
IDLE 26359 [(0,0)] 146 [] [] [] [] []
INJECT_T 26360 [(0,1)] D [] [] [] [] []
MERGE 26361 [(0,1),(0,0)] D [] [26363] [] [] [((0,0),(0,1))]
DISCARD 26362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26363 [(0,0)] HALF_D_PLUS_2 [26361] [] [] [] []
IDLE 26364 [(0,0)] 100 [] [] [] [] []
INJECT_T 26365 [(1,0)] D [] [] [] [] []
MERGE 26366 [(1,0),(0,0)] D [] [26368] [] [] [((0,0),(1,0))]
DISCARD 26367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26368 [(0,0)] HALF_D_PLUS_2 [26366] [] [] [] []
IDLE 26369 [(0,0)] 177 [] [] [] [] []
INJECT_T 26370 [(0,1)] D [] [] [] [] []
MERGE 26371 [(0,1),(0,0)] D [] [26373] [] [] [((0,0),(0,1))]
DISCARD 26372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26373 [(0,0)] HALF_D_PLUS_2 [26371] [] [] [] []
IDLE 26374 [(0,0)] 6 [] [] [] [] []
INJECT_T 26375 [(1,0)] D [] [] [] [] []
MERGE 26376 [(1,0),(0,0)] D [] [26378] [] [] [((0,0),(1,0))]
DISCARD 26377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26378 [(0,0)] HALF_D_PLUS_2 [26376] [] [] [] []
IDLE 26379 [(0,0)] 200 [] [] [] [] []
INJECT_T 26380 [(0,1)] D [] [] [] [] []
MERGE 26381 [(0,1),(0,0)] D [] [26383] [] [] [((0,0),(0,1))]
DISCARD 26382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26383 [(0,0)] HALF_D_PLUS_2 [26381] [] [] [] []
IDLE 26384 [(0,0)] 89 [] [] [] [] []
INJECT_T 26385 [(1,0)] D [] [] [] [] []
MERGE 26386 [(1,0),(0,0)] D [] [26388] [] [] [((0,0),(1,0))]
DISCARD 26387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26388 [(0,0)] HALF_D_PLUS_2 [26386] [] [] [] []
IDLE 26389 [(0,0)] 50 [] [] [] [] []
INJECT_T 26390 [(0,1)] D [] [] [] [] []
MERGE 26391 [(0,1),(0,0)] D [] [26393] [] [] [((0,0),(0,1))]
DISCARD 26392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26393 [(0,0)] HALF_D_PLUS_2 [26391] [] [] [] []
IDLE 26394 [(0,0)] 166 [] [] [] [] []
INJECT_T 26395 [(1,0)] D [] [] [] [] []
MERGE 26396 [(1,0),(0,0)] D [] [26398] [] [] [((0,0),(1,0))]
DISCARD 26397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26398 [(0,0)] HALF_D_PLUS_2 [26396] [] [] [] []
IDLE 26399 [(0,0)] 158 [] [] [] [] []
INJECT_T 26400 [(0,1)] D [] [] [] [] []
MERGE 26401 [(0,1),(0,0)] D [] [26403] [] [] [((0,0),(0,1))]
DISCARD 26402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26403 [(0,0)] HALF_D_PLUS_2 [26401] [] [] [] []
IDLE 26404 [(0,0)] 164 [] [] [] [] []
INJECT_T 26405 [(1,0)] D [] [] [] [] []
MERGE 26406 [(1,0),(0,0)] D [] [26408] [] [] [((0,0),(1,0))]
DISCARD 26407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26408 [(0,0)] HALF_D_PLUS_2 [26406] [] [] [] []
IDLE 26409 [(0,0)] 77 [] [] [] [] []
INJECT_T 26410 [(0,1)] D [] [] [] [] []
MERGE 26411 [(0,1),(0,0)] D [] [26413] [] [] [((0,0),(0,1))]
DISCARD 26412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26413 [(0,0)] HALF_D_PLUS_2 [26411] [] [] [] []
IDLE 26414 [(0,0)] 197 [] [] [] [] []
INJECT_T 26415 [(1,0)] D [] [] [] [] []
MERGE 26416 [(1,0),(0,0)] D [] [26418] [] [] [((0,0),(1,0))]
DISCARD 26417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26418 [(0,0)] HALF_D_PLUS_2 [26416] [] [] [] []
IDLE 26419 [(0,0)] 13 [] [] [] [] []
INJECT_T 26420 [(0,1)] D [] [] [] [] []
MERGE 26421 [(0,1),(0,0)] D [] [26423] [] [] [((0,0),(0,1))]
DISCARD 26422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26423 [(0,0)] HALF_D_PLUS_2 [26421] [] [] [] []
IDLE 26424 [(0,0)] 45 [] [] [] [] []
INJECT_T 26425 [(1,0)] D [] [] [] [] []
MERGE 26426 [(1,0),(0,0)] D [] [26428] [] [] [((0,0),(1,0))]
DISCARD 26427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26428 [(0,0)] HALF_D_PLUS_2 [26426] [] [] [] []
IDLE 26429 [(0,0)] 56 [] [] [] [] []
INJECT_T 26430 [(0,1)] D [] [] [] [] []
MERGE 26431 [(0,1),(0,0)] D [] [26433] [] [] [((0,0),(0,1))]
DISCARD 26432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26433 [(0,0)] HALF_D_PLUS_2 [26431] [] [] [] []
IDLE 26434 [(0,0)] 32 [] [] [] [] []
INJECT_T 26435 [(1,0)] D [] [] [] [] []
MERGE 26436 [(1,0),(0,0)] D [] [26438] [] [] [((0,0),(1,0))]
DISCARD 26437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26438 [(0,0)] HALF_D_PLUS_2 [26436] [] [] [] []
IDLE 26439 [(0,0)] 32 [] [] [] [] []
INJECT_T 26440 [(0,1)] D [] [] [] [] []
MERGE 26441 [(0,1),(0,0)] D [] [26443] [] [] [((0,0),(0,1))]
DISCARD 26442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26443 [(0,0)] HALF_D_PLUS_2 [26441] [] [] [] []
IDLE 26444 [(0,0)] 199 [] [] [] [] []
INJECT_T 26445 [(1,0)] D [] [] [] [] []
MERGE 26446 [(1,0),(0,0)] D [] [26448] [] [] [((0,0),(1,0))]
DISCARD 26447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26448 [(0,0)] HALF_D_PLUS_2 [26446] [] [] [] []
IDLE 26449 [(0,0)] 145 [] [] [] [] []
INJECT_T 26450 [(0,1)] D [] [] [] [] []
MERGE 26451 [(0,1),(0,0)] D [] [26453] [] [] [((0,0),(0,1))]
DISCARD 26452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26453 [(0,0)] HALF_D_PLUS_2 [26451] [] [] [] []
IDLE 26454 [(0,0)] 137 [] [] [] [] []
INJECT_T 26455 [(1,0)] D [] [] [] [] []
MERGE 26456 [(1,0),(0,0)] D [] [26458] [] [] [((0,0),(1,0))]
DISCARD 26457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26458 [(0,0)] HALF_D_PLUS_2 [26456] [] [] [] []
IDLE 26459 [(0,0)] 109 [] [] [] [] []
INJECT_T 26460 [(0,1)] D [] [] [] [] []
MERGE 26461 [(0,1),(0,0)] D [] [26463] [] [] [((0,0),(0,1))]
DISCARD 26462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26463 [(0,0)] HALF_D_PLUS_2 [26461] [] [] [] []
IDLE 26464 [(0,0)] 93 [] [] [] [] []
INJECT_T 26465 [(1,0)] D [] [] [] [] []
MERGE 26466 [(1,0),(0,0)] D [] [26468] [] [] [((0,0),(1,0))]
DISCARD 26467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26468 [(0,0)] HALF_D_PLUS_2 [26466] [] [] [] []
IDLE 26469 [(0,0)] 30 [] [] [] [] []
INJECT_T 26470 [(0,1)] D [] [] [] [] []
MERGE 26471 [(0,1),(0,0)] D [] [26473] [] [] [((0,0),(0,1))]
DISCARD 26472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26473 [(0,0)] HALF_D_PLUS_2 [26471] [] [] [] []
IDLE 26474 [(0,0)] 99 [] [] [] [] []
INJECT_T 26475 [(1,0)] D [] [] [] [] []
MERGE 26476 [(1,0),(0,0)] D [] [26478] [] [] [((0,0),(1,0))]
DISCARD 26477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26478 [(0,0)] HALF_D_PLUS_2 [26476] [] [] [] []
IDLE 26479 [(0,0)] 121 [] [] [] [] []
INJECT_T 26480 [(0,1)] D [] [] [] [] []
MERGE 26481 [(0,1),(0,0)] D [] [26483] [] [] [((0,0),(0,1))]
DISCARD 26482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26483 [(0,0)] HALF_D_PLUS_2 [26481] [] [] [] []
IDLE 26484 [(0,0)] 151 [] [] [] [] []
INJECT_T 26485 [(1,0)] D [] [] [] [] []
MERGE 26486 [(1,0),(0,0)] D [] [26488] [] [] [((0,0),(1,0))]
DISCARD 26487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26488 [(0,0)] HALF_D_PLUS_2 [26486] [] [] [] []
IDLE 26489 [(0,0)] 32 [] [] [] [] []
INJECT_T 26490 [(0,1)] D [] [] [] [] []
MERGE 26491 [(0,1),(0,0)] D [] [26493] [] [] [((0,0),(0,1))]
DISCARD 26492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26493 [(0,0)] HALF_D_PLUS_2 [26491] [] [] [] []
IDLE 26494 [(0,0)] 34 [] [] [] [] []
INJECT_T 26495 [(1,0)] D [] [] [] [] []
MERGE 26496 [(1,0),(0,0)] D [] [26498] [] [] [((0,0),(1,0))]
DISCARD 26497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26498 [(0,0)] HALF_D_PLUS_2 [26496] [] [] [] []
IDLE 26499 [(0,0)] 114 [] [] [] [] []
INJECT_T 26500 [(0,1)] D [] [] [] [] []
MERGE 26501 [(0,1),(0,0)] D [] [26503] [] [] [((0,0),(0,1))]
DISCARD 26502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26503 [(0,0)] HALF_D_PLUS_2 [26501] [] [] [] []
IDLE 26504 [(0,0)] 40 [] [] [] [] []
INJECT_T 26505 [(1,0)] D [] [] [] [] []
MERGE 26506 [(1,0),(0,0)] D [] [26508] [] [] [((0,0),(1,0))]
DISCARD 26507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26508 [(0,0)] HALF_D_PLUS_2 [26506] [] [] [] []
IDLE 26509 [(0,0)] 69 [] [] [] [] []
INJECT_T 26510 [(0,1)] D [] [] [] [] []
MERGE 26511 [(0,1),(0,0)] D [] [26513] [] [] [((0,0),(0,1))]
DISCARD 26512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26513 [(0,0)] HALF_D_PLUS_2 [26511] [] [] [] []
IDLE 26514 [(0,0)] 50 [] [] [] [] []
INJECT_T 26515 [(1,0)] D [] [] [] [] []
MERGE 26516 [(1,0),(0,0)] D [] [26518] [] [] [((0,0),(1,0))]
DISCARD 26517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26518 [(0,0)] HALF_D_PLUS_2 [26516] [] [] [] []
IDLE 26519 [(0,0)] 152 [] [] [] [] []
INJECT_T 26520 [(0,1)] D [] [] [] [] []
MERGE 26521 [(0,1),(0,0)] D [] [26523] [] [] [((0,0),(0,1))]
DISCARD 26522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26523 [(0,0)] HALF_D_PLUS_2 [26521] [] [] [] []
IDLE 26524 [(0,0)] 88 [] [] [] [] []
INJECT_T 26525 [(1,0)] D [] [] [] [] []
MERGE 26526 [(1,0),(0,0)] D [] [26528] [] [] [((0,0),(1,0))]
DISCARD 26527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26528 [(0,0)] HALF_D_PLUS_2 [26526] [] [] [] []
IDLE 26529 [(0,0)] 99 [] [] [] [] []
INJECT_T 26530 [(0,1)] D [] [] [] [] []
MERGE 26531 [(0,1),(0,0)] D [] [26533] [] [] [((0,0),(0,1))]
DISCARD 26532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26533 [(0,0)] HALF_D_PLUS_2 [26531] [] [] [] []
IDLE 26534 [(0,0)] 32 [] [] [] [] []
INJECT_T 26535 [(1,0)] D [] [] [] [] []
MERGE 26536 [(1,0),(0,0)] D [] [26538] [] [] [((0,0),(1,0))]
DISCARD 26537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26538 [(0,0)] HALF_D_PLUS_2 [26536] [] [] [] []
IDLE 26539 [(0,0)] 165 [] [] [] [] []
INJECT_T 26540 [(0,1)] D [] [] [] [] []
MERGE 26541 [(0,1),(0,0)] D [] [26543] [] [] [((0,0),(0,1))]
DISCARD 26542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26543 [(0,0)] HALF_D_PLUS_2 [26541] [] [] [] []
IDLE 26544 [(0,0)] 177 [] [] [] [] []
INJECT_T 26545 [(1,0)] D [] [] [] [] []
MERGE 26546 [(1,0),(0,0)] D [] [26548] [] [] [((0,0),(1,0))]
DISCARD 26547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26548 [(0,0)] HALF_D_PLUS_2 [26546] [] [] [] []
IDLE 26549 [(0,0)] 70 [] [] [] [] []
INJECT_T 26550 [(0,1)] D [] [] [] [] []
MERGE 26551 [(0,1),(0,0)] D [] [26553] [] [] [((0,0),(0,1))]
DISCARD 26552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26553 [(0,0)] HALF_D_PLUS_2 [26551] [] [] [] []
IDLE 26554 [(0,0)] 81 [] [] [] [] []
INJECT_T 26555 [(1,0)] D [] [] [] [] []
MERGE 26556 [(1,0),(0,0)] D [] [26558] [] [] [((0,0),(1,0))]
DISCARD 26557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26558 [(0,0)] HALF_D_PLUS_2 [26556] [] [] [] []
IDLE 26559 [(0,0)] 81 [] [] [] [] []
INJECT_T 26560 [(0,1)] D [] [] [] [] []
MERGE 26561 [(0,1),(0,0)] D [] [26563] [] [] [((0,0),(0,1))]
DISCARD 26562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26563 [(0,0)] HALF_D_PLUS_2 [26561] [] [] [] []
INJECT_T 26564 [(1,0)] D [] [] [] [] []
MERGE 26565 [(1,0),(0,0)] D [] [26567] [] [] [((0,0),(1,0))]
DISCARD 26566 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26567 [(0,0)] HALF_D_PLUS_2 [26565] [] [] [] []
IDLE 26568 [(0,0)] 54 [] [] [] [] []
INJECT_T 26569 [(0,1)] D [] [] [] [] []
MERGE 26570 [(0,1),(0,0)] D [] [26572] [] [] [((0,0),(0,1))]
DISCARD 26571 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26572 [(0,0)] HALF_D_PLUS_2 [26570] [] [] [] []
IDLE 26573 [(0,0)] 142 [] [] [] [] []
INJECT_T 26574 [(1,0)] D [] [] [] [] []
MERGE 26575 [(1,0),(0,0)] D [] [26577] [] [] [((0,0),(1,0))]
DISCARD 26576 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26577 [(0,0)] HALF_D_PLUS_2 [26575] [] [] [] []
IDLE 26578 [(0,0)] 139 [] [] [] [] []
INJECT_T 26579 [(0,1)] D [] [] [] [] []
MERGE 26580 [(0,1),(0,0)] D [] [26582] [] [] [((0,0),(0,1))]
DISCARD 26581 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26582 [(0,0)] HALF_D_PLUS_2 [26580] [] [] [] []
IDLE 26583 [(0,0)] 164 [] [] [] [] []
INJECT_T 26584 [(1,0)] D [] [] [] [] []
MERGE 26585 [(1,0),(0,0)] D [] [26587] [] [] [((0,0),(1,0))]
DISCARD 26586 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26587 [(0,0)] HALF_D_PLUS_2 [26585] [] [] [] []
IDLE 26588 [(0,0)] 186 [] [] [] [] []
INJECT_T 26589 [(0,1)] D [] [] [] [] []
MERGE 26590 [(0,1),(0,0)] D [] [26592] [] [] [((0,0),(0,1))]
DISCARD 26591 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26592 [(0,0)] HALF_D_PLUS_2 [26590] [] [] [] []
IDLE 26593 [(0,0)] 24 [] [] [] [] []
INJECT_T 26594 [(1,0)] D [] [] [] [] []
MERGE 26595 [(1,0),(0,0)] D [] [26597] [] [] [((0,0),(1,0))]
DISCARD 26596 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26597 [(0,0)] HALF_D_PLUS_2 [26595] [] [] [] []
IDLE 26598 [(0,0)] 14 [] [] [] [] []
INJECT_T 26599 [(0,1)] D [] [] [] [] []
MERGE 26600 [(0,1),(0,0)] D [] [26602] [] [] [((0,0),(0,1))]
DISCARD 26601 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26602 [(0,0)] HALF_D_PLUS_2 [26600] [] [] [] []
IDLE 26603 [(0,0)] 86 [] [] [] [] []
INJECT_T 26604 [(1,0)] D [] [] [] [] []
MERGE 26605 [(1,0),(0,0)] D [] [26607] [] [] [((0,0),(1,0))]
DISCARD 26606 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26607 [(0,0)] HALF_D_PLUS_2 [26605] [] [] [] []
IDLE 26608 [(0,0)] 117 [] [] [] [] []
INJECT_T 26609 [(0,1)] D [] [] [] [] []
MERGE 26610 [(0,1),(0,0)] D [] [26612] [] [] [((0,0),(0,1))]
DISCARD 26611 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26612 [(0,0)] HALF_D_PLUS_2 [26610] [] [] [] []
IDLE 26613 [(0,0)] 84 [] [] [] [] []
INJECT_T 26614 [(1,0)] D [] [] [] [] []
MERGE 26615 [(1,0),(0,0)] D [] [26617] [] [] [((0,0),(1,0))]
DISCARD 26616 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26617 [(0,0)] HALF_D_PLUS_2 [26615] [] [] [] []
IDLE 26618 [(0,0)] 107 [] [] [] [] []
INJECT_T 26619 [(0,1)] D [] [] [] [] []
MERGE 26620 [(0,1),(0,0)] D [] [26622] [] [] [((0,0),(0,1))]
DISCARD 26621 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26622 [(0,0)] HALF_D_PLUS_2 [26620] [] [] [] []
IDLE 26623 [(0,0)] 3 [] [] [] [] []
INJECT_T 26624 [(1,0)] D [] [] [] [] []
MERGE 26625 [(1,0),(0,0)] D [] [26627] [] [] [((0,0),(1,0))]
DISCARD 26626 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26627 [(0,0)] HALF_D_PLUS_2 [26625] [] [] [] []
IDLE 26628 [(0,0)] 169 [] [] [] [] []
INJECT_T 26629 [(0,1)] D [] [] [] [] []
MERGE 26630 [(0,1),(0,0)] D [] [26632] [] [] [((0,0),(0,1))]
DISCARD 26631 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26632 [(0,0)] HALF_D_PLUS_2 [26630] [] [] [] []
IDLE 26633 [(0,0)] 174 [] [] [] [] []
INJECT_T 26634 [(1,0)] D [] [] [] [] []
MERGE 26635 [(1,0),(0,0)] D [] [26637] [] [] [((0,0),(1,0))]
DISCARD 26636 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26637 [(0,0)] HALF_D_PLUS_2 [26635] [] [] [] []
IDLE 26638 [(0,0)] 95 [] [] [] [] []
INJECT_T 26639 [(0,1)] D [] [] [] [] []
MERGE 26640 [(0,1),(0,0)] D [] [26642] [] [] [((0,0),(0,1))]
DISCARD 26641 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26642 [(0,0)] HALF_D_PLUS_2 [26640] [] [] [] []
IDLE 26643 [(0,0)] 89 [] [] [] [] []
INJECT_T 26644 [(1,0)] D [] [] [] [] []
MERGE 26645 [(1,0),(0,0)] D [] [26647] [] [] [((0,0),(1,0))]
DISCARD 26646 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26647 [(0,0)] HALF_D_PLUS_2 [26645] [] [] [] []
IDLE 26648 [(0,0)] 126 [] [] [] [] []
INJECT_T 26649 [(0,1)] D [] [] [] [] []
MERGE 26650 [(0,1),(0,0)] D [] [26652] [] [] [((0,0),(0,1))]
DISCARD 26651 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26652 [(0,0)] HALF_D_PLUS_2 [26650] [] [] [] []
IDLE 26653 [(0,0)] 111 [] [] [] [] []
INJECT_T 26654 [(1,0)] D [] [] [] [] []
MERGE 26655 [(1,0),(0,0)] D [] [26657] [] [] [((0,0),(1,0))]
DISCARD 26656 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26657 [(0,0)] HALF_D_PLUS_2 [26655] [] [] [] []
IDLE 26658 [(0,0)] 59 [] [] [] [] []
INJECT_T 26659 [(0,1)] D [] [] [] [] []
MERGE 26660 [(0,1),(0,0)] D [] [26662] [] [] [((0,0),(0,1))]
DISCARD 26661 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26662 [(0,0)] HALF_D_PLUS_2 [26660] [] [] [] []
IDLE 26663 [(0,0)] 126 [] [] [] [] []
INJECT_T 26664 [(1,0)] D [] [] [] [] []
MERGE 26665 [(1,0),(0,0)] D [] [26667] [] [] [((0,0),(1,0))]
DISCARD 26666 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26667 [(0,0)] HALF_D_PLUS_2 [26665] [] [] [] []
IDLE 26668 [(0,0)] 123 [] [] [] [] []
INJECT_T 26669 [(0,1)] D [] [] [] [] []
MERGE 26670 [(0,1),(0,0)] D [] [26672] [] [] [((0,0),(0,1))]
DISCARD 26671 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26672 [(0,0)] HALF_D_PLUS_2 [26670] [] [] [] []
IDLE 26673 [(0,0)] 185 [] [] [] [] []
INJECT_T 26674 [(1,0)] D [] [] [] [] []
MERGE 26675 [(1,0),(0,0)] D [] [26677] [] [] [((0,0),(1,0))]
DISCARD 26676 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26677 [(0,0)] HALF_D_PLUS_2 [26675] [] [] [] []
IDLE 26678 [(0,0)] 164 [] [] [] [] []
INJECT_T 26679 [(0,1)] D [] [] [] [] []
MERGE 26680 [(0,1),(0,0)] D [] [26682] [] [] [((0,0),(0,1))]
DISCARD 26681 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26682 [(0,0)] HALF_D_PLUS_2 [26680] [] [] [] []
IDLE 26683 [(0,0)] 2 [] [] [] [] []
INJECT_T 26684 [(1,0)] D [] [] [] [] []
MERGE 26685 [(1,0),(0,0)] D [] [26687] [] [] [((0,0),(1,0))]
DISCARD 26686 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26687 [(0,0)] HALF_D_PLUS_2 [26685] [] [] [] []
IDLE 26688 [(0,0)] 23 [] [] [] [] []
INJECT_T 26689 [(0,1)] D [] [] [] [] []
MERGE 26690 [(0,1),(0,0)] D [] [26692] [] [] [((0,0),(0,1))]
DISCARD 26691 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26692 [(0,0)] HALF_D_PLUS_2 [26690] [] [] [] []
IDLE 26693 [(0,0)] 136 [] [] [] [] []
INJECT_T 26694 [(1,0)] D [] [] [] [] []
MERGE 26695 [(1,0),(0,0)] D [] [26697] [] [] [((0,0),(1,0))]
DISCARD 26696 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26697 [(0,0)] HALF_D_PLUS_2 [26695] [] [] [] []
IDLE 26698 [(0,0)] 135 [] [] [] [] []
INJECT_T 26699 [(0,1)] D [] [] [] [] []
MERGE 26700 [(0,1),(0,0)] D [] [26702] [] [] [((0,0),(0,1))]
DISCARD 26701 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26702 [(0,0)] HALF_D_PLUS_2 [26700] [] [] [] []
IDLE 26703 [(0,0)] 101 [] [] [] [] []
INJECT_T 26704 [(1,0)] D [] [] [] [] []
MERGE 26705 [(1,0),(0,0)] D [] [26707] [] [] [((0,0),(1,0))]
DISCARD 26706 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26707 [(0,0)] HALF_D_PLUS_2 [26705] [] [] [] []
IDLE 26708 [(0,0)] 23 [] [] [] [] []
INJECT_T 26709 [(0,1)] D [] [] [] [] []
MERGE 26710 [(0,1),(0,0)] D [] [26712] [] [] [((0,0),(0,1))]
DISCARD 26711 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26712 [(0,0)] HALF_D_PLUS_2 [26710] [] [] [] []
IDLE 26713 [(0,0)] 118 [] [] [] [] []
INJECT_T 26714 [(1,0)] D [] [] [] [] []
MERGE 26715 [(1,0),(0,0)] D [] [26717] [] [] [((0,0),(1,0))]
DISCARD 26716 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26717 [(0,0)] HALF_D_PLUS_2 [26715] [] [] [] []
IDLE 26718 [(0,0)] 156 [] [] [] [] []
INJECT_T 26719 [(0,1)] D [] [] [] [] []
MERGE 26720 [(0,1),(0,0)] D [] [26722] [] [] [((0,0),(0,1))]
DISCARD 26721 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26722 [(0,0)] HALF_D_PLUS_2 [26720] [] [] [] []
IDLE 26723 [(0,0)] 97 [] [] [] [] []
INJECT_T 26724 [(1,0)] D [] [] [] [] []
MERGE 26725 [(1,0),(0,0)] D [] [26727] [] [] [((0,0),(1,0))]
DISCARD 26726 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26727 [(0,0)] HALF_D_PLUS_2 [26725] [] [] [] []
IDLE 26728 [(0,0)] 104 [] [] [] [] []
INJECT_T 26729 [(0,1)] D [] [] [] [] []
MERGE 26730 [(0,1),(0,0)] D [] [26732] [] [] [((0,0),(0,1))]
DISCARD 26731 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26732 [(0,0)] HALF_D_PLUS_2 [26730] [] [] [] []
IDLE 26733 [(0,0)] 150 [] [] [] [] []
INJECT_T 26734 [(1,0)] D [] [] [] [] []
MERGE 26735 [(1,0),(0,0)] D [] [26737] [] [] [((0,0),(1,0))]
DISCARD 26736 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26737 [(0,0)] HALF_D_PLUS_2 [26735] [] [] [] []
IDLE 26738 [(0,0)] 122 [] [] [] [] []
INJECT_T 26739 [(0,1)] D [] [] [] [] []
MERGE 26740 [(0,1),(0,0)] D [] [26742] [] [] [((0,0),(0,1))]
DISCARD 26741 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26742 [(0,0)] HALF_D_PLUS_2 [26740] [] [] [] []
IDLE 26743 [(0,0)] 43 [] [] [] [] []
INJECT_T 26744 [(1,0)] D [] [] [] [] []
MERGE 26745 [(1,0),(0,0)] D [] [26747] [] [] [((0,0),(1,0))]
DISCARD 26746 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26747 [(0,0)] HALF_D_PLUS_2 [26745] [] [] [] []
IDLE 26748 [(0,0)] 80 [] [] [] [] []
INJECT_T 26749 [(0,1)] D [] [] [] [] []
MERGE 26750 [(0,1),(0,0)] D [] [26752] [] [] [((0,0),(0,1))]
DISCARD 26751 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26752 [(0,0)] HALF_D_PLUS_2 [26750] [] [] [] []
IDLE 26753 [(0,0)] 191 [] [] [] [] []
INJECT_T 26754 [(1,0)] D [] [] [] [] []
MERGE 26755 [(1,0),(0,0)] D [] [26757] [] [] [((0,0),(1,0))]
DISCARD 26756 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26757 [(0,0)] HALF_D_PLUS_2 [26755] [] [] [] []
IDLE 26758 [(0,0)] 96 [] [] [] [] []
INJECT_T 26759 [(0,1)] D [] [] [] [] []
MERGE 26760 [(0,1),(0,0)] D [] [26762] [] [] [((0,0),(0,1))]
DISCARD 26761 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26762 [(0,0)] HALF_D_PLUS_2 [26760] [] [] [] []
IDLE 26763 [(0,0)] 159 [] [] [] [] []
INJECT_T 26764 [(1,0)] D [] [] [] [] []
MERGE 26765 [(1,0),(0,0)] D [] [26767] [] [] [((0,0),(1,0))]
DISCARD 26766 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26767 [(0,0)] HALF_D_PLUS_2 [26765] [] [] [] []
IDLE 26768 [(0,0)] 35 [] [] [] [] []
INJECT_T 26769 [(0,1)] D [] [] [] [] []
MERGE 26770 [(0,1),(0,0)] D [] [26772] [] [] [((0,0),(0,1))]
DISCARD 26771 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26772 [(0,0)] HALF_D_PLUS_2 [26770] [] [] [] []
IDLE 26773 [(0,0)] 43 [] [] [] [] []
INJECT_T 26774 [(1,0)] D [] [] [] [] []
MERGE 26775 [(1,0),(0,0)] D [] [26777] [] [] [((0,0),(1,0))]
DISCARD 26776 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26777 [(0,0)] HALF_D_PLUS_2 [26775] [] [] [] []
IDLE 26778 [(0,0)] 164 [] [] [] [] []
INJECT_T 26779 [(0,1)] D [] [] [] [] []
MERGE 26780 [(0,1),(0,0)] D [] [26782] [] [] [((0,0),(0,1))]
DISCARD 26781 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26782 [(0,0)] HALF_D_PLUS_2 [26780] [] [] [] []
IDLE 26783 [(0,0)] 32 [] [] [] [] []
INJECT_T 26784 [(1,0)] D [] [] [] [] []
MERGE 26785 [(1,0),(0,0)] D [] [26787] [] [] [((0,0),(1,0))]
DISCARD 26786 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26787 [(0,0)] HALF_D_PLUS_2 [26785] [] [] [] []
IDLE 26788 [(0,0)] 49 [] [] [] [] []
INJECT_T 26789 [(0,1)] D [] [] [] [] []
MERGE 26790 [(0,1),(0,0)] D [] [26792] [] [] [((0,0),(0,1))]
DISCARD 26791 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26792 [(0,0)] HALF_D_PLUS_2 [26790] [] [] [] []
IDLE 26793 [(0,0)] 62 [] [] [] [] []
INJECT_T 26794 [(1,0)] D [] [] [] [] []
MERGE 26795 [(1,0),(0,0)] D [] [26797] [] [] [((0,0),(1,0))]
DISCARD 26796 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26797 [(0,0)] HALF_D_PLUS_2 [26795] [] [] [] []
IDLE 26798 [(0,0)] 121 [] [] [] [] []
INJECT_T 26799 [(0,1)] D [] [] [] [] []
MERGE 26800 [(0,1),(0,0)] D [] [26802] [] [] [((0,0),(0,1))]
DISCARD 26801 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26802 [(0,0)] HALF_D_PLUS_2 [26800] [] [] [] []
IDLE 26803 [(0,0)] 159 [] [] [] [] []
INJECT_T 26804 [(1,0)] D [] [] [] [] []
MERGE 26805 [(1,0),(0,0)] D [] [26807] [] [] [((0,0),(1,0))]
DISCARD 26806 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26807 [(0,0)] HALF_D_PLUS_2 [26805] [] [] [] []
IDLE 26808 [(0,0)] 137 [] [] [] [] []
INJECT_T 26809 [(0,1)] D [] [] [] [] []
MERGE 26810 [(0,1),(0,0)] D [] [26812] [] [] [((0,0),(0,1))]
DISCARD 26811 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26812 [(0,0)] HALF_D_PLUS_2 [26810] [] [] [] []
IDLE 26813 [(0,0)] 117 [] [] [] [] []
INJECT_T 26814 [(1,0)] D [] [] [] [] []
MERGE 26815 [(1,0),(0,0)] D [] [26817] [] [] [((0,0),(1,0))]
DISCARD 26816 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26817 [(0,0)] HALF_D_PLUS_2 [26815] [] [] [] []
IDLE 26818 [(0,0)] 59 [] [] [] [] []
INJECT_T 26819 [(0,1)] D [] [] [] [] []
MERGE 26820 [(0,1),(0,0)] D [] [26822] [] [] [((0,0),(0,1))]
DISCARD 26821 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26822 [(0,0)] HALF_D_PLUS_2 [26820] [] [] [] []
IDLE 26823 [(0,0)] 56 [] [] [] [] []
INJECT_T 26824 [(1,0)] D [] [] [] [] []
MERGE 26825 [(1,0),(0,0)] D [] [26827] [] [] [((0,0),(1,0))]
DISCARD 26826 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26827 [(0,0)] HALF_D_PLUS_2 [26825] [] [] [] []
IDLE 26828 [(0,0)] 24 [] [] [] [] []
INJECT_T 26829 [(0,1)] D [] [] [] [] []
MERGE 26830 [(0,1),(0,0)] D [] [26832] [] [] [((0,0),(0,1))]
DISCARD 26831 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26832 [(0,0)] HALF_D_PLUS_2 [26830] [] [] [] []
IDLE 26833 [(0,0)] 140 [] [] [] [] []
INJECT_T 26834 [(1,0)] D [] [] [] [] []
MERGE 26835 [(1,0),(0,0)] D [] [26837] [] [] [((0,0),(1,0))]
DISCARD 26836 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26837 [(0,0)] HALF_D_PLUS_2 [26835] [] [] [] []
IDLE 26838 [(0,0)] 31 [] [] [] [] []
INJECT_T 26839 [(0,1)] D [] [] [] [] []
MERGE 26840 [(0,1),(0,0)] D [] [26842] [] [] [((0,0),(0,1))]
DISCARD 26841 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26842 [(0,0)] HALF_D_PLUS_2 [26840] [] [] [] []
IDLE 26843 [(0,0)] 113 [] [] [] [] []
INJECT_T 26844 [(1,0)] D [] [] [] [] []
MERGE 26845 [(1,0),(0,0)] D [] [26847] [] [] [((0,0),(1,0))]
DISCARD 26846 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26847 [(0,0)] HALF_D_PLUS_2 [26845] [] [] [] []
IDLE 26848 [(0,0)] 28 [] [] [] [] []
INJECT_T 26849 [(0,1)] D [] [] [] [] []
MERGE 26850 [(0,1),(0,0)] D [] [26852] [] [] [((0,0),(0,1))]
DISCARD 26851 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26852 [(0,0)] HALF_D_PLUS_2 [26850] [] [] [] []
IDLE 26853 [(0,0)] 153 [] [] [] [] []
INJECT_T 26854 [(1,0)] D [] [] [] [] []
MERGE 26855 [(1,0),(0,0)] D [] [26857] [] [] [((0,0),(1,0))]
DISCARD 26856 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26857 [(0,0)] HALF_D_PLUS_2 [26855] [] [] [] []
IDLE 26858 [(0,0)] 95 [] [] [] [] []
INJECT_T 26859 [(0,1)] D [] [] [] [] []
MERGE 26860 [(0,1),(0,0)] D [] [26862] [] [] [((0,0),(0,1))]
DISCARD 26861 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26862 [(0,0)] HALF_D_PLUS_2 [26860] [] [] [] []
IDLE 26863 [(0,0)] 145 [] [] [] [] []
INJECT_T 26864 [(1,0)] D [] [] [] [] []
MERGE 26865 [(1,0),(0,0)] D [] [26867] [] [] [((0,0),(1,0))]
DISCARD 26866 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26867 [(0,0)] HALF_D_PLUS_2 [26865] [] [] [] []
IDLE 26868 [(0,0)] 69 [] [] [] [] []
INJECT_T 26869 [(0,1)] D [] [] [] [] []
MERGE 26870 [(0,1),(0,0)] D [] [26872] [] [] [((0,0),(0,1))]
DISCARD 26871 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26872 [(0,0)] HALF_D_PLUS_2 [26870] [] [] [] []
IDLE 26873 [(0,0)] 40 [] [] [] [] []
INJECT_T 26874 [(1,0)] D [] [] [] [] []
MERGE 26875 [(1,0),(0,0)] D [] [26877] [] [] [((0,0),(1,0))]
DISCARD 26876 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26877 [(0,0)] HALF_D_PLUS_2 [26875] [] [] [] []
IDLE 26878 [(0,0)] 29 [] [] [] [] []
INJECT_T 26879 [(0,1)] D [] [] [] [] []
MERGE 26880 [(0,1),(0,0)] D [] [26882] [] [] [((0,0),(0,1))]
DISCARD 26881 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26882 [(0,0)] HALF_D_PLUS_2 [26880] [] [] [] []
IDLE 26883 [(0,0)] 143 [] [] [] [] []
INJECT_T 26884 [(1,0)] D [] [] [] [] []
MERGE 26885 [(1,0),(0,0)] D [] [26887] [] [] [((0,0),(1,0))]
DISCARD 26886 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26887 [(0,0)] HALF_D_PLUS_2 [26885] [] [] [] []
IDLE 26888 [(0,0)] 179 [] [] [] [] []
INJECT_T 26889 [(0,1)] D [] [] [] [] []
MERGE 26890 [(0,1),(0,0)] D [] [26892] [] [] [((0,0),(0,1))]
DISCARD 26891 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26892 [(0,0)] HALF_D_PLUS_2 [26890] [] [] [] []
IDLE 26893 [(0,0)] 20 [] [] [] [] []
INJECT_T 26894 [(1,0)] D [] [] [] [] []
MERGE 26895 [(1,0),(0,0)] D [] [26897] [] [] [((0,0),(1,0))]
DISCARD 26896 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26897 [(0,0)] HALF_D_PLUS_2 [26895] [] [] [] []
IDLE 26898 [(0,0)] 51 [] [] [] [] []
INJECT_T 26899 [(0,1)] D [] [] [] [] []
MERGE 26900 [(0,1),(0,0)] D [] [26902] [] [] [((0,0),(0,1))]
DISCARD 26901 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26902 [(0,0)] HALF_D_PLUS_2 [26900] [] [] [] []
IDLE 26903 [(0,0)] 107 [] [] [] [] []
INJECT_T 26904 [(1,0)] D [] [] [] [] []
MERGE 26905 [(1,0),(0,0)] D [] [26907] [] [] [((0,0),(1,0))]
DISCARD 26906 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26907 [(0,0)] HALF_D_PLUS_2 [26905] [] [] [] []
INJECT_T 26908 [(0,1)] D [] [] [] [] []
MERGE 26909 [(0,1),(0,0)] D [] [26911] [] [] [((0,0),(0,1))]
DISCARD 26910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26911 [(0,0)] HALF_D_PLUS_2 [26909] [] [] [] []
IDLE 26912 [(0,0)] 112 [] [] [] [] []
INJECT_T 26913 [(1,0)] D [] [] [] [] []
MERGE 26914 [(1,0),(0,0)] D [] [26916] [] [] [((0,0),(1,0))]
DISCARD 26915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26916 [(0,0)] HALF_D_PLUS_2 [26914] [] [] [] []
IDLE 26917 [(0,0)] 63 [] [] [] [] []
INJECT_T 26918 [(0,1)] D [] [] [] [] []
MERGE 26919 [(0,1),(0,0)] D [] [26921] [] [] [((0,0),(0,1))]
DISCARD 26920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26921 [(0,0)] HALF_D_PLUS_2 [26919] [] [] [] []
IDLE 26922 [(0,0)] 113 [] [] [] [] []
INJECT_T 26923 [(1,0)] D [] [] [] [] []
MERGE 26924 [(1,0),(0,0)] D [] [26926] [] [] [((0,0),(1,0))]
DISCARD 26925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26926 [(0,0)] HALF_D_PLUS_2 [26924] [] [] [] []
IDLE 26927 [(0,0)] 51 [] [] [] [] []
INJECT_T 26928 [(0,1)] D [] [] [] [] []
MERGE 26929 [(0,1),(0,0)] D [] [26931] [] [] [((0,0),(0,1))]
DISCARD 26930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26931 [(0,0)] HALF_D_PLUS_2 [26929] [] [] [] []
IDLE 26932 [(0,0)] 25 [] [] [] [] []
INJECT_T 26933 [(1,0)] D [] [] [] [] []
MERGE 26934 [(1,0),(0,0)] D [] [26936] [] [] [((0,0),(1,0))]
DISCARD 26935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26936 [(0,0)] HALF_D_PLUS_2 [26934] [] [] [] []
IDLE 26937 [(0,0)] 79 [] [] [] [] []
INJECT_T 26938 [(0,1)] D [] [] [] [] []
MERGE 26939 [(0,1),(0,0)] D [] [26941] [] [] [((0,0),(0,1))]
DISCARD 26940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26941 [(0,0)] HALF_D_PLUS_2 [26939] [] [] [] []
IDLE 26942 [(0,0)] 5 [] [] [] [] []
INJECT_T 26943 [(1,0)] D [] [] [] [] []
MERGE 26944 [(1,0),(0,0)] D [] [26946] [] [] [((0,0),(1,0))]
DISCARD 26945 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26946 [(0,0)] HALF_D_PLUS_2 [26944] [] [] [] []
IDLE 26947 [(0,0)] 47 [] [] [] [] []
INJECT_T 26948 [(0,1)] D [] [] [] [] []
MERGE 26949 [(0,1),(0,0)] D [] [26951] [] [] [((0,0),(0,1))]
DISCARD 26950 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26951 [(0,0)] HALF_D_PLUS_2 [26949] [] [] [] []
IDLE 26952 [(0,0)] 132 [] [] [] [] []
INJECT_T 26953 [(1,0)] D [] [] [] [] []
MERGE 26954 [(1,0),(0,0)] D [] [26956] [] [] [((0,0),(1,0))]
DISCARD 26955 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26956 [(0,0)] HALF_D_PLUS_2 [26954] [] [] [] []
IDLE 26957 [(0,0)] 67 [] [] [] [] []
INJECT_T 26958 [(0,1)] D [] [] [] [] []
MERGE 26959 [(0,1),(0,0)] D [] [26961] [] [] [((0,0),(0,1))]
DISCARD 26960 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26961 [(0,0)] HALF_D_PLUS_2 [26959] [] [] [] []
IDLE 26962 [(0,0)] 44 [] [] [] [] []
INJECT_T 26963 [(1,0)] D [] [] [] [] []
MERGE 26964 [(1,0),(0,0)] D [] [26966] [] [] [((0,0),(1,0))]
DISCARD 26965 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26966 [(0,0)] HALF_D_PLUS_2 [26964] [] [] [] []
IDLE 26967 [(0,0)] 111 [] [] [] [] []
INJECT_T 26968 [(0,1)] D [] [] [] [] []
MERGE 26969 [(0,1),(0,0)] D [] [26971] [] [] [((0,0),(0,1))]
DISCARD 26970 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26971 [(0,0)] HALF_D_PLUS_2 [26969] [] [] [] []
IDLE 26972 [(0,0)] 43 [] [] [] [] []
INJECT_T 26973 [(1,0)] D [] [] [] [] []
MERGE 26974 [(1,0),(0,0)] D [] [26976] [] [] [((0,0),(1,0))]
DISCARD 26975 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26976 [(0,0)] HALF_D_PLUS_2 [26974] [] [] [] []
IDLE 26977 [(0,0)] 13 [] [] [] [] []
INJECT_T 26978 [(0,1)] D [] [] [] [] []
MERGE 26979 [(0,1),(0,0)] D [] [26981] [] [] [((0,0),(0,1))]
DISCARD 26980 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26981 [(0,0)] HALF_D_PLUS_2 [26979] [] [] [] []
IDLE 26982 [(0,0)] 79 [] [] [] [] []
INJECT_T 26983 [(1,0)] D [] [] [] [] []
MERGE 26984 [(1,0),(0,0)] D [] [26986] [] [] [((0,0),(1,0))]
DISCARD 26985 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26986 [(0,0)] HALF_D_PLUS_2 [26984] [] [] [] []
IDLE 26987 [(0,0)] 13 [] [] [] [] []
INJECT_T 26988 [(0,1)] D [] [] [] [] []
MERGE 26989 [(0,1),(0,0)] D [] [26991] [] [] [((0,0),(0,1))]
DISCARD 26990 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 26991 [(0,0)] HALF_D_PLUS_2 [26989] [] [] [] []
IDLE 26992 [(0,0)] 182 [] [] [] [] []
INJECT_T 26993 [(1,0)] D [] [] [] [] []
MERGE 26994 [(1,0),(0,0)] D [] [26996] [] [] [((0,0),(1,0))]
DISCARD 26995 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 26996 [(0,0)] HALF_D_PLUS_2 [26994] [] [] [] []
IDLE 26997 [(0,0)] 51 [] [] [] [] []
INJECT_T 26998 [(0,1)] D [] [] [] [] []
MERGE 26999 [(0,1),(0,0)] D [] [27001] [] [] [((0,0),(0,1))]
DISCARD 27000 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27001 [(0,0)] HALF_D_PLUS_2 [26999] [] [] [] []
IDLE 27002 [(0,0)] 130 [] [] [] [] []
INJECT_T 27003 [(1,0)] D [] [] [] [] []
MERGE 27004 [(1,0),(0,0)] D [] [27006] [] [] [((0,0),(1,0))]
DISCARD 27005 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27006 [(0,0)] HALF_D_PLUS_2 [27004] [] [] [] []
IDLE 27007 [(0,0)] 88 [] [] [] [] []
INJECT_T 27008 [(0,1)] D [] [] [] [] []
MERGE 27009 [(0,1),(0,0)] D [] [27011] [] [] [((0,0),(0,1))]
DISCARD 27010 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27011 [(0,0)] HALF_D_PLUS_2 [27009] [] [] [] []
IDLE 27012 [(0,0)] 107 [] [] [] [] []
INJECT_T 27013 [(1,0)] D [] [] [] [] []
MERGE 27014 [(1,0),(0,0)] D [] [27016] [] [] [((0,0),(1,0))]
DISCARD 27015 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27016 [(0,0)] HALF_D_PLUS_2 [27014] [] [] [] []
IDLE 27017 [(0,0)] 105 [] [] [] [] []
INJECT_T 27018 [(0,1)] D [] [] [] [] []
MERGE 27019 [(0,1),(0,0)] D [] [27021] [] [] [((0,0),(0,1))]
DISCARD 27020 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27021 [(0,0)] HALF_D_PLUS_2 [27019] [] [] [] []
IDLE 27022 [(0,0)] 164 [] [] [] [] []
INJECT_T 27023 [(1,0)] D [] [] [] [] []
MERGE 27024 [(1,0),(0,0)] D [] [27026] [] [] [((0,0),(1,0))]
DISCARD 27025 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27026 [(0,0)] HALF_D_PLUS_2 [27024] [] [] [] []
IDLE 27027 [(0,0)] 61 [] [] [] [] []
INJECT_T 27028 [(0,1)] D [] [] [] [] []
MERGE 27029 [(0,1),(0,0)] D [] [27031] [] [] [((0,0),(0,1))]
DISCARD 27030 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27031 [(0,0)] HALF_D_PLUS_2 [27029] [] [] [] []
IDLE 27032 [(0,0)] 87 [] [] [] [] []
INJECT_T 27033 [(1,0)] D [] [] [] [] []
MERGE 27034 [(1,0),(0,0)] D [] [27036] [] [] [((0,0),(1,0))]
DISCARD 27035 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27036 [(0,0)] HALF_D_PLUS_2 [27034] [] [] [] []
IDLE 27037 [(0,0)] 5 [] [] [] [] []
INJECT_T 27038 [(0,1)] D [] [] [] [] []
MERGE 27039 [(0,1),(0,0)] D [] [27041] [] [] [((0,0),(0,1))]
DISCARD 27040 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27041 [(0,0)] HALF_D_PLUS_2 [27039] [] [] [] []
IDLE 27042 [(0,0)] 44 [] [] [] [] []
INJECT_T 27043 [(1,0)] D [] [] [] [] []
MERGE 27044 [(1,0),(0,0)] D [] [27046] [] [] [((0,0),(1,0))]
DISCARD 27045 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27046 [(0,0)] HALF_D_PLUS_2 [27044] [] [] [] []
IDLE 27047 [(0,0)] 177 [] [] [] [] []
INJECT_T 27048 [(0,1)] D [] [] [] [] []
MERGE 27049 [(0,1),(0,0)] D [] [27051] [] [] [((0,0),(0,1))]
DISCARD 27050 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27051 [(0,0)] HALF_D_PLUS_2 [27049] [] [] [] []
IDLE 27052 [(0,0)] 81 [] [] [] [] []
INJECT_T 27053 [(1,0)] D [] [] [] [] []
MERGE 27054 [(1,0),(0,0)] D [] [27056] [] [] [((0,0),(1,0))]
DISCARD 27055 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27056 [(0,0)] HALF_D_PLUS_2 [27054] [] [] [] []
IDLE 27057 [(0,0)] 57 [] [] [] [] []
INJECT_T 27058 [(0,1)] D [] [] [] [] []
MERGE 27059 [(0,1),(0,0)] D [] [27061] [] [] [((0,0),(0,1))]
DISCARD 27060 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27061 [(0,0)] HALF_D_PLUS_2 [27059] [] [] [] []
IDLE 27062 [(0,0)] 168 [] [] [] [] []
INJECT_T 27063 [(1,0)] D [] [] [] [] []
MERGE 27064 [(1,0),(0,0)] D [] [27066] [] [] [((0,0),(1,0))]
DISCARD 27065 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27066 [(0,0)] HALF_D_PLUS_2 [27064] [] [] [] []
IDLE 27067 [(0,0)] 100 [] [] [] [] []
INJECT_T 27068 [(0,1)] D [] [] [] [] []
MERGE 27069 [(0,1),(0,0)] D [] [27071] [] [] [((0,0),(0,1))]
DISCARD 27070 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27071 [(0,0)] HALF_D_PLUS_2 [27069] [] [] [] []
IDLE 27072 [(0,0)] 128 [] [] [] [] []
INJECT_T 27073 [(1,0)] D [] [] [] [] []
MERGE 27074 [(1,0),(0,0)] D [] [27076] [] [] [((0,0),(1,0))]
DISCARD 27075 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27076 [(0,0)] HALF_D_PLUS_2 [27074] [] [] [] []
IDLE 27077 [(0,0)] 19 [] [] [] [] []
INJECT_T 27078 [(0,1)] D [] [] [] [] []
MERGE 27079 [(0,1),(0,0)] D [] [27081] [] [] [((0,0),(0,1))]
DISCARD 27080 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27081 [(0,0)] HALF_D_PLUS_2 [27079] [] [] [] []
IDLE 27082 [(0,0)] 139 [] [] [] [] []
INJECT_T 27083 [(1,0)] D [] [] [] [] []
MERGE 27084 [(1,0),(0,0)] D [] [27086] [] [] [((0,0),(1,0))]
DISCARD 27085 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27086 [(0,0)] HALF_D_PLUS_2 [27084] [] [] [] []
IDLE 27087 [(0,0)] 28 [] [] [] [] []
INJECT_T 27088 [(0,1)] D [] [] [] [] []
MERGE 27089 [(0,1),(0,0)] D [] [27091] [] [] [((0,0),(0,1))]
DISCARD 27090 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27091 [(0,0)] HALF_D_PLUS_2 [27089] [] [] [] []
IDLE 27092 [(0,0)] 13 [] [] [] [] []
INJECT_T 27093 [(1,0)] D [] [] [] [] []
MERGE 27094 [(1,0),(0,0)] D [] [27096] [] [] [((0,0),(1,0))]
DISCARD 27095 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27096 [(0,0)] HALF_D_PLUS_2 [27094] [] [] [] []
IDLE 27097 [(0,0)] 135 [] [] [] [] []
INJECT_T 27098 [(0,1)] D [] [] [] [] []
MERGE 27099 [(0,1),(0,0)] D [] [27101] [] [] [((0,0),(0,1))]
DISCARD 27100 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27101 [(0,0)] HALF_D_PLUS_2 [27099] [] [] [] []
IDLE 27102 [(0,0)] 187 [] [] [] [] []
INJECT_T 27103 [(1,0)] D [] [] [] [] []
MERGE 27104 [(1,0),(0,0)] D [] [27106] [] [] [((0,0),(1,0))]
DISCARD 27105 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27106 [(0,0)] HALF_D_PLUS_2 [27104] [] [] [] []
IDLE 27107 [(0,0)] 47 [] [] [] [] []
INJECT_T 27108 [(0,1)] D [] [] [] [] []
MERGE 27109 [(0,1),(0,0)] D [] [27111] [] [] [((0,0),(0,1))]
DISCARD 27110 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27111 [(0,0)] HALF_D_PLUS_2 [27109] [] [] [] []
IDLE 27112 [(0,0)] 175 [] [] [] [] []
INJECT_T 27113 [(1,0)] D [] [] [] [] []
MERGE 27114 [(1,0),(0,0)] D [] [27116] [] [] [((0,0),(1,0))]
DISCARD 27115 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27116 [(0,0)] HALF_D_PLUS_2 [27114] [] [] [] []
IDLE 27117 [(0,0)] 122 [] [] [] [] []
INJECT_T 27118 [(0,1)] D [] [] [] [] []
MERGE 27119 [(0,1),(0,0)] D [] [27121] [] [] [((0,0),(0,1))]
DISCARD 27120 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27121 [(0,0)] HALF_D_PLUS_2 [27119] [] [] [] []
INJECT_T 27122 [(1,0)] D [] [] [] [] []
MERGE 27123 [(1,0),(0,0)] D [] [27125] [] [] [((0,0),(1,0))]
DISCARD 27124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27125 [(0,0)] HALF_D_PLUS_2 [27123] [] [] [] []
IDLE 27126 [(0,0)] 105 [] [] [] [] []
INJECT_T 27127 [(0,1)] D [] [] [] [] []
MERGE 27128 [(0,1),(0,0)] D [] [27130] [] [] [((0,0),(0,1))]
DISCARD 27129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27130 [(0,0)] HALF_D_PLUS_2 [27128] [] [] [] []
IDLE 27131 [(0,0)] 128 [] [] [] [] []
INJECT_T 27132 [(1,0)] D [] [] [] [] []
MERGE 27133 [(1,0),(0,0)] D [] [27135] [] [] [((0,0),(1,0))]
DISCARD 27134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27135 [(0,0)] HALF_D_PLUS_2 [27133] [] [] [] []
IDLE 27136 [(0,0)] 106 [] [] [] [] []
INJECT_T 27137 [(0,1)] D [] [] [] [] []
MERGE 27138 [(0,1),(0,0)] D [] [27140] [] [] [((0,0),(0,1))]
DISCARD 27139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27140 [(0,0)] HALF_D_PLUS_2 [27138] [] [] [] []
IDLE 27141 [(0,0)] 116 [] [] [] [] []
INJECT_T 27142 [(1,0)] D [] [] [] [] []
MERGE 27143 [(1,0),(0,0)] D [] [27145] [] [] [((0,0),(1,0))]
DISCARD 27144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27145 [(0,0)] HALF_D_PLUS_2 [27143] [] [] [] []
IDLE 27146 [(0,0)] 180 [] [] [] [] []
INJECT_T 27147 [(0,1)] D [] [] [] [] []
MERGE 27148 [(0,1),(0,0)] D [] [27150] [] [] [((0,0),(0,1))]
DISCARD 27149 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27150 [(0,0)] HALF_D_PLUS_2 [27148] [] [] [] []
IDLE 27151 [(0,0)] 139 [] [] [] [] []
INJECT_T 27152 [(1,0)] D [] [] [] [] []
MERGE 27153 [(1,0),(0,0)] D [] [27155] [] [] [((0,0),(1,0))]
DISCARD 27154 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27155 [(0,0)] HALF_D_PLUS_2 [27153] [] [] [] []
IDLE 27156 [(0,0)] 95 [] [] [] [] []
INJECT_T 27157 [(0,1)] D [] [] [] [] []
MERGE 27158 [(0,1),(0,0)] D [] [27160] [] [] [((0,0),(0,1))]
DISCARD 27159 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27160 [(0,0)] HALF_D_PLUS_2 [27158] [] [] [] []
IDLE 27161 [(0,0)] 126 [] [] [] [] []
INJECT_T 27162 [(1,0)] D [] [] [] [] []
MERGE 27163 [(1,0),(0,0)] D [] [27165] [] [] [((0,0),(1,0))]
DISCARD 27164 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27165 [(0,0)] HALF_D_PLUS_2 [27163] [] [] [] []
IDLE 27166 [(0,0)] 183 [] [] [] [] []
INJECT_T 27167 [(0,1)] D [] [] [] [] []
MERGE 27168 [(0,1),(0,0)] D [] [27170] [] [] [((0,0),(0,1))]
DISCARD 27169 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27170 [(0,0)] HALF_D_PLUS_2 [27168] [] [] [] []
IDLE 27171 [(0,0)] 17 [] [] [] [] []
INJECT_T 27172 [(1,0)] D [] [] [] [] []
MERGE 27173 [(1,0),(0,0)] D [] [27175] [] [] [((0,0),(1,0))]
DISCARD 27174 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27175 [(0,0)] HALF_D_PLUS_2 [27173] [] [] [] []
IDLE 27176 [(0,0)] 120 [] [] [] [] []
INJECT_T 27177 [(0,1)] D [] [] [] [] []
MERGE 27178 [(0,1),(0,0)] D [] [27180] [] [] [((0,0),(0,1))]
DISCARD 27179 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27180 [(0,0)] HALF_D_PLUS_2 [27178] [] [] [] []
IDLE 27181 [(0,0)] 15 [] [] [] [] []
INJECT_T 27182 [(1,0)] D [] [] [] [] []
MERGE 27183 [(1,0),(0,0)] D [] [27185] [] [] [((0,0),(1,0))]
DISCARD 27184 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27185 [(0,0)] HALF_D_PLUS_2 [27183] [] [] [] []
IDLE 27186 [(0,0)] 149 [] [] [] [] []
INJECT_T 27187 [(0,1)] D [] [] [] [] []
MERGE 27188 [(0,1),(0,0)] D [] [27190] [] [] [((0,0),(0,1))]
DISCARD 27189 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27190 [(0,0)] HALF_D_PLUS_2 [27188] [] [] [] []
IDLE 27191 [(0,0)] 55 [] [] [] [] []
INJECT_T 27192 [(1,0)] D [] [] [] [] []
MERGE 27193 [(1,0),(0,0)] D [] [27195] [] [] [((0,0),(1,0))]
DISCARD 27194 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27195 [(0,0)] HALF_D_PLUS_2 [27193] [] [] [] []
IDLE 27196 [(0,0)] 94 [] [] [] [] []
INJECT_T 27197 [(0,1)] D [] [] [] [] []
MERGE 27198 [(0,1),(0,0)] D [] [27200] [] [] [((0,0),(0,1))]
DISCARD 27199 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27200 [(0,0)] HALF_D_PLUS_2 [27198] [] [] [] []
IDLE 27201 [(0,0)] 53 [] [] [] [] []
INJECT_T 27202 [(1,0)] D [] [] [] [] []
MERGE 27203 [(1,0),(0,0)] D [] [27205] [] [] [((0,0),(1,0))]
DISCARD 27204 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27205 [(0,0)] HALF_D_PLUS_2 [27203] [] [] [] []
IDLE 27206 [(0,0)] 127 [] [] [] [] []
INJECT_T 27207 [(0,1)] D [] [] [] [] []
MERGE 27208 [(0,1),(0,0)] D [] [27210] [] [] [((0,0),(0,1))]
DISCARD 27209 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27210 [(0,0)] HALF_D_PLUS_2 [27208] [] [] [] []
IDLE 27211 [(0,0)] 168 [] [] [] [] []
INJECT_T 27212 [(1,0)] D [] [] [] [] []
MERGE 27213 [(1,0),(0,0)] D [] [27215] [] [] [((0,0),(1,0))]
DISCARD 27214 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27215 [(0,0)] HALF_D_PLUS_2 [27213] [] [] [] []
IDLE 27216 [(0,0)] 180 [] [] [] [] []
INJECT_T 27217 [(0,1)] D [] [] [] [] []
MERGE 27218 [(0,1),(0,0)] D [] [27220] [] [] [((0,0),(0,1))]
DISCARD 27219 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27220 [(0,0)] HALF_D_PLUS_2 [27218] [] [] [] []
IDLE 27221 [(0,0)] 30 [] [] [] [] []
INJECT_T 27222 [(1,0)] D [] [] [] [] []
MERGE 27223 [(1,0),(0,0)] D [] [27225] [] [] [((0,0),(1,0))]
DISCARD 27224 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27225 [(0,0)] HALF_D_PLUS_2 [27223] [] [] [] []
IDLE 27226 [(0,0)] 118 [] [] [] [] []
INJECT_T 27227 [(0,1)] D [] [] [] [] []
MERGE 27228 [(0,1),(0,0)] D [] [27230] [] [] [((0,0),(0,1))]
DISCARD 27229 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27230 [(0,0)] HALF_D_PLUS_2 [27228] [] [] [] []
IDLE 27231 [(0,0)] 183 [] [] [] [] []
INJECT_T 27232 [(1,0)] D [] [] [] [] []
MERGE 27233 [(1,0),(0,0)] D [] [27235] [] [] [((0,0),(1,0))]
DISCARD 27234 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27235 [(0,0)] HALF_D_PLUS_2 [27233] [] [] [] []
IDLE 27236 [(0,0)] 140 [] [] [] [] []
INJECT_T 27237 [(0,1)] D [] [] [] [] []
MERGE 27238 [(0,1),(0,0)] D [] [27240] [] [] [((0,0),(0,1))]
DISCARD 27239 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27240 [(0,0)] HALF_D_PLUS_2 [27238] [] [] [] []
IDLE 27241 [(0,0)] 1 [] [] [] [] []
INJECT_T 27242 [(1,0)] D [] [] [] [] []
MERGE 27243 [(1,0),(0,0)] D [] [27245] [] [] [((0,0),(1,0))]
DISCARD 27244 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27245 [(0,0)] HALF_D_PLUS_2 [27243] [] [] [] []
IDLE 27246 [(0,0)] 38 [] [] [] [] []
INJECT_T 27247 [(0,1)] D [] [] [] [] []
MERGE 27248 [(0,1),(0,0)] D [] [27250] [] [] [((0,0),(0,1))]
DISCARD 27249 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27250 [(0,0)] HALF_D_PLUS_2 [27248] [] [] [] []
IDLE 27251 [(0,0)] 93 [] [] [] [] []
INJECT_T 27252 [(1,0)] D [] [] [] [] []
MERGE 27253 [(1,0),(0,0)] D [] [27255] [] [] [((0,0),(1,0))]
DISCARD 27254 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27255 [(0,0)] HALF_D_PLUS_2 [27253] [] [] [] []
IDLE 27256 [(0,0)] 15 [] [] [] [] []
INJECT_T 27257 [(0,1)] D [] [] [] [] []
MERGE 27258 [(0,1),(0,0)] D [] [27260] [] [] [((0,0),(0,1))]
DISCARD 27259 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27260 [(0,0)] HALF_D_PLUS_2 [27258] [] [] [] []
IDLE 27261 [(0,0)] 67 [] [] [] [] []
INJECT_T 27262 [(1,0)] D [] [] [] [] []
MERGE 27263 [(1,0),(0,0)] D [] [27265] [] [] [((0,0),(1,0))]
DISCARD 27264 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27265 [(0,0)] HALF_D_PLUS_2 [27263] [] [] [] []
IDLE 27266 [(0,0)] 191 [] [] [] [] []
INJECT_T 27267 [(0,1)] D [] [] [] [] []
MERGE 27268 [(0,1),(0,0)] D [] [27270] [] [] [((0,0),(0,1))]
DISCARD 27269 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27270 [(0,0)] HALF_D_PLUS_2 [27268] [] [] [] []
IDLE 27271 [(0,0)] 132 [] [] [] [] []
INJECT_T 27272 [(1,0)] D [] [] [] [] []
MERGE 27273 [(1,0),(0,0)] D [] [27275] [] [] [((0,0),(1,0))]
DISCARD 27274 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27275 [(0,0)] HALF_D_PLUS_2 [27273] [] [] [] []
IDLE 27276 [(0,0)] 36 [] [] [] [] []
INJECT_T 27277 [(0,1)] D [] [] [] [] []
MERGE 27278 [(0,1),(0,0)] D [] [27280] [] [] [((0,0),(0,1))]
DISCARD 27279 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27280 [(0,0)] HALF_D_PLUS_2 [27278] [] [] [] []
IDLE 27281 [(0,0)] 103 [] [] [] [] []
INJECT_T 27282 [(1,0)] D [] [] [] [] []
MERGE 27283 [(1,0),(0,0)] D [] [27285] [] [] [((0,0),(1,0))]
DISCARD 27284 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27285 [(0,0)] HALF_D_PLUS_2 [27283] [] [] [] []
IDLE 27286 [(0,0)] 62 [] [] [] [] []
INJECT_T 27287 [(0,1)] D [] [] [] [] []
MERGE 27288 [(0,1),(0,0)] D [] [27290] [] [] [((0,0),(0,1))]
DISCARD 27289 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27290 [(0,0)] HALF_D_PLUS_2 [27288] [] [] [] []
IDLE 27291 [(0,0)] 47 [] [] [] [] []
INJECT_T 27292 [(1,0)] D [] [] [] [] []
MERGE 27293 [(1,0),(0,0)] D [] [27295] [] [] [((0,0),(1,0))]
DISCARD 27294 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27295 [(0,0)] HALF_D_PLUS_2 [27293] [] [] [] []
IDLE 27296 [(0,0)] 81 [] [] [] [] []
INJECT_T 27297 [(0,1)] D [] [] [] [] []
MERGE 27298 [(0,1),(0,0)] D [] [27300] [] [] [((0,0),(0,1))]
DISCARD 27299 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27300 [(0,0)] HALF_D_PLUS_2 [27298] [] [] [] []
IDLE 27301 [(0,0)] 76 [] [] [] [] []
INJECT_T 27302 [(1,0)] D [] [] [] [] []
MERGE 27303 [(1,0),(0,0)] D [] [27305] [] [] [((0,0),(1,0))]
DISCARD 27304 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27305 [(0,0)] HALF_D_PLUS_2 [27303] [] [] [] []
IDLE 27306 [(0,0)] 164 [] [] [] [] []
INJECT_T 27307 [(0,1)] D [] [] [] [] []
MERGE 27308 [(0,1),(0,0)] D [] [27310] [] [] [((0,0),(0,1))]
DISCARD 27309 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27310 [(0,0)] HALF_D_PLUS_2 [27308] [] [] [] []
IDLE 27311 [(0,0)] 152 [] [] [] [] []
INJECT_T 27312 [(1,0)] D [] [] [] [] []
MERGE 27313 [(1,0),(0,0)] D [] [27315] [] [] [((0,0),(1,0))]
DISCARD 27314 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27315 [(0,0)] HALF_D_PLUS_2 [27313] [] [] [] []
IDLE 27316 [(0,0)] 59 [] [] [] [] []
INJECT_T 27317 [(0,1)] D [] [] [] [] []
MERGE 27318 [(0,1),(0,0)] D [] [27320] [] [] [((0,0),(0,1))]
DISCARD 27319 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27320 [(0,0)] HALF_D_PLUS_2 [27318] [] [] [] []
IDLE 27321 [(0,0)] 93 [] [] [] [] []
INJECT_T 27322 [(1,0)] D [] [] [] [] []
MERGE 27323 [(1,0),(0,0)] D [] [27325] [] [] [((0,0),(1,0))]
DISCARD 27324 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27325 [(0,0)] HALF_D_PLUS_2 [27323] [] [] [] []
IDLE 27326 [(0,0)] 31 [] [] [] [] []
INJECT_T 27327 [(0,1)] D [] [] [] [] []
MERGE 27328 [(0,1),(0,0)] D [] [27330] [] [] [((0,0),(0,1))]
DISCARD 27329 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27330 [(0,0)] HALF_D_PLUS_2 [27328] [] [] [] []
IDLE 27331 [(0,0)] 199 [] [] [] [] []
INJECT_T 27332 [(1,0)] D [] [] [] [] []
MERGE 27333 [(1,0),(0,0)] D [] [27335] [] [] [((0,0),(1,0))]
DISCARD 27334 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27335 [(0,0)] HALF_D_PLUS_2 [27333] [] [] [] []
IDLE 27336 [(0,0)] 85 [] [] [] [] []
INJECT_T 27337 [(0,1)] D [] [] [] [] []
MERGE 27338 [(0,1),(0,0)] D [] [27340] [] [] [((0,0),(0,1))]
DISCARD 27339 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27340 [(0,0)] HALF_D_PLUS_2 [27338] [] [] [] []
IDLE 27341 [(0,0)] 4 [] [] [] [] []
INJECT_T 27342 [(1,0)] D [] [] [] [] []
MERGE 27343 [(1,0),(0,0)] D [] [27345] [] [] [((0,0),(1,0))]
DISCARD 27344 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27345 [(0,0)] HALF_D_PLUS_2 [27343] [] [] [] []
IDLE 27346 [(0,0)] 165 [] [] [] [] []
INJECT_T 27347 [(0,1)] D [] [] [] [] []
MERGE 27348 [(0,1),(0,0)] D [] [27350] [] [] [((0,0),(0,1))]
DISCARD 27349 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27350 [(0,0)] HALF_D_PLUS_2 [27348] [] [] [] []
IDLE 27351 [(0,0)] 115 [] [] [] [] []
INJECT_T 27352 [(1,0)] D [] [] [] [] []
MERGE 27353 [(1,0),(0,0)] D [] [27355] [] [] [((0,0),(1,0))]
DISCARD 27354 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27355 [(0,0)] HALF_D_PLUS_2 [27353] [] [] [] []
IDLE 27356 [(0,0)] 8 [] [] [] [] []
INJECT_T 27357 [(0,1)] D [] [] [] [] []
MERGE 27358 [(0,1),(0,0)] D [] [27360] [] [] [((0,0),(0,1))]
DISCARD 27359 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27360 [(0,0)] HALF_D_PLUS_2 [27358] [] [] [] []
IDLE 27361 [(0,0)] 158 [] [] [] [] []
INJECT_T 27362 [(1,0)] D [] [] [] [] []
MERGE 27363 [(1,0),(0,0)] D [] [27365] [] [] [((0,0),(1,0))]
DISCARD 27364 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27365 [(0,0)] HALF_D_PLUS_2 [27363] [] [] [] []
IDLE 27366 [(0,0)] 107 [] [] [] [] []
INJECT_T 27367 [(0,1)] D [] [] [] [] []
MERGE 27368 [(0,1),(0,0)] D [] [27370] [] [] [((0,0),(0,1))]
DISCARD 27369 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27370 [(0,0)] HALF_D_PLUS_2 [27368] [] [] [] []
IDLE 27371 [(0,0)] 135 [] [] [] [] []
INJECT_T 27372 [(1,0)] D [] [] [] [] []
MERGE 27373 [(1,0),(0,0)] D [] [27375] [] [] [((0,0),(1,0))]
DISCARD 27374 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27375 [(0,0)] HALF_D_PLUS_2 [27373] [] [] [] []
IDLE 27376 [(0,0)] 141 [] [] [] [] []
INJECT_T 27377 [(0,1)] D [] [] [] [] []
MERGE 27378 [(0,1),(0,0)] D [] [27380] [] [] [((0,0),(0,1))]
DISCARD 27379 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27380 [(0,0)] HALF_D_PLUS_2 [27378] [] [] [] []
IDLE 27381 [(0,0)] 1 [] [] [] [] []
INJECT_T 27382 [(1,0)] D [] [] [] [] []
MERGE 27383 [(1,0),(0,0)] D [] [27385] [] [] [((0,0),(1,0))]
DISCARD 27384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27385 [(0,0)] HALF_D_PLUS_2 [27383] [] [] [] []
IDLE 27386 [(0,0)] 93 [] [] [] [] []
INJECT_T 27387 [(0,1)] D [] [] [] [] []
MERGE 27388 [(0,1),(0,0)] D [] [27390] [] [] [((0,0),(0,1))]
DISCARD 27389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27390 [(0,0)] HALF_D_PLUS_2 [27388] [] [] [] []
IDLE 27391 [(0,0)] 170 [] [] [] [] []
INJECT_T 27392 [(1,0)] D [] [] [] [] []
MERGE 27393 [(1,0),(0,0)] D [] [27395] [] [] [((0,0),(1,0))]
DISCARD 27394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27395 [(0,0)] HALF_D_PLUS_2 [27393] [] [] [] []
IDLE 27396 [(0,0)] 175 [] [] [] [] []
INJECT_T 27397 [(0,1)] D [] [] [] [] []
MERGE 27398 [(0,1),(0,0)] D [] [27400] [] [] [((0,0),(0,1))]
DISCARD 27399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27400 [(0,0)] HALF_D_PLUS_2 [27398] [] [] [] []
IDLE 27401 [(0,0)] 148 [] [] [] [] []
INJECT_T 27402 [(1,0)] D [] [] [] [] []
MERGE 27403 [(1,0),(0,0)] D [] [27405] [] [] [((0,0),(1,0))]
DISCARD 27404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27405 [(0,0)] HALF_D_PLUS_2 [27403] [] [] [] []
IDLE 27406 [(0,0)] 76 [] [] [] [] []
INJECT_T 27407 [(0,1)] D [] [] [] [] []
MERGE 27408 [(0,1),(0,0)] D [] [27410] [] [] [((0,0),(0,1))]
DISCARD 27409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27410 [(0,0)] HALF_D_PLUS_2 [27408] [] [] [] []
IDLE 27411 [(0,0)] 4 [] [] [] [] []
INJECT_T 27412 [(1,0)] D [] [] [] [] []
MERGE 27413 [(1,0),(0,0)] D [] [27415] [] [] [((0,0),(1,0))]
DISCARD 27414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27415 [(0,0)] HALF_D_PLUS_2 [27413] [] [] [] []
IDLE 27416 [(0,0)] 142 [] [] [] [] []
INJECT_T 27417 [(0,1)] D [] [] [] [] []
MERGE 27418 [(0,1),(0,0)] D [] [27420] [] [] [((0,0),(0,1))]
DISCARD 27419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27420 [(0,0)] HALF_D_PLUS_2 [27418] [] [] [] []
IDLE 27421 [(0,0)] 95 [] [] [] [] []
INJECT_T 27422 [(1,0)] D [] [] [] [] []
MERGE 27423 [(1,0),(0,0)] D [] [27425] [] [] [((0,0),(1,0))]
DISCARD 27424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27425 [(0,0)] HALF_D_PLUS_2 [27423] [] [] [] []
IDLE 27426 [(0,0)] 33 [] [] [] [] []
INJECT_T 27427 [(0,1)] D [] [] [] [] []
MERGE 27428 [(0,1),(0,0)] D [] [27430] [] [] [((0,0),(0,1))]
DISCARD 27429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27430 [(0,0)] HALF_D_PLUS_2 [27428] [] [] [] []
IDLE 27431 [(0,0)] 105 [] [] [] [] []
INJECT_T 27432 [(1,0)] D [] [] [] [] []
MERGE 27433 [(1,0),(0,0)] D [] [27435] [] [] [((0,0),(1,0))]
DISCARD 27434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27435 [(0,0)] HALF_D_PLUS_2 [27433] [] [] [] []
IDLE 27436 [(0,0)] 27 [] [] [] [] []
INJECT_T 27437 [(0,1)] D [] [] [] [] []
MERGE 27438 [(0,1),(0,0)] D [] [27440] [] [] [((0,0),(0,1))]
DISCARD 27439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27440 [(0,0)] HALF_D_PLUS_2 [27438] [] [] [] []
IDLE 27441 [(0,0)] 45 [] [] [] [] []
INJECT_T 27442 [(1,0)] D [] [] [] [] []
MERGE 27443 [(1,0),(0,0)] D [] [27445] [] [] [((0,0),(1,0))]
DISCARD 27444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27445 [(0,0)] HALF_D_PLUS_2 [27443] [] [] [] []
IDLE 27446 [(0,0)] 127 [] [] [] [] []
INJECT_T 27447 [(0,1)] D [] [] [] [] []
MERGE 27448 [(0,1),(0,0)] D [] [27450] [] [] [((0,0),(0,1))]
DISCARD 27449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27450 [(0,0)] HALF_D_PLUS_2 [27448] [] [] [] []
IDLE 27451 [(0,0)] 116 [] [] [] [] []
INJECT_T 27452 [(1,0)] D [] [] [] [] []
MERGE 27453 [(1,0),(0,0)] D [] [27455] [] [] [((0,0),(1,0))]
DISCARD 27454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27455 [(0,0)] HALF_D_PLUS_2 [27453] [] [] [] []
IDLE 27456 [(0,0)] 86 [] [] [] [] []
INJECT_T 27457 [(0,1)] D [] [] [] [] []
MERGE 27458 [(0,1),(0,0)] D [] [27460] [] [] [((0,0),(0,1))]
DISCARD 27459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27460 [(0,0)] HALF_D_PLUS_2 [27458] [] [] [] []
IDLE 27461 [(0,0)] 186 [] [] [] [] []
INJECT_T 27462 [(1,0)] D [] [] [] [] []
MERGE 27463 [(1,0),(0,0)] D [] [27465] [] [] [((0,0),(1,0))]
DISCARD 27464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27465 [(0,0)] HALF_D_PLUS_2 [27463] [] [] [] []
IDLE 27466 [(0,0)] 108 [] [] [] [] []
INJECT_T 27467 [(0,1)] D [] [] [] [] []
MERGE 27468 [(0,1),(0,0)] D [] [27470] [] [] [((0,0),(0,1))]
DISCARD 27469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27470 [(0,0)] HALF_D_PLUS_2 [27468] [] [] [] []
IDLE 27471 [(0,0)] 18 [] [] [] [] []
INJECT_T 27472 [(1,0)] D [] [] [] [] []
MERGE 27473 [(1,0),(0,0)] D [] [27475] [] [] [((0,0),(1,0))]
DISCARD 27474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27475 [(0,0)] HALF_D_PLUS_2 [27473] [] [] [] []
IDLE 27476 [(0,0)] 123 [] [] [] [] []
INJECT_T 27477 [(0,1)] D [] [] [] [] []
MERGE 27478 [(0,1),(0,0)] D [] [27480] [] [] [((0,0),(0,1))]
DISCARD 27479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27480 [(0,0)] HALF_D_PLUS_2 [27478] [] [] [] []
IDLE 27481 [(0,0)] 183 [] [] [] [] []
INJECT_T 27482 [(1,0)] D [] [] [] [] []
MERGE 27483 [(1,0),(0,0)] D [] [27485] [] [] [((0,0),(1,0))]
DISCARD 27484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27485 [(0,0)] HALF_D_PLUS_2 [27483] [] [] [] []
IDLE 27486 [(0,0)] 56 [] [] [] [] []
INJECT_T 27487 [(0,1)] D [] [] [] [] []
MERGE 27488 [(0,1),(0,0)] D [] [27490] [] [] [((0,0),(0,1))]
DISCARD 27489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27490 [(0,0)] HALF_D_PLUS_2 [27488] [] [] [] []
IDLE 27491 [(0,0)] 156 [] [] [] [] []
INJECT_T 27492 [(1,0)] D [] [] [] [] []
MERGE 27493 [(1,0),(0,0)] D [] [27495] [] [] [((0,0),(1,0))]
DISCARD 27494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27495 [(0,0)] HALF_D_PLUS_2 [27493] [] [] [] []
IDLE 27496 [(0,0)] 98 [] [] [] [] []
INJECT_T 27497 [(0,1)] D [] [] [] [] []
MERGE 27498 [(0,1),(0,0)] D [] [27500] [] [] [((0,0),(0,1))]
DISCARD 27499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27500 [(0,0)] HALF_D_PLUS_2 [27498] [] [] [] []
IDLE 27501 [(0,0)] 197 [] [] [] [] []
INJECT_T 27502 [(1,0)] D [] [] [] [] []
MERGE 27503 [(1,0),(0,0)] D [] [27505] [] [] [((0,0),(1,0))]
DISCARD 27504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27505 [(0,0)] HALF_D_PLUS_2 [27503] [] [] [] []
IDLE 27506 [(0,0)] 169 [] [] [] [] []
INJECT_T 27507 [(0,1)] D [] [] [] [] []
MERGE 27508 [(0,1),(0,0)] D [] [27510] [] [] [((0,0),(0,1))]
DISCARD 27509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27510 [(0,0)] HALF_D_PLUS_2 [27508] [] [] [] []
IDLE 27511 [(0,0)] 147 [] [] [] [] []
INJECT_T 27512 [(1,0)] D [] [] [] [] []
MERGE 27513 [(1,0),(0,0)] D [] [27515] [] [] [((0,0),(1,0))]
DISCARD 27514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27515 [(0,0)] HALF_D_PLUS_2 [27513] [] [] [] []
IDLE 27516 [(0,0)] 18 [] [] [] [] []
INJECT_T 27517 [(0,1)] D [] [] [] [] []
MERGE 27518 [(0,1),(0,0)] D [] [27520] [] [] [((0,0),(0,1))]
DISCARD 27519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27520 [(0,0)] HALF_D_PLUS_2 [27518] [] [] [] []
IDLE 27521 [(0,0)] 143 [] [] [] [] []
INJECT_T 27522 [(1,0)] D [] [] [] [] []
MERGE 27523 [(1,0),(0,0)] D [] [27525] [] [] [((0,0),(1,0))]
DISCARD 27524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27525 [(0,0)] HALF_D_PLUS_2 [27523] [] [] [] []
IDLE 27526 [(0,0)] 114 [] [] [] [] []
INJECT_T 27527 [(0,1)] D [] [] [] [] []
MERGE 27528 [(0,1),(0,0)] D [] [27530] [] [] [((0,0),(0,1))]
DISCARD 27529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27530 [(0,0)] HALF_D_PLUS_2 [27528] [] [] [] []
IDLE 27531 [(0,0)] 29 [] [] [] [] []
INJECT_T 27532 [(1,0)] D [] [] [] [] []
MERGE 27533 [(1,0),(0,0)] D [] [27535] [] [] [((0,0),(1,0))]
DISCARD 27534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27535 [(0,0)] HALF_D_PLUS_2 [27533] [] [] [] []
IDLE 27536 [(0,0)] 166 [] [] [] [] []
INJECT_T 27537 [(0,1)] D [] [] [] [] []
MERGE 27538 [(0,1),(0,0)] D [] [27540] [] [] [((0,0),(0,1))]
DISCARD 27539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27540 [(0,0)] HALF_D_PLUS_2 [27538] [] [] [] []
IDLE 27541 [(0,0)] 119 [] [] [] [] []
INJECT_T 27542 [(1,0)] D [] [] [] [] []
MERGE 27543 [(1,0),(0,0)] D [] [27545] [] [] [((0,0),(1,0))]
DISCARD 27544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27545 [(0,0)] HALF_D_PLUS_2 [27543] [] [] [] []
IDLE 27546 [(0,0)] 4 [] [] [] [] []
INJECT_T 27547 [(0,1)] D [] [] [] [] []
MERGE 27548 [(0,1),(0,0)] D [] [27550] [] [] [((0,0),(0,1))]
DISCARD 27549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27550 [(0,0)] HALF_D_PLUS_2 [27548] [] [] [] []
IDLE 27551 [(0,0)] 180 [] [] [] [] []
INJECT_T 27552 [(1,0)] D [] [] [] [] []
MERGE 27553 [(1,0),(0,0)] D [] [27555] [] [] [((0,0),(1,0))]
DISCARD 27554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27555 [(0,0)] HALF_D_PLUS_2 [27553] [] [] [] []
IDLE 27556 [(0,0)] 143 [] [] [] [] []
INJECT_T 27557 [(0,1)] D [] [] [] [] []
MERGE 27558 [(0,1),(0,0)] D [] [27560] [] [] [((0,0),(0,1))]
DISCARD 27559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27560 [(0,0)] HALF_D_PLUS_2 [27558] [] [] [] []
IDLE 27561 [(0,0)] 160 [] [] [] [] []
INJECT_T 27562 [(1,0)] D [] [] [] [] []
MERGE 27563 [(1,0),(0,0)] D [] [27565] [] [] [((0,0),(1,0))]
DISCARD 27564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27565 [(0,0)] HALF_D_PLUS_2 [27563] [] [] [] []
IDLE 27566 [(0,0)] 40 [] [] [] [] []
INJECT_T 27567 [(0,1)] D [] [] [] [] []
MERGE 27568 [(0,1),(0,0)] D [] [27570] [] [] [((0,0),(0,1))]
DISCARD 27569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27570 [(0,0)] HALF_D_PLUS_2 [27568] [] [] [] []
IDLE 27571 [(0,0)] 83 [] [] [] [] []
INJECT_T 27572 [(1,0)] D [] [] [] [] []
MERGE 27573 [(1,0),(0,0)] D [] [27575] [] [] [((0,0),(1,0))]
DISCARD 27574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27575 [(0,0)] HALF_D_PLUS_2 [27573] [] [] [] []
IDLE 27576 [(0,0)] 66 [] [] [] [] []
INJECT_T 27577 [(0,1)] D [] [] [] [] []
MERGE 27578 [(0,1),(0,0)] D [] [27580] [] [] [((0,0),(0,1))]
DISCARD 27579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27580 [(0,0)] HALF_D_PLUS_2 [27578] [] [] [] []
IDLE 27581 [(0,0)] 175 [] [] [] [] []
INJECT_T 27582 [(1,0)] D [] [] [] [] []
MERGE 27583 [(1,0),(0,0)] D [] [27585] [] [] [((0,0),(1,0))]
DISCARD 27584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27585 [(0,0)] HALF_D_PLUS_2 [27583] [] [] [] []
INJECT_T 27586 [(0,1)] D [] [] [] [] []
MERGE 27587 [(0,1),(0,0)] D [] [27589] [] [] [((0,0),(0,1))]
DISCARD 27588 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27589 [(0,0)] HALF_D_PLUS_2 [27587] [] [] [] []
IDLE 27590 [(0,0)] 41 [] [] [] [] []
INJECT_T 27591 [(1,0)] D [] [] [] [] []
MERGE 27592 [(1,0),(0,0)] D [] [27594] [] [] [((0,0),(1,0))]
DISCARD 27593 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27594 [(0,0)] HALF_D_PLUS_2 [27592] [] [] [] []
IDLE 27595 [(0,0)] 68 [] [] [] [] []
INJECT_T 27596 [(0,1)] D [] [] [] [] []
MERGE 27597 [(0,1),(0,0)] D [] [27599] [] [] [((0,0),(0,1))]
DISCARD 27598 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27599 [(0,0)] HALF_D_PLUS_2 [27597] [] [] [] []
IDLE 27600 [(0,0)] 8 [] [] [] [] []
INJECT_T 27601 [(1,0)] D [] [] [] [] []
MERGE 27602 [(1,0),(0,0)] D [] [27604] [] [] [((0,0),(1,0))]
DISCARD 27603 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27604 [(0,0)] HALF_D_PLUS_2 [27602] [] [] [] []
IDLE 27605 [(0,0)] 167 [] [] [] [] []
INJECT_T 27606 [(0,1)] D [] [] [] [] []
MERGE 27607 [(0,1),(0,0)] D [] [27609] [] [] [((0,0),(0,1))]
DISCARD 27608 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27609 [(0,0)] HALF_D_PLUS_2 [27607] [] [] [] []
IDLE 27610 [(0,0)] 73 [] [] [] [] []
INJECT_T 27611 [(1,0)] D [] [] [] [] []
MERGE 27612 [(1,0),(0,0)] D [] [27614] [] [] [((0,0),(1,0))]
DISCARD 27613 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27614 [(0,0)] HALF_D_PLUS_2 [27612] [] [] [] []
IDLE 27615 [(0,0)] 16 [] [] [] [] []
INJECT_T 27616 [(0,1)] D [] [] [] [] []
MERGE 27617 [(0,1),(0,0)] D [] [27619] [] [] [((0,0),(0,1))]
DISCARD 27618 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27619 [(0,0)] HALF_D_PLUS_2 [27617] [] [] [] []
IDLE 27620 [(0,0)] 51 [] [] [] [] []
INJECT_T 27621 [(1,0)] D [] [] [] [] []
MERGE 27622 [(1,0),(0,0)] D [] [27624] [] [] [((0,0),(1,0))]
DISCARD 27623 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27624 [(0,0)] HALF_D_PLUS_2 [27622] [] [] [] []
IDLE 27625 [(0,0)] 184 [] [] [] [] []
INJECT_T 27626 [(0,1)] D [] [] [] [] []
MERGE 27627 [(0,1),(0,0)] D [] [27629] [] [] [((0,0),(0,1))]
DISCARD 27628 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27629 [(0,0)] HALF_D_PLUS_2 [27627] [] [] [] []
IDLE 27630 [(0,0)] 100 [] [] [] [] []
INJECT_T 27631 [(1,0)] D [] [] [] [] []
MERGE 27632 [(1,0),(0,0)] D [] [27634] [] [] [((0,0),(1,0))]
DISCARD 27633 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27634 [(0,0)] HALF_D_PLUS_2 [27632] [] [] [] []
IDLE 27635 [(0,0)] 86 [] [] [] [] []
INJECT_T 27636 [(0,1)] D [] [] [] [] []
MERGE 27637 [(0,1),(0,0)] D [] [27639] [] [] [((0,0),(0,1))]
DISCARD 27638 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27639 [(0,0)] HALF_D_PLUS_2 [27637] [] [] [] []
IDLE 27640 [(0,0)] 140 [] [] [] [] []
INJECT_T 27641 [(1,0)] D [] [] [] [] []
MERGE 27642 [(1,0),(0,0)] D [] [27644] [] [] [((0,0),(1,0))]
DISCARD 27643 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27644 [(0,0)] HALF_D_PLUS_2 [27642] [] [] [] []
IDLE 27645 [(0,0)] 99 [] [] [] [] []
INJECT_T 27646 [(0,1)] D [] [] [] [] []
MERGE 27647 [(0,1),(0,0)] D [] [27649] [] [] [((0,0),(0,1))]
DISCARD 27648 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27649 [(0,0)] HALF_D_PLUS_2 [27647] [] [] [] []
IDLE 27650 [(0,0)] 118 [] [] [] [] []
INJECT_T 27651 [(1,0)] D [] [] [] [] []
MERGE 27652 [(1,0),(0,0)] D [] [27654] [] [] [((0,0),(1,0))]
DISCARD 27653 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27654 [(0,0)] HALF_D_PLUS_2 [27652] [] [] [] []
IDLE 27655 [(0,0)] 57 [] [] [] [] []
INJECT_T 27656 [(0,1)] D [] [] [] [] []
MERGE 27657 [(0,1),(0,0)] D [] [27659] [] [] [((0,0),(0,1))]
DISCARD 27658 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27659 [(0,0)] HALF_D_PLUS_2 [27657] [] [] [] []
IDLE 27660 [(0,0)] 174 [] [] [] [] []
INJECT_T 27661 [(1,0)] D [] [] [] [] []
MERGE 27662 [(1,0),(0,0)] D [] [27664] [] [] [((0,0),(1,0))]
DISCARD 27663 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27664 [(0,0)] HALF_D_PLUS_2 [27662] [] [] [] []
IDLE 27665 [(0,0)] 188 [] [] [] [] []
INJECT_T 27666 [(0,1)] D [] [] [] [] []
MERGE 27667 [(0,1),(0,0)] D [] [27669] [] [] [((0,0),(0,1))]
DISCARD 27668 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27669 [(0,0)] HALF_D_PLUS_2 [27667] [] [] [] []
IDLE 27670 [(0,0)] 32 [] [] [] [] []
INJECT_T 27671 [(1,0)] D [] [] [] [] []
MERGE 27672 [(1,0),(0,0)] D [] [27674] [] [] [((0,0),(1,0))]
DISCARD 27673 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27674 [(0,0)] HALF_D_PLUS_2 [27672] [] [] [] []
IDLE 27675 [(0,0)] 39 [] [] [] [] []
INJECT_T 27676 [(0,1)] D [] [] [] [] []
MERGE 27677 [(0,1),(0,0)] D [] [27679] [] [] [((0,0),(0,1))]
DISCARD 27678 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27679 [(0,0)] HALF_D_PLUS_2 [27677] [] [] [] []
IDLE 27680 [(0,0)] 126 [] [] [] [] []
INJECT_T 27681 [(1,0)] D [] [] [] [] []
MERGE 27682 [(1,0),(0,0)] D [] [27684] [] [] [((0,0),(1,0))]
DISCARD 27683 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27684 [(0,0)] HALF_D_PLUS_2 [27682] [] [] [] []
IDLE 27685 [(0,0)] 156 [] [] [] [] []
INJECT_T 27686 [(0,1)] D [] [] [] [] []
MERGE 27687 [(0,1),(0,0)] D [] [27689] [] [] [((0,0),(0,1))]
DISCARD 27688 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27689 [(0,0)] HALF_D_PLUS_2 [27687] [] [] [] []
IDLE 27690 [(0,0)] 171 [] [] [] [] []
INJECT_T 27691 [(1,0)] D [] [] [] [] []
MERGE 27692 [(1,0),(0,0)] D [] [27694] [] [] [((0,0),(1,0))]
DISCARD 27693 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27694 [(0,0)] HALF_D_PLUS_2 [27692] [] [] [] []
IDLE 27695 [(0,0)] 105 [] [] [] [] []
INJECT_T 27696 [(0,1)] D [] [] [] [] []
MERGE 27697 [(0,1),(0,0)] D [] [27699] [] [] [((0,0),(0,1))]
DISCARD 27698 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27699 [(0,0)] HALF_D_PLUS_2 [27697] [] [] [] []
IDLE 27700 [(0,0)] 125 [] [] [] [] []
INJECT_T 27701 [(1,0)] D [] [] [] [] []
MERGE 27702 [(1,0),(0,0)] D [] [27704] [] [] [((0,0),(1,0))]
DISCARD 27703 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27704 [(0,0)] HALF_D_PLUS_2 [27702] [] [] [] []
IDLE 27705 [(0,0)] 63 [] [] [] [] []
INJECT_T 27706 [(0,1)] D [] [] [] [] []
MERGE 27707 [(0,1),(0,0)] D [] [27709] [] [] [((0,0),(0,1))]
DISCARD 27708 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27709 [(0,0)] HALF_D_PLUS_2 [27707] [] [] [] []
IDLE 27710 [(0,0)] 17 [] [] [] [] []
INJECT_T 27711 [(1,0)] D [] [] [] [] []
MERGE 27712 [(1,0),(0,0)] D [] [27714] [] [] [((0,0),(1,0))]
DISCARD 27713 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27714 [(0,0)] HALF_D_PLUS_2 [27712] [] [] [] []
IDLE 27715 [(0,0)] 136 [] [] [] [] []
INJECT_T 27716 [(0,1)] D [] [] [] [] []
MERGE 27717 [(0,1),(0,0)] D [] [27719] [] [] [((0,0),(0,1))]
DISCARD 27718 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27719 [(0,0)] HALF_D_PLUS_2 [27717] [] [] [] []
IDLE 27720 [(0,0)] 74 [] [] [] [] []
INJECT_T 27721 [(1,0)] D [] [] [] [] []
MERGE 27722 [(1,0),(0,0)] D [] [27724] [] [] [((0,0),(1,0))]
DISCARD 27723 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27724 [(0,0)] HALF_D_PLUS_2 [27722] [] [] [] []
IDLE 27725 [(0,0)] 159 [] [] [] [] []
INJECT_T 27726 [(0,1)] D [] [] [] [] []
MERGE 27727 [(0,1),(0,0)] D [] [27729] [] [] [((0,0),(0,1))]
DISCARD 27728 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27729 [(0,0)] HALF_D_PLUS_2 [27727] [] [] [] []
IDLE 27730 [(0,0)] 54 [] [] [] [] []
INJECT_T 27731 [(1,0)] D [] [] [] [] []
MERGE 27732 [(1,0),(0,0)] D [] [27734] [] [] [((0,0),(1,0))]
DISCARD 27733 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27734 [(0,0)] HALF_D_PLUS_2 [27732] [] [] [] []
IDLE 27735 [(0,0)] 176 [] [] [] [] []
INJECT_T 27736 [(0,1)] D [] [] [] [] []
MERGE 27737 [(0,1),(0,0)] D [] [27739] [] [] [((0,0),(0,1))]
DISCARD 27738 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27739 [(0,0)] HALF_D_PLUS_2 [27737] [] [] [] []
IDLE 27740 [(0,0)] 196 [] [] [] [] []
INJECT_T 27741 [(1,0)] D [] [] [] [] []
MERGE 27742 [(1,0),(0,0)] D [] [27744] [] [] [((0,0),(1,0))]
DISCARD 27743 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27744 [(0,0)] HALF_D_PLUS_2 [27742] [] [] [] []
IDLE 27745 [(0,0)] 12 [] [] [] [] []
INJECT_T 27746 [(0,1)] D [] [] [] [] []
MERGE 27747 [(0,1),(0,0)] D [] [27749] [] [] [((0,0),(0,1))]
DISCARD 27748 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27749 [(0,0)] HALF_D_PLUS_2 [27747] [] [] [] []
IDLE 27750 [(0,0)] 50 [] [] [] [] []
INJECT_T 27751 [(1,0)] D [] [] [] [] []
MERGE 27752 [(1,0),(0,0)] D [] [27754] [] [] [((0,0),(1,0))]
DISCARD 27753 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27754 [(0,0)] HALF_D_PLUS_2 [27752] [] [] [] []
IDLE 27755 [(0,0)] 3 [] [] [] [] []
INJECT_T 27756 [(0,1)] D [] [] [] [] []
MERGE 27757 [(0,1),(0,0)] D [] [27759] [] [] [((0,0),(0,1))]
DISCARD 27758 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27759 [(0,0)] HALF_D_PLUS_2 [27757] [] [] [] []
IDLE 27760 [(0,0)] 64 [] [] [] [] []
INJECT_T 27761 [(1,0)] D [] [] [] [] []
MERGE 27762 [(1,0),(0,0)] D [] [27764] [] [] [((0,0),(1,0))]
DISCARD 27763 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27764 [(0,0)] HALF_D_PLUS_2 [27762] [] [] [] []
IDLE 27765 [(0,0)] 54 [] [] [] [] []
INJECT_T 27766 [(0,1)] D [] [] [] [] []
MERGE 27767 [(0,1),(0,0)] D [] [27769] [] [] [((0,0),(0,1))]
DISCARD 27768 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27769 [(0,0)] HALF_D_PLUS_2 [27767] [] [] [] []
IDLE 27770 [(0,0)] 10 [] [] [] [] []
INJECT_T 27771 [(1,0)] D [] [] [] [] []
MERGE 27772 [(1,0),(0,0)] D [] [27774] [] [] [((0,0),(1,0))]
DISCARD 27773 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27774 [(0,0)] HALF_D_PLUS_2 [27772] [] [] [] []
IDLE 27775 [(0,0)] 66 [] [] [] [] []
INJECT_T 27776 [(0,1)] D [] [] [] [] []
MERGE 27777 [(0,1),(0,0)] D [] [27779] [] [] [((0,0),(0,1))]
DISCARD 27778 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27779 [(0,0)] HALF_D_PLUS_2 [27777] [] [] [] []
IDLE 27780 [(0,0)] 169 [] [] [] [] []
INJECT_T 27781 [(1,0)] D [] [] [] [] []
MERGE 27782 [(1,0),(0,0)] D [] [27784] [] [] [((0,0),(1,0))]
DISCARD 27783 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27784 [(0,0)] HALF_D_PLUS_2 [27782] [] [] [] []
IDLE 27785 [(0,0)] 53 [] [] [] [] []
INJECT_T 27786 [(0,1)] D [] [] [] [] []
MERGE 27787 [(0,1),(0,0)] D [] [27789] [] [] [((0,0),(0,1))]
DISCARD 27788 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27789 [(0,0)] HALF_D_PLUS_2 [27787] [] [] [] []
IDLE 27790 [(0,0)] 3 [] [] [] [] []
INJECT_T 27791 [(1,0)] D [] [] [] [] []
MERGE 27792 [(1,0),(0,0)] D [] [27794] [] [] [((0,0),(1,0))]
DISCARD 27793 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27794 [(0,0)] HALF_D_PLUS_2 [27792] [] [] [] []
IDLE 27795 [(0,0)] 37 [] [] [] [] []
INJECT_T 27796 [(0,1)] D [] [] [] [] []
MERGE 27797 [(0,1),(0,0)] D [] [27799] [] [] [((0,0),(0,1))]
DISCARD 27798 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27799 [(0,0)] HALF_D_PLUS_2 [27797] [] [] [] []
IDLE 27800 [(0,0)] 135 [] [] [] [] []
INJECT_T 27801 [(1,0)] D [] [] [] [] []
MERGE 27802 [(1,0),(0,0)] D [] [27804] [] [] [((0,0),(1,0))]
DISCARD 27803 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27804 [(0,0)] HALF_D_PLUS_2 [27802] [] [] [] []
IDLE 27805 [(0,0)] 56 [] [] [] [] []
INJECT_T 27806 [(0,1)] D [] [] [] [] []
MERGE 27807 [(0,1),(0,0)] D [] [27809] [] [] [((0,0),(0,1))]
DISCARD 27808 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27809 [(0,0)] HALF_D_PLUS_2 [27807] [] [] [] []
IDLE 27810 [(0,0)] 57 [] [] [] [] []
INJECT_T 27811 [(1,0)] D [] [] [] [] []
MERGE 27812 [(1,0),(0,0)] D [] [27814] [] [] [((0,0),(1,0))]
DISCARD 27813 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27814 [(0,0)] HALF_D_PLUS_2 [27812] [] [] [] []
IDLE 27815 [(0,0)] 146 [] [] [] [] []
INJECT_T 27816 [(0,1)] D [] [] [] [] []
MERGE 27817 [(0,1),(0,0)] D [] [27819] [] [] [((0,0),(0,1))]
DISCARD 27818 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27819 [(0,0)] HALF_D_PLUS_2 [27817] [] [] [] []
IDLE 27820 [(0,0)] 12 [] [] [] [] []
INJECT_T 27821 [(1,0)] D [] [] [] [] []
MERGE 27822 [(1,0),(0,0)] D [] [27824] [] [] [((0,0),(1,0))]
DISCARD 27823 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27824 [(0,0)] HALF_D_PLUS_2 [27822] [] [] [] []
IDLE 27825 [(0,0)] 72 [] [] [] [] []
INJECT_T 27826 [(0,1)] D [] [] [] [] []
MERGE 27827 [(0,1),(0,0)] D [] [27829] [] [] [((0,0),(0,1))]
DISCARD 27828 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27829 [(0,0)] HALF_D_PLUS_2 [27827] [] [] [] []
IDLE 27830 [(0,0)] 195 [] [] [] [] []
INJECT_T 27831 [(1,0)] D [] [] [] [] []
MERGE 27832 [(1,0),(0,0)] D [] [27834] [] [] [((0,0),(1,0))]
DISCARD 27833 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27834 [(0,0)] HALF_D_PLUS_2 [27832] [] [] [] []
IDLE 27835 [(0,0)] 117 [] [] [] [] []
INJECT_T 27836 [(0,1)] D [] [] [] [] []
MERGE 27837 [(0,1),(0,0)] D [] [27839] [] [] [((0,0),(0,1))]
DISCARD 27838 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27839 [(0,0)] HALF_D_PLUS_2 [27837] [] [] [] []
INJECT_T 27840 [(1,0)] D [] [] [] [] []
MERGE 27841 [(1,0),(0,0)] D [] [27843] [] [] [((0,0),(1,0))]
DISCARD 27842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27843 [(0,0)] HALF_D_PLUS_2 [27841] [] [] [] []
IDLE 27844 [(0,0)] 110 [] [] [] [] []
INJECT_T 27845 [(0,1)] D [] [] [] [] []
MERGE 27846 [(0,1),(0,0)] D [] [27848] [] [] [((0,0),(0,1))]
DISCARD 27847 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27848 [(0,0)] HALF_D_PLUS_2 [27846] [] [] [] []
IDLE 27849 [(0,0)] 66 [] [] [] [] []
INJECT_T 27850 [(1,0)] D [] [] [] [] []
MERGE 27851 [(1,0),(0,0)] D [] [27853] [] [] [((0,0),(1,0))]
DISCARD 27852 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27853 [(0,0)] HALF_D_PLUS_2 [27851] [] [] [] []
IDLE 27854 [(0,0)] 164 [] [] [] [] []
INJECT_T 27855 [(0,1)] D [] [] [] [] []
MERGE 27856 [(0,1),(0,0)] D [] [27858] [] [] [((0,0),(0,1))]
DISCARD 27857 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27858 [(0,0)] HALF_D_PLUS_2 [27856] [] [] [] []
IDLE 27859 [(0,0)] 147 [] [] [] [] []
INJECT_T 27860 [(1,0)] D [] [] [] [] []
MERGE 27861 [(1,0),(0,0)] D [] [27863] [] [] [((0,0),(1,0))]
DISCARD 27862 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27863 [(0,0)] HALF_D_PLUS_2 [27861] [] [] [] []
IDLE 27864 [(0,0)] 133 [] [] [] [] []
INJECT_T 27865 [(0,1)] D [] [] [] [] []
MERGE 27866 [(0,1),(0,0)] D [] [27868] [] [] [((0,0),(0,1))]
DISCARD 27867 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27868 [(0,0)] HALF_D_PLUS_2 [27866] [] [] [] []
IDLE 27869 [(0,0)] 91 [] [] [] [] []
INJECT_T 27870 [(1,0)] D [] [] [] [] []
MERGE 27871 [(1,0),(0,0)] D [] [27873] [] [] [((0,0),(1,0))]
DISCARD 27872 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27873 [(0,0)] HALF_D_PLUS_2 [27871] [] [] [] []
IDLE 27874 [(0,0)] 165 [] [] [] [] []
INJECT_T 27875 [(0,1)] D [] [] [] [] []
MERGE 27876 [(0,1),(0,0)] D [] [27878] [] [] [((0,0),(0,1))]
DISCARD 27877 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27878 [(0,0)] HALF_D_PLUS_2 [27876] [] [] [] []
IDLE 27879 [(0,0)] 137 [] [] [] [] []
INJECT_T 27880 [(1,0)] D [] [] [] [] []
MERGE 27881 [(1,0),(0,0)] D [] [27883] [] [] [((0,0),(1,0))]
DISCARD 27882 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27883 [(0,0)] HALF_D_PLUS_2 [27881] [] [] [] []
IDLE 27884 [(0,0)] 111 [] [] [] [] []
INJECT_T 27885 [(0,1)] D [] [] [] [] []
MERGE 27886 [(0,1),(0,0)] D [] [27888] [] [] [((0,0),(0,1))]
DISCARD 27887 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27888 [(0,0)] HALF_D_PLUS_2 [27886] [] [] [] []
IDLE 27889 [(0,0)] 81 [] [] [] [] []
INJECT_T 27890 [(1,0)] D [] [] [] [] []
MERGE 27891 [(1,0),(0,0)] D [] [27893] [] [] [((0,0),(1,0))]
DISCARD 27892 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27893 [(0,0)] HALF_D_PLUS_2 [27891] [] [] [] []
IDLE 27894 [(0,0)] 9 [] [] [] [] []
INJECT_T 27895 [(0,1)] D [] [] [] [] []
MERGE 27896 [(0,1),(0,0)] D [] [27898] [] [] [((0,0),(0,1))]
DISCARD 27897 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27898 [(0,0)] HALF_D_PLUS_2 [27896] [] [] [] []
IDLE 27899 [(0,0)] 19 [] [] [] [] []
INJECT_T 27900 [(1,0)] D [] [] [] [] []
MERGE 27901 [(1,0),(0,0)] D [] [27903] [] [] [((0,0),(1,0))]
DISCARD 27902 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27903 [(0,0)] HALF_D_PLUS_2 [27901] [] [] [] []
IDLE 27904 [(0,0)] 72 [] [] [] [] []
INJECT_T 27905 [(0,1)] D [] [] [] [] []
MERGE 27906 [(0,1),(0,0)] D [] [27908] [] [] [((0,0),(0,1))]
DISCARD 27907 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27908 [(0,0)] HALF_D_PLUS_2 [27906] [] [] [] []
IDLE 27909 [(0,0)] 192 [] [] [] [] []
INJECT_T 27910 [(1,0)] D [] [] [] [] []
MERGE 27911 [(1,0),(0,0)] D [] [27913] [] [] [((0,0),(1,0))]
DISCARD 27912 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27913 [(0,0)] HALF_D_PLUS_2 [27911] [] [] [] []
IDLE 27914 [(0,0)] 55 [] [] [] [] []
INJECT_T 27915 [(0,1)] D [] [] [] [] []
MERGE 27916 [(0,1),(0,0)] D [] [27918] [] [] [((0,0),(0,1))]
DISCARD 27917 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27918 [(0,0)] HALF_D_PLUS_2 [27916] [] [] [] []
IDLE 27919 [(0,0)] 35 [] [] [] [] []
INJECT_T 27920 [(1,0)] D [] [] [] [] []
MERGE 27921 [(1,0),(0,0)] D [] [27923] [] [] [((0,0),(1,0))]
DISCARD 27922 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27923 [(0,0)] HALF_D_PLUS_2 [27921] [] [] [] []
IDLE 27924 [(0,0)] 41 [] [] [] [] []
INJECT_T 27925 [(0,1)] D [] [] [] [] []
MERGE 27926 [(0,1),(0,0)] D [] [27928] [] [] [((0,0),(0,1))]
DISCARD 27927 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27928 [(0,0)] HALF_D_PLUS_2 [27926] [] [] [] []
IDLE 27929 [(0,0)] 36 [] [] [] [] []
INJECT_T 27930 [(1,0)] D [] [] [] [] []
MERGE 27931 [(1,0),(0,0)] D [] [27933] [] [] [((0,0),(1,0))]
DISCARD 27932 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27933 [(0,0)] HALF_D_PLUS_2 [27931] [] [] [] []
IDLE 27934 [(0,0)] 130 [] [] [] [] []
INJECT_T 27935 [(0,1)] D [] [] [] [] []
MERGE 27936 [(0,1),(0,0)] D [] [27938] [] [] [((0,0),(0,1))]
DISCARD 27937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27938 [(0,0)] HALF_D_PLUS_2 [27936] [] [] [] []
IDLE 27939 [(0,0)] 93 [] [] [] [] []
INJECT_T 27940 [(1,0)] D [] [] [] [] []
MERGE 27941 [(1,0),(0,0)] D [] [27943] [] [] [((0,0),(1,0))]
DISCARD 27942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27943 [(0,0)] HALF_D_PLUS_2 [27941] [] [] [] []
IDLE 27944 [(0,0)] 166 [] [] [] [] []
INJECT_T 27945 [(0,1)] D [] [] [] [] []
MERGE 27946 [(0,1),(0,0)] D [] [27948] [] [] [((0,0),(0,1))]
DISCARD 27947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27948 [(0,0)] HALF_D_PLUS_2 [27946] [] [] [] []
IDLE 27949 [(0,0)] 87 [] [] [] [] []
INJECT_T 27950 [(1,0)] D [] [] [] [] []
MERGE 27951 [(1,0),(0,0)] D [] [27953] [] [] [((0,0),(1,0))]
DISCARD 27952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27953 [(0,0)] HALF_D_PLUS_2 [27951] [] [] [] []
IDLE 27954 [(0,0)] 155 [] [] [] [] []
INJECT_T 27955 [(0,1)] D [] [] [] [] []
MERGE 27956 [(0,1),(0,0)] D [] [27958] [] [] [((0,0),(0,1))]
DISCARD 27957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27958 [(0,0)] HALF_D_PLUS_2 [27956] [] [] [] []
IDLE 27959 [(0,0)] 66 [] [] [] [] []
INJECT_T 27960 [(1,0)] D [] [] [] [] []
MERGE 27961 [(1,0),(0,0)] D [] [27963] [] [] [((0,0),(1,0))]
DISCARD 27962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27963 [(0,0)] HALF_D_PLUS_2 [27961] [] [] [] []
IDLE 27964 [(0,0)] 61 [] [] [] [] []
INJECT_T 27965 [(0,1)] D [] [] [] [] []
MERGE 27966 [(0,1),(0,0)] D [] [27968] [] [] [((0,0),(0,1))]
DISCARD 27967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27968 [(0,0)] HALF_D_PLUS_2 [27966] [] [] [] []
IDLE 27969 [(0,0)] 39 [] [] [] [] []
INJECT_T 27970 [(1,0)] D [] [] [] [] []
MERGE 27971 [(1,0),(0,0)] D [] [27973] [] [] [((0,0),(1,0))]
DISCARD 27972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27973 [(0,0)] HALF_D_PLUS_2 [27971] [] [] [] []
IDLE 27974 [(0,0)] 91 [] [] [] [] []
INJECT_T 27975 [(0,1)] D [] [] [] [] []
MERGE 27976 [(0,1),(0,0)] D [] [27978] [] [] [((0,0),(0,1))]
DISCARD 27977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27978 [(0,0)] HALF_D_PLUS_2 [27976] [] [] [] []
IDLE 27979 [(0,0)] 120 [] [] [] [] []
INJECT_T 27980 [(1,0)] D [] [] [] [] []
MERGE 27981 [(1,0),(0,0)] D [] [27983] [] [] [((0,0),(1,0))]
DISCARD 27982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27983 [(0,0)] HALF_D_PLUS_2 [27981] [] [] [] []
IDLE 27984 [(0,0)] 59 [] [] [] [] []
INJECT_T 27985 [(0,1)] D [] [] [] [] []
MERGE 27986 [(0,1),(0,0)] D [] [27988] [] [] [((0,0),(0,1))]
DISCARD 27987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27988 [(0,0)] HALF_D_PLUS_2 [27986] [] [] [] []
IDLE 27989 [(0,0)] 79 [] [] [] [] []
INJECT_T 27990 [(1,0)] D [] [] [] [] []
MERGE 27991 [(1,0),(0,0)] D [] [27993] [] [] [((0,0),(1,0))]
DISCARD 27992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 27993 [(0,0)] HALF_D_PLUS_2 [27991] [] [] [] []
IDLE 27994 [(0,0)] 73 [] [] [] [] []
INJECT_T 27995 [(0,1)] D [] [] [] [] []
MERGE 27996 [(0,1),(0,0)] D [] [27998] [] [] [((0,0),(0,1))]
DISCARD 27997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 27998 [(0,0)] HALF_D_PLUS_2 [27996] [] [] [] []
IDLE 27999 [(0,0)] 189 [] [] [] [] []
INJECT_T 28000 [(1,0)] D [] [] [] [] []
MERGE 28001 [(1,0),(0,0)] D [] [28003] [] [] [((0,0),(1,0))]
DISCARD 28002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28003 [(0,0)] HALF_D_PLUS_2 [28001] [] [] [] []
IDLE 28004 [(0,0)] 90 [] [] [] [] []
INJECT_T 28005 [(0,1)] D [] [] [] [] []
MERGE 28006 [(0,1),(0,0)] D [] [28008] [] [] [((0,0),(0,1))]
DISCARD 28007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28008 [(0,0)] HALF_D_PLUS_2 [28006] [] [] [] []
IDLE 28009 [(0,0)] 71 [] [] [] [] []
INJECT_T 28010 [(1,0)] D [] [] [] [] []
MERGE 28011 [(1,0),(0,0)] D [] [28013] [] [] [((0,0),(1,0))]
DISCARD 28012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28013 [(0,0)] HALF_D_PLUS_2 [28011] [] [] [] []
IDLE 28014 [(0,0)] 198 [] [] [] [] []
INJECT_T 28015 [(0,1)] D [] [] [] [] []
MERGE 28016 [(0,1),(0,0)] D [] [28018] [] [] [((0,0),(0,1))]
DISCARD 28017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28018 [(0,0)] HALF_D_PLUS_2 [28016] [] [] [] []
IDLE 28019 [(0,0)] 26 [] [] [] [] []
INJECT_T 28020 [(1,0)] D [] [] [] [] []
MERGE 28021 [(1,0),(0,0)] D [] [28023] [] [] [((0,0),(1,0))]
DISCARD 28022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28023 [(0,0)] HALF_D_PLUS_2 [28021] [] [] [] []
IDLE 28024 [(0,0)] 16 [] [] [] [] []
INJECT_T 28025 [(0,1)] D [] [] [] [] []
MERGE 28026 [(0,1),(0,0)] D [] [28028] [] [] [((0,0),(0,1))]
DISCARD 28027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28028 [(0,0)] HALF_D_PLUS_2 [28026] [] [] [] []
IDLE 28029 [(0,0)] 100 [] [] [] [] []
INJECT_T 28030 [(1,0)] D [] [] [] [] []
MERGE 28031 [(1,0),(0,0)] D [] [28033] [] [] [((0,0),(1,0))]
DISCARD 28032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28033 [(0,0)] HALF_D_PLUS_2 [28031] [] [] [] []
IDLE 28034 [(0,0)] 82 [] [] [] [] []
INJECT_T 28035 [(0,1)] D [] [] [] [] []
MERGE 28036 [(0,1),(0,0)] D [] [28038] [] [] [((0,0),(0,1))]
DISCARD 28037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28038 [(0,0)] HALF_D_PLUS_2 [28036] [] [] [] []
IDLE 28039 [(0,0)] 34 [] [] [] [] []
INJECT_T 28040 [(1,0)] D [] [] [] [] []
MERGE 28041 [(1,0),(0,0)] D [] [28043] [] [] [((0,0),(1,0))]
DISCARD 28042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28043 [(0,0)] HALF_D_PLUS_2 [28041] [] [] [] []
IDLE 28044 [(0,0)] 184 [] [] [] [] []
INJECT_T 28045 [(0,1)] D [] [] [] [] []
MERGE 28046 [(0,1),(0,0)] D [] [28048] [] [] [((0,0),(0,1))]
DISCARD 28047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28048 [(0,0)] HALF_D_PLUS_2 [28046] [] [] [] []
IDLE 28049 [(0,0)] 8 [] [] [] [] []
INJECT_T 28050 [(1,0)] D [] [] [] [] []
MERGE 28051 [(1,0),(0,0)] D [] [28053] [] [] [((0,0),(1,0))]
DISCARD 28052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28053 [(0,0)] HALF_D_PLUS_2 [28051] [] [] [] []
IDLE 28054 [(0,0)] 116 [] [] [] [] []
INJECT_T 28055 [(0,1)] D [] [] [] [] []
MERGE 28056 [(0,1),(0,0)] D [] [28058] [] [] [((0,0),(0,1))]
DISCARD 28057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28058 [(0,0)] HALF_D_PLUS_2 [28056] [] [] [] []
IDLE 28059 [(0,0)] 44 [] [] [] [] []
INJECT_T 28060 [(1,0)] D [] [] [] [] []
MERGE 28061 [(1,0),(0,0)] D [] [28063] [] [] [((0,0),(1,0))]
DISCARD 28062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28063 [(0,0)] HALF_D_PLUS_2 [28061] [] [] [] []
IDLE 28064 [(0,0)] 72 [] [] [] [] []
INJECT_T 28065 [(0,1)] D [] [] [] [] []
MERGE 28066 [(0,1),(0,0)] D [] [28068] [] [] [((0,0),(0,1))]
DISCARD 28067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28068 [(0,0)] HALF_D_PLUS_2 [28066] [] [] [] []
IDLE 28069 [(0,0)] 184 [] [] [] [] []
INJECT_T 28070 [(1,0)] D [] [] [] [] []
MERGE 28071 [(1,0),(0,0)] D [] [28073] [] [] [((0,0),(1,0))]
DISCARD 28072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28073 [(0,0)] HALF_D_PLUS_2 [28071] [] [] [] []
IDLE 28074 [(0,0)] 152 [] [] [] [] []
INJECT_T 28075 [(0,1)] D [] [] [] [] []
MERGE 28076 [(0,1),(0,0)] D [] [28078] [] [] [((0,0),(0,1))]
DISCARD 28077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28078 [(0,0)] HALF_D_PLUS_2 [28076] [] [] [] []
IDLE 28079 [(0,0)] 7 [] [] [] [] []
INJECT_T 28080 [(1,0)] D [] [] [] [] []
MERGE 28081 [(1,0),(0,0)] D [] [28083] [] [] [((0,0),(1,0))]
DISCARD 28082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28083 [(0,0)] HALF_D_PLUS_2 [28081] [] [] [] []
IDLE 28084 [(0,0)] 197 [] [] [] [] []
INJECT_T 28085 [(0,1)] D [] [] [] [] []
MERGE 28086 [(0,1),(0,0)] D [] [28088] [] [] [((0,0),(0,1))]
DISCARD 28087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28088 [(0,0)] HALF_D_PLUS_2 [28086] [] [] [] []
IDLE 28089 [(0,0)] 116 [] [] [] [] []
INJECT_T 28090 [(1,0)] D [] [] [] [] []
MERGE 28091 [(1,0),(0,0)] D [] [28093] [] [] [((0,0),(1,0))]
DISCARD 28092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28093 [(0,0)] HALF_D_PLUS_2 [28091] [] [] [] []
IDLE 28094 [(0,0)] 150 [] [] [] [] []
INJECT_T 28095 [(0,1)] D [] [] [] [] []
MERGE 28096 [(0,1),(0,0)] D [] [28098] [] [] [((0,0),(0,1))]
DISCARD 28097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28098 [(0,0)] HALF_D_PLUS_2 [28096] [] [] [] []
IDLE 28099 [(0,0)] 120 [] [] [] [] []
INJECT_T 28100 [(1,0)] D [] [] [] [] []
MERGE 28101 [(1,0),(0,0)] D [] [28103] [] [] [((0,0),(1,0))]
DISCARD 28102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28103 [(0,0)] HALF_D_PLUS_2 [28101] [] [] [] []
IDLE 28104 [(0,0)] 183 [] [] [] [] []
INJECT_T 28105 [(0,1)] D [] [] [] [] []
MERGE 28106 [(0,1),(0,0)] D [] [28108] [] [] [((0,0),(0,1))]
DISCARD 28107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28108 [(0,0)] HALF_D_PLUS_2 [28106] [] [] [] []
IDLE 28109 [(0,0)] 169 [] [] [] [] []
INJECT_T 28110 [(1,0)] D [] [] [] [] []
MERGE 28111 [(1,0),(0,0)] D [] [28113] [] [] [((0,0),(1,0))]
DISCARD 28112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28113 [(0,0)] HALF_D_PLUS_2 [28111] [] [] [] []
IDLE 28114 [(0,0)] 113 [] [] [] [] []
INJECT_T 28115 [(0,1)] D [] [] [] [] []
MERGE 28116 [(0,1),(0,0)] D [] [28118] [] [] [((0,0),(0,1))]
DISCARD 28117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28118 [(0,0)] HALF_D_PLUS_2 [28116] [] [] [] []
IDLE 28119 [(0,0)] 21 [] [] [] [] []
INJECT_T 28120 [(1,0)] D [] [] [] [] []
MERGE 28121 [(1,0),(0,0)] D [] [28123] [] [] [((0,0),(1,0))]
DISCARD 28122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28123 [(0,0)] HALF_D_PLUS_2 [28121] [] [] [] []
IDLE 28124 [(0,0)] 60 [] [] [] [] []
INJECT_T 28125 [(0,1)] D [] [] [] [] []
MERGE 28126 [(0,1),(0,0)] D [] [28128] [] [] [((0,0),(0,1))]
DISCARD 28127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28128 [(0,0)] HALF_D_PLUS_2 [28126] [] [] [] []
IDLE 28129 [(0,0)] 69 [] [] [] [] []
INJECT_T 28130 [(1,0)] D [] [] [] [] []
MERGE 28131 [(1,0),(0,0)] D [] [28133] [] [] [((0,0),(1,0))]
DISCARD 28132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28133 [(0,0)] HALF_D_PLUS_2 [28131] [] [] [] []
IDLE 28134 [(0,0)] 27 [] [] [] [] []
INJECT_T 28135 [(0,1)] D [] [] [] [] []
MERGE 28136 [(0,1),(0,0)] D [] [28138] [] [] [((0,0),(0,1))]
DISCARD 28137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28138 [(0,0)] HALF_D_PLUS_2 [28136] [] [] [] []
IDLE 28139 [(0,0)] 25 [] [] [] [] []
INJECT_T 28140 [(1,0)] D [] [] [] [] []
MERGE 28141 [(1,0),(0,0)] D [] [28143] [] [] [((0,0),(1,0))]
DISCARD 28142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28143 [(0,0)] HALF_D_PLUS_2 [28141] [] [] [] []
IDLE 28144 [(0,0)] 189 [] [] [] [] []
INJECT_T 28145 [(0,1)] D [] [] [] [] []
MERGE 28146 [(0,1),(0,0)] D [] [28148] [] [] [((0,0),(0,1))]
DISCARD 28147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28148 [(0,0)] HALF_D_PLUS_2 [28146] [] [] [] []
IDLE 28149 [(0,0)] 17 [] [] [] [] []
INJECT_T 28150 [(1,0)] D [] [] [] [] []
MERGE 28151 [(1,0),(0,0)] D [] [28153] [] [] [((0,0),(1,0))]
DISCARD 28152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28153 [(0,0)] HALF_D_PLUS_2 [28151] [] [] [] []
IDLE 28154 [(0,0)] 39 [] [] [] [] []
INJECT_T 28155 [(0,1)] D [] [] [] [] []
MERGE 28156 [(0,1),(0,0)] D [] [28158] [] [] [((0,0),(0,1))]
DISCARD 28157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28158 [(0,0)] HALF_D_PLUS_2 [28156] [] [] [] []
IDLE 28159 [(0,0)] 193 [] [] [] [] []
INJECT_T 28160 [(1,0)] D [] [] [] [] []
MERGE 28161 [(1,0),(0,0)] D [] [28163] [] [] [((0,0),(1,0))]
DISCARD 28162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28163 [(0,0)] HALF_D_PLUS_2 [28161] [] [] [] []
IDLE 28164 [(0,0)] 159 [] [] [] [] []
INJECT_T 28165 [(0,1)] D [] [] [] [] []
MERGE 28166 [(0,1),(0,0)] D [] [28168] [] [] [((0,0),(0,1))]
DISCARD 28167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28168 [(0,0)] HALF_D_PLUS_2 [28166] [] [] [] []
IDLE 28169 [(0,0)] 37 [] [] [] [] []
INJECT_T 28170 [(1,0)] D [] [] [] [] []
MERGE 28171 [(1,0),(0,0)] D [] [28173] [] [] [((0,0),(1,0))]
DISCARD 28172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28173 [(0,0)] HALF_D_PLUS_2 [28171] [] [] [] []
IDLE 28174 [(0,0)] 119 [] [] [] [] []
INJECT_T 28175 [(0,1)] D [] [] [] [] []
MERGE 28176 [(0,1),(0,0)] D [] [28178] [] [] [((0,0),(0,1))]
DISCARD 28177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28178 [(0,0)] HALF_D_PLUS_2 [28176] [] [] [] []
IDLE 28179 [(0,0)] 157 [] [] [] [] []
INJECT_T 28180 [(1,0)] D [] [] [] [] []
MERGE 28181 [(1,0),(0,0)] D [] [28183] [] [] [((0,0),(1,0))]
DISCARD 28182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28183 [(0,0)] HALF_D_PLUS_2 [28181] [] [] [] []
IDLE 28184 [(0,0)] 81 [] [] [] [] []
INJECT_T 28185 [(0,1)] D [] [] [] [] []
MERGE 28186 [(0,1),(0,0)] D [] [28188] [] [] [((0,0),(0,1))]
DISCARD 28187 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28188 [(0,0)] HALF_D_PLUS_2 [28186] [] [] [] []
IDLE 28189 [(0,0)] 58 [] [] [] [] []
INJECT_T 28190 [(1,0)] D [] [] [] [] []
MERGE 28191 [(1,0),(0,0)] D [] [28193] [] [] [((0,0),(1,0))]
DISCARD 28192 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28193 [(0,0)] HALF_D_PLUS_2 [28191] [] [] [] []
IDLE 28194 [(0,0)] 61 [] [] [] [] []
INJECT_T 28195 [(0,1)] D [] [] [] [] []
MERGE 28196 [(0,1),(0,0)] D [] [28198] [] [] [((0,0),(0,1))]
DISCARD 28197 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28198 [(0,0)] HALF_D_PLUS_2 [28196] [] [] [] []
IDLE 28199 [(0,0)] 50 [] [] [] [] []
INJECT_T 28200 [(1,0)] D [] [] [] [] []
MERGE 28201 [(1,0),(0,0)] D [] [28203] [] [] [((0,0),(1,0))]
DISCARD 28202 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28203 [(0,0)] HALF_D_PLUS_2 [28201] [] [] [] []
IDLE 28204 [(0,0)] 3 [] [] [] [] []
INJECT_T 28205 [(0,1)] D [] [] [] [] []
MERGE 28206 [(0,1),(0,0)] D [] [28208] [] [] [((0,0),(0,1))]
DISCARD 28207 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28208 [(0,0)] HALF_D_PLUS_2 [28206] [] [] [] []
IDLE 28209 [(0,0)] 105 [] [] [] [] []
INJECT_T 28210 [(1,0)] D [] [] [] [] []
MERGE 28211 [(1,0),(0,0)] D [] [28213] [] [] [((0,0),(1,0))]
DISCARD 28212 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28213 [(0,0)] HALF_D_PLUS_2 [28211] [] [] [] []
IDLE 28214 [(0,0)] 182 [] [] [] [] []
INJECT_T 28215 [(0,1)] D [] [] [] [] []
MERGE 28216 [(0,1),(0,0)] D [] [28218] [] [] [((0,0),(0,1))]
DISCARD 28217 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28218 [(0,0)] HALF_D_PLUS_2 [28216] [] [] [] []
IDLE 28219 [(0,0)] 40 [] [] [] [] []
INJECT_T 28220 [(1,0)] D [] [] [] [] []
MERGE 28221 [(1,0),(0,0)] D [] [28223] [] [] [((0,0),(1,0))]
DISCARD 28222 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28223 [(0,0)] HALF_D_PLUS_2 [28221] [] [] [] []
IDLE 28224 [(0,0)] 113 [] [] [] [] []
INJECT_T 28225 [(0,1)] D [] [] [] [] []
MERGE 28226 [(0,1),(0,0)] D [] [28228] [] [] [((0,0),(0,1))]
DISCARD 28227 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28228 [(0,0)] HALF_D_PLUS_2 [28226] [] [] [] []
IDLE 28229 [(0,0)] 155 [] [] [] [] []
INJECT_T 28230 [(1,0)] D [] [] [] [] []
MERGE 28231 [(1,0),(0,0)] D [] [28233] [] [] [((0,0),(1,0))]
DISCARD 28232 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28233 [(0,0)] HALF_D_PLUS_2 [28231] [] [] [] []
IDLE 28234 [(0,0)] 154 [] [] [] [] []
INJECT_T 28235 [(0,1)] D [] [] [] [] []
MERGE 28236 [(0,1),(0,0)] D [] [28238] [] [] [((0,0),(0,1))]
DISCARD 28237 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28238 [(0,0)] HALF_D_PLUS_2 [28236] [] [] [] []
IDLE 28239 [(0,0)] 88 [] [] [] [] []
INJECT_T 28240 [(1,0)] D [] [] [] [] []
MERGE 28241 [(1,0),(0,0)] D [] [28243] [] [] [((0,0),(1,0))]
DISCARD 28242 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28243 [(0,0)] HALF_D_PLUS_2 [28241] [] [] [] []
IDLE 28244 [(0,0)] 132 [] [] [] [] []
INJECT_T 28245 [(0,1)] D [] [] [] [] []
MERGE 28246 [(0,1),(0,0)] D [] [28248] [] [] [((0,0),(0,1))]
DISCARD 28247 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28248 [(0,0)] HALF_D_PLUS_2 [28246] [] [] [] []
IDLE 28249 [(0,0)] 150 [] [] [] [] []
INJECT_T 28250 [(1,0)] D [] [] [] [] []
MERGE 28251 [(1,0),(0,0)] D [] [28253] [] [] [((0,0),(1,0))]
DISCARD 28252 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28253 [(0,0)] HALF_D_PLUS_2 [28251] [] [] [] []
IDLE 28254 [(0,0)] 179 [] [] [] [] []
INJECT_T 28255 [(0,1)] D [] [] [] [] []
MERGE 28256 [(0,1),(0,0)] D [] [28258] [] [] [((0,0),(0,1))]
DISCARD 28257 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28258 [(0,0)] HALF_D_PLUS_2 [28256] [] [] [] []
IDLE 28259 [(0,0)] 109 [] [] [] [] []
INJECT_T 28260 [(1,0)] D [] [] [] [] []
MERGE 28261 [(1,0),(0,0)] D [] [28263] [] [] [((0,0),(1,0))]
DISCARD 28262 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28263 [(0,0)] HALF_D_PLUS_2 [28261] [] [] [] []
IDLE 28264 [(0,0)] 20 [] [] [] [] []
INJECT_T 28265 [(0,1)] D [] [] [] [] []
MERGE 28266 [(0,1),(0,0)] D [] [28268] [] [] [((0,0),(0,1))]
DISCARD 28267 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28268 [(0,0)] HALF_D_PLUS_2 [28266] [] [] [] []
IDLE 28269 [(0,0)] 56 [] [] [] [] []
INJECT_T 28270 [(1,0)] D [] [] [] [] []
MERGE 28271 [(1,0),(0,0)] D [] [28273] [] [] [((0,0),(1,0))]
DISCARD 28272 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28273 [(0,0)] HALF_D_PLUS_2 [28271] [] [] [] []
IDLE 28274 [(0,0)] 139 [] [] [] [] []
INJECT_T 28275 [(0,1)] D [] [] [] [] []
MERGE 28276 [(0,1),(0,0)] D [] [28278] [] [] [((0,0),(0,1))]
DISCARD 28277 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28278 [(0,0)] HALF_D_PLUS_2 [28276] [] [] [] []
INJECT_T 28279 [(1,0)] D [] [] [] [] []
MERGE 28280 [(1,0),(0,0)] D [] [28282] [] [] [((0,0),(1,0))]
DISCARD 28281 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28282 [(0,0)] HALF_D_PLUS_2 [28280] [] [] [] []
IDLE 28283 [(0,0)] 141 [] [] [] [] []
INJECT_T 28284 [(0,1)] D [] [] [] [] []
MERGE 28285 [(0,1),(0,0)] D [] [28287] [] [] [((0,0),(0,1))]
DISCARD 28286 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28287 [(0,0)] HALF_D_PLUS_2 [28285] [] [] [] []
IDLE 28288 [(0,0)] 172 [] [] [] [] []
INJECT_T 28289 [(1,0)] D [] [] [] [] []
MERGE 28290 [(1,0),(0,0)] D [] [28292] [] [] [((0,0),(1,0))]
DISCARD 28291 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28292 [(0,0)] HALF_D_PLUS_2 [28290] [] [] [] []
IDLE 28293 [(0,0)] 94 [] [] [] [] []
INJECT_T 28294 [(0,1)] D [] [] [] [] []
MERGE 28295 [(0,1),(0,0)] D [] [28297] [] [] [((0,0),(0,1))]
DISCARD 28296 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28297 [(0,0)] HALF_D_PLUS_2 [28295] [] [] [] []
IDLE 28298 [(0,0)] 21 [] [] [] [] []
INJECT_T 28299 [(1,0)] D [] [] [] [] []
MERGE 28300 [(1,0),(0,0)] D [] [28302] [] [] [((0,0),(1,0))]
DISCARD 28301 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28302 [(0,0)] HALF_D_PLUS_2 [28300] [] [] [] []
IDLE 28303 [(0,0)] 38 [] [] [] [] []
INJECT_T 28304 [(0,1)] D [] [] [] [] []
MERGE 28305 [(0,1),(0,0)] D [] [28307] [] [] [((0,0),(0,1))]
DISCARD 28306 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28307 [(0,0)] HALF_D_PLUS_2 [28305] [] [] [] []
IDLE 28308 [(0,0)] 101 [] [] [] [] []
INJECT_T 28309 [(1,0)] D [] [] [] [] []
MERGE 28310 [(1,0),(0,0)] D [] [28312] [] [] [((0,0),(1,0))]
DISCARD 28311 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28312 [(0,0)] HALF_D_PLUS_2 [28310] [] [] [] []
IDLE 28313 [(0,0)] 88 [] [] [] [] []
INJECT_T 28314 [(0,1)] D [] [] [] [] []
MERGE 28315 [(0,1),(0,0)] D [] [28317] [] [] [((0,0),(0,1))]
DISCARD 28316 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28317 [(0,0)] HALF_D_PLUS_2 [28315] [] [] [] []
IDLE 28318 [(0,0)] 40 [] [] [] [] []
INJECT_T 28319 [(1,0)] D [] [] [] [] []
MERGE 28320 [(1,0),(0,0)] D [] [28322] [] [] [((0,0),(1,0))]
DISCARD 28321 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28322 [(0,0)] HALF_D_PLUS_2 [28320] [] [] [] []
IDLE 28323 [(0,0)] 3 [] [] [] [] []
INJECT_T 28324 [(0,1)] D [] [] [] [] []
MERGE 28325 [(0,1),(0,0)] D [] [28327] [] [] [((0,0),(0,1))]
DISCARD 28326 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28327 [(0,0)] HALF_D_PLUS_2 [28325] [] [] [] []
IDLE 28328 [(0,0)] 198 [] [] [] [] []
INJECT_T 28329 [(1,0)] D [] [] [] [] []
MERGE 28330 [(1,0),(0,0)] D [] [28332] [] [] [((0,0),(1,0))]
DISCARD 28331 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28332 [(0,0)] HALF_D_PLUS_2 [28330] [] [] [] []
IDLE 28333 [(0,0)] 144 [] [] [] [] []
INJECT_T 28334 [(0,1)] D [] [] [] [] []
MERGE 28335 [(0,1),(0,0)] D [] [28337] [] [] [((0,0),(0,1))]
DISCARD 28336 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28337 [(0,0)] HALF_D_PLUS_2 [28335] [] [] [] []
IDLE 28338 [(0,0)] 42 [] [] [] [] []
INJECT_T 28339 [(1,0)] D [] [] [] [] []
MERGE 28340 [(1,0),(0,0)] D [] [28342] [] [] [((0,0),(1,0))]
DISCARD 28341 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28342 [(0,0)] HALF_D_PLUS_2 [28340] [] [] [] []
IDLE 28343 [(0,0)] 198 [] [] [] [] []
INJECT_T 28344 [(0,1)] D [] [] [] [] []
MERGE 28345 [(0,1),(0,0)] D [] [28347] [] [] [((0,0),(0,1))]
DISCARD 28346 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28347 [(0,0)] HALF_D_PLUS_2 [28345] [] [] [] []
IDLE 28348 [(0,0)] 103 [] [] [] [] []
INJECT_T 28349 [(1,0)] D [] [] [] [] []
MERGE 28350 [(1,0),(0,0)] D [] [28352] [] [] [((0,0),(1,0))]
DISCARD 28351 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28352 [(0,0)] HALF_D_PLUS_2 [28350] [] [] [] []
IDLE 28353 [(0,0)] 170 [] [] [] [] []
INJECT_T 28354 [(0,1)] D [] [] [] [] []
MERGE 28355 [(0,1),(0,0)] D [] [28357] [] [] [((0,0),(0,1))]
DISCARD 28356 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28357 [(0,0)] HALF_D_PLUS_2 [28355] [] [] [] []
IDLE 28358 [(0,0)] 60 [] [] [] [] []
INJECT_T 28359 [(1,0)] D [] [] [] [] []
MERGE 28360 [(1,0),(0,0)] D [] [28362] [] [] [((0,0),(1,0))]
DISCARD 28361 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28362 [(0,0)] HALF_D_PLUS_2 [28360] [] [] [] []
IDLE 28363 [(0,0)] 99 [] [] [] [] []
INJECT_T 28364 [(0,1)] D [] [] [] [] []
MERGE 28365 [(0,1),(0,0)] D [] [28367] [] [] [((0,0),(0,1))]
DISCARD 28366 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28367 [(0,0)] HALF_D_PLUS_2 [28365] [] [] [] []
IDLE 28368 [(0,0)] 27 [] [] [] [] []
INJECT_T 28369 [(1,0)] D [] [] [] [] []
MERGE 28370 [(1,0),(0,0)] D [] [28372] [] [] [((0,0),(1,0))]
DISCARD 28371 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28372 [(0,0)] HALF_D_PLUS_2 [28370] [] [] [] []
IDLE 28373 [(0,0)] 143 [] [] [] [] []
INJECT_T 28374 [(0,1)] D [] [] [] [] []
MERGE 28375 [(0,1),(0,0)] D [] [28377] [] [] [((0,0),(0,1))]
DISCARD 28376 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28377 [(0,0)] HALF_D_PLUS_2 [28375] [] [] [] []
IDLE 28378 [(0,0)] 173 [] [] [] [] []
INJECT_T 28379 [(1,0)] D [] [] [] [] []
MERGE 28380 [(1,0),(0,0)] D [] [28382] [] [] [((0,0),(1,0))]
DISCARD 28381 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28382 [(0,0)] HALF_D_PLUS_2 [28380] [] [] [] []
IDLE 28383 [(0,0)] 64 [] [] [] [] []
INJECT_T 28384 [(0,1)] D [] [] [] [] []
MERGE 28385 [(0,1),(0,0)] D [] [28387] [] [] [((0,0),(0,1))]
DISCARD 28386 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28387 [(0,0)] HALF_D_PLUS_2 [28385] [] [] [] []
IDLE 28388 [(0,0)] 79 [] [] [] [] []
INJECT_T 28389 [(1,0)] D [] [] [] [] []
MERGE 28390 [(1,0),(0,0)] D [] [28392] [] [] [((0,0),(1,0))]
DISCARD 28391 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28392 [(0,0)] HALF_D_PLUS_2 [28390] [] [] [] []
IDLE 28393 [(0,0)] 69 [] [] [] [] []
INJECT_T 28394 [(0,1)] D [] [] [] [] []
MERGE 28395 [(0,1),(0,0)] D [] [28397] [] [] [((0,0),(0,1))]
DISCARD 28396 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28397 [(0,0)] HALF_D_PLUS_2 [28395] [] [] [] []
IDLE 28398 [(0,0)] 116 [] [] [] [] []
INJECT_T 28399 [(1,0)] D [] [] [] [] []
MERGE 28400 [(1,0),(0,0)] D [] [28402] [] [] [((0,0),(1,0))]
DISCARD 28401 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28402 [(0,0)] HALF_D_PLUS_2 [28400] [] [] [] []
IDLE 28403 [(0,0)] 76 [] [] [] [] []
INJECT_T 28404 [(0,1)] D [] [] [] [] []
MERGE 28405 [(0,1),(0,0)] D [] [28407] [] [] [((0,0),(0,1))]
DISCARD 28406 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28407 [(0,0)] HALF_D_PLUS_2 [28405] [] [] [] []
IDLE 28408 [(0,0)] 86 [] [] [] [] []
INJECT_T 28409 [(1,0)] D [] [] [] [] []
MERGE 28410 [(1,0),(0,0)] D [] [28412] [] [] [((0,0),(1,0))]
DISCARD 28411 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28412 [(0,0)] HALF_D_PLUS_2 [28410] [] [] [] []
IDLE 28413 [(0,0)] 156 [] [] [] [] []
INJECT_T 28414 [(0,1)] D [] [] [] [] []
MERGE 28415 [(0,1),(0,0)] D [] [28417] [] [] [((0,0),(0,1))]
DISCARD 28416 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28417 [(0,0)] HALF_D_PLUS_2 [28415] [] [] [] []
IDLE 28418 [(0,0)] 173 [] [] [] [] []
INJECT_T 28419 [(1,0)] D [] [] [] [] []
MERGE 28420 [(1,0),(0,0)] D [] [28422] [] [] [((0,0),(1,0))]
DISCARD 28421 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28422 [(0,0)] HALF_D_PLUS_2 [28420] [] [] [] []
IDLE 28423 [(0,0)] 71 [] [] [] [] []
INJECT_T 28424 [(0,1)] D [] [] [] [] []
MERGE 28425 [(0,1),(0,0)] D [] [28427] [] [] [((0,0),(0,1))]
DISCARD 28426 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28427 [(0,0)] HALF_D_PLUS_2 [28425] [] [] [] []
IDLE 28428 [(0,0)] 186 [] [] [] [] []
INJECT_T 28429 [(1,0)] D [] [] [] [] []
MERGE 28430 [(1,0),(0,0)] D [] [28432] [] [] [((0,0),(1,0))]
DISCARD 28431 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28432 [(0,0)] HALF_D_PLUS_2 [28430] [] [] [] []
IDLE 28433 [(0,0)] 121 [] [] [] [] []
INJECT_T 28434 [(0,1)] D [] [] [] [] []
MERGE 28435 [(0,1),(0,0)] D [] [28437] [] [] [((0,0),(0,1))]
DISCARD 28436 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28437 [(0,0)] HALF_D_PLUS_2 [28435] [] [] [] []
IDLE 28438 [(0,0)] 144 [] [] [] [] []
INJECT_T 28439 [(1,0)] D [] [] [] [] []
MERGE 28440 [(1,0),(0,0)] D [] [28442] [] [] [((0,0),(1,0))]
DISCARD 28441 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28442 [(0,0)] HALF_D_PLUS_2 [28440] [] [] [] []
IDLE 28443 [(0,0)] 159 [] [] [] [] []
INJECT_T 28444 [(0,1)] D [] [] [] [] []
MERGE 28445 [(0,1),(0,0)] D [] [28447] [] [] [((0,0),(0,1))]
DISCARD 28446 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28447 [(0,0)] HALF_D_PLUS_2 [28445] [] [] [] []
INJECT_T 28448 [(1,0)] D [] [] [] [] []
MERGE 28449 [(1,0),(0,0)] D [] [28451] [] [] [((0,0),(1,0))]
DISCARD 28450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28451 [(0,0)] HALF_D_PLUS_2 [28449] [] [] [] []
IDLE 28452 [(0,0)] 186 [] [] [] [] []
INJECT_T 28453 [(0,1)] D [] [] [] [] []
MERGE 28454 [(0,1),(0,0)] D [] [28456] [] [] [((0,0),(0,1))]
DISCARD 28455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28456 [(0,0)] HALF_D_PLUS_2 [28454] [] [] [] []
IDLE 28457 [(0,0)] 195 [] [] [] [] []
INJECT_T 28458 [(1,0)] D [] [] [] [] []
MERGE 28459 [(1,0),(0,0)] D [] [28461] [] [] [((0,0),(1,0))]
DISCARD 28460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28461 [(0,0)] HALF_D_PLUS_2 [28459] [] [] [] []
IDLE 28462 [(0,0)] 140 [] [] [] [] []
INJECT_T 28463 [(0,1)] D [] [] [] [] []
MERGE 28464 [(0,1),(0,0)] D [] [28466] [] [] [((0,0),(0,1))]
DISCARD 28465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28466 [(0,0)] HALF_D_PLUS_2 [28464] [] [] [] []
IDLE 28467 [(0,0)] 95 [] [] [] [] []
INJECT_T 28468 [(1,0)] D [] [] [] [] []
MERGE 28469 [(1,0),(0,0)] D [] [28471] [] [] [((0,0),(1,0))]
DISCARD 28470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28471 [(0,0)] HALF_D_PLUS_2 [28469] [] [] [] []
IDLE 28472 [(0,0)] 108 [] [] [] [] []
INJECT_T 28473 [(0,1)] D [] [] [] [] []
MERGE 28474 [(0,1),(0,0)] D [] [28476] [] [] [((0,0),(0,1))]
DISCARD 28475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28476 [(0,0)] HALF_D_PLUS_2 [28474] [] [] [] []
IDLE 28477 [(0,0)] 112 [] [] [] [] []
INJECT_T 28478 [(1,0)] D [] [] [] [] []
MERGE 28479 [(1,0),(0,0)] D [] [28481] [] [] [((0,0),(1,0))]
DISCARD 28480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28481 [(0,0)] HALF_D_PLUS_2 [28479] [] [] [] []
IDLE 28482 [(0,0)] 163 [] [] [] [] []
INJECT_T 28483 [(0,1)] D [] [] [] [] []
MERGE 28484 [(0,1),(0,0)] D [] [28486] [] [] [((0,0),(0,1))]
DISCARD 28485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28486 [(0,0)] HALF_D_PLUS_2 [28484] [] [] [] []
IDLE 28487 [(0,0)] 18 [] [] [] [] []
INJECT_T 28488 [(1,0)] D [] [] [] [] []
MERGE 28489 [(1,0),(0,0)] D [] [28491] [] [] [((0,0),(1,0))]
DISCARD 28490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28491 [(0,0)] HALF_D_PLUS_2 [28489] [] [] [] []
IDLE 28492 [(0,0)] 78 [] [] [] [] []
INJECT_T 28493 [(0,1)] D [] [] [] [] []
MERGE 28494 [(0,1),(0,0)] D [] [28496] [] [] [((0,0),(0,1))]
DISCARD 28495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28496 [(0,0)] HALF_D_PLUS_2 [28494] [] [] [] []
IDLE 28497 [(0,0)] 110 [] [] [] [] []
INJECT_T 28498 [(1,0)] D [] [] [] [] []
MERGE 28499 [(1,0),(0,0)] D [] [28501] [] [] [((0,0),(1,0))]
DISCARD 28500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28501 [(0,0)] HALF_D_PLUS_2 [28499] [] [] [] []
IDLE 28502 [(0,0)] 93 [] [] [] [] []
INJECT_T 28503 [(0,1)] D [] [] [] [] []
MERGE 28504 [(0,1),(0,0)] D [] [28506] [] [] [((0,0),(0,1))]
DISCARD 28505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28506 [(0,0)] HALF_D_PLUS_2 [28504] [] [] [] []
IDLE 28507 [(0,0)] 55 [] [] [] [] []
INJECT_T 28508 [(1,0)] D [] [] [] [] []
MERGE 28509 [(1,0),(0,0)] D [] [28511] [] [] [((0,0),(1,0))]
DISCARD 28510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28511 [(0,0)] HALF_D_PLUS_2 [28509] [] [] [] []
IDLE 28512 [(0,0)] 171 [] [] [] [] []
INJECT_T 28513 [(0,1)] D [] [] [] [] []
MERGE 28514 [(0,1),(0,0)] D [] [28516] [] [] [((0,0),(0,1))]
DISCARD 28515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28516 [(0,0)] HALF_D_PLUS_2 [28514] [] [] [] []
IDLE 28517 [(0,0)] 131 [] [] [] [] []
INJECT_T 28518 [(1,0)] D [] [] [] [] []
MERGE 28519 [(1,0),(0,0)] D [] [28521] [] [] [((0,0),(1,0))]
DISCARD 28520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28521 [(0,0)] HALF_D_PLUS_2 [28519] [] [] [] []
IDLE 28522 [(0,0)] 11 [] [] [] [] []
INJECT_T 28523 [(0,1)] D [] [] [] [] []
MERGE 28524 [(0,1),(0,0)] D [] [28526] [] [] [((0,0),(0,1))]
DISCARD 28525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28526 [(0,0)] HALF_D_PLUS_2 [28524] [] [] [] []
IDLE 28527 [(0,0)] 67 [] [] [] [] []
INJECT_T 28528 [(1,0)] D [] [] [] [] []
MERGE 28529 [(1,0),(0,0)] D [] [28531] [] [] [((0,0),(1,0))]
DISCARD 28530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28531 [(0,0)] HALF_D_PLUS_2 [28529] [] [] [] []
IDLE 28532 [(0,0)] 168 [] [] [] [] []
INJECT_T 28533 [(0,1)] D [] [] [] [] []
MERGE 28534 [(0,1),(0,0)] D [] [28536] [] [] [((0,0),(0,1))]
DISCARD 28535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28536 [(0,0)] HALF_D_PLUS_2 [28534] [] [] [] []
IDLE 28537 [(0,0)] 38 [] [] [] [] []
INJECT_T 28538 [(1,0)] D [] [] [] [] []
MERGE 28539 [(1,0),(0,0)] D [] [28541] [] [] [((0,0),(1,0))]
DISCARD 28540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28541 [(0,0)] HALF_D_PLUS_2 [28539] [] [] [] []
IDLE 28542 [(0,0)] 157 [] [] [] [] []
INJECT_T 28543 [(0,1)] D [] [] [] [] []
MERGE 28544 [(0,1),(0,0)] D [] [28546] [] [] [((0,0),(0,1))]
DISCARD 28545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28546 [(0,0)] HALF_D_PLUS_2 [28544] [] [] [] []
IDLE 28547 [(0,0)] 36 [] [] [] [] []
INJECT_T 28548 [(1,0)] D [] [] [] [] []
MERGE 28549 [(1,0),(0,0)] D [] [28551] [] [] [((0,0),(1,0))]
DISCARD 28550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28551 [(0,0)] HALF_D_PLUS_2 [28549] [] [] [] []
IDLE 28552 [(0,0)] 195 [] [] [] [] []
INJECT_T 28553 [(0,1)] D [] [] [] [] []
MERGE 28554 [(0,1),(0,0)] D [] [28556] [] [] [((0,0),(0,1))]
DISCARD 28555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28556 [(0,0)] HALF_D_PLUS_2 [28554] [] [] [] []
IDLE 28557 [(0,0)] 24 [] [] [] [] []
INJECT_T 28558 [(1,0)] D [] [] [] [] []
MERGE 28559 [(1,0),(0,0)] D [] [28561] [] [] [((0,0),(1,0))]
DISCARD 28560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28561 [(0,0)] HALF_D_PLUS_2 [28559] [] [] [] []
IDLE 28562 [(0,0)] 58 [] [] [] [] []
INJECT_T 28563 [(0,1)] D [] [] [] [] []
MERGE 28564 [(0,1),(0,0)] D [] [28566] [] [] [((0,0),(0,1))]
DISCARD 28565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28566 [(0,0)] HALF_D_PLUS_2 [28564] [] [] [] []
IDLE 28567 [(0,0)] 4 [] [] [] [] []
INJECT_T 28568 [(1,0)] D [] [] [] [] []
MERGE 28569 [(1,0),(0,0)] D [] [28571] [] [] [((0,0),(1,0))]
DISCARD 28570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28571 [(0,0)] HALF_D_PLUS_2 [28569] [] [] [] []
IDLE 28572 [(0,0)] 118 [] [] [] [] []
INJECT_T 28573 [(0,1)] D [] [] [] [] []
MERGE 28574 [(0,1),(0,0)] D [] [28576] [] [] [((0,0),(0,1))]
DISCARD 28575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28576 [(0,0)] HALF_D_PLUS_2 [28574] [] [] [] []
IDLE 28577 [(0,0)] 51 [] [] [] [] []
INJECT_T 28578 [(1,0)] D [] [] [] [] []
MERGE 28579 [(1,0),(0,0)] D [] [28581] [] [] [((0,0),(1,0))]
DISCARD 28580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28581 [(0,0)] HALF_D_PLUS_2 [28579] [] [] [] []
IDLE 28582 [(0,0)] 179 [] [] [] [] []
INJECT_T 28583 [(0,1)] D [] [] [] [] []
MERGE 28584 [(0,1),(0,0)] D [] [28586] [] [] [((0,0),(0,1))]
DISCARD 28585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28586 [(0,0)] HALF_D_PLUS_2 [28584] [] [] [] []
IDLE 28587 [(0,0)] 111 [] [] [] [] []
INJECT_T 28588 [(1,0)] D [] [] [] [] []
MERGE 28589 [(1,0),(0,0)] D [] [28591] [] [] [((0,0),(1,0))]
DISCARD 28590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28591 [(0,0)] HALF_D_PLUS_2 [28589] [] [] [] []
IDLE 28592 [(0,0)] 4 [] [] [] [] []
INJECT_T 28593 [(0,1)] D [] [] [] [] []
MERGE 28594 [(0,1),(0,0)] D [] [28596] [] [] [((0,0),(0,1))]
DISCARD 28595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28596 [(0,0)] HALF_D_PLUS_2 [28594] [] [] [] []
IDLE 28597 [(0,0)] 168 [] [] [] [] []
INJECT_T 28598 [(1,0)] D [] [] [] [] []
MERGE 28599 [(1,0),(0,0)] D [] [28601] [] [] [((0,0),(1,0))]
DISCARD 28600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28601 [(0,0)] HALF_D_PLUS_2 [28599] [] [] [] []
IDLE 28602 [(0,0)] 165 [] [] [] [] []
INJECT_T 28603 [(0,1)] D [] [] [] [] []
MERGE 28604 [(0,1),(0,0)] D [] [28606] [] [] [((0,0),(0,1))]
DISCARD 28605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28606 [(0,0)] HALF_D_PLUS_2 [28604] [] [] [] []
IDLE 28607 [(0,0)] 154 [] [] [] [] []
INJECT_T 28608 [(1,0)] D [] [] [] [] []
MERGE 28609 [(1,0),(0,0)] D [] [28611] [] [] [((0,0),(1,0))]
DISCARD 28610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28611 [(0,0)] HALF_D_PLUS_2 [28609] [] [] [] []
IDLE 28612 [(0,0)] 163 [] [] [] [] []
INJECT_T 28613 [(0,1)] D [] [] [] [] []
MERGE 28614 [(0,1),(0,0)] D [] [28616] [] [] [((0,0),(0,1))]
DISCARD 28615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28616 [(0,0)] HALF_D_PLUS_2 [28614] [] [] [] []
IDLE 28617 [(0,0)] 22 [] [] [] [] []
INJECT_T 28618 [(1,0)] D [] [] [] [] []
MERGE 28619 [(1,0),(0,0)] D [] [28621] [] [] [((0,0),(1,0))]
DISCARD 28620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28621 [(0,0)] HALF_D_PLUS_2 [28619] [] [] [] []
IDLE 28622 [(0,0)] 130 [] [] [] [] []
INJECT_T 28623 [(0,1)] D [] [] [] [] []
MERGE 28624 [(0,1),(0,0)] D [] [28626] [] [] [((0,0),(0,1))]
DISCARD 28625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28626 [(0,0)] HALF_D_PLUS_2 [28624] [] [] [] []
IDLE 28627 [(0,0)] 121 [] [] [] [] []
INJECT_T 28628 [(1,0)] D [] [] [] [] []
MERGE 28629 [(1,0),(0,0)] D [] [28631] [] [] [((0,0),(1,0))]
DISCARD 28630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28631 [(0,0)] HALF_D_PLUS_2 [28629] [] [] [] []
IDLE 28632 [(0,0)] 116 [] [] [] [] []
INJECT_T 28633 [(0,1)] D [] [] [] [] []
MERGE 28634 [(0,1),(0,0)] D [] [28636] [] [] [((0,0),(0,1))]
DISCARD 28635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28636 [(0,0)] HALF_D_PLUS_2 [28634] [] [] [] []
IDLE 28637 [(0,0)] 11 [] [] [] [] []
INJECT_T 28638 [(1,0)] D [] [] [] [] []
MERGE 28639 [(1,0),(0,0)] D [] [28641] [] [] [((0,0),(1,0))]
DISCARD 28640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28641 [(0,0)] HALF_D_PLUS_2 [28639] [] [] [] []
IDLE 28642 [(0,0)] 192 [] [] [] [] []
INJECT_T 28643 [(0,1)] D [] [] [] [] []
MERGE 28644 [(0,1),(0,0)] D [] [28646] [] [] [((0,0),(0,1))]
DISCARD 28645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28646 [(0,0)] HALF_D_PLUS_2 [28644] [] [] [] []
IDLE 28647 [(0,0)] 13 [] [] [] [] []
INJECT_T 28648 [(1,0)] D [] [] [] [] []
MERGE 28649 [(1,0),(0,0)] D [] [28651] [] [] [((0,0),(1,0))]
DISCARD 28650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28651 [(0,0)] HALF_D_PLUS_2 [28649] [] [] [] []
IDLE 28652 [(0,0)] 79 [] [] [] [] []
INJECT_T 28653 [(0,1)] D [] [] [] [] []
MERGE 28654 [(0,1),(0,0)] D [] [28656] [] [] [((0,0),(0,1))]
DISCARD 28655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28656 [(0,0)] HALF_D_PLUS_2 [28654] [] [] [] []
IDLE 28657 [(0,0)] 139 [] [] [] [] []
INJECT_T 28658 [(1,0)] D [] [] [] [] []
MERGE 28659 [(1,0),(0,0)] D [] [28661] [] [] [((0,0),(1,0))]
DISCARD 28660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28661 [(0,0)] HALF_D_PLUS_2 [28659] [] [] [] []
IDLE 28662 [(0,0)] 78 [] [] [] [] []
INJECT_T 28663 [(0,1)] D [] [] [] [] []
MERGE 28664 [(0,1),(0,0)] D [] [28666] [] [] [((0,0),(0,1))]
DISCARD 28665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28666 [(0,0)] HALF_D_PLUS_2 [28664] [] [] [] []
IDLE 28667 [(0,0)] 78 [] [] [] [] []
INJECT_T 28668 [(1,0)] D [] [] [] [] []
MERGE 28669 [(1,0),(0,0)] D [] [28671] [] [] [((0,0),(1,0))]
DISCARD 28670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28671 [(0,0)] HALF_D_PLUS_2 [28669] [] [] [] []
IDLE 28672 [(0,0)] 73 [] [] [] [] []
INJECT_T 28673 [(0,1)] D [] [] [] [] []
MERGE 28674 [(0,1),(0,0)] D [] [28676] [] [] [((0,0),(0,1))]
DISCARD 28675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28676 [(0,0)] HALF_D_PLUS_2 [28674] [] [] [] []
IDLE 28677 [(0,0)] 68 [] [] [] [] []
INJECT_T 28678 [(1,0)] D [] [] [] [] []
MERGE 28679 [(1,0),(0,0)] D [] [28681] [] [] [((0,0),(1,0))]
DISCARD 28680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28681 [(0,0)] HALF_D_PLUS_2 [28679] [] [] [] []
IDLE 28682 [(0,0)] 101 [] [] [] [] []
INJECT_T 28683 [(0,1)] D [] [] [] [] []
MERGE 28684 [(0,1),(0,0)] D [] [28686] [] [] [((0,0),(0,1))]
DISCARD 28685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28686 [(0,0)] HALF_D_PLUS_2 [28684] [] [] [] []
IDLE 28687 [(0,0)] 40 [] [] [] [] []
INJECT_T 28688 [(1,0)] D [] [] [] [] []
MERGE 28689 [(1,0),(0,0)] D [] [28691] [] [] [((0,0),(1,0))]
DISCARD 28690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28691 [(0,0)] HALF_D_PLUS_2 [28689] [] [] [] []
IDLE 28692 [(0,0)] 141 [] [] [] [] []
INJECT_T 28693 [(0,1)] D [] [] [] [] []
MERGE 28694 [(0,1),(0,0)] D [] [28696] [] [] [((0,0),(0,1))]
DISCARD 28695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28696 [(0,0)] HALF_D_PLUS_2 [28694] [] [] [] []
IDLE 28697 [(0,0)] 183 [] [] [] [] []
INJECT_T 28698 [(1,0)] D [] [] [] [] []
MERGE 28699 [(1,0),(0,0)] D [] [28701] [] [] [((0,0),(1,0))]
DISCARD 28700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28701 [(0,0)] HALF_D_PLUS_2 [28699] [] [] [] []
IDLE 28702 [(0,0)] 88 [] [] [] [] []
INJECT_T 28703 [(0,1)] D [] [] [] [] []
MERGE 28704 [(0,1),(0,0)] D [] [28706] [] [] [((0,0),(0,1))]
DISCARD 28705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28706 [(0,0)] HALF_D_PLUS_2 [28704] [] [] [] []
IDLE 28707 [(0,0)] 189 [] [] [] [] []
INJECT_T 28708 [(1,0)] D [] [] [] [] []
MERGE 28709 [(1,0),(0,0)] D [] [28711] [] [] [((0,0),(1,0))]
DISCARD 28710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28711 [(0,0)] HALF_D_PLUS_2 [28709] [] [] [] []
IDLE 28712 [(0,0)] 87 [] [] [] [] []
INJECT_T 28713 [(0,1)] D [] [] [] [] []
MERGE 28714 [(0,1),(0,0)] D [] [28716] [] [] [((0,0),(0,1))]
DISCARD 28715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28716 [(0,0)] HALF_D_PLUS_2 [28714] [] [] [] []
IDLE 28717 [(0,0)] 195 [] [] [] [] []
INJECT_T 28718 [(1,0)] D [] [] [] [] []
MERGE 28719 [(1,0),(0,0)] D [] [28721] [] [] [((0,0),(1,0))]
DISCARD 28720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28721 [(0,0)] HALF_D_PLUS_2 [28719] [] [] [] []
IDLE 28722 [(0,0)] 37 [] [] [] [] []
INJECT_T 28723 [(0,1)] D [] [] [] [] []
MERGE 28724 [(0,1),(0,0)] D [] [28726] [] [] [((0,0),(0,1))]
DISCARD 28725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28726 [(0,0)] HALF_D_PLUS_2 [28724] [] [] [] []
IDLE 28727 [(0,0)] 54 [] [] [] [] []
INJECT_T 28728 [(1,0)] D [] [] [] [] []
MERGE 28729 [(1,0),(0,0)] D [] [28731] [] [] [((0,0),(1,0))]
DISCARD 28730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28731 [(0,0)] HALF_D_PLUS_2 [28729] [] [] [] []
IDLE 28732 [(0,0)] 110 [] [] [] [] []
INJECT_T 28733 [(0,1)] D [] [] [] [] []
MERGE 28734 [(0,1),(0,0)] D [] [28736] [] [] [((0,0),(0,1))]
DISCARD 28735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28736 [(0,0)] HALF_D_PLUS_2 [28734] [] [] [] []
IDLE 28737 [(0,0)] 86 [] [] [] [] []
INJECT_T 28738 [(1,0)] D [] [] [] [] []
MERGE 28739 [(1,0),(0,0)] D [] [28741] [] [] [((0,0),(1,0))]
DISCARD 28740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28741 [(0,0)] HALF_D_PLUS_2 [28739] [] [] [] []
IDLE 28742 [(0,0)] 42 [] [] [] [] []
INJECT_T 28743 [(0,1)] D [] [] [] [] []
MERGE 28744 [(0,1),(0,0)] D [] [28746] [] [] [((0,0),(0,1))]
DISCARD 28745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28746 [(0,0)] HALF_D_PLUS_2 [28744] [] [] [] []
IDLE 28747 [(0,0)] 125 [] [] [] [] []
INJECT_T 28748 [(1,0)] D [] [] [] [] []
MERGE 28749 [(1,0),(0,0)] D [] [28751] [] [] [((0,0),(1,0))]
DISCARD 28750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28751 [(0,0)] HALF_D_PLUS_2 [28749] [] [] [] []
IDLE 28752 [(0,0)] 125 [] [] [] [] []
INJECT_T 28753 [(0,1)] D [] [] [] [] []
MERGE 28754 [(0,1),(0,0)] D [] [28756] [] [] [((0,0),(0,1))]
DISCARD 28755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28756 [(0,0)] HALF_D_PLUS_2 [28754] [] [] [] []
IDLE 28757 [(0,0)] 38 [] [] [] [] []
INJECT_T 28758 [(1,0)] D [] [] [] [] []
MERGE 28759 [(1,0),(0,0)] D [] [28761] [] [] [((0,0),(1,0))]
DISCARD 28760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28761 [(0,0)] HALF_D_PLUS_2 [28759] [] [] [] []
IDLE 28762 [(0,0)] 196 [] [] [] [] []
INJECT_T 28763 [(0,1)] D [] [] [] [] []
MERGE 28764 [(0,1),(0,0)] D [] [28766] [] [] [((0,0),(0,1))]
DISCARD 28765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28766 [(0,0)] HALF_D_PLUS_2 [28764] [] [] [] []
IDLE 28767 [(0,0)] 56 [] [] [] [] []
INJECT_T 28768 [(1,0)] D [] [] [] [] []
MERGE 28769 [(1,0),(0,0)] D [] [28771] [] [] [((0,0),(1,0))]
DISCARD 28770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28771 [(0,0)] HALF_D_PLUS_2 [28769] [] [] [] []
IDLE 28772 [(0,0)] 89 [] [] [] [] []
INJECT_T 28773 [(0,1)] D [] [] [] [] []
MERGE 28774 [(0,1),(0,0)] D [] [28776] [] [] [((0,0),(0,1))]
DISCARD 28775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28776 [(0,0)] HALF_D_PLUS_2 [28774] [] [] [] []
IDLE 28777 [(0,0)] 138 [] [] [] [] []
INJECT_T 28778 [(1,0)] D [] [] [] [] []
MERGE 28779 [(1,0),(0,0)] D [] [28781] [] [] [((0,0),(1,0))]
DISCARD 28780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28781 [(0,0)] HALF_D_PLUS_2 [28779] [] [] [] []
IDLE 28782 [(0,0)] 30 [] [] [] [] []
INJECT_T 28783 [(0,1)] D [] [] [] [] []
MERGE 28784 [(0,1),(0,0)] D [] [28786] [] [] [((0,0),(0,1))]
DISCARD 28785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28786 [(0,0)] HALF_D_PLUS_2 [28784] [] [] [] []
IDLE 28787 [(0,0)] 190 [] [] [] [] []
INJECT_T 28788 [(1,0)] D [] [] [] [] []
MERGE 28789 [(1,0),(0,0)] D [] [28791] [] [] [((0,0),(1,0))]
DISCARD 28790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28791 [(0,0)] HALF_D_PLUS_2 [28789] [] [] [] []
IDLE 28792 [(0,0)] 199 [] [] [] [] []
INJECT_T 28793 [(0,1)] D [] [] [] [] []
MERGE 28794 [(0,1),(0,0)] D [] [28796] [] [] [((0,0),(0,1))]
DISCARD 28795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28796 [(0,0)] HALF_D_PLUS_2 [28794] [] [] [] []
IDLE 28797 [(0,0)] 182 [] [] [] [] []
INJECT_T 28798 [(1,0)] D [] [] [] [] []
MERGE 28799 [(1,0),(0,0)] D [] [28801] [] [] [((0,0),(1,0))]
DISCARD 28800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28801 [(0,0)] HALF_D_PLUS_2 [28799] [] [] [] []
IDLE 28802 [(0,0)] 78 [] [] [] [] []
INJECT_T 28803 [(0,1)] D [] [] [] [] []
MERGE 28804 [(0,1),(0,0)] D [] [28806] [] [] [((0,0),(0,1))]
DISCARD 28805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28806 [(0,0)] HALF_D_PLUS_2 [28804] [] [] [] []
IDLE 28807 [(0,0)] 144 [] [] [] [] []
INJECT_T 28808 [(1,0)] D [] [] [] [] []
MERGE 28809 [(1,0),(0,0)] D [] [28811] [] [] [((0,0),(1,0))]
DISCARD 28810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28811 [(0,0)] HALF_D_PLUS_2 [28809] [] [] [] []
IDLE 28812 [(0,0)] 100 [] [] [] [] []
INJECT_T 28813 [(0,1)] D [] [] [] [] []
MERGE 28814 [(0,1),(0,0)] D [] [28816] [] [] [((0,0),(0,1))]
DISCARD 28815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28816 [(0,0)] HALF_D_PLUS_2 [28814] [] [] [] []
IDLE 28817 [(0,0)] 12 [] [] [] [] []
INJECT_T 28818 [(1,0)] D [] [] [] [] []
MERGE 28819 [(1,0),(0,0)] D [] [28821] [] [] [((0,0),(1,0))]
DISCARD 28820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28821 [(0,0)] HALF_D_PLUS_2 [28819] [] [] [] []
IDLE 28822 [(0,0)] 175 [] [] [] [] []
INJECT_T 28823 [(0,1)] D [] [] [] [] []
MERGE 28824 [(0,1),(0,0)] D [] [28826] [] [] [((0,0),(0,1))]
DISCARD 28825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28826 [(0,0)] HALF_D_PLUS_2 [28824] [] [] [] []
IDLE 28827 [(0,0)] 6 [] [] [] [] []
INJECT_T 28828 [(1,0)] D [] [] [] [] []
MERGE 28829 [(1,0),(0,0)] D [] [28831] [] [] [((0,0),(1,0))]
DISCARD 28830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28831 [(0,0)] HALF_D_PLUS_2 [28829] [] [] [] []
IDLE 28832 [(0,0)] 142 [] [] [] [] []
INJECT_T 28833 [(0,1)] D [] [] [] [] []
MERGE 28834 [(0,1),(0,0)] D [] [28836] [] [] [((0,0),(0,1))]
DISCARD 28835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28836 [(0,0)] HALF_D_PLUS_2 [28834] [] [] [] []
IDLE 28837 [(0,0)] 109 [] [] [] [] []
INJECT_T 28838 [(1,0)] D [] [] [] [] []
MERGE 28839 [(1,0),(0,0)] D [] [28841] [] [] [((0,0),(1,0))]
DISCARD 28840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28841 [(0,0)] HALF_D_PLUS_2 [28839] [] [] [] []
IDLE 28842 [(0,0)] 93 [] [] [] [] []
INJECT_T 28843 [(0,1)] D [] [] [] [] []
MERGE 28844 [(0,1),(0,0)] D [] [28846] [] [] [((0,0),(0,1))]
DISCARD 28845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28846 [(0,0)] HALF_D_PLUS_2 [28844] [] [] [] []
IDLE 28847 [(0,0)] 32 [] [] [] [] []
INJECT_T 28848 [(1,0)] D [] [] [] [] []
MERGE 28849 [(1,0),(0,0)] D [] [28851] [] [] [((0,0),(1,0))]
DISCARD 28850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28851 [(0,0)] HALF_D_PLUS_2 [28849] [] [] [] []
IDLE 28852 [(0,0)] 173 [] [] [] [] []
INJECT_T 28853 [(0,1)] D [] [] [] [] []
MERGE 28854 [(0,1),(0,0)] D [] [28856] [] [] [((0,0),(0,1))]
DISCARD 28855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28856 [(0,0)] HALF_D_PLUS_2 [28854] [] [] [] []
IDLE 28857 [(0,0)] 116 [] [] [] [] []
INJECT_T 28858 [(1,0)] D [] [] [] [] []
MERGE 28859 [(1,0),(0,0)] D [] [28861] [] [] [((0,0),(1,0))]
DISCARD 28860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28861 [(0,0)] HALF_D_PLUS_2 [28859] [] [] [] []
IDLE 28862 [(0,0)] 49 [] [] [] [] []
INJECT_T 28863 [(0,1)] D [] [] [] [] []
MERGE 28864 [(0,1),(0,0)] D [] [28866] [] [] [((0,0),(0,1))]
DISCARD 28865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28866 [(0,0)] HALF_D_PLUS_2 [28864] [] [] [] []
IDLE 28867 [(0,0)] 38 [] [] [] [] []
INJECT_T 28868 [(1,0)] D [] [] [] [] []
MERGE 28869 [(1,0),(0,0)] D [] [28871] [] [] [((0,0),(1,0))]
DISCARD 28870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28871 [(0,0)] HALF_D_PLUS_2 [28869] [] [] [] []
IDLE 28872 [(0,0)] 36 [] [] [] [] []
INJECT_T 28873 [(0,1)] D [] [] [] [] []
MERGE 28874 [(0,1),(0,0)] D [] [28876] [] [] [((0,0),(0,1))]
DISCARD 28875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28876 [(0,0)] HALF_D_PLUS_2 [28874] [] [] [] []
IDLE 28877 [(0,0)] 27 [] [] [] [] []
INJECT_T 28878 [(1,0)] D [] [] [] [] []
MERGE 28879 [(1,0),(0,0)] D [] [28881] [] [] [((0,0),(1,0))]
DISCARD 28880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28881 [(0,0)] HALF_D_PLUS_2 [28879] [] [] [] []
IDLE 28882 [(0,0)] 131 [] [] [] [] []
INJECT_T 28883 [(0,1)] D [] [] [] [] []
MERGE 28884 [(0,1),(0,0)] D [] [28886] [] [] [((0,0),(0,1))]
DISCARD 28885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28886 [(0,0)] HALF_D_PLUS_2 [28884] [] [] [] []
IDLE 28887 [(0,0)] 115 [] [] [] [] []
INJECT_T 28888 [(1,0)] D [] [] [] [] []
MERGE 28889 [(1,0),(0,0)] D [] [28891] [] [] [((0,0),(1,0))]
DISCARD 28890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28891 [(0,0)] HALF_D_PLUS_2 [28889] [] [] [] []
IDLE 28892 [(0,0)] 76 [] [] [] [] []
INJECT_T 28893 [(0,1)] D [] [] [] [] []
MERGE 28894 [(0,1),(0,0)] D [] [28896] [] [] [((0,0),(0,1))]
DISCARD 28895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28896 [(0,0)] HALF_D_PLUS_2 [28894] [] [] [] []
IDLE 28897 [(0,0)] 95 [] [] [] [] []
INJECT_T 28898 [(1,0)] D [] [] [] [] []
MERGE 28899 [(1,0),(0,0)] D [] [28901] [] [] [((0,0),(1,0))]
DISCARD 28900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28901 [(0,0)] HALF_D_PLUS_2 [28899] [] [] [] []
IDLE 28902 [(0,0)] 107 [] [] [] [] []
INJECT_T 28903 [(0,1)] D [] [] [] [] []
MERGE 28904 [(0,1),(0,0)] D [] [28906] [] [] [((0,0),(0,1))]
DISCARD 28905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28906 [(0,0)] HALF_D_PLUS_2 [28904] [] [] [] []
IDLE 28907 [(0,0)] 40 [] [] [] [] []
INJECT_T 28908 [(1,0)] D [] [] [] [] []
MERGE 28909 [(1,0),(0,0)] D [] [28911] [] [] [((0,0),(1,0))]
DISCARD 28910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28911 [(0,0)] HALF_D_PLUS_2 [28909] [] [] [] []
IDLE 28912 [(0,0)] 151 [] [] [] [] []
INJECT_T 28913 [(0,1)] D [] [] [] [] []
MERGE 28914 [(0,1),(0,0)] D [] [28916] [] [] [((0,0),(0,1))]
DISCARD 28915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28916 [(0,0)] HALF_D_PLUS_2 [28914] [] [] [] []
IDLE 28917 [(0,0)] 174 [] [] [] [] []
INJECT_T 28918 [(1,0)] D [] [] [] [] []
MERGE 28919 [(1,0),(0,0)] D [] [28921] [] [] [((0,0),(1,0))]
DISCARD 28920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28921 [(0,0)] HALF_D_PLUS_2 [28919] [] [] [] []
IDLE 28922 [(0,0)] 94 [] [] [] [] []
INJECT_T 28923 [(0,1)] D [] [] [] [] []
MERGE 28924 [(0,1),(0,0)] D [] [28926] [] [] [((0,0),(0,1))]
DISCARD 28925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28926 [(0,0)] HALF_D_PLUS_2 [28924] [] [] [] []
IDLE 28927 [(0,0)] 150 [] [] [] [] []
INJECT_T 28928 [(1,0)] D [] [] [] [] []
MERGE 28929 [(1,0),(0,0)] D [] [28931] [] [] [((0,0),(1,0))]
DISCARD 28930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28931 [(0,0)] HALF_D_PLUS_2 [28929] [] [] [] []
IDLE 28932 [(0,0)] 188 [] [] [] [] []
INJECT_T 28933 [(0,1)] D [] [] [] [] []
MERGE 28934 [(0,1),(0,0)] D [] [28936] [] [] [((0,0),(0,1))]
DISCARD 28935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28936 [(0,0)] HALF_D_PLUS_2 [28934] [] [] [] []
IDLE 28937 [(0,0)] 152 [] [] [] [] []
INJECT_T 28938 [(1,0)] D [] [] [] [] []
MERGE 28939 [(1,0),(0,0)] D [] [28941] [] [] [((0,0),(1,0))]
DISCARD 28940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28941 [(0,0)] HALF_D_PLUS_2 [28939] [] [] [] []
IDLE 28942 [(0,0)] 29 [] [] [] [] []
INJECT_T 28943 [(0,1)] D [] [] [] [] []
MERGE 28944 [(0,1),(0,0)] D [] [28946] [] [] [((0,0),(0,1))]
DISCARD 28945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28946 [(0,0)] HALF_D_PLUS_2 [28944] [] [] [] []
IDLE 28947 [(0,0)] 18 [] [] [] [] []
INJECT_T 28948 [(1,0)] D [] [] [] [] []
MERGE 28949 [(1,0),(0,0)] D [] [28951] [] [] [((0,0),(1,0))]
DISCARD 28950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28951 [(0,0)] HALF_D_PLUS_2 [28949] [] [] [] []
IDLE 28952 [(0,0)] 168 [] [] [] [] []
INJECT_T 28953 [(0,1)] D [] [] [] [] []
MERGE 28954 [(0,1),(0,0)] D [] [28956] [] [] [((0,0),(0,1))]
DISCARD 28955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28956 [(0,0)] HALF_D_PLUS_2 [28954] [] [] [] []
IDLE 28957 [(0,0)] 113 [] [] [] [] []
INJECT_T 28958 [(1,0)] D [] [] [] [] []
MERGE 28959 [(1,0),(0,0)] D [] [28961] [] [] [((0,0),(1,0))]
DISCARD 28960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28961 [(0,0)] HALF_D_PLUS_2 [28959] [] [] [] []
IDLE 28962 [(0,0)] 158 [] [] [] [] []
INJECT_T 28963 [(0,1)] D [] [] [] [] []
MERGE 28964 [(0,1),(0,0)] D [] [28966] [] [] [((0,0),(0,1))]
DISCARD 28965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28966 [(0,0)] HALF_D_PLUS_2 [28964] [] [] [] []
IDLE 28967 [(0,0)] 149 [] [] [] [] []
INJECT_T 28968 [(1,0)] D [] [] [] [] []
MERGE 28969 [(1,0),(0,0)] D [] [28971] [] [] [((0,0),(1,0))]
DISCARD 28970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28971 [(0,0)] HALF_D_PLUS_2 [28969] [] [] [] []
IDLE 28972 [(0,0)] 23 [] [] [] [] []
INJECT_T 28973 [(0,1)] D [] [] [] [] []
MERGE 28974 [(0,1),(0,0)] D [] [28976] [] [] [((0,0),(0,1))]
DISCARD 28975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28976 [(0,0)] HALF_D_PLUS_2 [28974] [] [] [] []
IDLE 28977 [(0,0)] 78 [] [] [] [] []
INJECT_T 28978 [(1,0)] D [] [] [] [] []
MERGE 28979 [(1,0),(0,0)] D [] [28981] [] [] [((0,0),(1,0))]
DISCARD 28980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28981 [(0,0)] HALF_D_PLUS_2 [28979] [] [] [] []
IDLE 28982 [(0,0)] 110 [] [] [] [] []
INJECT_T 28983 [(0,1)] D [] [] [] [] []
MERGE 28984 [(0,1),(0,0)] D [] [28986] [] [] [((0,0),(0,1))]
DISCARD 28985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28986 [(0,0)] HALF_D_PLUS_2 [28984] [] [] [] []
IDLE 28987 [(0,0)] 134 [] [] [] [] []
INJECT_T 28988 [(1,0)] D [] [] [] [] []
MERGE 28989 [(1,0),(0,0)] D [] [28991] [] [] [((0,0),(1,0))]
DISCARD 28990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 28991 [(0,0)] HALF_D_PLUS_2 [28989] [] [] [] []
IDLE 28992 [(0,0)] 157 [] [] [] [] []
INJECT_T 28993 [(0,1)] D [] [] [] [] []
MERGE 28994 [(0,1),(0,0)] D [] [28996] [] [] [((0,0),(0,1))]
DISCARD 28995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 28996 [(0,0)] HALF_D_PLUS_2 [28994] [] [] [] []
IDLE 28997 [(0,0)] 180 [] [] [] [] []
INJECT_T 28998 [(1,0)] D [] [] [] [] []
MERGE 28999 [(1,0),(0,0)] D [] [29001] [] [] [((0,0),(1,0))]
DISCARD 29000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29001 [(0,0)] HALF_D_PLUS_2 [28999] [] [] [] []
IDLE 29002 [(0,0)] 83 [] [] [] [] []
INJECT_T 29003 [(0,1)] D [] [] [] [] []
MERGE 29004 [(0,1),(0,0)] D [] [29006] [] [] [((0,0),(0,1))]
DISCARD 29005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29006 [(0,0)] HALF_D_PLUS_2 [29004] [] [] [] []
IDLE 29007 [(0,0)] 107 [] [] [] [] []
INJECT_T 29008 [(1,0)] D [] [] [] [] []
MERGE 29009 [(1,0),(0,0)] D [] [29011] [] [] [((0,0),(1,0))]
DISCARD 29010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29011 [(0,0)] HALF_D_PLUS_2 [29009] [] [] [] []
IDLE 29012 [(0,0)] 97 [] [] [] [] []
INJECT_T 29013 [(0,1)] D [] [] [] [] []
MERGE 29014 [(0,1),(0,0)] D [] [29016] [] [] [((0,0),(0,1))]
DISCARD 29015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29016 [(0,0)] HALF_D_PLUS_2 [29014] [] [] [] []
IDLE 29017 [(0,0)] 26 [] [] [] [] []
INJECT_T 29018 [(1,0)] D [] [] [] [] []
MERGE 29019 [(1,0),(0,0)] D [] [29021] [] [] [((0,0),(1,0))]
DISCARD 29020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29021 [(0,0)] HALF_D_PLUS_2 [29019] [] [] [] []
IDLE 29022 [(0,0)] 149 [] [] [] [] []
INJECT_T 29023 [(0,1)] D [] [] [] [] []
MERGE 29024 [(0,1),(0,0)] D [] [29026] [] [] [((0,0),(0,1))]
DISCARD 29025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29026 [(0,0)] HALF_D_PLUS_2 [29024] [] [] [] []
IDLE 29027 [(0,0)] 45 [] [] [] [] []
INJECT_T 29028 [(1,0)] D [] [] [] [] []
MERGE 29029 [(1,0),(0,0)] D [] [29031] [] [] [((0,0),(1,0))]
DISCARD 29030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29031 [(0,0)] HALF_D_PLUS_2 [29029] [] [] [] []
IDLE 29032 [(0,0)] 173 [] [] [] [] []
INJECT_T 29033 [(0,1)] D [] [] [] [] []
MERGE 29034 [(0,1),(0,0)] D [] [29036] [] [] [((0,0),(0,1))]
DISCARD 29035 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29036 [(0,0)] HALF_D_PLUS_2 [29034] [] [] [] []
IDLE 29037 [(0,0)] 157 [] [] [] [] []
INJECT_T 29038 [(1,0)] D [] [] [] [] []
MERGE 29039 [(1,0),(0,0)] D [] [29041] [] [] [((0,0),(1,0))]
DISCARD 29040 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29041 [(0,0)] HALF_D_PLUS_2 [29039] [] [] [] []
IDLE 29042 [(0,0)] 79 [] [] [] [] []
INJECT_T 29043 [(0,1)] D [] [] [] [] []
MERGE 29044 [(0,1),(0,0)] D [] [29046] [] [] [((0,0),(0,1))]
DISCARD 29045 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29046 [(0,0)] HALF_D_PLUS_2 [29044] [] [] [] []
IDLE 29047 [(0,0)] 155 [] [] [] [] []
INJECT_T 29048 [(1,0)] D [] [] [] [] []
MERGE 29049 [(1,0),(0,0)] D [] [29051] [] [] [((0,0),(1,0))]
DISCARD 29050 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29051 [(0,0)] HALF_D_PLUS_2 [29049] [] [] [] []
IDLE 29052 [(0,0)] 168 [] [] [] [] []
INJECT_T 29053 [(0,1)] D [] [] [] [] []
MERGE 29054 [(0,1),(0,0)] D [] [29056] [] [] [((0,0),(0,1))]
DISCARD 29055 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29056 [(0,0)] HALF_D_PLUS_2 [29054] [] [] [] []
IDLE 29057 [(0,0)] 22 [] [] [] [] []
INJECT_T 29058 [(1,0)] D [] [] [] [] []
MERGE 29059 [(1,0),(0,0)] D [] [29061] [] [] [((0,0),(1,0))]
DISCARD 29060 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29061 [(0,0)] HALF_D_PLUS_2 [29059] [] [] [] []
IDLE 29062 [(0,0)] 163 [] [] [] [] []
INJECT_T 29063 [(0,1)] D [] [] [] [] []
MERGE 29064 [(0,1),(0,0)] D [] [29066] [] [] [((0,0),(0,1))]
DISCARD 29065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29066 [(0,0)] HALF_D_PLUS_2 [29064] [] [] [] []
IDLE 29067 [(0,0)] 116 [] [] [] [] []
INJECT_T 29068 [(1,0)] D [] [] [] [] []
MERGE 29069 [(1,0),(0,0)] D [] [29071] [] [] [((0,0),(1,0))]
DISCARD 29070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29071 [(0,0)] HALF_D_PLUS_2 [29069] [] [] [] []
IDLE 29072 [(0,0)] 23 [] [] [] [] []
INJECT_T 29073 [(0,1)] D [] [] [] [] []
MERGE 29074 [(0,1),(0,0)] D [] [29076] [] [] [((0,0),(0,1))]
DISCARD 29075 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29076 [(0,0)] HALF_D_PLUS_2 [29074] [] [] [] []
IDLE 29077 [(0,0)] 127 [] [] [] [] []
INJECT_T 29078 [(1,0)] D [] [] [] [] []
MERGE 29079 [(1,0),(0,0)] D [] [29081] [] [] [((0,0),(1,0))]
DISCARD 29080 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29081 [(0,0)] HALF_D_PLUS_2 [29079] [] [] [] []
IDLE 29082 [(0,0)] 134 [] [] [] [] []
INJECT_T 29083 [(0,1)] D [] [] [] [] []
MERGE 29084 [(0,1),(0,0)] D [] [29086] [] [] [((0,0),(0,1))]
DISCARD 29085 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29086 [(0,0)] HALF_D_PLUS_2 [29084] [] [] [] []
IDLE 29087 [(0,0)] 87 [] [] [] [] []
INJECT_T 29088 [(1,0)] D [] [] [] [] []
MERGE 29089 [(1,0),(0,0)] D [] [29091] [] [] [((0,0),(1,0))]
DISCARD 29090 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29091 [(0,0)] HALF_D_PLUS_2 [29089] [] [] [] []
IDLE 29092 [(0,0)] 165 [] [] [] [] []
INJECT_T 29093 [(0,1)] D [] [] [] [] []
MERGE 29094 [(0,1),(0,0)] D [] [29096] [] [] [((0,0),(0,1))]
DISCARD 29095 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29096 [(0,0)] HALF_D_PLUS_2 [29094] [] [] [] []
IDLE 29097 [(0,0)] 58 [] [] [] [] []
INJECT_T 29098 [(1,0)] D [] [] [] [] []
MERGE 29099 [(1,0),(0,0)] D [] [29101] [] [] [((0,0),(1,0))]
DISCARD 29100 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29101 [(0,0)] HALF_D_PLUS_2 [29099] [] [] [] []
IDLE 29102 [(0,0)] 168 [] [] [] [] []
INJECT_T 29103 [(0,1)] D [] [] [] [] []
MERGE 29104 [(0,1),(0,0)] D [] [29106] [] [] [((0,0),(0,1))]
DISCARD 29105 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29106 [(0,0)] HALF_D_PLUS_2 [29104] [] [] [] []
IDLE 29107 [(0,0)] 29 [] [] [] [] []
INJECT_T 29108 [(1,0)] D [] [] [] [] []
MERGE 29109 [(1,0),(0,0)] D [] [29111] [] [] [((0,0),(1,0))]
DISCARD 29110 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29111 [(0,0)] HALF_D_PLUS_2 [29109] [] [] [] []
IDLE 29112 [(0,0)] 84 [] [] [] [] []
INJECT_T 29113 [(0,1)] D [] [] [] [] []
MERGE 29114 [(0,1),(0,0)] D [] [29116] [] [] [((0,0),(0,1))]
DISCARD 29115 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29116 [(0,0)] HALF_D_PLUS_2 [29114] [] [] [] []
IDLE 29117 [(0,0)] 176 [] [] [] [] []
INJECT_T 29118 [(1,0)] D [] [] [] [] []
MERGE 29119 [(1,0),(0,0)] D [] [29121] [] [] [((0,0),(1,0))]
DISCARD 29120 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29121 [(0,0)] HALF_D_PLUS_2 [29119] [] [] [] []
IDLE 29122 [(0,0)] 43 [] [] [] [] []
INJECT_T 29123 [(0,1)] D [] [] [] [] []
MERGE 29124 [(0,1),(0,0)] D [] [29126] [] [] [((0,0),(0,1))]
DISCARD 29125 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29126 [(0,0)] HALF_D_PLUS_2 [29124] [] [] [] []
IDLE 29127 [(0,0)] 180 [] [] [] [] []
INJECT_T 29128 [(1,0)] D [] [] [] [] []
MERGE 29129 [(1,0),(0,0)] D [] [29131] [] [] [((0,0),(1,0))]
DISCARD 29130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29131 [(0,0)] HALF_D_PLUS_2 [29129] [] [] [] []
IDLE 29132 [(0,0)] 34 [] [] [] [] []
INJECT_T 29133 [(0,1)] D [] [] [] [] []
MERGE 29134 [(0,1),(0,0)] D [] [29136] [] [] [((0,0),(0,1))]
DISCARD 29135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29136 [(0,0)] HALF_D_PLUS_2 [29134] [] [] [] []
IDLE 29137 [(0,0)] 7 [] [] [] [] []
INJECT_T 29138 [(1,0)] D [] [] [] [] []
MERGE 29139 [(1,0),(0,0)] D [] [29141] [] [] [((0,0),(1,0))]
DISCARD 29140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29141 [(0,0)] HALF_D_PLUS_2 [29139] [] [] [] []
IDLE 29142 [(0,0)] 171 [] [] [] [] []
INJECT_T 29143 [(0,1)] D [] [] [] [] []
MERGE 29144 [(0,1),(0,0)] D [] [29146] [] [] [((0,0),(0,1))]
DISCARD 29145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29146 [(0,0)] HALF_D_PLUS_2 [29144] [] [] [] []
IDLE 29147 [(0,0)] 187 [] [] [] [] []
INJECT_T 29148 [(1,0)] D [] [] [] [] []
MERGE 29149 [(1,0),(0,0)] D [] [29151] [] [] [((0,0),(1,0))]
DISCARD 29150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29151 [(0,0)] HALF_D_PLUS_2 [29149] [] [] [] []
IDLE 29152 [(0,0)] 67 [] [] [] [] []
INJECT_T 29153 [(0,1)] D [] [] [] [] []
MERGE 29154 [(0,1),(0,0)] D [] [29156] [] [] [((0,0),(0,1))]
DISCARD 29155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29156 [(0,0)] HALF_D_PLUS_2 [29154] [] [] [] []
IDLE 29157 [(0,0)] 196 [] [] [] [] []
INJECT_T 29158 [(1,0)] D [] [] [] [] []
MERGE 29159 [(1,0),(0,0)] D [] [29161] [] [] [((0,0),(1,0))]
DISCARD 29160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29161 [(0,0)] HALF_D_PLUS_2 [29159] [] [] [] []
IDLE 29162 [(0,0)] 161 [] [] [] [] []
INJECT_T 29163 [(0,1)] D [] [] [] [] []
MERGE 29164 [(0,1),(0,0)] D [] [29166] [] [] [((0,0),(0,1))]
DISCARD 29165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29166 [(0,0)] HALF_D_PLUS_2 [29164] [] [] [] []
IDLE 29167 [(0,0)] 98 [] [] [] [] []
INJECT_T 29168 [(1,0)] D [] [] [] [] []
MERGE 29169 [(1,0),(0,0)] D [] [29171] [] [] [((0,0),(1,0))]
DISCARD 29170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29171 [(0,0)] HALF_D_PLUS_2 [29169] [] [] [] []
IDLE 29172 [(0,0)] 122 [] [] [] [] []
INJECT_T 29173 [(0,1)] D [] [] [] [] []
MERGE 29174 [(0,1),(0,0)] D [] [29176] [] [] [((0,0),(0,1))]
DISCARD 29175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29176 [(0,0)] HALF_D_PLUS_2 [29174] [] [] [] []
IDLE 29177 [(0,0)] 78 [] [] [] [] []
INJECT_T 29178 [(1,0)] D [] [] [] [] []
MERGE 29179 [(1,0),(0,0)] D [] [29181] [] [] [((0,0),(1,0))]
DISCARD 29180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29181 [(0,0)] HALF_D_PLUS_2 [29179] [] [] [] []
IDLE 29182 [(0,0)] 43 [] [] [] [] []
INJECT_T 29183 [(0,1)] D [] [] [] [] []
MERGE 29184 [(0,1),(0,0)] D [] [29186] [] [] [((0,0),(0,1))]
DISCARD 29185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29186 [(0,0)] HALF_D_PLUS_2 [29184] [] [] [] []
IDLE 29187 [(0,0)] 183 [] [] [] [] []
INJECT_T 29188 [(1,0)] D [] [] [] [] []
MERGE 29189 [(1,0),(0,0)] D [] [29191] [] [] [((0,0),(1,0))]
DISCARD 29190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29191 [(0,0)] HALF_D_PLUS_2 [29189] [] [] [] []
IDLE 29192 [(0,0)] 84 [] [] [] [] []
INJECT_T 29193 [(0,1)] D [] [] [] [] []
MERGE 29194 [(0,1),(0,0)] D [] [29196] [] [] [((0,0),(0,1))]
DISCARD 29195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29196 [(0,0)] HALF_D_PLUS_2 [29194] [] [] [] []
IDLE 29197 [(0,0)] 50 [] [] [] [] []
INJECT_T 29198 [(1,0)] D [] [] [] [] []
MERGE 29199 [(1,0),(0,0)] D [] [29201] [] [] [((0,0),(1,0))]
DISCARD 29200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29201 [(0,0)] HALF_D_PLUS_2 [29199] [] [] [] []
IDLE 29202 [(0,0)] 162 [] [] [] [] []
INJECT_T 29203 [(0,1)] D [] [] [] [] []
MERGE 29204 [(0,1),(0,0)] D [] [29206] [] [] [((0,0),(0,1))]
DISCARD 29205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29206 [(0,0)] HALF_D_PLUS_2 [29204] [] [] [] []
IDLE 29207 [(0,0)] 154 [] [] [] [] []
INJECT_T 29208 [(1,0)] D [] [] [] [] []
MERGE 29209 [(1,0),(0,0)] D [] [29211] [] [] [((0,0),(1,0))]
DISCARD 29210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29211 [(0,0)] HALF_D_PLUS_2 [29209] [] [] [] []
IDLE 29212 [(0,0)] 174 [] [] [] [] []
INJECT_T 29213 [(0,1)] D [] [] [] [] []
MERGE 29214 [(0,1),(0,0)] D [] [29216] [] [] [((0,0),(0,1))]
DISCARD 29215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29216 [(0,0)] HALF_D_PLUS_2 [29214] [] [] [] []
IDLE 29217 [(0,0)] 122 [] [] [] [] []
INJECT_T 29218 [(1,0)] D [] [] [] [] []
MERGE 29219 [(1,0),(0,0)] D [] [29221] [] [] [((0,0),(1,0))]
DISCARD 29220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29221 [(0,0)] HALF_D_PLUS_2 [29219] [] [] [] []
IDLE 29222 [(0,0)] 70 [] [] [] [] []
INJECT_T 29223 [(0,1)] D [] [] [] [] []
MERGE 29224 [(0,1),(0,0)] D [] [29226] [] [] [((0,0),(0,1))]
DISCARD 29225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29226 [(0,0)] HALF_D_PLUS_2 [29224] [] [] [] []
IDLE 29227 [(0,0)] 103 [] [] [] [] []
INJECT_T 29228 [(1,0)] D [] [] [] [] []
MERGE 29229 [(1,0),(0,0)] D [] [29231] [] [] [((0,0),(1,0))]
DISCARD 29230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29231 [(0,0)] HALF_D_PLUS_2 [29229] [] [] [] []
IDLE 29232 [(0,0)] 156 [] [] [] [] []
INJECT_T 29233 [(0,1)] D [] [] [] [] []
MERGE 29234 [(0,1),(0,0)] D [] [29236] [] [] [((0,0),(0,1))]
DISCARD 29235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29236 [(0,0)] HALF_D_PLUS_2 [29234] [] [] [] []
IDLE 29237 [(0,0)] 137 [] [] [] [] []
INJECT_T 29238 [(1,0)] D [] [] [] [] []
MERGE 29239 [(1,0),(0,0)] D [] [29241] [] [] [((0,0),(1,0))]
DISCARD 29240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29241 [(0,0)] HALF_D_PLUS_2 [29239] [] [] [] []
IDLE 29242 [(0,0)] 11 [] [] [] [] []
INJECT_T 29243 [(0,1)] D [] [] [] [] []
MERGE 29244 [(0,1),(0,0)] D [] [29246] [] [] [((0,0),(0,1))]
DISCARD 29245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29246 [(0,0)] HALF_D_PLUS_2 [29244] [] [] [] []
IDLE 29247 [(0,0)] 171 [] [] [] [] []
INJECT_T 29248 [(1,0)] D [] [] [] [] []
MERGE 29249 [(1,0),(0,0)] D [] [29251] [] [] [((0,0),(1,0))]
DISCARD 29250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29251 [(0,0)] HALF_D_PLUS_2 [29249] [] [] [] []
IDLE 29252 [(0,0)] 106 [] [] [] [] []
INJECT_T 29253 [(0,1)] D [] [] [] [] []
MERGE 29254 [(0,1),(0,0)] D [] [29256] [] [] [((0,0),(0,1))]
DISCARD 29255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29256 [(0,0)] HALF_D_PLUS_2 [29254] [] [] [] []
IDLE 29257 [(0,0)] 185 [] [] [] [] []
INJECT_T 29258 [(1,0)] D [] [] [] [] []
MERGE 29259 [(1,0),(0,0)] D [] [29261] [] [] [((0,0),(1,0))]
DISCARD 29260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29261 [(0,0)] HALF_D_PLUS_2 [29259] [] [] [] []
IDLE 29262 [(0,0)] 27 [] [] [] [] []
INJECT_T 29263 [(0,1)] D [] [] [] [] []
MERGE 29264 [(0,1),(0,0)] D [] [29266] [] [] [((0,0),(0,1))]
DISCARD 29265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29266 [(0,0)] HALF_D_PLUS_2 [29264] [] [] [] []
IDLE 29267 [(0,0)] 163 [] [] [] [] []
INJECT_T 29268 [(1,0)] D [] [] [] [] []
MERGE 29269 [(1,0),(0,0)] D [] [29271] [] [] [((0,0),(1,0))]
DISCARD 29270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29271 [(0,0)] HALF_D_PLUS_2 [29269] [] [] [] []
IDLE 29272 [(0,0)] 193 [] [] [] [] []
INJECT_T 29273 [(0,1)] D [] [] [] [] []
MERGE 29274 [(0,1),(0,0)] D [] [29276] [] [] [((0,0),(0,1))]
DISCARD 29275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29276 [(0,0)] HALF_D_PLUS_2 [29274] [] [] [] []
IDLE 29277 [(0,0)] 154 [] [] [] [] []
INJECT_T 29278 [(1,0)] D [] [] [] [] []
MERGE 29279 [(1,0),(0,0)] D [] [29281] [] [] [((0,0),(1,0))]
DISCARD 29280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29281 [(0,0)] HALF_D_PLUS_2 [29279] [] [] [] []
IDLE 29282 [(0,0)] 140 [] [] [] [] []
INJECT_T 29283 [(0,1)] D [] [] [] [] []
MERGE 29284 [(0,1),(0,0)] D [] [29286] [] [] [((0,0),(0,1))]
DISCARD 29285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29286 [(0,0)] HALF_D_PLUS_2 [29284] [] [] [] []
IDLE 29287 [(0,0)] 131 [] [] [] [] []
INJECT_T 29288 [(1,0)] D [] [] [] [] []
MERGE 29289 [(1,0),(0,0)] D [] [29291] [] [] [((0,0),(1,0))]
DISCARD 29290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29291 [(0,0)] HALF_D_PLUS_2 [29289] [] [] [] []
IDLE 29292 [(0,0)] 71 [] [] [] [] []
INJECT_T 29293 [(0,1)] D [] [] [] [] []
MERGE 29294 [(0,1),(0,0)] D [] [29296] [] [] [((0,0),(0,1))]
DISCARD 29295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29296 [(0,0)] HALF_D_PLUS_2 [29294] [] [] [] []
IDLE 29297 [(0,0)] 135 [] [] [] [] []
INJECT_T 29298 [(1,0)] D [] [] [] [] []
MERGE 29299 [(1,0),(0,0)] D [] [29301] [] [] [((0,0),(1,0))]
DISCARD 29300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29301 [(0,0)] HALF_D_PLUS_2 [29299] [] [] [] []
IDLE 29302 [(0,0)] 193 [] [] [] [] []
INJECT_T 29303 [(0,1)] D [] [] [] [] []
MERGE 29304 [(0,1),(0,0)] D [] [29306] [] [] [((0,0),(0,1))]
DISCARD 29305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29306 [(0,0)] HALF_D_PLUS_2 [29304] [] [] [] []
IDLE 29307 [(0,0)] 133 [] [] [] [] []
INJECT_T 29308 [(1,0)] D [] [] [] [] []
MERGE 29309 [(1,0),(0,0)] D [] [29311] [] [] [((0,0),(1,0))]
DISCARD 29310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29311 [(0,0)] HALF_D_PLUS_2 [29309] [] [] [] []
IDLE 29312 [(0,0)] 20 [] [] [] [] []
INJECT_T 29313 [(0,1)] D [] [] [] [] []
MERGE 29314 [(0,1),(0,0)] D [] [29316] [] [] [((0,0),(0,1))]
DISCARD 29315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29316 [(0,0)] HALF_D_PLUS_2 [29314] [] [] [] []
IDLE 29317 [(0,0)] 78 [] [] [] [] []
INJECT_T 29318 [(1,0)] D [] [] [] [] []
MERGE 29319 [(1,0),(0,0)] D [] [29321] [] [] [((0,0),(1,0))]
DISCARD 29320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29321 [(0,0)] HALF_D_PLUS_2 [29319] [] [] [] []
IDLE 29322 [(0,0)] 90 [] [] [] [] []
INJECT_T 29323 [(0,1)] D [] [] [] [] []
MERGE 29324 [(0,1),(0,0)] D [] [29326] [] [] [((0,0),(0,1))]
DISCARD 29325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29326 [(0,0)] HALF_D_PLUS_2 [29324] [] [] [] []
IDLE 29327 [(0,0)] 166 [] [] [] [] []
INJECT_T 29328 [(1,0)] D [] [] [] [] []
MERGE 29329 [(1,0),(0,0)] D [] [29331] [] [] [((0,0),(1,0))]
DISCARD 29330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29331 [(0,0)] HALF_D_PLUS_2 [29329] [] [] [] []
IDLE 29332 [(0,0)] 62 [] [] [] [] []
INJECT_T 29333 [(0,1)] D [] [] [] [] []
MERGE 29334 [(0,1),(0,0)] D [] [29336] [] [] [((0,0),(0,1))]
DISCARD 29335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29336 [(0,0)] HALF_D_PLUS_2 [29334] [] [] [] []
IDLE 29337 [(0,0)] 70 [] [] [] [] []
INJECT_T 29338 [(1,0)] D [] [] [] [] []
MERGE 29339 [(1,0),(0,0)] D [] [29341] [] [] [((0,0),(1,0))]
DISCARD 29340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29341 [(0,0)] HALF_D_PLUS_2 [29339] [] [] [] []
IDLE 29342 [(0,0)] 199 [] [] [] [] []
INJECT_T 29343 [(0,1)] D [] [] [] [] []
MERGE 29344 [(0,1),(0,0)] D [] [29346] [] [] [((0,0),(0,1))]
DISCARD 29345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29346 [(0,0)] HALF_D_PLUS_2 [29344] [] [] [] []
IDLE 29347 [(0,0)] 64 [] [] [] [] []
INJECT_T 29348 [(1,0)] D [] [] [] [] []
MERGE 29349 [(1,0),(0,0)] D [] [29351] [] [] [((0,0),(1,0))]
DISCARD 29350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29351 [(0,0)] HALF_D_PLUS_2 [29349] [] [] [] []
IDLE 29352 [(0,0)] 17 [] [] [] [] []
INJECT_T 29353 [(0,1)] D [] [] [] [] []
MERGE 29354 [(0,1),(0,0)] D [] [29356] [] [] [((0,0),(0,1))]
DISCARD 29355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29356 [(0,0)] HALF_D_PLUS_2 [29354] [] [] [] []
IDLE 29357 [(0,0)] 54 [] [] [] [] []
INJECT_T 29358 [(1,0)] D [] [] [] [] []
MERGE 29359 [(1,0),(0,0)] D [] [29361] [] [] [((0,0),(1,0))]
DISCARD 29360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29361 [(0,0)] HALF_D_PLUS_2 [29359] [] [] [] []
IDLE 29362 [(0,0)] 106 [] [] [] [] []
INJECT_T 29363 [(0,1)] D [] [] [] [] []
MERGE 29364 [(0,1),(0,0)] D [] [29366] [] [] [((0,0),(0,1))]
DISCARD 29365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29366 [(0,0)] HALF_D_PLUS_2 [29364] [] [] [] []
IDLE 29367 [(0,0)] 194 [] [] [] [] []
INJECT_T 29368 [(1,0)] D [] [] [] [] []
MERGE 29369 [(1,0),(0,0)] D [] [29371] [] [] [((0,0),(1,0))]
DISCARD 29370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29371 [(0,0)] HALF_D_PLUS_2 [29369] [] [] [] []
IDLE 29372 [(0,0)] 44 [] [] [] [] []
INJECT_T 29373 [(0,1)] D [] [] [] [] []
MERGE 29374 [(0,1),(0,0)] D [] [29376] [] [] [((0,0),(0,1))]
DISCARD 29375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29376 [(0,0)] HALF_D_PLUS_2 [29374] [] [] [] []
IDLE 29377 [(0,0)] 56 [] [] [] [] []
INJECT_T 29378 [(1,0)] D [] [] [] [] []
MERGE 29379 [(1,0),(0,0)] D [] [29381] [] [] [((0,0),(1,0))]
DISCARD 29380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29381 [(0,0)] HALF_D_PLUS_2 [29379] [] [] [] []
IDLE 29382 [(0,0)] 139 [] [] [] [] []
INJECT_T 29383 [(0,1)] D [] [] [] [] []
MERGE 29384 [(0,1),(0,0)] D [] [29386] [] [] [((0,0),(0,1))]
DISCARD 29385 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29386 [(0,0)] HALF_D_PLUS_2 [29384] [] [] [] []
IDLE 29387 [(0,0)] 147 [] [] [] [] []
INJECT_T 29388 [(1,0)] D [] [] [] [] []
MERGE 29389 [(1,0),(0,0)] D [] [29391] [] [] [((0,0),(1,0))]
DISCARD 29390 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29391 [(0,0)] HALF_D_PLUS_2 [29389] [] [] [] []
IDLE 29392 [(0,0)] 94 [] [] [] [] []
INJECT_T 29393 [(0,1)] D [] [] [] [] []
MERGE 29394 [(0,1),(0,0)] D [] [29396] [] [] [((0,0),(0,1))]
DISCARD 29395 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29396 [(0,0)] HALF_D_PLUS_2 [29394] [] [] [] []
IDLE 29397 [(0,0)] 42 [] [] [] [] []
INJECT_T 29398 [(1,0)] D [] [] [] [] []
MERGE 29399 [(1,0),(0,0)] D [] [29401] [] [] [((0,0),(1,0))]
DISCARD 29400 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29401 [(0,0)] HALF_D_PLUS_2 [29399] [] [] [] []
IDLE 29402 [(0,0)] 171 [] [] [] [] []
INJECT_T 29403 [(0,1)] D [] [] [] [] []
MERGE 29404 [(0,1),(0,0)] D [] [29406] [] [] [((0,0),(0,1))]
DISCARD 29405 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29406 [(0,0)] HALF_D_PLUS_2 [29404] [] [] [] []
IDLE 29407 [(0,0)] 123 [] [] [] [] []
INJECT_T 29408 [(1,0)] D [] [] [] [] []
MERGE 29409 [(1,0),(0,0)] D [] [29411] [] [] [((0,0),(1,0))]
DISCARD 29410 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29411 [(0,0)] HALF_D_PLUS_2 [29409] [] [] [] []
IDLE 29412 [(0,0)] 143 [] [] [] [] []
INJECT_T 29413 [(0,1)] D [] [] [] [] []
MERGE 29414 [(0,1),(0,0)] D [] [29416] [] [] [((0,0),(0,1))]
DISCARD 29415 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29416 [(0,0)] HALF_D_PLUS_2 [29414] [] [] [] []
IDLE 29417 [(0,0)] 184 [] [] [] [] []
INJECT_T 29418 [(1,0)] D [] [] [] [] []
MERGE 29419 [(1,0),(0,0)] D [] [29421] [] [] [((0,0),(1,0))]
DISCARD 29420 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29421 [(0,0)] HALF_D_PLUS_2 [29419] [] [] [] []
IDLE 29422 [(0,0)] 153 [] [] [] [] []
INJECT_T 29423 [(0,1)] D [] [] [] [] []
MERGE 29424 [(0,1),(0,0)] D [] [29426] [] [] [((0,0),(0,1))]
DISCARD 29425 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29426 [(0,0)] HALF_D_PLUS_2 [29424] [] [] [] []
IDLE 29427 [(0,0)] 53 [] [] [] [] []
INJECT_T 29428 [(1,0)] D [] [] [] [] []
MERGE 29429 [(1,0),(0,0)] D [] [29431] [] [] [((0,0),(1,0))]
DISCARD 29430 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29431 [(0,0)] HALF_D_PLUS_2 [29429] [] [] [] []
IDLE 29432 [(0,0)] 63 [] [] [] [] []
INJECT_T 29433 [(0,1)] D [] [] [] [] []
MERGE 29434 [(0,1),(0,0)] D [] [29436] [] [] [((0,0),(0,1))]
DISCARD 29435 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29436 [(0,0)] HALF_D_PLUS_2 [29434] [] [] [] []
IDLE 29437 [(0,0)] 29 [] [] [] [] []
INJECT_T 29438 [(1,0)] D [] [] [] [] []
MERGE 29439 [(1,0),(0,0)] D [] [29441] [] [] [((0,0),(1,0))]
DISCARD 29440 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29441 [(0,0)] HALF_D_PLUS_2 [29439] [] [] [] []
IDLE 29442 [(0,0)] 31 [] [] [] [] []
INJECT_T 29443 [(0,1)] D [] [] [] [] []
MERGE 29444 [(0,1),(0,0)] D [] [29446] [] [] [((0,0),(0,1))]
DISCARD 29445 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29446 [(0,0)] HALF_D_PLUS_2 [29444] [] [] [] []
IDLE 29447 [(0,0)] 60 [] [] [] [] []
INJECT_T 29448 [(1,0)] D [] [] [] [] []
MERGE 29449 [(1,0),(0,0)] D [] [29451] [] [] [((0,0),(1,0))]
DISCARD 29450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29451 [(0,0)] HALF_D_PLUS_2 [29449] [] [] [] []
IDLE 29452 [(0,0)] 77 [] [] [] [] []
INJECT_T 29453 [(0,1)] D [] [] [] [] []
MERGE 29454 [(0,1),(0,0)] D [] [29456] [] [] [((0,0),(0,1))]
DISCARD 29455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29456 [(0,0)] HALF_D_PLUS_2 [29454] [] [] [] []
IDLE 29457 [(0,0)] 130 [] [] [] [] []
INJECT_T 29458 [(1,0)] D [] [] [] [] []
MERGE 29459 [(1,0),(0,0)] D [] [29461] [] [] [((0,0),(1,0))]
DISCARD 29460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29461 [(0,0)] HALF_D_PLUS_2 [29459] [] [] [] []
IDLE 29462 [(0,0)] 7 [] [] [] [] []
INJECT_T 29463 [(0,1)] D [] [] [] [] []
MERGE 29464 [(0,1),(0,0)] D [] [29466] [] [] [((0,0),(0,1))]
DISCARD 29465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29466 [(0,0)] HALF_D_PLUS_2 [29464] [] [] [] []
IDLE 29467 [(0,0)] 47 [] [] [] [] []
INJECT_T 29468 [(1,0)] D [] [] [] [] []
MERGE 29469 [(1,0),(0,0)] D [] [29471] [] [] [((0,0),(1,0))]
DISCARD 29470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29471 [(0,0)] HALF_D_PLUS_2 [29469] [] [] [] []
IDLE 29472 [(0,0)] 48 [] [] [] [] []
INJECT_T 29473 [(0,1)] D [] [] [] [] []
MERGE 29474 [(0,1),(0,0)] D [] [29476] [] [] [((0,0),(0,1))]
DISCARD 29475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29476 [(0,0)] HALF_D_PLUS_2 [29474] [] [] [] []
IDLE 29477 [(0,0)] 76 [] [] [] [] []
INJECT_T 29478 [(1,0)] D [] [] [] [] []
MERGE 29479 [(1,0),(0,0)] D [] [29481] [] [] [((0,0),(1,0))]
DISCARD 29480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29481 [(0,0)] HALF_D_PLUS_2 [29479] [] [] [] []
IDLE 29482 [(0,0)] 123 [] [] [] [] []
INJECT_T 29483 [(0,1)] D [] [] [] [] []
MERGE 29484 [(0,1),(0,0)] D [] [29486] [] [] [((0,0),(0,1))]
DISCARD 29485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29486 [(0,0)] HALF_D_PLUS_2 [29484] [] [] [] []
IDLE 29487 [(0,0)] 48 [] [] [] [] []
INJECT_T 29488 [(1,0)] D [] [] [] [] []
MERGE 29489 [(1,0),(0,0)] D [] [29491] [] [] [((0,0),(1,0))]
DISCARD 29490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29491 [(0,0)] HALF_D_PLUS_2 [29489] [] [] [] []
IDLE 29492 [(0,0)] 40 [] [] [] [] []
INJECT_T 29493 [(0,1)] D [] [] [] [] []
MERGE 29494 [(0,1),(0,0)] D [] [29496] [] [] [((0,0),(0,1))]
DISCARD 29495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29496 [(0,0)] HALF_D_PLUS_2 [29494] [] [] [] []
IDLE 29497 [(0,0)] 110 [] [] [] [] []
INJECT_T 29498 [(1,0)] D [] [] [] [] []
MERGE 29499 [(1,0),(0,0)] D [] [29501] [] [] [((0,0),(1,0))]
DISCARD 29500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29501 [(0,0)] HALF_D_PLUS_2 [29499] [] [] [] []
IDLE 29502 [(0,0)] 7 [] [] [] [] []
INJECT_T 29503 [(0,1)] D [] [] [] [] []
MERGE 29504 [(0,1),(0,0)] D [] [29506] [] [] [((0,0),(0,1))]
DISCARD 29505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29506 [(0,0)] HALF_D_PLUS_2 [29504] [] [] [] []
IDLE 29507 [(0,0)] 192 [] [] [] [] []
INJECT_T 29508 [(1,0)] D [] [] [] [] []
MERGE 29509 [(1,0),(0,0)] D [] [29511] [] [] [((0,0),(1,0))]
DISCARD 29510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29511 [(0,0)] HALF_D_PLUS_2 [29509] [] [] [] []
IDLE 29512 [(0,0)] 113 [] [] [] [] []
INJECT_T 29513 [(0,1)] D [] [] [] [] []
MERGE 29514 [(0,1),(0,0)] D [] [29516] [] [] [((0,0),(0,1))]
DISCARD 29515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29516 [(0,0)] HALF_D_PLUS_2 [29514] [] [] [] []
IDLE 29517 [(0,0)] 137 [] [] [] [] []
INJECT_T 29518 [(1,0)] D [] [] [] [] []
MERGE 29519 [(1,0),(0,0)] D [] [29521] [] [] [((0,0),(1,0))]
DISCARD 29520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29521 [(0,0)] HALF_D_PLUS_2 [29519] [] [] [] []
IDLE 29522 [(0,0)] 156 [] [] [] [] []
INJECT_T 29523 [(0,1)] D [] [] [] [] []
MERGE 29524 [(0,1),(0,0)] D [] [29526] [] [] [((0,0),(0,1))]
DISCARD 29525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29526 [(0,0)] HALF_D_PLUS_2 [29524] [] [] [] []
IDLE 29527 [(0,0)] 14 [] [] [] [] []
INJECT_T 29528 [(1,0)] D [] [] [] [] []
MERGE 29529 [(1,0),(0,0)] D [] [29531] [] [] [((0,0),(1,0))]
DISCARD 29530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29531 [(0,0)] HALF_D_PLUS_2 [29529] [] [] [] []
IDLE 29532 [(0,0)] 38 [] [] [] [] []
INJECT_T 29533 [(0,1)] D [] [] [] [] []
MERGE 29534 [(0,1),(0,0)] D [] [29536] [] [] [((0,0),(0,1))]
DISCARD 29535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29536 [(0,0)] HALF_D_PLUS_2 [29534] [] [] [] []
IDLE 29537 [(0,0)] 1 [] [] [] [] []
INJECT_T 29538 [(1,0)] D [] [] [] [] []
MERGE 29539 [(1,0),(0,0)] D [] [29541] [] [] [((0,0),(1,0))]
DISCARD 29540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29541 [(0,0)] HALF_D_PLUS_2 [29539] [] [] [] []
IDLE 29542 [(0,0)] 185 [] [] [] [] []
INJECT_T 29543 [(0,1)] D [] [] [] [] []
MERGE 29544 [(0,1),(0,0)] D [] [29546] [] [] [((0,0),(0,1))]
DISCARD 29545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29546 [(0,0)] HALF_D_PLUS_2 [29544] [] [] [] []
IDLE 29547 [(0,0)] 15 [] [] [] [] []
INJECT_T 29548 [(1,0)] D [] [] [] [] []
MERGE 29549 [(1,0),(0,0)] D [] [29551] [] [] [((0,0),(1,0))]
DISCARD 29550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29551 [(0,0)] HALF_D_PLUS_2 [29549] [] [] [] []
IDLE 29552 [(0,0)] 68 [] [] [] [] []
INJECT_T 29553 [(0,1)] D [] [] [] [] []
MERGE 29554 [(0,1),(0,0)] D [] [29556] [] [] [((0,0),(0,1))]
DISCARD 29555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29556 [(0,0)] HALF_D_PLUS_2 [29554] [] [] [] []
IDLE 29557 [(0,0)] 27 [] [] [] [] []
INJECT_T 29558 [(1,0)] D [] [] [] [] []
MERGE 29559 [(1,0),(0,0)] D [] [29561] [] [] [((0,0),(1,0))]
DISCARD 29560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29561 [(0,0)] HALF_D_PLUS_2 [29559] [] [] [] []
IDLE 29562 [(0,0)] 106 [] [] [] [] []
INJECT_T 29563 [(0,1)] D [] [] [] [] []
MERGE 29564 [(0,1),(0,0)] D [] [29566] [] [] [((0,0),(0,1))]
DISCARD 29565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29566 [(0,0)] HALF_D_PLUS_2 [29564] [] [] [] []
IDLE 29567 [(0,0)] 41 [] [] [] [] []
INJECT_T 29568 [(1,0)] D [] [] [] [] []
MERGE 29569 [(1,0),(0,0)] D [] [29571] [] [] [((0,0),(1,0))]
DISCARD 29570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29571 [(0,0)] HALF_D_PLUS_2 [29569] [] [] [] []
IDLE 29572 [(0,0)] 127 [] [] [] [] []
INJECT_T 29573 [(0,1)] D [] [] [] [] []
MERGE 29574 [(0,1),(0,0)] D [] [29576] [] [] [((0,0),(0,1))]
DISCARD 29575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29576 [(0,0)] HALF_D_PLUS_2 [29574] [] [] [] []
IDLE 29577 [(0,0)] 107 [] [] [] [] []
INJECT_T 29578 [(1,0)] D [] [] [] [] []
MERGE 29579 [(1,0),(0,0)] D [] [29581] [] [] [((0,0),(1,0))]
DISCARD 29580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29581 [(0,0)] HALF_D_PLUS_2 [29579] [] [] [] []
IDLE 29582 [(0,0)] 110 [] [] [] [] []
INJECT_T 29583 [(0,1)] D [] [] [] [] []
MERGE 29584 [(0,1),(0,0)] D [] [29586] [] [] [((0,0),(0,1))]
DISCARD 29585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29586 [(0,0)] HALF_D_PLUS_2 [29584] [] [] [] []
IDLE 29587 [(0,0)] 146 [] [] [] [] []
INJECT_T 29588 [(1,0)] D [] [] [] [] []
MERGE 29589 [(1,0),(0,0)] D [] [29591] [] [] [((0,0),(1,0))]
DISCARD 29590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29591 [(0,0)] HALF_D_PLUS_2 [29589] [] [] [] []
IDLE 29592 [(0,0)] 117 [] [] [] [] []
INJECT_T 29593 [(0,1)] D [] [] [] [] []
MERGE 29594 [(0,1),(0,0)] D [] [29596] [] [] [((0,0),(0,1))]
DISCARD 29595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29596 [(0,0)] HALF_D_PLUS_2 [29594] [] [] [] []
IDLE 29597 [(0,0)] 158 [] [] [] [] []
INJECT_T 29598 [(1,0)] D [] [] [] [] []
MERGE 29599 [(1,0),(0,0)] D [] [29601] [] [] [((0,0),(1,0))]
DISCARD 29600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29601 [(0,0)] HALF_D_PLUS_2 [29599] [] [] [] []
IDLE 29602 [(0,0)] 20 [] [] [] [] []
INJECT_T 29603 [(0,1)] D [] [] [] [] []
MERGE 29604 [(0,1),(0,0)] D [] [29606] [] [] [((0,0),(0,1))]
DISCARD 29605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29606 [(0,0)] HALF_D_PLUS_2 [29604] [] [] [] []
IDLE 29607 [(0,0)] 65 [] [] [] [] []
INJECT_T 29608 [(1,0)] D [] [] [] [] []
MERGE 29609 [(1,0),(0,0)] D [] [29611] [] [] [((0,0),(1,0))]
DISCARD 29610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29611 [(0,0)] HALF_D_PLUS_2 [29609] [] [] [] []
IDLE 29612 [(0,0)] 100 [] [] [] [] []
INJECT_T 29613 [(0,1)] D [] [] [] [] []
MERGE 29614 [(0,1),(0,0)] D [] [29616] [] [] [((0,0),(0,1))]
DISCARD 29615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29616 [(0,0)] HALF_D_PLUS_2 [29614] [] [] [] []
IDLE 29617 [(0,0)] 119 [] [] [] [] []
INJECT_T 29618 [(1,0)] D [] [] [] [] []
MERGE 29619 [(1,0),(0,0)] D [] [29621] [] [] [((0,0),(1,0))]
DISCARD 29620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29621 [(0,0)] HALF_D_PLUS_2 [29619] [] [] [] []
IDLE 29622 [(0,0)] 150 [] [] [] [] []
INJECT_T 29623 [(0,1)] D [] [] [] [] []
MERGE 29624 [(0,1),(0,0)] D [] [29626] [] [] [((0,0),(0,1))]
DISCARD 29625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29626 [(0,0)] HALF_D_PLUS_2 [29624] [] [] [] []
IDLE 29627 [(0,0)] 29 [] [] [] [] []
INJECT_T 29628 [(1,0)] D [] [] [] [] []
MERGE 29629 [(1,0),(0,0)] D [] [29631] [] [] [((0,0),(1,0))]
DISCARD 29630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29631 [(0,0)] HALF_D_PLUS_2 [29629] [] [] [] []
IDLE 29632 [(0,0)] 28 [] [] [] [] []
INJECT_T 29633 [(0,1)] D [] [] [] [] []
MERGE 29634 [(0,1),(0,0)] D [] [29636] [] [] [((0,0),(0,1))]
DISCARD 29635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29636 [(0,0)] HALF_D_PLUS_2 [29634] [] [] [] []
IDLE 29637 [(0,0)] 128 [] [] [] [] []
INJECT_T 29638 [(1,0)] D [] [] [] [] []
MERGE 29639 [(1,0),(0,0)] D [] [29641] [] [] [((0,0),(1,0))]
DISCARD 29640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29641 [(0,0)] HALF_D_PLUS_2 [29639] [] [] [] []
IDLE 29642 [(0,0)] 186 [] [] [] [] []
INJECT_T 29643 [(0,1)] D [] [] [] [] []
MERGE 29644 [(0,1),(0,0)] D [] [29646] [] [] [((0,0),(0,1))]
DISCARD 29645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29646 [(0,0)] HALF_D_PLUS_2 [29644] [] [] [] []
IDLE 29647 [(0,0)] 27 [] [] [] [] []
INJECT_T 29648 [(1,0)] D [] [] [] [] []
MERGE 29649 [(1,0),(0,0)] D [] [29651] [] [] [((0,0),(1,0))]
DISCARD 29650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29651 [(0,0)] HALF_D_PLUS_2 [29649] [] [] [] []
IDLE 29652 [(0,0)] 12 [] [] [] [] []
INJECT_T 29653 [(0,1)] D [] [] [] [] []
MERGE 29654 [(0,1),(0,0)] D [] [29656] [] [] [((0,0),(0,1))]
DISCARD 29655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29656 [(0,0)] HALF_D_PLUS_2 [29654] [] [] [] []
IDLE 29657 [(0,0)] 149 [] [] [] [] []
INJECT_T 29658 [(1,0)] D [] [] [] [] []
MERGE 29659 [(1,0),(0,0)] D [] [29661] [] [] [((0,0),(1,0))]
DISCARD 29660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29661 [(0,0)] HALF_D_PLUS_2 [29659] [] [] [] []
IDLE 29662 [(0,0)] 156 [] [] [] [] []
INJECT_T 29663 [(0,1)] D [] [] [] [] []
MERGE 29664 [(0,1),(0,0)] D [] [29666] [] [] [((0,0),(0,1))]
DISCARD 29665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29666 [(0,0)] HALF_D_PLUS_2 [29664] [] [] [] []
IDLE 29667 [(0,0)] 84 [] [] [] [] []
INJECT_T 29668 [(1,0)] D [] [] [] [] []
MERGE 29669 [(1,0),(0,0)] D [] [29671] [] [] [((0,0),(1,0))]
DISCARD 29670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29671 [(0,0)] HALF_D_PLUS_2 [29669] [] [] [] []
IDLE 29672 [(0,0)] 77 [] [] [] [] []
INJECT_T 29673 [(0,1)] D [] [] [] [] []
MERGE 29674 [(0,1),(0,0)] D [] [29676] [] [] [((0,0),(0,1))]
DISCARD 29675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29676 [(0,0)] HALF_D_PLUS_2 [29674] [] [] [] []
IDLE 29677 [(0,0)] 193 [] [] [] [] []
INJECT_T 29678 [(1,0)] D [] [] [] [] []
MERGE 29679 [(1,0),(0,0)] D [] [29681] [] [] [((0,0),(1,0))]
DISCARD 29680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29681 [(0,0)] HALF_D_PLUS_2 [29679] [] [] [] []
IDLE 29682 [(0,0)] 59 [] [] [] [] []
INJECT_T 29683 [(0,1)] D [] [] [] [] []
MERGE 29684 [(0,1),(0,0)] D [] [29686] [] [] [((0,0),(0,1))]
DISCARD 29685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29686 [(0,0)] HALF_D_PLUS_2 [29684] [] [] [] []
IDLE 29687 [(0,0)] 11 [] [] [] [] []
INJECT_T 29688 [(1,0)] D [] [] [] [] []
MERGE 29689 [(1,0),(0,0)] D [] [29691] [] [] [((0,0),(1,0))]
DISCARD 29690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29691 [(0,0)] HALF_D_PLUS_2 [29689] [] [] [] []
IDLE 29692 [(0,0)] 170 [] [] [] [] []
INJECT_T 29693 [(0,1)] D [] [] [] [] []
MERGE 29694 [(0,1),(0,0)] D [] [29696] [] [] [((0,0),(0,1))]
DISCARD 29695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29696 [(0,0)] HALF_D_PLUS_2 [29694] [] [] [] []
IDLE 29697 [(0,0)] 132 [] [] [] [] []
INJECT_T 29698 [(1,0)] D [] [] [] [] []
MERGE 29699 [(1,0),(0,0)] D [] [29701] [] [] [((0,0),(1,0))]
DISCARD 29700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29701 [(0,0)] HALF_D_PLUS_2 [29699] [] [] [] []
IDLE 29702 [(0,0)] 165 [] [] [] [] []
INJECT_T 29703 [(0,1)] D [] [] [] [] []
MERGE 29704 [(0,1),(0,0)] D [] [29706] [] [] [((0,0),(0,1))]
DISCARD 29705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29706 [(0,0)] HALF_D_PLUS_2 [29704] [] [] [] []
IDLE 29707 [(0,0)] 2 [] [] [] [] []
INJECT_T 29708 [(1,0)] D [] [] [] [] []
MERGE 29709 [(1,0),(0,0)] D [] [29711] [] [] [((0,0),(1,0))]
DISCARD 29710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29711 [(0,0)] HALF_D_PLUS_2 [29709] [] [] [] []
IDLE 29712 [(0,0)] 122 [] [] [] [] []
INJECT_T 29713 [(0,1)] D [] [] [] [] []
MERGE 29714 [(0,1),(0,0)] D [] [29716] [] [] [((0,0),(0,1))]
DISCARD 29715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29716 [(0,0)] HALF_D_PLUS_2 [29714] [] [] [] []
IDLE 29717 [(0,0)] 184 [] [] [] [] []
INJECT_T 29718 [(1,0)] D [] [] [] [] []
MERGE 29719 [(1,0),(0,0)] D [] [29721] [] [] [((0,0),(1,0))]
DISCARD 29720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29721 [(0,0)] HALF_D_PLUS_2 [29719] [] [] [] []
IDLE 29722 [(0,0)] 76 [] [] [] [] []
INJECT_T 29723 [(0,1)] D [] [] [] [] []
MERGE 29724 [(0,1),(0,0)] D [] [29726] [] [] [((0,0),(0,1))]
DISCARD 29725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29726 [(0,0)] HALF_D_PLUS_2 [29724] [] [] [] []
IDLE 29727 [(0,0)] 131 [] [] [] [] []
INJECT_T 29728 [(1,0)] D [] [] [] [] []
MERGE 29729 [(1,0),(0,0)] D [] [29731] [] [] [((0,0),(1,0))]
DISCARD 29730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29731 [(0,0)] HALF_D_PLUS_2 [29729] [] [] [] []
IDLE 29732 [(0,0)] 158 [] [] [] [] []
INJECT_T 29733 [(0,1)] D [] [] [] [] []
MERGE 29734 [(0,1),(0,0)] D [] [29736] [] [] [((0,0),(0,1))]
DISCARD 29735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29736 [(0,0)] HALF_D_PLUS_2 [29734] [] [] [] []
IDLE 29737 [(0,0)] 154 [] [] [] [] []
INJECT_T 29738 [(1,0)] D [] [] [] [] []
MERGE 29739 [(1,0),(0,0)] D [] [29741] [] [] [((0,0),(1,0))]
DISCARD 29740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29741 [(0,0)] HALF_D_PLUS_2 [29739] [] [] [] []
IDLE 29742 [(0,0)] 30 [] [] [] [] []
INJECT_T 29743 [(0,1)] D [] [] [] [] []
MERGE 29744 [(0,1),(0,0)] D [] [29746] [] [] [((0,0),(0,1))]
DISCARD 29745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29746 [(0,0)] HALF_D_PLUS_2 [29744] [] [] [] []
IDLE 29747 [(0,0)] 177 [] [] [] [] []
INJECT_T 29748 [(1,0)] D [] [] [] [] []
MERGE 29749 [(1,0),(0,0)] D [] [29751] [] [] [((0,0),(1,0))]
DISCARD 29750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29751 [(0,0)] HALF_D_PLUS_2 [29749] [] [] [] []
IDLE 29752 [(0,0)] 80 [] [] [] [] []
INJECT_T 29753 [(0,1)] D [] [] [] [] []
MERGE 29754 [(0,1),(0,0)] D [] [29756] [] [] [((0,0),(0,1))]
DISCARD 29755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29756 [(0,0)] HALF_D_PLUS_2 [29754] [] [] [] []
IDLE 29757 [(0,0)] 101 [] [] [] [] []
INJECT_T 29758 [(1,0)] D [] [] [] [] []
MERGE 29759 [(1,0),(0,0)] D [] [29761] [] [] [((0,0),(1,0))]
DISCARD 29760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29761 [(0,0)] HALF_D_PLUS_2 [29759] [] [] [] []
IDLE 29762 [(0,0)] 84 [] [] [] [] []
INJECT_T 29763 [(0,1)] D [] [] [] [] []
MERGE 29764 [(0,1),(0,0)] D [] [29766] [] [] [((0,0),(0,1))]
DISCARD 29765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29766 [(0,0)] HALF_D_PLUS_2 [29764] [] [] [] []
IDLE 29767 [(0,0)] 153 [] [] [] [] []
INJECT_T 29768 [(1,0)] D [] [] [] [] []
MERGE 29769 [(1,0),(0,0)] D [] [29771] [] [] [((0,0),(1,0))]
DISCARD 29770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29771 [(0,0)] HALF_D_PLUS_2 [29769] [] [] [] []
IDLE 29772 [(0,0)] 31 [] [] [] [] []
INJECT_T 29773 [(0,1)] D [] [] [] [] []
MERGE 29774 [(0,1),(0,0)] D [] [29776] [] [] [((0,0),(0,1))]
DISCARD 29775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29776 [(0,0)] HALF_D_PLUS_2 [29774] [] [] [] []
IDLE 29777 [(0,0)] 73 [] [] [] [] []
INJECT_T 29778 [(1,0)] D [] [] [] [] []
MERGE 29779 [(1,0),(0,0)] D [] [29781] [] [] [((0,0),(1,0))]
DISCARD 29780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29781 [(0,0)] HALF_D_PLUS_2 [29779] [] [] [] []
IDLE 29782 [(0,0)] 81 [] [] [] [] []
INJECT_T 29783 [(0,1)] D [] [] [] [] []
MERGE 29784 [(0,1),(0,0)] D [] [29786] [] [] [((0,0),(0,1))]
DISCARD 29785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29786 [(0,0)] HALF_D_PLUS_2 [29784] [] [] [] []
IDLE 29787 [(0,0)] 198 [] [] [] [] []
INJECT_T 29788 [(1,0)] D [] [] [] [] []
MERGE 29789 [(1,0),(0,0)] D [] [29791] [] [] [((0,0),(1,0))]
DISCARD 29790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29791 [(0,0)] HALF_D_PLUS_2 [29789] [] [] [] []
IDLE 29792 [(0,0)] 73 [] [] [] [] []
INJECT_T 29793 [(0,1)] D [] [] [] [] []
MERGE 29794 [(0,1),(0,0)] D [] [29796] [] [] [((0,0),(0,1))]
DISCARD 29795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29796 [(0,0)] HALF_D_PLUS_2 [29794] [] [] [] []
IDLE 29797 [(0,0)] 142 [] [] [] [] []
INJECT_T 29798 [(1,0)] D [] [] [] [] []
MERGE 29799 [(1,0),(0,0)] D [] [29801] [] [] [((0,0),(1,0))]
DISCARD 29800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29801 [(0,0)] HALF_D_PLUS_2 [29799] [] [] [] []
IDLE 29802 [(0,0)] 28 [] [] [] [] []
INJECT_T 29803 [(0,1)] D [] [] [] [] []
MERGE 29804 [(0,1),(0,0)] D [] [29806] [] [] [((0,0),(0,1))]
DISCARD 29805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29806 [(0,0)] HALF_D_PLUS_2 [29804] [] [] [] []
IDLE 29807 [(0,0)] 130 [] [] [] [] []
INJECT_T 29808 [(1,0)] D [] [] [] [] []
MERGE 29809 [(1,0),(0,0)] D [] [29811] [] [] [((0,0),(1,0))]
DISCARD 29810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29811 [(0,0)] HALF_D_PLUS_2 [29809] [] [] [] []
IDLE 29812 [(0,0)] 29 [] [] [] [] []
INJECT_T 29813 [(0,1)] D [] [] [] [] []
MERGE 29814 [(0,1),(0,0)] D [] [29816] [] [] [((0,0),(0,1))]
DISCARD 29815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29816 [(0,0)] HALF_D_PLUS_2 [29814] [] [] [] []
IDLE 29817 [(0,0)] 195 [] [] [] [] []
INJECT_T 29818 [(1,0)] D [] [] [] [] []
MERGE 29819 [(1,0),(0,0)] D [] [29821] [] [] [((0,0),(1,0))]
DISCARD 29820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29821 [(0,0)] HALF_D_PLUS_2 [29819] [] [] [] []
IDLE 29822 [(0,0)] 194 [] [] [] [] []
INJECT_T 29823 [(0,1)] D [] [] [] [] []
MERGE 29824 [(0,1),(0,0)] D [] [29826] [] [] [((0,0),(0,1))]
DISCARD 29825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29826 [(0,0)] HALF_D_PLUS_2 [29824] [] [] [] []
IDLE 29827 [(0,0)] 97 [] [] [] [] []
INJECT_T 29828 [(1,0)] D [] [] [] [] []
MERGE 29829 [(1,0),(0,0)] D [] [29831] [] [] [((0,0),(1,0))]
DISCARD 29830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29831 [(0,0)] HALF_D_PLUS_2 [29829] [] [] [] []
IDLE 29832 [(0,0)] 13 [] [] [] [] []
INJECT_T 29833 [(0,1)] D [] [] [] [] []
MERGE 29834 [(0,1),(0,0)] D [] [29836] [] [] [((0,0),(0,1))]
DISCARD 29835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29836 [(0,0)] HALF_D_PLUS_2 [29834] [] [] [] []
IDLE 29837 [(0,0)] 51 [] [] [] [] []
INJECT_T 29838 [(1,0)] D [] [] [] [] []
MERGE 29839 [(1,0),(0,0)] D [] [29841] [] [] [((0,0),(1,0))]
DISCARD 29840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29841 [(0,0)] HALF_D_PLUS_2 [29839] [] [] [] []
IDLE 29842 [(0,0)] 24 [] [] [] [] []
INJECT_T 29843 [(0,1)] D [] [] [] [] []
MERGE 29844 [(0,1),(0,0)] D [] [29846] [] [] [((0,0),(0,1))]
DISCARD 29845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29846 [(0,0)] HALF_D_PLUS_2 [29844] [] [] [] []
IDLE 29847 [(0,0)] 172 [] [] [] [] []
INJECT_T 29848 [(1,0)] D [] [] [] [] []
MERGE 29849 [(1,0),(0,0)] D [] [29851] [] [] [((0,0),(1,0))]
DISCARD 29850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29851 [(0,0)] HALF_D_PLUS_2 [29849] [] [] [] []
IDLE 29852 [(0,0)] 194 [] [] [] [] []
INJECT_T 29853 [(0,1)] D [] [] [] [] []
MERGE 29854 [(0,1),(0,0)] D [] [29856] [] [] [((0,0),(0,1))]
DISCARD 29855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29856 [(0,0)] HALF_D_PLUS_2 [29854] [] [] [] []
IDLE 29857 [(0,0)] 50 [] [] [] [] []
INJECT_T 29858 [(1,0)] D [] [] [] [] []
MERGE 29859 [(1,0),(0,0)] D [] [29861] [] [] [((0,0),(1,0))]
DISCARD 29860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29861 [(0,0)] HALF_D_PLUS_2 [29859] [] [] [] []
IDLE 29862 [(0,0)] 191 [] [] [] [] []
INJECT_T 29863 [(0,1)] D [] [] [] [] []
MERGE 29864 [(0,1),(0,0)] D [] [29866] [] [] [((0,0),(0,1))]
DISCARD 29865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29866 [(0,0)] HALF_D_PLUS_2 [29864] [] [] [] []
IDLE 29867 [(0,0)] 143 [] [] [] [] []
INJECT_T 29868 [(1,0)] D [] [] [] [] []
MERGE 29869 [(1,0),(0,0)] D [] [29871] [] [] [((0,0),(1,0))]
DISCARD 29870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29871 [(0,0)] HALF_D_PLUS_2 [29869] [] [] [] []
IDLE 29872 [(0,0)] 67 [] [] [] [] []
INJECT_T 29873 [(0,1)] D [] [] [] [] []
MERGE 29874 [(0,1),(0,0)] D [] [29876] [] [] [((0,0),(0,1))]
DISCARD 29875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29876 [(0,0)] HALF_D_PLUS_2 [29874] [] [] [] []
IDLE 29877 [(0,0)] 127 [] [] [] [] []
INJECT_T 29878 [(1,0)] D [] [] [] [] []
MERGE 29879 [(1,0),(0,0)] D [] [29881] [] [] [((0,0),(1,0))]
DISCARD 29880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29881 [(0,0)] HALF_D_PLUS_2 [29879] [] [] [] []
IDLE 29882 [(0,0)] 20 [] [] [] [] []
INJECT_T 29883 [(0,1)] D [] [] [] [] []
MERGE 29884 [(0,1),(0,0)] D [] [29886] [] [] [((0,0),(0,1))]
DISCARD 29885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29886 [(0,0)] HALF_D_PLUS_2 [29884] [] [] [] []
IDLE 29887 [(0,0)] 198 [] [] [] [] []
INJECT_T 29888 [(1,0)] D [] [] [] [] []
MERGE 29889 [(1,0),(0,0)] D [] [29891] [] [] [((0,0),(1,0))]
DISCARD 29890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29891 [(0,0)] HALF_D_PLUS_2 [29889] [] [] [] []
IDLE 29892 [(0,0)] 122 [] [] [] [] []
INJECT_T 29893 [(0,1)] D [] [] [] [] []
MERGE 29894 [(0,1),(0,0)] D [] [29896] [] [] [((0,0),(0,1))]
DISCARD 29895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29896 [(0,0)] HALF_D_PLUS_2 [29894] [] [] [] []
IDLE 29897 [(0,0)] 162 [] [] [] [] []
INJECT_T 29898 [(1,0)] D [] [] [] [] []
MERGE 29899 [(1,0),(0,0)] D [] [29901] [] [] [((0,0),(1,0))]
DISCARD 29900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29901 [(0,0)] HALF_D_PLUS_2 [29899] [] [] [] []
IDLE 29902 [(0,0)] 88 [] [] [] [] []
INJECT_T 29903 [(0,1)] D [] [] [] [] []
MERGE 29904 [(0,1),(0,0)] D [] [29906] [] [] [((0,0),(0,1))]
DISCARD 29905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29906 [(0,0)] HALF_D_PLUS_2 [29904] [] [] [] []
IDLE 29907 [(0,0)] 149 [] [] [] [] []
INJECT_T 29908 [(1,0)] D [] [] [] [] []
MERGE 29909 [(1,0),(0,0)] D [] [29911] [] [] [((0,0),(1,0))]
DISCARD 29910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29911 [(0,0)] HALF_D_PLUS_2 [29909] [] [] [] []
IDLE 29912 [(0,0)] 191 [] [] [] [] []
INJECT_T 29913 [(0,1)] D [] [] [] [] []
MERGE 29914 [(0,1),(0,0)] D [] [29916] [] [] [((0,0),(0,1))]
DISCARD 29915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29916 [(0,0)] HALF_D_PLUS_2 [29914] [] [] [] []
IDLE 29917 [(0,0)] 154 [] [] [] [] []
INJECT_T 29918 [(1,0)] D [] [] [] [] []
MERGE 29919 [(1,0),(0,0)] D [] [29921] [] [] [((0,0),(1,0))]
DISCARD 29920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29921 [(0,0)] HALF_D_PLUS_2 [29919] [] [] [] []
IDLE 29922 [(0,0)] 25 [] [] [] [] []
INJECT_T 29923 [(0,1)] D [] [] [] [] []
MERGE 29924 [(0,1),(0,0)] D [] [29926] [] [] [((0,0),(0,1))]
DISCARD 29925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29926 [(0,0)] HALF_D_PLUS_2 [29924] [] [] [] []
IDLE 29927 [(0,0)] 48 [] [] [] [] []
INJECT_T 29928 [(1,0)] D [] [] [] [] []
MERGE 29929 [(1,0),(0,0)] D [] [29931] [] [] [((0,0),(1,0))]
DISCARD 29930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29931 [(0,0)] HALF_D_PLUS_2 [29929] [] [] [] []
IDLE 29932 [(0,0)] 156 [] [] [] [] []
INJECT_T 29933 [(0,1)] D [] [] [] [] []
MERGE 29934 [(0,1),(0,0)] D [] [29936] [] [] [((0,0),(0,1))]
DISCARD 29935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29936 [(0,0)] HALF_D_PLUS_2 [29934] [] [] [] []
IDLE 29937 [(0,0)] 50 [] [] [] [] []
INJECT_T 29938 [(1,0)] D [] [] [] [] []
MERGE 29939 [(1,0),(0,0)] D [] [29941] [] [] [((0,0),(1,0))]
DISCARD 29940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29941 [(0,0)] HALF_D_PLUS_2 [29939] [] [] [] []
IDLE 29942 [(0,0)] 4 [] [] [] [] []
INJECT_T 29943 [(0,1)] D [] [] [] [] []
MERGE 29944 [(0,1),(0,0)] D [] [29946] [] [] [((0,0),(0,1))]
DISCARD 29945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29946 [(0,0)] HALF_D_PLUS_2 [29944] [] [] [] []
IDLE 29947 [(0,0)] 10 [] [] [] [] []
INJECT_T 29948 [(1,0)] D [] [] [] [] []
MERGE 29949 [(1,0),(0,0)] D [] [29951] [] [] [((0,0),(1,0))]
DISCARD 29950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29951 [(0,0)] HALF_D_PLUS_2 [29949] [] [] [] []
IDLE 29952 [(0,0)] 41 [] [] [] [] []
INJECT_T 29953 [(0,1)] D [] [] [] [] []
MERGE 29954 [(0,1),(0,0)] D [] [29956] [] [] [((0,0),(0,1))]
DISCARD 29955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29956 [(0,0)] HALF_D_PLUS_2 [29954] [] [] [] []
IDLE 29957 [(0,0)] 47 [] [] [] [] []
INJECT_T 29958 [(1,0)] D [] [] [] [] []
MERGE 29959 [(1,0),(0,0)] D [] [29961] [] [] [((0,0),(1,0))]
DISCARD 29960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29961 [(0,0)] HALF_D_PLUS_2 [29959] [] [] [] []
IDLE 29962 [(0,0)] 60 [] [] [] [] []
INJECT_T 29963 [(0,1)] D [] [] [] [] []
MERGE 29964 [(0,1),(0,0)] D [] [29966] [] [] [((0,0),(0,1))]
DISCARD 29965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29966 [(0,0)] HALF_D_PLUS_2 [29964] [] [] [] []
IDLE 29967 [(0,0)] 178 [] [] [] [] []
INJECT_T 29968 [(1,0)] D [] [] [] [] []
MERGE 29969 [(1,0),(0,0)] D [] [29971] [] [] [((0,0),(1,0))]
DISCARD 29970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29971 [(0,0)] HALF_D_PLUS_2 [29969] [] [] [] []
IDLE 29972 [(0,0)] 33 [] [] [] [] []
INJECT_T 29973 [(0,1)] D [] [] [] [] []
MERGE 29974 [(0,1),(0,0)] D [] [29976] [] [] [((0,0),(0,1))]
DISCARD 29975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29976 [(0,0)] HALF_D_PLUS_2 [29974] [] [] [] []
IDLE 29977 [(0,0)] 107 [] [] [] [] []
INJECT_T 29978 [(1,0)] D [] [] [] [] []
MERGE 29979 [(1,0),(0,0)] D [] [29981] [] [] [((0,0),(1,0))]
DISCARD 29980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29981 [(0,0)] HALF_D_PLUS_2 [29979] [] [] [] []
IDLE 29982 [(0,0)] 159 [] [] [] [] []
INJECT_T 29983 [(0,1)] D [] [] [] [] []
MERGE 29984 [(0,1),(0,0)] D [] [29986] [] [] [((0,0),(0,1))]
DISCARD 29985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29986 [(0,0)] HALF_D_PLUS_2 [29984] [] [] [] []
IDLE 29987 [(0,0)] 194 [] [] [] [] []
INJECT_T 29988 [(1,0)] D [] [] [] [] []
MERGE 29989 [(1,0),(0,0)] D [] [29991] [] [] [((0,0),(1,0))]
DISCARD 29990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 29991 [(0,0)] HALF_D_PLUS_2 [29989] [] [] [] []
IDLE 29992 [(0,0)] 34 [] [] [] [] []
INJECT_T 29993 [(0,1)] D [] [] [] [] []
MERGE 29994 [(0,1),(0,0)] D [] [29996] [] [] [((0,0),(0,1))]
DISCARD 29995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 29996 [(0,0)] HALF_D_PLUS_2 [29994] [] [] [] []
IDLE 29997 [(0,0)] 165 [] [] [] [] []
INJECT_T 29998 [(1,0)] D [] [] [] [] []
MERGE 29999 [(1,0),(0,0)] D [] [30001] [] [] [((0,0),(1,0))]
DISCARD 30000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30001 [(0,0)] HALF_D_PLUS_2 [29999] [] [] [] []
IDLE 30002 [(0,0)] 92 [] [] [] [] []
INJECT_T 30003 [(0,1)] D [] [] [] [] []
MERGE 30004 [(0,1),(0,0)] D [] [30006] [] [] [((0,0),(0,1))]
DISCARD 30005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30006 [(0,0)] HALF_D_PLUS_2 [30004] [] [] [] []
IDLE 30007 [(0,0)] 9 [] [] [] [] []
INJECT_T 30008 [(1,0)] D [] [] [] [] []
MERGE 30009 [(1,0),(0,0)] D [] [30011] [] [] [((0,0),(1,0))]
DISCARD 30010 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30011 [(0,0)] HALF_D_PLUS_2 [30009] [] [] [] []
IDLE 30012 [(0,0)] 25 [] [] [] [] []
INJECT_T 30013 [(0,1)] D [] [] [] [] []
MERGE 30014 [(0,1),(0,0)] D [] [30016] [] [] [((0,0),(0,1))]
DISCARD 30015 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30016 [(0,0)] HALF_D_PLUS_2 [30014] [] [] [] []
IDLE 30017 [(0,0)] 1 [] [] [] [] []
INJECT_T 30018 [(1,0)] D [] [] [] [] []
MERGE 30019 [(1,0),(0,0)] D [] [30021] [] [] [((0,0),(1,0))]
DISCARD 30020 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30021 [(0,0)] HALF_D_PLUS_2 [30019] [] [] [] []
IDLE 30022 [(0,0)] 155 [] [] [] [] []
INJECT_T 30023 [(0,1)] D [] [] [] [] []
MERGE 30024 [(0,1),(0,0)] D [] [30026] [] [] [((0,0),(0,1))]
DISCARD 30025 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30026 [(0,0)] HALF_D_PLUS_2 [30024] [] [] [] []
IDLE 30027 [(0,0)] 88 [] [] [] [] []
INJECT_T 30028 [(1,0)] D [] [] [] [] []
MERGE 30029 [(1,0),(0,0)] D [] [30031] [] [] [((0,0),(1,0))]
DISCARD 30030 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30031 [(0,0)] HALF_D_PLUS_2 [30029] [] [] [] []
IDLE 30032 [(0,0)] 134 [] [] [] [] []
INJECT_T 30033 [(0,1)] D [] [] [] [] []
MERGE 30034 [(0,1),(0,0)] D [] [30036] [] [] [((0,0),(0,1))]
DISCARD 30035 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30036 [(0,0)] HALF_D_PLUS_2 [30034] [] [] [] []
IDLE 30037 [(0,0)] 18 [] [] [] [] []
INJECT_T 30038 [(1,0)] D [] [] [] [] []
MERGE 30039 [(1,0),(0,0)] D [] [30041] [] [] [((0,0),(1,0))]
DISCARD 30040 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30041 [(0,0)] HALF_D_PLUS_2 [30039] [] [] [] []
IDLE 30042 [(0,0)] 9 [] [] [] [] []
INJECT_T 30043 [(0,1)] D [] [] [] [] []
MERGE 30044 [(0,1),(0,0)] D [] [30046] [] [] [((0,0),(0,1))]
DISCARD 30045 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30046 [(0,0)] HALF_D_PLUS_2 [30044] [] [] [] []
IDLE 30047 [(0,0)] 189 [] [] [] [] []
INJECT_T 30048 [(1,0)] D [] [] [] [] []
MERGE 30049 [(1,0),(0,0)] D [] [30051] [] [] [((0,0),(1,0))]
DISCARD 30050 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30051 [(0,0)] HALF_D_PLUS_2 [30049] [] [] [] []
IDLE 30052 [(0,0)] 36 [] [] [] [] []
INJECT_T 30053 [(0,1)] D [] [] [] [] []
MERGE 30054 [(0,1),(0,0)] D [] [30056] [] [] [((0,0),(0,1))]
DISCARD 30055 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30056 [(0,0)] HALF_D_PLUS_2 [30054] [] [] [] []
IDLE 30057 [(0,0)] 7 [] [] [] [] []
INJECT_T 30058 [(1,0)] D [] [] [] [] []
MERGE 30059 [(1,0),(0,0)] D [] [30061] [] [] [((0,0),(1,0))]
DISCARD 30060 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30061 [(0,0)] HALF_D_PLUS_2 [30059] [] [] [] []
IDLE 30062 [(0,0)] 125 [] [] [] [] []
INJECT_T 30063 [(0,1)] D [] [] [] [] []
MERGE 30064 [(0,1),(0,0)] D [] [30066] [] [] [((0,0),(0,1))]
DISCARD 30065 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30066 [(0,0)] HALF_D_PLUS_2 [30064] [] [] [] []
IDLE 30067 [(0,0)] 50 [] [] [] [] []
INJECT_T 30068 [(1,0)] D [] [] [] [] []
MERGE 30069 [(1,0),(0,0)] D [] [30071] [] [] [((0,0),(1,0))]
DISCARD 30070 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30071 [(0,0)] HALF_D_PLUS_2 [30069] [] [] [] []
IDLE 30072 [(0,0)] 84 [] [] [] [] []
INJECT_T 30073 [(0,1)] D [] [] [] [] []
MERGE 30074 [(0,1),(0,0)] D [] [30076] [] [] [((0,0),(0,1))]
DISCARD 30075 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30076 [(0,0)] HALF_D_PLUS_2 [30074] [] [] [] []
IDLE 30077 [(0,0)] 10 [] [] [] [] []
INJECT_T 30078 [(1,0)] D [] [] [] [] []
MERGE 30079 [(1,0),(0,0)] D [] [30081] [] [] [((0,0),(1,0))]
DISCARD 30080 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30081 [(0,0)] HALF_D_PLUS_2 [30079] [] [] [] []
IDLE 30082 [(0,0)] 60 [] [] [] [] []
INJECT_T 30083 [(0,1)] D [] [] [] [] []
MERGE 30084 [(0,1),(0,0)] D [] [30086] [] [] [((0,0),(0,1))]
DISCARD 30085 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30086 [(0,0)] HALF_D_PLUS_2 [30084] [] [] [] []
IDLE 30087 [(0,0)] 118 [] [] [] [] []
INJECT_T 30088 [(1,0)] D [] [] [] [] []
MERGE 30089 [(1,0),(0,0)] D [] [30091] [] [] [((0,0),(1,0))]
DISCARD 30090 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30091 [(0,0)] HALF_D_PLUS_2 [30089] [] [] [] []
IDLE 30092 [(0,0)] 126 [] [] [] [] []
INJECT_T 30093 [(0,1)] D [] [] [] [] []
MERGE 30094 [(0,1),(0,0)] D [] [30096] [] [] [((0,0),(0,1))]
DISCARD 30095 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30096 [(0,0)] HALF_D_PLUS_2 [30094] [] [] [] []
IDLE 30097 [(0,0)] 7 [] [] [] [] []
INJECT_T 30098 [(1,0)] D [] [] [] [] []
MERGE 30099 [(1,0),(0,0)] D [] [30101] [] [] [((0,0),(1,0))]
DISCARD 30100 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30101 [(0,0)] HALF_D_PLUS_2 [30099] [] [] [] []
IDLE 30102 [(0,0)] 177 [] [] [] [] []
INJECT_T 30103 [(0,1)] D [] [] [] [] []
MERGE 30104 [(0,1),(0,0)] D [] [30106] [] [] [((0,0),(0,1))]
DISCARD 30105 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30106 [(0,0)] HALF_D_PLUS_2 [30104] [] [] [] []
IDLE 30107 [(0,0)] 155 [] [] [] [] []
INJECT_T 30108 [(1,0)] D [] [] [] [] []
MERGE 30109 [(1,0),(0,0)] D [] [30111] [] [] [((0,0),(1,0))]
DISCARD 30110 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30111 [(0,0)] HALF_D_PLUS_2 [30109] [] [] [] []
IDLE 30112 [(0,0)] 94 [] [] [] [] []
INJECT_T 30113 [(0,1)] D [] [] [] [] []
MERGE 30114 [(0,1),(0,0)] D [] [30116] [] [] [((0,0),(0,1))]
DISCARD 30115 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30116 [(0,0)] HALF_D_PLUS_2 [30114] [] [] [] []
IDLE 30117 [(0,0)] 37 [] [] [] [] []
INJECT_T 30118 [(1,0)] D [] [] [] [] []
MERGE 30119 [(1,0),(0,0)] D [] [30121] [] [] [((0,0),(1,0))]
DISCARD 30120 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30121 [(0,0)] HALF_D_PLUS_2 [30119] [] [] [] []
IDLE 30122 [(0,0)] 44 [] [] [] [] []
INJECT_T 30123 [(0,1)] D [] [] [] [] []
MERGE 30124 [(0,1),(0,0)] D [] [30126] [] [] [((0,0),(0,1))]
DISCARD 30125 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30126 [(0,0)] HALF_D_PLUS_2 [30124] [] [] [] []
IDLE 30127 [(0,0)] 69 [] [] [] [] []
INJECT_T 30128 [(1,0)] D [] [] [] [] []
MERGE 30129 [(1,0),(0,0)] D [] [30131] [] [] [((0,0),(1,0))]
DISCARD 30130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30131 [(0,0)] HALF_D_PLUS_2 [30129] [] [] [] []
IDLE 30132 [(0,0)] 107 [] [] [] [] []
INJECT_T 30133 [(0,1)] D [] [] [] [] []
MERGE 30134 [(0,1),(0,0)] D [] [30136] [] [] [((0,0),(0,1))]
DISCARD 30135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30136 [(0,0)] HALF_D_PLUS_2 [30134] [] [] [] []
IDLE 30137 [(0,0)] 14 [] [] [] [] []
INJECT_T 30138 [(1,0)] D [] [] [] [] []
MERGE 30139 [(1,0),(0,0)] D [] [30141] [] [] [((0,0),(1,0))]
DISCARD 30140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30141 [(0,0)] HALF_D_PLUS_2 [30139] [] [] [] []
IDLE 30142 [(0,0)] 119 [] [] [] [] []
INJECT_T 30143 [(0,1)] D [] [] [] [] []
MERGE 30144 [(0,1),(0,0)] D [] [30146] [] [] [((0,0),(0,1))]
DISCARD 30145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30146 [(0,0)] HALF_D_PLUS_2 [30144] [] [] [] []
IDLE 30147 [(0,0)] 90 [] [] [] [] []
INJECT_T 30148 [(1,0)] D [] [] [] [] []
MERGE 30149 [(1,0),(0,0)] D [] [30151] [] [] [((0,0),(1,0))]
DISCARD 30150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30151 [(0,0)] HALF_D_PLUS_2 [30149] [] [] [] []
IDLE 30152 [(0,0)] 42 [] [] [] [] []
INJECT_T 30153 [(0,1)] D [] [] [] [] []
MERGE 30154 [(0,1),(0,0)] D [] [30156] [] [] [((0,0),(0,1))]
DISCARD 30155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30156 [(0,0)] HALF_D_PLUS_2 [30154] [] [] [] []
IDLE 30157 [(0,0)] 199 [] [] [] [] []
INJECT_T 30158 [(1,0)] D [] [] [] [] []
MERGE 30159 [(1,0),(0,0)] D [] [30161] [] [] [((0,0),(1,0))]
DISCARD 30160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30161 [(0,0)] HALF_D_PLUS_2 [30159] [] [] [] []
IDLE 30162 [(0,0)] 147 [] [] [] [] []
INJECT_T 30163 [(0,1)] D [] [] [] [] []
MERGE 30164 [(0,1),(0,0)] D [] [30166] [] [] [((0,0),(0,1))]
DISCARD 30165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30166 [(0,0)] HALF_D_PLUS_2 [30164] [] [] [] []
IDLE 30167 [(0,0)] 118 [] [] [] [] []
INJECT_T 30168 [(1,0)] D [] [] [] [] []
MERGE 30169 [(1,0),(0,0)] D [] [30171] [] [] [((0,0),(1,0))]
DISCARD 30170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30171 [(0,0)] HALF_D_PLUS_2 [30169] [] [] [] []
IDLE 30172 [(0,0)] 109 [] [] [] [] []
INJECT_T 30173 [(0,1)] D [] [] [] [] []
MERGE 30174 [(0,1),(0,0)] D [] [30176] [] [] [((0,0),(0,1))]
DISCARD 30175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30176 [(0,0)] HALF_D_PLUS_2 [30174] [] [] [] []
IDLE 30177 [(0,0)] 158 [] [] [] [] []
INJECT_T 30178 [(1,0)] D [] [] [] [] []
MERGE 30179 [(1,0),(0,0)] D [] [30181] [] [] [((0,0),(1,0))]
DISCARD 30180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30181 [(0,0)] HALF_D_PLUS_2 [30179] [] [] [] []
IDLE 30182 [(0,0)] 132 [] [] [] [] []
INJECT_T 30183 [(0,1)] D [] [] [] [] []
MERGE 30184 [(0,1),(0,0)] D [] [30186] [] [] [((0,0),(0,1))]
DISCARD 30185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30186 [(0,0)] HALF_D_PLUS_2 [30184] [] [] [] []
IDLE 30187 [(0,0)] 7 [] [] [] [] []
INJECT_T 30188 [(1,0)] D [] [] [] [] []
MERGE 30189 [(1,0),(0,0)] D [] [30191] [] [] [((0,0),(1,0))]
DISCARD 30190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30191 [(0,0)] HALF_D_PLUS_2 [30189] [] [] [] []
IDLE 30192 [(0,0)] 91 [] [] [] [] []
INJECT_T 30193 [(0,1)] D [] [] [] [] []
MERGE 30194 [(0,1),(0,0)] D [] [30196] [] [] [((0,0),(0,1))]
DISCARD 30195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30196 [(0,0)] HALF_D_PLUS_2 [30194] [] [] [] []
IDLE 30197 [(0,0)] 130 [] [] [] [] []
INJECT_T 30198 [(1,0)] D [] [] [] [] []
MERGE 30199 [(1,0),(0,0)] D [] [30201] [] [] [((0,0),(1,0))]
DISCARD 30200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30201 [(0,0)] HALF_D_PLUS_2 [30199] [] [] [] []
IDLE 30202 [(0,0)] 88 [] [] [] [] []
INJECT_T 30203 [(0,1)] D [] [] [] [] []
MERGE 30204 [(0,1),(0,0)] D [] [30206] [] [] [((0,0),(0,1))]
DISCARD 30205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30206 [(0,0)] HALF_D_PLUS_2 [30204] [] [] [] []
IDLE 30207 [(0,0)] 151 [] [] [] [] []
INJECT_T 30208 [(1,0)] D [] [] [] [] []
MERGE 30209 [(1,0),(0,0)] D [] [30211] [] [] [((0,0),(1,0))]
DISCARD 30210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30211 [(0,0)] HALF_D_PLUS_2 [30209] [] [] [] []
IDLE 30212 [(0,0)] 42 [] [] [] [] []
INJECT_T 30213 [(0,1)] D [] [] [] [] []
MERGE 30214 [(0,1),(0,0)] D [] [30216] [] [] [((0,0),(0,1))]
DISCARD 30215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30216 [(0,0)] HALF_D_PLUS_2 [30214] [] [] [] []
IDLE 30217 [(0,0)] 60 [] [] [] [] []
INJECT_T 30218 [(1,0)] D [] [] [] [] []
MERGE 30219 [(1,0),(0,0)] D [] [30221] [] [] [((0,0),(1,0))]
DISCARD 30220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30221 [(0,0)] HALF_D_PLUS_2 [30219] [] [] [] []
IDLE 30222 [(0,0)] 179 [] [] [] [] []
INJECT_T 30223 [(0,1)] D [] [] [] [] []
MERGE 30224 [(0,1),(0,0)] D [] [30226] [] [] [((0,0),(0,1))]
DISCARD 30225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30226 [(0,0)] HALF_D_PLUS_2 [30224] [] [] [] []
IDLE 30227 [(0,0)] 65 [] [] [] [] []
INJECT_T 30228 [(1,0)] D [] [] [] [] []
MERGE 30229 [(1,0),(0,0)] D [] [30231] [] [] [((0,0),(1,0))]
DISCARD 30230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30231 [(0,0)] HALF_D_PLUS_2 [30229] [] [] [] []
IDLE 30232 [(0,0)] 39 [] [] [] [] []
INJECT_T 30233 [(0,1)] D [] [] [] [] []
MERGE 30234 [(0,1),(0,0)] D [] [30236] [] [] [((0,0),(0,1))]
DISCARD 30235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30236 [(0,0)] HALF_D_PLUS_2 [30234] [] [] [] []
IDLE 30237 [(0,0)] 59 [] [] [] [] []
INJECT_T 30238 [(1,0)] D [] [] [] [] []
MERGE 30239 [(1,0),(0,0)] D [] [30241] [] [] [((0,0),(1,0))]
DISCARD 30240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30241 [(0,0)] HALF_D_PLUS_2 [30239] [] [] [] []
IDLE 30242 [(0,0)] 50 [] [] [] [] []
INJECT_T 30243 [(0,1)] D [] [] [] [] []
MERGE 30244 [(0,1),(0,0)] D [] [30246] [] [] [((0,0),(0,1))]
DISCARD 30245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30246 [(0,0)] HALF_D_PLUS_2 [30244] [] [] [] []
IDLE 30247 [(0,0)] 123 [] [] [] [] []
INJECT_T 30248 [(1,0)] D [] [] [] [] []
MERGE 30249 [(1,0),(0,0)] D [] [30251] [] [] [((0,0),(1,0))]
DISCARD 30250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30251 [(0,0)] HALF_D_PLUS_2 [30249] [] [] [] []
IDLE 30252 [(0,0)] 73 [] [] [] [] []
INJECT_T 30253 [(0,1)] D [] [] [] [] []
MERGE 30254 [(0,1),(0,0)] D [] [30256] [] [] [((0,0),(0,1))]
DISCARD 30255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30256 [(0,0)] HALF_D_PLUS_2 [30254] [] [] [] []
IDLE 30257 [(0,0)] 56 [] [] [] [] []
INJECT_T 30258 [(1,0)] D [] [] [] [] []
MERGE 30259 [(1,0),(0,0)] D [] [30261] [] [] [((0,0),(1,0))]
DISCARD 30260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30261 [(0,0)] HALF_D_PLUS_2 [30259] [] [] [] []
IDLE 30262 [(0,0)] 195 [] [] [] [] []
INJECT_T 30263 [(0,1)] D [] [] [] [] []
MERGE 30264 [(0,1),(0,0)] D [] [30266] [] [] [((0,0),(0,1))]
DISCARD 30265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30266 [(0,0)] HALF_D_PLUS_2 [30264] [] [] [] []
IDLE 30267 [(0,0)] 26 [] [] [] [] []
INJECT_T 30268 [(1,0)] D [] [] [] [] []
MERGE 30269 [(1,0),(0,0)] D [] [30271] [] [] [((0,0),(1,0))]
DISCARD 30270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30271 [(0,0)] HALF_D_PLUS_2 [30269] [] [] [] []
IDLE 30272 [(0,0)] 110 [] [] [] [] []
INJECT_T 30273 [(0,1)] D [] [] [] [] []
MERGE 30274 [(0,1),(0,0)] D [] [30276] [] [] [((0,0),(0,1))]
DISCARD 30275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30276 [(0,0)] HALF_D_PLUS_2 [30274] [] [] [] []
IDLE 30277 [(0,0)] 196 [] [] [] [] []
INJECT_T 30278 [(1,0)] D [] [] [] [] []
MERGE 30279 [(1,0),(0,0)] D [] [30281] [] [] [((0,0),(1,0))]
DISCARD 30280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30281 [(0,0)] HALF_D_PLUS_2 [30279] [] [] [] []
IDLE 30282 [(0,0)] 29 [] [] [] [] []
INJECT_T 30283 [(0,1)] D [] [] [] [] []
MERGE 30284 [(0,1),(0,0)] D [] [30286] [] [] [((0,0),(0,1))]
DISCARD 30285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30286 [(0,0)] HALF_D_PLUS_2 [30284] [] [] [] []
IDLE 30287 [(0,0)] 138 [] [] [] [] []
INJECT_T 30288 [(1,0)] D [] [] [] [] []
MERGE 30289 [(1,0),(0,0)] D [] [30291] [] [] [((0,0),(1,0))]
DISCARD 30290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30291 [(0,0)] HALF_D_PLUS_2 [30289] [] [] [] []
IDLE 30292 [(0,0)] 168 [] [] [] [] []
INJECT_T 30293 [(0,1)] D [] [] [] [] []
MERGE 30294 [(0,1),(0,0)] D [] [30296] [] [] [((0,0),(0,1))]
DISCARD 30295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30296 [(0,0)] HALF_D_PLUS_2 [30294] [] [] [] []
IDLE 30297 [(0,0)] 130 [] [] [] [] []
INJECT_T 30298 [(1,0)] D [] [] [] [] []
MERGE 30299 [(1,0),(0,0)] D [] [30301] [] [] [((0,0),(1,0))]
DISCARD 30300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30301 [(0,0)] HALF_D_PLUS_2 [30299] [] [] [] []
IDLE 30302 [(0,0)] 58 [] [] [] [] []
INJECT_T 30303 [(0,1)] D [] [] [] [] []
MERGE 30304 [(0,1),(0,0)] D [] [30306] [] [] [((0,0),(0,1))]
DISCARD 30305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30306 [(0,0)] HALF_D_PLUS_2 [30304] [] [] [] []
IDLE 30307 [(0,0)] 155 [] [] [] [] []
INJECT_T 30308 [(1,0)] D [] [] [] [] []
MERGE 30309 [(1,0),(0,0)] D [] [30311] [] [] [((0,0),(1,0))]
DISCARD 30310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30311 [(0,0)] HALF_D_PLUS_2 [30309] [] [] [] []
IDLE 30312 [(0,0)] 4 [] [] [] [] []
INJECT_T 30313 [(0,1)] D [] [] [] [] []
MERGE 30314 [(0,1),(0,0)] D [] [30316] [] [] [((0,0),(0,1))]
DISCARD 30315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30316 [(0,0)] HALF_D_PLUS_2 [30314] [] [] [] []
IDLE 30317 [(0,0)] 111 [] [] [] [] []
INJECT_T 30318 [(1,0)] D [] [] [] [] []
MERGE 30319 [(1,0),(0,0)] D [] [30321] [] [] [((0,0),(1,0))]
DISCARD 30320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30321 [(0,0)] HALF_D_PLUS_2 [30319] [] [] [] []
IDLE 30322 [(0,0)] 147 [] [] [] [] []
INJECT_T 30323 [(0,1)] D [] [] [] [] []
MERGE 30324 [(0,1),(0,0)] D [] [30326] [] [] [((0,0),(0,1))]
DISCARD 30325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30326 [(0,0)] HALF_D_PLUS_2 [30324] [] [] [] []
IDLE 30327 [(0,0)] 93 [] [] [] [] []
INJECT_T 30328 [(1,0)] D [] [] [] [] []
MERGE 30329 [(1,0),(0,0)] D [] [30331] [] [] [((0,0),(1,0))]
DISCARD 30330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30331 [(0,0)] HALF_D_PLUS_2 [30329] [] [] [] []
IDLE 30332 [(0,0)] 193 [] [] [] [] []
INJECT_T 30333 [(0,1)] D [] [] [] [] []
MERGE 30334 [(0,1),(0,0)] D [] [30336] [] [] [((0,0),(0,1))]
DISCARD 30335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30336 [(0,0)] HALF_D_PLUS_2 [30334] [] [] [] []
IDLE 30337 [(0,0)] 77 [] [] [] [] []
INJECT_T 30338 [(1,0)] D [] [] [] [] []
MERGE 30339 [(1,0),(0,0)] D [] [30341] [] [] [((0,0),(1,0))]
DISCARD 30340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30341 [(0,0)] HALF_D_PLUS_2 [30339] [] [] [] []
IDLE 30342 [(0,0)] 179 [] [] [] [] []
INJECT_T 30343 [(0,1)] D [] [] [] [] []
MERGE 30344 [(0,1),(0,0)] D [] [30346] [] [] [((0,0),(0,1))]
DISCARD 30345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30346 [(0,0)] HALF_D_PLUS_2 [30344] [] [] [] []
IDLE 30347 [(0,0)] 39 [] [] [] [] []
INJECT_T 30348 [(1,0)] D [] [] [] [] []
MERGE 30349 [(1,0),(0,0)] D [] [30351] [] [] [((0,0),(1,0))]
DISCARD 30350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30351 [(0,0)] HALF_D_PLUS_2 [30349] [] [] [] []
IDLE 30352 [(0,0)] 7 [] [] [] [] []
INJECT_T 30353 [(0,1)] D [] [] [] [] []
MERGE 30354 [(0,1),(0,0)] D [] [30356] [] [] [((0,0),(0,1))]
DISCARD 30355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30356 [(0,0)] HALF_D_PLUS_2 [30354] [] [] [] []
IDLE 30357 [(0,0)] 59 [] [] [] [] []
INJECT_T 30358 [(1,0)] D [] [] [] [] []
MERGE 30359 [(1,0),(0,0)] D [] [30361] [] [] [((0,0),(1,0))]
DISCARD 30360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30361 [(0,0)] HALF_D_PLUS_2 [30359] [] [] [] []
IDLE 30362 [(0,0)] 92 [] [] [] [] []
INJECT_T 30363 [(0,1)] D [] [] [] [] []
MERGE 30364 [(0,1),(0,0)] D [] [30366] [] [] [((0,0),(0,1))]
DISCARD 30365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30366 [(0,0)] HALF_D_PLUS_2 [30364] [] [] [] []
IDLE 30367 [(0,0)] 115 [] [] [] [] []
INJECT_T 30368 [(1,0)] D [] [] [] [] []
MERGE 30369 [(1,0),(0,0)] D [] [30371] [] [] [((0,0),(1,0))]
DISCARD 30370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30371 [(0,0)] HALF_D_PLUS_2 [30369] [] [] [] []
IDLE 30372 [(0,0)] 38 [] [] [] [] []
INJECT_T 30373 [(0,1)] D [] [] [] [] []
MERGE 30374 [(0,1),(0,0)] D [] [30376] [] [] [((0,0),(0,1))]
DISCARD 30375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30376 [(0,0)] HALF_D_PLUS_2 [30374] [] [] [] []
IDLE 30377 [(0,0)] 28 [] [] [] [] []
INJECT_T 30378 [(1,0)] D [] [] [] [] []
MERGE 30379 [(1,0),(0,0)] D [] [30381] [] [] [((0,0),(1,0))]
DISCARD 30380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30381 [(0,0)] HALF_D_PLUS_2 [30379] [] [] [] []
IDLE 30382 [(0,0)] 60 [] [] [] [] []
INJECT_T 30383 [(0,1)] D [] [] [] [] []
MERGE 30384 [(0,1),(0,0)] D [] [30386] [] [] [((0,0),(0,1))]
DISCARD 30385 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30386 [(0,0)] HALF_D_PLUS_2 [30384] [] [] [] []
IDLE 30387 [(0,0)] 112 [] [] [] [] []
INJECT_T 30388 [(1,0)] D [] [] [] [] []
MERGE 30389 [(1,0),(0,0)] D [] [30391] [] [] [((0,0),(1,0))]
DISCARD 30390 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30391 [(0,0)] HALF_D_PLUS_2 [30389] [] [] [] []
IDLE 30392 [(0,0)] 37 [] [] [] [] []
INJECT_T 30393 [(0,1)] D [] [] [] [] []
MERGE 30394 [(0,1),(0,0)] D [] [30396] [] [] [((0,0),(0,1))]
DISCARD 30395 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30396 [(0,0)] HALF_D_PLUS_2 [30394] [] [] [] []
IDLE 30397 [(0,0)] 134 [] [] [] [] []
INJECT_T 30398 [(1,0)] D [] [] [] [] []
MERGE 30399 [(1,0),(0,0)] D [] [30401] [] [] [((0,0),(1,0))]
DISCARD 30400 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30401 [(0,0)] HALF_D_PLUS_2 [30399] [] [] [] []
IDLE 30402 [(0,0)] 157 [] [] [] [] []
INJECT_T 30403 [(0,1)] D [] [] [] [] []
MERGE 30404 [(0,1),(0,0)] D [] [30406] [] [] [((0,0),(0,1))]
DISCARD 30405 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30406 [(0,0)] HALF_D_PLUS_2 [30404] [] [] [] []
IDLE 30407 [(0,0)] 70 [] [] [] [] []
INJECT_T 30408 [(1,0)] D [] [] [] [] []
MERGE 30409 [(1,0),(0,0)] D [] [30411] [] [] [((0,0),(1,0))]
DISCARD 30410 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30411 [(0,0)] HALF_D_PLUS_2 [30409] [] [] [] []
IDLE 30412 [(0,0)] 56 [] [] [] [] []
INJECT_T 30413 [(0,1)] D [] [] [] [] []
MERGE 30414 [(0,1),(0,0)] D [] [30416] [] [] [((0,0),(0,1))]
DISCARD 30415 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30416 [(0,0)] HALF_D_PLUS_2 [30414] [] [] [] []
IDLE 30417 [(0,0)] 88 [] [] [] [] []
INJECT_T 30418 [(1,0)] D [] [] [] [] []
MERGE 30419 [(1,0),(0,0)] D [] [30421] [] [] [((0,0),(1,0))]
DISCARD 30420 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30421 [(0,0)] HALF_D_PLUS_2 [30419] [] [] [] []
IDLE 30422 [(0,0)] 194 [] [] [] [] []
INJECT_T 30423 [(0,1)] D [] [] [] [] []
MERGE 30424 [(0,1),(0,0)] D [] [30426] [] [] [((0,0),(0,1))]
DISCARD 30425 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30426 [(0,0)] HALF_D_PLUS_2 [30424] [] [] [] []
IDLE 30427 [(0,0)] 86 [] [] [] [] []
INJECT_T 30428 [(1,0)] D [] [] [] [] []
MERGE 30429 [(1,0),(0,0)] D [] [30431] [] [] [((0,0),(1,0))]
DISCARD 30430 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30431 [(0,0)] HALF_D_PLUS_2 [30429] [] [] [] []
IDLE 30432 [(0,0)] 105 [] [] [] [] []
INJECT_T 30433 [(0,1)] D [] [] [] [] []
MERGE 30434 [(0,1),(0,0)] D [] [30436] [] [] [((0,0),(0,1))]
DISCARD 30435 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30436 [(0,0)] HALF_D_PLUS_2 [30434] [] [] [] []
IDLE 30437 [(0,0)] 23 [] [] [] [] []
INJECT_T 30438 [(1,0)] D [] [] [] [] []
MERGE 30439 [(1,0),(0,0)] D [] [30441] [] [] [((0,0),(1,0))]
DISCARD 30440 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30441 [(0,0)] HALF_D_PLUS_2 [30439] [] [] [] []
IDLE 30442 [(0,0)] 114 [] [] [] [] []
INJECT_T 30443 [(0,1)] D [] [] [] [] []
MERGE 30444 [(0,1),(0,0)] D [] [30446] [] [] [((0,0),(0,1))]
DISCARD 30445 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30446 [(0,0)] HALF_D_PLUS_2 [30444] [] [] [] []
IDLE 30447 [(0,0)] 38 [] [] [] [] []
INJECT_T 30448 [(1,0)] D [] [] [] [] []
MERGE 30449 [(1,0),(0,0)] D [] [30451] [] [] [((0,0),(1,0))]
DISCARD 30450 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30451 [(0,0)] HALF_D_PLUS_2 [30449] [] [] [] []
IDLE 30452 [(0,0)] 158 [] [] [] [] []
INJECT_T 30453 [(0,1)] D [] [] [] [] []
MERGE 30454 [(0,1),(0,0)] D [] [30456] [] [] [((0,0),(0,1))]
DISCARD 30455 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30456 [(0,0)] HALF_D_PLUS_2 [30454] [] [] [] []
IDLE 30457 [(0,0)] 63 [] [] [] [] []
INJECT_T 30458 [(1,0)] D [] [] [] [] []
MERGE 30459 [(1,0),(0,0)] D [] [30461] [] [] [((0,0),(1,0))]
DISCARD 30460 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30461 [(0,0)] HALF_D_PLUS_2 [30459] [] [] [] []
IDLE 30462 [(0,0)] 136 [] [] [] [] []
INJECT_T 30463 [(0,1)] D [] [] [] [] []
MERGE 30464 [(0,1),(0,0)] D [] [30466] [] [] [((0,0),(0,1))]
DISCARD 30465 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30466 [(0,0)] HALF_D_PLUS_2 [30464] [] [] [] []
IDLE 30467 [(0,0)] 91 [] [] [] [] []
INJECT_T 30468 [(1,0)] D [] [] [] [] []
MERGE 30469 [(1,0),(0,0)] D [] [30471] [] [] [((0,0),(1,0))]
DISCARD 30470 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30471 [(0,0)] HALF_D_PLUS_2 [30469] [] [] [] []
IDLE 30472 [(0,0)] 173 [] [] [] [] []
INJECT_T 30473 [(0,1)] D [] [] [] [] []
MERGE 30474 [(0,1),(0,0)] D [] [30476] [] [] [((0,0),(0,1))]
DISCARD 30475 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30476 [(0,0)] HALF_D_PLUS_2 [30474] [] [] [] []
IDLE 30477 [(0,0)] 153 [] [] [] [] []
INJECT_T 30478 [(1,0)] D [] [] [] [] []
MERGE 30479 [(1,0),(0,0)] D [] [30481] [] [] [((0,0),(1,0))]
DISCARD 30480 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30481 [(0,0)] HALF_D_PLUS_2 [30479] [] [] [] []
IDLE 30482 [(0,0)] 25 [] [] [] [] []
INJECT_T 30483 [(0,1)] D [] [] [] [] []
MERGE 30484 [(0,1),(0,0)] D [] [30486] [] [] [((0,0),(0,1))]
DISCARD 30485 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30486 [(0,0)] HALF_D_PLUS_2 [30484] [] [] [] []
IDLE 30487 [(0,0)] 51 [] [] [] [] []
INJECT_T 30488 [(1,0)] D [] [] [] [] []
MERGE 30489 [(1,0),(0,0)] D [] [30491] [] [] [((0,0),(1,0))]
DISCARD 30490 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30491 [(0,0)] HALF_D_PLUS_2 [30489] [] [] [] []
IDLE 30492 [(0,0)] 99 [] [] [] [] []
INJECT_T 30493 [(0,1)] D [] [] [] [] []
MERGE 30494 [(0,1),(0,0)] D [] [30496] [] [] [((0,0),(0,1))]
DISCARD 30495 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30496 [(0,0)] HALF_D_PLUS_2 [30494] [] [] [] []
IDLE 30497 [(0,0)] 143 [] [] [] [] []
INJECT_T 30498 [(1,0)] D [] [] [] [] []
MERGE 30499 [(1,0),(0,0)] D [] [30501] [] [] [((0,0),(1,0))]
DISCARD 30500 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30501 [(0,0)] HALF_D_PLUS_2 [30499] [] [] [] []
IDLE 30502 [(0,0)] 110 [] [] [] [] []
INJECT_T 30503 [(0,1)] D [] [] [] [] []
MERGE 30504 [(0,1),(0,0)] D [] [30506] [] [] [((0,0),(0,1))]
DISCARD 30505 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30506 [(0,0)] HALF_D_PLUS_2 [30504] [] [] [] []
IDLE 30507 [(0,0)] 132 [] [] [] [] []
INJECT_T 30508 [(1,0)] D [] [] [] [] []
MERGE 30509 [(1,0),(0,0)] D [] [30511] [] [] [((0,0),(1,0))]
DISCARD 30510 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30511 [(0,0)] HALF_D_PLUS_2 [30509] [] [] [] []
IDLE 30512 [(0,0)] 21 [] [] [] [] []
INJECT_T 30513 [(0,1)] D [] [] [] [] []
MERGE 30514 [(0,1),(0,0)] D [] [30516] [] [] [((0,0),(0,1))]
DISCARD 30515 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30516 [(0,0)] HALF_D_PLUS_2 [30514] [] [] [] []
IDLE 30517 [(0,0)] 130 [] [] [] [] []
INJECT_T 30518 [(1,0)] D [] [] [] [] []
MERGE 30519 [(1,0),(0,0)] D [] [30521] [] [] [((0,0),(1,0))]
DISCARD 30520 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30521 [(0,0)] HALF_D_PLUS_2 [30519] [] [] [] []
IDLE 30522 [(0,0)] 147 [] [] [] [] []
INJECT_T 30523 [(0,1)] D [] [] [] [] []
MERGE 30524 [(0,1),(0,0)] D [] [30526] [] [] [((0,0),(0,1))]
DISCARD 30525 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30526 [(0,0)] HALF_D_PLUS_2 [30524] [] [] [] []
IDLE 30527 [(0,0)] 96 [] [] [] [] []
INJECT_T 30528 [(1,0)] D [] [] [] [] []
MERGE 30529 [(1,0),(0,0)] D [] [30531] [] [] [((0,0),(1,0))]
DISCARD 30530 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30531 [(0,0)] HALF_D_PLUS_2 [30529] [] [] [] []
IDLE 30532 [(0,0)] 91 [] [] [] [] []
INJECT_T 30533 [(0,1)] D [] [] [] [] []
MERGE 30534 [(0,1),(0,0)] D [] [30536] [] [] [((0,0),(0,1))]
DISCARD 30535 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30536 [(0,0)] HALF_D_PLUS_2 [30534] [] [] [] []
IDLE 30537 [(0,0)] 101 [] [] [] [] []
INJECT_T 30538 [(1,0)] D [] [] [] [] []
MERGE 30539 [(1,0),(0,0)] D [] [30541] [] [] [((0,0),(1,0))]
DISCARD 30540 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30541 [(0,0)] HALF_D_PLUS_2 [30539] [] [] [] []
IDLE 30542 [(0,0)] 124 [] [] [] [] []
INJECT_T 30543 [(0,1)] D [] [] [] [] []
MERGE 30544 [(0,1),(0,0)] D [] [30546] [] [] [((0,0),(0,1))]
DISCARD 30545 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30546 [(0,0)] HALF_D_PLUS_2 [30544] [] [] [] []
IDLE 30547 [(0,0)] 159 [] [] [] [] []
INJECT_T 30548 [(1,0)] D [] [] [] [] []
MERGE 30549 [(1,0),(0,0)] D [] [30551] [] [] [((0,0),(1,0))]
DISCARD 30550 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30551 [(0,0)] HALF_D_PLUS_2 [30549] [] [] [] []
IDLE 30552 [(0,0)] 173 [] [] [] [] []
INJECT_T 30553 [(0,1)] D [] [] [] [] []
MERGE 30554 [(0,1),(0,0)] D [] [30556] [] [] [((0,0),(0,1))]
DISCARD 30555 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30556 [(0,0)] HALF_D_PLUS_2 [30554] [] [] [] []
IDLE 30557 [(0,0)] 32 [] [] [] [] []
INJECT_T 30558 [(1,0)] D [] [] [] [] []
MERGE 30559 [(1,0),(0,0)] D [] [30561] [] [] [((0,0),(1,0))]
DISCARD 30560 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30561 [(0,0)] HALF_D_PLUS_2 [30559] [] [] [] []
IDLE 30562 [(0,0)] 142 [] [] [] [] []
INJECT_T 30563 [(0,1)] D [] [] [] [] []
MERGE 30564 [(0,1),(0,0)] D [] [30566] [] [] [((0,0),(0,1))]
DISCARD 30565 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30566 [(0,0)] HALF_D_PLUS_2 [30564] [] [] [] []
IDLE 30567 [(0,0)] 153 [] [] [] [] []
INJECT_T 30568 [(1,0)] D [] [] [] [] []
MERGE 30569 [(1,0),(0,0)] D [] [30571] [] [] [((0,0),(1,0))]
DISCARD 30570 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30571 [(0,0)] HALF_D_PLUS_2 [30569] [] [] [] []
IDLE 30572 [(0,0)] 154 [] [] [] [] []
INJECT_T 30573 [(0,1)] D [] [] [] [] []
MERGE 30574 [(0,1),(0,0)] D [] [30576] [] [] [((0,0),(0,1))]
DISCARD 30575 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30576 [(0,0)] HALF_D_PLUS_2 [30574] [] [] [] []
IDLE 30577 [(0,0)] 74 [] [] [] [] []
INJECT_T 30578 [(1,0)] D [] [] [] [] []
MERGE 30579 [(1,0),(0,0)] D [] [30581] [] [] [((0,0),(1,0))]
DISCARD 30580 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30581 [(0,0)] HALF_D_PLUS_2 [30579] [] [] [] []
IDLE 30582 [(0,0)] 58 [] [] [] [] []
INJECT_T 30583 [(0,1)] D [] [] [] [] []
MERGE 30584 [(0,1),(0,0)] D [] [30586] [] [] [((0,0),(0,1))]
DISCARD 30585 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30586 [(0,0)] HALF_D_PLUS_2 [30584] [] [] [] []
IDLE 30587 [(0,0)] 19 [] [] [] [] []
INJECT_T 30588 [(1,0)] D [] [] [] [] []
MERGE 30589 [(1,0),(0,0)] D [] [30591] [] [] [((0,0),(1,0))]
DISCARD 30590 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30591 [(0,0)] HALF_D_PLUS_2 [30589] [] [] [] []
IDLE 30592 [(0,0)] 89 [] [] [] [] []
INJECT_T 30593 [(0,1)] D [] [] [] [] []
MERGE 30594 [(0,1),(0,0)] D [] [30596] [] [] [((0,0),(0,1))]
DISCARD 30595 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30596 [(0,0)] HALF_D_PLUS_2 [30594] [] [] [] []
IDLE 30597 [(0,0)] 40 [] [] [] [] []
INJECT_T 30598 [(1,0)] D [] [] [] [] []
MERGE 30599 [(1,0),(0,0)] D [] [30601] [] [] [((0,0),(1,0))]
DISCARD 30600 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30601 [(0,0)] HALF_D_PLUS_2 [30599] [] [] [] []
IDLE 30602 [(0,0)] 185 [] [] [] [] []
INJECT_T 30603 [(0,1)] D [] [] [] [] []
MERGE 30604 [(0,1),(0,0)] D [] [30606] [] [] [((0,0),(0,1))]
DISCARD 30605 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30606 [(0,0)] HALF_D_PLUS_2 [30604] [] [] [] []
IDLE 30607 [(0,0)] 145 [] [] [] [] []
INJECT_T 30608 [(1,0)] D [] [] [] [] []
MERGE 30609 [(1,0),(0,0)] D [] [30611] [] [] [((0,0),(1,0))]
DISCARD 30610 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30611 [(0,0)] HALF_D_PLUS_2 [30609] [] [] [] []
IDLE 30612 [(0,0)] 78 [] [] [] [] []
INJECT_T 30613 [(0,1)] D [] [] [] [] []
MERGE 30614 [(0,1),(0,0)] D [] [30616] [] [] [((0,0),(0,1))]
DISCARD 30615 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30616 [(0,0)] HALF_D_PLUS_2 [30614] [] [] [] []
IDLE 30617 [(0,0)] 63 [] [] [] [] []
INJECT_T 30618 [(1,0)] D [] [] [] [] []
MERGE 30619 [(1,0),(0,0)] D [] [30621] [] [] [((0,0),(1,0))]
DISCARD 30620 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30621 [(0,0)] HALF_D_PLUS_2 [30619] [] [] [] []
IDLE 30622 [(0,0)] 94 [] [] [] [] []
INJECT_T 30623 [(0,1)] D [] [] [] [] []
MERGE 30624 [(0,1),(0,0)] D [] [30626] [] [] [((0,0),(0,1))]
DISCARD 30625 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30626 [(0,0)] HALF_D_PLUS_2 [30624] [] [] [] []
IDLE 30627 [(0,0)] 86 [] [] [] [] []
INJECT_T 30628 [(1,0)] D [] [] [] [] []
MERGE 30629 [(1,0),(0,0)] D [] [30631] [] [] [((0,0),(1,0))]
DISCARD 30630 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30631 [(0,0)] HALF_D_PLUS_2 [30629] [] [] [] []
IDLE 30632 [(0,0)] 26 [] [] [] [] []
INJECT_T 30633 [(0,1)] D [] [] [] [] []
MERGE 30634 [(0,1),(0,0)] D [] [30636] [] [] [((0,0),(0,1))]
DISCARD 30635 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30636 [(0,0)] HALF_D_PLUS_2 [30634] [] [] [] []
IDLE 30637 [(0,0)] 92 [] [] [] [] []
INJECT_T 30638 [(1,0)] D [] [] [] [] []
MERGE 30639 [(1,0),(0,0)] D [] [30641] [] [] [((0,0),(1,0))]
DISCARD 30640 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30641 [(0,0)] HALF_D_PLUS_2 [30639] [] [] [] []
IDLE 30642 [(0,0)] 134 [] [] [] [] []
INJECT_T 30643 [(0,1)] D [] [] [] [] []
MERGE 30644 [(0,1),(0,0)] D [] [30646] [] [] [((0,0),(0,1))]
DISCARD 30645 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30646 [(0,0)] HALF_D_PLUS_2 [30644] [] [] [] []
IDLE 30647 [(0,0)] 72 [] [] [] [] []
INJECT_T 30648 [(1,0)] D [] [] [] [] []
MERGE 30649 [(1,0),(0,0)] D [] [30651] [] [] [((0,0),(1,0))]
DISCARD 30650 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30651 [(0,0)] HALF_D_PLUS_2 [30649] [] [] [] []
IDLE 30652 [(0,0)] 45 [] [] [] [] []
INJECT_T 30653 [(0,1)] D [] [] [] [] []
MERGE 30654 [(0,1),(0,0)] D [] [30656] [] [] [((0,0),(0,1))]
DISCARD 30655 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30656 [(0,0)] HALF_D_PLUS_2 [30654] [] [] [] []
IDLE 30657 [(0,0)] 94 [] [] [] [] []
INJECT_T 30658 [(1,0)] D [] [] [] [] []
MERGE 30659 [(1,0),(0,0)] D [] [30661] [] [] [((0,0),(1,0))]
DISCARD 30660 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30661 [(0,0)] HALF_D_PLUS_2 [30659] [] [] [] []
IDLE 30662 [(0,0)] 33 [] [] [] [] []
INJECT_T 30663 [(0,1)] D [] [] [] [] []
MERGE 30664 [(0,1),(0,0)] D [] [30666] [] [] [((0,0),(0,1))]
DISCARD 30665 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30666 [(0,0)] HALF_D_PLUS_2 [30664] [] [] [] []
IDLE 30667 [(0,0)] 45 [] [] [] [] []
INJECT_T 30668 [(1,0)] D [] [] [] [] []
MERGE 30669 [(1,0),(0,0)] D [] [30671] [] [] [((0,0),(1,0))]
DISCARD 30670 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30671 [(0,0)] HALF_D_PLUS_2 [30669] [] [] [] []
IDLE 30672 [(0,0)] 174 [] [] [] [] []
INJECT_T 30673 [(0,1)] D [] [] [] [] []
MERGE 30674 [(0,1),(0,0)] D [] [30676] [] [] [((0,0),(0,1))]
DISCARD 30675 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30676 [(0,0)] HALF_D_PLUS_2 [30674] [] [] [] []
IDLE 30677 [(0,0)] 162 [] [] [] [] []
INJECT_T 30678 [(1,0)] D [] [] [] [] []
MERGE 30679 [(1,0),(0,0)] D [] [30681] [] [] [((0,0),(1,0))]
DISCARD 30680 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30681 [(0,0)] HALF_D_PLUS_2 [30679] [] [] [] []
IDLE 30682 [(0,0)] 35 [] [] [] [] []
INJECT_T 30683 [(0,1)] D [] [] [] [] []
MERGE 30684 [(0,1),(0,0)] D [] [30686] [] [] [((0,0),(0,1))]
DISCARD 30685 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30686 [(0,0)] HALF_D_PLUS_2 [30684] [] [] [] []
IDLE 30687 [(0,0)] 42 [] [] [] [] []
INJECT_T 30688 [(1,0)] D [] [] [] [] []
MERGE 30689 [(1,0),(0,0)] D [] [30691] [] [] [((0,0),(1,0))]
DISCARD 30690 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30691 [(0,0)] HALF_D_PLUS_2 [30689] [] [] [] []
IDLE 30692 [(0,0)] 118 [] [] [] [] []
INJECT_T 30693 [(0,1)] D [] [] [] [] []
MERGE 30694 [(0,1),(0,0)] D [] [30696] [] [] [((0,0),(0,1))]
DISCARD 30695 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30696 [(0,0)] HALF_D_PLUS_2 [30694] [] [] [] []
IDLE 30697 [(0,0)] 154 [] [] [] [] []
INJECT_T 30698 [(1,0)] D [] [] [] [] []
MERGE 30699 [(1,0),(0,0)] D [] [30701] [] [] [((0,0),(1,0))]
DISCARD 30700 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30701 [(0,0)] HALF_D_PLUS_2 [30699] [] [] [] []
IDLE 30702 [(0,0)] 53 [] [] [] [] []
INJECT_T 30703 [(0,1)] D [] [] [] [] []
MERGE 30704 [(0,1),(0,0)] D [] [30706] [] [] [((0,0),(0,1))]
DISCARD 30705 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30706 [(0,0)] HALF_D_PLUS_2 [30704] [] [] [] []
IDLE 30707 [(0,0)] 181 [] [] [] [] []
INJECT_T 30708 [(1,0)] D [] [] [] [] []
MERGE 30709 [(1,0),(0,0)] D [] [30711] [] [] [((0,0),(1,0))]
DISCARD 30710 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30711 [(0,0)] HALF_D_PLUS_2 [30709] [] [] [] []
IDLE 30712 [(0,0)] 97 [] [] [] [] []
INJECT_T 30713 [(0,1)] D [] [] [] [] []
MERGE 30714 [(0,1),(0,0)] D [] [30716] [] [] [((0,0),(0,1))]
DISCARD 30715 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30716 [(0,0)] HALF_D_PLUS_2 [30714] [] [] [] []
IDLE 30717 [(0,0)] 13 [] [] [] [] []
INJECT_T 30718 [(1,0)] D [] [] [] [] []
MERGE 30719 [(1,0),(0,0)] D [] [30721] [] [] [((0,0),(1,0))]
DISCARD 30720 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30721 [(0,0)] HALF_D_PLUS_2 [30719] [] [] [] []
IDLE 30722 [(0,0)] 184 [] [] [] [] []
INJECT_T 30723 [(0,1)] D [] [] [] [] []
MERGE 30724 [(0,1),(0,0)] D [] [30726] [] [] [((0,0),(0,1))]
DISCARD 30725 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30726 [(0,0)] HALF_D_PLUS_2 [30724] [] [] [] []
IDLE 30727 [(0,0)] 199 [] [] [] [] []
INJECT_T 30728 [(1,0)] D [] [] [] [] []
MERGE 30729 [(1,0),(0,0)] D [] [30731] [] [] [((0,0),(1,0))]
DISCARD 30730 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30731 [(0,0)] HALF_D_PLUS_2 [30729] [] [] [] []
IDLE 30732 [(0,0)] 155 [] [] [] [] []
INJECT_T 30733 [(0,1)] D [] [] [] [] []
MERGE 30734 [(0,1),(0,0)] D [] [30736] [] [] [((0,0),(0,1))]
DISCARD 30735 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30736 [(0,0)] HALF_D_PLUS_2 [30734] [] [] [] []
IDLE 30737 [(0,0)] 164 [] [] [] [] []
INJECT_T 30738 [(1,0)] D [] [] [] [] []
MERGE 30739 [(1,0),(0,0)] D [] [30741] [] [] [((0,0),(1,0))]
DISCARD 30740 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30741 [(0,0)] HALF_D_PLUS_2 [30739] [] [] [] []
IDLE 30742 [(0,0)] 154 [] [] [] [] []
INJECT_T 30743 [(0,1)] D [] [] [] [] []
MERGE 30744 [(0,1),(0,0)] D [] [30746] [] [] [((0,0),(0,1))]
DISCARD 30745 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30746 [(0,0)] HALF_D_PLUS_2 [30744] [] [] [] []
IDLE 30747 [(0,0)] 62 [] [] [] [] []
INJECT_T 30748 [(1,0)] D [] [] [] [] []
MERGE 30749 [(1,0),(0,0)] D [] [30751] [] [] [((0,0),(1,0))]
DISCARD 30750 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30751 [(0,0)] HALF_D_PLUS_2 [30749] [] [] [] []
IDLE 30752 [(0,0)] 18 [] [] [] [] []
INJECT_T 30753 [(0,1)] D [] [] [] [] []
MERGE 30754 [(0,1),(0,0)] D [] [30756] [] [] [((0,0),(0,1))]
DISCARD 30755 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30756 [(0,0)] HALF_D_PLUS_2 [30754] [] [] [] []
IDLE 30757 [(0,0)] 139 [] [] [] [] []
INJECT_T 30758 [(1,0)] D [] [] [] [] []
MERGE 30759 [(1,0),(0,0)] D [] [30761] [] [] [((0,0),(1,0))]
DISCARD 30760 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30761 [(0,0)] HALF_D_PLUS_2 [30759] [] [] [] []
IDLE 30762 [(0,0)] 21 [] [] [] [] []
INJECT_T 30763 [(0,1)] D [] [] [] [] []
MERGE 30764 [(0,1),(0,0)] D [] [30766] [] [] [((0,0),(0,1))]
DISCARD 30765 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30766 [(0,0)] HALF_D_PLUS_2 [30764] [] [] [] []
IDLE 30767 [(0,0)] 118 [] [] [] [] []
INJECT_T 30768 [(1,0)] D [] [] [] [] []
MERGE 30769 [(1,0),(0,0)] D [] [30771] [] [] [((0,0),(1,0))]
DISCARD 30770 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30771 [(0,0)] HALF_D_PLUS_2 [30769] [] [] [] []
IDLE 30772 [(0,0)] 154 [] [] [] [] []
INJECT_T 30773 [(0,1)] D [] [] [] [] []
MERGE 30774 [(0,1),(0,0)] D [] [30776] [] [] [((0,0),(0,1))]
DISCARD 30775 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30776 [(0,0)] HALF_D_PLUS_2 [30774] [] [] [] []
IDLE 30777 [(0,0)] 64 [] [] [] [] []
INJECT_T 30778 [(1,0)] D [] [] [] [] []
MERGE 30779 [(1,0),(0,0)] D [] [30781] [] [] [((0,0),(1,0))]
DISCARD 30780 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30781 [(0,0)] HALF_D_PLUS_2 [30779] [] [] [] []
IDLE 30782 [(0,0)] 96 [] [] [] [] []
INJECT_T 30783 [(0,1)] D [] [] [] [] []
MERGE 30784 [(0,1),(0,0)] D [] [30786] [] [] [((0,0),(0,1))]
DISCARD 30785 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30786 [(0,0)] HALF_D_PLUS_2 [30784] [] [] [] []
IDLE 30787 [(0,0)] 93 [] [] [] [] []
INJECT_T 30788 [(1,0)] D [] [] [] [] []
MERGE 30789 [(1,0),(0,0)] D [] [30791] [] [] [((0,0),(1,0))]
DISCARD 30790 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30791 [(0,0)] HALF_D_PLUS_2 [30789] [] [] [] []
IDLE 30792 [(0,0)] 170 [] [] [] [] []
INJECT_T 30793 [(0,1)] D [] [] [] [] []
MERGE 30794 [(0,1),(0,0)] D [] [30796] [] [] [((0,0),(0,1))]
DISCARD 30795 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30796 [(0,0)] HALF_D_PLUS_2 [30794] [] [] [] []
IDLE 30797 [(0,0)] 67 [] [] [] [] []
INJECT_T 30798 [(1,0)] D [] [] [] [] []
MERGE 30799 [(1,0),(0,0)] D [] [30801] [] [] [((0,0),(1,0))]
DISCARD 30800 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30801 [(0,0)] HALF_D_PLUS_2 [30799] [] [] [] []
IDLE 30802 [(0,0)] 75 [] [] [] [] []
INJECT_T 30803 [(0,1)] D [] [] [] [] []
MERGE 30804 [(0,1),(0,0)] D [] [30806] [] [] [((0,0),(0,1))]
DISCARD 30805 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30806 [(0,0)] HALF_D_PLUS_2 [30804] [] [] [] []
IDLE 30807 [(0,0)] 118 [] [] [] [] []
INJECT_T 30808 [(1,0)] D [] [] [] [] []
MERGE 30809 [(1,0),(0,0)] D [] [30811] [] [] [((0,0),(1,0))]
DISCARD 30810 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30811 [(0,0)] HALF_D_PLUS_2 [30809] [] [] [] []
IDLE 30812 [(0,0)] 126 [] [] [] [] []
INJECT_T 30813 [(0,1)] D [] [] [] [] []
MERGE 30814 [(0,1),(0,0)] D [] [30816] [] [] [((0,0),(0,1))]
DISCARD 30815 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30816 [(0,0)] HALF_D_PLUS_2 [30814] [] [] [] []
IDLE 30817 [(0,0)] 70 [] [] [] [] []
INJECT_T 30818 [(1,0)] D [] [] [] [] []
MERGE 30819 [(1,0),(0,0)] D [] [30821] [] [] [((0,0),(1,0))]
DISCARD 30820 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30821 [(0,0)] HALF_D_PLUS_2 [30819] [] [] [] []
IDLE 30822 [(0,0)] 53 [] [] [] [] []
INJECT_T 30823 [(0,1)] D [] [] [] [] []
MERGE 30824 [(0,1),(0,0)] D [] [30826] [] [] [((0,0),(0,1))]
DISCARD 30825 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30826 [(0,0)] HALF_D_PLUS_2 [30824] [] [] [] []
IDLE 30827 [(0,0)] 91 [] [] [] [] []
INJECT_T 30828 [(1,0)] D [] [] [] [] []
MERGE 30829 [(1,0),(0,0)] D [] [30831] [] [] [((0,0),(1,0))]
DISCARD 30830 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30831 [(0,0)] HALF_D_PLUS_2 [30829] [] [] [] []
IDLE 30832 [(0,0)] 80 [] [] [] [] []
INJECT_T 30833 [(0,1)] D [] [] [] [] []
MERGE 30834 [(0,1),(0,0)] D [] [30836] [] [] [((0,0),(0,1))]
DISCARD 30835 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30836 [(0,0)] HALF_D_PLUS_2 [30834] [] [] [] []
IDLE 30837 [(0,0)] 23 [] [] [] [] []
INJECT_T 30838 [(1,0)] D [] [] [] [] []
MERGE 30839 [(1,0),(0,0)] D [] [30841] [] [] [((0,0),(1,0))]
DISCARD 30840 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30841 [(0,0)] HALF_D_PLUS_2 [30839] [] [] [] []
IDLE 30842 [(0,0)] 100 [] [] [] [] []
INJECT_T 30843 [(0,1)] D [] [] [] [] []
MERGE 30844 [(0,1),(0,0)] D [] [30846] [] [] [((0,0),(0,1))]
DISCARD 30845 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30846 [(0,0)] HALF_D_PLUS_2 [30844] [] [] [] []
IDLE 30847 [(0,0)] 100 [] [] [] [] []
INJECT_T 30848 [(1,0)] D [] [] [] [] []
MERGE 30849 [(1,0),(0,0)] D [] [30851] [] [] [((0,0),(1,0))]
DISCARD 30850 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30851 [(0,0)] HALF_D_PLUS_2 [30849] [] [] [] []
IDLE 30852 [(0,0)] 35 [] [] [] [] []
INJECT_T 30853 [(0,1)] D [] [] [] [] []
MERGE 30854 [(0,1),(0,0)] D [] [30856] [] [] [((0,0),(0,1))]
DISCARD 30855 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30856 [(0,0)] HALF_D_PLUS_2 [30854] [] [] [] []
IDLE 30857 [(0,0)] 84 [] [] [] [] []
INJECT_T 30858 [(1,0)] D [] [] [] [] []
MERGE 30859 [(1,0),(0,0)] D [] [30861] [] [] [((0,0),(1,0))]
DISCARD 30860 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30861 [(0,0)] HALF_D_PLUS_2 [30859] [] [] [] []
IDLE 30862 [(0,0)] 77 [] [] [] [] []
INJECT_T 30863 [(0,1)] D [] [] [] [] []
MERGE 30864 [(0,1),(0,0)] D [] [30866] [] [] [((0,0),(0,1))]
DISCARD 30865 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30866 [(0,0)] HALF_D_PLUS_2 [30864] [] [] [] []
IDLE 30867 [(0,0)] 4 [] [] [] [] []
INJECT_T 30868 [(1,0)] D [] [] [] [] []
MERGE 30869 [(1,0),(0,0)] D [] [30871] [] [] [((0,0),(1,0))]
DISCARD 30870 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30871 [(0,0)] HALF_D_PLUS_2 [30869] [] [] [] []
IDLE 30872 [(0,0)] 71 [] [] [] [] []
INJECT_T 30873 [(0,1)] D [] [] [] [] []
MERGE 30874 [(0,1),(0,0)] D [] [30876] [] [] [((0,0),(0,1))]
DISCARD 30875 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30876 [(0,0)] HALF_D_PLUS_2 [30874] [] [] [] []
IDLE 30877 [(0,0)] 3 [] [] [] [] []
INJECT_T 30878 [(1,0)] D [] [] [] [] []
MERGE 30879 [(1,0),(0,0)] D [] [30881] [] [] [((0,0),(1,0))]
DISCARD 30880 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30881 [(0,0)] HALF_D_PLUS_2 [30879] [] [] [] []
IDLE 30882 [(0,0)] 48 [] [] [] [] []
INJECT_T 30883 [(0,1)] D [] [] [] [] []
MERGE 30884 [(0,1),(0,0)] D [] [30886] [] [] [((0,0),(0,1))]
DISCARD 30885 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30886 [(0,0)] HALF_D_PLUS_2 [30884] [] [] [] []
IDLE 30887 [(0,0)] 51 [] [] [] [] []
INJECT_T 30888 [(1,0)] D [] [] [] [] []
MERGE 30889 [(1,0),(0,0)] D [] [30891] [] [] [((0,0),(1,0))]
DISCARD 30890 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30891 [(0,0)] HALF_D_PLUS_2 [30889] [] [] [] []
IDLE 30892 [(0,0)] 152 [] [] [] [] []
INJECT_T 30893 [(0,1)] D [] [] [] [] []
MERGE 30894 [(0,1),(0,0)] D [] [30896] [] [] [((0,0),(0,1))]
DISCARD 30895 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30896 [(0,0)] HALF_D_PLUS_2 [30894] [] [] [] []
IDLE 30897 [(0,0)] 62 [] [] [] [] []
INJECT_T 30898 [(1,0)] D [] [] [] [] []
MERGE 30899 [(1,0),(0,0)] D [] [30901] [] [] [((0,0),(1,0))]
DISCARD 30900 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30901 [(0,0)] HALF_D_PLUS_2 [30899] [] [] [] []
IDLE 30902 [(0,0)] 121 [] [] [] [] []
INJECT_T 30903 [(0,1)] D [] [] [] [] []
MERGE 30904 [(0,1),(0,0)] D [] [30906] [] [] [((0,0),(0,1))]
DISCARD 30905 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30906 [(0,0)] HALF_D_PLUS_2 [30904] [] [] [] []
IDLE 30907 [(0,0)] 133 [] [] [] [] []
INJECT_T 30908 [(1,0)] D [] [] [] [] []
MERGE 30909 [(1,0),(0,0)] D [] [30911] [] [] [((0,0),(1,0))]
DISCARD 30910 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30911 [(0,0)] HALF_D_PLUS_2 [30909] [] [] [] []
IDLE 30912 [(0,0)] 87 [] [] [] [] []
INJECT_T 30913 [(0,1)] D [] [] [] [] []
MERGE 30914 [(0,1),(0,0)] D [] [30916] [] [] [((0,0),(0,1))]
DISCARD 30915 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30916 [(0,0)] HALF_D_PLUS_2 [30914] [] [] [] []
IDLE 30917 [(0,0)] 163 [] [] [] [] []
INJECT_T 30918 [(1,0)] D [] [] [] [] []
MERGE 30919 [(1,0),(0,0)] D [] [30921] [] [] [((0,0),(1,0))]
DISCARD 30920 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30921 [(0,0)] HALF_D_PLUS_2 [30919] [] [] [] []
IDLE 30922 [(0,0)] 115 [] [] [] [] []
INJECT_T 30923 [(0,1)] D [] [] [] [] []
MERGE 30924 [(0,1),(0,0)] D [] [30926] [] [] [((0,0),(0,1))]
DISCARD 30925 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30926 [(0,0)] HALF_D_PLUS_2 [30924] [] [] [] []
IDLE 30927 [(0,0)] 81 [] [] [] [] []
INJECT_T 30928 [(1,0)] D [] [] [] [] []
MERGE 30929 [(1,0),(0,0)] D [] [30931] [] [] [((0,0),(1,0))]
DISCARD 30930 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30931 [(0,0)] HALF_D_PLUS_2 [30929] [] [] [] []
IDLE 30932 [(0,0)] 89 [] [] [] [] []
INJECT_T 30933 [(0,1)] D [] [] [] [] []
MERGE 30934 [(0,1),(0,0)] D [] [30936] [] [] [((0,0),(0,1))]
DISCARD 30935 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30936 [(0,0)] HALF_D_PLUS_2 [30934] [] [] [] []
IDLE 30937 [(0,0)] 18 [] [] [] [] []
INJECT_T 30938 [(1,0)] D [] [] [] [] []
MERGE 30939 [(1,0),(0,0)] D [] [30941] [] [] [((0,0),(1,0))]
DISCARD 30940 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30941 [(0,0)] HALF_D_PLUS_2 [30939] [] [] [] []
IDLE 30942 [(0,0)] 66 [] [] [] [] []
INJECT_T 30943 [(0,1)] D [] [] [] [] []
MERGE 30944 [(0,1),(0,0)] D [] [30946] [] [] [((0,0),(0,1))]
DISCARD 30945 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30946 [(0,0)] HALF_D_PLUS_2 [30944] [] [] [] []
IDLE 30947 [(0,0)] 59 [] [] [] [] []
INJECT_T 30948 [(1,0)] D [] [] [] [] []
MERGE 30949 [(1,0),(0,0)] D [] [30951] [] [] [((0,0),(1,0))]
DISCARD 30950 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30951 [(0,0)] HALF_D_PLUS_2 [30949] [] [] [] []
IDLE 30952 [(0,0)] 44 [] [] [] [] []
INJECT_T 30953 [(0,1)] D [] [] [] [] []
MERGE 30954 [(0,1),(0,0)] D [] [30956] [] [] [((0,0),(0,1))]
DISCARD 30955 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30956 [(0,0)] HALF_D_PLUS_2 [30954] [] [] [] []
IDLE 30957 [(0,0)] 29 [] [] [] [] []
INJECT_T 30958 [(1,0)] D [] [] [] [] []
MERGE 30959 [(1,0),(0,0)] D [] [30961] [] [] [((0,0),(1,0))]
DISCARD 30960 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30961 [(0,0)] HALF_D_PLUS_2 [30959] [] [] [] []
IDLE 30962 [(0,0)] 140 [] [] [] [] []
INJECT_T 30963 [(0,1)] D [] [] [] [] []
MERGE 30964 [(0,1),(0,0)] D [] [30966] [] [] [((0,0),(0,1))]
DISCARD 30965 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30966 [(0,0)] HALF_D_PLUS_2 [30964] [] [] [] []
IDLE 30967 [(0,0)] 199 [] [] [] [] []
INJECT_T 30968 [(1,0)] D [] [] [] [] []
MERGE 30969 [(1,0),(0,0)] D [] [30971] [] [] [((0,0),(1,0))]
DISCARD 30970 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30971 [(0,0)] HALF_D_PLUS_2 [30969] [] [] [] []
IDLE 30972 [(0,0)] 2 [] [] [] [] []
INJECT_T 30973 [(0,1)] D [] [] [] [] []
MERGE 30974 [(0,1),(0,0)] D [] [30976] [] [] [((0,0),(0,1))]
DISCARD 30975 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30976 [(0,0)] HALF_D_PLUS_2 [30974] [] [] [] []
IDLE 30977 [(0,0)] 5 [] [] [] [] []
INJECT_T 30978 [(1,0)] D [] [] [] [] []
MERGE 30979 [(1,0),(0,0)] D [] [30981] [] [] [((0,0),(1,0))]
DISCARD 30980 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30981 [(0,0)] HALF_D_PLUS_2 [30979] [] [] [] []
IDLE 30982 [(0,0)] 20 [] [] [] [] []
INJECT_T 30983 [(0,1)] D [] [] [] [] []
MERGE 30984 [(0,1),(0,0)] D [] [30986] [] [] [((0,0),(0,1))]
DISCARD 30985 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30986 [(0,0)] HALF_D_PLUS_2 [30984] [] [] [] []
IDLE 30987 [(0,0)] 165 [] [] [] [] []
INJECT_T 30988 [(1,0)] D [] [] [] [] []
MERGE 30989 [(1,0),(0,0)] D [] [30991] [] [] [((0,0),(1,0))]
DISCARD 30990 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 30991 [(0,0)] HALF_D_PLUS_2 [30989] [] [] [] []
IDLE 30992 [(0,0)] 114 [] [] [] [] []
INJECT_T 30993 [(0,1)] D [] [] [] [] []
MERGE 30994 [(0,1),(0,0)] D [] [30996] [] [] [((0,0),(0,1))]
DISCARD 30995 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 30996 [(0,0)] HALF_D_PLUS_2 [30994] [] [] [] []
IDLE 30997 [(0,0)] 12 [] [] [] [] []
INJECT_T 30998 [(1,0)] D [] [] [] [] []
MERGE 30999 [(1,0),(0,0)] D [] [31001] [] [] [((0,0),(1,0))]
DISCARD 31000 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31001 [(0,0)] HALF_D_PLUS_2 [30999] [] [] [] []
IDLE 31002 [(0,0)] 58 [] [] [] [] []
INJECT_T 31003 [(0,1)] D [] [] [] [] []
MERGE 31004 [(0,1),(0,0)] D [] [31006] [] [] [((0,0),(0,1))]
DISCARD 31005 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31006 [(0,0)] HALF_D_PLUS_2 [31004] [] [] [] []
INJECT_T 31007 [(1,0)] D [] [] [] [] []
MERGE 31008 [(1,0),(0,0)] D [] [31010] [] [] [((0,0),(1,0))]
DISCARD 31009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31010 [(0,0)] HALF_D_PLUS_2 [31008] [] [] [] []
IDLE 31011 [(0,0)] 57 [] [] [] [] []
INJECT_T 31012 [(0,1)] D [] [] [] [] []
MERGE 31013 [(0,1),(0,0)] D [] [31015] [] [] [((0,0),(0,1))]
DISCARD 31014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31015 [(0,0)] HALF_D_PLUS_2 [31013] [] [] [] []
IDLE 31016 [(0,0)] 125 [] [] [] [] []
INJECT_T 31017 [(1,0)] D [] [] [] [] []
MERGE 31018 [(1,0),(0,0)] D [] [31020] [] [] [((0,0),(1,0))]
DISCARD 31019 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31020 [(0,0)] HALF_D_PLUS_2 [31018] [] [] [] []
IDLE 31021 [(0,0)] 154 [] [] [] [] []
INJECT_T 31022 [(0,1)] D [] [] [] [] []
MERGE 31023 [(0,1),(0,0)] D [] [31025] [] [] [((0,0),(0,1))]
DISCARD 31024 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31025 [(0,0)] HALF_D_PLUS_2 [31023] [] [] [] []
IDLE 31026 [(0,0)] 198 [] [] [] [] []
INJECT_T 31027 [(1,0)] D [] [] [] [] []
MERGE 31028 [(1,0),(0,0)] D [] [31030] [] [] [((0,0),(1,0))]
DISCARD 31029 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31030 [(0,0)] HALF_D_PLUS_2 [31028] [] [] [] []
IDLE 31031 [(0,0)] 199 [] [] [] [] []
INJECT_T 31032 [(0,1)] D [] [] [] [] []
MERGE 31033 [(0,1),(0,0)] D [] [31035] [] [] [((0,0),(0,1))]
DISCARD 31034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31035 [(0,0)] HALF_D_PLUS_2 [31033] [] [] [] []
IDLE 31036 [(0,0)] 164 [] [] [] [] []
INJECT_T 31037 [(1,0)] D [] [] [] [] []
MERGE 31038 [(1,0),(0,0)] D [] [31040] [] [] [((0,0),(1,0))]
DISCARD 31039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31040 [(0,0)] HALF_D_PLUS_2 [31038] [] [] [] []
IDLE 31041 [(0,0)] 106 [] [] [] [] []
INJECT_T 31042 [(0,1)] D [] [] [] [] []
MERGE 31043 [(0,1),(0,0)] D [] [31045] [] [] [((0,0),(0,1))]
DISCARD 31044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31045 [(0,0)] HALF_D_PLUS_2 [31043] [] [] [] []
IDLE 31046 [(0,0)] 24 [] [] [] [] []
INJECT_T 31047 [(1,0)] D [] [] [] [] []
MERGE 31048 [(1,0),(0,0)] D [] [31050] [] [] [((0,0),(1,0))]
DISCARD 31049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31050 [(0,0)] HALF_D_PLUS_2 [31048] [] [] [] []
INJECT_T 31051 [(0,1)] D [] [] [] [] []
MERGE 31052 [(0,1),(0,0)] D [] [31054] [] [] [((0,0),(0,1))]
DISCARD 31053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31054 [(0,0)] HALF_D_PLUS_2 [31052] [] [] [] []
IDLE 31055 [(0,0)] 113 [] [] [] [] []
INJECT_T 31056 [(1,0)] D [] [] [] [] []
MERGE 31057 [(1,0),(0,0)] D [] [31059] [] [] [((0,0),(1,0))]
DISCARD 31058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31059 [(0,0)] HALF_D_PLUS_2 [31057] [] [] [] []
IDLE 31060 [(0,0)] 120 [] [] [] [] []
INJECT_T 31061 [(0,1)] D [] [] [] [] []
MERGE 31062 [(0,1),(0,0)] D [] [31064] [] [] [((0,0),(0,1))]
DISCARD 31063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31064 [(0,0)] HALF_D_PLUS_2 [31062] [] [] [] []
IDLE 31065 [(0,0)] 91 [] [] [] [] []
INJECT_T 31066 [(1,0)] D [] [] [] [] []
MERGE 31067 [(1,0),(0,0)] D [] [31069] [] [] [((0,0),(1,0))]
DISCARD 31068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31069 [(0,0)] HALF_D_PLUS_2 [31067] [] [] [] []
IDLE 31070 [(0,0)] 151 [] [] [] [] []
INJECT_T 31071 [(0,1)] D [] [] [] [] []
MERGE 31072 [(0,1),(0,0)] D [] [31074] [] [] [((0,0),(0,1))]
DISCARD 31073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31074 [(0,0)] HALF_D_PLUS_2 [31072] [] [] [] []
IDLE 31075 [(0,0)] 185 [] [] [] [] []
INJECT_T 31076 [(1,0)] D [] [] [] [] []
MERGE 31077 [(1,0),(0,0)] D [] [31079] [] [] [((0,0),(1,0))]
DISCARD 31078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31079 [(0,0)] HALF_D_PLUS_2 [31077] [] [] [] []
IDLE 31080 [(0,0)] 36 [] [] [] [] []
INJECT_T 31081 [(0,1)] D [] [] [] [] []
MERGE 31082 [(0,1),(0,0)] D [] [31084] [] [] [((0,0),(0,1))]
DISCARD 31083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31084 [(0,0)] HALF_D_PLUS_2 [31082] [] [] [] []
IDLE 31085 [(0,0)] 49 [] [] [] [] []
INJECT_T 31086 [(1,0)] D [] [] [] [] []
MERGE 31087 [(1,0),(0,0)] D [] [31089] [] [] [((0,0),(1,0))]
DISCARD 31088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31089 [(0,0)] HALF_D_PLUS_2 [31087] [] [] [] []
IDLE 31090 [(0,0)] 48 [] [] [] [] []
INJECT_T 31091 [(0,1)] D [] [] [] [] []
MERGE 31092 [(0,1),(0,0)] D [] [31094] [] [] [((0,0),(0,1))]
DISCARD 31093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31094 [(0,0)] HALF_D_PLUS_2 [31092] [] [] [] []
IDLE 31095 [(0,0)] 167 [] [] [] [] []
INJECT_T 31096 [(1,0)] D [] [] [] [] []
MERGE 31097 [(1,0),(0,0)] D [] [31099] [] [] [((0,0),(1,0))]
DISCARD 31098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31099 [(0,0)] HALF_D_PLUS_2 [31097] [] [] [] []
IDLE 31100 [(0,0)] 41 [] [] [] [] []
INJECT_T 31101 [(0,1)] D [] [] [] [] []
MERGE 31102 [(0,1),(0,0)] D [] [31104] [] [] [((0,0),(0,1))]
DISCARD 31103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31104 [(0,0)] HALF_D_PLUS_2 [31102] [] [] [] []
IDLE 31105 [(0,0)] 107 [] [] [] [] []
INJECT_T 31106 [(1,0)] D [] [] [] [] []
MERGE 31107 [(1,0),(0,0)] D [] [31109] [] [] [((0,0),(1,0))]
DISCARD 31108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31109 [(0,0)] HALF_D_PLUS_2 [31107] [] [] [] []
IDLE 31110 [(0,0)] 157 [] [] [] [] []
INJECT_T 31111 [(0,1)] D [] [] [] [] []
MERGE 31112 [(0,1),(0,0)] D [] [31114] [] [] [((0,0),(0,1))]
DISCARD 31113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31114 [(0,0)] HALF_D_PLUS_2 [31112] [] [] [] []
IDLE 31115 [(0,0)] 115 [] [] [] [] []
INJECT_T 31116 [(1,0)] D [] [] [] [] []
MERGE 31117 [(1,0),(0,0)] D [] [31119] [] [] [((0,0),(1,0))]
DISCARD 31118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31119 [(0,0)] HALF_D_PLUS_2 [31117] [] [] [] []
IDLE 31120 [(0,0)] 187 [] [] [] [] []
INJECT_T 31121 [(0,1)] D [] [] [] [] []
MERGE 31122 [(0,1),(0,0)] D [] [31124] [] [] [((0,0),(0,1))]
DISCARD 31123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31124 [(0,0)] HALF_D_PLUS_2 [31122] [] [] [] []
IDLE 31125 [(0,0)] 169 [] [] [] [] []
INJECT_T 31126 [(1,0)] D [] [] [] [] []
MERGE 31127 [(1,0),(0,0)] D [] [31129] [] [] [((0,0),(1,0))]
DISCARD 31128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31129 [(0,0)] HALF_D_PLUS_2 [31127] [] [] [] []
IDLE 31130 [(0,0)] 161 [] [] [] [] []
INJECT_T 31131 [(0,1)] D [] [] [] [] []
MERGE 31132 [(0,1),(0,0)] D [] [31134] [] [] [((0,0),(0,1))]
DISCARD 31133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31134 [(0,0)] HALF_D_PLUS_2 [31132] [] [] [] []
IDLE 31135 [(0,0)] 174 [] [] [] [] []
INJECT_T 31136 [(1,0)] D [] [] [] [] []
MERGE 31137 [(1,0),(0,0)] D [] [31139] [] [] [((0,0),(1,0))]
DISCARD 31138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31139 [(0,0)] HALF_D_PLUS_2 [31137] [] [] [] []
IDLE 31140 [(0,0)] 77 [] [] [] [] []
INJECT_T 31141 [(0,1)] D [] [] [] [] []
MERGE 31142 [(0,1),(0,0)] D [] [31144] [] [] [((0,0),(0,1))]
DISCARD 31143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31144 [(0,0)] HALF_D_PLUS_2 [31142] [] [] [] []
IDLE 31145 [(0,0)] 112 [] [] [] [] []
INJECT_T 31146 [(1,0)] D [] [] [] [] []
MERGE 31147 [(1,0),(0,0)] D [] [31149] [] [] [((0,0),(1,0))]
DISCARD 31148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31149 [(0,0)] HALF_D_PLUS_2 [31147] [] [] [] []
IDLE 31150 [(0,0)] 157 [] [] [] [] []
INJECT_T 31151 [(0,1)] D [] [] [] [] []
MERGE 31152 [(0,1),(0,0)] D [] [31154] [] [] [((0,0),(0,1))]
DISCARD 31153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31154 [(0,0)] HALF_D_PLUS_2 [31152] [] [] [] []
IDLE 31155 [(0,0)] 129 [] [] [] [] []
INJECT_T 31156 [(1,0)] D [] [] [] [] []
MERGE 31157 [(1,0),(0,0)] D [] [31159] [] [] [((0,0),(1,0))]
DISCARD 31158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31159 [(0,0)] HALF_D_PLUS_2 [31157] [] [] [] []
IDLE 31160 [(0,0)] 109 [] [] [] [] []
INJECT_T 31161 [(0,1)] D [] [] [] [] []
MERGE 31162 [(0,1),(0,0)] D [] [31164] [] [] [((0,0),(0,1))]
DISCARD 31163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31164 [(0,0)] HALF_D_PLUS_2 [31162] [] [] [] []
IDLE 31165 [(0,0)] 33 [] [] [] [] []
INJECT_T 31166 [(1,0)] D [] [] [] [] []
MERGE 31167 [(1,0),(0,0)] D [] [31169] [] [] [((0,0),(1,0))]
DISCARD 31168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31169 [(0,0)] HALF_D_PLUS_2 [31167] [] [] [] []
IDLE 31170 [(0,0)] 82 [] [] [] [] []
INJECT_T 31171 [(0,1)] D [] [] [] [] []
MERGE 31172 [(0,1),(0,0)] D [] [31174] [] [] [((0,0),(0,1))]
DISCARD 31173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31174 [(0,0)] HALF_D_PLUS_2 [31172] [] [] [] []
IDLE 31175 [(0,0)] 79 [] [] [] [] []
INJECT_T 31176 [(1,0)] D [] [] [] [] []
MERGE 31177 [(1,0),(0,0)] D [] [31179] [] [] [((0,0),(1,0))]
DISCARD 31178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31179 [(0,0)] HALF_D_PLUS_2 [31177] [] [] [] []
IDLE 31180 [(0,0)] 91 [] [] [] [] []
INJECT_T 31181 [(0,1)] D [] [] [] [] []
MERGE 31182 [(0,1),(0,0)] D [] [31184] [] [] [((0,0),(0,1))]
DISCARD 31183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31184 [(0,0)] HALF_D_PLUS_2 [31182] [] [] [] []
IDLE 31185 [(0,0)] 119 [] [] [] [] []
INJECT_T 31186 [(1,0)] D [] [] [] [] []
MERGE 31187 [(1,0),(0,0)] D [] [31189] [] [] [((0,0),(1,0))]
DISCARD 31188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31189 [(0,0)] HALF_D_PLUS_2 [31187] [] [] [] []
IDLE 31190 [(0,0)] 26 [] [] [] [] []
INJECT_T 31191 [(0,1)] D [] [] [] [] []
MERGE 31192 [(0,1),(0,0)] D [] [31194] [] [] [((0,0),(0,1))]
DISCARD 31193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31194 [(0,0)] HALF_D_PLUS_2 [31192] [] [] [] []
IDLE 31195 [(0,0)] 196 [] [] [] [] []
INJECT_T 31196 [(1,0)] D [] [] [] [] []
MERGE 31197 [(1,0),(0,0)] D [] [31199] [] [] [((0,0),(1,0))]
DISCARD 31198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31199 [(0,0)] HALF_D_PLUS_2 [31197] [] [] [] []
IDLE 31200 [(0,0)] 195 [] [] [] [] []
INJECT_T 31201 [(0,1)] D [] [] [] [] []
MERGE 31202 [(0,1),(0,0)] D [] [31204] [] [] [((0,0),(0,1))]
DISCARD 31203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31204 [(0,0)] HALF_D_PLUS_2 [31202] [] [] [] []
IDLE 31205 [(0,0)] 80 [] [] [] [] []
INJECT_T 31206 [(1,0)] D [] [] [] [] []
MERGE 31207 [(1,0),(0,0)] D [] [31209] [] [] [((0,0),(1,0))]
DISCARD 31208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31209 [(0,0)] HALF_D_PLUS_2 [31207] [] [] [] []
IDLE 31210 [(0,0)] 165 [] [] [] [] []
INJECT_T 31211 [(0,1)] D [] [] [] [] []
MERGE 31212 [(0,1),(0,0)] D [] [31214] [] [] [((0,0),(0,1))]
DISCARD 31213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31214 [(0,0)] HALF_D_PLUS_2 [31212] [] [] [] []
IDLE 31215 [(0,0)] 182 [] [] [] [] []
INJECT_T 31216 [(1,0)] D [] [] [] [] []
MERGE 31217 [(1,0),(0,0)] D [] [31219] [] [] [((0,0),(1,0))]
DISCARD 31218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31219 [(0,0)] HALF_D_PLUS_2 [31217] [] [] [] []
IDLE 31220 [(0,0)] 41 [] [] [] [] []
INJECT_T 31221 [(0,1)] D [] [] [] [] []
MERGE 31222 [(0,1),(0,0)] D [] [31224] [] [] [((0,0),(0,1))]
DISCARD 31223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31224 [(0,0)] HALF_D_PLUS_2 [31222] [] [] [] []
IDLE 31225 [(0,0)] 51 [] [] [] [] []
INJECT_T 31226 [(1,0)] D [] [] [] [] []
MERGE 31227 [(1,0),(0,0)] D [] [31229] [] [] [((0,0),(1,0))]
DISCARD 31228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31229 [(0,0)] HALF_D_PLUS_2 [31227] [] [] [] []
IDLE 31230 [(0,0)] 129 [] [] [] [] []
INJECT_T 31231 [(0,1)] D [] [] [] [] []
MERGE 31232 [(0,1),(0,0)] D [] [31234] [] [] [((0,0),(0,1))]
DISCARD 31233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31234 [(0,0)] HALF_D_PLUS_2 [31232] [] [] [] []
IDLE 31235 [(0,0)] 7 [] [] [] [] []
INJECT_T 31236 [(1,0)] D [] [] [] [] []
MERGE 31237 [(1,0),(0,0)] D [] [31239] [] [] [((0,0),(1,0))]
DISCARD 31238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31239 [(0,0)] HALF_D_PLUS_2 [31237] [] [] [] []
IDLE 31240 [(0,0)] 21 [] [] [] [] []
INJECT_T 31241 [(0,1)] D [] [] [] [] []
MERGE 31242 [(0,1),(0,0)] D [] [31244] [] [] [((0,0),(0,1))]
DISCARD 31243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31244 [(0,0)] HALF_D_PLUS_2 [31242] [] [] [] []
IDLE 31245 [(0,0)] 95 [] [] [] [] []
INJECT_T 31246 [(1,0)] D [] [] [] [] []
MERGE 31247 [(1,0),(0,0)] D [] [31249] [] [] [((0,0),(1,0))]
DISCARD 31248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31249 [(0,0)] HALF_D_PLUS_2 [31247] [] [] [] []
IDLE 31250 [(0,0)] 19 [] [] [] [] []
INJECT_T 31251 [(0,1)] D [] [] [] [] []
MERGE 31252 [(0,1),(0,0)] D [] [31254] [] [] [((0,0),(0,1))]
DISCARD 31253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31254 [(0,0)] HALF_D_PLUS_2 [31252] [] [] [] []
IDLE 31255 [(0,0)] 143 [] [] [] [] []
INJECT_T 31256 [(1,0)] D [] [] [] [] []
MERGE 31257 [(1,0),(0,0)] D [] [31259] [] [] [((0,0),(1,0))]
DISCARD 31258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31259 [(0,0)] HALF_D_PLUS_2 [31257] [] [] [] []
IDLE 31260 [(0,0)] 29 [] [] [] [] []
INJECT_T 31261 [(0,1)] D [] [] [] [] []
MERGE 31262 [(0,1),(0,0)] D [] [31264] [] [] [((0,0),(0,1))]
DISCARD 31263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31264 [(0,0)] HALF_D_PLUS_2 [31262] [] [] [] []
IDLE 31265 [(0,0)] 120 [] [] [] [] []
INJECT_T 31266 [(1,0)] D [] [] [] [] []
MERGE 31267 [(1,0),(0,0)] D [] [31269] [] [] [((0,0),(1,0))]
DISCARD 31268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31269 [(0,0)] HALF_D_PLUS_2 [31267] [] [] [] []
IDLE 31270 [(0,0)] 114 [] [] [] [] []
INJECT_T 31271 [(0,1)] D [] [] [] [] []
MERGE 31272 [(0,1),(0,0)] D [] [31274] [] [] [((0,0),(0,1))]
DISCARD 31273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31274 [(0,0)] HALF_D_PLUS_2 [31272] [] [] [] []
IDLE 31275 [(0,0)] 191 [] [] [] [] []
INJECT_T 31276 [(1,0)] D [] [] [] [] []
MERGE 31277 [(1,0),(0,0)] D [] [31279] [] [] [((0,0),(1,0))]
DISCARD 31278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31279 [(0,0)] HALF_D_PLUS_2 [31277] [] [] [] []
IDLE 31280 [(0,0)] 64 [] [] [] [] []
INJECT_T 31281 [(0,1)] D [] [] [] [] []
MERGE 31282 [(0,1),(0,0)] D [] [31284] [] [] [((0,0),(0,1))]
DISCARD 31283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31284 [(0,0)] HALF_D_PLUS_2 [31282] [] [] [] []
IDLE 31285 [(0,0)] 197 [] [] [] [] []
INJECT_T 31286 [(1,0)] D [] [] [] [] []
MERGE 31287 [(1,0),(0,0)] D [] [31289] [] [] [((0,0),(1,0))]
DISCARD 31288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31289 [(0,0)] HALF_D_PLUS_2 [31287] [] [] [] []
IDLE 31290 [(0,0)] 168 [] [] [] [] []
INJECT_T 31291 [(0,1)] D [] [] [] [] []
MERGE 31292 [(0,1),(0,0)] D [] [31294] [] [] [((0,0),(0,1))]
DISCARD 31293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31294 [(0,0)] HALF_D_PLUS_2 [31292] [] [] [] []
IDLE 31295 [(0,0)] 185 [] [] [] [] []
INJECT_T 31296 [(1,0)] D [] [] [] [] []
MERGE 31297 [(1,0),(0,0)] D [] [31299] [] [] [((0,0),(1,0))]
DISCARD 31298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31299 [(0,0)] HALF_D_PLUS_2 [31297] [] [] [] []
IDLE 31300 [(0,0)] 122 [] [] [] [] []
INJECT_T 31301 [(0,1)] D [] [] [] [] []
MERGE 31302 [(0,1),(0,0)] D [] [31304] [] [] [((0,0),(0,1))]
DISCARD 31303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31304 [(0,0)] HALF_D_PLUS_2 [31302] [] [] [] []
IDLE 31305 [(0,0)] 57 [] [] [] [] []
INJECT_T 31306 [(1,0)] D [] [] [] [] []
MERGE 31307 [(1,0),(0,0)] D [] [31309] [] [] [((0,0),(1,0))]
DISCARD 31308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31309 [(0,0)] HALF_D_PLUS_2 [31307] [] [] [] []
IDLE 31310 [(0,0)] 172 [] [] [] [] []
INJECT_T 31311 [(0,1)] D [] [] [] [] []
MERGE 31312 [(0,1),(0,0)] D [] [31314] [] [] [((0,0),(0,1))]
DISCARD 31313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31314 [(0,0)] HALF_D_PLUS_2 [31312] [] [] [] []
IDLE 31315 [(0,0)] 18 [] [] [] [] []
INJECT_T 31316 [(1,0)] D [] [] [] [] []
MERGE 31317 [(1,0),(0,0)] D [] [31319] [] [] [((0,0),(1,0))]
DISCARD 31318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31319 [(0,0)] HALF_D_PLUS_2 [31317] [] [] [] []
IDLE 31320 [(0,0)] 193 [] [] [] [] []
INJECT_T 31321 [(0,1)] D [] [] [] [] []
MERGE 31322 [(0,1),(0,0)] D [] [31324] [] [] [((0,0),(0,1))]
DISCARD 31323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31324 [(0,0)] HALF_D_PLUS_2 [31322] [] [] [] []
IDLE 31325 [(0,0)] 44 [] [] [] [] []
INJECT_T 31326 [(1,0)] D [] [] [] [] []
MERGE 31327 [(1,0),(0,0)] D [] [31329] [] [] [((0,0),(1,0))]
DISCARD 31328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31329 [(0,0)] HALF_D_PLUS_2 [31327] [] [] [] []
IDLE 31330 [(0,0)] 22 [] [] [] [] []
INJECT_T 31331 [(0,1)] D [] [] [] [] []
MERGE 31332 [(0,1),(0,0)] D [] [31334] [] [] [((0,0),(0,1))]
DISCARD 31333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31334 [(0,0)] HALF_D_PLUS_2 [31332] [] [] [] []
IDLE 31335 [(0,0)] 38 [] [] [] [] []
INJECT_T 31336 [(1,0)] D [] [] [] [] []
MERGE 31337 [(1,0),(0,0)] D [] [31339] [] [] [((0,0),(1,0))]
DISCARD 31338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31339 [(0,0)] HALF_D_PLUS_2 [31337] [] [] [] []
IDLE 31340 [(0,0)] 65 [] [] [] [] []
INJECT_T 31341 [(0,1)] D [] [] [] [] []
MERGE 31342 [(0,1),(0,0)] D [] [31344] [] [] [((0,0),(0,1))]
DISCARD 31343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31344 [(0,0)] HALF_D_PLUS_2 [31342] [] [] [] []
IDLE 31345 [(0,0)] 56 [] [] [] [] []
INJECT_T 31346 [(1,0)] D [] [] [] [] []
MERGE 31347 [(1,0),(0,0)] D [] [31349] [] [] [((0,0),(1,0))]
DISCARD 31348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31349 [(0,0)] HALF_D_PLUS_2 [31347] [] [] [] []
IDLE 31350 [(0,0)] 80 [] [] [] [] []
INJECT_T 31351 [(0,1)] D [] [] [] [] []
MERGE 31352 [(0,1),(0,0)] D [] [31354] [] [] [((0,0),(0,1))]
DISCARD 31353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31354 [(0,0)] HALF_D_PLUS_2 [31352] [] [] [] []
IDLE 31355 [(0,0)] 169 [] [] [] [] []
INJECT_T 31356 [(1,0)] D [] [] [] [] []
MERGE 31357 [(1,0),(0,0)] D [] [31359] [] [] [((0,0),(1,0))]
DISCARD 31358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31359 [(0,0)] HALF_D_PLUS_2 [31357] [] [] [] []
IDLE 31360 [(0,0)] 73 [] [] [] [] []
INJECT_T 31361 [(0,1)] D [] [] [] [] []
MERGE 31362 [(0,1),(0,0)] D [] [31364] [] [] [((0,0),(0,1))]
DISCARD 31363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31364 [(0,0)] HALF_D_PLUS_2 [31362] [] [] [] []
IDLE 31365 [(0,0)] 144 [] [] [] [] []
INJECT_T 31366 [(1,0)] D [] [] [] [] []
MERGE 31367 [(1,0),(0,0)] D [] [31369] [] [] [((0,0),(1,0))]
DISCARD 31368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31369 [(0,0)] HALF_D_PLUS_2 [31367] [] [] [] []
IDLE 31370 [(0,0)] 48 [] [] [] [] []
INJECT_T 31371 [(0,1)] D [] [] [] [] []
MERGE 31372 [(0,1),(0,0)] D [] [31374] [] [] [((0,0),(0,1))]
DISCARD 31373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31374 [(0,0)] HALF_D_PLUS_2 [31372] [] [] [] []
IDLE 31375 [(0,0)] 94 [] [] [] [] []
INJECT_T 31376 [(1,0)] D [] [] [] [] []
MERGE 31377 [(1,0),(0,0)] D [] [31379] [] [] [((0,0),(1,0))]
DISCARD 31378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31379 [(0,0)] HALF_D_PLUS_2 [31377] [] [] [] []
IDLE 31380 [(0,0)] 142 [] [] [] [] []
INJECT_T 31381 [(0,1)] D [] [] [] [] []
MERGE 31382 [(0,1),(0,0)] D [] [31384] [] [] [((0,0),(0,1))]
DISCARD 31383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31384 [(0,0)] HALF_D_PLUS_2 [31382] [] [] [] []
IDLE 31385 [(0,0)] 34 [] [] [] [] []
INJECT_T 31386 [(1,0)] D [] [] [] [] []
MERGE 31387 [(1,0),(0,0)] D [] [31389] [] [] [((0,0),(1,0))]
DISCARD 31388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31389 [(0,0)] HALF_D_PLUS_2 [31387] [] [] [] []
IDLE 31390 [(0,0)] 35 [] [] [] [] []
INJECT_T 31391 [(0,1)] D [] [] [] [] []
MERGE 31392 [(0,1),(0,0)] D [] [31394] [] [] [((0,0),(0,1))]
DISCARD 31393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31394 [(0,0)] HALF_D_PLUS_2 [31392] [] [] [] []
IDLE 31395 [(0,0)] 70 [] [] [] [] []
INJECT_T 31396 [(1,0)] D [] [] [] [] []
MERGE 31397 [(1,0),(0,0)] D [] [31399] [] [] [((0,0),(1,0))]
DISCARD 31398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31399 [(0,0)] HALF_D_PLUS_2 [31397] [] [] [] []
IDLE 31400 [(0,0)] 141 [] [] [] [] []
INJECT_T 31401 [(0,1)] D [] [] [] [] []
MERGE 31402 [(0,1),(0,0)] D [] [31404] [] [] [((0,0),(0,1))]
DISCARD 31403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31404 [(0,0)] HALF_D_PLUS_2 [31402] [] [] [] []
IDLE 31405 [(0,0)] 162 [] [] [] [] []
INJECT_T 31406 [(1,0)] D [] [] [] [] []
MERGE 31407 [(1,0),(0,0)] D [] [31409] [] [] [((0,0),(1,0))]
DISCARD 31408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31409 [(0,0)] HALF_D_PLUS_2 [31407] [] [] [] []
IDLE 31410 [(0,0)] 78 [] [] [] [] []
INJECT_T 31411 [(0,1)] D [] [] [] [] []
MERGE 31412 [(0,1),(0,0)] D [] [31414] [] [] [((0,0),(0,1))]
DISCARD 31413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31414 [(0,0)] HALF_D_PLUS_2 [31412] [] [] [] []
IDLE 31415 [(0,0)] 195 [] [] [] [] []
INJECT_T 31416 [(1,0)] D [] [] [] [] []
MERGE 31417 [(1,0),(0,0)] D [] [31419] [] [] [((0,0),(1,0))]
DISCARD 31418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31419 [(0,0)] HALF_D_PLUS_2 [31417] [] [] [] []
IDLE 31420 [(0,0)] 106 [] [] [] [] []
INJECT_T 31421 [(0,1)] D [] [] [] [] []
MERGE 31422 [(0,1),(0,0)] D [] [31424] [] [] [((0,0),(0,1))]
DISCARD 31423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31424 [(0,0)] HALF_D_PLUS_2 [31422] [] [] [] []
IDLE 31425 [(0,0)] 118 [] [] [] [] []
INJECT_T 31426 [(1,0)] D [] [] [] [] []
MERGE 31427 [(1,0),(0,0)] D [] [31429] [] [] [((0,0),(1,0))]
DISCARD 31428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31429 [(0,0)] HALF_D_PLUS_2 [31427] [] [] [] []
IDLE 31430 [(0,0)] 131 [] [] [] [] []
INJECT_T 31431 [(0,1)] D [] [] [] [] []
MERGE 31432 [(0,1),(0,0)] D [] [31434] [] [] [((0,0),(0,1))]
DISCARD 31433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31434 [(0,0)] HALF_D_PLUS_2 [31432] [] [] [] []
IDLE 31435 [(0,0)] 153 [] [] [] [] []
INJECT_T 31436 [(1,0)] D [] [] [] [] []
MERGE 31437 [(1,0),(0,0)] D [] [31439] [] [] [((0,0),(1,0))]
DISCARD 31438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31439 [(0,0)] HALF_D_PLUS_2 [31437] [] [] [] []
IDLE 31440 [(0,0)] 130 [] [] [] [] []
INJECT_T 31441 [(0,1)] D [] [] [] [] []
MERGE 31442 [(0,1),(0,0)] D [] [31444] [] [] [((0,0),(0,1))]
DISCARD 31443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31444 [(0,0)] HALF_D_PLUS_2 [31442] [] [] [] []
IDLE 31445 [(0,0)] 64 [] [] [] [] []
INJECT_T 31446 [(1,0)] D [] [] [] [] []
MERGE 31447 [(1,0),(0,0)] D [] [31449] [] [] [((0,0),(1,0))]
DISCARD 31448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31449 [(0,0)] HALF_D_PLUS_2 [31447] [] [] [] []
IDLE 31450 [(0,0)] 48 [] [] [] [] []
INJECT_T 31451 [(0,1)] D [] [] [] [] []
MERGE 31452 [(0,1),(0,0)] D [] [31454] [] [] [((0,0),(0,1))]
DISCARD 31453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31454 [(0,0)] HALF_D_PLUS_2 [31452] [] [] [] []
IDLE 31455 [(0,0)] 171 [] [] [] [] []
INJECT_T 31456 [(1,0)] D [] [] [] [] []
MERGE 31457 [(1,0),(0,0)] D [] [31459] [] [] [((0,0),(1,0))]
DISCARD 31458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31459 [(0,0)] HALF_D_PLUS_2 [31457] [] [] [] []
IDLE 31460 [(0,0)] 93 [] [] [] [] []
INJECT_T 31461 [(0,1)] D [] [] [] [] []
MERGE 31462 [(0,1),(0,0)] D [] [31464] [] [] [((0,0),(0,1))]
DISCARD 31463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31464 [(0,0)] HALF_D_PLUS_2 [31462] [] [] [] []
IDLE 31465 [(0,0)] 67 [] [] [] [] []
INJECT_T 31466 [(1,0)] D [] [] [] [] []
MERGE 31467 [(1,0),(0,0)] D [] [31469] [] [] [((0,0),(1,0))]
DISCARD 31468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31469 [(0,0)] HALF_D_PLUS_2 [31467] [] [] [] []
IDLE 31470 [(0,0)] 67 [] [] [] [] []
INJECT_T 31471 [(0,1)] D [] [] [] [] []
MERGE 31472 [(0,1),(0,0)] D [] [31474] [] [] [((0,0),(0,1))]
DISCARD 31473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31474 [(0,0)] HALF_D_PLUS_2 [31472] [] [] [] []
IDLE 31475 [(0,0)] 126 [] [] [] [] []
INJECT_T 31476 [(1,0)] D [] [] [] [] []
MERGE 31477 [(1,0),(0,0)] D [] [31479] [] [] [((0,0),(1,0))]
DISCARD 31478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31479 [(0,0)] HALF_D_PLUS_2 [31477] [] [] [] []
IDLE 31480 [(0,0)] 196 [] [] [] [] []
INJECT_T 31481 [(0,1)] D [] [] [] [] []
MERGE 31482 [(0,1),(0,0)] D [] [31484] [] [] [((0,0),(0,1))]
DISCARD 31483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31484 [(0,0)] HALF_D_PLUS_2 [31482] [] [] [] []
IDLE 31485 [(0,0)] 141 [] [] [] [] []
INJECT_T 31486 [(1,0)] D [] [] [] [] []
MERGE 31487 [(1,0),(0,0)] D [] [31489] [] [] [((0,0),(1,0))]
DISCARD 31488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31489 [(0,0)] HALF_D_PLUS_2 [31487] [] [] [] []
IDLE 31490 [(0,0)] 126 [] [] [] [] []
INJECT_T 31491 [(0,1)] D [] [] [] [] []
MERGE 31492 [(0,1),(0,0)] D [] [31494] [] [] [((0,0),(0,1))]
DISCARD 31493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31494 [(0,0)] HALF_D_PLUS_2 [31492] [] [] [] []
IDLE 31495 [(0,0)] 165 [] [] [] [] []
INJECT_T 31496 [(1,0)] D [] [] [] [] []
MERGE 31497 [(1,0),(0,0)] D [] [31499] [] [] [((0,0),(1,0))]
DISCARD 31498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31499 [(0,0)] HALF_D_PLUS_2 [31497] [] [] [] []
IDLE 31500 [(0,0)] 66 [] [] [] [] []
INJECT_T 31501 [(0,1)] D [] [] [] [] []
MERGE 31502 [(0,1),(0,0)] D [] [31504] [] [] [((0,0),(0,1))]
DISCARD 31503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31504 [(0,0)] HALF_D_PLUS_2 [31502] [] [] [] []
IDLE 31505 [(0,0)] 155 [] [] [] [] []
INJECT_T 31506 [(1,0)] D [] [] [] [] []
MERGE 31507 [(1,0),(0,0)] D [] [31509] [] [] [((0,0),(1,0))]
DISCARD 31508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31509 [(0,0)] HALF_D_PLUS_2 [31507] [] [] [] []
IDLE 31510 [(0,0)] 50 [] [] [] [] []
INJECT_T 31511 [(0,1)] D [] [] [] [] []
MERGE 31512 [(0,1),(0,0)] D [] [31514] [] [] [((0,0),(0,1))]
DISCARD 31513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31514 [(0,0)] HALF_D_PLUS_2 [31512] [] [] [] []
IDLE 31515 [(0,0)] 92 [] [] [] [] []
INJECT_T 31516 [(1,0)] D [] [] [] [] []
MERGE 31517 [(1,0),(0,0)] D [] [31519] [] [] [((0,0),(1,0))]
DISCARD 31518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31519 [(0,0)] HALF_D_PLUS_2 [31517] [] [] [] []
IDLE 31520 [(0,0)] 2 [] [] [] [] []
INJECT_T 31521 [(0,1)] D [] [] [] [] []
MERGE 31522 [(0,1),(0,0)] D [] [31524] [] [] [((0,0),(0,1))]
DISCARD 31523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31524 [(0,0)] HALF_D_PLUS_2 [31522] [] [] [] []
IDLE 31525 [(0,0)] 150 [] [] [] [] []
INJECT_T 31526 [(1,0)] D [] [] [] [] []
MERGE 31527 [(1,0),(0,0)] D [] [31529] [] [] [((0,0),(1,0))]
DISCARD 31528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31529 [(0,0)] HALF_D_PLUS_2 [31527] [] [] [] []
IDLE 31530 [(0,0)] 16 [] [] [] [] []
INJECT_T 31531 [(0,1)] D [] [] [] [] []
MERGE 31532 [(0,1),(0,0)] D [] [31534] [] [] [((0,0),(0,1))]
DISCARD 31533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31534 [(0,0)] HALF_D_PLUS_2 [31532] [] [] [] []
IDLE 31535 [(0,0)] 39 [] [] [] [] []
INJECT_T 31536 [(1,0)] D [] [] [] [] []
MERGE 31537 [(1,0),(0,0)] D [] [31539] [] [] [((0,0),(1,0))]
DISCARD 31538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31539 [(0,0)] HALF_D_PLUS_2 [31537] [] [] [] []
IDLE 31540 [(0,0)] 163 [] [] [] [] []
INJECT_T 31541 [(0,1)] D [] [] [] [] []
MERGE 31542 [(0,1),(0,0)] D [] [31544] [] [] [((0,0),(0,1))]
DISCARD 31543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31544 [(0,0)] HALF_D_PLUS_2 [31542] [] [] [] []
IDLE 31545 [(0,0)] 51 [] [] [] [] []
INJECT_T 31546 [(1,0)] D [] [] [] [] []
MERGE 31547 [(1,0),(0,0)] D [] [31549] [] [] [((0,0),(1,0))]
DISCARD 31548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31549 [(0,0)] HALF_D_PLUS_2 [31547] [] [] [] []
IDLE 31550 [(0,0)] 48 [] [] [] [] []
INJECT_T 31551 [(0,1)] D [] [] [] [] []
MERGE 31552 [(0,1),(0,0)] D [] [31554] [] [] [((0,0),(0,1))]
DISCARD 31553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31554 [(0,0)] HALF_D_PLUS_2 [31552] [] [] [] []
IDLE 31555 [(0,0)] 24 [] [] [] [] []
INJECT_T 31556 [(1,0)] D [] [] [] [] []
MERGE 31557 [(1,0),(0,0)] D [] [31559] [] [] [((0,0),(1,0))]
DISCARD 31558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31559 [(0,0)] HALF_D_PLUS_2 [31557] [] [] [] []
IDLE 31560 [(0,0)] 129 [] [] [] [] []
INJECT_T 31561 [(0,1)] D [] [] [] [] []
MERGE 31562 [(0,1),(0,0)] D [] [31564] [] [] [((0,0),(0,1))]
DISCARD 31563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31564 [(0,0)] HALF_D_PLUS_2 [31562] [] [] [] []
IDLE 31565 [(0,0)] 124 [] [] [] [] []
INJECT_T 31566 [(1,0)] D [] [] [] [] []
MERGE 31567 [(1,0),(0,0)] D [] [31569] [] [] [((0,0),(1,0))]
DISCARD 31568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31569 [(0,0)] HALF_D_PLUS_2 [31567] [] [] [] []
IDLE 31570 [(0,0)] 191 [] [] [] [] []
INJECT_T 31571 [(0,1)] D [] [] [] [] []
MERGE 31572 [(0,1),(0,0)] D [] [31574] [] [] [((0,0),(0,1))]
DISCARD 31573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31574 [(0,0)] HALF_D_PLUS_2 [31572] [] [] [] []
IDLE 31575 [(0,0)] 85 [] [] [] [] []
INJECT_T 31576 [(1,0)] D [] [] [] [] []
MERGE 31577 [(1,0),(0,0)] D [] [31579] [] [] [((0,0),(1,0))]
DISCARD 31578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31579 [(0,0)] HALF_D_PLUS_2 [31577] [] [] [] []
IDLE 31580 [(0,0)] 24 [] [] [] [] []
INJECT_T 31581 [(0,1)] D [] [] [] [] []
MERGE 31582 [(0,1),(0,0)] D [] [31584] [] [] [((0,0),(0,1))]
DISCARD 31583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31584 [(0,0)] HALF_D_PLUS_2 [31582] [] [] [] []
IDLE 31585 [(0,0)] 93 [] [] [] [] []
INJECT_T 31586 [(1,0)] D [] [] [] [] []
MERGE 31587 [(1,0),(0,0)] D [] [31589] [] [] [((0,0),(1,0))]
DISCARD 31588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31589 [(0,0)] HALF_D_PLUS_2 [31587] [] [] [] []
IDLE 31590 [(0,0)] 187 [] [] [] [] []
INJECT_T 31591 [(0,1)] D [] [] [] [] []
MERGE 31592 [(0,1),(0,0)] D [] [31594] [] [] [((0,0),(0,1))]
DISCARD 31593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31594 [(0,0)] HALF_D_PLUS_2 [31592] [] [] [] []
IDLE 31595 [(0,0)] 66 [] [] [] [] []
INJECT_T 31596 [(1,0)] D [] [] [] [] []
MERGE 31597 [(1,0),(0,0)] D [] [31599] [] [] [((0,0),(1,0))]
DISCARD 31598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31599 [(0,0)] HALF_D_PLUS_2 [31597] [] [] [] []
IDLE 31600 [(0,0)] 38 [] [] [] [] []
INJECT_T 31601 [(0,1)] D [] [] [] [] []
MERGE 31602 [(0,1),(0,0)] D [] [31604] [] [] [((0,0),(0,1))]
DISCARD 31603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31604 [(0,0)] HALF_D_PLUS_2 [31602] [] [] [] []
IDLE 31605 [(0,0)] 154 [] [] [] [] []
INJECT_T 31606 [(1,0)] D [] [] [] [] []
MERGE 31607 [(1,0),(0,0)] D [] [31609] [] [] [((0,0),(1,0))]
DISCARD 31608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31609 [(0,0)] HALF_D_PLUS_2 [31607] [] [] [] []
IDLE 31610 [(0,0)] 177 [] [] [] [] []
INJECT_T 31611 [(0,1)] D [] [] [] [] []
MERGE 31612 [(0,1),(0,0)] D [] [31614] [] [] [((0,0),(0,1))]
DISCARD 31613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31614 [(0,0)] HALF_D_PLUS_2 [31612] [] [] [] []
IDLE 31615 [(0,0)] 23 [] [] [] [] []
INJECT_T 31616 [(1,0)] D [] [] [] [] []
MERGE 31617 [(1,0),(0,0)] D [] [31619] [] [] [((0,0),(1,0))]
DISCARD 31618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31619 [(0,0)] HALF_D_PLUS_2 [31617] [] [] [] []
IDLE 31620 [(0,0)] 146 [] [] [] [] []
INJECT_T 31621 [(0,1)] D [] [] [] [] []
MERGE 31622 [(0,1),(0,0)] D [] [31624] [] [] [((0,0),(0,1))]
DISCARD 31623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31624 [(0,0)] HALF_D_PLUS_2 [31622] [] [] [] []
IDLE 31625 [(0,0)] 183 [] [] [] [] []
INJECT_T 31626 [(1,0)] D [] [] [] [] []
MERGE 31627 [(1,0),(0,0)] D [] [31629] [] [] [((0,0),(1,0))]
DISCARD 31628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31629 [(0,0)] HALF_D_PLUS_2 [31627] [] [] [] []
IDLE 31630 [(0,0)] 165 [] [] [] [] []
INJECT_T 31631 [(0,1)] D [] [] [] [] []
MERGE 31632 [(0,1),(0,0)] D [] [31634] [] [] [((0,0),(0,1))]
DISCARD 31633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31634 [(0,0)] HALF_D_PLUS_2 [31632] [] [] [] []
IDLE 31635 [(0,0)] 154 [] [] [] [] []
INJECT_T 31636 [(1,0)] D [] [] [] [] []
MERGE 31637 [(1,0),(0,0)] D [] [31639] [] [] [((0,0),(1,0))]
DISCARD 31638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31639 [(0,0)] HALF_D_PLUS_2 [31637] [] [] [] []
IDLE 31640 [(0,0)] 71 [] [] [] [] []
INJECT_T 31641 [(0,1)] D [] [] [] [] []
MERGE 31642 [(0,1),(0,0)] D [] [31644] [] [] [((0,0),(0,1))]
DISCARD 31643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31644 [(0,0)] HALF_D_PLUS_2 [31642] [] [] [] []
IDLE 31645 [(0,0)] 102 [] [] [] [] []
INJECT_T 31646 [(1,0)] D [] [] [] [] []
MERGE 31647 [(1,0),(0,0)] D [] [31649] [] [] [((0,0),(1,0))]
DISCARD 31648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31649 [(0,0)] HALF_D_PLUS_2 [31647] [] [] [] []
IDLE 31650 [(0,0)] 58 [] [] [] [] []
INJECT_T 31651 [(0,1)] D [] [] [] [] []
MERGE 31652 [(0,1),(0,0)] D [] [31654] [] [] [((0,0),(0,1))]
DISCARD 31653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31654 [(0,0)] HALF_D_PLUS_2 [31652] [] [] [] []
IDLE 31655 [(0,0)] 198 [] [] [] [] []
INJECT_T 31656 [(1,0)] D [] [] [] [] []
MERGE 31657 [(1,0),(0,0)] D [] [31659] [] [] [((0,0),(1,0))]
DISCARD 31658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31659 [(0,0)] HALF_D_PLUS_2 [31657] [] [] [] []
IDLE 31660 [(0,0)] 118 [] [] [] [] []
INJECT_T 31661 [(0,1)] D [] [] [] [] []
MERGE 31662 [(0,1),(0,0)] D [] [31664] [] [] [((0,0),(0,1))]
DISCARD 31663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31664 [(0,0)] HALF_D_PLUS_2 [31662] [] [] [] []
IDLE 31665 [(0,0)] 100 [] [] [] [] []
INJECT_T 31666 [(1,0)] D [] [] [] [] []
MERGE 31667 [(1,0),(0,0)] D [] [31669] [] [] [((0,0),(1,0))]
DISCARD 31668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31669 [(0,0)] HALF_D_PLUS_2 [31667] [] [] [] []
IDLE 31670 [(0,0)] 124 [] [] [] [] []
INJECT_T 31671 [(0,1)] D [] [] [] [] []
MERGE 31672 [(0,1),(0,0)] D [] [31674] [] [] [((0,0),(0,1))]
DISCARD 31673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31674 [(0,0)] HALF_D_PLUS_2 [31672] [] [] [] []
IDLE 31675 [(0,0)] 182 [] [] [] [] []
INJECT_T 31676 [(1,0)] D [] [] [] [] []
MERGE 31677 [(1,0),(0,0)] D [] [31679] [] [] [((0,0),(1,0))]
DISCARD 31678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31679 [(0,0)] HALF_D_PLUS_2 [31677] [] [] [] []
IDLE 31680 [(0,0)] 172 [] [] [] [] []
INJECT_T 31681 [(0,1)] D [] [] [] [] []
MERGE 31682 [(0,1),(0,0)] D [] [31684] [] [] [((0,0),(0,1))]
DISCARD 31683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31684 [(0,0)] HALF_D_PLUS_2 [31682] [] [] [] []
IDLE 31685 [(0,0)] 33 [] [] [] [] []
INJECT_T 31686 [(1,0)] D [] [] [] [] []
MERGE 31687 [(1,0),(0,0)] D [] [31689] [] [] [((0,0),(1,0))]
DISCARD 31688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31689 [(0,0)] HALF_D_PLUS_2 [31687] [] [] [] []
IDLE 31690 [(0,0)] 24 [] [] [] [] []
INJECT_T 31691 [(0,1)] D [] [] [] [] []
MERGE 31692 [(0,1),(0,0)] D [] [31694] [] [] [((0,0),(0,1))]
DISCARD 31693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31694 [(0,0)] HALF_D_PLUS_2 [31692] [] [] [] []
IDLE 31695 [(0,0)] 138 [] [] [] [] []
INJECT_T 31696 [(1,0)] D [] [] [] [] []
MERGE 31697 [(1,0),(0,0)] D [] [31699] [] [] [((0,0),(1,0))]
DISCARD 31698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31699 [(0,0)] HALF_D_PLUS_2 [31697] [] [] [] []
IDLE 31700 [(0,0)] 81 [] [] [] [] []
INJECT_T 31701 [(0,1)] D [] [] [] [] []
MERGE 31702 [(0,1),(0,0)] D [] [31704] [] [] [((0,0),(0,1))]
DISCARD 31703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31704 [(0,0)] HALF_D_PLUS_2 [31702] [] [] [] []
IDLE 31705 [(0,0)] 70 [] [] [] [] []
INJECT_T 31706 [(1,0)] D [] [] [] [] []
MERGE 31707 [(1,0),(0,0)] D [] [31709] [] [] [((0,0),(1,0))]
DISCARD 31708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31709 [(0,0)] HALF_D_PLUS_2 [31707] [] [] [] []
IDLE 31710 [(0,0)] 45 [] [] [] [] []
INJECT_T 31711 [(0,1)] D [] [] [] [] []
MERGE 31712 [(0,1),(0,0)] D [] [31714] [] [] [((0,0),(0,1))]
DISCARD 31713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31714 [(0,0)] HALF_D_PLUS_2 [31712] [] [] [] []
IDLE 31715 [(0,0)] 163 [] [] [] [] []
INJECT_T 31716 [(1,0)] D [] [] [] [] []
MERGE 31717 [(1,0),(0,0)] D [] [31719] [] [] [((0,0),(1,0))]
DISCARD 31718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31719 [(0,0)] HALF_D_PLUS_2 [31717] [] [] [] []
IDLE 31720 [(0,0)] 71 [] [] [] [] []
INJECT_T 31721 [(0,1)] D [] [] [] [] []
MERGE 31722 [(0,1),(0,0)] D [] [31724] [] [] [((0,0),(0,1))]
DISCARD 31723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31724 [(0,0)] HALF_D_PLUS_2 [31722] [] [] [] []
IDLE 31725 [(0,0)] 120 [] [] [] [] []
INJECT_T 31726 [(1,0)] D [] [] [] [] []
MERGE 31727 [(1,0),(0,0)] D [] [31729] [] [] [((0,0),(1,0))]
DISCARD 31728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31729 [(0,0)] HALF_D_PLUS_2 [31727] [] [] [] []
IDLE 31730 [(0,0)] 52 [] [] [] [] []
INJECT_T 31731 [(0,1)] D [] [] [] [] []
MERGE 31732 [(0,1),(0,0)] D [] [31734] [] [] [((0,0),(0,1))]
DISCARD 31733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31734 [(0,0)] HALF_D_PLUS_2 [31732] [] [] [] []
IDLE 31735 [(0,0)] 125 [] [] [] [] []
INJECT_T 31736 [(1,0)] D [] [] [] [] []
MERGE 31737 [(1,0),(0,0)] D [] [31739] [] [] [((0,0),(1,0))]
DISCARD 31738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31739 [(0,0)] HALF_D_PLUS_2 [31737] [] [] [] []
IDLE 31740 [(0,0)] 24 [] [] [] [] []
INJECT_T 31741 [(0,1)] D [] [] [] [] []
MERGE 31742 [(0,1),(0,0)] D [] [31744] [] [] [((0,0),(0,1))]
DISCARD 31743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31744 [(0,0)] HALF_D_PLUS_2 [31742] [] [] [] []
IDLE 31745 [(0,0)] 112 [] [] [] [] []
INJECT_T 31746 [(1,0)] D [] [] [] [] []
MERGE 31747 [(1,0),(0,0)] D [] [31749] [] [] [((0,0),(1,0))]
DISCARD 31748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31749 [(0,0)] HALF_D_PLUS_2 [31747] [] [] [] []
IDLE 31750 [(0,0)] 61 [] [] [] [] []
INJECT_T 31751 [(0,1)] D [] [] [] [] []
MERGE 31752 [(0,1),(0,0)] D [] [31754] [] [] [((0,0),(0,1))]
DISCARD 31753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31754 [(0,0)] HALF_D_PLUS_2 [31752] [] [] [] []
IDLE 31755 [(0,0)] 85 [] [] [] [] []
INJECT_T 31756 [(1,0)] D [] [] [] [] []
MERGE 31757 [(1,0),(0,0)] D [] [31759] [] [] [((0,0),(1,0))]
DISCARD 31758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31759 [(0,0)] HALF_D_PLUS_2 [31757] [] [] [] []
IDLE 31760 [(0,0)] 199 [] [] [] [] []
INJECT_T 31761 [(0,1)] D [] [] [] [] []
MERGE 31762 [(0,1),(0,0)] D [] [31764] [] [] [((0,0),(0,1))]
DISCARD 31763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31764 [(0,0)] HALF_D_PLUS_2 [31762] [] [] [] []
IDLE 31765 [(0,0)] 162 [] [] [] [] []
INJECT_T 31766 [(1,0)] D [] [] [] [] []
MERGE 31767 [(1,0),(0,0)] D [] [31769] [] [] [((0,0),(1,0))]
DISCARD 31768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31769 [(0,0)] HALF_D_PLUS_2 [31767] [] [] [] []
IDLE 31770 [(0,0)] 139 [] [] [] [] []
INJECT_T 31771 [(0,1)] D [] [] [] [] []
MERGE 31772 [(0,1),(0,0)] D [] [31774] [] [] [((0,0),(0,1))]
DISCARD 31773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31774 [(0,0)] HALF_D_PLUS_2 [31772] [] [] [] []
IDLE 31775 [(0,0)] 122 [] [] [] [] []
INJECT_T 31776 [(1,0)] D [] [] [] [] []
MERGE 31777 [(1,0),(0,0)] D [] [31779] [] [] [((0,0),(1,0))]
DISCARD 31778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31779 [(0,0)] HALF_D_PLUS_2 [31777] [] [] [] []
IDLE 31780 [(0,0)] 118 [] [] [] [] []
INJECT_T 31781 [(0,1)] D [] [] [] [] []
MERGE 31782 [(0,1),(0,0)] D [] [31784] [] [] [((0,0),(0,1))]
DISCARD 31783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31784 [(0,0)] HALF_D_PLUS_2 [31782] [] [] [] []
IDLE 31785 [(0,0)] 60 [] [] [] [] []
INJECT_T 31786 [(1,0)] D [] [] [] [] []
MERGE 31787 [(1,0),(0,0)] D [] [31789] [] [] [((0,0),(1,0))]
DISCARD 31788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31789 [(0,0)] HALF_D_PLUS_2 [31787] [] [] [] []
IDLE 31790 [(0,0)] 160 [] [] [] [] []
INJECT_T 31791 [(0,1)] D [] [] [] [] []
MERGE 31792 [(0,1),(0,0)] D [] [31794] [] [] [((0,0),(0,1))]
DISCARD 31793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31794 [(0,0)] HALF_D_PLUS_2 [31792] [] [] [] []
IDLE 31795 [(0,0)] 68 [] [] [] [] []
INJECT_T 31796 [(1,0)] D [] [] [] [] []
MERGE 31797 [(1,0),(0,0)] D [] [31799] [] [] [((0,0),(1,0))]
DISCARD 31798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31799 [(0,0)] HALF_D_PLUS_2 [31797] [] [] [] []
IDLE 31800 [(0,0)] 129 [] [] [] [] []
INJECT_T 31801 [(0,1)] D [] [] [] [] []
MERGE 31802 [(0,1),(0,0)] D [] [31804] [] [] [((0,0),(0,1))]
DISCARD 31803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31804 [(0,0)] HALF_D_PLUS_2 [31802] [] [] [] []
IDLE 31805 [(0,0)] 134 [] [] [] [] []
INJECT_T 31806 [(1,0)] D [] [] [] [] []
MERGE 31807 [(1,0),(0,0)] D [] [31809] [] [] [((0,0),(1,0))]
DISCARD 31808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31809 [(0,0)] HALF_D_PLUS_2 [31807] [] [] [] []
IDLE 31810 [(0,0)] 93 [] [] [] [] []
INJECT_T 31811 [(0,1)] D [] [] [] [] []
MERGE 31812 [(0,1),(0,0)] D [] [31814] [] [] [((0,0),(0,1))]
DISCARD 31813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31814 [(0,0)] HALF_D_PLUS_2 [31812] [] [] [] []
IDLE 31815 [(0,0)] 83 [] [] [] [] []
INJECT_T 31816 [(1,0)] D [] [] [] [] []
MERGE 31817 [(1,0),(0,0)] D [] [31819] [] [] [((0,0),(1,0))]
DISCARD 31818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31819 [(0,0)] HALF_D_PLUS_2 [31817] [] [] [] []
IDLE 31820 [(0,0)] 103 [] [] [] [] []
INJECT_T 31821 [(0,1)] D [] [] [] [] []
MERGE 31822 [(0,1),(0,0)] D [] [31824] [] [] [((0,0),(0,1))]
DISCARD 31823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31824 [(0,0)] HALF_D_PLUS_2 [31822] [] [] [] []
IDLE 31825 [(0,0)] 3 [] [] [] [] []
INJECT_T 31826 [(1,0)] D [] [] [] [] []
MERGE 31827 [(1,0),(0,0)] D [] [31829] [] [] [((0,0),(1,0))]
DISCARD 31828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31829 [(0,0)] HALF_D_PLUS_2 [31827] [] [] [] []
IDLE 31830 [(0,0)] 9 [] [] [] [] []
INJECT_T 31831 [(0,1)] D [] [] [] [] []
MERGE 31832 [(0,1),(0,0)] D [] [31834] [] [] [((0,0),(0,1))]
DISCARD 31833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31834 [(0,0)] HALF_D_PLUS_2 [31832] [] [] [] []
IDLE 31835 [(0,0)] 30 [] [] [] [] []
INJECT_T 31836 [(1,0)] D [] [] [] [] []
MERGE 31837 [(1,0),(0,0)] D [] [31839] [] [] [((0,0),(1,0))]
DISCARD 31838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31839 [(0,0)] HALF_D_PLUS_2 [31837] [] [] [] []
IDLE 31840 [(0,0)] 149 [] [] [] [] []
INJECT_T 31841 [(0,1)] D [] [] [] [] []
MERGE 31842 [(0,1),(0,0)] D [] [31844] [] [] [((0,0),(0,1))]
DISCARD 31843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31844 [(0,0)] HALF_D_PLUS_2 [31842] [] [] [] []
IDLE 31845 [(0,0)] 114 [] [] [] [] []
INJECT_T 31846 [(1,0)] D [] [] [] [] []
MERGE 31847 [(1,0),(0,0)] D [] [31849] [] [] [((0,0),(1,0))]
DISCARD 31848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31849 [(0,0)] HALF_D_PLUS_2 [31847] [] [] [] []
IDLE 31850 [(0,0)] 71 [] [] [] [] []
INJECT_T 31851 [(0,1)] D [] [] [] [] []
MERGE 31852 [(0,1),(0,0)] D [] [31854] [] [] [((0,0),(0,1))]
DISCARD 31853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31854 [(0,0)] HALF_D_PLUS_2 [31852] [] [] [] []
IDLE 31855 [(0,0)] 15 [] [] [] [] []
INJECT_T 31856 [(1,0)] D [] [] [] [] []
MERGE 31857 [(1,0),(0,0)] D [] [31859] [] [] [((0,0),(1,0))]
DISCARD 31858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31859 [(0,0)] HALF_D_PLUS_2 [31857] [] [] [] []
IDLE 31860 [(0,0)] 167 [] [] [] [] []
INJECT_T 31861 [(0,1)] D [] [] [] [] []
MERGE 31862 [(0,1),(0,0)] D [] [31864] [] [] [((0,0),(0,1))]
DISCARD 31863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31864 [(0,0)] HALF_D_PLUS_2 [31862] [] [] [] []
IDLE 31865 [(0,0)] 24 [] [] [] [] []
INJECT_T 31866 [(1,0)] D [] [] [] [] []
MERGE 31867 [(1,0),(0,0)] D [] [31869] [] [] [((0,0),(1,0))]
DISCARD 31868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31869 [(0,0)] HALF_D_PLUS_2 [31867] [] [] [] []
IDLE 31870 [(0,0)] 82 [] [] [] [] []
INJECT_T 31871 [(0,1)] D [] [] [] [] []
MERGE 31872 [(0,1),(0,0)] D [] [31874] [] [] [((0,0),(0,1))]
DISCARD 31873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31874 [(0,0)] HALF_D_PLUS_2 [31872] [] [] [] []
IDLE 31875 [(0,0)] 159 [] [] [] [] []
INJECT_T 31876 [(1,0)] D [] [] [] [] []
MERGE 31877 [(1,0),(0,0)] D [] [31879] [] [] [((0,0),(1,0))]
DISCARD 31878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31879 [(0,0)] HALF_D_PLUS_2 [31877] [] [] [] []
IDLE 31880 [(0,0)] 137 [] [] [] [] []
INJECT_T 31881 [(0,1)] D [] [] [] [] []
MERGE 31882 [(0,1),(0,0)] D [] [31884] [] [] [((0,0),(0,1))]
DISCARD 31883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31884 [(0,0)] HALF_D_PLUS_2 [31882] [] [] [] []
IDLE 31885 [(0,0)] 112 [] [] [] [] []
INJECT_T 31886 [(1,0)] D [] [] [] [] []
MERGE 31887 [(1,0),(0,0)] D [] [31889] [] [] [((0,0),(1,0))]
DISCARD 31888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31889 [(0,0)] HALF_D_PLUS_2 [31887] [] [] [] []
IDLE 31890 [(0,0)] 87 [] [] [] [] []
INJECT_T 31891 [(0,1)] D [] [] [] [] []
MERGE 31892 [(0,1),(0,0)] D [] [31894] [] [] [((0,0),(0,1))]
DISCARD 31893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31894 [(0,0)] HALF_D_PLUS_2 [31892] [] [] [] []
IDLE 31895 [(0,0)] 65 [] [] [] [] []
INJECT_T 31896 [(1,0)] D [] [] [] [] []
MERGE 31897 [(1,0),(0,0)] D [] [31899] [] [] [((0,0),(1,0))]
DISCARD 31898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31899 [(0,0)] HALF_D_PLUS_2 [31897] [] [] [] []
IDLE 31900 [(0,0)] 31 [] [] [] [] []
INJECT_T 31901 [(0,1)] D [] [] [] [] []
MERGE 31902 [(0,1),(0,0)] D [] [31904] [] [] [((0,0),(0,1))]
DISCARD 31903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31904 [(0,0)] HALF_D_PLUS_2 [31902] [] [] [] []
IDLE 31905 [(0,0)] 7 [] [] [] [] []
INJECT_T 31906 [(1,0)] D [] [] [] [] []
MERGE 31907 [(1,0),(0,0)] D [] [31909] [] [] [((0,0),(1,0))]
DISCARD 31908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31909 [(0,0)] HALF_D_PLUS_2 [31907] [] [] [] []
IDLE 31910 [(0,0)] 104 [] [] [] [] []
INJECT_T 31911 [(0,1)] D [] [] [] [] []
MERGE 31912 [(0,1),(0,0)] D [] [31914] [] [] [((0,0),(0,1))]
DISCARD 31913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31914 [(0,0)] HALF_D_PLUS_2 [31912] [] [] [] []
IDLE 31915 [(0,0)] 99 [] [] [] [] []
INJECT_T 31916 [(1,0)] D [] [] [] [] []
MERGE 31917 [(1,0),(0,0)] D [] [31919] [] [] [((0,0),(1,0))]
DISCARD 31918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31919 [(0,0)] HALF_D_PLUS_2 [31917] [] [] [] []
IDLE 31920 [(0,0)] 193 [] [] [] [] []
INJECT_T 31921 [(0,1)] D [] [] [] [] []
MERGE 31922 [(0,1),(0,0)] D [] [31924] [] [] [((0,0),(0,1))]
DISCARD 31923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31924 [(0,0)] HALF_D_PLUS_2 [31922] [] [] [] []
IDLE 31925 [(0,0)] 86 [] [] [] [] []
INJECT_T 31926 [(1,0)] D [] [] [] [] []
MERGE 31927 [(1,0),(0,0)] D [] [31929] [] [] [((0,0),(1,0))]
DISCARD 31928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31929 [(0,0)] HALF_D_PLUS_2 [31927] [] [] [] []
IDLE 31930 [(0,0)] 49 [] [] [] [] []
INJECT_T 31931 [(0,1)] D [] [] [] [] []
MERGE 31932 [(0,1),(0,0)] D [] [31934] [] [] [((0,0),(0,1))]
DISCARD 31933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31934 [(0,0)] HALF_D_PLUS_2 [31932] [] [] [] []
IDLE 31935 [(0,0)] 90 [] [] [] [] []
INJECT_T 31936 [(1,0)] D [] [] [] [] []
MERGE 31937 [(1,0),(0,0)] D [] [31939] [] [] [((0,0),(1,0))]
DISCARD 31938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31939 [(0,0)] HALF_D_PLUS_2 [31937] [] [] [] []
IDLE 31940 [(0,0)] 38 [] [] [] [] []
INJECT_T 31941 [(0,1)] D [] [] [] [] []
MERGE 31942 [(0,1),(0,0)] D [] [31944] [] [] [((0,0),(0,1))]
DISCARD 31943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31944 [(0,0)] HALF_D_PLUS_2 [31942] [] [] [] []
IDLE 31945 [(0,0)] 34 [] [] [] [] []
INJECT_T 31946 [(1,0)] D [] [] [] [] []
MERGE 31947 [(1,0),(0,0)] D [] [31949] [] [] [((0,0),(1,0))]
DISCARD 31948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31949 [(0,0)] HALF_D_PLUS_2 [31947] [] [] [] []
IDLE 31950 [(0,0)] 169 [] [] [] [] []
INJECT_T 31951 [(0,1)] D [] [] [] [] []
MERGE 31952 [(0,1),(0,0)] D [] [31954] [] [] [((0,0),(0,1))]
DISCARD 31953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31954 [(0,0)] HALF_D_PLUS_2 [31952] [] [] [] []
IDLE 31955 [(0,0)] 124 [] [] [] [] []
INJECT_T 31956 [(1,0)] D [] [] [] [] []
MERGE 31957 [(1,0),(0,0)] D [] [31959] [] [] [((0,0),(1,0))]
DISCARD 31958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31959 [(0,0)] HALF_D_PLUS_2 [31957] [] [] [] []
IDLE 31960 [(0,0)] 76 [] [] [] [] []
INJECT_T 31961 [(0,1)] D [] [] [] [] []
MERGE 31962 [(0,1),(0,0)] D [] [31964] [] [] [((0,0),(0,1))]
DISCARD 31963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31964 [(0,0)] HALF_D_PLUS_2 [31962] [] [] [] []
IDLE 31965 [(0,0)] 12 [] [] [] [] []
INJECT_T 31966 [(1,0)] D [] [] [] [] []
MERGE 31967 [(1,0),(0,0)] D [] [31969] [] [] [((0,0),(1,0))]
DISCARD 31968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31969 [(0,0)] HALF_D_PLUS_2 [31967] [] [] [] []
IDLE 31970 [(0,0)] 102 [] [] [] [] []
INJECT_T 31971 [(0,1)] D [] [] [] [] []
MERGE 31972 [(0,1),(0,0)] D [] [31974] [] [] [((0,0),(0,1))]
DISCARD 31973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31974 [(0,0)] HALF_D_PLUS_2 [31972] [] [] [] []
IDLE 31975 [(0,0)] 70 [] [] [] [] []
INJECT_T 31976 [(1,0)] D [] [] [] [] []
MERGE 31977 [(1,0),(0,0)] D [] [31979] [] [] [((0,0),(1,0))]
DISCARD 31978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31979 [(0,0)] HALF_D_PLUS_2 [31977] [] [] [] []
IDLE 31980 [(0,0)] 112 [] [] [] [] []
INJECT_T 31981 [(0,1)] D [] [] [] [] []
MERGE 31982 [(0,1),(0,0)] D [] [31984] [] [] [((0,0),(0,1))]
DISCARD 31983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31984 [(0,0)] HALF_D_PLUS_2 [31982] [] [] [] []
IDLE 31985 [(0,0)] 122 [] [] [] [] []
INJECT_T 31986 [(1,0)] D [] [] [] [] []
MERGE 31987 [(1,0),(0,0)] D [] [31989] [] [] [((0,0),(1,0))]
DISCARD 31988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31989 [(0,0)] HALF_D_PLUS_2 [31987] [] [] [] []
IDLE 31990 [(0,0)] 116 [] [] [] [] []
INJECT_T 31991 [(0,1)] D [] [] [] [] []
MERGE 31992 [(0,1),(0,0)] D [] [31994] [] [] [((0,0),(0,1))]
DISCARD 31993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 31994 [(0,0)] HALF_D_PLUS_2 [31992] [] [] [] []
IDLE 31995 [(0,0)] 18 [] [] [] [] []
INJECT_T 31996 [(1,0)] D [] [] [] [] []
MERGE 31997 [(1,0),(0,0)] D [] [31999] [] [] [((0,0),(1,0))]
DISCARD 31998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 31999 [(0,0)] HALF_D_PLUS_2 [31997] [] [] [] []
IDLE 32000 [(0,0)] 162 [] [] [] [] []
INJECT_T 32001 [(0,1)] D [] [] [] [] []
MERGE 32002 [(0,1),(0,0)] D [] [32004] [] [] [((0,0),(0,1))]
DISCARD 32003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32004 [(0,0)] HALF_D_PLUS_2 [32002] [] [] [] []
IDLE 32005 [(0,0)] 8 [] [] [] [] []
INJECT_T 32006 [(1,0)] D [] [] [] [] []
MERGE 32007 [(1,0),(0,0)] D [] [32009] [] [] [((0,0),(1,0))]
DISCARD 32008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32009 [(0,0)] HALF_D_PLUS_2 [32007] [] [] [] []
IDLE 32010 [(0,0)] 81 [] [] [] [] []
INJECT_T 32011 [(0,1)] D [] [] [] [] []
MERGE 32012 [(0,1),(0,0)] D [] [32014] [] [] [((0,0),(0,1))]
DISCARD 32013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32014 [(0,0)] HALF_D_PLUS_2 [32012] [] [] [] []
IDLE 32015 [(0,0)] 30 [] [] [] [] []
INJECT_T 32016 [(1,0)] D [] [] [] [] []
MERGE 32017 [(1,0),(0,0)] D [] [32019] [] [] [((0,0),(1,0))]
DISCARD 32018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32019 [(0,0)] HALF_D_PLUS_2 [32017] [] [] [] []
IDLE 32020 [(0,0)] 101 [] [] [] [] []
INJECT_T 32021 [(0,1)] D [] [] [] [] []
MERGE 32022 [(0,1),(0,0)] D [] [32024] [] [] [((0,0),(0,1))]
DISCARD 32023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32024 [(0,0)] HALF_D_PLUS_2 [32022] [] [] [] []
IDLE 32025 [(0,0)] 116 [] [] [] [] []
INJECT_T 32026 [(1,0)] D [] [] [] [] []
MERGE 32027 [(1,0),(0,0)] D [] [32029] [] [] [((0,0),(1,0))]
DISCARD 32028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32029 [(0,0)] HALF_D_PLUS_2 [32027] [] [] [] []
IDLE 32030 [(0,0)] 16 [] [] [] [] []
INJECT_T 32031 [(0,1)] D [] [] [] [] []
MERGE 32032 [(0,1),(0,0)] D [] [32034] [] [] [((0,0),(0,1))]
DISCARD 32033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32034 [(0,0)] HALF_D_PLUS_2 [32032] [] [] [] []
IDLE 32035 [(0,0)] 199 [] [] [] [] []
INJECT_T 32036 [(1,0)] D [] [] [] [] []
MERGE 32037 [(1,0),(0,0)] D [] [32039] [] [] [((0,0),(1,0))]
DISCARD 32038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32039 [(0,0)] HALF_D_PLUS_2 [32037] [] [] [] []
IDLE 32040 [(0,0)] 176 [] [] [] [] []
INJECT_T 32041 [(0,1)] D [] [] [] [] []
MERGE 32042 [(0,1),(0,0)] D [] [32044] [] [] [((0,0),(0,1))]
DISCARD 32043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32044 [(0,0)] HALF_D_PLUS_2 [32042] [] [] [] []
IDLE 32045 [(0,0)] 46 [] [] [] [] []
INJECT_T 32046 [(1,0)] D [] [] [] [] []
MERGE 32047 [(1,0),(0,0)] D [] [32049] [] [] [((0,0),(1,0))]
DISCARD 32048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32049 [(0,0)] HALF_D_PLUS_2 [32047] [] [] [] []
IDLE 32050 [(0,0)] 135 [] [] [] [] []
INJECT_T 32051 [(0,1)] D [] [] [] [] []
MERGE 32052 [(0,1),(0,0)] D [] [32054] [] [] [((0,0),(0,1))]
DISCARD 32053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32054 [(0,0)] HALF_D_PLUS_2 [32052] [] [] [] []
IDLE 32055 [(0,0)] 13 [] [] [] [] []
INJECT_T 32056 [(1,0)] D [] [] [] [] []
MERGE 32057 [(1,0),(0,0)] D [] [32059] [] [] [((0,0),(1,0))]
DISCARD 32058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32059 [(0,0)] HALF_D_PLUS_2 [32057] [] [] [] []
IDLE 32060 [(0,0)] 67 [] [] [] [] []
INJECT_T 32061 [(0,1)] D [] [] [] [] []
MERGE 32062 [(0,1),(0,0)] D [] [32064] [] [] [((0,0),(0,1))]
DISCARD 32063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32064 [(0,0)] HALF_D_PLUS_2 [32062] [] [] [] []
IDLE 32065 [(0,0)] 45 [] [] [] [] []
INJECT_T 32066 [(1,0)] D [] [] [] [] []
MERGE 32067 [(1,0),(0,0)] D [] [32069] [] [] [((0,0),(1,0))]
DISCARD 32068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32069 [(0,0)] HALF_D_PLUS_2 [32067] [] [] [] []
IDLE 32070 [(0,0)] 35 [] [] [] [] []
INJECT_T 32071 [(0,1)] D [] [] [] [] []
MERGE 32072 [(0,1),(0,0)] D [] [32074] [] [] [((0,0),(0,1))]
DISCARD 32073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32074 [(0,0)] HALF_D_PLUS_2 [32072] [] [] [] []
IDLE 32075 [(0,0)] 198 [] [] [] [] []
INJECT_T 32076 [(1,0)] D [] [] [] [] []
MERGE 32077 [(1,0),(0,0)] D [] [32079] [] [] [((0,0),(1,0))]
DISCARD 32078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32079 [(0,0)] HALF_D_PLUS_2 [32077] [] [] [] []
IDLE 32080 [(0,0)] 106 [] [] [] [] []
INJECT_T 32081 [(0,1)] D [] [] [] [] []
MERGE 32082 [(0,1),(0,0)] D [] [32084] [] [] [((0,0),(0,1))]
DISCARD 32083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32084 [(0,0)] HALF_D_PLUS_2 [32082] [] [] [] []
IDLE 32085 [(0,0)] 95 [] [] [] [] []
INJECT_T 32086 [(1,0)] D [] [] [] [] []
MERGE 32087 [(1,0),(0,0)] D [] [32089] [] [] [((0,0),(1,0))]
DISCARD 32088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32089 [(0,0)] HALF_D_PLUS_2 [32087] [] [] [] []
IDLE 32090 [(0,0)] 35 [] [] [] [] []
INJECT_T 32091 [(0,1)] D [] [] [] [] []
MERGE 32092 [(0,1),(0,0)] D [] [32094] [] [] [((0,0),(0,1))]
DISCARD 32093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32094 [(0,0)] HALF_D_PLUS_2 [32092] [] [] [] []
IDLE 32095 [(0,0)] 116 [] [] [] [] []
INJECT_T 32096 [(1,0)] D [] [] [] [] []
MERGE 32097 [(1,0),(0,0)] D [] [32099] [] [] [((0,0),(1,0))]
DISCARD 32098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32099 [(0,0)] HALF_D_PLUS_2 [32097] [] [] [] []
IDLE 32100 [(0,0)] 73 [] [] [] [] []
INJECT_T 32101 [(0,1)] D [] [] [] [] []
MERGE 32102 [(0,1),(0,0)] D [] [32104] [] [] [((0,0),(0,1))]
DISCARD 32103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32104 [(0,0)] HALF_D_PLUS_2 [32102] [] [] [] []
IDLE 32105 [(0,0)] 51 [] [] [] [] []
INJECT_T 32106 [(1,0)] D [] [] [] [] []
MERGE 32107 [(1,0),(0,0)] D [] [32109] [] [] [((0,0),(1,0))]
DISCARD 32108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32109 [(0,0)] HALF_D_PLUS_2 [32107] [] [] [] []
IDLE 32110 [(0,0)] 110 [] [] [] [] []
INJECT_T 32111 [(0,1)] D [] [] [] [] []
MERGE 32112 [(0,1),(0,0)] D [] [32114] [] [] [((0,0),(0,1))]
DISCARD 32113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32114 [(0,0)] HALF_D_PLUS_2 [32112] [] [] [] []
IDLE 32115 [(0,0)] 7 [] [] [] [] []
INJECT_T 32116 [(1,0)] D [] [] [] [] []
MERGE 32117 [(1,0),(0,0)] D [] [32119] [] [] [((0,0),(1,0))]
DISCARD 32118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32119 [(0,0)] HALF_D_PLUS_2 [32117] [] [] [] []
IDLE 32120 [(0,0)] 98 [] [] [] [] []
INJECT_T 32121 [(0,1)] D [] [] [] [] []
MERGE 32122 [(0,1),(0,0)] D [] [32124] [] [] [((0,0),(0,1))]
DISCARD 32123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32124 [(0,0)] HALF_D_PLUS_2 [32122] [] [] [] []
IDLE 32125 [(0,0)] 56 [] [] [] [] []
INJECT_T 32126 [(1,0)] D [] [] [] [] []
MERGE 32127 [(1,0),(0,0)] D [] [32129] [] [] [((0,0),(1,0))]
DISCARD 32128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32129 [(0,0)] HALF_D_PLUS_2 [32127] [] [] [] []
IDLE 32130 [(0,0)] 111 [] [] [] [] []
INJECT_T 32131 [(0,1)] D [] [] [] [] []
MERGE 32132 [(0,1),(0,0)] D [] [32134] [] [] [((0,0),(0,1))]
DISCARD 32133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32134 [(0,0)] HALF_D_PLUS_2 [32132] [] [] [] []
IDLE 32135 [(0,0)] 33 [] [] [] [] []
INJECT_T 32136 [(1,0)] D [] [] [] [] []
MERGE 32137 [(1,0),(0,0)] D [] [32139] [] [] [((0,0),(1,0))]
DISCARD 32138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32139 [(0,0)] HALF_D_PLUS_2 [32137] [] [] [] []
IDLE 32140 [(0,0)] 200 [] [] [] [] []
INJECT_T 32141 [(0,1)] D [] [] [] [] []
MERGE 32142 [(0,1),(0,0)] D [] [32144] [] [] [((0,0),(0,1))]
DISCARD 32143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32144 [(0,0)] HALF_D_PLUS_2 [32142] [] [] [] []
IDLE 32145 [(0,0)] 29 [] [] [] [] []
INJECT_T 32146 [(1,0)] D [] [] [] [] []
MERGE 32147 [(1,0),(0,0)] D [] [32149] [] [] [((0,0),(1,0))]
DISCARD 32148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32149 [(0,0)] HALF_D_PLUS_2 [32147] [] [] [] []
IDLE 32150 [(0,0)] 43 [] [] [] [] []
INJECT_T 32151 [(0,1)] D [] [] [] [] []
MERGE 32152 [(0,1),(0,0)] D [] [32154] [] [] [((0,0),(0,1))]
DISCARD 32153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32154 [(0,0)] HALF_D_PLUS_2 [32152] [] [] [] []
IDLE 32155 [(0,0)] 155 [] [] [] [] []
INJECT_T 32156 [(1,0)] D [] [] [] [] []
MERGE 32157 [(1,0),(0,0)] D [] [32159] [] [] [((0,0),(1,0))]
DISCARD 32158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32159 [(0,0)] HALF_D_PLUS_2 [32157] [] [] [] []
IDLE 32160 [(0,0)] 89 [] [] [] [] []
INJECT_T 32161 [(0,1)] D [] [] [] [] []
MERGE 32162 [(0,1),(0,0)] D [] [32164] [] [] [((0,0),(0,1))]
DISCARD 32163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32164 [(0,0)] HALF_D_PLUS_2 [32162] [] [] [] []
IDLE 32165 [(0,0)] 144 [] [] [] [] []
INJECT_T 32166 [(1,0)] D [] [] [] [] []
MERGE 32167 [(1,0),(0,0)] D [] [32169] [] [] [((0,0),(1,0))]
DISCARD 32168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32169 [(0,0)] HALF_D_PLUS_2 [32167] [] [] [] []
IDLE 32170 [(0,0)] 10 [] [] [] [] []
INJECT_T 32171 [(0,1)] D [] [] [] [] []
MERGE 32172 [(0,1),(0,0)] D [] [32174] [] [] [((0,0),(0,1))]
DISCARD 32173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32174 [(0,0)] HALF_D_PLUS_2 [32172] [] [] [] []
IDLE 32175 [(0,0)] 18 [] [] [] [] []
INJECT_T 32176 [(1,0)] D [] [] [] [] []
MERGE 32177 [(1,0),(0,0)] D [] [32179] [] [] [((0,0),(1,0))]
DISCARD 32178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32179 [(0,0)] HALF_D_PLUS_2 [32177] [] [] [] []
IDLE 32180 [(0,0)] 162 [] [] [] [] []
INJECT_T 32181 [(0,1)] D [] [] [] [] []
MERGE 32182 [(0,1),(0,0)] D [] [32184] [] [] [((0,0),(0,1))]
DISCARD 32183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32184 [(0,0)] HALF_D_PLUS_2 [32182] [] [] [] []
IDLE 32185 [(0,0)] 119 [] [] [] [] []
INJECT_T 32186 [(1,0)] D [] [] [] [] []
MERGE 32187 [(1,0),(0,0)] D [] [32189] [] [] [((0,0),(1,0))]
DISCARD 32188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32189 [(0,0)] HALF_D_PLUS_2 [32187] [] [] [] []
IDLE 32190 [(0,0)] 117 [] [] [] [] []
INJECT_T 32191 [(0,1)] D [] [] [] [] []
MERGE 32192 [(0,1),(0,0)] D [] [32194] [] [] [((0,0),(0,1))]
DISCARD 32193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32194 [(0,0)] HALF_D_PLUS_2 [32192] [] [] [] []
IDLE 32195 [(0,0)] 178 [] [] [] [] []
INJECT_T 32196 [(1,0)] D [] [] [] [] []
MERGE 32197 [(1,0),(0,0)] D [] [32199] [] [] [((0,0),(1,0))]
DISCARD 32198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32199 [(0,0)] HALF_D_PLUS_2 [32197] [] [] [] []
IDLE 32200 [(0,0)] 186 [] [] [] [] []
INJECT_T 32201 [(0,1)] D [] [] [] [] []
MERGE 32202 [(0,1),(0,0)] D [] [32204] [] [] [((0,0),(0,1))]
DISCARD 32203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32204 [(0,0)] HALF_D_PLUS_2 [32202] [] [] [] []
IDLE 32205 [(0,0)] 184 [] [] [] [] []
INJECT_T 32206 [(1,0)] D [] [] [] [] []
MERGE 32207 [(1,0),(0,0)] D [] [32209] [] [] [((0,0),(1,0))]
DISCARD 32208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32209 [(0,0)] HALF_D_PLUS_2 [32207] [] [] [] []
IDLE 32210 [(0,0)] 132 [] [] [] [] []
INJECT_T 32211 [(0,1)] D [] [] [] [] []
MERGE 32212 [(0,1),(0,0)] D [] [32214] [] [] [((0,0),(0,1))]
DISCARD 32213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32214 [(0,0)] HALF_D_PLUS_2 [32212] [] [] [] []
IDLE 32215 [(0,0)] 139 [] [] [] [] []
INJECT_T 32216 [(1,0)] D [] [] [] [] []
MERGE 32217 [(1,0),(0,0)] D [] [32219] [] [] [((0,0),(1,0))]
DISCARD 32218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32219 [(0,0)] HALF_D_PLUS_2 [32217] [] [] [] []
IDLE 32220 [(0,0)] 95 [] [] [] [] []
INJECT_T 32221 [(0,1)] D [] [] [] [] []
MERGE 32222 [(0,1),(0,0)] D [] [32224] [] [] [((0,0),(0,1))]
DISCARD 32223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32224 [(0,0)] HALF_D_PLUS_2 [32222] [] [] [] []
IDLE 32225 [(0,0)] 62 [] [] [] [] []
INJECT_T 32226 [(1,0)] D [] [] [] [] []
MERGE 32227 [(1,0),(0,0)] D [] [32229] [] [] [((0,0),(1,0))]
DISCARD 32228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32229 [(0,0)] HALF_D_PLUS_2 [32227] [] [] [] []
IDLE 32230 [(0,0)] 106 [] [] [] [] []
INJECT_T 32231 [(0,1)] D [] [] [] [] []
MERGE 32232 [(0,1),(0,0)] D [] [32234] [] [] [((0,0),(0,1))]
DISCARD 32233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32234 [(0,0)] HALF_D_PLUS_2 [32232] [] [] [] []
IDLE 32235 [(0,0)] 106 [] [] [] [] []
INJECT_T 32236 [(1,0)] D [] [] [] [] []
MERGE 32237 [(1,0),(0,0)] D [] [32239] [] [] [((0,0),(1,0))]
DISCARD 32238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32239 [(0,0)] HALF_D_PLUS_2 [32237] [] [] [] []
IDLE 32240 [(0,0)] 90 [] [] [] [] []
INJECT_T 32241 [(0,1)] D [] [] [] [] []
MERGE 32242 [(0,1),(0,0)] D [] [32244] [] [] [((0,0),(0,1))]
DISCARD 32243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32244 [(0,0)] HALF_D_PLUS_2 [32242] [] [] [] []
IDLE 32245 [(0,0)] 113 [] [] [] [] []
INJECT_T 32246 [(1,0)] D [] [] [] [] []
MERGE 32247 [(1,0),(0,0)] D [] [32249] [] [] [((0,0),(1,0))]
DISCARD 32248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32249 [(0,0)] HALF_D_PLUS_2 [32247] [] [] [] []
IDLE 32250 [(0,0)] 67 [] [] [] [] []
INJECT_T 32251 [(0,1)] D [] [] [] [] []
MERGE 32252 [(0,1),(0,0)] D [] [32254] [] [] [((0,0),(0,1))]
DISCARD 32253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32254 [(0,0)] HALF_D_PLUS_2 [32252] [] [] [] []
IDLE 32255 [(0,0)] 84 [] [] [] [] []
INJECT_T 32256 [(1,0)] D [] [] [] [] []
MERGE 32257 [(1,0),(0,0)] D [] [32259] [] [] [((0,0),(1,0))]
DISCARD 32258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32259 [(0,0)] HALF_D_PLUS_2 [32257] [] [] [] []
IDLE 32260 [(0,0)] 121 [] [] [] [] []
INJECT_T 32261 [(0,1)] D [] [] [] [] []
MERGE 32262 [(0,1),(0,0)] D [] [32264] [] [] [((0,0),(0,1))]
DISCARD 32263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32264 [(0,0)] HALF_D_PLUS_2 [32262] [] [] [] []
IDLE 32265 [(0,0)] 172 [] [] [] [] []
INJECT_T 32266 [(1,0)] D [] [] [] [] []
MERGE 32267 [(1,0),(0,0)] D [] [32269] [] [] [((0,0),(1,0))]
DISCARD 32268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32269 [(0,0)] HALF_D_PLUS_2 [32267] [] [] [] []
IDLE 32270 [(0,0)] 83 [] [] [] [] []
INJECT_T 32271 [(0,1)] D [] [] [] [] []
MERGE 32272 [(0,1),(0,0)] D [] [32274] [] [] [((0,0),(0,1))]
DISCARD 32273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32274 [(0,0)] HALF_D_PLUS_2 [32272] [] [] [] []
IDLE 32275 [(0,0)] 51 [] [] [] [] []
INJECT_T 32276 [(1,0)] D [] [] [] [] []
MERGE 32277 [(1,0),(0,0)] D [] [32279] [] [] [((0,0),(1,0))]
DISCARD 32278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32279 [(0,0)] HALF_D_PLUS_2 [32277] [] [] [] []
IDLE 32280 [(0,0)] 164 [] [] [] [] []
INJECT_T 32281 [(0,1)] D [] [] [] [] []
MERGE 32282 [(0,1),(0,0)] D [] [32284] [] [] [((0,0),(0,1))]
DISCARD 32283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32284 [(0,0)] HALF_D_PLUS_2 [32282] [] [] [] []
IDLE 32285 [(0,0)] 10 [] [] [] [] []
INJECT_T 32286 [(1,0)] D [] [] [] [] []
MERGE 32287 [(1,0),(0,0)] D [] [32289] [] [] [((0,0),(1,0))]
DISCARD 32288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32289 [(0,0)] HALF_D_PLUS_2 [32287] [] [] [] []
IDLE 32290 [(0,0)] 174 [] [] [] [] []
INJECT_T 32291 [(0,1)] D [] [] [] [] []
MERGE 32292 [(0,1),(0,0)] D [] [32294] [] [] [((0,0),(0,1))]
DISCARD 32293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32294 [(0,0)] HALF_D_PLUS_2 [32292] [] [] [] []
IDLE 32295 [(0,0)] 94 [] [] [] [] []
INJECT_T 32296 [(1,0)] D [] [] [] [] []
MERGE 32297 [(1,0),(0,0)] D [] [32299] [] [] [((0,0),(1,0))]
DISCARD 32298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32299 [(0,0)] HALF_D_PLUS_2 [32297] [] [] [] []
IDLE 32300 [(0,0)] 67 [] [] [] [] []
INJECT_T 32301 [(0,1)] D [] [] [] [] []
MERGE 32302 [(0,1),(0,0)] D [] [32304] [] [] [((0,0),(0,1))]
DISCARD 32303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32304 [(0,0)] HALF_D_PLUS_2 [32302] [] [] [] []
IDLE 32305 [(0,0)] 3 [] [] [] [] []
INJECT_T 32306 [(1,0)] D [] [] [] [] []
MERGE 32307 [(1,0),(0,0)] D [] [32309] [] [] [((0,0),(1,0))]
DISCARD 32308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32309 [(0,0)] HALF_D_PLUS_2 [32307] [] [] [] []
IDLE 32310 [(0,0)] 139 [] [] [] [] []
INJECT_T 32311 [(0,1)] D [] [] [] [] []
MERGE 32312 [(0,1),(0,0)] D [] [32314] [] [] [((0,0),(0,1))]
DISCARD 32313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32314 [(0,0)] HALF_D_PLUS_2 [32312] [] [] [] []
IDLE 32315 [(0,0)] 173 [] [] [] [] []
INJECT_T 32316 [(1,0)] D [] [] [] [] []
MERGE 32317 [(1,0),(0,0)] D [] [32319] [] [] [((0,0),(1,0))]
DISCARD 32318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32319 [(0,0)] HALF_D_PLUS_2 [32317] [] [] [] []
IDLE 32320 [(0,0)] 86 [] [] [] [] []
INJECT_T 32321 [(0,1)] D [] [] [] [] []
MERGE 32322 [(0,1),(0,0)] D [] [32324] [] [] [((0,0),(0,1))]
DISCARD 32323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32324 [(0,0)] HALF_D_PLUS_2 [32322] [] [] [] []
IDLE 32325 [(0,0)] 99 [] [] [] [] []
INJECT_T 32326 [(1,0)] D [] [] [] [] []
MERGE 32327 [(1,0),(0,0)] D [] [32329] [] [] [((0,0),(1,0))]
DISCARD 32328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32329 [(0,0)] HALF_D_PLUS_2 [32327] [] [] [] []
IDLE 32330 [(0,0)] 48 [] [] [] [] []
INJECT_T 32331 [(0,1)] D [] [] [] [] []
MERGE 32332 [(0,1),(0,0)] D [] [32334] [] [] [((0,0),(0,1))]
DISCARD 32333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32334 [(0,0)] HALF_D_PLUS_2 [32332] [] [] [] []
IDLE 32335 [(0,0)] 43 [] [] [] [] []
INJECT_T 32336 [(1,0)] D [] [] [] [] []
MERGE 32337 [(1,0),(0,0)] D [] [32339] [] [] [((0,0),(1,0))]
DISCARD 32338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32339 [(0,0)] HALF_D_PLUS_2 [32337] [] [] [] []
IDLE 32340 [(0,0)] 198 [] [] [] [] []
INJECT_T 32341 [(0,1)] D [] [] [] [] []
MERGE 32342 [(0,1),(0,0)] D [] [32344] [] [] [((0,0),(0,1))]
DISCARD 32343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32344 [(0,0)] HALF_D_PLUS_2 [32342] [] [] [] []
IDLE 32345 [(0,0)] 196 [] [] [] [] []
INJECT_T 32346 [(1,0)] D [] [] [] [] []
MERGE 32347 [(1,0),(0,0)] D [] [32349] [] [] [((0,0),(1,0))]
DISCARD 32348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32349 [(0,0)] HALF_D_PLUS_2 [32347] [] [] [] []
IDLE 32350 [(0,0)] 47 [] [] [] [] []
INJECT_T 32351 [(0,1)] D [] [] [] [] []
MERGE 32352 [(0,1),(0,0)] D [] [32354] [] [] [((0,0),(0,1))]
DISCARD 32353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32354 [(0,0)] HALF_D_PLUS_2 [32352] [] [] [] []
IDLE 32355 [(0,0)] 167 [] [] [] [] []
INJECT_T 32356 [(1,0)] D [] [] [] [] []
MERGE 32357 [(1,0),(0,0)] D [] [32359] [] [] [((0,0),(1,0))]
DISCARD 32358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32359 [(0,0)] HALF_D_PLUS_2 [32357] [] [] [] []
IDLE 32360 [(0,0)] 132 [] [] [] [] []
INJECT_T 32361 [(0,1)] D [] [] [] [] []
MERGE 32362 [(0,1),(0,0)] D [] [32364] [] [] [((0,0),(0,1))]
DISCARD 32363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32364 [(0,0)] HALF_D_PLUS_2 [32362] [] [] [] []
IDLE 32365 [(0,0)] 172 [] [] [] [] []
INJECT_T 32366 [(1,0)] D [] [] [] [] []
MERGE 32367 [(1,0),(0,0)] D [] [32369] [] [] [((0,0),(1,0))]
DISCARD 32368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32369 [(0,0)] HALF_D_PLUS_2 [32367] [] [] [] []
IDLE 32370 [(0,0)] 153 [] [] [] [] []
INJECT_T 32371 [(0,1)] D [] [] [] [] []
MERGE 32372 [(0,1),(0,0)] D [] [32374] [] [] [((0,0),(0,1))]
DISCARD 32373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32374 [(0,0)] HALF_D_PLUS_2 [32372] [] [] [] []
IDLE 32375 [(0,0)] 11 [] [] [] [] []
INJECT_T 32376 [(1,0)] D [] [] [] [] []
MERGE 32377 [(1,0),(0,0)] D [] [32379] [] [] [((0,0),(1,0))]
DISCARD 32378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32379 [(0,0)] HALF_D_PLUS_2 [32377] [] [] [] []
IDLE 32380 [(0,0)] 139 [] [] [] [] []
INJECT_T 32381 [(0,1)] D [] [] [] [] []
MERGE 32382 [(0,1),(0,0)] D [] [32384] [] [] [((0,0),(0,1))]
DISCARD 32383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32384 [(0,0)] HALF_D_PLUS_2 [32382] [] [] [] []
IDLE 32385 [(0,0)] 189 [] [] [] [] []
INJECT_T 32386 [(1,0)] D [] [] [] [] []
MERGE 32387 [(1,0),(0,0)] D [] [32389] [] [] [((0,0),(1,0))]
DISCARD 32388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32389 [(0,0)] HALF_D_PLUS_2 [32387] [] [] [] []
IDLE 32390 [(0,0)] 17 [] [] [] [] []
INJECT_T 32391 [(0,1)] D [] [] [] [] []
MERGE 32392 [(0,1),(0,0)] D [] [32394] [] [] [((0,0),(0,1))]
DISCARD 32393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32394 [(0,0)] HALF_D_PLUS_2 [32392] [] [] [] []
IDLE 32395 [(0,0)] 68 [] [] [] [] []
INJECT_T 32396 [(1,0)] D [] [] [] [] []
MERGE 32397 [(1,0),(0,0)] D [] [32399] [] [] [((0,0),(1,0))]
DISCARD 32398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32399 [(0,0)] HALF_D_PLUS_2 [32397] [] [] [] []
IDLE 32400 [(0,0)] 57 [] [] [] [] []
INJECT_T 32401 [(0,1)] D [] [] [] [] []
MERGE 32402 [(0,1),(0,0)] D [] [32404] [] [] [((0,0),(0,1))]
DISCARD 32403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32404 [(0,0)] HALF_D_PLUS_2 [32402] [] [] [] []
IDLE 32405 [(0,0)] 145 [] [] [] [] []
INJECT_T 32406 [(1,0)] D [] [] [] [] []
MERGE 32407 [(1,0),(0,0)] D [] [32409] [] [] [((0,0),(1,0))]
DISCARD 32408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32409 [(0,0)] HALF_D_PLUS_2 [32407] [] [] [] []
IDLE 32410 [(0,0)] 137 [] [] [] [] []
INJECT_T 32411 [(0,1)] D [] [] [] [] []
MERGE 32412 [(0,1),(0,0)] D [] [32414] [] [] [((0,0),(0,1))]
DISCARD 32413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32414 [(0,0)] HALF_D_PLUS_2 [32412] [] [] [] []
IDLE 32415 [(0,0)] 49 [] [] [] [] []
INJECT_T 32416 [(1,0)] D [] [] [] [] []
MERGE 32417 [(1,0),(0,0)] D [] [32419] [] [] [((0,0),(1,0))]
DISCARD 32418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32419 [(0,0)] HALF_D_PLUS_2 [32417] [] [] [] []
IDLE 32420 [(0,0)] 51 [] [] [] [] []
INJECT_T 32421 [(0,1)] D [] [] [] [] []
MERGE 32422 [(0,1),(0,0)] D [] [32424] [] [] [((0,0),(0,1))]
DISCARD 32423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32424 [(0,0)] HALF_D_PLUS_2 [32422] [] [] [] []
IDLE 32425 [(0,0)] 91 [] [] [] [] []
INJECT_T 32426 [(1,0)] D [] [] [] [] []
MERGE 32427 [(1,0),(0,0)] D [] [32429] [] [] [((0,0),(1,0))]
DISCARD 32428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32429 [(0,0)] HALF_D_PLUS_2 [32427] [] [] [] []
IDLE 32430 [(0,0)] 194 [] [] [] [] []
INJECT_T 32431 [(0,1)] D [] [] [] [] []
MERGE 32432 [(0,1),(0,0)] D [] [32434] [] [] [((0,0),(0,1))]
DISCARD 32433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32434 [(0,0)] HALF_D_PLUS_2 [32432] [] [] [] []
IDLE 32435 [(0,0)] 161 [] [] [] [] []
INJECT_T 32436 [(1,0)] D [] [] [] [] []
MERGE 32437 [(1,0),(0,0)] D [] [32439] [] [] [((0,0),(1,0))]
DISCARD 32438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32439 [(0,0)] HALF_D_PLUS_2 [32437] [] [] [] []
IDLE 32440 [(0,0)] 88 [] [] [] [] []
INJECT_T 32441 [(0,1)] D [] [] [] [] []
MERGE 32442 [(0,1),(0,0)] D [] [32444] [] [] [((0,0),(0,1))]
DISCARD 32443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32444 [(0,0)] HALF_D_PLUS_2 [32442] [] [] [] []
IDLE 32445 [(0,0)] 90 [] [] [] [] []
INJECT_T 32446 [(1,0)] D [] [] [] [] []
MERGE 32447 [(1,0),(0,0)] D [] [32449] [] [] [((0,0),(1,0))]
DISCARD 32448 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32449 [(0,0)] HALF_D_PLUS_2 [32447] [] [] [] []
IDLE 32450 [(0,0)] 110 [] [] [] [] []
INJECT_T 32451 [(0,1)] D [] [] [] [] []
MERGE 32452 [(0,1),(0,0)] D [] [32454] [] [] [((0,0),(0,1))]
DISCARD 32453 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32454 [(0,0)] HALF_D_PLUS_2 [32452] [] [] [] []
IDLE 32455 [(0,0)] 55 [] [] [] [] []
INJECT_T 32456 [(1,0)] D [] [] [] [] []
MERGE 32457 [(1,0),(0,0)] D [] [32459] [] [] [((0,0),(1,0))]
DISCARD 32458 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32459 [(0,0)] HALF_D_PLUS_2 [32457] [] [] [] []
IDLE 32460 [(0,0)] 101 [] [] [] [] []
INJECT_T 32461 [(0,1)] D [] [] [] [] []
MERGE 32462 [(0,1),(0,0)] D [] [32464] [] [] [((0,0),(0,1))]
DISCARD 32463 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32464 [(0,0)] HALF_D_PLUS_2 [32462] [] [] [] []
IDLE 32465 [(0,0)] 66 [] [] [] [] []
INJECT_T 32466 [(1,0)] D [] [] [] [] []
MERGE 32467 [(1,0),(0,0)] D [] [32469] [] [] [((0,0),(1,0))]
DISCARD 32468 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32469 [(0,0)] HALF_D_PLUS_2 [32467] [] [] [] []
IDLE 32470 [(0,0)] 86 [] [] [] [] []
INJECT_T 32471 [(0,1)] D [] [] [] [] []
MERGE 32472 [(0,1),(0,0)] D [] [32474] [] [] [((0,0),(0,1))]
DISCARD 32473 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32474 [(0,0)] HALF_D_PLUS_2 [32472] [] [] [] []
IDLE 32475 [(0,0)] 195 [] [] [] [] []
INJECT_T 32476 [(1,0)] D [] [] [] [] []
MERGE 32477 [(1,0),(0,0)] D [] [32479] [] [] [((0,0),(1,0))]
DISCARD 32478 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32479 [(0,0)] HALF_D_PLUS_2 [32477] [] [] [] []
IDLE 32480 [(0,0)] 93 [] [] [] [] []
INJECT_T 32481 [(0,1)] D [] [] [] [] []
MERGE 32482 [(0,1),(0,0)] D [] [32484] [] [] [((0,0),(0,1))]
DISCARD 32483 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32484 [(0,0)] HALF_D_PLUS_2 [32482] [] [] [] []
IDLE 32485 [(0,0)] 45 [] [] [] [] []
INJECT_T 32486 [(1,0)] D [] [] [] [] []
MERGE 32487 [(1,0),(0,0)] D [] [32489] [] [] [((0,0),(1,0))]
DISCARD 32488 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32489 [(0,0)] HALF_D_PLUS_2 [32487] [] [] [] []
IDLE 32490 [(0,0)] 184 [] [] [] [] []
INJECT_T 32491 [(0,1)] D [] [] [] [] []
MERGE 32492 [(0,1),(0,0)] D [] [32494] [] [] [((0,0),(0,1))]
DISCARD 32493 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32494 [(0,0)] HALF_D_PLUS_2 [32492] [] [] [] []
IDLE 32495 [(0,0)] 142 [] [] [] [] []
INJECT_T 32496 [(1,0)] D [] [] [] [] []
MERGE 32497 [(1,0),(0,0)] D [] [32499] [] [] [((0,0),(1,0))]
DISCARD 32498 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32499 [(0,0)] HALF_D_PLUS_2 [32497] [] [] [] []
IDLE 32500 [(0,0)] 4 [] [] [] [] []
INJECT_T 32501 [(0,1)] D [] [] [] [] []
MERGE 32502 [(0,1),(0,0)] D [] [32504] [] [] [((0,0),(0,1))]
DISCARD 32503 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32504 [(0,0)] HALF_D_PLUS_2 [32502] [] [] [] []
IDLE 32505 [(0,0)] 27 [] [] [] [] []
INJECT_T 32506 [(1,0)] D [] [] [] [] []
MERGE 32507 [(1,0),(0,0)] D [] [32509] [] [] [((0,0),(1,0))]
DISCARD 32508 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32509 [(0,0)] HALF_D_PLUS_2 [32507] [] [] [] []
IDLE 32510 [(0,0)] 194 [] [] [] [] []
INJECT_T 32511 [(0,1)] D [] [] [] [] []
MERGE 32512 [(0,1),(0,0)] D [] [32514] [] [] [((0,0),(0,1))]
DISCARD 32513 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32514 [(0,0)] HALF_D_PLUS_2 [32512] [] [] [] []
IDLE 32515 [(0,0)] 53 [] [] [] [] []
INJECT_T 32516 [(1,0)] D [] [] [] [] []
MERGE 32517 [(1,0),(0,0)] D [] [32519] [] [] [((0,0),(1,0))]
DISCARD 32518 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32519 [(0,0)] HALF_D_PLUS_2 [32517] [] [] [] []
IDLE 32520 [(0,0)] 23 [] [] [] [] []
INJECT_T 32521 [(0,1)] D [] [] [] [] []
MERGE 32522 [(0,1),(0,0)] D [] [32524] [] [] [((0,0),(0,1))]
DISCARD 32523 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32524 [(0,0)] HALF_D_PLUS_2 [32522] [] [] [] []
IDLE 32525 [(0,0)] 192 [] [] [] [] []
INJECT_T 32526 [(1,0)] D [] [] [] [] []
MERGE 32527 [(1,0),(0,0)] D [] [32529] [] [] [((0,0),(1,0))]
DISCARD 32528 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32529 [(0,0)] HALF_D_PLUS_2 [32527] [] [] [] []
IDLE 32530 [(0,0)] 86 [] [] [] [] []
INJECT_T 32531 [(0,1)] D [] [] [] [] []
MERGE 32532 [(0,1),(0,0)] D [] [32534] [] [] [((0,0),(0,1))]
DISCARD 32533 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32534 [(0,0)] HALF_D_PLUS_2 [32532] [] [] [] []
IDLE 32535 [(0,0)] 121 [] [] [] [] []
INJECT_T 32536 [(1,0)] D [] [] [] [] []
MERGE 32537 [(1,0),(0,0)] D [] [32539] [] [] [((0,0),(1,0))]
DISCARD 32538 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32539 [(0,0)] HALF_D_PLUS_2 [32537] [] [] [] []
IDLE 32540 [(0,0)] 139 [] [] [] [] []
INJECT_T 32541 [(0,1)] D [] [] [] [] []
MERGE 32542 [(0,1),(0,0)] D [] [32544] [] [] [((0,0),(0,1))]
DISCARD 32543 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32544 [(0,0)] HALF_D_PLUS_2 [32542] [] [] [] []
IDLE 32545 [(0,0)] 119 [] [] [] [] []
INJECT_T 32546 [(1,0)] D [] [] [] [] []
MERGE 32547 [(1,0),(0,0)] D [] [32549] [] [] [((0,0),(1,0))]
DISCARD 32548 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32549 [(0,0)] HALF_D_PLUS_2 [32547] [] [] [] []
IDLE 32550 [(0,0)] 160 [] [] [] [] []
INJECT_T 32551 [(0,1)] D [] [] [] [] []
MERGE 32552 [(0,1),(0,0)] D [] [32554] [] [] [((0,0),(0,1))]
DISCARD 32553 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32554 [(0,0)] HALF_D_PLUS_2 [32552] [] [] [] []
IDLE 32555 [(0,0)] 58 [] [] [] [] []
INJECT_T 32556 [(1,0)] D [] [] [] [] []
MERGE 32557 [(1,0),(0,0)] D [] [32559] [] [] [((0,0),(1,0))]
DISCARD 32558 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32559 [(0,0)] HALF_D_PLUS_2 [32557] [] [] [] []
IDLE 32560 [(0,0)] 132 [] [] [] [] []
INJECT_T 32561 [(0,1)] D [] [] [] [] []
MERGE 32562 [(0,1),(0,0)] D [] [32564] [] [] [((0,0),(0,1))]
DISCARD 32563 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32564 [(0,0)] HALF_D_PLUS_2 [32562] [] [] [] []
IDLE 32565 [(0,0)] 57 [] [] [] [] []
INJECT_T 32566 [(1,0)] D [] [] [] [] []
MERGE 32567 [(1,0),(0,0)] D [] [32569] [] [] [((0,0),(1,0))]
DISCARD 32568 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32569 [(0,0)] HALF_D_PLUS_2 [32567] [] [] [] []
IDLE 32570 [(0,0)] 98 [] [] [] [] []
INJECT_T 32571 [(0,1)] D [] [] [] [] []
MERGE 32572 [(0,1),(0,0)] D [] [32574] [] [] [((0,0),(0,1))]
DISCARD 32573 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32574 [(0,0)] HALF_D_PLUS_2 [32572] [] [] [] []
IDLE 32575 [(0,0)] 35 [] [] [] [] []
INJECT_T 32576 [(1,0)] D [] [] [] [] []
MERGE 32577 [(1,0),(0,0)] D [] [32579] [] [] [((0,0),(1,0))]
DISCARD 32578 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32579 [(0,0)] HALF_D_PLUS_2 [32577] [] [] [] []
IDLE 32580 [(0,0)] 178 [] [] [] [] []
INJECT_T 32581 [(0,1)] D [] [] [] [] []
MERGE 32582 [(0,1),(0,0)] D [] [32584] [] [] [((0,0),(0,1))]
DISCARD 32583 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32584 [(0,0)] HALF_D_PLUS_2 [32582] [] [] [] []
IDLE 32585 [(0,0)] 128 [] [] [] [] []
INJECT_T 32586 [(1,0)] D [] [] [] [] []
MERGE 32587 [(1,0),(0,0)] D [] [32589] [] [] [((0,0),(1,0))]
DISCARD 32588 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32589 [(0,0)] HALF_D_PLUS_2 [32587] [] [] [] []
IDLE 32590 [(0,0)] 87 [] [] [] [] []
INJECT_T 32591 [(0,1)] D [] [] [] [] []
MERGE 32592 [(0,1),(0,0)] D [] [32594] [] [] [((0,0),(0,1))]
DISCARD 32593 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32594 [(0,0)] HALF_D_PLUS_2 [32592] [] [] [] []
IDLE 32595 [(0,0)] 27 [] [] [] [] []
INJECT_T 32596 [(1,0)] D [] [] [] [] []
MERGE 32597 [(1,0),(0,0)] D [] [32599] [] [] [((0,0),(1,0))]
DISCARD 32598 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32599 [(0,0)] HALF_D_PLUS_2 [32597] [] [] [] []
IDLE 32600 [(0,0)] 49 [] [] [] [] []
INJECT_T 32601 [(0,1)] D [] [] [] [] []
MERGE 32602 [(0,1),(0,0)] D [] [32604] [] [] [((0,0),(0,1))]
DISCARD 32603 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32604 [(0,0)] HALF_D_PLUS_2 [32602] [] [] [] []
IDLE 32605 [(0,0)] 89 [] [] [] [] []
INJECT_T 32606 [(1,0)] D [] [] [] [] []
MERGE 32607 [(1,0),(0,0)] D [] [32609] [] [] [((0,0),(1,0))]
DISCARD 32608 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32609 [(0,0)] HALF_D_PLUS_2 [32607] [] [] [] []
IDLE 32610 [(0,0)] 156 [] [] [] [] []
INJECT_T 32611 [(0,1)] D [] [] [] [] []
MERGE 32612 [(0,1),(0,0)] D [] [32614] [] [] [((0,0),(0,1))]
DISCARD 32613 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32614 [(0,0)] HALF_D_PLUS_2 [32612] [] [] [] []
IDLE 32615 [(0,0)] 98 [] [] [] [] []
INJECT_T 32616 [(1,0)] D [] [] [] [] []
MERGE 32617 [(1,0),(0,0)] D [] [32619] [] [] [((0,0),(1,0))]
DISCARD 32618 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32619 [(0,0)] HALF_D_PLUS_2 [32617] [] [] [] []
IDLE 32620 [(0,0)] 113 [] [] [] [] []
INJECT_T 32621 [(0,1)] D [] [] [] [] []
MERGE 32622 [(0,1),(0,0)] D [] [32624] [] [] [((0,0),(0,1))]
DISCARD 32623 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32624 [(0,0)] HALF_D_PLUS_2 [32622] [] [] [] []
IDLE 32625 [(0,0)] 58 [] [] [] [] []
INJECT_T 32626 [(1,0)] D [] [] [] [] []
MERGE 32627 [(1,0),(0,0)] D [] [32629] [] [] [((0,0),(1,0))]
DISCARD 32628 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32629 [(0,0)] HALF_D_PLUS_2 [32627] [] [] [] []
IDLE 32630 [(0,0)] 26 [] [] [] [] []
INJECT_T 32631 [(0,1)] D [] [] [] [] []
MERGE 32632 [(0,1),(0,0)] D [] [32634] [] [] [((0,0),(0,1))]
DISCARD 32633 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32634 [(0,0)] HALF_D_PLUS_2 [32632] [] [] [] []
IDLE 32635 [(0,0)] 59 [] [] [] [] []
INJECT_T 32636 [(1,0)] D [] [] [] [] []
MERGE 32637 [(1,0),(0,0)] D [] [32639] [] [] [((0,0),(1,0))]
DISCARD 32638 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32639 [(0,0)] HALF_D_PLUS_2 [32637] [] [] [] []
IDLE 32640 [(0,0)] 66 [] [] [] [] []
INJECT_T 32641 [(0,1)] D [] [] [] [] []
MERGE 32642 [(0,1),(0,0)] D [] [32644] [] [] [((0,0),(0,1))]
DISCARD 32643 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32644 [(0,0)] HALF_D_PLUS_2 [32642] [] [] [] []
IDLE 32645 [(0,0)] 21 [] [] [] [] []
INJECT_T 32646 [(1,0)] D [] [] [] [] []
MERGE 32647 [(1,0),(0,0)] D [] [32649] [] [] [((0,0),(1,0))]
DISCARD 32648 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32649 [(0,0)] HALF_D_PLUS_2 [32647] [] [] [] []
IDLE 32650 [(0,0)] 17 [] [] [] [] []
INJECT_T 32651 [(0,1)] D [] [] [] [] []
MERGE 32652 [(0,1),(0,0)] D [] [32654] [] [] [((0,0),(0,1))]
DISCARD 32653 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32654 [(0,0)] HALF_D_PLUS_2 [32652] [] [] [] []
IDLE 32655 [(0,0)] 4 [] [] [] [] []
INJECT_T 32656 [(1,0)] D [] [] [] [] []
MERGE 32657 [(1,0),(0,0)] D [] [32659] [] [] [((0,0),(1,0))]
DISCARD 32658 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32659 [(0,0)] HALF_D_PLUS_2 [32657] [] [] [] []
IDLE 32660 [(0,0)] 108 [] [] [] [] []
INJECT_T 32661 [(0,1)] D [] [] [] [] []
MERGE 32662 [(0,1),(0,0)] D [] [32664] [] [] [((0,0),(0,1))]
DISCARD 32663 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32664 [(0,0)] HALF_D_PLUS_2 [32662] [] [] [] []
IDLE 32665 [(0,0)] 83 [] [] [] [] []
INJECT_T 32666 [(1,0)] D [] [] [] [] []
MERGE 32667 [(1,0),(0,0)] D [] [32669] [] [] [((0,0),(1,0))]
DISCARD 32668 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32669 [(0,0)] HALF_D_PLUS_2 [32667] [] [] [] []
IDLE 32670 [(0,0)] 30 [] [] [] [] []
INJECT_T 32671 [(0,1)] D [] [] [] [] []
MERGE 32672 [(0,1),(0,0)] D [] [32674] [] [] [((0,0),(0,1))]
DISCARD 32673 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32674 [(0,0)] HALF_D_PLUS_2 [32672] [] [] [] []
IDLE 32675 [(0,0)] 151 [] [] [] [] []
INJECT_T 32676 [(1,0)] D [] [] [] [] []
MERGE 32677 [(1,0),(0,0)] D [] [32679] [] [] [((0,0),(1,0))]
DISCARD 32678 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32679 [(0,0)] HALF_D_PLUS_2 [32677] [] [] [] []
IDLE 32680 [(0,0)] 143 [] [] [] [] []
INJECT_T 32681 [(0,1)] D [] [] [] [] []
MERGE 32682 [(0,1),(0,0)] D [] [32684] [] [] [((0,0),(0,1))]
DISCARD 32683 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32684 [(0,0)] HALF_D_PLUS_2 [32682] [] [] [] []
IDLE 32685 [(0,0)] 182 [] [] [] [] []
INJECT_T 32686 [(1,0)] D [] [] [] [] []
MERGE 32687 [(1,0),(0,0)] D [] [32689] [] [] [((0,0),(1,0))]
DISCARD 32688 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32689 [(0,0)] HALF_D_PLUS_2 [32687] [] [] [] []
IDLE 32690 [(0,0)] 111 [] [] [] [] []
INJECT_T 32691 [(0,1)] D [] [] [] [] []
MERGE 32692 [(0,1),(0,0)] D [] [32694] [] [] [((0,0),(0,1))]
DISCARD 32693 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32694 [(0,0)] HALF_D_PLUS_2 [32692] [] [] [] []
IDLE 32695 [(0,0)] 180 [] [] [] [] []
INJECT_T 32696 [(1,0)] D [] [] [] [] []
MERGE 32697 [(1,0),(0,0)] D [] [32699] [] [] [((0,0),(1,0))]
DISCARD 32698 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32699 [(0,0)] HALF_D_PLUS_2 [32697] [] [] [] []
IDLE 32700 [(0,0)] 195 [] [] [] [] []
INJECT_T 32701 [(0,1)] D [] [] [] [] []
MERGE 32702 [(0,1),(0,0)] D [] [32704] [] [] [((0,0),(0,1))]
DISCARD 32703 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32704 [(0,0)] HALF_D_PLUS_2 [32702] [] [] [] []
IDLE 32705 [(0,0)] 86 [] [] [] [] []
INJECT_T 32706 [(1,0)] D [] [] [] [] []
MERGE 32707 [(1,0),(0,0)] D [] [32709] [] [] [((0,0),(1,0))]
DISCARD 32708 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32709 [(0,0)] HALF_D_PLUS_2 [32707] [] [] [] []
IDLE 32710 [(0,0)] 2 [] [] [] [] []
INJECT_T 32711 [(0,1)] D [] [] [] [] []
MERGE 32712 [(0,1),(0,0)] D [] [32714] [] [] [((0,0),(0,1))]
DISCARD 32713 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32714 [(0,0)] HALF_D_PLUS_2 [32712] [] [] [] []
IDLE 32715 [(0,0)] 82 [] [] [] [] []
INJECT_T 32716 [(1,0)] D [] [] [] [] []
MERGE 32717 [(1,0),(0,0)] D [] [32719] [] [] [((0,0),(1,0))]
DISCARD 32718 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32719 [(0,0)] HALF_D_PLUS_2 [32717] [] [] [] []
IDLE 32720 [(0,0)] 143 [] [] [] [] []
INJECT_T 32721 [(0,1)] D [] [] [] [] []
MERGE 32722 [(0,1),(0,0)] D [] [32724] [] [] [((0,0),(0,1))]
DISCARD 32723 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32724 [(0,0)] HALF_D_PLUS_2 [32722] [] [] [] []
IDLE 32725 [(0,0)] 67 [] [] [] [] []
INJECT_T 32726 [(1,0)] D [] [] [] [] []
MERGE 32727 [(1,0),(0,0)] D [] [32729] [] [] [((0,0),(1,0))]
DISCARD 32728 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32729 [(0,0)] HALF_D_PLUS_2 [32727] [] [] [] []
IDLE 32730 [(0,0)] 40 [] [] [] [] []
INJECT_T 32731 [(0,1)] D [] [] [] [] []
MERGE 32732 [(0,1),(0,0)] D [] [32734] [] [] [((0,0),(0,1))]
DISCARD 32733 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32734 [(0,0)] HALF_D_PLUS_2 [32732] [] [] [] []
IDLE 32735 [(0,0)] 45 [] [] [] [] []
INJECT_T 32736 [(1,0)] D [] [] [] [] []
MERGE 32737 [(1,0),(0,0)] D [] [32739] [] [] [((0,0),(1,0))]
DISCARD 32738 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32739 [(0,0)] HALF_D_PLUS_2 [32737] [] [] [] []
IDLE 32740 [(0,0)] 6 [] [] [] [] []
INJECT_T 32741 [(0,1)] D [] [] [] [] []
MERGE 32742 [(0,1),(0,0)] D [] [32744] [] [] [((0,0),(0,1))]
DISCARD 32743 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32744 [(0,0)] HALF_D_PLUS_2 [32742] [] [] [] []
IDLE 32745 [(0,0)] 134 [] [] [] [] []
INJECT_T 32746 [(1,0)] D [] [] [] [] []
MERGE 32747 [(1,0),(0,0)] D [] [32749] [] [] [((0,0),(1,0))]
DISCARD 32748 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32749 [(0,0)] HALF_D_PLUS_2 [32747] [] [] [] []
IDLE 32750 [(0,0)] 126 [] [] [] [] []
INJECT_T 32751 [(0,1)] D [] [] [] [] []
MERGE 32752 [(0,1),(0,0)] D [] [32754] [] [] [((0,0),(0,1))]
DISCARD 32753 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32754 [(0,0)] HALF_D_PLUS_2 [32752] [] [] [] []
IDLE 32755 [(0,0)] 140 [] [] [] [] []
INJECT_T 32756 [(1,0)] D [] [] [] [] []
MERGE 32757 [(1,0),(0,0)] D [] [32759] [] [] [((0,0),(1,0))]
DISCARD 32758 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32759 [(0,0)] HALF_D_PLUS_2 [32757] [] [] [] []
IDLE 32760 [(0,0)] 109 [] [] [] [] []
INJECT_T 32761 [(0,1)] D [] [] [] [] []
MERGE 32762 [(0,1),(0,0)] D [] [32764] [] [] [((0,0),(0,1))]
DISCARD 32763 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32764 [(0,0)] HALF_D_PLUS_2 [32762] [] [] [] []
IDLE 32765 [(0,0)] 56 [] [] [] [] []
INJECT_T 32766 [(1,0)] D [] [] [] [] []
MERGE 32767 [(1,0),(0,0)] D [] [32769] [] [] [((0,0),(1,0))]
DISCARD 32768 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32769 [(0,0)] HALF_D_PLUS_2 [32767] [] [] [] []
IDLE 32770 [(0,0)] 60 [] [] [] [] []
INJECT_T 32771 [(0,1)] D [] [] [] [] []
MERGE 32772 [(0,1),(0,0)] D [] [32774] [] [] [((0,0),(0,1))]
DISCARD 32773 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32774 [(0,0)] HALF_D_PLUS_2 [32772] [] [] [] []
IDLE 32775 [(0,0)] 172 [] [] [] [] []
INJECT_T 32776 [(1,0)] D [] [] [] [] []
MERGE 32777 [(1,0),(0,0)] D [] [32779] [] [] [((0,0),(1,0))]
DISCARD 32778 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32779 [(0,0)] HALF_D_PLUS_2 [32777] [] [] [] []
IDLE 32780 [(0,0)] 101 [] [] [] [] []
INJECT_T 32781 [(0,1)] D [] [] [] [] []
MERGE 32782 [(0,1),(0,0)] D [] [32784] [] [] [((0,0),(0,1))]
DISCARD 32783 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32784 [(0,0)] HALF_D_PLUS_2 [32782] [] [] [] []
IDLE 32785 [(0,0)] 123 [] [] [] [] []
INJECT_T 32786 [(1,0)] D [] [] [] [] []
MERGE 32787 [(1,0),(0,0)] D [] [32789] [] [] [((0,0),(1,0))]
DISCARD 32788 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32789 [(0,0)] HALF_D_PLUS_2 [32787] [] [] [] []
IDLE 32790 [(0,0)] 11 [] [] [] [] []
INJECT_T 32791 [(0,1)] D [] [] [] [] []
MERGE 32792 [(0,1),(0,0)] D [] [32794] [] [] [((0,0),(0,1))]
DISCARD 32793 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32794 [(0,0)] HALF_D_PLUS_2 [32792] [] [] [] []
IDLE 32795 [(0,0)] 14 [] [] [] [] []
INJECT_T 32796 [(1,0)] D [] [] [] [] []
MERGE 32797 [(1,0),(0,0)] D [] [32799] [] [] [((0,0),(1,0))]
DISCARD 32798 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32799 [(0,0)] HALF_D_PLUS_2 [32797] [] [] [] []
IDLE 32800 [(0,0)] 85 [] [] [] [] []
INJECT_T 32801 [(0,1)] D [] [] [] [] []
MERGE 32802 [(0,1),(0,0)] D [] [32804] [] [] [((0,0),(0,1))]
DISCARD 32803 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32804 [(0,0)] HALF_D_PLUS_2 [32802] [] [] [] []
IDLE 32805 [(0,0)] 194 [] [] [] [] []
INJECT_T 32806 [(1,0)] D [] [] [] [] []
MERGE 32807 [(1,0),(0,0)] D [] [32809] [] [] [((0,0),(1,0))]
DISCARD 32808 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32809 [(0,0)] HALF_D_PLUS_2 [32807] [] [] [] []
IDLE 32810 [(0,0)] 115 [] [] [] [] []
INJECT_T 32811 [(0,1)] D [] [] [] [] []
MERGE 32812 [(0,1),(0,0)] D [] [32814] [] [] [((0,0),(0,1))]
DISCARD 32813 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32814 [(0,0)] HALF_D_PLUS_2 [32812] [] [] [] []
IDLE 32815 [(0,0)] 197 [] [] [] [] []
INJECT_T 32816 [(1,0)] D [] [] [] [] []
MERGE 32817 [(1,0),(0,0)] D [] [32819] [] [] [((0,0),(1,0))]
DISCARD 32818 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32819 [(0,0)] HALF_D_PLUS_2 [32817] [] [] [] []
IDLE 32820 [(0,0)] 175 [] [] [] [] []
INJECT_T 32821 [(0,1)] D [] [] [] [] []
MERGE 32822 [(0,1),(0,0)] D [] [32824] [] [] [((0,0),(0,1))]
DISCARD 32823 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32824 [(0,0)] HALF_D_PLUS_2 [32822] [] [] [] []
IDLE 32825 [(0,0)] 158 [] [] [] [] []
INJECT_T 32826 [(1,0)] D [] [] [] [] []
MERGE 32827 [(1,0),(0,0)] D [] [32829] [] [] [((0,0),(1,0))]
DISCARD 32828 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32829 [(0,0)] HALF_D_PLUS_2 [32827] [] [] [] []
IDLE 32830 [(0,0)] 170 [] [] [] [] []
INJECT_T 32831 [(0,1)] D [] [] [] [] []
MERGE 32832 [(0,1),(0,0)] D [] [32834] [] [] [((0,0),(0,1))]
DISCARD 32833 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32834 [(0,0)] HALF_D_PLUS_2 [32832] [] [] [] []
IDLE 32835 [(0,0)] 200 [] [] [] [] []
INJECT_T 32836 [(1,0)] D [] [] [] [] []
MERGE 32837 [(1,0),(0,0)] D [] [32839] [] [] [((0,0),(1,0))]
DISCARD 32838 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32839 [(0,0)] HALF_D_PLUS_2 [32837] [] [] [] []
IDLE 32840 [(0,0)] 160 [] [] [] [] []
INJECT_T 32841 [(0,1)] D [] [] [] [] []
MERGE 32842 [(0,1),(0,0)] D [] [32844] [] [] [((0,0),(0,1))]
DISCARD 32843 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32844 [(0,0)] HALF_D_PLUS_2 [32842] [] [] [] []
IDLE 32845 [(0,0)] 72 [] [] [] [] []
INJECT_T 32846 [(1,0)] D [] [] [] [] []
MERGE 32847 [(1,0),(0,0)] D [] [32849] [] [] [((0,0),(1,0))]
DISCARD 32848 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32849 [(0,0)] HALF_D_PLUS_2 [32847] [] [] [] []
IDLE 32850 [(0,0)] 185 [] [] [] [] []
INJECT_T 32851 [(0,1)] D [] [] [] [] []
MERGE 32852 [(0,1),(0,0)] D [] [32854] [] [] [((0,0),(0,1))]
DISCARD 32853 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32854 [(0,0)] HALF_D_PLUS_2 [32852] [] [] [] []
IDLE 32855 [(0,0)] 26 [] [] [] [] []
INJECT_T 32856 [(1,0)] D [] [] [] [] []
MERGE 32857 [(1,0),(0,0)] D [] [32859] [] [] [((0,0),(1,0))]
DISCARD 32858 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32859 [(0,0)] HALF_D_PLUS_2 [32857] [] [] [] []
IDLE 32860 [(0,0)] 84 [] [] [] [] []
INJECT_T 32861 [(0,1)] D [] [] [] [] []
MERGE 32862 [(0,1),(0,0)] D [] [32864] [] [] [((0,0),(0,1))]
DISCARD 32863 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32864 [(0,0)] HALF_D_PLUS_2 [32862] [] [] [] []
IDLE 32865 [(0,0)] 179 [] [] [] [] []
INJECT_T 32866 [(1,0)] D [] [] [] [] []
MERGE 32867 [(1,0),(0,0)] D [] [32869] [] [] [((0,0),(1,0))]
DISCARD 32868 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32869 [(0,0)] HALF_D_PLUS_2 [32867] [] [] [] []
IDLE 32870 [(0,0)] 90 [] [] [] [] []
INJECT_T 32871 [(0,1)] D [] [] [] [] []
MERGE 32872 [(0,1),(0,0)] D [] [32874] [] [] [((0,0),(0,1))]
DISCARD 32873 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32874 [(0,0)] HALF_D_PLUS_2 [32872] [] [] [] []
IDLE 32875 [(0,0)] 21 [] [] [] [] []
INJECT_T 32876 [(1,0)] D [] [] [] [] []
MERGE 32877 [(1,0),(0,0)] D [] [32879] [] [] [((0,0),(1,0))]
DISCARD 32878 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32879 [(0,0)] HALF_D_PLUS_2 [32877] [] [] [] []
IDLE 32880 [(0,0)] 1 [] [] [] [] []
INJECT_T 32881 [(0,1)] D [] [] [] [] []
MERGE 32882 [(0,1),(0,0)] D [] [32884] [] [] [((0,0),(0,1))]
DISCARD 32883 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32884 [(0,0)] HALF_D_PLUS_2 [32882] [] [] [] []
IDLE 32885 [(0,0)] 4 [] [] [] [] []
INJECT_T 32886 [(1,0)] D [] [] [] [] []
MERGE 32887 [(1,0),(0,0)] D [] [32889] [] [] [((0,0),(1,0))]
DISCARD 32888 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32889 [(0,0)] HALF_D_PLUS_2 [32887] [] [] [] []
IDLE 32890 [(0,0)] 91 [] [] [] [] []
INJECT_T 32891 [(0,1)] D [] [] [] [] []
MERGE 32892 [(0,1),(0,0)] D [] [32894] [] [] [((0,0),(0,1))]
DISCARD 32893 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32894 [(0,0)] HALF_D_PLUS_2 [32892] [] [] [] []
IDLE 32895 [(0,0)] 30 [] [] [] [] []
INJECT_T 32896 [(1,0)] D [] [] [] [] []
MERGE 32897 [(1,0),(0,0)] D [] [32899] [] [] [((0,0),(1,0))]
DISCARD 32898 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32899 [(0,0)] HALF_D_PLUS_2 [32897] [] [] [] []
IDLE 32900 [(0,0)] 102 [] [] [] [] []
INJECT_T 32901 [(0,1)] D [] [] [] [] []
MERGE 32902 [(0,1),(0,0)] D [] [32904] [] [] [((0,0),(0,1))]
DISCARD 32903 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32904 [(0,0)] HALF_D_PLUS_2 [32902] [] [] [] []
IDLE 32905 [(0,0)] 112 [] [] [] [] []
INJECT_T 32906 [(1,0)] D [] [] [] [] []
MERGE 32907 [(1,0),(0,0)] D [] [32909] [] [] [((0,0),(1,0))]
DISCARD 32908 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32909 [(0,0)] HALF_D_PLUS_2 [32907] [] [] [] []
IDLE 32910 [(0,0)] 111 [] [] [] [] []
INJECT_T 32911 [(0,1)] D [] [] [] [] []
MERGE 32912 [(0,1),(0,0)] D [] [32914] [] [] [((0,0),(0,1))]
DISCARD 32913 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32914 [(0,0)] HALF_D_PLUS_2 [32912] [] [] [] []
IDLE 32915 [(0,0)] 200 [] [] [] [] []
INJECT_T 32916 [(1,0)] D [] [] [] [] []
MERGE 32917 [(1,0),(0,0)] D [] [32919] [] [] [((0,0),(1,0))]
DISCARD 32918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32919 [(0,0)] HALF_D_PLUS_2 [32917] [] [] [] []
IDLE 32920 [(0,0)] 191 [] [] [] [] []
INJECT_T 32921 [(0,1)] D [] [] [] [] []
MERGE 32922 [(0,1),(0,0)] D [] [32924] [] [] [((0,0),(0,1))]
DISCARD 32923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32924 [(0,0)] HALF_D_PLUS_2 [32922] [] [] [] []
IDLE 32925 [(0,0)] 6 [] [] [] [] []
INJECT_T 32926 [(1,0)] D [] [] [] [] []
MERGE 32927 [(1,0),(0,0)] D [] [32929] [] [] [((0,0),(1,0))]
DISCARD 32928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32929 [(0,0)] HALF_D_PLUS_2 [32927] [] [] [] []
IDLE 32930 [(0,0)] 16 [] [] [] [] []
INJECT_T 32931 [(0,1)] D [] [] [] [] []
MERGE 32932 [(0,1),(0,0)] D [] [32934] [] [] [((0,0),(0,1))]
DISCARD 32933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32934 [(0,0)] HALF_D_PLUS_2 [32932] [] [] [] []
IDLE 32935 [(0,0)] 107 [] [] [] [] []
INJECT_T 32936 [(1,0)] D [] [] [] [] []
MERGE 32937 [(1,0),(0,0)] D [] [32939] [] [] [((0,0),(1,0))]
DISCARD 32938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32939 [(0,0)] HALF_D_PLUS_2 [32937] [] [] [] []
IDLE 32940 [(0,0)] 62 [] [] [] [] []
INJECT_T 32941 [(0,1)] D [] [] [] [] []
MERGE 32942 [(0,1),(0,0)] D [] [32944] [] [] [((0,0),(0,1))]
DISCARD 32943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32944 [(0,0)] HALF_D_PLUS_2 [32942] [] [] [] []
IDLE 32945 [(0,0)] 4 [] [] [] [] []
INJECT_T 32946 [(1,0)] D [] [] [] [] []
MERGE 32947 [(1,0),(0,0)] D [] [32949] [] [] [((0,0),(1,0))]
DISCARD 32948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32949 [(0,0)] HALF_D_PLUS_2 [32947] [] [] [] []
IDLE 32950 [(0,0)] 85 [] [] [] [] []
INJECT_T 32951 [(0,1)] D [] [] [] [] []
MERGE 32952 [(0,1),(0,0)] D [] [32954] [] [] [((0,0),(0,1))]
DISCARD 32953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32954 [(0,0)] HALF_D_PLUS_2 [32952] [] [] [] []
IDLE 32955 [(0,0)] 84 [] [] [] [] []
INJECT_T 32956 [(1,0)] D [] [] [] [] []
MERGE 32957 [(1,0),(0,0)] D [] [32959] [] [] [((0,0),(1,0))]
DISCARD 32958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32959 [(0,0)] HALF_D_PLUS_2 [32957] [] [] [] []
IDLE 32960 [(0,0)] 166 [] [] [] [] []
INJECT_T 32961 [(0,1)] D [] [] [] [] []
MERGE 32962 [(0,1),(0,0)] D [] [32964] [] [] [((0,0),(0,1))]
DISCARD 32963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32964 [(0,0)] HALF_D_PLUS_2 [32962] [] [] [] []
IDLE 32965 [(0,0)] 6 [] [] [] [] []
INJECT_T 32966 [(1,0)] D [] [] [] [] []
MERGE 32967 [(1,0),(0,0)] D [] [32969] [] [] [((0,0),(1,0))]
DISCARD 32968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32969 [(0,0)] HALF_D_PLUS_2 [32967] [] [] [] []
IDLE 32970 [(0,0)] 131 [] [] [] [] []
INJECT_T 32971 [(0,1)] D [] [] [] [] []
MERGE 32972 [(0,1),(0,0)] D [] [32974] [] [] [((0,0),(0,1))]
DISCARD 32973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32974 [(0,0)] HALF_D_PLUS_2 [32972] [] [] [] []
IDLE 32975 [(0,0)] 167 [] [] [] [] []
INJECT_T 32976 [(1,0)] D [] [] [] [] []
MERGE 32977 [(1,0),(0,0)] D [] [32979] [] [] [((0,0),(1,0))]
DISCARD 32978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32979 [(0,0)] HALF_D_PLUS_2 [32977] [] [] [] []
IDLE 32980 [(0,0)] 161 [] [] [] [] []
INJECT_T 32981 [(0,1)] D [] [] [] [] []
MERGE 32982 [(0,1),(0,0)] D [] [32984] [] [] [((0,0),(0,1))]
DISCARD 32983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32984 [(0,0)] HALF_D_PLUS_2 [32982] [] [] [] []
IDLE 32985 [(0,0)] 29 [] [] [] [] []
INJECT_T 32986 [(1,0)] D [] [] [] [] []
MERGE 32987 [(1,0),(0,0)] D [] [32989] [] [] [((0,0),(1,0))]
DISCARD 32988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32989 [(0,0)] HALF_D_PLUS_2 [32987] [] [] [] []
IDLE 32990 [(0,0)] 20 [] [] [] [] []
INJECT_T 32991 [(0,1)] D [] [] [] [] []
MERGE 32992 [(0,1),(0,0)] D [] [32994] [] [] [((0,0),(0,1))]
DISCARD 32993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 32994 [(0,0)] HALF_D_PLUS_2 [32992] [] [] [] []
IDLE 32995 [(0,0)] 39 [] [] [] [] []
INJECT_T 32996 [(1,0)] D [] [] [] [] []
MERGE 32997 [(1,0),(0,0)] D [] [32999] [] [] [((0,0),(1,0))]
DISCARD 32998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 32999 [(0,0)] HALF_D_PLUS_2 [32997] [] [] [] []
IDLE 33000 [(0,0)] 66 [] [] [] [] []
INJECT_T 33001 [(0,1)] D [] [] [] [] []
MERGE 33002 [(0,1),(0,0)] D [] [33004] [] [] [((0,0),(0,1))]
DISCARD 33003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33004 [(0,0)] HALF_D_PLUS_2 [33002] [] [] [] []
IDLE 33005 [(0,0)] 18 [] [] [] [] []
INJECT_T 33006 [(1,0)] D [] [] [] [] []
MERGE 33007 [(1,0),(0,0)] D [] [33009] [] [] [((0,0),(1,0))]
DISCARD 33008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33009 [(0,0)] HALF_D_PLUS_2 [33007] [] [] [] []
IDLE 33010 [(0,0)] 3 [] [] [] [] []
INJECT_T 33011 [(0,1)] D [] [] [] [] []
MERGE 33012 [(0,1),(0,0)] D [] [33014] [] [] [((0,0),(0,1))]
DISCARD 33013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33014 [(0,0)] HALF_D_PLUS_2 [33012] [] [] [] []
IDLE 33015 [(0,0)] 125 [] [] [] [] []
INJECT_T 33016 [(1,0)] D [] [] [] [] []
MERGE 33017 [(1,0),(0,0)] D [] [33019] [] [] [((0,0),(1,0))]
DISCARD 33018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33019 [(0,0)] HALF_D_PLUS_2 [33017] [] [] [] []
IDLE 33020 [(0,0)] 185 [] [] [] [] []
INJECT_T 33021 [(0,1)] D [] [] [] [] []
MERGE 33022 [(0,1),(0,0)] D [] [33024] [] [] [((0,0),(0,1))]
DISCARD 33023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33024 [(0,0)] HALF_D_PLUS_2 [33022] [] [] [] []
IDLE 33025 [(0,0)] 148 [] [] [] [] []
INJECT_T 33026 [(1,0)] D [] [] [] [] []
MERGE 33027 [(1,0),(0,0)] D [] [33029] [] [] [((0,0),(1,0))]
DISCARD 33028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33029 [(0,0)] HALF_D_PLUS_2 [33027] [] [] [] []
IDLE 33030 [(0,0)] 144 [] [] [] [] []
INJECT_T 33031 [(0,1)] D [] [] [] [] []
MERGE 33032 [(0,1),(0,0)] D [] [33034] [] [] [((0,0),(0,1))]
DISCARD 33033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33034 [(0,0)] HALF_D_PLUS_2 [33032] [] [] [] []
IDLE 33035 [(0,0)] 43 [] [] [] [] []
INJECT_T 33036 [(1,0)] D [] [] [] [] []
MERGE 33037 [(1,0),(0,0)] D [] [33039] [] [] [((0,0),(1,0))]
DISCARD 33038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33039 [(0,0)] HALF_D_PLUS_2 [33037] [] [] [] []
IDLE 33040 [(0,0)] 72 [] [] [] [] []
INJECT_T 33041 [(0,1)] D [] [] [] [] []
MERGE 33042 [(0,1),(0,0)] D [] [33044] [] [] [((0,0),(0,1))]
DISCARD 33043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33044 [(0,0)] HALF_D_PLUS_2 [33042] [] [] [] []
IDLE 33045 [(0,0)] 137 [] [] [] [] []
INJECT_T 33046 [(1,0)] D [] [] [] [] []
MERGE 33047 [(1,0),(0,0)] D [] [33049] [] [] [((0,0),(1,0))]
DISCARD 33048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33049 [(0,0)] HALF_D_PLUS_2 [33047] [] [] [] []
IDLE 33050 [(0,0)] 101 [] [] [] [] []
INJECT_T 33051 [(0,1)] D [] [] [] [] []
MERGE 33052 [(0,1),(0,0)] D [] [33054] [] [] [((0,0),(0,1))]
DISCARD 33053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33054 [(0,0)] HALF_D_PLUS_2 [33052] [] [] [] []
IDLE 33055 [(0,0)] 110 [] [] [] [] []
INJECT_T 33056 [(1,0)] D [] [] [] [] []
MERGE 33057 [(1,0),(0,0)] D [] [33059] [] [] [((0,0),(1,0))]
DISCARD 33058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33059 [(0,0)] HALF_D_PLUS_2 [33057] [] [] [] []
IDLE 33060 [(0,0)] 1 [] [] [] [] []
INJECT_T 33061 [(0,1)] D [] [] [] [] []
MERGE 33062 [(0,1),(0,0)] D [] [33064] [] [] [((0,0),(0,1))]
DISCARD 33063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33064 [(0,0)] HALF_D_PLUS_2 [33062] [] [] [] []
IDLE 33065 [(0,0)] 28 [] [] [] [] []
INJECT_T 33066 [(1,0)] D [] [] [] [] []
MERGE 33067 [(1,0),(0,0)] D [] [33069] [] [] [((0,0),(1,0))]
DISCARD 33068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33069 [(0,0)] HALF_D_PLUS_2 [33067] [] [] [] []
IDLE 33070 [(0,0)] 157 [] [] [] [] []
INJECT_T 33071 [(0,1)] D [] [] [] [] []
MERGE 33072 [(0,1),(0,0)] D [] [33074] [] [] [((0,0),(0,1))]
DISCARD 33073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33074 [(0,0)] HALF_D_PLUS_2 [33072] [] [] [] []
IDLE 33075 [(0,0)] 147 [] [] [] [] []
INJECT_T 33076 [(1,0)] D [] [] [] [] []
MERGE 33077 [(1,0),(0,0)] D [] [33079] [] [] [((0,0),(1,0))]
DISCARD 33078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33079 [(0,0)] HALF_D_PLUS_2 [33077] [] [] [] []
IDLE 33080 [(0,0)] 184 [] [] [] [] []
INJECT_T 33081 [(0,1)] D [] [] [] [] []
MERGE 33082 [(0,1),(0,0)] D [] [33084] [] [] [((0,0),(0,1))]
DISCARD 33083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33084 [(0,0)] HALF_D_PLUS_2 [33082] [] [] [] []
IDLE 33085 [(0,0)] 84 [] [] [] [] []
INJECT_T 33086 [(1,0)] D [] [] [] [] []
MERGE 33087 [(1,0),(0,0)] D [] [33089] [] [] [((0,0),(1,0))]
DISCARD 33088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33089 [(0,0)] HALF_D_PLUS_2 [33087] [] [] [] []
IDLE 33090 [(0,0)] 51 [] [] [] [] []
INJECT_T 33091 [(0,1)] D [] [] [] [] []
MERGE 33092 [(0,1),(0,0)] D [] [33094] [] [] [((0,0),(0,1))]
DISCARD 33093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33094 [(0,0)] HALF_D_PLUS_2 [33092] [] [] [] []
IDLE 33095 [(0,0)] 55 [] [] [] [] []
INJECT_T 33096 [(1,0)] D [] [] [] [] []
MERGE 33097 [(1,0),(0,0)] D [] [33099] [] [] [((0,0),(1,0))]
DISCARD 33098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33099 [(0,0)] HALF_D_PLUS_2 [33097] [] [] [] []
IDLE 33100 [(0,0)] 141 [] [] [] [] []
INJECT_T 33101 [(0,1)] D [] [] [] [] []
MERGE 33102 [(0,1),(0,0)] D [] [33104] [] [] [((0,0),(0,1))]
DISCARD 33103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33104 [(0,0)] HALF_D_PLUS_2 [33102] [] [] [] []
IDLE 33105 [(0,0)] 126 [] [] [] [] []
INJECT_T 33106 [(1,0)] D [] [] [] [] []
MERGE 33107 [(1,0),(0,0)] D [] [33109] [] [] [((0,0),(1,0))]
DISCARD 33108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33109 [(0,0)] HALF_D_PLUS_2 [33107] [] [] [] []
IDLE 33110 [(0,0)] 102 [] [] [] [] []
INJECT_T 33111 [(0,1)] D [] [] [] [] []
MERGE 33112 [(0,1),(0,0)] D [] [33114] [] [] [((0,0),(0,1))]
DISCARD 33113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33114 [(0,0)] HALF_D_PLUS_2 [33112] [] [] [] []
IDLE 33115 [(0,0)] 93 [] [] [] [] []
INJECT_T 33116 [(1,0)] D [] [] [] [] []
MERGE 33117 [(1,0),(0,0)] D [] [33119] [] [] [((0,0),(1,0))]
DISCARD 33118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33119 [(0,0)] HALF_D_PLUS_2 [33117] [] [] [] []
IDLE 33120 [(0,0)] 134 [] [] [] [] []
INJECT_T 33121 [(0,1)] D [] [] [] [] []
MERGE 33122 [(0,1),(0,0)] D [] [33124] [] [] [((0,0),(0,1))]
DISCARD 33123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33124 [(0,0)] HALF_D_PLUS_2 [33122] [] [] [] []
IDLE 33125 [(0,0)] 10 [] [] [] [] []
INJECT_T 33126 [(1,0)] D [] [] [] [] []
MERGE 33127 [(1,0),(0,0)] D [] [33129] [] [] [((0,0),(1,0))]
DISCARD 33128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33129 [(0,0)] HALF_D_PLUS_2 [33127] [] [] [] []
IDLE 33130 [(0,0)] 115 [] [] [] [] []
INJECT_T 33131 [(0,1)] D [] [] [] [] []
MERGE 33132 [(0,1),(0,0)] D [] [33134] [] [] [((0,0),(0,1))]
DISCARD 33133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33134 [(0,0)] HALF_D_PLUS_2 [33132] [] [] [] []
IDLE 33135 [(0,0)] 118 [] [] [] [] []
INJECT_T 33136 [(1,0)] D [] [] [] [] []
MERGE 33137 [(1,0),(0,0)] D [] [33139] [] [] [((0,0),(1,0))]
DISCARD 33138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33139 [(0,0)] HALF_D_PLUS_2 [33137] [] [] [] []
IDLE 33140 [(0,0)] 105 [] [] [] [] []
INJECT_T 33141 [(0,1)] D [] [] [] [] []
MERGE 33142 [(0,1),(0,0)] D [] [33144] [] [] [((0,0),(0,1))]
DISCARD 33143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33144 [(0,0)] HALF_D_PLUS_2 [33142] [] [] [] []
IDLE 33145 [(0,0)] 3 [] [] [] [] []
INJECT_T 33146 [(1,0)] D [] [] [] [] []
MERGE 33147 [(1,0),(0,0)] D [] [33149] [] [] [((0,0),(1,0))]
DISCARD 33148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33149 [(0,0)] HALF_D_PLUS_2 [33147] [] [] [] []
IDLE 33150 [(0,0)] 118 [] [] [] [] []
INJECT_T 33151 [(0,1)] D [] [] [] [] []
MERGE 33152 [(0,1),(0,0)] D [] [33154] [] [] [((0,0),(0,1))]
DISCARD 33153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33154 [(0,0)] HALF_D_PLUS_2 [33152] [] [] [] []
INJECT_T 33155 [(1,0)] D [] [] [] [] []
MERGE 33156 [(1,0),(0,0)] D [] [33158] [] [] [((0,0),(1,0))]
DISCARD 33157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33158 [(0,0)] HALF_D_PLUS_2 [33156] [] [] [] []
IDLE 33159 [(0,0)] 21 [] [] [] [] []
INJECT_T 33160 [(0,1)] D [] [] [] [] []
MERGE 33161 [(0,1),(0,0)] D [] [33163] [] [] [((0,0),(0,1))]
DISCARD 33162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33163 [(0,0)] HALF_D_PLUS_2 [33161] [] [] [] []
IDLE 33164 [(0,0)] 153 [] [] [] [] []
INJECT_T 33165 [(1,0)] D [] [] [] [] []
MERGE 33166 [(1,0),(0,0)] D [] [33168] [] [] [((0,0),(1,0))]
DISCARD 33167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33168 [(0,0)] HALF_D_PLUS_2 [33166] [] [] [] []
IDLE 33169 [(0,0)] 17 [] [] [] [] []
INJECT_T 33170 [(0,1)] D [] [] [] [] []
MERGE 33171 [(0,1),(0,0)] D [] [33173] [] [] [((0,0),(0,1))]
DISCARD 33172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33173 [(0,0)] HALF_D_PLUS_2 [33171] [] [] [] []
IDLE 33174 [(0,0)] 71 [] [] [] [] []
INJECT_T 33175 [(1,0)] D [] [] [] [] []
MERGE 33176 [(1,0),(0,0)] D [] [33178] [] [] [((0,0),(1,0))]
DISCARD 33177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33178 [(0,0)] HALF_D_PLUS_2 [33176] [] [] [] []
IDLE 33179 [(0,0)] 62 [] [] [] [] []
INJECT_T 33180 [(0,1)] D [] [] [] [] []
MERGE 33181 [(0,1),(0,0)] D [] [33183] [] [] [((0,0),(0,1))]
DISCARD 33182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33183 [(0,0)] HALF_D_PLUS_2 [33181] [] [] [] []
IDLE 33184 [(0,0)] 7 [] [] [] [] []
INJECT_T 33185 [(1,0)] D [] [] [] [] []
MERGE 33186 [(1,0),(0,0)] D [] [33188] [] [] [((0,0),(1,0))]
DISCARD 33187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33188 [(0,0)] HALF_D_PLUS_2 [33186] [] [] [] []
IDLE 33189 [(0,0)] 17 [] [] [] [] []
INJECT_T 33190 [(0,1)] D [] [] [] [] []
MERGE 33191 [(0,1),(0,0)] D [] [33193] [] [] [((0,0),(0,1))]
DISCARD 33192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33193 [(0,0)] HALF_D_PLUS_2 [33191] [] [] [] []
IDLE 33194 [(0,0)] 136 [] [] [] [] []
INJECT_T 33195 [(1,0)] D [] [] [] [] []
MERGE 33196 [(1,0),(0,0)] D [] [33198] [] [] [((0,0),(1,0))]
DISCARD 33197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33198 [(0,0)] HALF_D_PLUS_2 [33196] [] [] [] []
IDLE 33199 [(0,0)] 76 [] [] [] [] []
INJECT_T 33200 [(0,1)] D [] [] [] [] []
MERGE 33201 [(0,1),(0,0)] D [] [33203] [] [] [((0,0),(0,1))]
DISCARD 33202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33203 [(0,0)] HALF_D_PLUS_2 [33201] [] [] [] []
IDLE 33204 [(0,0)] 120 [] [] [] [] []
INJECT_T 33205 [(1,0)] D [] [] [] [] []
MERGE 33206 [(1,0),(0,0)] D [] [33208] [] [] [((0,0),(1,0))]
DISCARD 33207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33208 [(0,0)] HALF_D_PLUS_2 [33206] [] [] [] []
IDLE 33209 [(0,0)] 16 [] [] [] [] []
INJECT_T 33210 [(0,1)] D [] [] [] [] []
MERGE 33211 [(0,1),(0,0)] D [] [33213] [] [] [((0,0),(0,1))]
DISCARD 33212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33213 [(0,0)] HALF_D_PLUS_2 [33211] [] [] [] []
IDLE 33214 [(0,0)] 136 [] [] [] [] []
INJECT_T 33215 [(1,0)] D [] [] [] [] []
MERGE 33216 [(1,0),(0,0)] D [] [33218] [] [] [((0,0),(1,0))]
DISCARD 33217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33218 [(0,0)] HALF_D_PLUS_2 [33216] [] [] [] []
IDLE 33219 [(0,0)] 33 [] [] [] [] []
INJECT_T 33220 [(0,1)] D [] [] [] [] []
MERGE 33221 [(0,1),(0,0)] D [] [33223] [] [] [((0,0),(0,1))]
DISCARD 33222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33223 [(0,0)] HALF_D_PLUS_2 [33221] [] [] [] []
IDLE 33224 [(0,0)] 84 [] [] [] [] []
INJECT_T 33225 [(1,0)] D [] [] [] [] []
MERGE 33226 [(1,0),(0,0)] D [] [33228] [] [] [((0,0),(1,0))]
DISCARD 33227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33228 [(0,0)] HALF_D_PLUS_2 [33226] [] [] [] []
IDLE 33229 [(0,0)] 141 [] [] [] [] []
INJECT_T 33230 [(0,1)] D [] [] [] [] []
MERGE 33231 [(0,1),(0,0)] D [] [33233] [] [] [((0,0),(0,1))]
DISCARD 33232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33233 [(0,0)] HALF_D_PLUS_2 [33231] [] [] [] []
IDLE 33234 [(0,0)] 67 [] [] [] [] []
INJECT_T 33235 [(1,0)] D [] [] [] [] []
MERGE 33236 [(1,0),(0,0)] D [] [33238] [] [] [((0,0),(1,0))]
DISCARD 33237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33238 [(0,0)] HALF_D_PLUS_2 [33236] [] [] [] []
IDLE 33239 [(0,0)] 4 [] [] [] [] []
INJECT_T 33240 [(0,1)] D [] [] [] [] []
MERGE 33241 [(0,1),(0,0)] D [] [33243] [] [] [((0,0),(0,1))]
DISCARD 33242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33243 [(0,0)] HALF_D_PLUS_2 [33241] [] [] [] []
IDLE 33244 [(0,0)] 121 [] [] [] [] []
INJECT_T 33245 [(1,0)] D [] [] [] [] []
MERGE 33246 [(1,0),(0,0)] D [] [33248] [] [] [((0,0),(1,0))]
DISCARD 33247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33248 [(0,0)] HALF_D_PLUS_2 [33246] [] [] [] []
IDLE 33249 [(0,0)] 118 [] [] [] [] []
INJECT_T 33250 [(0,1)] D [] [] [] [] []
MERGE 33251 [(0,1),(0,0)] D [] [33253] [] [] [((0,0),(0,1))]
DISCARD 33252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33253 [(0,0)] HALF_D_PLUS_2 [33251] [] [] [] []
IDLE 33254 [(0,0)] 32 [] [] [] [] []
INJECT_T 33255 [(1,0)] D [] [] [] [] []
MERGE 33256 [(1,0),(0,0)] D [] [33258] [] [] [((0,0),(1,0))]
DISCARD 33257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33258 [(0,0)] HALF_D_PLUS_2 [33256] [] [] [] []
IDLE 33259 [(0,0)] 70 [] [] [] [] []
INJECT_T 33260 [(0,1)] D [] [] [] [] []
MERGE 33261 [(0,1),(0,0)] D [] [33263] [] [] [((0,0),(0,1))]
DISCARD 33262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33263 [(0,0)] HALF_D_PLUS_2 [33261] [] [] [] []
IDLE 33264 [(0,0)] 49 [] [] [] [] []
INJECT_T 33265 [(1,0)] D [] [] [] [] []
MERGE 33266 [(1,0),(0,0)] D [] [33268] [] [] [((0,0),(1,0))]
DISCARD 33267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33268 [(0,0)] HALF_D_PLUS_2 [33266] [] [] [] []
IDLE 33269 [(0,0)] 151 [] [] [] [] []
INJECT_T 33270 [(0,1)] D [] [] [] [] []
MERGE 33271 [(0,1),(0,0)] D [] [33273] [] [] [((0,0),(0,1))]
DISCARD 33272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33273 [(0,0)] HALF_D_PLUS_2 [33271] [] [] [] []
IDLE 33274 [(0,0)] 103 [] [] [] [] []
INJECT_T 33275 [(1,0)] D [] [] [] [] []
MERGE 33276 [(1,0),(0,0)] D [] [33278] [] [] [((0,0),(1,0))]
DISCARD 33277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33278 [(0,0)] HALF_D_PLUS_2 [33276] [] [] [] []
IDLE 33279 [(0,0)] 161 [] [] [] [] []
INJECT_T 33280 [(0,1)] D [] [] [] [] []
MERGE 33281 [(0,1),(0,0)] D [] [33283] [] [] [((0,0),(0,1))]
DISCARD 33282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33283 [(0,0)] HALF_D_PLUS_2 [33281] [] [] [] []
IDLE 33284 [(0,0)] 38 [] [] [] [] []
INJECT_T 33285 [(1,0)] D [] [] [] [] []
MERGE 33286 [(1,0),(0,0)] D [] [33288] [] [] [((0,0),(1,0))]
DISCARD 33287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33288 [(0,0)] HALF_D_PLUS_2 [33286] [] [] [] []
IDLE 33289 [(0,0)] 23 [] [] [] [] []
INJECT_T 33290 [(0,1)] D [] [] [] [] []
MERGE 33291 [(0,1),(0,0)] D [] [33293] [] [] [((0,0),(0,1))]
DISCARD 33292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33293 [(0,0)] HALF_D_PLUS_2 [33291] [] [] [] []
IDLE 33294 [(0,0)] 75 [] [] [] [] []
INJECT_T 33295 [(1,0)] D [] [] [] [] []
MERGE 33296 [(1,0),(0,0)] D [] [33298] [] [] [((0,0),(1,0))]
DISCARD 33297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33298 [(0,0)] HALF_D_PLUS_2 [33296] [] [] [] []
IDLE 33299 [(0,0)] 80 [] [] [] [] []
INJECT_T 33300 [(0,1)] D [] [] [] [] []
MERGE 33301 [(0,1),(0,0)] D [] [33303] [] [] [((0,0),(0,1))]
DISCARD 33302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33303 [(0,0)] HALF_D_PLUS_2 [33301] [] [] [] []
IDLE 33304 [(0,0)] 64 [] [] [] [] []
INJECT_T 33305 [(1,0)] D [] [] [] [] []
MERGE 33306 [(1,0),(0,0)] D [] [33308] [] [] [((0,0),(1,0))]
DISCARD 33307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33308 [(0,0)] HALF_D_PLUS_2 [33306] [] [] [] []
IDLE 33309 [(0,0)] 71 [] [] [] [] []
INJECT_T 33310 [(0,1)] D [] [] [] [] []
MERGE 33311 [(0,1),(0,0)] D [] [33313] [] [] [((0,0),(0,1))]
DISCARD 33312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33313 [(0,0)] HALF_D_PLUS_2 [33311] [] [] [] []
IDLE 33314 [(0,0)] 43 [] [] [] [] []
INJECT_T 33315 [(1,0)] D [] [] [] [] []
MERGE 33316 [(1,0),(0,0)] D [] [33318] [] [] [((0,0),(1,0))]
DISCARD 33317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33318 [(0,0)] HALF_D_PLUS_2 [33316] [] [] [] []
IDLE 33319 [(0,0)] 128 [] [] [] [] []
INJECT_T 33320 [(0,1)] D [] [] [] [] []
MERGE 33321 [(0,1),(0,0)] D [] [33323] [] [] [((0,0),(0,1))]
DISCARD 33322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33323 [(0,0)] HALF_D_PLUS_2 [33321] [] [] [] []
IDLE 33324 [(0,0)] 141 [] [] [] [] []
INJECT_T 33325 [(1,0)] D [] [] [] [] []
MERGE 33326 [(1,0),(0,0)] D [] [33328] [] [] [((0,0),(1,0))]
DISCARD 33327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33328 [(0,0)] HALF_D_PLUS_2 [33326] [] [] [] []
IDLE 33329 [(0,0)] 65 [] [] [] [] []
INJECT_T 33330 [(0,1)] D [] [] [] [] []
MERGE 33331 [(0,1),(0,0)] D [] [33333] [] [] [((0,0),(0,1))]
DISCARD 33332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33333 [(0,0)] HALF_D_PLUS_2 [33331] [] [] [] []
IDLE 33334 [(0,0)] 2 [] [] [] [] []
INJECT_T 33335 [(1,0)] D [] [] [] [] []
MERGE 33336 [(1,0),(0,0)] D [] [33338] [] [] [((0,0),(1,0))]
DISCARD 33337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33338 [(0,0)] HALF_D_PLUS_2 [33336] [] [] [] []
IDLE 33339 [(0,0)] 129 [] [] [] [] []
INJECT_T 33340 [(0,1)] D [] [] [] [] []
MERGE 33341 [(0,1),(0,0)] D [] [33343] [] [] [((0,0),(0,1))]
DISCARD 33342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33343 [(0,0)] HALF_D_PLUS_2 [33341] [] [] [] []
IDLE 33344 [(0,0)] 104 [] [] [] [] []
INJECT_T 33345 [(1,0)] D [] [] [] [] []
MERGE 33346 [(1,0),(0,0)] D [] [33348] [] [] [((0,0),(1,0))]
DISCARD 33347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33348 [(0,0)] HALF_D_PLUS_2 [33346] [] [] [] []
IDLE 33349 [(0,0)] 167 [] [] [] [] []
INJECT_T 33350 [(0,1)] D [] [] [] [] []
MERGE 33351 [(0,1),(0,0)] D [] [33353] [] [] [((0,0),(0,1))]
DISCARD 33352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33353 [(0,0)] HALF_D_PLUS_2 [33351] [] [] [] []
IDLE 33354 [(0,0)] 71 [] [] [] [] []
INJECT_T 33355 [(1,0)] D [] [] [] [] []
MERGE 33356 [(1,0),(0,0)] D [] [33358] [] [] [((0,0),(1,0))]
DISCARD 33357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33358 [(0,0)] HALF_D_PLUS_2 [33356] [] [] [] []
IDLE 33359 [(0,0)] 67 [] [] [] [] []
INJECT_T 33360 [(0,1)] D [] [] [] [] []
MERGE 33361 [(0,1),(0,0)] D [] [33363] [] [] [((0,0),(0,1))]
DISCARD 33362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33363 [(0,0)] HALF_D_PLUS_2 [33361] [] [] [] []
IDLE 33364 [(0,0)] 102 [] [] [] [] []
INJECT_T 33365 [(1,0)] D [] [] [] [] []
MERGE 33366 [(1,0),(0,0)] D [] [33368] [] [] [((0,0),(1,0))]
DISCARD 33367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33368 [(0,0)] HALF_D_PLUS_2 [33366] [] [] [] []
IDLE 33369 [(0,0)] 118 [] [] [] [] []
INJECT_T 33370 [(0,1)] D [] [] [] [] []
MERGE 33371 [(0,1),(0,0)] D [] [33373] [] [] [((0,0),(0,1))]
DISCARD 33372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33373 [(0,0)] HALF_D_PLUS_2 [33371] [] [] [] []
IDLE 33374 [(0,0)] 105 [] [] [] [] []
INJECT_T 33375 [(1,0)] D [] [] [] [] []
MERGE 33376 [(1,0),(0,0)] D [] [33378] [] [] [((0,0),(1,0))]
DISCARD 33377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33378 [(0,0)] HALF_D_PLUS_2 [33376] [] [] [] []
IDLE 33379 [(0,0)] 164 [] [] [] [] []
INJECT_T 33380 [(0,1)] D [] [] [] [] []
MERGE 33381 [(0,1),(0,0)] D [] [33383] [] [] [((0,0),(0,1))]
DISCARD 33382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33383 [(0,0)] HALF_D_PLUS_2 [33381] [] [] [] []
IDLE 33384 [(0,0)] 10 [] [] [] [] []
INJECT_T 33385 [(1,0)] D [] [] [] [] []
MERGE 33386 [(1,0),(0,0)] D [] [33388] [] [] [((0,0),(1,0))]
DISCARD 33387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33388 [(0,0)] HALF_D_PLUS_2 [33386] [] [] [] []
IDLE 33389 [(0,0)] 197 [] [] [] [] []
INJECT_T 33390 [(0,1)] D [] [] [] [] []
MERGE 33391 [(0,1),(0,0)] D [] [33393] [] [] [((0,0),(0,1))]
DISCARD 33392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33393 [(0,0)] HALF_D_PLUS_2 [33391] [] [] [] []
IDLE 33394 [(0,0)] 129 [] [] [] [] []
INJECT_T 33395 [(1,0)] D [] [] [] [] []
MERGE 33396 [(1,0),(0,0)] D [] [33398] [] [] [((0,0),(1,0))]
DISCARD 33397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33398 [(0,0)] HALF_D_PLUS_2 [33396] [] [] [] []
IDLE 33399 [(0,0)] 174 [] [] [] [] []
INJECT_T 33400 [(0,1)] D [] [] [] [] []
MERGE 33401 [(0,1),(0,0)] D [] [33403] [] [] [((0,0),(0,1))]
DISCARD 33402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33403 [(0,0)] HALF_D_PLUS_2 [33401] [] [] [] []
IDLE 33404 [(0,0)] 63 [] [] [] [] []
INJECT_T 33405 [(1,0)] D [] [] [] [] []
MERGE 33406 [(1,0),(0,0)] D [] [33408] [] [] [((0,0),(1,0))]
DISCARD 33407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33408 [(0,0)] HALF_D_PLUS_2 [33406] [] [] [] []
IDLE 33409 [(0,0)] 195 [] [] [] [] []
INJECT_T 33410 [(0,1)] D [] [] [] [] []
MERGE 33411 [(0,1),(0,0)] D [] [33413] [] [] [((0,0),(0,1))]
DISCARD 33412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33413 [(0,0)] HALF_D_PLUS_2 [33411] [] [] [] []
IDLE 33414 [(0,0)] 186 [] [] [] [] []
INJECT_T 33415 [(1,0)] D [] [] [] [] []
MERGE 33416 [(1,0),(0,0)] D [] [33418] [] [] [((0,0),(1,0))]
DISCARD 33417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33418 [(0,0)] HALF_D_PLUS_2 [33416] [] [] [] []
IDLE 33419 [(0,0)] 198 [] [] [] [] []
INJECT_T 33420 [(0,1)] D [] [] [] [] []
MERGE 33421 [(0,1),(0,0)] D [] [33423] [] [] [((0,0),(0,1))]
DISCARD 33422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33423 [(0,0)] HALF_D_PLUS_2 [33421] [] [] [] []
IDLE 33424 [(0,0)] 43 [] [] [] [] []
INJECT_T 33425 [(1,0)] D [] [] [] [] []
MERGE 33426 [(1,0),(0,0)] D [] [33428] [] [] [((0,0),(1,0))]
DISCARD 33427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33428 [(0,0)] HALF_D_PLUS_2 [33426] [] [] [] []
IDLE 33429 [(0,0)] 12 [] [] [] [] []
INJECT_T 33430 [(0,1)] D [] [] [] [] []
MERGE 33431 [(0,1),(0,0)] D [] [33433] [] [] [((0,0),(0,1))]
DISCARD 33432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33433 [(0,0)] HALF_D_PLUS_2 [33431] [] [] [] []
IDLE 33434 [(0,0)] 83 [] [] [] [] []
INJECT_T 33435 [(1,0)] D [] [] [] [] []
MERGE 33436 [(1,0),(0,0)] D [] [33438] [] [] [((0,0),(1,0))]
DISCARD 33437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33438 [(0,0)] HALF_D_PLUS_2 [33436] [] [] [] []
IDLE 33439 [(0,0)] 120 [] [] [] [] []
INJECT_T 33440 [(0,1)] D [] [] [] [] []
MERGE 33441 [(0,1),(0,0)] D [] [33443] [] [] [((0,0),(0,1))]
DISCARD 33442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33443 [(0,0)] HALF_D_PLUS_2 [33441] [] [] [] []
IDLE 33444 [(0,0)] 58 [] [] [] [] []
INJECT_T 33445 [(1,0)] D [] [] [] [] []
MERGE 33446 [(1,0),(0,0)] D [] [33448] [] [] [((0,0),(1,0))]
DISCARD 33447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33448 [(0,0)] HALF_D_PLUS_2 [33446] [] [] [] []
IDLE 33449 [(0,0)] 2 [] [] [] [] []
INJECT_T 33450 [(0,1)] D [] [] [] [] []
MERGE 33451 [(0,1),(0,0)] D [] [33453] [] [] [((0,0),(0,1))]
DISCARD 33452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33453 [(0,0)] HALF_D_PLUS_2 [33451] [] [] [] []
IDLE 33454 [(0,0)] 75 [] [] [] [] []
INJECT_T 33455 [(1,0)] D [] [] [] [] []
MERGE 33456 [(1,0),(0,0)] D [] [33458] [] [] [((0,0),(1,0))]
DISCARD 33457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33458 [(0,0)] HALF_D_PLUS_2 [33456] [] [] [] []
IDLE 33459 [(0,0)] 18 [] [] [] [] []
INJECT_T 33460 [(0,1)] D [] [] [] [] []
MERGE 33461 [(0,1),(0,0)] D [] [33463] [] [] [((0,0),(0,1))]
DISCARD 33462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33463 [(0,0)] HALF_D_PLUS_2 [33461] [] [] [] []
IDLE 33464 [(0,0)] 27 [] [] [] [] []
INJECT_T 33465 [(1,0)] D [] [] [] [] []
MERGE 33466 [(1,0),(0,0)] D [] [33468] [] [] [((0,0),(1,0))]
DISCARD 33467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33468 [(0,0)] HALF_D_PLUS_2 [33466] [] [] [] []
IDLE 33469 [(0,0)] 30 [] [] [] [] []
INJECT_T 33470 [(0,1)] D [] [] [] [] []
MERGE 33471 [(0,1),(0,0)] D [] [33473] [] [] [((0,0),(0,1))]
DISCARD 33472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33473 [(0,0)] HALF_D_PLUS_2 [33471] [] [] [] []
IDLE 33474 [(0,0)] 121 [] [] [] [] []
INJECT_T 33475 [(1,0)] D [] [] [] [] []
MERGE 33476 [(1,0),(0,0)] D [] [33478] [] [] [((0,0),(1,0))]
DISCARD 33477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33478 [(0,0)] HALF_D_PLUS_2 [33476] [] [] [] []
IDLE 33479 [(0,0)] 197 [] [] [] [] []
INJECT_T 33480 [(0,1)] D [] [] [] [] []
MERGE 33481 [(0,1),(0,0)] D [] [33483] [] [] [((0,0),(0,1))]
DISCARD 33482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33483 [(0,0)] HALF_D_PLUS_2 [33481] [] [] [] []
IDLE 33484 [(0,0)] 24 [] [] [] [] []
INJECT_T 33485 [(1,0)] D [] [] [] [] []
MERGE 33486 [(1,0),(0,0)] D [] [33488] [] [] [((0,0),(1,0))]
DISCARD 33487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33488 [(0,0)] HALF_D_PLUS_2 [33486] [] [] [] []
IDLE 33489 [(0,0)] 134 [] [] [] [] []
INJECT_T 33490 [(0,1)] D [] [] [] [] []
MERGE 33491 [(0,1),(0,0)] D [] [33493] [] [] [((0,0),(0,1))]
DISCARD 33492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33493 [(0,0)] HALF_D_PLUS_2 [33491] [] [] [] []
IDLE 33494 [(0,0)] 108 [] [] [] [] []
INJECT_T 33495 [(1,0)] D [] [] [] [] []
MERGE 33496 [(1,0),(0,0)] D [] [33498] [] [] [((0,0),(1,0))]
DISCARD 33497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33498 [(0,0)] HALF_D_PLUS_2 [33496] [] [] [] []
IDLE 33499 [(0,0)] 128 [] [] [] [] []
INJECT_T 33500 [(0,1)] D [] [] [] [] []
MERGE 33501 [(0,1),(0,0)] D [] [33503] [] [] [((0,0),(0,1))]
DISCARD 33502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33503 [(0,0)] HALF_D_PLUS_2 [33501] [] [] [] []
IDLE 33504 [(0,0)] 178 [] [] [] [] []
INJECT_T 33505 [(1,0)] D [] [] [] [] []
MERGE 33506 [(1,0),(0,0)] D [] [33508] [] [] [((0,0),(1,0))]
DISCARD 33507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33508 [(0,0)] HALF_D_PLUS_2 [33506] [] [] [] []
IDLE 33509 [(0,0)] 10 [] [] [] [] []
INJECT_T 33510 [(0,1)] D [] [] [] [] []
MERGE 33511 [(0,1),(0,0)] D [] [33513] [] [] [((0,0),(0,1))]
DISCARD 33512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33513 [(0,0)] HALF_D_PLUS_2 [33511] [] [] [] []
IDLE 33514 [(0,0)] 132 [] [] [] [] []
INJECT_T 33515 [(1,0)] D [] [] [] [] []
MERGE 33516 [(1,0),(0,0)] D [] [33518] [] [] [((0,0),(1,0))]
DISCARD 33517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33518 [(0,0)] HALF_D_PLUS_2 [33516] [] [] [] []
IDLE 33519 [(0,0)] 87 [] [] [] [] []
INJECT_T 33520 [(0,1)] D [] [] [] [] []
MERGE 33521 [(0,1),(0,0)] D [] [33523] [] [] [((0,0),(0,1))]
DISCARD 33522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33523 [(0,0)] HALF_D_PLUS_2 [33521] [] [] [] []
IDLE 33524 [(0,0)] 187 [] [] [] [] []
INJECT_T 33525 [(1,0)] D [] [] [] [] []
MERGE 33526 [(1,0),(0,0)] D [] [33528] [] [] [((0,0),(1,0))]
DISCARD 33527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33528 [(0,0)] HALF_D_PLUS_2 [33526] [] [] [] []
IDLE 33529 [(0,0)] 160 [] [] [] [] []
INJECT_T 33530 [(0,1)] D [] [] [] [] []
MERGE 33531 [(0,1),(0,0)] D [] [33533] [] [] [((0,0),(0,1))]
DISCARD 33532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33533 [(0,0)] HALF_D_PLUS_2 [33531] [] [] [] []
IDLE 33534 [(0,0)] 104 [] [] [] [] []
INJECT_T 33535 [(1,0)] D [] [] [] [] []
MERGE 33536 [(1,0),(0,0)] D [] [33538] [] [] [((0,0),(1,0))]
DISCARD 33537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33538 [(0,0)] HALF_D_PLUS_2 [33536] [] [] [] []
IDLE 33539 [(0,0)] 90 [] [] [] [] []
INJECT_T 33540 [(0,1)] D [] [] [] [] []
MERGE 33541 [(0,1),(0,0)] D [] [33543] [] [] [((0,0),(0,1))]
DISCARD 33542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33543 [(0,0)] HALF_D_PLUS_2 [33541] [] [] [] []
IDLE 33544 [(0,0)] 184 [] [] [] [] []
INJECT_T 33545 [(1,0)] D [] [] [] [] []
MERGE 33546 [(1,0),(0,0)] D [] [33548] [] [] [((0,0),(1,0))]
DISCARD 33547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33548 [(0,0)] HALF_D_PLUS_2 [33546] [] [] [] []
IDLE 33549 [(0,0)] 6 [] [] [] [] []
INJECT_T 33550 [(0,1)] D [] [] [] [] []
MERGE 33551 [(0,1),(0,0)] D [] [33553] [] [] [((0,0),(0,1))]
DISCARD 33552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33553 [(0,0)] HALF_D_PLUS_2 [33551] [] [] [] []
IDLE 33554 [(0,0)] 144 [] [] [] [] []
INJECT_T 33555 [(1,0)] D [] [] [] [] []
MERGE 33556 [(1,0),(0,0)] D [] [33558] [] [] [((0,0),(1,0))]
DISCARD 33557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33558 [(0,0)] HALF_D_PLUS_2 [33556] [] [] [] []
IDLE 33559 [(0,0)] 73 [] [] [] [] []
INJECT_T 33560 [(0,1)] D [] [] [] [] []
MERGE 33561 [(0,1),(0,0)] D [] [33563] [] [] [((0,0),(0,1))]
DISCARD 33562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33563 [(0,0)] HALF_D_PLUS_2 [33561] [] [] [] []
IDLE 33564 [(0,0)] 88 [] [] [] [] []
INJECT_T 33565 [(1,0)] D [] [] [] [] []
MERGE 33566 [(1,0),(0,0)] D [] [33568] [] [] [((0,0),(1,0))]
DISCARD 33567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33568 [(0,0)] HALF_D_PLUS_2 [33566] [] [] [] []
IDLE 33569 [(0,0)] 5 [] [] [] [] []
INJECT_T 33570 [(0,1)] D [] [] [] [] []
MERGE 33571 [(0,1),(0,0)] D [] [33573] [] [] [((0,0),(0,1))]
DISCARD 33572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33573 [(0,0)] HALF_D_PLUS_2 [33571] [] [] [] []
IDLE 33574 [(0,0)] 135 [] [] [] [] []
INJECT_T 33575 [(1,0)] D [] [] [] [] []
MERGE 33576 [(1,0),(0,0)] D [] [33578] [] [] [((0,0),(1,0))]
DISCARD 33577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33578 [(0,0)] HALF_D_PLUS_2 [33576] [] [] [] []
IDLE 33579 [(0,0)] 53 [] [] [] [] []
INJECT_T 33580 [(0,1)] D [] [] [] [] []
MERGE 33581 [(0,1),(0,0)] D [] [33583] [] [] [((0,0),(0,1))]
DISCARD 33582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33583 [(0,0)] HALF_D_PLUS_2 [33581] [] [] [] []
IDLE 33584 [(0,0)] 105 [] [] [] [] []
INJECT_T 33585 [(1,0)] D [] [] [] [] []
MERGE 33586 [(1,0),(0,0)] D [] [33588] [] [] [((0,0),(1,0))]
DISCARD 33587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33588 [(0,0)] HALF_D_PLUS_2 [33586] [] [] [] []
IDLE 33589 [(0,0)] 173 [] [] [] [] []
INJECT_T 33590 [(0,1)] D [] [] [] [] []
MERGE 33591 [(0,1),(0,0)] D [] [33593] [] [] [((0,0),(0,1))]
DISCARD 33592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33593 [(0,0)] HALF_D_PLUS_2 [33591] [] [] [] []
IDLE 33594 [(0,0)] 1 [] [] [] [] []
INJECT_T 33595 [(1,0)] D [] [] [] [] []
MERGE 33596 [(1,0),(0,0)] D [] [33598] [] [] [((0,0),(1,0))]
DISCARD 33597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33598 [(0,0)] HALF_D_PLUS_2 [33596] [] [] [] []
IDLE 33599 [(0,0)] 141 [] [] [] [] []
INJECT_T 33600 [(0,1)] D [] [] [] [] []
MERGE 33601 [(0,1),(0,0)] D [] [33603] [] [] [((0,0),(0,1))]
DISCARD 33602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33603 [(0,0)] HALF_D_PLUS_2 [33601] [] [] [] []
IDLE 33604 [(0,0)] 113 [] [] [] [] []
INJECT_T 33605 [(1,0)] D [] [] [] [] []
MERGE 33606 [(1,0),(0,0)] D [] [33608] [] [] [((0,0),(1,0))]
DISCARD 33607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33608 [(0,0)] HALF_D_PLUS_2 [33606] [] [] [] []
IDLE 33609 [(0,0)] 53 [] [] [] [] []
INJECT_T 33610 [(0,1)] D [] [] [] [] []
MERGE 33611 [(0,1),(0,0)] D [] [33613] [] [] [((0,0),(0,1))]
DISCARD 33612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33613 [(0,0)] HALF_D_PLUS_2 [33611] [] [] [] []
IDLE 33614 [(0,0)] 136 [] [] [] [] []
INJECT_T 33615 [(1,0)] D [] [] [] [] []
MERGE 33616 [(1,0),(0,0)] D [] [33618] [] [] [((0,0),(1,0))]
DISCARD 33617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33618 [(0,0)] HALF_D_PLUS_2 [33616] [] [] [] []
IDLE 33619 [(0,0)] 110 [] [] [] [] []
INJECT_T 33620 [(0,1)] D [] [] [] [] []
MERGE 33621 [(0,1),(0,0)] D [] [33623] [] [] [((0,0),(0,1))]
DISCARD 33622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33623 [(0,0)] HALF_D_PLUS_2 [33621] [] [] [] []
IDLE 33624 [(0,0)] 120 [] [] [] [] []
INJECT_T 33625 [(1,0)] D [] [] [] [] []
MERGE 33626 [(1,0),(0,0)] D [] [33628] [] [] [((0,0),(1,0))]
DISCARD 33627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33628 [(0,0)] HALF_D_PLUS_2 [33626] [] [] [] []
IDLE 33629 [(0,0)] 80 [] [] [] [] []
INJECT_T 33630 [(0,1)] D [] [] [] [] []
MERGE 33631 [(0,1),(0,0)] D [] [33633] [] [] [((0,0),(0,1))]
DISCARD 33632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33633 [(0,0)] HALF_D_PLUS_2 [33631] [] [] [] []
IDLE 33634 [(0,0)] 184 [] [] [] [] []
INJECT_T 33635 [(1,0)] D [] [] [] [] []
MERGE 33636 [(1,0),(0,0)] D [] [33638] [] [] [((0,0),(1,0))]
DISCARD 33637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33638 [(0,0)] HALF_D_PLUS_2 [33636] [] [] [] []
IDLE 33639 [(0,0)] 141 [] [] [] [] []
INJECT_T 33640 [(0,1)] D [] [] [] [] []
MERGE 33641 [(0,1),(0,0)] D [] [33643] [] [] [((0,0),(0,1))]
DISCARD 33642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33643 [(0,0)] HALF_D_PLUS_2 [33641] [] [] [] []
IDLE 33644 [(0,0)] 180 [] [] [] [] []
INJECT_T 33645 [(1,0)] D [] [] [] [] []
MERGE 33646 [(1,0),(0,0)] D [] [33648] [] [] [((0,0),(1,0))]
DISCARD 33647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33648 [(0,0)] HALF_D_PLUS_2 [33646] [] [] [] []
IDLE 33649 [(0,0)] 89 [] [] [] [] []
INJECT_T 33650 [(0,1)] D [] [] [] [] []
MERGE 33651 [(0,1),(0,0)] D [] [33653] [] [] [((0,0),(0,1))]
DISCARD 33652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33653 [(0,0)] HALF_D_PLUS_2 [33651] [] [] [] []
IDLE 33654 [(0,0)] 169 [] [] [] [] []
INJECT_T 33655 [(1,0)] D [] [] [] [] []
MERGE 33656 [(1,0),(0,0)] D [] [33658] [] [] [((0,0),(1,0))]
DISCARD 33657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33658 [(0,0)] HALF_D_PLUS_2 [33656] [] [] [] []
IDLE 33659 [(0,0)] 175 [] [] [] [] []
INJECT_T 33660 [(0,1)] D [] [] [] [] []
MERGE 33661 [(0,1),(0,0)] D [] [33663] [] [] [((0,0),(0,1))]
DISCARD 33662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33663 [(0,0)] HALF_D_PLUS_2 [33661] [] [] [] []
IDLE 33664 [(0,0)] 2 [] [] [] [] []
INJECT_T 33665 [(1,0)] D [] [] [] [] []
MERGE 33666 [(1,0),(0,0)] D [] [33668] [] [] [((0,0),(1,0))]
DISCARD 33667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33668 [(0,0)] HALF_D_PLUS_2 [33666] [] [] [] []
IDLE 33669 [(0,0)] 186 [] [] [] [] []
INJECT_T 33670 [(0,1)] D [] [] [] [] []
MERGE 33671 [(0,1),(0,0)] D [] [33673] [] [] [((0,0),(0,1))]
DISCARD 33672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33673 [(0,0)] HALF_D_PLUS_2 [33671] [] [] [] []
IDLE 33674 [(0,0)] 49 [] [] [] [] []
INJECT_T 33675 [(1,0)] D [] [] [] [] []
MERGE 33676 [(1,0),(0,0)] D [] [33678] [] [] [((0,0),(1,0))]
DISCARD 33677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33678 [(0,0)] HALF_D_PLUS_2 [33676] [] [] [] []
IDLE 33679 [(0,0)] 172 [] [] [] [] []
INJECT_T 33680 [(0,1)] D [] [] [] [] []
MERGE 33681 [(0,1),(0,0)] D [] [33683] [] [] [((0,0),(0,1))]
DISCARD 33682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33683 [(0,0)] HALF_D_PLUS_2 [33681] [] [] [] []
IDLE 33684 [(0,0)] 187 [] [] [] [] []
INJECT_T 33685 [(1,0)] D [] [] [] [] []
MERGE 33686 [(1,0),(0,0)] D [] [33688] [] [] [((0,0),(1,0))]
DISCARD 33687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33688 [(0,0)] HALF_D_PLUS_2 [33686] [] [] [] []
IDLE 33689 [(0,0)] 25 [] [] [] [] []
INJECT_T 33690 [(0,1)] D [] [] [] [] []
MERGE 33691 [(0,1),(0,0)] D [] [33693] [] [] [((0,0),(0,1))]
DISCARD 33692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33693 [(0,0)] HALF_D_PLUS_2 [33691] [] [] [] []
IDLE 33694 [(0,0)] 97 [] [] [] [] []
INJECT_T 33695 [(1,0)] D [] [] [] [] []
MERGE 33696 [(1,0),(0,0)] D [] [33698] [] [] [((0,0),(1,0))]
DISCARD 33697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33698 [(0,0)] HALF_D_PLUS_2 [33696] [] [] [] []
IDLE 33699 [(0,0)] 56 [] [] [] [] []
INJECT_T 33700 [(0,1)] D [] [] [] [] []
MERGE 33701 [(0,1),(0,0)] D [] [33703] [] [] [((0,0),(0,1))]
DISCARD 33702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33703 [(0,0)] HALF_D_PLUS_2 [33701] [] [] [] []
IDLE 33704 [(0,0)] 70 [] [] [] [] []
INJECT_T 33705 [(1,0)] D [] [] [] [] []
MERGE 33706 [(1,0),(0,0)] D [] [33708] [] [] [((0,0),(1,0))]
DISCARD 33707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33708 [(0,0)] HALF_D_PLUS_2 [33706] [] [] [] []
IDLE 33709 [(0,0)] 181 [] [] [] [] []
INJECT_T 33710 [(0,1)] D [] [] [] [] []
MERGE 33711 [(0,1),(0,0)] D [] [33713] [] [] [((0,0),(0,1))]
DISCARD 33712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33713 [(0,0)] HALF_D_PLUS_2 [33711] [] [] [] []
INJECT_T 33714 [(1,0)] D [] [] [] [] []
MERGE 33715 [(1,0),(0,0)] D [] [33717] [] [] [((0,0),(1,0))]
DISCARD 33716 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33717 [(0,0)] HALF_D_PLUS_2 [33715] [] [] [] []
IDLE 33718 [(0,0)] 188 [] [] [] [] []
INJECT_T 33719 [(0,1)] D [] [] [] [] []
MERGE 33720 [(0,1),(0,0)] D [] [33722] [] [] [((0,0),(0,1))]
DISCARD 33721 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33722 [(0,0)] HALF_D_PLUS_2 [33720] [] [] [] []
IDLE 33723 [(0,0)] 90 [] [] [] [] []
INJECT_T 33724 [(1,0)] D [] [] [] [] []
MERGE 33725 [(1,0),(0,0)] D [] [33727] [] [] [((0,0),(1,0))]
DISCARD 33726 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33727 [(0,0)] HALF_D_PLUS_2 [33725] [] [] [] []
IDLE 33728 [(0,0)] 191 [] [] [] [] []
INJECT_T 33729 [(0,1)] D [] [] [] [] []
MERGE 33730 [(0,1),(0,0)] D [] [33732] [] [] [((0,0),(0,1))]
DISCARD 33731 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33732 [(0,0)] HALF_D_PLUS_2 [33730] [] [] [] []
IDLE 33733 [(0,0)] 85 [] [] [] [] []
INJECT_T 33734 [(1,0)] D [] [] [] [] []
MERGE 33735 [(1,0),(0,0)] D [] [33737] [] [] [((0,0),(1,0))]
DISCARD 33736 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33737 [(0,0)] HALF_D_PLUS_2 [33735] [] [] [] []
IDLE 33738 [(0,0)] 2 [] [] [] [] []
INJECT_T 33739 [(0,1)] D [] [] [] [] []
MERGE 33740 [(0,1),(0,0)] D [] [33742] [] [] [((0,0),(0,1))]
DISCARD 33741 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33742 [(0,0)] HALF_D_PLUS_2 [33740] [] [] [] []
IDLE 33743 [(0,0)] 32 [] [] [] [] []
INJECT_T 33744 [(1,0)] D [] [] [] [] []
MERGE 33745 [(1,0),(0,0)] D [] [33747] [] [] [((0,0),(1,0))]
DISCARD 33746 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33747 [(0,0)] HALF_D_PLUS_2 [33745] [] [] [] []
IDLE 33748 [(0,0)] 69 [] [] [] [] []
INJECT_T 33749 [(0,1)] D [] [] [] [] []
MERGE 33750 [(0,1),(0,0)] D [] [33752] [] [] [((0,0),(0,1))]
DISCARD 33751 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33752 [(0,0)] HALF_D_PLUS_2 [33750] [] [] [] []
IDLE 33753 [(0,0)] 24 [] [] [] [] []
INJECT_T 33754 [(1,0)] D [] [] [] [] []
MERGE 33755 [(1,0),(0,0)] D [] [33757] [] [] [((0,0),(1,0))]
DISCARD 33756 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33757 [(0,0)] HALF_D_PLUS_2 [33755] [] [] [] []
IDLE 33758 [(0,0)] 88 [] [] [] [] []
INJECT_T 33759 [(0,1)] D [] [] [] [] []
MERGE 33760 [(0,1),(0,0)] D [] [33762] [] [] [((0,0),(0,1))]
DISCARD 33761 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33762 [(0,0)] HALF_D_PLUS_2 [33760] [] [] [] []
IDLE 33763 [(0,0)] 141 [] [] [] [] []
INJECT_T 33764 [(1,0)] D [] [] [] [] []
MERGE 33765 [(1,0),(0,0)] D [] [33767] [] [] [((0,0),(1,0))]
DISCARD 33766 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33767 [(0,0)] HALF_D_PLUS_2 [33765] [] [] [] []
IDLE 33768 [(0,0)] 80 [] [] [] [] []
INJECT_T 33769 [(0,1)] D [] [] [] [] []
MERGE 33770 [(0,1),(0,0)] D [] [33772] [] [] [((0,0),(0,1))]
DISCARD 33771 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33772 [(0,0)] HALF_D_PLUS_2 [33770] [] [] [] []
IDLE 33773 [(0,0)] 113 [] [] [] [] []
INJECT_T 33774 [(1,0)] D [] [] [] [] []
MERGE 33775 [(1,0),(0,0)] D [] [33777] [] [] [((0,0),(1,0))]
DISCARD 33776 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33777 [(0,0)] HALF_D_PLUS_2 [33775] [] [] [] []
IDLE 33778 [(0,0)] 5 [] [] [] [] []
INJECT_T 33779 [(0,1)] D [] [] [] [] []
MERGE 33780 [(0,1),(0,0)] D [] [33782] [] [] [((0,0),(0,1))]
DISCARD 33781 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33782 [(0,0)] HALF_D_PLUS_2 [33780] [] [] [] []
IDLE 33783 [(0,0)] 182 [] [] [] [] []
INJECT_T 33784 [(1,0)] D [] [] [] [] []
MERGE 33785 [(1,0),(0,0)] D [] [33787] [] [] [((0,0),(1,0))]
DISCARD 33786 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33787 [(0,0)] HALF_D_PLUS_2 [33785] [] [] [] []
IDLE 33788 [(0,0)] 49 [] [] [] [] []
INJECT_T 33789 [(0,1)] D [] [] [] [] []
MERGE 33790 [(0,1),(0,0)] D [] [33792] [] [] [((0,0),(0,1))]
DISCARD 33791 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33792 [(0,0)] HALF_D_PLUS_2 [33790] [] [] [] []
IDLE 33793 [(0,0)] 167 [] [] [] [] []
INJECT_T 33794 [(1,0)] D [] [] [] [] []
MERGE 33795 [(1,0),(0,0)] D [] [33797] [] [] [((0,0),(1,0))]
DISCARD 33796 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33797 [(0,0)] HALF_D_PLUS_2 [33795] [] [] [] []
IDLE 33798 [(0,0)] 189 [] [] [] [] []
INJECT_T 33799 [(0,1)] D [] [] [] [] []
MERGE 33800 [(0,1),(0,0)] D [] [33802] [] [] [((0,0),(0,1))]
DISCARD 33801 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33802 [(0,0)] HALF_D_PLUS_2 [33800] [] [] [] []
IDLE 33803 [(0,0)] 31 [] [] [] [] []
INJECT_T 33804 [(1,0)] D [] [] [] [] []
MERGE 33805 [(1,0),(0,0)] D [] [33807] [] [] [((0,0),(1,0))]
DISCARD 33806 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33807 [(0,0)] HALF_D_PLUS_2 [33805] [] [] [] []
IDLE 33808 [(0,0)] 182 [] [] [] [] []
INJECT_T 33809 [(0,1)] D [] [] [] [] []
MERGE 33810 [(0,1),(0,0)] D [] [33812] [] [] [((0,0),(0,1))]
DISCARD 33811 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33812 [(0,0)] HALF_D_PLUS_2 [33810] [] [] [] []
IDLE 33813 [(0,0)] 40 [] [] [] [] []
INJECT_T 33814 [(1,0)] D [] [] [] [] []
MERGE 33815 [(1,0),(0,0)] D [] [33817] [] [] [((0,0),(1,0))]
DISCARD 33816 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33817 [(0,0)] HALF_D_PLUS_2 [33815] [] [] [] []
IDLE 33818 [(0,0)] 26 [] [] [] [] []
INJECT_T 33819 [(0,1)] D [] [] [] [] []
MERGE 33820 [(0,1),(0,0)] D [] [33822] [] [] [((0,0),(0,1))]
DISCARD 33821 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33822 [(0,0)] HALF_D_PLUS_2 [33820] [] [] [] []
IDLE 33823 [(0,0)] 197 [] [] [] [] []
INJECT_T 33824 [(1,0)] D [] [] [] [] []
MERGE 33825 [(1,0),(0,0)] D [] [33827] [] [] [((0,0),(1,0))]
DISCARD 33826 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33827 [(0,0)] HALF_D_PLUS_2 [33825] [] [] [] []
IDLE 33828 [(0,0)] 9 [] [] [] [] []
INJECT_T 33829 [(0,1)] D [] [] [] [] []
MERGE 33830 [(0,1),(0,0)] D [] [33832] [] [] [((0,0),(0,1))]
DISCARD 33831 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33832 [(0,0)] HALF_D_PLUS_2 [33830] [] [] [] []
IDLE 33833 [(0,0)] 193 [] [] [] [] []
INJECT_T 33834 [(1,0)] D [] [] [] [] []
MERGE 33835 [(1,0),(0,0)] D [] [33837] [] [] [((0,0),(1,0))]
DISCARD 33836 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33837 [(0,0)] HALF_D_PLUS_2 [33835] [] [] [] []
IDLE 33838 [(0,0)] 143 [] [] [] [] []
INJECT_T 33839 [(0,1)] D [] [] [] [] []
MERGE 33840 [(0,1),(0,0)] D [] [33842] [] [] [((0,0),(0,1))]
DISCARD 33841 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33842 [(0,0)] HALF_D_PLUS_2 [33840] [] [] [] []
IDLE 33843 [(0,0)] 195 [] [] [] [] []
INJECT_T 33844 [(1,0)] D [] [] [] [] []
MERGE 33845 [(1,0),(0,0)] D [] [33847] [] [] [((0,0),(1,0))]
DISCARD 33846 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33847 [(0,0)] HALF_D_PLUS_2 [33845] [] [] [] []
IDLE 33848 [(0,0)] 35 [] [] [] [] []
INJECT_T 33849 [(0,1)] D [] [] [] [] []
MERGE 33850 [(0,1),(0,0)] D [] [33852] [] [] [((0,0),(0,1))]
DISCARD 33851 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33852 [(0,0)] HALF_D_PLUS_2 [33850] [] [] [] []
IDLE 33853 [(0,0)] 140 [] [] [] [] []
INJECT_T 33854 [(1,0)] D [] [] [] [] []
MERGE 33855 [(1,0),(0,0)] D [] [33857] [] [] [((0,0),(1,0))]
DISCARD 33856 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33857 [(0,0)] HALF_D_PLUS_2 [33855] [] [] [] []
IDLE 33858 [(0,0)] 59 [] [] [] [] []
INJECT_T 33859 [(0,1)] D [] [] [] [] []
MERGE 33860 [(0,1),(0,0)] D [] [33862] [] [] [((0,0),(0,1))]
DISCARD 33861 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33862 [(0,0)] HALF_D_PLUS_2 [33860] [] [] [] []
IDLE 33863 [(0,0)] 61 [] [] [] [] []
INJECT_T 33864 [(1,0)] D [] [] [] [] []
MERGE 33865 [(1,0),(0,0)] D [] [33867] [] [] [((0,0),(1,0))]
DISCARD 33866 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33867 [(0,0)] HALF_D_PLUS_2 [33865] [] [] [] []
IDLE 33868 [(0,0)] 200 [] [] [] [] []
INJECT_T 33869 [(0,1)] D [] [] [] [] []
MERGE 33870 [(0,1),(0,0)] D [] [33872] [] [] [((0,0),(0,1))]
DISCARD 33871 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33872 [(0,0)] HALF_D_PLUS_2 [33870] [] [] [] []
IDLE 33873 [(0,0)] 23 [] [] [] [] []
INJECT_T 33874 [(1,0)] D [] [] [] [] []
MERGE 33875 [(1,0),(0,0)] D [] [33877] [] [] [((0,0),(1,0))]
DISCARD 33876 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33877 [(0,0)] HALF_D_PLUS_2 [33875] [] [] [] []
IDLE 33878 [(0,0)] 177 [] [] [] [] []
INJECT_T 33879 [(0,1)] D [] [] [] [] []
MERGE 33880 [(0,1),(0,0)] D [] [33882] [] [] [((0,0),(0,1))]
DISCARD 33881 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33882 [(0,0)] HALF_D_PLUS_2 [33880] [] [] [] []
IDLE 33883 [(0,0)] 180 [] [] [] [] []
INJECT_T 33884 [(1,0)] D [] [] [] [] []
MERGE 33885 [(1,0),(0,0)] D [] [33887] [] [] [((0,0),(1,0))]
DISCARD 33886 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33887 [(0,0)] HALF_D_PLUS_2 [33885] [] [] [] []
IDLE 33888 [(0,0)] 31 [] [] [] [] []
INJECT_T 33889 [(0,1)] D [] [] [] [] []
MERGE 33890 [(0,1),(0,0)] D [] [33892] [] [] [((0,0),(0,1))]
DISCARD 33891 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33892 [(0,0)] HALF_D_PLUS_2 [33890] [] [] [] []
IDLE 33893 [(0,0)] 172 [] [] [] [] []
INJECT_T 33894 [(1,0)] D [] [] [] [] []
MERGE 33895 [(1,0),(0,0)] D [] [33897] [] [] [((0,0),(1,0))]
DISCARD 33896 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33897 [(0,0)] HALF_D_PLUS_2 [33895] [] [] [] []
IDLE 33898 [(0,0)] 74 [] [] [] [] []
INJECT_T 33899 [(0,1)] D [] [] [] [] []
MERGE 33900 [(0,1),(0,0)] D [] [33902] [] [] [((0,0),(0,1))]
DISCARD 33901 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33902 [(0,0)] HALF_D_PLUS_2 [33900] [] [] [] []
IDLE 33903 [(0,0)] 91 [] [] [] [] []
INJECT_T 33904 [(1,0)] D [] [] [] [] []
MERGE 33905 [(1,0),(0,0)] D [] [33907] [] [] [((0,0),(1,0))]
DISCARD 33906 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33907 [(0,0)] HALF_D_PLUS_2 [33905] [] [] [] []
IDLE 33908 [(0,0)] 81 [] [] [] [] []
INJECT_T 33909 [(0,1)] D [] [] [] [] []
MERGE 33910 [(0,1),(0,0)] D [] [33912] [] [] [((0,0),(0,1))]
DISCARD 33911 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33912 [(0,0)] HALF_D_PLUS_2 [33910] [] [] [] []
IDLE 33913 [(0,0)] 153 [] [] [] [] []
INJECT_T 33914 [(1,0)] D [] [] [] [] []
MERGE 33915 [(1,0),(0,0)] D [] [33917] [] [] [((0,0),(1,0))]
DISCARD 33916 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33917 [(0,0)] HALF_D_PLUS_2 [33915] [] [] [] []
IDLE 33918 [(0,0)] 11 [] [] [] [] []
INJECT_T 33919 [(0,1)] D [] [] [] [] []
MERGE 33920 [(0,1),(0,0)] D [] [33922] [] [] [((0,0),(0,1))]
DISCARD 33921 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33922 [(0,0)] HALF_D_PLUS_2 [33920] [] [] [] []
IDLE 33923 [(0,0)] 119 [] [] [] [] []
INJECT_T 33924 [(1,0)] D [] [] [] [] []
MERGE 33925 [(1,0),(0,0)] D [] [33927] [] [] [((0,0),(1,0))]
DISCARD 33926 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33927 [(0,0)] HALF_D_PLUS_2 [33925] [] [] [] []
IDLE 33928 [(0,0)] 98 [] [] [] [] []
INJECT_T 33929 [(0,1)] D [] [] [] [] []
MERGE 33930 [(0,1),(0,0)] D [] [33932] [] [] [((0,0),(0,1))]
DISCARD 33931 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33932 [(0,0)] HALF_D_PLUS_2 [33930] [] [] [] []
IDLE 33933 [(0,0)] 86 [] [] [] [] []
INJECT_T 33934 [(1,0)] D [] [] [] [] []
MERGE 33935 [(1,0),(0,0)] D [] [33937] [] [] [((0,0),(1,0))]
DISCARD 33936 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33937 [(0,0)] HALF_D_PLUS_2 [33935] [] [] [] []
IDLE 33938 [(0,0)] 38 [] [] [] [] []
INJECT_T 33939 [(0,1)] D [] [] [] [] []
MERGE 33940 [(0,1),(0,0)] D [] [33942] [] [] [((0,0),(0,1))]
DISCARD 33941 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33942 [(0,0)] HALF_D_PLUS_2 [33940] [] [] [] []
IDLE 33943 [(0,0)] 156 [] [] [] [] []
INJECT_T 33944 [(1,0)] D [] [] [] [] []
MERGE 33945 [(1,0),(0,0)] D [] [33947] [] [] [((0,0),(1,0))]
DISCARD 33946 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33947 [(0,0)] HALF_D_PLUS_2 [33945] [] [] [] []
IDLE 33948 [(0,0)] 164 [] [] [] [] []
INJECT_T 33949 [(0,1)] D [] [] [] [] []
MERGE 33950 [(0,1),(0,0)] D [] [33952] [] [] [((0,0),(0,1))]
DISCARD 33951 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33952 [(0,0)] HALF_D_PLUS_2 [33950] [] [] [] []
IDLE 33953 [(0,0)] 110 [] [] [] [] []
INJECT_T 33954 [(1,0)] D [] [] [] [] []
MERGE 33955 [(1,0),(0,0)] D [] [33957] [] [] [((0,0),(1,0))]
DISCARD 33956 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33957 [(0,0)] HALF_D_PLUS_2 [33955] [] [] [] []
IDLE 33958 [(0,0)] 178 [] [] [] [] []
INJECT_T 33959 [(0,1)] D [] [] [] [] []
MERGE 33960 [(0,1),(0,0)] D [] [33962] [] [] [((0,0),(0,1))]
DISCARD 33961 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33962 [(0,0)] HALF_D_PLUS_2 [33960] [] [] [] []
IDLE 33963 [(0,0)] 166 [] [] [] [] []
INJECT_T 33964 [(1,0)] D [] [] [] [] []
MERGE 33965 [(1,0),(0,0)] D [] [33967] [] [] [((0,0),(1,0))]
DISCARD 33966 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33967 [(0,0)] HALF_D_PLUS_2 [33965] [] [] [] []
IDLE 33968 [(0,0)] 124 [] [] [] [] []
INJECT_T 33969 [(0,1)] D [] [] [] [] []
MERGE 33970 [(0,1),(0,0)] D [] [33972] [] [] [((0,0),(0,1))]
DISCARD 33971 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33972 [(0,0)] HALF_D_PLUS_2 [33970] [] [] [] []
IDLE 33973 [(0,0)] 34 [] [] [] [] []
INJECT_T 33974 [(1,0)] D [] [] [] [] []
MERGE 33975 [(1,0),(0,0)] D [] [33977] [] [] [((0,0),(1,0))]
DISCARD 33976 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33977 [(0,0)] HALF_D_PLUS_2 [33975] [] [] [] []
IDLE 33978 [(0,0)] 44 [] [] [] [] []
INJECT_T 33979 [(0,1)] D [] [] [] [] []
MERGE 33980 [(0,1),(0,0)] D [] [33982] [] [] [((0,0),(0,1))]
DISCARD 33981 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33982 [(0,0)] HALF_D_PLUS_2 [33980] [] [] [] []
IDLE 33983 [(0,0)] 133 [] [] [] [] []
INJECT_T 33984 [(1,0)] D [] [] [] [] []
MERGE 33985 [(1,0),(0,0)] D [] [33987] [] [] [((0,0),(1,0))]
DISCARD 33986 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33987 [(0,0)] HALF_D_PLUS_2 [33985] [] [] [] []
IDLE 33988 [(0,0)] 104 [] [] [] [] []
INJECT_T 33989 [(0,1)] D [] [] [] [] []
MERGE 33990 [(0,1),(0,0)] D [] [33992] [] [] [((0,0),(0,1))]
DISCARD 33991 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 33992 [(0,0)] HALF_D_PLUS_2 [33990] [] [] [] []
IDLE 33993 [(0,0)] 79 [] [] [] [] []
INJECT_T 33994 [(1,0)] D [] [] [] [] []
MERGE 33995 [(1,0),(0,0)] D [] [33997] [] [] [((0,0),(1,0))]
DISCARD 33996 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 33997 [(0,0)] HALF_D_PLUS_2 [33995] [] [] [] []
IDLE 33998 [(0,0)] 84 [] [] [] [] []
INJECT_T 33999 [(0,1)] D [] [] [] [] []
MERGE 34000 [(0,1),(0,0)] D [] [34002] [] [] [((0,0),(0,1))]
DISCARD 34001 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34002 [(0,0)] HALF_D_PLUS_2 [34000] [] [] [] []
IDLE 34003 [(0,0)] 8 [] [] [] [] []
INJECT_T 34004 [(1,0)] D [] [] [] [] []
MERGE 34005 [(1,0),(0,0)] D [] [34007] [] [] [((0,0),(1,0))]
DISCARD 34006 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34007 [(0,0)] HALF_D_PLUS_2 [34005] [] [] [] []
IDLE 34008 [(0,0)] 185 [] [] [] [] []
INJECT_T 34009 [(0,1)] D [] [] [] [] []
MERGE 34010 [(0,1),(0,0)] D [] [34012] [] [] [((0,0),(0,1))]
DISCARD 34011 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34012 [(0,0)] HALF_D_PLUS_2 [34010] [] [] [] []
IDLE 34013 [(0,0)] 13 [] [] [] [] []
INJECT_T 34014 [(1,0)] D [] [] [] [] []
MERGE 34015 [(1,0),(0,0)] D [] [34017] [] [] [((0,0),(1,0))]
DISCARD 34016 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34017 [(0,0)] HALF_D_PLUS_2 [34015] [] [] [] []
IDLE 34018 [(0,0)] 187 [] [] [] [] []
INJECT_T 34019 [(0,1)] D [] [] [] [] []
MERGE 34020 [(0,1),(0,0)] D [] [34022] [] [] [((0,0),(0,1))]
DISCARD 34021 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34022 [(0,0)] HALF_D_PLUS_2 [34020] [] [] [] []
IDLE 34023 [(0,0)] 38 [] [] [] [] []
INJECT_T 34024 [(1,0)] D [] [] [] [] []
MERGE 34025 [(1,0),(0,0)] D [] [34027] [] [] [((0,0),(1,0))]
DISCARD 34026 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34027 [(0,0)] HALF_D_PLUS_2 [34025] [] [] [] []
IDLE 34028 [(0,0)] 108 [] [] [] [] []
INJECT_T 34029 [(0,1)] D [] [] [] [] []
MERGE 34030 [(0,1),(0,0)] D [] [34032] [] [] [((0,0),(0,1))]
DISCARD 34031 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34032 [(0,0)] HALF_D_PLUS_2 [34030] [] [] [] []
IDLE 34033 [(0,0)] 30 [] [] [] [] []
INJECT_T 34034 [(1,0)] D [] [] [] [] []
MERGE 34035 [(1,0),(0,0)] D [] [34037] [] [] [((0,0),(1,0))]
DISCARD 34036 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34037 [(0,0)] HALF_D_PLUS_2 [34035] [] [] [] []
IDLE 34038 [(0,0)] 52 [] [] [] [] []
INJECT_T 34039 [(0,1)] D [] [] [] [] []
MERGE 34040 [(0,1),(0,0)] D [] [34042] [] [] [((0,0),(0,1))]
DISCARD 34041 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34042 [(0,0)] HALF_D_PLUS_2 [34040] [] [] [] []
IDLE 34043 [(0,0)] 6 [] [] [] [] []
INJECT_T 34044 [(1,0)] D [] [] [] [] []
MERGE 34045 [(1,0),(0,0)] D [] [34047] [] [] [((0,0),(1,0))]
DISCARD 34046 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34047 [(0,0)] HALF_D_PLUS_2 [34045] [] [] [] []
IDLE 34048 [(0,0)] 49 [] [] [] [] []
INJECT_T 34049 [(0,1)] D [] [] [] [] []
MERGE 34050 [(0,1),(0,0)] D [] [34052] [] [] [((0,0),(0,1))]
DISCARD 34051 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34052 [(0,0)] HALF_D_PLUS_2 [34050] [] [] [] []
IDLE 34053 [(0,0)] 18 [] [] [] [] []
INJECT_T 34054 [(1,0)] D [] [] [] [] []
MERGE 34055 [(1,0),(0,0)] D [] [34057] [] [] [((0,0),(1,0))]
DISCARD 34056 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34057 [(0,0)] HALF_D_PLUS_2 [34055] [] [] [] []
IDLE 34058 [(0,0)] 39 [] [] [] [] []
INJECT_T 34059 [(0,1)] D [] [] [] [] []
MERGE 34060 [(0,1),(0,0)] D [] [34062] [] [] [((0,0),(0,1))]
DISCARD 34061 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34062 [(0,0)] HALF_D_PLUS_2 [34060] [] [] [] []
IDLE 34063 [(0,0)] 28 [] [] [] [] []
INJECT_T 34064 [(1,0)] D [] [] [] [] []
MERGE 34065 [(1,0),(0,0)] D [] [34067] [] [] [((0,0),(1,0))]
DISCARD 34066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34067 [(0,0)] HALF_D_PLUS_2 [34065] [] [] [] []
IDLE 34068 [(0,0)] 89 [] [] [] [] []
INJECT_T 34069 [(0,1)] D [] [] [] [] []
MERGE 34070 [(0,1),(0,0)] D [] [34072] [] [] [((0,0),(0,1))]
DISCARD 34071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34072 [(0,0)] HALF_D_PLUS_2 [34070] [] [] [] []
IDLE 34073 [(0,0)] 86 [] [] [] [] []
INJECT_T 34074 [(1,0)] D [] [] [] [] []
MERGE 34075 [(1,0),(0,0)] D [] [34077] [] [] [((0,0),(1,0))]
DISCARD 34076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34077 [(0,0)] HALF_D_PLUS_2 [34075] [] [] [] []
IDLE 34078 [(0,0)] 145 [] [] [] [] []
INJECT_T 34079 [(0,1)] D [] [] [] [] []
MERGE 34080 [(0,1),(0,0)] D [] [34082] [] [] [((0,0),(0,1))]
DISCARD 34081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34082 [(0,0)] HALF_D_PLUS_2 [34080] [] [] [] []
IDLE 34083 [(0,0)] 54 [] [] [] [] []
INJECT_T 34084 [(1,0)] D [] [] [] [] []
MERGE 34085 [(1,0),(0,0)] D [] [34087] [] [] [((0,0),(1,0))]
DISCARD 34086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34087 [(0,0)] HALF_D_PLUS_2 [34085] [] [] [] []
IDLE 34088 [(0,0)] 6 [] [] [] [] []
INJECT_T 34089 [(0,1)] D [] [] [] [] []
MERGE 34090 [(0,1),(0,0)] D [] [34092] [] [] [((0,0),(0,1))]
DISCARD 34091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34092 [(0,0)] HALF_D_PLUS_2 [34090] [] [] [] []
IDLE 34093 [(0,0)] 11 [] [] [] [] []
INJECT_T 34094 [(1,0)] D [] [] [] [] []
MERGE 34095 [(1,0),(0,0)] D [] [34097] [] [] [((0,0),(1,0))]
DISCARD 34096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34097 [(0,0)] HALF_D_PLUS_2 [34095] [] [] [] []
IDLE 34098 [(0,0)] 143 [] [] [] [] []
INJECT_T 34099 [(0,1)] D [] [] [] [] []
MERGE 34100 [(0,1),(0,0)] D [] [34102] [] [] [((0,0),(0,1))]
DISCARD 34101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34102 [(0,0)] HALF_D_PLUS_2 [34100] [] [] [] []
IDLE 34103 [(0,0)] 42 [] [] [] [] []
INJECT_T 34104 [(1,0)] D [] [] [] [] []
MERGE 34105 [(1,0),(0,0)] D [] [34107] [] [] [((0,0),(1,0))]
DISCARD 34106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34107 [(0,0)] HALF_D_PLUS_2 [34105] [] [] [] []
IDLE 34108 [(0,0)] 63 [] [] [] [] []
INJECT_T 34109 [(0,1)] D [] [] [] [] []
MERGE 34110 [(0,1),(0,0)] D [] [34112] [] [] [((0,0),(0,1))]
DISCARD 34111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34112 [(0,0)] HALF_D_PLUS_2 [34110] [] [] [] []
IDLE 34113 [(0,0)] 152 [] [] [] [] []
INJECT_T 34114 [(1,0)] D [] [] [] [] []
MERGE 34115 [(1,0),(0,0)] D [] [34117] [] [] [((0,0),(1,0))]
DISCARD 34116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34117 [(0,0)] HALF_D_PLUS_2 [34115] [] [] [] []
IDLE 34118 [(0,0)] 72 [] [] [] [] []
INJECT_T 34119 [(0,1)] D [] [] [] [] []
MERGE 34120 [(0,1),(0,0)] D [] [34122] [] [] [((0,0),(0,1))]
DISCARD 34121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34122 [(0,0)] HALF_D_PLUS_2 [34120] [] [] [] []
IDLE 34123 [(0,0)] 62 [] [] [] [] []
INJECT_T 34124 [(1,0)] D [] [] [] [] []
MERGE 34125 [(1,0),(0,0)] D [] [34127] [] [] [((0,0),(1,0))]
DISCARD 34126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34127 [(0,0)] HALF_D_PLUS_2 [34125] [] [] [] []
IDLE 34128 [(0,0)] 200 [] [] [] [] []
INJECT_T 34129 [(0,1)] D [] [] [] [] []
MERGE 34130 [(0,1),(0,0)] D [] [34132] [] [] [((0,0),(0,1))]
DISCARD 34131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34132 [(0,0)] HALF_D_PLUS_2 [34130] [] [] [] []
IDLE 34133 [(0,0)] 114 [] [] [] [] []
INJECT_T 34134 [(1,0)] D [] [] [] [] []
MERGE 34135 [(1,0),(0,0)] D [] [34137] [] [] [((0,0),(1,0))]
DISCARD 34136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34137 [(0,0)] HALF_D_PLUS_2 [34135] [] [] [] []
IDLE 34138 [(0,0)] 37 [] [] [] [] []
INJECT_T 34139 [(0,1)] D [] [] [] [] []
MERGE 34140 [(0,1),(0,0)] D [] [34142] [] [] [((0,0),(0,1))]
DISCARD 34141 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34142 [(0,0)] HALF_D_PLUS_2 [34140] [] [] [] []
IDLE 34143 [(0,0)] 92 [] [] [] [] []
INJECT_T 34144 [(1,0)] D [] [] [] [] []
MERGE 34145 [(1,0),(0,0)] D [] [34147] [] [] [((0,0),(1,0))]
DISCARD 34146 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34147 [(0,0)] HALF_D_PLUS_2 [34145] [] [] [] []
IDLE 34148 [(0,0)] 151 [] [] [] [] []
INJECT_T 34149 [(0,1)] D [] [] [] [] []
MERGE 34150 [(0,1),(0,0)] D [] [34152] [] [] [((0,0),(0,1))]
DISCARD 34151 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34152 [(0,0)] HALF_D_PLUS_2 [34150] [] [] [] []
IDLE 34153 [(0,0)] 117 [] [] [] [] []
INJECT_T 34154 [(1,0)] D [] [] [] [] []
MERGE 34155 [(1,0),(0,0)] D [] [34157] [] [] [((0,0),(1,0))]
DISCARD 34156 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34157 [(0,0)] HALF_D_PLUS_2 [34155] [] [] [] []
IDLE 34158 [(0,0)] 78 [] [] [] [] []
INJECT_T 34159 [(0,1)] D [] [] [] [] []
MERGE 34160 [(0,1),(0,0)] D [] [34162] [] [] [((0,0),(0,1))]
DISCARD 34161 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34162 [(0,0)] HALF_D_PLUS_2 [34160] [] [] [] []
IDLE 34163 [(0,0)] 130 [] [] [] [] []
INJECT_T 34164 [(1,0)] D [] [] [] [] []
MERGE 34165 [(1,0),(0,0)] D [] [34167] [] [] [((0,0),(1,0))]
DISCARD 34166 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34167 [(0,0)] HALF_D_PLUS_2 [34165] [] [] [] []
IDLE 34168 [(0,0)] 174 [] [] [] [] []
INJECT_T 34169 [(0,1)] D [] [] [] [] []
MERGE 34170 [(0,1),(0,0)] D [] [34172] [] [] [((0,0),(0,1))]
DISCARD 34171 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34172 [(0,0)] HALF_D_PLUS_2 [34170] [] [] [] []
IDLE 34173 [(0,0)] 49 [] [] [] [] []
INJECT_T 34174 [(1,0)] D [] [] [] [] []
MERGE 34175 [(1,0),(0,0)] D [] [34177] [] [] [((0,0),(1,0))]
DISCARD 34176 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34177 [(0,0)] HALF_D_PLUS_2 [34175] [] [] [] []
IDLE 34178 [(0,0)] 161 [] [] [] [] []
INJECT_T 34179 [(0,1)] D [] [] [] [] []
MERGE 34180 [(0,1),(0,0)] D [] [34182] [] [] [((0,0),(0,1))]
DISCARD 34181 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34182 [(0,0)] HALF_D_PLUS_2 [34180] [] [] [] []
IDLE 34183 [(0,0)] 108 [] [] [] [] []
INJECT_T 34184 [(1,0)] D [] [] [] [] []
MERGE 34185 [(1,0),(0,0)] D [] [34187] [] [] [((0,0),(1,0))]
DISCARD 34186 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34187 [(0,0)] HALF_D_PLUS_2 [34185] [] [] [] []
IDLE 34188 [(0,0)] 40 [] [] [] [] []
INJECT_T 34189 [(0,1)] D [] [] [] [] []
MERGE 34190 [(0,1),(0,0)] D [] [34192] [] [] [((0,0),(0,1))]
DISCARD 34191 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34192 [(0,0)] HALF_D_PLUS_2 [34190] [] [] [] []
IDLE 34193 [(0,0)] 76 [] [] [] [] []
INJECT_T 34194 [(1,0)] D [] [] [] [] []
MERGE 34195 [(1,0),(0,0)] D [] [34197] [] [] [((0,0),(1,0))]
DISCARD 34196 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34197 [(0,0)] HALF_D_PLUS_2 [34195] [] [] [] []
IDLE 34198 [(0,0)] 2 [] [] [] [] []
INJECT_T 34199 [(0,1)] D [] [] [] [] []
MERGE 34200 [(0,1),(0,0)] D [] [34202] [] [] [((0,0),(0,1))]
DISCARD 34201 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34202 [(0,0)] HALF_D_PLUS_2 [34200] [] [] [] []
IDLE 34203 [(0,0)] 140 [] [] [] [] []
INJECT_T 34204 [(1,0)] D [] [] [] [] []
MERGE 34205 [(1,0),(0,0)] D [] [34207] [] [] [((0,0),(1,0))]
DISCARD 34206 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34207 [(0,0)] HALF_D_PLUS_2 [34205] [] [] [] []
IDLE 34208 [(0,0)] 198 [] [] [] [] []
INJECT_T 34209 [(0,1)] D [] [] [] [] []
MERGE 34210 [(0,1),(0,0)] D [] [34212] [] [] [((0,0),(0,1))]
DISCARD 34211 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34212 [(0,0)] HALF_D_PLUS_2 [34210] [] [] [] []
IDLE 34213 [(0,0)] 35 [] [] [] [] []
INJECT_T 34214 [(1,0)] D [] [] [] [] []
MERGE 34215 [(1,0),(0,0)] D [] [34217] [] [] [((0,0),(1,0))]
DISCARD 34216 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34217 [(0,0)] HALF_D_PLUS_2 [34215] [] [] [] []
IDLE 34218 [(0,0)] 199 [] [] [] [] []
INJECT_T 34219 [(0,1)] D [] [] [] [] []
MERGE 34220 [(0,1),(0,0)] D [] [34222] [] [] [((0,0),(0,1))]
DISCARD 34221 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34222 [(0,0)] HALF_D_PLUS_2 [34220] [] [] [] []
IDLE 34223 [(0,0)] 119 [] [] [] [] []
INJECT_T 34224 [(1,0)] D [] [] [] [] []
MERGE 34225 [(1,0),(0,0)] D [] [34227] [] [] [((0,0),(1,0))]
DISCARD 34226 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34227 [(0,0)] HALF_D_PLUS_2 [34225] [] [] [] []
IDLE 34228 [(0,0)] 49 [] [] [] [] []
INJECT_T 34229 [(0,1)] D [] [] [] [] []
MERGE 34230 [(0,1),(0,0)] D [] [34232] [] [] [((0,0),(0,1))]
DISCARD 34231 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34232 [(0,0)] HALF_D_PLUS_2 [34230] [] [] [] []
IDLE 34233 [(0,0)] 134 [] [] [] [] []
INJECT_T 34234 [(1,0)] D [] [] [] [] []
MERGE 34235 [(1,0),(0,0)] D [] [34237] [] [] [((0,0),(1,0))]
DISCARD 34236 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34237 [(0,0)] HALF_D_PLUS_2 [34235] [] [] [] []
IDLE 34238 [(0,0)] 50 [] [] [] [] []
INJECT_T 34239 [(0,1)] D [] [] [] [] []
MERGE 34240 [(0,1),(0,0)] D [] [34242] [] [] [((0,0),(0,1))]
DISCARD 34241 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34242 [(0,0)] HALF_D_PLUS_2 [34240] [] [] [] []
IDLE 34243 [(0,0)] 101 [] [] [] [] []
INJECT_T 34244 [(1,0)] D [] [] [] [] []
MERGE 34245 [(1,0),(0,0)] D [] [34247] [] [] [((0,0),(1,0))]
DISCARD 34246 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34247 [(0,0)] HALF_D_PLUS_2 [34245] [] [] [] []
IDLE 34248 [(0,0)] 155 [] [] [] [] []
INJECT_T 34249 [(0,1)] D [] [] [] [] []
MERGE 34250 [(0,1),(0,0)] D [] [34252] [] [] [((0,0),(0,1))]
DISCARD 34251 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34252 [(0,0)] HALF_D_PLUS_2 [34250] [] [] [] []
IDLE 34253 [(0,0)] 11 [] [] [] [] []
INJECT_T 34254 [(1,0)] D [] [] [] [] []
MERGE 34255 [(1,0),(0,0)] D [] [34257] [] [] [((0,0),(1,0))]
DISCARD 34256 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34257 [(0,0)] HALF_D_PLUS_2 [34255] [] [] [] []
IDLE 34258 [(0,0)] 161 [] [] [] [] []
INJECT_T 34259 [(0,1)] D [] [] [] [] []
MERGE 34260 [(0,1),(0,0)] D [] [34262] [] [] [((0,0),(0,1))]
DISCARD 34261 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34262 [(0,0)] HALF_D_PLUS_2 [34260] [] [] [] []
IDLE 34263 [(0,0)] 12 [] [] [] [] []
INJECT_T 34264 [(1,0)] D [] [] [] [] []
MERGE 34265 [(1,0),(0,0)] D [] [34267] [] [] [((0,0),(1,0))]
DISCARD 34266 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34267 [(0,0)] HALF_D_PLUS_2 [34265] [] [] [] []
IDLE 34268 [(0,0)] 88 [] [] [] [] []
INJECT_T 34269 [(0,1)] D [] [] [] [] []
MERGE 34270 [(0,1),(0,0)] D [] [34272] [] [] [((0,0),(0,1))]
DISCARD 34271 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34272 [(0,0)] HALF_D_PLUS_2 [34270] [] [] [] []
IDLE 34273 [(0,0)] 46 [] [] [] [] []
INJECT_T 34274 [(1,0)] D [] [] [] [] []
MERGE 34275 [(1,0),(0,0)] D [] [34277] [] [] [((0,0),(1,0))]
DISCARD 34276 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34277 [(0,0)] HALF_D_PLUS_2 [34275] [] [] [] []
IDLE 34278 [(0,0)] 147 [] [] [] [] []
INJECT_T 34279 [(0,1)] D [] [] [] [] []
MERGE 34280 [(0,1),(0,0)] D [] [34282] [] [] [((0,0),(0,1))]
DISCARD 34281 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34282 [(0,0)] HALF_D_PLUS_2 [34280] [] [] [] []
IDLE 34283 [(0,0)] 85 [] [] [] [] []
INJECT_T 34284 [(1,0)] D [] [] [] [] []
MERGE 34285 [(1,0),(0,0)] D [] [34287] [] [] [((0,0),(1,0))]
DISCARD 34286 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34287 [(0,0)] HALF_D_PLUS_2 [34285] [] [] [] []
IDLE 34288 [(0,0)] 191 [] [] [] [] []
INJECT_T 34289 [(0,1)] D [] [] [] [] []
MERGE 34290 [(0,1),(0,0)] D [] [34292] [] [] [((0,0),(0,1))]
DISCARD 34291 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34292 [(0,0)] HALF_D_PLUS_2 [34290] [] [] [] []
IDLE 34293 [(0,0)] 135 [] [] [] [] []
INJECT_T 34294 [(1,0)] D [] [] [] [] []
MERGE 34295 [(1,0),(0,0)] D [] [34297] [] [] [((0,0),(1,0))]
DISCARD 34296 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34297 [(0,0)] HALF_D_PLUS_2 [34295] [] [] [] []
IDLE 34298 [(0,0)] 161 [] [] [] [] []
INJECT_T 34299 [(0,1)] D [] [] [] [] []
MERGE 34300 [(0,1),(0,0)] D [] [34302] [] [] [((0,0),(0,1))]
DISCARD 34301 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34302 [(0,0)] HALF_D_PLUS_2 [34300] [] [] [] []
IDLE 34303 [(0,0)] 122 [] [] [] [] []
INJECT_T 34304 [(1,0)] D [] [] [] [] []
MERGE 34305 [(1,0),(0,0)] D [] [34307] [] [] [((0,0),(1,0))]
DISCARD 34306 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34307 [(0,0)] HALF_D_PLUS_2 [34305] [] [] [] []
IDLE 34308 [(0,0)] 89 [] [] [] [] []
INJECT_T 34309 [(0,1)] D [] [] [] [] []
MERGE 34310 [(0,1),(0,0)] D [] [34312] [] [] [((0,0),(0,1))]
DISCARD 34311 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34312 [(0,0)] HALF_D_PLUS_2 [34310] [] [] [] []
IDLE 34313 [(0,0)] 42 [] [] [] [] []
INJECT_T 34314 [(1,0)] D [] [] [] [] []
MERGE 34315 [(1,0),(0,0)] D [] [34317] [] [] [((0,0),(1,0))]
DISCARD 34316 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34317 [(0,0)] HALF_D_PLUS_2 [34315] [] [] [] []
IDLE 34318 [(0,0)] 173 [] [] [] [] []
INJECT_T 34319 [(0,1)] D [] [] [] [] []
MERGE 34320 [(0,1),(0,0)] D [] [34322] [] [] [((0,0),(0,1))]
DISCARD 34321 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34322 [(0,0)] HALF_D_PLUS_2 [34320] [] [] [] []
IDLE 34323 [(0,0)] 169 [] [] [] [] []
INJECT_T 34324 [(1,0)] D [] [] [] [] []
MERGE 34325 [(1,0),(0,0)] D [] [34327] [] [] [((0,0),(1,0))]
DISCARD 34326 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34327 [(0,0)] HALF_D_PLUS_2 [34325] [] [] [] []
IDLE 34328 [(0,0)] 64 [] [] [] [] []
INJECT_T 34329 [(0,1)] D [] [] [] [] []
MERGE 34330 [(0,1),(0,0)] D [] [34332] [] [] [((0,0),(0,1))]
DISCARD 34331 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34332 [(0,0)] HALF_D_PLUS_2 [34330] [] [] [] []
IDLE 34333 [(0,0)] 199 [] [] [] [] []
INJECT_T 34334 [(1,0)] D [] [] [] [] []
MERGE 34335 [(1,0),(0,0)] D [] [34337] [] [] [((0,0),(1,0))]
DISCARD 34336 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34337 [(0,0)] HALF_D_PLUS_2 [34335] [] [] [] []
IDLE 34338 [(0,0)] 12 [] [] [] [] []
INJECT_T 34339 [(0,1)] D [] [] [] [] []
MERGE 34340 [(0,1),(0,0)] D [] [34342] [] [] [((0,0),(0,1))]
DISCARD 34341 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34342 [(0,0)] HALF_D_PLUS_2 [34340] [] [] [] []
IDLE 34343 [(0,0)] 125 [] [] [] [] []
INJECT_T 34344 [(1,0)] D [] [] [] [] []
MERGE 34345 [(1,0),(0,0)] D [] [34347] [] [] [((0,0),(1,0))]
DISCARD 34346 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34347 [(0,0)] HALF_D_PLUS_2 [34345] [] [] [] []
IDLE 34348 [(0,0)] 1 [] [] [] [] []
INJECT_T 34349 [(0,1)] D [] [] [] [] []
MERGE 34350 [(0,1),(0,0)] D [] [34352] [] [] [((0,0),(0,1))]
DISCARD 34351 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34352 [(0,0)] HALF_D_PLUS_2 [34350] [] [] [] []
IDLE 34353 [(0,0)] 65 [] [] [] [] []
INJECT_T 34354 [(1,0)] D [] [] [] [] []
MERGE 34355 [(1,0),(0,0)] D [] [34357] [] [] [((0,0),(1,0))]
DISCARD 34356 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34357 [(0,0)] HALF_D_PLUS_2 [34355] [] [] [] []
IDLE 34358 [(0,0)] 159 [] [] [] [] []
INJECT_T 34359 [(0,1)] D [] [] [] [] []
MERGE 34360 [(0,1),(0,0)] D [] [34362] [] [] [((0,0),(0,1))]
DISCARD 34361 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34362 [(0,0)] HALF_D_PLUS_2 [34360] [] [] [] []
IDLE 34363 [(0,0)] 186 [] [] [] [] []
INJECT_T 34364 [(1,0)] D [] [] [] [] []
MERGE 34365 [(1,0),(0,0)] D [] [34367] [] [] [((0,0),(1,0))]
DISCARD 34366 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34367 [(0,0)] HALF_D_PLUS_2 [34365] [] [] [] []
IDLE 34368 [(0,0)] 50 [] [] [] [] []
INJECT_T 34369 [(0,1)] D [] [] [] [] []
MERGE 34370 [(0,1),(0,0)] D [] [34372] [] [] [((0,0),(0,1))]
DISCARD 34371 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34372 [(0,0)] HALF_D_PLUS_2 [34370] [] [] [] []
IDLE 34373 [(0,0)] 5 [] [] [] [] []
INJECT_T 34374 [(1,0)] D [] [] [] [] []
MERGE 34375 [(1,0),(0,0)] D [] [34377] [] [] [((0,0),(1,0))]
DISCARD 34376 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34377 [(0,0)] HALF_D_PLUS_2 [34375] [] [] [] []
IDLE 34378 [(0,0)] 81 [] [] [] [] []
INJECT_T 34379 [(0,1)] D [] [] [] [] []
MERGE 34380 [(0,1),(0,0)] D [] [34382] [] [] [((0,0),(0,1))]
DISCARD 34381 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34382 [(0,0)] HALF_D_PLUS_2 [34380] [] [] [] []
IDLE 34383 [(0,0)] 156 [] [] [] [] []
INJECT_T 34384 [(1,0)] D [] [] [] [] []
MERGE 34385 [(1,0),(0,0)] D [] [34387] [] [] [((0,0),(1,0))]
DISCARD 34386 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34387 [(0,0)] HALF_D_PLUS_2 [34385] [] [] [] []
IDLE 34388 [(0,0)] 140 [] [] [] [] []
INJECT_T 34389 [(0,1)] D [] [] [] [] []
MERGE 34390 [(0,1),(0,0)] D [] [34392] [] [] [((0,0),(0,1))]
DISCARD 34391 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34392 [(0,0)] HALF_D_PLUS_2 [34390] [] [] [] []
IDLE 34393 [(0,0)] 2 [] [] [] [] []
INJECT_T 34394 [(1,0)] D [] [] [] [] []
MERGE 34395 [(1,0),(0,0)] D [] [34397] [] [] [((0,0),(1,0))]
DISCARD 34396 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34397 [(0,0)] HALF_D_PLUS_2 [34395] [] [] [] []
IDLE 34398 [(0,0)] 4 [] [] [] [] []
INJECT_T 34399 [(0,1)] D [] [] [] [] []
MERGE 34400 [(0,1),(0,0)] D [] [34402] [] [] [((0,0),(0,1))]
DISCARD 34401 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34402 [(0,0)] HALF_D_PLUS_2 [34400] [] [] [] []
IDLE 34403 [(0,0)] 37 [] [] [] [] []
INJECT_T 34404 [(1,0)] D [] [] [] [] []
MERGE 34405 [(1,0),(0,0)] D [] [34407] [] [] [((0,0),(1,0))]
DISCARD 34406 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34407 [(0,0)] HALF_D_PLUS_2 [34405] [] [] [] []
IDLE 34408 [(0,0)] 103 [] [] [] [] []
INJECT_T 34409 [(0,1)] D [] [] [] [] []
MERGE 34410 [(0,1),(0,0)] D [] [34412] [] [] [((0,0),(0,1))]
DISCARD 34411 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34412 [(0,0)] HALF_D_PLUS_2 [34410] [] [] [] []
IDLE 34413 [(0,0)] 144 [] [] [] [] []
INJECT_T 34414 [(1,0)] D [] [] [] [] []
MERGE 34415 [(1,0),(0,0)] D [] [34417] [] [] [((0,0),(1,0))]
DISCARD 34416 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34417 [(0,0)] HALF_D_PLUS_2 [34415] [] [] [] []
IDLE 34418 [(0,0)] 24 [] [] [] [] []
INJECT_T 34419 [(0,1)] D [] [] [] [] []
MERGE 34420 [(0,1),(0,0)] D [] [34422] [] [] [((0,0),(0,1))]
DISCARD 34421 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34422 [(0,0)] HALF_D_PLUS_2 [34420] [] [] [] []
IDLE 34423 [(0,0)] 95 [] [] [] [] []
INJECT_T 34424 [(1,0)] D [] [] [] [] []
MERGE 34425 [(1,0),(0,0)] D [] [34427] [] [] [((0,0),(1,0))]
DISCARD 34426 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34427 [(0,0)] HALF_D_PLUS_2 [34425] [] [] [] []
IDLE 34428 [(0,0)] 25 [] [] [] [] []
INJECT_T 34429 [(0,1)] D [] [] [] [] []
MERGE 34430 [(0,1),(0,0)] D [] [34432] [] [] [((0,0),(0,1))]
DISCARD 34431 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34432 [(0,0)] HALF_D_PLUS_2 [34430] [] [] [] []
IDLE 34433 [(0,0)] 14 [] [] [] [] []
INJECT_T 34434 [(1,0)] D [] [] [] [] []
MERGE 34435 [(1,0),(0,0)] D [] [34437] [] [] [((0,0),(1,0))]
DISCARD 34436 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34437 [(0,0)] HALF_D_PLUS_2 [34435] [] [] [] []
IDLE 34438 [(0,0)] 114 [] [] [] [] []
INJECT_T 34439 [(0,1)] D [] [] [] [] []
MERGE 34440 [(0,1),(0,0)] D [] [34442] [] [] [((0,0),(0,1))]
DISCARD 34441 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34442 [(0,0)] HALF_D_PLUS_2 [34440] [] [] [] []
IDLE 34443 [(0,0)] 168 [] [] [] [] []
INJECT_T 34444 [(1,0)] D [] [] [] [] []
MERGE 34445 [(1,0),(0,0)] D [] [34447] [] [] [((0,0),(1,0))]
DISCARD 34446 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34447 [(0,0)] HALF_D_PLUS_2 [34445] [] [] [] []
IDLE 34448 [(0,0)] 146 [] [] [] [] []
INJECT_T 34449 [(0,1)] D [] [] [] [] []
MERGE 34450 [(0,1),(0,0)] D [] [34452] [] [] [((0,0),(0,1))]
DISCARD 34451 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34452 [(0,0)] HALF_D_PLUS_2 [34450] [] [] [] []
IDLE 34453 [(0,0)] 24 [] [] [] [] []
INJECT_T 34454 [(1,0)] D [] [] [] [] []
MERGE 34455 [(1,0),(0,0)] D [] [34457] [] [] [((0,0),(1,0))]
DISCARD 34456 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34457 [(0,0)] HALF_D_PLUS_2 [34455] [] [] [] []
IDLE 34458 [(0,0)] 72 [] [] [] [] []
INJECT_T 34459 [(0,1)] D [] [] [] [] []
MERGE 34460 [(0,1),(0,0)] D [] [34462] [] [] [((0,0),(0,1))]
DISCARD 34461 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34462 [(0,0)] HALF_D_PLUS_2 [34460] [] [] [] []
IDLE 34463 [(0,0)] 25 [] [] [] [] []
INJECT_T 34464 [(1,0)] D [] [] [] [] []
MERGE 34465 [(1,0),(0,0)] D [] [34467] [] [] [((0,0),(1,0))]
DISCARD 34466 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34467 [(0,0)] HALF_D_PLUS_2 [34465] [] [] [] []
IDLE 34468 [(0,0)] 43 [] [] [] [] []
INJECT_T 34469 [(0,1)] D [] [] [] [] []
MERGE 34470 [(0,1),(0,0)] D [] [34472] [] [] [((0,0),(0,1))]
DISCARD 34471 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34472 [(0,0)] HALF_D_PLUS_2 [34470] [] [] [] []
IDLE 34473 [(0,0)] 41 [] [] [] [] []
INJECT_T 34474 [(1,0)] D [] [] [] [] []
MERGE 34475 [(1,0),(0,0)] D [] [34477] [] [] [((0,0),(1,0))]
DISCARD 34476 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34477 [(0,0)] HALF_D_PLUS_2 [34475] [] [] [] []
IDLE 34478 [(0,0)] 94 [] [] [] [] []
INJECT_T 34479 [(0,1)] D [] [] [] [] []
MERGE 34480 [(0,1),(0,0)] D [] [34482] [] [] [((0,0),(0,1))]
DISCARD 34481 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34482 [(0,0)] HALF_D_PLUS_2 [34480] [] [] [] []
IDLE 34483 [(0,0)] 77 [] [] [] [] []
INJECT_T 34484 [(1,0)] D [] [] [] [] []
MERGE 34485 [(1,0),(0,0)] D [] [34487] [] [] [((0,0),(1,0))]
DISCARD 34486 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34487 [(0,0)] HALF_D_PLUS_2 [34485] [] [] [] []
IDLE 34488 [(0,0)] 82 [] [] [] [] []
INJECT_T 34489 [(0,1)] D [] [] [] [] []
MERGE 34490 [(0,1),(0,0)] D [] [34492] [] [] [((0,0),(0,1))]
DISCARD 34491 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34492 [(0,0)] HALF_D_PLUS_2 [34490] [] [] [] []
IDLE 34493 [(0,0)] 183 [] [] [] [] []
INJECT_T 34494 [(1,0)] D [] [] [] [] []
MERGE 34495 [(1,0),(0,0)] D [] [34497] [] [] [((0,0),(1,0))]
DISCARD 34496 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34497 [(0,0)] HALF_D_PLUS_2 [34495] [] [] [] []
IDLE 34498 [(0,0)] 99 [] [] [] [] []
INJECT_T 34499 [(0,1)] D [] [] [] [] []
MERGE 34500 [(0,1),(0,0)] D [] [34502] [] [] [((0,0),(0,1))]
DISCARD 34501 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34502 [(0,0)] HALF_D_PLUS_2 [34500] [] [] [] []
IDLE 34503 [(0,0)] 163 [] [] [] [] []
INJECT_T 34504 [(1,0)] D [] [] [] [] []
MERGE 34505 [(1,0),(0,0)] D [] [34507] [] [] [((0,0),(1,0))]
DISCARD 34506 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34507 [(0,0)] HALF_D_PLUS_2 [34505] [] [] [] []
IDLE 34508 [(0,0)] 187 [] [] [] [] []
INJECT_T 34509 [(0,1)] D [] [] [] [] []
MERGE 34510 [(0,1),(0,0)] D [] [34512] [] [] [((0,0),(0,1))]
DISCARD 34511 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34512 [(0,0)] HALF_D_PLUS_2 [34510] [] [] [] []
IDLE 34513 [(0,0)] 137 [] [] [] [] []
INJECT_T 34514 [(1,0)] D [] [] [] [] []
MERGE 34515 [(1,0),(0,0)] D [] [34517] [] [] [((0,0),(1,0))]
DISCARD 34516 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34517 [(0,0)] HALF_D_PLUS_2 [34515] [] [] [] []
IDLE 34518 [(0,0)] 128 [] [] [] [] []
INJECT_T 34519 [(0,1)] D [] [] [] [] []
MERGE 34520 [(0,1),(0,0)] D [] [34522] [] [] [((0,0),(0,1))]
DISCARD 34521 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34522 [(0,0)] HALF_D_PLUS_2 [34520] [] [] [] []
IDLE 34523 [(0,0)] 197 [] [] [] [] []
INJECT_T 34524 [(1,0)] D [] [] [] [] []
MERGE 34525 [(1,0),(0,0)] D [] [34527] [] [] [((0,0),(1,0))]
DISCARD 34526 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34527 [(0,0)] HALF_D_PLUS_2 [34525] [] [] [] []
IDLE 34528 [(0,0)] 19 [] [] [] [] []
INJECT_T 34529 [(0,1)] D [] [] [] [] []
MERGE 34530 [(0,1),(0,0)] D [] [34532] [] [] [((0,0),(0,1))]
DISCARD 34531 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34532 [(0,0)] HALF_D_PLUS_2 [34530] [] [] [] []
IDLE 34533 [(0,0)] 93 [] [] [] [] []
INJECT_T 34534 [(1,0)] D [] [] [] [] []
MERGE 34535 [(1,0),(0,0)] D [] [34537] [] [] [((0,0),(1,0))]
DISCARD 34536 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34537 [(0,0)] HALF_D_PLUS_2 [34535] [] [] [] []
IDLE 34538 [(0,0)] 24 [] [] [] [] []
INJECT_T 34539 [(0,1)] D [] [] [] [] []
MERGE 34540 [(0,1),(0,0)] D [] [34542] [] [] [((0,0),(0,1))]
DISCARD 34541 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34542 [(0,0)] HALF_D_PLUS_2 [34540] [] [] [] []
IDLE 34543 [(0,0)] 167 [] [] [] [] []
INJECT_T 34544 [(1,0)] D [] [] [] [] []
MERGE 34545 [(1,0),(0,0)] D [] [34547] [] [] [((0,0),(1,0))]
DISCARD 34546 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34547 [(0,0)] HALF_D_PLUS_2 [34545] [] [] [] []
IDLE 34548 [(0,0)] 6 [] [] [] [] []
INJECT_T 34549 [(0,1)] D [] [] [] [] []
MERGE 34550 [(0,1),(0,0)] D [] [34552] [] [] [((0,0),(0,1))]
DISCARD 34551 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34552 [(0,0)] HALF_D_PLUS_2 [34550] [] [] [] []
IDLE 34553 [(0,0)] 76 [] [] [] [] []
INJECT_T 34554 [(1,0)] D [] [] [] [] []
MERGE 34555 [(1,0),(0,0)] D [] [34557] [] [] [((0,0),(1,0))]
DISCARD 34556 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34557 [(0,0)] HALF_D_PLUS_2 [34555] [] [] [] []
IDLE 34558 [(0,0)] 121 [] [] [] [] []
INJECT_T 34559 [(0,1)] D [] [] [] [] []
MERGE 34560 [(0,1),(0,0)] D [] [34562] [] [] [((0,0),(0,1))]
DISCARD 34561 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34562 [(0,0)] HALF_D_PLUS_2 [34560] [] [] [] []
IDLE 34563 [(0,0)] 178 [] [] [] [] []
INJECT_T 34564 [(1,0)] D [] [] [] [] []
MERGE 34565 [(1,0),(0,0)] D [] [34567] [] [] [((0,0),(1,0))]
DISCARD 34566 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34567 [(0,0)] HALF_D_PLUS_2 [34565] [] [] [] []
IDLE 34568 [(0,0)] 155 [] [] [] [] []
INJECT_T 34569 [(0,1)] D [] [] [] [] []
MERGE 34570 [(0,1),(0,0)] D [] [34572] [] [] [((0,0),(0,1))]
DISCARD 34571 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34572 [(0,0)] HALF_D_PLUS_2 [34570] [] [] [] []
IDLE 34573 [(0,0)] 5 [] [] [] [] []
INJECT_T 34574 [(1,0)] D [] [] [] [] []
MERGE 34575 [(1,0),(0,0)] D [] [34577] [] [] [((0,0),(1,0))]
DISCARD 34576 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34577 [(0,0)] HALF_D_PLUS_2 [34575] [] [] [] []
IDLE 34578 [(0,0)] 98 [] [] [] [] []
INJECT_T 34579 [(0,1)] D [] [] [] [] []
MERGE 34580 [(0,1),(0,0)] D [] [34582] [] [] [((0,0),(0,1))]
DISCARD 34581 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34582 [(0,0)] HALF_D_PLUS_2 [34580] [] [] [] []
IDLE 34583 [(0,0)] 195 [] [] [] [] []
INJECT_T 34584 [(1,0)] D [] [] [] [] []
MERGE 34585 [(1,0),(0,0)] D [] [34587] [] [] [((0,0),(1,0))]
DISCARD 34586 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34587 [(0,0)] HALF_D_PLUS_2 [34585] [] [] [] []
IDLE 34588 [(0,0)] 82 [] [] [] [] []
INJECT_T 34589 [(0,1)] D [] [] [] [] []
MERGE 34590 [(0,1),(0,0)] D [] [34592] [] [] [((0,0),(0,1))]
DISCARD 34591 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34592 [(0,0)] HALF_D_PLUS_2 [34590] [] [] [] []
IDLE 34593 [(0,0)] 7 [] [] [] [] []
INJECT_T 34594 [(1,0)] D [] [] [] [] []
MERGE 34595 [(1,0),(0,0)] D [] [34597] [] [] [((0,0),(1,0))]
DISCARD 34596 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34597 [(0,0)] HALF_D_PLUS_2 [34595] [] [] [] []
IDLE 34598 [(0,0)] 178 [] [] [] [] []
INJECT_T 34599 [(0,1)] D [] [] [] [] []
MERGE 34600 [(0,1),(0,0)] D [] [34602] [] [] [((0,0),(0,1))]
DISCARD 34601 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34602 [(0,0)] HALF_D_PLUS_2 [34600] [] [] [] []
IDLE 34603 [(0,0)] 91 [] [] [] [] []
INJECT_T 34604 [(1,0)] D [] [] [] [] []
MERGE 34605 [(1,0),(0,0)] D [] [34607] [] [] [((0,0),(1,0))]
DISCARD 34606 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34607 [(0,0)] HALF_D_PLUS_2 [34605] [] [] [] []
IDLE 34608 [(0,0)] 5 [] [] [] [] []
INJECT_T 34609 [(0,1)] D [] [] [] [] []
MERGE 34610 [(0,1),(0,0)] D [] [34612] [] [] [((0,0),(0,1))]
DISCARD 34611 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34612 [(0,0)] HALF_D_PLUS_2 [34610] [] [] [] []
IDLE 34613 [(0,0)] 115 [] [] [] [] []
INJECT_T 34614 [(1,0)] D [] [] [] [] []
MERGE 34615 [(1,0),(0,0)] D [] [34617] [] [] [((0,0),(1,0))]
DISCARD 34616 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34617 [(0,0)] HALF_D_PLUS_2 [34615] [] [] [] []
IDLE 34618 [(0,0)] 194 [] [] [] [] []
INJECT_T 34619 [(0,1)] D [] [] [] [] []
MERGE 34620 [(0,1),(0,0)] D [] [34622] [] [] [((0,0),(0,1))]
DISCARD 34621 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34622 [(0,0)] HALF_D_PLUS_2 [34620] [] [] [] []
IDLE 34623 [(0,0)] 14 [] [] [] [] []
INJECT_T 34624 [(1,0)] D [] [] [] [] []
MERGE 34625 [(1,0),(0,0)] D [] [34627] [] [] [((0,0),(1,0))]
DISCARD 34626 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34627 [(0,0)] HALF_D_PLUS_2 [34625] [] [] [] []
IDLE 34628 [(0,0)] 128 [] [] [] [] []
INJECT_T 34629 [(0,1)] D [] [] [] [] []
MERGE 34630 [(0,1),(0,0)] D [] [34632] [] [] [((0,0),(0,1))]
DISCARD 34631 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34632 [(0,0)] HALF_D_PLUS_2 [34630] [] [] [] []
IDLE 34633 [(0,0)] 126 [] [] [] [] []
INJECT_T 34634 [(1,0)] D [] [] [] [] []
MERGE 34635 [(1,0),(0,0)] D [] [34637] [] [] [((0,0),(1,0))]
DISCARD 34636 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34637 [(0,0)] HALF_D_PLUS_2 [34635] [] [] [] []
IDLE 34638 [(0,0)] 165 [] [] [] [] []
INJECT_T 34639 [(0,1)] D [] [] [] [] []
MERGE 34640 [(0,1),(0,0)] D [] [34642] [] [] [((0,0),(0,1))]
DISCARD 34641 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34642 [(0,0)] HALF_D_PLUS_2 [34640] [] [] [] []
IDLE 34643 [(0,0)] 107 [] [] [] [] []
INJECT_T 34644 [(1,0)] D [] [] [] [] []
MERGE 34645 [(1,0),(0,0)] D [] [34647] [] [] [((0,0),(1,0))]
DISCARD 34646 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34647 [(0,0)] HALF_D_PLUS_2 [34645] [] [] [] []
IDLE 34648 [(0,0)] 154 [] [] [] [] []
INJECT_T 34649 [(0,1)] D [] [] [] [] []
MERGE 34650 [(0,1),(0,0)] D [] [34652] [] [] [((0,0),(0,1))]
DISCARD 34651 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34652 [(0,0)] HALF_D_PLUS_2 [34650] [] [] [] []
IDLE 34653 [(0,0)] 179 [] [] [] [] []
INJECT_T 34654 [(1,0)] D [] [] [] [] []
MERGE 34655 [(1,0),(0,0)] D [] [34657] [] [] [((0,0),(1,0))]
DISCARD 34656 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34657 [(0,0)] HALF_D_PLUS_2 [34655] [] [] [] []
IDLE 34658 [(0,0)] 177 [] [] [] [] []
INJECT_T 34659 [(0,1)] D [] [] [] [] []
MERGE 34660 [(0,1),(0,0)] D [] [34662] [] [] [((0,0),(0,1))]
DISCARD 34661 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34662 [(0,0)] HALF_D_PLUS_2 [34660] [] [] [] []
IDLE 34663 [(0,0)] 50 [] [] [] [] []
INJECT_T 34664 [(1,0)] D [] [] [] [] []
MERGE 34665 [(1,0),(0,0)] D [] [34667] [] [] [((0,0),(1,0))]
DISCARD 34666 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34667 [(0,0)] HALF_D_PLUS_2 [34665] [] [] [] []
IDLE 34668 [(0,0)] 20 [] [] [] [] []
INJECT_T 34669 [(0,1)] D [] [] [] [] []
MERGE 34670 [(0,1),(0,0)] D [] [34672] [] [] [((0,0),(0,1))]
DISCARD 34671 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34672 [(0,0)] HALF_D_PLUS_2 [34670] [] [] [] []
IDLE 34673 [(0,0)] 108 [] [] [] [] []
INJECT_T 34674 [(1,0)] D [] [] [] [] []
MERGE 34675 [(1,0),(0,0)] D [] [34677] [] [] [((0,0),(1,0))]
DISCARD 34676 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34677 [(0,0)] HALF_D_PLUS_2 [34675] [] [] [] []
IDLE 34678 [(0,0)] 64 [] [] [] [] []
INJECT_T 34679 [(0,1)] D [] [] [] [] []
MERGE 34680 [(0,1),(0,0)] D [] [34682] [] [] [((0,0),(0,1))]
DISCARD 34681 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34682 [(0,0)] HALF_D_PLUS_2 [34680] [] [] [] []
IDLE 34683 [(0,0)] 192 [] [] [] [] []
INJECT_T 34684 [(1,0)] D [] [] [] [] []
MERGE 34685 [(1,0),(0,0)] D [] [34687] [] [] [((0,0),(1,0))]
DISCARD 34686 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34687 [(0,0)] HALF_D_PLUS_2 [34685] [] [] [] []
IDLE 34688 [(0,0)] 120 [] [] [] [] []
INJECT_T 34689 [(0,1)] D [] [] [] [] []
MERGE 34690 [(0,1),(0,0)] D [] [34692] [] [] [((0,0),(0,1))]
DISCARD 34691 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34692 [(0,0)] HALF_D_PLUS_2 [34690] [] [] [] []
IDLE 34693 [(0,0)] 103 [] [] [] [] []
INJECT_T 34694 [(1,0)] D [] [] [] [] []
MERGE 34695 [(1,0),(0,0)] D [] [34697] [] [] [((0,0),(1,0))]
DISCARD 34696 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34697 [(0,0)] HALF_D_PLUS_2 [34695] [] [] [] []
IDLE 34698 [(0,0)] 58 [] [] [] [] []
INJECT_T 34699 [(0,1)] D [] [] [] [] []
MERGE 34700 [(0,1),(0,0)] D [] [34702] [] [] [((0,0),(0,1))]
DISCARD 34701 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34702 [(0,0)] HALF_D_PLUS_2 [34700] [] [] [] []
IDLE 34703 [(0,0)] 28 [] [] [] [] []
INJECT_T 34704 [(1,0)] D [] [] [] [] []
MERGE 34705 [(1,0),(0,0)] D [] [34707] [] [] [((0,0),(1,0))]
DISCARD 34706 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34707 [(0,0)] HALF_D_PLUS_2 [34705] [] [] [] []
IDLE 34708 [(0,0)] 119 [] [] [] [] []
INJECT_T 34709 [(0,1)] D [] [] [] [] []
MERGE 34710 [(0,1),(0,0)] D [] [34712] [] [] [((0,0),(0,1))]
DISCARD 34711 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34712 [(0,0)] HALF_D_PLUS_2 [34710] [] [] [] []
IDLE 34713 [(0,0)] 198 [] [] [] [] []
INJECT_T 34714 [(1,0)] D [] [] [] [] []
MERGE 34715 [(1,0),(0,0)] D [] [34717] [] [] [((0,0),(1,0))]
DISCARD 34716 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34717 [(0,0)] HALF_D_PLUS_2 [34715] [] [] [] []
IDLE 34718 [(0,0)] 181 [] [] [] [] []
INJECT_T 34719 [(0,1)] D [] [] [] [] []
MERGE 34720 [(0,1),(0,0)] D [] [34722] [] [] [((0,0),(0,1))]
DISCARD 34721 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34722 [(0,0)] HALF_D_PLUS_2 [34720] [] [] [] []
IDLE 34723 [(0,0)] 51 [] [] [] [] []
INJECT_T 34724 [(1,0)] D [] [] [] [] []
MERGE 34725 [(1,0),(0,0)] D [] [34727] [] [] [((0,0),(1,0))]
DISCARD 34726 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34727 [(0,0)] HALF_D_PLUS_2 [34725] [] [] [] []
IDLE 34728 [(0,0)] 135 [] [] [] [] []
INJECT_T 34729 [(0,1)] D [] [] [] [] []
MERGE 34730 [(0,1),(0,0)] D [] [34732] [] [] [((0,0),(0,1))]
DISCARD 34731 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34732 [(0,0)] HALF_D_PLUS_2 [34730] [] [] [] []
IDLE 34733 [(0,0)] 78 [] [] [] [] []
INJECT_T 34734 [(1,0)] D [] [] [] [] []
MERGE 34735 [(1,0),(0,0)] D [] [34737] [] [] [((0,0),(1,0))]
DISCARD 34736 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34737 [(0,0)] HALF_D_PLUS_2 [34735] [] [] [] []
IDLE 34738 [(0,0)] 12 [] [] [] [] []
INJECT_T 34739 [(0,1)] D [] [] [] [] []
MERGE 34740 [(0,1),(0,0)] D [] [34742] [] [] [((0,0),(0,1))]
DISCARD 34741 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34742 [(0,0)] HALF_D_PLUS_2 [34740] [] [] [] []
IDLE 34743 [(0,0)] 170 [] [] [] [] []
INJECT_T 34744 [(1,0)] D [] [] [] [] []
MERGE 34745 [(1,0),(0,0)] D [] [34747] [] [] [((0,0),(1,0))]
DISCARD 34746 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34747 [(0,0)] HALF_D_PLUS_2 [34745] [] [] [] []
IDLE 34748 [(0,0)] 24 [] [] [] [] []
INJECT_T 34749 [(0,1)] D [] [] [] [] []
MERGE 34750 [(0,1),(0,0)] D [] [34752] [] [] [((0,0),(0,1))]
DISCARD 34751 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34752 [(0,0)] HALF_D_PLUS_2 [34750] [] [] [] []
IDLE 34753 [(0,0)] 97 [] [] [] [] []
INJECT_T 34754 [(1,0)] D [] [] [] [] []
MERGE 34755 [(1,0),(0,0)] D [] [34757] [] [] [((0,0),(1,0))]
DISCARD 34756 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34757 [(0,0)] HALF_D_PLUS_2 [34755] [] [] [] []
IDLE 34758 [(0,0)] 195 [] [] [] [] []
INJECT_T 34759 [(0,1)] D [] [] [] [] []
MERGE 34760 [(0,1),(0,0)] D [] [34762] [] [] [((0,0),(0,1))]
DISCARD 34761 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34762 [(0,0)] HALF_D_PLUS_2 [34760] [] [] [] []
IDLE 34763 [(0,0)] 72 [] [] [] [] []
INJECT_T 34764 [(1,0)] D [] [] [] [] []
MERGE 34765 [(1,0),(0,0)] D [] [34767] [] [] [((0,0),(1,0))]
DISCARD 34766 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34767 [(0,0)] HALF_D_PLUS_2 [34765] [] [] [] []
IDLE 34768 [(0,0)] 14 [] [] [] [] []
INJECT_T 34769 [(0,1)] D [] [] [] [] []
MERGE 34770 [(0,1),(0,0)] D [] [34772] [] [] [((0,0),(0,1))]
DISCARD 34771 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34772 [(0,0)] HALF_D_PLUS_2 [34770] [] [] [] []
IDLE 34773 [(0,0)] 191 [] [] [] [] []
INJECT_T 34774 [(1,0)] D [] [] [] [] []
MERGE 34775 [(1,0),(0,0)] D [] [34777] [] [] [((0,0),(1,0))]
DISCARD 34776 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34777 [(0,0)] HALF_D_PLUS_2 [34775] [] [] [] []
IDLE 34778 [(0,0)] 169 [] [] [] [] []
INJECT_T 34779 [(0,1)] D [] [] [] [] []
MERGE 34780 [(0,1),(0,0)] D [] [34782] [] [] [((0,0),(0,1))]
DISCARD 34781 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34782 [(0,0)] HALF_D_PLUS_2 [34780] [] [] [] []
IDLE 34783 [(0,0)] 139 [] [] [] [] []
INJECT_T 34784 [(1,0)] D [] [] [] [] []
MERGE 34785 [(1,0),(0,0)] D [] [34787] [] [] [((0,0),(1,0))]
DISCARD 34786 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34787 [(0,0)] HALF_D_PLUS_2 [34785] [] [] [] []
IDLE 34788 [(0,0)] 198 [] [] [] [] []
INJECT_T 34789 [(0,1)] D [] [] [] [] []
MERGE 34790 [(0,1),(0,0)] D [] [34792] [] [] [((0,0),(0,1))]
DISCARD 34791 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34792 [(0,0)] HALF_D_PLUS_2 [34790] [] [] [] []
IDLE 34793 [(0,0)] 31 [] [] [] [] []
INJECT_T 34794 [(1,0)] D [] [] [] [] []
MERGE 34795 [(1,0),(0,0)] D [] [34797] [] [] [((0,0),(1,0))]
DISCARD 34796 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34797 [(0,0)] HALF_D_PLUS_2 [34795] [] [] [] []
IDLE 34798 [(0,0)] 32 [] [] [] [] []
INJECT_T 34799 [(0,1)] D [] [] [] [] []
MERGE 34800 [(0,1),(0,0)] D [] [34802] [] [] [((0,0),(0,1))]
DISCARD 34801 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34802 [(0,0)] HALF_D_PLUS_2 [34800] [] [] [] []
IDLE 34803 [(0,0)] 71 [] [] [] [] []
INJECT_T 34804 [(1,0)] D [] [] [] [] []
MERGE 34805 [(1,0),(0,0)] D [] [34807] [] [] [((0,0),(1,0))]
DISCARD 34806 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34807 [(0,0)] HALF_D_PLUS_2 [34805] [] [] [] []
IDLE 34808 [(0,0)] 141 [] [] [] [] []
INJECT_T 34809 [(0,1)] D [] [] [] [] []
MERGE 34810 [(0,1),(0,0)] D [] [34812] [] [] [((0,0),(0,1))]
DISCARD 34811 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34812 [(0,0)] HALF_D_PLUS_2 [34810] [] [] [] []
IDLE 34813 [(0,0)] 175 [] [] [] [] []
INJECT_T 34814 [(1,0)] D [] [] [] [] []
MERGE 34815 [(1,0),(0,0)] D [] [34817] [] [] [((0,0),(1,0))]
DISCARD 34816 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34817 [(0,0)] HALF_D_PLUS_2 [34815] [] [] [] []
IDLE 34818 [(0,0)] 162 [] [] [] [] []
INJECT_T 34819 [(0,1)] D [] [] [] [] []
MERGE 34820 [(0,1),(0,0)] D [] [34822] [] [] [((0,0),(0,1))]
DISCARD 34821 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34822 [(0,0)] HALF_D_PLUS_2 [34820] [] [] [] []
IDLE 34823 [(0,0)] 54 [] [] [] [] []
INJECT_T 34824 [(1,0)] D [] [] [] [] []
MERGE 34825 [(1,0),(0,0)] D [] [34827] [] [] [((0,0),(1,0))]
DISCARD 34826 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34827 [(0,0)] HALF_D_PLUS_2 [34825] [] [] [] []
IDLE 34828 [(0,0)] 191 [] [] [] [] []
INJECT_T 34829 [(0,1)] D [] [] [] [] []
MERGE 34830 [(0,1),(0,0)] D [] [34832] [] [] [((0,0),(0,1))]
DISCARD 34831 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34832 [(0,0)] HALF_D_PLUS_2 [34830] [] [] [] []
IDLE 34833 [(0,0)] 117 [] [] [] [] []
INJECT_T 34834 [(1,0)] D [] [] [] [] []
MERGE 34835 [(1,0),(0,0)] D [] [34837] [] [] [((0,0),(1,0))]
DISCARD 34836 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34837 [(0,0)] HALF_D_PLUS_2 [34835] [] [] [] []
IDLE 34838 [(0,0)] 169 [] [] [] [] []
INJECT_T 34839 [(0,1)] D [] [] [] [] []
MERGE 34840 [(0,1),(0,0)] D [] [34842] [] [] [((0,0),(0,1))]
DISCARD 34841 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34842 [(0,0)] HALF_D_PLUS_2 [34840] [] [] [] []
IDLE 34843 [(0,0)] 87 [] [] [] [] []
INJECT_T 34844 [(1,0)] D [] [] [] [] []
MERGE 34845 [(1,0),(0,0)] D [] [34847] [] [] [((0,0),(1,0))]
DISCARD 34846 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34847 [(0,0)] HALF_D_PLUS_2 [34845] [] [] [] []
IDLE 34848 [(0,0)] 150 [] [] [] [] []
INJECT_T 34849 [(0,1)] D [] [] [] [] []
MERGE 34850 [(0,1),(0,0)] D [] [34852] [] [] [((0,0),(0,1))]
DISCARD 34851 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34852 [(0,0)] HALF_D_PLUS_2 [34850] [] [] [] []
IDLE 34853 [(0,0)] 73 [] [] [] [] []
INJECT_T 34854 [(1,0)] D [] [] [] [] []
MERGE 34855 [(1,0),(0,0)] D [] [34857] [] [] [((0,0),(1,0))]
DISCARD 34856 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34857 [(0,0)] HALF_D_PLUS_2 [34855] [] [] [] []
IDLE 34858 [(0,0)] 154 [] [] [] [] []
INJECT_T 34859 [(0,1)] D [] [] [] [] []
MERGE 34860 [(0,1),(0,0)] D [] [34862] [] [] [((0,0),(0,1))]
DISCARD 34861 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34862 [(0,0)] HALF_D_PLUS_2 [34860] [] [] [] []
IDLE 34863 [(0,0)] 109 [] [] [] [] []
INJECT_T 34864 [(1,0)] D [] [] [] [] []
MERGE 34865 [(1,0),(0,0)] D [] [34867] [] [] [((0,0),(1,0))]
DISCARD 34866 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34867 [(0,0)] HALF_D_PLUS_2 [34865] [] [] [] []
IDLE 34868 [(0,0)] 156 [] [] [] [] []
INJECT_T 34869 [(0,1)] D [] [] [] [] []
MERGE 34870 [(0,1),(0,0)] D [] [34872] [] [] [((0,0),(0,1))]
DISCARD 34871 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34872 [(0,0)] HALF_D_PLUS_2 [34870] [] [] [] []
IDLE 34873 [(0,0)] 149 [] [] [] [] []
INJECT_T 34874 [(1,0)] D [] [] [] [] []
MERGE 34875 [(1,0),(0,0)] D [] [34877] [] [] [((0,0),(1,0))]
DISCARD 34876 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34877 [(0,0)] HALF_D_PLUS_2 [34875] [] [] [] []
IDLE 34878 [(0,0)] 18 [] [] [] [] []
INJECT_T 34879 [(0,1)] D [] [] [] [] []
MERGE 34880 [(0,1),(0,0)] D [] [34882] [] [] [((0,0),(0,1))]
DISCARD 34881 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34882 [(0,0)] HALF_D_PLUS_2 [34880] [] [] [] []
IDLE 34883 [(0,0)] 16 [] [] [] [] []
INJECT_T 34884 [(1,0)] D [] [] [] [] []
MERGE 34885 [(1,0),(0,0)] D [] [34887] [] [] [((0,0),(1,0))]
DISCARD 34886 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34887 [(0,0)] HALF_D_PLUS_2 [34885] [] [] [] []
IDLE 34888 [(0,0)] 67 [] [] [] [] []
INJECT_T 34889 [(0,1)] D [] [] [] [] []
MERGE 34890 [(0,1),(0,0)] D [] [34892] [] [] [((0,0),(0,1))]
DISCARD 34891 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34892 [(0,0)] HALF_D_PLUS_2 [34890] [] [] [] []
IDLE 34893 [(0,0)] 85 [] [] [] [] []
INJECT_T 34894 [(1,0)] D [] [] [] [] []
MERGE 34895 [(1,0),(0,0)] D [] [34897] [] [] [((0,0),(1,0))]
DISCARD 34896 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34897 [(0,0)] HALF_D_PLUS_2 [34895] [] [] [] []
IDLE 34898 [(0,0)] 171 [] [] [] [] []
INJECT_T 34899 [(0,1)] D [] [] [] [] []
MERGE 34900 [(0,1),(0,0)] D [] [34902] [] [] [((0,0),(0,1))]
DISCARD 34901 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34902 [(0,0)] HALF_D_PLUS_2 [34900] [] [] [] []
IDLE 34903 [(0,0)] 190 [] [] [] [] []
INJECT_T 34904 [(1,0)] D [] [] [] [] []
MERGE 34905 [(1,0),(0,0)] D [] [34907] [] [] [((0,0),(1,0))]
DISCARD 34906 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34907 [(0,0)] HALF_D_PLUS_2 [34905] [] [] [] []
IDLE 34908 [(0,0)] 148 [] [] [] [] []
INJECT_T 34909 [(0,1)] D [] [] [] [] []
MERGE 34910 [(0,1),(0,0)] D [] [34912] [] [] [((0,0),(0,1))]
DISCARD 34911 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34912 [(0,0)] HALF_D_PLUS_2 [34910] [] [] [] []
IDLE 34913 [(0,0)] 41 [] [] [] [] []
INJECT_T 34914 [(1,0)] D [] [] [] [] []
MERGE 34915 [(1,0),(0,0)] D [] [34917] [] [] [((0,0),(1,0))]
DISCARD 34916 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34917 [(0,0)] HALF_D_PLUS_2 [34915] [] [] [] []
IDLE 34918 [(0,0)] 191 [] [] [] [] []
INJECT_T 34919 [(0,1)] D [] [] [] [] []
MERGE 34920 [(0,1),(0,0)] D [] [34922] [] [] [((0,0),(0,1))]
DISCARD 34921 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34922 [(0,0)] HALF_D_PLUS_2 [34920] [] [] [] []
IDLE 34923 [(0,0)] 173 [] [] [] [] []
INJECT_T 34924 [(1,0)] D [] [] [] [] []
MERGE 34925 [(1,0),(0,0)] D [] [34927] [] [] [((0,0),(1,0))]
DISCARD 34926 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34927 [(0,0)] HALF_D_PLUS_2 [34925] [] [] [] []
IDLE 34928 [(0,0)] 169 [] [] [] [] []
INJECT_T 34929 [(0,1)] D [] [] [] [] []
MERGE 34930 [(0,1),(0,0)] D [] [34932] [] [] [((0,0),(0,1))]
DISCARD 34931 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34932 [(0,0)] HALF_D_PLUS_2 [34930] [] [] [] []
IDLE 34933 [(0,0)] 1 [] [] [] [] []
INJECT_T 34934 [(1,0)] D [] [] [] [] []
MERGE 34935 [(1,0),(0,0)] D [] [34937] [] [] [((0,0),(1,0))]
DISCARD 34936 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34937 [(0,0)] HALF_D_PLUS_2 [34935] [] [] [] []
IDLE 34938 [(0,0)] 131 [] [] [] [] []
INJECT_T 34939 [(0,1)] D [] [] [] [] []
MERGE 34940 [(0,1),(0,0)] D [] [34942] [] [] [((0,0),(0,1))]
DISCARD 34941 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34942 [(0,0)] HALF_D_PLUS_2 [34940] [] [] [] []
IDLE 34943 [(0,0)] 83 [] [] [] [] []
INJECT_T 34944 [(1,0)] D [] [] [] [] []
MERGE 34945 [(1,0),(0,0)] D [] [34947] [] [] [((0,0),(1,0))]
DISCARD 34946 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34947 [(0,0)] HALF_D_PLUS_2 [34945] [] [] [] []
IDLE 34948 [(0,0)] 107 [] [] [] [] []
INJECT_T 34949 [(0,1)] D [] [] [] [] []
MERGE 34950 [(0,1),(0,0)] D [] [34952] [] [] [((0,0),(0,1))]
DISCARD 34951 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34952 [(0,0)] HALF_D_PLUS_2 [34950] [] [] [] []
IDLE 34953 [(0,0)] 166 [] [] [] [] []
INJECT_T 34954 [(1,0)] D [] [] [] [] []
MERGE 34955 [(1,0),(0,0)] D [] [34957] [] [] [((0,0),(1,0))]
DISCARD 34956 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34957 [(0,0)] HALF_D_PLUS_2 [34955] [] [] [] []
IDLE 34958 [(0,0)] 21 [] [] [] [] []
INJECT_T 34959 [(0,1)] D [] [] [] [] []
MERGE 34960 [(0,1),(0,0)] D [] [34962] [] [] [((0,0),(0,1))]
DISCARD 34961 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34962 [(0,0)] HALF_D_PLUS_2 [34960] [] [] [] []
IDLE 34963 [(0,0)] 23 [] [] [] [] []
INJECT_T 34964 [(1,0)] D [] [] [] [] []
MERGE 34965 [(1,0),(0,0)] D [] [34967] [] [] [((0,0),(1,0))]
DISCARD 34966 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34967 [(0,0)] HALF_D_PLUS_2 [34965] [] [] [] []
IDLE 34968 [(0,0)] 87 [] [] [] [] []
INJECT_T 34969 [(0,1)] D [] [] [] [] []
MERGE 34970 [(0,1),(0,0)] D [] [34972] [] [] [((0,0),(0,1))]
DISCARD 34971 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34972 [(0,0)] HALF_D_PLUS_2 [34970] [] [] [] []
IDLE 34973 [(0,0)] 188 [] [] [] [] []
INJECT_T 34974 [(1,0)] D [] [] [] [] []
MERGE 34975 [(1,0),(0,0)] D [] [34977] [] [] [((0,0),(1,0))]
DISCARD 34976 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34977 [(0,0)] HALF_D_PLUS_2 [34975] [] [] [] []
IDLE 34978 [(0,0)] 193 [] [] [] [] []
INJECT_T 34979 [(0,1)] D [] [] [] [] []
MERGE 34980 [(0,1),(0,0)] D [] [34982] [] [] [((0,0),(0,1))]
DISCARD 34981 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34982 [(0,0)] HALF_D_PLUS_2 [34980] [] [] [] []
IDLE 34983 [(0,0)] 157 [] [] [] [] []
INJECT_T 34984 [(1,0)] D [] [] [] [] []
MERGE 34985 [(1,0),(0,0)] D [] [34987] [] [] [((0,0),(1,0))]
DISCARD 34986 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34987 [(0,0)] HALF_D_PLUS_2 [34985] [] [] [] []
IDLE 34988 [(0,0)] 9 [] [] [] [] []
INJECT_T 34989 [(0,1)] D [] [] [] [] []
MERGE 34990 [(0,1),(0,0)] D [] [34992] [] [] [((0,0),(0,1))]
DISCARD 34991 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 34992 [(0,0)] HALF_D_PLUS_2 [34990] [] [] [] []
IDLE 34993 [(0,0)] 189 [] [] [] [] []
INJECT_T 34994 [(1,0)] D [] [] [] [] []
MERGE 34995 [(1,0),(0,0)] D [] [34997] [] [] [((0,0),(1,0))]
DISCARD 34996 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 34997 [(0,0)] HALF_D_PLUS_2 [34995] [] [] [] []
IDLE 34998 [(0,0)] 193 [] [] [] [] []
INJECT_T 34999 [(0,1)] D [] [] [] [] []
MERGE 35000 [(0,1),(0,0)] D [] [35002] [] [] [((0,0),(0,1))]
DISCARD 35001 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35002 [(0,0)] HALF_D_PLUS_2 [35000] [] [] [] []
IDLE 35003 [(0,0)] 16 [] [] [] [] []
INJECT_T 35004 [(1,0)] D [] [] [] [] []
MERGE 35005 [(1,0),(0,0)] D [] [35007] [] [] [((0,0),(1,0))]
DISCARD 35006 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35007 [(0,0)] HALF_D_PLUS_2 [35005] [] [] [] []
IDLE 35008 [(0,0)] 18 [] [] [] [] []
INJECT_T 35009 [(0,1)] D [] [] [] [] []
MERGE 35010 [(0,1),(0,0)] D [] [35012] [] [] [((0,0),(0,1))]
DISCARD 35011 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35012 [(0,0)] HALF_D_PLUS_2 [35010] [] [] [] []
IDLE 35013 [(0,0)] 4 [] [] [] [] []
INJECT_T 35014 [(1,0)] D [] [] [] [] []
MERGE 35015 [(1,0),(0,0)] D [] [35017] [] [] [((0,0),(1,0))]
DISCARD 35016 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35017 [(0,0)] HALF_D_PLUS_2 [35015] [] [] [] []
IDLE 35018 [(0,0)] 153 [] [] [] [] []
INJECT_T 35019 [(0,1)] D [] [] [] [] []
MERGE 35020 [(0,1),(0,0)] D [] [35022] [] [] [((0,0),(0,1))]
DISCARD 35021 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35022 [(0,0)] HALF_D_PLUS_2 [35020] [] [] [] []
IDLE 35023 [(0,0)] 60 [] [] [] [] []
INJECT_T 35024 [(1,0)] D [] [] [] [] []
MERGE 35025 [(1,0),(0,0)] D [] [35027] [] [] [((0,0),(1,0))]
DISCARD 35026 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35027 [(0,0)] HALF_D_PLUS_2 [35025] [] [] [] []
IDLE 35028 [(0,0)] 26 [] [] [] [] []
INJECT_T 35029 [(0,1)] D [] [] [] [] []
MERGE 35030 [(0,1),(0,0)] D [] [35032] [] [] [((0,0),(0,1))]
DISCARD 35031 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35032 [(0,0)] HALF_D_PLUS_2 [35030] [] [] [] []
IDLE 35033 [(0,0)] 13 [] [] [] [] []
INJECT_T 35034 [(1,0)] D [] [] [] [] []
MERGE 35035 [(1,0),(0,0)] D [] [35037] [] [] [((0,0),(1,0))]
DISCARD 35036 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35037 [(0,0)] HALF_D_PLUS_2 [35035] [] [] [] []
IDLE 35038 [(0,0)] 63 [] [] [] [] []
INJECT_T 35039 [(0,1)] D [] [] [] [] []
MERGE 35040 [(0,1),(0,0)] D [] [35042] [] [] [((0,0),(0,1))]
DISCARD 35041 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35042 [(0,0)] HALF_D_PLUS_2 [35040] [] [] [] []
IDLE 35043 [(0,0)] 163 [] [] [] [] []
INJECT_T 35044 [(1,0)] D [] [] [] [] []
MERGE 35045 [(1,0),(0,0)] D [] [35047] [] [] [((0,0),(1,0))]
DISCARD 35046 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35047 [(0,0)] HALF_D_PLUS_2 [35045] [] [] [] []
IDLE 35048 [(0,0)] 61 [] [] [] [] []
INJECT_T 35049 [(0,1)] D [] [] [] [] []
MERGE 35050 [(0,1),(0,0)] D [] [35052] [] [] [((0,0),(0,1))]
DISCARD 35051 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35052 [(0,0)] HALF_D_PLUS_2 [35050] [] [] [] []
IDLE 35053 [(0,0)] 122 [] [] [] [] []
INJECT_T 35054 [(1,0)] D [] [] [] [] []
MERGE 35055 [(1,0),(0,0)] D [] [35057] [] [] [((0,0),(1,0))]
DISCARD 35056 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35057 [(0,0)] HALF_D_PLUS_2 [35055] [] [] [] []
IDLE 35058 [(0,0)] 71 [] [] [] [] []
INJECT_T 35059 [(0,1)] D [] [] [] [] []
MERGE 35060 [(0,1),(0,0)] D [] [35062] [] [] [((0,0),(0,1))]
DISCARD 35061 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35062 [(0,0)] HALF_D_PLUS_2 [35060] [] [] [] []
IDLE 35063 [(0,0)] 26 [] [] [] [] []
INJECT_T 35064 [(1,0)] D [] [] [] [] []
MERGE 35065 [(1,0),(0,0)] D [] [35067] [] [] [((0,0),(1,0))]
DISCARD 35066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35067 [(0,0)] HALF_D_PLUS_2 [35065] [] [] [] []
IDLE 35068 [(0,0)] 172 [] [] [] [] []
INJECT_T 35069 [(0,1)] D [] [] [] [] []
MERGE 35070 [(0,1),(0,0)] D [] [35072] [] [] [((0,0),(0,1))]
DISCARD 35071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35072 [(0,0)] HALF_D_PLUS_2 [35070] [] [] [] []
IDLE 35073 [(0,0)] 41 [] [] [] [] []
INJECT_T 35074 [(1,0)] D [] [] [] [] []
MERGE 35075 [(1,0),(0,0)] D [] [35077] [] [] [((0,0),(1,0))]
DISCARD 35076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35077 [(0,0)] HALF_D_PLUS_2 [35075] [] [] [] []
IDLE 35078 [(0,0)] 36 [] [] [] [] []
INJECT_T 35079 [(0,1)] D [] [] [] [] []
MERGE 35080 [(0,1),(0,0)] D [] [35082] [] [] [((0,0),(0,1))]
DISCARD 35081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35082 [(0,0)] HALF_D_PLUS_2 [35080] [] [] [] []
IDLE 35083 [(0,0)] 161 [] [] [] [] []
INJECT_T 35084 [(1,0)] D [] [] [] [] []
MERGE 35085 [(1,0),(0,0)] D [] [35087] [] [] [((0,0),(1,0))]
DISCARD 35086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35087 [(0,0)] HALF_D_PLUS_2 [35085] [] [] [] []
IDLE 35088 [(0,0)] 175 [] [] [] [] []
INJECT_T 35089 [(0,1)] D [] [] [] [] []
MERGE 35090 [(0,1),(0,0)] D [] [35092] [] [] [((0,0),(0,1))]
DISCARD 35091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35092 [(0,0)] HALF_D_PLUS_2 [35090] [] [] [] []
IDLE 35093 [(0,0)] 86 [] [] [] [] []
INJECT_T 35094 [(1,0)] D [] [] [] [] []
MERGE 35095 [(1,0),(0,0)] D [] [35097] [] [] [((0,0),(1,0))]
DISCARD 35096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35097 [(0,0)] HALF_D_PLUS_2 [35095] [] [] [] []
IDLE 35098 [(0,0)] 75 [] [] [] [] []
INJECT_T 35099 [(0,1)] D [] [] [] [] []
MERGE 35100 [(0,1),(0,0)] D [] [35102] [] [] [((0,0),(0,1))]
DISCARD 35101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35102 [(0,0)] HALF_D_PLUS_2 [35100] [] [] [] []
IDLE 35103 [(0,0)] 77 [] [] [] [] []
INJECT_T 35104 [(1,0)] D [] [] [] [] []
MERGE 35105 [(1,0),(0,0)] D [] [35107] [] [] [((0,0),(1,0))]
DISCARD 35106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35107 [(0,0)] HALF_D_PLUS_2 [35105] [] [] [] []
IDLE 35108 [(0,0)] 14 [] [] [] [] []
INJECT_T 35109 [(0,1)] D [] [] [] [] []
MERGE 35110 [(0,1),(0,0)] D [] [35112] [] [] [((0,0),(0,1))]
DISCARD 35111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35112 [(0,0)] HALF_D_PLUS_2 [35110] [] [] [] []
IDLE 35113 [(0,0)] 133 [] [] [] [] []
INJECT_T 35114 [(1,0)] D [] [] [] [] []
MERGE 35115 [(1,0),(0,0)] D [] [35117] [] [] [((0,0),(1,0))]
DISCARD 35116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35117 [(0,0)] HALF_D_PLUS_2 [35115] [] [] [] []
IDLE 35118 [(0,0)] 176 [] [] [] [] []
INJECT_T 35119 [(0,1)] D [] [] [] [] []
MERGE 35120 [(0,1),(0,0)] D [] [35122] [] [] [((0,0),(0,1))]
DISCARD 35121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35122 [(0,0)] HALF_D_PLUS_2 [35120] [] [] [] []
IDLE 35123 [(0,0)] 99 [] [] [] [] []
INJECT_T 35124 [(1,0)] D [] [] [] [] []
MERGE 35125 [(1,0),(0,0)] D [] [35127] [] [] [((0,0),(1,0))]
DISCARD 35126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35127 [(0,0)] HALF_D_PLUS_2 [35125] [] [] [] []
IDLE 35128 [(0,0)] 154 [] [] [] [] []
INJECT_T 35129 [(0,1)] D [] [] [] [] []
MERGE 35130 [(0,1),(0,0)] D [] [35132] [] [] [((0,0),(0,1))]
DISCARD 35131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35132 [(0,0)] HALF_D_PLUS_2 [35130] [] [] [] []
IDLE 35133 [(0,0)] 103 [] [] [] [] []
INJECT_T 35134 [(1,0)] D [] [] [] [] []
MERGE 35135 [(1,0),(0,0)] D [] [35137] [] [] [((0,0),(1,0))]
DISCARD 35136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35137 [(0,0)] HALF_D_PLUS_2 [35135] [] [] [] []
IDLE 35138 [(0,0)] 89 [] [] [] [] []
INJECT_T 35139 [(0,1)] D [] [] [] [] []
MERGE 35140 [(0,1),(0,0)] D [] [35142] [] [] [((0,0),(0,1))]
DISCARD 35141 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35142 [(0,0)] HALF_D_PLUS_2 [35140] [] [] [] []
IDLE 35143 [(0,0)] 178 [] [] [] [] []
INJECT_T 35144 [(1,0)] D [] [] [] [] []
MERGE 35145 [(1,0),(0,0)] D [] [35147] [] [] [((0,0),(1,0))]
DISCARD 35146 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35147 [(0,0)] HALF_D_PLUS_2 [35145] [] [] [] []
IDLE 35148 [(0,0)] 131 [] [] [] [] []
INJECT_T 35149 [(0,1)] D [] [] [] [] []
MERGE 35150 [(0,1),(0,0)] D [] [35152] [] [] [((0,0),(0,1))]
DISCARD 35151 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35152 [(0,0)] HALF_D_PLUS_2 [35150] [] [] [] []
IDLE 35153 [(0,0)] 33 [] [] [] [] []
INJECT_T 35154 [(1,0)] D [] [] [] [] []
MERGE 35155 [(1,0),(0,0)] D [] [35157] [] [] [((0,0),(1,0))]
DISCARD 35156 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35157 [(0,0)] HALF_D_PLUS_2 [35155] [] [] [] []
IDLE 35158 [(0,0)] 136 [] [] [] [] []
INJECT_T 35159 [(0,1)] D [] [] [] [] []
MERGE 35160 [(0,1),(0,0)] D [] [35162] [] [] [((0,0),(0,1))]
DISCARD 35161 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35162 [(0,0)] HALF_D_PLUS_2 [35160] [] [] [] []
IDLE 35163 [(0,0)] 50 [] [] [] [] []
INJECT_T 35164 [(1,0)] D [] [] [] [] []
MERGE 35165 [(1,0),(0,0)] D [] [35167] [] [] [((0,0),(1,0))]
DISCARD 35166 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35167 [(0,0)] HALF_D_PLUS_2 [35165] [] [] [] []
IDLE 35168 [(0,0)] 80 [] [] [] [] []
INJECT_T 35169 [(0,1)] D [] [] [] [] []
MERGE 35170 [(0,1),(0,0)] D [] [35172] [] [] [((0,0),(0,1))]
DISCARD 35171 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35172 [(0,0)] HALF_D_PLUS_2 [35170] [] [] [] []
IDLE 35173 [(0,0)] 166 [] [] [] [] []
INJECT_T 35174 [(1,0)] D [] [] [] [] []
MERGE 35175 [(1,0),(0,0)] D [] [35177] [] [] [((0,0),(1,0))]
DISCARD 35176 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35177 [(0,0)] HALF_D_PLUS_2 [35175] [] [] [] []
IDLE 35178 [(0,0)] 110 [] [] [] [] []
INJECT_T 35179 [(0,1)] D [] [] [] [] []
MERGE 35180 [(0,1),(0,0)] D [] [35182] [] [] [((0,0),(0,1))]
DISCARD 35181 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35182 [(0,0)] HALF_D_PLUS_2 [35180] [] [] [] []
IDLE 35183 [(0,0)] 49 [] [] [] [] []
INJECT_T 35184 [(1,0)] D [] [] [] [] []
MERGE 35185 [(1,0),(0,0)] D [] [35187] [] [] [((0,0),(1,0))]
DISCARD 35186 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35187 [(0,0)] HALF_D_PLUS_2 [35185] [] [] [] []
IDLE 35188 [(0,0)] 81 [] [] [] [] []
INJECT_T 35189 [(0,1)] D [] [] [] [] []
MERGE 35190 [(0,1),(0,0)] D [] [35192] [] [] [((0,0),(0,1))]
DISCARD 35191 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35192 [(0,0)] HALF_D_PLUS_2 [35190] [] [] [] []
IDLE 35193 [(0,0)] 52 [] [] [] [] []
INJECT_T 35194 [(1,0)] D [] [] [] [] []
MERGE 35195 [(1,0),(0,0)] D [] [35197] [] [] [((0,0),(1,0))]
DISCARD 35196 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35197 [(0,0)] HALF_D_PLUS_2 [35195] [] [] [] []
IDLE 35198 [(0,0)] 96 [] [] [] [] []
INJECT_T 35199 [(0,1)] D [] [] [] [] []
MERGE 35200 [(0,1),(0,0)] D [] [35202] [] [] [((0,0),(0,1))]
DISCARD 35201 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35202 [(0,0)] HALF_D_PLUS_2 [35200] [] [] [] []
IDLE 35203 [(0,0)] 169 [] [] [] [] []
INJECT_T 35204 [(1,0)] D [] [] [] [] []
MERGE 35205 [(1,0),(0,0)] D [] [35207] [] [] [((0,0),(1,0))]
DISCARD 35206 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35207 [(0,0)] HALF_D_PLUS_2 [35205] [] [] [] []
IDLE 35208 [(0,0)] 141 [] [] [] [] []
INJECT_T 35209 [(0,1)] D [] [] [] [] []
MERGE 35210 [(0,1),(0,0)] D [] [35212] [] [] [((0,0),(0,1))]
DISCARD 35211 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35212 [(0,0)] HALF_D_PLUS_2 [35210] [] [] [] []
IDLE 35213 [(0,0)] 126 [] [] [] [] []
INJECT_T 35214 [(1,0)] D [] [] [] [] []
MERGE 35215 [(1,0),(0,0)] D [] [35217] [] [] [((0,0),(1,0))]
DISCARD 35216 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35217 [(0,0)] HALF_D_PLUS_2 [35215] [] [] [] []
IDLE 35218 [(0,0)] 83 [] [] [] [] []
INJECT_T 35219 [(0,1)] D [] [] [] [] []
MERGE 35220 [(0,1),(0,0)] D [] [35222] [] [] [((0,0),(0,1))]
DISCARD 35221 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35222 [(0,0)] HALF_D_PLUS_2 [35220] [] [] [] []
IDLE 35223 [(0,0)] 2 [] [] [] [] []
INJECT_T 35224 [(1,0)] D [] [] [] [] []
MERGE 35225 [(1,0),(0,0)] D [] [35227] [] [] [((0,0),(1,0))]
DISCARD 35226 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35227 [(0,0)] HALF_D_PLUS_2 [35225] [] [] [] []
IDLE 35228 [(0,0)] 81 [] [] [] [] []
INJECT_T 35229 [(0,1)] D [] [] [] [] []
MERGE 35230 [(0,1),(0,0)] D [] [35232] [] [] [((0,0),(0,1))]
DISCARD 35231 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35232 [(0,0)] HALF_D_PLUS_2 [35230] [] [] [] []
IDLE 35233 [(0,0)] 137 [] [] [] [] []
INJECT_T 35234 [(1,0)] D [] [] [] [] []
MERGE 35235 [(1,0),(0,0)] D [] [35237] [] [] [((0,0),(1,0))]
DISCARD 35236 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35237 [(0,0)] HALF_D_PLUS_2 [35235] [] [] [] []
IDLE 35238 [(0,0)] 155 [] [] [] [] []
INJECT_T 35239 [(0,1)] D [] [] [] [] []
MERGE 35240 [(0,1),(0,0)] D [] [35242] [] [] [((0,0),(0,1))]
DISCARD 35241 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35242 [(0,0)] HALF_D_PLUS_2 [35240] [] [] [] []
IDLE 35243 [(0,0)] 17 [] [] [] [] []
INJECT_T 35244 [(1,0)] D [] [] [] [] []
MERGE 35245 [(1,0),(0,0)] D [] [35247] [] [] [((0,0),(1,0))]
DISCARD 35246 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35247 [(0,0)] HALF_D_PLUS_2 [35245] [] [] [] []
IDLE 35248 [(0,0)] 58 [] [] [] [] []
INJECT_T 35249 [(0,1)] D [] [] [] [] []
MERGE 35250 [(0,1),(0,0)] D [] [35252] [] [] [((0,0),(0,1))]
DISCARD 35251 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35252 [(0,0)] HALF_D_PLUS_2 [35250] [] [] [] []
IDLE 35253 [(0,0)] 28 [] [] [] [] []
INJECT_T 35254 [(1,0)] D [] [] [] [] []
MERGE 35255 [(1,0),(0,0)] D [] [35257] [] [] [((0,0),(1,0))]
DISCARD 35256 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35257 [(0,0)] HALF_D_PLUS_2 [35255] [] [] [] []
IDLE 35258 [(0,0)] 69 [] [] [] [] []
INJECT_T 35259 [(0,1)] D [] [] [] [] []
MERGE 35260 [(0,1),(0,0)] D [] [35262] [] [] [((0,0),(0,1))]
DISCARD 35261 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35262 [(0,0)] HALF_D_PLUS_2 [35260] [] [] [] []
IDLE 35263 [(0,0)] 91 [] [] [] [] []
INJECT_T 35264 [(1,0)] D [] [] [] [] []
MERGE 35265 [(1,0),(0,0)] D [] [35267] [] [] [((0,0),(1,0))]
DISCARD 35266 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35267 [(0,0)] HALF_D_PLUS_2 [35265] [] [] [] []
IDLE 35268 [(0,0)] 85 [] [] [] [] []
INJECT_T 35269 [(0,1)] D [] [] [] [] []
MERGE 35270 [(0,1),(0,0)] D [] [35272] [] [] [((0,0),(0,1))]
DISCARD 35271 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35272 [(0,0)] HALF_D_PLUS_2 [35270] [] [] [] []
IDLE 35273 [(0,0)] 45 [] [] [] [] []
INJECT_T 35274 [(1,0)] D [] [] [] [] []
MERGE 35275 [(1,0),(0,0)] D [] [35277] [] [] [((0,0),(1,0))]
DISCARD 35276 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35277 [(0,0)] HALF_D_PLUS_2 [35275] [] [] [] []
IDLE 35278 [(0,0)] 45 [] [] [] [] []
INJECT_T 35279 [(0,1)] D [] [] [] [] []
MERGE 35280 [(0,1),(0,0)] D [] [35282] [] [] [((0,0),(0,1))]
DISCARD 35281 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35282 [(0,0)] HALF_D_PLUS_2 [35280] [] [] [] []
IDLE 35283 [(0,0)] 13 [] [] [] [] []
INJECT_T 35284 [(1,0)] D [] [] [] [] []
MERGE 35285 [(1,0),(0,0)] D [] [35287] [] [] [((0,0),(1,0))]
DISCARD 35286 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35287 [(0,0)] HALF_D_PLUS_2 [35285] [] [] [] []
IDLE 35288 [(0,0)] 175 [] [] [] [] []
INJECT_T 35289 [(0,1)] D [] [] [] [] []
MERGE 35290 [(0,1),(0,0)] D [] [35292] [] [] [((0,0),(0,1))]
DISCARD 35291 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35292 [(0,0)] HALF_D_PLUS_2 [35290] [] [] [] []
IDLE 35293 [(0,0)] 33 [] [] [] [] []
INJECT_T 35294 [(1,0)] D [] [] [] [] []
MERGE 35295 [(1,0),(0,0)] D [] [35297] [] [] [((0,0),(1,0))]
DISCARD 35296 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35297 [(0,0)] HALF_D_PLUS_2 [35295] [] [] [] []
IDLE 35298 [(0,0)] 80 [] [] [] [] []
INJECT_T 35299 [(0,1)] D [] [] [] [] []
MERGE 35300 [(0,1),(0,0)] D [] [35302] [] [] [((0,0),(0,1))]
DISCARD 35301 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35302 [(0,0)] HALF_D_PLUS_2 [35300] [] [] [] []
IDLE 35303 [(0,0)] 107 [] [] [] [] []
INJECT_T 35304 [(1,0)] D [] [] [] [] []
MERGE 35305 [(1,0),(0,0)] D [] [35307] [] [] [((0,0),(1,0))]
DISCARD 35306 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35307 [(0,0)] HALF_D_PLUS_2 [35305] [] [] [] []
IDLE 35308 [(0,0)] 65 [] [] [] [] []
INJECT_T 35309 [(0,1)] D [] [] [] [] []
MERGE 35310 [(0,1),(0,0)] D [] [35312] [] [] [((0,0),(0,1))]
DISCARD 35311 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35312 [(0,0)] HALF_D_PLUS_2 [35310] [] [] [] []
IDLE 35313 [(0,0)] 34 [] [] [] [] []
INJECT_T 35314 [(1,0)] D [] [] [] [] []
MERGE 35315 [(1,0),(0,0)] D [] [35317] [] [] [((0,0),(1,0))]
DISCARD 35316 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35317 [(0,0)] HALF_D_PLUS_2 [35315] [] [] [] []
IDLE 35318 [(0,0)] 12 [] [] [] [] []
INJECT_T 35319 [(0,1)] D [] [] [] [] []
MERGE 35320 [(0,1),(0,0)] D [] [35322] [] [] [((0,0),(0,1))]
DISCARD 35321 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35322 [(0,0)] HALF_D_PLUS_2 [35320] [] [] [] []
IDLE 35323 [(0,0)] 118 [] [] [] [] []
INJECT_T 35324 [(1,0)] D [] [] [] [] []
MERGE 35325 [(1,0),(0,0)] D [] [35327] [] [] [((0,0),(1,0))]
DISCARD 35326 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35327 [(0,0)] HALF_D_PLUS_2 [35325] [] [] [] []
IDLE 35328 [(0,0)] 44 [] [] [] [] []
INJECT_T 35329 [(0,1)] D [] [] [] [] []
MERGE 35330 [(0,1),(0,0)] D [] [35332] [] [] [((0,0),(0,1))]
DISCARD 35331 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35332 [(0,0)] HALF_D_PLUS_2 [35330] [] [] [] []
IDLE 35333 [(0,0)] 181 [] [] [] [] []
INJECT_T 35334 [(1,0)] D [] [] [] [] []
MERGE 35335 [(1,0),(0,0)] D [] [35337] [] [] [((0,0),(1,0))]
DISCARD 35336 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35337 [(0,0)] HALF_D_PLUS_2 [35335] [] [] [] []
IDLE 35338 [(0,0)] 121 [] [] [] [] []
INJECT_T 35339 [(0,1)] D [] [] [] [] []
MERGE 35340 [(0,1),(0,0)] D [] [35342] [] [] [((0,0),(0,1))]
DISCARD 35341 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35342 [(0,0)] HALF_D_PLUS_2 [35340] [] [] [] []
INJECT_T 35343 [(1,0)] D [] [] [] [] []
MERGE 35344 [(1,0),(0,0)] D [] [35346] [] [] [((0,0),(1,0))]
DISCARD 35345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35346 [(0,0)] HALF_D_PLUS_2 [35344] [] [] [] []
IDLE 35347 [(0,0)] 9 [] [] [] [] []
INJECT_T 35348 [(0,1)] D [] [] [] [] []
MERGE 35349 [(0,1),(0,0)] D [] [35351] [] [] [((0,0),(0,1))]
DISCARD 35350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35351 [(0,0)] HALF_D_PLUS_2 [35349] [] [] [] []
IDLE 35352 [(0,0)] 89 [] [] [] [] []
INJECT_T 35353 [(1,0)] D [] [] [] [] []
MERGE 35354 [(1,0),(0,0)] D [] [35356] [] [] [((0,0),(1,0))]
DISCARD 35355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35356 [(0,0)] HALF_D_PLUS_2 [35354] [] [] [] []
IDLE 35357 [(0,0)] 195 [] [] [] [] []
INJECT_T 35358 [(0,1)] D [] [] [] [] []
MERGE 35359 [(0,1),(0,0)] D [] [35361] [] [] [((0,0),(0,1))]
DISCARD 35360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35361 [(0,0)] HALF_D_PLUS_2 [35359] [] [] [] []
IDLE 35362 [(0,0)] 172 [] [] [] [] []
INJECT_T 35363 [(1,0)] D [] [] [] [] []
MERGE 35364 [(1,0),(0,0)] D [] [35366] [] [] [((0,0),(1,0))]
DISCARD 35365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35366 [(0,0)] HALF_D_PLUS_2 [35364] [] [] [] []
IDLE 35367 [(0,0)] 200 [] [] [] [] []
INJECT_T 35368 [(0,1)] D [] [] [] [] []
MERGE 35369 [(0,1),(0,0)] D [] [35371] [] [] [((0,0),(0,1))]
DISCARD 35370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35371 [(0,0)] HALF_D_PLUS_2 [35369] [] [] [] []
IDLE 35372 [(0,0)] 76 [] [] [] [] []
INJECT_T 35373 [(1,0)] D [] [] [] [] []
MERGE 35374 [(1,0),(0,0)] D [] [35376] [] [] [((0,0),(1,0))]
DISCARD 35375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35376 [(0,0)] HALF_D_PLUS_2 [35374] [] [] [] []
IDLE 35377 [(0,0)] 28 [] [] [] [] []
INJECT_T 35378 [(0,1)] D [] [] [] [] []
MERGE 35379 [(0,1),(0,0)] D [] [35381] [] [] [((0,0),(0,1))]
DISCARD 35380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35381 [(0,0)] HALF_D_PLUS_2 [35379] [] [] [] []
IDLE 35382 [(0,0)] 155 [] [] [] [] []
INJECT_T 35383 [(1,0)] D [] [] [] [] []
MERGE 35384 [(1,0),(0,0)] D [] [35386] [] [] [((0,0),(1,0))]
DISCARD 35385 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35386 [(0,0)] HALF_D_PLUS_2 [35384] [] [] [] []
IDLE 35387 [(0,0)] 10 [] [] [] [] []
INJECT_T 35388 [(0,1)] D [] [] [] [] []
MERGE 35389 [(0,1),(0,0)] D [] [35391] [] [] [((0,0),(0,1))]
DISCARD 35390 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35391 [(0,0)] HALF_D_PLUS_2 [35389] [] [] [] []
IDLE 35392 [(0,0)] 171 [] [] [] [] []
INJECT_T 35393 [(1,0)] D [] [] [] [] []
MERGE 35394 [(1,0),(0,0)] D [] [35396] [] [] [((0,0),(1,0))]
DISCARD 35395 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35396 [(0,0)] HALF_D_PLUS_2 [35394] [] [] [] []
IDLE 35397 [(0,0)] 84 [] [] [] [] []
INJECT_T 35398 [(0,1)] D [] [] [] [] []
MERGE 35399 [(0,1),(0,0)] D [] [35401] [] [] [((0,0),(0,1))]
DISCARD 35400 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35401 [(0,0)] HALF_D_PLUS_2 [35399] [] [] [] []
IDLE 35402 [(0,0)] 5 [] [] [] [] []
INJECT_T 35403 [(1,0)] D [] [] [] [] []
MERGE 35404 [(1,0),(0,0)] D [] [35406] [] [] [((0,0),(1,0))]
DISCARD 35405 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35406 [(0,0)] HALF_D_PLUS_2 [35404] [] [] [] []
IDLE 35407 [(0,0)] 53 [] [] [] [] []
INJECT_T 35408 [(0,1)] D [] [] [] [] []
MERGE 35409 [(0,1),(0,0)] D [] [35411] [] [] [((0,0),(0,1))]
DISCARD 35410 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35411 [(0,0)] HALF_D_PLUS_2 [35409] [] [] [] []
IDLE 35412 [(0,0)] 62 [] [] [] [] []
INJECT_T 35413 [(1,0)] D [] [] [] [] []
MERGE 35414 [(1,0),(0,0)] D [] [35416] [] [] [((0,0),(1,0))]
DISCARD 35415 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35416 [(0,0)] HALF_D_PLUS_2 [35414] [] [] [] []
IDLE 35417 [(0,0)] 33 [] [] [] [] []
INJECT_T 35418 [(0,1)] D [] [] [] [] []
MERGE 35419 [(0,1),(0,0)] D [] [35421] [] [] [((0,0),(0,1))]
DISCARD 35420 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35421 [(0,0)] HALF_D_PLUS_2 [35419] [] [] [] []
IDLE 35422 [(0,0)] 110 [] [] [] [] []
INJECT_T 35423 [(1,0)] D [] [] [] [] []
MERGE 35424 [(1,0),(0,0)] D [] [35426] [] [] [((0,0),(1,0))]
DISCARD 35425 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35426 [(0,0)] HALF_D_PLUS_2 [35424] [] [] [] []
IDLE 35427 [(0,0)] 20 [] [] [] [] []
INJECT_T 35428 [(0,1)] D [] [] [] [] []
MERGE 35429 [(0,1),(0,0)] D [] [35431] [] [] [((0,0),(0,1))]
DISCARD 35430 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35431 [(0,0)] HALF_D_PLUS_2 [35429] [] [] [] []
IDLE 35432 [(0,0)] 138 [] [] [] [] []
INJECT_T 35433 [(1,0)] D [] [] [] [] []
MERGE 35434 [(1,0),(0,0)] D [] [35436] [] [] [((0,0),(1,0))]
DISCARD 35435 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35436 [(0,0)] HALF_D_PLUS_2 [35434] [] [] [] []
IDLE 35437 [(0,0)] 98 [] [] [] [] []
INJECT_T 35438 [(0,1)] D [] [] [] [] []
MERGE 35439 [(0,1),(0,0)] D [] [35441] [] [] [((0,0),(0,1))]
DISCARD 35440 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35441 [(0,0)] HALF_D_PLUS_2 [35439] [] [] [] []
IDLE 35442 [(0,0)] 58 [] [] [] [] []
INJECT_T 35443 [(1,0)] D [] [] [] [] []
MERGE 35444 [(1,0),(0,0)] D [] [35446] [] [] [((0,0),(1,0))]
DISCARD 35445 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35446 [(0,0)] HALF_D_PLUS_2 [35444] [] [] [] []
IDLE 35447 [(0,0)] 176 [] [] [] [] []
INJECT_T 35448 [(0,1)] D [] [] [] [] []
MERGE 35449 [(0,1),(0,0)] D [] [35451] [] [] [((0,0),(0,1))]
DISCARD 35450 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35451 [(0,0)] HALF_D_PLUS_2 [35449] [] [] [] []
IDLE 35452 [(0,0)] 137 [] [] [] [] []
INJECT_T 35453 [(1,0)] D [] [] [] [] []
MERGE 35454 [(1,0),(0,0)] D [] [35456] [] [] [((0,0),(1,0))]
DISCARD 35455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35456 [(0,0)] HALF_D_PLUS_2 [35454] [] [] [] []
IDLE 35457 [(0,0)] 198 [] [] [] [] []
INJECT_T 35458 [(0,1)] D [] [] [] [] []
MERGE 35459 [(0,1),(0,0)] D [] [35461] [] [] [((0,0),(0,1))]
DISCARD 35460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35461 [(0,0)] HALF_D_PLUS_2 [35459] [] [] [] []
IDLE 35462 [(0,0)] 51 [] [] [] [] []
INJECT_T 35463 [(1,0)] D [] [] [] [] []
MERGE 35464 [(1,0),(0,0)] D [] [35466] [] [] [((0,0),(1,0))]
DISCARD 35465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35466 [(0,0)] HALF_D_PLUS_2 [35464] [] [] [] []
IDLE 35467 [(0,0)] 68 [] [] [] [] []
INJECT_T 35468 [(0,1)] D [] [] [] [] []
MERGE 35469 [(0,1),(0,0)] D [] [35471] [] [] [((0,0),(0,1))]
DISCARD 35470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35471 [(0,0)] HALF_D_PLUS_2 [35469] [] [] [] []
IDLE 35472 [(0,0)] 193 [] [] [] [] []
INJECT_T 35473 [(1,0)] D [] [] [] [] []
MERGE 35474 [(1,0),(0,0)] D [] [35476] [] [] [((0,0),(1,0))]
DISCARD 35475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35476 [(0,0)] HALF_D_PLUS_2 [35474] [] [] [] []
IDLE 35477 [(0,0)] 79 [] [] [] [] []
INJECT_T 35478 [(0,1)] D [] [] [] [] []
MERGE 35479 [(0,1),(0,0)] D [] [35481] [] [] [((0,0),(0,1))]
DISCARD 35480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35481 [(0,0)] HALF_D_PLUS_2 [35479] [] [] [] []
IDLE 35482 [(0,0)] 21 [] [] [] [] []
INJECT_T 35483 [(1,0)] D [] [] [] [] []
MERGE 35484 [(1,0),(0,0)] D [] [35486] [] [] [((0,0),(1,0))]
DISCARD 35485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35486 [(0,0)] HALF_D_PLUS_2 [35484] [] [] [] []
IDLE 35487 [(0,0)] 131 [] [] [] [] []
INJECT_T 35488 [(0,1)] D [] [] [] [] []
MERGE 35489 [(0,1),(0,0)] D [] [35491] [] [] [((0,0),(0,1))]
DISCARD 35490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35491 [(0,0)] HALF_D_PLUS_2 [35489] [] [] [] []
IDLE 35492 [(0,0)] 130 [] [] [] [] []
INJECT_T 35493 [(1,0)] D [] [] [] [] []
MERGE 35494 [(1,0),(0,0)] D [] [35496] [] [] [((0,0),(1,0))]
DISCARD 35495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35496 [(0,0)] HALF_D_PLUS_2 [35494] [] [] [] []
IDLE 35497 [(0,0)] 77 [] [] [] [] []
INJECT_T 35498 [(0,1)] D [] [] [] [] []
MERGE 35499 [(0,1),(0,0)] D [] [35501] [] [] [((0,0),(0,1))]
DISCARD 35500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35501 [(0,0)] HALF_D_PLUS_2 [35499] [] [] [] []
IDLE 35502 [(0,0)] 159 [] [] [] [] []
INJECT_T 35503 [(1,0)] D [] [] [] [] []
MERGE 35504 [(1,0),(0,0)] D [] [35506] [] [] [((0,0),(1,0))]
DISCARD 35505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35506 [(0,0)] HALF_D_PLUS_2 [35504] [] [] [] []
IDLE 35507 [(0,0)] 181 [] [] [] [] []
INJECT_T 35508 [(0,1)] D [] [] [] [] []
MERGE 35509 [(0,1),(0,0)] D [] [35511] [] [] [((0,0),(0,1))]
DISCARD 35510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35511 [(0,0)] HALF_D_PLUS_2 [35509] [] [] [] []
IDLE 35512 [(0,0)] 40 [] [] [] [] []
INJECT_T 35513 [(1,0)] D [] [] [] [] []
MERGE 35514 [(1,0),(0,0)] D [] [35516] [] [] [((0,0),(1,0))]
DISCARD 35515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35516 [(0,0)] HALF_D_PLUS_2 [35514] [] [] [] []
IDLE 35517 [(0,0)] 159 [] [] [] [] []
INJECT_T 35518 [(0,1)] D [] [] [] [] []
MERGE 35519 [(0,1),(0,0)] D [] [35521] [] [] [((0,0),(0,1))]
DISCARD 35520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35521 [(0,0)] HALF_D_PLUS_2 [35519] [] [] [] []
IDLE 35522 [(0,0)] 134 [] [] [] [] []
INJECT_T 35523 [(1,0)] D [] [] [] [] []
MERGE 35524 [(1,0),(0,0)] D [] [35526] [] [] [((0,0),(1,0))]
DISCARD 35525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35526 [(0,0)] HALF_D_PLUS_2 [35524] [] [] [] []
IDLE 35527 [(0,0)] 118 [] [] [] [] []
INJECT_T 35528 [(0,1)] D [] [] [] [] []
MERGE 35529 [(0,1),(0,0)] D [] [35531] [] [] [((0,0),(0,1))]
DISCARD 35530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35531 [(0,0)] HALF_D_PLUS_2 [35529] [] [] [] []
IDLE 35532 [(0,0)] 195 [] [] [] [] []
INJECT_T 35533 [(1,0)] D [] [] [] [] []
MERGE 35534 [(1,0),(0,0)] D [] [35536] [] [] [((0,0),(1,0))]
DISCARD 35535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35536 [(0,0)] HALF_D_PLUS_2 [35534] [] [] [] []
IDLE 35537 [(0,0)] 132 [] [] [] [] []
INJECT_T 35538 [(0,1)] D [] [] [] [] []
MERGE 35539 [(0,1),(0,0)] D [] [35541] [] [] [((0,0),(0,1))]
DISCARD 35540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35541 [(0,0)] HALF_D_PLUS_2 [35539] [] [] [] []
IDLE 35542 [(0,0)] 9 [] [] [] [] []
INJECT_T 35543 [(1,0)] D [] [] [] [] []
MERGE 35544 [(1,0),(0,0)] D [] [35546] [] [] [((0,0),(1,0))]
DISCARD 35545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35546 [(0,0)] HALF_D_PLUS_2 [35544] [] [] [] []
IDLE 35547 [(0,0)] 143 [] [] [] [] []
INJECT_T 35548 [(0,1)] D [] [] [] [] []
MERGE 35549 [(0,1),(0,0)] D [] [35551] [] [] [((0,0),(0,1))]
DISCARD 35550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35551 [(0,0)] HALF_D_PLUS_2 [35549] [] [] [] []
IDLE 35552 [(0,0)] 121 [] [] [] [] []
INJECT_T 35553 [(1,0)] D [] [] [] [] []
MERGE 35554 [(1,0),(0,0)] D [] [35556] [] [] [((0,0),(1,0))]
DISCARD 35555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35556 [(0,0)] HALF_D_PLUS_2 [35554] [] [] [] []
IDLE 35557 [(0,0)] 132 [] [] [] [] []
INJECT_T 35558 [(0,1)] D [] [] [] [] []
MERGE 35559 [(0,1),(0,0)] D [] [35561] [] [] [((0,0),(0,1))]
DISCARD 35560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35561 [(0,0)] HALF_D_PLUS_2 [35559] [] [] [] []
IDLE 35562 [(0,0)] 132 [] [] [] [] []
INJECT_T 35563 [(1,0)] D [] [] [] [] []
MERGE 35564 [(1,0),(0,0)] D [] [35566] [] [] [((0,0),(1,0))]
DISCARD 35565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35566 [(0,0)] HALF_D_PLUS_2 [35564] [] [] [] []
IDLE 35567 [(0,0)] 70 [] [] [] [] []
INJECT_T 35568 [(0,1)] D [] [] [] [] []
MERGE 35569 [(0,1),(0,0)] D [] [35571] [] [] [((0,0),(0,1))]
DISCARD 35570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35571 [(0,0)] HALF_D_PLUS_2 [35569] [] [] [] []
IDLE 35572 [(0,0)] 47 [] [] [] [] []
INJECT_T 35573 [(1,0)] D [] [] [] [] []
MERGE 35574 [(1,0),(0,0)] D [] [35576] [] [] [((0,0),(1,0))]
DISCARD 35575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35576 [(0,0)] HALF_D_PLUS_2 [35574] [] [] [] []
IDLE 35577 [(0,0)] 108 [] [] [] [] []
INJECT_T 35578 [(0,1)] D [] [] [] [] []
MERGE 35579 [(0,1),(0,0)] D [] [35581] [] [] [((0,0),(0,1))]
DISCARD 35580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35581 [(0,0)] HALF_D_PLUS_2 [35579] [] [] [] []
IDLE 35582 [(0,0)] 105 [] [] [] [] []
INJECT_T 35583 [(1,0)] D [] [] [] [] []
MERGE 35584 [(1,0),(0,0)] D [] [35586] [] [] [((0,0),(1,0))]
DISCARD 35585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35586 [(0,0)] HALF_D_PLUS_2 [35584] [] [] [] []
IDLE 35587 [(0,0)] 59 [] [] [] [] []
INJECT_T 35588 [(0,1)] D [] [] [] [] []
MERGE 35589 [(0,1),(0,0)] D [] [35591] [] [] [((0,0),(0,1))]
DISCARD 35590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35591 [(0,0)] HALF_D_PLUS_2 [35589] [] [] [] []
IDLE 35592 [(0,0)] 131 [] [] [] [] []
INJECT_T 35593 [(1,0)] D [] [] [] [] []
MERGE 35594 [(1,0),(0,0)] D [] [35596] [] [] [((0,0),(1,0))]
DISCARD 35595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35596 [(0,0)] HALF_D_PLUS_2 [35594] [] [] [] []
IDLE 35597 [(0,0)] 57 [] [] [] [] []
INJECT_T 35598 [(0,1)] D [] [] [] [] []
MERGE 35599 [(0,1),(0,0)] D [] [35601] [] [] [((0,0),(0,1))]
DISCARD 35600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35601 [(0,0)] HALF_D_PLUS_2 [35599] [] [] [] []
IDLE 35602 [(0,0)] 95 [] [] [] [] []
INJECT_T 35603 [(1,0)] D [] [] [] [] []
MERGE 35604 [(1,0),(0,0)] D [] [35606] [] [] [((0,0),(1,0))]
DISCARD 35605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35606 [(0,0)] HALF_D_PLUS_2 [35604] [] [] [] []
IDLE 35607 [(0,0)] 135 [] [] [] [] []
INJECT_T 35608 [(0,1)] D [] [] [] [] []
MERGE 35609 [(0,1),(0,0)] D [] [35611] [] [] [((0,0),(0,1))]
DISCARD 35610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35611 [(0,0)] HALF_D_PLUS_2 [35609] [] [] [] []
IDLE 35612 [(0,0)] 154 [] [] [] [] []
INJECT_T 35613 [(1,0)] D [] [] [] [] []
MERGE 35614 [(1,0),(0,0)] D [] [35616] [] [] [((0,0),(1,0))]
DISCARD 35615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35616 [(0,0)] HALF_D_PLUS_2 [35614] [] [] [] []
IDLE 35617 [(0,0)] 85 [] [] [] [] []
INJECT_T 35618 [(0,1)] D [] [] [] [] []
MERGE 35619 [(0,1),(0,0)] D [] [35621] [] [] [((0,0),(0,1))]
DISCARD 35620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35621 [(0,0)] HALF_D_PLUS_2 [35619] [] [] [] []
IDLE 35622 [(0,0)] 74 [] [] [] [] []
INJECT_T 35623 [(1,0)] D [] [] [] [] []
MERGE 35624 [(1,0),(0,0)] D [] [35626] [] [] [((0,0),(1,0))]
DISCARD 35625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35626 [(0,0)] HALF_D_PLUS_2 [35624] [] [] [] []
IDLE 35627 [(0,0)] 168 [] [] [] [] []
INJECT_T 35628 [(0,1)] D [] [] [] [] []
MERGE 35629 [(0,1),(0,0)] D [] [35631] [] [] [((0,0),(0,1))]
DISCARD 35630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35631 [(0,0)] HALF_D_PLUS_2 [35629] [] [] [] []
IDLE 35632 [(0,0)] 110 [] [] [] [] []
INJECT_T 35633 [(1,0)] D [] [] [] [] []
MERGE 35634 [(1,0),(0,0)] D [] [35636] [] [] [((0,0),(1,0))]
DISCARD 35635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35636 [(0,0)] HALF_D_PLUS_2 [35634] [] [] [] []
IDLE 35637 [(0,0)] 44 [] [] [] [] []
INJECT_T 35638 [(0,1)] D [] [] [] [] []
MERGE 35639 [(0,1),(0,0)] D [] [35641] [] [] [((0,0),(0,1))]
DISCARD 35640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35641 [(0,0)] HALF_D_PLUS_2 [35639] [] [] [] []
IDLE 35642 [(0,0)] 138 [] [] [] [] []
INJECT_T 35643 [(1,0)] D [] [] [] [] []
MERGE 35644 [(1,0),(0,0)] D [] [35646] [] [] [((0,0),(1,0))]
DISCARD 35645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35646 [(0,0)] HALF_D_PLUS_2 [35644] [] [] [] []
IDLE 35647 [(0,0)] 52 [] [] [] [] []
INJECT_T 35648 [(0,1)] D [] [] [] [] []
MERGE 35649 [(0,1),(0,0)] D [] [35651] [] [] [((0,0),(0,1))]
DISCARD 35650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35651 [(0,0)] HALF_D_PLUS_2 [35649] [] [] [] []
IDLE 35652 [(0,0)] 17 [] [] [] [] []
INJECT_T 35653 [(1,0)] D [] [] [] [] []
MERGE 35654 [(1,0),(0,0)] D [] [35656] [] [] [((0,0),(1,0))]
DISCARD 35655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35656 [(0,0)] HALF_D_PLUS_2 [35654] [] [] [] []
IDLE 35657 [(0,0)] 173 [] [] [] [] []
INJECT_T 35658 [(0,1)] D [] [] [] [] []
MERGE 35659 [(0,1),(0,0)] D [] [35661] [] [] [((0,0),(0,1))]
DISCARD 35660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35661 [(0,0)] HALF_D_PLUS_2 [35659] [] [] [] []
IDLE 35662 [(0,0)] 187 [] [] [] [] []
INJECT_T 35663 [(1,0)] D [] [] [] [] []
MERGE 35664 [(1,0),(0,0)] D [] [35666] [] [] [((0,0),(1,0))]
DISCARD 35665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35666 [(0,0)] HALF_D_PLUS_2 [35664] [] [] [] []
IDLE 35667 [(0,0)] 71 [] [] [] [] []
INJECT_T 35668 [(0,1)] D [] [] [] [] []
MERGE 35669 [(0,1),(0,0)] D [] [35671] [] [] [((0,0),(0,1))]
DISCARD 35670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35671 [(0,0)] HALF_D_PLUS_2 [35669] [] [] [] []
IDLE 35672 [(0,0)] 88 [] [] [] [] []
INJECT_T 35673 [(1,0)] D [] [] [] [] []
MERGE 35674 [(1,0),(0,0)] D [] [35676] [] [] [((0,0),(1,0))]
DISCARD 35675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35676 [(0,0)] HALF_D_PLUS_2 [35674] [] [] [] []
IDLE 35677 [(0,0)] 195 [] [] [] [] []
INJECT_T 35678 [(0,1)] D [] [] [] [] []
MERGE 35679 [(0,1),(0,0)] D [] [35681] [] [] [((0,0),(0,1))]
DISCARD 35680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35681 [(0,0)] HALF_D_PLUS_2 [35679] [] [] [] []
IDLE 35682 [(0,0)] 12 [] [] [] [] []
INJECT_T 35683 [(1,0)] D [] [] [] [] []
MERGE 35684 [(1,0),(0,0)] D [] [35686] [] [] [((0,0),(1,0))]
DISCARD 35685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35686 [(0,0)] HALF_D_PLUS_2 [35684] [] [] [] []
IDLE 35687 [(0,0)] 26 [] [] [] [] []
INJECT_T 35688 [(0,1)] D [] [] [] [] []
MERGE 35689 [(0,1),(0,0)] D [] [35691] [] [] [((0,0),(0,1))]
DISCARD 35690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35691 [(0,0)] HALF_D_PLUS_2 [35689] [] [] [] []
IDLE 35692 [(0,0)] 140 [] [] [] [] []
INJECT_T 35693 [(1,0)] D [] [] [] [] []
MERGE 35694 [(1,0),(0,0)] D [] [35696] [] [] [((0,0),(1,0))]
DISCARD 35695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35696 [(0,0)] HALF_D_PLUS_2 [35694] [] [] [] []
IDLE 35697 [(0,0)] 172 [] [] [] [] []
INJECT_T 35698 [(0,1)] D [] [] [] [] []
MERGE 35699 [(0,1),(0,0)] D [] [35701] [] [] [((0,0),(0,1))]
DISCARD 35700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35701 [(0,0)] HALF_D_PLUS_2 [35699] [] [] [] []
IDLE 35702 [(0,0)] 85 [] [] [] [] []
INJECT_T 35703 [(1,0)] D [] [] [] [] []
MERGE 35704 [(1,0),(0,0)] D [] [35706] [] [] [((0,0),(1,0))]
DISCARD 35705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35706 [(0,0)] HALF_D_PLUS_2 [35704] [] [] [] []
IDLE 35707 [(0,0)] 111 [] [] [] [] []
INJECT_T 35708 [(0,1)] D [] [] [] [] []
MERGE 35709 [(0,1),(0,0)] D [] [35711] [] [] [((0,0),(0,1))]
DISCARD 35710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35711 [(0,0)] HALF_D_PLUS_2 [35709] [] [] [] []
IDLE 35712 [(0,0)] 185 [] [] [] [] []
INJECT_T 35713 [(1,0)] D [] [] [] [] []
MERGE 35714 [(1,0),(0,0)] D [] [35716] [] [] [((0,0),(1,0))]
DISCARD 35715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35716 [(0,0)] HALF_D_PLUS_2 [35714] [] [] [] []
IDLE 35717 [(0,0)] 107 [] [] [] [] []
INJECT_T 35718 [(0,1)] D [] [] [] [] []
MERGE 35719 [(0,1),(0,0)] D [] [35721] [] [] [((0,0),(0,1))]
DISCARD 35720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35721 [(0,0)] HALF_D_PLUS_2 [35719] [] [] [] []
IDLE 35722 [(0,0)] 35 [] [] [] [] []
INJECT_T 35723 [(1,0)] D [] [] [] [] []
MERGE 35724 [(1,0),(0,0)] D [] [35726] [] [] [((0,0),(1,0))]
DISCARD 35725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35726 [(0,0)] HALF_D_PLUS_2 [35724] [] [] [] []
IDLE 35727 [(0,0)] 107 [] [] [] [] []
INJECT_T 35728 [(0,1)] D [] [] [] [] []
MERGE 35729 [(0,1),(0,0)] D [] [35731] [] [] [((0,0),(0,1))]
DISCARD 35730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35731 [(0,0)] HALF_D_PLUS_2 [35729] [] [] [] []
IDLE 35732 [(0,0)] 72 [] [] [] [] []
INJECT_T 35733 [(1,0)] D [] [] [] [] []
MERGE 35734 [(1,0),(0,0)] D [] [35736] [] [] [((0,0),(1,0))]
DISCARD 35735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35736 [(0,0)] HALF_D_PLUS_2 [35734] [] [] [] []
IDLE 35737 [(0,0)] 36 [] [] [] [] []
INJECT_T 35738 [(0,1)] D [] [] [] [] []
MERGE 35739 [(0,1),(0,0)] D [] [35741] [] [] [((0,0),(0,1))]
DISCARD 35740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35741 [(0,0)] HALF_D_PLUS_2 [35739] [] [] [] []
IDLE 35742 [(0,0)] 168 [] [] [] [] []
INJECT_T 35743 [(1,0)] D [] [] [] [] []
MERGE 35744 [(1,0),(0,0)] D [] [35746] [] [] [((0,0),(1,0))]
DISCARD 35745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35746 [(0,0)] HALF_D_PLUS_2 [35744] [] [] [] []
IDLE 35747 [(0,0)] 155 [] [] [] [] []
INJECT_T 35748 [(0,1)] D [] [] [] [] []
MERGE 35749 [(0,1),(0,0)] D [] [35751] [] [] [((0,0),(0,1))]
DISCARD 35750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35751 [(0,0)] HALF_D_PLUS_2 [35749] [] [] [] []
IDLE 35752 [(0,0)] 9 [] [] [] [] []
INJECT_T 35753 [(1,0)] D [] [] [] [] []
MERGE 35754 [(1,0),(0,0)] D [] [35756] [] [] [((0,0),(1,0))]
DISCARD 35755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35756 [(0,0)] HALF_D_PLUS_2 [35754] [] [] [] []
IDLE 35757 [(0,0)] 81 [] [] [] [] []
INJECT_T 35758 [(0,1)] D [] [] [] [] []
MERGE 35759 [(0,1),(0,0)] D [] [35761] [] [] [((0,0),(0,1))]
DISCARD 35760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35761 [(0,0)] HALF_D_PLUS_2 [35759] [] [] [] []
IDLE 35762 [(0,0)] 92 [] [] [] [] []
INJECT_T 35763 [(1,0)] D [] [] [] [] []
MERGE 35764 [(1,0),(0,0)] D [] [35766] [] [] [((0,0),(1,0))]
DISCARD 35765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35766 [(0,0)] HALF_D_PLUS_2 [35764] [] [] [] []
IDLE 35767 [(0,0)] 125 [] [] [] [] []
INJECT_T 35768 [(0,1)] D [] [] [] [] []
MERGE 35769 [(0,1),(0,0)] D [] [35771] [] [] [((0,0),(0,1))]
DISCARD 35770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35771 [(0,0)] HALF_D_PLUS_2 [35769] [] [] [] []
IDLE 35772 [(0,0)] 89 [] [] [] [] []
INJECT_T 35773 [(1,0)] D [] [] [] [] []
MERGE 35774 [(1,0),(0,0)] D [] [35776] [] [] [((0,0),(1,0))]
DISCARD 35775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35776 [(0,0)] HALF_D_PLUS_2 [35774] [] [] [] []
IDLE 35777 [(0,0)] 128 [] [] [] [] []
INJECT_T 35778 [(0,1)] D [] [] [] [] []
MERGE 35779 [(0,1),(0,0)] D [] [35781] [] [] [((0,0),(0,1))]
DISCARD 35780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35781 [(0,0)] HALF_D_PLUS_2 [35779] [] [] [] []
IDLE 35782 [(0,0)] 106 [] [] [] [] []
INJECT_T 35783 [(1,0)] D [] [] [] [] []
MERGE 35784 [(1,0),(0,0)] D [] [35786] [] [] [((0,0),(1,0))]
DISCARD 35785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35786 [(0,0)] HALF_D_PLUS_2 [35784] [] [] [] []
IDLE 35787 [(0,0)] 174 [] [] [] [] []
INJECT_T 35788 [(0,1)] D [] [] [] [] []
MERGE 35789 [(0,1),(0,0)] D [] [35791] [] [] [((0,0),(0,1))]
DISCARD 35790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35791 [(0,0)] HALF_D_PLUS_2 [35789] [] [] [] []
IDLE 35792 [(0,0)] 1 [] [] [] [] []
INJECT_T 35793 [(1,0)] D [] [] [] [] []
MERGE 35794 [(1,0),(0,0)] D [] [35796] [] [] [((0,0),(1,0))]
DISCARD 35795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35796 [(0,0)] HALF_D_PLUS_2 [35794] [] [] [] []
IDLE 35797 [(0,0)] 186 [] [] [] [] []
INJECT_T 35798 [(0,1)] D [] [] [] [] []
MERGE 35799 [(0,1),(0,0)] D [] [35801] [] [] [((0,0),(0,1))]
DISCARD 35800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35801 [(0,0)] HALF_D_PLUS_2 [35799] [] [] [] []
IDLE 35802 [(0,0)] 43 [] [] [] [] []
INJECT_T 35803 [(1,0)] D [] [] [] [] []
MERGE 35804 [(1,0),(0,0)] D [] [35806] [] [] [((0,0),(1,0))]
DISCARD 35805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35806 [(0,0)] HALF_D_PLUS_2 [35804] [] [] [] []
IDLE 35807 [(0,0)] 107 [] [] [] [] []
INJECT_T 35808 [(0,1)] D [] [] [] [] []
MERGE 35809 [(0,1),(0,0)] D [] [35811] [] [] [((0,0),(0,1))]
DISCARD 35810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35811 [(0,0)] HALF_D_PLUS_2 [35809] [] [] [] []
IDLE 35812 [(0,0)] 134 [] [] [] [] []
INJECT_T 35813 [(1,0)] D [] [] [] [] []
MERGE 35814 [(1,0),(0,0)] D [] [35816] [] [] [((0,0),(1,0))]
DISCARD 35815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35816 [(0,0)] HALF_D_PLUS_2 [35814] [] [] [] []
IDLE 35817 [(0,0)] 41 [] [] [] [] []
INJECT_T 35818 [(0,1)] D [] [] [] [] []
MERGE 35819 [(0,1),(0,0)] D [] [35821] [] [] [((0,0),(0,1))]
DISCARD 35820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35821 [(0,0)] HALF_D_PLUS_2 [35819] [] [] [] []
IDLE 35822 [(0,0)] 148 [] [] [] [] []
INJECT_T 35823 [(1,0)] D [] [] [] [] []
MERGE 35824 [(1,0),(0,0)] D [] [35826] [] [] [((0,0),(1,0))]
DISCARD 35825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35826 [(0,0)] HALF_D_PLUS_2 [35824] [] [] [] []
IDLE 35827 [(0,0)] 105 [] [] [] [] []
INJECT_T 35828 [(0,1)] D [] [] [] [] []
MERGE 35829 [(0,1),(0,0)] D [] [35831] [] [] [((0,0),(0,1))]
DISCARD 35830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35831 [(0,0)] HALF_D_PLUS_2 [35829] [] [] [] []
IDLE 35832 [(0,0)] 135 [] [] [] [] []
INJECT_T 35833 [(1,0)] D [] [] [] [] []
MERGE 35834 [(1,0),(0,0)] D [] [35836] [] [] [((0,0),(1,0))]
DISCARD 35835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35836 [(0,0)] HALF_D_PLUS_2 [35834] [] [] [] []
IDLE 35837 [(0,0)] 200 [] [] [] [] []
INJECT_T 35838 [(0,1)] D [] [] [] [] []
MERGE 35839 [(0,1),(0,0)] D [] [35841] [] [] [((0,0),(0,1))]
DISCARD 35840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35841 [(0,0)] HALF_D_PLUS_2 [35839] [] [] [] []
IDLE 35842 [(0,0)] 188 [] [] [] [] []
INJECT_T 35843 [(1,0)] D [] [] [] [] []
MERGE 35844 [(1,0),(0,0)] D [] [35846] [] [] [((0,0),(1,0))]
DISCARD 35845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35846 [(0,0)] HALF_D_PLUS_2 [35844] [] [] [] []
IDLE 35847 [(0,0)] 58 [] [] [] [] []
INJECT_T 35848 [(0,1)] D [] [] [] [] []
MERGE 35849 [(0,1),(0,0)] D [] [35851] [] [] [((0,0),(0,1))]
DISCARD 35850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35851 [(0,0)] HALF_D_PLUS_2 [35849] [] [] [] []
IDLE 35852 [(0,0)] 110 [] [] [] [] []
INJECT_T 35853 [(1,0)] D [] [] [] [] []
MERGE 35854 [(1,0),(0,0)] D [] [35856] [] [] [((0,0),(1,0))]
DISCARD 35855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35856 [(0,0)] HALF_D_PLUS_2 [35854] [] [] [] []
IDLE 35857 [(0,0)] 47 [] [] [] [] []
INJECT_T 35858 [(0,1)] D [] [] [] [] []
MERGE 35859 [(0,1),(0,0)] D [] [35861] [] [] [((0,0),(0,1))]
DISCARD 35860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35861 [(0,0)] HALF_D_PLUS_2 [35859] [] [] [] []
IDLE 35862 [(0,0)] 91 [] [] [] [] []
INJECT_T 35863 [(1,0)] D [] [] [] [] []
MERGE 35864 [(1,0),(0,0)] D [] [35866] [] [] [((0,0),(1,0))]
DISCARD 35865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35866 [(0,0)] HALF_D_PLUS_2 [35864] [] [] [] []
IDLE 35867 [(0,0)] 148 [] [] [] [] []
INJECT_T 35868 [(0,1)] D [] [] [] [] []
MERGE 35869 [(0,1),(0,0)] D [] [35871] [] [] [((0,0),(0,1))]
DISCARD 35870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35871 [(0,0)] HALF_D_PLUS_2 [35869] [] [] [] []
IDLE 35872 [(0,0)] 134 [] [] [] [] []
INJECT_T 35873 [(1,0)] D [] [] [] [] []
MERGE 35874 [(1,0),(0,0)] D [] [35876] [] [] [((0,0),(1,0))]
DISCARD 35875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35876 [(0,0)] HALF_D_PLUS_2 [35874] [] [] [] []
IDLE 35877 [(0,0)] 178 [] [] [] [] []
INJECT_T 35878 [(0,1)] D [] [] [] [] []
MERGE 35879 [(0,1),(0,0)] D [] [35881] [] [] [((0,0),(0,1))]
DISCARD 35880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35881 [(0,0)] HALF_D_PLUS_2 [35879] [] [] [] []
IDLE 35882 [(0,0)] 115 [] [] [] [] []
INJECT_T 35883 [(1,0)] D [] [] [] [] []
MERGE 35884 [(1,0),(0,0)] D [] [35886] [] [] [((0,0),(1,0))]
DISCARD 35885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35886 [(0,0)] HALF_D_PLUS_2 [35884] [] [] [] []
IDLE 35887 [(0,0)] 39 [] [] [] [] []
INJECT_T 35888 [(0,1)] D [] [] [] [] []
MERGE 35889 [(0,1),(0,0)] D [] [35891] [] [] [((0,0),(0,1))]
DISCARD 35890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35891 [(0,0)] HALF_D_PLUS_2 [35889] [] [] [] []
IDLE 35892 [(0,0)] 189 [] [] [] [] []
INJECT_T 35893 [(1,0)] D [] [] [] [] []
MERGE 35894 [(1,0),(0,0)] D [] [35896] [] [] [((0,0),(1,0))]
DISCARD 35895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35896 [(0,0)] HALF_D_PLUS_2 [35894] [] [] [] []
IDLE 35897 [(0,0)] 143 [] [] [] [] []
INJECT_T 35898 [(0,1)] D [] [] [] [] []
MERGE 35899 [(0,1),(0,0)] D [] [35901] [] [] [((0,0),(0,1))]
DISCARD 35900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35901 [(0,0)] HALF_D_PLUS_2 [35899] [] [] [] []
IDLE 35902 [(0,0)] 168 [] [] [] [] []
INJECT_T 35903 [(1,0)] D [] [] [] [] []
MERGE 35904 [(1,0),(0,0)] D [] [35906] [] [] [((0,0),(1,0))]
DISCARD 35905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35906 [(0,0)] HALF_D_PLUS_2 [35904] [] [] [] []
IDLE 35907 [(0,0)] 191 [] [] [] [] []
INJECT_T 35908 [(0,1)] D [] [] [] [] []
MERGE 35909 [(0,1),(0,0)] D [] [35911] [] [] [((0,0),(0,1))]
DISCARD 35910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35911 [(0,0)] HALF_D_PLUS_2 [35909] [] [] [] []
IDLE 35912 [(0,0)] 139 [] [] [] [] []
INJECT_T 35913 [(1,0)] D [] [] [] [] []
MERGE 35914 [(1,0),(0,0)] D [] [35916] [] [] [((0,0),(1,0))]
DISCARD 35915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35916 [(0,0)] HALF_D_PLUS_2 [35914] [] [] [] []
IDLE 35917 [(0,0)] 113 [] [] [] [] []
INJECT_T 35918 [(0,1)] D [] [] [] [] []
MERGE 35919 [(0,1),(0,0)] D [] [35921] [] [] [((0,0),(0,1))]
DISCARD 35920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35921 [(0,0)] HALF_D_PLUS_2 [35919] [] [] [] []
IDLE 35922 [(0,0)] 71 [] [] [] [] []
INJECT_T 35923 [(1,0)] D [] [] [] [] []
MERGE 35924 [(1,0),(0,0)] D [] [35926] [] [] [((0,0),(1,0))]
DISCARD 35925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35926 [(0,0)] HALF_D_PLUS_2 [35924] [] [] [] []
IDLE 35927 [(0,0)] 177 [] [] [] [] []
INJECT_T 35928 [(0,1)] D [] [] [] [] []
MERGE 35929 [(0,1),(0,0)] D [] [35931] [] [] [((0,0),(0,1))]
DISCARD 35930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35931 [(0,0)] HALF_D_PLUS_2 [35929] [] [] [] []
IDLE 35932 [(0,0)] 84 [] [] [] [] []
INJECT_T 35933 [(1,0)] D [] [] [] [] []
MERGE 35934 [(1,0),(0,0)] D [] [35936] [] [] [((0,0),(1,0))]
DISCARD 35935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35936 [(0,0)] HALF_D_PLUS_2 [35934] [] [] [] []
IDLE 35937 [(0,0)] 137 [] [] [] [] []
INJECT_T 35938 [(0,1)] D [] [] [] [] []
MERGE 35939 [(0,1),(0,0)] D [] [35941] [] [] [((0,0),(0,1))]
DISCARD 35940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35941 [(0,0)] HALF_D_PLUS_2 [35939] [] [] [] []
IDLE 35942 [(0,0)] 191 [] [] [] [] []
INJECT_T 35943 [(1,0)] D [] [] [] [] []
MERGE 35944 [(1,0),(0,0)] D [] [35946] [] [] [((0,0),(1,0))]
DISCARD 35945 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35946 [(0,0)] HALF_D_PLUS_2 [35944] [] [] [] []
IDLE 35947 [(0,0)] 134 [] [] [] [] []
INJECT_T 35948 [(0,1)] D [] [] [] [] []
MERGE 35949 [(0,1),(0,0)] D [] [35951] [] [] [((0,0),(0,1))]
DISCARD 35950 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35951 [(0,0)] HALF_D_PLUS_2 [35949] [] [] [] []
IDLE 35952 [(0,0)] 136 [] [] [] [] []
INJECT_T 35953 [(1,0)] D [] [] [] [] []
MERGE 35954 [(1,0),(0,0)] D [] [35956] [] [] [((0,0),(1,0))]
DISCARD 35955 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35956 [(0,0)] HALF_D_PLUS_2 [35954] [] [] [] []
IDLE 35957 [(0,0)] 27 [] [] [] [] []
INJECT_T 35958 [(0,1)] D [] [] [] [] []
MERGE 35959 [(0,1),(0,0)] D [] [35961] [] [] [((0,0),(0,1))]
DISCARD 35960 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35961 [(0,0)] HALF_D_PLUS_2 [35959] [] [] [] []
IDLE 35962 [(0,0)] 188 [] [] [] [] []
INJECT_T 35963 [(1,0)] D [] [] [] [] []
MERGE 35964 [(1,0),(0,0)] D [] [35966] [] [] [((0,0),(1,0))]
DISCARD 35965 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35966 [(0,0)] HALF_D_PLUS_2 [35964] [] [] [] []
IDLE 35967 [(0,0)] 45 [] [] [] [] []
INJECT_T 35968 [(0,1)] D [] [] [] [] []
MERGE 35969 [(0,1),(0,0)] D [] [35971] [] [] [((0,0),(0,1))]
DISCARD 35970 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35971 [(0,0)] HALF_D_PLUS_2 [35969] [] [] [] []
INJECT_T 35972 [(1,0)] D [] [] [] [] []
MERGE 35973 [(1,0),(0,0)] D [] [35975] [] [] [((0,0),(1,0))]
DISCARD 35974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35975 [(0,0)] HALF_D_PLUS_2 [35973] [] [] [] []
IDLE 35976 [(0,0)] 48 [] [] [] [] []
INJECT_T 35977 [(0,1)] D [] [] [] [] []
MERGE 35978 [(0,1),(0,0)] D [] [35980] [] [] [((0,0),(0,1))]
DISCARD 35979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35980 [(0,0)] HALF_D_PLUS_2 [35978] [] [] [] []
IDLE 35981 [(0,0)] 81 [] [] [] [] []
INJECT_T 35982 [(1,0)] D [] [] [] [] []
MERGE 35983 [(1,0),(0,0)] D [] [35985] [] [] [((0,0),(1,0))]
DISCARD 35984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35985 [(0,0)] HALF_D_PLUS_2 [35983] [] [] [] []
IDLE 35986 [(0,0)] 74 [] [] [] [] []
INJECT_T 35987 [(0,1)] D [] [] [] [] []
MERGE 35988 [(0,1),(0,0)] D [] [35990] [] [] [((0,0),(0,1))]
DISCARD 35989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 35990 [(0,0)] HALF_D_PLUS_2 [35988] [] [] [] []
IDLE 35991 [(0,0)] 157 [] [] [] [] []
INJECT_T 35992 [(1,0)] D [] [] [] [] []
MERGE 35993 [(1,0),(0,0)] D [] [35995] [] [] [((0,0),(1,0))]
DISCARD 35994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 35995 [(0,0)] HALF_D_PLUS_2 [35993] [] [] [] []
IDLE 35996 [(0,0)] 25 [] [] [] [] []
INJECT_T 35997 [(0,1)] D [] [] [] [] []
MERGE 35998 [(0,1),(0,0)] D [] [36000] [] [] [((0,0),(0,1))]
DISCARD 35999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36000 [(0,0)] HALF_D_PLUS_2 [35998] [] [] [] []
IDLE 36001 [(0,0)] 128 [] [] [] [] []
INJECT_T 36002 [(1,0)] D [] [] [] [] []
MERGE 36003 [(1,0),(0,0)] D [] [36005] [] [] [((0,0),(1,0))]
DISCARD 36004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36005 [(0,0)] HALF_D_PLUS_2 [36003] [] [] [] []
IDLE 36006 [(0,0)] 39 [] [] [] [] []
INJECT_T 36007 [(0,1)] D [] [] [] [] []
MERGE 36008 [(0,1),(0,0)] D [] [36010] [] [] [((0,0),(0,1))]
DISCARD 36009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36010 [(0,0)] HALF_D_PLUS_2 [36008] [] [] [] []
IDLE 36011 [(0,0)] 3 [] [] [] [] []
INJECT_T 36012 [(1,0)] D [] [] [] [] []
MERGE 36013 [(1,0),(0,0)] D [] [36015] [] [] [((0,0),(1,0))]
DISCARD 36014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36015 [(0,0)] HALF_D_PLUS_2 [36013] [] [] [] []
IDLE 36016 [(0,0)] 164 [] [] [] [] []
INJECT_T 36017 [(0,1)] D [] [] [] [] []
MERGE 36018 [(0,1),(0,0)] D [] [36020] [] [] [((0,0),(0,1))]
DISCARD 36019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36020 [(0,0)] HALF_D_PLUS_2 [36018] [] [] [] []
IDLE 36021 [(0,0)] 191 [] [] [] [] []
INJECT_T 36022 [(1,0)] D [] [] [] [] []
MERGE 36023 [(1,0),(0,0)] D [] [36025] [] [] [((0,0),(1,0))]
DISCARD 36024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36025 [(0,0)] HALF_D_PLUS_2 [36023] [] [] [] []
IDLE 36026 [(0,0)] 52 [] [] [] [] []
INJECT_T 36027 [(0,1)] D [] [] [] [] []
MERGE 36028 [(0,1),(0,0)] D [] [36030] [] [] [((0,0),(0,1))]
DISCARD 36029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36030 [(0,0)] HALF_D_PLUS_2 [36028] [] [] [] []
IDLE 36031 [(0,0)] 185 [] [] [] [] []
INJECT_T 36032 [(1,0)] D [] [] [] [] []
MERGE 36033 [(1,0),(0,0)] D [] [36035] [] [] [((0,0),(1,0))]
DISCARD 36034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36035 [(0,0)] HALF_D_PLUS_2 [36033] [] [] [] []
IDLE 36036 [(0,0)] 11 [] [] [] [] []
INJECT_T 36037 [(0,1)] D [] [] [] [] []
MERGE 36038 [(0,1),(0,0)] D [] [36040] [] [] [((0,0),(0,1))]
DISCARD 36039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36040 [(0,0)] HALF_D_PLUS_2 [36038] [] [] [] []
IDLE 36041 [(0,0)] 151 [] [] [] [] []
INJECT_T 36042 [(1,0)] D [] [] [] [] []
MERGE 36043 [(1,0),(0,0)] D [] [36045] [] [] [((0,0),(1,0))]
DISCARD 36044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36045 [(0,0)] HALF_D_PLUS_2 [36043] [] [] [] []
IDLE 36046 [(0,0)] 34 [] [] [] [] []
INJECT_T 36047 [(0,1)] D [] [] [] [] []
MERGE 36048 [(0,1),(0,0)] D [] [36050] [] [] [((0,0),(0,1))]
DISCARD 36049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36050 [(0,0)] HALF_D_PLUS_2 [36048] [] [] [] []
IDLE 36051 [(0,0)] 72 [] [] [] [] []
INJECT_T 36052 [(1,0)] D [] [] [] [] []
MERGE 36053 [(1,0),(0,0)] D [] [36055] [] [] [((0,0),(1,0))]
DISCARD 36054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36055 [(0,0)] HALF_D_PLUS_2 [36053] [] [] [] []
IDLE 36056 [(0,0)] 49 [] [] [] [] []
INJECT_T 36057 [(0,1)] D [] [] [] [] []
MERGE 36058 [(0,1),(0,0)] D [] [36060] [] [] [((0,0),(0,1))]
DISCARD 36059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36060 [(0,0)] HALF_D_PLUS_2 [36058] [] [] [] []
INJECT_T 36061 [(1,0)] D [] [] [] [] []
MERGE 36062 [(1,0),(0,0)] D [] [36064] [] [] [((0,0),(1,0))]
DISCARD 36063 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36064 [(0,0)] HALF_D_PLUS_2 [36062] [] [] [] []
IDLE 36065 [(0,0)] 30 [] [] [] [] []
INJECT_T 36066 [(0,1)] D [] [] [] [] []
MERGE 36067 [(0,1),(0,0)] D [] [36069] [] [] [((0,0),(0,1))]
DISCARD 36068 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36069 [(0,0)] HALF_D_PLUS_2 [36067] [] [] [] []
IDLE 36070 [(0,0)] 27 [] [] [] [] []
INJECT_T 36071 [(1,0)] D [] [] [] [] []
MERGE 36072 [(1,0),(0,0)] D [] [36074] [] [] [((0,0),(1,0))]
DISCARD 36073 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36074 [(0,0)] HALF_D_PLUS_2 [36072] [] [] [] []
IDLE 36075 [(0,0)] 66 [] [] [] [] []
INJECT_T 36076 [(0,1)] D [] [] [] [] []
MERGE 36077 [(0,1),(0,0)] D [] [36079] [] [] [((0,0),(0,1))]
DISCARD 36078 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36079 [(0,0)] HALF_D_PLUS_2 [36077] [] [] [] []
IDLE 36080 [(0,0)] 3 [] [] [] [] []
INJECT_T 36081 [(1,0)] D [] [] [] [] []
MERGE 36082 [(1,0),(0,0)] D [] [36084] [] [] [((0,0),(1,0))]
DISCARD 36083 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36084 [(0,0)] HALF_D_PLUS_2 [36082] [] [] [] []
IDLE 36085 [(0,0)] 59 [] [] [] [] []
INJECT_T 36086 [(0,1)] D [] [] [] [] []
MERGE 36087 [(0,1),(0,0)] D [] [36089] [] [] [((0,0),(0,1))]
DISCARD 36088 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36089 [(0,0)] HALF_D_PLUS_2 [36087] [] [] [] []
IDLE 36090 [(0,0)] 15 [] [] [] [] []
INJECT_T 36091 [(1,0)] D [] [] [] [] []
MERGE 36092 [(1,0),(0,0)] D [] [36094] [] [] [((0,0),(1,0))]
DISCARD 36093 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36094 [(0,0)] HALF_D_PLUS_2 [36092] [] [] [] []
IDLE 36095 [(0,0)] 157 [] [] [] [] []
INJECT_T 36096 [(0,1)] D [] [] [] [] []
MERGE 36097 [(0,1),(0,0)] D [] [36099] [] [] [((0,0),(0,1))]
DISCARD 36098 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36099 [(0,0)] HALF_D_PLUS_2 [36097] [] [] [] []
IDLE 36100 [(0,0)] 183 [] [] [] [] []
INJECT_T 36101 [(1,0)] D [] [] [] [] []
MERGE 36102 [(1,0),(0,0)] D [] [36104] [] [] [((0,0),(1,0))]
DISCARD 36103 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36104 [(0,0)] HALF_D_PLUS_2 [36102] [] [] [] []
IDLE 36105 [(0,0)] 82 [] [] [] [] []
INJECT_T 36106 [(0,1)] D [] [] [] [] []
MERGE 36107 [(0,1),(0,0)] D [] [36109] [] [] [((0,0),(0,1))]
DISCARD 36108 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36109 [(0,0)] HALF_D_PLUS_2 [36107] [] [] [] []
IDLE 36110 [(0,0)] 94 [] [] [] [] []
INJECT_T 36111 [(1,0)] D [] [] [] [] []
MERGE 36112 [(1,0),(0,0)] D [] [36114] [] [] [((0,0),(1,0))]
DISCARD 36113 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36114 [(0,0)] HALF_D_PLUS_2 [36112] [] [] [] []
IDLE 36115 [(0,0)] 152 [] [] [] [] []
INJECT_T 36116 [(0,1)] D [] [] [] [] []
MERGE 36117 [(0,1),(0,0)] D [] [36119] [] [] [((0,0),(0,1))]
DISCARD 36118 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36119 [(0,0)] HALF_D_PLUS_2 [36117] [] [] [] []
IDLE 36120 [(0,0)] 98 [] [] [] [] []
INJECT_T 36121 [(1,0)] D [] [] [] [] []
MERGE 36122 [(1,0),(0,0)] D [] [36124] [] [] [((0,0),(1,0))]
DISCARD 36123 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36124 [(0,0)] HALF_D_PLUS_2 [36122] [] [] [] []
IDLE 36125 [(0,0)] 143 [] [] [] [] []
INJECT_T 36126 [(0,1)] D [] [] [] [] []
MERGE 36127 [(0,1),(0,0)] D [] [36129] [] [] [((0,0),(0,1))]
DISCARD 36128 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36129 [(0,0)] HALF_D_PLUS_2 [36127] [] [] [] []
IDLE 36130 [(0,0)] 173 [] [] [] [] []
INJECT_T 36131 [(1,0)] D [] [] [] [] []
MERGE 36132 [(1,0),(0,0)] D [] [36134] [] [] [((0,0),(1,0))]
DISCARD 36133 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36134 [(0,0)] HALF_D_PLUS_2 [36132] [] [] [] []
IDLE 36135 [(0,0)] 67 [] [] [] [] []
INJECT_T 36136 [(0,1)] D [] [] [] [] []
MERGE 36137 [(0,1),(0,0)] D [] [36139] [] [] [((0,0),(0,1))]
DISCARD 36138 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36139 [(0,0)] HALF_D_PLUS_2 [36137] [] [] [] []
IDLE 36140 [(0,0)] 88 [] [] [] [] []
INJECT_T 36141 [(1,0)] D [] [] [] [] []
MERGE 36142 [(1,0),(0,0)] D [] [36144] [] [] [((0,0),(1,0))]
DISCARD 36143 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36144 [(0,0)] HALF_D_PLUS_2 [36142] [] [] [] []
IDLE 36145 [(0,0)] 50 [] [] [] [] []
INJECT_T 36146 [(0,1)] D [] [] [] [] []
MERGE 36147 [(0,1),(0,0)] D [] [36149] [] [] [((0,0),(0,1))]
DISCARD 36148 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36149 [(0,0)] HALF_D_PLUS_2 [36147] [] [] [] []
IDLE 36150 [(0,0)] 67 [] [] [] [] []
INJECT_T 36151 [(1,0)] D [] [] [] [] []
MERGE 36152 [(1,0),(0,0)] D [] [36154] [] [] [((0,0),(1,0))]
DISCARD 36153 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36154 [(0,0)] HALF_D_PLUS_2 [36152] [] [] [] []
IDLE 36155 [(0,0)] 194 [] [] [] [] []
INJECT_T 36156 [(0,1)] D [] [] [] [] []
MERGE 36157 [(0,1),(0,0)] D [] [36159] [] [] [((0,0),(0,1))]
DISCARD 36158 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36159 [(0,0)] HALF_D_PLUS_2 [36157] [] [] [] []
IDLE 36160 [(0,0)] 176 [] [] [] [] []
INJECT_T 36161 [(1,0)] D [] [] [] [] []
MERGE 36162 [(1,0),(0,0)] D [] [36164] [] [] [((0,0),(1,0))]
DISCARD 36163 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36164 [(0,0)] HALF_D_PLUS_2 [36162] [] [] [] []
IDLE 36165 [(0,0)] 132 [] [] [] [] []
INJECT_T 36166 [(0,1)] D [] [] [] [] []
MERGE 36167 [(0,1),(0,0)] D [] [36169] [] [] [((0,0),(0,1))]
DISCARD 36168 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36169 [(0,0)] HALF_D_PLUS_2 [36167] [] [] [] []
IDLE 36170 [(0,0)] 101 [] [] [] [] []
INJECT_T 36171 [(1,0)] D [] [] [] [] []
MERGE 36172 [(1,0),(0,0)] D [] [36174] [] [] [((0,0),(1,0))]
DISCARD 36173 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36174 [(0,0)] HALF_D_PLUS_2 [36172] [] [] [] []
IDLE 36175 [(0,0)] 20 [] [] [] [] []
INJECT_T 36176 [(0,1)] D [] [] [] [] []
MERGE 36177 [(0,1),(0,0)] D [] [36179] [] [] [((0,0),(0,1))]
DISCARD 36178 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36179 [(0,0)] HALF_D_PLUS_2 [36177] [] [] [] []
IDLE 36180 [(0,0)] 200 [] [] [] [] []
INJECT_T 36181 [(1,0)] D [] [] [] [] []
MERGE 36182 [(1,0),(0,0)] D [] [36184] [] [] [((0,0),(1,0))]
DISCARD 36183 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36184 [(0,0)] HALF_D_PLUS_2 [36182] [] [] [] []
IDLE 36185 [(0,0)] 154 [] [] [] [] []
INJECT_T 36186 [(0,1)] D [] [] [] [] []
MERGE 36187 [(0,1),(0,0)] D [] [36189] [] [] [((0,0),(0,1))]
DISCARD 36188 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36189 [(0,0)] HALF_D_PLUS_2 [36187] [] [] [] []
IDLE 36190 [(0,0)] 116 [] [] [] [] []
INJECT_T 36191 [(1,0)] D [] [] [] [] []
MERGE 36192 [(1,0),(0,0)] D [] [36194] [] [] [((0,0),(1,0))]
DISCARD 36193 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36194 [(0,0)] HALF_D_PLUS_2 [36192] [] [] [] []
IDLE 36195 [(0,0)] 5 [] [] [] [] []
INJECT_T 36196 [(0,1)] D [] [] [] [] []
MERGE 36197 [(0,1),(0,0)] D [] [36199] [] [] [((0,0),(0,1))]
DISCARD 36198 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36199 [(0,0)] HALF_D_PLUS_2 [36197] [] [] [] []
IDLE 36200 [(0,0)] 160 [] [] [] [] []
INJECT_T 36201 [(1,0)] D [] [] [] [] []
MERGE 36202 [(1,0),(0,0)] D [] [36204] [] [] [((0,0),(1,0))]
DISCARD 36203 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36204 [(0,0)] HALF_D_PLUS_2 [36202] [] [] [] []
IDLE 36205 [(0,0)] 124 [] [] [] [] []
INJECT_T 36206 [(0,1)] D [] [] [] [] []
MERGE 36207 [(0,1),(0,0)] D [] [36209] [] [] [((0,0),(0,1))]
DISCARD 36208 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36209 [(0,0)] HALF_D_PLUS_2 [36207] [] [] [] []
IDLE 36210 [(0,0)] 126 [] [] [] [] []
INJECT_T 36211 [(1,0)] D [] [] [] [] []
MERGE 36212 [(1,0),(0,0)] D [] [36214] [] [] [((0,0),(1,0))]
DISCARD 36213 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36214 [(0,0)] HALF_D_PLUS_2 [36212] [] [] [] []
IDLE 36215 [(0,0)] 175 [] [] [] [] []
INJECT_T 36216 [(0,1)] D [] [] [] [] []
MERGE 36217 [(0,1),(0,0)] D [] [36219] [] [] [((0,0),(0,1))]
DISCARD 36218 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36219 [(0,0)] HALF_D_PLUS_2 [36217] [] [] [] []
IDLE 36220 [(0,0)] 12 [] [] [] [] []
INJECT_T 36221 [(1,0)] D [] [] [] [] []
MERGE 36222 [(1,0),(0,0)] D [] [36224] [] [] [((0,0),(1,0))]
DISCARD 36223 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36224 [(0,0)] HALF_D_PLUS_2 [36222] [] [] [] []
IDLE 36225 [(0,0)] 10 [] [] [] [] []
INJECT_T 36226 [(0,1)] D [] [] [] [] []
MERGE 36227 [(0,1),(0,0)] D [] [36229] [] [] [((0,0),(0,1))]
DISCARD 36228 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36229 [(0,0)] HALF_D_PLUS_2 [36227] [] [] [] []
IDLE 36230 [(0,0)] 147 [] [] [] [] []
INJECT_T 36231 [(1,0)] D [] [] [] [] []
MERGE 36232 [(1,0),(0,0)] D [] [36234] [] [] [((0,0),(1,0))]
DISCARD 36233 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36234 [(0,0)] HALF_D_PLUS_2 [36232] [] [] [] []
IDLE 36235 [(0,0)] 112 [] [] [] [] []
INJECT_T 36236 [(0,1)] D [] [] [] [] []
MERGE 36237 [(0,1),(0,0)] D [] [36239] [] [] [((0,0),(0,1))]
DISCARD 36238 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36239 [(0,0)] HALF_D_PLUS_2 [36237] [] [] [] []
IDLE 36240 [(0,0)] 163 [] [] [] [] []
INJECT_T 36241 [(1,0)] D [] [] [] [] []
MERGE 36242 [(1,0),(0,0)] D [] [36244] [] [] [((0,0),(1,0))]
DISCARD 36243 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36244 [(0,0)] HALF_D_PLUS_2 [36242] [] [] [] []
IDLE 36245 [(0,0)] 12 [] [] [] [] []
INJECT_T 36246 [(0,1)] D [] [] [] [] []
MERGE 36247 [(0,1),(0,0)] D [] [36249] [] [] [((0,0),(0,1))]
DISCARD 36248 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36249 [(0,0)] HALF_D_PLUS_2 [36247] [] [] [] []
IDLE 36250 [(0,0)] 147 [] [] [] [] []
INJECT_T 36251 [(1,0)] D [] [] [] [] []
MERGE 36252 [(1,0),(0,0)] D [] [36254] [] [] [((0,0),(1,0))]
DISCARD 36253 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36254 [(0,0)] HALF_D_PLUS_2 [36252] [] [] [] []
IDLE 36255 [(0,0)] 165 [] [] [] [] []
INJECT_T 36256 [(0,1)] D [] [] [] [] []
MERGE 36257 [(0,1),(0,0)] D [] [36259] [] [] [((0,0),(0,1))]
DISCARD 36258 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36259 [(0,0)] HALF_D_PLUS_2 [36257] [] [] [] []
IDLE 36260 [(0,0)] 115 [] [] [] [] []
INJECT_T 36261 [(1,0)] D [] [] [] [] []
MERGE 36262 [(1,0),(0,0)] D [] [36264] [] [] [((0,0),(1,0))]
DISCARD 36263 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36264 [(0,0)] HALF_D_PLUS_2 [36262] [] [] [] []
IDLE 36265 [(0,0)] 155 [] [] [] [] []
INJECT_T 36266 [(0,1)] D [] [] [] [] []
MERGE 36267 [(0,1),(0,0)] D [] [36269] [] [] [((0,0),(0,1))]
DISCARD 36268 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36269 [(0,0)] HALF_D_PLUS_2 [36267] [] [] [] []
IDLE 36270 [(0,0)] 69 [] [] [] [] []
INJECT_T 36271 [(1,0)] D [] [] [] [] []
MERGE 36272 [(1,0),(0,0)] D [] [36274] [] [] [((0,0),(1,0))]
DISCARD 36273 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36274 [(0,0)] HALF_D_PLUS_2 [36272] [] [] [] []
IDLE 36275 [(0,0)] 29 [] [] [] [] []
INJECT_T 36276 [(0,1)] D [] [] [] [] []
MERGE 36277 [(0,1),(0,0)] D [] [36279] [] [] [((0,0),(0,1))]
DISCARD 36278 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36279 [(0,0)] HALF_D_PLUS_2 [36277] [] [] [] []
IDLE 36280 [(0,0)] 194 [] [] [] [] []
INJECT_T 36281 [(1,0)] D [] [] [] [] []
MERGE 36282 [(1,0),(0,0)] D [] [36284] [] [] [((0,0),(1,0))]
DISCARD 36283 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36284 [(0,0)] HALF_D_PLUS_2 [36282] [] [] [] []
IDLE 36285 [(0,0)] 65 [] [] [] [] []
INJECT_T 36286 [(0,1)] D [] [] [] [] []
MERGE 36287 [(0,1),(0,0)] D [] [36289] [] [] [((0,0),(0,1))]
DISCARD 36288 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36289 [(0,0)] HALF_D_PLUS_2 [36287] [] [] [] []
IDLE 36290 [(0,0)] 188 [] [] [] [] []
INJECT_T 36291 [(1,0)] D [] [] [] [] []
MERGE 36292 [(1,0),(0,0)] D [] [36294] [] [] [((0,0),(1,0))]
DISCARD 36293 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36294 [(0,0)] HALF_D_PLUS_2 [36292] [] [] [] []
IDLE 36295 [(0,0)] 54 [] [] [] [] []
INJECT_T 36296 [(0,1)] D [] [] [] [] []
MERGE 36297 [(0,1),(0,0)] D [] [36299] [] [] [((0,0),(0,1))]
DISCARD 36298 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36299 [(0,0)] HALF_D_PLUS_2 [36297] [] [] [] []
IDLE 36300 [(0,0)] 90 [] [] [] [] []
INJECT_T 36301 [(1,0)] D [] [] [] [] []
MERGE 36302 [(1,0),(0,0)] D [] [36304] [] [] [((0,0),(1,0))]
DISCARD 36303 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36304 [(0,0)] HALF_D_PLUS_2 [36302] [] [] [] []
IDLE 36305 [(0,0)] 98 [] [] [] [] []
INJECT_T 36306 [(0,1)] D [] [] [] [] []
MERGE 36307 [(0,1),(0,0)] D [] [36309] [] [] [((0,0),(0,1))]
DISCARD 36308 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36309 [(0,0)] HALF_D_PLUS_2 [36307] [] [] [] []
IDLE 36310 [(0,0)] 149 [] [] [] [] []
INJECT_T 36311 [(1,0)] D [] [] [] [] []
MERGE 36312 [(1,0),(0,0)] D [] [36314] [] [] [((0,0),(1,0))]
DISCARD 36313 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36314 [(0,0)] HALF_D_PLUS_2 [36312] [] [] [] []
IDLE 36315 [(0,0)] 106 [] [] [] [] []
INJECT_T 36316 [(0,1)] D [] [] [] [] []
MERGE 36317 [(0,1),(0,0)] D [] [36319] [] [] [((0,0),(0,1))]
DISCARD 36318 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36319 [(0,0)] HALF_D_PLUS_2 [36317] [] [] [] []
IDLE 36320 [(0,0)] 173 [] [] [] [] []
INJECT_T 36321 [(1,0)] D [] [] [] [] []
MERGE 36322 [(1,0),(0,0)] D [] [36324] [] [] [((0,0),(1,0))]
DISCARD 36323 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36324 [(0,0)] HALF_D_PLUS_2 [36322] [] [] [] []
IDLE 36325 [(0,0)] 55 [] [] [] [] []
INJECT_T 36326 [(0,1)] D [] [] [] [] []
MERGE 36327 [(0,1),(0,0)] D [] [36329] [] [] [((0,0),(0,1))]
DISCARD 36328 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36329 [(0,0)] HALF_D_PLUS_2 [36327] [] [] [] []
IDLE 36330 [(0,0)] 181 [] [] [] [] []
INJECT_T 36331 [(1,0)] D [] [] [] [] []
MERGE 36332 [(1,0),(0,0)] D [] [36334] [] [] [((0,0),(1,0))]
DISCARD 36333 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36334 [(0,0)] HALF_D_PLUS_2 [36332] [] [] [] []
IDLE 36335 [(0,0)] 142 [] [] [] [] []
INJECT_T 36336 [(0,1)] D [] [] [] [] []
MERGE 36337 [(0,1),(0,0)] D [] [36339] [] [] [((0,0),(0,1))]
DISCARD 36338 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36339 [(0,0)] HALF_D_PLUS_2 [36337] [] [] [] []
IDLE 36340 [(0,0)] 66 [] [] [] [] []
INJECT_T 36341 [(1,0)] D [] [] [] [] []
MERGE 36342 [(1,0),(0,0)] D [] [36344] [] [] [((0,0),(1,0))]
DISCARD 36343 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36344 [(0,0)] HALF_D_PLUS_2 [36342] [] [] [] []
IDLE 36345 [(0,0)] 38 [] [] [] [] []
INJECT_T 36346 [(0,1)] D [] [] [] [] []
MERGE 36347 [(0,1),(0,0)] D [] [36349] [] [] [((0,0),(0,1))]
DISCARD 36348 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36349 [(0,0)] HALF_D_PLUS_2 [36347] [] [] [] []
IDLE 36350 [(0,0)] 63 [] [] [] [] []
INJECT_T 36351 [(1,0)] D [] [] [] [] []
MERGE 36352 [(1,0),(0,0)] D [] [36354] [] [] [((0,0),(1,0))]
DISCARD 36353 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36354 [(0,0)] HALF_D_PLUS_2 [36352] [] [] [] []
IDLE 36355 [(0,0)] 10 [] [] [] [] []
INJECT_T 36356 [(0,1)] D [] [] [] [] []
MERGE 36357 [(0,1),(0,0)] D [] [36359] [] [] [((0,0),(0,1))]
DISCARD 36358 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36359 [(0,0)] HALF_D_PLUS_2 [36357] [] [] [] []
IDLE 36360 [(0,0)] 188 [] [] [] [] []
INJECT_T 36361 [(1,0)] D [] [] [] [] []
MERGE 36362 [(1,0),(0,0)] D [] [36364] [] [] [((0,0),(1,0))]
DISCARD 36363 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36364 [(0,0)] HALF_D_PLUS_2 [36362] [] [] [] []
IDLE 36365 [(0,0)] 162 [] [] [] [] []
INJECT_T 36366 [(0,1)] D [] [] [] [] []
MERGE 36367 [(0,1),(0,0)] D [] [36369] [] [] [((0,0),(0,1))]
DISCARD 36368 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36369 [(0,0)] HALF_D_PLUS_2 [36367] [] [] [] []
IDLE 36370 [(0,0)] 37 [] [] [] [] []
INJECT_T 36371 [(1,0)] D [] [] [] [] []
MERGE 36372 [(1,0),(0,0)] D [] [36374] [] [] [((0,0),(1,0))]
DISCARD 36373 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36374 [(0,0)] HALF_D_PLUS_2 [36372] [] [] [] []
IDLE 36375 [(0,0)] 32 [] [] [] [] []
INJECT_T 36376 [(0,1)] D [] [] [] [] []
MERGE 36377 [(0,1),(0,0)] D [] [36379] [] [] [((0,0),(0,1))]
DISCARD 36378 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36379 [(0,0)] HALF_D_PLUS_2 [36377] [] [] [] []
IDLE 36380 [(0,0)] 160 [] [] [] [] []
INJECT_T 36381 [(1,0)] D [] [] [] [] []
MERGE 36382 [(1,0),(0,0)] D [] [36384] [] [] [((0,0),(1,0))]
DISCARD 36383 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36384 [(0,0)] HALF_D_PLUS_2 [36382] [] [] [] []
IDLE 36385 [(0,0)] 191 [] [] [] [] []
INJECT_T 36386 [(0,1)] D [] [] [] [] []
MERGE 36387 [(0,1),(0,0)] D [] [36389] [] [] [((0,0),(0,1))]
DISCARD 36388 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36389 [(0,0)] HALF_D_PLUS_2 [36387] [] [] [] []
IDLE 36390 [(0,0)] 148 [] [] [] [] []
INJECT_T 36391 [(1,0)] D [] [] [] [] []
MERGE 36392 [(1,0),(0,0)] D [] [36394] [] [] [((0,0),(1,0))]
DISCARD 36393 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36394 [(0,0)] HALF_D_PLUS_2 [36392] [] [] [] []
IDLE 36395 [(0,0)] 136 [] [] [] [] []
INJECT_T 36396 [(0,1)] D [] [] [] [] []
MERGE 36397 [(0,1),(0,0)] D [] [36399] [] [] [((0,0),(0,1))]
DISCARD 36398 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36399 [(0,0)] HALF_D_PLUS_2 [36397] [] [] [] []
IDLE 36400 [(0,0)] 93 [] [] [] [] []
INJECT_T 36401 [(1,0)] D [] [] [] [] []
MERGE 36402 [(1,0),(0,0)] D [] [36404] [] [] [((0,0),(1,0))]
DISCARD 36403 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36404 [(0,0)] HALF_D_PLUS_2 [36402] [] [] [] []
IDLE 36405 [(0,0)] 70 [] [] [] [] []
INJECT_T 36406 [(0,1)] D [] [] [] [] []
MERGE 36407 [(0,1),(0,0)] D [] [36409] [] [] [((0,0),(0,1))]
DISCARD 36408 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36409 [(0,0)] HALF_D_PLUS_2 [36407] [] [] [] []
IDLE 36410 [(0,0)] 61 [] [] [] [] []
INJECT_T 36411 [(1,0)] D [] [] [] [] []
MERGE 36412 [(1,0),(0,0)] D [] [36414] [] [] [((0,0),(1,0))]
DISCARD 36413 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36414 [(0,0)] HALF_D_PLUS_2 [36412] [] [] [] []
IDLE 36415 [(0,0)] 50 [] [] [] [] []
INJECT_T 36416 [(0,1)] D [] [] [] [] []
MERGE 36417 [(0,1),(0,0)] D [] [36419] [] [] [((0,0),(0,1))]
DISCARD 36418 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36419 [(0,0)] HALF_D_PLUS_2 [36417] [] [] [] []
IDLE 36420 [(0,0)] 182 [] [] [] [] []
INJECT_T 36421 [(1,0)] D [] [] [] [] []
MERGE 36422 [(1,0),(0,0)] D [] [36424] [] [] [((0,0),(1,0))]
DISCARD 36423 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36424 [(0,0)] HALF_D_PLUS_2 [36422] [] [] [] []
IDLE 36425 [(0,0)] 86 [] [] [] [] []
INJECT_T 36426 [(0,1)] D [] [] [] [] []
MERGE 36427 [(0,1),(0,0)] D [] [36429] [] [] [((0,0),(0,1))]
DISCARD 36428 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36429 [(0,0)] HALF_D_PLUS_2 [36427] [] [] [] []
IDLE 36430 [(0,0)] 172 [] [] [] [] []
INJECT_T 36431 [(1,0)] D [] [] [] [] []
MERGE 36432 [(1,0),(0,0)] D [] [36434] [] [] [((0,0),(1,0))]
DISCARD 36433 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36434 [(0,0)] HALF_D_PLUS_2 [36432] [] [] [] []
IDLE 36435 [(0,0)] 38 [] [] [] [] []
INJECT_T 36436 [(0,1)] D [] [] [] [] []
MERGE 36437 [(0,1),(0,0)] D [] [36439] [] [] [((0,0),(0,1))]
DISCARD 36438 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36439 [(0,0)] HALF_D_PLUS_2 [36437] [] [] [] []
IDLE 36440 [(0,0)] 56 [] [] [] [] []
INJECT_T 36441 [(1,0)] D [] [] [] [] []
MERGE 36442 [(1,0),(0,0)] D [] [36444] [] [] [((0,0),(1,0))]
DISCARD 36443 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36444 [(0,0)] HALF_D_PLUS_2 [36442] [] [] [] []
IDLE 36445 [(0,0)] 63 [] [] [] [] []
INJECT_T 36446 [(0,1)] D [] [] [] [] []
MERGE 36447 [(0,1),(0,0)] D [] [36449] [] [] [((0,0),(0,1))]
DISCARD 36448 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36449 [(0,0)] HALF_D_PLUS_2 [36447] [] [] [] []
IDLE 36450 [(0,0)] 11 [] [] [] [] []
INJECT_T 36451 [(1,0)] D [] [] [] [] []
MERGE 36452 [(1,0),(0,0)] D [] [36454] [] [] [((0,0),(1,0))]
DISCARD 36453 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36454 [(0,0)] HALF_D_PLUS_2 [36452] [] [] [] []
IDLE 36455 [(0,0)] 38 [] [] [] [] []
INJECT_T 36456 [(0,1)] D [] [] [] [] []
MERGE 36457 [(0,1),(0,0)] D [] [36459] [] [] [((0,0),(0,1))]
DISCARD 36458 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36459 [(0,0)] HALF_D_PLUS_2 [36457] [] [] [] []
IDLE 36460 [(0,0)] 166 [] [] [] [] []
INJECT_T 36461 [(1,0)] D [] [] [] [] []
MERGE 36462 [(1,0),(0,0)] D [] [36464] [] [] [((0,0),(1,0))]
DISCARD 36463 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36464 [(0,0)] HALF_D_PLUS_2 [36462] [] [] [] []
IDLE 36465 [(0,0)] 3 [] [] [] [] []
INJECT_T 36466 [(0,1)] D [] [] [] [] []
MERGE 36467 [(0,1),(0,0)] D [] [36469] [] [] [((0,0),(0,1))]
DISCARD 36468 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36469 [(0,0)] HALF_D_PLUS_2 [36467] [] [] [] []
IDLE 36470 [(0,0)] 14 [] [] [] [] []
INJECT_T 36471 [(1,0)] D [] [] [] [] []
MERGE 36472 [(1,0),(0,0)] D [] [36474] [] [] [((0,0),(1,0))]
DISCARD 36473 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36474 [(0,0)] HALF_D_PLUS_2 [36472] [] [] [] []
IDLE 36475 [(0,0)] 95 [] [] [] [] []
INJECT_T 36476 [(0,1)] D [] [] [] [] []
MERGE 36477 [(0,1),(0,0)] D [] [36479] [] [] [((0,0),(0,1))]
DISCARD 36478 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36479 [(0,0)] HALF_D_PLUS_2 [36477] [] [] [] []
IDLE 36480 [(0,0)] 7 [] [] [] [] []
INJECT_T 36481 [(1,0)] D [] [] [] [] []
MERGE 36482 [(1,0),(0,0)] D [] [36484] [] [] [((0,0),(1,0))]
DISCARD 36483 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36484 [(0,0)] HALF_D_PLUS_2 [36482] [] [] [] []
IDLE 36485 [(0,0)] 149 [] [] [] [] []
INJECT_T 36486 [(0,1)] D [] [] [] [] []
MERGE 36487 [(0,1),(0,0)] D [] [36489] [] [] [((0,0),(0,1))]
DISCARD 36488 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36489 [(0,0)] HALF_D_PLUS_2 [36487] [] [] [] []
IDLE 36490 [(0,0)] 159 [] [] [] [] []
INJECT_T 36491 [(1,0)] D [] [] [] [] []
MERGE 36492 [(1,0),(0,0)] D [] [36494] [] [] [((0,0),(1,0))]
DISCARD 36493 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36494 [(0,0)] HALF_D_PLUS_2 [36492] [] [] [] []
IDLE 36495 [(0,0)] 163 [] [] [] [] []
INJECT_T 36496 [(0,1)] D [] [] [] [] []
MERGE 36497 [(0,1),(0,0)] D [] [36499] [] [] [((0,0),(0,1))]
DISCARD 36498 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36499 [(0,0)] HALF_D_PLUS_2 [36497] [] [] [] []
IDLE 36500 [(0,0)] 46 [] [] [] [] []
INJECT_T 36501 [(1,0)] D [] [] [] [] []
MERGE 36502 [(1,0),(0,0)] D [] [36504] [] [] [((0,0),(1,0))]
DISCARD 36503 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36504 [(0,0)] HALF_D_PLUS_2 [36502] [] [] [] []
IDLE 36505 [(0,0)] 57 [] [] [] [] []
INJECT_T 36506 [(0,1)] D [] [] [] [] []
MERGE 36507 [(0,1),(0,0)] D [] [36509] [] [] [((0,0),(0,1))]
DISCARD 36508 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36509 [(0,0)] HALF_D_PLUS_2 [36507] [] [] [] []
IDLE 36510 [(0,0)] 46 [] [] [] [] []
INJECT_T 36511 [(1,0)] D [] [] [] [] []
MERGE 36512 [(1,0),(0,0)] D [] [36514] [] [] [((0,0),(1,0))]
DISCARD 36513 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36514 [(0,0)] HALF_D_PLUS_2 [36512] [] [] [] []
IDLE 36515 [(0,0)] 166 [] [] [] [] []
INJECT_T 36516 [(0,1)] D [] [] [] [] []
MERGE 36517 [(0,1),(0,0)] D [] [36519] [] [] [((0,0),(0,1))]
DISCARD 36518 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36519 [(0,0)] HALF_D_PLUS_2 [36517] [] [] [] []
IDLE 36520 [(0,0)] 198 [] [] [] [] []
INJECT_T 36521 [(1,0)] D [] [] [] [] []
MERGE 36522 [(1,0),(0,0)] D [] [36524] [] [] [((0,0),(1,0))]
DISCARD 36523 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36524 [(0,0)] HALF_D_PLUS_2 [36522] [] [] [] []
IDLE 36525 [(0,0)] 145 [] [] [] [] []
INJECT_T 36526 [(0,1)] D [] [] [] [] []
MERGE 36527 [(0,1),(0,0)] D [] [36529] [] [] [((0,0),(0,1))]
DISCARD 36528 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36529 [(0,0)] HALF_D_PLUS_2 [36527] [] [] [] []
IDLE 36530 [(0,0)] 28 [] [] [] [] []
INJECT_T 36531 [(1,0)] D [] [] [] [] []
MERGE 36532 [(1,0),(0,0)] D [] [36534] [] [] [((0,0),(1,0))]
DISCARD 36533 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36534 [(0,0)] HALF_D_PLUS_2 [36532] [] [] [] []
IDLE 36535 [(0,0)] 141 [] [] [] [] []
INJECT_T 36536 [(0,1)] D [] [] [] [] []
MERGE 36537 [(0,1),(0,0)] D [] [36539] [] [] [((0,0),(0,1))]
DISCARD 36538 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36539 [(0,0)] HALF_D_PLUS_2 [36537] [] [] [] []
IDLE 36540 [(0,0)] 91 [] [] [] [] []
INJECT_T 36541 [(1,0)] D [] [] [] [] []
MERGE 36542 [(1,0),(0,0)] D [] [36544] [] [] [((0,0),(1,0))]
DISCARD 36543 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36544 [(0,0)] HALF_D_PLUS_2 [36542] [] [] [] []
IDLE 36545 [(0,0)] 93 [] [] [] [] []
INJECT_T 36546 [(0,1)] D [] [] [] [] []
MERGE 36547 [(0,1),(0,0)] D [] [36549] [] [] [((0,0),(0,1))]
DISCARD 36548 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36549 [(0,0)] HALF_D_PLUS_2 [36547] [] [] [] []
IDLE 36550 [(0,0)] 148 [] [] [] [] []
INJECT_T 36551 [(1,0)] D [] [] [] [] []
MERGE 36552 [(1,0),(0,0)] D [] [36554] [] [] [((0,0),(1,0))]
DISCARD 36553 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36554 [(0,0)] HALF_D_PLUS_2 [36552] [] [] [] []
IDLE 36555 [(0,0)] 106 [] [] [] [] []
INJECT_T 36556 [(0,1)] D [] [] [] [] []
MERGE 36557 [(0,1),(0,0)] D [] [36559] [] [] [((0,0),(0,1))]
DISCARD 36558 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36559 [(0,0)] HALF_D_PLUS_2 [36557] [] [] [] []
IDLE 36560 [(0,0)] 67 [] [] [] [] []
INJECT_T 36561 [(1,0)] D [] [] [] [] []
MERGE 36562 [(1,0),(0,0)] D [] [36564] [] [] [((0,0),(1,0))]
DISCARD 36563 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36564 [(0,0)] HALF_D_PLUS_2 [36562] [] [] [] []
IDLE 36565 [(0,0)] 25 [] [] [] [] []
INJECT_T 36566 [(0,1)] D [] [] [] [] []
MERGE 36567 [(0,1),(0,0)] D [] [36569] [] [] [((0,0),(0,1))]
DISCARD 36568 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36569 [(0,0)] HALF_D_PLUS_2 [36567] [] [] [] []
IDLE 36570 [(0,0)] 150 [] [] [] [] []
INJECT_T 36571 [(1,0)] D [] [] [] [] []
MERGE 36572 [(1,0),(0,0)] D [] [36574] [] [] [((0,0),(1,0))]
DISCARD 36573 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36574 [(0,0)] HALF_D_PLUS_2 [36572] [] [] [] []
IDLE 36575 [(0,0)] 172 [] [] [] [] []
INJECT_T 36576 [(0,1)] D [] [] [] [] []
MERGE 36577 [(0,1),(0,0)] D [] [36579] [] [] [((0,0),(0,1))]
DISCARD 36578 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36579 [(0,0)] HALF_D_PLUS_2 [36577] [] [] [] []
IDLE 36580 [(0,0)] 18 [] [] [] [] []
INJECT_T 36581 [(1,0)] D [] [] [] [] []
MERGE 36582 [(1,0),(0,0)] D [] [36584] [] [] [((0,0),(1,0))]
DISCARD 36583 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36584 [(0,0)] HALF_D_PLUS_2 [36582] [] [] [] []
IDLE 36585 [(0,0)] 131 [] [] [] [] []
INJECT_T 36586 [(0,1)] D [] [] [] [] []
MERGE 36587 [(0,1),(0,0)] D [] [36589] [] [] [((0,0),(0,1))]
DISCARD 36588 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36589 [(0,0)] HALF_D_PLUS_2 [36587] [] [] [] []
IDLE 36590 [(0,0)] 72 [] [] [] [] []
INJECT_T 36591 [(1,0)] D [] [] [] [] []
MERGE 36592 [(1,0),(0,0)] D [] [36594] [] [] [((0,0),(1,0))]
DISCARD 36593 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36594 [(0,0)] HALF_D_PLUS_2 [36592] [] [] [] []
IDLE 36595 [(0,0)] 74 [] [] [] [] []
INJECT_T 36596 [(0,1)] D [] [] [] [] []
MERGE 36597 [(0,1),(0,0)] D [] [36599] [] [] [((0,0),(0,1))]
DISCARD 36598 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36599 [(0,0)] HALF_D_PLUS_2 [36597] [] [] [] []
IDLE 36600 [(0,0)] 56 [] [] [] [] []
INJECT_T 36601 [(1,0)] D [] [] [] [] []
MERGE 36602 [(1,0),(0,0)] D [] [36604] [] [] [((0,0),(1,0))]
DISCARD 36603 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36604 [(0,0)] HALF_D_PLUS_2 [36602] [] [] [] []
IDLE 36605 [(0,0)] 79 [] [] [] [] []
INJECT_T 36606 [(0,1)] D [] [] [] [] []
MERGE 36607 [(0,1),(0,0)] D [] [36609] [] [] [((0,0),(0,1))]
DISCARD 36608 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36609 [(0,0)] HALF_D_PLUS_2 [36607] [] [] [] []
IDLE 36610 [(0,0)] 168 [] [] [] [] []
INJECT_T 36611 [(1,0)] D [] [] [] [] []
MERGE 36612 [(1,0),(0,0)] D [] [36614] [] [] [((0,0),(1,0))]
DISCARD 36613 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36614 [(0,0)] HALF_D_PLUS_2 [36612] [] [] [] []
IDLE 36615 [(0,0)] 85 [] [] [] [] []
INJECT_T 36616 [(0,1)] D [] [] [] [] []
MERGE 36617 [(0,1),(0,0)] D [] [36619] [] [] [((0,0),(0,1))]
DISCARD 36618 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36619 [(0,0)] HALF_D_PLUS_2 [36617] [] [] [] []
IDLE 36620 [(0,0)] 121 [] [] [] [] []
INJECT_T 36621 [(1,0)] D [] [] [] [] []
MERGE 36622 [(1,0),(0,0)] D [] [36624] [] [] [((0,0),(1,0))]
DISCARD 36623 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36624 [(0,0)] HALF_D_PLUS_2 [36622] [] [] [] []
IDLE 36625 [(0,0)] 84 [] [] [] [] []
INJECT_T 36626 [(0,1)] D [] [] [] [] []
MERGE 36627 [(0,1),(0,0)] D [] [36629] [] [] [((0,0),(0,1))]
DISCARD 36628 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36629 [(0,0)] HALF_D_PLUS_2 [36627] [] [] [] []
IDLE 36630 [(0,0)] 86 [] [] [] [] []
INJECT_T 36631 [(1,0)] D [] [] [] [] []
MERGE 36632 [(1,0),(0,0)] D [] [36634] [] [] [((0,0),(1,0))]
DISCARD 36633 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36634 [(0,0)] HALF_D_PLUS_2 [36632] [] [] [] []
IDLE 36635 [(0,0)] 34 [] [] [] [] []
INJECT_T 36636 [(0,1)] D [] [] [] [] []
MERGE 36637 [(0,1),(0,0)] D [] [36639] [] [] [((0,0),(0,1))]
DISCARD 36638 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36639 [(0,0)] HALF_D_PLUS_2 [36637] [] [] [] []
IDLE 36640 [(0,0)] 155 [] [] [] [] []
INJECT_T 36641 [(1,0)] D [] [] [] [] []
MERGE 36642 [(1,0),(0,0)] D [] [36644] [] [] [((0,0),(1,0))]
DISCARD 36643 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36644 [(0,0)] HALF_D_PLUS_2 [36642] [] [] [] []
IDLE 36645 [(0,0)] 46 [] [] [] [] []
INJECT_T 36646 [(0,1)] D [] [] [] [] []
MERGE 36647 [(0,1),(0,0)] D [] [36649] [] [] [((0,0),(0,1))]
DISCARD 36648 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36649 [(0,0)] HALF_D_PLUS_2 [36647] [] [] [] []
IDLE 36650 [(0,0)] 163 [] [] [] [] []
INJECT_T 36651 [(1,0)] D [] [] [] [] []
MERGE 36652 [(1,0),(0,0)] D [] [36654] [] [] [((0,0),(1,0))]
DISCARD 36653 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36654 [(0,0)] HALF_D_PLUS_2 [36652] [] [] [] []
IDLE 36655 [(0,0)] 33 [] [] [] [] []
INJECT_T 36656 [(0,1)] D [] [] [] [] []
MERGE 36657 [(0,1),(0,0)] D [] [36659] [] [] [((0,0),(0,1))]
DISCARD 36658 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36659 [(0,0)] HALF_D_PLUS_2 [36657] [] [] [] []
IDLE 36660 [(0,0)] 148 [] [] [] [] []
INJECT_T 36661 [(1,0)] D [] [] [] [] []
MERGE 36662 [(1,0),(0,0)] D [] [36664] [] [] [((0,0),(1,0))]
DISCARD 36663 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36664 [(0,0)] HALF_D_PLUS_2 [36662] [] [] [] []
IDLE 36665 [(0,0)] 145 [] [] [] [] []
INJECT_T 36666 [(0,1)] D [] [] [] [] []
MERGE 36667 [(0,1),(0,0)] D [] [36669] [] [] [((0,0),(0,1))]
DISCARD 36668 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36669 [(0,0)] HALF_D_PLUS_2 [36667] [] [] [] []
IDLE 36670 [(0,0)] 122 [] [] [] [] []
INJECT_T 36671 [(1,0)] D [] [] [] [] []
MERGE 36672 [(1,0),(0,0)] D [] [36674] [] [] [((0,0),(1,0))]
DISCARD 36673 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36674 [(0,0)] HALF_D_PLUS_2 [36672] [] [] [] []
IDLE 36675 [(0,0)] 9 [] [] [] [] []
INJECT_T 36676 [(0,1)] D [] [] [] [] []
MERGE 36677 [(0,1),(0,0)] D [] [36679] [] [] [((0,0),(0,1))]
DISCARD 36678 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36679 [(0,0)] HALF_D_PLUS_2 [36677] [] [] [] []
IDLE 36680 [(0,0)] 111 [] [] [] [] []
INJECT_T 36681 [(1,0)] D [] [] [] [] []
MERGE 36682 [(1,0),(0,0)] D [] [36684] [] [] [((0,0),(1,0))]
DISCARD 36683 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36684 [(0,0)] HALF_D_PLUS_2 [36682] [] [] [] []
IDLE 36685 [(0,0)] 86 [] [] [] [] []
INJECT_T 36686 [(0,1)] D [] [] [] [] []
MERGE 36687 [(0,1),(0,0)] D [] [36689] [] [] [((0,0),(0,1))]
DISCARD 36688 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36689 [(0,0)] HALF_D_PLUS_2 [36687] [] [] [] []
IDLE 36690 [(0,0)] 177 [] [] [] [] []
INJECT_T 36691 [(1,0)] D [] [] [] [] []
MERGE 36692 [(1,0),(0,0)] D [] [36694] [] [] [((0,0),(1,0))]
DISCARD 36693 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36694 [(0,0)] HALF_D_PLUS_2 [36692] [] [] [] []
IDLE 36695 [(0,0)] 8 [] [] [] [] []
INJECT_T 36696 [(0,1)] D [] [] [] [] []
MERGE 36697 [(0,1),(0,0)] D [] [36699] [] [] [((0,0),(0,1))]
DISCARD 36698 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36699 [(0,0)] HALF_D_PLUS_2 [36697] [] [] [] []
IDLE 36700 [(0,0)] 147 [] [] [] [] []
INJECT_T 36701 [(1,0)] D [] [] [] [] []
MERGE 36702 [(1,0),(0,0)] D [] [36704] [] [] [((0,0),(1,0))]
DISCARD 36703 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36704 [(0,0)] HALF_D_PLUS_2 [36702] [] [] [] []
IDLE 36705 [(0,0)] 29 [] [] [] [] []
INJECT_T 36706 [(0,1)] D [] [] [] [] []
MERGE 36707 [(0,1),(0,0)] D [] [36709] [] [] [((0,0),(0,1))]
DISCARD 36708 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36709 [(0,0)] HALF_D_PLUS_2 [36707] [] [] [] []
IDLE 36710 [(0,0)] 122 [] [] [] [] []
INJECT_T 36711 [(1,0)] D [] [] [] [] []
MERGE 36712 [(1,0),(0,0)] D [] [36714] [] [] [((0,0),(1,0))]
DISCARD 36713 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36714 [(0,0)] HALF_D_PLUS_2 [36712] [] [] [] []
IDLE 36715 [(0,0)] 81 [] [] [] [] []
INJECT_T 36716 [(0,1)] D [] [] [] [] []
MERGE 36717 [(0,1),(0,0)] D [] [36719] [] [] [((0,0),(0,1))]
DISCARD 36718 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36719 [(0,0)] HALF_D_PLUS_2 [36717] [] [] [] []
IDLE 36720 [(0,0)] 144 [] [] [] [] []
INJECT_T 36721 [(1,0)] D [] [] [] [] []
MERGE 36722 [(1,0),(0,0)] D [] [36724] [] [] [((0,0),(1,0))]
DISCARD 36723 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36724 [(0,0)] HALF_D_PLUS_2 [36722] [] [] [] []
IDLE 36725 [(0,0)] 48 [] [] [] [] []
INJECT_T 36726 [(0,1)] D [] [] [] [] []
MERGE 36727 [(0,1),(0,0)] D [] [36729] [] [] [((0,0),(0,1))]
DISCARD 36728 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36729 [(0,0)] HALF_D_PLUS_2 [36727] [] [] [] []
IDLE 36730 [(0,0)] 193 [] [] [] [] []
INJECT_T 36731 [(1,0)] D [] [] [] [] []
MERGE 36732 [(1,0),(0,0)] D [] [36734] [] [] [((0,0),(1,0))]
DISCARD 36733 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36734 [(0,0)] HALF_D_PLUS_2 [36732] [] [] [] []
IDLE 36735 [(0,0)] 37 [] [] [] [] []
INJECT_T 36736 [(0,1)] D [] [] [] [] []
MERGE 36737 [(0,1),(0,0)] D [] [36739] [] [] [((0,0),(0,1))]
DISCARD 36738 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36739 [(0,0)] HALF_D_PLUS_2 [36737] [] [] [] []
IDLE 36740 [(0,0)] 138 [] [] [] [] []
INJECT_T 36741 [(1,0)] D [] [] [] [] []
MERGE 36742 [(1,0),(0,0)] D [] [36744] [] [] [((0,0),(1,0))]
DISCARD 36743 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36744 [(0,0)] HALF_D_PLUS_2 [36742] [] [] [] []
IDLE 36745 [(0,0)] 91 [] [] [] [] []
INJECT_T 36746 [(0,1)] D [] [] [] [] []
MERGE 36747 [(0,1),(0,0)] D [] [36749] [] [] [((0,0),(0,1))]
DISCARD 36748 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36749 [(0,0)] HALF_D_PLUS_2 [36747] [] [] [] []
IDLE 36750 [(0,0)] 74 [] [] [] [] []
INJECT_T 36751 [(1,0)] D [] [] [] [] []
MERGE 36752 [(1,0),(0,0)] D [] [36754] [] [] [((0,0),(1,0))]
DISCARD 36753 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36754 [(0,0)] HALF_D_PLUS_2 [36752] [] [] [] []
IDLE 36755 [(0,0)] 72 [] [] [] [] []
INJECT_T 36756 [(0,1)] D [] [] [] [] []
MERGE 36757 [(0,1),(0,0)] D [] [36759] [] [] [((0,0),(0,1))]
DISCARD 36758 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36759 [(0,0)] HALF_D_PLUS_2 [36757] [] [] [] []
IDLE 36760 [(0,0)] 152 [] [] [] [] []
INJECT_T 36761 [(1,0)] D [] [] [] [] []
MERGE 36762 [(1,0),(0,0)] D [] [36764] [] [] [((0,0),(1,0))]
DISCARD 36763 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36764 [(0,0)] HALF_D_PLUS_2 [36762] [] [] [] []
IDLE 36765 [(0,0)] 39 [] [] [] [] []
INJECT_T 36766 [(0,1)] D [] [] [] [] []
MERGE 36767 [(0,1),(0,0)] D [] [36769] [] [] [((0,0),(0,1))]
DISCARD 36768 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36769 [(0,0)] HALF_D_PLUS_2 [36767] [] [] [] []
IDLE 36770 [(0,0)] 200 [] [] [] [] []
INJECT_T 36771 [(1,0)] D [] [] [] [] []
MERGE 36772 [(1,0),(0,0)] D [] [36774] [] [] [((0,0),(1,0))]
DISCARD 36773 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36774 [(0,0)] HALF_D_PLUS_2 [36772] [] [] [] []
IDLE 36775 [(0,0)] 56 [] [] [] [] []
INJECT_T 36776 [(0,1)] D [] [] [] [] []
MERGE 36777 [(0,1),(0,0)] D [] [36779] [] [] [((0,0),(0,1))]
DISCARD 36778 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36779 [(0,0)] HALF_D_PLUS_2 [36777] [] [] [] []
IDLE 36780 [(0,0)] 120 [] [] [] [] []
INJECT_T 36781 [(1,0)] D [] [] [] [] []
MERGE 36782 [(1,0),(0,0)] D [] [36784] [] [] [((0,0),(1,0))]
DISCARD 36783 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36784 [(0,0)] HALF_D_PLUS_2 [36782] [] [] [] []
IDLE 36785 [(0,0)] 28 [] [] [] [] []
INJECT_T 36786 [(0,1)] D [] [] [] [] []
MERGE 36787 [(0,1),(0,0)] D [] [36789] [] [] [((0,0),(0,1))]
DISCARD 36788 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36789 [(0,0)] HALF_D_PLUS_2 [36787] [] [] [] []
IDLE 36790 [(0,0)] 13 [] [] [] [] []
INJECT_T 36791 [(1,0)] D [] [] [] [] []
MERGE 36792 [(1,0),(0,0)] D [] [36794] [] [] [((0,0),(1,0))]
DISCARD 36793 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36794 [(0,0)] HALF_D_PLUS_2 [36792] [] [] [] []
IDLE 36795 [(0,0)] 119 [] [] [] [] []
INJECT_T 36796 [(0,1)] D [] [] [] [] []
MERGE 36797 [(0,1),(0,0)] D [] [36799] [] [] [((0,0),(0,1))]
DISCARD 36798 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36799 [(0,0)] HALF_D_PLUS_2 [36797] [] [] [] []
IDLE 36800 [(0,0)] 95 [] [] [] [] []
INJECT_T 36801 [(1,0)] D [] [] [] [] []
MERGE 36802 [(1,0),(0,0)] D [] [36804] [] [] [((0,0),(1,0))]
DISCARD 36803 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36804 [(0,0)] HALF_D_PLUS_2 [36802] [] [] [] []
IDLE 36805 [(0,0)] 88 [] [] [] [] []
INJECT_T 36806 [(0,1)] D [] [] [] [] []
MERGE 36807 [(0,1),(0,0)] D [] [36809] [] [] [((0,0),(0,1))]
DISCARD 36808 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36809 [(0,0)] HALF_D_PLUS_2 [36807] [] [] [] []
IDLE 36810 [(0,0)] 51 [] [] [] [] []
INJECT_T 36811 [(1,0)] D [] [] [] [] []
MERGE 36812 [(1,0),(0,0)] D [] [36814] [] [] [((0,0),(1,0))]
DISCARD 36813 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36814 [(0,0)] HALF_D_PLUS_2 [36812] [] [] [] []
IDLE 36815 [(0,0)] 107 [] [] [] [] []
INJECT_T 36816 [(0,1)] D [] [] [] [] []
MERGE 36817 [(0,1),(0,0)] D [] [36819] [] [] [((0,0),(0,1))]
DISCARD 36818 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36819 [(0,0)] HALF_D_PLUS_2 [36817] [] [] [] []
IDLE 36820 [(0,0)] 149 [] [] [] [] []
INJECT_T 36821 [(1,0)] D [] [] [] [] []
MERGE 36822 [(1,0),(0,0)] D [] [36824] [] [] [((0,0),(1,0))]
DISCARD 36823 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36824 [(0,0)] HALF_D_PLUS_2 [36822] [] [] [] []
IDLE 36825 [(0,0)] 115 [] [] [] [] []
INJECT_T 36826 [(0,1)] D [] [] [] [] []
MERGE 36827 [(0,1),(0,0)] D [] [36829] [] [] [((0,0),(0,1))]
DISCARD 36828 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36829 [(0,0)] HALF_D_PLUS_2 [36827] [] [] [] []
IDLE 36830 [(0,0)] 134 [] [] [] [] []
INJECT_T 36831 [(1,0)] D [] [] [] [] []
MERGE 36832 [(1,0),(0,0)] D [] [36834] [] [] [((0,0),(1,0))]
DISCARD 36833 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36834 [(0,0)] HALF_D_PLUS_2 [36832] [] [] [] []
IDLE 36835 [(0,0)] 174 [] [] [] [] []
INJECT_T 36836 [(0,1)] D [] [] [] [] []
MERGE 36837 [(0,1),(0,0)] D [] [36839] [] [] [((0,0),(0,1))]
DISCARD 36838 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36839 [(0,0)] HALF_D_PLUS_2 [36837] [] [] [] []
IDLE 36840 [(0,0)] 17 [] [] [] [] []
INJECT_T 36841 [(1,0)] D [] [] [] [] []
MERGE 36842 [(1,0),(0,0)] D [] [36844] [] [] [((0,0),(1,0))]
DISCARD 36843 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36844 [(0,0)] HALF_D_PLUS_2 [36842] [] [] [] []
IDLE 36845 [(0,0)] 69 [] [] [] [] []
INJECT_T 36846 [(0,1)] D [] [] [] [] []
MERGE 36847 [(0,1),(0,0)] D [] [36849] [] [] [((0,0),(0,1))]
DISCARD 36848 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36849 [(0,0)] HALF_D_PLUS_2 [36847] [] [] [] []
IDLE 36850 [(0,0)] 168 [] [] [] [] []
INJECT_T 36851 [(1,0)] D [] [] [] [] []
MERGE 36852 [(1,0),(0,0)] D [] [36854] [] [] [((0,0),(1,0))]
DISCARD 36853 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36854 [(0,0)] HALF_D_PLUS_2 [36852] [] [] [] []
IDLE 36855 [(0,0)] 112 [] [] [] [] []
INJECT_T 36856 [(0,1)] D [] [] [] [] []
MERGE 36857 [(0,1),(0,0)] D [] [36859] [] [] [((0,0),(0,1))]
DISCARD 36858 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36859 [(0,0)] HALF_D_PLUS_2 [36857] [] [] [] []
IDLE 36860 [(0,0)] 142 [] [] [] [] []
INJECT_T 36861 [(1,0)] D [] [] [] [] []
MERGE 36862 [(1,0),(0,0)] D [] [36864] [] [] [((0,0),(1,0))]
DISCARD 36863 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36864 [(0,0)] HALF_D_PLUS_2 [36862] [] [] [] []
IDLE 36865 [(0,0)] 60 [] [] [] [] []
INJECT_T 36866 [(0,1)] D [] [] [] [] []
MERGE 36867 [(0,1),(0,0)] D [] [36869] [] [] [((0,0),(0,1))]
DISCARD 36868 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36869 [(0,0)] HALF_D_PLUS_2 [36867] [] [] [] []
IDLE 36870 [(0,0)] 139 [] [] [] [] []
INJECT_T 36871 [(1,0)] D [] [] [] [] []
MERGE 36872 [(1,0),(0,0)] D [] [36874] [] [] [((0,0),(1,0))]
DISCARD 36873 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36874 [(0,0)] HALF_D_PLUS_2 [36872] [] [] [] []
IDLE 36875 [(0,0)] 58 [] [] [] [] []
INJECT_T 36876 [(0,1)] D [] [] [] [] []
MERGE 36877 [(0,1),(0,0)] D [] [36879] [] [] [((0,0),(0,1))]
DISCARD 36878 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36879 [(0,0)] HALF_D_PLUS_2 [36877] [] [] [] []
IDLE 36880 [(0,0)] 21 [] [] [] [] []
INJECT_T 36881 [(1,0)] D [] [] [] [] []
MERGE 36882 [(1,0),(0,0)] D [] [36884] [] [] [((0,0),(1,0))]
DISCARD 36883 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36884 [(0,0)] HALF_D_PLUS_2 [36882] [] [] [] []
IDLE 36885 [(0,0)] 80 [] [] [] [] []
INJECT_T 36886 [(0,1)] D [] [] [] [] []
MERGE 36887 [(0,1),(0,0)] D [] [36889] [] [] [((0,0),(0,1))]
DISCARD 36888 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36889 [(0,0)] HALF_D_PLUS_2 [36887] [] [] [] []
IDLE 36890 [(0,0)] 190 [] [] [] [] []
INJECT_T 36891 [(1,0)] D [] [] [] [] []
MERGE 36892 [(1,0),(0,0)] D [] [36894] [] [] [((0,0),(1,0))]
DISCARD 36893 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36894 [(0,0)] HALF_D_PLUS_2 [36892] [] [] [] []
IDLE 36895 [(0,0)] 70 [] [] [] [] []
INJECT_T 36896 [(0,1)] D [] [] [] [] []
MERGE 36897 [(0,1),(0,0)] D [] [36899] [] [] [((0,0),(0,1))]
DISCARD 36898 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36899 [(0,0)] HALF_D_PLUS_2 [36897] [] [] [] []
IDLE 36900 [(0,0)] 25 [] [] [] [] []
INJECT_T 36901 [(1,0)] D [] [] [] [] []
MERGE 36902 [(1,0),(0,0)] D [] [36904] [] [] [((0,0),(1,0))]
DISCARD 36903 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36904 [(0,0)] HALF_D_PLUS_2 [36902] [] [] [] []
IDLE 36905 [(0,0)] 138 [] [] [] [] []
INJECT_T 36906 [(0,1)] D [] [] [] [] []
MERGE 36907 [(0,1),(0,0)] D [] [36909] [] [] [((0,0),(0,1))]
DISCARD 36908 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36909 [(0,0)] HALF_D_PLUS_2 [36907] [] [] [] []
IDLE 36910 [(0,0)] 83 [] [] [] [] []
INJECT_T 36911 [(1,0)] D [] [] [] [] []
MERGE 36912 [(1,0),(0,0)] D [] [36914] [] [] [((0,0),(1,0))]
DISCARD 36913 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36914 [(0,0)] HALF_D_PLUS_2 [36912] [] [] [] []
IDLE 36915 [(0,0)] 85 [] [] [] [] []
INJECT_T 36916 [(0,1)] D [] [] [] [] []
MERGE 36917 [(0,1),(0,0)] D [] [36919] [] [] [((0,0),(0,1))]
DISCARD 36918 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36919 [(0,0)] HALF_D_PLUS_2 [36917] [] [] [] []
IDLE 36920 [(0,0)] 158 [] [] [] [] []
INJECT_T 36921 [(1,0)] D [] [] [] [] []
MERGE 36922 [(1,0),(0,0)] D [] [36924] [] [] [((0,0),(1,0))]
DISCARD 36923 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36924 [(0,0)] HALF_D_PLUS_2 [36922] [] [] [] []
IDLE 36925 [(0,0)] 10 [] [] [] [] []
INJECT_T 36926 [(0,1)] D [] [] [] [] []
MERGE 36927 [(0,1),(0,0)] D [] [36929] [] [] [((0,0),(0,1))]
DISCARD 36928 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36929 [(0,0)] HALF_D_PLUS_2 [36927] [] [] [] []
IDLE 36930 [(0,0)] 177 [] [] [] [] []
INJECT_T 36931 [(1,0)] D [] [] [] [] []
MERGE 36932 [(1,0),(0,0)] D [] [36934] [] [] [((0,0),(1,0))]
DISCARD 36933 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36934 [(0,0)] HALF_D_PLUS_2 [36932] [] [] [] []
INJECT_T 36935 [(0,1)] D [] [] [] [] []
MERGE 36936 [(0,1),(0,0)] D [] [36938] [] [] [((0,0),(0,1))]
DISCARD 36937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36938 [(0,0)] HALF_D_PLUS_2 [36936] [] [] [] []
IDLE 36939 [(0,0)] 151 [] [] [] [] []
INJECT_T 36940 [(1,0)] D [] [] [] [] []
MERGE 36941 [(1,0),(0,0)] D [] [36943] [] [] [((0,0),(1,0))]
DISCARD 36942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36943 [(0,0)] HALF_D_PLUS_2 [36941] [] [] [] []
IDLE 36944 [(0,0)] 85 [] [] [] [] []
INJECT_T 36945 [(0,1)] D [] [] [] [] []
MERGE 36946 [(0,1),(0,0)] D [] [36948] [] [] [((0,0),(0,1))]
DISCARD 36947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36948 [(0,0)] HALF_D_PLUS_2 [36946] [] [] [] []
IDLE 36949 [(0,0)] 115 [] [] [] [] []
INJECT_T 36950 [(1,0)] D [] [] [] [] []
MERGE 36951 [(1,0),(0,0)] D [] [36953] [] [] [((0,0),(1,0))]
DISCARD 36952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36953 [(0,0)] HALF_D_PLUS_2 [36951] [] [] [] []
IDLE 36954 [(0,0)] 82 [] [] [] [] []
INJECT_T 36955 [(0,1)] D [] [] [] [] []
MERGE 36956 [(0,1),(0,0)] D [] [36958] [] [] [((0,0),(0,1))]
DISCARD 36957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36958 [(0,0)] HALF_D_PLUS_2 [36956] [] [] [] []
IDLE 36959 [(0,0)] 124 [] [] [] [] []
INJECT_T 36960 [(1,0)] D [] [] [] [] []
MERGE 36961 [(1,0),(0,0)] D [] [36963] [] [] [((0,0),(1,0))]
DISCARD 36962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36963 [(0,0)] HALF_D_PLUS_2 [36961] [] [] [] []
IDLE 36964 [(0,0)] 119 [] [] [] [] []
INJECT_T 36965 [(0,1)] D [] [] [] [] []
MERGE 36966 [(0,1),(0,0)] D [] [36968] [] [] [((0,0),(0,1))]
DISCARD 36967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36968 [(0,0)] HALF_D_PLUS_2 [36966] [] [] [] []
IDLE 36969 [(0,0)] 14 [] [] [] [] []
INJECT_T 36970 [(1,0)] D [] [] [] [] []
MERGE 36971 [(1,0),(0,0)] D [] [36973] [] [] [((0,0),(1,0))]
DISCARD 36972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36973 [(0,0)] HALF_D_PLUS_2 [36971] [] [] [] []
IDLE 36974 [(0,0)] 68 [] [] [] [] []
INJECT_T 36975 [(0,1)] D [] [] [] [] []
MERGE 36976 [(0,1),(0,0)] D [] [36978] [] [] [((0,0),(0,1))]
DISCARD 36977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36978 [(0,0)] HALF_D_PLUS_2 [36976] [] [] [] []
IDLE 36979 [(0,0)] 159 [] [] [] [] []
INJECT_T 36980 [(1,0)] D [] [] [] [] []
MERGE 36981 [(1,0),(0,0)] D [] [36983] [] [] [((0,0),(1,0))]
DISCARD 36982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36983 [(0,0)] HALF_D_PLUS_2 [36981] [] [] [] []
IDLE 36984 [(0,0)] 175 [] [] [] [] []
INJECT_T 36985 [(0,1)] D [] [] [] [] []
MERGE 36986 [(0,1),(0,0)] D [] [36988] [] [] [((0,0),(0,1))]
DISCARD 36987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36988 [(0,0)] HALF_D_PLUS_2 [36986] [] [] [] []
IDLE 36989 [(0,0)] 193 [] [] [] [] []
INJECT_T 36990 [(1,0)] D [] [] [] [] []
MERGE 36991 [(1,0),(0,0)] D [] [36993] [] [] [((0,0),(1,0))]
DISCARD 36992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 36993 [(0,0)] HALF_D_PLUS_2 [36991] [] [] [] []
IDLE 36994 [(0,0)] 122 [] [] [] [] []
INJECT_T 36995 [(0,1)] D [] [] [] [] []
MERGE 36996 [(0,1),(0,0)] D [] [36998] [] [] [((0,0),(0,1))]
DISCARD 36997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 36998 [(0,0)] HALF_D_PLUS_2 [36996] [] [] [] []
IDLE 36999 [(0,0)] 176 [] [] [] [] []
INJECT_T 37000 [(1,0)] D [] [] [] [] []
MERGE 37001 [(1,0),(0,0)] D [] [37003] [] [] [((0,0),(1,0))]
DISCARD 37002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37003 [(0,0)] HALF_D_PLUS_2 [37001] [] [] [] []
IDLE 37004 [(0,0)] 146 [] [] [] [] []
INJECT_T 37005 [(0,1)] D [] [] [] [] []
MERGE 37006 [(0,1),(0,0)] D [] [37008] [] [] [((0,0),(0,1))]
DISCARD 37007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37008 [(0,0)] HALF_D_PLUS_2 [37006] [] [] [] []
IDLE 37009 [(0,0)] 192 [] [] [] [] []
INJECT_T 37010 [(1,0)] D [] [] [] [] []
MERGE 37011 [(1,0),(0,0)] D [] [37013] [] [] [((0,0),(1,0))]
DISCARD 37012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37013 [(0,0)] HALF_D_PLUS_2 [37011] [] [] [] []
IDLE 37014 [(0,0)] 30 [] [] [] [] []
INJECT_T 37015 [(0,1)] D [] [] [] [] []
MERGE 37016 [(0,1),(0,0)] D [] [37018] [] [] [((0,0),(0,1))]
DISCARD 37017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37018 [(0,0)] HALF_D_PLUS_2 [37016] [] [] [] []
IDLE 37019 [(0,0)] 117 [] [] [] [] []
INJECT_T 37020 [(1,0)] D [] [] [] [] []
MERGE 37021 [(1,0),(0,0)] D [] [37023] [] [] [((0,0),(1,0))]
DISCARD 37022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37023 [(0,0)] HALF_D_PLUS_2 [37021] [] [] [] []
IDLE 37024 [(0,0)] 47 [] [] [] [] []
INJECT_T 37025 [(0,1)] D [] [] [] [] []
MERGE 37026 [(0,1),(0,0)] D [] [37028] [] [] [((0,0),(0,1))]
DISCARD 37027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37028 [(0,0)] HALF_D_PLUS_2 [37026] [] [] [] []
IDLE 37029 [(0,0)] 158 [] [] [] [] []
INJECT_T 37030 [(1,0)] D [] [] [] [] []
MERGE 37031 [(1,0),(0,0)] D [] [37033] [] [] [((0,0),(1,0))]
DISCARD 37032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37033 [(0,0)] HALF_D_PLUS_2 [37031] [] [] [] []
IDLE 37034 [(0,0)] 81 [] [] [] [] []
INJECT_T 37035 [(0,1)] D [] [] [] [] []
MERGE 37036 [(0,1),(0,0)] D [] [37038] [] [] [((0,0),(0,1))]
DISCARD 37037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37038 [(0,0)] HALF_D_PLUS_2 [37036] [] [] [] []
IDLE 37039 [(0,0)] 84 [] [] [] [] []
INJECT_T 37040 [(1,0)] D [] [] [] [] []
MERGE 37041 [(1,0),(0,0)] D [] [37043] [] [] [((0,0),(1,0))]
DISCARD 37042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37043 [(0,0)] HALF_D_PLUS_2 [37041] [] [] [] []
IDLE 37044 [(0,0)] 122 [] [] [] [] []
INJECT_T 37045 [(0,1)] D [] [] [] [] []
MERGE 37046 [(0,1),(0,0)] D [] [37048] [] [] [((0,0),(0,1))]
DISCARD 37047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37048 [(0,0)] HALF_D_PLUS_2 [37046] [] [] [] []
IDLE 37049 [(0,0)] 54 [] [] [] [] []
INJECT_T 37050 [(1,0)] D [] [] [] [] []
MERGE 37051 [(1,0),(0,0)] D [] [37053] [] [] [((0,0),(1,0))]
DISCARD 37052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37053 [(0,0)] HALF_D_PLUS_2 [37051] [] [] [] []
IDLE 37054 [(0,0)] 35 [] [] [] [] []
INJECT_T 37055 [(0,1)] D [] [] [] [] []
MERGE 37056 [(0,1),(0,0)] D [] [37058] [] [] [((0,0),(0,1))]
DISCARD 37057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37058 [(0,0)] HALF_D_PLUS_2 [37056] [] [] [] []
INJECT_T 37059 [(1,0)] D [] [] [] [] []
MERGE 37060 [(1,0),(0,0)] D [] [37062] [] [] [((0,0),(1,0))]
DISCARD 37061 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37062 [(0,0)] HALF_D_PLUS_2 [37060] [] [] [] []
IDLE 37063 [(0,0)] 157 [] [] [] [] []
INJECT_T 37064 [(0,1)] D [] [] [] [] []
MERGE 37065 [(0,1),(0,0)] D [] [37067] [] [] [((0,0),(0,1))]
DISCARD 37066 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37067 [(0,0)] HALF_D_PLUS_2 [37065] [] [] [] []
IDLE 37068 [(0,0)] 142 [] [] [] [] []
INJECT_T 37069 [(1,0)] D [] [] [] [] []
MERGE 37070 [(1,0),(0,0)] D [] [37072] [] [] [((0,0),(1,0))]
DISCARD 37071 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37072 [(0,0)] HALF_D_PLUS_2 [37070] [] [] [] []
IDLE 37073 [(0,0)] 65 [] [] [] [] []
INJECT_T 37074 [(0,1)] D [] [] [] [] []
MERGE 37075 [(0,1),(0,0)] D [] [37077] [] [] [((0,0),(0,1))]
DISCARD 37076 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37077 [(0,0)] HALF_D_PLUS_2 [37075] [] [] [] []
IDLE 37078 [(0,0)] 68 [] [] [] [] []
INJECT_T 37079 [(1,0)] D [] [] [] [] []
MERGE 37080 [(1,0),(0,0)] D [] [37082] [] [] [((0,0),(1,0))]
DISCARD 37081 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37082 [(0,0)] HALF_D_PLUS_2 [37080] [] [] [] []
IDLE 37083 [(0,0)] 150 [] [] [] [] []
INJECT_T 37084 [(0,1)] D [] [] [] [] []
MERGE 37085 [(0,1),(0,0)] D [] [37087] [] [] [((0,0),(0,1))]
DISCARD 37086 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37087 [(0,0)] HALF_D_PLUS_2 [37085] [] [] [] []
IDLE 37088 [(0,0)] 157 [] [] [] [] []
INJECT_T 37089 [(1,0)] D [] [] [] [] []
MERGE 37090 [(1,0),(0,0)] D [] [37092] [] [] [((0,0),(1,0))]
DISCARD 37091 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37092 [(0,0)] HALF_D_PLUS_2 [37090] [] [] [] []
IDLE 37093 [(0,0)] 133 [] [] [] [] []
INJECT_T 37094 [(0,1)] D [] [] [] [] []
MERGE 37095 [(0,1),(0,0)] D [] [37097] [] [] [((0,0),(0,1))]
DISCARD 37096 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37097 [(0,0)] HALF_D_PLUS_2 [37095] [] [] [] []
IDLE 37098 [(0,0)] 176 [] [] [] [] []
INJECT_T 37099 [(1,0)] D [] [] [] [] []
MERGE 37100 [(1,0),(0,0)] D [] [37102] [] [] [((0,0),(1,0))]
DISCARD 37101 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37102 [(0,0)] HALF_D_PLUS_2 [37100] [] [] [] []
IDLE 37103 [(0,0)] 18 [] [] [] [] []
INJECT_T 37104 [(0,1)] D [] [] [] [] []
MERGE 37105 [(0,1),(0,0)] D [] [37107] [] [] [((0,0),(0,1))]
DISCARD 37106 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37107 [(0,0)] HALF_D_PLUS_2 [37105] [] [] [] []
IDLE 37108 [(0,0)] 18 [] [] [] [] []
INJECT_T 37109 [(1,0)] D [] [] [] [] []
MERGE 37110 [(1,0),(0,0)] D [] [37112] [] [] [((0,0),(1,0))]
DISCARD 37111 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37112 [(0,0)] HALF_D_PLUS_2 [37110] [] [] [] []
IDLE 37113 [(0,0)] 135 [] [] [] [] []
INJECT_T 37114 [(0,1)] D [] [] [] [] []
MERGE 37115 [(0,1),(0,0)] D [] [37117] [] [] [((0,0),(0,1))]
DISCARD 37116 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37117 [(0,0)] HALF_D_PLUS_2 [37115] [] [] [] []
IDLE 37118 [(0,0)] 42 [] [] [] [] []
INJECT_T 37119 [(1,0)] D [] [] [] [] []
MERGE 37120 [(1,0),(0,0)] D [] [37122] [] [] [((0,0),(1,0))]
DISCARD 37121 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37122 [(0,0)] HALF_D_PLUS_2 [37120] [] [] [] []
IDLE 37123 [(0,0)] 160 [] [] [] [] []
INJECT_T 37124 [(0,1)] D [] [] [] [] []
MERGE 37125 [(0,1),(0,0)] D [] [37127] [] [] [((0,0),(0,1))]
DISCARD 37126 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37127 [(0,0)] HALF_D_PLUS_2 [37125] [] [] [] []
INJECT_T 37128 [(1,0)] D [] [] [] [] []
MERGE 37129 [(1,0),(0,0)] D [] [37131] [] [] [((0,0),(1,0))]
DISCARD 37130 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37131 [(0,0)] HALF_D_PLUS_2 [37129] [] [] [] []
IDLE 37132 [(0,0)] 200 [] [] [] [] []
INJECT_T 37133 [(0,1)] D [] [] [] [] []
MERGE 37134 [(0,1),(0,0)] D [] [37136] [] [] [((0,0),(0,1))]
DISCARD 37135 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37136 [(0,0)] HALF_D_PLUS_2 [37134] [] [] [] []
IDLE 37137 [(0,0)] 51 [] [] [] [] []
INJECT_T 37138 [(1,0)] D [] [] [] [] []
MERGE 37139 [(1,0),(0,0)] D [] [37141] [] [] [((0,0),(1,0))]
DISCARD 37140 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37141 [(0,0)] HALF_D_PLUS_2 [37139] [] [] [] []
IDLE 37142 [(0,0)] 68 [] [] [] [] []
INJECT_T 37143 [(0,1)] D [] [] [] [] []
MERGE 37144 [(0,1),(0,0)] D [] [37146] [] [] [((0,0),(0,1))]
DISCARD 37145 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37146 [(0,0)] HALF_D_PLUS_2 [37144] [] [] [] []
IDLE 37147 [(0,0)] 76 [] [] [] [] []
INJECT_T 37148 [(1,0)] D [] [] [] [] []
MERGE 37149 [(1,0),(0,0)] D [] [37151] [] [] [((0,0),(1,0))]
DISCARD 37150 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37151 [(0,0)] HALF_D_PLUS_2 [37149] [] [] [] []
IDLE 37152 [(0,0)] 7 [] [] [] [] []
INJECT_T 37153 [(0,1)] D [] [] [] [] []
MERGE 37154 [(0,1),(0,0)] D [] [37156] [] [] [((0,0),(0,1))]
DISCARD 37155 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37156 [(0,0)] HALF_D_PLUS_2 [37154] [] [] [] []
IDLE 37157 [(0,0)] 114 [] [] [] [] []
INJECT_T 37158 [(1,0)] D [] [] [] [] []
MERGE 37159 [(1,0),(0,0)] D [] [37161] [] [] [((0,0),(1,0))]
DISCARD 37160 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37161 [(0,0)] HALF_D_PLUS_2 [37159] [] [] [] []
IDLE 37162 [(0,0)] 72 [] [] [] [] []
INJECT_T 37163 [(0,1)] D [] [] [] [] []
MERGE 37164 [(0,1),(0,0)] D [] [37166] [] [] [((0,0),(0,1))]
DISCARD 37165 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37166 [(0,0)] HALF_D_PLUS_2 [37164] [] [] [] []
IDLE 37167 [(0,0)] 162 [] [] [] [] []
INJECT_T 37168 [(1,0)] D [] [] [] [] []
MERGE 37169 [(1,0),(0,0)] D [] [37171] [] [] [((0,0),(1,0))]
DISCARD 37170 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37171 [(0,0)] HALF_D_PLUS_2 [37169] [] [] [] []
IDLE 37172 [(0,0)] 117 [] [] [] [] []
INJECT_T 37173 [(0,1)] D [] [] [] [] []
MERGE 37174 [(0,1),(0,0)] D [] [37176] [] [] [((0,0),(0,1))]
DISCARD 37175 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37176 [(0,0)] HALF_D_PLUS_2 [37174] [] [] [] []
IDLE 37177 [(0,0)] 137 [] [] [] [] []
INJECT_T 37178 [(1,0)] D [] [] [] [] []
MERGE 37179 [(1,0),(0,0)] D [] [37181] [] [] [((0,0),(1,0))]
DISCARD 37180 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37181 [(0,0)] HALF_D_PLUS_2 [37179] [] [] [] []
IDLE 37182 [(0,0)] 108 [] [] [] [] []
INJECT_T 37183 [(0,1)] D [] [] [] [] []
MERGE 37184 [(0,1),(0,0)] D [] [37186] [] [] [((0,0),(0,1))]
DISCARD 37185 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37186 [(0,0)] HALF_D_PLUS_2 [37184] [] [] [] []
IDLE 37187 [(0,0)] 63 [] [] [] [] []
INJECT_T 37188 [(1,0)] D [] [] [] [] []
MERGE 37189 [(1,0),(0,0)] D [] [37191] [] [] [((0,0),(1,0))]
DISCARD 37190 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37191 [(0,0)] HALF_D_PLUS_2 [37189] [] [] [] []
IDLE 37192 [(0,0)] 6 [] [] [] [] []
INJECT_T 37193 [(0,1)] D [] [] [] [] []
MERGE 37194 [(0,1),(0,0)] D [] [37196] [] [] [((0,0),(0,1))]
DISCARD 37195 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37196 [(0,0)] HALF_D_PLUS_2 [37194] [] [] [] []
IDLE 37197 [(0,0)] 198 [] [] [] [] []
INJECT_T 37198 [(1,0)] D [] [] [] [] []
MERGE 37199 [(1,0),(0,0)] D [] [37201] [] [] [((0,0),(1,0))]
DISCARD 37200 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37201 [(0,0)] HALF_D_PLUS_2 [37199] [] [] [] []
IDLE 37202 [(0,0)] 6 [] [] [] [] []
INJECT_T 37203 [(0,1)] D [] [] [] [] []
MERGE 37204 [(0,1),(0,0)] D [] [37206] [] [] [((0,0),(0,1))]
DISCARD 37205 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37206 [(0,0)] HALF_D_PLUS_2 [37204] [] [] [] []
IDLE 37207 [(0,0)] 5 [] [] [] [] []
INJECT_T 37208 [(1,0)] D [] [] [] [] []
MERGE 37209 [(1,0),(0,0)] D [] [37211] [] [] [((0,0),(1,0))]
DISCARD 37210 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37211 [(0,0)] HALF_D_PLUS_2 [37209] [] [] [] []
IDLE 37212 [(0,0)] 88 [] [] [] [] []
INJECT_T 37213 [(0,1)] D [] [] [] [] []
MERGE 37214 [(0,1),(0,0)] D [] [37216] [] [] [((0,0),(0,1))]
DISCARD 37215 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37216 [(0,0)] HALF_D_PLUS_2 [37214] [] [] [] []
IDLE 37217 [(0,0)] 24 [] [] [] [] []
INJECT_T 37218 [(1,0)] D [] [] [] [] []
MERGE 37219 [(1,0),(0,0)] D [] [37221] [] [] [((0,0),(1,0))]
DISCARD 37220 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37221 [(0,0)] HALF_D_PLUS_2 [37219] [] [] [] []
IDLE 37222 [(0,0)] 176 [] [] [] [] []
INJECT_T 37223 [(0,1)] D [] [] [] [] []
MERGE 37224 [(0,1),(0,0)] D [] [37226] [] [] [((0,0),(0,1))]
DISCARD 37225 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37226 [(0,0)] HALF_D_PLUS_2 [37224] [] [] [] []
IDLE 37227 [(0,0)] 7 [] [] [] [] []
INJECT_T 37228 [(1,0)] D [] [] [] [] []
MERGE 37229 [(1,0),(0,0)] D [] [37231] [] [] [((0,0),(1,0))]
DISCARD 37230 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37231 [(0,0)] HALF_D_PLUS_2 [37229] [] [] [] []
IDLE 37232 [(0,0)] 14 [] [] [] [] []
INJECT_T 37233 [(0,1)] D [] [] [] [] []
MERGE 37234 [(0,1),(0,0)] D [] [37236] [] [] [((0,0),(0,1))]
DISCARD 37235 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37236 [(0,0)] HALF_D_PLUS_2 [37234] [] [] [] []
IDLE 37237 [(0,0)] 147 [] [] [] [] []
INJECT_T 37238 [(1,0)] D [] [] [] [] []
MERGE 37239 [(1,0),(0,0)] D [] [37241] [] [] [((0,0),(1,0))]
DISCARD 37240 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37241 [(0,0)] HALF_D_PLUS_2 [37239] [] [] [] []
IDLE 37242 [(0,0)] 166 [] [] [] [] []
INJECT_T 37243 [(0,1)] D [] [] [] [] []
MERGE 37244 [(0,1),(0,0)] D [] [37246] [] [] [((0,0),(0,1))]
DISCARD 37245 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37246 [(0,0)] HALF_D_PLUS_2 [37244] [] [] [] []
IDLE 37247 [(0,0)] 84 [] [] [] [] []
INJECT_T 37248 [(1,0)] D [] [] [] [] []
MERGE 37249 [(1,0),(0,0)] D [] [37251] [] [] [((0,0),(1,0))]
DISCARD 37250 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37251 [(0,0)] HALF_D_PLUS_2 [37249] [] [] [] []
IDLE 37252 [(0,0)] 107 [] [] [] [] []
INJECT_T 37253 [(0,1)] D [] [] [] [] []
MERGE 37254 [(0,1),(0,0)] D [] [37256] [] [] [((0,0),(0,1))]
DISCARD 37255 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37256 [(0,0)] HALF_D_PLUS_2 [37254] [] [] [] []
IDLE 37257 [(0,0)] 89 [] [] [] [] []
INJECT_T 37258 [(1,0)] D [] [] [] [] []
MERGE 37259 [(1,0),(0,0)] D [] [37261] [] [] [((0,0),(1,0))]
DISCARD 37260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37261 [(0,0)] HALF_D_PLUS_2 [37259] [] [] [] []
IDLE 37262 [(0,0)] 177 [] [] [] [] []
INJECT_T 37263 [(0,1)] D [] [] [] [] []
MERGE 37264 [(0,1),(0,0)] D [] [37266] [] [] [((0,0),(0,1))]
DISCARD 37265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37266 [(0,0)] HALF_D_PLUS_2 [37264] [] [] [] []
IDLE 37267 [(0,0)] 164 [] [] [] [] []
INJECT_T 37268 [(1,0)] D [] [] [] [] []
MERGE 37269 [(1,0),(0,0)] D [] [37271] [] [] [((0,0),(1,0))]
DISCARD 37270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37271 [(0,0)] HALF_D_PLUS_2 [37269] [] [] [] []
IDLE 37272 [(0,0)] 71 [] [] [] [] []
INJECT_T 37273 [(0,1)] D [] [] [] [] []
MERGE 37274 [(0,1),(0,0)] D [] [37276] [] [] [((0,0),(0,1))]
DISCARD 37275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37276 [(0,0)] HALF_D_PLUS_2 [37274] [] [] [] []
IDLE 37277 [(0,0)] 135 [] [] [] [] []
INJECT_T 37278 [(1,0)] D [] [] [] [] []
MERGE 37279 [(1,0),(0,0)] D [] [37281] [] [] [((0,0),(1,0))]
DISCARD 37280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37281 [(0,0)] HALF_D_PLUS_2 [37279] [] [] [] []
IDLE 37282 [(0,0)] 164 [] [] [] [] []
INJECT_T 37283 [(0,1)] D [] [] [] [] []
MERGE 37284 [(0,1),(0,0)] D [] [37286] [] [] [((0,0),(0,1))]
DISCARD 37285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37286 [(0,0)] HALF_D_PLUS_2 [37284] [] [] [] []
IDLE 37287 [(0,0)] 119 [] [] [] [] []
INJECT_T 37288 [(1,0)] D [] [] [] [] []
MERGE 37289 [(1,0),(0,0)] D [] [37291] [] [] [((0,0),(1,0))]
DISCARD 37290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37291 [(0,0)] HALF_D_PLUS_2 [37289] [] [] [] []
IDLE 37292 [(0,0)] 111 [] [] [] [] []
INJECT_T 37293 [(0,1)] D [] [] [] [] []
MERGE 37294 [(0,1),(0,0)] D [] [37296] [] [] [((0,0),(0,1))]
DISCARD 37295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37296 [(0,0)] HALF_D_PLUS_2 [37294] [] [] [] []
IDLE 37297 [(0,0)] 116 [] [] [] [] []
INJECT_T 37298 [(1,0)] D [] [] [] [] []
MERGE 37299 [(1,0),(0,0)] D [] [37301] [] [] [((0,0),(1,0))]
DISCARD 37300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37301 [(0,0)] HALF_D_PLUS_2 [37299] [] [] [] []
IDLE 37302 [(0,0)] 31 [] [] [] [] []
INJECT_T 37303 [(0,1)] D [] [] [] [] []
MERGE 37304 [(0,1),(0,0)] D [] [37306] [] [] [((0,0),(0,1))]
DISCARD 37305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37306 [(0,0)] HALF_D_PLUS_2 [37304] [] [] [] []
IDLE 37307 [(0,0)] 64 [] [] [] [] []
INJECT_T 37308 [(1,0)] D [] [] [] [] []
MERGE 37309 [(1,0),(0,0)] D [] [37311] [] [] [((0,0),(1,0))]
DISCARD 37310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37311 [(0,0)] HALF_D_PLUS_2 [37309] [] [] [] []
IDLE 37312 [(0,0)] 40 [] [] [] [] []
INJECT_T 37313 [(0,1)] D [] [] [] [] []
MERGE 37314 [(0,1),(0,0)] D [] [37316] [] [] [((0,0),(0,1))]
DISCARD 37315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37316 [(0,0)] HALF_D_PLUS_2 [37314] [] [] [] []
IDLE 37317 [(0,0)] 142 [] [] [] [] []
INJECT_T 37318 [(1,0)] D [] [] [] [] []
MERGE 37319 [(1,0),(0,0)] D [] [37321] [] [] [((0,0),(1,0))]
DISCARD 37320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37321 [(0,0)] HALF_D_PLUS_2 [37319] [] [] [] []
IDLE 37322 [(0,0)] 195 [] [] [] [] []
INJECT_T 37323 [(0,1)] D [] [] [] [] []
MERGE 37324 [(0,1),(0,0)] D [] [37326] [] [] [((0,0),(0,1))]
DISCARD 37325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37326 [(0,0)] HALF_D_PLUS_2 [37324] [] [] [] []
IDLE 37327 [(0,0)] 68 [] [] [] [] []
INJECT_T 37328 [(1,0)] D [] [] [] [] []
MERGE 37329 [(1,0),(0,0)] D [] [37331] [] [] [((0,0),(1,0))]
DISCARD 37330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37331 [(0,0)] HALF_D_PLUS_2 [37329] [] [] [] []
IDLE 37332 [(0,0)] 61 [] [] [] [] []
INJECT_T 37333 [(0,1)] D [] [] [] [] []
MERGE 37334 [(0,1),(0,0)] D [] [37336] [] [] [((0,0),(0,1))]
DISCARD 37335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37336 [(0,0)] HALF_D_PLUS_2 [37334] [] [] [] []
IDLE 37337 [(0,0)] 66 [] [] [] [] []
INJECT_T 37338 [(1,0)] D [] [] [] [] []
MERGE 37339 [(1,0),(0,0)] D [] [37341] [] [] [((0,0),(1,0))]
DISCARD 37340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37341 [(0,0)] HALF_D_PLUS_2 [37339] [] [] [] []
IDLE 37342 [(0,0)] 8 [] [] [] [] []
INJECT_T 37343 [(0,1)] D [] [] [] [] []
MERGE 37344 [(0,1),(0,0)] D [] [37346] [] [] [((0,0),(0,1))]
DISCARD 37345 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37346 [(0,0)] HALF_D_PLUS_2 [37344] [] [] [] []
IDLE 37347 [(0,0)] 2 [] [] [] [] []
INJECT_T 37348 [(1,0)] D [] [] [] [] []
MERGE 37349 [(1,0),(0,0)] D [] [37351] [] [] [((0,0),(1,0))]
DISCARD 37350 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37351 [(0,0)] HALF_D_PLUS_2 [37349] [] [] [] []
IDLE 37352 [(0,0)] 88 [] [] [] [] []
INJECT_T 37353 [(0,1)] D [] [] [] [] []
MERGE 37354 [(0,1),(0,0)] D [] [37356] [] [] [((0,0),(0,1))]
DISCARD 37355 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37356 [(0,0)] HALF_D_PLUS_2 [37354] [] [] [] []
IDLE 37357 [(0,0)] 98 [] [] [] [] []
INJECT_T 37358 [(1,0)] D [] [] [] [] []
MERGE 37359 [(1,0),(0,0)] D [] [37361] [] [] [((0,0),(1,0))]
DISCARD 37360 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37361 [(0,0)] HALF_D_PLUS_2 [37359] [] [] [] []
IDLE 37362 [(0,0)] 117 [] [] [] [] []
INJECT_T 37363 [(0,1)] D [] [] [] [] []
MERGE 37364 [(0,1),(0,0)] D [] [37366] [] [] [((0,0),(0,1))]
DISCARD 37365 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37366 [(0,0)] HALF_D_PLUS_2 [37364] [] [] [] []
IDLE 37367 [(0,0)] 176 [] [] [] [] []
INJECT_T 37368 [(1,0)] D [] [] [] [] []
MERGE 37369 [(1,0),(0,0)] D [] [37371] [] [] [((0,0),(1,0))]
DISCARD 37370 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37371 [(0,0)] HALF_D_PLUS_2 [37369] [] [] [] []
IDLE 37372 [(0,0)] 138 [] [] [] [] []
INJECT_T 37373 [(0,1)] D [] [] [] [] []
MERGE 37374 [(0,1),(0,0)] D [] [37376] [] [] [((0,0),(0,1))]
DISCARD 37375 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37376 [(0,0)] HALF_D_PLUS_2 [37374] [] [] [] []
IDLE 37377 [(0,0)] 149 [] [] [] [] []
INJECT_T 37378 [(1,0)] D [] [] [] [] []
MERGE 37379 [(1,0),(0,0)] D [] [37381] [] [] [((0,0),(1,0))]
DISCARD 37380 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37381 [(0,0)] HALF_D_PLUS_2 [37379] [] [] [] []
INJECT_T 37382 [(0,1)] D [] [] [] [] []
MERGE 37383 [(0,1),(0,0)] D [] [37385] [] [] [((0,0),(0,1))]
DISCARD 37384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37385 [(0,0)] HALF_D_PLUS_2 [37383] [] [] [] []
IDLE 37386 [(0,0)] 179 [] [] [] [] []
INJECT_T 37387 [(1,0)] D [] [] [] [] []
MERGE 37388 [(1,0),(0,0)] D [] [37390] [] [] [((0,0),(1,0))]
DISCARD 37389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37390 [(0,0)] HALF_D_PLUS_2 [37388] [] [] [] []
IDLE 37391 [(0,0)] 38 [] [] [] [] []
INJECT_T 37392 [(0,1)] D [] [] [] [] []
MERGE 37393 [(0,1),(0,0)] D [] [37395] [] [] [((0,0),(0,1))]
DISCARD 37394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37395 [(0,0)] HALF_D_PLUS_2 [37393] [] [] [] []
IDLE 37396 [(0,0)] 192 [] [] [] [] []
INJECT_T 37397 [(1,0)] D [] [] [] [] []
MERGE 37398 [(1,0),(0,0)] D [] [37400] [] [] [((0,0),(1,0))]
DISCARD 37399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37400 [(0,0)] HALF_D_PLUS_2 [37398] [] [] [] []
IDLE 37401 [(0,0)] 1 [] [] [] [] []
INJECT_T 37402 [(0,1)] D [] [] [] [] []
MERGE 37403 [(0,1),(0,0)] D [] [37405] [] [] [((0,0),(0,1))]
DISCARD 37404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37405 [(0,0)] HALF_D_PLUS_2 [37403] [] [] [] []
IDLE 37406 [(0,0)] 127 [] [] [] [] []
INJECT_T 37407 [(1,0)] D [] [] [] [] []
MERGE 37408 [(1,0),(0,0)] D [] [37410] [] [] [((0,0),(1,0))]
DISCARD 37409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37410 [(0,0)] HALF_D_PLUS_2 [37408] [] [] [] []
IDLE 37411 [(0,0)] 42 [] [] [] [] []
INJECT_T 37412 [(0,1)] D [] [] [] [] []
MERGE 37413 [(0,1),(0,0)] D [] [37415] [] [] [((0,0),(0,1))]
DISCARD 37414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37415 [(0,0)] HALF_D_PLUS_2 [37413] [] [] [] []
IDLE 37416 [(0,0)] 136 [] [] [] [] []
INJECT_T 37417 [(1,0)] D [] [] [] [] []
MERGE 37418 [(1,0),(0,0)] D [] [37420] [] [] [((0,0),(1,0))]
DISCARD 37419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37420 [(0,0)] HALF_D_PLUS_2 [37418] [] [] [] []
IDLE 37421 [(0,0)] 128 [] [] [] [] []
INJECT_T 37422 [(0,1)] D [] [] [] [] []
MERGE 37423 [(0,1),(0,0)] D [] [37425] [] [] [((0,0),(0,1))]
DISCARD 37424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37425 [(0,0)] HALF_D_PLUS_2 [37423] [] [] [] []
IDLE 37426 [(0,0)] 150 [] [] [] [] []
INJECT_T 37427 [(1,0)] D [] [] [] [] []
MERGE 37428 [(1,0),(0,0)] D [] [37430] [] [] [((0,0),(1,0))]
DISCARD 37429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37430 [(0,0)] HALF_D_PLUS_2 [37428] [] [] [] []
IDLE 37431 [(0,0)] 61 [] [] [] [] []
INJECT_T 37432 [(0,1)] D [] [] [] [] []
MERGE 37433 [(0,1),(0,0)] D [] [37435] [] [] [((0,0),(0,1))]
DISCARD 37434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37435 [(0,0)] HALF_D_PLUS_2 [37433] [] [] [] []
IDLE 37436 [(0,0)] 145 [] [] [] [] []
INJECT_T 37437 [(1,0)] D [] [] [] [] []
MERGE 37438 [(1,0),(0,0)] D [] [37440] [] [] [((0,0),(1,0))]
DISCARD 37439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37440 [(0,0)] HALF_D_PLUS_2 [37438] [] [] [] []
IDLE 37441 [(0,0)] 39 [] [] [] [] []
INJECT_T 37442 [(0,1)] D [] [] [] [] []
MERGE 37443 [(0,1),(0,0)] D [] [37445] [] [] [((0,0),(0,1))]
DISCARD 37444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37445 [(0,0)] HALF_D_PLUS_2 [37443] [] [] [] []
IDLE 37446 [(0,0)] 86 [] [] [] [] []
INJECT_T 37447 [(1,0)] D [] [] [] [] []
MERGE 37448 [(1,0),(0,0)] D [] [37450] [] [] [((0,0),(1,0))]
DISCARD 37449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37450 [(0,0)] HALF_D_PLUS_2 [37448] [] [] [] []
IDLE 37451 [(0,0)] 153 [] [] [] [] []
INJECT_T 37452 [(0,1)] D [] [] [] [] []
MERGE 37453 [(0,1),(0,0)] D [] [37455] [] [] [((0,0),(0,1))]
DISCARD 37454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37455 [(0,0)] HALF_D_PLUS_2 [37453] [] [] [] []
IDLE 37456 [(0,0)] 90 [] [] [] [] []
INJECT_T 37457 [(1,0)] D [] [] [] [] []
MERGE 37458 [(1,0),(0,0)] D [] [37460] [] [] [((0,0),(1,0))]
DISCARD 37459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37460 [(0,0)] HALF_D_PLUS_2 [37458] [] [] [] []
IDLE 37461 [(0,0)] 107 [] [] [] [] []
INJECT_T 37462 [(0,1)] D [] [] [] [] []
MERGE 37463 [(0,1),(0,0)] D [] [37465] [] [] [((0,0),(0,1))]
DISCARD 37464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37465 [(0,0)] HALF_D_PLUS_2 [37463] [] [] [] []
IDLE 37466 [(0,0)] 121 [] [] [] [] []
INJECT_T 37467 [(1,0)] D [] [] [] [] []
MERGE 37468 [(1,0),(0,0)] D [] [37470] [] [] [((0,0),(1,0))]
DISCARD 37469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37470 [(0,0)] HALF_D_PLUS_2 [37468] [] [] [] []
IDLE 37471 [(0,0)] 128 [] [] [] [] []
INJECT_T 37472 [(0,1)] D [] [] [] [] []
MERGE 37473 [(0,1),(0,0)] D [] [37475] [] [] [((0,0),(0,1))]
DISCARD 37474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37475 [(0,0)] HALF_D_PLUS_2 [37473] [] [] [] []
IDLE 37476 [(0,0)] 2 [] [] [] [] []
INJECT_T 37477 [(1,0)] D [] [] [] [] []
MERGE 37478 [(1,0),(0,0)] D [] [37480] [] [] [((0,0),(1,0))]
DISCARD 37479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37480 [(0,0)] HALF_D_PLUS_2 [37478] [] [] [] []
IDLE 37481 [(0,0)] 161 [] [] [] [] []
INJECT_T 37482 [(0,1)] D [] [] [] [] []
MERGE 37483 [(0,1),(0,0)] D [] [37485] [] [] [((0,0),(0,1))]
DISCARD 37484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37485 [(0,0)] HALF_D_PLUS_2 [37483] [] [] [] []
IDLE 37486 [(0,0)] 172 [] [] [] [] []
INJECT_T 37487 [(1,0)] D [] [] [] [] []
MERGE 37488 [(1,0),(0,0)] D [] [37490] [] [] [((0,0),(1,0))]
DISCARD 37489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37490 [(0,0)] HALF_D_PLUS_2 [37488] [] [] [] []
IDLE 37491 [(0,0)] 47 [] [] [] [] []
INJECT_T 37492 [(0,1)] D [] [] [] [] []
MERGE 37493 [(0,1),(0,0)] D [] [37495] [] [] [((0,0),(0,1))]
DISCARD 37494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37495 [(0,0)] HALF_D_PLUS_2 [37493] [] [] [] []
IDLE 37496 [(0,0)] 149 [] [] [] [] []
INJECT_T 37497 [(1,0)] D [] [] [] [] []
MERGE 37498 [(1,0),(0,0)] D [] [37500] [] [] [((0,0),(1,0))]
DISCARD 37499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37500 [(0,0)] HALF_D_PLUS_2 [37498] [] [] [] []
IDLE 37501 [(0,0)] 11 [] [] [] [] []
INJECT_T 37502 [(0,1)] D [] [] [] [] []
MERGE 37503 [(0,1),(0,0)] D [] [37505] [] [] [((0,0),(0,1))]
DISCARD 37504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37505 [(0,0)] HALF_D_PLUS_2 [37503] [] [] [] []
IDLE 37506 [(0,0)] 69 [] [] [] [] []
INJECT_T 37507 [(1,0)] D [] [] [] [] []
MERGE 37508 [(1,0),(0,0)] D [] [37510] [] [] [((0,0),(1,0))]
DISCARD 37509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37510 [(0,0)] HALF_D_PLUS_2 [37508] [] [] [] []
IDLE 37511 [(0,0)] 133 [] [] [] [] []
INJECT_T 37512 [(0,1)] D [] [] [] [] []
MERGE 37513 [(0,1),(0,0)] D [] [37515] [] [] [((0,0),(0,1))]
DISCARD 37514 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37515 [(0,0)] HALF_D_PLUS_2 [37513] [] [] [] []
IDLE 37516 [(0,0)] 102 [] [] [] [] []
INJECT_T 37517 [(1,0)] D [] [] [] [] []
MERGE 37518 [(1,0),(0,0)] D [] [37520] [] [] [((0,0),(1,0))]
DISCARD 37519 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37520 [(0,0)] HALF_D_PLUS_2 [37518] [] [] [] []
IDLE 37521 [(0,0)] 159 [] [] [] [] []
INJECT_T 37522 [(0,1)] D [] [] [] [] []
MERGE 37523 [(0,1),(0,0)] D [] [37525] [] [] [((0,0),(0,1))]
DISCARD 37524 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37525 [(0,0)] HALF_D_PLUS_2 [37523] [] [] [] []
IDLE 37526 [(0,0)] 70 [] [] [] [] []
INJECT_T 37527 [(1,0)] D [] [] [] [] []
MERGE 37528 [(1,0),(0,0)] D [] [37530] [] [] [((0,0),(1,0))]
DISCARD 37529 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37530 [(0,0)] HALF_D_PLUS_2 [37528] [] [] [] []
IDLE 37531 [(0,0)] 104 [] [] [] [] []
INJECT_T 37532 [(0,1)] D [] [] [] [] []
MERGE 37533 [(0,1),(0,0)] D [] [37535] [] [] [((0,0),(0,1))]
DISCARD 37534 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37535 [(0,0)] HALF_D_PLUS_2 [37533] [] [] [] []
IDLE 37536 [(0,0)] 138 [] [] [] [] []
INJECT_T 37537 [(1,0)] D [] [] [] [] []
MERGE 37538 [(1,0),(0,0)] D [] [37540] [] [] [((0,0),(1,0))]
DISCARD 37539 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37540 [(0,0)] HALF_D_PLUS_2 [37538] [] [] [] []
IDLE 37541 [(0,0)] 162 [] [] [] [] []
INJECT_T 37542 [(0,1)] D [] [] [] [] []
MERGE 37543 [(0,1),(0,0)] D [] [37545] [] [] [((0,0),(0,1))]
DISCARD 37544 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37545 [(0,0)] HALF_D_PLUS_2 [37543] [] [] [] []
IDLE 37546 [(0,0)] 155 [] [] [] [] []
INJECT_T 37547 [(1,0)] D [] [] [] [] []
MERGE 37548 [(1,0),(0,0)] D [] [37550] [] [] [((0,0),(1,0))]
DISCARD 37549 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37550 [(0,0)] HALF_D_PLUS_2 [37548] [] [] [] []
IDLE 37551 [(0,0)] 72 [] [] [] [] []
INJECT_T 37552 [(0,1)] D [] [] [] [] []
MERGE 37553 [(0,1),(0,0)] D [] [37555] [] [] [((0,0),(0,1))]
DISCARD 37554 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37555 [(0,0)] HALF_D_PLUS_2 [37553] [] [] [] []
IDLE 37556 [(0,0)] 45 [] [] [] [] []
INJECT_T 37557 [(1,0)] D [] [] [] [] []
MERGE 37558 [(1,0),(0,0)] D [] [37560] [] [] [((0,0),(1,0))]
DISCARD 37559 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37560 [(0,0)] HALF_D_PLUS_2 [37558] [] [] [] []
IDLE 37561 [(0,0)] 143 [] [] [] [] []
INJECT_T 37562 [(0,1)] D [] [] [] [] []
MERGE 37563 [(0,1),(0,0)] D [] [37565] [] [] [((0,0),(0,1))]
DISCARD 37564 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37565 [(0,0)] HALF_D_PLUS_2 [37563] [] [] [] []
IDLE 37566 [(0,0)] 16 [] [] [] [] []
INJECT_T 37567 [(1,0)] D [] [] [] [] []
MERGE 37568 [(1,0),(0,0)] D [] [37570] [] [] [((0,0),(1,0))]
DISCARD 37569 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37570 [(0,0)] HALF_D_PLUS_2 [37568] [] [] [] []
IDLE 37571 [(0,0)] 105 [] [] [] [] []
INJECT_T 37572 [(0,1)] D [] [] [] [] []
MERGE 37573 [(0,1),(0,0)] D [] [37575] [] [] [((0,0),(0,1))]
DISCARD 37574 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37575 [(0,0)] HALF_D_PLUS_2 [37573] [] [] [] []
IDLE 37576 [(0,0)] 78 [] [] [] [] []
INJECT_T 37577 [(1,0)] D [] [] [] [] []
MERGE 37578 [(1,0),(0,0)] D [] [37580] [] [] [((0,0),(1,0))]
DISCARD 37579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37580 [(0,0)] HALF_D_PLUS_2 [37578] [] [] [] []
IDLE 37581 [(0,0)] 65 [] [] [] [] []
INJECT_T 37582 [(0,1)] D [] [] [] [] []
MERGE 37583 [(0,1),(0,0)] D [] [37585] [] [] [((0,0),(0,1))]
DISCARD 37584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37585 [(0,0)] HALF_D_PLUS_2 [37583] [] [] [] []
IDLE 37586 [(0,0)] 43 [] [] [] [] []
INJECT_T 37587 [(1,0)] D [] [] [] [] []
MERGE 37588 [(1,0),(0,0)] D [] [37590] [] [] [((0,0),(1,0))]
DISCARD 37589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37590 [(0,0)] HALF_D_PLUS_2 [37588] [] [] [] []
IDLE 37591 [(0,0)] 134 [] [] [] [] []
INJECT_T 37592 [(0,1)] D [] [] [] [] []
MERGE 37593 [(0,1),(0,0)] D [] [37595] [] [] [((0,0),(0,1))]
DISCARD 37594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37595 [(0,0)] HALF_D_PLUS_2 [37593] [] [] [] []
IDLE 37596 [(0,0)] 83 [] [] [] [] []
INJECT_T 37597 [(1,0)] D [] [] [] [] []
MERGE 37598 [(1,0),(0,0)] D [] [37600] [] [] [((0,0),(1,0))]
DISCARD 37599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37600 [(0,0)] HALF_D_PLUS_2 [37598] [] [] [] []
IDLE 37601 [(0,0)] 24 [] [] [] [] []
INJECT_T 37602 [(0,1)] D [] [] [] [] []
MERGE 37603 [(0,1),(0,0)] D [] [37605] [] [] [((0,0),(0,1))]
DISCARD 37604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37605 [(0,0)] HALF_D_PLUS_2 [37603] [] [] [] []
IDLE 37606 [(0,0)] 121 [] [] [] [] []
INJECT_T 37607 [(1,0)] D [] [] [] [] []
MERGE 37608 [(1,0),(0,0)] D [] [37610] [] [] [((0,0),(1,0))]
DISCARD 37609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37610 [(0,0)] HALF_D_PLUS_2 [37608] [] [] [] []
IDLE 37611 [(0,0)] 99 [] [] [] [] []
INJECT_T 37612 [(0,1)] D [] [] [] [] []
MERGE 37613 [(0,1),(0,0)] D [] [37615] [] [] [((0,0),(0,1))]
DISCARD 37614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37615 [(0,0)] HALF_D_PLUS_2 [37613] [] [] [] []
IDLE 37616 [(0,0)] 33 [] [] [] [] []
INJECT_T 37617 [(1,0)] D [] [] [] [] []
MERGE 37618 [(1,0),(0,0)] D [] [37620] [] [] [((0,0),(1,0))]
DISCARD 37619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37620 [(0,0)] HALF_D_PLUS_2 [37618] [] [] [] []
IDLE 37621 [(0,0)] 139 [] [] [] [] []
INJECT_T 37622 [(0,1)] D [] [] [] [] []
MERGE 37623 [(0,1),(0,0)] D [] [37625] [] [] [((0,0),(0,1))]
DISCARD 37624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37625 [(0,0)] HALF_D_PLUS_2 [37623] [] [] [] []
IDLE 37626 [(0,0)] 50 [] [] [] [] []
INJECT_T 37627 [(1,0)] D [] [] [] [] []
MERGE 37628 [(1,0),(0,0)] D [] [37630] [] [] [((0,0),(1,0))]
DISCARD 37629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37630 [(0,0)] HALF_D_PLUS_2 [37628] [] [] [] []
IDLE 37631 [(0,0)] 144 [] [] [] [] []
INJECT_T 37632 [(0,1)] D [] [] [] [] []
MERGE 37633 [(0,1),(0,0)] D [] [37635] [] [] [((0,0),(0,1))]
DISCARD 37634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37635 [(0,0)] HALF_D_PLUS_2 [37633] [] [] [] []
IDLE 37636 [(0,0)] 35 [] [] [] [] []
INJECT_T 37637 [(1,0)] D [] [] [] [] []
MERGE 37638 [(1,0),(0,0)] D [] [37640] [] [] [((0,0),(1,0))]
DISCARD 37639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37640 [(0,0)] HALF_D_PLUS_2 [37638] [] [] [] []
IDLE 37641 [(0,0)] 24 [] [] [] [] []
INJECT_T 37642 [(0,1)] D [] [] [] [] []
MERGE 37643 [(0,1),(0,0)] D [] [37645] [] [] [((0,0),(0,1))]
DISCARD 37644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37645 [(0,0)] HALF_D_PLUS_2 [37643] [] [] [] []
IDLE 37646 [(0,0)] 11 [] [] [] [] []
INJECT_T 37647 [(1,0)] D [] [] [] [] []
MERGE 37648 [(1,0),(0,0)] D [] [37650] [] [] [((0,0),(1,0))]
DISCARD 37649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37650 [(0,0)] HALF_D_PLUS_2 [37648] [] [] [] []
IDLE 37651 [(0,0)] 149 [] [] [] [] []
INJECT_T 37652 [(0,1)] D [] [] [] [] []
MERGE 37653 [(0,1),(0,0)] D [] [37655] [] [] [((0,0),(0,1))]
DISCARD 37654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37655 [(0,0)] HALF_D_PLUS_2 [37653] [] [] [] []
IDLE 37656 [(0,0)] 28 [] [] [] [] []
INJECT_T 37657 [(1,0)] D [] [] [] [] []
MERGE 37658 [(1,0),(0,0)] D [] [37660] [] [] [((0,0),(1,0))]
DISCARD 37659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37660 [(0,0)] HALF_D_PLUS_2 [37658] [] [] [] []
IDLE 37661 [(0,0)] 21 [] [] [] [] []
INJECT_T 37662 [(0,1)] D [] [] [] [] []
MERGE 37663 [(0,1),(0,0)] D [] [37665] [] [] [((0,0),(0,1))]
DISCARD 37664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37665 [(0,0)] HALF_D_PLUS_2 [37663] [] [] [] []
IDLE 37666 [(0,0)] 119 [] [] [] [] []
INJECT_T 37667 [(1,0)] D [] [] [] [] []
MERGE 37668 [(1,0),(0,0)] D [] [37670] [] [] [((0,0),(1,0))]
DISCARD 37669 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37670 [(0,0)] HALF_D_PLUS_2 [37668] [] [] [] []
IDLE 37671 [(0,0)] 160 [] [] [] [] []
INJECT_T 37672 [(0,1)] D [] [] [] [] []
MERGE 37673 [(0,1),(0,0)] D [] [37675] [] [] [((0,0),(0,1))]
DISCARD 37674 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37675 [(0,0)] HALF_D_PLUS_2 [37673] [] [] [] []
IDLE 37676 [(0,0)] 98 [] [] [] [] []
INJECT_T 37677 [(1,0)] D [] [] [] [] []
MERGE 37678 [(1,0),(0,0)] D [] [37680] [] [] [((0,0),(1,0))]
DISCARD 37679 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37680 [(0,0)] HALF_D_PLUS_2 [37678] [] [] [] []
IDLE 37681 [(0,0)] 132 [] [] [] [] []
INJECT_T 37682 [(0,1)] D [] [] [] [] []
MERGE 37683 [(0,1),(0,0)] D [] [37685] [] [] [((0,0),(0,1))]
DISCARD 37684 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37685 [(0,0)] HALF_D_PLUS_2 [37683] [] [] [] []
IDLE 37686 [(0,0)] 99 [] [] [] [] []
INJECT_T 37687 [(1,0)] D [] [] [] [] []
MERGE 37688 [(1,0),(0,0)] D [] [37690] [] [] [((0,0),(1,0))]
DISCARD 37689 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37690 [(0,0)] HALF_D_PLUS_2 [37688] [] [] [] []
IDLE 37691 [(0,0)] 47 [] [] [] [] []
INJECT_T 37692 [(0,1)] D [] [] [] [] []
MERGE 37693 [(0,1),(0,0)] D [] [37695] [] [] [((0,0),(0,1))]
DISCARD 37694 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37695 [(0,0)] HALF_D_PLUS_2 [37693] [] [] [] []
IDLE 37696 [(0,0)] 180 [] [] [] [] []
INJECT_T 37697 [(1,0)] D [] [] [] [] []
MERGE 37698 [(1,0),(0,0)] D [] [37700] [] [] [((0,0),(1,0))]
DISCARD 37699 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37700 [(0,0)] HALF_D_PLUS_2 [37698] [] [] [] []
IDLE 37701 [(0,0)] 114 [] [] [] [] []
INJECT_T 37702 [(0,1)] D [] [] [] [] []
MERGE 37703 [(0,1),(0,0)] D [] [37705] [] [] [((0,0),(0,1))]
DISCARD 37704 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37705 [(0,0)] HALF_D_PLUS_2 [37703] [] [] [] []
IDLE 37706 [(0,0)] 8 [] [] [] [] []
INJECT_T 37707 [(1,0)] D [] [] [] [] []
MERGE 37708 [(1,0),(0,0)] D [] [37710] [] [] [((0,0),(1,0))]
DISCARD 37709 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37710 [(0,0)] HALF_D_PLUS_2 [37708] [] [] [] []
IDLE 37711 [(0,0)] 184 [] [] [] [] []
INJECT_T 37712 [(0,1)] D [] [] [] [] []
MERGE 37713 [(0,1),(0,0)] D [] [37715] [] [] [((0,0),(0,1))]
DISCARD 37714 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37715 [(0,0)] HALF_D_PLUS_2 [37713] [] [] [] []
IDLE 37716 [(0,0)] 54 [] [] [] [] []
INJECT_T 37717 [(1,0)] D [] [] [] [] []
MERGE 37718 [(1,0),(0,0)] D [] [37720] [] [] [((0,0),(1,0))]
DISCARD 37719 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37720 [(0,0)] HALF_D_PLUS_2 [37718] [] [] [] []
IDLE 37721 [(0,0)] 10 [] [] [] [] []
INJECT_T 37722 [(0,1)] D [] [] [] [] []
MERGE 37723 [(0,1),(0,0)] D [] [37725] [] [] [((0,0),(0,1))]
DISCARD 37724 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37725 [(0,0)] HALF_D_PLUS_2 [37723] [] [] [] []
IDLE 37726 [(0,0)] 61 [] [] [] [] []
INJECT_T 37727 [(1,0)] D [] [] [] [] []
MERGE 37728 [(1,0),(0,0)] D [] [37730] [] [] [((0,0),(1,0))]
DISCARD 37729 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37730 [(0,0)] HALF_D_PLUS_2 [37728] [] [] [] []
IDLE 37731 [(0,0)] 143 [] [] [] [] []
INJECT_T 37732 [(0,1)] D [] [] [] [] []
MERGE 37733 [(0,1),(0,0)] D [] [37735] [] [] [((0,0),(0,1))]
DISCARD 37734 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37735 [(0,0)] HALF_D_PLUS_2 [37733] [] [] [] []
IDLE 37736 [(0,0)] 82 [] [] [] [] []
INJECT_T 37737 [(1,0)] D [] [] [] [] []
MERGE 37738 [(1,0),(0,0)] D [] [37740] [] [] [((0,0),(1,0))]
DISCARD 37739 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37740 [(0,0)] HALF_D_PLUS_2 [37738] [] [] [] []
IDLE 37741 [(0,0)] 136 [] [] [] [] []
INJECT_T 37742 [(0,1)] D [] [] [] [] []
MERGE 37743 [(0,1),(0,0)] D [] [37745] [] [] [((0,0),(0,1))]
DISCARD 37744 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37745 [(0,0)] HALF_D_PLUS_2 [37743] [] [] [] []
IDLE 37746 [(0,0)] 24 [] [] [] [] []
INJECT_T 37747 [(1,0)] D [] [] [] [] []
MERGE 37748 [(1,0),(0,0)] D [] [37750] [] [] [((0,0),(1,0))]
DISCARD 37749 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37750 [(0,0)] HALF_D_PLUS_2 [37748] [] [] [] []
IDLE 37751 [(0,0)] 125 [] [] [] [] []
INJECT_T 37752 [(0,1)] D [] [] [] [] []
MERGE 37753 [(0,1),(0,0)] D [] [37755] [] [] [((0,0),(0,1))]
DISCARD 37754 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37755 [(0,0)] HALF_D_PLUS_2 [37753] [] [] [] []
IDLE 37756 [(0,0)] 182 [] [] [] [] []
INJECT_T 37757 [(1,0)] D [] [] [] [] []
MERGE 37758 [(1,0),(0,0)] D [] [37760] [] [] [((0,0),(1,0))]
DISCARD 37759 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37760 [(0,0)] HALF_D_PLUS_2 [37758] [] [] [] []
IDLE 37761 [(0,0)] 126 [] [] [] [] []
INJECT_T 37762 [(0,1)] D [] [] [] [] []
MERGE 37763 [(0,1),(0,0)] D [] [37765] [] [] [((0,0),(0,1))]
DISCARD 37764 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37765 [(0,0)] HALF_D_PLUS_2 [37763] [] [] [] []
IDLE 37766 [(0,0)] 34 [] [] [] [] []
INJECT_T 37767 [(1,0)] D [] [] [] [] []
MERGE 37768 [(1,0),(0,0)] D [] [37770] [] [] [((0,0),(1,0))]
DISCARD 37769 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37770 [(0,0)] HALF_D_PLUS_2 [37768] [] [] [] []
IDLE 37771 [(0,0)] 63 [] [] [] [] []
INJECT_T 37772 [(0,1)] D [] [] [] [] []
MERGE 37773 [(0,1),(0,0)] D [] [37775] [] [] [((0,0),(0,1))]
DISCARD 37774 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37775 [(0,0)] HALF_D_PLUS_2 [37773] [] [] [] []
IDLE 37776 [(0,0)] 167 [] [] [] [] []
INJECT_T 37777 [(1,0)] D [] [] [] [] []
MERGE 37778 [(1,0),(0,0)] D [] [37780] [] [] [((0,0),(1,0))]
DISCARD 37779 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37780 [(0,0)] HALF_D_PLUS_2 [37778] [] [] [] []
IDLE 37781 [(0,0)] 4 [] [] [] [] []
INJECT_T 37782 [(0,1)] D [] [] [] [] []
MERGE 37783 [(0,1),(0,0)] D [] [37785] [] [] [((0,0),(0,1))]
DISCARD 37784 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37785 [(0,0)] HALF_D_PLUS_2 [37783] [] [] [] []
IDLE 37786 [(0,0)] 58 [] [] [] [] []
INJECT_T 37787 [(1,0)] D [] [] [] [] []
MERGE 37788 [(1,0),(0,0)] D [] [37790] [] [] [((0,0),(1,0))]
DISCARD 37789 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37790 [(0,0)] HALF_D_PLUS_2 [37788] [] [] [] []
IDLE 37791 [(0,0)] 77 [] [] [] [] []
INJECT_T 37792 [(0,1)] D [] [] [] [] []
MERGE 37793 [(0,1),(0,0)] D [] [37795] [] [] [((0,0),(0,1))]
DISCARD 37794 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37795 [(0,0)] HALF_D_PLUS_2 [37793] [] [] [] []
IDLE 37796 [(0,0)] 2 [] [] [] [] []
INJECT_T 37797 [(1,0)] D [] [] [] [] []
MERGE 37798 [(1,0),(0,0)] D [] [37800] [] [] [((0,0),(1,0))]
DISCARD 37799 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37800 [(0,0)] HALF_D_PLUS_2 [37798] [] [] [] []
IDLE 37801 [(0,0)] 172 [] [] [] [] []
INJECT_T 37802 [(0,1)] D [] [] [] [] []
MERGE 37803 [(0,1),(0,0)] D [] [37805] [] [] [((0,0),(0,1))]
DISCARD 37804 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37805 [(0,0)] HALF_D_PLUS_2 [37803] [] [] [] []
IDLE 37806 [(0,0)] 62 [] [] [] [] []
INJECT_T 37807 [(1,0)] D [] [] [] [] []
MERGE 37808 [(1,0),(0,0)] D [] [37810] [] [] [((0,0),(1,0))]
DISCARD 37809 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37810 [(0,0)] HALF_D_PLUS_2 [37808] [] [] [] []
IDLE 37811 [(0,0)] 104 [] [] [] [] []
INJECT_T 37812 [(0,1)] D [] [] [] [] []
MERGE 37813 [(0,1),(0,0)] D [] [37815] [] [] [((0,0),(0,1))]
DISCARD 37814 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37815 [(0,0)] HALF_D_PLUS_2 [37813] [] [] [] []
IDLE 37816 [(0,0)] 33 [] [] [] [] []
INJECT_T 37817 [(1,0)] D [] [] [] [] []
MERGE 37818 [(1,0),(0,0)] D [] [37820] [] [] [((0,0),(1,0))]
DISCARD 37819 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37820 [(0,0)] HALF_D_PLUS_2 [37818] [] [] [] []
IDLE 37821 [(0,0)] 54 [] [] [] [] []
INJECT_T 37822 [(0,1)] D [] [] [] [] []
MERGE 37823 [(0,1),(0,0)] D [] [37825] [] [] [((0,0),(0,1))]
DISCARD 37824 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37825 [(0,0)] HALF_D_PLUS_2 [37823] [] [] [] []
IDLE 37826 [(0,0)] 116 [] [] [] [] []
INJECT_T 37827 [(1,0)] D [] [] [] [] []
MERGE 37828 [(1,0),(0,0)] D [] [37830] [] [] [((0,0),(1,0))]
DISCARD 37829 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37830 [(0,0)] HALF_D_PLUS_2 [37828] [] [] [] []
IDLE 37831 [(0,0)] 46 [] [] [] [] []
INJECT_T 37832 [(0,1)] D [] [] [] [] []
MERGE 37833 [(0,1),(0,0)] D [] [37835] [] [] [((0,0),(0,1))]
DISCARD 37834 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37835 [(0,0)] HALF_D_PLUS_2 [37833] [] [] [] []
IDLE 37836 [(0,0)] 189 [] [] [] [] []
INJECT_T 37837 [(1,0)] D [] [] [] [] []
MERGE 37838 [(1,0),(0,0)] D [] [37840] [] [] [((0,0),(1,0))]
DISCARD 37839 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37840 [(0,0)] HALF_D_PLUS_2 [37838] [] [] [] []
IDLE 37841 [(0,0)] 105 [] [] [] [] []
INJECT_T 37842 [(0,1)] D [] [] [] [] []
MERGE 37843 [(0,1),(0,0)] D [] [37845] [] [] [((0,0),(0,1))]
DISCARD 37844 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37845 [(0,0)] HALF_D_PLUS_2 [37843] [] [] [] []
IDLE 37846 [(0,0)] 107 [] [] [] [] []
INJECT_T 37847 [(1,0)] D [] [] [] [] []
MERGE 37848 [(1,0),(0,0)] D [] [37850] [] [] [((0,0),(1,0))]
DISCARD 37849 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37850 [(0,0)] HALF_D_PLUS_2 [37848] [] [] [] []
IDLE 37851 [(0,0)] 163 [] [] [] [] []
INJECT_T 37852 [(0,1)] D [] [] [] [] []
MERGE 37853 [(0,1),(0,0)] D [] [37855] [] [] [((0,0),(0,1))]
DISCARD 37854 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37855 [(0,0)] HALF_D_PLUS_2 [37853] [] [] [] []
IDLE 37856 [(0,0)] 93 [] [] [] [] []
INJECT_T 37857 [(1,0)] D [] [] [] [] []
MERGE 37858 [(1,0),(0,0)] D [] [37860] [] [] [((0,0),(1,0))]
DISCARD 37859 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37860 [(0,0)] HALF_D_PLUS_2 [37858] [] [] [] []
IDLE 37861 [(0,0)] 8 [] [] [] [] []
INJECT_T 37862 [(0,1)] D [] [] [] [] []
MERGE 37863 [(0,1),(0,0)] D [] [37865] [] [] [((0,0),(0,1))]
DISCARD 37864 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37865 [(0,0)] HALF_D_PLUS_2 [37863] [] [] [] []
IDLE 37866 [(0,0)] 140 [] [] [] [] []
INJECT_T 37867 [(1,0)] D [] [] [] [] []
MERGE 37868 [(1,0),(0,0)] D [] [37870] [] [] [((0,0),(1,0))]
DISCARD 37869 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37870 [(0,0)] HALF_D_PLUS_2 [37868] [] [] [] []
IDLE 37871 [(0,0)] 17 [] [] [] [] []
INJECT_T 37872 [(0,1)] D [] [] [] [] []
MERGE 37873 [(0,1),(0,0)] D [] [37875] [] [] [((0,0),(0,1))]
DISCARD 37874 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37875 [(0,0)] HALF_D_PLUS_2 [37873] [] [] [] []
IDLE 37876 [(0,0)] 47 [] [] [] [] []
INJECT_T 37877 [(1,0)] D [] [] [] [] []
MERGE 37878 [(1,0),(0,0)] D [] [37880] [] [] [((0,0),(1,0))]
DISCARD 37879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37880 [(0,0)] HALF_D_PLUS_2 [37878] [] [] [] []
IDLE 37881 [(0,0)] 96 [] [] [] [] []
INJECT_T 37882 [(0,1)] D [] [] [] [] []
MERGE 37883 [(0,1),(0,0)] D [] [37885] [] [] [((0,0),(0,1))]
DISCARD 37884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37885 [(0,0)] HALF_D_PLUS_2 [37883] [] [] [] []
IDLE 37886 [(0,0)] 34 [] [] [] [] []
INJECT_T 37887 [(1,0)] D [] [] [] [] []
MERGE 37888 [(1,0),(0,0)] D [] [37890] [] [] [((0,0),(1,0))]
DISCARD 37889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37890 [(0,0)] HALF_D_PLUS_2 [37888] [] [] [] []
IDLE 37891 [(0,0)] 155 [] [] [] [] []
INJECT_T 37892 [(0,1)] D [] [] [] [] []
MERGE 37893 [(0,1),(0,0)] D [] [37895] [] [] [((0,0),(0,1))]
DISCARD 37894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37895 [(0,0)] HALF_D_PLUS_2 [37893] [] [] [] []
IDLE 37896 [(0,0)] 117 [] [] [] [] []
INJECT_T 37897 [(1,0)] D [] [] [] [] []
MERGE 37898 [(1,0),(0,0)] D [] [37900] [] [] [((0,0),(1,0))]
DISCARD 37899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37900 [(0,0)] HALF_D_PLUS_2 [37898] [] [] [] []
IDLE 37901 [(0,0)] 134 [] [] [] [] []
INJECT_T 37902 [(0,1)] D [] [] [] [] []
MERGE 37903 [(0,1),(0,0)] D [] [37905] [] [] [((0,0),(0,1))]
DISCARD 37904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37905 [(0,0)] HALF_D_PLUS_2 [37903] [] [] [] []
IDLE 37906 [(0,0)] 86 [] [] [] [] []
INJECT_T 37907 [(1,0)] D [] [] [] [] []
MERGE 37908 [(1,0),(0,0)] D [] [37910] [] [] [((0,0),(1,0))]
DISCARD 37909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37910 [(0,0)] HALF_D_PLUS_2 [37908] [] [] [] []
IDLE 37911 [(0,0)] 129 [] [] [] [] []
INJECT_T 37912 [(0,1)] D [] [] [] [] []
MERGE 37913 [(0,1),(0,0)] D [] [37915] [] [] [((0,0),(0,1))]
DISCARD 37914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37915 [(0,0)] HALF_D_PLUS_2 [37913] [] [] [] []
INJECT_T 37916 [(1,0)] D [] [] [] [] []
MERGE 37917 [(1,0),(0,0)] D [] [37919] [] [] [((0,0),(1,0))]
DISCARD 37918 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37919 [(0,0)] HALF_D_PLUS_2 [37917] [] [] [] []
IDLE 37920 [(0,0)] 160 [] [] [] [] []
INJECT_T 37921 [(0,1)] D [] [] [] [] []
MERGE 37922 [(0,1),(0,0)] D [] [37924] [] [] [((0,0),(0,1))]
DISCARD 37923 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37924 [(0,0)] HALF_D_PLUS_2 [37922] [] [] [] []
IDLE 37925 [(0,0)] 47 [] [] [] [] []
INJECT_T 37926 [(1,0)] D [] [] [] [] []
MERGE 37927 [(1,0),(0,0)] D [] [37929] [] [] [((0,0),(1,0))]
DISCARD 37928 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37929 [(0,0)] HALF_D_PLUS_2 [37927] [] [] [] []
IDLE 37930 [(0,0)] 42 [] [] [] [] []
INJECT_T 37931 [(0,1)] D [] [] [] [] []
MERGE 37932 [(0,1),(0,0)] D [] [37934] [] [] [((0,0),(0,1))]
DISCARD 37933 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37934 [(0,0)] HALF_D_PLUS_2 [37932] [] [] [] []
IDLE 37935 [(0,0)] 69 [] [] [] [] []
INJECT_T 37936 [(1,0)] D [] [] [] [] []
MERGE 37937 [(1,0),(0,0)] D [] [37939] [] [] [((0,0),(1,0))]
DISCARD 37938 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37939 [(0,0)] HALF_D_PLUS_2 [37937] [] [] [] []
IDLE 37940 [(0,0)] 110 [] [] [] [] []
INJECT_T 37941 [(0,1)] D [] [] [] [] []
MERGE 37942 [(0,1),(0,0)] D [] [37944] [] [] [((0,0),(0,1))]
DISCARD 37943 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37944 [(0,0)] HALF_D_PLUS_2 [37942] [] [] [] []
IDLE 37945 [(0,0)] 200 [] [] [] [] []
INJECT_T 37946 [(1,0)] D [] [] [] [] []
MERGE 37947 [(1,0),(0,0)] D [] [37949] [] [] [((0,0),(1,0))]
DISCARD 37948 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37949 [(0,0)] HALF_D_PLUS_2 [37947] [] [] [] []
IDLE 37950 [(0,0)] 84 [] [] [] [] []
INJECT_T 37951 [(0,1)] D [] [] [] [] []
MERGE 37952 [(0,1),(0,0)] D [] [37954] [] [] [((0,0),(0,1))]
DISCARD 37953 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37954 [(0,0)] HALF_D_PLUS_2 [37952] [] [] [] []
IDLE 37955 [(0,0)] 51 [] [] [] [] []
INJECT_T 37956 [(1,0)] D [] [] [] [] []
MERGE 37957 [(1,0),(0,0)] D [] [37959] [] [] [((0,0),(1,0))]
DISCARD 37958 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37959 [(0,0)] HALF_D_PLUS_2 [37957] [] [] [] []
IDLE 37960 [(0,0)] 163 [] [] [] [] []
INJECT_T 37961 [(0,1)] D [] [] [] [] []
MERGE 37962 [(0,1),(0,0)] D [] [37964] [] [] [((0,0),(0,1))]
DISCARD 37963 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37964 [(0,0)] HALF_D_PLUS_2 [37962] [] [] [] []
IDLE 37965 [(0,0)] 182 [] [] [] [] []
INJECT_T 37966 [(1,0)] D [] [] [] [] []
MERGE 37967 [(1,0),(0,0)] D [] [37969] [] [] [((0,0),(1,0))]
DISCARD 37968 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37969 [(0,0)] HALF_D_PLUS_2 [37967] [] [] [] []
IDLE 37970 [(0,0)] 194 [] [] [] [] []
INJECT_T 37971 [(0,1)] D [] [] [] [] []
MERGE 37972 [(0,1),(0,0)] D [] [37974] [] [] [((0,0),(0,1))]
DISCARD 37973 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37974 [(0,0)] HALF_D_PLUS_2 [37972] [] [] [] []
IDLE 37975 [(0,0)] 37 [] [] [] [] []
INJECT_T 37976 [(1,0)] D [] [] [] [] []
MERGE 37977 [(1,0),(0,0)] D [] [37979] [] [] [((0,0),(1,0))]
DISCARD 37978 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37979 [(0,0)] HALF_D_PLUS_2 [37977] [] [] [] []
IDLE 37980 [(0,0)] 166 [] [] [] [] []
INJECT_T 37981 [(0,1)] D [] [] [] [] []
MERGE 37982 [(0,1),(0,0)] D [] [37984] [] [] [((0,0),(0,1))]
DISCARD 37983 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37984 [(0,0)] HALF_D_PLUS_2 [37982] [] [] [] []
IDLE 37985 [(0,0)] 156 [] [] [] [] []
INJECT_T 37986 [(1,0)] D [] [] [] [] []
MERGE 37987 [(1,0),(0,0)] D [] [37989] [] [] [((0,0),(1,0))]
DISCARD 37988 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37989 [(0,0)] HALF_D_PLUS_2 [37987] [] [] [] []
IDLE 37990 [(0,0)] 113 [] [] [] [] []
INJECT_T 37991 [(0,1)] D [] [] [] [] []
MERGE 37992 [(0,1),(0,0)] D [] [37994] [] [] [((0,0),(0,1))]
DISCARD 37993 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 37994 [(0,0)] HALF_D_PLUS_2 [37992] [] [] [] []
IDLE 37995 [(0,0)] 94 [] [] [] [] []
INJECT_T 37996 [(1,0)] D [] [] [] [] []
MERGE 37997 [(1,0),(0,0)] D [] [37999] [] [] [((0,0),(1,0))]
DISCARD 37998 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 37999 [(0,0)] HALF_D_PLUS_2 [37997] [] [] [] []
IDLE 38000 [(0,0)] 184 [] [] [] [] []
INJECT_T 38001 [(0,1)] D [] [] [] [] []
MERGE 38002 [(0,1),(0,0)] D [] [38004] [] [] [((0,0),(0,1))]
DISCARD 38003 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38004 [(0,0)] HALF_D_PLUS_2 [38002] [] [] [] []
IDLE 38005 [(0,0)] 69 [] [] [] [] []
INJECT_T 38006 [(1,0)] D [] [] [] [] []
MERGE 38007 [(1,0),(0,0)] D [] [38009] [] [] [((0,0),(1,0))]
DISCARD 38008 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38009 [(0,0)] HALF_D_PLUS_2 [38007] [] [] [] []
IDLE 38010 [(0,0)] 22 [] [] [] [] []
INJECT_T 38011 [(0,1)] D [] [] [] [] []
MERGE 38012 [(0,1),(0,0)] D [] [38014] [] [] [((0,0),(0,1))]
DISCARD 38013 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38014 [(0,0)] HALF_D_PLUS_2 [38012] [] [] [] []
IDLE 38015 [(0,0)] 45 [] [] [] [] []
INJECT_T 38016 [(1,0)] D [] [] [] [] []
MERGE 38017 [(1,0),(0,0)] D [] [38019] [] [] [((0,0),(1,0))]
DISCARD 38018 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38019 [(0,0)] HALF_D_PLUS_2 [38017] [] [] [] []
IDLE 38020 [(0,0)] 116 [] [] [] [] []
INJECT_T 38021 [(0,1)] D [] [] [] [] []
MERGE 38022 [(0,1),(0,0)] D [] [38024] [] [] [((0,0),(0,1))]
DISCARD 38023 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38024 [(0,0)] HALF_D_PLUS_2 [38022] [] [] [] []
IDLE 38025 [(0,0)] 1 [] [] [] [] []
INJECT_T 38026 [(1,0)] D [] [] [] [] []
MERGE 38027 [(1,0),(0,0)] D [] [38029] [] [] [((0,0),(1,0))]
DISCARD 38028 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38029 [(0,0)] HALF_D_PLUS_2 [38027] [] [] [] []
IDLE 38030 [(0,0)] 179 [] [] [] [] []
INJECT_T 38031 [(0,1)] D [] [] [] [] []
MERGE 38032 [(0,1),(0,0)] D [] [38034] [] [] [((0,0),(0,1))]
DISCARD 38033 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38034 [(0,0)] HALF_D_PLUS_2 [38032] [] [] [] []
IDLE 38035 [(0,0)] 184 [] [] [] [] []
INJECT_T 38036 [(1,0)] D [] [] [] [] []
MERGE 38037 [(1,0),(0,0)] D [] [38039] [] [] [((0,0),(1,0))]
DISCARD 38038 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38039 [(0,0)] HALF_D_PLUS_2 [38037] [] [] [] []
IDLE 38040 [(0,0)] 130 [] [] [] [] []
INJECT_T 38041 [(0,1)] D [] [] [] [] []
MERGE 38042 [(0,1),(0,0)] D [] [38044] [] [] [((0,0),(0,1))]
DISCARD 38043 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38044 [(0,0)] HALF_D_PLUS_2 [38042] [] [] [] []
IDLE 38045 [(0,0)] 43 [] [] [] [] []
INJECT_T 38046 [(1,0)] D [] [] [] [] []
MERGE 38047 [(1,0),(0,0)] D [] [38049] [] [] [((0,0),(1,0))]
DISCARD 38048 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38049 [(0,0)] HALF_D_PLUS_2 [38047] [] [] [] []
IDLE 38050 [(0,0)] 119 [] [] [] [] []
INJECT_T 38051 [(0,1)] D [] [] [] [] []
MERGE 38052 [(0,1),(0,0)] D [] [38054] [] [] [((0,0),(0,1))]
DISCARD 38053 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38054 [(0,0)] HALF_D_PLUS_2 [38052] [] [] [] []
IDLE 38055 [(0,0)] 35 [] [] [] [] []
INJECT_T 38056 [(1,0)] D [] [] [] [] []
MERGE 38057 [(1,0),(0,0)] D [] [38059] [] [] [((0,0),(1,0))]
DISCARD 38058 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38059 [(0,0)] HALF_D_PLUS_2 [38057] [] [] [] []
IDLE 38060 [(0,0)] 102 [] [] [] [] []
INJECT_T 38061 [(0,1)] D [] [] [] [] []
MERGE 38062 [(0,1),(0,0)] D [] [38064] [] [] [((0,0),(0,1))]
DISCARD 38063 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38064 [(0,0)] HALF_D_PLUS_2 [38062] [] [] [] []
IDLE 38065 [(0,0)] 31 [] [] [] [] []
INJECT_T 38066 [(1,0)] D [] [] [] [] []
MERGE 38067 [(1,0),(0,0)] D [] [38069] [] [] [((0,0),(1,0))]
DISCARD 38068 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38069 [(0,0)] HALF_D_PLUS_2 [38067] [] [] [] []
IDLE 38070 [(0,0)] 17 [] [] [] [] []
INJECT_T 38071 [(0,1)] D [] [] [] [] []
MERGE 38072 [(0,1),(0,0)] D [] [38074] [] [] [((0,0),(0,1))]
DISCARD 38073 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38074 [(0,0)] HALF_D_PLUS_2 [38072] [] [] [] []
IDLE 38075 [(0,0)] 179 [] [] [] [] []
INJECT_T 38076 [(1,0)] D [] [] [] [] []
MERGE 38077 [(1,0),(0,0)] D [] [38079] [] [] [((0,0),(1,0))]
DISCARD 38078 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38079 [(0,0)] HALF_D_PLUS_2 [38077] [] [] [] []
IDLE 38080 [(0,0)] 25 [] [] [] [] []
INJECT_T 38081 [(0,1)] D [] [] [] [] []
MERGE 38082 [(0,1),(0,0)] D [] [38084] [] [] [((0,0),(0,1))]
DISCARD 38083 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38084 [(0,0)] HALF_D_PLUS_2 [38082] [] [] [] []
IDLE 38085 [(0,0)] 82 [] [] [] [] []
INJECT_T 38086 [(1,0)] D [] [] [] [] []
MERGE 38087 [(1,0),(0,0)] D [] [38089] [] [] [((0,0),(1,0))]
DISCARD 38088 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38089 [(0,0)] HALF_D_PLUS_2 [38087] [] [] [] []
IDLE 38090 [(0,0)] 151 [] [] [] [] []
INJECT_T 38091 [(0,1)] D [] [] [] [] []
MERGE 38092 [(0,1),(0,0)] D [] [38094] [] [] [((0,0),(0,1))]
DISCARD 38093 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38094 [(0,0)] HALF_D_PLUS_2 [38092] [] [] [] []
IDLE 38095 [(0,0)] 62 [] [] [] [] []
INJECT_T 38096 [(1,0)] D [] [] [] [] []
MERGE 38097 [(1,0),(0,0)] D [] [38099] [] [] [((0,0),(1,0))]
DISCARD 38098 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38099 [(0,0)] HALF_D_PLUS_2 [38097] [] [] [] []
IDLE 38100 [(0,0)] 48 [] [] [] [] []
INJECT_T 38101 [(0,1)] D [] [] [] [] []
MERGE 38102 [(0,1),(0,0)] D [] [38104] [] [] [((0,0),(0,1))]
DISCARD 38103 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38104 [(0,0)] HALF_D_PLUS_2 [38102] [] [] [] []
IDLE 38105 [(0,0)] 161 [] [] [] [] []
INJECT_T 38106 [(1,0)] D [] [] [] [] []
MERGE 38107 [(1,0),(0,0)] D [] [38109] [] [] [((0,0),(1,0))]
DISCARD 38108 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38109 [(0,0)] HALF_D_PLUS_2 [38107] [] [] [] []
IDLE 38110 [(0,0)] 160 [] [] [] [] []
INJECT_T 38111 [(0,1)] D [] [] [] [] []
MERGE 38112 [(0,1),(0,0)] D [] [38114] [] [] [((0,0),(0,1))]
DISCARD 38113 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38114 [(0,0)] HALF_D_PLUS_2 [38112] [] [] [] []
IDLE 38115 [(0,0)] 1 [] [] [] [] []
INJECT_T 38116 [(1,0)] D [] [] [] [] []
MERGE 38117 [(1,0),(0,0)] D [] [38119] [] [] [((0,0),(1,0))]
DISCARD 38118 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38119 [(0,0)] HALF_D_PLUS_2 [38117] [] [] [] []
IDLE 38120 [(0,0)] 18 [] [] [] [] []
INJECT_T 38121 [(0,1)] D [] [] [] [] []
MERGE 38122 [(0,1),(0,0)] D [] [38124] [] [] [((0,0),(0,1))]
DISCARD 38123 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38124 [(0,0)] HALF_D_PLUS_2 [38122] [] [] [] []
IDLE 38125 [(0,0)] 125 [] [] [] [] []
INJECT_T 38126 [(1,0)] D [] [] [] [] []
MERGE 38127 [(1,0),(0,0)] D [] [38129] [] [] [((0,0),(1,0))]
DISCARD 38128 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38129 [(0,0)] HALF_D_PLUS_2 [38127] [] [] [] []
IDLE 38130 [(0,0)] 155 [] [] [] [] []
INJECT_T 38131 [(0,1)] D [] [] [] [] []
MERGE 38132 [(0,1),(0,0)] D [] [38134] [] [] [((0,0),(0,1))]
DISCARD 38133 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38134 [(0,0)] HALF_D_PLUS_2 [38132] [] [] [] []
IDLE 38135 [(0,0)] 130 [] [] [] [] []
INJECT_T 38136 [(1,0)] D [] [] [] [] []
MERGE 38137 [(1,0),(0,0)] D [] [38139] [] [] [((0,0),(1,0))]
DISCARD 38138 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38139 [(0,0)] HALF_D_PLUS_2 [38137] [] [] [] []
IDLE 38140 [(0,0)] 89 [] [] [] [] []
INJECT_T 38141 [(0,1)] D [] [] [] [] []
MERGE 38142 [(0,1),(0,0)] D [] [38144] [] [] [((0,0),(0,1))]
DISCARD 38143 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38144 [(0,0)] HALF_D_PLUS_2 [38142] [] [] [] []
IDLE 38145 [(0,0)] 82 [] [] [] [] []
INJECT_T 38146 [(1,0)] D [] [] [] [] []
MERGE 38147 [(1,0),(0,0)] D [] [38149] [] [] [((0,0),(1,0))]
DISCARD 38148 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38149 [(0,0)] HALF_D_PLUS_2 [38147] [] [] [] []
IDLE 38150 [(0,0)] 161 [] [] [] [] []
INJECT_T 38151 [(0,1)] D [] [] [] [] []
MERGE 38152 [(0,1),(0,0)] D [] [38154] [] [] [((0,0),(0,1))]
DISCARD 38153 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38154 [(0,0)] HALF_D_PLUS_2 [38152] [] [] [] []
IDLE 38155 [(0,0)] 21 [] [] [] [] []
INJECT_T 38156 [(1,0)] D [] [] [] [] []
MERGE 38157 [(1,0),(0,0)] D [] [38159] [] [] [((0,0),(1,0))]
DISCARD 38158 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38159 [(0,0)] HALF_D_PLUS_2 [38157] [] [] [] []
IDLE 38160 [(0,0)] 2 [] [] [] [] []
INJECT_T 38161 [(0,1)] D [] [] [] [] []
MERGE 38162 [(0,1),(0,0)] D [] [38164] [] [] [((0,0),(0,1))]
DISCARD 38163 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38164 [(0,0)] HALF_D_PLUS_2 [38162] [] [] [] []
IDLE 38165 [(0,0)] 160 [] [] [] [] []
INJECT_T 38166 [(1,0)] D [] [] [] [] []
MERGE 38167 [(1,0),(0,0)] D [] [38169] [] [] [((0,0),(1,0))]
DISCARD 38168 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38169 [(0,0)] HALF_D_PLUS_2 [38167] [] [] [] []
IDLE 38170 [(0,0)] 150 [] [] [] [] []
INJECT_T 38171 [(0,1)] D [] [] [] [] []
MERGE 38172 [(0,1),(0,0)] D [] [38174] [] [] [((0,0),(0,1))]
DISCARD 38173 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38174 [(0,0)] HALF_D_PLUS_2 [38172] [] [] [] []
IDLE 38175 [(0,0)] 74 [] [] [] [] []
INJECT_T 38176 [(1,0)] D [] [] [] [] []
MERGE 38177 [(1,0),(0,0)] D [] [38179] [] [] [((0,0),(1,0))]
DISCARD 38178 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38179 [(0,0)] HALF_D_PLUS_2 [38177] [] [] [] []
IDLE 38180 [(0,0)] 82 [] [] [] [] []
INJECT_T 38181 [(0,1)] D [] [] [] [] []
MERGE 38182 [(0,1),(0,0)] D [] [38184] [] [] [((0,0),(0,1))]
DISCARD 38183 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38184 [(0,0)] HALF_D_PLUS_2 [38182] [] [] [] []
IDLE 38185 [(0,0)] 198 [] [] [] [] []
INJECT_T 38186 [(1,0)] D [] [] [] [] []
MERGE 38187 [(1,0),(0,0)] D [] [38189] [] [] [((0,0),(1,0))]
DISCARD 38188 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38189 [(0,0)] HALF_D_PLUS_2 [38187] [] [] [] []
IDLE 38190 [(0,0)] 194 [] [] [] [] []
INJECT_T 38191 [(0,1)] D [] [] [] [] []
MERGE 38192 [(0,1),(0,0)] D [] [38194] [] [] [((0,0),(0,1))]
DISCARD 38193 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38194 [(0,0)] HALF_D_PLUS_2 [38192] [] [] [] []
IDLE 38195 [(0,0)] 111 [] [] [] [] []
INJECT_T 38196 [(1,0)] D [] [] [] [] []
MERGE 38197 [(1,0),(0,0)] D [] [38199] [] [] [((0,0),(1,0))]
DISCARD 38198 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38199 [(0,0)] HALF_D_PLUS_2 [38197] [] [] [] []
IDLE 38200 [(0,0)] 50 [] [] [] [] []
INJECT_T 38201 [(0,1)] D [] [] [] [] []
MERGE 38202 [(0,1),(0,0)] D [] [38204] [] [] [((0,0),(0,1))]
DISCARD 38203 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38204 [(0,0)] HALF_D_PLUS_2 [38202] [] [] [] []
IDLE 38205 [(0,0)] 127 [] [] [] [] []
INJECT_T 38206 [(1,0)] D [] [] [] [] []
MERGE 38207 [(1,0),(0,0)] D [] [38209] [] [] [((0,0),(1,0))]
DISCARD 38208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38209 [(0,0)] HALF_D_PLUS_2 [38207] [] [] [] []
IDLE 38210 [(0,0)] 81 [] [] [] [] []
INJECT_T 38211 [(0,1)] D [] [] [] [] []
MERGE 38212 [(0,1),(0,0)] D [] [38214] [] [] [((0,0),(0,1))]
DISCARD 38213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38214 [(0,0)] HALF_D_PLUS_2 [38212] [] [] [] []
IDLE 38215 [(0,0)] 189 [] [] [] [] []
INJECT_T 38216 [(1,0)] D [] [] [] [] []
MERGE 38217 [(1,0),(0,0)] D [] [38219] [] [] [((0,0),(1,0))]
DISCARD 38218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38219 [(0,0)] HALF_D_PLUS_2 [38217] [] [] [] []
IDLE 38220 [(0,0)] 133 [] [] [] [] []
INJECT_T 38221 [(0,1)] D [] [] [] [] []
MERGE 38222 [(0,1),(0,0)] D [] [38224] [] [] [((0,0),(0,1))]
DISCARD 38223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38224 [(0,0)] HALF_D_PLUS_2 [38222] [] [] [] []
IDLE 38225 [(0,0)] 61 [] [] [] [] []
INJECT_T 38226 [(1,0)] D [] [] [] [] []
MERGE 38227 [(1,0),(0,0)] D [] [38229] [] [] [((0,0),(1,0))]
DISCARD 38228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38229 [(0,0)] HALF_D_PLUS_2 [38227] [] [] [] []
IDLE 38230 [(0,0)] 141 [] [] [] [] []
INJECT_T 38231 [(0,1)] D [] [] [] [] []
MERGE 38232 [(0,1),(0,0)] D [] [38234] [] [] [((0,0),(0,1))]
DISCARD 38233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38234 [(0,0)] HALF_D_PLUS_2 [38232] [] [] [] []
IDLE 38235 [(0,0)] 162 [] [] [] [] []
INJECT_T 38236 [(1,0)] D [] [] [] [] []
MERGE 38237 [(1,0),(0,0)] D [] [38239] [] [] [((0,0),(1,0))]
DISCARD 38238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38239 [(0,0)] HALF_D_PLUS_2 [38237] [] [] [] []
IDLE 38240 [(0,0)] 138 [] [] [] [] []
INJECT_T 38241 [(0,1)] D [] [] [] [] []
MERGE 38242 [(0,1),(0,0)] D [] [38244] [] [] [((0,0),(0,1))]
DISCARD 38243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38244 [(0,0)] HALF_D_PLUS_2 [38242] [] [] [] []
IDLE 38245 [(0,0)] 59 [] [] [] [] []
INJECT_T 38246 [(1,0)] D [] [] [] [] []
MERGE 38247 [(1,0),(0,0)] D [] [38249] [] [] [((0,0),(1,0))]
DISCARD 38248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38249 [(0,0)] HALF_D_PLUS_2 [38247] [] [] [] []
IDLE 38250 [(0,0)] 167 [] [] [] [] []
INJECT_T 38251 [(0,1)] D [] [] [] [] []
MERGE 38252 [(0,1),(0,0)] D [] [38254] [] [] [((0,0),(0,1))]
DISCARD 38253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38254 [(0,0)] HALF_D_PLUS_2 [38252] [] [] [] []
IDLE 38255 [(0,0)] 33 [] [] [] [] []
INJECT_T 38256 [(1,0)] D [] [] [] [] []
MERGE 38257 [(1,0),(0,0)] D [] [38259] [] [] [((0,0),(1,0))]
DISCARD 38258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38259 [(0,0)] HALF_D_PLUS_2 [38257] [] [] [] []
IDLE 38260 [(0,0)] 188 [] [] [] [] []
INJECT_T 38261 [(0,1)] D [] [] [] [] []
MERGE 38262 [(0,1),(0,0)] D [] [38264] [] [] [((0,0),(0,1))]
DISCARD 38263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38264 [(0,0)] HALF_D_PLUS_2 [38262] [] [] [] []
IDLE 38265 [(0,0)] 117 [] [] [] [] []
INJECT_T 38266 [(1,0)] D [] [] [] [] []
MERGE 38267 [(1,0),(0,0)] D [] [38269] [] [] [((0,0),(1,0))]
DISCARD 38268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38269 [(0,0)] HALF_D_PLUS_2 [38267] [] [] [] []
IDLE 38270 [(0,0)] 145 [] [] [] [] []
INJECT_T 38271 [(0,1)] D [] [] [] [] []
MERGE 38272 [(0,1),(0,0)] D [] [38274] [] [] [((0,0),(0,1))]
DISCARD 38273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38274 [(0,0)] HALF_D_PLUS_2 [38272] [] [] [] []
IDLE 38275 [(0,0)] 90 [] [] [] [] []
INJECT_T 38276 [(1,0)] D [] [] [] [] []
MERGE 38277 [(1,0),(0,0)] D [] [38279] [] [] [((0,0),(1,0))]
DISCARD 38278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38279 [(0,0)] HALF_D_PLUS_2 [38277] [] [] [] []
IDLE 38280 [(0,0)] 103 [] [] [] [] []
INJECT_T 38281 [(0,1)] D [] [] [] [] []
MERGE 38282 [(0,1),(0,0)] D [] [38284] [] [] [((0,0),(0,1))]
DISCARD 38283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38284 [(0,0)] HALF_D_PLUS_2 [38282] [] [] [] []
IDLE 38285 [(0,0)] 184 [] [] [] [] []
INJECT_T 38286 [(1,0)] D [] [] [] [] []
MERGE 38287 [(1,0),(0,0)] D [] [38289] [] [] [((0,0),(1,0))]
DISCARD 38288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38289 [(0,0)] HALF_D_PLUS_2 [38287] [] [] [] []
IDLE 38290 [(0,0)] 150 [] [] [] [] []
INJECT_T 38291 [(0,1)] D [] [] [] [] []
MERGE 38292 [(0,1),(0,0)] D [] [38294] [] [] [((0,0),(0,1))]
DISCARD 38293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38294 [(0,0)] HALF_D_PLUS_2 [38292] [] [] [] []
IDLE 38295 [(0,0)] 112 [] [] [] [] []
INJECT_T 38296 [(1,0)] D [] [] [] [] []
MERGE 38297 [(1,0),(0,0)] D [] [38299] [] [] [((0,0),(1,0))]
DISCARD 38298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38299 [(0,0)] HALF_D_PLUS_2 [38297] [] [] [] []
IDLE 38300 [(0,0)] 197 [] [] [] [] []
INJECT_T 38301 [(0,1)] D [] [] [] [] []
MERGE 38302 [(0,1),(0,0)] D [] [38304] [] [] [((0,0),(0,1))]
DISCARD 38303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38304 [(0,0)] HALF_D_PLUS_2 [38302] [] [] [] []
IDLE 38305 [(0,0)] 142 [] [] [] [] []
INJECT_T 38306 [(1,0)] D [] [] [] [] []
MERGE 38307 [(1,0),(0,0)] D [] [38309] [] [] [((0,0),(1,0))]
DISCARD 38308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38309 [(0,0)] HALF_D_PLUS_2 [38307] [] [] [] []
INJECT_T 38310 [(0,1)] D [] [] [] [] []
MERGE 38311 [(0,1),(0,0)] D [] [38313] [] [] [((0,0),(0,1))]
DISCARD 38312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38313 [(0,0)] HALF_D_PLUS_2 [38311] [] [] [] []
IDLE 38314 [(0,0)] 4 [] [] [] [] []
INJECT_T 38315 [(1,0)] D [] [] [] [] []
MERGE 38316 [(1,0),(0,0)] D [] [38318] [] [] [((0,0),(1,0))]
DISCARD 38317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38318 [(0,0)] HALF_D_PLUS_2 [38316] [] [] [] []
IDLE 38319 [(0,0)] 153 [] [] [] [] []
INJECT_T 38320 [(0,1)] D [] [] [] [] []
MERGE 38321 [(0,1),(0,0)] D [] [38323] [] [] [((0,0),(0,1))]
DISCARD 38322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38323 [(0,0)] HALF_D_PLUS_2 [38321] [] [] [] []
IDLE 38324 [(0,0)] 41 [] [] [] [] []
INJECT_T 38325 [(1,0)] D [] [] [] [] []
MERGE 38326 [(1,0),(0,0)] D [] [38328] [] [] [((0,0),(1,0))]
DISCARD 38327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38328 [(0,0)] HALF_D_PLUS_2 [38326] [] [] [] []
IDLE 38329 [(0,0)] 86 [] [] [] [] []
INJECT_T 38330 [(0,1)] D [] [] [] [] []
MERGE 38331 [(0,1),(0,0)] D [] [38333] [] [] [((0,0),(0,1))]
DISCARD 38332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38333 [(0,0)] HALF_D_PLUS_2 [38331] [] [] [] []
IDLE 38334 [(0,0)] 12 [] [] [] [] []
INJECT_T 38335 [(1,0)] D [] [] [] [] []
MERGE 38336 [(1,0),(0,0)] D [] [38338] [] [] [((0,0),(1,0))]
DISCARD 38337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38338 [(0,0)] HALF_D_PLUS_2 [38336] [] [] [] []
IDLE 38339 [(0,0)] 137 [] [] [] [] []
INJECT_T 38340 [(0,1)] D [] [] [] [] []
MERGE 38341 [(0,1),(0,0)] D [] [38343] [] [] [((0,0),(0,1))]
DISCARD 38342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38343 [(0,0)] HALF_D_PLUS_2 [38341] [] [] [] []
IDLE 38344 [(0,0)] 91 [] [] [] [] []
INJECT_T 38345 [(1,0)] D [] [] [] [] []
MERGE 38346 [(1,0),(0,0)] D [] [38348] [] [] [((0,0),(1,0))]
DISCARD 38347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38348 [(0,0)] HALF_D_PLUS_2 [38346] [] [] [] []
IDLE 38349 [(0,0)] 43 [] [] [] [] []
INJECT_T 38350 [(0,1)] D [] [] [] [] []
MERGE 38351 [(0,1),(0,0)] D [] [38353] [] [] [((0,0),(0,1))]
DISCARD 38352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38353 [(0,0)] HALF_D_PLUS_2 [38351] [] [] [] []
IDLE 38354 [(0,0)] 48 [] [] [] [] []
INJECT_T 38355 [(1,0)] D [] [] [] [] []
MERGE 38356 [(1,0),(0,0)] D [] [38358] [] [] [((0,0),(1,0))]
DISCARD 38357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38358 [(0,0)] HALF_D_PLUS_2 [38356] [] [] [] []
IDLE 38359 [(0,0)] 45 [] [] [] [] []
INJECT_T 38360 [(0,1)] D [] [] [] [] []
MERGE 38361 [(0,1),(0,0)] D [] [38363] [] [] [((0,0),(0,1))]
DISCARD 38362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38363 [(0,0)] HALF_D_PLUS_2 [38361] [] [] [] []
IDLE 38364 [(0,0)] 121 [] [] [] [] []
INJECT_T 38365 [(1,0)] D [] [] [] [] []
MERGE 38366 [(1,0),(0,0)] D [] [38368] [] [] [((0,0),(1,0))]
DISCARD 38367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38368 [(0,0)] HALF_D_PLUS_2 [38366] [] [] [] []
IDLE 38369 [(0,0)] 155 [] [] [] [] []
INJECT_T 38370 [(0,1)] D [] [] [] [] []
MERGE 38371 [(0,1),(0,0)] D [] [38373] [] [] [((0,0),(0,1))]
DISCARD 38372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38373 [(0,0)] HALF_D_PLUS_2 [38371] [] [] [] []
IDLE 38374 [(0,0)] 12 [] [] [] [] []
INJECT_T 38375 [(1,0)] D [] [] [] [] []
MERGE 38376 [(1,0),(0,0)] D [] [38378] [] [] [((0,0),(1,0))]
DISCARD 38377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38378 [(0,0)] HALF_D_PLUS_2 [38376] [] [] [] []
IDLE 38379 [(0,0)] 152 [] [] [] [] []
INJECT_T 38380 [(0,1)] D [] [] [] [] []
MERGE 38381 [(0,1),(0,0)] D [] [38383] [] [] [((0,0),(0,1))]
DISCARD 38382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38383 [(0,0)] HALF_D_PLUS_2 [38381] [] [] [] []
IDLE 38384 [(0,0)] 111 [] [] [] [] []
INJECT_T 38385 [(1,0)] D [] [] [] [] []
MERGE 38386 [(1,0),(0,0)] D [] [38388] [] [] [((0,0),(1,0))]
DISCARD 38387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38388 [(0,0)] HALF_D_PLUS_2 [38386] [] [] [] []
IDLE 38389 [(0,0)] 133 [] [] [] [] []
INJECT_T 38390 [(0,1)] D [] [] [] [] []
MERGE 38391 [(0,1),(0,0)] D [] [38393] [] [] [((0,0),(0,1))]
DISCARD 38392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38393 [(0,0)] HALF_D_PLUS_2 [38391] [] [] [] []
IDLE 38394 [(0,0)] 13 [] [] [] [] []
INJECT_T 38395 [(1,0)] D [] [] [] [] []
MERGE 38396 [(1,0),(0,0)] D [] [38398] [] [] [((0,0),(1,0))]
DISCARD 38397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38398 [(0,0)] HALF_D_PLUS_2 [38396] [] [] [] []
IDLE 38399 [(0,0)] 8 [] [] [] [] []
INJECT_T 38400 [(0,1)] D [] [] [] [] []
MERGE 38401 [(0,1),(0,0)] D [] [38403] [] [] [((0,0),(0,1))]
DISCARD 38402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38403 [(0,0)] HALF_D_PLUS_2 [38401] [] [] [] []
IDLE 38404 [(0,0)] 83 [] [] [] [] []
INJECT_T 38405 [(1,0)] D [] [] [] [] []
MERGE 38406 [(1,0),(0,0)] D [] [38408] [] [] [((0,0),(1,0))]
DISCARD 38407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38408 [(0,0)] HALF_D_PLUS_2 [38406] [] [] [] []
IDLE 38409 [(0,0)] 88 [] [] [] [] []
INJECT_T 38410 [(0,1)] D [] [] [] [] []
MERGE 38411 [(0,1),(0,0)] D [] [38413] [] [] [((0,0),(0,1))]
DISCARD 38412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38413 [(0,0)] HALF_D_PLUS_2 [38411] [] [] [] []
IDLE 38414 [(0,0)] 8 [] [] [] [] []
INJECT_T 38415 [(1,0)] D [] [] [] [] []
MERGE 38416 [(1,0),(0,0)] D [] [38418] [] [] [((0,0),(1,0))]
DISCARD 38417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38418 [(0,0)] HALF_D_PLUS_2 [38416] [] [] [] []
IDLE 38419 [(0,0)] 52 [] [] [] [] []
INJECT_T 38420 [(0,1)] D [] [] [] [] []
MERGE 38421 [(0,1),(0,0)] D [] [38423] [] [] [((0,0),(0,1))]
DISCARD 38422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38423 [(0,0)] HALF_D_PLUS_2 [38421] [] [] [] []
IDLE 38424 [(0,0)] 171 [] [] [] [] []
INJECT_T 38425 [(1,0)] D [] [] [] [] []
MERGE 38426 [(1,0),(0,0)] D [] [38428] [] [] [((0,0),(1,0))]
DISCARD 38427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38428 [(0,0)] HALF_D_PLUS_2 [38426] [] [] [] []
IDLE 38429 [(0,0)] 12 [] [] [] [] []
INJECT_T 38430 [(0,1)] D [] [] [] [] []
MERGE 38431 [(0,1),(0,0)] D [] [38433] [] [] [((0,0),(0,1))]
DISCARD 38432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38433 [(0,0)] HALF_D_PLUS_2 [38431] [] [] [] []
IDLE 38434 [(0,0)] 141 [] [] [] [] []
INJECT_T 38435 [(1,0)] D [] [] [] [] []
MERGE 38436 [(1,0),(0,0)] D [] [38438] [] [] [((0,0),(1,0))]
DISCARD 38437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38438 [(0,0)] HALF_D_PLUS_2 [38436] [] [] [] []
IDLE 38439 [(0,0)] 40 [] [] [] [] []
INJECT_T 38440 [(0,1)] D [] [] [] [] []
MERGE 38441 [(0,1),(0,0)] D [] [38443] [] [] [((0,0),(0,1))]
DISCARD 38442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38443 [(0,0)] HALF_D_PLUS_2 [38441] [] [] [] []
IDLE 38444 [(0,0)] 126 [] [] [] [] []
INJECT_T 38445 [(1,0)] D [] [] [] [] []
MERGE 38446 [(1,0),(0,0)] D [] [38448] [] [] [((0,0),(1,0))]
DISCARD 38447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38448 [(0,0)] HALF_D_PLUS_2 [38446] [] [] [] []
IDLE 38449 [(0,0)] 127 [] [] [] [] []
INJECT_T 38450 [(0,1)] D [] [] [] [] []
MERGE 38451 [(0,1),(0,0)] D [] [38453] [] [] [((0,0),(0,1))]
DISCARD 38452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38453 [(0,0)] HALF_D_PLUS_2 [38451] [] [] [] []
IDLE 38454 [(0,0)] 130 [] [] [] [] []
INJECT_T 38455 [(1,0)] D [] [] [] [] []
MERGE 38456 [(1,0),(0,0)] D [] [38458] [] [] [((0,0),(1,0))]
DISCARD 38457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38458 [(0,0)] HALF_D_PLUS_2 [38456] [] [] [] []
IDLE 38459 [(0,0)] 63 [] [] [] [] []
INJECT_T 38460 [(0,1)] D [] [] [] [] []
MERGE 38461 [(0,1),(0,0)] D [] [38463] [] [] [((0,0),(0,1))]
DISCARD 38462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38463 [(0,0)] HALF_D_PLUS_2 [38461] [] [] [] []
IDLE 38464 [(0,0)] 129 [] [] [] [] []
INJECT_T 38465 [(1,0)] D [] [] [] [] []
MERGE 38466 [(1,0),(0,0)] D [] [38468] [] [] [((0,0),(1,0))]
DISCARD 38467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38468 [(0,0)] HALF_D_PLUS_2 [38466] [] [] [] []
IDLE 38469 [(0,0)] 171 [] [] [] [] []
INJECT_T 38470 [(0,1)] D [] [] [] [] []
MERGE 38471 [(0,1),(0,0)] D [] [38473] [] [] [((0,0),(0,1))]
DISCARD 38472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38473 [(0,0)] HALF_D_PLUS_2 [38471] [] [] [] []
IDLE 38474 [(0,0)] 60 [] [] [] [] []
INJECT_T 38475 [(1,0)] D [] [] [] [] []
MERGE 38476 [(1,0),(0,0)] D [] [38478] [] [] [((0,0),(1,0))]
DISCARD 38477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38478 [(0,0)] HALF_D_PLUS_2 [38476] [] [] [] []
IDLE 38479 [(0,0)] 143 [] [] [] [] []
INJECT_T 38480 [(0,1)] D [] [] [] [] []
MERGE 38481 [(0,1),(0,0)] D [] [38483] [] [] [((0,0),(0,1))]
DISCARD 38482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38483 [(0,0)] HALF_D_PLUS_2 [38481] [] [] [] []
IDLE 38484 [(0,0)] 131 [] [] [] [] []
INJECT_T 38485 [(1,0)] D [] [] [] [] []
MERGE 38486 [(1,0),(0,0)] D [] [38488] [] [] [((0,0),(1,0))]
DISCARD 38487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38488 [(0,0)] HALF_D_PLUS_2 [38486] [] [] [] []
IDLE 38489 [(0,0)] 46 [] [] [] [] []
INJECT_T 38490 [(0,1)] D [] [] [] [] []
MERGE 38491 [(0,1),(0,0)] D [] [38493] [] [] [((0,0),(0,1))]
DISCARD 38492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38493 [(0,0)] HALF_D_PLUS_2 [38491] [] [] [] []
IDLE 38494 [(0,0)] 44 [] [] [] [] []
INJECT_T 38495 [(1,0)] D [] [] [] [] []
MERGE 38496 [(1,0),(0,0)] D [] [38498] [] [] [((0,0),(1,0))]
DISCARD 38497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38498 [(0,0)] HALF_D_PLUS_2 [38496] [] [] [] []
IDLE 38499 [(0,0)] 175 [] [] [] [] []
INJECT_T 38500 [(0,1)] D [] [] [] [] []
MERGE 38501 [(0,1),(0,0)] D [] [38503] [] [] [((0,0),(0,1))]
DISCARD 38502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38503 [(0,0)] HALF_D_PLUS_2 [38501] [] [] [] []
IDLE 38504 [(0,0)] 147 [] [] [] [] []
INJECT_T 38505 [(1,0)] D [] [] [] [] []
MERGE 38506 [(1,0),(0,0)] D [] [38508] [] [] [((0,0),(1,0))]
DISCARD 38507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38508 [(0,0)] HALF_D_PLUS_2 [38506] [] [] [] []
IDLE 38509 [(0,0)] 11 [] [] [] [] []
INJECT_T 38510 [(0,1)] D [] [] [] [] []
MERGE 38511 [(0,1),(0,0)] D [] [38513] [] [] [((0,0),(0,1))]
DISCARD 38512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38513 [(0,0)] HALF_D_PLUS_2 [38511] [] [] [] []
IDLE 38514 [(0,0)] 63 [] [] [] [] []
INJECT_T 38515 [(1,0)] D [] [] [] [] []
MERGE 38516 [(1,0),(0,0)] D [] [38518] [] [] [((0,0),(1,0))]
DISCARD 38517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38518 [(0,0)] HALF_D_PLUS_2 [38516] [] [] [] []
IDLE 38519 [(0,0)] 73 [] [] [] [] []
INJECT_T 38520 [(0,1)] D [] [] [] [] []
MERGE 38521 [(0,1),(0,0)] D [] [38523] [] [] [((0,0),(0,1))]
DISCARD 38522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38523 [(0,0)] HALF_D_PLUS_2 [38521] [] [] [] []
IDLE 38524 [(0,0)] 110 [] [] [] [] []
INJECT_T 38525 [(1,0)] D [] [] [] [] []
MERGE 38526 [(1,0),(0,0)] D [] [38528] [] [] [((0,0),(1,0))]
DISCARD 38527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38528 [(0,0)] HALF_D_PLUS_2 [38526] [] [] [] []
IDLE 38529 [(0,0)] 113 [] [] [] [] []
INJECT_T 38530 [(0,1)] D [] [] [] [] []
MERGE 38531 [(0,1),(0,0)] D [] [38533] [] [] [((0,0),(0,1))]
DISCARD 38532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38533 [(0,0)] HALF_D_PLUS_2 [38531] [] [] [] []
IDLE 38534 [(0,0)] 6 [] [] [] [] []
INJECT_T 38535 [(1,0)] D [] [] [] [] []
MERGE 38536 [(1,0),(0,0)] D [] [38538] [] [] [((0,0),(1,0))]
DISCARD 38537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38538 [(0,0)] HALF_D_PLUS_2 [38536] [] [] [] []
IDLE 38539 [(0,0)] 115 [] [] [] [] []
INJECT_T 38540 [(0,1)] D [] [] [] [] []
MERGE 38541 [(0,1),(0,0)] D [] [38543] [] [] [((0,0),(0,1))]
DISCARD 38542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38543 [(0,0)] HALF_D_PLUS_2 [38541] [] [] [] []
IDLE 38544 [(0,0)] 139 [] [] [] [] []
INJECT_T 38545 [(1,0)] D [] [] [] [] []
MERGE 38546 [(1,0),(0,0)] D [] [38548] [] [] [((0,0),(1,0))]
DISCARD 38547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38548 [(0,0)] HALF_D_PLUS_2 [38546] [] [] [] []
IDLE 38549 [(0,0)] 18 [] [] [] [] []
INJECT_T 38550 [(0,1)] D [] [] [] [] []
MERGE 38551 [(0,1),(0,0)] D [] [38553] [] [] [((0,0),(0,1))]
DISCARD 38552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38553 [(0,0)] HALF_D_PLUS_2 [38551] [] [] [] []
IDLE 38554 [(0,0)] 81 [] [] [] [] []
INJECT_T 38555 [(1,0)] D [] [] [] [] []
MERGE 38556 [(1,0),(0,0)] D [] [38558] [] [] [((0,0),(1,0))]
DISCARD 38557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38558 [(0,0)] HALF_D_PLUS_2 [38556] [] [] [] []
IDLE 38559 [(0,0)] 144 [] [] [] [] []
INJECT_T 38560 [(0,1)] D [] [] [] [] []
MERGE 38561 [(0,1),(0,0)] D [] [38563] [] [] [((0,0),(0,1))]
DISCARD 38562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38563 [(0,0)] HALF_D_PLUS_2 [38561] [] [] [] []
IDLE 38564 [(0,0)] 131 [] [] [] [] []
INJECT_T 38565 [(1,0)] D [] [] [] [] []
MERGE 38566 [(1,0),(0,0)] D [] [38568] [] [] [((0,0),(1,0))]
DISCARD 38567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38568 [(0,0)] HALF_D_PLUS_2 [38566] [] [] [] []
IDLE 38569 [(0,0)] 190 [] [] [] [] []
INJECT_T 38570 [(0,1)] D [] [] [] [] []
MERGE 38571 [(0,1),(0,0)] D [] [38573] [] [] [((0,0),(0,1))]
DISCARD 38572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38573 [(0,0)] HALF_D_PLUS_2 [38571] [] [] [] []
IDLE 38574 [(0,0)] 113 [] [] [] [] []
INJECT_T 38575 [(1,0)] D [] [] [] [] []
MERGE 38576 [(1,0),(0,0)] D [] [38578] [] [] [((0,0),(1,0))]
DISCARD 38577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38578 [(0,0)] HALF_D_PLUS_2 [38576] [] [] [] []
IDLE 38579 [(0,0)] 145 [] [] [] [] []
INJECT_T 38580 [(0,1)] D [] [] [] [] []
MERGE 38581 [(0,1),(0,0)] D [] [38583] [] [] [((0,0),(0,1))]
DISCARD 38582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38583 [(0,0)] HALF_D_PLUS_2 [38581] [] [] [] []
IDLE 38584 [(0,0)] 143 [] [] [] [] []
INJECT_T 38585 [(1,0)] D [] [] [] [] []
MERGE 38586 [(1,0),(0,0)] D [] [38588] [] [] [((0,0),(1,0))]
DISCARD 38587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38588 [(0,0)] HALF_D_PLUS_2 [38586] [] [] [] []
IDLE 38589 [(0,0)] 120 [] [] [] [] []
INJECT_T 38590 [(0,1)] D [] [] [] [] []
MERGE 38591 [(0,1),(0,0)] D [] [38593] [] [] [((0,0),(0,1))]
DISCARD 38592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38593 [(0,0)] HALF_D_PLUS_2 [38591] [] [] [] []
IDLE 38594 [(0,0)] 155 [] [] [] [] []
INJECT_T 38595 [(1,0)] D [] [] [] [] []
MERGE 38596 [(1,0),(0,0)] D [] [38598] [] [] [((0,0),(1,0))]
DISCARD 38597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38598 [(0,0)] HALF_D_PLUS_2 [38596] [] [] [] []
IDLE 38599 [(0,0)] 55 [] [] [] [] []
INJECT_T 38600 [(0,1)] D [] [] [] [] []
MERGE 38601 [(0,1),(0,0)] D [] [38603] [] [] [((0,0),(0,1))]
DISCARD 38602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38603 [(0,0)] HALF_D_PLUS_2 [38601] [] [] [] []
IDLE 38604 [(0,0)] 134 [] [] [] [] []
INJECT_T 38605 [(1,0)] D [] [] [] [] []
MERGE 38606 [(1,0),(0,0)] D [] [38608] [] [] [((0,0),(1,0))]
DISCARD 38607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38608 [(0,0)] HALF_D_PLUS_2 [38606] [] [] [] []
IDLE 38609 [(0,0)] 71 [] [] [] [] []
INJECT_T 38610 [(0,1)] D [] [] [] [] []
MERGE 38611 [(0,1),(0,0)] D [] [38613] [] [] [((0,0),(0,1))]
DISCARD 38612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38613 [(0,0)] HALF_D_PLUS_2 [38611] [] [] [] []
IDLE 38614 [(0,0)] 31 [] [] [] [] []
INJECT_T 38615 [(1,0)] D [] [] [] [] []
MERGE 38616 [(1,0),(0,0)] D [] [38618] [] [] [((0,0),(1,0))]
DISCARD 38617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38618 [(0,0)] HALF_D_PLUS_2 [38616] [] [] [] []
IDLE 38619 [(0,0)] 5 [] [] [] [] []
INJECT_T 38620 [(0,1)] D [] [] [] [] []
MERGE 38621 [(0,1),(0,0)] D [] [38623] [] [] [((0,0),(0,1))]
DISCARD 38622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38623 [(0,0)] HALF_D_PLUS_2 [38621] [] [] [] []
IDLE 38624 [(0,0)] 89 [] [] [] [] []
INJECT_T 38625 [(1,0)] D [] [] [] [] []
MERGE 38626 [(1,0),(0,0)] D [] [38628] [] [] [((0,0),(1,0))]
DISCARD 38627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38628 [(0,0)] HALF_D_PLUS_2 [38626] [] [] [] []
IDLE 38629 [(0,0)] 54 [] [] [] [] []
INJECT_T 38630 [(0,1)] D [] [] [] [] []
MERGE 38631 [(0,1),(0,0)] D [] [38633] [] [] [((0,0),(0,1))]
DISCARD 38632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38633 [(0,0)] HALF_D_PLUS_2 [38631] [] [] [] []
IDLE 38634 [(0,0)] 125 [] [] [] [] []
INJECT_T 38635 [(1,0)] D [] [] [] [] []
MERGE 38636 [(1,0),(0,0)] D [] [38638] [] [] [((0,0),(1,0))]
DISCARD 38637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38638 [(0,0)] HALF_D_PLUS_2 [38636] [] [] [] []
IDLE 38639 [(0,0)] 118 [] [] [] [] []
INJECT_T 38640 [(0,1)] D [] [] [] [] []
MERGE 38641 [(0,1),(0,0)] D [] [38643] [] [] [((0,0),(0,1))]
DISCARD 38642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38643 [(0,0)] HALF_D_PLUS_2 [38641] [] [] [] []
IDLE 38644 [(0,0)] 81 [] [] [] [] []
INJECT_T 38645 [(1,0)] D [] [] [] [] []
MERGE 38646 [(1,0),(0,0)] D [] [38648] [] [] [((0,0),(1,0))]
DISCARD 38647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38648 [(0,0)] HALF_D_PLUS_2 [38646] [] [] [] []
IDLE 38649 [(0,0)] 104 [] [] [] [] []
INJECT_T 38650 [(0,1)] D [] [] [] [] []
MERGE 38651 [(0,1),(0,0)] D [] [38653] [] [] [((0,0),(0,1))]
DISCARD 38652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38653 [(0,0)] HALF_D_PLUS_2 [38651] [] [] [] []
IDLE 38654 [(0,0)] 60 [] [] [] [] []
INJECT_T 38655 [(1,0)] D [] [] [] [] []
MERGE 38656 [(1,0),(0,0)] D [] [38658] [] [] [((0,0),(1,0))]
DISCARD 38657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38658 [(0,0)] HALF_D_PLUS_2 [38656] [] [] [] []
IDLE 38659 [(0,0)] 24 [] [] [] [] []
INJECT_T 38660 [(0,1)] D [] [] [] [] []
MERGE 38661 [(0,1),(0,0)] D [] [38663] [] [] [((0,0),(0,1))]
DISCARD 38662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38663 [(0,0)] HALF_D_PLUS_2 [38661] [] [] [] []
IDLE 38664 [(0,0)] 38 [] [] [] [] []
INJECT_T 38665 [(1,0)] D [] [] [] [] []
MERGE 38666 [(1,0),(0,0)] D [] [38668] [] [] [((0,0),(1,0))]
DISCARD 38667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38668 [(0,0)] HALF_D_PLUS_2 [38666] [] [] [] []
IDLE 38669 [(0,0)] 69 [] [] [] [] []
INJECT_T 38670 [(0,1)] D [] [] [] [] []
MERGE 38671 [(0,1),(0,0)] D [] [38673] [] [] [((0,0),(0,1))]
DISCARD 38672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38673 [(0,0)] HALF_D_PLUS_2 [38671] [] [] [] []
IDLE 38674 [(0,0)] 143 [] [] [] [] []
INJECT_T 38675 [(1,0)] D [] [] [] [] []
MERGE 38676 [(1,0),(0,0)] D [] [38678] [] [] [((0,0),(1,0))]
DISCARD 38677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38678 [(0,0)] HALF_D_PLUS_2 [38676] [] [] [] []
IDLE 38679 [(0,0)] 110 [] [] [] [] []
INJECT_T 38680 [(0,1)] D [] [] [] [] []
MERGE 38681 [(0,1),(0,0)] D [] [38683] [] [] [((0,0),(0,1))]
DISCARD 38682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38683 [(0,0)] HALF_D_PLUS_2 [38681] [] [] [] []
IDLE 38684 [(0,0)] 122 [] [] [] [] []
INJECT_T 38685 [(1,0)] D [] [] [] [] []
MERGE 38686 [(1,0),(0,0)] D [] [38688] [] [] [((0,0),(1,0))]
DISCARD 38687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38688 [(0,0)] HALF_D_PLUS_2 [38686] [] [] [] []
IDLE 38689 [(0,0)] 105 [] [] [] [] []
INJECT_T 38690 [(0,1)] D [] [] [] [] []
MERGE 38691 [(0,1),(0,0)] D [] [38693] [] [] [((0,0),(0,1))]
DISCARD 38692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38693 [(0,0)] HALF_D_PLUS_2 [38691] [] [] [] []
IDLE 38694 [(0,0)] 67 [] [] [] [] []
INJECT_T 38695 [(1,0)] D [] [] [] [] []
MERGE 38696 [(1,0),(0,0)] D [] [38698] [] [] [((0,0),(1,0))]
DISCARD 38697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38698 [(0,0)] HALF_D_PLUS_2 [38696] [] [] [] []
IDLE 38699 [(0,0)] 27 [] [] [] [] []
INJECT_T 38700 [(0,1)] D [] [] [] [] []
MERGE 38701 [(0,1),(0,0)] D [] [38703] [] [] [((0,0),(0,1))]
DISCARD 38702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38703 [(0,0)] HALF_D_PLUS_2 [38701] [] [] [] []
IDLE 38704 [(0,0)] 32 [] [] [] [] []
INJECT_T 38705 [(1,0)] D [] [] [] [] []
MERGE 38706 [(1,0),(0,0)] D [] [38708] [] [] [((0,0),(1,0))]
DISCARD 38707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38708 [(0,0)] HALF_D_PLUS_2 [38706] [] [] [] []
IDLE 38709 [(0,0)] 167 [] [] [] [] []
INJECT_T 38710 [(0,1)] D [] [] [] [] []
MERGE 38711 [(0,1),(0,0)] D [] [38713] [] [] [((0,0),(0,1))]
DISCARD 38712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38713 [(0,0)] HALF_D_PLUS_2 [38711] [] [] [] []
IDLE 38714 [(0,0)] 35 [] [] [] [] []
INJECT_T 38715 [(1,0)] D [] [] [] [] []
MERGE 38716 [(1,0),(0,0)] D [] [38718] [] [] [((0,0),(1,0))]
DISCARD 38717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38718 [(0,0)] HALF_D_PLUS_2 [38716] [] [] [] []
IDLE 38719 [(0,0)] 172 [] [] [] [] []
INJECT_T 38720 [(0,1)] D [] [] [] [] []
MERGE 38721 [(0,1),(0,0)] D [] [38723] [] [] [((0,0),(0,1))]
DISCARD 38722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38723 [(0,0)] HALF_D_PLUS_2 [38721] [] [] [] []
IDLE 38724 [(0,0)] 30 [] [] [] [] []
INJECT_T 38725 [(1,0)] D [] [] [] [] []
MERGE 38726 [(1,0),(0,0)] D [] [38728] [] [] [((0,0),(1,0))]
DISCARD 38727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38728 [(0,0)] HALF_D_PLUS_2 [38726] [] [] [] []
IDLE 38729 [(0,0)] 172 [] [] [] [] []
INJECT_T 38730 [(0,1)] D [] [] [] [] []
MERGE 38731 [(0,1),(0,0)] D [] [38733] [] [] [((0,0),(0,1))]
DISCARD 38732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38733 [(0,0)] HALF_D_PLUS_2 [38731] [] [] [] []
IDLE 38734 [(0,0)] 31 [] [] [] [] []
INJECT_T 38735 [(1,0)] D [] [] [] [] []
MERGE 38736 [(1,0),(0,0)] D [] [38738] [] [] [((0,0),(1,0))]
DISCARD 38737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38738 [(0,0)] HALF_D_PLUS_2 [38736] [] [] [] []
IDLE 38739 [(0,0)] 128 [] [] [] [] []
INJECT_T 38740 [(0,1)] D [] [] [] [] []
MERGE 38741 [(0,1),(0,0)] D [] [38743] [] [] [((0,0),(0,1))]
DISCARD 38742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38743 [(0,0)] HALF_D_PLUS_2 [38741] [] [] [] []
IDLE 38744 [(0,0)] 50 [] [] [] [] []
INJECT_T 38745 [(1,0)] D [] [] [] [] []
MERGE 38746 [(1,0),(0,0)] D [] [38748] [] [] [((0,0),(1,0))]
DISCARD 38747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38748 [(0,0)] HALF_D_PLUS_2 [38746] [] [] [] []
IDLE 38749 [(0,0)] 153 [] [] [] [] []
INJECT_T 38750 [(0,1)] D [] [] [] [] []
MERGE 38751 [(0,1),(0,0)] D [] [38753] [] [] [((0,0),(0,1))]
DISCARD 38752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38753 [(0,0)] HALF_D_PLUS_2 [38751] [] [] [] []
IDLE 38754 [(0,0)] 187 [] [] [] [] []
INJECT_T 38755 [(1,0)] D [] [] [] [] []
MERGE 38756 [(1,0),(0,0)] D [] [38758] [] [] [((0,0),(1,0))]
DISCARD 38757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38758 [(0,0)] HALF_D_PLUS_2 [38756] [] [] [] []
IDLE 38759 [(0,0)] 158 [] [] [] [] []
INJECT_T 38760 [(0,1)] D [] [] [] [] []
MERGE 38761 [(0,1),(0,0)] D [] [38763] [] [] [((0,0),(0,1))]
DISCARD 38762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38763 [(0,0)] HALF_D_PLUS_2 [38761] [] [] [] []
IDLE 38764 [(0,0)] 68 [] [] [] [] []
INJECT_T 38765 [(1,0)] D [] [] [] [] []
MERGE 38766 [(1,0),(0,0)] D [] [38768] [] [] [((0,0),(1,0))]
DISCARD 38767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38768 [(0,0)] HALF_D_PLUS_2 [38766] [] [] [] []
IDLE 38769 [(0,0)] 100 [] [] [] [] []
INJECT_T 38770 [(0,1)] D [] [] [] [] []
MERGE 38771 [(0,1),(0,0)] D [] [38773] [] [] [((0,0),(0,1))]
DISCARD 38772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38773 [(0,0)] HALF_D_PLUS_2 [38771] [] [] [] []
IDLE 38774 [(0,0)] 160 [] [] [] [] []
INJECT_T 38775 [(1,0)] D [] [] [] [] []
MERGE 38776 [(1,0),(0,0)] D [] [38778] [] [] [((0,0),(1,0))]
DISCARD 38777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38778 [(0,0)] HALF_D_PLUS_2 [38776] [] [] [] []
IDLE 38779 [(0,0)] 33 [] [] [] [] []
INJECT_T 38780 [(0,1)] D [] [] [] [] []
MERGE 38781 [(0,1),(0,0)] D [] [38783] [] [] [((0,0),(0,1))]
DISCARD 38782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38783 [(0,0)] HALF_D_PLUS_2 [38781] [] [] [] []
IDLE 38784 [(0,0)] 63 [] [] [] [] []
INJECT_T 38785 [(1,0)] D [] [] [] [] []
MERGE 38786 [(1,0),(0,0)] D [] [38788] [] [] [((0,0),(1,0))]
DISCARD 38787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38788 [(0,0)] HALF_D_PLUS_2 [38786] [] [] [] []
IDLE 38789 [(0,0)] 78 [] [] [] [] []
INJECT_T 38790 [(0,1)] D [] [] [] [] []
MERGE 38791 [(0,1),(0,0)] D [] [38793] [] [] [((0,0),(0,1))]
DISCARD 38792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38793 [(0,0)] HALF_D_PLUS_2 [38791] [] [] [] []
IDLE 38794 [(0,0)] 177 [] [] [] [] []
INJECT_T 38795 [(1,0)] D [] [] [] [] []
MERGE 38796 [(1,0),(0,0)] D [] [38798] [] [] [((0,0),(1,0))]
DISCARD 38797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38798 [(0,0)] HALF_D_PLUS_2 [38796] [] [] [] []
IDLE 38799 [(0,0)] 137 [] [] [] [] []
INJECT_T 38800 [(0,1)] D [] [] [] [] []
MERGE 38801 [(0,1),(0,0)] D [] [38803] [] [] [((0,0),(0,1))]
DISCARD 38802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38803 [(0,0)] HALF_D_PLUS_2 [38801] [] [] [] []
IDLE 38804 [(0,0)] 84 [] [] [] [] []
INJECT_T 38805 [(1,0)] D [] [] [] [] []
MERGE 38806 [(1,0),(0,0)] D [] [38808] [] [] [((0,0),(1,0))]
DISCARD 38807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38808 [(0,0)] HALF_D_PLUS_2 [38806] [] [] [] []
IDLE 38809 [(0,0)] 148 [] [] [] [] []
INJECT_T 38810 [(0,1)] D [] [] [] [] []
MERGE 38811 [(0,1),(0,0)] D [] [38813] [] [] [((0,0),(0,1))]
DISCARD 38812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38813 [(0,0)] HALF_D_PLUS_2 [38811] [] [] [] []
IDLE 38814 [(0,0)] 88 [] [] [] [] []
INJECT_T 38815 [(1,0)] D [] [] [] [] []
MERGE 38816 [(1,0),(0,0)] D [] [38818] [] [] [((0,0),(1,0))]
DISCARD 38817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38818 [(0,0)] HALF_D_PLUS_2 [38816] [] [] [] []
IDLE 38819 [(0,0)] 22 [] [] [] [] []
INJECT_T 38820 [(0,1)] D [] [] [] [] []
MERGE 38821 [(0,1),(0,0)] D [] [38823] [] [] [((0,0),(0,1))]
DISCARD 38822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38823 [(0,0)] HALF_D_PLUS_2 [38821] [] [] [] []
IDLE 38824 [(0,0)] 69 [] [] [] [] []
INJECT_T 38825 [(1,0)] D [] [] [] [] []
MERGE 38826 [(1,0),(0,0)] D [] [38828] [] [] [((0,0),(1,0))]
DISCARD 38827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38828 [(0,0)] HALF_D_PLUS_2 [38826] [] [] [] []
IDLE 38829 [(0,0)] 23 [] [] [] [] []
INJECT_T 38830 [(0,1)] D [] [] [] [] []
MERGE 38831 [(0,1),(0,0)] D [] [38833] [] [] [((0,0),(0,1))]
DISCARD 38832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38833 [(0,0)] HALF_D_PLUS_2 [38831] [] [] [] []
IDLE 38834 [(0,0)] 157 [] [] [] [] []
INJECT_T 38835 [(1,0)] D [] [] [] [] []
MERGE 38836 [(1,0),(0,0)] D [] [38838] [] [] [((0,0),(1,0))]
DISCARD 38837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38838 [(0,0)] HALF_D_PLUS_2 [38836] [] [] [] []
IDLE 38839 [(0,0)] 67 [] [] [] [] []
INJECT_T 38840 [(0,1)] D [] [] [] [] []
MERGE 38841 [(0,1),(0,0)] D [] [38843] [] [] [((0,0),(0,1))]
DISCARD 38842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38843 [(0,0)] HALF_D_PLUS_2 [38841] [] [] [] []
IDLE 38844 [(0,0)] 165 [] [] [] [] []
INJECT_T 38845 [(1,0)] D [] [] [] [] []
MERGE 38846 [(1,0),(0,0)] D [] [38848] [] [] [((0,0),(1,0))]
DISCARD 38847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38848 [(0,0)] HALF_D_PLUS_2 [38846] [] [] [] []
IDLE 38849 [(0,0)] 197 [] [] [] [] []
INJECT_T 38850 [(0,1)] D [] [] [] [] []
MERGE 38851 [(0,1),(0,0)] D [] [38853] [] [] [((0,0),(0,1))]
DISCARD 38852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38853 [(0,0)] HALF_D_PLUS_2 [38851] [] [] [] []
IDLE 38854 [(0,0)] 76 [] [] [] [] []
INJECT_T 38855 [(1,0)] D [] [] [] [] []
MERGE 38856 [(1,0),(0,0)] D [] [38858] [] [] [((0,0),(1,0))]
DISCARD 38857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38858 [(0,0)] HALF_D_PLUS_2 [38856] [] [] [] []
IDLE 38859 [(0,0)] 28 [] [] [] [] []
INJECT_T 38860 [(0,1)] D [] [] [] [] []
MERGE 38861 [(0,1),(0,0)] D [] [38863] [] [] [((0,0),(0,1))]
DISCARD 38862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38863 [(0,0)] HALF_D_PLUS_2 [38861] [] [] [] []
IDLE 38864 [(0,0)] 149 [] [] [] [] []
INJECT_T 38865 [(1,0)] D [] [] [] [] []
MERGE 38866 [(1,0),(0,0)] D [] [38868] [] [] [((0,0),(1,0))]
DISCARD 38867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38868 [(0,0)] HALF_D_PLUS_2 [38866] [] [] [] []
IDLE 38869 [(0,0)] 8 [] [] [] [] []
INJECT_T 38870 [(0,1)] D [] [] [] [] []
MERGE 38871 [(0,1),(0,0)] D [] [38873] [] [] [((0,0),(0,1))]
DISCARD 38872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38873 [(0,0)] HALF_D_PLUS_2 [38871] [] [] [] []
IDLE 38874 [(0,0)] 58 [] [] [] [] []
INJECT_T 38875 [(1,0)] D [] [] [] [] []
MERGE 38876 [(1,0),(0,0)] D [] [38878] [] [] [((0,0),(1,0))]
DISCARD 38877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38878 [(0,0)] HALF_D_PLUS_2 [38876] [] [] [] []
IDLE 38879 [(0,0)] 40 [] [] [] [] []
INJECT_T 38880 [(0,1)] D [] [] [] [] []
MERGE 38881 [(0,1),(0,0)] D [] [38883] [] [] [((0,0),(0,1))]
DISCARD 38882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38883 [(0,0)] HALF_D_PLUS_2 [38881] [] [] [] []
IDLE 38884 [(0,0)] 87 [] [] [] [] []
INJECT_T 38885 [(1,0)] D [] [] [] [] []
MERGE 38886 [(1,0),(0,0)] D [] [38888] [] [] [((0,0),(1,0))]
DISCARD 38887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38888 [(0,0)] HALF_D_PLUS_2 [38886] [] [] [] []
IDLE 38889 [(0,0)] 149 [] [] [] [] []
INJECT_T 38890 [(0,1)] D [] [] [] [] []
MERGE 38891 [(0,1),(0,0)] D [] [38893] [] [] [((0,0),(0,1))]
DISCARD 38892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38893 [(0,0)] HALF_D_PLUS_2 [38891] [] [] [] []
IDLE 38894 [(0,0)] 88 [] [] [] [] []
INJECT_T 38895 [(1,0)] D [] [] [] [] []
MERGE 38896 [(1,0),(0,0)] D [] [38898] [] [] [((0,0),(1,0))]
DISCARD 38897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38898 [(0,0)] HALF_D_PLUS_2 [38896] [] [] [] []
IDLE 38899 [(0,0)] 189 [] [] [] [] []
INJECT_T 38900 [(0,1)] D [] [] [] [] []
MERGE 38901 [(0,1),(0,0)] D [] [38903] [] [] [((0,0),(0,1))]
DISCARD 38902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38903 [(0,0)] HALF_D_PLUS_2 [38901] [] [] [] []
IDLE 38904 [(0,0)] 189 [] [] [] [] []
INJECT_T 38905 [(1,0)] D [] [] [] [] []
MERGE 38906 [(1,0),(0,0)] D [] [38908] [] [] [((0,0),(1,0))]
DISCARD 38907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38908 [(0,0)] HALF_D_PLUS_2 [38906] [] [] [] []
IDLE 38909 [(0,0)] 6 [] [] [] [] []
INJECT_T 38910 [(0,1)] D [] [] [] [] []
MERGE 38911 [(0,1),(0,0)] D [] [38913] [] [] [((0,0),(0,1))]
DISCARD 38912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38913 [(0,0)] HALF_D_PLUS_2 [38911] [] [] [] []
IDLE 38914 [(0,0)] 192 [] [] [] [] []
INJECT_T 38915 [(1,0)] D [] [] [] [] []
MERGE 38916 [(1,0),(0,0)] D [] [38918] [] [] [((0,0),(1,0))]
DISCARD 38917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38918 [(0,0)] HALF_D_PLUS_2 [38916] [] [] [] []
IDLE 38919 [(0,0)] 15 [] [] [] [] []
INJECT_T 38920 [(0,1)] D [] [] [] [] []
MERGE 38921 [(0,1),(0,0)] D [] [38923] [] [] [((0,0),(0,1))]
DISCARD 38922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38923 [(0,0)] HALF_D_PLUS_2 [38921] [] [] [] []
IDLE 38924 [(0,0)] 28 [] [] [] [] []
INJECT_T 38925 [(1,0)] D [] [] [] [] []
MERGE 38926 [(1,0),(0,0)] D [] [38928] [] [] [((0,0),(1,0))]
DISCARD 38927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38928 [(0,0)] HALF_D_PLUS_2 [38926] [] [] [] []
IDLE 38929 [(0,0)] 151 [] [] [] [] []
INJECT_T 38930 [(0,1)] D [] [] [] [] []
MERGE 38931 [(0,1),(0,0)] D [] [38933] [] [] [((0,0),(0,1))]
DISCARD 38932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38933 [(0,0)] HALF_D_PLUS_2 [38931] [] [] [] []
IDLE 38934 [(0,0)] 69 [] [] [] [] []
INJECT_T 38935 [(1,0)] D [] [] [] [] []
MERGE 38936 [(1,0),(0,0)] D [] [38938] [] [] [((0,0),(1,0))]
DISCARD 38937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38938 [(0,0)] HALF_D_PLUS_2 [38936] [] [] [] []
IDLE 38939 [(0,0)] 87 [] [] [] [] []
INJECT_T 38940 [(0,1)] D [] [] [] [] []
MERGE 38941 [(0,1),(0,0)] D [] [38943] [] [] [((0,0),(0,1))]
DISCARD 38942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38943 [(0,0)] HALF_D_PLUS_2 [38941] [] [] [] []
IDLE 38944 [(0,0)] 108 [] [] [] [] []
INJECT_T 38945 [(1,0)] D [] [] [] [] []
MERGE 38946 [(1,0),(0,0)] D [] [38948] [] [] [((0,0),(1,0))]
DISCARD 38947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38948 [(0,0)] HALF_D_PLUS_2 [38946] [] [] [] []
IDLE 38949 [(0,0)] 29 [] [] [] [] []
INJECT_T 38950 [(0,1)] D [] [] [] [] []
MERGE 38951 [(0,1),(0,0)] D [] [38953] [] [] [((0,0),(0,1))]
DISCARD 38952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38953 [(0,0)] HALF_D_PLUS_2 [38951] [] [] [] []
IDLE 38954 [(0,0)] 129 [] [] [] [] []
INJECT_T 38955 [(1,0)] D [] [] [] [] []
MERGE 38956 [(1,0),(0,0)] D [] [38958] [] [] [((0,0),(1,0))]
DISCARD 38957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38958 [(0,0)] HALF_D_PLUS_2 [38956] [] [] [] []
IDLE 38959 [(0,0)] 164 [] [] [] [] []
INJECT_T 38960 [(0,1)] D [] [] [] [] []
MERGE 38961 [(0,1),(0,0)] D [] [38963] [] [] [((0,0),(0,1))]
DISCARD 38962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38963 [(0,0)] HALF_D_PLUS_2 [38961] [] [] [] []
IDLE 38964 [(0,0)] 18 [] [] [] [] []
INJECT_T 38965 [(1,0)] D [] [] [] [] []
MERGE 38966 [(1,0),(0,0)] D [] [38968] [] [] [((0,0),(1,0))]
DISCARD 38967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38968 [(0,0)] HALF_D_PLUS_2 [38966] [] [] [] []
IDLE 38969 [(0,0)] 23 [] [] [] [] []
INJECT_T 38970 [(0,1)] D [] [] [] [] []
MERGE 38971 [(0,1),(0,0)] D [] [38973] [] [] [((0,0),(0,1))]
DISCARD 38972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38973 [(0,0)] HALF_D_PLUS_2 [38971] [] [] [] []
IDLE 38974 [(0,0)] 101 [] [] [] [] []
INJECT_T 38975 [(1,0)] D [] [] [] [] []
MERGE 38976 [(1,0),(0,0)] D [] [38978] [] [] [((0,0),(1,0))]
DISCARD 38977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38978 [(0,0)] HALF_D_PLUS_2 [38976] [] [] [] []
IDLE 38979 [(0,0)] 92 [] [] [] [] []
INJECT_T 38980 [(0,1)] D [] [] [] [] []
MERGE 38981 [(0,1),(0,0)] D [] [38983] [] [] [((0,0),(0,1))]
DISCARD 38982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38983 [(0,0)] HALF_D_PLUS_2 [38981] [] [] [] []
IDLE 38984 [(0,0)] 83 [] [] [] [] []
INJECT_T 38985 [(1,0)] D [] [] [] [] []
MERGE 38986 [(1,0),(0,0)] D [] [38988] [] [] [((0,0),(1,0))]
DISCARD 38987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38988 [(0,0)] HALF_D_PLUS_2 [38986] [] [] [] []
IDLE 38989 [(0,0)] 46 [] [] [] [] []
INJECT_T 38990 [(0,1)] D [] [] [] [] []
MERGE 38991 [(0,1),(0,0)] D [] [38993] [] [] [((0,0),(0,1))]
DISCARD 38992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 38993 [(0,0)] HALF_D_PLUS_2 [38991] [] [] [] []
IDLE 38994 [(0,0)] 160 [] [] [] [] []
INJECT_T 38995 [(1,0)] D [] [] [] [] []
MERGE 38996 [(1,0),(0,0)] D [] [38998] [] [] [((0,0),(1,0))]
DISCARD 38997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 38998 [(0,0)] HALF_D_PLUS_2 [38996] [] [] [] []
IDLE 38999 [(0,0)] 171 [] [] [] [] []
INJECT_T 39000 [(0,1)] D [] [] [] [] []
MERGE 39001 [(0,1),(0,0)] D [] [39003] [] [] [((0,0),(0,1))]
DISCARD 39002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39003 [(0,0)] HALF_D_PLUS_2 [39001] [] [] [] []
IDLE 39004 [(0,0)] 197 [] [] [] [] []
INJECT_T 39005 [(1,0)] D [] [] [] [] []
MERGE 39006 [(1,0),(0,0)] D [] [39008] [] [] [((0,0),(1,0))]
DISCARD 39007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39008 [(0,0)] HALF_D_PLUS_2 [39006] [] [] [] []
IDLE 39009 [(0,0)] 89 [] [] [] [] []
INJECT_T 39010 [(0,1)] D [] [] [] [] []
MERGE 39011 [(0,1),(0,0)] D [] [39013] [] [] [((0,0),(0,1))]
DISCARD 39012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39013 [(0,0)] HALF_D_PLUS_2 [39011] [] [] [] []
IDLE 39014 [(0,0)] 134 [] [] [] [] []
INJECT_T 39015 [(1,0)] D [] [] [] [] []
MERGE 39016 [(1,0),(0,0)] D [] [39018] [] [] [((0,0),(1,0))]
DISCARD 39017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39018 [(0,0)] HALF_D_PLUS_2 [39016] [] [] [] []
IDLE 39019 [(0,0)] 189 [] [] [] [] []
INJECT_T 39020 [(0,1)] D [] [] [] [] []
MERGE 39021 [(0,1),(0,0)] D [] [39023] [] [] [((0,0),(0,1))]
DISCARD 39022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39023 [(0,0)] HALF_D_PLUS_2 [39021] [] [] [] []
IDLE 39024 [(0,0)] 179 [] [] [] [] []
INJECT_T 39025 [(1,0)] D [] [] [] [] []
MERGE 39026 [(1,0),(0,0)] D [] [39028] [] [] [((0,0),(1,0))]
DISCARD 39027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39028 [(0,0)] HALF_D_PLUS_2 [39026] [] [] [] []
IDLE 39029 [(0,0)] 135 [] [] [] [] []
INJECT_T 39030 [(0,1)] D [] [] [] [] []
MERGE 39031 [(0,1),(0,0)] D [] [39033] [] [] [((0,0),(0,1))]
DISCARD 39032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39033 [(0,0)] HALF_D_PLUS_2 [39031] [] [] [] []
IDLE 39034 [(0,0)] 178 [] [] [] [] []
INJECT_T 39035 [(1,0)] D [] [] [] [] []
MERGE 39036 [(1,0),(0,0)] D [] [39038] [] [] [((0,0),(1,0))]
DISCARD 39037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39038 [(0,0)] HALF_D_PLUS_2 [39036] [] [] [] []
IDLE 39039 [(0,0)] 27 [] [] [] [] []
INJECT_T 39040 [(0,1)] D [] [] [] [] []
MERGE 39041 [(0,1),(0,0)] D [] [39043] [] [] [((0,0),(0,1))]
DISCARD 39042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39043 [(0,0)] HALF_D_PLUS_2 [39041] [] [] [] []
IDLE 39044 [(0,0)] 57 [] [] [] [] []
INJECT_T 39045 [(1,0)] D [] [] [] [] []
MERGE 39046 [(1,0),(0,0)] D [] [39048] [] [] [((0,0),(1,0))]
DISCARD 39047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39048 [(0,0)] HALF_D_PLUS_2 [39046] [] [] [] []
IDLE 39049 [(0,0)] 96 [] [] [] [] []
INJECT_T 39050 [(0,1)] D [] [] [] [] []
MERGE 39051 [(0,1),(0,0)] D [] [39053] [] [] [((0,0),(0,1))]
DISCARD 39052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39053 [(0,0)] HALF_D_PLUS_2 [39051] [] [] [] []
IDLE 39054 [(0,0)] 128 [] [] [] [] []
INJECT_T 39055 [(1,0)] D [] [] [] [] []
MERGE 39056 [(1,0),(0,0)] D [] [39058] [] [] [((0,0),(1,0))]
DISCARD 39057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39058 [(0,0)] HALF_D_PLUS_2 [39056] [] [] [] []
IDLE 39059 [(0,0)] 167 [] [] [] [] []
INJECT_T 39060 [(0,1)] D [] [] [] [] []
MERGE 39061 [(0,1),(0,0)] D [] [39063] [] [] [((0,0),(0,1))]
DISCARD 39062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39063 [(0,0)] HALF_D_PLUS_2 [39061] [] [] [] []
IDLE 39064 [(0,0)] 53 [] [] [] [] []
INJECT_T 39065 [(1,0)] D [] [] [] [] []
MERGE 39066 [(1,0),(0,0)] D [] [39068] [] [] [((0,0),(1,0))]
DISCARD 39067 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39068 [(0,0)] HALF_D_PLUS_2 [39066] [] [] [] []
IDLE 39069 [(0,0)] 28 [] [] [] [] []
INJECT_T 39070 [(0,1)] D [] [] [] [] []
MERGE 39071 [(0,1),(0,0)] D [] [39073] [] [] [((0,0),(0,1))]
DISCARD 39072 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39073 [(0,0)] HALF_D_PLUS_2 [39071] [] [] [] []
IDLE 39074 [(0,0)] 98 [] [] [] [] []
INJECT_T 39075 [(1,0)] D [] [] [] [] []
MERGE 39076 [(1,0),(0,0)] D [] [39078] [] [] [((0,0),(1,0))]
DISCARD 39077 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39078 [(0,0)] HALF_D_PLUS_2 [39076] [] [] [] []
IDLE 39079 [(0,0)] 157 [] [] [] [] []
INJECT_T 39080 [(0,1)] D [] [] [] [] []
MERGE 39081 [(0,1),(0,0)] D [] [39083] [] [] [((0,0),(0,1))]
DISCARD 39082 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39083 [(0,0)] HALF_D_PLUS_2 [39081] [] [] [] []
IDLE 39084 [(0,0)] 195 [] [] [] [] []
INJECT_T 39085 [(1,0)] D [] [] [] [] []
MERGE 39086 [(1,0),(0,0)] D [] [39088] [] [] [((0,0),(1,0))]
DISCARD 39087 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39088 [(0,0)] HALF_D_PLUS_2 [39086] [] [] [] []
IDLE 39089 [(0,0)] 200 [] [] [] [] []
INJECT_T 39090 [(0,1)] D [] [] [] [] []
MERGE 39091 [(0,1),(0,0)] D [] [39093] [] [] [((0,0),(0,1))]
DISCARD 39092 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39093 [(0,0)] HALF_D_PLUS_2 [39091] [] [] [] []
IDLE 39094 [(0,0)] 115 [] [] [] [] []
INJECT_T 39095 [(1,0)] D [] [] [] [] []
MERGE 39096 [(1,0),(0,0)] D [] [39098] [] [] [((0,0),(1,0))]
DISCARD 39097 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39098 [(0,0)] HALF_D_PLUS_2 [39096] [] [] [] []
IDLE 39099 [(0,0)] 53 [] [] [] [] []
INJECT_T 39100 [(0,1)] D [] [] [] [] []
MERGE 39101 [(0,1),(0,0)] D [] [39103] [] [] [((0,0),(0,1))]
DISCARD 39102 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39103 [(0,0)] HALF_D_PLUS_2 [39101] [] [] [] []
IDLE 39104 [(0,0)] 165 [] [] [] [] []
INJECT_T 39105 [(1,0)] D [] [] [] [] []
MERGE 39106 [(1,0),(0,0)] D [] [39108] [] [] [((0,0),(1,0))]
DISCARD 39107 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39108 [(0,0)] HALF_D_PLUS_2 [39106] [] [] [] []
IDLE 39109 [(0,0)] 36 [] [] [] [] []
INJECT_T 39110 [(0,1)] D [] [] [] [] []
MERGE 39111 [(0,1),(0,0)] D [] [39113] [] [] [((0,0),(0,1))]
DISCARD 39112 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39113 [(0,0)] HALF_D_PLUS_2 [39111] [] [] [] []
IDLE 39114 [(0,0)] 50 [] [] [] [] []
INJECT_T 39115 [(1,0)] D [] [] [] [] []
MERGE 39116 [(1,0),(0,0)] D [] [39118] [] [] [((0,0),(1,0))]
DISCARD 39117 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39118 [(0,0)] HALF_D_PLUS_2 [39116] [] [] [] []
IDLE 39119 [(0,0)] 130 [] [] [] [] []
INJECT_T 39120 [(0,1)] D [] [] [] [] []
MERGE 39121 [(0,1),(0,0)] D [] [39123] [] [] [((0,0),(0,1))]
DISCARD 39122 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39123 [(0,0)] HALF_D_PLUS_2 [39121] [] [] [] []
IDLE 39124 [(0,0)] 187 [] [] [] [] []
INJECT_T 39125 [(1,0)] D [] [] [] [] []
MERGE 39126 [(1,0),(0,0)] D [] [39128] [] [] [((0,0),(1,0))]
DISCARD 39127 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39128 [(0,0)] HALF_D_PLUS_2 [39126] [] [] [] []
IDLE 39129 [(0,0)] 21 [] [] [] [] []
INJECT_T 39130 [(0,1)] D [] [] [] [] []
MERGE 39131 [(0,1),(0,0)] D [] [39133] [] [] [((0,0),(0,1))]
DISCARD 39132 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39133 [(0,0)] HALF_D_PLUS_2 [39131] [] [] [] []
IDLE 39134 [(0,0)] 166 [] [] [] [] []
INJECT_T 39135 [(1,0)] D [] [] [] [] []
MERGE 39136 [(1,0),(0,0)] D [] [39138] [] [] [((0,0),(1,0))]
DISCARD 39137 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39138 [(0,0)] HALF_D_PLUS_2 [39136] [] [] [] []
IDLE 39139 [(0,0)] 159 [] [] [] [] []
INJECT_T 39140 [(0,1)] D [] [] [] [] []
MERGE 39141 [(0,1),(0,0)] D [] [39143] [] [] [((0,0),(0,1))]
DISCARD 39142 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39143 [(0,0)] HALF_D_PLUS_2 [39141] [] [] [] []
IDLE 39144 [(0,0)] 30 [] [] [] [] []
INJECT_T 39145 [(1,0)] D [] [] [] [] []
MERGE 39146 [(1,0),(0,0)] D [] [39148] [] [] [((0,0),(1,0))]
DISCARD 39147 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39148 [(0,0)] HALF_D_PLUS_2 [39146] [] [] [] []
IDLE 39149 [(0,0)] 36 [] [] [] [] []
INJECT_T 39150 [(0,1)] D [] [] [] [] []
MERGE 39151 [(0,1),(0,0)] D [] [39153] [] [] [((0,0),(0,1))]
DISCARD 39152 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39153 [(0,0)] HALF_D_PLUS_2 [39151] [] [] [] []
IDLE 39154 [(0,0)] 55 [] [] [] [] []
INJECT_T 39155 [(1,0)] D [] [] [] [] []
MERGE 39156 [(1,0),(0,0)] D [] [39158] [] [] [((0,0),(1,0))]
DISCARD 39157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39158 [(0,0)] HALF_D_PLUS_2 [39156] [] [] [] []
IDLE 39159 [(0,0)] 114 [] [] [] [] []
INJECT_T 39160 [(0,1)] D [] [] [] [] []
MERGE 39161 [(0,1),(0,0)] D [] [39163] [] [] [((0,0),(0,1))]
DISCARD 39162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39163 [(0,0)] HALF_D_PLUS_2 [39161] [] [] [] []
IDLE 39164 [(0,0)] 170 [] [] [] [] []
INJECT_T 39165 [(1,0)] D [] [] [] [] []
MERGE 39166 [(1,0),(0,0)] D [] [39168] [] [] [((0,0),(1,0))]
DISCARD 39167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39168 [(0,0)] HALF_D_PLUS_2 [39166] [] [] [] []
IDLE 39169 [(0,0)] 5 [] [] [] [] []
INJECT_T 39170 [(0,1)] D [] [] [] [] []
MERGE 39171 [(0,1),(0,0)] D [] [39173] [] [] [((0,0),(0,1))]
DISCARD 39172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39173 [(0,0)] HALF_D_PLUS_2 [39171] [] [] [] []
IDLE 39174 [(0,0)] 173 [] [] [] [] []
INJECT_T 39175 [(1,0)] D [] [] [] [] []
MERGE 39176 [(1,0),(0,0)] D [] [39178] [] [] [((0,0),(1,0))]
DISCARD 39177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39178 [(0,0)] HALF_D_PLUS_2 [39176] [] [] [] []
IDLE 39179 [(0,0)] 38 [] [] [] [] []
INJECT_T 39180 [(0,1)] D [] [] [] [] []
MERGE 39181 [(0,1),(0,0)] D [] [39183] [] [] [((0,0),(0,1))]
DISCARD 39182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39183 [(0,0)] HALF_D_PLUS_2 [39181] [] [] [] []
IDLE 39184 [(0,0)] 159 [] [] [] [] []
INJECT_T 39185 [(1,0)] D [] [] [] [] []
MERGE 39186 [(1,0),(0,0)] D [] [39188] [] [] [((0,0),(1,0))]
DISCARD 39187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39188 [(0,0)] HALF_D_PLUS_2 [39186] [] [] [] []
IDLE 39189 [(0,0)] 139 [] [] [] [] []
INJECT_T 39190 [(0,1)] D [] [] [] [] []
MERGE 39191 [(0,1),(0,0)] D [] [39193] [] [] [((0,0),(0,1))]
DISCARD 39192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39193 [(0,0)] HALF_D_PLUS_2 [39191] [] [] [] []
IDLE 39194 [(0,0)] 18 [] [] [] [] []
INJECT_T 39195 [(1,0)] D [] [] [] [] []
MERGE 39196 [(1,0),(0,0)] D [] [39198] [] [] [((0,0),(1,0))]
DISCARD 39197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39198 [(0,0)] HALF_D_PLUS_2 [39196] [] [] [] []
IDLE 39199 [(0,0)] 122 [] [] [] [] []
INJECT_T 39200 [(0,1)] D [] [] [] [] []
MERGE 39201 [(0,1),(0,0)] D [] [39203] [] [] [((0,0),(0,1))]
DISCARD 39202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39203 [(0,0)] HALF_D_PLUS_2 [39201] [] [] [] []
IDLE 39204 [(0,0)] 133 [] [] [] [] []
INJECT_T 39205 [(1,0)] D [] [] [] [] []
MERGE 39206 [(1,0),(0,0)] D [] [39208] [] [] [((0,0),(1,0))]
DISCARD 39207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39208 [(0,0)] HALF_D_PLUS_2 [39206] [] [] [] []
IDLE 39209 [(0,0)] 28 [] [] [] [] []
INJECT_T 39210 [(0,1)] D [] [] [] [] []
MERGE 39211 [(0,1),(0,0)] D [] [39213] [] [] [((0,0),(0,1))]
DISCARD 39212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39213 [(0,0)] HALF_D_PLUS_2 [39211] [] [] [] []
IDLE 39214 [(0,0)] 181 [] [] [] [] []
INJECT_T 39215 [(1,0)] D [] [] [] [] []
MERGE 39216 [(1,0),(0,0)] D [] [39218] [] [] [((0,0),(1,0))]
DISCARD 39217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39218 [(0,0)] HALF_D_PLUS_2 [39216] [] [] [] []
IDLE 39219 [(0,0)] 38 [] [] [] [] []
INJECT_T 39220 [(0,1)] D [] [] [] [] []
MERGE 39221 [(0,1),(0,0)] D [] [39223] [] [] [((0,0),(0,1))]
DISCARD 39222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39223 [(0,0)] HALF_D_PLUS_2 [39221] [] [] [] []
IDLE 39224 [(0,0)] 175 [] [] [] [] []
INJECT_T 39225 [(1,0)] D [] [] [] [] []
MERGE 39226 [(1,0),(0,0)] D [] [39228] [] [] [((0,0),(1,0))]
DISCARD 39227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39228 [(0,0)] HALF_D_PLUS_2 [39226] [] [] [] []
IDLE 39229 [(0,0)] 147 [] [] [] [] []
INJECT_T 39230 [(0,1)] D [] [] [] [] []
MERGE 39231 [(0,1),(0,0)] D [] [39233] [] [] [((0,0),(0,1))]
DISCARD 39232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39233 [(0,0)] HALF_D_PLUS_2 [39231] [] [] [] []
IDLE 39234 [(0,0)] 78 [] [] [] [] []
INJECT_T 39235 [(1,0)] D [] [] [] [] []
MERGE 39236 [(1,0),(0,0)] D [] [39238] [] [] [((0,0),(1,0))]
DISCARD 39237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39238 [(0,0)] HALF_D_PLUS_2 [39236] [] [] [] []
IDLE 39239 [(0,0)] 200 [] [] [] [] []
INJECT_T 39240 [(0,1)] D [] [] [] [] []
MERGE 39241 [(0,1),(0,0)] D [] [39243] [] [] [((0,0),(0,1))]
DISCARD 39242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39243 [(0,0)] HALF_D_PLUS_2 [39241] [] [] [] []
IDLE 39244 [(0,0)] 114 [] [] [] [] []
INJECT_T 39245 [(1,0)] D [] [] [] [] []
MERGE 39246 [(1,0),(0,0)] D [] [39248] [] [] [((0,0),(1,0))]
DISCARD 39247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39248 [(0,0)] HALF_D_PLUS_2 [39246] [] [] [] []
IDLE 39249 [(0,0)] 52 [] [] [] [] []
INJECT_T 39250 [(0,1)] D [] [] [] [] []
MERGE 39251 [(0,1),(0,0)] D [] [39253] [] [] [((0,0),(0,1))]
DISCARD 39252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39253 [(0,0)] HALF_D_PLUS_2 [39251] [] [] [] []
IDLE 39254 [(0,0)] 200 [] [] [] [] []
INJECT_T 39255 [(1,0)] D [] [] [] [] []
MERGE 39256 [(1,0),(0,0)] D [] [39258] [] [] [((0,0),(1,0))]
DISCARD 39257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39258 [(0,0)] HALF_D_PLUS_2 [39256] [] [] [] []
IDLE 39259 [(0,0)] 159 [] [] [] [] []
INJECT_T 39260 [(0,1)] D [] [] [] [] []
MERGE 39261 [(0,1),(0,0)] D [] [39263] [] [] [((0,0),(0,1))]
DISCARD 39262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39263 [(0,0)] HALF_D_PLUS_2 [39261] [] [] [] []
IDLE 39264 [(0,0)] 142 [] [] [] [] []
INJECT_T 39265 [(1,0)] D [] [] [] [] []
MERGE 39266 [(1,0),(0,0)] D [] [39268] [] [] [((0,0),(1,0))]
DISCARD 39267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39268 [(0,0)] HALF_D_PLUS_2 [39266] [] [] [] []
IDLE 39269 [(0,0)] 11 [] [] [] [] []
INJECT_T 39270 [(0,1)] D [] [] [] [] []
MERGE 39271 [(0,1),(0,0)] D [] [39273] [] [] [((0,0),(0,1))]
DISCARD 39272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39273 [(0,0)] HALF_D_PLUS_2 [39271] [] [] [] []
IDLE 39274 [(0,0)] 16 [] [] [] [] []
INJECT_T 39275 [(1,0)] D [] [] [] [] []
MERGE 39276 [(1,0),(0,0)] D [] [39278] [] [] [((0,0),(1,0))]
DISCARD 39277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39278 [(0,0)] HALF_D_PLUS_2 [39276] [] [] [] []
IDLE 39279 [(0,0)] 94 [] [] [] [] []
INJECT_T 39280 [(0,1)] D [] [] [] [] []
MERGE 39281 [(0,1),(0,0)] D [] [39283] [] [] [((0,0),(0,1))]
DISCARD 39282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39283 [(0,0)] HALF_D_PLUS_2 [39281] [] [] [] []
IDLE 39284 [(0,0)] 168 [] [] [] [] []
INJECT_T 39285 [(1,0)] D [] [] [] [] []
MERGE 39286 [(1,0),(0,0)] D [] [39288] [] [] [((0,0),(1,0))]
DISCARD 39287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39288 [(0,0)] HALF_D_PLUS_2 [39286] [] [] [] []
IDLE 39289 [(0,0)] 185 [] [] [] [] []
INJECT_T 39290 [(0,1)] D [] [] [] [] []
MERGE 39291 [(0,1),(0,0)] D [] [39293] [] [] [((0,0),(0,1))]
DISCARD 39292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39293 [(0,0)] HALF_D_PLUS_2 [39291] [] [] [] []
IDLE 39294 [(0,0)] 40 [] [] [] [] []
INJECT_T 39295 [(1,0)] D [] [] [] [] []
MERGE 39296 [(1,0),(0,0)] D [] [39298] [] [] [((0,0),(1,0))]
DISCARD 39297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39298 [(0,0)] HALF_D_PLUS_2 [39296] [] [] [] []
IDLE 39299 [(0,0)] 120 [] [] [] [] []
INJECT_T 39300 [(0,1)] D [] [] [] [] []
MERGE 39301 [(0,1),(0,0)] D [] [39303] [] [] [((0,0),(0,1))]
DISCARD 39302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39303 [(0,0)] HALF_D_PLUS_2 [39301] [] [] [] []
IDLE 39304 [(0,0)] 163 [] [] [] [] []
INJECT_T 39305 [(1,0)] D [] [] [] [] []
MERGE 39306 [(1,0),(0,0)] D [] [39308] [] [] [((0,0),(1,0))]
DISCARD 39307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39308 [(0,0)] HALF_D_PLUS_2 [39306] [] [] [] []
IDLE 39309 [(0,0)] 70 [] [] [] [] []
INJECT_T 39310 [(0,1)] D [] [] [] [] []
MERGE 39311 [(0,1),(0,0)] D [] [39313] [] [] [((0,0),(0,1))]
DISCARD 39312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39313 [(0,0)] HALF_D_PLUS_2 [39311] [] [] [] []
IDLE 39314 [(0,0)] 34 [] [] [] [] []
INJECT_T 39315 [(1,0)] D [] [] [] [] []
MERGE 39316 [(1,0),(0,0)] D [] [39318] [] [] [((0,0),(1,0))]
DISCARD 39317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39318 [(0,0)] HALF_D_PLUS_2 [39316] [] [] [] []
IDLE 39319 [(0,0)] 144 [] [] [] [] []
INJECT_T 39320 [(0,1)] D [] [] [] [] []
MERGE 39321 [(0,1),(0,0)] D [] [39323] [] [] [((0,0),(0,1))]
DISCARD 39322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39323 [(0,0)] HALF_D_PLUS_2 [39321] [] [] [] []
IDLE 39324 [(0,0)] 183 [] [] [] [] []
INJECT_T 39325 [(1,0)] D [] [] [] [] []
MERGE 39326 [(1,0),(0,0)] D [] [39328] [] [] [((0,0),(1,0))]
DISCARD 39327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39328 [(0,0)] HALF_D_PLUS_2 [39326] [] [] [] []
IDLE 39329 [(0,0)] 114 [] [] [] [] []
INJECT_T 39330 [(0,1)] D [] [] [] [] []
MERGE 39331 [(0,1),(0,0)] D [] [39333] [] [] [((0,0),(0,1))]
DISCARD 39332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39333 [(0,0)] HALF_D_PLUS_2 [39331] [] [] [] []
IDLE 39334 [(0,0)] 118 [] [] [] [] []
INJECT_T 39335 [(1,0)] D [] [] [] [] []
MERGE 39336 [(1,0),(0,0)] D [] [39338] [] [] [((0,0),(1,0))]
DISCARD 39337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39338 [(0,0)] HALF_D_PLUS_2 [39336] [] [] [] []
IDLE 39339 [(0,0)] 101 [] [] [] [] []
INJECT_T 39340 [(0,1)] D [] [] [] [] []
MERGE 39341 [(0,1),(0,0)] D [] [39343] [] [] [((0,0),(0,1))]
DISCARD 39342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39343 [(0,0)] HALF_D_PLUS_2 [39341] [] [] [] []
IDLE 39344 [(0,0)] 31 [] [] [] [] []
INJECT_T 39345 [(1,0)] D [] [] [] [] []
MERGE 39346 [(1,0),(0,0)] D [] [39348] [] [] [((0,0),(1,0))]
DISCARD 39347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39348 [(0,0)] HALF_D_PLUS_2 [39346] [] [] [] []
IDLE 39349 [(0,0)] 163 [] [] [] [] []
INJECT_T 39350 [(0,1)] D [] [] [] [] []
MERGE 39351 [(0,1),(0,0)] D [] [39353] [] [] [((0,0),(0,1))]
DISCARD 39352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39353 [(0,0)] HALF_D_PLUS_2 [39351] [] [] [] []
IDLE 39354 [(0,0)] 192 [] [] [] [] []
INJECT_T 39355 [(1,0)] D [] [] [] [] []
MERGE 39356 [(1,0),(0,0)] D [] [39358] [] [] [((0,0),(1,0))]
DISCARD 39357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39358 [(0,0)] HALF_D_PLUS_2 [39356] [] [] [] []
IDLE 39359 [(0,0)] 156 [] [] [] [] []
INJECT_T 39360 [(0,1)] D [] [] [] [] []
MERGE 39361 [(0,1),(0,0)] D [] [39363] [] [] [((0,0),(0,1))]
DISCARD 39362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39363 [(0,0)] HALF_D_PLUS_2 [39361] [] [] [] []
IDLE 39364 [(0,0)] 129 [] [] [] [] []
INJECT_T 39365 [(1,0)] D [] [] [] [] []
MERGE 39366 [(1,0),(0,0)] D [] [39368] [] [] [((0,0),(1,0))]
DISCARD 39367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39368 [(0,0)] HALF_D_PLUS_2 [39366] [] [] [] []
IDLE 39369 [(0,0)] 88 [] [] [] [] []
INJECT_T 39370 [(0,1)] D [] [] [] [] []
MERGE 39371 [(0,1),(0,0)] D [] [39373] [] [] [((0,0),(0,1))]
DISCARD 39372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39373 [(0,0)] HALF_D_PLUS_2 [39371] [] [] [] []
IDLE 39374 [(0,0)] 187 [] [] [] [] []
INJECT_T 39375 [(1,0)] D [] [] [] [] []
MERGE 39376 [(1,0),(0,0)] D [] [39378] [] [] [((0,0),(1,0))]
DISCARD 39377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39378 [(0,0)] HALF_D_PLUS_2 [39376] [] [] [] []
IDLE 39379 [(0,0)] 134 [] [] [] [] []
INJECT_T 39380 [(0,1)] D [] [] [] [] []
MERGE 39381 [(0,1),(0,0)] D [] [39383] [] [] [((0,0),(0,1))]
DISCARD 39382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39383 [(0,0)] HALF_D_PLUS_2 [39381] [] [] [] []
IDLE 39384 [(0,0)] 124 [] [] [] [] []
INJECT_T 39385 [(1,0)] D [] [] [] [] []
MERGE 39386 [(1,0),(0,0)] D [] [39388] [] [] [((0,0),(1,0))]
DISCARD 39387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39388 [(0,0)] HALF_D_PLUS_2 [39386] [] [] [] []
IDLE 39389 [(0,0)] 118 [] [] [] [] []
INJECT_T 39390 [(0,1)] D [] [] [] [] []
MERGE 39391 [(0,1),(0,0)] D [] [39393] [] [] [((0,0),(0,1))]
DISCARD 39392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39393 [(0,0)] HALF_D_PLUS_2 [39391] [] [] [] []
IDLE 39394 [(0,0)] 16 [] [] [] [] []
INJECT_T 39395 [(1,0)] D [] [] [] [] []
MERGE 39396 [(1,0),(0,0)] D [] [39398] [] [] [((0,0),(1,0))]
DISCARD 39397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39398 [(0,0)] HALF_D_PLUS_2 [39396] [] [] [] []
IDLE 39399 [(0,0)] 67 [] [] [] [] []
INJECT_T 39400 [(0,1)] D [] [] [] [] []
MERGE 39401 [(0,1),(0,0)] D [] [39403] [] [] [((0,0),(0,1))]
DISCARD 39402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39403 [(0,0)] HALF_D_PLUS_2 [39401] [] [] [] []
IDLE 39404 [(0,0)] 39 [] [] [] [] []
INJECT_T 39405 [(1,0)] D [] [] [] [] []
MERGE 39406 [(1,0),(0,0)] D [] [39408] [] [] [((0,0),(1,0))]
DISCARD 39407 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39408 [(0,0)] HALF_D_PLUS_2 [39406] [] [] [] []
IDLE 39409 [(0,0)] 36 [] [] [] [] []
INJECT_T 39410 [(0,1)] D [] [] [] [] []
MERGE 39411 [(0,1),(0,0)] D [] [39413] [] [] [((0,0),(0,1))]
DISCARD 39412 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39413 [(0,0)] HALF_D_PLUS_2 [39411] [] [] [] []
IDLE 39414 [(0,0)] 117 [] [] [] [] []
INJECT_T 39415 [(1,0)] D [] [] [] [] []
MERGE 39416 [(1,0),(0,0)] D [] [39418] [] [] [((0,0),(1,0))]
DISCARD 39417 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39418 [(0,0)] HALF_D_PLUS_2 [39416] [] [] [] []
IDLE 39419 [(0,0)] 111 [] [] [] [] []
INJECT_T 39420 [(0,1)] D [] [] [] [] []
MERGE 39421 [(0,1),(0,0)] D [] [39423] [] [] [((0,0),(0,1))]
DISCARD 39422 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39423 [(0,0)] HALF_D_PLUS_2 [39421] [] [] [] []
IDLE 39424 [(0,0)] 136 [] [] [] [] []
INJECT_T 39425 [(1,0)] D [] [] [] [] []
MERGE 39426 [(1,0),(0,0)] D [] [39428] [] [] [((0,0),(1,0))]
DISCARD 39427 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39428 [(0,0)] HALF_D_PLUS_2 [39426] [] [] [] []
IDLE 39429 [(0,0)] 65 [] [] [] [] []
INJECT_T 39430 [(0,1)] D [] [] [] [] []
MERGE 39431 [(0,1),(0,0)] D [] [39433] [] [] [((0,0),(0,1))]
DISCARD 39432 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39433 [(0,0)] HALF_D_PLUS_2 [39431] [] [] [] []
IDLE 39434 [(0,0)] 29 [] [] [] [] []
INJECT_T 39435 [(1,0)] D [] [] [] [] []
MERGE 39436 [(1,0),(0,0)] D [] [39438] [] [] [((0,0),(1,0))]
DISCARD 39437 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39438 [(0,0)] HALF_D_PLUS_2 [39436] [] [] [] []
IDLE 39439 [(0,0)] 153 [] [] [] [] []
INJECT_T 39440 [(0,1)] D [] [] [] [] []
MERGE 39441 [(0,1),(0,0)] D [] [39443] [] [] [((0,0),(0,1))]
DISCARD 39442 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39443 [(0,0)] HALF_D_PLUS_2 [39441] [] [] [] []
IDLE 39444 [(0,0)] 129 [] [] [] [] []
INJECT_T 39445 [(1,0)] D [] [] [] [] []
MERGE 39446 [(1,0),(0,0)] D [] [39448] [] [] [((0,0),(1,0))]
DISCARD 39447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39448 [(0,0)] HALF_D_PLUS_2 [39446] [] [] [] []
IDLE 39449 [(0,0)] 169 [] [] [] [] []
INJECT_T 39450 [(0,1)] D [] [] [] [] []
MERGE 39451 [(0,1),(0,0)] D [] [39453] [] [] [((0,0),(0,1))]
DISCARD 39452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39453 [(0,0)] HALF_D_PLUS_2 [39451] [] [] [] []
IDLE 39454 [(0,0)] 129 [] [] [] [] []
INJECT_T 39455 [(1,0)] D [] [] [] [] []
MERGE 39456 [(1,0),(0,0)] D [] [39458] [] [] [((0,0),(1,0))]
DISCARD 39457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39458 [(0,0)] HALF_D_PLUS_2 [39456] [] [] [] []
IDLE 39459 [(0,0)] 132 [] [] [] [] []
INJECT_T 39460 [(0,1)] D [] [] [] [] []
MERGE 39461 [(0,1),(0,0)] D [] [39463] [] [] [((0,0),(0,1))]
DISCARD 39462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39463 [(0,0)] HALF_D_PLUS_2 [39461] [] [] [] []
IDLE 39464 [(0,0)] 145 [] [] [] [] []
INJECT_T 39465 [(1,0)] D [] [] [] [] []
MERGE 39466 [(1,0),(0,0)] D [] [39468] [] [] [((0,0),(1,0))]
DISCARD 39467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39468 [(0,0)] HALF_D_PLUS_2 [39466] [] [] [] []
IDLE 39469 [(0,0)] 52 [] [] [] [] []
INJECT_T 39470 [(0,1)] D [] [] [] [] []
MERGE 39471 [(0,1),(0,0)] D [] [39473] [] [] [((0,0),(0,1))]
DISCARD 39472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39473 [(0,0)] HALF_D_PLUS_2 [39471] [] [] [] []
IDLE 39474 [(0,0)] 50 [] [] [] [] []
INJECT_T 39475 [(1,0)] D [] [] [] [] []
MERGE 39476 [(1,0),(0,0)] D [] [39478] [] [] [((0,0),(1,0))]
DISCARD 39477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39478 [(0,0)] HALF_D_PLUS_2 [39476] [] [] [] []
IDLE 39479 [(0,0)] 97 [] [] [] [] []
INJECT_T 39480 [(0,1)] D [] [] [] [] []
MERGE 39481 [(0,1),(0,0)] D [] [39483] [] [] [((0,0),(0,1))]
DISCARD 39482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39483 [(0,0)] HALF_D_PLUS_2 [39481] [] [] [] []
IDLE 39484 [(0,0)] 54 [] [] [] [] []
INJECT_T 39485 [(1,0)] D [] [] [] [] []
MERGE 39486 [(1,0),(0,0)] D [] [39488] [] [] [((0,0),(1,0))]
DISCARD 39487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39488 [(0,0)] HALF_D_PLUS_2 [39486] [] [] [] []
IDLE 39489 [(0,0)] 188 [] [] [] [] []
INJECT_T 39490 [(0,1)] D [] [] [] [] []
MERGE 39491 [(0,1),(0,0)] D [] [39493] [] [] [((0,0),(0,1))]
DISCARD 39492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39493 [(0,0)] HALF_D_PLUS_2 [39491] [] [] [] []
IDLE 39494 [(0,0)] 29 [] [] [] [] []
INJECT_T 39495 [(1,0)] D [] [] [] [] []
MERGE 39496 [(1,0),(0,0)] D [] [39498] [] [] [((0,0),(1,0))]
DISCARD 39497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39498 [(0,0)] HALF_D_PLUS_2 [39496] [] [] [] []
IDLE 39499 [(0,0)] 86 [] [] [] [] []
INJECT_T 39500 [(0,1)] D [] [] [] [] []
MERGE 39501 [(0,1),(0,0)] D [] [39503] [] [] [((0,0),(0,1))]
DISCARD 39502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39503 [(0,0)] HALF_D_PLUS_2 [39501] [] [] [] []
IDLE 39504 [(0,0)] 116 [] [] [] [] []
INJECT_T 39505 [(1,0)] D [] [] [] [] []
MERGE 39506 [(1,0),(0,0)] D [] [39508] [] [] [((0,0),(1,0))]
DISCARD 39507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39508 [(0,0)] HALF_D_PLUS_2 [39506] [] [] [] []
IDLE 39509 [(0,0)] 58 [] [] [] [] []
INJECT_T 39510 [(0,1)] D [] [] [] [] []
MERGE 39511 [(0,1),(0,0)] D [] [39513] [] [] [((0,0),(0,1))]
DISCARD 39512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39513 [(0,0)] HALF_D_PLUS_2 [39511] [] [] [] []
IDLE 39514 [(0,0)] 63 [] [] [] [] []
INJECT_T 39515 [(1,0)] D [] [] [] [] []
MERGE 39516 [(1,0),(0,0)] D [] [39518] [] [] [((0,0),(1,0))]
DISCARD 39517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39518 [(0,0)] HALF_D_PLUS_2 [39516] [] [] [] []
IDLE 39519 [(0,0)] 159 [] [] [] [] []
INJECT_T 39520 [(0,1)] D [] [] [] [] []
MERGE 39521 [(0,1),(0,0)] D [] [39523] [] [] [((0,0),(0,1))]
DISCARD 39522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39523 [(0,0)] HALF_D_PLUS_2 [39521] [] [] [] []
IDLE 39524 [(0,0)] 121 [] [] [] [] []
INJECT_T 39525 [(1,0)] D [] [] [] [] []
MERGE 39526 [(1,0),(0,0)] D [] [39528] [] [] [((0,0),(1,0))]
DISCARD 39527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39528 [(0,0)] HALF_D_PLUS_2 [39526] [] [] [] []
IDLE 39529 [(0,0)] 192 [] [] [] [] []
INJECT_T 39530 [(0,1)] D [] [] [] [] []
MERGE 39531 [(0,1),(0,0)] D [] [39533] [] [] [((0,0),(0,1))]
DISCARD 39532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39533 [(0,0)] HALF_D_PLUS_2 [39531] [] [] [] []
IDLE 39534 [(0,0)] 143 [] [] [] [] []
INJECT_T 39535 [(1,0)] D [] [] [] [] []
MERGE 39536 [(1,0),(0,0)] D [] [39538] [] [] [((0,0),(1,0))]
DISCARD 39537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39538 [(0,0)] HALF_D_PLUS_2 [39536] [] [] [] []
IDLE 39539 [(0,0)] 116 [] [] [] [] []
INJECT_T 39540 [(0,1)] D [] [] [] [] []
MERGE 39541 [(0,1),(0,0)] D [] [39543] [] [] [((0,0),(0,1))]
DISCARD 39542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39543 [(0,0)] HALF_D_PLUS_2 [39541] [] [] [] []
IDLE 39544 [(0,0)] 132 [] [] [] [] []
INJECT_T 39545 [(1,0)] D [] [] [] [] []
MERGE 39546 [(1,0),(0,0)] D [] [39548] [] [] [((0,0),(1,0))]
DISCARD 39547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39548 [(0,0)] HALF_D_PLUS_2 [39546] [] [] [] []
IDLE 39549 [(0,0)] 122 [] [] [] [] []
INJECT_T 39550 [(0,1)] D [] [] [] [] []
MERGE 39551 [(0,1),(0,0)] D [] [39553] [] [] [((0,0),(0,1))]
DISCARD 39552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39553 [(0,0)] HALF_D_PLUS_2 [39551] [] [] [] []
IDLE 39554 [(0,0)] 117 [] [] [] [] []
INJECT_T 39555 [(1,0)] D [] [] [] [] []
MERGE 39556 [(1,0),(0,0)] D [] [39558] [] [] [((0,0),(1,0))]
DISCARD 39557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39558 [(0,0)] HALF_D_PLUS_2 [39556] [] [] [] []
IDLE 39559 [(0,0)] 116 [] [] [] [] []
INJECT_T 39560 [(0,1)] D [] [] [] [] []
MERGE 39561 [(0,1),(0,0)] D [] [39563] [] [] [((0,0),(0,1))]
DISCARD 39562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39563 [(0,0)] HALF_D_PLUS_2 [39561] [] [] [] []
IDLE 39564 [(0,0)] 67 [] [] [] [] []
INJECT_T 39565 [(1,0)] D [] [] [] [] []
MERGE 39566 [(1,0),(0,0)] D [] [39568] [] [] [((0,0),(1,0))]
DISCARD 39567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39568 [(0,0)] HALF_D_PLUS_2 [39566] [] [] [] []
IDLE 39569 [(0,0)] 122 [] [] [] [] []
INJECT_T 39570 [(0,1)] D [] [] [] [] []
MERGE 39571 [(0,1),(0,0)] D [] [39573] [] [] [((0,0),(0,1))]
DISCARD 39572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39573 [(0,0)] HALF_D_PLUS_2 [39571] [] [] [] []
IDLE 39574 [(0,0)] 146 [] [] [] [] []
INJECT_T 39575 [(1,0)] D [] [] [] [] []
MERGE 39576 [(1,0),(0,0)] D [] [39578] [] [] [((0,0),(1,0))]
DISCARD 39577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39578 [(0,0)] HALF_D_PLUS_2 [39576] [] [] [] []
IDLE 39579 [(0,0)] 155 [] [] [] [] []
INJECT_T 39580 [(0,1)] D [] [] [] [] []
MERGE 39581 [(0,1),(0,0)] D [] [39583] [] [] [((0,0),(0,1))]
DISCARD 39582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39583 [(0,0)] HALF_D_PLUS_2 [39581] [] [] [] []
IDLE 39584 [(0,0)] 75 [] [] [] [] []
INJECT_T 39585 [(1,0)] D [] [] [] [] []
MERGE 39586 [(1,0),(0,0)] D [] [39588] [] [] [((0,0),(1,0))]
DISCARD 39587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39588 [(0,0)] HALF_D_PLUS_2 [39586] [] [] [] []
IDLE 39589 [(0,0)] 85 [] [] [] [] []
INJECT_T 39590 [(0,1)] D [] [] [] [] []
MERGE 39591 [(0,1),(0,0)] D [] [39593] [] [] [((0,0),(0,1))]
DISCARD 39592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39593 [(0,0)] HALF_D_PLUS_2 [39591] [] [] [] []
IDLE 39594 [(0,0)] 98 [] [] [] [] []
INJECT_T 39595 [(1,0)] D [] [] [] [] []
MERGE 39596 [(1,0),(0,0)] D [] [39598] [] [] [((0,0),(1,0))]
DISCARD 39597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39598 [(0,0)] HALF_D_PLUS_2 [39596] [] [] [] []
IDLE 39599 [(0,0)] 102 [] [] [] [] []
INJECT_T 39600 [(0,1)] D [] [] [] [] []
MERGE 39601 [(0,1),(0,0)] D [] [39603] [] [] [((0,0),(0,1))]
DISCARD 39602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39603 [(0,0)] HALF_D_PLUS_2 [39601] [] [] [] []
IDLE 39604 [(0,0)] 146 [] [] [] [] []
INJECT_T 39605 [(1,0)] D [] [] [] [] []
MERGE 39606 [(1,0),(0,0)] D [] [39608] [] [] [((0,0),(1,0))]
DISCARD 39607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39608 [(0,0)] HALF_D_PLUS_2 [39606] [] [] [] []
IDLE 39609 [(0,0)] 24 [] [] [] [] []
INJECT_T 39610 [(0,1)] D [] [] [] [] []
MERGE 39611 [(0,1),(0,0)] D [] [39613] [] [] [((0,0),(0,1))]
DISCARD 39612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39613 [(0,0)] HALF_D_PLUS_2 [39611] [] [] [] []
IDLE 39614 [(0,0)] 139 [] [] [] [] []
INJECT_T 39615 [(1,0)] D [] [] [] [] []
MERGE 39616 [(1,0),(0,0)] D [] [39618] [] [] [((0,0),(1,0))]
DISCARD 39617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39618 [(0,0)] HALF_D_PLUS_2 [39616] [] [] [] []
IDLE 39619 [(0,0)] 103 [] [] [] [] []
INJECT_T 39620 [(0,1)] D [] [] [] [] []
MERGE 39621 [(0,1),(0,0)] D [] [39623] [] [] [((0,0),(0,1))]
DISCARD 39622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39623 [(0,0)] HALF_D_PLUS_2 [39621] [] [] [] []
IDLE 39624 [(0,0)] 181 [] [] [] [] []
INJECT_T 39625 [(1,0)] D [] [] [] [] []
MERGE 39626 [(1,0),(0,0)] D [] [39628] [] [] [((0,0),(1,0))]
DISCARD 39627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39628 [(0,0)] HALF_D_PLUS_2 [39626] [] [] [] []
IDLE 39629 [(0,0)] 171 [] [] [] [] []
INJECT_T 39630 [(0,1)] D [] [] [] [] []
MERGE 39631 [(0,1),(0,0)] D [] [39633] [] [] [((0,0),(0,1))]
DISCARD 39632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39633 [(0,0)] HALF_D_PLUS_2 [39631] [] [] [] []
IDLE 39634 [(0,0)] 82 [] [] [] [] []
INJECT_T 39635 [(1,0)] D [] [] [] [] []
MERGE 39636 [(1,0),(0,0)] D [] [39638] [] [] [((0,0),(1,0))]
DISCARD 39637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39638 [(0,0)] HALF_D_PLUS_2 [39636] [] [] [] []
IDLE 39639 [(0,0)] 17 [] [] [] [] []
INJECT_T 39640 [(0,1)] D [] [] [] [] []
MERGE 39641 [(0,1),(0,0)] D [] [39643] [] [] [((0,0),(0,1))]
DISCARD 39642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39643 [(0,0)] HALF_D_PLUS_2 [39641] [] [] [] []
IDLE 39644 [(0,0)] 141 [] [] [] [] []
INJECT_T 39645 [(1,0)] D [] [] [] [] []
MERGE 39646 [(1,0),(0,0)] D [] [39648] [] [] [((0,0),(1,0))]
DISCARD 39647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39648 [(0,0)] HALF_D_PLUS_2 [39646] [] [] [] []
IDLE 39649 [(0,0)] 182 [] [] [] [] []
INJECT_T 39650 [(0,1)] D [] [] [] [] []
MERGE 39651 [(0,1),(0,0)] D [] [39653] [] [] [((0,0),(0,1))]
DISCARD 39652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39653 [(0,0)] HALF_D_PLUS_2 [39651] [] [] [] []
IDLE 39654 [(0,0)] 7 [] [] [] [] []
INJECT_T 39655 [(1,0)] D [] [] [] [] []
MERGE 39656 [(1,0),(0,0)] D [] [39658] [] [] [((0,0),(1,0))]
DISCARD 39657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39658 [(0,0)] HALF_D_PLUS_2 [39656] [] [] [] []
IDLE 39659 [(0,0)] 27 [] [] [] [] []
INJECT_T 39660 [(0,1)] D [] [] [] [] []
MERGE 39661 [(0,1),(0,0)] D [] [39663] [] [] [((0,0),(0,1))]
DISCARD 39662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39663 [(0,0)] HALF_D_PLUS_2 [39661] [] [] [] []
IDLE 39664 [(0,0)] 131 [] [] [] [] []
INJECT_T 39665 [(1,0)] D [] [] [] [] []
MERGE 39666 [(1,0),(0,0)] D [] [39668] [] [] [((0,0),(1,0))]
DISCARD 39667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39668 [(0,0)] HALF_D_PLUS_2 [39666] [] [] [] []
IDLE 39669 [(0,0)] 91 [] [] [] [] []
INJECT_T 39670 [(0,1)] D [] [] [] [] []
MERGE 39671 [(0,1),(0,0)] D [] [39673] [] [] [((0,0),(0,1))]
DISCARD 39672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39673 [(0,0)] HALF_D_PLUS_2 [39671] [] [] [] []
IDLE 39674 [(0,0)] 101 [] [] [] [] []
INJECT_T 39675 [(1,0)] D [] [] [] [] []
MERGE 39676 [(1,0),(0,0)] D [] [39678] [] [] [((0,0),(1,0))]
DISCARD 39677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39678 [(0,0)] HALF_D_PLUS_2 [39676] [] [] [] []
IDLE 39679 [(0,0)] 116 [] [] [] [] []
INJECT_T 39680 [(0,1)] D [] [] [] [] []
MERGE 39681 [(0,1),(0,0)] D [] [39683] [] [] [((0,0),(0,1))]
DISCARD 39682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39683 [(0,0)] HALF_D_PLUS_2 [39681] [] [] [] []
IDLE 39684 [(0,0)] 91 [] [] [] [] []
INJECT_T 39685 [(1,0)] D [] [] [] [] []
MERGE 39686 [(1,0),(0,0)] D [] [39688] [] [] [((0,0),(1,0))]
DISCARD 39687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39688 [(0,0)] HALF_D_PLUS_2 [39686] [] [] [] []
IDLE 39689 [(0,0)] 196 [] [] [] [] []
INJECT_T 39690 [(0,1)] D [] [] [] [] []
MERGE 39691 [(0,1),(0,0)] D [] [39693] [] [] [((0,0),(0,1))]
DISCARD 39692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39693 [(0,0)] HALF_D_PLUS_2 [39691] [] [] [] []
IDLE 39694 [(0,0)] 57 [] [] [] [] []
INJECT_T 39695 [(1,0)] D [] [] [] [] []
MERGE 39696 [(1,0),(0,0)] D [] [39698] [] [] [((0,0),(1,0))]
DISCARD 39697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39698 [(0,0)] HALF_D_PLUS_2 [39696] [] [] [] []
IDLE 39699 [(0,0)] 136 [] [] [] [] []
INJECT_T 39700 [(0,1)] D [] [] [] [] []
MERGE 39701 [(0,1),(0,0)] D [] [39703] [] [] [((0,0),(0,1))]
DISCARD 39702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39703 [(0,0)] HALF_D_PLUS_2 [39701] [] [] [] []
IDLE 39704 [(0,0)] 32 [] [] [] [] []
INJECT_T 39705 [(1,0)] D [] [] [] [] []
MERGE 39706 [(1,0),(0,0)] D [] [39708] [] [] [((0,0),(1,0))]
DISCARD 39707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39708 [(0,0)] HALF_D_PLUS_2 [39706] [] [] [] []
IDLE 39709 [(0,0)] 119 [] [] [] [] []
INJECT_T 39710 [(0,1)] D [] [] [] [] []
MERGE 39711 [(0,1),(0,0)] D [] [39713] [] [] [((0,0),(0,1))]
DISCARD 39712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39713 [(0,0)] HALF_D_PLUS_2 [39711] [] [] [] []
IDLE 39714 [(0,0)] 103 [] [] [] [] []
INJECT_T 39715 [(1,0)] D [] [] [] [] []
MERGE 39716 [(1,0),(0,0)] D [] [39718] [] [] [((0,0),(1,0))]
DISCARD 39717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39718 [(0,0)] HALF_D_PLUS_2 [39716] [] [] [] []
IDLE 39719 [(0,0)] 128 [] [] [] [] []
INJECT_T 39720 [(0,1)] D [] [] [] [] []
MERGE 39721 [(0,1),(0,0)] D [] [39723] [] [] [((0,0),(0,1))]
DISCARD 39722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39723 [(0,0)] HALF_D_PLUS_2 [39721] [] [] [] []
IDLE 39724 [(0,0)] 148 [] [] [] [] []
INJECT_T 39725 [(1,0)] D [] [] [] [] []
MERGE 39726 [(1,0),(0,0)] D [] [39728] [] [] [((0,0),(1,0))]
DISCARD 39727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39728 [(0,0)] HALF_D_PLUS_2 [39726] [] [] [] []
IDLE 39729 [(0,0)] 72 [] [] [] [] []
INJECT_T 39730 [(0,1)] D [] [] [] [] []
MERGE 39731 [(0,1),(0,0)] D [] [39733] [] [] [((0,0),(0,1))]
DISCARD 39732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39733 [(0,0)] HALF_D_PLUS_2 [39731] [] [] [] []
IDLE 39734 [(0,0)] 175 [] [] [] [] []
INJECT_T 39735 [(1,0)] D [] [] [] [] []
MERGE 39736 [(1,0),(0,0)] D [] [39738] [] [] [((0,0),(1,0))]
DISCARD 39737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39738 [(0,0)] HALF_D_PLUS_2 [39736] [] [] [] []
IDLE 39739 [(0,0)] 194 [] [] [] [] []
INJECT_T 39740 [(0,1)] D [] [] [] [] []
MERGE 39741 [(0,1),(0,0)] D [] [39743] [] [] [((0,0),(0,1))]
DISCARD 39742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39743 [(0,0)] HALF_D_PLUS_2 [39741] [] [] [] []
IDLE 39744 [(0,0)] 1 [] [] [] [] []
INJECT_T 39745 [(1,0)] D [] [] [] [] []
MERGE 39746 [(1,0),(0,0)] D [] [39748] [] [] [((0,0),(1,0))]
DISCARD 39747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39748 [(0,0)] HALF_D_PLUS_2 [39746] [] [] [] []
IDLE 39749 [(0,0)] 190 [] [] [] [] []
INJECT_T 39750 [(0,1)] D [] [] [] [] []
MERGE 39751 [(0,1),(0,0)] D [] [39753] [] [] [((0,0),(0,1))]
DISCARD 39752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39753 [(0,0)] HALF_D_PLUS_2 [39751] [] [] [] []
IDLE 39754 [(0,0)] 52 [] [] [] [] []
INJECT_T 39755 [(1,0)] D [] [] [] [] []
MERGE 39756 [(1,0),(0,0)] D [] [39758] [] [] [((0,0),(1,0))]
DISCARD 39757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39758 [(0,0)] HALF_D_PLUS_2 [39756] [] [] [] []
IDLE 39759 [(0,0)] 56 [] [] [] [] []
INJECT_T 39760 [(0,1)] D [] [] [] [] []
MERGE 39761 [(0,1),(0,0)] D [] [39763] [] [] [((0,0),(0,1))]
DISCARD 39762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39763 [(0,0)] HALF_D_PLUS_2 [39761] [] [] [] []
IDLE 39764 [(0,0)] 67 [] [] [] [] []
INJECT_T 39765 [(1,0)] D [] [] [] [] []
MERGE 39766 [(1,0),(0,0)] D [] [39768] [] [] [((0,0),(1,0))]
DISCARD 39767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39768 [(0,0)] HALF_D_PLUS_2 [39766] [] [] [] []
IDLE 39769 [(0,0)] 11 [] [] [] [] []
INJECT_T 39770 [(0,1)] D [] [] [] [] []
MERGE 39771 [(0,1),(0,0)] D [] [39773] [] [] [((0,0),(0,1))]
DISCARD 39772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39773 [(0,0)] HALF_D_PLUS_2 [39771] [] [] [] []
IDLE 39774 [(0,0)] 130 [] [] [] [] []
INJECT_T 39775 [(1,0)] D [] [] [] [] []
MERGE 39776 [(1,0),(0,0)] D [] [39778] [] [] [((0,0),(1,0))]
DISCARD 39777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39778 [(0,0)] HALF_D_PLUS_2 [39776] [] [] [] []
IDLE 39779 [(0,0)] 43 [] [] [] [] []
INJECT_T 39780 [(0,1)] D [] [] [] [] []
MERGE 39781 [(0,1),(0,0)] D [] [39783] [] [] [((0,0),(0,1))]
DISCARD 39782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39783 [(0,0)] HALF_D_PLUS_2 [39781] [] [] [] []
IDLE 39784 [(0,0)] 126 [] [] [] [] []
INJECT_T 39785 [(1,0)] D [] [] [] [] []
MERGE 39786 [(1,0),(0,0)] D [] [39788] [] [] [((0,0),(1,0))]
DISCARD 39787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39788 [(0,0)] HALF_D_PLUS_2 [39786] [] [] [] []
IDLE 39789 [(0,0)] 10 [] [] [] [] []
INJECT_T 39790 [(0,1)] D [] [] [] [] []
MERGE 39791 [(0,1),(0,0)] D [] [39793] [] [] [((0,0),(0,1))]
DISCARD 39792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39793 [(0,0)] HALF_D_PLUS_2 [39791] [] [] [] []
IDLE 39794 [(0,0)] 180 [] [] [] [] []
INJECT_T 39795 [(1,0)] D [] [] [] [] []
MERGE 39796 [(1,0),(0,0)] D [] [39798] [] [] [((0,0),(1,0))]
DISCARD 39797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39798 [(0,0)] HALF_D_PLUS_2 [39796] [] [] [] []
IDLE 39799 [(0,0)] 172 [] [] [] [] []
INJECT_T 39800 [(0,1)] D [] [] [] [] []
MERGE 39801 [(0,1),(0,0)] D [] [39803] [] [] [((0,0),(0,1))]
DISCARD 39802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39803 [(0,0)] HALF_D_PLUS_2 [39801] [] [] [] []
IDLE 39804 [(0,0)] 143 [] [] [] [] []
INJECT_T 39805 [(1,0)] D [] [] [] [] []
MERGE 39806 [(1,0),(0,0)] D [] [39808] [] [] [((0,0),(1,0))]
DISCARD 39807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39808 [(0,0)] HALF_D_PLUS_2 [39806] [] [] [] []
IDLE 39809 [(0,0)] 71 [] [] [] [] []
INJECT_T 39810 [(0,1)] D [] [] [] [] []
MERGE 39811 [(0,1),(0,0)] D [] [39813] [] [] [((0,0),(0,1))]
DISCARD 39812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39813 [(0,0)] HALF_D_PLUS_2 [39811] [] [] [] []
IDLE 39814 [(0,0)] 48 [] [] [] [] []
INJECT_T 39815 [(1,0)] D [] [] [] [] []
MERGE 39816 [(1,0),(0,0)] D [] [39818] [] [] [((0,0),(1,0))]
DISCARD 39817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39818 [(0,0)] HALF_D_PLUS_2 [39816] [] [] [] []
IDLE 39819 [(0,0)] 180 [] [] [] [] []
INJECT_T 39820 [(0,1)] D [] [] [] [] []
MERGE 39821 [(0,1),(0,0)] D [] [39823] [] [] [((0,0),(0,1))]
DISCARD 39822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39823 [(0,0)] HALF_D_PLUS_2 [39821] [] [] [] []
IDLE 39824 [(0,0)] 137 [] [] [] [] []
INJECT_T 39825 [(1,0)] D [] [] [] [] []
MERGE 39826 [(1,0),(0,0)] D [] [39828] [] [] [((0,0),(1,0))]
DISCARD 39827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39828 [(0,0)] HALF_D_PLUS_2 [39826] [] [] [] []
IDLE 39829 [(0,0)] 100 [] [] [] [] []
INJECT_T 39830 [(0,1)] D [] [] [] [] []
MERGE 39831 [(0,1),(0,0)] D [] [39833] [] [] [((0,0),(0,1))]
DISCARD 39832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39833 [(0,0)] HALF_D_PLUS_2 [39831] [] [] [] []
IDLE 39834 [(0,0)] 46 [] [] [] [] []
INJECT_T 39835 [(1,0)] D [] [] [] [] []
MERGE 39836 [(1,0),(0,0)] D [] [39838] [] [] [((0,0),(1,0))]
DISCARD 39837 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39838 [(0,0)] HALF_D_PLUS_2 [39836] [] [] [] []
IDLE 39839 [(0,0)] 12 [] [] [] [] []
INJECT_T 39840 [(0,1)] D [] [] [] [] []
MERGE 39841 [(0,1),(0,0)] D [] [39843] [] [] [((0,0),(0,1))]
DISCARD 39842 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39843 [(0,0)] HALF_D_PLUS_2 [39841] [] [] [] []
IDLE 39844 [(0,0)] 135 [] [] [] [] []
INJECT_T 39845 [(1,0)] D [] [] [] [] []
MERGE 39846 [(1,0),(0,0)] D [] [39848] [] [] [((0,0),(1,0))]
DISCARD 39847 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39848 [(0,0)] HALF_D_PLUS_2 [39846] [] [] [] []
IDLE 39849 [(0,0)] 175 [] [] [] [] []
INJECT_T 39850 [(0,1)] D [] [] [] [] []
MERGE 39851 [(0,1),(0,0)] D [] [39853] [] [] [((0,0),(0,1))]
DISCARD 39852 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39853 [(0,0)] HALF_D_PLUS_2 [39851] [] [] [] []
IDLE 39854 [(0,0)] 155 [] [] [] [] []
INJECT_T 39855 [(1,0)] D [] [] [] [] []
MERGE 39856 [(1,0),(0,0)] D [] [39858] [] [] [((0,0),(1,0))]
DISCARD 39857 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39858 [(0,0)] HALF_D_PLUS_2 [39856] [] [] [] []
IDLE 39859 [(0,0)] 44 [] [] [] [] []
INJECT_T 39860 [(0,1)] D [] [] [] [] []
MERGE 39861 [(0,1),(0,0)] D [] [39863] [] [] [((0,0),(0,1))]
DISCARD 39862 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39863 [(0,0)] HALF_D_PLUS_2 [39861] [] [] [] []
IDLE 39864 [(0,0)] 102 [] [] [] [] []
INJECT_T 39865 [(1,0)] D [] [] [] [] []
MERGE 39866 [(1,0),(0,0)] D [] [39868] [] [] [((0,0),(1,0))]
DISCARD 39867 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39868 [(0,0)] HALF_D_PLUS_2 [39866] [] [] [] []
IDLE 39869 [(0,0)] 145 [] [] [] [] []
INJECT_T 39870 [(0,1)] D [] [] [] [] []
MERGE 39871 [(0,1),(0,0)] D [] [39873] [] [] [((0,0),(0,1))]
DISCARD 39872 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39873 [(0,0)] HALF_D_PLUS_2 [39871] [] [] [] []
IDLE 39874 [(0,0)] 50 [] [] [] [] []
INJECT_T 39875 [(1,0)] D [] [] [] [] []
MERGE 39876 [(1,0),(0,0)] D [] [39878] [] [] [((0,0),(1,0))]
DISCARD 39877 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39878 [(0,0)] HALF_D_PLUS_2 [39876] [] [] [] []
IDLE 39879 [(0,0)] 6 [] [] [] [] []
INJECT_T 39880 [(0,1)] D [] [] [] [] []
MERGE 39881 [(0,1),(0,0)] D [] [39883] [] [] [((0,0),(0,1))]
DISCARD 39882 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39883 [(0,0)] HALF_D_PLUS_2 [39881] [] [] [] []
IDLE 39884 [(0,0)] 120 [] [] [] [] []
INJECT_T 39885 [(1,0)] D [] [] [] [] []
MERGE 39886 [(1,0),(0,0)] D [] [39888] [] [] [((0,0),(1,0))]
DISCARD 39887 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39888 [(0,0)] HALF_D_PLUS_2 [39886] [] [] [] []
IDLE 39889 [(0,0)] 4 [] [] [] [] []
INJECT_T 39890 [(0,1)] D [] [] [] [] []
MERGE 39891 [(0,1),(0,0)] D [] [39893] [] [] [((0,0),(0,1))]
DISCARD 39892 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39893 [(0,0)] HALF_D_PLUS_2 [39891] [] [] [] []
IDLE 39894 [(0,0)] 183 [] [] [] [] []
INJECT_T 39895 [(1,0)] D [] [] [] [] []
MERGE 39896 [(1,0),(0,0)] D [] [39898] [] [] [((0,0),(1,0))]
DISCARD 39897 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39898 [(0,0)] HALF_D_PLUS_2 [39896] [] [] [] []
IDLE 39899 [(0,0)] 68 [] [] [] [] []
INJECT_T 39900 [(0,1)] D [] [] [] [] []
MERGE 39901 [(0,1),(0,0)] D [] [39903] [] [] [((0,0),(0,1))]
DISCARD 39902 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39903 [(0,0)] HALF_D_PLUS_2 [39901] [] [] [] []
IDLE 39904 [(0,0)] 143 [] [] [] [] []
INJECT_T 39905 [(1,0)] D [] [] [] [] []
MERGE 39906 [(1,0),(0,0)] D [] [39908] [] [] [((0,0),(1,0))]
DISCARD 39907 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39908 [(0,0)] HALF_D_PLUS_2 [39906] [] [] [] []
IDLE 39909 [(0,0)] 109 [] [] [] [] []
INJECT_T 39910 [(0,1)] D [] [] [] [] []
MERGE 39911 [(0,1),(0,0)] D [] [39913] [] [] [((0,0),(0,1))]
DISCARD 39912 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39913 [(0,0)] HALF_D_PLUS_2 [39911] [] [] [] []
IDLE 39914 [(0,0)] 139 [] [] [] [] []
INJECT_T 39915 [(1,0)] D [] [] [] [] []
MERGE 39916 [(1,0),(0,0)] D [] [39918] [] [] [((0,0),(1,0))]
DISCARD 39917 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39918 [(0,0)] HALF_D_PLUS_2 [39916] [] [] [] []
IDLE 39919 [(0,0)] 164 [] [] [] [] []
INJECT_T 39920 [(0,1)] D [] [] [] [] []
MERGE 39921 [(0,1),(0,0)] D [] [39923] [] [] [((0,0),(0,1))]
DISCARD 39922 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39923 [(0,0)] HALF_D_PLUS_2 [39921] [] [] [] []
IDLE 39924 [(0,0)] 181 [] [] [] [] []
INJECT_T 39925 [(1,0)] D [] [] [] [] []
MERGE 39926 [(1,0),(0,0)] D [] [39928] [] [] [((0,0),(1,0))]
DISCARD 39927 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39928 [(0,0)] HALF_D_PLUS_2 [39926] [] [] [] []
IDLE 39929 [(0,0)] 192 [] [] [] [] []
INJECT_T 39930 [(0,1)] D [] [] [] [] []
MERGE 39931 [(0,1),(0,0)] D [] [39933] [] [] [((0,0),(0,1))]
DISCARD 39932 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39933 [(0,0)] HALF_D_PLUS_2 [39931] [] [] [] []
IDLE 39934 [(0,0)] 77 [] [] [] [] []
INJECT_T 39935 [(1,0)] D [] [] [] [] []
MERGE 39936 [(1,0),(0,0)] D [] [39938] [] [] [((0,0),(1,0))]
DISCARD 39937 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39938 [(0,0)] HALF_D_PLUS_2 [39936] [] [] [] []
IDLE 39939 [(0,0)] 10 [] [] [] [] []
INJECT_T 39940 [(0,1)] D [] [] [] [] []
MERGE 39941 [(0,1),(0,0)] D [] [39943] [] [] [((0,0),(0,1))]
DISCARD 39942 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39943 [(0,0)] HALF_D_PLUS_2 [39941] [] [] [] []
IDLE 39944 [(0,0)] 52 [] [] [] [] []
INJECT_T 39945 [(1,0)] D [] [] [] [] []
MERGE 39946 [(1,0),(0,0)] D [] [39948] [] [] [((0,0),(1,0))]
DISCARD 39947 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39948 [(0,0)] HALF_D_PLUS_2 [39946] [] [] [] []
IDLE 39949 [(0,0)] 38 [] [] [] [] []
INJECT_T 39950 [(0,1)] D [] [] [] [] []
MERGE 39951 [(0,1),(0,0)] D [] [39953] [] [] [((0,0),(0,1))]
DISCARD 39952 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39953 [(0,0)] HALF_D_PLUS_2 [39951] [] [] [] []
IDLE 39954 [(0,0)] 113 [] [] [] [] []
INJECT_T 39955 [(1,0)] D [] [] [] [] []
MERGE 39956 [(1,0),(0,0)] D [] [39958] [] [] [((0,0),(1,0))]
DISCARD 39957 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39958 [(0,0)] HALF_D_PLUS_2 [39956] [] [] [] []
IDLE 39959 [(0,0)] 121 [] [] [] [] []
INJECT_T 39960 [(0,1)] D [] [] [] [] []
MERGE 39961 [(0,1),(0,0)] D [] [39963] [] [] [((0,0),(0,1))]
DISCARD 39962 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39963 [(0,0)] HALF_D_PLUS_2 [39961] [] [] [] []
IDLE 39964 [(0,0)] 117 [] [] [] [] []
INJECT_T 39965 [(1,0)] D [] [] [] [] []
MERGE 39966 [(1,0),(0,0)] D [] [39968] [] [] [((0,0),(1,0))]
DISCARD 39967 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39968 [(0,0)] HALF_D_PLUS_2 [39966] [] [] [] []
IDLE 39969 [(0,0)] 102 [] [] [] [] []
INJECT_T 39970 [(0,1)] D [] [] [] [] []
MERGE 39971 [(0,1),(0,0)] D [] [39973] [] [] [((0,0),(0,1))]
DISCARD 39972 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39973 [(0,0)] HALF_D_PLUS_2 [39971] [] [] [] []
IDLE 39974 [(0,0)] 174 [] [] [] [] []
INJECT_T 39975 [(1,0)] D [] [] [] [] []
MERGE 39976 [(1,0),(0,0)] D [] [39978] [] [] [((0,0),(1,0))]
DISCARD 39977 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39978 [(0,0)] HALF_D_PLUS_2 [39976] [] [] [] []
IDLE 39979 [(0,0)] 92 [] [] [] [] []
INJECT_T 39980 [(0,1)] D [] [] [] [] []
MERGE 39981 [(0,1),(0,0)] D [] [39983] [] [] [((0,0),(0,1))]
DISCARD 39982 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39983 [(0,0)] HALF_D_PLUS_2 [39981] [] [] [] []
IDLE 39984 [(0,0)] 170 [] [] [] [] []
INJECT_T 39985 [(1,0)] D [] [] [] [] []
MERGE 39986 [(1,0),(0,0)] D [] [39988] [] [] [((0,0),(1,0))]
DISCARD 39987 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39988 [(0,0)] HALF_D_PLUS_2 [39986] [] [] [] []
IDLE 39989 [(0,0)] 174 [] [] [] [] []
INJECT_T 39990 [(0,1)] D [] [] [] [] []
MERGE 39991 [(0,1),(0,0)] D [] [39993] [] [] [((0,0),(0,1))]
DISCARD 39992 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 39993 [(0,0)] HALF_D_PLUS_2 [39991] [] [] [] []
IDLE 39994 [(0,0)] 102 [] [] [] [] []
INJECT_T 39995 [(1,0)] D [] [] [] [] []
MERGE 39996 [(1,0),(0,0)] D [] [39998] [] [] [((0,0),(1,0))]
DISCARD 39997 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 39998 [(0,0)] HALF_D_PLUS_2 [39996] [] [] [] []
IDLE 39999 [(0,0)] 161 [] [] [] [] []
INJECT_T 40000 [(0,1)] D [] [] [] [] []
MERGE 40001 [(0,1),(0,0)] D [] [40003] [] [] [((0,0),(0,1))]
DISCARD 40002 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40003 [(0,0)] HALF_D_PLUS_2 [40001] [] [] [] []
IDLE 40004 [(0,0)] 51 [] [] [] [] []
INJECT_T 40005 [(1,0)] D [] [] [] [] []
MERGE 40006 [(1,0),(0,0)] D [] [40008] [] [] [((0,0),(1,0))]
DISCARD 40007 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40008 [(0,0)] HALF_D_PLUS_2 [40006] [] [] [] []
IDLE 40009 [(0,0)] 90 [] [] [] [] []
INJECT_T 40010 [(0,1)] D [] [] [] [] []
MERGE 40011 [(0,1),(0,0)] D [] [40013] [] [] [((0,0),(0,1))]
DISCARD 40012 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40013 [(0,0)] HALF_D_PLUS_2 [40011] [] [] [] []
IDLE 40014 [(0,0)] 134 [] [] [] [] []
INJECT_T 40015 [(1,0)] D [] [] [] [] []
MERGE 40016 [(1,0),(0,0)] D [] [40018] [] [] [((0,0),(1,0))]
DISCARD 40017 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40018 [(0,0)] HALF_D_PLUS_2 [40016] [] [] [] []
IDLE 40019 [(0,0)] 44 [] [] [] [] []
INJECT_T 40020 [(0,1)] D [] [] [] [] []
MERGE 40021 [(0,1),(0,0)] D [] [40023] [] [] [((0,0),(0,1))]
DISCARD 40022 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40023 [(0,0)] HALF_D_PLUS_2 [40021] [] [] [] []
IDLE 40024 [(0,0)] 93 [] [] [] [] []
INJECT_T 40025 [(1,0)] D [] [] [] [] []
MERGE 40026 [(1,0),(0,0)] D [] [40028] [] [] [((0,0),(1,0))]
DISCARD 40027 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40028 [(0,0)] HALF_D_PLUS_2 [40026] [] [] [] []
IDLE 40029 [(0,0)] 6 [] [] [] [] []
INJECT_T 40030 [(0,1)] D [] [] [] [] []
MERGE 40031 [(0,1),(0,0)] D [] [40033] [] [] [((0,0),(0,1))]
DISCARD 40032 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40033 [(0,0)] HALF_D_PLUS_2 [40031] [] [] [] []
IDLE 40034 [(0,0)] 142 [] [] [] [] []
INJECT_T 40035 [(1,0)] D [] [] [] [] []
MERGE 40036 [(1,0),(0,0)] D [] [40038] [] [] [((0,0),(1,0))]
DISCARD 40037 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40038 [(0,0)] HALF_D_PLUS_2 [40036] [] [] [] []
IDLE 40039 [(0,0)] 70 [] [] [] [] []
INJECT_T 40040 [(0,1)] D [] [] [] [] []
MERGE 40041 [(0,1),(0,0)] D [] [40043] [] [] [((0,0),(0,1))]
DISCARD 40042 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40043 [(0,0)] HALF_D_PLUS_2 [40041] [] [] [] []
IDLE 40044 [(0,0)] 35 [] [] [] [] []
INJECT_T 40045 [(1,0)] D [] [] [] [] []
MERGE 40046 [(1,0),(0,0)] D [] [40048] [] [] [((0,0),(1,0))]
DISCARD 40047 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40048 [(0,0)] HALF_D_PLUS_2 [40046] [] [] [] []
IDLE 40049 [(0,0)] 156 [] [] [] [] []
INJECT_T 40050 [(0,1)] D [] [] [] [] []
MERGE 40051 [(0,1),(0,0)] D [] [40053] [] [] [((0,0),(0,1))]
DISCARD 40052 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40053 [(0,0)] HALF_D_PLUS_2 [40051] [] [] [] []
IDLE 40054 [(0,0)] 112 [] [] [] [] []
INJECT_T 40055 [(1,0)] D [] [] [] [] []
MERGE 40056 [(1,0),(0,0)] D [] [40058] [] [] [((0,0),(1,0))]
DISCARD 40057 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40058 [(0,0)] HALF_D_PLUS_2 [40056] [] [] [] []
IDLE 40059 [(0,0)] 16 [] [] [] [] []
INJECT_T 40060 [(0,1)] D [] [] [] [] []
MERGE 40061 [(0,1),(0,0)] D [] [40063] [] [] [((0,0),(0,1))]
DISCARD 40062 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40063 [(0,0)] HALF_D_PLUS_2 [40061] [] [] [] []
IDLE 40064 [(0,0)] 17 [] [] [] [] []
INJECT_T 40065 [(1,0)] D [] [] [] [] []
MERGE 40066 [(1,0),(0,0)] D [] [40068] [] [] [((0,0),(1,0))]
DISCARD 40067 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40068 [(0,0)] HALF_D_PLUS_2 [40066] [] [] [] []
IDLE 40069 [(0,0)] 158 [] [] [] [] []
INJECT_T 40070 [(0,1)] D [] [] [] [] []
MERGE 40071 [(0,1),(0,0)] D [] [40073] [] [] [((0,0),(0,1))]
DISCARD 40072 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40073 [(0,0)] HALF_D_PLUS_2 [40071] [] [] [] []
IDLE 40074 [(0,0)] 167 [] [] [] [] []
INJECT_T 40075 [(1,0)] D [] [] [] [] []
MERGE 40076 [(1,0),(0,0)] D [] [40078] [] [] [((0,0),(1,0))]
DISCARD 40077 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40078 [(0,0)] HALF_D_PLUS_2 [40076] [] [] [] []
IDLE 40079 [(0,0)] 37 [] [] [] [] []
INJECT_T 40080 [(0,1)] D [] [] [] [] []
MERGE 40081 [(0,1),(0,0)] D [] [40083] [] [] [((0,0),(0,1))]
DISCARD 40082 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40083 [(0,0)] HALF_D_PLUS_2 [40081] [] [] [] []
IDLE 40084 [(0,0)] 166 [] [] [] [] []
INJECT_T 40085 [(1,0)] D [] [] [] [] []
MERGE 40086 [(1,0),(0,0)] D [] [40088] [] [] [((0,0),(1,0))]
DISCARD 40087 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40088 [(0,0)] HALF_D_PLUS_2 [40086] [] [] [] []
IDLE 40089 [(0,0)] 181 [] [] [] [] []
INJECT_T 40090 [(0,1)] D [] [] [] [] []
MERGE 40091 [(0,1),(0,0)] D [] [40093] [] [] [((0,0),(0,1))]
DISCARD 40092 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40093 [(0,0)] HALF_D_PLUS_2 [40091] [] [] [] []
IDLE 40094 [(0,0)] 36 [] [] [] [] []
INJECT_T 40095 [(1,0)] D [] [] [] [] []
MERGE 40096 [(1,0),(0,0)] D [] [40098] [] [] [((0,0),(1,0))]
DISCARD 40097 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40098 [(0,0)] HALF_D_PLUS_2 [40096] [] [] [] []
IDLE 40099 [(0,0)] 24 [] [] [] [] []
INJECT_T 40100 [(0,1)] D [] [] [] [] []
MERGE 40101 [(0,1),(0,0)] D [] [40103] [] [] [((0,0),(0,1))]
DISCARD 40102 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40103 [(0,0)] HALF_D_PLUS_2 [40101] [] [] [] []
IDLE 40104 [(0,0)] 38 [] [] [] [] []
INJECT_T 40105 [(1,0)] D [] [] [] [] []
MERGE 40106 [(1,0),(0,0)] D [] [40108] [] [] [((0,0),(1,0))]
DISCARD 40107 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40108 [(0,0)] HALF_D_PLUS_2 [40106] [] [] [] []
IDLE 40109 [(0,0)] 64 [] [] [] [] []
INJECT_T 40110 [(0,1)] D [] [] [] [] []
MERGE 40111 [(0,1),(0,0)] D [] [40113] [] [] [((0,0),(0,1))]
DISCARD 40112 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40113 [(0,0)] HALF_D_PLUS_2 [40111] [] [] [] []
IDLE 40114 [(0,0)] 41 [] [] [] [] []
INJECT_T 40115 [(1,0)] D [] [] [] [] []
MERGE 40116 [(1,0),(0,0)] D [] [40118] [] [] [((0,0),(1,0))]
DISCARD 40117 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40118 [(0,0)] HALF_D_PLUS_2 [40116] [] [] [] []
IDLE 40119 [(0,0)] 64 [] [] [] [] []
INJECT_T 40120 [(0,1)] D [] [] [] [] []
MERGE 40121 [(0,1),(0,0)] D [] [40123] [] [] [((0,0),(0,1))]
DISCARD 40122 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40123 [(0,0)] HALF_D_PLUS_2 [40121] [] [] [] []
IDLE 40124 [(0,0)] 161 [] [] [] [] []
INJECT_T 40125 [(1,0)] D [] [] [] [] []
MERGE 40126 [(1,0),(0,0)] D [] [40128] [] [] [((0,0),(1,0))]
DISCARD 40127 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40128 [(0,0)] HALF_D_PLUS_2 [40126] [] [] [] []
IDLE 40129 [(0,0)] 200 [] [] [] [] []
INJECT_T 40130 [(0,1)] D [] [] [] [] []
MERGE 40131 [(0,1),(0,0)] D [] [40133] [] [] [((0,0),(0,1))]
DISCARD 40132 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40133 [(0,0)] HALF_D_PLUS_2 [40131] [] [] [] []
IDLE 40134 [(0,0)] 159 [] [] [] [] []
INJECT_T 40135 [(1,0)] D [] [] [] [] []
MERGE 40136 [(1,0),(0,0)] D [] [40138] [] [] [((0,0),(1,0))]
DISCARD 40137 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40138 [(0,0)] HALF_D_PLUS_2 [40136] [] [] [] []
IDLE 40139 [(0,0)] 72 [] [] [] [] []
INJECT_T 40140 [(0,1)] D [] [] [] [] []
MERGE 40141 [(0,1),(0,0)] D [] [40143] [] [] [((0,0),(0,1))]
DISCARD 40142 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40143 [(0,0)] HALF_D_PLUS_2 [40141] [] [] [] []
IDLE 40144 [(0,0)] 30 [] [] [] [] []
INJECT_T 40145 [(1,0)] D [] [] [] [] []
MERGE 40146 [(1,0),(0,0)] D [] [40148] [] [] [((0,0),(1,0))]
DISCARD 40147 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40148 [(0,0)] HALF_D_PLUS_2 [40146] [] [] [] []
IDLE 40149 [(0,0)] 149 [] [] [] [] []
INJECT_T 40150 [(0,1)] D [] [] [] [] []
MERGE 40151 [(0,1),(0,0)] D [] [40153] [] [] [((0,0),(0,1))]
DISCARD 40152 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40153 [(0,0)] HALF_D_PLUS_2 [40151] [] [] [] []
IDLE 40154 [(0,0)] 48 [] [] [] [] []
INJECT_T 40155 [(1,0)] D [] [] [] [] []
MERGE 40156 [(1,0),(0,0)] D [] [40158] [] [] [((0,0),(1,0))]
DISCARD 40157 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40158 [(0,0)] HALF_D_PLUS_2 [40156] [] [] [] []
IDLE 40159 [(0,0)] 69 [] [] [] [] []
INJECT_T 40160 [(0,1)] D [] [] [] [] []
MERGE 40161 [(0,1),(0,0)] D [] [40163] [] [] [((0,0),(0,1))]
DISCARD 40162 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40163 [(0,0)] HALF_D_PLUS_2 [40161] [] [] [] []
IDLE 40164 [(0,0)] 184 [] [] [] [] []
INJECT_T 40165 [(1,0)] D [] [] [] [] []
MERGE 40166 [(1,0),(0,0)] D [] [40168] [] [] [((0,0),(1,0))]
DISCARD 40167 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40168 [(0,0)] HALF_D_PLUS_2 [40166] [] [] [] []
IDLE 40169 [(0,0)] 92 [] [] [] [] []
INJECT_T 40170 [(0,1)] D [] [] [] [] []
MERGE 40171 [(0,1),(0,0)] D [] [40173] [] [] [((0,0),(0,1))]
DISCARD 40172 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40173 [(0,0)] HALF_D_PLUS_2 [40171] [] [] [] []
IDLE 40174 [(0,0)] 36 [] [] [] [] []
INJECT_T 40175 [(1,0)] D [] [] [] [] []
MERGE 40176 [(1,0),(0,0)] D [] [40178] [] [] [((0,0),(1,0))]
DISCARD 40177 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40178 [(0,0)] HALF_D_PLUS_2 [40176] [] [] [] []
IDLE 40179 [(0,0)] 128 [] [] [] [] []
INJECT_T 40180 [(0,1)] D [] [] [] [] []
MERGE 40181 [(0,1),(0,0)] D [] [40183] [] [] [((0,0),(0,1))]
DISCARD 40182 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40183 [(0,0)] HALF_D_PLUS_2 [40181] [] [] [] []
IDLE 40184 [(0,0)] 66 [] [] [] [] []
INJECT_T 40185 [(1,0)] D [] [] [] [] []
MERGE 40186 [(1,0),(0,0)] D [] [40188] [] [] [((0,0),(1,0))]
DISCARD 40187 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40188 [(0,0)] HALF_D_PLUS_2 [40186] [] [] [] []
IDLE 40189 [(0,0)] 102 [] [] [] [] []
INJECT_T 40190 [(0,1)] D [] [] [] [] []
MERGE 40191 [(0,1),(0,0)] D [] [40193] [] [] [((0,0),(0,1))]
DISCARD 40192 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40193 [(0,0)] HALF_D_PLUS_2 [40191] [] [] [] []
IDLE 40194 [(0,0)] 130 [] [] [] [] []
INJECT_T 40195 [(1,0)] D [] [] [] [] []
MERGE 40196 [(1,0),(0,0)] D [] [40198] [] [] [((0,0),(1,0))]
DISCARD 40197 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40198 [(0,0)] HALF_D_PLUS_2 [40196] [] [] [] []
IDLE 40199 [(0,0)] 45 [] [] [] [] []
INJECT_T 40200 [(0,1)] D [] [] [] [] []
MERGE 40201 [(0,1),(0,0)] D [] [40203] [] [] [((0,0),(0,1))]
DISCARD 40202 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40203 [(0,0)] HALF_D_PLUS_2 [40201] [] [] [] []
IDLE 40204 [(0,0)] 123 [] [] [] [] []
INJECT_T 40205 [(1,0)] D [] [] [] [] []
MERGE 40206 [(1,0),(0,0)] D [] [40208] [] [] [((0,0),(1,0))]
DISCARD 40207 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40208 [(0,0)] HALF_D_PLUS_2 [40206] [] [] [] []
IDLE 40209 [(0,0)] 33 [] [] [] [] []
INJECT_T 40210 [(0,1)] D [] [] [] [] []
MERGE 40211 [(0,1),(0,0)] D [] [40213] [] [] [((0,0),(0,1))]
DISCARD 40212 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40213 [(0,0)] HALF_D_PLUS_2 [40211] [] [] [] []
IDLE 40214 [(0,0)] 43 [] [] [] [] []
INJECT_T 40215 [(1,0)] D [] [] [] [] []
MERGE 40216 [(1,0),(0,0)] D [] [40218] [] [] [((0,0),(1,0))]
DISCARD 40217 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40218 [(0,0)] HALF_D_PLUS_2 [40216] [] [] [] []
IDLE 40219 [(0,0)] 189 [] [] [] [] []
INJECT_T 40220 [(0,1)] D [] [] [] [] []
MERGE 40221 [(0,1),(0,0)] D [] [40223] [] [] [((0,0),(0,1))]
DISCARD 40222 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40223 [(0,0)] HALF_D_PLUS_2 [40221] [] [] [] []
IDLE 40224 [(0,0)] 154 [] [] [] [] []
INJECT_T 40225 [(1,0)] D [] [] [] [] []
MERGE 40226 [(1,0),(0,0)] D [] [40228] [] [] [((0,0),(1,0))]
DISCARD 40227 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40228 [(0,0)] HALF_D_PLUS_2 [40226] [] [] [] []
IDLE 40229 [(0,0)] 120 [] [] [] [] []
INJECT_T 40230 [(0,1)] D [] [] [] [] []
MERGE 40231 [(0,1),(0,0)] D [] [40233] [] [] [((0,0),(0,1))]
DISCARD 40232 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40233 [(0,0)] HALF_D_PLUS_2 [40231] [] [] [] []
IDLE 40234 [(0,0)] 160 [] [] [] [] []
INJECT_T 40235 [(1,0)] D [] [] [] [] []
MERGE 40236 [(1,0),(0,0)] D [] [40238] [] [] [((0,0),(1,0))]
DISCARD 40237 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40238 [(0,0)] HALF_D_PLUS_2 [40236] [] [] [] []
IDLE 40239 [(0,0)] 91 [] [] [] [] []
INJECT_T 40240 [(0,1)] D [] [] [] [] []
MERGE 40241 [(0,1),(0,0)] D [] [40243] [] [] [((0,0),(0,1))]
DISCARD 40242 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40243 [(0,0)] HALF_D_PLUS_2 [40241] [] [] [] []
IDLE 40244 [(0,0)] 136 [] [] [] [] []
INJECT_T 40245 [(1,0)] D [] [] [] [] []
MERGE 40246 [(1,0),(0,0)] D [] [40248] [] [] [((0,0),(1,0))]
DISCARD 40247 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40248 [(0,0)] HALF_D_PLUS_2 [40246] [] [] [] []
IDLE 40249 [(0,0)] 85 [] [] [] [] []
INJECT_T 40250 [(0,1)] D [] [] [] [] []
MERGE 40251 [(0,1),(0,0)] D [] [40253] [] [] [((0,0),(0,1))]
DISCARD 40252 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40253 [(0,0)] HALF_D_PLUS_2 [40251] [] [] [] []
IDLE 40254 [(0,0)] 189 [] [] [] [] []
INJECT_T 40255 [(1,0)] D [] [] [] [] []
MERGE 40256 [(1,0),(0,0)] D [] [40258] [] [] [((0,0),(1,0))]
DISCARD 40257 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40258 [(0,0)] HALF_D_PLUS_2 [40256] [] [] [] []
IDLE 40259 [(0,0)] 182 [] [] [] [] []
INJECT_T 40260 [(0,1)] D [] [] [] [] []
MERGE 40261 [(0,1),(0,0)] D [] [40263] [] [] [((0,0),(0,1))]
DISCARD 40262 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40263 [(0,0)] HALF_D_PLUS_2 [40261] [] [] [] []
IDLE 40264 [(0,0)] 100 [] [] [] [] []
INJECT_T 40265 [(1,0)] D [] [] [] [] []
MERGE 40266 [(1,0),(0,0)] D [] [40268] [] [] [((0,0),(1,0))]
DISCARD 40267 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40268 [(0,0)] HALF_D_PLUS_2 [40266] [] [] [] []
IDLE 40269 [(0,0)] 47 [] [] [] [] []
INJECT_T 40270 [(0,1)] D [] [] [] [] []
MERGE 40271 [(0,1),(0,0)] D [] [40273] [] [] [((0,0),(0,1))]
DISCARD 40272 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40273 [(0,0)] HALF_D_PLUS_2 [40271] [] [] [] []
IDLE 40274 [(0,0)] 132 [] [] [] [] []
INJECT_T 40275 [(1,0)] D [] [] [] [] []
MERGE 40276 [(1,0),(0,0)] D [] [40278] [] [] [((0,0),(1,0))]
DISCARD 40277 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40278 [(0,0)] HALF_D_PLUS_2 [40276] [] [] [] []
IDLE 40279 [(0,0)] 44 [] [] [] [] []
INJECT_T 40280 [(0,1)] D [] [] [] [] []
MERGE 40281 [(0,1),(0,0)] D [] [40283] [] [] [((0,0),(0,1))]
DISCARD 40282 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40283 [(0,0)] HALF_D_PLUS_2 [40281] [] [] [] []
IDLE 40284 [(0,0)] 11 [] [] [] [] []
INJECT_T 40285 [(1,0)] D [] [] [] [] []
MERGE 40286 [(1,0),(0,0)] D [] [40288] [] [] [((0,0),(1,0))]
DISCARD 40287 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40288 [(0,0)] HALF_D_PLUS_2 [40286] [] [] [] []
IDLE 40289 [(0,0)] 142 [] [] [] [] []
INJECT_T 40290 [(0,1)] D [] [] [] [] []
MERGE 40291 [(0,1),(0,0)] D [] [40293] [] [] [((0,0),(0,1))]
DISCARD 40292 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40293 [(0,0)] HALF_D_PLUS_2 [40291] [] [] [] []
IDLE 40294 [(0,0)] 6 [] [] [] [] []
INJECT_T 40295 [(1,0)] D [] [] [] [] []
MERGE 40296 [(1,0),(0,0)] D [] [40298] [] [] [((0,0),(1,0))]
DISCARD 40297 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40298 [(0,0)] HALF_D_PLUS_2 [40296] [] [] [] []
IDLE 40299 [(0,0)] 71 [] [] [] [] []
INJECT_T 40300 [(0,1)] D [] [] [] [] []
MERGE 40301 [(0,1),(0,0)] D [] [40303] [] [] [((0,0),(0,1))]
DISCARD 40302 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40303 [(0,0)] HALF_D_PLUS_2 [40301] [] [] [] []
IDLE 40304 [(0,0)] 20 [] [] [] [] []
INJECT_T 40305 [(1,0)] D [] [] [] [] []
MERGE 40306 [(1,0),(0,0)] D [] [40308] [] [] [((0,0),(1,0))]
DISCARD 40307 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40308 [(0,0)] HALF_D_PLUS_2 [40306] [] [] [] []
IDLE 40309 [(0,0)] 115 [] [] [] [] []
INJECT_T 40310 [(0,1)] D [] [] [] [] []
MERGE 40311 [(0,1),(0,0)] D [] [40313] [] [] [((0,0),(0,1))]
DISCARD 40312 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40313 [(0,0)] HALF_D_PLUS_2 [40311] [] [] [] []
IDLE 40314 [(0,0)] 77 [] [] [] [] []
INJECT_T 40315 [(1,0)] D [] [] [] [] []
MERGE 40316 [(1,0),(0,0)] D [] [40318] [] [] [((0,0),(1,0))]
DISCARD 40317 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40318 [(0,0)] HALF_D_PLUS_2 [40316] [] [] [] []
IDLE 40319 [(0,0)] 45 [] [] [] [] []
INJECT_T 40320 [(0,1)] D [] [] [] [] []
MERGE 40321 [(0,1),(0,0)] D [] [40323] [] [] [((0,0),(0,1))]
DISCARD 40322 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40323 [(0,0)] HALF_D_PLUS_2 [40321] [] [] [] []
IDLE 40324 [(0,0)] 149 [] [] [] [] []
INJECT_T 40325 [(1,0)] D [] [] [] [] []
MERGE 40326 [(1,0),(0,0)] D [] [40328] [] [] [((0,0),(1,0))]
DISCARD 40327 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40328 [(0,0)] HALF_D_PLUS_2 [40326] [] [] [] []
IDLE 40329 [(0,0)] 186 [] [] [] [] []
INJECT_T 40330 [(0,1)] D [] [] [] [] []
MERGE 40331 [(0,1),(0,0)] D [] [40333] [] [] [((0,0),(0,1))]
DISCARD 40332 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40333 [(0,0)] HALF_D_PLUS_2 [40331] [] [] [] []
IDLE 40334 [(0,0)] 187 [] [] [] [] []
INJECT_T 40335 [(1,0)] D [] [] [] [] []
MERGE 40336 [(1,0),(0,0)] D [] [40338] [] [] [((0,0),(1,0))]
DISCARD 40337 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40338 [(0,0)] HALF_D_PLUS_2 [40336] [] [] [] []
IDLE 40339 [(0,0)] 165 [] [] [] [] []
INJECT_T 40340 [(0,1)] D [] [] [] [] []
MERGE 40341 [(0,1),(0,0)] D [] [40343] [] [] [((0,0),(0,1))]
DISCARD 40342 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40343 [(0,0)] HALF_D_PLUS_2 [40341] [] [] [] []
IDLE 40344 [(0,0)] 147 [] [] [] [] []
INJECT_T 40345 [(1,0)] D [] [] [] [] []
MERGE 40346 [(1,0),(0,0)] D [] [40348] [] [] [((0,0),(1,0))]
DISCARD 40347 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40348 [(0,0)] HALF_D_PLUS_2 [40346] [] [] [] []
IDLE 40349 [(0,0)] 164 [] [] [] [] []
INJECT_T 40350 [(0,1)] D [] [] [] [] []
MERGE 40351 [(0,1),(0,0)] D [] [40353] [] [] [((0,0),(0,1))]
DISCARD 40352 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40353 [(0,0)] HALF_D_PLUS_2 [40351] [] [] [] []
IDLE 40354 [(0,0)] 67 [] [] [] [] []
INJECT_T 40355 [(1,0)] D [] [] [] [] []
MERGE 40356 [(1,0),(0,0)] D [] [40358] [] [] [((0,0),(1,0))]
DISCARD 40357 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40358 [(0,0)] HALF_D_PLUS_2 [40356] [] [] [] []
IDLE 40359 [(0,0)] 8 [] [] [] [] []
INJECT_T 40360 [(0,1)] D [] [] [] [] []
MERGE 40361 [(0,1),(0,0)] D [] [40363] [] [] [((0,0),(0,1))]
DISCARD 40362 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40363 [(0,0)] HALF_D_PLUS_2 [40361] [] [] [] []
IDLE 40364 [(0,0)] 197 [] [] [] [] []
INJECT_T 40365 [(1,0)] D [] [] [] [] []
MERGE 40366 [(1,0),(0,0)] D [] [40368] [] [] [((0,0),(1,0))]
DISCARD 40367 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40368 [(0,0)] HALF_D_PLUS_2 [40366] [] [] [] []
IDLE 40369 [(0,0)] 4 [] [] [] [] []
INJECT_T 40370 [(0,1)] D [] [] [] [] []
MERGE 40371 [(0,1),(0,0)] D [] [40373] [] [] [((0,0),(0,1))]
DISCARD 40372 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40373 [(0,0)] HALF_D_PLUS_2 [40371] [] [] [] []
IDLE 40374 [(0,0)] 87 [] [] [] [] []
INJECT_T 40375 [(1,0)] D [] [] [] [] []
MERGE 40376 [(1,0),(0,0)] D [] [40378] [] [] [((0,0),(1,0))]
DISCARD 40377 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40378 [(0,0)] HALF_D_PLUS_2 [40376] [] [] [] []
IDLE 40379 [(0,0)] 14 [] [] [] [] []
INJECT_T 40380 [(0,1)] D [] [] [] [] []
MERGE 40381 [(0,1),(0,0)] D [] [40383] [] [] [((0,0),(0,1))]
DISCARD 40382 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40383 [(0,0)] HALF_D_PLUS_2 [40381] [] [] [] []
IDLE 40384 [(0,0)] 163 [] [] [] [] []
INJECT_T 40385 [(1,0)] D [] [] [] [] []
MERGE 40386 [(1,0),(0,0)] D [] [40388] [] [] [((0,0),(1,0))]
DISCARD 40387 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40388 [(0,0)] HALF_D_PLUS_2 [40386] [] [] [] []
IDLE 40389 [(0,0)] 69 [] [] [] [] []
INJECT_T 40390 [(0,1)] D [] [] [] [] []
MERGE 40391 [(0,1),(0,0)] D [] [40393] [] [] [((0,0),(0,1))]
DISCARD 40392 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40393 [(0,0)] HALF_D_PLUS_2 [40391] [] [] [] []
IDLE 40394 [(0,0)] 11 [] [] [] [] []
INJECT_T 40395 [(1,0)] D [] [] [] [] []
MERGE 40396 [(1,0),(0,0)] D [] [40398] [] [] [((0,0),(1,0))]
DISCARD 40397 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40398 [(0,0)] HALF_D_PLUS_2 [40396] [] [] [] []
IDLE 40399 [(0,0)] 65 [] [] [] [] []
INJECT_T 40400 [(0,1)] D [] [] [] [] []
MERGE 40401 [(0,1),(0,0)] D [] [40403] [] [] [((0,0),(0,1))]
DISCARD 40402 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40403 [(0,0)] HALF_D_PLUS_2 [40401] [] [] [] []
INJECT_T 40404 [(1,0)] D [] [] [] [] []
MERGE 40405 [(1,0),(0,0)] D [] [40407] [] [] [((0,0),(1,0))]
DISCARD 40406 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40407 [(0,0)] HALF_D_PLUS_2 [40405] [] [] [] []
IDLE 40408 [(0,0)] 171 [] [] [] [] []
INJECT_T 40409 [(0,1)] D [] [] [] [] []
MERGE 40410 [(0,1),(0,0)] D [] [40412] [] [] [((0,0),(0,1))]
DISCARD 40411 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40412 [(0,0)] HALF_D_PLUS_2 [40410] [] [] [] []
IDLE 40413 [(0,0)] 79 [] [] [] [] []
INJECT_T 40414 [(1,0)] D [] [] [] [] []
MERGE 40415 [(1,0),(0,0)] D [] [40417] [] [] [((0,0),(1,0))]
DISCARD 40416 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40417 [(0,0)] HALF_D_PLUS_2 [40415] [] [] [] []
IDLE 40418 [(0,0)] 169 [] [] [] [] []
INJECT_T 40419 [(0,1)] D [] [] [] [] []
MERGE 40420 [(0,1),(0,0)] D [] [40422] [] [] [((0,0),(0,1))]
DISCARD 40421 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40422 [(0,0)] HALF_D_PLUS_2 [40420] [] [] [] []
IDLE 40423 [(0,0)] 192 [] [] [] [] []
INJECT_T 40424 [(1,0)] D [] [] [] [] []
MERGE 40425 [(1,0),(0,0)] D [] [40427] [] [] [((0,0),(1,0))]
DISCARD 40426 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40427 [(0,0)] HALF_D_PLUS_2 [40425] [] [] [] []
IDLE 40428 [(0,0)] 167 [] [] [] [] []
INJECT_T 40429 [(0,1)] D [] [] [] [] []
MERGE 40430 [(0,1),(0,0)] D [] [40432] [] [] [((0,0),(0,1))]
DISCARD 40431 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40432 [(0,0)] HALF_D_PLUS_2 [40430] [] [] [] []
IDLE 40433 [(0,0)] 53 [] [] [] [] []
INJECT_T 40434 [(1,0)] D [] [] [] [] []
MERGE 40435 [(1,0),(0,0)] D [] [40437] [] [] [((0,0),(1,0))]
DISCARD 40436 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40437 [(0,0)] HALF_D_PLUS_2 [40435] [] [] [] []
IDLE 40438 [(0,0)] 97 [] [] [] [] []
INJECT_T 40439 [(0,1)] D [] [] [] [] []
MERGE 40440 [(0,1),(0,0)] D [] [40442] [] [] [((0,0),(0,1))]
DISCARD 40441 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40442 [(0,0)] HALF_D_PLUS_2 [40440] [] [] [] []
IDLE 40443 [(0,0)] 57 [] [] [] [] []
INJECT_T 40444 [(1,0)] D [] [] [] [] []
MERGE 40445 [(1,0),(0,0)] D [] [40447] [] [] [((0,0),(1,0))]
DISCARD 40446 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40447 [(0,0)] HALF_D_PLUS_2 [40445] [] [] [] []
IDLE 40448 [(0,0)] 112 [] [] [] [] []
INJECT_T 40449 [(0,1)] D [] [] [] [] []
MERGE 40450 [(0,1),(0,0)] D [] [40452] [] [] [((0,0),(0,1))]
DISCARD 40451 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40452 [(0,0)] HALF_D_PLUS_2 [40450] [] [] [] []
IDLE 40453 [(0,0)] 119 [] [] [] [] []
INJECT_T 40454 [(1,0)] D [] [] [] [] []
MERGE 40455 [(1,0),(0,0)] D [] [40457] [] [] [((0,0),(1,0))]
DISCARD 40456 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40457 [(0,0)] HALF_D_PLUS_2 [40455] [] [] [] []
IDLE 40458 [(0,0)] 87 [] [] [] [] []
INJECT_T 40459 [(0,1)] D [] [] [] [] []
MERGE 40460 [(0,1),(0,0)] D [] [40462] [] [] [((0,0),(0,1))]
DISCARD 40461 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40462 [(0,0)] HALF_D_PLUS_2 [40460] [] [] [] []
IDLE 40463 [(0,0)] 109 [] [] [] [] []
INJECT_T 40464 [(1,0)] D [] [] [] [] []
MERGE 40465 [(1,0),(0,0)] D [] [40467] [] [] [((0,0),(1,0))]
DISCARD 40466 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40467 [(0,0)] HALF_D_PLUS_2 [40465] [] [] [] []
IDLE 40468 [(0,0)] 74 [] [] [] [] []
INJECT_T 40469 [(0,1)] D [] [] [] [] []
MERGE 40470 [(0,1),(0,0)] D [] [40472] [] [] [((0,0),(0,1))]
DISCARD 40471 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40472 [(0,0)] HALF_D_PLUS_2 [40470] [] [] [] []
IDLE 40473 [(0,0)] 71 [] [] [] [] []
INJECT_T 40474 [(1,0)] D [] [] [] [] []
MERGE 40475 [(1,0),(0,0)] D [] [40477] [] [] [((0,0),(1,0))]
DISCARD 40476 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40477 [(0,0)] HALF_D_PLUS_2 [40475] [] [] [] []
IDLE 40478 [(0,0)] 17 [] [] [] [] []
INJECT_T 40479 [(0,1)] D [] [] [] [] []
MERGE 40480 [(0,1),(0,0)] D [] [40482] [] [] [((0,0),(0,1))]
DISCARD 40481 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40482 [(0,0)] HALF_D_PLUS_2 [40480] [] [] [] []
IDLE 40483 [(0,0)] 170 [] [] [] [] []
INJECT_T 40484 [(1,0)] D [] [] [] [] []
MERGE 40485 [(1,0),(0,0)] D [] [40487] [] [] [((0,0),(1,0))]
DISCARD 40486 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40487 [(0,0)] HALF_D_PLUS_2 [40485] [] [] [] []
IDLE 40488 [(0,0)] 161 [] [] [] [] []
INJECT_T 40489 [(0,1)] D [] [] [] [] []
MERGE 40490 [(0,1),(0,0)] D [] [40492] [] [] [((0,0),(0,1))]
DISCARD 40491 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40492 [(0,0)] HALF_D_PLUS_2 [40490] [] [] [] []
IDLE 40493 [(0,0)] 147 [] [] [] [] []
INJECT_T 40494 [(1,0)] D [] [] [] [] []
MERGE 40495 [(1,0),(0,0)] D [] [40497] [] [] [((0,0),(1,0))]
DISCARD 40496 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40497 [(0,0)] HALF_D_PLUS_2 [40495] [] [] [] []
IDLE 40498 [(0,0)] 116 [] [] [] [] []
INJECT_T 40499 [(0,1)] D [] [] [] [] []
MERGE 40500 [(0,1),(0,0)] D [] [40502] [] [] [((0,0),(0,1))]
DISCARD 40501 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40502 [(0,0)] HALF_D_PLUS_2 [40500] [] [] [] []
IDLE 40503 [(0,0)] 197 [] [] [] [] []
INJECT_T 40504 [(1,0)] D [] [] [] [] []
MERGE 40505 [(1,0),(0,0)] D [] [40507] [] [] [((0,0),(1,0))]
DISCARD 40506 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40507 [(0,0)] HALF_D_PLUS_2 [40505] [] [] [] []
IDLE 40508 [(0,0)] 109 [] [] [] [] []
INJECT_T 40509 [(0,1)] D [] [] [] [] []
MERGE 40510 [(0,1),(0,0)] D [] [40512] [] [] [((0,0),(0,1))]
DISCARD 40511 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40512 [(0,0)] HALF_D_PLUS_2 [40510] [] [] [] []
IDLE 40513 [(0,0)] 4 [] [] [] [] []
INJECT_T 40514 [(1,0)] D [] [] [] [] []
MERGE 40515 [(1,0),(0,0)] D [] [40517] [] [] [((0,0),(1,0))]
DISCARD 40516 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40517 [(0,0)] HALF_D_PLUS_2 [40515] [] [] [] []
IDLE 40518 [(0,0)] 106 [] [] [] [] []
INJECT_T 40519 [(0,1)] D [] [] [] [] []
MERGE 40520 [(0,1),(0,0)] D [] [40522] [] [] [((0,0),(0,1))]
DISCARD 40521 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40522 [(0,0)] HALF_D_PLUS_2 [40520] [] [] [] []
IDLE 40523 [(0,0)] 195 [] [] [] [] []
INJECT_T 40524 [(1,0)] D [] [] [] [] []
MERGE 40525 [(1,0),(0,0)] D [] [40527] [] [] [((0,0),(1,0))]
DISCARD 40526 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40527 [(0,0)] HALF_D_PLUS_2 [40525] [] [] [] []
IDLE 40528 [(0,0)] 32 [] [] [] [] []
INJECT_T 40529 [(0,1)] D [] [] [] [] []
MERGE 40530 [(0,1),(0,0)] D [] [40532] [] [] [((0,0),(0,1))]
DISCARD 40531 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40532 [(0,0)] HALF_D_PLUS_2 [40530] [] [] [] []
IDLE 40533 [(0,0)] 62 [] [] [] [] []
INJECT_T 40534 [(1,0)] D [] [] [] [] []
MERGE 40535 [(1,0),(0,0)] D [] [40537] [] [] [((0,0),(1,0))]
DISCARD 40536 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40537 [(0,0)] HALF_D_PLUS_2 [40535] [] [] [] []
IDLE 40538 [(0,0)] 166 [] [] [] [] []
INJECT_T 40539 [(0,1)] D [] [] [] [] []
MERGE 40540 [(0,1),(0,0)] D [] [40542] [] [] [((0,0),(0,1))]
DISCARD 40541 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40542 [(0,0)] HALF_D_PLUS_2 [40540] [] [] [] []
IDLE 40543 [(0,0)] 13 [] [] [] [] []
INJECT_T 40544 [(1,0)] D [] [] [] [] []
MERGE 40545 [(1,0),(0,0)] D [] [40547] [] [] [((0,0),(1,0))]
DISCARD 40546 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40547 [(0,0)] HALF_D_PLUS_2 [40545] [] [] [] []
IDLE 40548 [(0,0)] 135 [] [] [] [] []
INJECT_T 40549 [(0,1)] D [] [] [] [] []
MERGE 40550 [(0,1),(0,0)] D [] [40552] [] [] [((0,0),(0,1))]
DISCARD 40551 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40552 [(0,0)] HALF_D_PLUS_2 [40550] [] [] [] []
IDLE 40553 [(0,0)] 77 [] [] [] [] []
INJECT_T 40554 [(1,0)] D [] [] [] [] []
MERGE 40555 [(1,0),(0,0)] D [] [40557] [] [] [((0,0),(1,0))]
DISCARD 40556 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40557 [(0,0)] HALF_D_PLUS_2 [40555] [] [] [] []
IDLE 40558 [(0,0)] 89 [] [] [] [] []
INJECT_T 40559 [(0,1)] D [] [] [] [] []
MERGE 40560 [(0,1),(0,0)] D [] [40562] [] [] [((0,0),(0,1))]
DISCARD 40561 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40562 [(0,0)] HALF_D_PLUS_2 [40560] [] [] [] []
IDLE 40563 [(0,0)] 59 [] [] [] [] []
INJECT_T 40564 [(1,0)] D [] [] [] [] []
MERGE 40565 [(1,0),(0,0)] D [] [40567] [] [] [((0,0),(1,0))]
DISCARD 40566 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40567 [(0,0)] HALF_D_PLUS_2 [40565] [] [] [] []
IDLE 40568 [(0,0)] 71 [] [] [] [] []
INJECT_T 40569 [(0,1)] D [] [] [] [] []
MERGE 40570 [(0,1),(0,0)] D [] [40572] [] [] [((0,0),(0,1))]
DISCARD 40571 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40572 [(0,0)] HALF_D_PLUS_2 [40570] [] [] [] []
IDLE 40573 [(0,0)] 59 [] [] [] [] []
INJECT_T 40574 [(1,0)] D [] [] [] [] []
MERGE 40575 [(1,0),(0,0)] D [] [40577] [] [] [((0,0),(1,0))]
DISCARD 40576 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40577 [(0,0)] HALF_D_PLUS_2 [40575] [] [] [] []
IDLE 40578 [(0,0)] 14 [] [] [] [] []
INJECT_T 40579 [(0,1)] D [] [] [] [] []
MERGE 40580 [(0,1),(0,0)] D [] [40582] [] [] [((0,0),(0,1))]
DISCARD 40581 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40582 [(0,0)] HALF_D_PLUS_2 [40580] [] [] [] []
IDLE 40583 [(0,0)] 101 [] [] [] [] []
INJECT_T 40584 [(1,0)] D [] [] [] [] []
MERGE 40585 [(1,0),(0,0)] D [] [40587] [] [] [((0,0),(1,0))]
DISCARD 40586 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40587 [(0,0)] HALF_D_PLUS_2 [40585] [] [] [] []
IDLE 40588 [(0,0)] 173 [] [] [] [] []
INJECT_T 40589 [(0,1)] D [] [] [] [] []
MERGE 40590 [(0,1),(0,0)] D [] [40592] [] [] [((0,0),(0,1))]
DISCARD 40591 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40592 [(0,0)] HALF_D_PLUS_2 [40590] [] [] [] []
IDLE 40593 [(0,0)] 77 [] [] [] [] []
INJECT_T 40594 [(1,0)] D [] [] [] [] []
MERGE 40595 [(1,0),(0,0)] D [] [40597] [] [] [((0,0),(1,0))]
DISCARD 40596 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40597 [(0,0)] HALF_D_PLUS_2 [40595] [] [] [] []
IDLE 40598 [(0,0)] 125 [] [] [] [] []
INJECT_T 40599 [(0,1)] D [] [] [] [] []
MERGE 40600 [(0,1),(0,0)] D [] [40602] [] [] [((0,0),(0,1))]
DISCARD 40601 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40602 [(0,0)] HALF_D_PLUS_2 [40600] [] [] [] []
IDLE 40603 [(0,0)] 193 [] [] [] [] []
INJECT_T 40604 [(1,0)] D [] [] [] [] []
MERGE 40605 [(1,0),(0,0)] D [] [40607] [] [] [((0,0),(1,0))]
DISCARD 40606 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40607 [(0,0)] HALF_D_PLUS_2 [40605] [] [] [] []
IDLE 40608 [(0,0)] 153 [] [] [] [] []
INJECT_T 40609 [(0,1)] D [] [] [] [] []
MERGE 40610 [(0,1),(0,0)] D [] [40612] [] [] [((0,0),(0,1))]
DISCARD 40611 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40612 [(0,0)] HALF_D_PLUS_2 [40610] [] [] [] []
IDLE 40613 [(0,0)] 28 [] [] [] [] []
INJECT_T 40614 [(1,0)] D [] [] [] [] []
MERGE 40615 [(1,0),(0,0)] D [] [40617] [] [] [((0,0),(1,0))]
DISCARD 40616 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40617 [(0,0)] HALF_D_PLUS_2 [40615] [] [] [] []
IDLE 40618 [(0,0)] 173 [] [] [] [] []
INJECT_T 40619 [(0,1)] D [] [] [] [] []
MERGE 40620 [(0,1),(0,0)] D [] [40622] [] [] [((0,0),(0,1))]
DISCARD 40621 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40622 [(0,0)] HALF_D_PLUS_2 [40620] [] [] [] []
IDLE 40623 [(0,0)] 27 [] [] [] [] []
INJECT_T 40624 [(1,0)] D [] [] [] [] []
MERGE 40625 [(1,0),(0,0)] D [] [40627] [] [] [((0,0),(1,0))]
DISCARD 40626 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40627 [(0,0)] HALF_D_PLUS_2 [40625] [] [] [] []
IDLE 40628 [(0,0)] 70 [] [] [] [] []
INJECT_T 40629 [(0,1)] D [] [] [] [] []
MERGE 40630 [(0,1),(0,0)] D [] [40632] [] [] [((0,0),(0,1))]
DISCARD 40631 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40632 [(0,0)] HALF_D_PLUS_2 [40630] [] [] [] []
IDLE 40633 [(0,0)] 166 [] [] [] [] []
INJECT_T 40634 [(1,0)] D [] [] [] [] []
MERGE 40635 [(1,0),(0,0)] D [] [40637] [] [] [((0,0),(1,0))]
DISCARD 40636 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40637 [(0,0)] HALF_D_PLUS_2 [40635] [] [] [] []
IDLE 40638 [(0,0)] 81 [] [] [] [] []
INJECT_T 40639 [(0,1)] D [] [] [] [] []
MERGE 40640 [(0,1),(0,0)] D [] [40642] [] [] [((0,0),(0,1))]
DISCARD 40641 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40642 [(0,0)] HALF_D_PLUS_2 [40640] [] [] [] []
IDLE 40643 [(0,0)] 189 [] [] [] [] []
INJECT_T 40644 [(1,0)] D [] [] [] [] []
MERGE 40645 [(1,0),(0,0)] D [] [40647] [] [] [((0,0),(1,0))]
DISCARD 40646 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40647 [(0,0)] HALF_D_PLUS_2 [40645] [] [] [] []
IDLE 40648 [(0,0)] 183 [] [] [] [] []
INJECT_T 40649 [(0,1)] D [] [] [] [] []
MERGE 40650 [(0,1),(0,0)] D [] [40652] [] [] [((0,0),(0,1))]
DISCARD 40651 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40652 [(0,0)] HALF_D_PLUS_2 [40650] [] [] [] []
IDLE 40653 [(0,0)] 54 [] [] [] [] []
INJECT_T 40654 [(1,0)] D [] [] [] [] []
MERGE 40655 [(1,0),(0,0)] D [] [40657] [] [] [((0,0),(1,0))]
DISCARD 40656 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40657 [(0,0)] HALF_D_PLUS_2 [40655] [] [] [] []
IDLE 40658 [(0,0)] 21 [] [] [] [] []
INJECT_T 40659 [(0,1)] D [] [] [] [] []
MERGE 40660 [(0,1),(0,0)] D [] [40662] [] [] [((0,0),(0,1))]
DISCARD 40661 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40662 [(0,0)] HALF_D_PLUS_2 [40660] [] [] [] []
IDLE 40663 [(0,0)] 100 [] [] [] [] []
INJECT_T 40664 [(1,0)] D [] [] [] [] []
MERGE 40665 [(1,0),(0,0)] D [] [40667] [] [] [((0,0),(1,0))]
DISCARD 40666 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40667 [(0,0)] HALF_D_PLUS_2 [40665] [] [] [] []
IDLE 40668 [(0,0)] 89 [] [] [] [] []
INJECT_T 40669 [(0,1)] D [] [] [] [] []
MERGE 40670 [(0,1),(0,0)] D [] [40672] [] [] [((0,0),(0,1))]
DISCARD 40671 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40672 [(0,0)] HALF_D_PLUS_2 [40670] [] [] [] []
IDLE 40673 [(0,0)] 31 [] [] [] [] []
INJECT_T 40674 [(1,0)] D [] [] [] [] []
MERGE 40675 [(1,0),(0,0)] D [] [40677] [] [] [((0,0),(1,0))]
DISCARD 40676 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40677 [(0,0)] HALF_D_PLUS_2 [40675] [] [] [] []
IDLE 40678 [(0,0)] 129 [] [] [] [] []
INJECT_T 40679 [(0,1)] D [] [] [] [] []
MERGE 40680 [(0,1),(0,0)] D [] [40682] [] [] [((0,0),(0,1))]
DISCARD 40681 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40682 [(0,0)] HALF_D_PLUS_2 [40680] [] [] [] []
IDLE 40683 [(0,0)] 67 [] [] [] [] []
INJECT_T 40684 [(1,0)] D [] [] [] [] []
MERGE 40685 [(1,0),(0,0)] D [] [40687] [] [] [((0,0),(1,0))]
DISCARD 40686 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40687 [(0,0)] HALF_D_PLUS_2 [40685] [] [] [] []
IDLE 40688 [(0,0)] 28 [] [] [] [] []
INJECT_T 40689 [(0,1)] D [] [] [] [] []
MERGE 40690 [(0,1),(0,0)] D [] [40692] [] [] [((0,0),(0,1))]
DISCARD 40691 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40692 [(0,0)] HALF_D_PLUS_2 [40690] [] [] [] []
IDLE 40693 [(0,0)] 101 [] [] [] [] []
INJECT_T 40694 [(1,0)] D [] [] [] [] []
MERGE 40695 [(1,0),(0,0)] D [] [40697] [] [] [((0,0),(1,0))]
DISCARD 40696 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40697 [(0,0)] HALF_D_PLUS_2 [40695] [] [] [] []
IDLE 40698 [(0,0)] 67 [] [] [] [] []
INJECT_T 40699 [(0,1)] D [] [] [] [] []
MERGE 40700 [(0,1),(0,0)] D [] [40702] [] [] [((0,0),(0,1))]
DISCARD 40701 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40702 [(0,0)] HALF_D_PLUS_2 [40700] [] [] [] []
IDLE 40703 [(0,0)] 131 [] [] [] [] []
INJECT_T 40704 [(1,0)] D [] [] [] [] []
MERGE 40705 [(1,0),(0,0)] D [] [40707] [] [] [((0,0),(1,0))]
DISCARD 40706 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40707 [(0,0)] HALF_D_PLUS_2 [40705] [] [] [] []
IDLE 40708 [(0,0)] 53 [] [] [] [] []
INJECT_T 40709 [(0,1)] D [] [] [] [] []
MERGE 40710 [(0,1),(0,0)] D [] [40712] [] [] [((0,0),(0,1))]
DISCARD 40711 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40712 [(0,0)] HALF_D_PLUS_2 [40710] [] [] [] []
IDLE 40713 [(0,0)] 182 [] [] [] [] []
INJECT_T 40714 [(1,0)] D [] [] [] [] []
MERGE 40715 [(1,0),(0,0)] D [] [40717] [] [] [((0,0),(1,0))]
DISCARD 40716 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40717 [(0,0)] HALF_D_PLUS_2 [40715] [] [] [] []
IDLE 40718 [(0,0)] 190 [] [] [] [] []
INJECT_T 40719 [(0,1)] D [] [] [] [] []
MERGE 40720 [(0,1),(0,0)] D [] [40722] [] [] [((0,0),(0,1))]
DISCARD 40721 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40722 [(0,0)] HALF_D_PLUS_2 [40720] [] [] [] []
IDLE 40723 [(0,0)] 129 [] [] [] [] []
INJECT_T 40724 [(1,0)] D [] [] [] [] []
MERGE 40725 [(1,0),(0,0)] D [] [40727] [] [] [((0,0),(1,0))]
DISCARD 40726 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40727 [(0,0)] HALF_D_PLUS_2 [40725] [] [] [] []
INJECT_T 40728 [(0,1)] D [] [] [] [] []
MERGE 40729 [(0,1),(0,0)] D [] [40731] [] [] [((0,0),(0,1))]
DISCARD 40730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40731 [(0,0)] HALF_D_PLUS_2 [40729] [] [] [] []
IDLE 40732 [(0,0)] 179 [] [] [] [] []
INJECT_T 40733 [(1,0)] D [] [] [] [] []
MERGE 40734 [(1,0),(0,0)] D [] [40736] [] [] [((0,0),(1,0))]
DISCARD 40735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40736 [(0,0)] HALF_D_PLUS_2 [40734] [] [] [] []
IDLE 40737 [(0,0)] 40 [] [] [] [] []
INJECT_T 40738 [(0,1)] D [] [] [] [] []
MERGE 40739 [(0,1),(0,0)] D [] [40741] [] [] [((0,0),(0,1))]
DISCARD 40740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40741 [(0,0)] HALF_D_PLUS_2 [40739] [] [] [] []
IDLE 40742 [(0,0)] 75 [] [] [] [] []
INJECT_T 40743 [(1,0)] D [] [] [] [] []
MERGE 40744 [(1,0),(0,0)] D [] [40746] [] [] [((0,0),(1,0))]
DISCARD 40745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40746 [(0,0)] HALF_D_PLUS_2 [40744] [] [] [] []
IDLE 40747 [(0,0)] 197 [] [] [] [] []
INJECT_T 40748 [(0,1)] D [] [] [] [] []
MERGE 40749 [(0,1),(0,0)] D [] [40751] [] [] [((0,0),(0,1))]
DISCARD 40750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40751 [(0,0)] HALF_D_PLUS_2 [40749] [] [] [] []
IDLE 40752 [(0,0)] 175 [] [] [] [] []
INJECT_T 40753 [(1,0)] D [] [] [] [] []
MERGE 40754 [(1,0),(0,0)] D [] [40756] [] [] [((0,0),(1,0))]
DISCARD 40755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40756 [(0,0)] HALF_D_PLUS_2 [40754] [] [] [] []
IDLE 40757 [(0,0)] 58 [] [] [] [] []
INJECT_T 40758 [(0,1)] D [] [] [] [] []
MERGE 40759 [(0,1),(0,0)] D [] [40761] [] [] [((0,0),(0,1))]
DISCARD 40760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40761 [(0,0)] HALF_D_PLUS_2 [40759] [] [] [] []
IDLE 40762 [(0,0)] 162 [] [] [] [] []
INJECT_T 40763 [(1,0)] D [] [] [] [] []
MERGE 40764 [(1,0),(0,0)] D [] [40766] [] [] [((0,0),(1,0))]
DISCARD 40765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40766 [(0,0)] HALF_D_PLUS_2 [40764] [] [] [] []
IDLE 40767 [(0,0)] 41 [] [] [] [] []
INJECT_T 40768 [(0,1)] D [] [] [] [] []
MERGE 40769 [(0,1),(0,0)] D [] [40771] [] [] [((0,0),(0,1))]
DISCARD 40770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40771 [(0,0)] HALF_D_PLUS_2 [40769] [] [] [] []
IDLE 40772 [(0,0)] 115 [] [] [] [] []
INJECT_T 40773 [(1,0)] D [] [] [] [] []
MERGE 40774 [(1,0),(0,0)] D [] [40776] [] [] [((0,0),(1,0))]
DISCARD 40775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40776 [(0,0)] HALF_D_PLUS_2 [40774] [] [] [] []
IDLE 40777 [(0,0)] 164 [] [] [] [] []
INJECT_T 40778 [(0,1)] D [] [] [] [] []
MERGE 40779 [(0,1),(0,0)] D [] [40781] [] [] [((0,0),(0,1))]
DISCARD 40780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40781 [(0,0)] HALF_D_PLUS_2 [40779] [] [] [] []
IDLE 40782 [(0,0)] 195 [] [] [] [] []
INJECT_T 40783 [(1,0)] D [] [] [] [] []
MERGE 40784 [(1,0),(0,0)] D [] [40786] [] [] [((0,0),(1,0))]
DISCARD 40785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40786 [(0,0)] HALF_D_PLUS_2 [40784] [] [] [] []
IDLE 40787 [(0,0)] 156 [] [] [] [] []
INJECT_T 40788 [(0,1)] D [] [] [] [] []
MERGE 40789 [(0,1),(0,0)] D [] [40791] [] [] [((0,0),(0,1))]
DISCARD 40790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40791 [(0,0)] HALF_D_PLUS_2 [40789] [] [] [] []
IDLE 40792 [(0,0)] 81 [] [] [] [] []
INJECT_T 40793 [(1,0)] D [] [] [] [] []
MERGE 40794 [(1,0),(0,0)] D [] [40796] [] [] [((0,0),(1,0))]
DISCARD 40795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40796 [(0,0)] HALF_D_PLUS_2 [40794] [] [] [] []
IDLE 40797 [(0,0)] 78 [] [] [] [] []
INJECT_T 40798 [(0,1)] D [] [] [] [] []
MERGE 40799 [(0,1),(0,0)] D [] [40801] [] [] [((0,0),(0,1))]
DISCARD 40800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40801 [(0,0)] HALF_D_PLUS_2 [40799] [] [] [] []
IDLE 40802 [(0,0)] 65 [] [] [] [] []
INJECT_T 40803 [(1,0)] D [] [] [] [] []
MERGE 40804 [(1,0),(0,0)] D [] [40806] [] [] [((0,0),(1,0))]
DISCARD 40805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40806 [(0,0)] HALF_D_PLUS_2 [40804] [] [] [] []
IDLE 40807 [(0,0)] 87 [] [] [] [] []
INJECT_T 40808 [(0,1)] D [] [] [] [] []
MERGE 40809 [(0,1),(0,0)] D [] [40811] [] [] [((0,0),(0,1))]
DISCARD 40810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40811 [(0,0)] HALF_D_PLUS_2 [40809] [] [] [] []
IDLE 40812 [(0,0)] 110 [] [] [] [] []
INJECT_T 40813 [(1,0)] D [] [] [] [] []
MERGE 40814 [(1,0),(0,0)] D [] [40816] [] [] [((0,0),(1,0))]
DISCARD 40815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40816 [(0,0)] HALF_D_PLUS_2 [40814] [] [] [] []
IDLE 40817 [(0,0)] 65 [] [] [] [] []
INJECT_T 40818 [(0,1)] D [] [] [] [] []
MERGE 40819 [(0,1),(0,0)] D [] [40821] [] [] [((0,0),(0,1))]
DISCARD 40820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40821 [(0,0)] HALF_D_PLUS_2 [40819] [] [] [] []
IDLE 40822 [(0,0)] 112 [] [] [] [] []
INJECT_T 40823 [(1,0)] D [] [] [] [] []
MERGE 40824 [(1,0),(0,0)] D [] [40826] [] [] [((0,0),(1,0))]
DISCARD 40825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40826 [(0,0)] HALF_D_PLUS_2 [40824] [] [] [] []
IDLE 40827 [(0,0)] 167 [] [] [] [] []
INJECT_T 40828 [(0,1)] D [] [] [] [] []
MERGE 40829 [(0,1),(0,0)] D [] [40831] [] [] [((0,0),(0,1))]
DISCARD 40830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40831 [(0,0)] HALF_D_PLUS_2 [40829] [] [] [] []
IDLE 40832 [(0,0)] 133 [] [] [] [] []
INJECT_T 40833 [(1,0)] D [] [] [] [] []
MERGE 40834 [(1,0),(0,0)] D [] [40836] [] [] [((0,0),(1,0))]
DISCARD 40835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40836 [(0,0)] HALF_D_PLUS_2 [40834] [] [] [] []
IDLE 40837 [(0,0)] 32 [] [] [] [] []
INJECT_T 40838 [(0,1)] D [] [] [] [] []
MERGE 40839 [(0,1),(0,0)] D [] [40841] [] [] [((0,0),(0,1))]
DISCARD 40840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40841 [(0,0)] HALF_D_PLUS_2 [40839] [] [] [] []
IDLE 40842 [(0,0)] 148 [] [] [] [] []
INJECT_T 40843 [(1,0)] D [] [] [] [] []
MERGE 40844 [(1,0),(0,0)] D [] [40846] [] [] [((0,0),(1,0))]
DISCARD 40845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40846 [(0,0)] HALF_D_PLUS_2 [40844] [] [] [] []
IDLE 40847 [(0,0)] 103 [] [] [] [] []
INJECT_T 40848 [(0,1)] D [] [] [] [] []
MERGE 40849 [(0,1),(0,0)] D [] [40851] [] [] [((0,0),(0,1))]
DISCARD 40850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40851 [(0,0)] HALF_D_PLUS_2 [40849] [] [] [] []
IDLE 40852 [(0,0)] 67 [] [] [] [] []
INJECT_T 40853 [(1,0)] D [] [] [] [] []
MERGE 40854 [(1,0),(0,0)] D [] [40856] [] [] [((0,0),(1,0))]
DISCARD 40855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40856 [(0,0)] HALF_D_PLUS_2 [40854] [] [] [] []
IDLE 40857 [(0,0)] 67 [] [] [] [] []
INJECT_T 40858 [(0,1)] D [] [] [] [] []
MERGE 40859 [(0,1),(0,0)] D [] [40861] [] [] [((0,0),(0,1))]
DISCARD 40860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40861 [(0,0)] HALF_D_PLUS_2 [40859] [] [] [] []
IDLE 40862 [(0,0)] 100 [] [] [] [] []
INJECT_T 40863 [(1,0)] D [] [] [] [] []
MERGE 40864 [(1,0),(0,0)] D [] [40866] [] [] [((0,0),(1,0))]
DISCARD 40865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40866 [(0,0)] HALF_D_PLUS_2 [40864] [] [] [] []
IDLE 40867 [(0,0)] 8 [] [] [] [] []
INJECT_T 40868 [(0,1)] D [] [] [] [] []
MERGE 40869 [(0,1),(0,0)] D [] [40871] [] [] [((0,0),(0,1))]
DISCARD 40870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40871 [(0,0)] HALF_D_PLUS_2 [40869] [] [] [] []
IDLE 40872 [(0,0)] 141 [] [] [] [] []
INJECT_T 40873 [(1,0)] D [] [] [] [] []
MERGE 40874 [(1,0),(0,0)] D [] [40876] [] [] [((0,0),(1,0))]
DISCARD 40875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40876 [(0,0)] HALF_D_PLUS_2 [40874] [] [] [] []
IDLE 40877 [(0,0)] 179 [] [] [] [] []
INJECT_T 40878 [(0,1)] D [] [] [] [] []
MERGE 40879 [(0,1),(0,0)] D [] [40881] [] [] [((0,0),(0,1))]
DISCARD 40880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40881 [(0,0)] HALF_D_PLUS_2 [40879] [] [] [] []
IDLE 40882 [(0,0)] 49 [] [] [] [] []
INJECT_T 40883 [(1,0)] D [] [] [] [] []
MERGE 40884 [(1,0),(0,0)] D [] [40886] [] [] [((0,0),(1,0))]
DISCARD 40885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40886 [(0,0)] HALF_D_PLUS_2 [40884] [] [] [] []
IDLE 40887 [(0,0)] 72 [] [] [] [] []
INJECT_T 40888 [(0,1)] D [] [] [] [] []
MERGE 40889 [(0,1),(0,0)] D [] [40891] [] [] [((0,0),(0,1))]
DISCARD 40890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40891 [(0,0)] HALF_D_PLUS_2 [40889] [] [] [] []
IDLE 40892 [(0,0)] 164 [] [] [] [] []
INJECT_T 40893 [(1,0)] D [] [] [] [] []
MERGE 40894 [(1,0),(0,0)] D [] [40896] [] [] [((0,0),(1,0))]
DISCARD 40895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40896 [(0,0)] HALF_D_PLUS_2 [40894] [] [] [] []
IDLE 40897 [(0,0)] 105 [] [] [] [] []
INJECT_T 40898 [(0,1)] D [] [] [] [] []
MERGE 40899 [(0,1),(0,0)] D [] [40901] [] [] [((0,0),(0,1))]
DISCARD 40900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40901 [(0,0)] HALF_D_PLUS_2 [40899] [] [] [] []
IDLE 40902 [(0,0)] 115 [] [] [] [] []
INJECT_T 40903 [(1,0)] D [] [] [] [] []
MERGE 40904 [(1,0),(0,0)] D [] [40906] [] [] [((0,0),(1,0))]
DISCARD 40905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40906 [(0,0)] HALF_D_PLUS_2 [40904] [] [] [] []
IDLE 40907 [(0,0)] 66 [] [] [] [] []
INJECT_T 40908 [(0,1)] D [] [] [] [] []
MERGE 40909 [(0,1),(0,0)] D [] [40911] [] [] [((0,0),(0,1))]
DISCARD 40910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40911 [(0,0)] HALF_D_PLUS_2 [40909] [] [] [] []
IDLE 40912 [(0,0)] 165 [] [] [] [] []
INJECT_T 40913 [(1,0)] D [] [] [] [] []
MERGE 40914 [(1,0),(0,0)] D [] [40916] [] [] [((0,0),(1,0))]
DISCARD 40915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40916 [(0,0)] HALF_D_PLUS_2 [40914] [] [] [] []
IDLE 40917 [(0,0)] 35 [] [] [] [] []
INJECT_T 40918 [(0,1)] D [] [] [] [] []
MERGE 40919 [(0,1),(0,0)] D [] [40921] [] [] [((0,0),(0,1))]
DISCARD 40920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40921 [(0,0)] HALF_D_PLUS_2 [40919] [] [] [] []
IDLE 40922 [(0,0)] 67 [] [] [] [] []
INJECT_T 40923 [(1,0)] D [] [] [] [] []
MERGE 40924 [(1,0),(0,0)] D [] [40926] [] [] [((0,0),(1,0))]
DISCARD 40925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40926 [(0,0)] HALF_D_PLUS_2 [40924] [] [] [] []
IDLE 40927 [(0,0)] 103 [] [] [] [] []
INJECT_T 40928 [(0,1)] D [] [] [] [] []
MERGE 40929 [(0,1),(0,0)] D [] [40931] [] [] [((0,0),(0,1))]
DISCARD 40930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40931 [(0,0)] HALF_D_PLUS_2 [40929] [] [] [] []
IDLE 40932 [(0,0)] 67 [] [] [] [] []
INJECT_T 40933 [(1,0)] D [] [] [] [] []
MERGE 40934 [(1,0),(0,0)] D [] [40936] [] [] [((0,0),(1,0))]
DISCARD 40935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40936 [(0,0)] HALF_D_PLUS_2 [40934] [] [] [] []
IDLE 40937 [(0,0)] 93 [] [] [] [] []
INJECT_T 40938 [(0,1)] D [] [] [] [] []
MERGE 40939 [(0,1),(0,0)] D [] [40941] [] [] [((0,0),(0,1))]
DISCARD 40940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40941 [(0,0)] HALF_D_PLUS_2 [40939] [] [] [] []
IDLE 40942 [(0,0)] 108 [] [] [] [] []
INJECT_T 40943 [(1,0)] D [] [] [] [] []
MERGE 40944 [(1,0),(0,0)] D [] [40946] [] [] [((0,0),(1,0))]
DISCARD 40945 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40946 [(0,0)] HALF_D_PLUS_2 [40944] [] [] [] []
IDLE 40947 [(0,0)] 148 [] [] [] [] []
INJECT_T 40948 [(0,1)] D [] [] [] [] []
MERGE 40949 [(0,1),(0,0)] D [] [40951] [] [] [((0,0),(0,1))]
DISCARD 40950 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40951 [(0,0)] HALF_D_PLUS_2 [40949] [] [] [] []
IDLE 40952 [(0,0)] 34 [] [] [] [] []
INJECT_T 40953 [(1,0)] D [] [] [] [] []
MERGE 40954 [(1,0),(0,0)] D [] [40956] [] [] [((0,0),(1,0))]
DISCARD 40955 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40956 [(0,0)] HALF_D_PLUS_2 [40954] [] [] [] []
IDLE 40957 [(0,0)] 159 [] [] [] [] []
INJECT_T 40958 [(0,1)] D [] [] [] [] []
MERGE 40959 [(0,1),(0,0)] D [] [40961] [] [] [((0,0),(0,1))]
DISCARD 40960 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40961 [(0,0)] HALF_D_PLUS_2 [40959] [] [] [] []
IDLE 40962 [(0,0)] 145 [] [] [] [] []
INJECT_T 40963 [(1,0)] D [] [] [] [] []
MERGE 40964 [(1,0),(0,0)] D [] [40966] [] [] [((0,0),(1,0))]
DISCARD 40965 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40966 [(0,0)] HALF_D_PLUS_2 [40964] [] [] [] []
IDLE 40967 [(0,0)] 129 [] [] [] [] []
INJECT_T 40968 [(0,1)] D [] [] [] [] []
MERGE 40969 [(0,1),(0,0)] D [] [40971] [] [] [((0,0),(0,1))]
DISCARD 40970 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40971 [(0,0)] HALF_D_PLUS_2 [40969] [] [] [] []
IDLE 40972 [(0,0)] 13 [] [] [] [] []
INJECT_T 40973 [(1,0)] D [] [] [] [] []
MERGE 40974 [(1,0),(0,0)] D [] [40976] [] [] [((0,0),(1,0))]
DISCARD 40975 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40976 [(0,0)] HALF_D_PLUS_2 [40974] [] [] [] []
IDLE 40977 [(0,0)] 16 [] [] [] [] []
INJECT_T 40978 [(0,1)] D [] [] [] [] []
MERGE 40979 [(0,1),(0,0)] D [] [40981] [] [] [((0,0),(0,1))]
DISCARD 40980 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40981 [(0,0)] HALF_D_PLUS_2 [40979] [] [] [] []
IDLE 40982 [(0,0)] 34 [] [] [] [] []
INJECT_T 40983 [(1,0)] D [] [] [] [] []
MERGE 40984 [(1,0),(0,0)] D [] [40986] [] [] [((0,0),(1,0))]
DISCARD 40985 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40986 [(0,0)] HALF_D_PLUS_2 [40984] [] [] [] []
IDLE 40987 [(0,0)] 50 [] [] [] [] []
INJECT_T 40988 [(0,1)] D [] [] [] [] []
MERGE 40989 [(0,1),(0,0)] D [] [40991] [] [] [((0,0),(0,1))]
DISCARD 40990 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 40991 [(0,0)] HALF_D_PLUS_2 [40989] [] [] [] []
IDLE 40992 [(0,0)] 181 [] [] [] [] []
INJECT_T 40993 [(1,0)] D [] [] [] [] []
MERGE 40994 [(1,0),(0,0)] D [] [40996] [] [] [((0,0),(1,0))]
DISCARD 40995 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 40996 [(0,0)] HALF_D_PLUS_2 [40994] [] [] [] []
IDLE 40997 [(0,0)] 35 [] [] [] [] []
INJECT_T 40998 [(0,1)] D [] [] [] [] []
MERGE 40999 [(0,1),(0,0)] D [] [41001] [] [] [((0,0),(0,1))]
DISCARD 41000 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41001 [(0,0)] HALF_D_PLUS_2 [40999] [] [] [] []
IDLE 41002 [(0,0)] 38 [] [] [] [] []
INJECT_T 41003 [(1,0)] D [] [] [] [] []
MERGE 41004 [(1,0),(0,0)] D [] [41006] [] [] [((0,0),(1,0))]
DISCARD 41005 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41006 [(0,0)] HALF_D_PLUS_2 [41004] [] [] [] []
IDLE 41007 [(0,0)] 10 [] [] [] [] []
INJECT_T 41008 [(0,1)] D [] [] [] [] []
MERGE 41009 [(0,1),(0,0)] D [] [41011] [] [] [((0,0),(0,1))]
DISCARD 41010 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41011 [(0,0)] HALF_D_PLUS_2 [41009] [] [] [] []
IDLE 41012 [(0,0)] 78 [] [] [] [] []
INJECT_T 41013 [(1,0)] D [] [] [] [] []
MERGE 41014 [(1,0),(0,0)] D [] [41016] [] [] [((0,0),(1,0))]
DISCARD 41015 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41016 [(0,0)] HALF_D_PLUS_2 [41014] [] [] [] []
IDLE 41017 [(0,0)] 144 [] [] [] [] []
INJECT_T 41018 [(0,1)] D [] [] [] [] []
MERGE 41019 [(0,1),(0,0)] D [] [41021] [] [] [((0,0),(0,1))]
DISCARD 41020 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41021 [(0,0)] HALF_D_PLUS_2 [41019] [] [] [] []
IDLE 41022 [(0,0)] 100 [] [] [] [] []
INJECT_T 41023 [(1,0)] D [] [] [] [] []
MERGE 41024 [(1,0),(0,0)] D [] [41026] [] [] [((0,0),(1,0))]
DISCARD 41025 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41026 [(0,0)] HALF_D_PLUS_2 [41024] [] [] [] []
IDLE 41027 [(0,0)] 66 [] [] [] [] []
INJECT_T 41028 [(0,1)] D [] [] [] [] []
MERGE 41029 [(0,1),(0,0)] D [] [41031] [] [] [((0,0),(0,1))]
DISCARD 41030 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41031 [(0,0)] HALF_D_PLUS_2 [41029] [] [] [] []
IDLE 41032 [(0,0)] 172 [] [] [] [] []
INJECT_T 41033 [(1,0)] D [] [] [] [] []
MERGE 41034 [(1,0),(0,0)] D [] [41036] [] [] [((0,0),(1,0))]
DISCARD 41035 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41036 [(0,0)] HALF_D_PLUS_2 [41034] [] [] [] []
IDLE 41037 [(0,0)] 103 [] [] [] [] []
INJECT_T 41038 [(0,1)] D [] [] [] [] []
MERGE 41039 [(0,1),(0,0)] D [] [41041] [] [] [((0,0),(0,1))]
DISCARD 41040 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41041 [(0,0)] HALF_D_PLUS_2 [41039] [] [] [] []
IDLE 41042 [(0,0)] 155 [] [] [] [] []
INJECT_T 41043 [(1,0)] D [] [] [] [] []
MERGE 41044 [(1,0),(0,0)] D [] [41046] [] [] [((0,0),(1,0))]
DISCARD 41045 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41046 [(0,0)] HALF_D_PLUS_2 [41044] [] [] [] []
IDLE 41047 [(0,0)] 98 [] [] [] [] []
INJECT_T 41048 [(0,1)] D [] [] [] [] []
MERGE 41049 [(0,1),(0,0)] D [] [41051] [] [] [((0,0),(0,1))]
DISCARD 41050 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41051 [(0,0)] HALF_D_PLUS_2 [41049] [] [] [] []
IDLE 41052 [(0,0)] 144 [] [] [] [] []
INJECT_T 41053 [(1,0)] D [] [] [] [] []
MERGE 41054 [(1,0),(0,0)] D [] [41056] [] [] [((0,0),(1,0))]
DISCARD 41055 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41056 [(0,0)] HALF_D_PLUS_2 [41054] [] [] [] []
IDLE 41057 [(0,0)] 87 [] [] [] [] []
INJECT_T 41058 [(0,1)] D [] [] [] [] []
MERGE 41059 [(0,1),(0,0)] D [] [41061] [] [] [((0,0),(0,1))]
DISCARD 41060 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41061 [(0,0)] HALF_D_PLUS_2 [41059] [] [] [] []
IDLE 41062 [(0,0)] 134 [] [] [] [] []
INJECT_T 41063 [(1,0)] D [] [] [] [] []
MERGE 41064 [(1,0),(0,0)] D [] [41066] [] [] [((0,0),(1,0))]
DISCARD 41065 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41066 [(0,0)] HALF_D_PLUS_2 [41064] [] [] [] []
IDLE 41067 [(0,0)] 186 [] [] [] [] []
INJECT_T 41068 [(0,1)] D [] [] [] [] []
MERGE 41069 [(0,1),(0,0)] D [] [41071] [] [] [((0,0),(0,1))]
DISCARD 41070 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41071 [(0,0)] HALF_D_PLUS_2 [41069] [] [] [] []
IDLE 41072 [(0,0)] 34 [] [] [] [] []
INJECT_T 41073 [(1,0)] D [] [] [] [] []
MERGE 41074 [(1,0),(0,0)] D [] [41076] [] [] [((0,0),(1,0))]
DISCARD 41075 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41076 [(0,0)] HALF_D_PLUS_2 [41074] [] [] [] []
IDLE 41077 [(0,0)] 107 [] [] [] [] []
INJECT_T 41078 [(0,1)] D [] [] [] [] []
MERGE 41079 [(0,1),(0,0)] D [] [41081] [] [] [((0,0),(0,1))]
DISCARD 41080 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41081 [(0,0)] HALF_D_PLUS_2 [41079] [] [] [] []
IDLE 41082 [(0,0)] 46 [] [] [] [] []
INJECT_T 41083 [(1,0)] D [] [] [] [] []
MERGE 41084 [(1,0),(0,0)] D [] [41086] [] [] [((0,0),(1,0))]
DISCARD 41085 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41086 [(0,0)] HALF_D_PLUS_2 [41084] [] [] [] []
IDLE 41087 [(0,0)] 27 [] [] [] [] []
INJECT_T 41088 [(0,1)] D [] [] [] [] []
MERGE 41089 [(0,1),(0,0)] D [] [41091] [] [] [((0,0),(0,1))]
DISCARD 41090 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41091 [(0,0)] HALF_D_PLUS_2 [41089] [] [] [] []
IDLE 41092 [(0,0)] 106 [] [] [] [] []
INJECT_T 41093 [(1,0)] D [] [] [] [] []
MERGE 41094 [(1,0),(0,0)] D [] [41096] [] [] [((0,0),(1,0))]
DISCARD 41095 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41096 [(0,0)] HALF_D_PLUS_2 [41094] [] [] [] []
IDLE 41097 [(0,0)] 18 [] [] [] [] []
INJECT_T 41098 [(0,1)] D [] [] [] [] []
MERGE 41099 [(0,1),(0,0)] D [] [41101] [] [] [((0,0),(0,1))]
DISCARD 41100 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41101 [(0,0)] HALF_D_PLUS_2 [41099] [] [] [] []
IDLE 41102 [(0,0)] 111 [] [] [] [] []
INJECT_T 41103 [(1,0)] D [] [] [] [] []
MERGE 41104 [(1,0),(0,0)] D [] [41106] [] [] [((0,0),(1,0))]
DISCARD 41105 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41106 [(0,0)] HALF_D_PLUS_2 [41104] [] [] [] []
IDLE 41107 [(0,0)] 96 [] [] [] [] []
INJECT_T 41108 [(0,1)] D [] [] [] [] []
MERGE 41109 [(0,1),(0,0)] D [] [41111] [] [] [((0,0),(0,1))]
DISCARD 41110 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41111 [(0,0)] HALF_D_PLUS_2 [41109] [] [] [] []
IDLE 41112 [(0,0)] 160 [] [] [] [] []
INJECT_T 41113 [(1,0)] D [] [] [] [] []
MERGE 41114 [(1,0),(0,0)] D [] [41116] [] [] [((0,0),(1,0))]
DISCARD 41115 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41116 [(0,0)] HALF_D_PLUS_2 [41114] [] [] [] []
IDLE 41117 [(0,0)] 22 [] [] [] [] []
INJECT_T 41118 [(0,1)] D [] [] [] [] []
MERGE 41119 [(0,1),(0,0)] D [] [41121] [] [] [((0,0),(0,1))]
DISCARD 41120 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41121 [(0,0)] HALF_D_PLUS_2 [41119] [] [] [] []
IDLE 41122 [(0,0)] 115 [] [] [] [] []
INJECT_T 41123 [(1,0)] D [] [] [] [] []
MERGE 41124 [(1,0),(0,0)] D [] [41126] [] [] [((0,0),(1,0))]
DISCARD 41125 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41126 [(0,0)] HALF_D_PLUS_2 [41124] [] [] [] []
IDLE 41127 [(0,0)] 121 [] [] [] [] []
INJECT_T 41128 [(0,1)] D [] [] [] [] []
MERGE 41129 [(0,1),(0,0)] D [] [41131] [] [] [((0,0),(0,1))]
DISCARD 41130 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41131 [(0,0)] HALF_D_PLUS_2 [41129] [] [] [] []
IDLE 41132 [(0,0)] 177 [] [] [] [] []
INJECT_T 41133 [(1,0)] D [] [] [] [] []
MERGE 41134 [(1,0),(0,0)] D [] [41136] [] [] [((0,0),(1,0))]
DISCARD 41135 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41136 [(0,0)] HALF_D_PLUS_2 [41134] [] [] [] []
IDLE 41137 [(0,0)] 101 [] [] [] [] []
INJECT_T 41138 [(0,1)] D [] [] [] [] []
MERGE 41139 [(0,1),(0,0)] D [] [41141] [] [] [((0,0),(0,1))]
DISCARD 41140 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41141 [(0,0)] HALF_D_PLUS_2 [41139] [] [] [] []
IDLE 41142 [(0,0)] 184 [] [] [] [] []
INJECT_T 41143 [(1,0)] D [] [] [] [] []
MERGE 41144 [(1,0),(0,0)] D [] [41146] [] [] [((0,0),(1,0))]
DISCARD 41145 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41146 [(0,0)] HALF_D_PLUS_2 [41144] [] [] [] []
IDLE 41147 [(0,0)] 170 [] [] [] [] []
INJECT_T 41148 [(0,1)] D [] [] [] [] []
MERGE 41149 [(0,1),(0,0)] D [] [41151] [] [] [((0,0),(0,1))]
DISCARD 41150 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41151 [(0,0)] HALF_D_PLUS_2 [41149] [] [] [] []
IDLE 41152 [(0,0)] 123 [] [] [] [] []
INJECT_T 41153 [(1,0)] D [] [] [] [] []
MERGE 41154 [(1,0),(0,0)] D [] [41156] [] [] [((0,0),(1,0))]
DISCARD 41155 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41156 [(0,0)] HALF_D_PLUS_2 [41154] [] [] [] []
IDLE 41157 [(0,0)] 130 [] [] [] [] []
INJECT_T 41158 [(0,1)] D [] [] [] [] []
MERGE 41159 [(0,1),(0,0)] D [] [41161] [] [] [((0,0),(0,1))]
DISCARD 41160 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41161 [(0,0)] HALF_D_PLUS_2 [41159] [] [] [] []
IDLE 41162 [(0,0)] 67 [] [] [] [] []
INJECT_T 41163 [(1,0)] D [] [] [] [] []
MERGE 41164 [(1,0),(0,0)] D [] [41166] [] [] [((0,0),(1,0))]
DISCARD 41165 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41166 [(0,0)] HALF_D_PLUS_2 [41164] [] [] [] []
IDLE 41167 [(0,0)] 182 [] [] [] [] []
INJECT_T 41168 [(0,1)] D [] [] [] [] []
MERGE 41169 [(0,1),(0,0)] D [] [41171] [] [] [((0,0),(0,1))]
DISCARD 41170 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41171 [(0,0)] HALF_D_PLUS_2 [41169] [] [] [] []
IDLE 41172 [(0,0)] 15 [] [] [] [] []
INJECT_T 41173 [(1,0)] D [] [] [] [] []
MERGE 41174 [(1,0),(0,0)] D [] [41176] [] [] [((0,0),(1,0))]
DISCARD 41175 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41176 [(0,0)] HALF_D_PLUS_2 [41174] [] [] [] []
IDLE 41177 [(0,0)] 132 [] [] [] [] []
INJECT_T 41178 [(0,1)] D [] [] [] [] []
MERGE 41179 [(0,1),(0,0)] D [] [41181] [] [] [((0,0),(0,1))]
DISCARD 41180 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41181 [(0,0)] HALF_D_PLUS_2 [41179] [] [] [] []
IDLE 41182 [(0,0)] 176 [] [] [] [] []
INJECT_T 41183 [(1,0)] D [] [] [] [] []
MERGE 41184 [(1,0),(0,0)] D [] [41186] [] [] [((0,0),(1,0))]
DISCARD 41185 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41186 [(0,0)] HALF_D_PLUS_2 [41184] [] [] [] []
IDLE 41187 [(0,0)] 164 [] [] [] [] []
INJECT_T 41188 [(0,1)] D [] [] [] [] []
MERGE 41189 [(0,1),(0,0)] D [] [41191] [] [] [((0,0),(0,1))]
DISCARD 41190 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41191 [(0,0)] HALF_D_PLUS_2 [41189] [] [] [] []
IDLE 41192 [(0,0)] 17 [] [] [] [] []
INJECT_T 41193 [(1,0)] D [] [] [] [] []
MERGE 41194 [(1,0),(0,0)] D [] [41196] [] [] [((0,0),(1,0))]
DISCARD 41195 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41196 [(0,0)] HALF_D_PLUS_2 [41194] [] [] [] []
IDLE 41197 [(0,0)] 112 [] [] [] [] []
INJECT_T 41198 [(0,1)] D [] [] [] [] []
MERGE 41199 [(0,1),(0,0)] D [] [41201] [] [] [((0,0),(0,1))]
DISCARD 41200 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41201 [(0,0)] HALF_D_PLUS_2 [41199] [] [] [] []
IDLE 41202 [(0,0)] 14 [] [] [] [] []
INJECT_T 41203 [(1,0)] D [] [] [] [] []
MERGE 41204 [(1,0),(0,0)] D [] [41206] [] [] [((0,0),(1,0))]
DISCARD 41205 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41206 [(0,0)] HALF_D_PLUS_2 [41204] [] [] [] []
IDLE 41207 [(0,0)] 95 [] [] [] [] []
INJECT_T 41208 [(0,1)] D [] [] [] [] []
MERGE 41209 [(0,1),(0,0)] D [] [41211] [] [] [((0,0),(0,1))]
DISCARD 41210 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41211 [(0,0)] HALF_D_PLUS_2 [41209] [] [] [] []
IDLE 41212 [(0,0)] 40 [] [] [] [] []
INJECT_T 41213 [(1,0)] D [] [] [] [] []
MERGE 41214 [(1,0),(0,0)] D [] [41216] [] [] [((0,0),(1,0))]
DISCARD 41215 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41216 [(0,0)] HALF_D_PLUS_2 [41214] [] [] [] []
IDLE 41217 [(0,0)] 161 [] [] [] [] []
INJECT_T 41218 [(0,1)] D [] [] [] [] []
MERGE 41219 [(0,1),(0,0)] D [] [41221] [] [] [((0,0),(0,1))]
DISCARD 41220 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41221 [(0,0)] HALF_D_PLUS_2 [41219] [] [] [] []
IDLE 41222 [(0,0)] 99 [] [] [] [] []
INJECT_T 41223 [(1,0)] D [] [] [] [] []
MERGE 41224 [(1,0),(0,0)] D [] [41226] [] [] [((0,0),(1,0))]
DISCARD 41225 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41226 [(0,0)] HALF_D_PLUS_2 [41224] [] [] [] []
IDLE 41227 [(0,0)] 173 [] [] [] [] []
INJECT_T 41228 [(0,1)] D [] [] [] [] []
MERGE 41229 [(0,1),(0,0)] D [] [41231] [] [] [((0,0),(0,1))]
DISCARD 41230 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41231 [(0,0)] HALF_D_PLUS_2 [41229] [] [] [] []
IDLE 41232 [(0,0)] 93 [] [] [] [] []
INJECT_T 41233 [(1,0)] D [] [] [] [] []
MERGE 41234 [(1,0),(0,0)] D [] [41236] [] [] [((0,0),(1,0))]
DISCARD 41235 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41236 [(0,0)] HALF_D_PLUS_2 [41234] [] [] [] []
IDLE 41237 [(0,0)] 109 [] [] [] [] []
INJECT_T 41238 [(0,1)] D [] [] [] [] []
MERGE 41239 [(0,1),(0,0)] D [] [41241] [] [] [((0,0),(0,1))]
DISCARD 41240 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41241 [(0,0)] HALF_D_PLUS_2 [41239] [] [] [] []
IDLE 41242 [(0,0)] 126 [] [] [] [] []
INJECT_T 41243 [(1,0)] D [] [] [] [] []
MERGE 41244 [(1,0),(0,0)] D [] [41246] [] [] [((0,0),(1,0))]
DISCARD 41245 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41246 [(0,0)] HALF_D_PLUS_2 [41244] [] [] [] []
IDLE 41247 [(0,0)] 179 [] [] [] [] []
INJECT_T 41248 [(0,1)] D [] [] [] [] []
MERGE 41249 [(0,1),(0,0)] D [] [41251] [] [] [((0,0),(0,1))]
DISCARD 41250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41251 [(0,0)] HALF_D_PLUS_2 [41249] [] [] [] []
IDLE 41252 [(0,0)] 106 [] [] [] [] []
INJECT_T 41253 [(1,0)] D [] [] [] [] []
MERGE 41254 [(1,0),(0,0)] D [] [41256] [] [] [((0,0),(1,0))]
DISCARD 41255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41256 [(0,0)] HALF_D_PLUS_2 [41254] [] [] [] []
IDLE 41257 [(0,0)] 105 [] [] [] [] []
INJECT_T 41258 [(0,1)] D [] [] [] [] []
MERGE 41259 [(0,1),(0,0)] D [] [41261] [] [] [((0,0),(0,1))]
DISCARD 41260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41261 [(0,0)] HALF_D_PLUS_2 [41259] [] [] [] []
IDLE 41262 [(0,0)] 82 [] [] [] [] []
INJECT_T 41263 [(1,0)] D [] [] [] [] []
MERGE 41264 [(1,0),(0,0)] D [] [41266] [] [] [((0,0),(1,0))]
DISCARD 41265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41266 [(0,0)] HALF_D_PLUS_2 [41264] [] [] [] []
IDLE 41267 [(0,0)] 142 [] [] [] [] []
INJECT_T 41268 [(0,1)] D [] [] [] [] []
MERGE 41269 [(0,1),(0,0)] D [] [41271] [] [] [((0,0),(0,1))]
DISCARD 41270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41271 [(0,0)] HALF_D_PLUS_2 [41269] [] [] [] []
IDLE 41272 [(0,0)] 103 [] [] [] [] []
INJECT_T 41273 [(1,0)] D [] [] [] [] []
MERGE 41274 [(1,0),(0,0)] D [] [41276] [] [] [((0,0),(1,0))]
DISCARD 41275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41276 [(0,0)] HALF_D_PLUS_2 [41274] [] [] [] []
IDLE 41277 [(0,0)] 59 [] [] [] [] []
INJECT_T 41278 [(0,1)] D [] [] [] [] []
MERGE 41279 [(0,1),(0,0)] D [] [41281] [] [] [((0,0),(0,1))]
DISCARD 41280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41281 [(0,0)] HALF_D_PLUS_2 [41279] [] [] [] []
IDLE 41282 [(0,0)] 35 [] [] [] [] []
INJECT_T 41283 [(1,0)] D [] [] [] [] []
MERGE 41284 [(1,0),(0,0)] D [] [41286] [] [] [((0,0),(1,0))]
DISCARD 41285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41286 [(0,0)] HALF_D_PLUS_2 [41284] [] [] [] []
IDLE 41287 [(0,0)] 164 [] [] [] [] []
INJECT_T 41288 [(0,1)] D [] [] [] [] []
MERGE 41289 [(0,1),(0,0)] D [] [41291] [] [] [((0,0),(0,1))]
DISCARD 41290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41291 [(0,0)] HALF_D_PLUS_2 [41289] [] [] [] []
IDLE 41292 [(0,0)] 120 [] [] [] [] []
INJECT_T 41293 [(1,0)] D [] [] [] [] []
MERGE 41294 [(1,0),(0,0)] D [] [41296] [] [] [((0,0),(1,0))]
DISCARD 41295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41296 [(0,0)] HALF_D_PLUS_2 [41294] [] [] [] []
IDLE 41297 [(0,0)] 12 [] [] [] [] []
INJECT_T 41298 [(0,1)] D [] [] [] [] []
MERGE 41299 [(0,1),(0,0)] D [] [41301] [] [] [((0,0),(0,1))]
DISCARD 41300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41301 [(0,0)] HALF_D_PLUS_2 [41299] [] [] [] []
IDLE 41302 [(0,0)] 142 [] [] [] [] []
INJECT_T 41303 [(1,0)] D [] [] [] [] []
MERGE 41304 [(1,0),(0,0)] D [] [41306] [] [] [((0,0),(1,0))]
DISCARD 41305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41306 [(0,0)] HALF_D_PLUS_2 [41304] [] [] [] []
IDLE 41307 [(0,0)] 130 [] [] [] [] []
INJECT_T 41308 [(0,1)] D [] [] [] [] []
MERGE 41309 [(0,1),(0,0)] D [] [41311] [] [] [((0,0),(0,1))]
DISCARD 41310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41311 [(0,0)] HALF_D_PLUS_2 [41309] [] [] [] []
IDLE 41312 [(0,0)] 65 [] [] [] [] []
INJECT_T 41313 [(1,0)] D [] [] [] [] []
MERGE 41314 [(1,0),(0,0)] D [] [41316] [] [] [((0,0),(1,0))]
DISCARD 41315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41316 [(0,0)] HALF_D_PLUS_2 [41314] [] [] [] []
IDLE 41317 [(0,0)] 170 [] [] [] [] []
INJECT_T 41318 [(0,1)] D [] [] [] [] []
MERGE 41319 [(0,1),(0,0)] D [] [41321] [] [] [((0,0),(0,1))]
DISCARD 41320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41321 [(0,0)] HALF_D_PLUS_2 [41319] [] [] [] []
IDLE 41322 [(0,0)] 28 [] [] [] [] []
INJECT_T 41323 [(1,0)] D [] [] [] [] []
MERGE 41324 [(1,0),(0,0)] D [] [41326] [] [] [((0,0),(1,0))]
DISCARD 41325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41326 [(0,0)] HALF_D_PLUS_2 [41324] [] [] [] []
IDLE 41327 [(0,0)] 34 [] [] [] [] []
INJECT_T 41328 [(0,1)] D [] [] [] [] []
MERGE 41329 [(0,1),(0,0)] D [] [41331] [] [] [((0,0),(0,1))]
DISCARD 41330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41331 [(0,0)] HALF_D_PLUS_2 [41329] [] [] [] []
IDLE 41332 [(0,0)] 199 [] [] [] [] []
INJECT_T 41333 [(1,0)] D [] [] [] [] []
MERGE 41334 [(1,0),(0,0)] D [] [41336] [] [] [((0,0),(1,0))]
DISCARD 41335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41336 [(0,0)] HALF_D_PLUS_2 [41334] [] [] [] []
IDLE 41337 [(0,0)] 32 [] [] [] [] []
INJECT_T 41338 [(0,1)] D [] [] [] [] []
MERGE 41339 [(0,1),(0,0)] D [] [41341] [] [] [((0,0),(0,1))]
DISCARD 41340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41341 [(0,0)] HALF_D_PLUS_2 [41339] [] [] [] []
IDLE 41342 [(0,0)] 5 [] [] [] [] []
INJECT_T 41343 [(1,0)] D [] [] [] [] []
MERGE 41344 [(1,0),(0,0)] D [] [41346] [] [] [((0,0),(1,0))]
DISCARD 41345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41346 [(0,0)] HALF_D_PLUS_2 [41344] [] [] [] []
INJECT_T 41347 [(0,1)] D [] [] [] [] []
MERGE 41348 [(0,1),(0,0)] D [] [41350] [] [] [((0,0),(0,1))]
DISCARD 41349 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41350 [(0,0)] HALF_D_PLUS_2 [41348] [] [] [] []
IDLE 41351 [(0,0)] 150 [] [] [] [] []
INJECT_T 41352 [(1,0)] D [] [] [] [] []
MERGE 41353 [(1,0),(0,0)] D [] [41355] [] [] [((0,0),(1,0))]
DISCARD 41354 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41355 [(0,0)] HALF_D_PLUS_2 [41353] [] [] [] []
IDLE 41356 [(0,0)] 77 [] [] [] [] []
INJECT_T 41357 [(0,1)] D [] [] [] [] []
MERGE 41358 [(0,1),(0,0)] D [] [41360] [] [] [((0,0),(0,1))]
DISCARD 41359 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41360 [(0,0)] HALF_D_PLUS_2 [41358] [] [] [] []
IDLE 41361 [(0,0)] 118 [] [] [] [] []
INJECT_T 41362 [(1,0)] D [] [] [] [] []
MERGE 41363 [(1,0),(0,0)] D [] [41365] [] [] [((0,0),(1,0))]
DISCARD 41364 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41365 [(0,0)] HALF_D_PLUS_2 [41363] [] [] [] []
IDLE 41366 [(0,0)] 66 [] [] [] [] []
INJECT_T 41367 [(0,1)] D [] [] [] [] []
MERGE 41368 [(0,1),(0,0)] D [] [41370] [] [] [((0,0),(0,1))]
DISCARD 41369 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41370 [(0,0)] HALF_D_PLUS_2 [41368] [] [] [] []
IDLE 41371 [(0,0)] 94 [] [] [] [] []
INJECT_T 41372 [(1,0)] D [] [] [] [] []
MERGE 41373 [(1,0),(0,0)] D [] [41375] [] [] [((0,0),(1,0))]
DISCARD 41374 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41375 [(0,0)] HALF_D_PLUS_2 [41373] [] [] [] []
IDLE 41376 [(0,0)] 181 [] [] [] [] []
INJECT_T 41377 [(0,1)] D [] [] [] [] []
MERGE 41378 [(0,1),(0,0)] D [] [41380] [] [] [((0,0),(0,1))]
DISCARD 41379 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41380 [(0,0)] HALF_D_PLUS_2 [41378] [] [] [] []
IDLE 41381 [(0,0)] 179 [] [] [] [] []
INJECT_T 41382 [(1,0)] D [] [] [] [] []
MERGE 41383 [(1,0),(0,0)] D [] [41385] [] [] [((0,0),(1,0))]
DISCARD 41384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41385 [(0,0)] HALF_D_PLUS_2 [41383] [] [] [] []
IDLE 41386 [(0,0)] 182 [] [] [] [] []
INJECT_T 41387 [(0,1)] D [] [] [] [] []
MERGE 41388 [(0,1),(0,0)] D [] [41390] [] [] [((0,0),(0,1))]
DISCARD 41389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41390 [(0,0)] HALF_D_PLUS_2 [41388] [] [] [] []
IDLE 41391 [(0,0)] 84 [] [] [] [] []
INJECT_T 41392 [(1,0)] D [] [] [] [] []
MERGE 41393 [(1,0),(0,0)] D [] [41395] [] [] [((0,0),(1,0))]
DISCARD 41394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41395 [(0,0)] HALF_D_PLUS_2 [41393] [] [] [] []
IDLE 41396 [(0,0)] 133 [] [] [] [] []
INJECT_T 41397 [(0,1)] D [] [] [] [] []
MERGE 41398 [(0,1),(0,0)] D [] [41400] [] [] [((0,0),(0,1))]
DISCARD 41399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41400 [(0,0)] HALF_D_PLUS_2 [41398] [] [] [] []
IDLE 41401 [(0,0)] 13 [] [] [] [] []
INJECT_T 41402 [(1,0)] D [] [] [] [] []
MERGE 41403 [(1,0),(0,0)] D [] [41405] [] [] [((0,0),(1,0))]
DISCARD 41404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41405 [(0,0)] HALF_D_PLUS_2 [41403] [] [] [] []
IDLE 41406 [(0,0)] 126 [] [] [] [] []
INJECT_T 41407 [(0,1)] D [] [] [] [] []
MERGE 41408 [(0,1),(0,0)] D [] [41410] [] [] [((0,0),(0,1))]
DISCARD 41409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41410 [(0,0)] HALF_D_PLUS_2 [41408] [] [] [] []
IDLE 41411 [(0,0)] 158 [] [] [] [] []
INJECT_T 41412 [(1,0)] D [] [] [] [] []
MERGE 41413 [(1,0),(0,0)] D [] [41415] [] [] [((0,0),(1,0))]
DISCARD 41414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41415 [(0,0)] HALF_D_PLUS_2 [41413] [] [] [] []
IDLE 41416 [(0,0)] 176 [] [] [] [] []
INJECT_T 41417 [(0,1)] D [] [] [] [] []
MERGE 41418 [(0,1),(0,0)] D [] [41420] [] [] [((0,0),(0,1))]
DISCARD 41419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41420 [(0,0)] HALF_D_PLUS_2 [41418] [] [] [] []
IDLE 41421 [(0,0)] 125 [] [] [] [] []
INJECT_T 41422 [(1,0)] D [] [] [] [] []
MERGE 41423 [(1,0),(0,0)] D [] [41425] [] [] [((0,0),(1,0))]
DISCARD 41424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41425 [(0,0)] HALF_D_PLUS_2 [41423] [] [] [] []
IDLE 41426 [(0,0)] 132 [] [] [] [] []
INJECT_T 41427 [(0,1)] D [] [] [] [] []
MERGE 41428 [(0,1),(0,0)] D [] [41430] [] [] [((0,0),(0,1))]
DISCARD 41429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41430 [(0,0)] HALF_D_PLUS_2 [41428] [] [] [] []
IDLE 41431 [(0,0)] 43 [] [] [] [] []
INJECT_T 41432 [(1,0)] D [] [] [] [] []
MERGE 41433 [(1,0),(0,0)] D [] [41435] [] [] [((0,0),(1,0))]
DISCARD 41434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41435 [(0,0)] HALF_D_PLUS_2 [41433] [] [] [] []
IDLE 41436 [(0,0)] 29 [] [] [] [] []
INJECT_T 41437 [(0,1)] D [] [] [] [] []
MERGE 41438 [(0,1),(0,0)] D [] [41440] [] [] [((0,0),(0,1))]
DISCARD 41439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41440 [(0,0)] HALF_D_PLUS_2 [41438] [] [] [] []
IDLE 41441 [(0,0)] 83 [] [] [] [] []
INJECT_T 41442 [(1,0)] D [] [] [] [] []
MERGE 41443 [(1,0),(0,0)] D [] [41445] [] [] [((0,0),(1,0))]
DISCARD 41444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41445 [(0,0)] HALF_D_PLUS_2 [41443] [] [] [] []
IDLE 41446 [(0,0)] 38 [] [] [] [] []
INJECT_T 41447 [(0,1)] D [] [] [] [] []
MERGE 41448 [(0,1),(0,0)] D [] [41450] [] [] [((0,0),(0,1))]
DISCARD 41449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41450 [(0,0)] HALF_D_PLUS_2 [41448] [] [] [] []
IDLE 41451 [(0,0)] 50 [] [] [] [] []
INJECT_T 41452 [(1,0)] D [] [] [] [] []
MERGE 41453 [(1,0),(0,0)] D [] [41455] [] [] [((0,0),(1,0))]
DISCARD 41454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41455 [(0,0)] HALF_D_PLUS_2 [41453] [] [] [] []
IDLE 41456 [(0,0)] 65 [] [] [] [] []
INJECT_T 41457 [(0,1)] D [] [] [] [] []
MERGE 41458 [(0,1),(0,0)] D [] [41460] [] [] [((0,0),(0,1))]
DISCARD 41459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41460 [(0,0)] HALF_D_PLUS_2 [41458] [] [] [] []
IDLE 41461 [(0,0)] 32 [] [] [] [] []
INJECT_T 41462 [(1,0)] D [] [] [] [] []
MERGE 41463 [(1,0),(0,0)] D [] [41465] [] [] [((0,0),(1,0))]
DISCARD 41464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41465 [(0,0)] HALF_D_PLUS_2 [41463] [] [] [] []
IDLE 41466 [(0,0)] 167 [] [] [] [] []
INJECT_T 41467 [(0,1)] D [] [] [] [] []
MERGE 41468 [(0,1),(0,0)] D [] [41470] [] [] [((0,0),(0,1))]
DISCARD 41469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41470 [(0,0)] HALF_D_PLUS_2 [41468] [] [] [] []
IDLE 41471 [(0,0)] 87 [] [] [] [] []
INJECT_T 41472 [(1,0)] D [] [] [] [] []
MERGE 41473 [(1,0),(0,0)] D [] [41475] [] [] [((0,0),(1,0))]
DISCARD 41474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41475 [(0,0)] HALF_D_PLUS_2 [41473] [] [] [] []
IDLE 41476 [(0,0)] 178 [] [] [] [] []
INJECT_T 41477 [(0,1)] D [] [] [] [] []
MERGE 41478 [(0,1),(0,0)] D [] [41480] [] [] [((0,0),(0,1))]
DISCARD 41479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41480 [(0,0)] HALF_D_PLUS_2 [41478] [] [] [] []
IDLE 41481 [(0,0)] 56 [] [] [] [] []
INJECT_T 41482 [(1,0)] D [] [] [] [] []
MERGE 41483 [(1,0),(0,0)] D [] [41485] [] [] [((0,0),(1,0))]
DISCARD 41484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41485 [(0,0)] HALF_D_PLUS_2 [41483] [] [] [] []
IDLE 41486 [(0,0)] 148 [] [] [] [] []
INJECT_T 41487 [(0,1)] D [] [] [] [] []
MERGE 41488 [(0,1),(0,0)] D [] [41490] [] [] [((0,0),(0,1))]
DISCARD 41489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41490 [(0,0)] HALF_D_PLUS_2 [41488] [] [] [] []
IDLE 41491 [(0,0)] 20 [] [] [] [] []
INJECT_T 41492 [(1,0)] D [] [] [] [] []
MERGE 41493 [(1,0),(0,0)] D [] [41495] [] [] [((0,0),(1,0))]
DISCARD 41494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41495 [(0,0)] HALF_D_PLUS_2 [41493] [] [] [] []
IDLE 41496 [(0,0)] 157 [] [] [] [] []
INJECT_T 41497 [(0,1)] D [] [] [] [] []
MERGE 41498 [(0,1),(0,0)] D [] [41500] [] [] [((0,0),(0,1))]
DISCARD 41499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41500 [(0,0)] HALF_D_PLUS_2 [41498] [] [] [] []
IDLE 41501 [(0,0)] 153 [] [] [] [] []
INJECT_T 41502 [(1,0)] D [] [] [] [] []
MERGE 41503 [(1,0),(0,0)] D [] [41505] [] [] [((0,0),(1,0))]
DISCARD 41504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41505 [(0,0)] HALF_D_PLUS_2 [41503] [] [] [] []
IDLE 41506 [(0,0)] 18 [] [] [] [] []
INJECT_T 41507 [(0,1)] D [] [] [] [] []
MERGE 41508 [(0,1),(0,0)] D [] [41510] [] [] [((0,0),(0,1))]
DISCARD 41509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41510 [(0,0)] HALF_D_PLUS_2 [41508] [] [] [] []
IDLE 41511 [(0,0)] 171 [] [] [] [] []
INJECT_T 41512 [(1,0)] D [] [] [] [] []
MERGE 41513 [(1,0),(0,0)] D [] [41515] [] [] [((0,0),(1,0))]
DISCARD 41514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41515 [(0,0)] HALF_D_PLUS_2 [41513] [] [] [] []
IDLE 41516 [(0,0)] 122 [] [] [] [] []
INJECT_T 41517 [(0,1)] D [] [] [] [] []
MERGE 41518 [(0,1),(0,0)] D [] [41520] [] [] [((0,0),(0,1))]
DISCARD 41519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41520 [(0,0)] HALF_D_PLUS_2 [41518] [] [] [] []
IDLE 41521 [(0,0)] 198 [] [] [] [] []
INJECT_T 41522 [(1,0)] D [] [] [] [] []
MERGE 41523 [(1,0),(0,0)] D [] [41525] [] [] [((0,0),(1,0))]
DISCARD 41524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41525 [(0,0)] HALF_D_PLUS_2 [41523] [] [] [] []
IDLE 41526 [(0,0)] 118 [] [] [] [] []
INJECT_T 41527 [(0,1)] D [] [] [] [] []
MERGE 41528 [(0,1),(0,0)] D [] [41530] [] [] [((0,0),(0,1))]
DISCARD 41529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41530 [(0,0)] HALF_D_PLUS_2 [41528] [] [] [] []
IDLE 41531 [(0,0)] 130 [] [] [] [] []
INJECT_T 41532 [(1,0)] D [] [] [] [] []
MERGE 41533 [(1,0),(0,0)] D [] [41535] [] [] [((0,0),(1,0))]
DISCARD 41534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41535 [(0,0)] HALF_D_PLUS_2 [41533] [] [] [] []
IDLE 41536 [(0,0)] 57 [] [] [] [] []
INJECT_T 41537 [(0,1)] D [] [] [] [] []
MERGE 41538 [(0,1),(0,0)] D [] [41540] [] [] [((0,0),(0,1))]
DISCARD 41539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41540 [(0,0)] HALF_D_PLUS_2 [41538] [] [] [] []
IDLE 41541 [(0,0)] 11 [] [] [] [] []
INJECT_T 41542 [(1,0)] D [] [] [] [] []
MERGE 41543 [(1,0),(0,0)] D [] [41545] [] [] [((0,0),(1,0))]
DISCARD 41544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41545 [(0,0)] HALF_D_PLUS_2 [41543] [] [] [] []
IDLE 41546 [(0,0)] 199 [] [] [] [] []
INJECT_T 41547 [(0,1)] D [] [] [] [] []
MERGE 41548 [(0,1),(0,0)] D [] [41550] [] [] [((0,0),(0,1))]
DISCARD 41549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41550 [(0,0)] HALF_D_PLUS_2 [41548] [] [] [] []
IDLE 41551 [(0,0)] 15 [] [] [] [] []
INJECT_T 41552 [(1,0)] D [] [] [] [] []
MERGE 41553 [(1,0),(0,0)] D [] [41555] [] [] [((0,0),(1,0))]
DISCARD 41554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41555 [(0,0)] HALF_D_PLUS_2 [41553] [] [] [] []
IDLE 41556 [(0,0)] 3 [] [] [] [] []
INJECT_T 41557 [(0,1)] D [] [] [] [] []
MERGE 41558 [(0,1),(0,0)] D [] [41560] [] [] [((0,0),(0,1))]
DISCARD 41559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41560 [(0,0)] HALF_D_PLUS_2 [41558] [] [] [] []
IDLE 41561 [(0,0)] 137 [] [] [] [] []
INJECT_T 41562 [(1,0)] D [] [] [] [] []
MERGE 41563 [(1,0),(0,0)] D [] [41565] [] [] [((0,0),(1,0))]
DISCARD 41564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41565 [(0,0)] HALF_D_PLUS_2 [41563] [] [] [] []
IDLE 41566 [(0,0)] 66 [] [] [] [] []
INJECT_T 41567 [(0,1)] D [] [] [] [] []
MERGE 41568 [(0,1),(0,0)] D [] [41570] [] [] [((0,0),(0,1))]
DISCARD 41569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41570 [(0,0)] HALF_D_PLUS_2 [41568] [] [] [] []
IDLE 41571 [(0,0)] 56 [] [] [] [] []
INJECT_T 41572 [(1,0)] D [] [] [] [] []
MERGE 41573 [(1,0),(0,0)] D [] [41575] [] [] [((0,0),(1,0))]
DISCARD 41574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41575 [(0,0)] HALF_D_PLUS_2 [41573] [] [] [] []
IDLE 41576 [(0,0)] 156 [] [] [] [] []
INJECT_T 41577 [(0,1)] D [] [] [] [] []
MERGE 41578 [(0,1),(0,0)] D [] [41580] [] [] [((0,0),(0,1))]
DISCARD 41579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41580 [(0,0)] HALF_D_PLUS_2 [41578] [] [] [] []
IDLE 41581 [(0,0)] 8 [] [] [] [] []
INJECT_T 41582 [(1,0)] D [] [] [] [] []
MERGE 41583 [(1,0),(0,0)] D [] [41585] [] [] [((0,0),(1,0))]
DISCARD 41584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41585 [(0,0)] HALF_D_PLUS_2 [41583] [] [] [] []
IDLE 41586 [(0,0)] 64 [] [] [] [] []
INJECT_T 41587 [(0,1)] D [] [] [] [] []
MERGE 41588 [(0,1),(0,0)] D [] [41590] [] [] [((0,0),(0,1))]
DISCARD 41589 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41590 [(0,0)] HALF_D_PLUS_2 [41588] [] [] [] []
IDLE 41591 [(0,0)] 65 [] [] [] [] []
INJECT_T 41592 [(1,0)] D [] [] [] [] []
MERGE 41593 [(1,0),(0,0)] D [] [41595] [] [] [((0,0),(1,0))]
DISCARD 41594 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41595 [(0,0)] HALF_D_PLUS_2 [41593] [] [] [] []
IDLE 41596 [(0,0)] 15 [] [] [] [] []
INJECT_T 41597 [(0,1)] D [] [] [] [] []
MERGE 41598 [(0,1),(0,0)] D [] [41600] [] [] [((0,0),(0,1))]
DISCARD 41599 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41600 [(0,0)] HALF_D_PLUS_2 [41598] [] [] [] []
IDLE 41601 [(0,0)] 6 [] [] [] [] []
INJECT_T 41602 [(1,0)] D [] [] [] [] []
MERGE 41603 [(1,0),(0,0)] D [] [41605] [] [] [((0,0),(1,0))]
DISCARD 41604 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41605 [(0,0)] HALF_D_PLUS_2 [41603] [] [] [] []
IDLE 41606 [(0,0)] 130 [] [] [] [] []
INJECT_T 41607 [(0,1)] D [] [] [] [] []
MERGE 41608 [(0,1),(0,0)] D [] [41610] [] [] [((0,0),(0,1))]
DISCARD 41609 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41610 [(0,0)] HALF_D_PLUS_2 [41608] [] [] [] []
IDLE 41611 [(0,0)] 71 [] [] [] [] []
INJECT_T 41612 [(1,0)] D [] [] [] [] []
MERGE 41613 [(1,0),(0,0)] D [] [41615] [] [] [((0,0),(1,0))]
DISCARD 41614 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41615 [(0,0)] HALF_D_PLUS_2 [41613] [] [] [] []
IDLE 41616 [(0,0)] 84 [] [] [] [] []
INJECT_T 41617 [(0,1)] D [] [] [] [] []
MERGE 41618 [(0,1),(0,0)] D [] [41620] [] [] [((0,0),(0,1))]
DISCARD 41619 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41620 [(0,0)] HALF_D_PLUS_2 [41618] [] [] [] []
IDLE 41621 [(0,0)] 70 [] [] [] [] []
INJECT_T 41622 [(1,0)] D [] [] [] [] []
MERGE 41623 [(1,0),(0,0)] D [] [41625] [] [] [((0,0),(1,0))]
DISCARD 41624 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41625 [(0,0)] HALF_D_PLUS_2 [41623] [] [] [] []
IDLE 41626 [(0,0)] 55 [] [] [] [] []
INJECT_T 41627 [(0,1)] D [] [] [] [] []
MERGE 41628 [(0,1),(0,0)] D [] [41630] [] [] [((0,0),(0,1))]
DISCARD 41629 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41630 [(0,0)] HALF_D_PLUS_2 [41628] [] [] [] []
IDLE 41631 [(0,0)] 9 [] [] [] [] []
INJECT_T 41632 [(1,0)] D [] [] [] [] []
MERGE 41633 [(1,0),(0,0)] D [] [41635] [] [] [((0,0),(1,0))]
DISCARD 41634 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41635 [(0,0)] HALF_D_PLUS_2 [41633] [] [] [] []
IDLE 41636 [(0,0)] 24 [] [] [] [] []
INJECT_T 41637 [(0,1)] D [] [] [] [] []
MERGE 41638 [(0,1),(0,0)] D [] [41640] [] [] [((0,0),(0,1))]
DISCARD 41639 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41640 [(0,0)] HALF_D_PLUS_2 [41638] [] [] [] []
IDLE 41641 [(0,0)] 191 [] [] [] [] []
INJECT_T 41642 [(1,0)] D [] [] [] [] []
MERGE 41643 [(1,0),(0,0)] D [] [41645] [] [] [((0,0),(1,0))]
DISCARD 41644 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41645 [(0,0)] HALF_D_PLUS_2 [41643] [] [] [] []
IDLE 41646 [(0,0)] 190 [] [] [] [] []
INJECT_T 41647 [(0,1)] D [] [] [] [] []
MERGE 41648 [(0,1),(0,0)] D [] [41650] [] [] [((0,0),(0,1))]
DISCARD 41649 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41650 [(0,0)] HALF_D_PLUS_2 [41648] [] [] [] []
IDLE 41651 [(0,0)] 150 [] [] [] [] []
INJECT_T 41652 [(1,0)] D [] [] [] [] []
MERGE 41653 [(1,0),(0,0)] D [] [41655] [] [] [((0,0),(1,0))]
DISCARD 41654 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41655 [(0,0)] HALF_D_PLUS_2 [41653] [] [] [] []
IDLE 41656 [(0,0)] 139 [] [] [] [] []
INJECT_T 41657 [(0,1)] D [] [] [] [] []
MERGE 41658 [(0,1),(0,0)] D [] [41660] [] [] [((0,0),(0,1))]
DISCARD 41659 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41660 [(0,0)] HALF_D_PLUS_2 [41658] [] [] [] []
IDLE 41661 [(0,0)] 147 [] [] [] [] []
INJECT_T 41662 [(1,0)] D [] [] [] [] []
MERGE 41663 [(1,0),(0,0)] D [] [41665] [] [] [((0,0),(1,0))]
DISCARD 41664 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41665 [(0,0)] HALF_D_PLUS_2 [41663] [] [] [] []
IDLE 41666 [(0,0)] 187 [] [] [] [] []
INJECT_T 41667 [(0,1)] D [] [] [] [] []
MERGE 41668 [(0,1),(0,0)] D [] [41670] [] [] [((0,0),(0,1))]
DISCARD 41669 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41670 [(0,0)] HALF_D_PLUS_2 [41668] [] [] [] []
IDLE 41671 [(0,0)] 50 [] [] [] [] []
INJECT_T 41672 [(1,0)] D [] [] [] [] []
MERGE 41673 [(1,0),(0,0)] D [] [41675] [] [] [((0,0),(1,0))]
DISCARD 41674 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41675 [(0,0)] HALF_D_PLUS_2 [41673] [] [] [] []
IDLE 41676 [(0,0)] 188 [] [] [] [] []
INJECT_T 41677 [(0,1)] D [] [] [] [] []
MERGE 41678 [(0,1),(0,0)] D [] [41680] [] [] [((0,0),(0,1))]
DISCARD 41679 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41680 [(0,0)] HALF_D_PLUS_2 [41678] [] [] [] []
IDLE 41681 [(0,0)] 31 [] [] [] [] []
INJECT_T 41682 [(1,0)] D [] [] [] [] []
MERGE 41683 [(1,0),(0,0)] D [] [41685] [] [] [((0,0),(1,0))]
DISCARD 41684 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41685 [(0,0)] HALF_D_PLUS_2 [41683] [] [] [] []
IDLE 41686 [(0,0)] 52 [] [] [] [] []
INJECT_T 41687 [(0,1)] D [] [] [] [] []
MERGE 41688 [(0,1),(0,0)] D [] [41690] [] [] [((0,0),(0,1))]
DISCARD 41689 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41690 [(0,0)] HALF_D_PLUS_2 [41688] [] [] [] []
IDLE 41691 [(0,0)] 185 [] [] [] [] []
INJECT_T 41692 [(1,0)] D [] [] [] [] []
MERGE 41693 [(1,0),(0,0)] D [] [41695] [] [] [((0,0),(1,0))]
DISCARD 41694 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41695 [(0,0)] HALF_D_PLUS_2 [41693] [] [] [] []
IDLE 41696 [(0,0)] 16 [] [] [] [] []
INJECT_T 41697 [(0,1)] D [] [] [] [] []
MERGE 41698 [(0,1),(0,0)] D [] [41700] [] [] [((0,0),(0,1))]
DISCARD 41699 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41700 [(0,0)] HALF_D_PLUS_2 [41698] [] [] [] []
IDLE 41701 [(0,0)] 20 [] [] [] [] []
INJECT_T 41702 [(1,0)] D [] [] [] [] []
MERGE 41703 [(1,0),(0,0)] D [] [41705] [] [] [((0,0),(1,0))]
DISCARD 41704 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41705 [(0,0)] HALF_D_PLUS_2 [41703] [] [] [] []
IDLE 41706 [(0,0)] 182 [] [] [] [] []
INJECT_T 41707 [(0,1)] D [] [] [] [] []
MERGE 41708 [(0,1),(0,0)] D [] [41710] [] [] [((0,0),(0,1))]
DISCARD 41709 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41710 [(0,0)] HALF_D_PLUS_2 [41708] [] [] [] []
IDLE 41711 [(0,0)] 34 [] [] [] [] []
INJECT_T 41712 [(1,0)] D [] [] [] [] []
MERGE 41713 [(1,0),(0,0)] D [] [41715] [] [] [((0,0),(1,0))]
DISCARD 41714 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41715 [(0,0)] HALF_D_PLUS_2 [41713] [] [] [] []
IDLE 41716 [(0,0)] 127 [] [] [] [] []
INJECT_T 41717 [(0,1)] D [] [] [] [] []
MERGE 41718 [(0,1),(0,0)] D [] [41720] [] [] [((0,0),(0,1))]
DISCARD 41719 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41720 [(0,0)] HALF_D_PLUS_2 [41718] [] [] [] []
IDLE 41721 [(0,0)] 171 [] [] [] [] []
INJECT_T 41722 [(1,0)] D [] [] [] [] []
MERGE 41723 [(1,0),(0,0)] D [] [41725] [] [] [((0,0),(1,0))]
DISCARD 41724 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41725 [(0,0)] HALF_D_PLUS_2 [41723] [] [] [] []
IDLE 41726 [(0,0)] 58 [] [] [] [] []
INJECT_T 41727 [(0,1)] D [] [] [] [] []
MERGE 41728 [(0,1),(0,0)] D [] [41730] [] [] [((0,0),(0,1))]
DISCARD 41729 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41730 [(0,0)] HALF_D_PLUS_2 [41728] [] [] [] []
IDLE 41731 [(0,0)] 180 [] [] [] [] []
INJECT_T 41732 [(1,0)] D [] [] [] [] []
MERGE 41733 [(1,0),(0,0)] D [] [41735] [] [] [((0,0),(1,0))]
DISCARD 41734 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41735 [(0,0)] HALF_D_PLUS_2 [41733] [] [] [] []
IDLE 41736 [(0,0)] 74 [] [] [] [] []
INJECT_T 41737 [(0,1)] D [] [] [] [] []
MERGE 41738 [(0,1),(0,0)] D [] [41740] [] [] [((0,0),(0,1))]
DISCARD 41739 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41740 [(0,0)] HALF_D_PLUS_2 [41738] [] [] [] []
IDLE 41741 [(0,0)] 82 [] [] [] [] []
INJECT_T 41742 [(1,0)] D [] [] [] [] []
MERGE 41743 [(1,0),(0,0)] D [] [41745] [] [] [((0,0),(1,0))]
DISCARD 41744 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41745 [(0,0)] HALF_D_PLUS_2 [41743] [] [] [] []
IDLE 41746 [(0,0)] 98 [] [] [] [] []
INJECT_T 41747 [(0,1)] D [] [] [] [] []
MERGE 41748 [(0,1),(0,0)] D [] [41750] [] [] [((0,0),(0,1))]
DISCARD 41749 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41750 [(0,0)] HALF_D_PLUS_2 [41748] [] [] [] []
IDLE 41751 [(0,0)] 165 [] [] [] [] []
INJECT_T 41752 [(1,0)] D [] [] [] [] []
MERGE 41753 [(1,0),(0,0)] D [] [41755] [] [] [((0,0),(1,0))]
DISCARD 41754 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41755 [(0,0)] HALF_D_PLUS_2 [41753] [] [] [] []
IDLE 41756 [(0,0)] 123 [] [] [] [] []
INJECT_T 41757 [(0,1)] D [] [] [] [] []
MERGE 41758 [(0,1),(0,0)] D [] [41760] [] [] [((0,0),(0,1))]
DISCARD 41759 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41760 [(0,0)] HALF_D_PLUS_2 [41758] [] [] [] []
IDLE 41761 [(0,0)] 5 [] [] [] [] []
INJECT_T 41762 [(1,0)] D [] [] [] [] []
MERGE 41763 [(1,0),(0,0)] D [] [41765] [] [] [((0,0),(1,0))]
DISCARD 41764 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41765 [(0,0)] HALF_D_PLUS_2 [41763] [] [] [] []
IDLE 41766 [(0,0)] 14 [] [] [] [] []
INJECT_T 41767 [(0,1)] D [] [] [] [] []
MERGE 41768 [(0,1),(0,0)] D [] [41770] [] [] [((0,0),(0,1))]
DISCARD 41769 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41770 [(0,0)] HALF_D_PLUS_2 [41768] [] [] [] []
IDLE 41771 [(0,0)] 44 [] [] [] [] []
INJECT_T 41772 [(1,0)] D [] [] [] [] []
MERGE 41773 [(1,0),(0,0)] D [] [41775] [] [] [((0,0),(1,0))]
DISCARD 41774 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41775 [(0,0)] HALF_D_PLUS_2 [41773] [] [] [] []
IDLE 41776 [(0,0)] 46 [] [] [] [] []
INJECT_T 41777 [(0,1)] D [] [] [] [] []
MERGE 41778 [(0,1),(0,0)] D [] [41780] [] [] [((0,0),(0,1))]
DISCARD 41779 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41780 [(0,0)] HALF_D_PLUS_2 [41778] [] [] [] []
IDLE 41781 [(0,0)] 178 [] [] [] [] []
INJECT_T 41782 [(1,0)] D [] [] [] [] []
MERGE 41783 [(1,0),(0,0)] D [] [41785] [] [] [((0,0),(1,0))]
DISCARD 41784 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41785 [(0,0)] HALF_D_PLUS_2 [41783] [] [] [] []
IDLE 41786 [(0,0)] 26 [] [] [] [] []
INJECT_T 41787 [(0,1)] D [] [] [] [] []
MERGE 41788 [(0,1),(0,0)] D [] [41790] [] [] [((0,0),(0,1))]
DISCARD 41789 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41790 [(0,0)] HALF_D_PLUS_2 [41788] [] [] [] []
IDLE 41791 [(0,0)] 7 [] [] [] [] []
INJECT_T 41792 [(1,0)] D [] [] [] [] []
MERGE 41793 [(1,0),(0,0)] D [] [41795] [] [] [((0,0),(1,0))]
DISCARD 41794 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41795 [(0,0)] HALF_D_PLUS_2 [41793] [] [] [] []
IDLE 41796 [(0,0)] 176 [] [] [] [] []
INJECT_T 41797 [(0,1)] D [] [] [] [] []
MERGE 41798 [(0,1),(0,0)] D [] [41800] [] [] [((0,0),(0,1))]
DISCARD 41799 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41800 [(0,0)] HALF_D_PLUS_2 [41798] [] [] [] []
IDLE 41801 [(0,0)] 158 [] [] [] [] []
INJECT_T 41802 [(1,0)] D [] [] [] [] []
MERGE 41803 [(1,0),(0,0)] D [] [41805] [] [] [((0,0),(1,0))]
DISCARD 41804 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41805 [(0,0)] HALF_D_PLUS_2 [41803] [] [] [] []
IDLE 41806 [(0,0)] 93 [] [] [] [] []
INJECT_T 41807 [(0,1)] D [] [] [] [] []
MERGE 41808 [(0,1),(0,0)] D [] [41810] [] [] [((0,0),(0,1))]
DISCARD 41809 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41810 [(0,0)] HALF_D_PLUS_2 [41808] [] [] [] []
IDLE 41811 [(0,0)] 123 [] [] [] [] []
INJECT_T 41812 [(1,0)] D [] [] [] [] []
MERGE 41813 [(1,0),(0,0)] D [] [41815] [] [] [((0,0),(1,0))]
DISCARD 41814 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41815 [(0,0)] HALF_D_PLUS_2 [41813] [] [] [] []
IDLE 41816 [(0,0)] 151 [] [] [] [] []
INJECT_T 41817 [(0,1)] D [] [] [] [] []
MERGE 41818 [(0,1),(0,0)] D [] [41820] [] [] [((0,0),(0,1))]
DISCARD 41819 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41820 [(0,0)] HALF_D_PLUS_2 [41818] [] [] [] []
IDLE 41821 [(0,0)] 64 [] [] [] [] []
INJECT_T 41822 [(1,0)] D [] [] [] [] []
MERGE 41823 [(1,0),(0,0)] D [] [41825] [] [] [((0,0),(1,0))]
DISCARD 41824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41825 [(0,0)] HALF_D_PLUS_2 [41823] [] [] [] []
IDLE 41826 [(0,0)] 142 [] [] [] [] []
INJECT_T 41827 [(0,1)] D [] [] [] [] []
MERGE 41828 [(0,1),(0,0)] D [] [41830] [] [] [((0,0),(0,1))]
DISCARD 41829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41830 [(0,0)] HALF_D_PLUS_2 [41828] [] [] [] []
IDLE 41831 [(0,0)] 48 [] [] [] [] []
INJECT_T 41832 [(1,0)] D [] [] [] [] []
MERGE 41833 [(1,0),(0,0)] D [] [41835] [] [] [((0,0),(1,0))]
DISCARD 41834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41835 [(0,0)] HALF_D_PLUS_2 [41833] [] [] [] []
IDLE 41836 [(0,0)] 38 [] [] [] [] []
INJECT_T 41837 [(0,1)] D [] [] [] [] []
MERGE 41838 [(0,1),(0,0)] D [] [41840] [] [] [((0,0),(0,1))]
DISCARD 41839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41840 [(0,0)] HALF_D_PLUS_2 [41838] [] [] [] []
IDLE 41841 [(0,0)] 149 [] [] [] [] []
INJECT_T 41842 [(1,0)] D [] [] [] [] []
MERGE 41843 [(1,0),(0,0)] D [] [41845] [] [] [((0,0),(1,0))]
DISCARD 41844 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41845 [(0,0)] HALF_D_PLUS_2 [41843] [] [] [] []
IDLE 41846 [(0,0)] 116 [] [] [] [] []
INJECT_T 41847 [(0,1)] D [] [] [] [] []
MERGE 41848 [(0,1),(0,0)] D [] [41850] [] [] [((0,0),(0,1))]
DISCARD 41849 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41850 [(0,0)] HALF_D_PLUS_2 [41848] [] [] [] []
IDLE 41851 [(0,0)] 111 [] [] [] [] []
INJECT_T 41852 [(1,0)] D [] [] [] [] []
MERGE 41853 [(1,0),(0,0)] D [] [41855] [] [] [((0,0),(1,0))]
DISCARD 41854 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41855 [(0,0)] HALF_D_PLUS_2 [41853] [] [] [] []
IDLE 41856 [(0,0)] 26 [] [] [] [] []
INJECT_T 41857 [(0,1)] D [] [] [] [] []
MERGE 41858 [(0,1),(0,0)] D [] [41860] [] [] [((0,0),(0,1))]
DISCARD 41859 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41860 [(0,0)] HALF_D_PLUS_2 [41858] [] [] [] []
IDLE 41861 [(0,0)] 63 [] [] [] [] []
INJECT_T 41862 [(1,0)] D [] [] [] [] []
MERGE 41863 [(1,0),(0,0)] D [] [41865] [] [] [((0,0),(1,0))]
DISCARD 41864 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41865 [(0,0)] HALF_D_PLUS_2 [41863] [] [] [] []
IDLE 41866 [(0,0)] 50 [] [] [] [] []
INJECT_T 41867 [(0,1)] D [] [] [] [] []
MERGE 41868 [(0,1),(0,0)] D [] [41870] [] [] [((0,0),(0,1))]
DISCARD 41869 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41870 [(0,0)] HALF_D_PLUS_2 [41868] [] [] [] []
IDLE 41871 [(0,0)] 77 [] [] [] [] []
INJECT_T 41872 [(1,0)] D [] [] [] [] []
MERGE 41873 [(1,0),(0,0)] D [] [41875] [] [] [((0,0),(1,0))]
DISCARD 41874 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41875 [(0,0)] HALF_D_PLUS_2 [41873] [] [] [] []
IDLE 41876 [(0,0)] 146 [] [] [] [] []
INJECT_T 41877 [(0,1)] D [] [] [] [] []
MERGE 41878 [(0,1),(0,0)] D [] [41880] [] [] [((0,0),(0,1))]
DISCARD 41879 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41880 [(0,0)] HALF_D_PLUS_2 [41878] [] [] [] []
IDLE 41881 [(0,0)] 166 [] [] [] [] []
INJECT_T 41882 [(1,0)] D [] [] [] [] []
MERGE 41883 [(1,0),(0,0)] D [] [41885] [] [] [((0,0),(1,0))]
DISCARD 41884 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41885 [(0,0)] HALF_D_PLUS_2 [41883] [] [] [] []
IDLE 41886 [(0,0)] 62 [] [] [] [] []
INJECT_T 41887 [(0,1)] D [] [] [] [] []
MERGE 41888 [(0,1),(0,0)] D [] [41890] [] [] [((0,0),(0,1))]
DISCARD 41889 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41890 [(0,0)] HALF_D_PLUS_2 [41888] [] [] [] []
IDLE 41891 [(0,0)] 154 [] [] [] [] []
INJECT_T 41892 [(1,0)] D [] [] [] [] []
MERGE 41893 [(1,0),(0,0)] D [] [41895] [] [] [((0,0),(1,0))]
DISCARD 41894 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41895 [(0,0)] HALF_D_PLUS_2 [41893] [] [] [] []
IDLE 41896 [(0,0)] 145 [] [] [] [] []
INJECT_T 41897 [(0,1)] D [] [] [] [] []
MERGE 41898 [(0,1),(0,0)] D [] [41900] [] [] [((0,0),(0,1))]
DISCARD 41899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41900 [(0,0)] HALF_D_PLUS_2 [41898] [] [] [] []
IDLE 41901 [(0,0)] 17 [] [] [] [] []
INJECT_T 41902 [(1,0)] D [] [] [] [] []
MERGE 41903 [(1,0),(0,0)] D [] [41905] [] [] [((0,0),(1,0))]
DISCARD 41904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41905 [(0,0)] HALF_D_PLUS_2 [41903] [] [] [] []
IDLE 41906 [(0,0)] 46 [] [] [] [] []
INJECT_T 41907 [(0,1)] D [] [] [] [] []
MERGE 41908 [(0,1),(0,0)] D [] [41910] [] [] [((0,0),(0,1))]
DISCARD 41909 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41910 [(0,0)] HALF_D_PLUS_2 [41908] [] [] [] []
IDLE 41911 [(0,0)] 171 [] [] [] [] []
INJECT_T 41912 [(1,0)] D [] [] [] [] []
MERGE 41913 [(1,0),(0,0)] D [] [41915] [] [] [((0,0),(1,0))]
DISCARD 41914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41915 [(0,0)] HALF_D_PLUS_2 [41913] [] [] [] []
IDLE 41916 [(0,0)] 168 [] [] [] [] []
INJECT_T 41917 [(0,1)] D [] [] [] [] []
MERGE 41918 [(0,1),(0,0)] D [] [41920] [] [] [((0,0),(0,1))]
DISCARD 41919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41920 [(0,0)] HALF_D_PLUS_2 [41918] [] [] [] []
IDLE 41921 [(0,0)] 39 [] [] [] [] []
INJECT_T 41922 [(1,0)] D [] [] [] [] []
MERGE 41923 [(1,0),(0,0)] D [] [41925] [] [] [((0,0),(1,0))]
DISCARD 41924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41925 [(0,0)] HALF_D_PLUS_2 [41923] [] [] [] []
IDLE 41926 [(0,0)] 137 [] [] [] [] []
INJECT_T 41927 [(0,1)] D [] [] [] [] []
MERGE 41928 [(0,1),(0,0)] D [] [41930] [] [] [((0,0),(0,1))]
DISCARD 41929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41930 [(0,0)] HALF_D_PLUS_2 [41928] [] [] [] []
IDLE 41931 [(0,0)] 168 [] [] [] [] []
INJECT_T 41932 [(1,0)] D [] [] [] [] []
MERGE 41933 [(1,0),(0,0)] D [] [41935] [] [] [((0,0),(1,0))]
DISCARD 41934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41935 [(0,0)] HALF_D_PLUS_2 [41933] [] [] [] []
IDLE 41936 [(0,0)] 154 [] [] [] [] []
INJECT_T 41937 [(0,1)] D [] [] [] [] []
MERGE 41938 [(0,1),(0,0)] D [] [41940] [] [] [((0,0),(0,1))]
DISCARD 41939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41940 [(0,0)] HALF_D_PLUS_2 [41938] [] [] [] []
IDLE 41941 [(0,0)] 159 [] [] [] [] []
INJECT_T 41942 [(1,0)] D [] [] [] [] []
MERGE 41943 [(1,0),(0,0)] D [] [41945] [] [] [((0,0),(1,0))]
DISCARD 41944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41945 [(0,0)] HALF_D_PLUS_2 [41943] [] [] [] []
IDLE 41946 [(0,0)] 174 [] [] [] [] []
INJECT_T 41947 [(0,1)] D [] [] [] [] []
MERGE 41948 [(0,1),(0,0)] D [] [41950] [] [] [((0,0),(0,1))]
DISCARD 41949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41950 [(0,0)] HALF_D_PLUS_2 [41948] [] [] [] []
IDLE 41951 [(0,0)] 35 [] [] [] [] []
INJECT_T 41952 [(1,0)] D [] [] [] [] []
MERGE 41953 [(1,0),(0,0)] D [] [41955] [] [] [((0,0),(1,0))]
DISCARD 41954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41955 [(0,0)] HALF_D_PLUS_2 [41953] [] [] [] []
IDLE 41956 [(0,0)] 111 [] [] [] [] []
INJECT_T 41957 [(0,1)] D [] [] [] [] []
MERGE 41958 [(0,1),(0,0)] D [] [41960] [] [] [((0,0),(0,1))]
DISCARD 41959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41960 [(0,0)] HALF_D_PLUS_2 [41958] [] [] [] []
IDLE 41961 [(0,0)] 113 [] [] [] [] []
INJECT_T 41962 [(1,0)] D [] [] [] [] []
MERGE 41963 [(1,0),(0,0)] D [] [41965] [] [] [((0,0),(1,0))]
DISCARD 41964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41965 [(0,0)] HALF_D_PLUS_2 [41963] [] [] [] []
IDLE 41966 [(0,0)] 51 [] [] [] [] []
INJECT_T 41967 [(0,1)] D [] [] [] [] []
MERGE 41968 [(0,1),(0,0)] D [] [41970] [] [] [((0,0),(0,1))]
DISCARD 41969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41970 [(0,0)] HALF_D_PLUS_2 [41968] [] [] [] []
IDLE 41971 [(0,0)] 160 [] [] [] [] []
INJECT_T 41972 [(1,0)] D [] [] [] [] []
MERGE 41973 [(1,0),(0,0)] D [] [41975] [] [] [((0,0),(1,0))]
DISCARD 41974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41975 [(0,0)] HALF_D_PLUS_2 [41973] [] [] [] []
IDLE 41976 [(0,0)] 93 [] [] [] [] []
INJECT_T 41977 [(0,1)] D [] [] [] [] []
MERGE 41978 [(0,1),(0,0)] D [] [41980] [] [] [((0,0),(0,1))]
DISCARD 41979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41980 [(0,0)] HALF_D_PLUS_2 [41978] [] [] [] []
IDLE 41981 [(0,0)] 35 [] [] [] [] []
INJECT_T 41982 [(1,0)] D [] [] [] [] []
MERGE 41983 [(1,0),(0,0)] D [] [41985] [] [] [((0,0),(1,0))]
DISCARD 41984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41985 [(0,0)] HALF_D_PLUS_2 [41983] [] [] [] []
IDLE 41986 [(0,0)] 4 [] [] [] [] []
INJECT_T 41987 [(0,1)] D [] [] [] [] []
MERGE 41988 [(0,1),(0,0)] D [] [41990] [] [] [((0,0),(0,1))]
DISCARD 41989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 41990 [(0,0)] HALF_D_PLUS_2 [41988] [] [] [] []
IDLE 41991 [(0,0)] 70 [] [] [] [] []
INJECT_T 41992 [(1,0)] D [] [] [] [] []
MERGE 41993 [(1,0),(0,0)] D [] [41995] [] [] [((0,0),(1,0))]
DISCARD 41994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 41995 [(0,0)] HALF_D_PLUS_2 [41993] [] [] [] []
IDLE 41996 [(0,0)] 89 [] [] [] [] []
INJECT_T 41997 [(0,1)] D [] [] [] [] []
MERGE 41998 [(0,1),(0,0)] D [] [42000] [] [] [((0,0),(0,1))]
DISCARD 41999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42000 [(0,0)] HALF_D_PLUS_2 [41998] [] [] [] []
IDLE 42001 [(0,0)] 151 [] [] [] [] []
INJECT_T 42002 [(1,0)] D [] [] [] [] []
MERGE 42003 [(1,0),(0,0)] D [] [42005] [] [] [((0,0),(1,0))]
DISCARD 42004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42005 [(0,0)] HALF_D_PLUS_2 [42003] [] [] [] []
IDLE 42006 [(0,0)] 80 [] [] [] [] []
INJECT_T 42007 [(0,1)] D [] [] [] [] []
MERGE 42008 [(0,1),(0,0)] D [] [42010] [] [] [((0,0),(0,1))]
DISCARD 42009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42010 [(0,0)] HALF_D_PLUS_2 [42008] [] [] [] []
IDLE 42011 [(0,0)] 124 [] [] [] [] []
INJECT_T 42012 [(1,0)] D [] [] [] [] []
MERGE 42013 [(1,0),(0,0)] D [] [42015] [] [] [((0,0),(1,0))]
DISCARD 42014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42015 [(0,0)] HALF_D_PLUS_2 [42013] [] [] [] []
IDLE 42016 [(0,0)] 9 [] [] [] [] []
INJECT_T 42017 [(0,1)] D [] [] [] [] []
MERGE 42018 [(0,1),(0,0)] D [] [42020] [] [] [((0,0),(0,1))]
DISCARD 42019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42020 [(0,0)] HALF_D_PLUS_2 [42018] [] [] [] []
IDLE 42021 [(0,0)] 166 [] [] [] [] []
INJECT_T 42022 [(1,0)] D [] [] [] [] []
MERGE 42023 [(1,0),(0,0)] D [] [42025] [] [] [((0,0),(1,0))]
DISCARD 42024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42025 [(0,0)] HALF_D_PLUS_2 [42023] [] [] [] []
IDLE 42026 [(0,0)] 19 [] [] [] [] []
INJECT_T 42027 [(0,1)] D [] [] [] [] []
MERGE 42028 [(0,1),(0,0)] D [] [42030] [] [] [((0,0),(0,1))]
DISCARD 42029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42030 [(0,0)] HALF_D_PLUS_2 [42028] [] [] [] []
IDLE 42031 [(0,0)] 171 [] [] [] [] []
INJECT_T 42032 [(1,0)] D [] [] [] [] []
MERGE 42033 [(1,0),(0,0)] D [] [42035] [] [] [((0,0),(1,0))]
DISCARD 42034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42035 [(0,0)] HALF_D_PLUS_2 [42033] [] [] [] []
IDLE 42036 [(0,0)] 129 [] [] [] [] []
INJECT_T 42037 [(0,1)] D [] [] [] [] []
MERGE 42038 [(0,1),(0,0)] D [] [42040] [] [] [((0,0),(0,1))]
DISCARD 42039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42040 [(0,0)] HALF_D_PLUS_2 [42038] [] [] [] []
IDLE 42041 [(0,0)] 85 [] [] [] [] []
INJECT_T 42042 [(1,0)] D [] [] [] [] []
MERGE 42043 [(1,0),(0,0)] D [] [42045] [] [] [((0,0),(1,0))]
DISCARD 42044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42045 [(0,0)] HALF_D_PLUS_2 [42043] [] [] [] []
IDLE 42046 [(0,0)] 11 [] [] [] [] []
INJECT_T 42047 [(0,1)] D [] [] [] [] []
MERGE 42048 [(0,1),(0,0)] D [] [42050] [] [] [((0,0),(0,1))]
DISCARD 42049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42050 [(0,0)] HALF_D_PLUS_2 [42048] [] [] [] []
IDLE 42051 [(0,0)] 149 [] [] [] [] []
INJECT_T 42052 [(1,0)] D [] [] [] [] []
MERGE 42053 [(1,0),(0,0)] D [] [42055] [] [] [((0,0),(1,0))]
DISCARD 42054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42055 [(0,0)] HALF_D_PLUS_2 [42053] [] [] [] []
IDLE 42056 [(0,0)] 78 [] [] [] [] []
INJECT_T 42057 [(0,1)] D [] [] [] [] []
MERGE 42058 [(0,1),(0,0)] D [] [42060] [] [] [((0,0),(0,1))]
DISCARD 42059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42060 [(0,0)] HALF_D_PLUS_2 [42058] [] [] [] []
IDLE 42061 [(0,0)] 59 [] [] [] [] []
INJECT_T 42062 [(1,0)] D [] [] [] [] []
MERGE 42063 [(1,0),(0,0)] D [] [42065] [] [] [((0,0),(1,0))]
DISCARD 42064 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42065 [(0,0)] HALF_D_PLUS_2 [42063] [] [] [] []
IDLE 42066 [(0,0)] 62 [] [] [] [] []
INJECT_T 42067 [(0,1)] D [] [] [] [] []
MERGE 42068 [(0,1),(0,0)] D [] [42070] [] [] [((0,0),(0,1))]
DISCARD 42069 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42070 [(0,0)] HALF_D_PLUS_2 [42068] [] [] [] []
IDLE 42071 [(0,0)] 64 [] [] [] [] []
INJECT_T 42072 [(1,0)] D [] [] [] [] []
MERGE 42073 [(1,0),(0,0)] D [] [42075] [] [] [((0,0),(1,0))]
DISCARD 42074 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42075 [(0,0)] HALF_D_PLUS_2 [42073] [] [] [] []
IDLE 42076 [(0,0)] 1 [] [] [] [] []
INJECT_T 42077 [(0,1)] D [] [] [] [] []
MERGE 42078 [(0,1),(0,0)] D [] [42080] [] [] [((0,0),(0,1))]
DISCARD 42079 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42080 [(0,0)] HALF_D_PLUS_2 [42078] [] [] [] []
IDLE 42081 [(0,0)] 109 [] [] [] [] []
INJECT_T 42082 [(1,0)] D [] [] [] [] []
MERGE 42083 [(1,0),(0,0)] D [] [42085] [] [] [((0,0),(1,0))]
DISCARD 42084 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42085 [(0,0)] HALF_D_PLUS_2 [42083] [] [] [] []
IDLE 42086 [(0,0)] 14 [] [] [] [] []
INJECT_T 42087 [(0,1)] D [] [] [] [] []
MERGE 42088 [(0,1),(0,0)] D [] [42090] [] [] [((0,0),(0,1))]
DISCARD 42089 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42090 [(0,0)] HALF_D_PLUS_2 [42088] [] [] [] []
IDLE 42091 [(0,0)] 185 [] [] [] [] []
INJECT_T 42092 [(1,0)] D [] [] [] [] []
MERGE 42093 [(1,0),(0,0)] D [] [42095] [] [] [((0,0),(1,0))]
DISCARD 42094 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42095 [(0,0)] HALF_D_PLUS_2 [42093] [] [] [] []
IDLE 42096 [(0,0)] 166 [] [] [] [] []
INJECT_T 42097 [(0,1)] D [] [] [] [] []
MERGE 42098 [(0,1),(0,0)] D [] [42100] [] [] [((0,0),(0,1))]
DISCARD 42099 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42100 [(0,0)] HALF_D_PLUS_2 [42098] [] [] [] []
IDLE 42101 [(0,0)] 122 [] [] [] [] []
INJECT_T 42102 [(1,0)] D [] [] [] [] []
MERGE 42103 [(1,0),(0,0)] D [] [42105] [] [] [((0,0),(1,0))]
DISCARD 42104 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42105 [(0,0)] HALF_D_PLUS_2 [42103] [] [] [] []
IDLE 42106 [(0,0)] 148 [] [] [] [] []
INJECT_T 42107 [(0,1)] D [] [] [] [] []
MERGE 42108 [(0,1),(0,0)] D [] [42110] [] [] [((0,0),(0,1))]
DISCARD 42109 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42110 [(0,0)] HALF_D_PLUS_2 [42108] [] [] [] []
IDLE 42111 [(0,0)] 146 [] [] [] [] []
INJECT_T 42112 [(1,0)] D [] [] [] [] []
MERGE 42113 [(1,0),(0,0)] D [] [42115] [] [] [((0,0),(1,0))]
DISCARD 42114 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42115 [(0,0)] HALF_D_PLUS_2 [42113] [] [] [] []
IDLE 42116 [(0,0)] 53 [] [] [] [] []
INJECT_T 42117 [(0,1)] D [] [] [] [] []
MERGE 42118 [(0,1),(0,0)] D [] [42120] [] [] [((0,0),(0,1))]
DISCARD 42119 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42120 [(0,0)] HALF_D_PLUS_2 [42118] [] [] [] []
IDLE 42121 [(0,0)] 119 [] [] [] [] []
INJECT_T 42122 [(1,0)] D [] [] [] [] []
MERGE 42123 [(1,0),(0,0)] D [] [42125] [] [] [((0,0),(1,0))]
DISCARD 42124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42125 [(0,0)] HALF_D_PLUS_2 [42123] [] [] [] []
IDLE 42126 [(0,0)] 143 [] [] [] [] []
INJECT_T 42127 [(0,1)] D [] [] [] [] []
MERGE 42128 [(0,1),(0,0)] D [] [42130] [] [] [((0,0),(0,1))]
DISCARD 42129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42130 [(0,0)] HALF_D_PLUS_2 [42128] [] [] [] []
IDLE 42131 [(0,0)] 186 [] [] [] [] []
INJECT_T 42132 [(1,0)] D [] [] [] [] []
MERGE 42133 [(1,0),(0,0)] D [] [42135] [] [] [((0,0),(1,0))]
DISCARD 42134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42135 [(0,0)] HALF_D_PLUS_2 [42133] [] [] [] []
IDLE 42136 [(0,0)] 28 [] [] [] [] []
INJECT_T 42137 [(0,1)] D [] [] [] [] []
MERGE 42138 [(0,1),(0,0)] D [] [42140] [] [] [((0,0),(0,1))]
DISCARD 42139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42140 [(0,0)] HALF_D_PLUS_2 [42138] [] [] [] []
IDLE 42141 [(0,0)] 33 [] [] [] [] []
INJECT_T 42142 [(1,0)] D [] [] [] [] []
MERGE 42143 [(1,0),(0,0)] D [] [42145] [] [] [((0,0),(1,0))]
DISCARD 42144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42145 [(0,0)] HALF_D_PLUS_2 [42143] [] [] [] []
IDLE 42146 [(0,0)] 146 [] [] [] [] []
INJECT_T 42147 [(0,1)] D [] [] [] [] []
MERGE 42148 [(0,1),(0,0)] D [] [42150] [] [] [((0,0),(0,1))]
DISCARD 42149 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42150 [(0,0)] HALF_D_PLUS_2 [42148] [] [] [] []
IDLE 42151 [(0,0)] 12 [] [] [] [] []
INJECT_T 42152 [(1,0)] D [] [] [] [] []
MERGE 42153 [(1,0),(0,0)] D [] [42155] [] [] [((0,0),(1,0))]
DISCARD 42154 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42155 [(0,0)] HALF_D_PLUS_2 [42153] [] [] [] []
IDLE 42156 [(0,0)] 24 [] [] [] [] []
INJECT_T 42157 [(0,1)] D [] [] [] [] []
MERGE 42158 [(0,1),(0,0)] D [] [42160] [] [] [((0,0),(0,1))]
DISCARD 42159 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42160 [(0,0)] HALF_D_PLUS_2 [42158] [] [] [] []
IDLE 42161 [(0,0)] 15 [] [] [] [] []
INJECT_T 42162 [(1,0)] D [] [] [] [] []
MERGE 42163 [(1,0),(0,0)] D [] [42165] [] [] [((0,0),(1,0))]
DISCARD 42164 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42165 [(0,0)] HALF_D_PLUS_2 [42163] [] [] [] []
IDLE 42166 [(0,0)] 119 [] [] [] [] []
INJECT_T 42167 [(0,1)] D [] [] [] [] []
MERGE 42168 [(0,1),(0,0)] D [] [42170] [] [] [((0,0),(0,1))]
DISCARD 42169 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42170 [(0,0)] HALF_D_PLUS_2 [42168] [] [] [] []
IDLE 42171 [(0,0)] 135 [] [] [] [] []
INJECT_T 42172 [(1,0)] D [] [] [] [] []
MERGE 42173 [(1,0),(0,0)] D [] [42175] [] [] [((0,0),(1,0))]
DISCARD 42174 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42175 [(0,0)] HALF_D_PLUS_2 [42173] [] [] [] []
IDLE 42176 [(0,0)] 200 [] [] [] [] []
INJECT_T 42177 [(0,1)] D [] [] [] [] []
MERGE 42178 [(0,1),(0,0)] D [] [42180] [] [] [((0,0),(0,1))]
DISCARD 42179 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42180 [(0,0)] HALF_D_PLUS_2 [42178] [] [] [] []
IDLE 42181 [(0,0)] 43 [] [] [] [] []
INJECT_T 42182 [(1,0)] D [] [] [] [] []
MERGE 42183 [(1,0),(0,0)] D [] [42185] [] [] [((0,0),(1,0))]
DISCARD 42184 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42185 [(0,0)] HALF_D_PLUS_2 [42183] [] [] [] []
IDLE 42186 [(0,0)] 188 [] [] [] [] []
INJECT_T 42187 [(0,1)] D [] [] [] [] []
MERGE 42188 [(0,1),(0,0)] D [] [42190] [] [] [((0,0),(0,1))]
DISCARD 42189 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42190 [(0,0)] HALF_D_PLUS_2 [42188] [] [] [] []
IDLE 42191 [(0,0)] 196 [] [] [] [] []
INJECT_T 42192 [(1,0)] D [] [] [] [] []
MERGE 42193 [(1,0),(0,0)] D [] [42195] [] [] [((0,0),(1,0))]
DISCARD 42194 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42195 [(0,0)] HALF_D_PLUS_2 [42193] [] [] [] []
IDLE 42196 [(0,0)] 16 [] [] [] [] []
INJECT_T 42197 [(0,1)] D [] [] [] [] []
MERGE 42198 [(0,1),(0,0)] D [] [42200] [] [] [((0,0),(0,1))]
DISCARD 42199 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42200 [(0,0)] HALF_D_PLUS_2 [42198] [] [] [] []
IDLE 42201 [(0,0)] 61 [] [] [] [] []
INJECT_T 42202 [(1,0)] D [] [] [] [] []
MERGE 42203 [(1,0),(0,0)] D [] [42205] [] [] [((0,0),(1,0))]
DISCARD 42204 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42205 [(0,0)] HALF_D_PLUS_2 [42203] [] [] [] []
IDLE 42206 [(0,0)] 119 [] [] [] [] []
INJECT_T 42207 [(0,1)] D [] [] [] [] []
MERGE 42208 [(0,1),(0,0)] D [] [42210] [] [] [((0,0),(0,1))]
DISCARD 42209 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42210 [(0,0)] HALF_D_PLUS_2 [42208] [] [] [] []
IDLE 42211 [(0,0)] 23 [] [] [] [] []
INJECT_T 42212 [(1,0)] D [] [] [] [] []
MERGE 42213 [(1,0),(0,0)] D [] [42215] [] [] [((0,0),(1,0))]
DISCARD 42214 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42215 [(0,0)] HALF_D_PLUS_2 [42213] [] [] [] []
IDLE 42216 [(0,0)] 95 [] [] [] [] []
INJECT_T 42217 [(0,1)] D [] [] [] [] []
MERGE 42218 [(0,1),(0,0)] D [] [42220] [] [] [((0,0),(0,1))]
DISCARD 42219 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42220 [(0,0)] HALF_D_PLUS_2 [42218] [] [] [] []
IDLE 42221 [(0,0)] 22 [] [] [] [] []
INJECT_T 42222 [(1,0)] D [] [] [] [] []
MERGE 42223 [(1,0),(0,0)] D [] [42225] [] [] [((0,0),(1,0))]
DISCARD 42224 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42225 [(0,0)] HALF_D_PLUS_2 [42223] [] [] [] []
IDLE 42226 [(0,0)] 10 [] [] [] [] []
INJECT_T 42227 [(0,1)] D [] [] [] [] []
MERGE 42228 [(0,1),(0,0)] D [] [42230] [] [] [((0,0),(0,1))]
DISCARD 42229 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42230 [(0,0)] HALF_D_PLUS_2 [42228] [] [] [] []
IDLE 42231 [(0,0)] 197 [] [] [] [] []
INJECT_T 42232 [(1,0)] D [] [] [] [] []
MERGE 42233 [(1,0),(0,0)] D [] [42235] [] [] [((0,0),(1,0))]
DISCARD 42234 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42235 [(0,0)] HALF_D_PLUS_2 [42233] [] [] [] []
IDLE 42236 [(0,0)] 141 [] [] [] [] []
INJECT_T 42237 [(0,1)] D [] [] [] [] []
MERGE 42238 [(0,1),(0,0)] D [] [42240] [] [] [((0,0),(0,1))]
DISCARD 42239 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42240 [(0,0)] HALF_D_PLUS_2 [42238] [] [] [] []
IDLE 42241 [(0,0)] 145 [] [] [] [] []
INJECT_T 42242 [(1,0)] D [] [] [] [] []
MERGE 42243 [(1,0),(0,0)] D [] [42245] [] [] [((0,0),(1,0))]
DISCARD 42244 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42245 [(0,0)] HALF_D_PLUS_2 [42243] [] [] [] []
IDLE 42246 [(0,0)] 101 [] [] [] [] []
INJECT_T 42247 [(0,1)] D [] [] [] [] []
MERGE 42248 [(0,1),(0,0)] D [] [42250] [] [] [((0,0),(0,1))]
DISCARD 42249 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42250 [(0,0)] HALF_D_PLUS_2 [42248] [] [] [] []
IDLE 42251 [(0,0)] 88 [] [] [] [] []
INJECT_T 42252 [(1,0)] D [] [] [] [] []
MERGE 42253 [(1,0),(0,0)] D [] [42255] [] [] [((0,0),(1,0))]
DISCARD 42254 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42255 [(0,0)] HALF_D_PLUS_2 [42253] [] [] [] []
IDLE 42256 [(0,0)] 125 [] [] [] [] []
INJECT_T 42257 [(0,1)] D [] [] [] [] []
MERGE 42258 [(0,1),(0,0)] D [] [42260] [] [] [((0,0),(0,1))]
DISCARD 42259 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42260 [(0,0)] HALF_D_PLUS_2 [42258] [] [] [] []
IDLE 42261 [(0,0)] 190 [] [] [] [] []
INJECT_T 42262 [(1,0)] D [] [] [] [] []
MERGE 42263 [(1,0),(0,0)] D [] [42265] [] [] [((0,0),(1,0))]
DISCARD 42264 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42265 [(0,0)] HALF_D_PLUS_2 [42263] [] [] [] []
IDLE 42266 [(0,0)] 27 [] [] [] [] []
INJECT_T 42267 [(0,1)] D [] [] [] [] []
MERGE 42268 [(0,1),(0,0)] D [] [42270] [] [] [((0,0),(0,1))]
DISCARD 42269 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42270 [(0,0)] HALF_D_PLUS_2 [42268] [] [] [] []
IDLE 42271 [(0,0)] 115 [] [] [] [] []
INJECT_T 42272 [(1,0)] D [] [] [] [] []
MERGE 42273 [(1,0),(0,0)] D [] [42275] [] [] [((0,0),(1,0))]
DISCARD 42274 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42275 [(0,0)] HALF_D_PLUS_2 [42273] [] [] [] []
IDLE 42276 [(0,0)] 38 [] [] [] [] []
INJECT_T 42277 [(0,1)] D [] [] [] [] []
MERGE 42278 [(0,1),(0,0)] D [] [42280] [] [] [((0,0),(0,1))]
DISCARD 42279 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42280 [(0,0)] HALF_D_PLUS_2 [42278] [] [] [] []
IDLE 42281 [(0,0)] 21 [] [] [] [] []
INJECT_T 42282 [(1,0)] D [] [] [] [] []
MERGE 42283 [(1,0),(0,0)] D [] [42285] [] [] [((0,0),(1,0))]
DISCARD 42284 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42285 [(0,0)] HALF_D_PLUS_2 [42283] [] [] [] []
IDLE 42286 [(0,0)] 143 [] [] [] [] []
INJECT_T 42287 [(0,1)] D [] [] [] [] []
MERGE 42288 [(0,1),(0,0)] D [] [42290] [] [] [((0,0),(0,1))]
DISCARD 42289 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42290 [(0,0)] HALF_D_PLUS_2 [42288] [] [] [] []
IDLE 42291 [(0,0)] 19 [] [] [] [] []
INJECT_T 42292 [(1,0)] D [] [] [] [] []
MERGE 42293 [(1,0),(0,0)] D [] [42295] [] [] [((0,0),(1,0))]
DISCARD 42294 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42295 [(0,0)] HALF_D_PLUS_2 [42293] [] [] [] []
IDLE 42296 [(0,0)] 186 [] [] [] [] []
INJECT_T 42297 [(0,1)] D [] [] [] [] []
MERGE 42298 [(0,1),(0,0)] D [] [42300] [] [] [((0,0),(0,1))]
DISCARD 42299 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42300 [(0,0)] HALF_D_PLUS_2 [42298] [] [] [] []
IDLE 42301 [(0,0)] 45 [] [] [] [] []
INJECT_T 42302 [(1,0)] D [] [] [] [] []
MERGE 42303 [(1,0),(0,0)] D [] [42305] [] [] [((0,0),(1,0))]
DISCARD 42304 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42305 [(0,0)] HALF_D_PLUS_2 [42303] [] [] [] []
IDLE 42306 [(0,0)] 71 [] [] [] [] []
INJECT_T 42307 [(0,1)] D [] [] [] [] []
MERGE 42308 [(0,1),(0,0)] D [] [42310] [] [] [((0,0),(0,1))]
DISCARD 42309 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42310 [(0,0)] HALF_D_PLUS_2 [42308] [] [] [] []
IDLE 42311 [(0,0)] 34 [] [] [] [] []
INJECT_T 42312 [(1,0)] D [] [] [] [] []
MERGE 42313 [(1,0),(0,0)] D [] [42315] [] [] [((0,0),(1,0))]
DISCARD 42314 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42315 [(0,0)] HALF_D_PLUS_2 [42313] [] [] [] []
IDLE 42316 [(0,0)] 197 [] [] [] [] []
INJECT_T 42317 [(0,1)] D [] [] [] [] []
MERGE 42318 [(0,1),(0,0)] D [] [42320] [] [] [((0,0),(0,1))]
DISCARD 42319 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42320 [(0,0)] HALF_D_PLUS_2 [42318] [] [] [] []
IDLE 42321 [(0,0)] 18 [] [] [] [] []
INJECT_T 42322 [(1,0)] D [] [] [] [] []
MERGE 42323 [(1,0),(0,0)] D [] [42325] [] [] [((0,0),(1,0))]
DISCARD 42324 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42325 [(0,0)] HALF_D_PLUS_2 [42323] [] [] [] []
IDLE 42326 [(0,0)] 44 [] [] [] [] []
INJECT_T 42327 [(0,1)] D [] [] [] [] []
MERGE 42328 [(0,1),(0,0)] D [] [42330] [] [] [((0,0),(0,1))]
DISCARD 42329 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42330 [(0,0)] HALF_D_PLUS_2 [42328] [] [] [] []
IDLE 42331 [(0,0)] 151 [] [] [] [] []
INJECT_T 42332 [(1,0)] D [] [] [] [] []
MERGE 42333 [(1,0),(0,0)] D [] [42335] [] [] [((0,0),(1,0))]
DISCARD 42334 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42335 [(0,0)] HALF_D_PLUS_2 [42333] [] [] [] []
IDLE 42336 [(0,0)] 37 [] [] [] [] []
INJECT_T 42337 [(0,1)] D [] [] [] [] []
MERGE 42338 [(0,1),(0,0)] D [] [42340] [] [] [((0,0),(0,1))]
DISCARD 42339 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42340 [(0,0)] HALF_D_PLUS_2 [42338] [] [] [] []
IDLE 42341 [(0,0)] 190 [] [] [] [] []
INJECT_T 42342 [(1,0)] D [] [] [] [] []
MERGE 42343 [(1,0),(0,0)] D [] [42345] [] [] [((0,0),(1,0))]
DISCARD 42344 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42345 [(0,0)] HALF_D_PLUS_2 [42343] [] [] [] []
IDLE 42346 [(0,0)] 146 [] [] [] [] []
INJECT_T 42347 [(0,1)] D [] [] [] [] []
MERGE 42348 [(0,1),(0,0)] D [] [42350] [] [] [((0,0),(0,1))]
DISCARD 42349 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42350 [(0,0)] HALF_D_PLUS_2 [42348] [] [] [] []
IDLE 42351 [(0,0)] 172 [] [] [] [] []
INJECT_T 42352 [(1,0)] D [] [] [] [] []
MERGE 42353 [(1,0),(0,0)] D [] [42355] [] [] [((0,0),(1,0))]
DISCARD 42354 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42355 [(0,0)] HALF_D_PLUS_2 [42353] [] [] [] []
IDLE 42356 [(0,0)] 51 [] [] [] [] []
INJECT_T 42357 [(0,1)] D [] [] [] [] []
MERGE 42358 [(0,1),(0,0)] D [] [42360] [] [] [((0,0),(0,1))]
DISCARD 42359 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42360 [(0,0)] HALF_D_PLUS_2 [42358] [] [] [] []
IDLE 42361 [(0,0)] 49 [] [] [] [] []
INJECT_T 42362 [(1,0)] D [] [] [] [] []
MERGE 42363 [(1,0),(0,0)] D [] [42365] [] [] [((0,0),(1,0))]
DISCARD 42364 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42365 [(0,0)] HALF_D_PLUS_2 [42363] [] [] [] []
IDLE 42366 [(0,0)] 191 [] [] [] [] []
INJECT_T 42367 [(0,1)] D [] [] [] [] []
MERGE 42368 [(0,1),(0,0)] D [] [42370] [] [] [((0,0),(0,1))]
DISCARD 42369 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42370 [(0,0)] HALF_D_PLUS_2 [42368] [] [] [] []
IDLE 42371 [(0,0)] 189 [] [] [] [] []
INJECT_T 42372 [(1,0)] D [] [] [] [] []
MERGE 42373 [(1,0),(0,0)] D [] [42375] [] [] [((0,0),(1,0))]
DISCARD 42374 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42375 [(0,0)] HALF_D_PLUS_2 [42373] [] [] [] []
IDLE 42376 [(0,0)] 9 [] [] [] [] []
INJECT_T 42377 [(0,1)] D [] [] [] [] []
MERGE 42378 [(0,1),(0,0)] D [] [42380] [] [] [((0,0),(0,1))]
DISCARD 42379 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42380 [(0,0)] HALF_D_PLUS_2 [42378] [] [] [] []
IDLE 42381 [(0,0)] 186 [] [] [] [] []
INJECT_T 42382 [(1,0)] D [] [] [] [] []
MERGE 42383 [(1,0),(0,0)] D [] [42385] [] [] [((0,0),(1,0))]
DISCARD 42384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42385 [(0,0)] HALF_D_PLUS_2 [42383] [] [] [] []
IDLE 42386 [(0,0)] 114 [] [] [] [] []
INJECT_T 42387 [(0,1)] D [] [] [] [] []
MERGE 42388 [(0,1),(0,0)] D [] [42390] [] [] [((0,0),(0,1))]
DISCARD 42389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42390 [(0,0)] HALF_D_PLUS_2 [42388] [] [] [] []
IDLE 42391 [(0,0)] 181 [] [] [] [] []
INJECT_T 42392 [(1,0)] D [] [] [] [] []
MERGE 42393 [(1,0),(0,0)] D [] [42395] [] [] [((0,0),(1,0))]
DISCARD 42394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42395 [(0,0)] HALF_D_PLUS_2 [42393] [] [] [] []
IDLE 42396 [(0,0)] 161 [] [] [] [] []
INJECT_T 42397 [(0,1)] D [] [] [] [] []
MERGE 42398 [(0,1),(0,0)] D [] [42400] [] [] [((0,0),(0,1))]
DISCARD 42399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42400 [(0,0)] HALF_D_PLUS_2 [42398] [] [] [] []
IDLE 42401 [(0,0)] 58 [] [] [] [] []
INJECT_T 42402 [(1,0)] D [] [] [] [] []
MERGE 42403 [(1,0),(0,0)] D [] [42405] [] [] [((0,0),(1,0))]
DISCARD 42404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42405 [(0,0)] HALF_D_PLUS_2 [42403] [] [] [] []
IDLE 42406 [(0,0)] 148 [] [] [] [] []
INJECT_T 42407 [(0,1)] D [] [] [] [] []
MERGE 42408 [(0,1),(0,0)] D [] [42410] [] [] [((0,0),(0,1))]
DISCARD 42409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42410 [(0,0)] HALF_D_PLUS_2 [42408] [] [] [] []
IDLE 42411 [(0,0)] 183 [] [] [] [] []
INJECT_T 42412 [(1,0)] D [] [] [] [] []
MERGE 42413 [(1,0),(0,0)] D [] [42415] [] [] [((0,0),(1,0))]
DISCARD 42414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42415 [(0,0)] HALF_D_PLUS_2 [42413] [] [] [] []
IDLE 42416 [(0,0)] 192 [] [] [] [] []
INJECT_T 42417 [(0,1)] D [] [] [] [] []
MERGE 42418 [(0,1),(0,0)] D [] [42420] [] [] [((0,0),(0,1))]
DISCARD 42419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42420 [(0,0)] HALF_D_PLUS_2 [42418] [] [] [] []
IDLE 42421 [(0,0)] 5 [] [] [] [] []
INJECT_T 42422 [(1,0)] D [] [] [] [] []
MERGE 42423 [(1,0),(0,0)] D [] [42425] [] [] [((0,0),(1,0))]
DISCARD 42424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42425 [(0,0)] HALF_D_PLUS_2 [42423] [] [] [] []
IDLE 42426 [(0,0)] 45 [] [] [] [] []
INJECT_T 42427 [(0,1)] D [] [] [] [] []
MERGE 42428 [(0,1),(0,0)] D [] [42430] [] [] [((0,0),(0,1))]
DISCARD 42429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42430 [(0,0)] HALF_D_PLUS_2 [42428] [] [] [] []
IDLE 42431 [(0,0)] 58 [] [] [] [] []
INJECT_T 42432 [(1,0)] D [] [] [] [] []
MERGE 42433 [(1,0),(0,0)] D [] [42435] [] [] [((0,0),(1,0))]
DISCARD 42434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42435 [(0,0)] HALF_D_PLUS_2 [42433] [] [] [] []
IDLE 42436 [(0,0)] 123 [] [] [] [] []
INJECT_T 42437 [(0,1)] D [] [] [] [] []
MERGE 42438 [(0,1),(0,0)] D [] [42440] [] [] [((0,0),(0,1))]
DISCARD 42439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42440 [(0,0)] HALF_D_PLUS_2 [42438] [] [] [] []
IDLE 42441 [(0,0)] 19 [] [] [] [] []
INJECT_T 42442 [(1,0)] D [] [] [] [] []
MERGE 42443 [(1,0),(0,0)] D [] [42445] [] [] [((0,0),(1,0))]
DISCARD 42444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42445 [(0,0)] HALF_D_PLUS_2 [42443] [] [] [] []
IDLE 42446 [(0,0)] 26 [] [] [] [] []
INJECT_T 42447 [(0,1)] D [] [] [] [] []
MERGE 42448 [(0,1),(0,0)] D [] [42450] [] [] [((0,0),(0,1))]
DISCARD 42449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42450 [(0,0)] HALF_D_PLUS_2 [42448] [] [] [] []
IDLE 42451 [(0,0)] 57 [] [] [] [] []
INJECT_T 42452 [(1,0)] D [] [] [] [] []
MERGE 42453 [(1,0),(0,0)] D [] [42455] [] [] [((0,0),(1,0))]
DISCARD 42454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42455 [(0,0)] HALF_D_PLUS_2 [42453] [] [] [] []
IDLE 42456 [(0,0)] 29 [] [] [] [] []
INJECT_T 42457 [(0,1)] D [] [] [] [] []
MERGE 42458 [(0,1),(0,0)] D [] [42460] [] [] [((0,0),(0,1))]
DISCARD 42459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42460 [(0,0)] HALF_D_PLUS_2 [42458] [] [] [] []
IDLE 42461 [(0,0)] 80 [] [] [] [] []
INJECT_T 42462 [(1,0)] D [] [] [] [] []
MERGE 42463 [(1,0),(0,0)] D [] [42465] [] [] [((0,0),(1,0))]
DISCARD 42464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42465 [(0,0)] HALF_D_PLUS_2 [42463] [] [] [] []
IDLE 42466 [(0,0)] 148 [] [] [] [] []
INJECT_T 42467 [(0,1)] D [] [] [] [] []
MERGE 42468 [(0,1),(0,0)] D [] [42470] [] [] [((0,0),(0,1))]
DISCARD 42469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42470 [(0,0)] HALF_D_PLUS_2 [42468] [] [] [] []
IDLE 42471 [(0,0)] 200 [] [] [] [] []
INJECT_T 42472 [(1,0)] D [] [] [] [] []
MERGE 42473 [(1,0),(0,0)] D [] [42475] [] [] [((0,0),(1,0))]
DISCARD 42474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42475 [(0,0)] HALF_D_PLUS_2 [42473] [] [] [] []
IDLE 42476 [(0,0)] 139 [] [] [] [] []
INJECT_T 42477 [(0,1)] D [] [] [] [] []
MERGE 42478 [(0,1),(0,0)] D [] [42480] [] [] [((0,0),(0,1))]
DISCARD 42479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42480 [(0,0)] HALF_D_PLUS_2 [42478] [] [] [] []
IDLE 42481 [(0,0)] 48 [] [] [] [] []
INJECT_T 42482 [(1,0)] D [] [] [] [] []
MERGE 42483 [(1,0),(0,0)] D [] [42485] [] [] [((0,0),(1,0))]
DISCARD 42484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42485 [(0,0)] HALF_D_PLUS_2 [42483] [] [] [] []
IDLE 42486 [(0,0)] 155 [] [] [] [] []
INJECT_T 42487 [(0,1)] D [] [] [] [] []
MERGE 42488 [(0,1),(0,0)] D [] [42490] [] [] [((0,0),(0,1))]
DISCARD 42489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42490 [(0,0)] HALF_D_PLUS_2 [42488] [] [] [] []
IDLE 42491 [(0,0)] 196 [] [] [] [] []
INJECT_T 42492 [(1,0)] D [] [] [] [] []
MERGE 42493 [(1,0),(0,0)] D [] [42495] [] [] [((0,0),(1,0))]
DISCARD 42494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42495 [(0,0)] HALF_D_PLUS_2 [42493] [] [] [] []
IDLE 42496 [(0,0)] 175 [] [] [] [] []
INJECT_T 42497 [(0,1)] D [] [] [] [] []
MERGE 42498 [(0,1),(0,0)] D [] [42500] [] [] [((0,0),(0,1))]
DISCARD 42499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42500 [(0,0)] HALF_D_PLUS_2 [42498] [] [] [] []
IDLE 42501 [(0,0)] 194 [] [] [] [] []
INJECT_T 42502 [(1,0)] D [] [] [] [] []
MERGE 42503 [(1,0),(0,0)] D [] [42505] [] [] [((0,0),(1,0))]
DISCARD 42504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42505 [(0,0)] HALF_D_PLUS_2 [42503] [] [] [] []
IDLE 42506 [(0,0)] 37 [] [] [] [] []
INJECT_T 42507 [(0,1)] D [] [] [] [] []
MERGE 42508 [(0,1),(0,0)] D [] [42510] [] [] [((0,0),(0,1))]
DISCARD 42509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42510 [(0,0)] HALF_D_PLUS_2 [42508] [] [] [] []
IDLE 42511 [(0,0)] 168 [] [] [] [] []
INJECT_T 42512 [(1,0)] D [] [] [] [] []
MERGE 42513 [(1,0),(0,0)] D [] [42515] [] [] [((0,0),(1,0))]
DISCARD 42514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42515 [(0,0)] HALF_D_PLUS_2 [42513] [] [] [] []
IDLE 42516 [(0,0)] 143 [] [] [] [] []
INJECT_T 42517 [(0,1)] D [] [] [] [] []
MERGE 42518 [(0,1),(0,0)] D [] [42520] [] [] [((0,0),(0,1))]
DISCARD 42519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42520 [(0,0)] HALF_D_PLUS_2 [42518] [] [] [] []
IDLE 42521 [(0,0)] 174 [] [] [] [] []
INJECT_T 42522 [(1,0)] D [] [] [] [] []
MERGE 42523 [(1,0),(0,0)] D [] [42525] [] [] [((0,0),(1,0))]
DISCARD 42524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42525 [(0,0)] HALF_D_PLUS_2 [42523] [] [] [] []
IDLE 42526 [(0,0)] 163 [] [] [] [] []
INJECT_T 42527 [(0,1)] D [] [] [] [] []
MERGE 42528 [(0,1),(0,0)] D [] [42530] [] [] [((0,0),(0,1))]
DISCARD 42529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42530 [(0,0)] HALF_D_PLUS_2 [42528] [] [] [] []
IDLE 42531 [(0,0)] 105 [] [] [] [] []
INJECT_T 42532 [(1,0)] D [] [] [] [] []
MERGE 42533 [(1,0),(0,0)] D [] [42535] [] [] [((0,0),(1,0))]
DISCARD 42534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42535 [(0,0)] HALF_D_PLUS_2 [42533] [] [] [] []
IDLE 42536 [(0,0)] 48 [] [] [] [] []
INJECT_T 42537 [(0,1)] D [] [] [] [] []
MERGE 42538 [(0,1),(0,0)] D [] [42540] [] [] [((0,0),(0,1))]
DISCARD 42539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42540 [(0,0)] HALF_D_PLUS_2 [42538] [] [] [] []
IDLE 42541 [(0,0)] 198 [] [] [] [] []
INJECT_T 42542 [(1,0)] D [] [] [] [] []
MERGE 42543 [(1,0),(0,0)] D [] [42545] [] [] [((0,0),(1,0))]
DISCARD 42544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42545 [(0,0)] HALF_D_PLUS_2 [42543] [] [] [] []
IDLE 42546 [(0,0)] 98 [] [] [] [] []
INJECT_T 42547 [(0,1)] D [] [] [] [] []
MERGE 42548 [(0,1),(0,0)] D [] [42550] [] [] [((0,0),(0,1))]
DISCARD 42549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42550 [(0,0)] HALF_D_PLUS_2 [42548] [] [] [] []
IDLE 42551 [(0,0)] 125 [] [] [] [] []
INJECT_T 42552 [(1,0)] D [] [] [] [] []
MERGE 42553 [(1,0),(0,0)] D [] [42555] [] [] [((0,0),(1,0))]
DISCARD 42554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42555 [(0,0)] HALF_D_PLUS_2 [42553] [] [] [] []
IDLE 42556 [(0,0)] 64 [] [] [] [] []
INJECT_T 42557 [(0,1)] D [] [] [] [] []
MERGE 42558 [(0,1),(0,0)] D [] [42560] [] [] [((0,0),(0,1))]
DISCARD 42559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42560 [(0,0)] HALF_D_PLUS_2 [42558] [] [] [] []
IDLE 42561 [(0,0)] 157 [] [] [] [] []
INJECT_T 42562 [(1,0)] D [] [] [] [] []
MERGE 42563 [(1,0),(0,0)] D [] [42565] [] [] [((0,0),(1,0))]
DISCARD 42564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42565 [(0,0)] HALF_D_PLUS_2 [42563] [] [] [] []
IDLE 42566 [(0,0)] 19 [] [] [] [] []
INJECT_T 42567 [(0,1)] D [] [] [] [] []
MERGE 42568 [(0,1),(0,0)] D [] [42570] [] [] [((0,0),(0,1))]
DISCARD 42569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42570 [(0,0)] HALF_D_PLUS_2 [42568] [] [] [] []
IDLE 42571 [(0,0)] 20 [] [] [] [] []
INJECT_T 42572 [(1,0)] D [] [] [] [] []
MERGE 42573 [(1,0),(0,0)] D [] [42575] [] [] [((0,0),(1,0))]
DISCARD 42574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42575 [(0,0)] HALF_D_PLUS_2 [42573] [] [] [] []
IDLE 42576 [(0,0)] 172 [] [] [] [] []
INJECT_T 42577 [(0,1)] D [] [] [] [] []
MERGE 42578 [(0,1),(0,0)] D [] [42580] [] [] [((0,0),(0,1))]
DISCARD 42579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42580 [(0,0)] HALF_D_PLUS_2 [42578] [] [] [] []
IDLE 42581 [(0,0)] 148 [] [] [] [] []
INJECT_T 42582 [(1,0)] D [] [] [] [] []
MERGE 42583 [(1,0),(0,0)] D [] [42585] [] [] [((0,0),(1,0))]
DISCARD 42584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42585 [(0,0)] HALF_D_PLUS_2 [42583] [] [] [] []
IDLE 42586 [(0,0)] 151 [] [] [] [] []
INJECT_T 42587 [(0,1)] D [] [] [] [] []
MERGE 42588 [(0,1),(0,0)] D [] [42590] [] [] [((0,0),(0,1))]
DISCARD 42589 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42590 [(0,0)] HALF_D_PLUS_2 [42588] [] [] [] []
IDLE 42591 [(0,0)] 141 [] [] [] [] []
INJECT_T 42592 [(1,0)] D [] [] [] [] []
MERGE 42593 [(1,0),(0,0)] D [] [42595] [] [] [((0,0),(1,0))]
DISCARD 42594 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42595 [(0,0)] HALF_D_PLUS_2 [42593] [] [] [] []
IDLE 42596 [(0,0)] 2 [] [] [] [] []
INJECT_T 42597 [(0,1)] D [] [] [] [] []
MERGE 42598 [(0,1),(0,0)] D [] [42600] [] [] [((0,0),(0,1))]
DISCARD 42599 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42600 [(0,0)] HALF_D_PLUS_2 [42598] [] [] [] []
IDLE 42601 [(0,0)] 139 [] [] [] [] []
INJECT_T 42602 [(1,0)] D [] [] [] [] []
MERGE 42603 [(1,0),(0,0)] D [] [42605] [] [] [((0,0),(1,0))]
DISCARD 42604 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42605 [(0,0)] HALF_D_PLUS_2 [42603] [] [] [] []
IDLE 42606 [(0,0)] 80 [] [] [] [] []
INJECT_T 42607 [(0,1)] D [] [] [] [] []
MERGE 42608 [(0,1),(0,0)] D [] [42610] [] [] [((0,0),(0,1))]
DISCARD 42609 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42610 [(0,0)] HALF_D_PLUS_2 [42608] [] [] [] []
IDLE 42611 [(0,0)] 8 [] [] [] [] []
INJECT_T 42612 [(1,0)] D [] [] [] [] []
MERGE 42613 [(1,0),(0,0)] D [] [42615] [] [] [((0,0),(1,0))]
DISCARD 42614 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42615 [(0,0)] HALF_D_PLUS_2 [42613] [] [] [] []
IDLE 42616 [(0,0)] 164 [] [] [] [] []
INJECT_T 42617 [(0,1)] D [] [] [] [] []
MERGE 42618 [(0,1),(0,0)] D [] [42620] [] [] [((0,0),(0,1))]
DISCARD 42619 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42620 [(0,0)] HALF_D_PLUS_2 [42618] [] [] [] []
IDLE 42621 [(0,0)] 63 [] [] [] [] []
INJECT_T 42622 [(1,0)] D [] [] [] [] []
MERGE 42623 [(1,0),(0,0)] D [] [42625] [] [] [((0,0),(1,0))]
DISCARD 42624 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42625 [(0,0)] HALF_D_PLUS_2 [42623] [] [] [] []
IDLE 42626 [(0,0)] 192 [] [] [] [] []
INJECT_T 42627 [(0,1)] D [] [] [] [] []
MERGE 42628 [(0,1),(0,0)] D [] [42630] [] [] [((0,0),(0,1))]
DISCARD 42629 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42630 [(0,0)] HALF_D_PLUS_2 [42628] [] [] [] []
IDLE 42631 [(0,0)] 57 [] [] [] [] []
INJECT_T 42632 [(1,0)] D [] [] [] [] []
MERGE 42633 [(1,0),(0,0)] D [] [42635] [] [] [((0,0),(1,0))]
DISCARD 42634 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42635 [(0,0)] HALF_D_PLUS_2 [42633] [] [] [] []
IDLE 42636 [(0,0)] 49 [] [] [] [] []
INJECT_T 42637 [(0,1)] D [] [] [] [] []
MERGE 42638 [(0,1),(0,0)] D [] [42640] [] [] [((0,0),(0,1))]
DISCARD 42639 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42640 [(0,0)] HALF_D_PLUS_2 [42638] [] [] [] []
IDLE 42641 [(0,0)] 7 [] [] [] [] []
INJECT_T 42642 [(1,0)] D [] [] [] [] []
MERGE 42643 [(1,0),(0,0)] D [] [42645] [] [] [((0,0),(1,0))]
DISCARD 42644 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42645 [(0,0)] HALF_D_PLUS_2 [42643] [] [] [] []
IDLE 42646 [(0,0)] 191 [] [] [] [] []
INJECT_T 42647 [(0,1)] D [] [] [] [] []
MERGE 42648 [(0,1),(0,0)] D [] [42650] [] [] [((0,0),(0,1))]
DISCARD 42649 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42650 [(0,0)] HALF_D_PLUS_2 [42648] [] [] [] []
IDLE 42651 [(0,0)] 72 [] [] [] [] []
INJECT_T 42652 [(1,0)] D [] [] [] [] []
MERGE 42653 [(1,0),(0,0)] D [] [42655] [] [] [((0,0),(1,0))]
DISCARD 42654 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42655 [(0,0)] HALF_D_PLUS_2 [42653] [] [] [] []
IDLE 42656 [(0,0)] 93 [] [] [] [] []
INJECT_T 42657 [(0,1)] D [] [] [] [] []
MERGE 42658 [(0,1),(0,0)] D [] [42660] [] [] [((0,0),(0,1))]
DISCARD 42659 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42660 [(0,0)] HALF_D_PLUS_2 [42658] [] [] [] []
IDLE 42661 [(0,0)] 5 [] [] [] [] []
INJECT_T 42662 [(1,0)] D [] [] [] [] []
MERGE 42663 [(1,0),(0,0)] D [] [42665] [] [] [((0,0),(1,0))]
DISCARD 42664 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42665 [(0,0)] HALF_D_PLUS_2 [42663] [] [] [] []
IDLE 42666 [(0,0)] 9 [] [] [] [] []
INJECT_T 42667 [(0,1)] D [] [] [] [] []
MERGE 42668 [(0,1),(0,0)] D [] [42670] [] [] [((0,0),(0,1))]
DISCARD 42669 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42670 [(0,0)] HALF_D_PLUS_2 [42668] [] [] [] []
IDLE 42671 [(0,0)] 2 [] [] [] [] []
INJECT_T 42672 [(1,0)] D [] [] [] [] []
MERGE 42673 [(1,0),(0,0)] D [] [42675] [] [] [((0,0),(1,0))]
DISCARD 42674 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42675 [(0,0)] HALF_D_PLUS_2 [42673] [] [] [] []
IDLE 42676 [(0,0)] 2 [] [] [] [] []
INJECT_T 42677 [(0,1)] D [] [] [] [] []
MERGE 42678 [(0,1),(0,0)] D [] [42680] [] [] [((0,0),(0,1))]
DISCARD 42679 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42680 [(0,0)] HALF_D_PLUS_2 [42678] [] [] [] []
IDLE 42681 [(0,0)] 36 [] [] [] [] []
INJECT_T 42682 [(1,0)] D [] [] [] [] []
MERGE 42683 [(1,0),(0,0)] D [] [42685] [] [] [((0,0),(1,0))]
DISCARD 42684 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42685 [(0,0)] HALF_D_PLUS_2 [42683] [] [] [] []
IDLE 42686 [(0,0)] 19 [] [] [] [] []
INJECT_T 42687 [(0,1)] D [] [] [] [] []
MERGE 42688 [(0,1),(0,0)] D [] [42690] [] [] [((0,0),(0,1))]
DISCARD 42689 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42690 [(0,0)] HALF_D_PLUS_2 [42688] [] [] [] []
IDLE 42691 [(0,0)] 38 [] [] [] [] []
INJECT_T 42692 [(1,0)] D [] [] [] [] []
MERGE 42693 [(1,0),(0,0)] D [] [42695] [] [] [((0,0),(1,0))]
DISCARD 42694 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42695 [(0,0)] HALF_D_PLUS_2 [42693] [] [] [] []
IDLE 42696 [(0,0)] 110 [] [] [] [] []
INJECT_T 42697 [(0,1)] D [] [] [] [] []
MERGE 42698 [(0,1),(0,0)] D [] [42700] [] [] [((0,0),(0,1))]
DISCARD 42699 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42700 [(0,0)] HALF_D_PLUS_2 [42698] [] [] [] []
IDLE 42701 [(0,0)] 190 [] [] [] [] []
INJECT_T 42702 [(1,0)] D [] [] [] [] []
MERGE 42703 [(1,0),(0,0)] D [] [42705] [] [] [((0,0),(1,0))]
DISCARD 42704 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42705 [(0,0)] HALF_D_PLUS_2 [42703] [] [] [] []
IDLE 42706 [(0,0)] 199 [] [] [] [] []
INJECT_T 42707 [(0,1)] D [] [] [] [] []
MERGE 42708 [(0,1),(0,0)] D [] [42710] [] [] [((0,0),(0,1))]
DISCARD 42709 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42710 [(0,0)] HALF_D_PLUS_2 [42708] [] [] [] []
IDLE 42711 [(0,0)] 151 [] [] [] [] []
INJECT_T 42712 [(1,0)] D [] [] [] [] []
MERGE 42713 [(1,0),(0,0)] D [] [42715] [] [] [((0,0),(1,0))]
DISCARD 42714 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42715 [(0,0)] HALF_D_PLUS_2 [42713] [] [] [] []
IDLE 42716 [(0,0)] 166 [] [] [] [] []
INJECT_T 42717 [(0,1)] D [] [] [] [] []
MERGE 42718 [(0,1),(0,0)] D [] [42720] [] [] [((0,0),(0,1))]
DISCARD 42719 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42720 [(0,0)] HALF_D_PLUS_2 [42718] [] [] [] []
IDLE 42721 [(0,0)] 49 [] [] [] [] []
INJECT_T 42722 [(1,0)] D [] [] [] [] []
MERGE 42723 [(1,0),(0,0)] D [] [42725] [] [] [((0,0),(1,0))]
DISCARD 42724 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42725 [(0,0)] HALF_D_PLUS_2 [42723] [] [] [] []
IDLE 42726 [(0,0)] 194 [] [] [] [] []
INJECT_T 42727 [(0,1)] D [] [] [] [] []
MERGE 42728 [(0,1),(0,0)] D [] [42730] [] [] [((0,0),(0,1))]
DISCARD 42729 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42730 [(0,0)] HALF_D_PLUS_2 [42728] [] [] [] []
IDLE 42731 [(0,0)] 34 [] [] [] [] []
INJECT_T 42732 [(1,0)] D [] [] [] [] []
MERGE 42733 [(1,0),(0,0)] D [] [42735] [] [] [((0,0),(1,0))]
DISCARD 42734 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42735 [(0,0)] HALF_D_PLUS_2 [42733] [] [] [] []
IDLE 42736 [(0,0)] 187 [] [] [] [] []
INJECT_T 42737 [(0,1)] D [] [] [] [] []
MERGE 42738 [(0,1),(0,0)] D [] [42740] [] [] [((0,0),(0,1))]
DISCARD 42739 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42740 [(0,0)] HALF_D_PLUS_2 [42738] [] [] [] []
IDLE 42741 [(0,0)] 62 [] [] [] [] []
INJECT_T 42742 [(1,0)] D [] [] [] [] []
MERGE 42743 [(1,0),(0,0)] D [] [42745] [] [] [((0,0),(1,0))]
DISCARD 42744 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42745 [(0,0)] HALF_D_PLUS_2 [42743] [] [] [] []
IDLE 42746 [(0,0)] 180 [] [] [] [] []
INJECT_T 42747 [(0,1)] D [] [] [] [] []
MERGE 42748 [(0,1),(0,0)] D [] [42750] [] [] [((0,0),(0,1))]
DISCARD 42749 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42750 [(0,0)] HALF_D_PLUS_2 [42748] [] [] [] []
IDLE 42751 [(0,0)] 63 [] [] [] [] []
INJECT_T 42752 [(1,0)] D [] [] [] [] []
MERGE 42753 [(1,0),(0,0)] D [] [42755] [] [] [((0,0),(1,0))]
DISCARD 42754 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42755 [(0,0)] HALF_D_PLUS_2 [42753] [] [] [] []
IDLE 42756 [(0,0)] 163 [] [] [] [] []
INJECT_T 42757 [(0,1)] D [] [] [] [] []
MERGE 42758 [(0,1),(0,0)] D [] [42760] [] [] [((0,0),(0,1))]
DISCARD 42759 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42760 [(0,0)] HALF_D_PLUS_2 [42758] [] [] [] []
IDLE 42761 [(0,0)] 115 [] [] [] [] []
INJECT_T 42762 [(1,0)] D [] [] [] [] []
MERGE 42763 [(1,0),(0,0)] D [] [42765] [] [] [((0,0),(1,0))]
DISCARD 42764 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42765 [(0,0)] HALF_D_PLUS_2 [42763] [] [] [] []
IDLE 42766 [(0,0)] 123 [] [] [] [] []
INJECT_T 42767 [(0,1)] D [] [] [] [] []
MERGE 42768 [(0,1),(0,0)] D [] [42770] [] [] [((0,0),(0,1))]
DISCARD 42769 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42770 [(0,0)] HALF_D_PLUS_2 [42768] [] [] [] []
IDLE 42771 [(0,0)] 168 [] [] [] [] []
INJECT_T 42772 [(1,0)] D [] [] [] [] []
MERGE 42773 [(1,0),(0,0)] D [] [42775] [] [] [((0,0),(1,0))]
DISCARD 42774 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42775 [(0,0)] HALF_D_PLUS_2 [42773] [] [] [] []
IDLE 42776 [(0,0)] 139 [] [] [] [] []
INJECT_T 42777 [(0,1)] D [] [] [] [] []
MERGE 42778 [(0,1),(0,0)] D [] [42780] [] [] [((0,0),(0,1))]
DISCARD 42779 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42780 [(0,0)] HALF_D_PLUS_2 [42778] [] [] [] []
IDLE 42781 [(0,0)] 144 [] [] [] [] []
INJECT_T 42782 [(1,0)] D [] [] [] [] []
MERGE 42783 [(1,0),(0,0)] D [] [42785] [] [] [((0,0),(1,0))]
DISCARD 42784 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42785 [(0,0)] HALF_D_PLUS_2 [42783] [] [] [] []
IDLE 42786 [(0,0)] 190 [] [] [] [] []
INJECT_T 42787 [(0,1)] D [] [] [] [] []
MERGE 42788 [(0,1),(0,0)] D [] [42790] [] [] [((0,0),(0,1))]
DISCARD 42789 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42790 [(0,0)] HALF_D_PLUS_2 [42788] [] [] [] []
IDLE 42791 [(0,0)] 130 [] [] [] [] []
INJECT_T 42792 [(1,0)] D [] [] [] [] []
MERGE 42793 [(1,0),(0,0)] D [] [42795] [] [] [((0,0),(1,0))]
DISCARD 42794 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42795 [(0,0)] HALF_D_PLUS_2 [42793] [] [] [] []
IDLE 42796 [(0,0)] 130 [] [] [] [] []
INJECT_T 42797 [(0,1)] D [] [] [] [] []
MERGE 42798 [(0,1),(0,0)] D [] [42800] [] [] [((0,0),(0,1))]
DISCARD 42799 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42800 [(0,0)] HALF_D_PLUS_2 [42798] [] [] [] []
IDLE 42801 [(0,0)] 78 [] [] [] [] []
INJECT_T 42802 [(1,0)] D [] [] [] [] []
MERGE 42803 [(1,0),(0,0)] D [] [42805] [] [] [((0,0),(1,0))]
DISCARD 42804 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42805 [(0,0)] HALF_D_PLUS_2 [42803] [] [] [] []
IDLE 42806 [(0,0)] 17 [] [] [] [] []
INJECT_T 42807 [(0,1)] D [] [] [] [] []
MERGE 42808 [(0,1),(0,0)] D [] [42810] [] [] [((0,0),(0,1))]
DISCARD 42809 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42810 [(0,0)] HALF_D_PLUS_2 [42808] [] [] [] []
IDLE 42811 [(0,0)] 64 [] [] [] [] []
INJECT_T 42812 [(1,0)] D [] [] [] [] []
MERGE 42813 [(1,0),(0,0)] D [] [42815] [] [] [((0,0),(1,0))]
DISCARD 42814 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42815 [(0,0)] HALF_D_PLUS_2 [42813] [] [] [] []
IDLE 42816 [(0,0)] 106 [] [] [] [] []
INJECT_T 42817 [(0,1)] D [] [] [] [] []
MERGE 42818 [(0,1),(0,0)] D [] [42820] [] [] [((0,0),(0,1))]
DISCARD 42819 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42820 [(0,0)] HALF_D_PLUS_2 [42818] [] [] [] []
IDLE 42821 [(0,0)] 22 [] [] [] [] []
INJECT_T 42822 [(1,0)] D [] [] [] [] []
MERGE 42823 [(1,0),(0,0)] D [] [42825] [] [] [((0,0),(1,0))]
DISCARD 42824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42825 [(0,0)] HALF_D_PLUS_2 [42823] [] [] [] []
IDLE 42826 [(0,0)] 158 [] [] [] [] []
INJECT_T 42827 [(0,1)] D [] [] [] [] []
MERGE 42828 [(0,1),(0,0)] D [] [42830] [] [] [((0,0),(0,1))]
DISCARD 42829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42830 [(0,0)] HALF_D_PLUS_2 [42828] [] [] [] []
IDLE 42831 [(0,0)] 159 [] [] [] [] []
INJECT_T 42832 [(1,0)] D [] [] [] [] []
MERGE 42833 [(1,0),(0,0)] D [] [42835] [] [] [((0,0),(1,0))]
DISCARD 42834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42835 [(0,0)] HALF_D_PLUS_2 [42833] [] [] [] []
IDLE 42836 [(0,0)] 22 [] [] [] [] []
INJECT_T 42837 [(0,1)] D [] [] [] [] []
MERGE 42838 [(0,1),(0,0)] D [] [42840] [] [] [((0,0),(0,1))]
DISCARD 42839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42840 [(0,0)] HALF_D_PLUS_2 [42838] [] [] [] []
IDLE 42841 [(0,0)] 134 [] [] [] [] []
INJECT_T 42842 [(1,0)] D [] [] [] [] []
MERGE 42843 [(1,0),(0,0)] D [] [42845] [] [] [((0,0),(1,0))]
DISCARD 42844 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42845 [(0,0)] HALF_D_PLUS_2 [42843] [] [] [] []
IDLE 42846 [(0,0)] 15 [] [] [] [] []
INJECT_T 42847 [(0,1)] D [] [] [] [] []
MERGE 42848 [(0,1),(0,0)] D [] [42850] [] [] [((0,0),(0,1))]
DISCARD 42849 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42850 [(0,0)] HALF_D_PLUS_2 [42848] [] [] [] []
IDLE 42851 [(0,0)] 16 [] [] [] [] []
INJECT_T 42852 [(1,0)] D [] [] [] [] []
MERGE 42853 [(1,0),(0,0)] D [] [42855] [] [] [((0,0),(1,0))]
DISCARD 42854 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42855 [(0,0)] HALF_D_PLUS_2 [42853] [] [] [] []
IDLE 42856 [(0,0)] 170 [] [] [] [] []
INJECT_T 42857 [(0,1)] D [] [] [] [] []
MERGE 42858 [(0,1),(0,0)] D [] [42860] [] [] [((0,0),(0,1))]
DISCARD 42859 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42860 [(0,0)] HALF_D_PLUS_2 [42858] [] [] [] []
IDLE 42861 [(0,0)] 106 [] [] [] [] []
INJECT_T 42862 [(1,0)] D [] [] [] [] []
MERGE 42863 [(1,0),(0,0)] D [] [42865] [] [] [((0,0),(1,0))]
DISCARD 42864 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42865 [(0,0)] HALF_D_PLUS_2 [42863] [] [] [] []
IDLE 42866 [(0,0)] 17 [] [] [] [] []
INJECT_T 42867 [(0,1)] D [] [] [] [] []
MERGE 42868 [(0,1),(0,0)] D [] [42870] [] [] [((0,0),(0,1))]
DISCARD 42869 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42870 [(0,0)] HALF_D_PLUS_2 [42868] [] [] [] []
IDLE 42871 [(0,0)] 142 [] [] [] [] []
INJECT_T 42872 [(1,0)] D [] [] [] [] []
MERGE 42873 [(1,0),(0,0)] D [] [42875] [] [] [((0,0),(1,0))]
DISCARD 42874 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42875 [(0,0)] HALF_D_PLUS_2 [42873] [] [] [] []
IDLE 42876 [(0,0)] 30 [] [] [] [] []
INJECT_T 42877 [(0,1)] D [] [] [] [] []
MERGE 42878 [(0,1),(0,0)] D [] [42880] [] [] [((0,0),(0,1))]
DISCARD 42879 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42880 [(0,0)] HALF_D_PLUS_2 [42878] [] [] [] []
IDLE 42881 [(0,0)] 37 [] [] [] [] []
INJECT_T 42882 [(1,0)] D [] [] [] [] []
MERGE 42883 [(1,0),(0,0)] D [] [42885] [] [] [((0,0),(1,0))]
DISCARD 42884 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42885 [(0,0)] HALF_D_PLUS_2 [42883] [] [] [] []
IDLE 42886 [(0,0)] 103 [] [] [] [] []
INJECT_T 42887 [(0,1)] D [] [] [] [] []
MERGE 42888 [(0,1),(0,0)] D [] [42890] [] [] [((0,0),(0,1))]
DISCARD 42889 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42890 [(0,0)] HALF_D_PLUS_2 [42888] [] [] [] []
IDLE 42891 [(0,0)] 117 [] [] [] [] []
INJECT_T 42892 [(1,0)] D [] [] [] [] []
MERGE 42893 [(1,0),(0,0)] D [] [42895] [] [] [((0,0),(1,0))]
DISCARD 42894 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42895 [(0,0)] HALF_D_PLUS_2 [42893] [] [] [] []
IDLE 42896 [(0,0)] 113 [] [] [] [] []
INJECT_T 42897 [(0,1)] D [] [] [] [] []
MERGE 42898 [(0,1),(0,0)] D [] [42900] [] [] [((0,0),(0,1))]
DISCARD 42899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42900 [(0,0)] HALF_D_PLUS_2 [42898] [] [] [] []
IDLE 42901 [(0,0)] 59 [] [] [] [] []
INJECT_T 42902 [(1,0)] D [] [] [] [] []
MERGE 42903 [(1,0),(0,0)] D [] [42905] [] [] [((0,0),(1,0))]
DISCARD 42904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42905 [(0,0)] HALF_D_PLUS_2 [42903] [] [] [] []
IDLE 42906 [(0,0)] 157 [] [] [] [] []
INJECT_T 42907 [(0,1)] D [] [] [] [] []
MERGE 42908 [(0,1),(0,0)] D [] [42910] [] [] [((0,0),(0,1))]
DISCARD 42909 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42910 [(0,0)] HALF_D_PLUS_2 [42908] [] [] [] []
IDLE 42911 [(0,0)] 57 [] [] [] [] []
INJECT_T 42912 [(1,0)] D [] [] [] [] []
MERGE 42913 [(1,0),(0,0)] D [] [42915] [] [] [((0,0),(1,0))]
DISCARD 42914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42915 [(0,0)] HALF_D_PLUS_2 [42913] [] [] [] []
IDLE 42916 [(0,0)] 145 [] [] [] [] []
INJECT_T 42917 [(0,1)] D [] [] [] [] []
MERGE 42918 [(0,1),(0,0)] D [] [42920] [] [] [((0,0),(0,1))]
DISCARD 42919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42920 [(0,0)] HALF_D_PLUS_2 [42918] [] [] [] []
IDLE 42921 [(0,0)] 180 [] [] [] [] []
INJECT_T 42922 [(1,0)] D [] [] [] [] []
MERGE 42923 [(1,0),(0,0)] D [] [42925] [] [] [((0,0),(1,0))]
DISCARD 42924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42925 [(0,0)] HALF_D_PLUS_2 [42923] [] [] [] []
IDLE 42926 [(0,0)] 14 [] [] [] [] []
INJECT_T 42927 [(0,1)] D [] [] [] [] []
MERGE 42928 [(0,1),(0,0)] D [] [42930] [] [] [((0,0),(0,1))]
DISCARD 42929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42930 [(0,0)] HALF_D_PLUS_2 [42928] [] [] [] []
IDLE 42931 [(0,0)] 41 [] [] [] [] []
INJECT_T 42932 [(1,0)] D [] [] [] [] []
MERGE 42933 [(1,0),(0,0)] D [] [42935] [] [] [((0,0),(1,0))]
DISCARD 42934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42935 [(0,0)] HALF_D_PLUS_2 [42933] [] [] [] []
IDLE 42936 [(0,0)] 112 [] [] [] [] []
INJECT_T 42937 [(0,1)] D [] [] [] [] []
MERGE 42938 [(0,1),(0,0)] D [] [42940] [] [] [((0,0),(0,1))]
DISCARD 42939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42940 [(0,0)] HALF_D_PLUS_2 [42938] [] [] [] []
IDLE 42941 [(0,0)] 44 [] [] [] [] []
INJECT_T 42942 [(1,0)] D [] [] [] [] []
MERGE 42943 [(1,0),(0,0)] D [] [42945] [] [] [((0,0),(1,0))]
DISCARD 42944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42945 [(0,0)] HALF_D_PLUS_2 [42943] [] [] [] []
IDLE 42946 [(0,0)] 138 [] [] [] [] []
INJECT_T 42947 [(0,1)] D [] [] [] [] []
MERGE 42948 [(0,1),(0,0)] D [] [42950] [] [] [((0,0),(0,1))]
DISCARD 42949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42950 [(0,0)] HALF_D_PLUS_2 [42948] [] [] [] []
IDLE 42951 [(0,0)] 145 [] [] [] [] []
INJECT_T 42952 [(1,0)] D [] [] [] [] []
MERGE 42953 [(1,0),(0,0)] D [] [42955] [] [] [((0,0),(1,0))]
DISCARD 42954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42955 [(0,0)] HALF_D_PLUS_2 [42953] [] [] [] []
IDLE 42956 [(0,0)] 198 [] [] [] [] []
INJECT_T 42957 [(0,1)] D [] [] [] [] []
MERGE 42958 [(0,1),(0,0)] D [] [42960] [] [] [((0,0),(0,1))]
DISCARD 42959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42960 [(0,0)] HALF_D_PLUS_2 [42958] [] [] [] []
IDLE 42961 [(0,0)] 25 [] [] [] [] []
INJECT_T 42962 [(1,0)] D [] [] [] [] []
MERGE 42963 [(1,0),(0,0)] D [] [42965] [] [] [((0,0),(1,0))]
DISCARD 42964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42965 [(0,0)] HALF_D_PLUS_2 [42963] [] [] [] []
IDLE 42966 [(0,0)] 160 [] [] [] [] []
INJECT_T 42967 [(0,1)] D [] [] [] [] []
MERGE 42968 [(0,1),(0,0)] D [] [42970] [] [] [((0,0),(0,1))]
DISCARD 42969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42970 [(0,0)] HALF_D_PLUS_2 [42968] [] [] [] []
IDLE 42971 [(0,0)] 199 [] [] [] [] []
INJECT_T 42972 [(1,0)] D [] [] [] [] []
MERGE 42973 [(1,0),(0,0)] D [] [42975] [] [] [((0,0),(1,0))]
DISCARD 42974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42975 [(0,0)] HALF_D_PLUS_2 [42973] [] [] [] []
IDLE 42976 [(0,0)] 180 [] [] [] [] []
INJECT_T 42977 [(0,1)] D [] [] [] [] []
MERGE 42978 [(0,1),(0,0)] D [] [42980] [] [] [((0,0),(0,1))]
DISCARD 42979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42980 [(0,0)] HALF_D_PLUS_2 [42978] [] [] [] []
IDLE 42981 [(0,0)] 22 [] [] [] [] []
INJECT_T 42982 [(1,0)] D [] [] [] [] []
MERGE 42983 [(1,0),(0,0)] D [] [42985] [] [] [((0,0),(1,0))]
DISCARD 42984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42985 [(0,0)] HALF_D_PLUS_2 [42983] [] [] [] []
IDLE 42986 [(0,0)] 65 [] [] [] [] []
INJECT_T 42987 [(0,1)] D [] [] [] [] []
MERGE 42988 [(0,1),(0,0)] D [] [42990] [] [] [((0,0),(0,1))]
DISCARD 42989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 42990 [(0,0)] HALF_D_PLUS_2 [42988] [] [] [] []
IDLE 42991 [(0,0)] 81 [] [] [] [] []
INJECT_T 42992 [(1,0)] D [] [] [] [] []
MERGE 42993 [(1,0),(0,0)] D [] [42995] [] [] [((0,0),(1,0))]
DISCARD 42994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 42995 [(0,0)] HALF_D_PLUS_2 [42993] [] [] [] []
IDLE 42996 [(0,0)] 104 [] [] [] [] []
INJECT_T 42997 [(0,1)] D [] [] [] [] []
MERGE 42998 [(0,1),(0,0)] D [] [43000] [] [] [((0,0),(0,1))]
DISCARD 42999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43000 [(0,0)] HALF_D_PLUS_2 [42998] [] [] [] []
IDLE 43001 [(0,0)] 47 [] [] [] [] []
INJECT_T 43002 [(1,0)] D [] [] [] [] []
MERGE 43003 [(1,0),(0,0)] D [] [43005] [] [] [((0,0),(1,0))]
DISCARD 43004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43005 [(0,0)] HALF_D_PLUS_2 [43003] [] [] [] []
IDLE 43006 [(0,0)] 10 [] [] [] [] []
INJECT_T 43007 [(0,1)] D [] [] [] [] []
MERGE 43008 [(0,1),(0,0)] D [] [43010] [] [] [((0,0),(0,1))]
DISCARD 43009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43010 [(0,0)] HALF_D_PLUS_2 [43008] [] [] [] []
IDLE 43011 [(0,0)] 156 [] [] [] [] []
INJECT_T 43012 [(1,0)] D [] [] [] [] []
MERGE 43013 [(1,0),(0,0)] D [] [43015] [] [] [((0,0),(1,0))]
DISCARD 43014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43015 [(0,0)] HALF_D_PLUS_2 [43013] [] [] [] []
IDLE 43016 [(0,0)] 160 [] [] [] [] []
INJECT_T 43017 [(0,1)] D [] [] [] [] []
MERGE 43018 [(0,1),(0,0)] D [] [43020] [] [] [((0,0),(0,1))]
DISCARD 43019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43020 [(0,0)] HALF_D_PLUS_2 [43018] [] [] [] []
IDLE 43021 [(0,0)] 6 [] [] [] [] []
INJECT_T 43022 [(1,0)] D [] [] [] [] []
MERGE 43023 [(1,0),(0,0)] D [] [43025] [] [] [((0,0),(1,0))]
DISCARD 43024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43025 [(0,0)] HALF_D_PLUS_2 [43023] [] [] [] []
IDLE 43026 [(0,0)] 119 [] [] [] [] []
INJECT_T 43027 [(0,1)] D [] [] [] [] []
MERGE 43028 [(0,1),(0,0)] D [] [43030] [] [] [((0,0),(0,1))]
DISCARD 43029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43030 [(0,0)] HALF_D_PLUS_2 [43028] [] [] [] []
IDLE 43031 [(0,0)] 120 [] [] [] [] []
INJECT_T 43032 [(1,0)] D [] [] [] [] []
MERGE 43033 [(1,0),(0,0)] D [] [43035] [] [] [((0,0),(1,0))]
DISCARD 43034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43035 [(0,0)] HALF_D_PLUS_2 [43033] [] [] [] []
IDLE 43036 [(0,0)] 140 [] [] [] [] []
INJECT_T 43037 [(0,1)] D [] [] [] [] []
MERGE 43038 [(0,1),(0,0)] D [] [43040] [] [] [((0,0),(0,1))]
DISCARD 43039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43040 [(0,0)] HALF_D_PLUS_2 [43038] [] [] [] []
IDLE 43041 [(0,0)] 90 [] [] [] [] []
INJECT_T 43042 [(1,0)] D [] [] [] [] []
MERGE 43043 [(1,0),(0,0)] D [] [43045] [] [] [((0,0),(1,0))]
DISCARD 43044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43045 [(0,0)] HALF_D_PLUS_2 [43043] [] [] [] []
IDLE 43046 [(0,0)] 200 [] [] [] [] []
INJECT_T 43047 [(0,1)] D [] [] [] [] []
MERGE 43048 [(0,1),(0,0)] D [] [43050] [] [] [((0,0),(0,1))]
DISCARD 43049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43050 [(0,0)] HALF_D_PLUS_2 [43048] [] [] [] []
IDLE 43051 [(0,0)] 188 [] [] [] [] []
INJECT_T 43052 [(1,0)] D [] [] [] [] []
MERGE 43053 [(1,0),(0,0)] D [] [43055] [] [] [((0,0),(1,0))]
DISCARD 43054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43055 [(0,0)] HALF_D_PLUS_2 [43053] [] [] [] []
IDLE 43056 [(0,0)] 164 [] [] [] [] []
INJECT_T 43057 [(0,1)] D [] [] [] [] []
MERGE 43058 [(0,1),(0,0)] D [] [43060] [] [] [((0,0),(0,1))]
DISCARD 43059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43060 [(0,0)] HALF_D_PLUS_2 [43058] [] [] [] []
IDLE 43061 [(0,0)] 96 [] [] [] [] []
INJECT_T 43062 [(1,0)] D [] [] [] [] []
MERGE 43063 [(1,0),(0,0)] D [] [43065] [] [] [((0,0),(1,0))]
DISCARD 43064 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43065 [(0,0)] HALF_D_PLUS_2 [43063] [] [] [] []
IDLE 43066 [(0,0)] 45 [] [] [] [] []
INJECT_T 43067 [(0,1)] D [] [] [] [] []
MERGE 43068 [(0,1),(0,0)] D [] [43070] [] [] [((0,0),(0,1))]
DISCARD 43069 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43070 [(0,0)] HALF_D_PLUS_2 [43068] [] [] [] []
IDLE 43071 [(0,0)] 43 [] [] [] [] []
INJECT_T 43072 [(1,0)] D [] [] [] [] []
MERGE 43073 [(1,0),(0,0)] D [] [43075] [] [] [((0,0),(1,0))]
DISCARD 43074 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43075 [(0,0)] HALF_D_PLUS_2 [43073] [] [] [] []
IDLE 43076 [(0,0)] 17 [] [] [] [] []
INJECT_T 43077 [(0,1)] D [] [] [] [] []
MERGE 43078 [(0,1),(0,0)] D [] [43080] [] [] [((0,0),(0,1))]
DISCARD 43079 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43080 [(0,0)] HALF_D_PLUS_2 [43078] [] [] [] []
IDLE 43081 [(0,0)] 194 [] [] [] [] []
INJECT_T 43082 [(1,0)] D [] [] [] [] []
MERGE 43083 [(1,0),(0,0)] D [] [43085] [] [] [((0,0),(1,0))]
DISCARD 43084 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43085 [(0,0)] HALF_D_PLUS_2 [43083] [] [] [] []
IDLE 43086 [(0,0)] 68 [] [] [] [] []
INJECT_T 43087 [(0,1)] D [] [] [] [] []
MERGE 43088 [(0,1),(0,0)] D [] [43090] [] [] [((0,0),(0,1))]
DISCARD 43089 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43090 [(0,0)] HALF_D_PLUS_2 [43088] [] [] [] []
IDLE 43091 [(0,0)] 44 [] [] [] [] []
INJECT_T 43092 [(1,0)] D [] [] [] [] []
MERGE 43093 [(1,0),(0,0)] D [] [43095] [] [] [((0,0),(1,0))]
DISCARD 43094 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43095 [(0,0)] HALF_D_PLUS_2 [43093] [] [] [] []
IDLE 43096 [(0,0)] 135 [] [] [] [] []
INJECT_T 43097 [(0,1)] D [] [] [] [] []
MERGE 43098 [(0,1),(0,0)] D [] [43100] [] [] [((0,0),(0,1))]
DISCARD 43099 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43100 [(0,0)] HALF_D_PLUS_2 [43098] [] [] [] []
IDLE 43101 [(0,0)] 65 [] [] [] [] []
INJECT_T 43102 [(1,0)] D [] [] [] [] []
MERGE 43103 [(1,0),(0,0)] D [] [43105] [] [] [((0,0),(1,0))]
DISCARD 43104 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43105 [(0,0)] HALF_D_PLUS_2 [43103] [] [] [] []
IDLE 43106 [(0,0)] 7 [] [] [] [] []
INJECT_T 43107 [(0,1)] D [] [] [] [] []
MERGE 43108 [(0,1),(0,0)] D [] [43110] [] [] [((0,0),(0,1))]
DISCARD 43109 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43110 [(0,0)] HALF_D_PLUS_2 [43108] [] [] [] []
IDLE 43111 [(0,0)] 105 [] [] [] [] []
INJECT_T 43112 [(1,0)] D [] [] [] [] []
MERGE 43113 [(1,0),(0,0)] D [] [43115] [] [] [((0,0),(1,0))]
DISCARD 43114 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43115 [(0,0)] HALF_D_PLUS_2 [43113] [] [] [] []
IDLE 43116 [(0,0)] 160 [] [] [] [] []
INJECT_T 43117 [(0,1)] D [] [] [] [] []
MERGE 43118 [(0,1),(0,0)] D [] [43120] [] [] [((0,0),(0,1))]
DISCARD 43119 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43120 [(0,0)] HALF_D_PLUS_2 [43118] [] [] [] []
IDLE 43121 [(0,0)] 15 [] [] [] [] []
INJECT_T 43122 [(1,0)] D [] [] [] [] []
MERGE 43123 [(1,0),(0,0)] D [] [43125] [] [] [((0,0),(1,0))]
DISCARD 43124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43125 [(0,0)] HALF_D_PLUS_2 [43123] [] [] [] []
IDLE 43126 [(0,0)] 120 [] [] [] [] []
INJECT_T 43127 [(0,1)] D [] [] [] [] []
MERGE 43128 [(0,1),(0,0)] D [] [43130] [] [] [((0,0),(0,1))]
DISCARD 43129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43130 [(0,0)] HALF_D_PLUS_2 [43128] [] [] [] []
IDLE 43131 [(0,0)] 193 [] [] [] [] []
INJECT_T 43132 [(1,0)] D [] [] [] [] []
MERGE 43133 [(1,0),(0,0)] D [] [43135] [] [] [((0,0),(1,0))]
DISCARD 43134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43135 [(0,0)] HALF_D_PLUS_2 [43133] [] [] [] []
IDLE 43136 [(0,0)] 166 [] [] [] [] []
INJECT_T 43137 [(0,1)] D [] [] [] [] []
MERGE 43138 [(0,1),(0,0)] D [] [43140] [] [] [((0,0),(0,1))]
DISCARD 43139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43140 [(0,0)] HALF_D_PLUS_2 [43138] [] [] [] []
IDLE 43141 [(0,0)] 35 [] [] [] [] []
INJECT_T 43142 [(1,0)] D [] [] [] [] []
MERGE 43143 [(1,0),(0,0)] D [] [43145] [] [] [((0,0),(1,0))]
DISCARD 43144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43145 [(0,0)] HALF_D_PLUS_2 [43143] [] [] [] []
IDLE 43146 [(0,0)] 68 [] [] [] [] []
INJECT_T 43147 [(0,1)] D [] [] [] [] []
MERGE 43148 [(0,1),(0,0)] D [] [43150] [] [] [((0,0),(0,1))]
DISCARD 43149 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43150 [(0,0)] HALF_D_PLUS_2 [43148] [] [] [] []
IDLE 43151 [(0,0)] 91 [] [] [] [] []
INJECT_T 43152 [(1,0)] D [] [] [] [] []
MERGE 43153 [(1,0),(0,0)] D [] [43155] [] [] [((0,0),(1,0))]
DISCARD 43154 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43155 [(0,0)] HALF_D_PLUS_2 [43153] [] [] [] []
IDLE 43156 [(0,0)] 65 [] [] [] [] []
INJECT_T 43157 [(0,1)] D [] [] [] [] []
MERGE 43158 [(0,1),(0,0)] D [] [43160] [] [] [((0,0),(0,1))]
DISCARD 43159 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43160 [(0,0)] HALF_D_PLUS_2 [43158] [] [] [] []
IDLE 43161 [(0,0)] 64 [] [] [] [] []
INJECT_T 43162 [(1,0)] D [] [] [] [] []
MERGE 43163 [(1,0),(0,0)] D [] [43165] [] [] [((0,0),(1,0))]
DISCARD 43164 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43165 [(0,0)] HALF_D_PLUS_2 [43163] [] [] [] []
IDLE 43166 [(0,0)] 23 [] [] [] [] []
INJECT_T 43167 [(0,1)] D [] [] [] [] []
MERGE 43168 [(0,1),(0,0)] D [] [43170] [] [] [((0,0),(0,1))]
DISCARD 43169 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43170 [(0,0)] HALF_D_PLUS_2 [43168] [] [] [] []
IDLE 43171 [(0,0)] 104 [] [] [] [] []
INJECT_T 43172 [(1,0)] D [] [] [] [] []
MERGE 43173 [(1,0),(0,0)] D [] [43175] [] [] [((0,0),(1,0))]
DISCARD 43174 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43175 [(0,0)] HALF_D_PLUS_2 [43173] [] [] [] []
IDLE 43176 [(0,0)] 31 [] [] [] [] []
INJECT_T 43177 [(0,1)] D [] [] [] [] []
MERGE 43178 [(0,1),(0,0)] D [] [43180] [] [] [((0,0),(0,1))]
DISCARD 43179 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43180 [(0,0)] HALF_D_PLUS_2 [43178] [] [] [] []
IDLE 43181 [(0,0)] 131 [] [] [] [] []
INJECT_T 43182 [(1,0)] D [] [] [] [] []
MERGE 43183 [(1,0),(0,0)] D [] [43185] [] [] [((0,0),(1,0))]
DISCARD 43184 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43185 [(0,0)] HALF_D_PLUS_2 [43183] [] [] [] []
IDLE 43186 [(0,0)] 58 [] [] [] [] []
INJECT_T 43187 [(0,1)] D [] [] [] [] []
MERGE 43188 [(0,1),(0,0)] D [] [43190] [] [] [((0,0),(0,1))]
DISCARD 43189 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43190 [(0,0)] HALF_D_PLUS_2 [43188] [] [] [] []
IDLE 43191 [(0,0)] 90 [] [] [] [] []
INJECT_T 43192 [(1,0)] D [] [] [] [] []
MERGE 43193 [(1,0),(0,0)] D [] [43195] [] [] [((0,0),(1,0))]
DISCARD 43194 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43195 [(0,0)] HALF_D_PLUS_2 [43193] [] [] [] []
IDLE 43196 [(0,0)] 65 [] [] [] [] []
INJECT_T 43197 [(0,1)] D [] [] [] [] []
MERGE 43198 [(0,1),(0,0)] D [] [43200] [] [] [((0,0),(0,1))]
DISCARD 43199 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43200 [(0,0)] HALF_D_PLUS_2 [43198] [] [] [] []
IDLE 43201 [(0,0)] 107 [] [] [] [] []
INJECT_T 43202 [(1,0)] D [] [] [] [] []
MERGE 43203 [(1,0),(0,0)] D [] [43205] [] [] [((0,0),(1,0))]
DISCARD 43204 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43205 [(0,0)] HALF_D_PLUS_2 [43203] [] [] [] []
IDLE 43206 [(0,0)] 83 [] [] [] [] []
INJECT_T 43207 [(0,1)] D [] [] [] [] []
MERGE 43208 [(0,1),(0,0)] D [] [43210] [] [] [((0,0),(0,1))]
DISCARD 43209 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43210 [(0,0)] HALF_D_PLUS_2 [43208] [] [] [] []
IDLE 43211 [(0,0)] 138 [] [] [] [] []
INJECT_T 43212 [(1,0)] D [] [] [] [] []
MERGE 43213 [(1,0),(0,0)] D [] [43215] [] [] [((0,0),(1,0))]
DISCARD 43214 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43215 [(0,0)] HALF_D_PLUS_2 [43213] [] [] [] []
IDLE 43216 [(0,0)] 92 [] [] [] [] []
INJECT_T 43217 [(0,1)] D [] [] [] [] []
MERGE 43218 [(0,1),(0,0)] D [] [43220] [] [] [((0,0),(0,1))]
DISCARD 43219 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43220 [(0,0)] HALF_D_PLUS_2 [43218] [] [] [] []
IDLE 43221 [(0,0)] 137 [] [] [] [] []
INJECT_T 43222 [(1,0)] D [] [] [] [] []
MERGE 43223 [(1,0),(0,0)] D [] [43225] [] [] [((0,0),(1,0))]
DISCARD 43224 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43225 [(0,0)] HALF_D_PLUS_2 [43223] [] [] [] []
IDLE 43226 [(0,0)] 189 [] [] [] [] []
INJECT_T 43227 [(0,1)] D [] [] [] [] []
MERGE 43228 [(0,1),(0,0)] D [] [43230] [] [] [((0,0),(0,1))]
DISCARD 43229 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43230 [(0,0)] HALF_D_PLUS_2 [43228] [] [] [] []
IDLE 43231 [(0,0)] 60 [] [] [] [] []
INJECT_T 43232 [(1,0)] D [] [] [] [] []
MERGE 43233 [(1,0),(0,0)] D [] [43235] [] [] [((0,0),(1,0))]
DISCARD 43234 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43235 [(0,0)] HALF_D_PLUS_2 [43233] [] [] [] []
IDLE 43236 [(0,0)] 184 [] [] [] [] []
INJECT_T 43237 [(0,1)] D [] [] [] [] []
MERGE 43238 [(0,1),(0,0)] D [] [43240] [] [] [((0,0),(0,1))]
DISCARD 43239 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43240 [(0,0)] HALF_D_PLUS_2 [43238] [] [] [] []
IDLE 43241 [(0,0)] 140 [] [] [] [] []
INJECT_T 43242 [(1,0)] D [] [] [] [] []
MERGE 43243 [(1,0),(0,0)] D [] [43245] [] [] [((0,0),(1,0))]
DISCARD 43244 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43245 [(0,0)] HALF_D_PLUS_2 [43243] [] [] [] []
IDLE 43246 [(0,0)] 18 [] [] [] [] []
INJECT_T 43247 [(0,1)] D [] [] [] [] []
MERGE 43248 [(0,1),(0,0)] D [] [43250] [] [] [((0,0),(0,1))]
DISCARD 43249 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43250 [(0,0)] HALF_D_PLUS_2 [43248] [] [] [] []
IDLE 43251 [(0,0)] 117 [] [] [] [] []
INJECT_T 43252 [(1,0)] D [] [] [] [] []
MERGE 43253 [(1,0),(0,0)] D [] [43255] [] [] [((0,0),(1,0))]
DISCARD 43254 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43255 [(0,0)] HALF_D_PLUS_2 [43253] [] [] [] []
IDLE 43256 [(0,0)] 34 [] [] [] [] []
INJECT_T 43257 [(0,1)] D [] [] [] [] []
MERGE 43258 [(0,1),(0,0)] D [] [43260] [] [] [((0,0),(0,1))]
DISCARD 43259 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43260 [(0,0)] HALF_D_PLUS_2 [43258] [] [] [] []
IDLE 43261 [(0,0)] 178 [] [] [] [] []
INJECT_T 43262 [(1,0)] D [] [] [] [] []
MERGE 43263 [(1,0),(0,0)] D [] [43265] [] [] [((0,0),(1,0))]
DISCARD 43264 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43265 [(0,0)] HALF_D_PLUS_2 [43263] [] [] [] []
IDLE 43266 [(0,0)] 110 [] [] [] [] []
INJECT_T 43267 [(0,1)] D [] [] [] [] []
MERGE 43268 [(0,1),(0,0)] D [] [43270] [] [] [((0,0),(0,1))]
DISCARD 43269 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43270 [(0,0)] HALF_D_PLUS_2 [43268] [] [] [] []
IDLE 43271 [(0,0)] 139 [] [] [] [] []
INJECT_T 43272 [(1,0)] D [] [] [] [] []
MERGE 43273 [(1,0),(0,0)] D [] [43275] [] [] [((0,0),(1,0))]
DISCARD 43274 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43275 [(0,0)] HALF_D_PLUS_2 [43273] [] [] [] []
IDLE 43276 [(0,0)] 56 [] [] [] [] []
INJECT_T 43277 [(0,1)] D [] [] [] [] []
MERGE 43278 [(0,1),(0,0)] D [] [43280] [] [] [((0,0),(0,1))]
DISCARD 43279 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43280 [(0,0)] HALF_D_PLUS_2 [43278] [] [] [] []
IDLE 43281 [(0,0)] 18 [] [] [] [] []
INJECT_T 43282 [(1,0)] D [] [] [] [] []
MERGE 43283 [(1,0),(0,0)] D [] [43285] [] [] [((0,0),(1,0))]
DISCARD 43284 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43285 [(0,0)] HALF_D_PLUS_2 [43283] [] [] [] []
IDLE 43286 [(0,0)] 67 [] [] [] [] []
INJECT_T 43287 [(0,1)] D [] [] [] [] []
MERGE 43288 [(0,1),(0,0)] D [] [43290] [] [] [((0,0),(0,1))]
DISCARD 43289 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43290 [(0,0)] HALF_D_PLUS_2 [43288] [] [] [] []
IDLE 43291 [(0,0)] 155 [] [] [] [] []
INJECT_T 43292 [(1,0)] D [] [] [] [] []
MERGE 43293 [(1,0),(0,0)] D [] [43295] [] [] [((0,0),(1,0))]
DISCARD 43294 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43295 [(0,0)] HALF_D_PLUS_2 [43293] [] [] [] []
IDLE 43296 [(0,0)] 200 [] [] [] [] []
INJECT_T 43297 [(0,1)] D [] [] [] [] []
MERGE 43298 [(0,1),(0,0)] D [] [43300] [] [] [((0,0),(0,1))]
DISCARD 43299 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43300 [(0,0)] HALF_D_PLUS_2 [43298] [] [] [] []
IDLE 43301 [(0,0)] 18 [] [] [] [] []
INJECT_T 43302 [(1,0)] D [] [] [] [] []
MERGE 43303 [(1,0),(0,0)] D [] [43305] [] [] [((0,0),(1,0))]
DISCARD 43304 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43305 [(0,0)] HALF_D_PLUS_2 [43303] [] [] [] []
IDLE 43306 [(0,0)] 192 [] [] [] [] []
INJECT_T 43307 [(0,1)] D [] [] [] [] []
MERGE 43308 [(0,1),(0,0)] D [] [43310] [] [] [((0,0),(0,1))]
DISCARD 43309 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43310 [(0,0)] HALF_D_PLUS_2 [43308] [] [] [] []
IDLE 43311 [(0,0)] 197 [] [] [] [] []
INJECT_T 43312 [(1,0)] D [] [] [] [] []
MERGE 43313 [(1,0),(0,0)] D [] [43315] [] [] [((0,0),(1,0))]
DISCARD 43314 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43315 [(0,0)] HALF_D_PLUS_2 [43313] [] [] [] []
IDLE 43316 [(0,0)] 17 [] [] [] [] []
INJECT_T 43317 [(0,1)] D [] [] [] [] []
MERGE 43318 [(0,1),(0,0)] D [] [43320] [] [] [((0,0),(0,1))]
DISCARD 43319 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43320 [(0,0)] HALF_D_PLUS_2 [43318] [] [] [] []
IDLE 43321 [(0,0)] 138 [] [] [] [] []
INJECT_T 43322 [(1,0)] D [] [] [] [] []
MERGE 43323 [(1,0),(0,0)] D [] [43325] [] [] [((0,0),(1,0))]
DISCARD 43324 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43325 [(0,0)] HALF_D_PLUS_2 [43323] [] [] [] []
IDLE 43326 [(0,0)] 133 [] [] [] [] []
INJECT_T 43327 [(0,1)] D [] [] [] [] []
MERGE 43328 [(0,1),(0,0)] D [] [43330] [] [] [((0,0),(0,1))]
DISCARD 43329 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43330 [(0,0)] HALF_D_PLUS_2 [43328] [] [] [] []
IDLE 43331 [(0,0)] 128 [] [] [] [] []
INJECT_T 43332 [(1,0)] D [] [] [] [] []
MERGE 43333 [(1,0),(0,0)] D [] [43335] [] [] [((0,0),(1,0))]
DISCARD 43334 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43335 [(0,0)] HALF_D_PLUS_2 [43333] [] [] [] []
IDLE 43336 [(0,0)] 191 [] [] [] [] []
INJECT_T 43337 [(0,1)] D [] [] [] [] []
MERGE 43338 [(0,1),(0,0)] D [] [43340] [] [] [((0,0),(0,1))]
DISCARD 43339 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43340 [(0,0)] HALF_D_PLUS_2 [43338] [] [] [] []
IDLE 43341 [(0,0)] 85 [] [] [] [] []
INJECT_T 43342 [(1,0)] D [] [] [] [] []
MERGE 43343 [(1,0),(0,0)] D [] [43345] [] [] [((0,0),(1,0))]
DISCARD 43344 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43345 [(0,0)] HALF_D_PLUS_2 [43343] [] [] [] []
IDLE 43346 [(0,0)] 39 [] [] [] [] []
INJECT_T 43347 [(0,1)] D [] [] [] [] []
MERGE 43348 [(0,1),(0,0)] D [] [43350] [] [] [((0,0),(0,1))]
DISCARD 43349 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43350 [(0,0)] HALF_D_PLUS_2 [43348] [] [] [] []
IDLE 43351 [(0,0)] 8 [] [] [] [] []
INJECT_T 43352 [(1,0)] D [] [] [] [] []
MERGE 43353 [(1,0),(0,0)] D [] [43355] [] [] [((0,0),(1,0))]
DISCARD 43354 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43355 [(0,0)] HALF_D_PLUS_2 [43353] [] [] [] []
IDLE 43356 [(0,0)] 116 [] [] [] [] []
INJECT_T 43357 [(0,1)] D [] [] [] [] []
MERGE 43358 [(0,1),(0,0)] D [] [43360] [] [] [((0,0),(0,1))]
DISCARD 43359 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43360 [(0,0)] HALF_D_PLUS_2 [43358] [] [] [] []
IDLE 43361 [(0,0)] 31 [] [] [] [] []
INJECT_T 43362 [(1,0)] D [] [] [] [] []
MERGE 43363 [(1,0),(0,0)] D [] [43365] [] [] [((0,0),(1,0))]
DISCARD 43364 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43365 [(0,0)] HALF_D_PLUS_2 [43363] [] [] [] []
IDLE 43366 [(0,0)] 90 [] [] [] [] []
INJECT_T 43367 [(0,1)] D [] [] [] [] []
MERGE 43368 [(0,1),(0,0)] D [] [43370] [] [] [((0,0),(0,1))]
DISCARD 43369 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43370 [(0,0)] HALF_D_PLUS_2 [43368] [] [] [] []
IDLE 43371 [(0,0)] 37 [] [] [] [] []
INJECT_T 43372 [(1,0)] D [] [] [] [] []
MERGE 43373 [(1,0),(0,0)] D [] [43375] [] [] [((0,0),(1,0))]
DISCARD 43374 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43375 [(0,0)] HALF_D_PLUS_2 [43373] [] [] [] []
IDLE 43376 [(0,0)] 34 [] [] [] [] []
INJECT_T 43377 [(0,1)] D [] [] [] [] []
MERGE 43378 [(0,1),(0,0)] D [] [43380] [] [] [((0,0),(0,1))]
DISCARD 43379 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43380 [(0,0)] HALF_D_PLUS_2 [43378] [] [] [] []
IDLE 43381 [(0,0)] 68 [] [] [] [] []
INJECT_T 43382 [(1,0)] D [] [] [] [] []
MERGE 43383 [(1,0),(0,0)] D [] [43385] [] [] [((0,0),(1,0))]
DISCARD 43384 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43385 [(0,0)] HALF_D_PLUS_2 [43383] [] [] [] []
IDLE 43386 [(0,0)] 154 [] [] [] [] []
INJECT_T 43387 [(0,1)] D [] [] [] [] []
MERGE 43388 [(0,1),(0,0)] D [] [43390] [] [] [((0,0),(0,1))]
DISCARD 43389 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43390 [(0,0)] HALF_D_PLUS_2 [43388] [] [] [] []
IDLE 43391 [(0,0)] 87 [] [] [] [] []
INJECT_T 43392 [(1,0)] D [] [] [] [] []
MERGE 43393 [(1,0),(0,0)] D [] [43395] [] [] [((0,0),(1,0))]
DISCARD 43394 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43395 [(0,0)] HALF_D_PLUS_2 [43393] [] [] [] []
IDLE 43396 [(0,0)] 173 [] [] [] [] []
INJECT_T 43397 [(0,1)] D [] [] [] [] []
MERGE 43398 [(0,1),(0,0)] D [] [43400] [] [] [((0,0),(0,1))]
DISCARD 43399 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43400 [(0,0)] HALF_D_PLUS_2 [43398] [] [] [] []
IDLE 43401 [(0,0)] 180 [] [] [] [] []
INJECT_T 43402 [(1,0)] D [] [] [] [] []
MERGE 43403 [(1,0),(0,0)] D [] [43405] [] [] [((0,0),(1,0))]
DISCARD 43404 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43405 [(0,0)] HALF_D_PLUS_2 [43403] [] [] [] []
IDLE 43406 [(0,0)] 173 [] [] [] [] []
INJECT_T 43407 [(0,1)] D [] [] [] [] []
MERGE 43408 [(0,1),(0,0)] D [] [43410] [] [] [((0,0),(0,1))]
DISCARD 43409 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43410 [(0,0)] HALF_D_PLUS_2 [43408] [] [] [] []
IDLE 43411 [(0,0)] 70 [] [] [] [] []
INJECT_T 43412 [(1,0)] D [] [] [] [] []
MERGE 43413 [(1,0),(0,0)] D [] [43415] [] [] [((0,0),(1,0))]
DISCARD 43414 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43415 [(0,0)] HALF_D_PLUS_2 [43413] [] [] [] []
IDLE 43416 [(0,0)] 100 [] [] [] [] []
INJECT_T 43417 [(0,1)] D [] [] [] [] []
MERGE 43418 [(0,1),(0,0)] D [] [43420] [] [] [((0,0),(0,1))]
DISCARD 43419 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43420 [(0,0)] HALF_D_PLUS_2 [43418] [] [] [] []
IDLE 43421 [(0,0)] 14 [] [] [] [] []
INJECT_T 43422 [(1,0)] D [] [] [] [] []
MERGE 43423 [(1,0),(0,0)] D [] [43425] [] [] [((0,0),(1,0))]
DISCARD 43424 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43425 [(0,0)] HALF_D_PLUS_2 [43423] [] [] [] []
IDLE 43426 [(0,0)] 57 [] [] [] [] []
INJECT_T 43427 [(0,1)] D [] [] [] [] []
MERGE 43428 [(0,1),(0,0)] D [] [43430] [] [] [((0,0),(0,1))]
DISCARD 43429 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43430 [(0,0)] HALF_D_PLUS_2 [43428] [] [] [] []
IDLE 43431 [(0,0)] 152 [] [] [] [] []
INJECT_T 43432 [(1,0)] D [] [] [] [] []
MERGE 43433 [(1,0),(0,0)] D [] [43435] [] [] [((0,0),(1,0))]
DISCARD 43434 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43435 [(0,0)] HALF_D_PLUS_2 [43433] [] [] [] []
IDLE 43436 [(0,0)] 76 [] [] [] [] []
INJECT_T 43437 [(0,1)] D [] [] [] [] []
MERGE 43438 [(0,1),(0,0)] D [] [43440] [] [] [((0,0),(0,1))]
DISCARD 43439 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43440 [(0,0)] HALF_D_PLUS_2 [43438] [] [] [] []
IDLE 43441 [(0,0)] 8 [] [] [] [] []
INJECT_T 43442 [(1,0)] D [] [] [] [] []
MERGE 43443 [(1,0),(0,0)] D [] [43445] [] [] [((0,0),(1,0))]
DISCARD 43444 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43445 [(0,0)] HALF_D_PLUS_2 [43443] [] [] [] []
IDLE 43446 [(0,0)] 86 [] [] [] [] []
INJECT_T 43447 [(0,1)] D [] [] [] [] []
MERGE 43448 [(0,1),(0,0)] D [] [43450] [] [] [((0,0),(0,1))]
DISCARD 43449 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43450 [(0,0)] HALF_D_PLUS_2 [43448] [] [] [] []
IDLE 43451 [(0,0)] 186 [] [] [] [] []
INJECT_T 43452 [(1,0)] D [] [] [] [] []
MERGE 43453 [(1,0),(0,0)] D [] [43455] [] [] [((0,0),(1,0))]
DISCARD 43454 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43455 [(0,0)] HALF_D_PLUS_2 [43453] [] [] [] []
IDLE 43456 [(0,0)] 112 [] [] [] [] []
INJECT_T 43457 [(0,1)] D [] [] [] [] []
MERGE 43458 [(0,1),(0,0)] D [] [43460] [] [] [((0,0),(0,1))]
DISCARD 43459 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43460 [(0,0)] HALF_D_PLUS_2 [43458] [] [] [] []
IDLE 43461 [(0,0)] 59 [] [] [] [] []
INJECT_T 43462 [(1,0)] D [] [] [] [] []
MERGE 43463 [(1,0),(0,0)] D [] [43465] [] [] [((0,0),(1,0))]
DISCARD 43464 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43465 [(0,0)] HALF_D_PLUS_2 [43463] [] [] [] []
IDLE 43466 [(0,0)] 136 [] [] [] [] []
INJECT_T 43467 [(0,1)] D [] [] [] [] []
MERGE 43468 [(0,1),(0,0)] D [] [43470] [] [] [((0,0),(0,1))]
DISCARD 43469 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43470 [(0,0)] HALF_D_PLUS_2 [43468] [] [] [] []
IDLE 43471 [(0,0)] 80 [] [] [] [] []
INJECT_T 43472 [(1,0)] D [] [] [] [] []
MERGE 43473 [(1,0),(0,0)] D [] [43475] [] [] [((0,0),(1,0))]
DISCARD 43474 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43475 [(0,0)] HALF_D_PLUS_2 [43473] [] [] [] []
IDLE 43476 [(0,0)] 101 [] [] [] [] []
INJECT_T 43477 [(0,1)] D [] [] [] [] []
MERGE 43478 [(0,1),(0,0)] D [] [43480] [] [] [((0,0),(0,1))]
DISCARD 43479 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43480 [(0,0)] HALF_D_PLUS_2 [43478] [] [] [] []
IDLE 43481 [(0,0)] 200 [] [] [] [] []
INJECT_T 43482 [(1,0)] D [] [] [] [] []
MERGE 43483 [(1,0),(0,0)] D [] [43485] [] [] [((0,0),(1,0))]
DISCARD 43484 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43485 [(0,0)] HALF_D_PLUS_2 [43483] [] [] [] []
IDLE 43486 [(0,0)] 171 [] [] [] [] []
INJECT_T 43487 [(0,1)] D [] [] [] [] []
MERGE 43488 [(0,1),(0,0)] D [] [43490] [] [] [((0,0),(0,1))]
DISCARD 43489 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43490 [(0,0)] HALF_D_PLUS_2 [43488] [] [] [] []
IDLE 43491 [(0,0)] 65 [] [] [] [] []
INJECT_T 43492 [(1,0)] D [] [] [] [] []
MERGE 43493 [(1,0),(0,0)] D [] [43495] [] [] [((0,0),(1,0))]
DISCARD 43494 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43495 [(0,0)] HALF_D_PLUS_2 [43493] [] [] [] []
IDLE 43496 [(0,0)] 116 [] [] [] [] []
INJECT_T 43497 [(0,1)] D [] [] [] [] []
MERGE 43498 [(0,1),(0,0)] D [] [43500] [] [] [((0,0),(0,1))]
DISCARD 43499 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43500 [(0,0)] HALF_D_PLUS_2 [43498] [] [] [] []
IDLE 43501 [(0,0)] 106 [] [] [] [] []
INJECT_T 43502 [(1,0)] D [] [] [] [] []
MERGE 43503 [(1,0),(0,0)] D [] [43505] [] [] [((0,0),(1,0))]
DISCARD 43504 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43505 [(0,0)] HALF_D_PLUS_2 [43503] [] [] [] []
IDLE 43506 [(0,0)] 184 [] [] [] [] []
INJECT_T 43507 [(0,1)] D [] [] [] [] []
MERGE 43508 [(0,1),(0,0)] D [] [43510] [] [] [((0,0),(0,1))]
DISCARD 43509 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43510 [(0,0)] HALF_D_PLUS_2 [43508] [] [] [] []
IDLE 43511 [(0,0)] 172 [] [] [] [] []
INJECT_T 43512 [(1,0)] D [] [] [] [] []
MERGE 43513 [(1,0),(0,0)] D [] [43515] [] [] [((0,0),(1,0))]
DISCARD 43514 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43515 [(0,0)] HALF_D_PLUS_2 [43513] [] [] [] []
IDLE 43516 [(0,0)] 173 [] [] [] [] []
INJECT_T 43517 [(0,1)] D [] [] [] [] []
MERGE 43518 [(0,1),(0,0)] D [] [43520] [] [] [((0,0),(0,1))]
DISCARD 43519 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43520 [(0,0)] HALF_D_PLUS_2 [43518] [] [] [] []
IDLE 43521 [(0,0)] 137 [] [] [] [] []
INJECT_T 43522 [(1,0)] D [] [] [] [] []
MERGE 43523 [(1,0),(0,0)] D [] [43525] [] [] [((0,0),(1,0))]
DISCARD 43524 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43525 [(0,0)] HALF_D_PLUS_2 [43523] [] [] [] []
IDLE 43526 [(0,0)] 45 [] [] [] [] []
INJECT_T 43527 [(0,1)] D [] [] [] [] []
MERGE 43528 [(0,1),(0,0)] D [] [43530] [] [] [((0,0),(0,1))]
DISCARD 43529 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43530 [(0,0)] HALF_D_PLUS_2 [43528] [] [] [] []
IDLE 43531 [(0,0)] 57 [] [] [] [] []
INJECT_T 43532 [(1,0)] D [] [] [] [] []
MERGE 43533 [(1,0),(0,0)] D [] [43535] [] [] [((0,0),(1,0))]
DISCARD 43534 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43535 [(0,0)] HALF_D_PLUS_2 [43533] [] [] [] []
IDLE 43536 [(0,0)] 48 [] [] [] [] []
INJECT_T 43537 [(0,1)] D [] [] [] [] []
MERGE 43538 [(0,1),(0,0)] D [] [43540] [] [] [((0,0),(0,1))]
DISCARD 43539 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43540 [(0,0)] HALF_D_PLUS_2 [43538] [] [] [] []
IDLE 43541 [(0,0)] 152 [] [] [] [] []
INJECT_T 43542 [(1,0)] D [] [] [] [] []
MERGE 43543 [(1,0),(0,0)] D [] [43545] [] [] [((0,0),(1,0))]
DISCARD 43544 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43545 [(0,0)] HALF_D_PLUS_2 [43543] [] [] [] []
IDLE 43546 [(0,0)] 115 [] [] [] [] []
INJECT_T 43547 [(0,1)] D [] [] [] [] []
MERGE 43548 [(0,1),(0,0)] D [] [43550] [] [] [((0,0),(0,1))]
DISCARD 43549 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43550 [(0,0)] HALF_D_PLUS_2 [43548] [] [] [] []
IDLE 43551 [(0,0)] 105 [] [] [] [] []
INJECT_T 43552 [(1,0)] D [] [] [] [] []
MERGE 43553 [(1,0),(0,0)] D [] [43555] [] [] [((0,0),(1,0))]
DISCARD 43554 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43555 [(0,0)] HALF_D_PLUS_2 [43553] [] [] [] []
IDLE 43556 [(0,0)] 147 [] [] [] [] []
INJECT_T 43557 [(0,1)] D [] [] [] [] []
MERGE 43558 [(0,1),(0,0)] D [] [43560] [] [] [((0,0),(0,1))]
DISCARD 43559 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43560 [(0,0)] HALF_D_PLUS_2 [43558] [] [] [] []
IDLE 43561 [(0,0)] 6 [] [] [] [] []
INJECT_T 43562 [(1,0)] D [] [] [] [] []
MERGE 43563 [(1,0),(0,0)] D [] [43565] [] [] [((0,0),(1,0))]
DISCARD 43564 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43565 [(0,0)] HALF_D_PLUS_2 [43563] [] [] [] []
IDLE 43566 [(0,0)] 55 [] [] [] [] []
INJECT_T 43567 [(0,1)] D [] [] [] [] []
MERGE 43568 [(0,1),(0,0)] D [] [43570] [] [] [((0,0),(0,1))]
DISCARD 43569 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43570 [(0,0)] HALF_D_PLUS_2 [43568] [] [] [] []
IDLE 43571 [(0,0)] 152 [] [] [] [] []
INJECT_T 43572 [(1,0)] D [] [] [] [] []
MERGE 43573 [(1,0),(0,0)] D [] [43575] [] [] [((0,0),(1,0))]
DISCARD 43574 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43575 [(0,0)] HALF_D_PLUS_2 [43573] [] [] [] []
IDLE 43576 [(0,0)] 185 [] [] [] [] []
INJECT_T 43577 [(0,1)] D [] [] [] [] []
MERGE 43578 [(0,1),(0,0)] D [] [43580] [] [] [((0,0),(0,1))]
DISCARD 43579 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43580 [(0,0)] HALF_D_PLUS_2 [43578] [] [] [] []
IDLE 43581 [(0,0)] 163 [] [] [] [] []
INJECT_T 43582 [(1,0)] D [] [] [] [] []
MERGE 43583 [(1,0),(0,0)] D [] [43585] [] [] [((0,0),(1,0))]
DISCARD 43584 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43585 [(0,0)] HALF_D_PLUS_2 [43583] [] [] [] []
IDLE 43586 [(0,0)] 81 [] [] [] [] []
INJECT_T 43587 [(0,1)] D [] [] [] [] []
MERGE 43588 [(0,1),(0,0)] D [] [43590] [] [] [((0,0),(0,1))]
DISCARD 43589 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43590 [(0,0)] HALF_D_PLUS_2 [43588] [] [] [] []
IDLE 43591 [(0,0)] 32 [] [] [] [] []
INJECT_T 43592 [(1,0)] D [] [] [] [] []
MERGE 43593 [(1,0),(0,0)] D [] [43595] [] [] [((0,0),(1,0))]
DISCARD 43594 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43595 [(0,0)] HALF_D_PLUS_2 [43593] [] [] [] []
IDLE 43596 [(0,0)] 73 [] [] [] [] []
INJECT_T 43597 [(0,1)] D [] [] [] [] []
MERGE 43598 [(0,1),(0,0)] D [] [43600] [] [] [((0,0),(0,1))]
DISCARD 43599 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43600 [(0,0)] HALF_D_PLUS_2 [43598] [] [] [] []
IDLE 43601 [(0,0)] 81 [] [] [] [] []
INJECT_T 43602 [(1,0)] D [] [] [] [] []
MERGE 43603 [(1,0),(0,0)] D [] [43605] [] [] [((0,0),(1,0))]
DISCARD 43604 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43605 [(0,0)] HALF_D_PLUS_2 [43603] [] [] [] []
IDLE 43606 [(0,0)] 163 [] [] [] [] []
INJECT_T 43607 [(0,1)] D [] [] [] [] []
MERGE 43608 [(0,1),(0,0)] D [] [43610] [] [] [((0,0),(0,1))]
DISCARD 43609 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43610 [(0,0)] HALF_D_PLUS_2 [43608] [] [] [] []
IDLE 43611 [(0,0)] 97 [] [] [] [] []
INJECT_T 43612 [(1,0)] D [] [] [] [] []
MERGE 43613 [(1,0),(0,0)] D [] [43615] [] [] [((0,0),(1,0))]
DISCARD 43614 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43615 [(0,0)] HALF_D_PLUS_2 [43613] [] [] [] []
IDLE 43616 [(0,0)] 25 [] [] [] [] []
INJECT_T 43617 [(0,1)] D [] [] [] [] []
MERGE 43618 [(0,1),(0,0)] D [] [43620] [] [] [((0,0),(0,1))]
DISCARD 43619 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43620 [(0,0)] HALF_D_PLUS_2 [43618] [] [] [] []
IDLE 43621 [(0,0)] 131 [] [] [] [] []
INJECT_T 43622 [(1,0)] D [] [] [] [] []
MERGE 43623 [(1,0),(0,0)] D [] [43625] [] [] [((0,0),(1,0))]
DISCARD 43624 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43625 [(0,0)] HALF_D_PLUS_2 [43623] [] [] [] []
IDLE 43626 [(0,0)] 200 [] [] [] [] []
INJECT_T 43627 [(0,1)] D [] [] [] [] []
MERGE 43628 [(0,1),(0,0)] D [] [43630] [] [] [((0,0),(0,1))]
DISCARD 43629 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43630 [(0,0)] HALF_D_PLUS_2 [43628] [] [] [] []
IDLE 43631 [(0,0)] 172 [] [] [] [] []
INJECT_T 43632 [(1,0)] D [] [] [] [] []
MERGE 43633 [(1,0),(0,0)] D [] [43635] [] [] [((0,0),(1,0))]
DISCARD 43634 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43635 [(0,0)] HALF_D_PLUS_2 [43633] [] [] [] []
IDLE 43636 [(0,0)] 188 [] [] [] [] []
INJECT_T 43637 [(0,1)] D [] [] [] [] []
MERGE 43638 [(0,1),(0,0)] D [] [43640] [] [] [((0,0),(0,1))]
DISCARD 43639 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43640 [(0,0)] HALF_D_PLUS_2 [43638] [] [] [] []
IDLE 43641 [(0,0)] 28 [] [] [] [] []
INJECT_T 43642 [(1,0)] D [] [] [] [] []
MERGE 43643 [(1,0),(0,0)] D [] [43645] [] [] [((0,0),(1,0))]
DISCARD 43644 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43645 [(0,0)] HALF_D_PLUS_2 [43643] [] [] [] []
IDLE 43646 [(0,0)] 177 [] [] [] [] []
INJECT_T 43647 [(0,1)] D [] [] [] [] []
MERGE 43648 [(0,1),(0,0)] D [] [43650] [] [] [((0,0),(0,1))]
DISCARD 43649 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43650 [(0,0)] HALF_D_PLUS_2 [43648] [] [] [] []
IDLE 43651 [(0,0)] 173 [] [] [] [] []
INJECT_T 43652 [(1,0)] D [] [] [] [] []
MERGE 43653 [(1,0),(0,0)] D [] [43655] [] [] [((0,0),(1,0))]
DISCARD 43654 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43655 [(0,0)] HALF_D_PLUS_2 [43653] [] [] [] []
IDLE 43656 [(0,0)] 98 [] [] [] [] []
INJECT_T 43657 [(0,1)] D [] [] [] [] []
MERGE 43658 [(0,1),(0,0)] D [] [43660] [] [] [((0,0),(0,1))]
DISCARD 43659 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43660 [(0,0)] HALF_D_PLUS_2 [43658] [] [] [] []
IDLE 43661 [(0,0)] 86 [] [] [] [] []
INJECT_T 43662 [(1,0)] D [] [] [] [] []
MERGE 43663 [(1,0),(0,0)] D [] [43665] [] [] [((0,0),(1,0))]
DISCARD 43664 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43665 [(0,0)] HALF_D_PLUS_2 [43663] [] [] [] []
IDLE 43666 [(0,0)] 177 [] [] [] [] []
INJECT_T 43667 [(0,1)] D [] [] [] [] []
MERGE 43668 [(0,1),(0,0)] D [] [43670] [] [] [((0,0),(0,1))]
DISCARD 43669 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43670 [(0,0)] HALF_D_PLUS_2 [43668] [] [] [] []
IDLE 43671 [(0,0)] 75 [] [] [] [] []
INJECT_T 43672 [(1,0)] D [] [] [] [] []
MERGE 43673 [(1,0),(0,0)] D [] [43675] [] [] [((0,0),(1,0))]
DISCARD 43674 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43675 [(0,0)] HALF_D_PLUS_2 [43673] [] [] [] []
IDLE 43676 [(0,0)] 89 [] [] [] [] []
INJECT_T 43677 [(0,1)] D [] [] [] [] []
MERGE 43678 [(0,1),(0,0)] D [] [43680] [] [] [((0,0),(0,1))]
DISCARD 43679 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43680 [(0,0)] HALF_D_PLUS_2 [43678] [] [] [] []
IDLE 43681 [(0,0)] 37 [] [] [] [] []
INJECT_T 43682 [(1,0)] D [] [] [] [] []
MERGE 43683 [(1,0),(0,0)] D [] [43685] [] [] [((0,0),(1,0))]
DISCARD 43684 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43685 [(0,0)] HALF_D_PLUS_2 [43683] [] [] [] []
IDLE 43686 [(0,0)] 28 [] [] [] [] []
INJECT_T 43687 [(0,1)] D [] [] [] [] []
MERGE 43688 [(0,1),(0,0)] D [] [43690] [] [] [((0,0),(0,1))]
DISCARD 43689 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43690 [(0,0)] HALF_D_PLUS_2 [43688] [] [] [] []
IDLE 43691 [(0,0)] 162 [] [] [] [] []
INJECT_T 43692 [(1,0)] D [] [] [] [] []
MERGE 43693 [(1,0),(0,0)] D [] [43695] [] [] [((0,0),(1,0))]
DISCARD 43694 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43695 [(0,0)] HALF_D_PLUS_2 [43693] [] [] [] []
IDLE 43696 [(0,0)] 173 [] [] [] [] []
INJECT_T 43697 [(0,1)] D [] [] [] [] []
MERGE 43698 [(0,1),(0,0)] D [] [43700] [] [] [((0,0),(0,1))]
DISCARD 43699 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43700 [(0,0)] HALF_D_PLUS_2 [43698] [] [] [] []
IDLE 43701 [(0,0)] 149 [] [] [] [] []
INJECT_T 43702 [(1,0)] D [] [] [] [] []
MERGE 43703 [(1,0),(0,0)] D [] [43705] [] [] [((0,0),(1,0))]
DISCARD 43704 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43705 [(0,0)] HALF_D_PLUS_2 [43703] [] [] [] []
IDLE 43706 [(0,0)] 116 [] [] [] [] []
INJECT_T 43707 [(0,1)] D [] [] [] [] []
MERGE 43708 [(0,1),(0,0)] D [] [43710] [] [] [((0,0),(0,1))]
DISCARD 43709 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43710 [(0,0)] HALF_D_PLUS_2 [43708] [] [] [] []
IDLE 43711 [(0,0)] 1 [] [] [] [] []
INJECT_T 43712 [(1,0)] D [] [] [] [] []
MERGE 43713 [(1,0),(0,0)] D [] [43715] [] [] [((0,0),(1,0))]
DISCARD 43714 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43715 [(0,0)] HALF_D_PLUS_2 [43713] [] [] [] []
IDLE 43716 [(0,0)] 39 [] [] [] [] []
INJECT_T 43717 [(0,1)] D [] [] [] [] []
MERGE 43718 [(0,1),(0,0)] D [] [43720] [] [] [((0,0),(0,1))]
DISCARD 43719 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43720 [(0,0)] HALF_D_PLUS_2 [43718] [] [] [] []
IDLE 43721 [(0,0)] 149 [] [] [] [] []
INJECT_T 43722 [(1,0)] D [] [] [] [] []
MERGE 43723 [(1,0),(0,0)] D [] [43725] [] [] [((0,0),(1,0))]
DISCARD 43724 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43725 [(0,0)] HALF_D_PLUS_2 [43723] [] [] [] []
IDLE 43726 [(0,0)] 50 [] [] [] [] []
INJECT_T 43727 [(0,1)] D [] [] [] [] []
MERGE 43728 [(0,1),(0,0)] D [] [43730] [] [] [((0,0),(0,1))]
DISCARD 43729 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43730 [(0,0)] HALF_D_PLUS_2 [43728] [] [] [] []
IDLE 43731 [(0,0)] 24 [] [] [] [] []
INJECT_T 43732 [(1,0)] D [] [] [] [] []
MERGE 43733 [(1,0),(0,0)] D [] [43735] [] [] [((0,0),(1,0))]
DISCARD 43734 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43735 [(0,0)] HALF_D_PLUS_2 [43733] [] [] [] []
IDLE 43736 [(0,0)] 119 [] [] [] [] []
INJECT_T 43737 [(0,1)] D [] [] [] [] []
MERGE 43738 [(0,1),(0,0)] D [] [43740] [] [] [((0,0),(0,1))]
DISCARD 43739 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43740 [(0,0)] HALF_D_PLUS_2 [43738] [] [] [] []
IDLE 43741 [(0,0)] 8 [] [] [] [] []
INJECT_T 43742 [(1,0)] D [] [] [] [] []
MERGE 43743 [(1,0),(0,0)] D [] [43745] [] [] [((0,0),(1,0))]
DISCARD 43744 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43745 [(0,0)] HALF_D_PLUS_2 [43743] [] [] [] []
IDLE 43746 [(0,0)] 59 [] [] [] [] []
INJECT_T 43747 [(0,1)] D [] [] [] [] []
MERGE 43748 [(0,1),(0,0)] D [] [43750] [] [] [((0,0),(0,1))]
DISCARD 43749 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43750 [(0,0)] HALF_D_PLUS_2 [43748] [] [] [] []
IDLE 43751 [(0,0)] 77 [] [] [] [] []
INJECT_T 43752 [(1,0)] D [] [] [] [] []
MERGE 43753 [(1,0),(0,0)] D [] [43755] [] [] [((0,0),(1,0))]
DISCARD 43754 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43755 [(0,0)] HALF_D_PLUS_2 [43753] [] [] [] []
IDLE 43756 [(0,0)] 35 [] [] [] [] []
INJECT_T 43757 [(0,1)] D [] [] [] [] []
MERGE 43758 [(0,1),(0,0)] D [] [43760] [] [] [((0,0),(0,1))]
DISCARD 43759 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43760 [(0,0)] HALF_D_PLUS_2 [43758] [] [] [] []
IDLE 43761 [(0,0)] 117 [] [] [] [] []
INJECT_T 43762 [(1,0)] D [] [] [] [] []
MERGE 43763 [(1,0),(0,0)] D [] [43765] [] [] [((0,0),(1,0))]
DISCARD 43764 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43765 [(0,0)] HALF_D_PLUS_2 [43763] [] [] [] []
IDLE 43766 [(0,0)] 60 [] [] [] [] []
INJECT_T 43767 [(0,1)] D [] [] [] [] []
MERGE 43768 [(0,1),(0,0)] D [] [43770] [] [] [((0,0),(0,1))]
DISCARD 43769 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43770 [(0,0)] HALF_D_PLUS_2 [43768] [] [] [] []
IDLE 43771 [(0,0)] 119 [] [] [] [] []
INJECT_T 43772 [(1,0)] D [] [] [] [] []
MERGE 43773 [(1,0),(0,0)] D [] [43775] [] [] [((0,0),(1,0))]
DISCARD 43774 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43775 [(0,0)] HALF_D_PLUS_2 [43773] [] [] [] []
IDLE 43776 [(0,0)] 17 [] [] [] [] []
INJECT_T 43777 [(0,1)] D [] [] [] [] []
MERGE 43778 [(0,1),(0,0)] D [] [43780] [] [] [((0,0),(0,1))]
DISCARD 43779 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43780 [(0,0)] HALF_D_PLUS_2 [43778] [] [] [] []
IDLE 43781 [(0,0)] 6 [] [] [] [] []
INJECT_T 43782 [(1,0)] D [] [] [] [] []
MERGE 43783 [(1,0),(0,0)] D [] [43785] [] [] [((0,0),(1,0))]
DISCARD 43784 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43785 [(0,0)] HALF_D_PLUS_2 [43783] [] [] [] []
IDLE 43786 [(0,0)] 134 [] [] [] [] []
INJECT_T 43787 [(0,1)] D [] [] [] [] []
MERGE 43788 [(0,1),(0,0)] D [] [43790] [] [] [((0,0),(0,1))]
DISCARD 43789 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43790 [(0,0)] HALF_D_PLUS_2 [43788] [] [] [] []
IDLE 43791 [(0,0)] 42 [] [] [] [] []
INJECT_T 43792 [(1,0)] D [] [] [] [] []
MERGE 43793 [(1,0),(0,0)] D [] [43795] [] [] [((0,0),(1,0))]
DISCARD 43794 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43795 [(0,0)] HALF_D_PLUS_2 [43793] [] [] [] []
IDLE 43796 [(0,0)] 143 [] [] [] [] []
INJECT_T 43797 [(0,1)] D [] [] [] [] []
MERGE 43798 [(0,1),(0,0)] D [] [43800] [] [] [((0,0),(0,1))]
DISCARD 43799 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43800 [(0,0)] HALF_D_PLUS_2 [43798] [] [] [] []
IDLE 43801 [(0,0)] 2 [] [] [] [] []
INJECT_T 43802 [(1,0)] D [] [] [] [] []
MERGE 43803 [(1,0),(0,0)] D [] [43805] [] [] [((0,0),(1,0))]
DISCARD 43804 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43805 [(0,0)] HALF_D_PLUS_2 [43803] [] [] [] []
IDLE 43806 [(0,0)] 51 [] [] [] [] []
INJECT_T 43807 [(0,1)] D [] [] [] [] []
MERGE 43808 [(0,1),(0,0)] D [] [43810] [] [] [((0,0),(0,1))]
DISCARD 43809 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43810 [(0,0)] HALF_D_PLUS_2 [43808] [] [] [] []
IDLE 43811 [(0,0)] 18 [] [] [] [] []
INJECT_T 43812 [(1,0)] D [] [] [] [] []
MERGE 43813 [(1,0),(0,0)] D [] [43815] [] [] [((0,0),(1,0))]
DISCARD 43814 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43815 [(0,0)] HALF_D_PLUS_2 [43813] [] [] [] []
IDLE 43816 [(0,0)] 163 [] [] [] [] []
INJECT_T 43817 [(0,1)] D [] [] [] [] []
MERGE 43818 [(0,1),(0,0)] D [] [43820] [] [] [((0,0),(0,1))]
DISCARD 43819 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43820 [(0,0)] HALF_D_PLUS_2 [43818] [] [] [] []
IDLE 43821 [(0,0)] 60 [] [] [] [] []
INJECT_T 43822 [(1,0)] D [] [] [] [] []
MERGE 43823 [(1,0),(0,0)] D [] [43825] [] [] [((0,0),(1,0))]
DISCARD 43824 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43825 [(0,0)] HALF_D_PLUS_2 [43823] [] [] [] []
IDLE 43826 [(0,0)] 183 [] [] [] [] []
INJECT_T 43827 [(0,1)] D [] [] [] [] []
MERGE 43828 [(0,1),(0,0)] D [] [43830] [] [] [((0,0),(0,1))]
DISCARD 43829 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43830 [(0,0)] HALF_D_PLUS_2 [43828] [] [] [] []
IDLE 43831 [(0,0)] 85 [] [] [] [] []
INJECT_T 43832 [(1,0)] D [] [] [] [] []
MERGE 43833 [(1,0),(0,0)] D [] [43835] [] [] [((0,0),(1,0))]
DISCARD 43834 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43835 [(0,0)] HALF_D_PLUS_2 [43833] [] [] [] []
IDLE 43836 [(0,0)] 183 [] [] [] [] []
INJECT_T 43837 [(0,1)] D [] [] [] [] []
MERGE 43838 [(0,1),(0,0)] D [] [43840] [] [] [((0,0),(0,1))]
DISCARD 43839 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43840 [(0,0)] HALF_D_PLUS_2 [43838] [] [] [] []
IDLE 43841 [(0,0)] 167 [] [] [] [] []
INJECT_T 43842 [(1,0)] D [] [] [] [] []
MERGE 43843 [(1,0),(0,0)] D [] [43845] [] [] [((0,0),(1,0))]
DISCARD 43844 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43845 [(0,0)] HALF_D_PLUS_2 [43843] [] [] [] []
IDLE 43846 [(0,0)] 133 [] [] [] [] []
INJECT_T 43847 [(0,1)] D [] [] [] [] []
MERGE 43848 [(0,1),(0,0)] D [] [43850] [] [] [((0,0),(0,1))]
DISCARD 43849 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43850 [(0,0)] HALF_D_PLUS_2 [43848] [] [] [] []
IDLE 43851 [(0,0)] 74 [] [] [] [] []
INJECT_T 43852 [(1,0)] D [] [] [] [] []
MERGE 43853 [(1,0),(0,0)] D [] [43855] [] [] [((0,0),(1,0))]
DISCARD 43854 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43855 [(0,0)] HALF_D_PLUS_2 [43853] [] [] [] []
IDLE 43856 [(0,0)] 89 [] [] [] [] []
INJECT_T 43857 [(0,1)] D [] [] [] [] []
MERGE 43858 [(0,1),(0,0)] D [] [43860] [] [] [((0,0),(0,1))]
DISCARD 43859 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43860 [(0,0)] HALF_D_PLUS_2 [43858] [] [] [] []
IDLE 43861 [(0,0)] 171 [] [] [] [] []
INJECT_T 43862 [(1,0)] D [] [] [] [] []
MERGE 43863 [(1,0),(0,0)] D [] [43865] [] [] [((0,0),(1,0))]
DISCARD 43864 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43865 [(0,0)] HALF_D_PLUS_2 [43863] [] [] [] []
IDLE 43866 [(0,0)] 11 [] [] [] [] []
INJECT_T 43867 [(0,1)] D [] [] [] [] []
MERGE 43868 [(0,1),(0,0)] D [] [43870] [] [] [((0,0),(0,1))]
DISCARD 43869 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43870 [(0,0)] HALF_D_PLUS_2 [43868] [] [] [] []
IDLE 43871 [(0,0)] 29 [] [] [] [] []
INJECT_T 43872 [(1,0)] D [] [] [] [] []
MERGE 43873 [(1,0),(0,0)] D [] [43875] [] [] [((0,0),(1,0))]
DISCARD 43874 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43875 [(0,0)] HALF_D_PLUS_2 [43873] [] [] [] []
IDLE 43876 [(0,0)] 196 [] [] [] [] []
INJECT_T 43877 [(0,1)] D [] [] [] [] []
MERGE 43878 [(0,1),(0,0)] D [] [43880] [] [] [((0,0),(0,1))]
DISCARD 43879 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43880 [(0,0)] HALF_D_PLUS_2 [43878] [] [] [] []
IDLE 43881 [(0,0)] 11 [] [] [] [] []
INJECT_T 43882 [(1,0)] D [] [] [] [] []
MERGE 43883 [(1,0),(0,0)] D [] [43885] [] [] [((0,0),(1,0))]
DISCARD 43884 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43885 [(0,0)] HALF_D_PLUS_2 [43883] [] [] [] []
IDLE 43886 [(0,0)] 161 [] [] [] [] []
INJECT_T 43887 [(0,1)] D [] [] [] [] []
MERGE 43888 [(0,1),(0,0)] D [] [43890] [] [] [((0,0),(0,1))]
DISCARD 43889 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43890 [(0,0)] HALF_D_PLUS_2 [43888] [] [] [] []
IDLE 43891 [(0,0)] 65 [] [] [] [] []
INJECT_T 43892 [(1,0)] D [] [] [] [] []
MERGE 43893 [(1,0),(0,0)] D [] [43895] [] [] [((0,0),(1,0))]
DISCARD 43894 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43895 [(0,0)] HALF_D_PLUS_2 [43893] [] [] [] []
IDLE 43896 [(0,0)] 50 [] [] [] [] []
INJECT_T 43897 [(0,1)] D [] [] [] [] []
MERGE 43898 [(0,1),(0,0)] D [] [43900] [] [] [((0,0),(0,1))]
DISCARD 43899 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43900 [(0,0)] HALF_D_PLUS_2 [43898] [] [] [] []
IDLE 43901 [(0,0)] 45 [] [] [] [] []
INJECT_T 43902 [(1,0)] D [] [] [] [] []
MERGE 43903 [(1,0),(0,0)] D [] [43905] [] [] [((0,0),(1,0))]
DISCARD 43904 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43905 [(0,0)] HALF_D_PLUS_2 [43903] [] [] [] []
IDLE 43906 [(0,0)] 160 [] [] [] [] []
INJECT_T 43907 [(0,1)] D [] [] [] [] []
MERGE 43908 [(0,1),(0,0)] D [] [43910] [] [] [((0,0),(0,1))]
DISCARD 43909 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43910 [(0,0)] HALF_D_PLUS_2 [43908] [] [] [] []
IDLE 43911 [(0,0)] 190 [] [] [] [] []
INJECT_T 43912 [(1,0)] D [] [] [] [] []
MERGE 43913 [(1,0),(0,0)] D [] [43915] [] [] [((0,0),(1,0))]
DISCARD 43914 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43915 [(0,0)] HALF_D_PLUS_2 [43913] [] [] [] []
IDLE 43916 [(0,0)] 11 [] [] [] [] []
INJECT_T 43917 [(0,1)] D [] [] [] [] []
MERGE 43918 [(0,1),(0,0)] D [] [43920] [] [] [((0,0),(0,1))]
DISCARD 43919 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43920 [(0,0)] HALF_D_PLUS_2 [43918] [] [] [] []
IDLE 43921 [(0,0)] 15 [] [] [] [] []
INJECT_T 43922 [(1,0)] D [] [] [] [] []
MERGE 43923 [(1,0),(0,0)] D [] [43925] [] [] [((0,0),(1,0))]
DISCARD 43924 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43925 [(0,0)] HALF_D_PLUS_2 [43923] [] [] [] []
IDLE 43926 [(0,0)] 198 [] [] [] [] []
INJECT_T 43927 [(0,1)] D [] [] [] [] []
MERGE 43928 [(0,1),(0,0)] D [] [43930] [] [] [((0,0),(0,1))]
DISCARD 43929 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43930 [(0,0)] HALF_D_PLUS_2 [43928] [] [] [] []
IDLE 43931 [(0,0)] 165 [] [] [] [] []
INJECT_T 43932 [(1,0)] D [] [] [] [] []
MERGE 43933 [(1,0),(0,0)] D [] [43935] [] [] [((0,0),(1,0))]
DISCARD 43934 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43935 [(0,0)] HALF_D_PLUS_2 [43933] [] [] [] []
IDLE 43936 [(0,0)] 24 [] [] [] [] []
INJECT_T 43937 [(0,1)] D [] [] [] [] []
MERGE 43938 [(0,1),(0,0)] D [] [43940] [] [] [((0,0),(0,1))]
DISCARD 43939 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43940 [(0,0)] HALF_D_PLUS_2 [43938] [] [] [] []
IDLE 43941 [(0,0)] 174 [] [] [] [] []
INJECT_T 43942 [(1,0)] D [] [] [] [] []
MERGE 43943 [(1,0),(0,0)] D [] [43945] [] [] [((0,0),(1,0))]
DISCARD 43944 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43945 [(0,0)] HALF_D_PLUS_2 [43943] [] [] [] []
IDLE 43946 [(0,0)] 20 [] [] [] [] []
INJECT_T 43947 [(0,1)] D [] [] [] [] []
MERGE 43948 [(0,1),(0,0)] D [] [43950] [] [] [((0,0),(0,1))]
DISCARD 43949 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43950 [(0,0)] HALF_D_PLUS_2 [43948] [] [] [] []
IDLE 43951 [(0,0)] 36 [] [] [] [] []
INJECT_T 43952 [(1,0)] D [] [] [] [] []
MERGE 43953 [(1,0),(0,0)] D [] [43955] [] [] [((0,0),(1,0))]
DISCARD 43954 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43955 [(0,0)] HALF_D_PLUS_2 [43953] [] [] [] []
IDLE 43956 [(0,0)] 168 [] [] [] [] []
INJECT_T 43957 [(0,1)] D [] [] [] [] []
MERGE 43958 [(0,1),(0,0)] D [] [43960] [] [] [((0,0),(0,1))]
DISCARD 43959 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43960 [(0,0)] HALF_D_PLUS_2 [43958] [] [] [] []
IDLE 43961 [(0,0)] 199 [] [] [] [] []
INJECT_T 43962 [(1,0)] D [] [] [] [] []
MERGE 43963 [(1,0),(0,0)] D [] [43965] [] [] [((0,0),(1,0))]
DISCARD 43964 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43965 [(0,0)] HALF_D_PLUS_2 [43963] [] [] [] []
IDLE 43966 [(0,0)] 13 [] [] [] [] []
INJECT_T 43967 [(0,1)] D [] [] [] [] []
MERGE 43968 [(0,1),(0,0)] D [] [43970] [] [] [((0,0),(0,1))]
DISCARD 43969 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43970 [(0,0)] HALF_D_PLUS_2 [43968] [] [] [] []
IDLE 43971 [(0,0)] 131 [] [] [] [] []
INJECT_T 43972 [(1,0)] D [] [] [] [] []
MERGE 43973 [(1,0),(0,0)] D [] [43975] [] [] [((0,0),(1,0))]
DISCARD 43974 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43975 [(0,0)] HALF_D_PLUS_2 [43973] [] [] [] []
IDLE 43976 [(0,0)] 64 [] [] [] [] []
INJECT_T 43977 [(0,1)] D [] [] [] [] []
MERGE 43978 [(0,1),(0,0)] D [] [43980] [] [] [((0,0),(0,1))]
DISCARD 43979 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43980 [(0,0)] HALF_D_PLUS_2 [43978] [] [] [] []
IDLE 43981 [(0,0)] 111 [] [] [] [] []
INJECT_T 43982 [(1,0)] D [] [] [] [] []
MERGE 43983 [(1,0),(0,0)] D [] [43985] [] [] [((0,0),(1,0))]
DISCARD 43984 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43985 [(0,0)] HALF_D_PLUS_2 [43983] [] [] [] []
IDLE 43986 [(0,0)] 44 [] [] [] [] []
INJECT_T 43987 [(0,1)] D [] [] [] [] []
MERGE 43988 [(0,1),(0,0)] D [] [43990] [] [] [((0,0),(0,1))]
DISCARD 43989 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 43990 [(0,0)] HALF_D_PLUS_2 [43988] [] [] [] []
IDLE 43991 [(0,0)] 178 [] [] [] [] []
INJECT_T 43992 [(1,0)] D [] [] [] [] []
MERGE 43993 [(1,0),(0,0)] D [] [43995] [] [] [((0,0),(1,0))]
DISCARD 43994 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 43995 [(0,0)] HALF_D_PLUS_2 [43993] [] [] [] []
IDLE 43996 [(0,0)] 49 [] [] [] [] []
INJECT_T 43997 [(0,1)] D [] [] [] [] []
MERGE 43998 [(0,1),(0,0)] D [] [44000] [] [] [((0,0),(0,1))]
DISCARD 43999 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44000 [(0,0)] HALF_D_PLUS_2 [43998] [] [] [] []
IDLE 44001 [(0,0)] 74 [] [] [] [] []
INJECT_T 44002 [(1,0)] D [] [] [] [] []
MERGE 44003 [(1,0),(0,0)] D [] [44005] [] [] [((0,0),(1,0))]
DISCARD 44004 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44005 [(0,0)] HALF_D_PLUS_2 [44003] [] [] [] []
IDLE 44006 [(0,0)] 74 [] [] [] [] []
INJECT_T 44007 [(0,1)] D [] [] [] [] []
MERGE 44008 [(0,1),(0,0)] D [] [44010] [] [] [((0,0),(0,1))]
DISCARD 44009 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44010 [(0,0)] HALF_D_PLUS_2 [44008] [] [] [] []
IDLE 44011 [(0,0)] 27 [] [] [] [] []
INJECT_T 44012 [(1,0)] D [] [] [] [] []
MERGE 44013 [(1,0),(0,0)] D [] [44015] [] [] [((0,0),(1,0))]
DISCARD 44014 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44015 [(0,0)] HALF_D_PLUS_2 [44013] [] [] [] []
IDLE 44016 [(0,0)] 120 [] [] [] [] []
INJECT_T 44017 [(0,1)] D [] [] [] [] []
MERGE 44018 [(0,1),(0,0)] D [] [44020] [] [] [((0,0),(0,1))]
DISCARD 44019 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44020 [(0,0)] HALF_D_PLUS_2 [44018] [] [] [] []
IDLE 44021 [(0,0)] 193 [] [] [] [] []
INJECT_T 44022 [(1,0)] D [] [] [] [] []
MERGE 44023 [(1,0),(0,0)] D [] [44025] [] [] [((0,0),(1,0))]
DISCARD 44024 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44025 [(0,0)] HALF_D_PLUS_2 [44023] [] [] [] []
IDLE 44026 [(0,0)] 105 [] [] [] [] []
INJECT_T 44027 [(0,1)] D [] [] [] [] []
MERGE 44028 [(0,1),(0,0)] D [] [44030] [] [] [((0,0),(0,1))]
DISCARD 44029 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44030 [(0,0)] HALF_D_PLUS_2 [44028] [] [] [] []
IDLE 44031 [(0,0)] 148 [] [] [] [] []
INJECT_T 44032 [(1,0)] D [] [] [] [] []
MERGE 44033 [(1,0),(0,0)] D [] [44035] [] [] [((0,0),(1,0))]
DISCARD 44034 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44035 [(0,0)] HALF_D_PLUS_2 [44033] [] [] [] []
IDLE 44036 [(0,0)] 197 [] [] [] [] []
INJECT_T 44037 [(0,1)] D [] [] [] [] []
MERGE 44038 [(0,1),(0,0)] D [] [44040] [] [] [((0,0),(0,1))]
DISCARD 44039 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44040 [(0,0)] HALF_D_PLUS_2 [44038] [] [] [] []
IDLE 44041 [(0,0)] 128 [] [] [] [] []
INJECT_T 44042 [(1,0)] D [] [] [] [] []
MERGE 44043 [(1,0),(0,0)] D [] [44045] [] [] [((0,0),(1,0))]
DISCARD 44044 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44045 [(0,0)] HALF_D_PLUS_2 [44043] [] [] [] []
IDLE 44046 [(0,0)] 180 [] [] [] [] []
INJECT_T 44047 [(0,1)] D [] [] [] [] []
MERGE 44048 [(0,1),(0,0)] D [] [44050] [] [] [((0,0),(0,1))]
DISCARD 44049 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44050 [(0,0)] HALF_D_PLUS_2 [44048] [] [] [] []
IDLE 44051 [(0,0)] 150 [] [] [] [] []
INJECT_T 44052 [(1,0)] D [] [] [] [] []
MERGE 44053 [(1,0),(0,0)] D [] [44055] [] [] [((0,0),(1,0))]
DISCARD 44054 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44055 [(0,0)] HALF_D_PLUS_2 [44053] [] [] [] []
IDLE 44056 [(0,0)] 80 [] [] [] [] []
INJECT_T 44057 [(0,1)] D [] [] [] [] []
MERGE 44058 [(0,1),(0,0)] D [] [44060] [] [] [((0,0),(0,1))]
DISCARD 44059 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44060 [(0,0)] HALF_D_PLUS_2 [44058] [] [] [] []
IDLE 44061 [(0,0)] 46 [] [] [] [] []
INJECT_T 44062 [(1,0)] D [] [] [] [] []
MERGE 44063 [(1,0),(0,0)] D [] [44065] [] [] [((0,0),(1,0))]
DISCARD 44064 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44065 [(0,0)] HALF_D_PLUS_2 [44063] [] [] [] []
IDLE 44066 [(0,0)] 127 [] [] [] [] []
INJECT_T 44067 [(0,1)] D [] [] [] [] []
MERGE 44068 [(0,1),(0,0)] D [] [44070] [] [] [((0,0),(0,1))]
DISCARD 44069 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44070 [(0,0)] HALF_D_PLUS_2 [44068] [] [] [] []
IDLE 44071 [(0,0)] 87 [] [] [] [] []
INJECT_T 44072 [(1,0)] D [] [] [] [] []
MERGE 44073 [(1,0),(0,0)] D [] [44075] [] [] [((0,0),(1,0))]
DISCARD 44074 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44075 [(0,0)] HALF_D_PLUS_2 [44073] [] [] [] []
IDLE 44076 [(0,0)] 153 [] [] [] [] []
INJECT_T 44077 [(0,1)] D [] [] [] [] []
MERGE 44078 [(0,1),(0,0)] D [] [44080] [] [] [((0,0),(0,1))]
DISCARD 44079 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44080 [(0,0)] HALF_D_PLUS_2 [44078] [] [] [] []
IDLE 44081 [(0,0)] 75 [] [] [] [] []
INJECT_T 44082 [(1,0)] D [] [] [] [] []
MERGE 44083 [(1,0),(0,0)] D [] [44085] [] [] [((0,0),(1,0))]
DISCARD 44084 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44085 [(0,0)] HALF_D_PLUS_2 [44083] [] [] [] []
IDLE 44086 [(0,0)] 21 [] [] [] [] []
INJECT_T 44087 [(0,1)] D [] [] [] [] []
MERGE 44088 [(0,1),(0,0)] D [] [44090] [] [] [((0,0),(0,1))]
DISCARD 44089 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44090 [(0,0)] HALF_D_PLUS_2 [44088] [] [] [] []
IDLE 44091 [(0,0)] 174 [] [] [] [] []
INJECT_T 44092 [(1,0)] D [] [] [] [] []
MERGE 44093 [(1,0),(0,0)] D [] [44095] [] [] [((0,0),(1,0))]
DISCARD 44094 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44095 [(0,0)] HALF_D_PLUS_2 [44093] [] [] [] []
IDLE 44096 [(0,0)] 124 [] [] [] [] []
INJECT_T 44097 [(0,1)] D [] [] [] [] []
MERGE 44098 [(0,1),(0,0)] D [] [44100] [] [] [((0,0),(0,1))]
DISCARD 44099 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44100 [(0,0)] HALF_D_PLUS_2 [44098] [] [] [] []
IDLE 44101 [(0,0)] 191 [] [] [] [] []
INJECT_T 44102 [(1,0)] D [] [] [] [] []
MERGE 44103 [(1,0),(0,0)] D [] [44105] [] [] [((0,0),(1,0))]
DISCARD 44104 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44105 [(0,0)] HALF_D_PLUS_2 [44103] [] [] [] []
IDLE 44106 [(0,0)] 146 [] [] [] [] []
INJECT_T 44107 [(0,1)] D [] [] [] [] []
MERGE 44108 [(0,1),(0,0)] D [] [44110] [] [] [((0,0),(0,1))]
DISCARD 44109 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44110 [(0,0)] HALF_D_PLUS_2 [44108] [] [] [] []
IDLE 44111 [(0,0)] 142 [] [] [] [] []
INJECT_T 44112 [(1,0)] D [] [] [] [] []
MERGE 44113 [(1,0),(0,0)] D [] [44115] [] [] [((0,0),(1,0))]
DISCARD 44114 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44115 [(0,0)] HALF_D_PLUS_2 [44113] [] [] [] []
IDLE 44116 [(0,0)] 139 [] [] [] [] []
INJECT_T 44117 [(0,1)] D [] [] [] [] []
MERGE 44118 [(0,1),(0,0)] D [] [44120] [] [] [((0,0),(0,1))]
DISCARD 44119 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44120 [(0,0)] HALF_D_PLUS_2 [44118] [] [] [] []
IDLE 44121 [(0,0)] 6 [] [] [] [] []
INJECT_T 44122 [(1,0)] D [] [] [] [] []
MERGE 44123 [(1,0),(0,0)] D [] [44125] [] [] [((0,0),(1,0))]
DISCARD 44124 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44125 [(0,0)] HALF_D_PLUS_2 [44123] [] [] [] []
IDLE 44126 [(0,0)] 6 [] [] [] [] []
INJECT_T 44127 [(0,1)] D [] [] [] [] []
MERGE 44128 [(0,1),(0,0)] D [] [44130] [] [] [((0,0),(0,1))]
DISCARD 44129 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44130 [(0,0)] HALF_D_PLUS_2 [44128] [] [] [] []
IDLE 44131 [(0,0)] 91 [] [] [] [] []
INJECT_T 44132 [(1,0)] D [] [] [] [] []
MERGE 44133 [(1,0),(0,0)] D [] [44135] [] [] [((0,0),(1,0))]
DISCARD 44134 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44135 [(0,0)] HALF_D_PLUS_2 [44133] [] [] [] []
IDLE 44136 [(0,0)] 190 [] [] [] [] []
INJECT_T 44137 [(0,1)] D [] [] [] [] []
MERGE 44138 [(0,1),(0,0)] D [] [44140] [] [] [((0,0),(0,1))]
DISCARD 44139 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44140 [(0,0)] HALF_D_PLUS_2 [44138] [] [] [] []
IDLE 44141 [(0,0)] 58 [] [] [] [] []
INJECT_T 44142 [(1,0)] D [] [] [] [] []
MERGE 44143 [(1,0),(0,0)] D [] [44145] [] [] [((0,0),(1,0))]
DISCARD 44144 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44145 [(0,0)] HALF_D_PLUS_2 [44143] [] [] [] []
INJECT_T 44146 [(0,1)] D [] [] [] [] []
MERGE 44147 [(0,1),(0,0)] D [] [44149] [] [] [((0,0),(0,1))]
DISCARD 44148 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44149 [(0,0)] HALF_D_PLUS_2 [44147] [] [] [] []
IDLE 44150 [(0,0)] 147 [] [] [] [] []
INJECT_T 44151 [(1,0)] D [] [] [] [] []
MERGE 44152 [(1,0),(0,0)] D [] [44154] [] [] [((0,0),(1,0))]
DISCARD 44153 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44154 [(0,0)] HALF_D_PLUS_2 [44152] [] [] [] []
IDLE 44155 [(0,0)] 19 [] [] [] [] []
INJECT_T 44156 [(0,1)] D [] [] [] [] []
MERGE 44157 [(0,1),(0,0)] D [] [44159] [] [] [((0,0),(0,1))]
DISCARD 44158 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44159 [(0,0)] HALF_D_PLUS_2 [44157] [] [] [] []
IDLE 44160 [(0,0)] 66 [] [] [] [] []
INJECT_T 44161 [(1,0)] D [] [] [] [] []
MERGE 44162 [(1,0),(0,0)] D [] [44164] [] [] [((0,0),(1,0))]
DISCARD 44163 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44164 [(0,0)] HALF_D_PLUS_2 [44162] [] [] [] []
IDLE 44165 [(0,0)] 43 [] [] [] [] []
INJECT_T 44166 [(0,1)] D [] [] [] [] []
MERGE 44167 [(0,1),(0,0)] D [] [44169] [] [] [((0,0),(0,1))]
DISCARD 44168 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44169 [(0,0)] HALF_D_PLUS_2 [44167] [] [] [] []
IDLE 44170 [(0,0)] 49 [] [] [] [] []
INJECT_T 44171 [(1,0)] D [] [] [] [] []
MERGE 44172 [(1,0),(0,0)] D [] [44174] [] [] [((0,0),(1,0))]
DISCARD 44173 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44174 [(0,0)] HALF_D_PLUS_2 [44172] [] [] [] []
IDLE 44175 [(0,0)] 131 [] [] [] [] []
INJECT_T 44176 [(0,1)] D [] [] [] [] []
MERGE 44177 [(0,1),(0,0)] D [] [44179] [] [] [((0,0),(0,1))]
DISCARD 44178 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44179 [(0,0)] HALF_D_PLUS_2 [44177] [] [] [] []
IDLE 44180 [(0,0)] 127 [] [] [] [] []
INJECT_T 44181 [(1,0)] D [] [] [] [] []
MERGE 44182 [(1,0),(0,0)] D [] [44184] [] [] [((0,0),(1,0))]
DISCARD 44183 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44184 [(0,0)] HALF_D_PLUS_2 [44182] [] [] [] []
IDLE 44185 [(0,0)] 100 [] [] [] [] []
INJECT_T 44186 [(0,1)] D [] [] [] [] []
MERGE 44187 [(0,1),(0,0)] D [] [44189] [] [] [((0,0),(0,1))]
DISCARD 44188 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44189 [(0,0)] HALF_D_PLUS_2 [44187] [] [] [] []
IDLE 44190 [(0,0)] 36 [] [] [] [] []
INJECT_T 44191 [(1,0)] D [] [] [] [] []
MERGE 44192 [(1,0),(0,0)] D [] [44194] [] [] [((0,0),(1,0))]
DISCARD 44193 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44194 [(0,0)] HALF_D_PLUS_2 [44192] [] [] [] []
IDLE 44195 [(0,0)] 3 [] [] [] [] []
INJECT_T 44196 [(0,1)] D [] [] [] [] []
MERGE 44197 [(0,1),(0,0)] D [] [44199] [] [] [((0,0),(0,1))]
DISCARD 44198 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44199 [(0,0)] HALF_D_PLUS_2 [44197] [] [] [] []
IDLE 44200 [(0,0)] 19 [] [] [] [] []
INJECT_T 44201 [(1,0)] D [] [] [] [] []
MERGE 44202 [(1,0),(0,0)] D [] [44204] [] [] [((0,0),(1,0))]
DISCARD 44203 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44204 [(0,0)] HALF_D_PLUS_2 [44202] [] [] [] []
IDLE 44205 [(0,0)] 62 [] [] [] [] []
INJECT_T 44206 [(0,1)] D [] [] [] [] []
MERGE 44207 [(0,1),(0,0)] D [] [44209] [] [] [((0,0),(0,1))]
DISCARD 44208 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44209 [(0,0)] HALF_D_PLUS_2 [44207] [] [] [] []
IDLE 44210 [(0,0)] 26 [] [] [] [] []
INJECT_T 44211 [(1,0)] D [] [] [] [] []
MERGE 44212 [(1,0),(0,0)] D [] [44214] [] [] [((0,0),(1,0))]
DISCARD 44213 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44214 [(0,0)] HALF_D_PLUS_2 [44212] [] [] [] []
IDLE 44215 [(0,0)] 39 [] [] [] [] []
INJECT_T 44216 [(0,1)] D [] [] [] [] []
MERGE 44217 [(0,1),(0,0)] D [] [44219] [] [] [((0,0),(0,1))]
DISCARD 44218 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44219 [(0,0)] HALF_D_PLUS_2 [44217] [] [] [] []
IDLE 44220 [(0,0)] 5 [] [] [] [] []
INJECT_T 44221 [(1,0)] D [] [] [] [] []
MERGE 44222 [(1,0),(0,0)] D [] [44224] [] [] [((0,0),(1,0))]
DISCARD 44223 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44224 [(0,0)] HALF_D_PLUS_2 [44222] [] [] [] []
IDLE 44225 [(0,0)] 138 [] [] [] [] []
INJECT_T 44226 [(0,1)] D [] [] [] [] []
MERGE 44227 [(0,1),(0,0)] D [] [44229] [] [] [((0,0),(0,1))]
DISCARD 44228 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44229 [(0,0)] HALF_D_PLUS_2 [44227] [] [] [] []
IDLE 44230 [(0,0)] 105 [] [] [] [] []
INJECT_T 44231 [(1,0)] D [] [] [] [] []
MERGE 44232 [(1,0),(0,0)] D [] [44234] [] [] [((0,0),(1,0))]
DISCARD 44233 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44234 [(0,0)] HALF_D_PLUS_2 [44232] [] [] [] []
IDLE 44235 [(0,0)] 174 [] [] [] [] []
INJECT_T 44236 [(0,1)] D [] [] [] [] []
MERGE 44237 [(0,1),(0,0)] D [] [44239] [] [] [((0,0),(0,1))]
DISCARD 44238 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44239 [(0,0)] HALF_D_PLUS_2 [44237] [] [] [] []
IDLE 44240 [(0,0)] 20 [] [] [] [] []
INJECT_T 44241 [(1,0)] D [] [] [] [] []
MERGE 44242 [(1,0),(0,0)] D [] [44244] [] [] [((0,0),(1,0))]
DISCARD 44243 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44244 [(0,0)] HALF_D_PLUS_2 [44242] [] [] [] []
IDLE 44245 [(0,0)] 169 [] [] [] [] []
INJECT_T 44246 [(0,1)] D [] [] [] [] []
MERGE 44247 [(0,1),(0,0)] D [] [44249] [] [] [((0,0),(0,1))]
DISCARD 44248 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44249 [(0,0)] HALF_D_PLUS_2 [44247] [] [] [] []
IDLE 44250 [(0,0)] 85 [] [] [] [] []
INJECT_T 44251 [(1,0)] D [] [] [] [] []
MERGE 44252 [(1,0),(0,0)] D [] [44254] [] [] [((0,0),(1,0))]
DISCARD 44253 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44254 [(0,0)] HALF_D_PLUS_2 [44252] [] [] [] []
IDLE 44255 [(0,0)] 29 [] [] [] [] []
INJECT_T 44256 [(0,1)] D [] [] [] [] []
MERGE 44257 [(0,1),(0,0)] D [] [44259] [] [] [((0,0),(0,1))]
DISCARD 44258 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44259 [(0,0)] HALF_D_PLUS_2 [44257] [] [] [] []
IDLE 44260 [(0,0)] 111 [] [] [] [] []
INJECT_T 44261 [(1,0)] D [] [] [] [] []
MERGE 44262 [(1,0),(0,0)] D [] [44264] [] [] [((0,0),(1,0))]
DISCARD 44263 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44264 [(0,0)] HALF_D_PLUS_2 [44262] [] [] [] []
IDLE 44265 [(0,0)] 67 [] [] [] [] []
INJECT_T 44266 [(0,1)] D [] [] [] [] []
MERGE 44267 [(0,1),(0,0)] D [] [44269] [] [] [((0,0),(0,1))]
DISCARD 44268 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44269 [(0,0)] HALF_D_PLUS_2 [44267] [] [] [] []
IDLE 44270 [(0,0)] 167 [] [] [] [] []
INJECT_T 44271 [(1,0)] D [] [] [] [] []
MERGE 44272 [(1,0),(0,0)] D [] [44274] [] [] [((0,0),(1,0))]
DISCARD 44273 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44274 [(0,0)] HALF_D_PLUS_2 [44272] [] [] [] []
IDLE 44275 [(0,0)] 26 [] [] [] [] []
INJECT_T 44276 [(0,1)] D [] [] [] [] []
MERGE 44277 [(0,1),(0,0)] D [] [44279] [] [] [((0,0),(0,1))]
DISCARD 44278 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44279 [(0,0)] HALF_D_PLUS_2 [44277] [] [] [] []
IDLE 44280 [(0,0)] 3 [] [] [] [] []
INJECT_T 44281 [(1,0)] D [] [] [] [] []
MERGE 44282 [(1,0),(0,0)] D [] [44284] [] [] [((0,0),(1,0))]
DISCARD 44283 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44284 [(0,0)] HALF_D_PLUS_2 [44282] [] [] [] []
IDLE 44285 [(0,0)] 172 [] [] [] [] []
INJECT_T 44286 [(0,1)] D [] [] [] [] []
MERGE 44287 [(0,1),(0,0)] D [] [44289] [] [] [((0,0),(0,1))]
DISCARD 44288 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44289 [(0,0)] HALF_D_PLUS_2 [44287] [] [] [] []
IDLE 44290 [(0,0)] 45 [] [] [] [] []
INJECT_T 44291 [(1,0)] D [] [] [] [] []
MERGE 44292 [(1,0),(0,0)] D [] [44294] [] [] [((0,0),(1,0))]
DISCARD 44293 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44294 [(0,0)] HALF_D_PLUS_2 [44292] [] [] [] []
IDLE 44295 [(0,0)] 178 [] [] [] [] []
INJECT_T 44296 [(0,1)] D [] [] [] [] []
MERGE 44297 [(0,1),(0,0)] D [] [44299] [] [] [((0,0),(0,1))]
DISCARD 44298 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44299 [(0,0)] HALF_D_PLUS_2 [44297] [] [] [] []
IDLE 44300 [(0,0)] 53 [] [] [] [] []
INJECT_T 44301 [(1,0)] D [] [] [] [] []
MERGE 44302 [(1,0),(0,0)] D [] [44304] [] [] [((0,0),(1,0))]
DISCARD 44303 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44304 [(0,0)] HALF_D_PLUS_2 [44302] [] [] [] []
IDLE 44305 [(0,0)] 153 [] [] [] [] []
INJECT_T 44306 [(0,1)] D [] [] [] [] []
MERGE 44307 [(0,1),(0,0)] D [] [44309] [] [] [((0,0),(0,1))]
DISCARD 44308 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44309 [(0,0)] HALF_D_PLUS_2 [44307] [] [] [] []
IDLE 44310 [(0,0)] 124 [] [] [] [] []
INJECT_T 44311 [(1,0)] D [] [] [] [] []
MERGE 44312 [(1,0),(0,0)] D [] [44314] [] [] [((0,0),(1,0))]
DISCARD 44313 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44314 [(0,0)] HALF_D_PLUS_2 [44312] [] [] [] []
IDLE 44315 [(0,0)] 137 [] [] [] [] []
INJECT_T 44316 [(0,1)] D [] [] [] [] []
MERGE 44317 [(0,1),(0,0)] D [] [44319] [] [] [((0,0),(0,1))]
DISCARD 44318 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44319 [(0,0)] HALF_D_PLUS_2 [44317] [] [] [] []
IDLE 44320 [(0,0)] 160 [] [] [] [] []
INJECT_T 44321 [(1,0)] D [] [] [] [] []
MERGE 44322 [(1,0),(0,0)] D [] [44324] [] [] [((0,0),(1,0))]
DISCARD 44323 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44324 [(0,0)] HALF_D_PLUS_2 [44322] [] [] [] []
IDLE 44325 [(0,0)] 105 [] [] [] [] []
INJECT_T 44326 [(0,1)] D [] [] [] [] []
MERGE 44327 [(0,1),(0,0)] D [] [44329] [] [] [((0,0),(0,1))]
DISCARD 44328 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44329 [(0,0)] HALF_D_PLUS_2 [44327] [] [] [] []
IDLE 44330 [(0,0)] 168 [] [] [] [] []
INJECT_T 44331 [(1,0)] D [] [] [] [] []
MERGE 44332 [(1,0),(0,0)] D [] [44334] [] [] [((0,0),(1,0))]
DISCARD 44333 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44334 [(0,0)] HALF_D_PLUS_2 [44332] [] [] [] []
IDLE 44335 [(0,0)] 182 [] [] [] [] []
INJECT_T 44336 [(0,1)] D [] [] [] [] []
MERGE 44337 [(0,1),(0,0)] D [] [44339] [] [] [((0,0),(0,1))]
DISCARD 44338 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44339 [(0,0)] HALF_D_PLUS_2 [44337] [] [] [] []
IDLE 44340 [(0,0)] 117 [] [] [] [] []
INJECT_T 44341 [(1,0)] D [] [] [] [] []
MERGE 44342 [(1,0),(0,0)] D [] [44344] [] [] [((0,0),(1,0))]
DISCARD 44343 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44344 [(0,0)] HALF_D_PLUS_2 [44342] [] [] [] []
IDLE 44345 [(0,0)] 18 [] [] [] [] []
INJECT_T 44346 [(0,1)] D [] [] [] [] []
MERGE 44347 [(0,1),(0,0)] D [] [44349] [] [] [((0,0),(0,1))]
DISCARD 44348 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44349 [(0,0)] HALF_D_PLUS_2 [44347] [] [] [] []
IDLE 44350 [(0,0)] 70 [] [] [] [] []
INJECT_T 44351 [(1,0)] D [] [] [] [] []
MERGE 44352 [(1,0),(0,0)] D [] [44354] [] [] [((0,0),(1,0))]
DISCARD 44353 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44354 [(0,0)] HALF_D_PLUS_2 [44352] [] [] [] []
IDLE 44355 [(0,0)] 169 [] [] [] [] []
INJECT_T 44356 [(0,1)] D [] [] [] [] []
MERGE 44357 [(0,1),(0,0)] D [] [44359] [] [] [((0,0),(0,1))]
DISCARD 44358 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44359 [(0,0)] HALF_D_PLUS_2 [44357] [] [] [] []
IDLE 44360 [(0,0)] 47 [] [] [] [] []
INJECT_T 44361 [(1,0)] D [] [] [] [] []
MERGE 44362 [(1,0),(0,0)] D [] [44364] [] [] [((0,0),(1,0))]
DISCARD 44363 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44364 [(0,0)] HALF_D_PLUS_2 [44362] [] [] [] []
IDLE 44365 [(0,0)] 83 [] [] [] [] []
INJECT_T 44366 [(0,1)] D [] [] [] [] []
MERGE 44367 [(0,1),(0,0)] D [] [44369] [] [] [((0,0),(0,1))]
DISCARD 44368 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44369 [(0,0)] HALF_D_PLUS_2 [44367] [] [] [] []
IDLE 44370 [(0,0)] 131 [] [] [] [] []
INJECT_T 44371 [(1,0)] D [] [] [] [] []
MERGE 44372 [(1,0),(0,0)] D [] [44374] [] [] [((0,0),(1,0))]
DISCARD 44373 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44374 [(0,0)] HALF_D_PLUS_2 [44372] [] [] [] []
IDLE 44375 [(0,0)] 127 [] [] [] [] []
INJECT_T 44376 [(0,1)] D [] [] [] [] []
MERGE 44377 [(0,1),(0,0)] D [] [44379] [] [] [((0,0),(0,1))]
DISCARD 44378 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44379 [(0,0)] HALF_D_PLUS_2 [44377] [] [] [] []
IDLE 44380 [(0,0)] 98 [] [] [] [] []
INJECT_T 44381 [(1,0)] D [] [] [] [] []
MERGE 44382 [(1,0),(0,0)] D [] [44384] [] [] [((0,0),(1,0))]
DISCARD 44383 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44384 [(0,0)] HALF_D_PLUS_2 [44382] [] [] [] []
IDLE 44385 [(0,0)] 136 [] [] [] [] []
INJECT_T 44386 [(0,1)] D [] [] [] [] []
MERGE 44387 [(0,1),(0,0)] D [] [44389] [] [] [((0,0),(0,1))]
DISCARD 44388 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44389 [(0,0)] HALF_D_PLUS_2 [44387] [] [] [] []
IDLE 44390 [(0,0)] 121 [] [] [] [] []
INJECT_T 44391 [(1,0)] D [] [] [] [] []
MERGE 44392 [(1,0),(0,0)] D [] [44394] [] [] [((0,0),(1,0))]
DISCARD 44393 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44394 [(0,0)] HALF_D_PLUS_2 [44392] [] [] [] []
IDLE 44395 [(0,0)] 84 [] [] [] [] []
INJECT_T 44396 [(0,1)] D [] [] [] [] []
MERGE 44397 [(0,1),(0,0)] D [] [44399] [] [] [((0,0),(0,1))]
DISCARD 44398 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44399 [(0,0)] HALF_D_PLUS_2 [44397] [] [] [] []
IDLE 44400 [(0,0)] 107 [] [] [] [] []
INJECT_T 44401 [(1,0)] D [] [] [] [] []
MERGE 44402 [(1,0),(0,0)] D [] [44404] [] [] [((0,0),(1,0))]
DISCARD 44403 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44404 [(0,0)] HALF_D_PLUS_2 [44402] [] [] [] []
IDLE 44405 [(0,0)] 29 [] [] [] [] []
INJECT_T 44406 [(0,1)] D [] [] [] [] []
MERGE 44407 [(0,1),(0,0)] D [] [44409] [] [] [((0,0),(0,1))]
DISCARD 44408 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44409 [(0,0)] HALF_D_PLUS_2 [44407] [] [] [] []
IDLE 44410 [(0,0)] 165 [] [] [] [] []
INJECT_T 44411 [(1,0)] D [] [] [] [] []
MERGE 44412 [(1,0),(0,0)] D [] [44414] [] [] [((0,0),(1,0))]
DISCARD 44413 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44414 [(0,0)] HALF_D_PLUS_2 [44412] [] [] [] []
IDLE 44415 [(0,0)] 137 [] [] [] [] []
INJECT_T 44416 [(0,1)] D [] [] [] [] []
MERGE 44417 [(0,1),(0,0)] D [] [44419] [] [] [((0,0),(0,1))]
DISCARD 44418 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44419 [(0,0)] HALF_D_PLUS_2 [44417] [] [] [] []
IDLE 44420 [(0,0)] 80 [] [] [] [] []
INJECT_T 44421 [(1,0)] D [] [] [] [] []
MERGE 44422 [(1,0),(0,0)] D [] [44424] [] [] [((0,0),(1,0))]
DISCARD 44423 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44424 [(0,0)] HALF_D_PLUS_2 [44422] [] [] [] []
IDLE 44425 [(0,0)] 101 [] [] [] [] []
INJECT_T 44426 [(0,1)] D [] [] [] [] []
MERGE 44427 [(0,1),(0,0)] D [] [44429] [] [] [((0,0),(0,1))]
DISCARD 44428 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44429 [(0,0)] HALF_D_PLUS_2 [44427] [] [] [] []
IDLE 44430 [(0,0)] 13 [] [] [] [] []
INJECT_T 44431 [(1,0)] D [] [] [] [] []
MERGE 44432 [(1,0),(0,0)] D [] [44434] [] [] [((0,0),(1,0))]
DISCARD 44433 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44434 [(0,0)] HALF_D_PLUS_2 [44432] [] [] [] []
IDLE 44435 [(0,0)] 90 [] [] [] [] []
INJECT_T 44436 [(0,1)] D [] [] [] [] []
MERGE 44437 [(0,1),(0,0)] D [] [44439] [] [] [((0,0),(0,1))]
DISCARD 44438 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44439 [(0,0)] HALF_D_PLUS_2 [44437] [] [] [] []
IDLE 44440 [(0,0)] 181 [] [] [] [] []
INJECT_T 44441 [(1,0)] D [] [] [] [] []
MERGE 44442 [(1,0),(0,0)] D [] [44444] [] [] [((0,0),(1,0))]
DISCARD 44443 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44444 [(0,0)] HALF_D_PLUS_2 [44442] [] [] [] []
IDLE 44445 [(0,0)] 173 [] [] [] [] []
INJECT_T 44446 [(0,1)] D [] [] [] [] []
MERGE 44447 [(0,1),(0,0)] D [] [44449] [] [] [((0,0),(0,1))]
DISCARD 44448 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44449 [(0,0)] HALF_D_PLUS_2 [44447] [] [] [] []
IDLE 44450 [(0,0)] 113 [] [] [] [] []
INJECT_T 44451 [(1,0)] D [] [] [] [] []
MERGE 44452 [(1,0),(0,0)] D [] [44454] [] [] [((0,0),(1,0))]
DISCARD 44453 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44454 [(0,0)] HALF_D_PLUS_2 [44452] [] [] [] []
IDLE 44455 [(0,0)] 180 [] [] [] [] []
INJECT_T 44456 [(0,1)] D [] [] [] [] []
MERGE 44457 [(0,1),(0,0)] D [] [44459] [] [] [((0,0),(0,1))]
DISCARD 44458 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44459 [(0,0)] HALF_D_PLUS_2 [44457] [] [] [] []
IDLE 44460 [(0,0)] 40 [] [] [] [] []
INJECT_T 44461 [(1,0)] D [] [] [] [] []
MERGE 44462 [(1,0),(0,0)] D [] [44464] [] [] [((0,0),(1,0))]
DISCARD 44463 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44464 [(0,0)] HALF_D_PLUS_2 [44462] [] [] [] []
IDLE 44465 [(0,0)] 43 [] [] [] [] []
INJECT_T 44466 [(0,1)] D [] [] [] [] []
MERGE 44467 [(0,1),(0,0)] D [] [44469] [] [] [((0,0),(0,1))]
DISCARD 44468 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44469 [(0,0)] HALF_D_PLUS_2 [44467] [] [] [] []
IDLE 44470 [(0,0)] 189 [] [] [] [] []
INJECT_T 44471 [(1,0)] D [] [] [] [] []
MERGE 44472 [(1,0),(0,0)] D [] [44474] [] [] [((0,0),(1,0))]
DISCARD 44473 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44474 [(0,0)] HALF_D_PLUS_2 [44472] [] [] [] []
IDLE 44475 [(0,0)] 94 [] [] [] [] []
INJECT_T 44476 [(0,1)] D [] [] [] [] []
MERGE 44477 [(0,1),(0,0)] D [] [44479] [] [] [((0,0),(0,1))]
DISCARD 44478 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44479 [(0,0)] HALF_D_PLUS_2 [44477] [] [] [] []
IDLE 44480 [(0,0)] 149 [] [] [] [] []
INJECT_T 44481 [(1,0)] D [] [] [] [] []
MERGE 44482 [(1,0),(0,0)] D [] [44484] [] [] [((0,0),(1,0))]
DISCARD 44483 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44484 [(0,0)] HALF_D_PLUS_2 [44482] [] [] [] []
IDLE 44485 [(0,0)] 35 [] [] [] [] []
INJECT_T 44486 [(0,1)] D [] [] [] [] []
MERGE 44487 [(0,1),(0,0)] D [] [44489] [] [] [((0,0),(0,1))]
DISCARD 44488 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44489 [(0,0)] HALF_D_PLUS_2 [44487] [] [] [] []
IDLE 44490 [(0,0)] 8 [] [] [] [] []
INJECT_T 44491 [(1,0)] D [] [] [] [] []
MERGE 44492 [(1,0),(0,0)] D [] [44494] [] [] [((0,0),(1,0))]
DISCARD 44493 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44494 [(0,0)] HALF_D_PLUS_2 [44492] [] [] [] []
IDLE 44495 [(0,0)] 116 [] [] [] [] []
INJECT_T 44496 [(0,1)] D [] [] [] [] []
MERGE 44497 [(0,1),(0,0)] D [] [44499] [] [] [((0,0),(0,1))]
DISCARD 44498 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44499 [(0,0)] HALF_D_PLUS_2 [44497] [] [] [] []
IDLE 44500 [(0,0)] 97 [] [] [] [] []
INJECT_T 44501 [(1,0)] D [] [] [] [] []
MERGE 44502 [(1,0),(0,0)] D [] [44504] [] [] [((0,0),(1,0))]
DISCARD 44503 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44504 [(0,0)] HALF_D_PLUS_2 [44502] [] [] [] []
IDLE 44505 [(0,0)] 93 [] [] [] [] []
INJECT_T 44506 [(0,1)] D [] [] [] [] []
MERGE 44507 [(0,1),(0,0)] D [] [44509] [] [] [((0,0),(0,1))]
DISCARD 44508 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44509 [(0,0)] HALF_D_PLUS_2 [44507] [] [] [] []
IDLE 44510 [(0,0)] 192 [] [] [] [] []
INJECT_T 44511 [(1,0)] D [] [] [] [] []
MERGE 44512 [(1,0),(0,0)] D [] [44514] [] [] [((0,0),(1,0))]
DISCARD 44513 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44514 [(0,0)] HALF_D_PLUS_2 [44512] [] [] [] []
IDLE 44515 [(0,0)] 140 [] [] [] [] []
INJECT_T 44516 [(0,1)] D [] [] [] [] []
MERGE 44517 [(0,1),(0,0)] D [] [44519] [] [] [((0,0),(0,1))]
DISCARD 44518 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44519 [(0,0)] HALF_D_PLUS_2 [44517] [] [] [] []
IDLE 44520 [(0,0)] 104 [] [] [] [] []
INJECT_T 44521 [(1,0)] D [] [] [] [] []
MERGE 44522 [(1,0),(0,0)] D [] [44524] [] [] [((0,0),(1,0))]
DISCARD 44523 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44524 [(0,0)] HALF_D_PLUS_2 [44522] [] [] [] []
IDLE 44525 [(0,0)] 183 [] [] [] [] []
INJECT_T 44526 [(0,1)] D [] [] [] [] []
MERGE 44527 [(0,1),(0,0)] D [] [44529] [] [] [((0,0),(0,1))]
DISCARD 44528 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44529 [(0,0)] HALF_D_PLUS_2 [44527] [] [] [] []
IDLE 44530 [(0,0)] 34 [] [] [] [] []
INJECT_T 44531 [(1,0)] D [] [] [] [] []
MERGE 44532 [(1,0),(0,0)] D [] [44534] [] [] [((0,0),(1,0))]
DISCARD 44533 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44534 [(0,0)] HALF_D_PLUS_2 [44532] [] [] [] []
IDLE 44535 [(0,0)] 90 [] [] [] [] []
INJECT_T 44536 [(0,1)] D [] [] [] [] []
MERGE 44537 [(0,1),(0,0)] D [] [44539] [] [] [((0,0),(0,1))]
DISCARD 44538 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44539 [(0,0)] HALF_D_PLUS_2 [44537] [] [] [] []
IDLE 44540 [(0,0)] 94 [] [] [] [] []
INJECT_T 44541 [(1,0)] D [] [] [] [] []
MERGE 44542 [(1,0),(0,0)] D [] [44544] [] [] [((0,0),(1,0))]
DISCARD 44543 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44544 [(0,0)] HALF_D_PLUS_2 [44542] [] [] [] []
IDLE 44545 [(0,0)] 193 [] [] [] [] []
INJECT_T 44546 [(0,1)] D [] [] [] [] []
MERGE 44547 [(0,1),(0,0)] D [] [44549] [] [] [((0,0),(0,1))]
DISCARD 44548 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44549 [(0,0)] HALF_D_PLUS_2 [44547] [] [] [] []
IDLE 44550 [(0,0)] 137 [] [] [] [] []
INJECT_T 44551 [(1,0)] D [] [] [] [] []
MERGE 44552 [(1,0),(0,0)] D [] [44554] [] [] [((0,0),(1,0))]
DISCARD 44553 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44554 [(0,0)] HALF_D_PLUS_2 [44552] [] [] [] []
IDLE 44555 [(0,0)] 49 [] [] [] [] []
INJECT_T 44556 [(0,1)] D [] [] [] [] []
MERGE 44557 [(0,1),(0,0)] D [] [44559] [] [] [((0,0),(0,1))]
DISCARD 44558 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44559 [(0,0)] HALF_D_PLUS_2 [44557] [] [] [] []
IDLE 44560 [(0,0)] 24 [] [] [] [] []
INJECT_T 44561 [(1,0)] D [] [] [] [] []
MERGE 44562 [(1,0),(0,0)] D [] [44564] [] [] [((0,0),(1,0))]
DISCARD 44563 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44564 [(0,0)] HALF_D_PLUS_2 [44562] [] [] [] []
IDLE 44565 [(0,0)] 170 [] [] [] [] []
INJECT_T 44566 [(0,1)] D [] [] [] [] []
MERGE 44567 [(0,1),(0,0)] D [] [44569] [] [] [((0,0),(0,1))]
DISCARD 44568 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44569 [(0,0)] HALF_D_PLUS_2 [44567] [] [] [] []
IDLE 44570 [(0,0)] 143 [] [] [] [] []
INJECT_T 44571 [(1,0)] D [] [] [] [] []
MERGE 44572 [(1,0),(0,0)] D [] [44574] [] [] [((0,0),(1,0))]
DISCARD 44573 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44574 [(0,0)] HALF_D_PLUS_2 [44572] [] [] [] []
IDLE 44575 [(0,0)] 123 [] [] [] [] []
INJECT_T 44576 [(0,1)] D [] [] [] [] []
MERGE 44577 [(0,1),(0,0)] D [] [44579] [] [] [((0,0),(0,1))]
DISCARD 44578 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44579 [(0,0)] HALF_D_PLUS_2 [44577] [] [] [] []
IDLE 44580 [(0,0)] 177 [] [] [] [] []
INJECT_T 44581 [(1,0)] D [] [] [] [] []
MERGE 44582 [(1,0),(0,0)] D [] [44584] [] [] [((0,0),(1,0))]
DISCARD 44583 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44584 [(0,0)] HALF_D_PLUS_2 [44582] [] [] [] []
IDLE 44585 [(0,0)] 71 [] [] [] [] []
INJECT_T 44586 [(0,1)] D [] [] [] [] []
MERGE 44587 [(0,1),(0,0)] D [] [44589] [] [] [((0,0),(0,1))]
DISCARD 44588 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44589 [(0,0)] HALF_D_PLUS_2 [44587] [] [] [] []
IDLE 44590 [(0,0)] 123 [] [] [] [] []
INJECT_T 44591 [(1,0)] D [] [] [] [] []
MERGE 44592 [(1,0),(0,0)] D [] [44594] [] [] [((0,0),(1,0))]
DISCARD 44593 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44594 [(0,0)] HALF_D_PLUS_2 [44592] [] [] [] []
IDLE 44595 [(0,0)] 19 [] [] [] [] []
INJECT_T 44596 [(0,1)] D [] [] [] [] []
MERGE 44597 [(0,1),(0,0)] D [] [44599] [] [] [((0,0),(0,1))]
DISCARD 44598 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44599 [(0,0)] HALF_D_PLUS_2 [44597] [] [] [] []
IDLE 44600 [(0,0)] 182 [] [] [] [] []
INJECT_T 44601 [(1,0)] D [] [] [] [] []
MERGE 44602 [(1,0),(0,0)] D [] [44604] [] [] [((0,0),(1,0))]
DISCARD 44603 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44604 [(0,0)] HALF_D_PLUS_2 [44602] [] [] [] []
IDLE 44605 [(0,0)] 110 [] [] [] [] []
INJECT_T 44606 [(0,1)] D [] [] [] [] []
MERGE 44607 [(0,1),(0,0)] D [] [44609] [] [] [((0,0),(0,1))]
DISCARD 44608 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44609 [(0,0)] HALF_D_PLUS_2 [44607] [] [] [] []
IDLE 44610 [(0,0)] 36 [] [] [] [] []
INJECT_T 44611 [(1,0)] D [] [] [] [] []
MERGE 44612 [(1,0),(0,0)] D [] [44614] [] [] [((0,0),(1,0))]
DISCARD 44613 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44614 [(0,0)] HALF_D_PLUS_2 [44612] [] [] [] []
IDLE 44615 [(0,0)] 177 [] [] [] [] []
INJECT_T 44616 [(0,1)] D [] [] [] [] []
MERGE 44617 [(0,1),(0,0)] D [] [44619] [] [] [((0,0),(0,1))]
DISCARD 44618 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44619 [(0,0)] HALF_D_PLUS_2 [44617] [] [] [] []
IDLE 44620 [(0,0)] 61 [] [] [] [] []
INJECT_T 44621 [(1,0)] D [] [] [] [] []
MERGE 44622 [(1,0),(0,0)] D [] [44624] [] [] [((0,0),(1,0))]
DISCARD 44623 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44624 [(0,0)] HALF_D_PLUS_2 [44622] [] [] [] []
IDLE 44625 [(0,0)] 103 [] [] [] [] []
INJECT_T 44626 [(0,1)] D [] [] [] [] []
MERGE 44627 [(0,1),(0,0)] D [] [44629] [] [] [((0,0),(0,1))]
DISCARD 44628 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44629 [(0,0)] HALF_D_PLUS_2 [44627] [] [] [] []
IDLE 44630 [(0,0)] 190 [] [] [] [] []
INJECT_T 44631 [(1,0)] D [] [] [] [] []
MERGE 44632 [(1,0),(0,0)] D [] [44634] [] [] [((0,0),(1,0))]
DISCARD 44633 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44634 [(0,0)] HALF_D_PLUS_2 [44632] [] [] [] []
IDLE 44635 [(0,0)] 44 [] [] [] [] []
INJECT_T 44636 [(0,1)] D [] [] [] [] []
MERGE 44637 [(0,1),(0,0)] D [] [44639] [] [] [((0,0),(0,1))]
DISCARD 44638 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44639 [(0,0)] HALF_D_PLUS_2 [44637] [] [] [] []
IDLE 44640 [(0,0)] 8 [] [] [] [] []
INJECT_T 44641 [(1,0)] D [] [] [] [] []
MERGE 44642 [(1,0),(0,0)] D [] [44644] [] [] [((0,0),(1,0))]
DISCARD 44643 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44644 [(0,0)] HALF_D_PLUS_2 [44642] [] [] [] []
IDLE 44645 [(0,0)] 81 [] [] [] [] []
INJECT_T 44646 [(0,1)] D [] [] [] [] []
MERGE 44647 [(0,1),(0,0)] D [] [44649] [] [] [((0,0),(0,1))]
DISCARD 44648 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44649 [(0,0)] HALF_D_PLUS_2 [44647] [] [] [] []
IDLE 44650 [(0,0)] 51 [] [] [] [] []
INJECT_T 44651 [(1,0)] D [] [] [] [] []
MERGE 44652 [(1,0),(0,0)] D [] [44654] [] [] [((0,0),(1,0))]
DISCARD 44653 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44654 [(0,0)] HALF_D_PLUS_2 [44652] [] [] [] []
IDLE 44655 [(0,0)] 197 [] [] [] [] []
INJECT_T 44656 [(0,1)] D [] [] [] [] []
MERGE 44657 [(0,1),(0,0)] D [] [44659] [] [] [((0,0),(0,1))]
DISCARD 44658 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44659 [(0,0)] HALF_D_PLUS_2 [44657] [] [] [] []
IDLE 44660 [(0,0)] 44 [] [] [] [] []
INJECT_T 44661 [(1,0)] D [] [] [] [] []
MERGE 44662 [(1,0),(0,0)] D [] [44664] [] [] [((0,0),(1,0))]
DISCARD 44663 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44664 [(0,0)] HALF_D_PLUS_2 [44662] [] [] [] []
IDLE 44665 [(0,0)] 140 [] [] [] [] []
INJECT_T 44666 [(0,1)] D [] [] [] [] []
MERGE 44667 [(0,1),(0,0)] D [] [44669] [] [] [((0,0),(0,1))]
DISCARD 44668 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44669 [(0,0)] HALF_D_PLUS_2 [44667] [] [] [] []
IDLE 44670 [(0,0)] 112 [] [] [] [] []
INJECT_T 44671 [(1,0)] D [] [] [] [] []
MERGE 44672 [(1,0),(0,0)] D [] [44674] [] [] [((0,0),(1,0))]
DISCARD 44673 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44674 [(0,0)] HALF_D_PLUS_2 [44672] [] [] [] []
IDLE 44675 [(0,0)] 179 [] [] [] [] []
INJECT_T 44676 [(0,1)] D [] [] [] [] []
MERGE 44677 [(0,1),(0,0)] D [] [44679] [] [] [((0,0),(0,1))]
DISCARD 44678 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44679 [(0,0)] HALF_D_PLUS_2 [44677] [] [] [] []
IDLE 44680 [(0,0)] 29 [] [] [] [] []
INJECT_T 44681 [(1,0)] D [] [] [] [] []
MERGE 44682 [(1,0),(0,0)] D [] [44684] [] [] [((0,0),(1,0))]
DISCARD 44683 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44684 [(0,0)] HALF_D_PLUS_2 [44682] [] [] [] []
INJECT_T 44685 [(0,1)] D [] [] [] [] []
MERGE 44686 [(0,1),(0,0)] D [] [44688] [] [] [((0,0),(0,1))]
DISCARD 44687 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44688 [(0,0)] HALF_D_PLUS_2 [44686] [] [] [] []
IDLE 44689 [(0,0)] 169 [] [] [] [] []
INJECT_T 44690 [(1,0)] D [] [] [] [] []
MERGE 44691 [(1,0),(0,0)] D [] [44693] [] [] [((0,0),(1,0))]
DISCARD 44692 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44693 [(0,0)] HALF_D_PLUS_2 [44691] [] [] [] []
IDLE 44694 [(0,0)] 8 [] [] [] [] []
INJECT_T 44695 [(0,1)] D [] [] [] [] []
MERGE 44696 [(0,1),(0,0)] D [] [44698] [] [] [((0,0),(0,1))]
DISCARD 44697 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44698 [(0,0)] HALF_D_PLUS_2 [44696] [] [] [] []
IDLE 44699 [(0,0)] 32 [] [] [] [] []
INJECT_T 44700 [(1,0)] D [] [] [] [] []
MERGE 44701 [(1,0),(0,0)] D [] [44703] [] [] [((0,0),(1,0))]
DISCARD 44702 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44703 [(0,0)] HALF_D_PLUS_2 [44701] [] [] [] []
IDLE 44704 [(0,0)] 115 [] [] [] [] []
INJECT_T 44705 [(0,1)] D [] [] [] [] []
MERGE 44706 [(0,1),(0,0)] D [] [44708] [] [] [((0,0),(0,1))]
DISCARD 44707 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44708 [(0,0)] HALF_D_PLUS_2 [44706] [] [] [] []
IDLE 44709 [(0,0)] 185 [] [] [] [] []
INJECT_T 44710 [(1,0)] D [] [] [] [] []
MERGE 44711 [(1,0),(0,0)] D [] [44713] [] [] [((0,0),(1,0))]
DISCARD 44712 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44713 [(0,0)] HALF_D_PLUS_2 [44711] [] [] [] []
IDLE 44714 [(0,0)] 60 [] [] [] [] []
INJECT_T 44715 [(0,1)] D [] [] [] [] []
MERGE 44716 [(0,1),(0,0)] D [] [44718] [] [] [((0,0),(0,1))]
DISCARD 44717 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44718 [(0,0)] HALF_D_PLUS_2 [44716] [] [] [] []
IDLE 44719 [(0,0)] 46 [] [] [] [] []
INJECT_T 44720 [(1,0)] D [] [] [] [] []
MERGE 44721 [(1,0),(0,0)] D [] [44723] [] [] [((0,0),(1,0))]
DISCARD 44722 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44723 [(0,0)] HALF_D_PLUS_2 [44721] [] [] [] []
IDLE 44724 [(0,0)] 163 [] [] [] [] []
INJECT_T 44725 [(0,1)] D [] [] [] [] []
MERGE 44726 [(0,1),(0,0)] D [] [44728] [] [] [((0,0),(0,1))]
DISCARD 44727 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44728 [(0,0)] HALF_D_PLUS_2 [44726] [] [] [] []
IDLE 44729 [(0,0)] 182 [] [] [] [] []
INJECT_T 44730 [(1,0)] D [] [] [] [] []
MERGE 44731 [(1,0),(0,0)] D [] [44733] [] [] [((0,0),(1,0))]
DISCARD 44732 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44733 [(0,0)] HALF_D_PLUS_2 [44731] [] [] [] []
IDLE 44734 [(0,0)] 132 [] [] [] [] []
INJECT_T 44735 [(0,1)] D [] [] [] [] []
MERGE 44736 [(0,1),(0,0)] D [] [44738] [] [] [((0,0),(0,1))]
DISCARD 44737 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44738 [(0,0)] HALF_D_PLUS_2 [44736] [] [] [] []
IDLE 44739 [(0,0)] 35 [] [] [] [] []
INJECT_T 44740 [(1,0)] D [] [] [] [] []
MERGE 44741 [(1,0),(0,0)] D [] [44743] [] [] [((0,0),(1,0))]
DISCARD 44742 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44743 [(0,0)] HALF_D_PLUS_2 [44741] [] [] [] []
IDLE 44744 [(0,0)] 82 [] [] [] [] []
INJECT_T 44745 [(0,1)] D [] [] [] [] []
MERGE 44746 [(0,1),(0,0)] D [] [44748] [] [] [((0,0),(0,1))]
DISCARD 44747 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44748 [(0,0)] HALF_D_PLUS_2 [44746] [] [] [] []
IDLE 44749 [(0,0)] 60 [] [] [] [] []
INJECT_T 44750 [(1,0)] D [] [] [] [] []
MERGE 44751 [(1,0),(0,0)] D [] [44753] [] [] [((0,0),(1,0))]
DISCARD 44752 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44753 [(0,0)] HALF_D_PLUS_2 [44751] [] [] [] []
IDLE 44754 [(0,0)] 120 [] [] [] [] []
INJECT_T 44755 [(0,1)] D [] [] [] [] []
MERGE 44756 [(0,1),(0,0)] D [] [44758] [] [] [((0,0),(0,1))]
DISCARD 44757 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44758 [(0,0)] HALF_D_PLUS_2 [44756] [] [] [] []
IDLE 44759 [(0,0)] 3 [] [] [] [] []
INJECT_T 44760 [(1,0)] D [] [] [] [] []
MERGE 44761 [(1,0),(0,0)] D [] [44763] [] [] [((0,0),(1,0))]
DISCARD 44762 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44763 [(0,0)] HALF_D_PLUS_2 [44761] [] [] [] []
IDLE 44764 [(0,0)] 162 [] [] [] [] []
INJECT_T 44765 [(0,1)] D [] [] [] [] []
MERGE 44766 [(0,1),(0,0)] D [] [44768] [] [] [((0,0),(0,1))]
DISCARD 44767 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44768 [(0,0)] HALF_D_PLUS_2 [44766] [] [] [] []
IDLE 44769 [(0,0)] 159 [] [] [] [] []
INJECT_T 44770 [(1,0)] D [] [] [] [] []
MERGE 44771 [(1,0),(0,0)] D [] [44773] [] [] [((0,0),(1,0))]
DISCARD 44772 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44773 [(0,0)] HALF_D_PLUS_2 [44771] [] [] [] []
IDLE 44774 [(0,0)] 112 [] [] [] [] []
INJECT_T 44775 [(0,1)] D [] [] [] [] []
MERGE 44776 [(0,1),(0,0)] D [] [44778] [] [] [((0,0),(0,1))]
DISCARD 44777 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44778 [(0,0)] HALF_D_PLUS_2 [44776] [] [] [] []
IDLE 44779 [(0,0)] 155 [] [] [] [] []
INJECT_T 44780 [(1,0)] D [] [] [] [] []
MERGE 44781 [(1,0),(0,0)] D [] [44783] [] [] [((0,0),(1,0))]
DISCARD 44782 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44783 [(0,0)] HALF_D_PLUS_2 [44781] [] [] [] []
IDLE 44784 [(0,0)] 12 [] [] [] [] []
INJECT_T 44785 [(0,1)] D [] [] [] [] []
MERGE 44786 [(0,1),(0,0)] D [] [44788] [] [] [((0,0),(0,1))]
DISCARD 44787 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44788 [(0,0)] HALF_D_PLUS_2 [44786] [] [] [] []
IDLE 44789 [(0,0)] 170 [] [] [] [] []
INJECT_T 44790 [(1,0)] D [] [] [] [] []
MERGE 44791 [(1,0),(0,0)] D [] [44793] [] [] [((0,0),(1,0))]
DISCARD 44792 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44793 [(0,0)] HALF_D_PLUS_2 [44791] [] [] [] []
IDLE 44794 [(0,0)] 73 [] [] [] [] []
INJECT_T 44795 [(0,1)] D [] [] [] [] []
MERGE 44796 [(0,1),(0,0)] D [] [44798] [] [] [((0,0),(0,1))]
DISCARD 44797 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44798 [(0,0)] HALF_D_PLUS_2 [44796] [] [] [] []
IDLE 44799 [(0,0)] 31 [] [] [] [] []
INJECT_T 44800 [(1,0)] D [] [] [] [] []
MERGE 44801 [(1,0),(0,0)] D [] [44803] [] [] [((0,0),(1,0))]
DISCARD 44802 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44803 [(0,0)] HALF_D_PLUS_2 [44801] [] [] [] []
IDLE 44804 [(0,0)] 87 [] [] [] [] []
INJECT_T 44805 [(0,1)] D [] [] [] [] []
MERGE 44806 [(0,1),(0,0)] D [] [44808] [] [] [((0,0),(0,1))]
DISCARD 44807 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44808 [(0,0)] HALF_D_PLUS_2 [44806] [] [] [] []
IDLE 44809 [(0,0)] 91 [] [] [] [] []
INJECT_T 44810 [(1,0)] D [] [] [] [] []
MERGE 44811 [(1,0),(0,0)] D [] [44813] [] [] [((0,0),(1,0))]
DISCARD 44812 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44813 [(0,0)] HALF_D_PLUS_2 [44811] [] [] [] []
IDLE 44814 [(0,0)] 60 [] [] [] [] []
INJECT_T 44815 [(0,1)] D [] [] [] [] []
MERGE 44816 [(0,1),(0,0)] D [] [44818] [] [] [((0,0),(0,1))]
DISCARD 44817 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44818 [(0,0)] HALF_D_PLUS_2 [44816] [] [] [] []
IDLE 44819 [(0,0)] 50 [] [] [] [] []
INJECT_T 44820 [(1,0)] D [] [] [] [] []
MERGE 44821 [(1,0),(0,0)] D [] [44823] [] [] [((0,0),(1,0))]
DISCARD 44822 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44823 [(0,0)] HALF_D_PLUS_2 [44821] [] [] [] []
IDLE 44824 [(0,0)] 113 [] [] [] [] []
INJECT_T 44825 [(0,1)] D [] [] [] [] []
MERGE 44826 [(0,1),(0,0)] D [] [44828] [] [] [((0,0),(0,1))]
DISCARD 44827 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44828 [(0,0)] HALF_D_PLUS_2 [44826] [] [] [] []
IDLE 44829 [(0,0)] 18 [] [] [] [] []
INJECT_T 44830 [(1,0)] D [] [] [] [] []
MERGE 44831 [(1,0),(0,0)] D [] [44833] [] [] [((0,0),(1,0))]
DISCARD 44832 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44833 [(0,0)] HALF_D_PLUS_2 [44831] [] [] [] []
IDLE 44834 [(0,0)] 141 [] [] [] [] []
INJECT_T 44835 [(0,1)] D [] [] [] [] []
MERGE 44836 [(0,1),(0,0)] D [] [44838] [] [] [((0,0),(0,1))]
DISCARD 44837 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44838 [(0,0)] HALF_D_PLUS_2 [44836] [] [] [] []
IDLE 44839 [(0,0)] 163 [] [] [] [] []
INJECT_T 44840 [(1,0)] D [] [] [] [] []
MERGE 44841 [(1,0),(0,0)] D [] [44843] [] [] [((0,0),(1,0))]
DISCARD 44842 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44843 [(0,0)] HALF_D_PLUS_2 [44841] [] [] [] []
IDLE 44844 [(0,0)] 128 [] [] [] [] []
INJECT_T 44845 [(0,1)] D [] [] [] [] []
MERGE 44846 [(0,1),(0,0)] D [] [44848] [] [] [((0,0),(0,1))]
DISCARD 44847 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44848 [(0,0)] HALF_D_PLUS_2 [44846] [] [] [] []
IDLE 44849 [(0,0)] 92 [] [] [] [] []
INJECT_T 44850 [(1,0)] D [] [] [] [] []
MERGE 44851 [(1,0),(0,0)] D [] [44853] [] [] [((0,0),(1,0))]
DISCARD 44852 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44853 [(0,0)] HALF_D_PLUS_2 [44851] [] [] [] []
IDLE 44854 [(0,0)] 66 [] [] [] [] []
INJECT_T 44855 [(0,1)] D [] [] [] [] []
MERGE 44856 [(0,1),(0,0)] D [] [44858] [] [] [((0,0),(0,1))]
DISCARD 44857 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44858 [(0,0)] HALF_D_PLUS_2 [44856] [] [] [] []
IDLE 44859 [(0,0)] 152 [] [] [] [] []
INJECT_T 44860 [(1,0)] D [] [] [] [] []
MERGE 44861 [(1,0),(0,0)] D [] [44863] [] [] [((0,0),(1,0))]
DISCARD 44862 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44863 [(0,0)] HALF_D_PLUS_2 [44861] [] [] [] []
IDLE 44864 [(0,0)] 162 [] [] [] [] []
INJECT_T 44865 [(0,1)] D [] [] [] [] []
MERGE 44866 [(0,1),(0,0)] D [] [44868] [] [] [((0,0),(0,1))]
DISCARD 44867 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44868 [(0,0)] HALF_D_PLUS_2 [44866] [] [] [] []
IDLE 44869 [(0,0)] 15 [] [] [] [] []
INJECT_T 44870 [(1,0)] D [] [] [] [] []
MERGE 44871 [(1,0),(0,0)] D [] [44873] [] [] [((0,0),(1,0))]
DISCARD 44872 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44873 [(0,0)] HALF_D_PLUS_2 [44871] [] [] [] []
IDLE 44874 [(0,0)] 115 [] [] [] [] []
INJECT_T 44875 [(0,1)] D [] [] [] [] []
MERGE 44876 [(0,1),(0,0)] D [] [44878] [] [] [((0,0),(0,1))]
DISCARD 44877 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44878 [(0,0)] HALF_D_PLUS_2 [44876] [] [] [] []
IDLE 44879 [(0,0)] 57 [] [] [] [] []
INJECT_T 44880 [(1,0)] D [] [] [] [] []
MERGE 44881 [(1,0),(0,0)] D [] [44883] [] [] [((0,0),(1,0))]
DISCARD 44882 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44883 [(0,0)] HALF_D_PLUS_2 [44881] [] [] [] []
IDLE 44884 [(0,0)] 98 [] [] [] [] []
INJECT_T 44885 [(0,1)] D [] [] [] [] []
MERGE 44886 [(0,1),(0,0)] D [] [44888] [] [] [((0,0),(0,1))]
DISCARD 44887 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44888 [(0,0)] HALF_D_PLUS_2 [44886] [] [] [] []
IDLE 44889 [(0,0)] 46 [] [] [] [] []
INJECT_T 44890 [(1,0)] D [] [] [] [] []
MERGE 44891 [(1,0),(0,0)] D [] [44893] [] [] [((0,0),(1,0))]
DISCARD 44892 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44893 [(0,0)] HALF_D_PLUS_2 [44891] [] [] [] []
IDLE 44894 [(0,0)] 37 [] [] [] [] []
INJECT_T 44895 [(0,1)] D [] [] [] [] []
MERGE 44896 [(0,1),(0,0)] D [] [44898] [] [] [((0,0),(0,1))]
DISCARD 44897 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44898 [(0,0)] HALF_D_PLUS_2 [44896] [] [] [] []
IDLE 44899 [(0,0)] 178 [] [] [] [] []
INJECT_T 44900 [(1,0)] D [] [] [] [] []
MERGE 44901 [(1,0),(0,0)] D [] [44903] [] [] [((0,0),(1,0))]
DISCARD 44902 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44903 [(0,0)] HALF_D_PLUS_2 [44901] [] [] [] []
IDLE 44904 [(0,0)] 191 [] [] [] [] []
INJECT_T 44905 [(0,1)] D [] [] [] [] []
MERGE 44906 [(0,1),(0,0)] D [] [44908] [] [] [((0,0),(0,1))]
DISCARD 44907 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44908 [(0,0)] HALF_D_PLUS_2 [44906] [] [] [] []
IDLE 44909 [(0,0)] 97 [] [] [] [] []
INJECT_T 44910 [(1,0)] D [] [] [] [] []
MERGE 44911 [(1,0),(0,0)] D [] [44913] [] [] [((0,0),(1,0))]
DISCARD 44912 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44913 [(0,0)] HALF_D_PLUS_2 [44911] [] [] [] []
IDLE 44914 [(0,0)] 28 [] [] [] [] []
INJECT_T 44915 [(0,1)] D [] [] [] [] []
MERGE 44916 [(0,1),(0,0)] D [] [44918] [] [] [((0,0),(0,1))]
DISCARD 44917 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44918 [(0,0)] HALF_D_PLUS_2 [44916] [] [] [] []
IDLE 44919 [(0,0)] 65 [] [] [] [] []
INJECT_T 44920 [(1,0)] D [] [] [] [] []
MERGE 44921 [(1,0),(0,0)] D [] [44923] [] [] [((0,0),(1,0))]
DISCARD 44922 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44923 [(0,0)] HALF_D_PLUS_2 [44921] [] [] [] []
IDLE 44924 [(0,0)] 65 [] [] [] [] []
INJECT_T 44925 [(0,1)] D [] [] [] [] []
MERGE 44926 [(0,1),(0,0)] D [] [44928] [] [] [((0,0),(0,1))]
DISCARD 44927 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44928 [(0,0)] HALF_D_PLUS_2 [44926] [] [] [] []
IDLE 44929 [(0,0)] 100 [] [] [] [] []
INJECT_T 44930 [(1,0)] D [] [] [] [] []
MERGE 44931 [(1,0),(0,0)] D [] [44933] [] [] [((0,0),(1,0))]
DISCARD 44932 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44933 [(0,0)] HALF_D_PLUS_2 [44931] [] [] [] []
IDLE 44934 [(0,0)] 129 [] [] [] [] []
INJECT_T 44935 [(0,1)] D [] [] [] [] []
MERGE 44936 [(0,1),(0,0)] D [] [44938] [] [] [((0,0),(0,1))]
DISCARD 44937 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44938 [(0,0)] HALF_D_PLUS_2 [44936] [] [] [] []
IDLE 44939 [(0,0)] 67 [] [] [] [] []
INJECT_T 44940 [(1,0)] D [] [] [] [] []
MERGE 44941 [(1,0),(0,0)] D [] [44943] [] [] [((0,0),(1,0))]
DISCARD 44942 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44943 [(0,0)] HALF_D_PLUS_2 [44941] [] [] [] []
IDLE 44944 [(0,0)] 146 [] [] [] [] []
INJECT_T 44945 [(0,1)] D [] [] [] [] []
MERGE 44946 [(0,1),(0,0)] D [] [44948] [] [] [((0,0),(0,1))]
DISCARD 44947 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44948 [(0,0)] HALF_D_PLUS_2 [44946] [] [] [] []
IDLE 44949 [(0,0)] 6 [] [] [] [] []
INJECT_T 44950 [(1,0)] D [] [] [] [] []
MERGE 44951 [(1,0),(0,0)] D [] [44953] [] [] [((0,0),(1,0))]
DISCARD 44952 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44953 [(0,0)] HALF_D_PLUS_2 [44951] [] [] [] []
IDLE 44954 [(0,0)] 25 [] [] [] [] []
INJECT_T 44955 [(0,1)] D [] [] [] [] []
MERGE 44956 [(0,1),(0,0)] D [] [44958] [] [] [((0,0),(0,1))]
DISCARD 44957 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44958 [(0,0)] HALF_D_PLUS_2 [44956] [] [] [] []
IDLE 44959 [(0,0)] 186 [] [] [] [] []
INJECT_T 44960 [(1,0)] D [] [] [] [] []
MERGE 44961 [(1,0),(0,0)] D [] [44963] [] [] [((0,0),(1,0))]
DISCARD 44962 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44963 [(0,0)] HALF_D_PLUS_2 [44961] [] [] [] []
IDLE 44964 [(0,0)] 184 [] [] [] [] []
INJECT_T 44965 [(0,1)] D [] [] [] [] []
MERGE 44966 [(0,1),(0,0)] D [] [44968] [] [] [((0,0),(0,1))]
DISCARD 44967 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44968 [(0,0)] HALF_D_PLUS_2 [44966] [] [] [] []
IDLE 44969 [(0,0)] 146 [] [] [] [] []
INJECT_T 44970 [(1,0)] D [] [] [] [] []
MERGE 44971 [(1,0),(0,0)] D [] [44973] [] [] [((0,0),(1,0))]
DISCARD 44972 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44973 [(0,0)] HALF_D_PLUS_2 [44971] [] [] [] []
IDLE 44974 [(0,0)] 194 [] [] [] [] []
INJECT_T 44975 [(0,1)] D [] [] [] [] []
MERGE 44976 [(0,1),(0,0)] D [] [44978] [] [] [((0,0),(0,1))]
DISCARD 44977 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44978 [(0,0)] HALF_D_PLUS_2 [44976] [] [] [] []
IDLE 44979 [(0,0)] 181 [] [] [] [] []
INJECT_T 44980 [(1,0)] D [] [] [] [] []
MERGE 44981 [(1,0),(0,0)] D [] [44983] [] [] [((0,0),(1,0))]
DISCARD 44982 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44983 [(0,0)] HALF_D_PLUS_2 [44981] [] [] [] []
IDLE 44984 [(0,0)] 170 [] [] [] [] []
INJECT_T 44985 [(0,1)] D [] [] [] [] []
MERGE 44986 [(0,1),(0,0)] D [] [44988] [] [] [((0,0),(0,1))]
DISCARD 44987 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44988 [(0,0)] HALF_D_PLUS_2 [44986] [] [] [] []
IDLE 44989 [(0,0)] 55 [] [] [] [] []
INJECT_T 44990 [(1,0)] D [] [] [] [] []
MERGE 44991 [(1,0),(0,0)] D [] [44993] [] [] [((0,0),(1,0))]
DISCARD 44992 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 44993 [(0,0)] HALF_D_PLUS_2 [44991] [] [] [] []
IDLE 44994 [(0,0)] 127 [] [] [] [] []
INJECT_T 44995 [(0,1)] D [] [] [] [] []
MERGE 44996 [(0,1),(0,0)] D [] [44998] [] [] [((0,0),(0,1))]
DISCARD 44997 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 44998 [(0,0)] HALF_D_PLUS_2 [44996] [] [] [] []
IDLE 44999 [(0,0)] 187 [] [] [] [] []
INJECT_T 45000 [(1,0)] D [] [] [] [] []
MERGE 45001 [(1,0),(0,0)] D [] [45003] [] [] [((0,0),(1,0))]
DISCARD 45002 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45003 [(0,0)] HALF_D_PLUS_2 [45001] [] [] [] []
IDLE 45004 [(0,0)] 109 [] [] [] [] []
INJECT_T 45005 [(0,1)] D [] [] [] [] []
MERGE 45006 [(0,1),(0,0)] D [] [45008] [] [] [((0,0),(0,1))]
DISCARD 45007 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45008 [(0,0)] HALF_D_PLUS_2 [45006] [] [] [] []
IDLE 45009 [(0,0)] 138 [] [] [] [] []
INJECT_T 45010 [(1,0)] D [] [] [] [] []
MERGE 45011 [(1,0),(0,0)] D [] [45013] [] [] [((0,0),(1,0))]
DISCARD 45012 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45013 [(0,0)] HALF_D_PLUS_2 [45011] [] [] [] []
IDLE 45014 [(0,0)] 192 [] [] [] [] []
INJECT_T 45015 [(0,1)] D [] [] [] [] []
MERGE 45016 [(0,1),(0,0)] D [] [45018] [] [] [((0,0),(0,1))]
DISCARD 45017 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45018 [(0,0)] HALF_D_PLUS_2 [45016] [] [] [] []
IDLE 45019 [(0,0)] 186 [] [] [] [] []
INJECT_T 45020 [(1,0)] D [] [] [] [] []
MERGE 45021 [(1,0),(0,0)] D [] [45023] [] [] [((0,0),(1,0))]
DISCARD 45022 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45023 [(0,0)] HALF_D_PLUS_2 [45021] [] [] [] []
IDLE 45024 [(0,0)] 140 [] [] [] [] []
INJECT_T 45025 [(0,1)] D [] [] [] [] []
MERGE 45026 [(0,1),(0,0)] D [] [45028] [] [] [((0,0),(0,1))]
DISCARD 45027 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45028 [(0,0)] HALF_D_PLUS_2 [45026] [] [] [] []
IDLE 45029 [(0,0)] 199 [] [] [] [] []
INJECT_T 45030 [(1,0)] D [] [] [] [] []
MERGE 45031 [(1,0),(0,0)] D [] [45033] [] [] [((0,0),(1,0))]
DISCARD 45032 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45033 [(0,0)] HALF_D_PLUS_2 [45031] [] [] [] []
IDLE 45034 [(0,0)] 178 [] [] [] [] []
INJECT_T 45035 [(0,1)] D [] [] [] [] []
MERGE 45036 [(0,1),(0,0)] D [] [45038] [] [] [((0,0),(0,1))]
DISCARD 45037 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45038 [(0,0)] HALF_D_PLUS_2 [45036] [] [] [] []
IDLE 45039 [(0,0)] 93 [] [] [] [] []
INJECT_T 45040 [(1,0)] D [] [] [] [] []
MERGE 45041 [(1,0),(0,0)] D [] [45043] [] [] [((0,0),(1,0))]
DISCARD 45042 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45043 [(0,0)] HALF_D_PLUS_2 [45041] [] [] [] []
IDLE 45044 [(0,0)] 140 [] [] [] [] []
INJECT_T 45045 [(0,1)] D [] [] [] [] []
MERGE 45046 [(0,1),(0,0)] D [] [45048] [] [] [((0,0),(0,1))]
DISCARD 45047 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45048 [(0,0)] HALF_D_PLUS_2 [45046] [] [] [] []
IDLE 45049 [(0,0)] 140 [] [] [] [] []
INJECT_T 45050 [(1,0)] D [] [] [] [] []
MERGE 45051 [(1,0),(0,0)] D [] [45053] [] [] [((0,0),(1,0))]
DISCARD 45052 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45053 [(0,0)] HALF_D_PLUS_2 [45051] [] [] [] []
IDLE 45054 [(0,0)] 3 [] [] [] [] []
INJECT_T 45055 [(0,1)] D [] [] [] [] []
MERGE 45056 [(0,1),(0,0)] D [] [45058] [] [] [((0,0),(0,1))]
DISCARD 45057 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45058 [(0,0)] HALF_D_PLUS_2 [45056] [] [] [] []
IDLE 45059 [(0,0)] 5 [] [] [] [] []
INJECT_T 45060 [(1,0)] D [] [] [] [] []
MERGE 45061 [(1,0),(0,0)] D [] [45063] [] [] [((0,0),(1,0))]
DISCARD 45062 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45063 [(0,0)] HALF_D_PLUS_2 [45061] [] [] [] []
IDLE 45064 [(0,0)] 47 [] [] [] [] []
INJECT_T 45065 [(0,1)] D [] [] [] [] []
MERGE 45066 [(0,1),(0,0)] D [] [45068] [] [] [((0,0),(0,1))]
DISCARD 45067 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45068 [(0,0)] HALF_D_PLUS_2 [45066] [] [] [] []
IDLE 45069 [(0,0)] 133 [] [] [] [] []
INJECT_T 45070 [(1,0)] D [] [] [] [] []
MERGE 45071 [(1,0),(0,0)] D [] [45073] [] [] [((0,0),(1,0))]
DISCARD 45072 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45073 [(0,0)] HALF_D_PLUS_2 [45071] [] [] [] []
IDLE 45074 [(0,0)] 126 [] [] [] [] []
INJECT_T 45075 [(0,1)] D [] [] [] [] []
MERGE 45076 [(0,1),(0,0)] D [] [45078] [] [] [((0,0),(0,1))]
DISCARD 45077 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45078 [(0,0)] HALF_D_PLUS_2 [45076] [] [] [] []
IDLE 45079 [(0,0)] 95 [] [] [] [] []
INJECT_T 45080 [(1,0)] D [] [] [] [] []
MERGE 45081 [(1,0),(0,0)] D [] [45083] [] [] [((0,0),(1,0))]
DISCARD 45082 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45083 [(0,0)] HALF_D_PLUS_2 [45081] [] [] [] []
IDLE 45084 [(0,0)] 168 [] [] [] [] []
INJECT_T 45085 [(0,1)] D [] [] [] [] []
MERGE 45086 [(0,1),(0,0)] D [] [45088] [] [] [((0,0),(0,1))]
DISCARD 45087 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45088 [(0,0)] HALF_D_PLUS_2 [45086] [] [] [] []
IDLE 45089 [(0,0)] 105 [] [] [] [] []
INJECT_T 45090 [(1,0)] D [] [] [] [] []
MERGE 45091 [(1,0),(0,0)] D [] [45093] [] [] [((0,0),(1,0))]
DISCARD 45092 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45093 [(0,0)] HALF_D_PLUS_2 [45091] [] [] [] []
IDLE 45094 [(0,0)] 144 [] [] [] [] []
INJECT_T 45095 [(0,1)] D [] [] [] [] []
MERGE 45096 [(0,1),(0,0)] D [] [45098] [] [] [((0,0),(0,1))]
DISCARD 45097 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45098 [(0,0)] HALF_D_PLUS_2 [45096] [] [] [] []
IDLE 45099 [(0,0)] 113 [] [] [] [] []
INJECT_T 45100 [(1,0)] D [] [] [] [] []
MERGE 45101 [(1,0),(0,0)] D [] [45103] [] [] [((0,0),(1,0))]
DISCARD 45102 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45103 [(0,0)] HALF_D_PLUS_2 [45101] [] [] [] []
IDLE 45104 [(0,0)] 116 [] [] [] [] []
INJECT_T 45105 [(0,1)] D [] [] [] [] []
MERGE 45106 [(0,1),(0,0)] D [] [45108] [] [] [((0,0),(0,1))]
DISCARD 45107 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45108 [(0,0)] HALF_D_PLUS_2 [45106] [] [] [] []
IDLE 45109 [(0,0)] 92 [] [] [] [] []
INJECT_T 45110 [(1,0)] D [] [] [] [] []
MERGE 45111 [(1,0),(0,0)] D [] [45113] [] [] [((0,0),(1,0))]
DISCARD 45112 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45113 [(0,0)] HALF_D_PLUS_2 [45111] [] [] [] []
IDLE 45114 [(0,0)] 23 [] [] [] [] []
INJECT_T 45115 [(0,1)] D [] [] [] [] []
MERGE 45116 [(0,1),(0,0)] D [] [45118] [] [] [((0,0),(0,1))]
DISCARD 45117 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45118 [(0,0)] HALF_D_PLUS_2 [45116] [] [] [] []
IDLE 45119 [(0,0)] 67 [] [] [] [] []
INJECT_T 45120 [(1,0)] D [] [] [] [] []
MERGE 45121 [(1,0),(0,0)] D [] [45123] [] [] [((0,0),(1,0))]
DISCARD 45122 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45123 [(0,0)] HALF_D_PLUS_2 [45121] [] [] [] []
IDLE 45124 [(0,0)] 112 [] [] [] [] []
INJECT_T 45125 [(0,1)] D [] [] [] [] []
MERGE 45126 [(0,1),(0,0)] D [] [45128] [] [] [((0,0),(0,1))]
DISCARD 45127 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45128 [(0,0)] HALF_D_PLUS_2 [45126] [] [] [] []
IDLE 45129 [(0,0)] 120 [] [] [] [] []
INJECT_T 45130 [(1,0)] D [] [] [] [] []
MERGE 45131 [(1,0),(0,0)] D [] [45133] [] [] [((0,0),(1,0))]
DISCARD 45132 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45133 [(0,0)] HALF_D_PLUS_2 [45131] [] [] [] []
IDLE 45134 [(0,0)] 69 [] [] [] [] []
INJECT_T 45135 [(0,1)] D [] [] [] [] []
MERGE 45136 [(0,1),(0,0)] D [] [45138] [] [] [((0,0),(0,1))]
DISCARD 45137 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45138 [(0,0)] HALF_D_PLUS_2 [45136] [] [] [] []
IDLE 45139 [(0,0)] 122 [] [] [] [] []
INJECT_T 45140 [(1,0)] D [] [] [] [] []
MERGE 45141 [(1,0),(0,0)] D [] [45143] [] [] [((0,0),(1,0))]
DISCARD 45142 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45143 [(0,0)] HALF_D_PLUS_2 [45141] [] [] [] []
IDLE 45144 [(0,0)] 111 [] [] [] [] []
INJECT_T 45145 [(0,1)] D [] [] [] [] []
MERGE 45146 [(0,1),(0,0)] D [] [45148] [] [] [((0,0),(0,1))]
DISCARD 45147 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45148 [(0,0)] HALF_D_PLUS_2 [45146] [] [] [] []
IDLE 45149 [(0,0)] 37 [] [] [] [] []
INJECT_T 45150 [(1,0)] D [] [] [] [] []
MERGE 45151 [(1,0),(0,0)] D [] [45153] [] [] [((0,0),(1,0))]
DISCARD 45152 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45153 [(0,0)] HALF_D_PLUS_2 [45151] [] [] [] []
IDLE 45154 [(0,0)] 106 [] [] [] [] []
INJECT_T 45155 [(0,1)] D [] [] [] [] []
MERGE 45156 [(0,1),(0,0)] D [] [45158] [] [] [((0,0),(0,1))]
DISCARD 45157 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45158 [(0,0)] HALF_D_PLUS_2 [45156] [] [] [] []
IDLE 45159 [(0,0)] 16 [] [] [] [] []
INJECT_T 45160 [(1,0)] D [] [] [] [] []
MERGE 45161 [(1,0),(0,0)] D [] [45163] [] [] [((0,0),(1,0))]
DISCARD 45162 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45163 [(0,0)] HALF_D_PLUS_2 [45161] [] [] [] []
IDLE 45164 [(0,0)] 157 [] [] [] [] []
INJECT_T 45165 [(0,1)] D [] [] [] [] []
MERGE 45166 [(0,1),(0,0)] D [] [45168] [] [] [((0,0),(0,1))]
DISCARD 45167 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45168 [(0,0)] HALF_D_PLUS_2 [45166] [] [] [] []
IDLE 45169 [(0,0)] 180 [] [] [] [] []
INJECT_T 45170 [(1,0)] D [] [] [] [] []
MERGE 45171 [(1,0),(0,0)] D [] [45173] [] [] [((0,0),(1,0))]
DISCARD 45172 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45173 [(0,0)] HALF_D_PLUS_2 [45171] [] [] [] []
IDLE 45174 [(0,0)] 172 [] [] [] [] []
INJECT_T 45175 [(0,1)] D [] [] [] [] []
MERGE 45176 [(0,1),(0,0)] D [] [45178] [] [] [((0,0),(0,1))]
DISCARD 45177 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45178 [(0,0)] HALF_D_PLUS_2 [45176] [] [] [] []
IDLE 45179 [(0,0)] 71 [] [] [] [] []
INJECT_T 45180 [(1,0)] D [] [] [] [] []
MERGE 45181 [(1,0),(0,0)] D [] [45183] [] [] [((0,0),(1,0))]
DISCARD 45182 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45183 [(0,0)] HALF_D_PLUS_2 [45181] [] [] [] []
INJECT_T 45184 [(0,1)] D [] [] [] [] []
MERGE 45185 [(0,1),(0,0)] D [] [45187] [] [] [((0,0),(0,1))]
DISCARD 45186 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45187 [(0,0)] HALF_D_PLUS_2 [45185] [] [] [] []
IDLE 45188 [(0,0)] 101 [] [] [] [] []
INJECT_T 45189 [(1,0)] D [] [] [] [] []
MERGE 45190 [(1,0),(0,0)] D [] [45192] [] [] [((0,0),(1,0))]
DISCARD 45191 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45192 [(0,0)] HALF_D_PLUS_2 [45190] [] [] [] []
IDLE 45193 [(0,0)] 93 [] [] [] [] []
INJECT_T 45194 [(0,1)] D [] [] [] [] []
MERGE 45195 [(0,1),(0,0)] D [] [45197] [] [] [((0,0),(0,1))]
DISCARD 45196 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45197 [(0,0)] HALF_D_PLUS_2 [45195] [] [] [] []
IDLE 45198 [(0,0)] 92 [] [] [] [] []
INJECT_T 45199 [(1,0)] D [] [] [] [] []
MERGE 45200 [(1,0),(0,0)] D [] [45202] [] [] [((0,0),(1,0))]
DISCARD 45201 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45202 [(0,0)] HALF_D_PLUS_2 [45200] [] [] [] []
IDLE 45203 [(0,0)] 137 [] [] [] [] []
INJECT_T 45204 [(0,1)] D [] [] [] [] []
MERGE 45205 [(0,1),(0,0)] D [] [45207] [] [] [((0,0),(0,1))]
DISCARD 45206 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45207 [(0,0)] HALF_D_PLUS_2 [45205] [] [] [] []
IDLE 45208 [(0,0)] 6 [] [] [] [] []
INJECT_T 45209 [(1,0)] D [] [] [] [] []
MERGE 45210 [(1,0),(0,0)] D [] [45212] [] [] [((0,0),(1,0))]
DISCARD 45211 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45212 [(0,0)] HALF_D_PLUS_2 [45210] [] [] [] []
IDLE 45213 [(0,0)] 71 [] [] [] [] []
INJECT_T 45214 [(0,1)] D [] [] [] [] []
MERGE 45215 [(0,1),(0,0)] D [] [45217] [] [] [((0,0),(0,1))]
DISCARD 45216 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45217 [(0,0)] HALF_D_PLUS_2 [45215] [] [] [] []
IDLE 45218 [(0,0)] 125 [] [] [] [] []
INJECT_T 45219 [(1,0)] D [] [] [] [] []
MERGE 45220 [(1,0),(0,0)] D [] [45222] [] [] [((0,0),(1,0))]
DISCARD 45221 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45222 [(0,0)] HALF_D_PLUS_2 [45220] [] [] [] []
IDLE 45223 [(0,0)] 158 [] [] [] [] []
INJECT_T 45224 [(0,1)] D [] [] [] [] []
MERGE 45225 [(0,1),(0,0)] D [] [45227] [] [] [((0,0),(0,1))]
DISCARD 45226 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45227 [(0,0)] HALF_D_PLUS_2 [45225] [] [] [] []
IDLE 45228 [(0,0)] 77 [] [] [] [] []
INJECT_T 45229 [(1,0)] D [] [] [] [] []
MERGE 45230 [(1,0),(0,0)] D [] [45232] [] [] [((0,0),(1,0))]
DISCARD 45231 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45232 [(0,0)] HALF_D_PLUS_2 [45230] [] [] [] []
IDLE 45233 [(0,0)] 1 [] [] [] [] []
INJECT_T 45234 [(0,1)] D [] [] [] [] []
MERGE 45235 [(0,1),(0,0)] D [] [45237] [] [] [((0,0),(0,1))]
DISCARD 45236 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45237 [(0,0)] HALF_D_PLUS_2 [45235] [] [] [] []
IDLE 45238 [(0,0)] 41 [] [] [] [] []
INJECT_T 45239 [(1,0)] D [] [] [] [] []
MERGE 45240 [(1,0),(0,0)] D [] [45242] [] [] [((0,0),(1,0))]
DISCARD 45241 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45242 [(0,0)] HALF_D_PLUS_2 [45240] [] [] [] []
IDLE 45243 [(0,0)] 33 [] [] [] [] []
INJECT_T 45244 [(0,1)] D [] [] [] [] []
MERGE 45245 [(0,1),(0,0)] D [] [45247] [] [] [((0,0),(0,1))]
DISCARD 45246 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45247 [(0,0)] HALF_D_PLUS_2 [45245] [] [] [] []
IDLE 45248 [(0,0)] 110 [] [] [] [] []
INJECT_T 45249 [(1,0)] D [] [] [] [] []
MERGE 45250 [(1,0),(0,0)] D [] [45252] [] [] [((0,0),(1,0))]
DISCARD 45251 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45252 [(0,0)] HALF_D_PLUS_2 [45250] [] [] [] []
IDLE 45253 [(0,0)] 109 [] [] [] [] []
INJECT_T 45254 [(0,1)] D [] [] [] [] []
MERGE 45255 [(0,1),(0,0)] D [] [45257] [] [] [((0,0),(0,1))]
DISCARD 45256 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45257 [(0,0)] HALF_D_PLUS_2 [45255] [] [] [] []
INJECT_T 45258 [(1,0)] D [] [] [] [] []
MERGE 45259 [(1,0),(0,0)] D [] [45261] [] [] [((0,0),(1,0))]
DISCARD 45260 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45261 [(0,0)] HALF_D_PLUS_2 [45259] [] [] [] []
IDLE 45262 [(0,0)] 12 [] [] [] [] []
INJECT_T 45263 [(0,1)] D [] [] [] [] []
MERGE 45264 [(0,1),(0,0)] D [] [45266] [] [] [((0,0),(0,1))]
DISCARD 45265 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45266 [(0,0)] HALF_D_PLUS_2 [45264] [] [] [] []
IDLE 45267 [(0,0)] 43 [] [] [] [] []
INJECT_T 45268 [(1,0)] D [] [] [] [] []
MERGE 45269 [(1,0),(0,0)] D [] [45271] [] [] [((0,0),(1,0))]
DISCARD 45270 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45271 [(0,0)] HALF_D_PLUS_2 [45269] [] [] [] []
IDLE 45272 [(0,0)] 134 [] [] [] [] []
INJECT_T 45273 [(0,1)] D [] [] [] [] []
MERGE 45274 [(0,1),(0,0)] D [] [45276] [] [] [((0,0),(0,1))]
DISCARD 45275 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45276 [(0,0)] HALF_D_PLUS_2 [45274] [] [] [] []
IDLE 45277 [(0,0)] 62 [] [] [] [] []
INJECT_T 45278 [(1,0)] D [] [] [] [] []
MERGE 45279 [(1,0),(0,0)] D [] [45281] [] [] [((0,0),(1,0))]
DISCARD 45280 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45281 [(0,0)] HALF_D_PLUS_2 [45279] [] [] [] []
IDLE 45282 [(0,0)] 185 [] [] [] [] []
INJECT_T 45283 [(0,1)] D [] [] [] [] []
MERGE 45284 [(0,1),(0,0)] D [] [45286] [] [] [((0,0),(0,1))]
DISCARD 45285 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45286 [(0,0)] HALF_D_PLUS_2 [45284] [] [] [] []
IDLE 45287 [(0,0)] 7 [] [] [] [] []
INJECT_T 45288 [(1,0)] D [] [] [] [] []
MERGE 45289 [(1,0),(0,0)] D [] [45291] [] [] [((0,0),(1,0))]
DISCARD 45290 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45291 [(0,0)] HALF_D_PLUS_2 [45289] [] [] [] []
IDLE 45292 [(0,0)] 167 [] [] [] [] []
INJECT_T 45293 [(0,1)] D [] [] [] [] []
MERGE 45294 [(0,1),(0,0)] D [] [45296] [] [] [((0,0),(0,1))]
DISCARD 45295 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45296 [(0,0)] HALF_D_PLUS_2 [45294] [] [] [] []
IDLE 45297 [(0,0)] 67 [] [] [] [] []
INJECT_T 45298 [(1,0)] D [] [] [] [] []
MERGE 45299 [(1,0),(0,0)] D [] [45301] [] [] [((0,0),(1,0))]
DISCARD 45300 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45301 [(0,0)] HALF_D_PLUS_2 [45299] [] [] [] []
IDLE 45302 [(0,0)] 140 [] [] [] [] []
INJECT_T 45303 [(0,1)] D [] [] [] [] []
MERGE 45304 [(0,1),(0,0)] D [] [45306] [] [] [((0,0),(0,1))]
DISCARD 45305 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45306 [(0,0)] HALF_D_PLUS_2 [45304] [] [] [] []
IDLE 45307 [(0,0)] 173 [] [] [] [] []
INJECT_T 45308 [(1,0)] D [] [] [] [] []
MERGE 45309 [(1,0),(0,0)] D [] [45311] [] [] [((0,0),(1,0))]
DISCARD 45310 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45311 [(0,0)] HALF_D_PLUS_2 [45309] [] [] [] []
IDLE 45312 [(0,0)] 183 [] [] [] [] []
INJECT_T 45313 [(0,1)] D [] [] [] [] []
MERGE 45314 [(0,1),(0,0)] D [] [45316] [] [] [((0,0),(0,1))]
DISCARD 45315 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45316 [(0,0)] HALF_D_PLUS_2 [45314] [] [] [] []
IDLE 45317 [(0,0)] 47 [] [] [] [] []
INJECT_T 45318 [(1,0)] D [] [] [] [] []
MERGE 45319 [(1,0),(0,0)] D [] [45321] [] [] [((0,0),(1,0))]
DISCARD 45320 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45321 [(0,0)] HALF_D_PLUS_2 [45319] [] [] [] []
IDLE 45322 [(0,0)] 145 [] [] [] [] []
INJECT_T 45323 [(0,1)] D [] [] [] [] []
MERGE 45324 [(0,1),(0,0)] D [] [45326] [] [] [((0,0),(0,1))]
DISCARD 45325 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45326 [(0,0)] HALF_D_PLUS_2 [45324] [] [] [] []
IDLE 45327 [(0,0)] 3 [] [] [] [] []
INJECT_T 45328 [(1,0)] D [] [] [] [] []
MERGE 45329 [(1,0),(0,0)] D [] [45331] [] [] [((0,0),(1,0))]
DISCARD 45330 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45331 [(0,0)] HALF_D_PLUS_2 [45329] [] [] [] []
IDLE 45332 [(0,0)] 140 [] [] [] [] []
INJECT_T 45333 [(0,1)] D [] [] [] [] []
MERGE 45334 [(0,1),(0,0)] D [] [45336] [] [] [((0,0),(0,1))]
DISCARD 45335 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45336 [(0,0)] HALF_D_PLUS_2 [45334] [] [] [] []
IDLE 45337 [(0,0)] 89 [] [] [] [] []
INJECT_T 45338 [(1,0)] D [] [] [] [] []
MERGE 45339 [(1,0),(0,0)] D [] [45341] [] [] [((0,0),(1,0))]
DISCARD 45340 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45341 [(0,0)] HALF_D_PLUS_2 [45339] [] [] [] []
INJECT_T 45342 [(0,1)] D [] [] [] [] []
MERGE 45343 [(0,1),(0,0)] D [] [45345] [] [] [((0,0),(0,1))]
DISCARD 45344 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45345 [(0,0)] HALF_D_PLUS_2 [45343] [] [] [] []
IDLE 45346 [(0,0)] 38 [] [] [] [] []
INJECT_T 45347 [(1,0)] D [] [] [] [] []
MERGE 45348 [(1,0),(0,0)] D [] [45350] [] [] [((0,0),(1,0))]
DISCARD 45349 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45350 [(0,0)] HALF_D_PLUS_2 [45348] [] [] [] []
IDLE 45351 [(0,0)] 38 [] [] [] [] []
INJECT_T 45352 [(0,1)] D [] [] [] [] []
MERGE 45353 [(0,1),(0,0)] D [] [45355] [] [] [((0,0),(0,1))]
DISCARD 45354 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45355 [(0,0)] HALF_D_PLUS_2 [45353] [] [] [] []
IDLE 45356 [(0,0)] 192 [] [] [] [] []
INJECT_T 45357 [(1,0)] D [] [] [] [] []
MERGE 45358 [(1,0),(0,0)] D [] [45360] [] [] [((0,0),(1,0))]
DISCARD 45359 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45360 [(0,0)] HALF_D_PLUS_2 [45358] [] [] [] []
IDLE 45361 [(0,0)] 135 [] [] [] [] []
INJECT_T 45362 [(0,1)] D [] [] [] [] []
MERGE 45363 [(0,1),(0,0)] D [] [45365] [] [] [((0,0),(0,1))]
DISCARD 45364 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45365 [(0,0)] HALF_D_PLUS_2 [45363] [] [] [] []
IDLE 45366 [(0,0)] 76 [] [] [] [] []
INJECT_T 45367 [(1,0)] D [] [] [] [] []
MERGE 45368 [(1,0),(0,0)] D [] [45370] [] [] [((0,0),(1,0))]
DISCARD 45369 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45370 [(0,0)] HALF_D_PLUS_2 [45368] [] [] [] []
IDLE 45371 [(0,0)] 158 [] [] [] [] []
INJECT_T 45372 [(0,1)] D [] [] [] [] []
MERGE 45373 [(0,1),(0,0)] D [] [45375] [] [] [((0,0),(0,1))]
DISCARD 45374 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45375 [(0,0)] HALF_D_PLUS_2 [45373] [] [] [] []
IDLE 45376 [(0,0)] 128 [] [] [] [] []
INJECT_T 45377 [(1,0)] D [] [] [] [] []
MERGE 45378 [(1,0),(0,0)] D [] [45380] [] [] [((0,0),(1,0))]
DISCARD 45379 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45380 [(0,0)] HALF_D_PLUS_2 [45378] [] [] [] []
IDLE 45381 [(0,0)] 194 [] [] [] [] []
INJECT_T 45382 [(0,1)] D [] [] [] [] []
MERGE 45383 [(0,1),(0,0)] D [] [45385] [] [] [((0,0),(0,1))]
DISCARD 45384 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45385 [(0,0)] HALF_D_PLUS_2 [45383] [] [] [] []
IDLE 45386 [(0,0)] 168 [] [] [] [] []
INJECT_T 45387 [(1,0)] D [] [] [] [] []
MERGE 45388 [(1,0),(0,0)] D [] [45390] [] [] [((0,0),(1,0))]
DISCARD 45389 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45390 [(0,0)] HALF_D_PLUS_2 [45388] [] [] [] []
IDLE 45391 [(0,0)] 156 [] [] [] [] []
INJECT_T 45392 [(0,1)] D [] [] [] [] []
MERGE 45393 [(0,1),(0,0)] D [] [45395] [] [] [((0,0),(0,1))]
DISCARD 45394 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45395 [(0,0)] HALF_D_PLUS_2 [45393] [] [] [] []
IDLE 45396 [(0,0)] 31 [] [] [] [] []
INJECT_T 45397 [(1,0)] D [] [] [] [] []
MERGE 45398 [(1,0),(0,0)] D [] [45400] [] [] [((0,0),(1,0))]
DISCARD 45399 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45400 [(0,0)] HALF_D_PLUS_2 [45398] [] [] [] []
IDLE 45401 [(0,0)] 53 [] [] [] [] []
INJECT_T 45402 [(0,1)] D [] [] [] [] []
MERGE 45403 [(0,1),(0,0)] D [] [45405] [] [] [((0,0),(0,1))]
DISCARD 45404 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45405 [(0,0)] HALF_D_PLUS_2 [45403] [] [] [] []
IDLE 45406 [(0,0)] 136 [] [] [] [] []
INJECT_T 45407 [(1,0)] D [] [] [] [] []
MERGE 45408 [(1,0),(0,0)] D [] [45410] [] [] [((0,0),(1,0))]
DISCARD 45409 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45410 [(0,0)] HALF_D_PLUS_2 [45408] [] [] [] []
IDLE 45411 [(0,0)] 71 [] [] [] [] []
INJECT_T 45412 [(0,1)] D [] [] [] [] []
MERGE 45413 [(0,1),(0,0)] D [] [45415] [] [] [((0,0),(0,1))]
DISCARD 45414 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45415 [(0,0)] HALF_D_PLUS_2 [45413] [] [] [] []
IDLE 45416 [(0,0)] 192 [] [] [] [] []
INJECT_T 45417 [(1,0)] D [] [] [] [] []
MERGE 45418 [(1,0),(0,0)] D [] [45420] [] [] [((0,0),(1,0))]
DISCARD 45419 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45420 [(0,0)] HALF_D_PLUS_2 [45418] [] [] [] []
IDLE 45421 [(0,0)] 160 [] [] [] [] []
INJECT_T 45422 [(0,1)] D [] [] [] [] []
MERGE 45423 [(0,1),(0,0)] D [] [45425] [] [] [((0,0),(0,1))]
DISCARD 45424 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45425 [(0,0)] HALF_D_PLUS_2 [45423] [] [] [] []
IDLE 45426 [(0,0)] 192 [] [] [] [] []
INJECT_T 45427 [(1,0)] D [] [] [] [] []
MERGE 45428 [(1,0),(0,0)] D [] [45430] [] [] [((0,0),(1,0))]
DISCARD 45429 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45430 [(0,0)] HALF_D_PLUS_2 [45428] [] [] [] []
IDLE 45431 [(0,0)] 107 [] [] [] [] []
INJECT_T 45432 [(0,1)] D [] [] [] [] []
MERGE 45433 [(0,1),(0,0)] D [] [45435] [] [] [((0,0),(0,1))]
DISCARD 45434 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45435 [(0,0)] HALF_D_PLUS_2 [45433] [] [] [] []
IDLE 45436 [(0,0)] 4 [] [] [] [] []
INJECT_T 45437 [(1,0)] D [] [] [] [] []
MERGE 45438 [(1,0),(0,0)] D [] [45440] [] [] [((0,0),(1,0))]
DISCARD 45439 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45440 [(0,0)] HALF_D_PLUS_2 [45438] [] [] [] []
IDLE 45441 [(0,0)] 48 [] [] [] [] []
INJECT_T 45442 [(0,1)] D [] [] [] [] []
MERGE 45443 [(0,1),(0,0)] D [] [45445] [] [] [((0,0),(0,1))]
DISCARD 45444 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45445 [(0,0)] HALF_D_PLUS_2 [45443] [] [] [] []
IDLE 45446 [(0,0)] 65 [] [] [] [] []
INJECT_T 45447 [(1,0)] D [] [] [] [] []
MERGE 45448 [(1,0),(0,0)] D [] [45450] [] [] [((0,0),(1,0))]
DISCARD 45449 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45450 [(0,0)] HALF_D_PLUS_2 [45448] [] [] [] []
IDLE 45451 [(0,0)] 66 [] [] [] [] []
INJECT_T 45452 [(0,1)] D [] [] [] [] []
MERGE 45453 [(0,1),(0,0)] D [] [45455] [] [] [((0,0),(0,1))]
DISCARD 45454 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45455 [(0,0)] HALF_D_PLUS_2 [45453] [] [] [] []
IDLE 45456 [(0,0)] 180 [] [] [] [] []
INJECT_T 45457 [(1,0)] D [] [] [] [] []
MERGE 45458 [(1,0),(0,0)] D [] [45460] [] [] [((0,0),(1,0))]
DISCARD 45459 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45460 [(0,0)] HALF_D_PLUS_2 [45458] [] [] [] []
IDLE 45461 [(0,0)] 69 [] [] [] [] []
INJECT_T 45462 [(0,1)] D [] [] [] [] []
MERGE 45463 [(0,1),(0,0)] D [] [45465] [] [] [((0,0),(0,1))]
DISCARD 45464 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45465 [(0,0)] HALF_D_PLUS_2 [45463] [] [] [] []
IDLE 45466 [(0,0)] 173 [] [] [] [] []
INJECT_T 45467 [(1,0)] D [] [] [] [] []
MERGE 45468 [(1,0),(0,0)] D [] [45470] [] [] [((0,0),(1,0))]
DISCARD 45469 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45470 [(0,0)] HALF_D_PLUS_2 [45468] [] [] [] []
IDLE 45471 [(0,0)] 94 [] [] [] [] []
INJECT_T 45472 [(0,1)] D [] [] [] [] []
MERGE 45473 [(0,1),(0,0)] D [] [45475] [] [] [((0,0),(0,1))]
DISCARD 45474 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45475 [(0,0)] HALF_D_PLUS_2 [45473] [] [] [] []
IDLE 45476 [(0,0)] 49 [] [] [] [] []
INJECT_T 45477 [(1,0)] D [] [] [] [] []
MERGE 45478 [(1,0),(0,0)] D [] [45480] [] [] [((0,0),(1,0))]
DISCARD 45479 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45480 [(0,0)] HALF_D_PLUS_2 [45478] [] [] [] []
IDLE 45481 [(0,0)] 198 [] [] [] [] []
INJECT_T 45482 [(0,1)] D [] [] [] [] []
MERGE 45483 [(0,1),(0,0)] D [] [45485] [] [] [((0,0),(0,1))]
DISCARD 45484 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45485 [(0,0)] HALF_D_PLUS_2 [45483] [] [] [] []
IDLE 45486 [(0,0)] 156 [] [] [] [] []
INJECT_T 45487 [(1,0)] D [] [] [] [] []
MERGE 45488 [(1,0),(0,0)] D [] [45490] [] [] [((0,0),(1,0))]
DISCARD 45489 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45490 [(0,0)] HALF_D_PLUS_2 [45488] [] [] [] []
IDLE 45491 [(0,0)] 74 [] [] [] [] []
INJECT_T 45492 [(0,1)] D [] [] [] [] []
MERGE 45493 [(0,1),(0,0)] D [] [45495] [] [] [((0,0),(0,1))]
DISCARD 45494 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45495 [(0,0)] HALF_D_PLUS_2 [45493] [] [] [] []
IDLE 45496 [(0,0)] 121 [] [] [] [] []
INJECT_T 45497 [(1,0)] D [] [] [] [] []
MERGE 45498 [(1,0),(0,0)] D [] [45500] [] [] [((0,0),(1,0))]
DISCARD 45499 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45500 [(0,0)] HALF_D_PLUS_2 [45498] [] [] [] []
IDLE 45501 [(0,0)] 54 [] [] [] [] []
INJECT_T 45502 [(0,1)] D [] [] [] [] []
MERGE 45503 [(0,1),(0,0)] D [] [45505] [] [] [((0,0),(0,1))]
DISCARD 45504 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45505 [(0,0)] HALF_D_PLUS_2 [45503] [] [] [] []
IDLE 45506 [(0,0)] 137 [] [] [] [] []
INJECT_T 45507 [(1,0)] D [] [] [] [] []
MERGE 45508 [(1,0),(0,0)] D [] [45510] [] [] [((0,0),(1,0))]
DISCARD 45509 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45510 [(0,0)] HALF_D_PLUS_2 [45508] [] [] [] []
IDLE 45511 [(0,0)] 78 [] [] [] [] []
INJECT_T 45512 [(0,1)] D [] [] [] [] []
MERGE 45513 [(0,1),(0,0)] D [] [45515] [] [] [((0,0),(0,1))]
DISCARD 45514 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45515 [(0,0)] HALF_D_PLUS_2 [45513] [] [] [] []
IDLE 45516 [(0,0)] 7 [] [] [] [] []
INJECT_T 45517 [(1,0)] D [] [] [] [] []
MERGE 45518 [(1,0),(0,0)] D [] [45520] [] [] [((0,0),(1,0))]
DISCARD 45519 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45520 [(0,0)] HALF_D_PLUS_2 [45518] [] [] [] []
IDLE 45521 [(0,0)] 162 [] [] [] [] []
INJECT_T 45522 [(0,1)] D [] [] [] [] []
MERGE 45523 [(0,1),(0,0)] D [] [45525] [] [] [((0,0),(0,1))]
DISCARD 45524 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45525 [(0,0)] HALF_D_PLUS_2 [45523] [] [] [] []
IDLE 45526 [(0,0)] 72 [] [] [] [] []
INJECT_T 45527 [(1,0)] D [] [] [] [] []
MERGE 45528 [(1,0),(0,0)] D [] [45530] [] [] [((0,0),(1,0))]
DISCARD 45529 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45530 [(0,0)] HALF_D_PLUS_2 [45528] [] [] [] []
IDLE 45531 [(0,0)] 15 [] [] [] [] []
INJECT_T 45532 [(0,1)] D [] [] [] [] []
MERGE 45533 [(0,1),(0,0)] D [] [45535] [] [] [((0,0),(0,1))]
DISCARD 45534 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45535 [(0,0)] HALF_D_PLUS_2 [45533] [] [] [] []
IDLE 45536 [(0,0)] 73 [] [] [] [] []
INJECT_T 45537 [(1,0)] D [] [] [] [] []
MERGE 45538 [(1,0),(0,0)] D [] [45540] [] [] [((0,0),(1,0))]
DISCARD 45539 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45540 [(0,0)] HALF_D_PLUS_2 [45538] [] [] [] []
IDLE 45541 [(0,0)] 151 [] [] [] [] []
INJECT_T 45542 [(0,1)] D [] [] [] [] []
MERGE 45543 [(0,1),(0,0)] D [] [45545] [] [] [((0,0),(0,1))]
DISCARD 45544 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45545 [(0,0)] HALF_D_PLUS_2 [45543] [] [] [] []
IDLE 45546 [(0,0)] 158 [] [] [] [] []
INJECT_T 45547 [(1,0)] D [] [] [] [] []
MERGE 45548 [(1,0),(0,0)] D [] [45550] [] [] [((0,0),(1,0))]
DISCARD 45549 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45550 [(0,0)] HALF_D_PLUS_2 [45548] [] [] [] []
IDLE 45551 [(0,0)] 180 [] [] [] [] []
INJECT_T 45552 [(0,1)] D [] [] [] [] []
MERGE 45553 [(0,1),(0,0)] D [] [45555] [] [] [((0,0),(0,1))]
DISCARD 45554 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45555 [(0,0)] HALF_D_PLUS_2 [45553] [] [] [] []
IDLE 45556 [(0,0)] 108 [] [] [] [] []
INJECT_T 45557 [(1,0)] D [] [] [] [] []
MERGE 45558 [(1,0),(0,0)] D [] [45560] [] [] [((0,0),(1,0))]
DISCARD 45559 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45560 [(0,0)] HALF_D_PLUS_2 [45558] [] [] [] []
IDLE 45561 [(0,0)] 65 [] [] [] [] []
INJECT_T 45562 [(0,1)] D [] [] [] [] []
MERGE 45563 [(0,1),(0,0)] D [] [45565] [] [] [((0,0),(0,1))]
DISCARD 45564 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45565 [(0,0)] HALF_D_PLUS_2 [45563] [] [] [] []
IDLE 45566 [(0,0)] 18 [] [] [] [] []
INJECT_T 45567 [(1,0)] D [] [] [] [] []
MERGE 45568 [(1,0),(0,0)] D [] [45570] [] [] [((0,0),(1,0))]
DISCARD 45569 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45570 [(0,0)] HALF_D_PLUS_2 [45568] [] [] [] []
IDLE 45571 [(0,0)] 191 [] [] [] [] []
INJECT_T 45572 [(0,1)] D [] [] [] [] []
MERGE 45573 [(0,1),(0,0)] D [] [45575] [] [] [((0,0),(0,1))]
DISCARD 45574 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45575 [(0,0)] HALF_D_PLUS_2 [45573] [] [] [] []
IDLE 45576 [(0,0)] 86 [] [] [] [] []
INJECT_T 45577 [(1,0)] D [] [] [] [] []
MERGE 45578 [(1,0),(0,0)] D [] [45580] [] [] [((0,0),(1,0))]
DISCARD 45579 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45580 [(0,0)] HALF_D_PLUS_2 [45578] [] [] [] []
IDLE 45581 [(0,0)] 180 [] [] [] [] []
INJECT_T 45582 [(0,1)] D [] [] [] [] []
MERGE 45583 [(0,1),(0,0)] D [] [45585] [] [] [((0,0),(0,1))]
DISCARD 45584 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45585 [(0,0)] HALF_D_PLUS_2 [45583] [] [] [] []
IDLE 45586 [(0,0)] 15 [] [] [] [] []
INJECT_T 45587 [(1,0)] D [] [] [] [] []
MERGE 45588 [(1,0),(0,0)] D [] [45590] [] [] [((0,0),(1,0))]
DISCARD 45589 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45590 [(0,0)] HALF_D_PLUS_2 [45588] [] [] [] []
IDLE 45591 [(0,0)] 195 [] [] [] [] []
INJECT_T 45592 [(0,1)] D [] [] [] [] []
MERGE 45593 [(0,1),(0,0)] D [] [45595] [] [] [((0,0),(0,1))]
DISCARD 45594 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45595 [(0,0)] HALF_D_PLUS_2 [45593] [] [] [] []
IDLE 45596 [(0,0)] 157 [] [] [] [] []
INJECT_T 45597 [(1,0)] D [] [] [] [] []
MERGE 45598 [(1,0),(0,0)] D [] [45600] [] [] [((0,0),(1,0))]
DISCARD 45599 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45600 [(0,0)] HALF_D_PLUS_2 [45598] [] [] [] []
IDLE 45601 [(0,0)] 193 [] [] [] [] []
INJECT_T 45602 [(0,1)] D [] [] [] [] []
MERGE 45603 [(0,1),(0,0)] D [] [45605] [] [] [((0,0),(0,1))]
DISCARD 45604 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45605 [(0,0)] HALF_D_PLUS_2 [45603] [] [] [] []
IDLE 45606 [(0,0)] 175 [] [] [] [] []
INJECT_T 45607 [(1,0)] D [] [] [] [] []
MERGE 45608 [(1,0),(0,0)] D [] [45610] [] [] [((0,0),(1,0))]
DISCARD 45609 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45610 [(0,0)] HALF_D_PLUS_2 [45608] [] [] [] []
IDLE 45611 [(0,0)] 63 [] [] [] [] []
INJECT_T 45612 [(0,1)] D [] [] [] [] []
MERGE 45613 [(0,1),(0,0)] D [] [45615] [] [] [((0,0),(0,1))]
DISCARD 45614 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45615 [(0,0)] HALF_D_PLUS_2 [45613] [] [] [] []
IDLE 45616 [(0,0)] 10 [] [] [] [] []
INJECT_T 45617 [(1,0)] D [] [] [] [] []
MERGE 45618 [(1,0),(0,0)] D [] [45620] [] [] [((0,0),(1,0))]
DISCARD 45619 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45620 [(0,0)] HALF_D_PLUS_2 [45618] [] [] [] []
IDLE 45621 [(0,0)] 188 [] [] [] [] []
INJECT_T 45622 [(0,1)] D [] [] [] [] []
MERGE 45623 [(0,1),(0,0)] D [] [45625] [] [] [((0,0),(0,1))]
DISCARD 45624 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45625 [(0,0)] HALF_D_PLUS_2 [45623] [] [] [] []
IDLE 45626 [(0,0)] 56 [] [] [] [] []
INJECT_T 45627 [(1,0)] D [] [] [] [] []
MERGE 45628 [(1,0),(0,0)] D [] [45630] [] [] [((0,0),(1,0))]
DISCARD 45629 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45630 [(0,0)] HALF_D_PLUS_2 [45628] [] [] [] []
IDLE 45631 [(0,0)] 42 [] [] [] [] []
INJECT_T 45632 [(0,1)] D [] [] [] [] []
MERGE 45633 [(0,1),(0,0)] D [] [45635] [] [] [((0,0),(0,1))]
DISCARD 45634 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45635 [(0,0)] HALF_D_PLUS_2 [45633] [] [] [] []
IDLE 45636 [(0,0)] 171 [] [] [] [] []
INJECT_T 45637 [(1,0)] D [] [] [] [] []
MERGE 45638 [(1,0),(0,0)] D [] [45640] [] [] [((0,0),(1,0))]
DISCARD 45639 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45640 [(0,0)] HALF_D_PLUS_2 [45638] [] [] [] []
IDLE 45641 [(0,0)] 125 [] [] [] [] []
INJECT_T 45642 [(0,1)] D [] [] [] [] []
MERGE 45643 [(0,1),(0,0)] D [] [45645] [] [] [((0,0),(0,1))]
DISCARD 45644 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45645 [(0,0)] HALF_D_PLUS_2 [45643] [] [] [] []
IDLE 45646 [(0,0)] 114 [] [] [] [] []
INJECT_T 45647 [(1,0)] D [] [] [] [] []
MERGE 45648 [(1,0),(0,0)] D [] [45650] [] [] [((0,0),(1,0))]
DISCARD 45649 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45650 [(0,0)] HALF_D_PLUS_2 [45648] [] [] [] []
IDLE 45651 [(0,0)] 120 [] [] [] [] []
INJECT_T 45652 [(0,1)] D [] [] [] [] []
MERGE 45653 [(0,1),(0,0)] D [] [45655] [] [] [((0,0),(0,1))]
DISCARD 45654 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45655 [(0,0)] HALF_D_PLUS_2 [45653] [] [] [] []
IDLE 45656 [(0,0)] 180 [] [] [] [] []
INJECT_T 45657 [(1,0)] D [] [] [] [] []
MERGE 45658 [(1,0),(0,0)] D [] [45660] [] [] [((0,0),(1,0))]
DISCARD 45659 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45660 [(0,0)] HALF_D_PLUS_2 [45658] [] [] [] []
IDLE 45661 [(0,0)] 56 [] [] [] [] []
INJECT_T 45662 [(0,1)] D [] [] [] [] []
MERGE 45663 [(0,1),(0,0)] D [] [45665] [] [] [((0,0),(0,1))]
DISCARD 45664 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45665 [(0,0)] HALF_D_PLUS_2 [45663] [] [] [] []
IDLE 45666 [(0,0)] 19 [] [] [] [] []
INJECT_T 45667 [(1,0)] D [] [] [] [] []
MERGE 45668 [(1,0),(0,0)] D [] [45670] [] [] [((0,0),(1,0))]
DISCARD 45669 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45670 [(0,0)] HALF_D_PLUS_2 [45668] [] [] [] []
IDLE 45671 [(0,0)] 166 [] [] [] [] []
INJECT_T 45672 [(0,1)] D [] [] [] [] []
MERGE 45673 [(0,1),(0,0)] D [] [45675] [] [] [((0,0),(0,1))]
DISCARD 45674 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45675 [(0,0)] HALF_D_PLUS_2 [45673] [] [] [] []
IDLE 45676 [(0,0)] 39 [] [] [] [] []
INJECT_T 45677 [(1,0)] D [] [] [] [] []
MERGE 45678 [(1,0),(0,0)] D [] [45680] [] [] [((0,0),(1,0))]
DISCARD 45679 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45680 [(0,0)] HALF_D_PLUS_2 [45678] [] [] [] []
IDLE 45681 [(0,0)] 14 [] [] [] [] []
INJECT_T 45682 [(0,1)] D [] [] [] [] []
MERGE 45683 [(0,1),(0,0)] D [] [45685] [] [] [((0,0),(0,1))]
DISCARD 45684 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45685 [(0,0)] HALF_D_PLUS_2 [45683] [] [] [] []
IDLE 45686 [(0,0)] 86 [] [] [] [] []
INJECT_T 45687 [(1,0)] D [] [] [] [] []
MERGE 45688 [(1,0),(0,0)] D [] [45690] [] [] [((0,0),(1,0))]
DISCARD 45689 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45690 [(0,0)] HALF_D_PLUS_2 [45688] [] [] [] []
IDLE 45691 [(0,0)] 185 [] [] [] [] []
INJECT_T 45692 [(0,1)] D [] [] [] [] []
MERGE 45693 [(0,1),(0,0)] D [] [45695] [] [] [((0,0),(0,1))]
DISCARD 45694 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45695 [(0,0)] HALF_D_PLUS_2 [45693] [] [] [] []
IDLE 45696 [(0,0)] 147 [] [] [] [] []
INJECT_T 45697 [(1,0)] D [] [] [] [] []
MERGE 45698 [(1,0),(0,0)] D [] [45700] [] [] [((0,0),(1,0))]
DISCARD 45699 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45700 [(0,0)] HALF_D_PLUS_2 [45698] [] [] [] []
IDLE 45701 [(0,0)] 19 [] [] [] [] []
INJECT_T 45702 [(0,1)] D [] [] [] [] []
MERGE 45703 [(0,1),(0,0)] D [] [45705] [] [] [((0,0),(0,1))]
DISCARD 45704 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45705 [(0,0)] HALF_D_PLUS_2 [45703] [] [] [] []
IDLE 45706 [(0,0)] 192 [] [] [] [] []
INJECT_T 45707 [(1,0)] D [] [] [] [] []
MERGE 45708 [(1,0),(0,0)] D [] [45710] [] [] [((0,0),(1,0))]
DISCARD 45709 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45710 [(0,0)] HALF_D_PLUS_2 [45708] [] [] [] []
IDLE 45711 [(0,0)] 186 [] [] [] [] []
INJECT_T 45712 [(0,1)] D [] [] [] [] []
MERGE 45713 [(0,1),(0,0)] D [] [45715] [] [] [((0,0),(0,1))]
DISCARD 45714 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45715 [(0,0)] HALF_D_PLUS_2 [45713] [] [] [] []
IDLE 45716 [(0,0)] 117 [] [] [] [] []
INJECT_T 45717 [(1,0)] D [] [] [] [] []
MERGE 45718 [(1,0),(0,0)] D [] [45720] [] [] [((0,0),(1,0))]
DISCARD 45719 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45720 [(0,0)] HALF_D_PLUS_2 [45718] [] [] [] []
IDLE 45721 [(0,0)] 14 [] [] [] [] []
INJECT_T 45722 [(0,1)] D [] [] [] [] []
MERGE 45723 [(0,1),(0,0)] D [] [45725] [] [] [((0,0),(0,1))]
DISCARD 45724 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45725 [(0,0)] HALF_D_PLUS_2 [45723] [] [] [] []
IDLE 45726 [(0,0)] 91 [] [] [] [] []
INJECT_T 45727 [(1,0)] D [] [] [] [] []
MERGE 45728 [(1,0),(0,0)] D [] [45730] [] [] [((0,0),(1,0))]
DISCARD 45729 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45730 [(0,0)] HALF_D_PLUS_2 [45728] [] [] [] []
IDLE 45731 [(0,0)] 147 [] [] [] [] []
INJECT_T 45732 [(0,1)] D [] [] [] [] []
MERGE 45733 [(0,1),(0,0)] D [] [45735] [] [] [((0,0),(0,1))]
DISCARD 45734 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45735 [(0,0)] HALF_D_PLUS_2 [45733] [] [] [] []
IDLE 45736 [(0,0)] 53 [] [] [] [] []
INJECT_T 45737 [(1,0)] D [] [] [] [] []
MERGE 45738 [(1,0),(0,0)] D [] [45740] [] [] [((0,0),(1,0))]
DISCARD 45739 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45740 [(0,0)] HALF_D_PLUS_2 [45738] [] [] [] []
IDLE 45741 [(0,0)] 29 [] [] [] [] []
INJECT_T 45742 [(0,1)] D [] [] [] [] []
MERGE 45743 [(0,1),(0,0)] D [] [45745] [] [] [((0,0),(0,1))]
DISCARD 45744 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45745 [(0,0)] HALF_D_PLUS_2 [45743] [] [] [] []
IDLE 45746 [(0,0)] 153 [] [] [] [] []
INJECT_T 45747 [(1,0)] D [] [] [] [] []
MERGE 45748 [(1,0),(0,0)] D [] [45750] [] [] [((0,0),(1,0))]
DISCARD 45749 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45750 [(0,0)] HALF_D_PLUS_2 [45748] [] [] [] []
IDLE 45751 [(0,0)] 24 [] [] [] [] []
INJECT_T 45752 [(0,1)] D [] [] [] [] []
MERGE 45753 [(0,1),(0,0)] D [] [45755] [] [] [((0,0),(0,1))]
DISCARD 45754 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45755 [(0,0)] HALF_D_PLUS_2 [45753] [] [] [] []
IDLE 45756 [(0,0)] 186 [] [] [] [] []
INJECT_T 45757 [(1,0)] D [] [] [] [] []
MERGE 45758 [(1,0),(0,0)] D [] [45760] [] [] [((0,0),(1,0))]
DISCARD 45759 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45760 [(0,0)] HALF_D_PLUS_2 [45758] [] [] [] []
IDLE 45761 [(0,0)] 69 [] [] [] [] []
INJECT_T 45762 [(0,1)] D [] [] [] [] []
MERGE 45763 [(0,1),(0,0)] D [] [45765] [] [] [((0,0),(0,1))]
DISCARD 45764 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45765 [(0,0)] HALF_D_PLUS_2 [45763] [] [] [] []
IDLE 45766 [(0,0)] 108 [] [] [] [] []
INJECT_T 45767 [(1,0)] D [] [] [] [] []
MERGE 45768 [(1,0),(0,0)] D [] [45770] [] [] [((0,0),(1,0))]
DISCARD 45769 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45770 [(0,0)] HALF_D_PLUS_2 [45768] [] [] [] []
IDLE 45771 [(0,0)] 22 [] [] [] [] []
INJECT_T 45772 [(0,1)] D [] [] [] [] []
MERGE 45773 [(0,1),(0,0)] D [] [45775] [] [] [((0,0),(0,1))]
DISCARD 45774 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45775 [(0,0)] HALF_D_PLUS_2 [45773] [] [] [] []
IDLE 45776 [(0,0)] 37 [] [] [] [] []
INJECT_T 45777 [(1,0)] D [] [] [] [] []
MERGE 45778 [(1,0),(0,0)] D [] [45780] [] [] [((0,0),(1,0))]
DISCARD 45779 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45780 [(0,0)] HALF_D_PLUS_2 [45778] [] [] [] []
IDLE 45781 [(0,0)] 6 [] [] [] [] []
INJECT_T 45782 [(0,1)] D [] [] [] [] []
MERGE 45783 [(0,1),(0,0)] D [] [45785] [] [] [((0,0),(0,1))]
DISCARD 45784 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45785 [(0,0)] HALF_D_PLUS_2 [45783] [] [] [] []
IDLE 45786 [(0,0)] 199 [] [] [] [] []
INJECT_T 45787 [(1,0)] D [] [] [] [] []
MERGE 45788 [(1,0),(0,0)] D [] [45790] [] [] [((0,0),(1,0))]
DISCARD 45789 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45790 [(0,0)] HALF_D_PLUS_2 [45788] [] [] [] []
IDLE 45791 [(0,0)] 20 [] [] [] [] []
INJECT_T 45792 [(0,1)] D [] [] [] [] []
MERGE 45793 [(0,1),(0,0)] D [] [45795] [] [] [((0,0),(0,1))]
DISCARD 45794 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45795 [(0,0)] HALF_D_PLUS_2 [45793] [] [] [] []
IDLE 45796 [(0,0)] 197 [] [] [] [] []
INJECT_T 45797 [(1,0)] D [] [] [] [] []
MERGE 45798 [(1,0),(0,0)] D [] [45800] [] [] [((0,0),(1,0))]
DISCARD 45799 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45800 [(0,0)] HALF_D_PLUS_2 [45798] [] [] [] []
IDLE 45801 [(0,0)] 16 [] [] [] [] []
INJECT_T 45802 [(0,1)] D [] [] [] [] []
MERGE 45803 [(0,1),(0,0)] D [] [45805] [] [] [((0,0),(0,1))]
DISCARD 45804 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45805 [(0,0)] HALF_D_PLUS_2 [45803] [] [] [] []
IDLE 45806 [(0,0)] 97 [] [] [] [] []
INJECT_T 45807 [(1,0)] D [] [] [] [] []
MERGE 45808 [(1,0),(0,0)] D [] [45810] [] [] [((0,0),(1,0))]
DISCARD 45809 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45810 [(0,0)] HALF_D_PLUS_2 [45808] [] [] [] []
IDLE 45811 [(0,0)] 186 [] [] [] [] []
INJECT_T 45812 [(0,1)] D [] [] [] [] []
MERGE 45813 [(0,1),(0,0)] D [] [45815] [] [] [((0,0),(0,1))]
DISCARD 45814 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45815 [(0,0)] HALF_D_PLUS_2 [45813] [] [] [] []
IDLE 45816 [(0,0)] 149 [] [] [] [] []
INJECT_T 45817 [(1,0)] D [] [] [] [] []
MERGE 45818 [(1,0),(0,0)] D [] [45820] [] [] [((0,0),(1,0))]
DISCARD 45819 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45820 [(0,0)] HALF_D_PLUS_2 [45818] [] [] [] []
IDLE 45821 [(0,0)] 190 [] [] [] [] []
INJECT_T 45822 [(0,1)] D [] [] [] [] []
MERGE 45823 [(0,1),(0,0)] D [] [45825] [] [] [((0,0),(0,1))]
DISCARD 45824 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45825 [(0,0)] HALF_D_PLUS_2 [45823] [] [] [] []
IDLE 45826 [(0,0)] 24 [] [] [] [] []
INJECT_T 45827 [(1,0)] D [] [] [] [] []
MERGE 45828 [(1,0),(0,0)] D [] [45830] [] [] [((0,0),(1,0))]
DISCARD 45829 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45830 [(0,0)] HALF_D_PLUS_2 [45828] [] [] [] []
IDLE 45831 [(0,0)] 46 [] [] [] [] []
INJECT_T 45832 [(0,1)] D [] [] [] [] []
MERGE 45833 [(0,1),(0,0)] D [] [45835] [] [] [((0,0),(0,1))]
DISCARD 45834 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45835 [(0,0)] HALF_D_PLUS_2 [45833] [] [] [] []
IDLE 45836 [(0,0)] 143 [] [] [] [] []
INJECT_T 45837 [(1,0)] D [] [] [] [] []
MERGE 45838 [(1,0),(0,0)] D [] [45840] [] [] [((0,0),(1,0))]
DISCARD 45839 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45840 [(0,0)] HALF_D_PLUS_2 [45838] [] [] [] []
IDLE 45841 [(0,0)] 131 [] [] [] [] []
INJECT_T 45842 [(0,1)] D [] [] [] [] []
MERGE 45843 [(0,1),(0,0)] D [] [45845] [] [] [((0,0),(0,1))]
DISCARD 45844 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45845 [(0,0)] HALF_D_PLUS_2 [45843] [] [] [] []
IDLE 45846 [(0,0)] 41 [] [] [] [] []
INJECT_T 45847 [(1,0)] D [] [] [] [] []
MERGE 45848 [(1,0),(0,0)] D [] [45850] [] [] [((0,0),(1,0))]
DISCARD 45849 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45850 [(0,0)] HALF_D_PLUS_2 [45848] [] [] [] []
IDLE 45851 [(0,0)] 15 [] [] [] [] []
INJECT_T 45852 [(0,1)] D [] [] [] [] []
MERGE 45853 [(0,1),(0,0)] D [] [45855] [] [] [((0,0),(0,1))]
DISCARD 45854 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45855 [(0,0)] HALF_D_PLUS_2 [45853] [] [] [] []
IDLE 45856 [(0,0)] 167 [] [] [] [] []
INJECT_T 45857 [(1,0)] D [] [] [] [] []
MERGE 45858 [(1,0),(0,0)] D [] [45860] [] [] [((0,0),(1,0))]
DISCARD 45859 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45860 [(0,0)] HALF_D_PLUS_2 [45858] [] [] [] []
IDLE 45861 [(0,0)] 91 [] [] [] [] []
INJECT_T 45862 [(0,1)] D [] [] [] [] []
MERGE 45863 [(0,1),(0,0)] D [] [45865] [] [] [((0,0),(0,1))]
DISCARD 45864 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45865 [(0,0)] HALF_D_PLUS_2 [45863] [] [] [] []
IDLE 45866 [(0,0)] 10 [] [] [] [] []
INJECT_T 45867 [(1,0)] D [] [] [] [] []
MERGE 45868 [(1,0),(0,0)] D [] [45870] [] [] [((0,0),(1,0))]
DISCARD 45869 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45870 [(0,0)] HALF_D_PLUS_2 [45868] [] [] [] []
IDLE 45871 [(0,0)] 122 [] [] [] [] []
INJECT_T 45872 [(0,1)] D [] [] [] [] []
MERGE 45873 [(0,1),(0,0)] D [] [45875] [] [] [((0,0),(0,1))]
DISCARD 45874 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45875 [(0,0)] HALF_D_PLUS_2 [45873] [] [] [] []
IDLE 45876 [(0,0)] 128 [] [] [] [] []
INJECT_T 45877 [(1,0)] D [] [] [] [] []
MERGE 45878 [(1,0),(0,0)] D [] [45880] [] [] [((0,0),(1,0))]
DISCARD 45879 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45880 [(0,0)] HALF_D_PLUS_2 [45878] [] [] [] []
IDLE 45881 [(0,0)] 160 [] [] [] [] []
INJECT_T 45882 [(0,1)] D [] [] [] [] []
MERGE 45883 [(0,1),(0,0)] D [] [45885] [] [] [((0,0),(0,1))]
DISCARD 45884 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45885 [(0,0)] HALF_D_PLUS_2 [45883] [] [] [] []
IDLE 45886 [(0,0)] 61 [] [] [] [] []
INJECT_T 45887 [(1,0)] D [] [] [] [] []
MERGE 45888 [(1,0),(0,0)] D [] [45890] [] [] [((0,0),(1,0))]
DISCARD 45889 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45890 [(0,0)] HALF_D_PLUS_2 [45888] [] [] [] []
IDLE 45891 [(0,0)] 178 [] [] [] [] []
INJECT_T 45892 [(0,1)] D [] [] [] [] []
MERGE 45893 [(0,1),(0,0)] D [] [45895] [] [] [((0,0),(0,1))]
DISCARD 45894 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45895 [(0,0)] HALF_D_PLUS_2 [45893] [] [] [] []
IDLE 45896 [(0,0)] 154 [] [] [] [] []
INJECT_T 45897 [(1,0)] D [] [] [] [] []
MERGE 45898 [(1,0),(0,0)] D [] [45900] [] [] [((0,0),(1,0))]
DISCARD 45899 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45900 [(0,0)] HALF_D_PLUS_2 [45898] [] [] [] []
IDLE 45901 [(0,0)] 17 [] [] [] [] []
INJECT_T 45902 [(0,1)] D [] [] [] [] []
MERGE 45903 [(0,1),(0,0)] D [] [45905] [] [] [((0,0),(0,1))]
DISCARD 45904 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45905 [(0,0)] HALF_D_PLUS_2 [45903] [] [] [] []
IDLE 45906 [(0,0)] 176 [] [] [] [] []
INJECT_T 45907 [(1,0)] D [] [] [] [] []
MERGE 45908 [(1,0),(0,0)] D [] [45910] [] [] [((0,0),(1,0))]
DISCARD 45909 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45910 [(0,0)] HALF_D_PLUS_2 [45908] [] [] [] []
IDLE 45911 [(0,0)] 107 [] [] [] [] []
INJECT_T 45912 [(0,1)] D [] [] [] [] []
MERGE 45913 [(0,1),(0,0)] D [] [45915] [] [] [((0,0),(0,1))]
DISCARD 45914 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45915 [(0,0)] HALF_D_PLUS_2 [45913] [] [] [] []
IDLE 45916 [(0,0)] 112 [] [] [] [] []
INJECT_T 45917 [(1,0)] D [] [] [] [] []
MERGE 45918 [(1,0),(0,0)] D [] [45920] [] [] [((0,0),(1,0))]
DISCARD 45919 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45920 [(0,0)] HALF_D_PLUS_2 [45918] [] [] [] []
IDLE 45921 [(0,0)] 162 [] [] [] [] []
INJECT_T 45922 [(0,1)] D [] [] [] [] []
MERGE 45923 [(0,1),(0,0)] D [] [45925] [] [] [((0,0),(0,1))]
DISCARD 45924 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45925 [(0,0)] HALF_D_PLUS_2 [45923] [] [] [] []
IDLE 45926 [(0,0)] 105 [] [] [] [] []
INJECT_T 45927 [(1,0)] D [] [] [] [] []
MERGE 45928 [(1,0),(0,0)] D [] [45930] [] [] [((0,0),(1,0))]
DISCARD 45929 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45930 [(0,0)] HALF_D_PLUS_2 [45928] [] [] [] []
IDLE 45931 [(0,0)] 51 [] [] [] [] []
INJECT_T 45932 [(0,1)] D [] [] [] [] []
MERGE 45933 [(0,1),(0,0)] D [] [45935] [] [] [((0,0),(0,1))]
DISCARD 45934 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45935 [(0,0)] HALF_D_PLUS_2 [45933] [] [] [] []
IDLE 45936 [(0,0)] 120 [] [] [] [] []
INJECT_T 45937 [(1,0)] D [] [] [] [] []
MERGE 45938 [(1,0),(0,0)] D [] [45940] [] [] [((0,0),(1,0))]
DISCARD 45939 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45940 [(0,0)] HALF_D_PLUS_2 [45938] [] [] [] []
IDLE 45941 [(0,0)] 44 [] [] [] [] []
INJECT_T 45942 [(0,1)] D [] [] [] [] []
MERGE 45943 [(0,1),(0,0)] D [] [45945] [] [] [((0,0),(0,1))]
DISCARD 45944 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45945 [(0,0)] HALF_D_PLUS_2 [45943] [] [] [] []
IDLE 45946 [(0,0)] 171 [] [] [] [] []
INJECT_T 45947 [(1,0)] D [] [] [] [] []
MERGE 45948 [(1,0),(0,0)] D [] [45950] [] [] [((0,0),(1,0))]
DISCARD 45949 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45950 [(0,0)] HALF_D_PLUS_2 [45948] [] [] [] []
IDLE 45951 [(0,0)] 195 [] [] [] [] []
INJECT_T 45952 [(0,1)] D [] [] [] [] []
MERGE 45953 [(0,1),(0,0)] D [] [45955] [] [] [((0,0),(0,1))]
DISCARD 45954 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45955 [(0,0)] HALF_D_PLUS_2 [45953] [] [] [] []
IDLE 45956 [(0,0)] 120 [] [] [] [] []
INJECT_T 45957 [(1,0)] D [] [] [] [] []
MERGE 45958 [(1,0),(0,0)] D [] [45960] [] [] [((0,0),(1,0))]
DISCARD 45959 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45960 [(0,0)] HALF_D_PLUS_2 [45958] [] [] [] []
IDLE 45961 [(0,0)] 140 [] [] [] [] []
INJECT_T 45962 [(0,1)] D [] [] [] [] []
MERGE 45963 [(0,1),(0,0)] D [] [45965] [] [] [((0,0),(0,1))]
DISCARD 45964 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45965 [(0,0)] HALF_D_PLUS_2 [45963] [] [] [] []
IDLE 45966 [(0,0)] 168 [] [] [] [] []
INJECT_T 45967 [(1,0)] D [] [] [] [] []
MERGE 45968 [(1,0),(0,0)] D [] [45970] [] [] [((0,0),(1,0))]
DISCARD 45969 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45970 [(0,0)] HALF_D_PLUS_2 [45968] [] [] [] []
IDLE 45971 [(0,0)] 32 [] [] [] [] []
INJECT_T 45972 [(0,1)] D [] [] [] [] []
MERGE 45973 [(0,1),(0,0)] D [] [45975] [] [] [((0,0),(0,1))]
DISCARD 45974 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45975 [(0,0)] HALF_D_PLUS_2 [45973] [] [] [] []
IDLE 45976 [(0,0)] 117 [] [] [] [] []
INJECT_T 45977 [(1,0)] D [] [] [] [] []
MERGE 45978 [(1,0),(0,0)] D [] [45980] [] [] [((0,0),(1,0))]
DISCARD 45979 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45980 [(0,0)] HALF_D_PLUS_2 [45978] [] [] [] []
IDLE 45981 [(0,0)] 40 [] [] [] [] []
INJECT_T 45982 [(0,1)] D [] [] [] [] []
MERGE 45983 [(0,1),(0,0)] D [] [45985] [] [] [((0,0),(0,1))]
DISCARD 45984 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45985 [(0,0)] HALF_D_PLUS_2 [45983] [] [] [] []
IDLE 45986 [(0,0)] 86 [] [] [] [] []
INJECT_T 45987 [(1,0)] D [] [] [] [] []
MERGE 45988 [(1,0),(0,0)] D [] [45990] [] [] [((0,0),(1,0))]
DISCARD 45989 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 45990 [(0,0)] HALF_D_PLUS_2 [45988] [] [] [] []
IDLE 45991 [(0,0)] 119 [] [] [] [] []
INJECT_T 45992 [(0,1)] D [] [] [] [] []
MERGE 45993 [(0,1),(0,0)] D [] [45995] [] [] [((0,0),(0,1))]
DISCARD 45994 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 45995 [(0,0)] HALF_D_PLUS_2 [45993] [] [] [] []
IDLE 45996 [(0,0)] 92 [] [] [] [] []
INJECT_T 45997 [(1,0)] D [] [] [] [] []
MERGE 45998 [(1,0),(0,0)] D [] [46000] [] [] [((0,0),(1,0))]
DISCARD 45999 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46000 [(0,0)] HALF_D_PLUS_2 [45998] [] [] [] []
IDLE 46001 [(0,0)] 157 [] [] [] [] []
INJECT_T 46002 [(0,1)] D [] [] [] [] []
MERGE 46003 [(0,1),(0,0)] D [] [46005] [] [] [((0,0),(0,1))]
DISCARD 46004 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46005 [(0,0)] HALF_D_PLUS_2 [46003] [] [] [] []
IDLE 46006 [(0,0)] 169 [] [] [] [] []
INJECT_T 46007 [(1,0)] D [] [] [] [] []
MERGE 46008 [(1,0),(0,0)] D [] [46010] [] [] [((0,0),(1,0))]
DISCARD 46009 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46010 [(0,0)] HALF_D_PLUS_2 [46008] [] [] [] []
IDLE 46011 [(0,0)] 191 [] [] [] [] []
INJECT_T 46012 [(0,1)] D [] [] [] [] []
MERGE 46013 [(0,1),(0,0)] D [] [46015] [] [] [((0,0),(0,1))]
DISCARD 46014 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46015 [(0,0)] HALF_D_PLUS_2 [46013] [] [] [] []
IDLE 46016 [(0,0)] 195 [] [] [] [] []
INJECT_T 46017 [(1,0)] D [] [] [] [] []
MERGE 46018 [(1,0),(0,0)] D [] [46020] [] [] [((0,0),(1,0))]
DISCARD 46019 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46020 [(0,0)] HALF_D_PLUS_2 [46018] [] [] [] []
IDLE 46021 [(0,0)] 112 [] [] [] [] []
INJECT_T 46022 [(0,1)] D [] [] [] [] []
MERGE 46023 [(0,1),(0,0)] D [] [46025] [] [] [((0,0),(0,1))]
DISCARD 46024 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46025 [(0,0)] HALF_D_PLUS_2 [46023] [] [] [] []
IDLE 46026 [(0,0)] 137 [] [] [] [] []
INJECT_T 46027 [(1,0)] D [] [] [] [] []
MERGE 46028 [(1,0),(0,0)] D [] [46030] [] [] [((0,0),(1,0))]
DISCARD 46029 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46030 [(0,0)] HALF_D_PLUS_2 [46028] [] [] [] []
IDLE 46031 [(0,0)] 49 [] [] [] [] []
INJECT_T 46032 [(0,1)] D [] [] [] [] []
MERGE 46033 [(0,1),(0,0)] D [] [46035] [] [] [((0,0),(0,1))]
DISCARD 46034 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46035 [(0,0)] HALF_D_PLUS_2 [46033] [] [] [] []
IDLE 46036 [(0,0)] 20 [] [] [] [] []
INJECT_T 46037 [(1,0)] D [] [] [] [] []
MERGE 46038 [(1,0),(0,0)] D [] [46040] [] [] [((0,0),(1,0))]
DISCARD 46039 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46040 [(0,0)] HALF_D_PLUS_2 [46038] [] [] [] []
IDLE 46041 [(0,0)] 50 [] [] [] [] []
INJECT_T 46042 [(0,1)] D [] [] [] [] []
MERGE 46043 [(0,1),(0,0)] D [] [46045] [] [] [((0,0),(0,1))]
DISCARD 46044 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46045 [(0,0)] HALF_D_PLUS_2 [46043] [] [] [] []
IDLE 46046 [(0,0)] 5 [] [] [] [] []
INJECT_T 46047 [(1,0)] D [] [] [] [] []
MERGE 46048 [(1,0),(0,0)] D [] [46050] [] [] [((0,0),(1,0))]
DISCARD 46049 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46050 [(0,0)] HALF_D_PLUS_2 [46048] [] [] [] []
IDLE 46051 [(0,0)] 198 [] [] [] [] []
INJECT_T 46052 [(0,1)] D [] [] [] [] []
MERGE 46053 [(0,1),(0,0)] D [] [46055] [] [] [((0,0),(0,1))]
DISCARD 46054 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46055 [(0,0)] HALF_D_PLUS_2 [46053] [] [] [] []
IDLE 46056 [(0,0)] 41 [] [] [] [] []
INJECT_T 46057 [(1,0)] D [] [] [] [] []
MERGE 46058 [(1,0),(0,0)] D [] [46060] [] [] [((0,0),(1,0))]
DISCARD 46059 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46060 [(0,0)] HALF_D_PLUS_2 [46058] [] [] [] []
IDLE 46061 [(0,0)] 180 [] [] [] [] []
INJECT_T 46062 [(0,1)] D [] [] [] [] []
MERGE 46063 [(0,1),(0,0)] D [] [46065] [] [] [((0,0),(0,1))]
DISCARD 46064 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46065 [(0,0)] HALF_D_PLUS_2 [46063] [] [] [] []
IDLE 46066 [(0,0)] 47 [] [] [] [] []
INJECT_T 46067 [(1,0)] D [] [] [] [] []
MERGE 46068 [(1,0),(0,0)] D [] [46070] [] [] [((0,0),(1,0))]
DISCARD 46069 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46070 [(0,0)] HALF_D_PLUS_2 [46068] [] [] [] []
IDLE 46071 [(0,0)] 112 [] [] [] [] []
INJECT_T 46072 [(0,1)] D [] [] [] [] []
MERGE 46073 [(0,1),(0,0)] D [] [46075] [] [] [((0,0),(0,1))]
DISCARD 46074 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46075 [(0,0)] HALF_D_PLUS_2 [46073] [] [] [] []
IDLE 46076 [(0,0)] 155 [] [] [] [] []
INJECT_T 46077 [(1,0)] D [] [] [] [] []
MERGE 46078 [(1,0),(0,0)] D [] [46080] [] [] [((0,0),(1,0))]
DISCARD 46079 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46080 [(0,0)] HALF_D_PLUS_2 [46078] [] [] [] []
IDLE 46081 [(0,0)] 99 [] [] [] [] []
INJECT_T 46082 [(0,1)] D [] [] [] [] []
MERGE 46083 [(0,1),(0,0)] D [] [46085] [] [] [((0,0),(0,1))]
DISCARD 46084 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46085 [(0,0)] HALF_D_PLUS_2 [46083] [] [] [] []
IDLE 46086 [(0,0)] 174 [] [] [] [] []
INJECT_T 46087 [(1,0)] D [] [] [] [] []
MERGE 46088 [(1,0),(0,0)] D [] [46090] [] [] [((0,0),(1,0))]
DISCARD 46089 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46090 [(0,0)] HALF_D_PLUS_2 [46088] [] [] [] []
IDLE 46091 [(0,0)] 38 [] [] [] [] []
INJECT_T 46092 [(0,1)] D [] [] [] [] []
MERGE 46093 [(0,1),(0,0)] D [] [46095] [] [] [((0,0),(0,1))]
DISCARD 46094 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46095 [(0,0)] HALF_D_PLUS_2 [46093] [] [] [] []
IDLE 46096 [(0,0)] 129 [] [] [] [] []
INJECT_T 46097 [(1,0)] D [] [] [] [] []
MERGE 46098 [(1,0),(0,0)] D [] [46100] [] [] [((0,0),(1,0))]
DISCARD 46099 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46100 [(0,0)] HALF_D_PLUS_2 [46098] [] [] [] []
IDLE 46101 [(0,0)] 91 [] [] [] [] []
INJECT_T 46102 [(0,1)] D [] [] [] [] []
MERGE 46103 [(0,1),(0,0)] D [] [46105] [] [] [((0,0),(0,1))]
DISCARD 46104 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46105 [(0,0)] HALF_D_PLUS_2 [46103] [] [] [] []
IDLE 46106 [(0,0)] 75 [] [] [] [] []
INJECT_T 46107 [(1,0)] D [] [] [] [] []
MERGE 46108 [(1,0),(0,0)] D [] [46110] [] [] [((0,0),(1,0))]
DISCARD 46109 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46110 [(0,0)] HALF_D_PLUS_2 [46108] [] [] [] []
IDLE 46111 [(0,0)] 144 [] [] [] [] []
INJECT_T 46112 [(0,1)] D [] [] [] [] []
MERGE 46113 [(0,1),(0,0)] D [] [46115] [] [] [((0,0),(0,1))]
DISCARD 46114 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46115 [(0,0)] HALF_D_PLUS_2 [46113] [] [] [] []
IDLE 46116 [(0,0)] 95 [] [] [] [] []
INJECT_T 46117 [(1,0)] D [] [] [] [] []
MERGE 46118 [(1,0),(0,0)] D [] [46120] [] [] [((0,0),(1,0))]
DISCARD 46119 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46120 [(0,0)] HALF_D_PLUS_2 [46118] [] [] [] []
IDLE 46121 [(0,0)] 44 [] [] [] [] []
INJECT_T 46122 [(0,1)] D [] [] [] [] []
MERGE 46123 [(0,1),(0,0)] D [] [46125] [] [] [((0,0),(0,1))]
DISCARD 46124 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46125 [(0,0)] HALF_D_PLUS_2 [46123] [] [] [] []
IDLE 46126 [(0,0)] 194 [] [] [] [] []
INJECT_T 46127 [(1,0)] D [] [] [] [] []
MERGE 46128 [(1,0),(0,0)] D [] [46130] [] [] [((0,0),(1,0))]
DISCARD 46129 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46130 [(0,0)] HALF_D_PLUS_2 [46128] [] [] [] []
IDLE 46131 [(0,0)] 70 [] [] [] [] []
INJECT_T 46132 [(0,1)] D [] [] [] [] []
MERGE 46133 [(0,1),(0,0)] D [] [46135] [] [] [((0,0),(0,1))]
DISCARD 46134 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46135 [(0,0)] HALF_D_PLUS_2 [46133] [] [] [] []
IDLE 46136 [(0,0)] 174 [] [] [] [] []
INJECT_T 46137 [(1,0)] D [] [] [] [] []
MERGE 46138 [(1,0),(0,0)] D [] [46140] [] [] [((0,0),(1,0))]
DISCARD 46139 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46140 [(0,0)] HALF_D_PLUS_2 [46138] [] [] [] []
IDLE 46141 [(0,0)] 67 [] [] [] [] []
INJECT_T 46142 [(0,1)] D [] [] [] [] []
MERGE 46143 [(0,1),(0,0)] D [] [46145] [] [] [((0,0),(0,1))]
DISCARD 46144 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46145 [(0,0)] HALF_D_PLUS_2 [46143] [] [] [] []
IDLE 46146 [(0,0)] 111 [] [] [] [] []
INJECT_T 46147 [(1,0)] D [] [] [] [] []
MERGE 46148 [(1,0),(0,0)] D [] [46150] [] [] [((0,0),(1,0))]
DISCARD 46149 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46150 [(0,0)] HALF_D_PLUS_2 [46148] [] [] [] []
IDLE 46151 [(0,0)] 11 [] [] [] [] []
INJECT_T 46152 [(0,1)] D [] [] [] [] []
MERGE 46153 [(0,1),(0,0)] D [] [46155] [] [] [((0,0),(0,1))]
DISCARD 46154 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46155 [(0,0)] HALF_D_PLUS_2 [46153] [] [] [] []
IDLE 46156 [(0,0)] 165 [] [] [] [] []
INJECT_T 46157 [(1,0)] D [] [] [] [] []
MERGE 46158 [(1,0),(0,0)] D [] [46160] [] [] [((0,0),(1,0))]
DISCARD 46159 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46160 [(0,0)] HALF_D_PLUS_2 [46158] [] [] [] []
IDLE 46161 [(0,0)] 132 [] [] [] [] []
INJECT_T 46162 [(0,1)] D [] [] [] [] []
MERGE 46163 [(0,1),(0,0)] D [] [46165] [] [] [((0,0),(0,1))]
DISCARD 46164 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46165 [(0,0)] HALF_D_PLUS_2 [46163] [] [] [] []
IDLE 46166 [(0,0)] 32 [] [] [] [] []
INJECT_T 46167 [(1,0)] D [] [] [] [] []
MERGE 46168 [(1,0),(0,0)] D [] [46170] [] [] [((0,0),(1,0))]
DISCARD 46169 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46170 [(0,0)] HALF_D_PLUS_2 [46168] [] [] [] []
IDLE 46171 [(0,0)] 44 [] [] [] [] []
INJECT_T 46172 [(0,1)] D [] [] [] [] []
MERGE 46173 [(0,1),(0,0)] D [] [46175] [] [] [((0,0),(0,1))]
DISCARD 46174 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46175 [(0,0)] HALF_D_PLUS_2 [46173] [] [] [] []
IDLE 46176 [(0,0)] 77 [] [] [] [] []
INJECT_T 46177 [(1,0)] D [] [] [] [] []
MERGE 46178 [(1,0),(0,0)] D [] [46180] [] [] [((0,0),(1,0))]
DISCARD 46179 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46180 [(0,0)] HALF_D_PLUS_2 [46178] [] [] [] []
IDLE 46181 [(0,0)] 182 [] [] [] [] []
INJECT_T 46182 [(0,1)] D [] [] [] [] []
MERGE 46183 [(0,1),(0,0)] D [] [46185] [] [] [((0,0),(0,1))]
DISCARD 46184 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46185 [(0,0)] HALF_D_PLUS_2 [46183] [] [] [] []
IDLE 46186 [(0,0)] 44 [] [] [] [] []
INJECT_T 46187 [(1,0)] D [] [] [] [] []
MERGE 46188 [(1,0),(0,0)] D [] [46190] [] [] [((0,0),(1,0))]
DISCARD 46189 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46190 [(0,0)] HALF_D_PLUS_2 [46188] [] [] [] []
IDLE 46191 [(0,0)] 198 [] [] [] [] []
INJECT_T 46192 [(0,1)] D [] [] [] [] []
MERGE 46193 [(0,1),(0,0)] D [] [46195] [] [] [((0,0),(0,1))]
DISCARD 46194 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46195 [(0,0)] HALF_D_PLUS_2 [46193] [] [] [] []
IDLE 46196 [(0,0)] 189 [] [] [] [] []
INJECT_T 46197 [(1,0)] D [] [] [] [] []
MERGE 46198 [(1,0),(0,0)] D [] [46200] [] [] [((0,0),(1,0))]
DISCARD 46199 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46200 [(0,0)] HALF_D_PLUS_2 [46198] [] [] [] []
IDLE 46201 [(0,0)] 9 [] [] [] [] []
INJECT_T 46202 [(0,1)] D [] [] [] [] []
MERGE 46203 [(0,1),(0,0)] D [] [46205] [] [] [((0,0),(0,1))]
DISCARD 46204 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46205 [(0,0)] HALF_D_PLUS_2 [46203] [] [] [] []
INJECT_T 46206 [(1,0)] D [] [] [] [] []
MERGE 46207 [(1,0),(0,0)] D [] [46209] [] [] [((0,0),(1,0))]
DISCARD 46208 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46209 [(0,0)] HALF_D_PLUS_2 [46207] [] [] [] []
IDLE 46210 [(0,0)] 162 [] [] [] [] []
INJECT_T 46211 [(0,1)] D [] [] [] [] []
MERGE 46212 [(0,1),(0,0)] D [] [46214] [] [] [((0,0),(0,1))]
DISCARD 46213 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46214 [(0,0)] HALF_D_PLUS_2 [46212] [] [] [] []
IDLE 46215 [(0,0)] 33 [] [] [] [] []
INJECT_T 46216 [(1,0)] D [] [] [] [] []
MERGE 46217 [(1,0),(0,0)] D [] [46219] [] [] [((0,0),(1,0))]
DISCARD 46218 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46219 [(0,0)] HALF_D_PLUS_2 [46217] [] [] [] []
IDLE 46220 [(0,0)] 58 [] [] [] [] []
INJECT_T 46221 [(0,1)] D [] [] [] [] []
MERGE 46222 [(0,1),(0,0)] D [] [46224] [] [] [((0,0),(0,1))]
DISCARD 46223 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46224 [(0,0)] HALF_D_PLUS_2 [46222] [] [] [] []
IDLE 46225 [(0,0)] 175 [] [] [] [] []
INJECT_T 46226 [(1,0)] D [] [] [] [] []
MERGE 46227 [(1,0),(0,0)] D [] [46229] [] [] [((0,0),(1,0))]
DISCARD 46228 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46229 [(0,0)] HALF_D_PLUS_2 [46227] [] [] [] []
IDLE 46230 [(0,0)] 103 [] [] [] [] []
INJECT_T 46231 [(0,1)] D [] [] [] [] []
MERGE 46232 [(0,1),(0,0)] D [] [46234] [] [] [((0,0),(0,1))]
DISCARD 46233 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46234 [(0,0)] HALF_D_PLUS_2 [46232] [] [] [] []
IDLE 46235 [(0,0)] 102 [] [] [] [] []
INJECT_T 46236 [(1,0)] D [] [] [] [] []
MERGE 46237 [(1,0),(0,0)] D [] [46239] [] [] [((0,0),(1,0))]
DISCARD 46238 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46239 [(0,0)] HALF_D_PLUS_2 [46237] [] [] [] []
IDLE 46240 [(0,0)] 143 [] [] [] [] []
INJECT_T 46241 [(0,1)] D [] [] [] [] []
MERGE 46242 [(0,1),(0,0)] D [] [46244] [] [] [((0,0),(0,1))]
DISCARD 46243 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46244 [(0,0)] HALF_D_PLUS_2 [46242] [] [] [] []
IDLE 46245 [(0,0)] 50 [] [] [] [] []
INJECT_T 46246 [(1,0)] D [] [] [] [] []
MERGE 46247 [(1,0),(0,0)] D [] [46249] [] [] [((0,0),(1,0))]
DISCARD 46248 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46249 [(0,0)] HALF_D_PLUS_2 [46247] [] [] [] []
IDLE 46250 [(0,0)] 139 [] [] [] [] []
INJECT_T 46251 [(0,1)] D [] [] [] [] []
MERGE 46252 [(0,1),(0,0)] D [] [46254] [] [] [((0,0),(0,1))]
DISCARD 46253 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46254 [(0,0)] HALF_D_PLUS_2 [46252] [] [] [] []
IDLE 46255 [(0,0)] 47 [] [] [] [] []
INJECT_T 46256 [(1,0)] D [] [] [] [] []
MERGE 46257 [(1,0),(0,0)] D [] [46259] [] [] [((0,0),(1,0))]
DISCARD 46258 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46259 [(0,0)] HALF_D_PLUS_2 [46257] [] [] [] []
IDLE 46260 [(0,0)] 131 [] [] [] [] []
INJECT_T 46261 [(0,1)] D [] [] [] [] []
MERGE 46262 [(0,1),(0,0)] D [] [46264] [] [] [((0,0),(0,1))]
DISCARD 46263 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46264 [(0,0)] HALF_D_PLUS_2 [46262] [] [] [] []
IDLE 46265 [(0,0)] 164 [] [] [] [] []
INJECT_T 46266 [(1,0)] D [] [] [] [] []
MERGE 46267 [(1,0),(0,0)] D [] [46269] [] [] [((0,0),(1,0))]
DISCARD 46268 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46269 [(0,0)] HALF_D_PLUS_2 [46267] [] [] [] []
IDLE 46270 [(0,0)] 48 [] [] [] [] []
INJECT_T 46271 [(0,1)] D [] [] [] [] []
MERGE 46272 [(0,1),(0,0)] D [] [46274] [] [] [((0,0),(0,1))]
DISCARD 46273 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46274 [(0,0)] HALF_D_PLUS_2 [46272] [] [] [] []
IDLE 46275 [(0,0)] 109 [] [] [] [] []
INJECT_T 46276 [(1,0)] D [] [] [] [] []
MERGE 46277 [(1,0),(0,0)] D [] [46279] [] [] [((0,0),(1,0))]
DISCARD 46278 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46279 [(0,0)] HALF_D_PLUS_2 [46277] [] [] [] []
IDLE 46280 [(0,0)] 7 [] [] [] [] []
INJECT_T 46281 [(0,1)] D [] [] [] [] []
MERGE 46282 [(0,1),(0,0)] D [] [46284] [] [] [((0,0),(0,1))]
DISCARD 46283 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46284 [(0,0)] HALF_D_PLUS_2 [46282] [] [] [] []
IDLE 46285 [(0,0)] 13 [] [] [] [] []
INJECT_T 46286 [(1,0)] D [] [] [] [] []
MERGE 46287 [(1,0),(0,0)] D [] [46289] [] [] [((0,0),(1,0))]
DISCARD 46288 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46289 [(0,0)] HALF_D_PLUS_2 [46287] [] [] [] []
IDLE 46290 [(0,0)] 168 [] [] [] [] []
INJECT_T 46291 [(0,1)] D [] [] [] [] []
MERGE 46292 [(0,1),(0,0)] D [] [46294] [] [] [((0,0),(0,1))]
DISCARD 46293 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46294 [(0,0)] HALF_D_PLUS_2 [46292] [] [] [] []
IDLE 46295 [(0,0)] 113 [] [] [] [] []
INJECT_T 46296 [(1,0)] D [] [] [] [] []
MERGE 46297 [(1,0),(0,0)] D [] [46299] [] [] [((0,0),(1,0))]
DISCARD 46298 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46299 [(0,0)] HALF_D_PLUS_2 [46297] [] [] [] []
IDLE 46300 [(0,0)] 77 [] [] [] [] []
INJECT_T 46301 [(0,1)] D [] [] [] [] []
MERGE 46302 [(0,1),(0,0)] D [] [46304] [] [] [((0,0),(0,1))]
DISCARD 46303 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46304 [(0,0)] HALF_D_PLUS_2 [46302] [] [] [] []
IDLE 46305 [(0,0)] 93 [] [] [] [] []
INJECT_T 46306 [(1,0)] D [] [] [] [] []
MERGE 46307 [(1,0),(0,0)] D [] [46309] [] [] [((0,0),(1,0))]
DISCARD 46308 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46309 [(0,0)] HALF_D_PLUS_2 [46307] [] [] [] []
IDLE 46310 [(0,0)] 174 [] [] [] [] []
INJECT_T 46311 [(0,1)] D [] [] [] [] []
MERGE 46312 [(0,1),(0,0)] D [] [46314] [] [] [((0,0),(0,1))]
DISCARD 46313 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46314 [(0,0)] HALF_D_PLUS_2 [46312] [] [] [] []
IDLE 46315 [(0,0)] 144 [] [] [] [] []
INJECT_T 46316 [(1,0)] D [] [] [] [] []
MERGE 46317 [(1,0),(0,0)] D [] [46319] [] [] [((0,0),(1,0))]
DISCARD 46318 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46319 [(0,0)] HALF_D_PLUS_2 [46317] [] [] [] []
IDLE 46320 [(0,0)] 139 [] [] [] [] []
INJECT_T 46321 [(0,1)] D [] [] [] [] []
MERGE 46322 [(0,1),(0,0)] D [] [46324] [] [] [((0,0),(0,1))]
DISCARD 46323 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46324 [(0,0)] HALF_D_PLUS_2 [46322] [] [] [] []
IDLE 46325 [(0,0)] 95 [] [] [] [] []
INJECT_T 46326 [(1,0)] D [] [] [] [] []
MERGE 46327 [(1,0),(0,0)] D [] [46329] [] [] [((0,0),(1,0))]
DISCARD 46328 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46329 [(0,0)] HALF_D_PLUS_2 [46327] [] [] [] []
IDLE 46330 [(0,0)] 68 [] [] [] [] []
INJECT_T 46331 [(0,1)] D [] [] [] [] []
MERGE 46332 [(0,1),(0,0)] D [] [46334] [] [] [((0,0),(0,1))]
DISCARD 46333 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46334 [(0,0)] HALF_D_PLUS_2 [46332] [] [] [] []
IDLE 46335 [(0,0)] 133 [] [] [] [] []
INJECT_T 46336 [(1,0)] D [] [] [] [] []
MERGE 46337 [(1,0),(0,0)] D [] [46339] [] [] [((0,0),(1,0))]
DISCARD 46338 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46339 [(0,0)] HALF_D_PLUS_2 [46337] [] [] [] []
IDLE 46340 [(0,0)] 64 [] [] [] [] []
INJECT_T 46341 [(0,1)] D [] [] [] [] []
MERGE 46342 [(0,1),(0,0)] D [] [46344] [] [] [((0,0),(0,1))]
DISCARD 46343 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46344 [(0,0)] HALF_D_PLUS_2 [46342] [] [] [] []
IDLE 46345 [(0,0)] 130 [] [] [] [] []
INJECT_T 46346 [(1,0)] D [] [] [] [] []
MERGE 46347 [(1,0),(0,0)] D [] [46349] [] [] [((0,0),(1,0))]
DISCARD 46348 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46349 [(0,0)] HALF_D_PLUS_2 [46347] [] [] [] []
IDLE 46350 [(0,0)] 84 [] [] [] [] []
INJECT_T 46351 [(0,1)] D [] [] [] [] []
MERGE 46352 [(0,1),(0,0)] D [] [46354] [] [] [((0,0),(0,1))]
DISCARD 46353 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46354 [(0,0)] HALF_D_PLUS_2 [46352] [] [] [] []
IDLE 46355 [(0,0)] 143 [] [] [] [] []
INJECT_T 46356 [(1,0)] D [] [] [] [] []
MERGE 46357 [(1,0),(0,0)] D [] [46359] [] [] [((0,0),(1,0))]
DISCARD 46358 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46359 [(0,0)] HALF_D_PLUS_2 [46357] [] [] [] []
IDLE 46360 [(0,0)] 124 [] [] [] [] []
INJECT_T 46361 [(0,1)] D [] [] [] [] []
MERGE 46362 [(0,1),(0,0)] D [] [46364] [] [] [((0,0),(0,1))]
DISCARD 46363 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46364 [(0,0)] HALF_D_PLUS_2 [46362] [] [] [] []
IDLE 46365 [(0,0)] 59 [] [] [] [] []
INJECT_T 46366 [(1,0)] D [] [] [] [] []
MERGE 46367 [(1,0),(0,0)] D [] [46369] [] [] [((0,0),(1,0))]
DISCARD 46368 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46369 [(0,0)] HALF_D_PLUS_2 [46367] [] [] [] []
IDLE 46370 [(0,0)] 111 [] [] [] [] []
INJECT_T 46371 [(0,1)] D [] [] [] [] []
MERGE 46372 [(0,1),(0,0)] D [] [46374] [] [] [((0,0),(0,1))]
DISCARD 46373 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46374 [(0,0)] HALF_D_PLUS_2 [46372] [] [] [] []
IDLE 46375 [(0,0)] 99 [] [] [] [] []
INJECT_T 46376 [(1,0)] D [] [] [] [] []
MERGE 46377 [(1,0),(0,0)] D [] [46379] [] [] [((0,0),(1,0))]
DISCARD 46378 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46379 [(0,0)] HALF_D_PLUS_2 [46377] [] [] [] []
IDLE 46380 [(0,0)] 154 [] [] [] [] []
INJECT_T 46381 [(0,1)] D [] [] [] [] []
MERGE 46382 [(0,1),(0,0)] D [] [46384] [] [] [((0,0),(0,1))]
DISCARD 46383 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46384 [(0,0)] HALF_D_PLUS_2 [46382] [] [] [] []
IDLE 46385 [(0,0)] 172 [] [] [] [] []
INJECT_T 46386 [(1,0)] D [] [] [] [] []
MERGE 46387 [(1,0),(0,0)] D [] [46389] [] [] [((0,0),(1,0))]
DISCARD 46388 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46389 [(0,0)] HALF_D_PLUS_2 [46387] [] [] [] []
IDLE 46390 [(0,0)] 159 [] [] [] [] []
INJECT_T 46391 [(0,1)] D [] [] [] [] []
MERGE 46392 [(0,1),(0,0)] D [] [46394] [] [] [((0,0),(0,1))]
DISCARD 46393 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46394 [(0,0)] HALF_D_PLUS_2 [46392] [] [] [] []
IDLE 46395 [(0,0)] 114 [] [] [] [] []
INJECT_T 46396 [(1,0)] D [] [] [] [] []
MERGE 46397 [(1,0),(0,0)] D [] [46399] [] [] [((0,0),(1,0))]
DISCARD 46398 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46399 [(0,0)] HALF_D_PLUS_2 [46397] [] [] [] []
IDLE 46400 [(0,0)] 64 [] [] [] [] []
INJECT_T 46401 [(0,1)] D [] [] [] [] []
MERGE 46402 [(0,1),(0,0)] D [] [46404] [] [] [((0,0),(0,1))]
DISCARD 46403 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46404 [(0,0)] HALF_D_PLUS_2 [46402] [] [] [] []
IDLE 46405 [(0,0)] 63 [] [] [] [] []
INJECT_T 46406 [(1,0)] D [] [] [] [] []
MERGE 46407 [(1,0),(0,0)] D [] [46409] [] [] [((0,0),(1,0))]
DISCARD 46408 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46409 [(0,0)] HALF_D_PLUS_2 [46407] [] [] [] []
IDLE 46410 [(0,0)] 55 [] [] [] [] []
INJECT_T 46411 [(0,1)] D [] [] [] [] []
MERGE 46412 [(0,1),(0,0)] D [] [46414] [] [] [((0,0),(0,1))]
DISCARD 46413 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46414 [(0,0)] HALF_D_PLUS_2 [46412] [] [] [] []
IDLE 46415 [(0,0)] 106 [] [] [] [] []
INJECT_T 46416 [(1,0)] D [] [] [] [] []
MERGE 46417 [(1,0),(0,0)] D [] [46419] [] [] [((0,0),(1,0))]
DISCARD 46418 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46419 [(0,0)] HALF_D_PLUS_2 [46417] [] [] [] []
IDLE 46420 [(0,0)] 103 [] [] [] [] []
INJECT_T 46421 [(0,1)] D [] [] [] [] []
MERGE 46422 [(0,1),(0,0)] D [] [46424] [] [] [((0,0),(0,1))]
DISCARD 46423 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46424 [(0,0)] HALF_D_PLUS_2 [46422] [] [] [] []
IDLE 46425 [(0,0)] 31 [] [] [] [] []
INJECT_T 46426 [(1,0)] D [] [] [] [] []
MERGE 46427 [(1,0),(0,0)] D [] [46429] [] [] [((0,0),(1,0))]
DISCARD 46428 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46429 [(0,0)] HALF_D_PLUS_2 [46427] [] [] [] []
IDLE 46430 [(0,0)] 42 [] [] [] [] []
INJECT_T 46431 [(0,1)] D [] [] [] [] []
MERGE 46432 [(0,1),(0,0)] D [] [46434] [] [] [((0,0),(0,1))]
DISCARD 46433 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46434 [(0,0)] HALF_D_PLUS_2 [46432] [] [] [] []
IDLE 46435 [(0,0)] 108 [] [] [] [] []
INJECT_T 46436 [(1,0)] D [] [] [] [] []
MERGE 46437 [(1,0),(0,0)] D [] [46439] [] [] [((0,0),(1,0))]
DISCARD 46438 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46439 [(0,0)] HALF_D_PLUS_2 [46437] [] [] [] []
IDLE 46440 [(0,0)] 99 [] [] [] [] []
INJECT_T 46441 [(0,1)] D [] [] [] [] []
MERGE 46442 [(0,1),(0,0)] D [] [46444] [] [] [((0,0),(0,1))]
DISCARD 46443 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46444 [(0,0)] HALF_D_PLUS_2 [46442] [] [] [] []
INJECT_T 46445 [(1,0)] D [] [] [] [] []
MERGE 46446 [(1,0),(0,0)] D [] [46448] [] [] [((0,0),(1,0))]
DISCARD 46447 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46448 [(0,0)] HALF_D_PLUS_2 [46446] [] [] [] []
IDLE 46449 [(0,0)] 110 [] [] [] [] []
INJECT_T 46450 [(0,1)] D [] [] [] [] []
MERGE 46451 [(0,1),(0,0)] D [] [46453] [] [] [((0,0),(0,1))]
DISCARD 46452 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46453 [(0,0)] HALF_D_PLUS_2 [46451] [] [] [] []
IDLE 46454 [(0,0)] 198 [] [] [] [] []
INJECT_T 46455 [(1,0)] D [] [] [] [] []
MERGE 46456 [(1,0),(0,0)] D [] [46458] [] [] [((0,0),(1,0))]
DISCARD 46457 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46458 [(0,0)] HALF_D_PLUS_2 [46456] [] [] [] []
IDLE 46459 [(0,0)] 42 [] [] [] [] []
INJECT_T 46460 [(0,1)] D [] [] [] [] []
MERGE 46461 [(0,1),(0,0)] D [] [46463] [] [] [((0,0),(0,1))]
DISCARD 46462 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46463 [(0,0)] HALF_D_PLUS_2 [46461] [] [] [] []
IDLE 46464 [(0,0)] 104 [] [] [] [] []
INJECT_T 46465 [(1,0)] D [] [] [] [] []
MERGE 46466 [(1,0),(0,0)] D [] [46468] [] [] [((0,0),(1,0))]
DISCARD 46467 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46468 [(0,0)] HALF_D_PLUS_2 [46466] [] [] [] []
IDLE 46469 [(0,0)] 118 [] [] [] [] []
INJECT_T 46470 [(0,1)] D [] [] [] [] []
MERGE 46471 [(0,1),(0,0)] D [] [46473] [] [] [((0,0),(0,1))]
DISCARD 46472 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46473 [(0,0)] HALF_D_PLUS_2 [46471] [] [] [] []
IDLE 46474 [(0,0)] 67 [] [] [] [] []
INJECT_T 46475 [(1,0)] D [] [] [] [] []
MERGE 46476 [(1,0),(0,0)] D [] [46478] [] [] [((0,0),(1,0))]
DISCARD 46477 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46478 [(0,0)] HALF_D_PLUS_2 [46476] [] [] [] []
IDLE 46479 [(0,0)] 128 [] [] [] [] []
INJECT_T 46480 [(0,1)] D [] [] [] [] []
MERGE 46481 [(0,1),(0,0)] D [] [46483] [] [] [((0,0),(0,1))]
DISCARD 46482 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46483 [(0,0)] HALF_D_PLUS_2 [46481] [] [] [] []
IDLE 46484 [(0,0)] 179 [] [] [] [] []
INJECT_T 46485 [(1,0)] D [] [] [] [] []
MERGE 46486 [(1,0),(0,0)] D [] [46488] [] [] [((0,0),(1,0))]
DISCARD 46487 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46488 [(0,0)] HALF_D_PLUS_2 [46486] [] [] [] []
IDLE 46489 [(0,0)] 22 [] [] [] [] []
INJECT_T 46490 [(0,1)] D [] [] [] [] []
MERGE 46491 [(0,1),(0,0)] D [] [46493] [] [] [((0,0),(0,1))]
DISCARD 46492 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46493 [(0,0)] HALF_D_PLUS_2 [46491] [] [] [] []
IDLE 46494 [(0,0)] 76 [] [] [] [] []
INJECT_T 46495 [(1,0)] D [] [] [] [] []
MERGE 46496 [(1,0),(0,0)] D [] [46498] [] [] [((0,0),(1,0))]
DISCARD 46497 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46498 [(0,0)] HALF_D_PLUS_2 [46496] [] [] [] []
IDLE 46499 [(0,0)] 165 [] [] [] [] []
INJECT_T 46500 [(0,1)] D [] [] [] [] []
MERGE 46501 [(0,1),(0,0)] D [] [46503] [] [] [((0,0),(0,1))]
DISCARD 46502 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46503 [(0,0)] HALF_D_PLUS_2 [46501] [] [] [] []
IDLE 46504 [(0,0)] 13 [] [] [] [] []
INJECT_T 46505 [(1,0)] D [] [] [] [] []
MERGE 46506 [(1,0),(0,0)] D [] [46508] [] [] [((0,0),(1,0))]
DISCARD 46507 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46508 [(0,0)] HALF_D_PLUS_2 [46506] [] [] [] []
IDLE 46509 [(0,0)] 94 [] [] [] [] []
INJECT_T 46510 [(0,1)] D [] [] [] [] []
MERGE 46511 [(0,1),(0,0)] D [] [46513] [] [] [((0,0),(0,1))]
DISCARD 46512 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46513 [(0,0)] HALF_D_PLUS_2 [46511] [] [] [] []
IDLE 46514 [(0,0)] 161 [] [] [] [] []
INJECT_T 46515 [(1,0)] D [] [] [] [] []
MERGE 46516 [(1,0),(0,0)] D [] [46518] [] [] [((0,0),(1,0))]
DISCARD 46517 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46518 [(0,0)] HALF_D_PLUS_2 [46516] [] [] [] []
IDLE 46519 [(0,0)] 72 [] [] [] [] []
INJECT_T 46520 [(0,1)] D [] [] [] [] []
MERGE 46521 [(0,1),(0,0)] D [] [46523] [] [] [((0,0),(0,1))]
DISCARD 46522 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46523 [(0,0)] HALF_D_PLUS_2 [46521] [] [] [] []
IDLE 46524 [(0,0)] 75 [] [] [] [] []
INJECT_T 46525 [(1,0)] D [] [] [] [] []
MERGE 46526 [(1,0),(0,0)] D [] [46528] [] [] [((0,0),(1,0))]
DISCARD 46527 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46528 [(0,0)] HALF_D_PLUS_2 [46526] [] [] [] []
IDLE 46529 [(0,0)] 112 [] [] [] [] []
INJECT_T 46530 [(0,1)] D [] [] [] [] []
MERGE 46531 [(0,1),(0,0)] D [] [46533] [] [] [((0,0),(0,1))]
DISCARD 46532 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46533 [(0,0)] HALF_D_PLUS_2 [46531] [] [] [] []
IDLE 46534 [(0,0)] 150 [] [] [] [] []
INJECT_T 46535 [(1,0)] D [] [] [] [] []
MERGE 46536 [(1,0),(0,0)] D [] [46538] [] [] [((0,0),(1,0))]
DISCARD 46537 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46538 [(0,0)] HALF_D_PLUS_2 [46536] [] [] [] []
IDLE 46539 [(0,0)] 23 [] [] [] [] []
INJECT_T 46540 [(0,1)] D [] [] [] [] []
MERGE 46541 [(0,1),(0,0)] D [] [46543] [] [] [((0,0),(0,1))]
DISCARD 46542 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46543 [(0,0)] HALF_D_PLUS_2 [46541] [] [] [] []
IDLE 46544 [(0,0)] 178 [] [] [] [] []
INJECT_T 46545 [(1,0)] D [] [] [] [] []
MERGE 46546 [(1,0),(0,0)] D [] [46548] [] [] [((0,0),(1,0))]
DISCARD 46547 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46548 [(0,0)] HALF_D_PLUS_2 [46546] [] [] [] []
IDLE 46549 [(0,0)] 100 [] [] [] [] []
INJECT_T 46550 [(0,1)] D [] [] [] [] []
MERGE 46551 [(0,1),(0,0)] D [] [46553] [] [] [((0,0),(0,1))]
DISCARD 46552 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46553 [(0,0)] HALF_D_PLUS_2 [46551] [] [] [] []
IDLE 46554 [(0,0)] 135 [] [] [] [] []
INJECT_T 46555 [(1,0)] D [] [] [] [] []
MERGE 46556 [(1,0),(0,0)] D [] [46558] [] [] [((0,0),(1,0))]
DISCARD 46557 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46558 [(0,0)] HALF_D_PLUS_2 [46556] [] [] [] []
IDLE 46559 [(0,0)] 21 [] [] [] [] []
INJECT_T 46560 [(0,1)] D [] [] [] [] []
MERGE 46561 [(0,1),(0,0)] D [] [46563] [] [] [((0,0),(0,1))]
DISCARD 46562 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46563 [(0,0)] HALF_D_PLUS_2 [46561] [] [] [] []
IDLE 46564 [(0,0)] 55 [] [] [] [] []
INJECT_T 46565 [(1,0)] D [] [] [] [] []
MERGE 46566 [(1,0),(0,0)] D [] [46568] [] [] [((0,0),(1,0))]
DISCARD 46567 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46568 [(0,0)] HALF_D_PLUS_2 [46566] [] [] [] []
IDLE 46569 [(0,0)] 20 [] [] [] [] []
INJECT_T 46570 [(0,1)] D [] [] [] [] []
MERGE 46571 [(0,1),(0,0)] D [] [46573] [] [] [((0,0),(0,1))]
DISCARD 46572 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46573 [(0,0)] HALF_D_PLUS_2 [46571] [] [] [] []
IDLE 46574 [(0,0)] 124 [] [] [] [] []
INJECT_T 46575 [(1,0)] D [] [] [] [] []
MERGE 46576 [(1,0),(0,0)] D [] [46578] [] [] [((0,0),(1,0))]
DISCARD 46577 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46578 [(0,0)] HALF_D_PLUS_2 [46576] [] [] [] []
IDLE 46579 [(0,0)] 179 [] [] [] [] []
INJECT_T 46580 [(0,1)] D [] [] [] [] []
MERGE 46581 [(0,1),(0,0)] D [] [46583] [] [] [((0,0),(0,1))]
DISCARD 46582 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46583 [(0,0)] HALF_D_PLUS_2 [46581] [] [] [] []
IDLE 46584 [(0,0)] 198 [] [] [] [] []
INJECT_T 46585 [(1,0)] D [] [] [] [] []
MERGE 46586 [(1,0),(0,0)] D [] [46588] [] [] [((0,0),(1,0))]
DISCARD 46587 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46588 [(0,0)] HALF_D_PLUS_2 [46586] [] [] [] []
IDLE 46589 [(0,0)] 118 [] [] [] [] []
INJECT_T 46590 [(0,1)] D [] [] [] [] []
MERGE 46591 [(0,1),(0,0)] D [] [46593] [] [] [((0,0),(0,1))]
DISCARD 46592 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46593 [(0,0)] HALF_D_PLUS_2 [46591] [] [] [] []
IDLE 46594 [(0,0)] 29 [] [] [] [] []
INJECT_T 46595 [(1,0)] D [] [] [] [] []
MERGE 46596 [(1,0),(0,0)] D [] [46598] [] [] [((0,0),(1,0))]
DISCARD 46597 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46598 [(0,0)] HALF_D_PLUS_2 [46596] [] [] [] []
IDLE 46599 [(0,0)] 148 [] [] [] [] []
INJECT_T 46600 [(0,1)] D [] [] [] [] []
MERGE 46601 [(0,1),(0,0)] D [] [46603] [] [] [((0,0),(0,1))]
DISCARD 46602 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46603 [(0,0)] HALF_D_PLUS_2 [46601] [] [] [] []
IDLE 46604 [(0,0)] 137 [] [] [] [] []
INJECT_T 46605 [(1,0)] D [] [] [] [] []
MERGE 46606 [(1,0),(0,0)] D [] [46608] [] [] [((0,0),(1,0))]
DISCARD 46607 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46608 [(0,0)] HALF_D_PLUS_2 [46606] [] [] [] []
IDLE 46609 [(0,0)] 30 [] [] [] [] []
INJECT_T 46610 [(0,1)] D [] [] [] [] []
MERGE 46611 [(0,1),(0,0)] D [] [46613] [] [] [((0,0),(0,1))]
DISCARD 46612 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46613 [(0,0)] HALF_D_PLUS_2 [46611] [] [] [] []
IDLE 46614 [(0,0)] 154 [] [] [] [] []
INJECT_T 46615 [(1,0)] D [] [] [] [] []
MERGE 46616 [(1,0),(0,0)] D [] [46618] [] [] [((0,0),(1,0))]
DISCARD 46617 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46618 [(0,0)] HALF_D_PLUS_2 [46616] [] [] [] []
IDLE 46619 [(0,0)] 11 [] [] [] [] []
INJECT_T 46620 [(0,1)] D [] [] [] [] []
MERGE 46621 [(0,1),(0,0)] D [] [46623] [] [] [((0,0),(0,1))]
DISCARD 46622 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46623 [(0,0)] HALF_D_PLUS_2 [46621] [] [] [] []
IDLE 46624 [(0,0)] 142 [] [] [] [] []
INJECT_T 46625 [(1,0)] D [] [] [] [] []
MERGE 46626 [(1,0),(0,0)] D [] [46628] [] [] [((0,0),(1,0))]
DISCARD 46627 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46628 [(0,0)] HALF_D_PLUS_2 [46626] [] [] [] []
IDLE 46629 [(0,0)] 92 [] [] [] [] []
INJECT_T 46630 [(0,1)] D [] [] [] [] []
MERGE 46631 [(0,1),(0,0)] D [] [46633] [] [] [((0,0),(0,1))]
DISCARD 46632 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46633 [(0,0)] HALF_D_PLUS_2 [46631] [] [] [] []
IDLE 46634 [(0,0)] 118 [] [] [] [] []
INJECT_T 46635 [(1,0)] D [] [] [] [] []
MERGE 46636 [(1,0),(0,0)] D [] [46638] [] [] [((0,0),(1,0))]
DISCARD 46637 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46638 [(0,0)] HALF_D_PLUS_2 [46636] [] [] [] []
IDLE 46639 [(0,0)] 62 [] [] [] [] []
INJECT_T 46640 [(0,1)] D [] [] [] [] []
MERGE 46641 [(0,1),(0,0)] D [] [46643] [] [] [((0,0),(0,1))]
DISCARD 46642 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46643 [(0,0)] HALF_D_PLUS_2 [46641] [] [] [] []
IDLE 46644 [(0,0)] 21 [] [] [] [] []
INJECT_T 46645 [(1,0)] D [] [] [] [] []
MERGE 46646 [(1,0),(0,0)] D [] [46648] [] [] [((0,0),(1,0))]
DISCARD 46647 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46648 [(0,0)] HALF_D_PLUS_2 [46646] [] [] [] []
IDLE 46649 [(0,0)] 16 [] [] [] [] []
INJECT_T 46650 [(0,1)] D [] [] [] [] []
MERGE 46651 [(0,1),(0,0)] D [] [46653] [] [] [((0,0),(0,1))]
DISCARD 46652 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46653 [(0,0)] HALF_D_PLUS_2 [46651] [] [] [] []
IDLE 46654 [(0,0)] 124 [] [] [] [] []
INJECT_T 46655 [(1,0)] D [] [] [] [] []
MERGE 46656 [(1,0),(0,0)] D [] [46658] [] [] [((0,0),(1,0))]
DISCARD 46657 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46658 [(0,0)] HALF_D_PLUS_2 [46656] [] [] [] []
IDLE 46659 [(0,0)] 34 [] [] [] [] []
INJECT_T 46660 [(0,1)] D [] [] [] [] []
MERGE 46661 [(0,1),(0,0)] D [] [46663] [] [] [((0,0),(0,1))]
DISCARD 46662 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46663 [(0,0)] HALF_D_PLUS_2 [46661] [] [] [] []
IDLE 46664 [(0,0)] 65 [] [] [] [] []
INJECT_T 46665 [(1,0)] D [] [] [] [] []
MERGE 46666 [(1,0),(0,0)] D [] [46668] [] [] [((0,0),(1,0))]
DISCARD 46667 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46668 [(0,0)] HALF_D_PLUS_2 [46666] [] [] [] []
IDLE 46669 [(0,0)] 118 [] [] [] [] []
INJECT_T 46670 [(0,1)] D [] [] [] [] []
MERGE 46671 [(0,1),(0,0)] D [] [46673] [] [] [((0,0),(0,1))]
DISCARD 46672 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46673 [(0,0)] HALF_D_PLUS_2 [46671] [] [] [] []
IDLE 46674 [(0,0)] 128 [] [] [] [] []
INJECT_T 46675 [(1,0)] D [] [] [] [] []
MERGE 46676 [(1,0),(0,0)] D [] [46678] [] [] [((0,0),(1,0))]
DISCARD 46677 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46678 [(0,0)] HALF_D_PLUS_2 [46676] [] [] [] []
IDLE 46679 [(0,0)] 15 [] [] [] [] []
INJECT_T 46680 [(0,1)] D [] [] [] [] []
MERGE 46681 [(0,1),(0,0)] D [] [46683] [] [] [((0,0),(0,1))]
DISCARD 46682 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46683 [(0,0)] HALF_D_PLUS_2 [46681] [] [] [] []
IDLE 46684 [(0,0)] 126 [] [] [] [] []
INJECT_T 46685 [(1,0)] D [] [] [] [] []
MERGE 46686 [(1,0),(0,0)] D [] [46688] [] [] [((0,0),(1,0))]
DISCARD 46687 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46688 [(0,0)] HALF_D_PLUS_2 [46686] [] [] [] []
IDLE 46689 [(0,0)] 189 [] [] [] [] []
INJECT_T 46690 [(0,1)] D [] [] [] [] []
MERGE 46691 [(0,1),(0,0)] D [] [46693] [] [] [((0,0),(0,1))]
DISCARD 46692 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46693 [(0,0)] HALF_D_PLUS_2 [46691] [] [] [] []
IDLE 46694 [(0,0)] 114 [] [] [] [] []
INJECT_T 46695 [(1,0)] D [] [] [] [] []
MERGE 46696 [(1,0),(0,0)] D [] [46698] [] [] [((0,0),(1,0))]
DISCARD 46697 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46698 [(0,0)] HALF_D_PLUS_2 [46696] [] [] [] []
IDLE 46699 [(0,0)] 2 [] [] [] [] []
INJECT_T 46700 [(0,1)] D [] [] [] [] []
MERGE 46701 [(0,1),(0,0)] D [] [46703] [] [] [((0,0),(0,1))]
DISCARD 46702 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46703 [(0,0)] HALF_D_PLUS_2 [46701] [] [] [] []
IDLE 46704 [(0,0)] 161 [] [] [] [] []
INJECT_T 46705 [(1,0)] D [] [] [] [] []
MERGE 46706 [(1,0),(0,0)] D [] [46708] [] [] [((0,0),(1,0))]
DISCARD 46707 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46708 [(0,0)] HALF_D_PLUS_2 [46706] [] [] [] []
IDLE 46709 [(0,0)] 73 [] [] [] [] []
INJECT_T 46710 [(0,1)] D [] [] [] [] []
MERGE 46711 [(0,1),(0,0)] D [] [46713] [] [] [((0,0),(0,1))]
DISCARD 46712 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46713 [(0,0)] HALF_D_PLUS_2 [46711] [] [] [] []
IDLE 46714 [(0,0)] 24 [] [] [] [] []
INJECT_T 46715 [(1,0)] D [] [] [] [] []
MERGE 46716 [(1,0),(0,0)] D [] [46718] [] [] [((0,0),(1,0))]
DISCARD 46717 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46718 [(0,0)] HALF_D_PLUS_2 [46716] [] [] [] []
IDLE 46719 [(0,0)] 82 [] [] [] [] []
INJECT_T 46720 [(0,1)] D [] [] [] [] []
MERGE 46721 [(0,1),(0,0)] D [] [46723] [] [] [((0,0),(0,1))]
DISCARD 46722 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46723 [(0,0)] HALF_D_PLUS_2 [46721] [] [] [] []
IDLE 46724 [(0,0)] 123 [] [] [] [] []
INJECT_T 46725 [(1,0)] D [] [] [] [] []
MERGE 46726 [(1,0),(0,0)] D [] [46728] [] [] [((0,0),(1,0))]
DISCARD 46727 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46728 [(0,0)] HALF_D_PLUS_2 [46726] [] [] [] []
IDLE 46729 [(0,0)] 39 [] [] [] [] []
INJECT_T 46730 [(0,1)] D [] [] [] [] []
MERGE 46731 [(0,1),(0,0)] D [] [46733] [] [] [((0,0),(0,1))]
DISCARD 46732 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46733 [(0,0)] HALF_D_PLUS_2 [46731] [] [] [] []
IDLE 46734 [(0,0)] 50 [] [] [] [] []
INJECT_T 46735 [(1,0)] D [] [] [] [] []
MERGE 46736 [(1,0),(0,0)] D [] [46738] [] [] [((0,0),(1,0))]
DISCARD 46737 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46738 [(0,0)] HALF_D_PLUS_2 [46736] [] [] [] []
IDLE 46739 [(0,0)] 142 [] [] [] [] []
INJECT_T 46740 [(0,1)] D [] [] [] [] []
MERGE 46741 [(0,1),(0,0)] D [] [46743] [] [] [((0,0),(0,1))]
DISCARD 46742 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46743 [(0,0)] HALF_D_PLUS_2 [46741] [] [] [] []
IDLE 46744 [(0,0)] 104 [] [] [] [] []
INJECT_T 46745 [(1,0)] D [] [] [] [] []
MERGE 46746 [(1,0),(0,0)] D [] [46748] [] [] [((0,0),(1,0))]
DISCARD 46747 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46748 [(0,0)] HALF_D_PLUS_2 [46746] [] [] [] []
IDLE 46749 [(0,0)] 191 [] [] [] [] []
INJECT_T 46750 [(0,1)] D [] [] [] [] []
MERGE 46751 [(0,1),(0,0)] D [] [46753] [] [] [((0,0),(0,1))]
DISCARD 46752 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46753 [(0,0)] HALF_D_PLUS_2 [46751] [] [] [] []
IDLE 46754 [(0,0)] 199 [] [] [] [] []
INJECT_T 46755 [(1,0)] D [] [] [] [] []
MERGE 46756 [(1,0),(0,0)] D [] [46758] [] [] [((0,0),(1,0))]
DISCARD 46757 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46758 [(0,0)] HALF_D_PLUS_2 [46756] [] [] [] []
IDLE 46759 [(0,0)] 66 [] [] [] [] []
INJECT_T 46760 [(0,1)] D [] [] [] [] []
MERGE 46761 [(0,1),(0,0)] D [] [46763] [] [] [((0,0),(0,1))]
DISCARD 46762 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46763 [(0,0)] HALF_D_PLUS_2 [46761] [] [] [] []
IDLE 46764 [(0,0)] 36 [] [] [] [] []
INJECT_T 46765 [(1,0)] D [] [] [] [] []
MERGE 46766 [(1,0),(0,0)] D [] [46768] [] [] [((0,0),(1,0))]
DISCARD 46767 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46768 [(0,0)] HALF_D_PLUS_2 [46766] [] [] [] []
IDLE 46769 [(0,0)] 16 [] [] [] [] []
INJECT_T 46770 [(0,1)] D [] [] [] [] []
MERGE 46771 [(0,1),(0,0)] D [] [46773] [] [] [((0,0),(0,1))]
DISCARD 46772 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46773 [(0,0)] HALF_D_PLUS_2 [46771] [] [] [] []
IDLE 46774 [(0,0)] 195 [] [] [] [] []
INJECT_T 46775 [(1,0)] D [] [] [] [] []
MERGE 46776 [(1,0),(0,0)] D [] [46778] [] [] [((0,0),(1,0))]
DISCARD 46777 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46778 [(0,0)] HALF_D_PLUS_2 [46776] [] [] [] []
IDLE 46779 [(0,0)] 59 [] [] [] [] []
INJECT_T 46780 [(0,1)] D [] [] [] [] []
MERGE 46781 [(0,1),(0,0)] D [] [46783] [] [] [((0,0),(0,1))]
DISCARD 46782 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46783 [(0,0)] HALF_D_PLUS_2 [46781] [] [] [] []
IDLE 46784 [(0,0)] 33 [] [] [] [] []
INJECT_T 46785 [(1,0)] D [] [] [] [] []
MERGE 46786 [(1,0),(0,0)] D [] [46788] [] [] [((0,0),(1,0))]
DISCARD 46787 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46788 [(0,0)] HALF_D_PLUS_2 [46786] [] [] [] []
IDLE 46789 [(0,0)] 26 [] [] [] [] []
INJECT_T 46790 [(0,1)] D [] [] [] [] []
MERGE 46791 [(0,1),(0,0)] D [] [46793] [] [] [((0,0),(0,1))]
DISCARD 46792 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46793 [(0,0)] HALF_D_PLUS_2 [46791] [] [] [] []
IDLE 46794 [(0,0)] 65 [] [] [] [] []
INJECT_T 46795 [(1,0)] D [] [] [] [] []
MERGE 46796 [(1,0),(0,0)] D [] [46798] [] [] [((0,0),(1,0))]
DISCARD 46797 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46798 [(0,0)] HALF_D_PLUS_2 [46796] [] [] [] []
IDLE 46799 [(0,0)] 170 [] [] [] [] []
INJECT_T 46800 [(0,1)] D [] [] [] [] []
MERGE 46801 [(0,1),(0,0)] D [] [46803] [] [] [((0,0),(0,1))]
DISCARD 46802 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46803 [(0,0)] HALF_D_PLUS_2 [46801] [] [] [] []
IDLE 46804 [(0,0)] 138 [] [] [] [] []
INJECT_T 46805 [(1,0)] D [] [] [] [] []
MERGE 46806 [(1,0),(0,0)] D [] [46808] [] [] [((0,0),(1,0))]
DISCARD 46807 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46808 [(0,0)] HALF_D_PLUS_2 [46806] [] [] [] []
IDLE 46809 [(0,0)] 57 [] [] [] [] []
INJECT_T 46810 [(0,1)] D [] [] [] [] []
MERGE 46811 [(0,1),(0,0)] D [] [46813] [] [] [((0,0),(0,1))]
DISCARD 46812 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46813 [(0,0)] HALF_D_PLUS_2 [46811] [] [] [] []
IDLE 46814 [(0,0)] 94 [] [] [] [] []
INJECT_T 46815 [(1,0)] D [] [] [] [] []
MERGE 46816 [(1,0),(0,0)] D [] [46818] [] [] [((0,0),(1,0))]
DISCARD 46817 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46818 [(0,0)] HALF_D_PLUS_2 [46816] [] [] [] []
IDLE 46819 [(0,0)] 120 [] [] [] [] []
INJECT_T 46820 [(0,1)] D [] [] [] [] []
MERGE 46821 [(0,1),(0,0)] D [] [46823] [] [] [((0,0),(0,1))]
DISCARD 46822 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46823 [(0,0)] HALF_D_PLUS_2 [46821] [] [] [] []
IDLE 46824 [(0,0)] 87 [] [] [] [] []
INJECT_T 46825 [(1,0)] D [] [] [] [] []
MERGE 46826 [(1,0),(0,0)] D [] [46828] [] [] [((0,0),(1,0))]
DISCARD 46827 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46828 [(0,0)] HALF_D_PLUS_2 [46826] [] [] [] []
IDLE 46829 [(0,0)] 51 [] [] [] [] []
INJECT_T 46830 [(0,1)] D [] [] [] [] []
MERGE 46831 [(0,1),(0,0)] D [] [46833] [] [] [((0,0),(0,1))]
DISCARD 46832 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46833 [(0,0)] HALF_D_PLUS_2 [46831] [] [] [] []
INJECT_T 46834 [(1,0)] D [] [] [] [] []
MERGE 46835 [(1,0),(0,0)] D [] [46837] [] [] [((0,0),(1,0))]
DISCARD 46836 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46837 [(0,0)] HALF_D_PLUS_2 [46835] [] [] [] []
IDLE 46838 [(0,0)] 7 [] [] [] [] []
INJECT_T 46839 [(0,1)] D [] [] [] [] []
MERGE 46840 [(0,1),(0,0)] D [] [46842] [] [] [((0,0),(0,1))]
DISCARD 46841 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46842 [(0,0)] HALF_D_PLUS_2 [46840] [] [] [] []
IDLE 46843 [(0,0)] 51 [] [] [] [] []
INJECT_T 46844 [(1,0)] D [] [] [] [] []
MERGE 46845 [(1,0),(0,0)] D [] [46847] [] [] [((0,0),(1,0))]
DISCARD 46846 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46847 [(0,0)] HALF_D_PLUS_2 [46845] [] [] [] []
IDLE 46848 [(0,0)] 104 [] [] [] [] []
INJECT_T 46849 [(0,1)] D [] [] [] [] []
MERGE 46850 [(0,1),(0,0)] D [] [46852] [] [] [((0,0),(0,1))]
DISCARD 46851 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46852 [(0,0)] HALF_D_PLUS_2 [46850] [] [] [] []
IDLE 46853 [(0,0)] 75 [] [] [] [] []
INJECT_T 46854 [(1,0)] D [] [] [] [] []
MERGE 46855 [(1,0),(0,0)] D [] [46857] [] [] [((0,0),(1,0))]
DISCARD 46856 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46857 [(0,0)] HALF_D_PLUS_2 [46855] [] [] [] []
IDLE 46858 [(0,0)] 152 [] [] [] [] []
INJECT_T 46859 [(0,1)] D [] [] [] [] []
MERGE 46860 [(0,1),(0,0)] D [] [46862] [] [] [((0,0),(0,1))]
DISCARD 46861 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46862 [(0,0)] HALF_D_PLUS_2 [46860] [] [] [] []
IDLE 46863 [(0,0)] 132 [] [] [] [] []
INJECT_T 46864 [(1,0)] D [] [] [] [] []
MERGE 46865 [(1,0),(0,0)] D [] [46867] [] [] [((0,0),(1,0))]
DISCARD 46866 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46867 [(0,0)] HALF_D_PLUS_2 [46865] [] [] [] []
IDLE 46868 [(0,0)] 169 [] [] [] [] []
INJECT_T 46869 [(0,1)] D [] [] [] [] []
MERGE 46870 [(0,1),(0,0)] D [] [46872] [] [] [((0,0),(0,1))]
DISCARD 46871 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46872 [(0,0)] HALF_D_PLUS_2 [46870] [] [] [] []
IDLE 46873 [(0,0)] 170 [] [] [] [] []
INJECT_T 46874 [(1,0)] D [] [] [] [] []
MERGE 46875 [(1,0),(0,0)] D [] [46877] [] [] [((0,0),(1,0))]
DISCARD 46876 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46877 [(0,0)] HALF_D_PLUS_2 [46875] [] [] [] []
IDLE 46878 [(0,0)] 60 [] [] [] [] []
INJECT_T 46879 [(0,1)] D [] [] [] [] []
MERGE 46880 [(0,1),(0,0)] D [] [46882] [] [] [((0,0),(0,1))]
DISCARD 46881 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46882 [(0,0)] HALF_D_PLUS_2 [46880] [] [] [] []
IDLE 46883 [(0,0)] 19 [] [] [] [] []
INJECT_T 46884 [(1,0)] D [] [] [] [] []
MERGE 46885 [(1,0),(0,0)] D [] [46887] [] [] [((0,0),(1,0))]
DISCARD 46886 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46887 [(0,0)] HALF_D_PLUS_2 [46885] [] [] [] []
IDLE 46888 [(0,0)] 14 [] [] [] [] []
INJECT_T 46889 [(0,1)] D [] [] [] [] []
MERGE 46890 [(0,1),(0,0)] D [] [46892] [] [] [((0,0),(0,1))]
DISCARD 46891 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46892 [(0,0)] HALF_D_PLUS_2 [46890] [] [] [] []
IDLE 46893 [(0,0)] 31 [] [] [] [] []
INJECT_T 46894 [(1,0)] D [] [] [] [] []
MERGE 46895 [(1,0),(0,0)] D [] [46897] [] [] [((0,0),(1,0))]
DISCARD 46896 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46897 [(0,0)] HALF_D_PLUS_2 [46895] [] [] [] []
IDLE 46898 [(0,0)] 52 [] [] [] [] []
INJECT_T 46899 [(0,1)] D [] [] [] [] []
MERGE 46900 [(0,1),(0,0)] D [] [46902] [] [] [((0,0),(0,1))]
DISCARD 46901 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46902 [(0,0)] HALF_D_PLUS_2 [46900] [] [] [] []
IDLE 46903 [(0,0)] 48 [] [] [] [] []
INJECT_T 46904 [(1,0)] D [] [] [] [] []
MERGE 46905 [(1,0),(0,0)] D [] [46907] [] [] [((0,0),(1,0))]
DISCARD 46906 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46907 [(0,0)] HALF_D_PLUS_2 [46905] [] [] [] []
IDLE 46908 [(0,0)] 96 [] [] [] [] []
INJECT_T 46909 [(0,1)] D [] [] [] [] []
MERGE 46910 [(0,1),(0,0)] D [] [46912] [] [] [((0,0),(0,1))]
DISCARD 46911 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46912 [(0,0)] HALF_D_PLUS_2 [46910] [] [] [] []
IDLE 46913 [(0,0)] 55 [] [] [] [] []
INJECT_T 46914 [(1,0)] D [] [] [] [] []
MERGE 46915 [(1,0),(0,0)] D [] [46917] [] [] [((0,0),(1,0))]
DISCARD 46916 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46917 [(0,0)] HALF_D_PLUS_2 [46915] [] [] [] []
IDLE 46918 [(0,0)] 180 [] [] [] [] []
INJECT_T 46919 [(0,1)] D [] [] [] [] []
MERGE 46920 [(0,1),(0,0)] D [] [46922] [] [] [((0,0),(0,1))]
DISCARD 46921 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46922 [(0,0)] HALF_D_PLUS_2 [46920] [] [] [] []
IDLE 46923 [(0,0)] 133 [] [] [] [] []
INJECT_T 46924 [(1,0)] D [] [] [] [] []
MERGE 46925 [(1,0),(0,0)] D [] [46927] [] [] [((0,0),(1,0))]
DISCARD 46926 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46927 [(0,0)] HALF_D_PLUS_2 [46925] [] [] [] []
IDLE 46928 [(0,0)] 166 [] [] [] [] []
INJECT_T 46929 [(0,1)] D [] [] [] [] []
MERGE 46930 [(0,1),(0,0)] D [] [46932] [] [] [((0,0),(0,1))]
DISCARD 46931 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46932 [(0,0)] HALF_D_PLUS_2 [46930] [] [] [] []
IDLE 46933 [(0,0)] 43 [] [] [] [] []
INJECT_T 46934 [(1,0)] D [] [] [] [] []
MERGE 46935 [(1,0),(0,0)] D [] [46937] [] [] [((0,0),(1,0))]
DISCARD 46936 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46937 [(0,0)] HALF_D_PLUS_2 [46935] [] [] [] []
IDLE 46938 [(0,0)] 36 [] [] [] [] []
INJECT_T 46939 [(0,1)] D [] [] [] [] []
MERGE 46940 [(0,1),(0,0)] D [] [46942] [] [] [((0,0),(0,1))]
DISCARD 46941 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46942 [(0,0)] HALF_D_PLUS_2 [46940] [] [] [] []
IDLE 46943 [(0,0)] 178 [] [] [] [] []
INJECT_T 46944 [(1,0)] D [] [] [] [] []
MERGE 46945 [(1,0),(0,0)] D [] [46947] [] [] [((0,0),(1,0))]
DISCARD 46946 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46947 [(0,0)] HALF_D_PLUS_2 [46945] [] [] [] []
IDLE 46948 [(0,0)] 110 [] [] [] [] []
INJECT_T 46949 [(0,1)] D [] [] [] [] []
MERGE 46950 [(0,1),(0,0)] D [] [46952] [] [] [((0,0),(0,1))]
DISCARD 46951 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46952 [(0,0)] HALF_D_PLUS_2 [46950] [] [] [] []
IDLE 46953 [(0,0)] 166 [] [] [] [] []
INJECT_T 46954 [(1,0)] D [] [] [] [] []
MERGE 46955 [(1,0),(0,0)] D [] [46957] [] [] [((0,0),(1,0))]
DISCARD 46956 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46957 [(0,0)] HALF_D_PLUS_2 [46955] [] [] [] []
IDLE 46958 [(0,0)] 112 [] [] [] [] []
INJECT_T 46959 [(0,1)] D [] [] [] [] []
MERGE 46960 [(0,1),(0,0)] D [] [46962] [] [] [((0,0),(0,1))]
DISCARD 46961 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46962 [(0,0)] HALF_D_PLUS_2 [46960] [] [] [] []
IDLE 46963 [(0,0)] 73 [] [] [] [] []
INJECT_T 46964 [(1,0)] D [] [] [] [] []
MERGE 46965 [(1,0),(0,0)] D [] [46967] [] [] [((0,0),(1,0))]
DISCARD 46966 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46967 [(0,0)] HALF_D_PLUS_2 [46965] [] [] [] []
IDLE 46968 [(0,0)] 77 [] [] [] [] []
INJECT_T 46969 [(0,1)] D [] [] [] [] []
MERGE 46970 [(0,1),(0,0)] D [] [46972] [] [] [((0,0),(0,1))]
DISCARD 46971 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46972 [(0,0)] HALF_D_PLUS_2 [46970] [] [] [] []
IDLE 46973 [(0,0)] 50 [] [] [] [] []
INJECT_T 46974 [(1,0)] D [] [] [] [] []
MERGE 46975 [(1,0),(0,0)] D [] [46977] [] [] [((0,0),(1,0))]
DISCARD 46976 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46977 [(0,0)] HALF_D_PLUS_2 [46975] [] [] [] []
IDLE 46978 [(0,0)] 116 [] [] [] [] []
INJECT_T 46979 [(0,1)] D [] [] [] [] []
MERGE 46980 [(0,1),(0,0)] D [] [46982] [] [] [((0,0),(0,1))]
DISCARD 46981 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46982 [(0,0)] HALF_D_PLUS_2 [46980] [] [] [] []
IDLE 46983 [(0,0)] 114 [] [] [] [] []
INJECT_T 46984 [(1,0)] D [] [] [] [] []
MERGE 46985 [(1,0),(0,0)] D [] [46987] [] [] [((0,0),(1,0))]
DISCARD 46986 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46987 [(0,0)] HALF_D_PLUS_2 [46985] [] [] [] []
IDLE 46988 [(0,0)] 187 [] [] [] [] []
INJECT_T 46989 [(0,1)] D [] [] [] [] []
MERGE 46990 [(0,1),(0,0)] D [] [46992] [] [] [((0,0),(0,1))]
DISCARD 46991 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 46992 [(0,0)] HALF_D_PLUS_2 [46990] [] [] [] []
IDLE 46993 [(0,0)] 108 [] [] [] [] []
INJECT_T 46994 [(1,0)] D [] [] [] [] []
MERGE 46995 [(1,0),(0,0)] D [] [46997] [] [] [((0,0),(1,0))]
DISCARD 46996 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 46997 [(0,0)] HALF_D_PLUS_2 [46995] [] [] [] []
IDLE 46998 [(0,0)] 21 [] [] [] [] []
INJECT_T 46999 [(0,1)] D [] [] [] [] []
MERGE 47000 [(0,1),(0,0)] D [] [47002] [] [] [((0,0),(0,1))]
DISCARD 47001 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47002 [(0,0)] HALF_D_PLUS_2 [47000] [] [] [] []
IDLE 47003 [(0,0)] 143 [] [] [] [] []
INJECT_T 47004 [(1,0)] D [] [] [] [] []
MERGE 47005 [(1,0),(0,0)] D [] [47007] [] [] [((0,0),(1,0))]
DISCARD 47006 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47007 [(0,0)] HALF_D_PLUS_2 [47005] [] [] [] []
IDLE 47008 [(0,0)] 188 [] [] [] [] []
INJECT_T 47009 [(0,1)] D [] [] [] [] []
MERGE 47010 [(0,1),(0,0)] D [] [47012] [] [] [((0,0),(0,1))]
DISCARD 47011 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47012 [(0,0)] HALF_D_PLUS_2 [47010] [] [] [] []
IDLE 47013 [(0,0)] 42 [] [] [] [] []
INJECT_T 47014 [(1,0)] D [] [] [] [] []
MERGE 47015 [(1,0),(0,0)] D [] [47017] [] [] [((0,0),(1,0))]
DISCARD 47016 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47017 [(0,0)] HALF_D_PLUS_2 [47015] [] [] [] []
IDLE 47018 [(0,0)] 107 [] [] [] [] []
INJECT_T 47019 [(0,1)] D [] [] [] [] []
MERGE 47020 [(0,1),(0,0)] D [] [47022] [] [] [((0,0),(0,1))]
DISCARD 47021 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47022 [(0,0)] HALF_D_PLUS_2 [47020] [] [] [] []
IDLE 47023 [(0,0)] 74 [] [] [] [] []
INJECT_T 47024 [(1,0)] D [] [] [] [] []
MERGE 47025 [(1,0),(0,0)] D [] [47027] [] [] [((0,0),(1,0))]
DISCARD 47026 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47027 [(0,0)] HALF_D_PLUS_2 [47025] [] [] [] []
IDLE 47028 [(0,0)] 145 [] [] [] [] []
INJECT_T 47029 [(0,1)] D [] [] [] [] []
MERGE 47030 [(0,1),(0,0)] D [] [47032] [] [] [((0,0),(0,1))]
DISCARD 47031 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47032 [(0,0)] HALF_D_PLUS_2 [47030] [] [] [] []
IDLE 47033 [(0,0)] 192 [] [] [] [] []
INJECT_T 47034 [(1,0)] D [] [] [] [] []
MERGE 47035 [(1,0),(0,0)] D [] [47037] [] [] [((0,0),(1,0))]
DISCARD 47036 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47037 [(0,0)] HALF_D_PLUS_2 [47035] [] [] [] []
IDLE 47038 [(0,0)] 70 [] [] [] [] []
INJECT_T 47039 [(0,1)] D [] [] [] [] []
MERGE 47040 [(0,1),(0,0)] D [] [47042] [] [] [((0,0),(0,1))]
DISCARD 47041 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47042 [(0,0)] HALF_D_PLUS_2 [47040] [] [] [] []
IDLE 47043 [(0,0)] 30 [] [] [] [] []
INJECT_T 47044 [(1,0)] D [] [] [] [] []
MERGE 47045 [(1,0),(0,0)] D [] [47047] [] [] [((0,0),(1,0))]
DISCARD 47046 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47047 [(0,0)] HALF_D_PLUS_2 [47045] [] [] [] []
IDLE 47048 [(0,0)] 9 [] [] [] [] []
INJECT_T 47049 [(0,1)] D [] [] [] [] []
MERGE 47050 [(0,1),(0,0)] D [] [47052] [] [] [((0,0),(0,1))]
DISCARD 47051 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47052 [(0,0)] HALF_D_PLUS_2 [47050] [] [] [] []
IDLE 47053 [(0,0)] 110 [] [] [] [] []
INJECT_T 47054 [(1,0)] D [] [] [] [] []
MERGE 47055 [(1,0),(0,0)] D [] [47057] [] [] [((0,0),(1,0))]
DISCARD 47056 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47057 [(0,0)] HALF_D_PLUS_2 [47055] [] [] [] []
IDLE 47058 [(0,0)] 40 [] [] [] [] []
INJECT_T 47059 [(0,1)] D [] [] [] [] []
MERGE 47060 [(0,1),(0,0)] D [] [47062] [] [] [((0,0),(0,1))]
DISCARD 47061 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47062 [(0,0)] HALF_D_PLUS_2 [47060] [] [] [] []
IDLE 47063 [(0,0)] 193 [] [] [] [] []
INJECT_T 47064 [(1,0)] D [] [] [] [] []
MERGE 47065 [(1,0),(0,0)] D [] [47067] [] [] [((0,0),(1,0))]
DISCARD 47066 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47067 [(0,0)] HALF_D_PLUS_2 [47065] [] [] [] []
IDLE 47068 [(0,0)] 37 [] [] [] [] []
INJECT_T 47069 [(0,1)] D [] [] [] [] []
MERGE 47070 [(0,1),(0,0)] D [] [47072] [] [] [((0,0),(0,1))]
DISCARD 47071 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47072 [(0,0)] HALF_D_PLUS_2 [47070] [] [] [] []
IDLE 47073 [(0,0)] 127 [] [] [] [] []
INJECT_T 47074 [(1,0)] D [] [] [] [] []
MERGE 47075 [(1,0),(0,0)] D [] [47077] [] [] [((0,0),(1,0))]
DISCARD 47076 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47077 [(0,0)] HALF_D_PLUS_2 [47075] [] [] [] []
IDLE 47078 [(0,0)] 97 [] [] [] [] []
INJECT_T 47079 [(0,1)] D [] [] [] [] []
MERGE 47080 [(0,1),(0,0)] D [] [47082] [] [] [((0,0),(0,1))]
DISCARD 47081 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47082 [(0,0)] HALF_D_PLUS_2 [47080] [] [] [] []
IDLE 47083 [(0,0)] 22 [] [] [] [] []
INJECT_T 47084 [(1,0)] D [] [] [] [] []
MERGE 47085 [(1,0),(0,0)] D [] [47087] [] [] [((0,0),(1,0))]
DISCARD 47086 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47087 [(0,0)] HALF_D_PLUS_2 [47085] [] [] [] []
IDLE 47088 [(0,0)] 97 [] [] [] [] []
INJECT_T 47089 [(0,1)] D [] [] [] [] []
MERGE 47090 [(0,1),(0,0)] D [] [47092] [] [] [((0,0),(0,1))]
DISCARD 47091 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47092 [(0,0)] HALF_D_PLUS_2 [47090] [] [] [] []
IDLE 47093 [(0,0)] 63 [] [] [] [] []
INJECT_T 47094 [(1,0)] D [] [] [] [] []
MERGE 47095 [(1,0),(0,0)] D [] [47097] [] [] [((0,0),(1,0))]
DISCARD 47096 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47097 [(0,0)] HALF_D_PLUS_2 [47095] [] [] [] []
IDLE 47098 [(0,0)] 123 [] [] [] [] []
INJECT_T 47099 [(0,1)] D [] [] [] [] []
MERGE 47100 [(0,1),(0,0)] D [] [47102] [] [] [((0,0),(0,1))]
DISCARD 47101 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47102 [(0,0)] HALF_D_PLUS_2 [47100] [] [] [] []
IDLE 47103 [(0,0)] 137 [] [] [] [] []
INJECT_T 47104 [(1,0)] D [] [] [] [] []
MERGE 47105 [(1,0),(0,0)] D [] [47107] [] [] [((0,0),(1,0))]
DISCARD 47106 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47107 [(0,0)] HALF_D_PLUS_2 [47105] [] [] [] []
IDLE 47108 [(0,0)] 109 [] [] [] [] []
INJECT_T 47109 [(0,1)] D [] [] [] [] []
MERGE 47110 [(0,1),(0,0)] D [] [47112] [] [] [((0,0),(0,1))]
DISCARD 47111 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47112 [(0,0)] HALF_D_PLUS_2 [47110] [] [] [] []
IDLE 47113 [(0,0)] 185 [] [] [] [] []
INJECT_T 47114 [(1,0)] D [] [] [] [] []
MERGE 47115 [(1,0),(0,0)] D [] [47117] [] [] [((0,0),(1,0))]
DISCARD 47116 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47117 [(0,0)] HALF_D_PLUS_2 [47115] [] [] [] []
IDLE 47118 [(0,0)] 180 [] [] [] [] []
INJECT_T 47119 [(0,1)] D [] [] [] [] []
MERGE 47120 [(0,1),(0,0)] D [] [47122] [] [] [((0,0),(0,1))]
DISCARD 47121 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47122 [(0,0)] HALF_D_PLUS_2 [47120] [] [] [] []
IDLE 47123 [(0,0)] 72 [] [] [] [] []
INJECT_T 47124 [(1,0)] D [] [] [] [] []
MERGE 47125 [(1,0),(0,0)] D [] [47127] [] [] [((0,0),(1,0))]
DISCARD 47126 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47127 [(0,0)] HALF_D_PLUS_2 [47125] [] [] [] []
IDLE 47128 [(0,0)] 165 [] [] [] [] []
INJECT_T 47129 [(0,1)] D [] [] [] [] []
MERGE 47130 [(0,1),(0,0)] D [] [47132] [] [] [((0,0),(0,1))]
DISCARD 47131 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47132 [(0,0)] HALF_D_PLUS_2 [47130] [] [] [] []
IDLE 47133 [(0,0)] 40 [] [] [] [] []
INJECT_T 47134 [(1,0)] D [] [] [] [] []
MERGE 47135 [(1,0),(0,0)] D [] [47137] [] [] [((0,0),(1,0))]
DISCARD 47136 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47137 [(0,0)] HALF_D_PLUS_2 [47135] [] [] [] []
IDLE 47138 [(0,0)] 167 [] [] [] [] []
INJECT_T 47139 [(0,1)] D [] [] [] [] []
MERGE 47140 [(0,1),(0,0)] D [] [47142] [] [] [((0,0),(0,1))]
DISCARD 47141 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47142 [(0,0)] HALF_D_PLUS_2 [47140] [] [] [] []
IDLE 47143 [(0,0)] 93 [] [] [] [] []
INJECT_T 47144 [(1,0)] D [] [] [] [] []
MERGE 47145 [(1,0),(0,0)] D [] [47147] [] [] [((0,0),(1,0))]
DISCARD 47146 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47147 [(0,0)] HALF_D_PLUS_2 [47145] [] [] [] []
IDLE 47148 [(0,0)] 127 [] [] [] [] []
INJECT_T 47149 [(0,1)] D [] [] [] [] []
MERGE 47150 [(0,1),(0,0)] D [] [47152] [] [] [((0,0),(0,1))]
DISCARD 47151 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47152 [(0,0)] HALF_D_PLUS_2 [47150] [] [] [] []
IDLE 47153 [(0,0)] 117 [] [] [] [] []
INJECT_T 47154 [(1,0)] D [] [] [] [] []
MERGE 47155 [(1,0),(0,0)] D [] [47157] [] [] [((0,0),(1,0))]
DISCARD 47156 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47157 [(0,0)] HALF_D_PLUS_2 [47155] [] [] [] []
IDLE 47158 [(0,0)] 194 [] [] [] [] []
INJECT_T 47159 [(0,1)] D [] [] [] [] []
MERGE 47160 [(0,1),(0,0)] D [] [47162] [] [] [((0,0),(0,1))]
DISCARD 47161 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47162 [(0,0)] HALF_D_PLUS_2 [47160] [] [] [] []
IDLE 47163 [(0,0)] 110 [] [] [] [] []
INJECT_T 47164 [(1,0)] D [] [] [] [] []
MERGE 47165 [(1,0),(0,0)] D [] [47167] [] [] [((0,0),(1,0))]
DISCARD 47166 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47167 [(0,0)] HALF_D_PLUS_2 [47165] [] [] [] []
IDLE 47168 [(0,0)] 199 [] [] [] [] []
INJECT_T 47169 [(0,1)] D [] [] [] [] []
MERGE 47170 [(0,1),(0,0)] D [] [47172] [] [] [((0,0),(0,1))]
DISCARD 47171 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47172 [(0,0)] HALF_D_PLUS_2 [47170] [] [] [] []
IDLE 47173 [(0,0)] 162 [] [] [] [] []
INJECT_T 47174 [(1,0)] D [] [] [] [] []
MERGE 47175 [(1,0),(0,0)] D [] [47177] [] [] [((0,0),(1,0))]
DISCARD 47176 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47177 [(0,0)] HALF_D_PLUS_2 [47175] [] [] [] []
INJECT_T 47178 [(0,1)] D [] [] [] [] []
MERGE 47179 [(0,1),(0,0)] D [] [47181] [] [] [((0,0),(0,1))]
DISCARD 47180 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47181 [(0,0)] HALF_D_PLUS_2 [47179] [] [] [] []
IDLE 47182 [(0,0)] 51 [] [] [] [] []
INJECT_T 47183 [(1,0)] D [] [] [] [] []
MERGE 47184 [(1,0),(0,0)] D [] [47186] [] [] [((0,0),(1,0))]
DISCARD 47185 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47186 [(0,0)] HALF_D_PLUS_2 [47184] [] [] [] []
IDLE 47187 [(0,0)] 100 [] [] [] [] []
INJECT_T 47188 [(0,1)] D [] [] [] [] []
MERGE 47189 [(0,1),(0,0)] D [] [47191] [] [] [((0,0),(0,1))]
DISCARD 47190 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47191 [(0,0)] HALF_D_PLUS_2 [47189] [] [] [] []
IDLE 47192 [(0,0)] 168 [] [] [] [] []
INJECT_T 47193 [(1,0)] D [] [] [] [] []
MERGE 47194 [(1,0),(0,0)] D [] [47196] [] [] [((0,0),(1,0))]
DISCARD 47195 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47196 [(0,0)] HALF_D_PLUS_2 [47194] [] [] [] []
IDLE 47197 [(0,0)] 35 [] [] [] [] []
INJECT_T 47198 [(0,1)] D [] [] [] [] []
MERGE 47199 [(0,1),(0,0)] D [] [47201] [] [] [((0,0),(0,1))]
DISCARD 47200 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47201 [(0,0)] HALF_D_PLUS_2 [47199] [] [] [] []
IDLE 47202 [(0,0)] 168 [] [] [] [] []
INJECT_T 47203 [(1,0)] D [] [] [] [] []
MERGE 47204 [(1,0),(0,0)] D [] [47206] [] [] [((0,0),(1,0))]
DISCARD 47205 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47206 [(0,0)] HALF_D_PLUS_2 [47204] [] [] [] []
IDLE 47207 [(0,0)] 185 [] [] [] [] []
INJECT_T 47208 [(0,1)] D [] [] [] [] []
MERGE 47209 [(0,1),(0,0)] D [] [47211] [] [] [((0,0),(0,1))]
DISCARD 47210 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47211 [(0,0)] HALF_D_PLUS_2 [47209] [] [] [] []
IDLE 47212 [(0,0)] 173 [] [] [] [] []
INJECT_T 47213 [(1,0)] D [] [] [] [] []
MERGE 47214 [(1,0),(0,0)] D [] [47216] [] [] [((0,0),(1,0))]
DISCARD 47215 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47216 [(0,0)] HALF_D_PLUS_2 [47214] [] [] [] []
IDLE 47217 [(0,0)] 50 [] [] [] [] []
INJECT_T 47218 [(0,1)] D [] [] [] [] []
MERGE 47219 [(0,1),(0,0)] D [] [47221] [] [] [((0,0),(0,1))]
DISCARD 47220 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47221 [(0,0)] HALF_D_PLUS_2 [47219] [] [] [] []
IDLE 47222 [(0,0)] 85 [] [] [] [] []
INJECT_T 47223 [(1,0)] D [] [] [] [] []
MERGE 47224 [(1,0),(0,0)] D [] [47226] [] [] [((0,0),(1,0))]
DISCARD 47225 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47226 [(0,0)] HALF_D_PLUS_2 [47224] [] [] [] []
IDLE 47227 [(0,0)] 167 [] [] [] [] []
INJECT_T 47228 [(0,1)] D [] [] [] [] []
MERGE 47229 [(0,1),(0,0)] D [] [47231] [] [] [((0,0),(0,1))]
DISCARD 47230 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47231 [(0,0)] HALF_D_PLUS_2 [47229] [] [] [] []
IDLE 47232 [(0,0)] 130 [] [] [] [] []
INJECT_T 47233 [(1,0)] D [] [] [] [] []
MERGE 47234 [(1,0),(0,0)] D [] [47236] [] [] [((0,0),(1,0))]
DISCARD 47235 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47236 [(0,0)] HALF_D_PLUS_2 [47234] [] [] [] []
IDLE 47237 [(0,0)] 79 [] [] [] [] []
INJECT_T 47238 [(0,1)] D [] [] [] [] []
MERGE 47239 [(0,1),(0,0)] D [] [47241] [] [] [((0,0),(0,1))]
DISCARD 47240 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47241 [(0,0)] HALF_D_PLUS_2 [47239] [] [] [] []
IDLE 47242 [(0,0)] 115 [] [] [] [] []
INJECT_T 47243 [(1,0)] D [] [] [] [] []
MERGE 47244 [(1,0),(0,0)] D [] [47246] [] [] [((0,0),(1,0))]
DISCARD 47245 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47246 [(0,0)] HALF_D_PLUS_2 [47244] [] [] [] []
IDLE 47247 [(0,0)] 14 [] [] [] [] []
INJECT_T 47248 [(0,1)] D [] [] [] [] []
MERGE 47249 [(0,1),(0,0)] D [] [47251] [] [] [((0,0),(0,1))]
DISCARD 47250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47251 [(0,0)] HALF_D_PLUS_2 [47249] [] [] [] []
IDLE 47252 [(0,0)] 148 [] [] [] [] []
INJECT_T 47253 [(1,0)] D [] [] [] [] []
MERGE 47254 [(1,0),(0,0)] D [] [47256] [] [] [((0,0),(1,0))]
DISCARD 47255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47256 [(0,0)] HALF_D_PLUS_2 [47254] [] [] [] []
IDLE 47257 [(0,0)] 88 [] [] [] [] []
INJECT_T 47258 [(0,1)] D [] [] [] [] []
MERGE 47259 [(0,1),(0,0)] D [] [47261] [] [] [((0,0),(0,1))]
DISCARD 47260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47261 [(0,0)] HALF_D_PLUS_2 [47259] [] [] [] []
IDLE 47262 [(0,0)] 66 [] [] [] [] []
INJECT_T 47263 [(1,0)] D [] [] [] [] []
MERGE 47264 [(1,0),(0,0)] D [] [47266] [] [] [((0,0),(1,0))]
DISCARD 47265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47266 [(0,0)] HALF_D_PLUS_2 [47264] [] [] [] []
IDLE 47267 [(0,0)] 134 [] [] [] [] []
INJECT_T 47268 [(0,1)] D [] [] [] [] []
MERGE 47269 [(0,1),(0,0)] D [] [47271] [] [] [((0,0),(0,1))]
DISCARD 47270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47271 [(0,0)] HALF_D_PLUS_2 [47269] [] [] [] []
IDLE 47272 [(0,0)] 72 [] [] [] [] []
INJECT_T 47273 [(1,0)] D [] [] [] [] []
MERGE 47274 [(1,0),(0,0)] D [] [47276] [] [] [((0,0),(1,0))]
DISCARD 47275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47276 [(0,0)] HALF_D_PLUS_2 [47274] [] [] [] []
IDLE 47277 [(0,0)] 125 [] [] [] [] []
INJECT_T 47278 [(0,1)] D [] [] [] [] []
MERGE 47279 [(0,1),(0,0)] D [] [47281] [] [] [((0,0),(0,1))]
DISCARD 47280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47281 [(0,0)] HALF_D_PLUS_2 [47279] [] [] [] []
IDLE 47282 [(0,0)] 94 [] [] [] [] []
INJECT_T 47283 [(1,0)] D [] [] [] [] []
MERGE 47284 [(1,0),(0,0)] D [] [47286] [] [] [((0,0),(1,0))]
DISCARD 47285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47286 [(0,0)] HALF_D_PLUS_2 [47284] [] [] [] []
IDLE 47287 [(0,0)] 101 [] [] [] [] []
INJECT_T 47288 [(0,1)] D [] [] [] [] []
MERGE 47289 [(0,1),(0,0)] D [] [47291] [] [] [((0,0),(0,1))]
DISCARD 47290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47291 [(0,0)] HALF_D_PLUS_2 [47289] [] [] [] []
IDLE 47292 [(0,0)] 131 [] [] [] [] []
INJECT_T 47293 [(1,0)] D [] [] [] [] []
MERGE 47294 [(1,0),(0,0)] D [] [47296] [] [] [((0,0),(1,0))]
DISCARD 47295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47296 [(0,0)] HALF_D_PLUS_2 [47294] [] [] [] []
IDLE 47297 [(0,0)] 33 [] [] [] [] []
INJECT_T 47298 [(0,1)] D [] [] [] [] []
MERGE 47299 [(0,1),(0,0)] D [] [47301] [] [] [((0,0),(0,1))]
DISCARD 47300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47301 [(0,0)] HALF_D_PLUS_2 [47299] [] [] [] []
IDLE 47302 [(0,0)] 196 [] [] [] [] []
INJECT_T 47303 [(1,0)] D [] [] [] [] []
MERGE 47304 [(1,0),(0,0)] D [] [47306] [] [] [((0,0),(1,0))]
DISCARD 47305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47306 [(0,0)] HALF_D_PLUS_2 [47304] [] [] [] []
IDLE 47307 [(0,0)] 198 [] [] [] [] []
INJECT_T 47308 [(0,1)] D [] [] [] [] []
MERGE 47309 [(0,1),(0,0)] D [] [47311] [] [] [((0,0),(0,1))]
DISCARD 47310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47311 [(0,0)] HALF_D_PLUS_2 [47309] [] [] [] []
IDLE 47312 [(0,0)] 160 [] [] [] [] []
INJECT_T 47313 [(1,0)] D [] [] [] [] []
MERGE 47314 [(1,0),(0,0)] D [] [47316] [] [] [((0,0),(1,0))]
DISCARD 47315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47316 [(0,0)] HALF_D_PLUS_2 [47314] [] [] [] []
IDLE 47317 [(0,0)] 135 [] [] [] [] []
INJECT_T 47318 [(0,1)] D [] [] [] [] []
MERGE 47319 [(0,1),(0,0)] D [] [47321] [] [] [((0,0),(0,1))]
DISCARD 47320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47321 [(0,0)] HALF_D_PLUS_2 [47319] [] [] [] []
IDLE 47322 [(0,0)] 87 [] [] [] [] []
INJECT_T 47323 [(1,0)] D [] [] [] [] []
MERGE 47324 [(1,0),(0,0)] D [] [47326] [] [] [((0,0),(1,0))]
DISCARD 47325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47326 [(0,0)] HALF_D_PLUS_2 [47324] [] [] [] []
IDLE 47327 [(0,0)] 136 [] [] [] [] []
INJECT_T 47328 [(0,1)] D [] [] [] [] []
MERGE 47329 [(0,1),(0,0)] D [] [47331] [] [] [((0,0),(0,1))]
DISCARD 47330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47331 [(0,0)] HALF_D_PLUS_2 [47329] [] [] [] []
IDLE 47332 [(0,0)] 93 [] [] [] [] []
INJECT_T 47333 [(1,0)] D [] [] [] [] []
MERGE 47334 [(1,0),(0,0)] D [] [47336] [] [] [((0,0),(1,0))]
DISCARD 47335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47336 [(0,0)] HALF_D_PLUS_2 [47334] [] [] [] []
IDLE 47337 [(0,0)] 32 [] [] [] [] []
INJECT_T 47338 [(0,1)] D [] [] [] [] []
MERGE 47339 [(0,1),(0,0)] D [] [47341] [] [] [((0,0),(0,1))]
DISCARD 47340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47341 [(0,0)] HALF_D_PLUS_2 [47339] [] [] [] []
IDLE 47342 [(0,0)] 109 [] [] [] [] []
INJECT_T 47343 [(1,0)] D [] [] [] [] []
MERGE 47344 [(1,0),(0,0)] D [] [47346] [] [] [((0,0),(1,0))]
DISCARD 47345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47346 [(0,0)] HALF_D_PLUS_2 [47344] [] [] [] []
IDLE 47347 [(0,0)] 175 [] [] [] [] []
INJECT_T 47348 [(0,1)] D [] [] [] [] []
MERGE 47349 [(0,1),(0,0)] D [] [47351] [] [] [((0,0),(0,1))]
DISCARD 47350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47351 [(0,0)] HALF_D_PLUS_2 [47349] [] [] [] []
IDLE 47352 [(0,0)] 35 [] [] [] [] []
INJECT_T 47353 [(1,0)] D [] [] [] [] []
MERGE 47354 [(1,0),(0,0)] D [] [47356] [] [] [((0,0),(1,0))]
DISCARD 47355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47356 [(0,0)] HALF_D_PLUS_2 [47354] [] [] [] []
IDLE 47357 [(0,0)] 45 [] [] [] [] []
INJECT_T 47358 [(0,1)] D [] [] [] [] []
MERGE 47359 [(0,1),(0,0)] D [] [47361] [] [] [((0,0),(0,1))]
DISCARD 47360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47361 [(0,0)] HALF_D_PLUS_2 [47359] [] [] [] []
IDLE 47362 [(0,0)] 2 [] [] [] [] []
INJECT_T 47363 [(1,0)] D [] [] [] [] []
MERGE 47364 [(1,0),(0,0)] D [] [47366] [] [] [((0,0),(1,0))]
DISCARD 47365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47366 [(0,0)] HALF_D_PLUS_2 [47364] [] [] [] []
IDLE 47367 [(0,0)] 103 [] [] [] [] []
INJECT_T 47368 [(0,1)] D [] [] [] [] []
MERGE 47369 [(0,1),(0,0)] D [] [47371] [] [] [((0,0),(0,1))]
DISCARD 47370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47371 [(0,0)] HALF_D_PLUS_2 [47369] [] [] [] []
IDLE 47372 [(0,0)] 161 [] [] [] [] []
INJECT_T 47373 [(1,0)] D [] [] [] [] []
MERGE 47374 [(1,0),(0,0)] D [] [47376] [] [] [((0,0),(1,0))]
DISCARD 47375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47376 [(0,0)] HALF_D_PLUS_2 [47374] [] [] [] []
IDLE 47377 [(0,0)] 12 [] [] [] [] []
INJECT_T 47378 [(0,1)] D [] [] [] [] []
MERGE 47379 [(0,1),(0,0)] D [] [47381] [] [] [((0,0),(0,1))]
DISCARD 47380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47381 [(0,0)] HALF_D_PLUS_2 [47379] [] [] [] []
IDLE 47382 [(0,0)] 75 [] [] [] [] []
INJECT_T 47383 [(1,0)] D [] [] [] [] []
MERGE 47384 [(1,0),(0,0)] D [] [47386] [] [] [((0,0),(1,0))]
DISCARD 47385 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47386 [(0,0)] HALF_D_PLUS_2 [47384] [] [] [] []
IDLE 47387 [(0,0)] 126 [] [] [] [] []
INJECT_T 47388 [(0,1)] D [] [] [] [] []
MERGE 47389 [(0,1),(0,0)] D [] [47391] [] [] [((0,0),(0,1))]
DISCARD 47390 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47391 [(0,0)] HALF_D_PLUS_2 [47389] [] [] [] []
IDLE 47392 [(0,0)] 104 [] [] [] [] []
INJECT_T 47393 [(1,0)] D [] [] [] [] []
MERGE 47394 [(1,0),(0,0)] D [] [47396] [] [] [((0,0),(1,0))]
DISCARD 47395 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47396 [(0,0)] HALF_D_PLUS_2 [47394] [] [] [] []
IDLE 47397 [(0,0)] 135 [] [] [] [] []
INJECT_T 47398 [(0,1)] D [] [] [] [] []
MERGE 47399 [(0,1),(0,0)] D [] [47401] [] [] [((0,0),(0,1))]
DISCARD 47400 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47401 [(0,0)] HALF_D_PLUS_2 [47399] [] [] [] []
IDLE 47402 [(0,0)] 171 [] [] [] [] []
INJECT_T 47403 [(1,0)] D [] [] [] [] []
MERGE 47404 [(1,0),(0,0)] D [] [47406] [] [] [((0,0),(1,0))]
DISCARD 47405 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47406 [(0,0)] HALF_D_PLUS_2 [47404] [] [] [] []
IDLE 47407 [(0,0)] 178 [] [] [] [] []
INJECT_T 47408 [(0,1)] D [] [] [] [] []
MERGE 47409 [(0,1),(0,0)] D [] [47411] [] [] [((0,0),(0,1))]
DISCARD 47410 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47411 [(0,0)] HALF_D_PLUS_2 [47409] [] [] [] []
IDLE 47412 [(0,0)] 23 [] [] [] [] []
INJECT_T 47413 [(1,0)] D [] [] [] [] []
MERGE 47414 [(1,0),(0,0)] D [] [47416] [] [] [((0,0),(1,0))]
DISCARD 47415 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47416 [(0,0)] HALF_D_PLUS_2 [47414] [] [] [] []
IDLE 47417 [(0,0)] 141 [] [] [] [] []
INJECT_T 47418 [(0,1)] D [] [] [] [] []
MERGE 47419 [(0,1),(0,0)] D [] [47421] [] [] [((0,0),(0,1))]
DISCARD 47420 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47421 [(0,0)] HALF_D_PLUS_2 [47419] [] [] [] []
IDLE 47422 [(0,0)] 134 [] [] [] [] []
INJECT_T 47423 [(1,0)] D [] [] [] [] []
MERGE 47424 [(1,0),(0,0)] D [] [47426] [] [] [((0,0),(1,0))]
DISCARD 47425 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47426 [(0,0)] HALF_D_PLUS_2 [47424] [] [] [] []
IDLE 47427 [(0,0)] 167 [] [] [] [] []
INJECT_T 47428 [(0,1)] D [] [] [] [] []
MERGE 47429 [(0,1),(0,0)] D [] [47431] [] [] [((0,0),(0,1))]
DISCARD 47430 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47431 [(0,0)] HALF_D_PLUS_2 [47429] [] [] [] []
IDLE 47432 [(0,0)] 79 [] [] [] [] []
INJECT_T 47433 [(1,0)] D [] [] [] [] []
MERGE 47434 [(1,0),(0,0)] D [] [47436] [] [] [((0,0),(1,0))]
DISCARD 47435 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47436 [(0,0)] HALF_D_PLUS_2 [47434] [] [] [] []
IDLE 47437 [(0,0)] 64 [] [] [] [] []
INJECT_T 47438 [(0,1)] D [] [] [] [] []
MERGE 47439 [(0,1),(0,0)] D [] [47441] [] [] [((0,0),(0,1))]
DISCARD 47440 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47441 [(0,0)] HALF_D_PLUS_2 [47439] [] [] [] []
IDLE 47442 [(0,0)] 178 [] [] [] [] []
INJECT_T 47443 [(1,0)] D [] [] [] [] []
MERGE 47444 [(1,0),(0,0)] D [] [47446] [] [] [((0,0),(1,0))]
DISCARD 47445 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47446 [(0,0)] HALF_D_PLUS_2 [47444] [] [] [] []
IDLE 47447 [(0,0)] 188 [] [] [] [] []
INJECT_T 47448 [(0,1)] D [] [] [] [] []
MERGE 47449 [(0,1),(0,0)] D [] [47451] [] [] [((0,0),(0,1))]
DISCARD 47450 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47451 [(0,0)] HALF_D_PLUS_2 [47449] [] [] [] []
IDLE 47452 [(0,0)] 196 [] [] [] [] []
INJECT_T 47453 [(1,0)] D [] [] [] [] []
MERGE 47454 [(1,0),(0,0)] D [] [47456] [] [] [((0,0),(1,0))]
DISCARD 47455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47456 [(0,0)] HALF_D_PLUS_2 [47454] [] [] [] []
IDLE 47457 [(0,0)] 39 [] [] [] [] []
INJECT_T 47458 [(0,1)] D [] [] [] [] []
MERGE 47459 [(0,1),(0,0)] D [] [47461] [] [] [((0,0),(0,1))]
DISCARD 47460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47461 [(0,0)] HALF_D_PLUS_2 [47459] [] [] [] []
IDLE 47462 [(0,0)] 44 [] [] [] [] []
INJECT_T 47463 [(1,0)] D [] [] [] [] []
MERGE 47464 [(1,0),(0,0)] D [] [47466] [] [] [((0,0),(1,0))]
DISCARD 47465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47466 [(0,0)] HALF_D_PLUS_2 [47464] [] [] [] []
IDLE 47467 [(0,0)] 4 [] [] [] [] []
INJECT_T 47468 [(0,1)] D [] [] [] [] []
MERGE 47469 [(0,1),(0,0)] D [] [47471] [] [] [((0,0),(0,1))]
DISCARD 47470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47471 [(0,0)] HALF_D_PLUS_2 [47469] [] [] [] []
IDLE 47472 [(0,0)] 90 [] [] [] [] []
INJECT_T 47473 [(1,0)] D [] [] [] [] []
MERGE 47474 [(1,0),(0,0)] D [] [47476] [] [] [((0,0),(1,0))]
DISCARD 47475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47476 [(0,0)] HALF_D_PLUS_2 [47474] [] [] [] []
IDLE 47477 [(0,0)] 147 [] [] [] [] []
INJECT_T 47478 [(0,1)] D [] [] [] [] []
MERGE 47479 [(0,1),(0,0)] D [] [47481] [] [] [((0,0),(0,1))]
DISCARD 47480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47481 [(0,0)] HALF_D_PLUS_2 [47479] [] [] [] []
IDLE 47482 [(0,0)] 110 [] [] [] [] []
INJECT_T 47483 [(1,0)] D [] [] [] [] []
MERGE 47484 [(1,0),(0,0)] D [] [47486] [] [] [((0,0),(1,0))]
DISCARD 47485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47486 [(0,0)] HALF_D_PLUS_2 [47484] [] [] [] []
IDLE 47487 [(0,0)] 161 [] [] [] [] []
INJECT_T 47488 [(0,1)] D [] [] [] [] []
MERGE 47489 [(0,1),(0,0)] D [] [47491] [] [] [((0,0),(0,1))]
DISCARD 47490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47491 [(0,0)] HALF_D_PLUS_2 [47489] [] [] [] []
IDLE 47492 [(0,0)] 76 [] [] [] [] []
INJECT_T 47493 [(1,0)] D [] [] [] [] []
MERGE 47494 [(1,0),(0,0)] D [] [47496] [] [] [((0,0),(1,0))]
DISCARD 47495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47496 [(0,0)] HALF_D_PLUS_2 [47494] [] [] [] []
IDLE 47497 [(0,0)] 170 [] [] [] [] []
INJECT_T 47498 [(0,1)] D [] [] [] [] []
MERGE 47499 [(0,1),(0,0)] D [] [47501] [] [] [((0,0),(0,1))]
DISCARD 47500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47501 [(0,0)] HALF_D_PLUS_2 [47499] [] [] [] []
IDLE 47502 [(0,0)] 67 [] [] [] [] []
INJECT_T 47503 [(1,0)] D [] [] [] [] []
MERGE 47504 [(1,0),(0,0)] D [] [47506] [] [] [((0,0),(1,0))]
DISCARD 47505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47506 [(0,0)] HALF_D_PLUS_2 [47504] [] [] [] []
IDLE 47507 [(0,0)] 38 [] [] [] [] []
INJECT_T 47508 [(0,1)] D [] [] [] [] []
MERGE 47509 [(0,1),(0,0)] D [] [47511] [] [] [((0,0),(0,1))]
DISCARD 47510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47511 [(0,0)] HALF_D_PLUS_2 [47509] [] [] [] []
IDLE 47512 [(0,0)] 92 [] [] [] [] []
INJECT_T 47513 [(1,0)] D [] [] [] [] []
MERGE 47514 [(1,0),(0,0)] D [] [47516] [] [] [((0,0),(1,0))]
DISCARD 47515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47516 [(0,0)] HALF_D_PLUS_2 [47514] [] [] [] []
IDLE 47517 [(0,0)] 181 [] [] [] [] []
INJECT_T 47518 [(0,1)] D [] [] [] [] []
MERGE 47519 [(0,1),(0,0)] D [] [47521] [] [] [((0,0),(0,1))]
DISCARD 47520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47521 [(0,0)] HALF_D_PLUS_2 [47519] [] [] [] []
IDLE 47522 [(0,0)] 184 [] [] [] [] []
INJECT_T 47523 [(1,0)] D [] [] [] [] []
MERGE 47524 [(1,0),(0,0)] D [] [47526] [] [] [((0,0),(1,0))]
DISCARD 47525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47526 [(0,0)] HALF_D_PLUS_2 [47524] [] [] [] []
IDLE 47527 [(0,0)] 127 [] [] [] [] []
INJECT_T 47528 [(0,1)] D [] [] [] [] []
MERGE 47529 [(0,1),(0,0)] D [] [47531] [] [] [((0,0),(0,1))]
DISCARD 47530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47531 [(0,0)] HALF_D_PLUS_2 [47529] [] [] [] []
IDLE 47532 [(0,0)] 181 [] [] [] [] []
INJECT_T 47533 [(1,0)] D [] [] [] [] []
MERGE 47534 [(1,0),(0,0)] D [] [47536] [] [] [((0,0),(1,0))]
DISCARD 47535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47536 [(0,0)] HALF_D_PLUS_2 [47534] [] [] [] []
IDLE 47537 [(0,0)] 13 [] [] [] [] []
INJECT_T 47538 [(0,1)] D [] [] [] [] []
MERGE 47539 [(0,1),(0,0)] D [] [47541] [] [] [((0,0),(0,1))]
DISCARD 47540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47541 [(0,0)] HALF_D_PLUS_2 [47539] [] [] [] []
IDLE 47542 [(0,0)] 30 [] [] [] [] []
INJECT_T 47543 [(1,0)] D [] [] [] [] []
MERGE 47544 [(1,0),(0,0)] D [] [47546] [] [] [((0,0),(1,0))]
DISCARD 47545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47546 [(0,0)] HALF_D_PLUS_2 [47544] [] [] [] []
IDLE 47547 [(0,0)] 189 [] [] [] [] []
INJECT_T 47548 [(0,1)] D [] [] [] [] []
MERGE 47549 [(0,1),(0,0)] D [] [47551] [] [] [((0,0),(0,1))]
DISCARD 47550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47551 [(0,0)] HALF_D_PLUS_2 [47549] [] [] [] []
IDLE 47552 [(0,0)] 41 [] [] [] [] []
INJECT_T 47553 [(1,0)] D [] [] [] [] []
MERGE 47554 [(1,0),(0,0)] D [] [47556] [] [] [((0,0),(1,0))]
DISCARD 47555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47556 [(0,0)] HALF_D_PLUS_2 [47554] [] [] [] []
IDLE 47557 [(0,0)] 70 [] [] [] [] []
INJECT_T 47558 [(0,1)] D [] [] [] [] []
MERGE 47559 [(0,1),(0,0)] D [] [47561] [] [] [((0,0),(0,1))]
DISCARD 47560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47561 [(0,0)] HALF_D_PLUS_2 [47559] [] [] [] []
IDLE 47562 [(0,0)] 170 [] [] [] [] []
INJECT_T 47563 [(1,0)] D [] [] [] [] []
MERGE 47564 [(1,0),(0,0)] D [] [47566] [] [] [((0,0),(1,0))]
DISCARD 47565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47566 [(0,0)] HALF_D_PLUS_2 [47564] [] [] [] []
IDLE 47567 [(0,0)] 37 [] [] [] [] []
INJECT_T 47568 [(0,1)] D [] [] [] [] []
MERGE 47569 [(0,1),(0,0)] D [] [47571] [] [] [((0,0),(0,1))]
DISCARD 47570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47571 [(0,0)] HALF_D_PLUS_2 [47569] [] [] [] []
IDLE 47572 [(0,0)] 155 [] [] [] [] []
INJECT_T 47573 [(1,0)] D [] [] [] [] []
MERGE 47574 [(1,0),(0,0)] D [] [47576] [] [] [((0,0),(1,0))]
DISCARD 47575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47576 [(0,0)] HALF_D_PLUS_2 [47574] [] [] [] []
IDLE 47577 [(0,0)] 78 [] [] [] [] []
INJECT_T 47578 [(0,1)] D [] [] [] [] []
MERGE 47579 [(0,1),(0,0)] D [] [47581] [] [] [((0,0),(0,1))]
DISCARD 47580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47581 [(0,0)] HALF_D_PLUS_2 [47579] [] [] [] []
IDLE 47582 [(0,0)] 28 [] [] [] [] []
INJECT_T 47583 [(1,0)] D [] [] [] [] []
MERGE 47584 [(1,0),(0,0)] D [] [47586] [] [] [((0,0),(1,0))]
DISCARD 47585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47586 [(0,0)] HALF_D_PLUS_2 [47584] [] [] [] []
IDLE 47587 [(0,0)] 148 [] [] [] [] []
INJECT_T 47588 [(0,1)] D [] [] [] [] []
MERGE 47589 [(0,1),(0,0)] D [] [47591] [] [] [((0,0),(0,1))]
DISCARD 47590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47591 [(0,0)] HALF_D_PLUS_2 [47589] [] [] [] []
IDLE 47592 [(0,0)] 67 [] [] [] [] []
INJECT_T 47593 [(1,0)] D [] [] [] [] []
MERGE 47594 [(1,0),(0,0)] D [] [47596] [] [] [((0,0),(1,0))]
DISCARD 47595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47596 [(0,0)] HALF_D_PLUS_2 [47594] [] [] [] []
IDLE 47597 [(0,0)] 115 [] [] [] [] []
INJECT_T 47598 [(0,1)] D [] [] [] [] []
MERGE 47599 [(0,1),(0,0)] D [] [47601] [] [] [((0,0),(0,1))]
DISCARD 47600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47601 [(0,0)] HALF_D_PLUS_2 [47599] [] [] [] []
IDLE 47602 [(0,0)] 17 [] [] [] [] []
INJECT_T 47603 [(1,0)] D [] [] [] [] []
MERGE 47604 [(1,0),(0,0)] D [] [47606] [] [] [((0,0),(1,0))]
DISCARD 47605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47606 [(0,0)] HALF_D_PLUS_2 [47604] [] [] [] []
IDLE 47607 [(0,0)] 164 [] [] [] [] []
INJECT_T 47608 [(0,1)] D [] [] [] [] []
MERGE 47609 [(0,1),(0,0)] D [] [47611] [] [] [((0,0),(0,1))]
DISCARD 47610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47611 [(0,0)] HALF_D_PLUS_2 [47609] [] [] [] []
IDLE 47612 [(0,0)] 194 [] [] [] [] []
INJECT_T 47613 [(1,0)] D [] [] [] [] []
MERGE 47614 [(1,0),(0,0)] D [] [47616] [] [] [((0,0),(1,0))]
DISCARD 47615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47616 [(0,0)] HALF_D_PLUS_2 [47614] [] [] [] []
IDLE 47617 [(0,0)] 115 [] [] [] [] []
INJECT_T 47618 [(0,1)] D [] [] [] [] []
MERGE 47619 [(0,1),(0,0)] D [] [47621] [] [] [((0,0),(0,1))]
DISCARD 47620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47621 [(0,0)] HALF_D_PLUS_2 [47619] [] [] [] []
IDLE 47622 [(0,0)] 127 [] [] [] [] []
INJECT_T 47623 [(1,0)] D [] [] [] [] []
MERGE 47624 [(1,0),(0,0)] D [] [47626] [] [] [((0,0),(1,0))]
DISCARD 47625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47626 [(0,0)] HALF_D_PLUS_2 [47624] [] [] [] []
IDLE 47627 [(0,0)] 176 [] [] [] [] []
INJECT_T 47628 [(0,1)] D [] [] [] [] []
MERGE 47629 [(0,1),(0,0)] D [] [47631] [] [] [((0,0),(0,1))]
DISCARD 47630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47631 [(0,0)] HALF_D_PLUS_2 [47629] [] [] [] []
IDLE 47632 [(0,0)] 184 [] [] [] [] []
INJECT_T 47633 [(1,0)] D [] [] [] [] []
MERGE 47634 [(1,0),(0,0)] D [] [47636] [] [] [((0,0),(1,0))]
DISCARD 47635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47636 [(0,0)] HALF_D_PLUS_2 [47634] [] [] [] []
IDLE 47637 [(0,0)] 47 [] [] [] [] []
INJECT_T 47638 [(0,1)] D [] [] [] [] []
MERGE 47639 [(0,1),(0,0)] D [] [47641] [] [] [((0,0),(0,1))]
DISCARD 47640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47641 [(0,0)] HALF_D_PLUS_2 [47639] [] [] [] []
IDLE 47642 [(0,0)] 147 [] [] [] [] []
INJECT_T 47643 [(1,0)] D [] [] [] [] []
MERGE 47644 [(1,0),(0,0)] D [] [47646] [] [] [((0,0),(1,0))]
DISCARD 47645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47646 [(0,0)] HALF_D_PLUS_2 [47644] [] [] [] []
IDLE 47647 [(0,0)] 88 [] [] [] [] []
INJECT_T 47648 [(0,1)] D [] [] [] [] []
MERGE 47649 [(0,1),(0,0)] D [] [47651] [] [] [((0,0),(0,1))]
DISCARD 47650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47651 [(0,0)] HALF_D_PLUS_2 [47649] [] [] [] []
IDLE 47652 [(0,0)] 5 [] [] [] [] []
INJECT_T 47653 [(1,0)] D [] [] [] [] []
MERGE 47654 [(1,0),(0,0)] D [] [47656] [] [] [((0,0),(1,0))]
DISCARD 47655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47656 [(0,0)] HALF_D_PLUS_2 [47654] [] [] [] []
IDLE 47657 [(0,0)] 105 [] [] [] [] []
INJECT_T 47658 [(0,1)] D [] [] [] [] []
MERGE 47659 [(0,1),(0,0)] D [] [47661] [] [] [((0,0),(0,1))]
DISCARD 47660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47661 [(0,0)] HALF_D_PLUS_2 [47659] [] [] [] []
IDLE 47662 [(0,0)] 29 [] [] [] [] []
INJECT_T 47663 [(1,0)] D [] [] [] [] []
MERGE 47664 [(1,0),(0,0)] D [] [47666] [] [] [((0,0),(1,0))]
DISCARD 47665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47666 [(0,0)] HALF_D_PLUS_2 [47664] [] [] [] []
IDLE 47667 [(0,0)] 22 [] [] [] [] []
INJECT_T 47668 [(0,1)] D [] [] [] [] []
MERGE 47669 [(0,1),(0,0)] D [] [47671] [] [] [((0,0),(0,1))]
DISCARD 47670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47671 [(0,0)] HALF_D_PLUS_2 [47669] [] [] [] []
IDLE 47672 [(0,0)] 95 [] [] [] [] []
INJECT_T 47673 [(1,0)] D [] [] [] [] []
MERGE 47674 [(1,0),(0,0)] D [] [47676] [] [] [((0,0),(1,0))]
DISCARD 47675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47676 [(0,0)] HALF_D_PLUS_2 [47674] [] [] [] []
IDLE 47677 [(0,0)] 140 [] [] [] [] []
INJECT_T 47678 [(0,1)] D [] [] [] [] []
MERGE 47679 [(0,1),(0,0)] D [] [47681] [] [] [((0,0),(0,1))]
DISCARD 47680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47681 [(0,0)] HALF_D_PLUS_2 [47679] [] [] [] []
IDLE 47682 [(0,0)] 76 [] [] [] [] []
INJECT_T 47683 [(1,0)] D [] [] [] [] []
MERGE 47684 [(1,0),(0,0)] D [] [47686] [] [] [((0,0),(1,0))]
DISCARD 47685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47686 [(0,0)] HALF_D_PLUS_2 [47684] [] [] [] []
IDLE 47687 [(0,0)] 134 [] [] [] [] []
INJECT_T 47688 [(0,1)] D [] [] [] [] []
MERGE 47689 [(0,1),(0,0)] D [] [47691] [] [] [((0,0),(0,1))]
DISCARD 47690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47691 [(0,0)] HALF_D_PLUS_2 [47689] [] [] [] []
IDLE 47692 [(0,0)] 183 [] [] [] [] []
INJECT_T 47693 [(1,0)] D [] [] [] [] []
MERGE 47694 [(1,0),(0,0)] D [] [47696] [] [] [((0,0),(1,0))]
DISCARD 47695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47696 [(0,0)] HALF_D_PLUS_2 [47694] [] [] [] []
IDLE 47697 [(0,0)] 60 [] [] [] [] []
INJECT_T 47698 [(0,1)] D [] [] [] [] []
MERGE 47699 [(0,1),(0,0)] D [] [47701] [] [] [((0,0),(0,1))]
DISCARD 47700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47701 [(0,0)] HALF_D_PLUS_2 [47699] [] [] [] []
IDLE 47702 [(0,0)] 122 [] [] [] [] []
INJECT_T 47703 [(1,0)] D [] [] [] [] []
MERGE 47704 [(1,0),(0,0)] D [] [47706] [] [] [((0,0),(1,0))]
DISCARD 47705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47706 [(0,0)] HALF_D_PLUS_2 [47704] [] [] [] []
IDLE 47707 [(0,0)] 95 [] [] [] [] []
INJECT_T 47708 [(0,1)] D [] [] [] [] []
MERGE 47709 [(0,1),(0,0)] D [] [47711] [] [] [((0,0),(0,1))]
DISCARD 47710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47711 [(0,0)] HALF_D_PLUS_2 [47709] [] [] [] []
IDLE 47712 [(0,0)] 177 [] [] [] [] []
INJECT_T 47713 [(1,0)] D [] [] [] [] []
MERGE 47714 [(1,0),(0,0)] D [] [47716] [] [] [((0,0),(1,0))]
DISCARD 47715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47716 [(0,0)] HALF_D_PLUS_2 [47714] [] [] [] []
IDLE 47717 [(0,0)] 194 [] [] [] [] []
INJECT_T 47718 [(0,1)] D [] [] [] [] []
MERGE 47719 [(0,1),(0,0)] D [] [47721] [] [] [((0,0),(0,1))]
DISCARD 47720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47721 [(0,0)] HALF_D_PLUS_2 [47719] [] [] [] []
IDLE 47722 [(0,0)] 146 [] [] [] [] []
INJECT_T 47723 [(1,0)] D [] [] [] [] []
MERGE 47724 [(1,0),(0,0)] D [] [47726] [] [] [((0,0),(1,0))]
DISCARD 47725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47726 [(0,0)] HALF_D_PLUS_2 [47724] [] [] [] []
IDLE 47727 [(0,0)] 137 [] [] [] [] []
INJECT_T 47728 [(0,1)] D [] [] [] [] []
MERGE 47729 [(0,1),(0,0)] D [] [47731] [] [] [((0,0),(0,1))]
DISCARD 47730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47731 [(0,0)] HALF_D_PLUS_2 [47729] [] [] [] []
IDLE 47732 [(0,0)] 162 [] [] [] [] []
INJECT_T 47733 [(1,0)] D [] [] [] [] []
MERGE 47734 [(1,0),(0,0)] D [] [47736] [] [] [((0,0),(1,0))]
DISCARD 47735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47736 [(0,0)] HALF_D_PLUS_2 [47734] [] [] [] []
IDLE 47737 [(0,0)] 126 [] [] [] [] []
INJECT_T 47738 [(0,1)] D [] [] [] [] []
MERGE 47739 [(0,1),(0,0)] D [] [47741] [] [] [((0,0),(0,1))]
DISCARD 47740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47741 [(0,0)] HALF_D_PLUS_2 [47739] [] [] [] []
IDLE 47742 [(0,0)] 92 [] [] [] [] []
INJECT_T 47743 [(1,0)] D [] [] [] [] []
MERGE 47744 [(1,0),(0,0)] D [] [47746] [] [] [((0,0),(1,0))]
DISCARD 47745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47746 [(0,0)] HALF_D_PLUS_2 [47744] [] [] [] []
IDLE 47747 [(0,0)] 80 [] [] [] [] []
INJECT_T 47748 [(0,1)] D [] [] [] [] []
MERGE 47749 [(0,1),(0,0)] D [] [47751] [] [] [((0,0),(0,1))]
DISCARD 47750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47751 [(0,0)] HALF_D_PLUS_2 [47749] [] [] [] []
IDLE 47752 [(0,0)] 195 [] [] [] [] []
INJECT_T 47753 [(1,0)] D [] [] [] [] []
MERGE 47754 [(1,0),(0,0)] D [] [47756] [] [] [((0,0),(1,0))]
DISCARD 47755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47756 [(0,0)] HALF_D_PLUS_2 [47754] [] [] [] []
IDLE 47757 [(0,0)] 101 [] [] [] [] []
INJECT_T 47758 [(0,1)] D [] [] [] [] []
MERGE 47759 [(0,1),(0,0)] D [] [47761] [] [] [((0,0),(0,1))]
DISCARD 47760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47761 [(0,0)] HALF_D_PLUS_2 [47759] [] [] [] []
IDLE 47762 [(0,0)] 142 [] [] [] [] []
INJECT_T 47763 [(1,0)] D [] [] [] [] []
MERGE 47764 [(1,0),(0,0)] D [] [47766] [] [] [((0,0),(1,0))]
DISCARD 47765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47766 [(0,0)] HALF_D_PLUS_2 [47764] [] [] [] []
IDLE 47767 [(0,0)] 185 [] [] [] [] []
INJECT_T 47768 [(0,1)] D [] [] [] [] []
MERGE 47769 [(0,1),(0,0)] D [] [47771] [] [] [((0,0),(0,1))]
DISCARD 47770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47771 [(0,0)] HALF_D_PLUS_2 [47769] [] [] [] []
IDLE 47772 [(0,0)] 133 [] [] [] [] []
INJECT_T 47773 [(1,0)] D [] [] [] [] []
MERGE 47774 [(1,0),(0,0)] D [] [47776] [] [] [((0,0),(1,0))]
DISCARD 47775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47776 [(0,0)] HALF_D_PLUS_2 [47774] [] [] [] []
IDLE 47777 [(0,0)] 131 [] [] [] [] []
INJECT_T 47778 [(0,1)] D [] [] [] [] []
MERGE 47779 [(0,1),(0,0)] D [] [47781] [] [] [((0,0),(0,1))]
DISCARD 47780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47781 [(0,0)] HALF_D_PLUS_2 [47779] [] [] [] []
IDLE 47782 [(0,0)] 180 [] [] [] [] []
INJECT_T 47783 [(1,0)] D [] [] [] [] []
MERGE 47784 [(1,0),(0,0)] D [] [47786] [] [] [((0,0),(1,0))]
DISCARD 47785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47786 [(0,0)] HALF_D_PLUS_2 [47784] [] [] [] []
IDLE 47787 [(0,0)] 162 [] [] [] [] []
INJECT_T 47788 [(0,1)] D [] [] [] [] []
MERGE 47789 [(0,1),(0,0)] D [] [47791] [] [] [((0,0),(0,1))]
DISCARD 47790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47791 [(0,0)] HALF_D_PLUS_2 [47789] [] [] [] []
IDLE 47792 [(0,0)] 138 [] [] [] [] []
INJECT_T 47793 [(1,0)] D [] [] [] [] []
MERGE 47794 [(1,0),(0,0)] D [] [47796] [] [] [((0,0),(1,0))]
DISCARD 47795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47796 [(0,0)] HALF_D_PLUS_2 [47794] [] [] [] []
IDLE 47797 [(0,0)] 133 [] [] [] [] []
INJECT_T 47798 [(0,1)] D [] [] [] [] []
MERGE 47799 [(0,1),(0,0)] D [] [47801] [] [] [((0,0),(0,1))]
DISCARD 47800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47801 [(0,0)] HALF_D_PLUS_2 [47799] [] [] [] []
IDLE 47802 [(0,0)] 55 [] [] [] [] []
INJECT_T 47803 [(1,0)] D [] [] [] [] []
MERGE 47804 [(1,0),(0,0)] D [] [47806] [] [] [((0,0),(1,0))]
DISCARD 47805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47806 [(0,0)] HALF_D_PLUS_2 [47804] [] [] [] []
IDLE 47807 [(0,0)] 13 [] [] [] [] []
INJECT_T 47808 [(0,1)] D [] [] [] [] []
MERGE 47809 [(0,1),(0,0)] D [] [47811] [] [] [((0,0),(0,1))]
DISCARD 47810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47811 [(0,0)] HALF_D_PLUS_2 [47809] [] [] [] []
IDLE 47812 [(0,0)] 169 [] [] [] [] []
INJECT_T 47813 [(1,0)] D [] [] [] [] []
MERGE 47814 [(1,0),(0,0)] D [] [47816] [] [] [((0,0),(1,0))]
DISCARD 47815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47816 [(0,0)] HALF_D_PLUS_2 [47814] [] [] [] []
IDLE 47817 [(0,0)] 33 [] [] [] [] []
INJECT_T 47818 [(0,1)] D [] [] [] [] []
MERGE 47819 [(0,1),(0,0)] D [] [47821] [] [] [((0,0),(0,1))]
DISCARD 47820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47821 [(0,0)] HALF_D_PLUS_2 [47819] [] [] [] []
IDLE 47822 [(0,0)] 91 [] [] [] [] []
INJECT_T 47823 [(1,0)] D [] [] [] [] []
MERGE 47824 [(1,0),(0,0)] D [] [47826] [] [] [((0,0),(1,0))]
DISCARD 47825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47826 [(0,0)] HALF_D_PLUS_2 [47824] [] [] [] []
IDLE 47827 [(0,0)] 11 [] [] [] [] []
INJECT_T 47828 [(0,1)] D [] [] [] [] []
MERGE 47829 [(0,1),(0,0)] D [] [47831] [] [] [((0,0),(0,1))]
DISCARD 47830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47831 [(0,0)] HALF_D_PLUS_2 [47829] [] [] [] []
IDLE 47832 [(0,0)] 60 [] [] [] [] []
INJECT_T 47833 [(1,0)] D [] [] [] [] []
MERGE 47834 [(1,0),(0,0)] D [] [47836] [] [] [((0,0),(1,0))]
DISCARD 47835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47836 [(0,0)] HALF_D_PLUS_2 [47834] [] [] [] []
IDLE 47837 [(0,0)] 43 [] [] [] [] []
INJECT_T 47838 [(0,1)] D [] [] [] [] []
MERGE 47839 [(0,1),(0,0)] D [] [47841] [] [] [((0,0),(0,1))]
DISCARD 47840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47841 [(0,0)] HALF_D_PLUS_2 [47839] [] [] [] []
IDLE 47842 [(0,0)] 155 [] [] [] [] []
INJECT_T 47843 [(1,0)] D [] [] [] [] []
MERGE 47844 [(1,0),(0,0)] D [] [47846] [] [] [((0,0),(1,0))]
DISCARD 47845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47846 [(0,0)] HALF_D_PLUS_2 [47844] [] [] [] []
IDLE 47847 [(0,0)] 11 [] [] [] [] []
INJECT_T 47848 [(0,1)] D [] [] [] [] []
MERGE 47849 [(0,1),(0,0)] D [] [47851] [] [] [((0,0),(0,1))]
DISCARD 47850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47851 [(0,0)] HALF_D_PLUS_2 [47849] [] [] [] []
IDLE 47852 [(0,0)] 76 [] [] [] [] []
INJECT_T 47853 [(1,0)] D [] [] [] [] []
MERGE 47854 [(1,0),(0,0)] D [] [47856] [] [] [((0,0),(1,0))]
DISCARD 47855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47856 [(0,0)] HALF_D_PLUS_2 [47854] [] [] [] []
IDLE 47857 [(0,0)] 161 [] [] [] [] []
INJECT_T 47858 [(0,1)] D [] [] [] [] []
MERGE 47859 [(0,1),(0,0)] D [] [47861] [] [] [((0,0),(0,1))]
DISCARD 47860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47861 [(0,0)] HALF_D_PLUS_2 [47859] [] [] [] []
IDLE 47862 [(0,0)] 36 [] [] [] [] []
INJECT_T 47863 [(1,0)] D [] [] [] [] []
MERGE 47864 [(1,0),(0,0)] D [] [47866] [] [] [((0,0),(1,0))]
DISCARD 47865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47866 [(0,0)] HALF_D_PLUS_2 [47864] [] [] [] []
IDLE 47867 [(0,0)] 190 [] [] [] [] []
INJECT_T 47868 [(0,1)] D [] [] [] [] []
MERGE 47869 [(0,1),(0,0)] D [] [47871] [] [] [((0,0),(0,1))]
DISCARD 47870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47871 [(0,0)] HALF_D_PLUS_2 [47869] [] [] [] []
IDLE 47872 [(0,0)] 74 [] [] [] [] []
INJECT_T 47873 [(1,0)] D [] [] [] [] []
MERGE 47874 [(1,0),(0,0)] D [] [47876] [] [] [((0,0),(1,0))]
DISCARD 47875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47876 [(0,0)] HALF_D_PLUS_2 [47874] [] [] [] []
IDLE 47877 [(0,0)] 46 [] [] [] [] []
INJECT_T 47878 [(0,1)] D [] [] [] [] []
MERGE 47879 [(0,1),(0,0)] D [] [47881] [] [] [((0,0),(0,1))]
DISCARD 47880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47881 [(0,0)] HALF_D_PLUS_2 [47879] [] [] [] []
IDLE 47882 [(0,0)] 64 [] [] [] [] []
INJECT_T 47883 [(1,0)] D [] [] [] [] []
MERGE 47884 [(1,0),(0,0)] D [] [47886] [] [] [((0,0),(1,0))]
DISCARD 47885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47886 [(0,0)] HALF_D_PLUS_2 [47884] [] [] [] []
IDLE 47887 [(0,0)] 23 [] [] [] [] []
INJECT_T 47888 [(0,1)] D [] [] [] [] []
MERGE 47889 [(0,1),(0,0)] D [] [47891] [] [] [((0,0),(0,1))]
DISCARD 47890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47891 [(0,0)] HALF_D_PLUS_2 [47889] [] [] [] []
IDLE 47892 [(0,0)] 107 [] [] [] [] []
INJECT_T 47893 [(1,0)] D [] [] [] [] []
MERGE 47894 [(1,0),(0,0)] D [] [47896] [] [] [((0,0),(1,0))]
DISCARD 47895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47896 [(0,0)] HALF_D_PLUS_2 [47894] [] [] [] []
IDLE 47897 [(0,0)] 85 [] [] [] [] []
INJECT_T 47898 [(0,1)] D [] [] [] [] []
MERGE 47899 [(0,1),(0,0)] D [] [47901] [] [] [((0,0),(0,1))]
DISCARD 47900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47901 [(0,0)] HALF_D_PLUS_2 [47899] [] [] [] []
IDLE 47902 [(0,0)] 21 [] [] [] [] []
INJECT_T 47903 [(1,0)] D [] [] [] [] []
MERGE 47904 [(1,0),(0,0)] D [] [47906] [] [] [((0,0),(1,0))]
DISCARD 47905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47906 [(0,0)] HALF_D_PLUS_2 [47904] [] [] [] []
IDLE 47907 [(0,0)] 98 [] [] [] [] []
INJECT_T 47908 [(0,1)] D [] [] [] [] []
MERGE 47909 [(0,1),(0,0)] D [] [47911] [] [] [((0,0),(0,1))]
DISCARD 47910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47911 [(0,0)] HALF_D_PLUS_2 [47909] [] [] [] []
IDLE 47912 [(0,0)] 164 [] [] [] [] []
INJECT_T 47913 [(1,0)] D [] [] [] [] []
MERGE 47914 [(1,0),(0,0)] D [] [47916] [] [] [((0,0),(1,0))]
DISCARD 47915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47916 [(0,0)] HALF_D_PLUS_2 [47914] [] [] [] []
IDLE 47917 [(0,0)] 157 [] [] [] [] []
INJECT_T 47918 [(0,1)] D [] [] [] [] []
MERGE 47919 [(0,1),(0,0)] D [] [47921] [] [] [((0,0),(0,1))]
DISCARD 47920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47921 [(0,0)] HALF_D_PLUS_2 [47919] [] [] [] []
IDLE 47922 [(0,0)] 74 [] [] [] [] []
INJECT_T 47923 [(1,0)] D [] [] [] [] []
MERGE 47924 [(1,0),(0,0)] D [] [47926] [] [] [((0,0),(1,0))]
DISCARD 47925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47926 [(0,0)] HALF_D_PLUS_2 [47924] [] [] [] []
IDLE 47927 [(0,0)] 80 [] [] [] [] []
INJECT_T 47928 [(0,1)] D [] [] [] [] []
MERGE 47929 [(0,1),(0,0)] D [] [47931] [] [] [((0,0),(0,1))]
DISCARD 47930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47931 [(0,0)] HALF_D_PLUS_2 [47929] [] [] [] []
IDLE 47932 [(0,0)] 41 [] [] [] [] []
INJECT_T 47933 [(1,0)] D [] [] [] [] []
MERGE 47934 [(1,0),(0,0)] D [] [47936] [] [] [((0,0),(1,0))]
DISCARD 47935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47936 [(0,0)] HALF_D_PLUS_2 [47934] [] [] [] []
IDLE 47937 [(0,0)] 169 [] [] [] [] []
INJECT_T 47938 [(0,1)] D [] [] [] [] []
MERGE 47939 [(0,1),(0,0)] D [] [47941] [] [] [((0,0),(0,1))]
DISCARD 47940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47941 [(0,0)] HALF_D_PLUS_2 [47939] [] [] [] []
IDLE 47942 [(0,0)] 194 [] [] [] [] []
INJECT_T 47943 [(1,0)] D [] [] [] [] []
MERGE 47944 [(1,0),(0,0)] D [] [47946] [] [] [((0,0),(1,0))]
DISCARD 47945 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47946 [(0,0)] HALF_D_PLUS_2 [47944] [] [] [] []
IDLE 47947 [(0,0)] 192 [] [] [] [] []
INJECT_T 47948 [(0,1)] D [] [] [] [] []
MERGE 47949 [(0,1),(0,0)] D [] [47951] [] [] [((0,0),(0,1))]
DISCARD 47950 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47951 [(0,0)] HALF_D_PLUS_2 [47949] [] [] [] []
IDLE 47952 [(0,0)] 91 [] [] [] [] []
INJECT_T 47953 [(1,0)] D [] [] [] [] []
MERGE 47954 [(1,0),(0,0)] D [] [47956] [] [] [((0,0),(1,0))]
DISCARD 47955 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47956 [(0,0)] HALF_D_PLUS_2 [47954] [] [] [] []
IDLE 47957 [(0,0)] 76 [] [] [] [] []
INJECT_T 47958 [(0,1)] D [] [] [] [] []
MERGE 47959 [(0,1),(0,0)] D [] [47961] [] [] [((0,0),(0,1))]
DISCARD 47960 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47961 [(0,0)] HALF_D_PLUS_2 [47959] [] [] [] []
IDLE 47962 [(0,0)] 141 [] [] [] [] []
INJECT_T 47963 [(1,0)] D [] [] [] [] []
MERGE 47964 [(1,0),(0,0)] D [] [47966] [] [] [((0,0),(1,0))]
DISCARD 47965 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47966 [(0,0)] HALF_D_PLUS_2 [47964] [] [] [] []
IDLE 47967 [(0,0)] 190 [] [] [] [] []
INJECT_T 47968 [(0,1)] D [] [] [] [] []
MERGE 47969 [(0,1),(0,0)] D [] [47971] [] [] [((0,0),(0,1))]
DISCARD 47970 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47971 [(0,0)] HALF_D_PLUS_2 [47969] [] [] [] []
IDLE 47972 [(0,0)] 159 [] [] [] [] []
INJECT_T 47973 [(1,0)] D [] [] [] [] []
MERGE 47974 [(1,0),(0,0)] D [] [47976] [] [] [((0,0),(1,0))]
DISCARD 47975 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47976 [(0,0)] HALF_D_PLUS_2 [47974] [] [] [] []
IDLE 47977 [(0,0)] 80 [] [] [] [] []
INJECT_T 47978 [(0,1)] D [] [] [] [] []
MERGE 47979 [(0,1),(0,0)] D [] [47981] [] [] [((0,0),(0,1))]
DISCARD 47980 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47981 [(0,0)] HALF_D_PLUS_2 [47979] [] [] [] []
IDLE 47982 [(0,0)] 170 [] [] [] [] []
INJECT_T 47983 [(1,0)] D [] [] [] [] []
MERGE 47984 [(1,0),(0,0)] D [] [47986] [] [] [((0,0),(1,0))]
DISCARD 47985 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47986 [(0,0)] HALF_D_PLUS_2 [47984] [] [] [] []
IDLE 47987 [(0,0)] 152 [] [] [] [] []
INJECT_T 47988 [(0,1)] D [] [] [] [] []
MERGE 47989 [(0,1),(0,0)] D [] [47991] [] [] [((0,0),(0,1))]
DISCARD 47990 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 47991 [(0,0)] HALF_D_PLUS_2 [47989] [] [] [] []
IDLE 47992 [(0,0)] 50 [] [] [] [] []
INJECT_T 47993 [(1,0)] D [] [] [] [] []
MERGE 47994 [(1,0),(0,0)] D [] [47996] [] [] [((0,0),(1,0))]
DISCARD 47995 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 47996 [(0,0)] HALF_D_PLUS_2 [47994] [] [] [] []
IDLE 47997 [(0,0)] 141 [] [] [] [] []
INJECT_T 47998 [(0,1)] D [] [] [] [] []
MERGE 47999 [(0,1),(0,0)] D [] [48001] [] [] [((0,0),(0,1))]
DISCARD 48000 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48001 [(0,0)] HALF_D_PLUS_2 [47999] [] [] [] []
IDLE 48002 [(0,0)] 193 [] [] [] [] []
INJECT_T 48003 [(1,0)] D [] [] [] [] []
MERGE 48004 [(1,0),(0,0)] D [] [48006] [] [] [((0,0),(1,0))]
DISCARD 48005 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48006 [(0,0)] HALF_D_PLUS_2 [48004] [] [] [] []
IDLE 48007 [(0,0)] 54 [] [] [] [] []
INJECT_T 48008 [(0,1)] D [] [] [] [] []
MERGE 48009 [(0,1),(0,0)] D [] [48011] [] [] [((0,0),(0,1))]
DISCARD 48010 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48011 [(0,0)] HALF_D_PLUS_2 [48009] [] [] [] []
IDLE 48012 [(0,0)] 200 [] [] [] [] []
INJECT_T 48013 [(1,0)] D [] [] [] [] []
MERGE 48014 [(1,0),(0,0)] D [] [48016] [] [] [((0,0),(1,0))]
DISCARD 48015 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48016 [(0,0)] HALF_D_PLUS_2 [48014] [] [] [] []
IDLE 48017 [(0,0)] 7 [] [] [] [] []
INJECT_T 48018 [(0,1)] D [] [] [] [] []
MERGE 48019 [(0,1),(0,0)] D [] [48021] [] [] [((0,0),(0,1))]
DISCARD 48020 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48021 [(0,0)] HALF_D_PLUS_2 [48019] [] [] [] []
IDLE 48022 [(0,0)] 153 [] [] [] [] []
INJECT_T 48023 [(1,0)] D [] [] [] [] []
MERGE 48024 [(1,0),(0,0)] D [] [48026] [] [] [((0,0),(1,0))]
DISCARD 48025 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48026 [(0,0)] HALF_D_PLUS_2 [48024] [] [] [] []
IDLE 48027 [(0,0)] 58 [] [] [] [] []
INJECT_T 48028 [(0,1)] D [] [] [] [] []
MERGE 48029 [(0,1),(0,0)] D [] [48031] [] [] [((0,0),(0,1))]
DISCARD 48030 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48031 [(0,0)] HALF_D_PLUS_2 [48029] [] [] [] []
IDLE 48032 [(0,0)] 10 [] [] [] [] []
INJECT_T 48033 [(1,0)] D [] [] [] [] []
MERGE 48034 [(1,0),(0,0)] D [] [48036] [] [] [((0,0),(1,0))]
DISCARD 48035 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48036 [(0,0)] HALF_D_PLUS_2 [48034] [] [] [] []
IDLE 48037 [(0,0)] 22 [] [] [] [] []
INJECT_T 48038 [(0,1)] D [] [] [] [] []
MERGE 48039 [(0,1),(0,0)] D [] [48041] [] [] [((0,0),(0,1))]
DISCARD 48040 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48041 [(0,0)] HALF_D_PLUS_2 [48039] [] [] [] []
IDLE 48042 [(0,0)] 97 [] [] [] [] []
INJECT_T 48043 [(1,0)] D [] [] [] [] []
MERGE 48044 [(1,0),(0,0)] D [] [48046] [] [] [((0,0),(1,0))]
DISCARD 48045 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48046 [(0,0)] HALF_D_PLUS_2 [48044] [] [] [] []
IDLE 48047 [(0,0)] 118 [] [] [] [] []
INJECT_T 48048 [(0,1)] D [] [] [] [] []
MERGE 48049 [(0,1),(0,0)] D [] [48051] [] [] [((0,0),(0,1))]
DISCARD 48050 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48051 [(0,0)] HALF_D_PLUS_2 [48049] [] [] [] []
IDLE 48052 [(0,0)] 160 [] [] [] [] []
INJECT_T 48053 [(1,0)] D [] [] [] [] []
MERGE 48054 [(1,0),(0,0)] D [] [48056] [] [] [((0,0),(1,0))]
DISCARD 48055 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48056 [(0,0)] HALF_D_PLUS_2 [48054] [] [] [] []
IDLE 48057 [(0,0)] 3 [] [] [] [] []
INJECT_T 48058 [(0,1)] D [] [] [] [] []
MERGE 48059 [(0,1),(0,0)] D [] [48061] [] [] [((0,0),(0,1))]
DISCARD 48060 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48061 [(0,0)] HALF_D_PLUS_2 [48059] [] [] [] []
IDLE 48062 [(0,0)] 25 [] [] [] [] []
INJECT_T 48063 [(1,0)] D [] [] [] [] []
MERGE 48064 [(1,0),(0,0)] D [] [48066] [] [] [((0,0),(1,0))]
DISCARD 48065 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48066 [(0,0)] HALF_D_PLUS_2 [48064] [] [] [] []
IDLE 48067 [(0,0)] 140 [] [] [] [] []
INJECT_T 48068 [(0,1)] D [] [] [] [] []
MERGE 48069 [(0,1),(0,0)] D [] [48071] [] [] [((0,0),(0,1))]
DISCARD 48070 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48071 [(0,0)] HALF_D_PLUS_2 [48069] [] [] [] []
IDLE 48072 [(0,0)] 61 [] [] [] [] []
INJECT_T 48073 [(1,0)] D [] [] [] [] []
MERGE 48074 [(1,0),(0,0)] D [] [48076] [] [] [((0,0),(1,0))]
DISCARD 48075 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48076 [(0,0)] HALF_D_PLUS_2 [48074] [] [] [] []
IDLE 48077 [(0,0)] 113 [] [] [] [] []
INJECT_T 48078 [(0,1)] D [] [] [] [] []
MERGE 48079 [(0,1),(0,0)] D [] [48081] [] [] [((0,0),(0,1))]
DISCARD 48080 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48081 [(0,0)] HALF_D_PLUS_2 [48079] [] [] [] []
IDLE 48082 [(0,0)] 35 [] [] [] [] []
INJECT_T 48083 [(1,0)] D [] [] [] [] []
MERGE 48084 [(1,0),(0,0)] D [] [48086] [] [] [((0,0),(1,0))]
DISCARD 48085 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48086 [(0,0)] HALF_D_PLUS_2 [48084] [] [] [] []
IDLE 48087 [(0,0)] 93 [] [] [] [] []
INJECT_T 48088 [(0,1)] D [] [] [] [] []
MERGE 48089 [(0,1),(0,0)] D [] [48091] [] [] [((0,0),(0,1))]
DISCARD 48090 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48091 [(0,0)] HALF_D_PLUS_2 [48089] [] [] [] []
IDLE 48092 [(0,0)] 132 [] [] [] [] []
INJECT_T 48093 [(1,0)] D [] [] [] [] []
MERGE 48094 [(1,0),(0,0)] D [] [48096] [] [] [((0,0),(1,0))]
DISCARD 48095 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48096 [(0,0)] HALF_D_PLUS_2 [48094] [] [] [] []
IDLE 48097 [(0,0)] 195 [] [] [] [] []
INJECT_T 48098 [(0,1)] D [] [] [] [] []
MERGE 48099 [(0,1),(0,0)] D [] [48101] [] [] [((0,0),(0,1))]
DISCARD 48100 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48101 [(0,0)] HALF_D_PLUS_2 [48099] [] [] [] []
IDLE 48102 [(0,0)] 89 [] [] [] [] []
INJECT_T 48103 [(1,0)] D [] [] [] [] []
MERGE 48104 [(1,0),(0,0)] D [] [48106] [] [] [((0,0),(1,0))]
DISCARD 48105 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48106 [(0,0)] HALF_D_PLUS_2 [48104] [] [] [] []
IDLE 48107 [(0,0)] 164 [] [] [] [] []
INJECT_T 48108 [(0,1)] D [] [] [] [] []
MERGE 48109 [(0,1),(0,0)] D [] [48111] [] [] [((0,0),(0,1))]
DISCARD 48110 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48111 [(0,0)] HALF_D_PLUS_2 [48109] [] [] [] []
IDLE 48112 [(0,0)] 170 [] [] [] [] []
INJECT_T 48113 [(1,0)] D [] [] [] [] []
MERGE 48114 [(1,0),(0,0)] D [] [48116] [] [] [((0,0),(1,0))]
DISCARD 48115 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48116 [(0,0)] HALF_D_PLUS_2 [48114] [] [] [] []
IDLE 48117 [(0,0)] 2 [] [] [] [] []
INJECT_T 48118 [(0,1)] D [] [] [] [] []
MERGE 48119 [(0,1),(0,0)] D [] [48121] [] [] [((0,0),(0,1))]
DISCARD 48120 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48121 [(0,0)] HALF_D_PLUS_2 [48119] [] [] [] []
IDLE 48122 [(0,0)] 171 [] [] [] [] []
INJECT_T 48123 [(1,0)] D [] [] [] [] []
MERGE 48124 [(1,0),(0,0)] D [] [48126] [] [] [((0,0),(1,0))]
DISCARD 48125 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48126 [(0,0)] HALF_D_PLUS_2 [48124] [] [] [] []
IDLE 48127 [(0,0)] 10 [] [] [] [] []
INJECT_T 48128 [(0,1)] D [] [] [] [] []
MERGE 48129 [(0,1),(0,0)] D [] [48131] [] [] [((0,0),(0,1))]
DISCARD 48130 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48131 [(0,0)] HALF_D_PLUS_2 [48129] [] [] [] []
IDLE 48132 [(0,0)] 126 [] [] [] [] []
INJECT_T 48133 [(1,0)] D [] [] [] [] []
MERGE 48134 [(1,0),(0,0)] D [] [48136] [] [] [((0,0),(1,0))]
DISCARD 48135 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48136 [(0,0)] HALF_D_PLUS_2 [48134] [] [] [] []
IDLE 48137 [(0,0)] 124 [] [] [] [] []
INJECT_T 48138 [(0,1)] D [] [] [] [] []
MERGE 48139 [(0,1),(0,0)] D [] [48141] [] [] [((0,0),(0,1))]
DISCARD 48140 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48141 [(0,0)] HALF_D_PLUS_2 [48139] [] [] [] []
IDLE 48142 [(0,0)] 172 [] [] [] [] []
INJECT_T 48143 [(1,0)] D [] [] [] [] []
MERGE 48144 [(1,0),(0,0)] D [] [48146] [] [] [((0,0),(1,0))]
DISCARD 48145 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48146 [(0,0)] HALF_D_PLUS_2 [48144] [] [] [] []
IDLE 48147 [(0,0)] 147 [] [] [] [] []
INJECT_T 48148 [(0,1)] D [] [] [] [] []
MERGE 48149 [(0,1),(0,0)] D [] [48151] [] [] [((0,0),(0,1))]
DISCARD 48150 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48151 [(0,0)] HALF_D_PLUS_2 [48149] [] [] [] []
IDLE 48152 [(0,0)] 193 [] [] [] [] []
INJECT_T 48153 [(1,0)] D [] [] [] [] []
MERGE 48154 [(1,0),(0,0)] D [] [48156] [] [] [((0,0),(1,0))]
DISCARD 48155 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48156 [(0,0)] HALF_D_PLUS_2 [48154] [] [] [] []
IDLE 48157 [(0,0)] 135 [] [] [] [] []
INJECT_T 48158 [(0,1)] D [] [] [] [] []
MERGE 48159 [(0,1),(0,0)] D [] [48161] [] [] [((0,0),(0,1))]
DISCARD 48160 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48161 [(0,0)] HALF_D_PLUS_2 [48159] [] [] [] []
IDLE 48162 [(0,0)] 26 [] [] [] [] []
INJECT_T 48163 [(1,0)] D [] [] [] [] []
MERGE 48164 [(1,0),(0,0)] D [] [48166] [] [] [((0,0),(1,0))]
DISCARD 48165 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48166 [(0,0)] HALF_D_PLUS_2 [48164] [] [] [] []
IDLE 48167 [(0,0)] 24 [] [] [] [] []
INJECT_T 48168 [(0,1)] D [] [] [] [] []
MERGE 48169 [(0,1),(0,0)] D [] [48171] [] [] [((0,0),(0,1))]
DISCARD 48170 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48171 [(0,0)] HALF_D_PLUS_2 [48169] [] [] [] []
IDLE 48172 [(0,0)] 167 [] [] [] [] []
INJECT_T 48173 [(1,0)] D [] [] [] [] []
MERGE 48174 [(1,0),(0,0)] D [] [48176] [] [] [((0,0),(1,0))]
DISCARD 48175 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48176 [(0,0)] HALF_D_PLUS_2 [48174] [] [] [] []
IDLE 48177 [(0,0)] 145 [] [] [] [] []
INJECT_T 48178 [(0,1)] D [] [] [] [] []
MERGE 48179 [(0,1),(0,0)] D [] [48181] [] [] [((0,0),(0,1))]
DISCARD 48180 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48181 [(0,0)] HALF_D_PLUS_2 [48179] [] [] [] []
IDLE 48182 [(0,0)] 134 [] [] [] [] []
INJECT_T 48183 [(1,0)] D [] [] [] [] []
MERGE 48184 [(1,0),(0,0)] D [] [48186] [] [] [((0,0),(1,0))]
DISCARD 48185 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48186 [(0,0)] HALF_D_PLUS_2 [48184] [] [] [] []
IDLE 48187 [(0,0)] 167 [] [] [] [] []
INJECT_T 48188 [(0,1)] D [] [] [] [] []
MERGE 48189 [(0,1),(0,0)] D [] [48191] [] [] [((0,0),(0,1))]
DISCARD 48190 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48191 [(0,0)] HALF_D_PLUS_2 [48189] [] [] [] []
IDLE 48192 [(0,0)] 74 [] [] [] [] []
INJECT_T 48193 [(1,0)] D [] [] [] [] []
MERGE 48194 [(1,0),(0,0)] D [] [48196] [] [] [((0,0),(1,0))]
DISCARD 48195 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48196 [(0,0)] HALF_D_PLUS_2 [48194] [] [] [] []
IDLE 48197 [(0,0)] 127 [] [] [] [] []
INJECT_T 48198 [(0,1)] D [] [] [] [] []
MERGE 48199 [(0,1),(0,0)] D [] [48201] [] [] [((0,0),(0,1))]
DISCARD 48200 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48201 [(0,0)] HALF_D_PLUS_2 [48199] [] [] [] []
IDLE 48202 [(0,0)] 53 [] [] [] [] []
INJECT_T 48203 [(1,0)] D [] [] [] [] []
MERGE 48204 [(1,0),(0,0)] D [] [48206] [] [] [((0,0),(1,0))]
DISCARD 48205 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48206 [(0,0)] HALF_D_PLUS_2 [48204] [] [] [] []
IDLE 48207 [(0,0)] 154 [] [] [] [] []
INJECT_T 48208 [(0,1)] D [] [] [] [] []
MERGE 48209 [(0,1),(0,0)] D [] [48211] [] [] [((0,0),(0,1))]
DISCARD 48210 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48211 [(0,0)] HALF_D_PLUS_2 [48209] [] [] [] []
IDLE 48212 [(0,0)] 55 [] [] [] [] []
INJECT_T 48213 [(1,0)] D [] [] [] [] []
MERGE 48214 [(1,0),(0,0)] D [] [48216] [] [] [((0,0),(1,0))]
DISCARD 48215 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48216 [(0,0)] HALF_D_PLUS_2 [48214] [] [] [] []
IDLE 48217 [(0,0)] 81 [] [] [] [] []
INJECT_T 48218 [(0,1)] D [] [] [] [] []
MERGE 48219 [(0,1),(0,0)] D [] [48221] [] [] [((0,0),(0,1))]
DISCARD 48220 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48221 [(0,0)] HALF_D_PLUS_2 [48219] [] [] [] []
IDLE 48222 [(0,0)] 199 [] [] [] [] []
INJECT_T 48223 [(1,0)] D [] [] [] [] []
MERGE 48224 [(1,0),(0,0)] D [] [48226] [] [] [((0,0),(1,0))]
DISCARD 48225 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48226 [(0,0)] HALF_D_PLUS_2 [48224] [] [] [] []
IDLE 48227 [(0,0)] 36 [] [] [] [] []
INJECT_T 48228 [(0,1)] D [] [] [] [] []
MERGE 48229 [(0,1),(0,0)] D [] [48231] [] [] [((0,0),(0,1))]
DISCARD 48230 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48231 [(0,0)] HALF_D_PLUS_2 [48229] [] [] [] []
IDLE 48232 [(0,0)] 73 [] [] [] [] []
INJECT_T 48233 [(1,0)] D [] [] [] [] []
MERGE 48234 [(1,0),(0,0)] D [] [48236] [] [] [((0,0),(1,0))]
DISCARD 48235 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48236 [(0,0)] HALF_D_PLUS_2 [48234] [] [] [] []
IDLE 48237 [(0,0)] 155 [] [] [] [] []
INJECT_T 48238 [(0,1)] D [] [] [] [] []
MERGE 48239 [(0,1),(0,0)] D [] [48241] [] [] [((0,0),(0,1))]
DISCARD 48240 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48241 [(0,0)] HALF_D_PLUS_2 [48239] [] [] [] []
IDLE 48242 [(0,0)] 132 [] [] [] [] []
INJECT_T 48243 [(1,0)] D [] [] [] [] []
MERGE 48244 [(1,0),(0,0)] D [] [48246] [] [] [((0,0),(1,0))]
DISCARD 48245 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48246 [(0,0)] HALF_D_PLUS_2 [48244] [] [] [] []
IDLE 48247 [(0,0)] 20 [] [] [] [] []
INJECT_T 48248 [(0,1)] D [] [] [] [] []
MERGE 48249 [(0,1),(0,0)] D [] [48251] [] [] [((0,0),(0,1))]
DISCARD 48250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48251 [(0,0)] HALF_D_PLUS_2 [48249] [] [] [] []
IDLE 48252 [(0,0)] 186 [] [] [] [] []
INJECT_T 48253 [(1,0)] D [] [] [] [] []
MERGE 48254 [(1,0),(0,0)] D [] [48256] [] [] [((0,0),(1,0))]
DISCARD 48255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48256 [(0,0)] HALF_D_PLUS_2 [48254] [] [] [] []
IDLE 48257 [(0,0)] 25 [] [] [] [] []
INJECT_T 48258 [(0,1)] D [] [] [] [] []
MERGE 48259 [(0,1),(0,0)] D [] [48261] [] [] [((0,0),(0,1))]
DISCARD 48260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48261 [(0,0)] HALF_D_PLUS_2 [48259] [] [] [] []
IDLE 48262 [(0,0)] 171 [] [] [] [] []
INJECT_T 48263 [(1,0)] D [] [] [] [] []
MERGE 48264 [(1,0),(0,0)] D [] [48266] [] [] [((0,0),(1,0))]
DISCARD 48265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48266 [(0,0)] HALF_D_PLUS_2 [48264] [] [] [] []
IDLE 48267 [(0,0)] 156 [] [] [] [] []
INJECT_T 48268 [(0,1)] D [] [] [] [] []
MERGE 48269 [(0,1),(0,0)] D [] [48271] [] [] [((0,0),(0,1))]
DISCARD 48270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48271 [(0,0)] HALF_D_PLUS_2 [48269] [] [] [] []
IDLE 48272 [(0,0)] 155 [] [] [] [] []
INJECT_T 48273 [(1,0)] D [] [] [] [] []
MERGE 48274 [(1,0),(0,0)] D [] [48276] [] [] [((0,0),(1,0))]
DISCARD 48275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48276 [(0,0)] HALF_D_PLUS_2 [48274] [] [] [] []
IDLE 48277 [(0,0)] 4 [] [] [] [] []
INJECT_T 48278 [(0,1)] D [] [] [] [] []
MERGE 48279 [(0,1),(0,0)] D [] [48281] [] [] [((0,0),(0,1))]
DISCARD 48280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48281 [(0,0)] HALF_D_PLUS_2 [48279] [] [] [] []
IDLE 48282 [(0,0)] 122 [] [] [] [] []
INJECT_T 48283 [(1,0)] D [] [] [] [] []
MERGE 48284 [(1,0),(0,0)] D [] [48286] [] [] [((0,0),(1,0))]
DISCARD 48285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48286 [(0,0)] HALF_D_PLUS_2 [48284] [] [] [] []
IDLE 48287 [(0,0)] 34 [] [] [] [] []
INJECT_T 48288 [(0,1)] D [] [] [] [] []
MERGE 48289 [(0,1),(0,0)] D [] [48291] [] [] [((0,0),(0,1))]
DISCARD 48290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48291 [(0,0)] HALF_D_PLUS_2 [48289] [] [] [] []
IDLE 48292 [(0,0)] 125 [] [] [] [] []
INJECT_T 48293 [(1,0)] D [] [] [] [] []
MERGE 48294 [(1,0),(0,0)] D [] [48296] [] [] [((0,0),(1,0))]
DISCARD 48295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48296 [(0,0)] HALF_D_PLUS_2 [48294] [] [] [] []
IDLE 48297 [(0,0)] 129 [] [] [] [] []
INJECT_T 48298 [(0,1)] D [] [] [] [] []
MERGE 48299 [(0,1),(0,0)] D [] [48301] [] [] [((0,0),(0,1))]
DISCARD 48300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48301 [(0,0)] HALF_D_PLUS_2 [48299] [] [] [] []
IDLE 48302 [(0,0)] 174 [] [] [] [] []
INJECT_T 48303 [(1,0)] D [] [] [] [] []
MERGE 48304 [(1,0),(0,0)] D [] [48306] [] [] [((0,0),(1,0))]
DISCARD 48305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48306 [(0,0)] HALF_D_PLUS_2 [48304] [] [] [] []
IDLE 48307 [(0,0)] 104 [] [] [] [] []
INJECT_T 48308 [(0,1)] D [] [] [] [] []
MERGE 48309 [(0,1),(0,0)] D [] [48311] [] [] [((0,0),(0,1))]
DISCARD 48310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48311 [(0,0)] HALF_D_PLUS_2 [48309] [] [] [] []
IDLE 48312 [(0,0)] 157 [] [] [] [] []
INJECT_T 48313 [(1,0)] D [] [] [] [] []
MERGE 48314 [(1,0),(0,0)] D [] [48316] [] [] [((0,0),(1,0))]
DISCARD 48315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48316 [(0,0)] HALF_D_PLUS_2 [48314] [] [] [] []
IDLE 48317 [(0,0)] 144 [] [] [] [] []
INJECT_T 48318 [(0,1)] D [] [] [] [] []
MERGE 48319 [(0,1),(0,0)] D [] [48321] [] [] [((0,0),(0,1))]
DISCARD 48320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48321 [(0,0)] HALF_D_PLUS_2 [48319] [] [] [] []
IDLE 48322 [(0,0)] 132 [] [] [] [] []
INJECT_T 48323 [(1,0)] D [] [] [] [] []
MERGE 48324 [(1,0),(0,0)] D [] [48326] [] [] [((0,0),(1,0))]
DISCARD 48325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48326 [(0,0)] HALF_D_PLUS_2 [48324] [] [] [] []
IDLE 48327 [(0,0)] 62 [] [] [] [] []
INJECT_T 48328 [(0,1)] D [] [] [] [] []
MERGE 48329 [(0,1),(0,0)] D [] [48331] [] [] [((0,0),(0,1))]
DISCARD 48330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48331 [(0,0)] HALF_D_PLUS_2 [48329] [] [] [] []
IDLE 48332 [(0,0)] 174 [] [] [] [] []
INJECT_T 48333 [(1,0)] D [] [] [] [] []
MERGE 48334 [(1,0),(0,0)] D [] [48336] [] [] [((0,0),(1,0))]
DISCARD 48335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48336 [(0,0)] HALF_D_PLUS_2 [48334] [] [] [] []
IDLE 48337 [(0,0)] 163 [] [] [] [] []
INJECT_T 48338 [(0,1)] D [] [] [] [] []
MERGE 48339 [(0,1),(0,0)] D [] [48341] [] [] [((0,0),(0,1))]
DISCARD 48340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48341 [(0,0)] HALF_D_PLUS_2 [48339] [] [] [] []
IDLE 48342 [(0,0)] 197 [] [] [] [] []
INJECT_T 48343 [(1,0)] D [] [] [] [] []
MERGE 48344 [(1,0),(0,0)] D [] [48346] [] [] [((0,0),(1,0))]
DISCARD 48345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48346 [(0,0)] HALF_D_PLUS_2 [48344] [] [] [] []
IDLE 48347 [(0,0)] 142 [] [] [] [] []
INJECT_T 48348 [(0,1)] D [] [] [] [] []
MERGE 48349 [(0,1),(0,0)] D [] [48351] [] [] [((0,0),(0,1))]
DISCARD 48350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48351 [(0,0)] HALF_D_PLUS_2 [48349] [] [] [] []
IDLE 48352 [(0,0)] 118 [] [] [] [] []
INJECT_T 48353 [(1,0)] D [] [] [] [] []
MERGE 48354 [(1,0),(0,0)] D [] [48356] [] [] [((0,0),(1,0))]
DISCARD 48355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48356 [(0,0)] HALF_D_PLUS_2 [48354] [] [] [] []
IDLE 48357 [(0,0)] 108 [] [] [] [] []
INJECT_T 48358 [(0,1)] D [] [] [] [] []
MERGE 48359 [(0,1),(0,0)] D [] [48361] [] [] [((0,0),(0,1))]
DISCARD 48360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48361 [(0,0)] HALF_D_PLUS_2 [48359] [] [] [] []
IDLE 48362 [(0,0)] 124 [] [] [] [] []
INJECT_T 48363 [(1,0)] D [] [] [] [] []
MERGE 48364 [(1,0),(0,0)] D [] [48366] [] [] [((0,0),(1,0))]
DISCARD 48365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48366 [(0,0)] HALF_D_PLUS_2 [48364] [] [] [] []
IDLE 48367 [(0,0)] 36 [] [] [] [] []
INJECT_T 48368 [(0,1)] D [] [] [] [] []
MERGE 48369 [(0,1),(0,0)] D [] [48371] [] [] [((0,0),(0,1))]
DISCARD 48370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48371 [(0,0)] HALF_D_PLUS_2 [48369] [] [] [] []
IDLE 48372 [(0,0)] 197 [] [] [] [] []
INJECT_T 48373 [(1,0)] D [] [] [] [] []
MERGE 48374 [(1,0),(0,0)] D [] [48376] [] [] [((0,0),(1,0))]
DISCARD 48375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48376 [(0,0)] HALF_D_PLUS_2 [48374] [] [] [] []
IDLE 48377 [(0,0)] 70 [] [] [] [] []
INJECT_T 48378 [(0,1)] D [] [] [] [] []
MERGE 48379 [(0,1),(0,0)] D [] [48381] [] [] [((0,0),(0,1))]
DISCARD 48380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48381 [(0,0)] HALF_D_PLUS_2 [48379] [] [] [] []
IDLE 48382 [(0,0)] 152 [] [] [] [] []
INJECT_T 48383 [(1,0)] D [] [] [] [] []
MERGE 48384 [(1,0),(0,0)] D [] [48386] [] [] [((0,0),(1,0))]
DISCARD 48385 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48386 [(0,0)] HALF_D_PLUS_2 [48384] [] [] [] []
IDLE 48387 [(0,0)] 40 [] [] [] [] []
INJECT_T 48388 [(0,1)] D [] [] [] [] []
MERGE 48389 [(0,1),(0,0)] D [] [48391] [] [] [((0,0),(0,1))]
DISCARD 48390 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48391 [(0,0)] HALF_D_PLUS_2 [48389] [] [] [] []
IDLE 48392 [(0,0)] 36 [] [] [] [] []
INJECT_T 48393 [(1,0)] D [] [] [] [] []
MERGE 48394 [(1,0),(0,0)] D [] [48396] [] [] [((0,0),(1,0))]
DISCARD 48395 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48396 [(0,0)] HALF_D_PLUS_2 [48394] [] [] [] []
IDLE 48397 [(0,0)] 123 [] [] [] [] []
INJECT_T 48398 [(0,1)] D [] [] [] [] []
MERGE 48399 [(0,1),(0,0)] D [] [48401] [] [] [((0,0),(0,1))]
DISCARD 48400 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48401 [(0,0)] HALF_D_PLUS_2 [48399] [] [] [] []
IDLE 48402 [(0,0)] 83 [] [] [] [] []
INJECT_T 48403 [(1,0)] D [] [] [] [] []
MERGE 48404 [(1,0),(0,0)] D [] [48406] [] [] [((0,0),(1,0))]
DISCARD 48405 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48406 [(0,0)] HALF_D_PLUS_2 [48404] [] [] [] []
IDLE 48407 [(0,0)] 165 [] [] [] [] []
INJECT_T 48408 [(0,1)] D [] [] [] [] []
MERGE 48409 [(0,1),(0,0)] D [] [48411] [] [] [((0,0),(0,1))]
DISCARD 48410 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48411 [(0,0)] HALF_D_PLUS_2 [48409] [] [] [] []
IDLE 48412 [(0,0)] 72 [] [] [] [] []
INJECT_T 48413 [(1,0)] D [] [] [] [] []
MERGE 48414 [(1,0),(0,0)] D [] [48416] [] [] [((0,0),(1,0))]
DISCARD 48415 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48416 [(0,0)] HALF_D_PLUS_2 [48414] [] [] [] []
IDLE 48417 [(0,0)] 50 [] [] [] [] []
INJECT_T 48418 [(0,1)] D [] [] [] [] []
MERGE 48419 [(0,1),(0,0)] D [] [48421] [] [] [((0,0),(0,1))]
DISCARD 48420 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48421 [(0,0)] HALF_D_PLUS_2 [48419] [] [] [] []
IDLE 48422 [(0,0)] 89 [] [] [] [] []
INJECT_T 48423 [(1,0)] D [] [] [] [] []
MERGE 48424 [(1,0),(0,0)] D [] [48426] [] [] [((0,0),(1,0))]
DISCARD 48425 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48426 [(0,0)] HALF_D_PLUS_2 [48424] [] [] [] []
IDLE 48427 [(0,0)] 185 [] [] [] [] []
INJECT_T 48428 [(0,1)] D [] [] [] [] []
MERGE 48429 [(0,1),(0,0)] D [] [48431] [] [] [((0,0),(0,1))]
DISCARD 48430 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48431 [(0,0)] HALF_D_PLUS_2 [48429] [] [] [] []
IDLE 48432 [(0,0)] 11 [] [] [] [] []
INJECT_T 48433 [(1,0)] D [] [] [] [] []
MERGE 48434 [(1,0),(0,0)] D [] [48436] [] [] [((0,0),(1,0))]
DISCARD 48435 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48436 [(0,0)] HALF_D_PLUS_2 [48434] [] [] [] []
IDLE 48437 [(0,0)] 119 [] [] [] [] []
INJECT_T 48438 [(0,1)] D [] [] [] [] []
MERGE 48439 [(0,1),(0,0)] D [] [48441] [] [] [((0,0),(0,1))]
DISCARD 48440 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48441 [(0,0)] HALF_D_PLUS_2 [48439] [] [] [] []
IDLE 48442 [(0,0)] 116 [] [] [] [] []
INJECT_T 48443 [(1,0)] D [] [] [] [] []
MERGE 48444 [(1,0),(0,0)] D [] [48446] [] [] [((0,0),(1,0))]
DISCARD 48445 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48446 [(0,0)] HALF_D_PLUS_2 [48444] [] [] [] []
IDLE 48447 [(0,0)] 163 [] [] [] [] []
INJECT_T 48448 [(0,1)] D [] [] [] [] []
MERGE 48449 [(0,1),(0,0)] D [] [48451] [] [] [((0,0),(0,1))]
DISCARD 48450 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48451 [(0,0)] HALF_D_PLUS_2 [48449] [] [] [] []
IDLE 48452 [(0,0)] 14 [] [] [] [] []
INJECT_T 48453 [(1,0)] D [] [] [] [] []
MERGE 48454 [(1,0),(0,0)] D [] [48456] [] [] [((0,0),(1,0))]
DISCARD 48455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48456 [(0,0)] HALF_D_PLUS_2 [48454] [] [] [] []
IDLE 48457 [(0,0)] 129 [] [] [] [] []
INJECT_T 48458 [(0,1)] D [] [] [] [] []
MERGE 48459 [(0,1),(0,0)] D [] [48461] [] [] [((0,0),(0,1))]
DISCARD 48460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48461 [(0,0)] HALF_D_PLUS_2 [48459] [] [] [] []
IDLE 48462 [(0,0)] 29 [] [] [] [] []
INJECT_T 48463 [(1,0)] D [] [] [] [] []
MERGE 48464 [(1,0),(0,0)] D [] [48466] [] [] [((0,0),(1,0))]
DISCARD 48465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48466 [(0,0)] HALF_D_PLUS_2 [48464] [] [] [] []
IDLE 48467 [(0,0)] 55 [] [] [] [] []
INJECT_T 48468 [(0,1)] D [] [] [] [] []
MERGE 48469 [(0,1),(0,0)] D [] [48471] [] [] [((0,0),(0,1))]
DISCARD 48470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48471 [(0,0)] HALF_D_PLUS_2 [48469] [] [] [] []
IDLE 48472 [(0,0)] 129 [] [] [] [] []
INJECT_T 48473 [(1,0)] D [] [] [] [] []
MERGE 48474 [(1,0),(0,0)] D [] [48476] [] [] [((0,0),(1,0))]
DISCARD 48475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48476 [(0,0)] HALF_D_PLUS_2 [48474] [] [] [] []
IDLE 48477 [(0,0)] 186 [] [] [] [] []
INJECT_T 48478 [(0,1)] D [] [] [] [] []
MERGE 48479 [(0,1),(0,0)] D [] [48481] [] [] [((0,0),(0,1))]
DISCARD 48480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48481 [(0,0)] HALF_D_PLUS_2 [48479] [] [] [] []
IDLE 48482 [(0,0)] 114 [] [] [] [] []
INJECT_T 48483 [(1,0)] D [] [] [] [] []
MERGE 48484 [(1,0),(0,0)] D [] [48486] [] [] [((0,0),(1,0))]
DISCARD 48485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48486 [(0,0)] HALF_D_PLUS_2 [48484] [] [] [] []
IDLE 48487 [(0,0)] 184 [] [] [] [] []
INJECT_T 48488 [(0,1)] D [] [] [] [] []
MERGE 48489 [(0,1),(0,0)] D [] [48491] [] [] [((0,0),(0,1))]
DISCARD 48490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48491 [(0,0)] HALF_D_PLUS_2 [48489] [] [] [] []
IDLE 48492 [(0,0)] 70 [] [] [] [] []
INJECT_T 48493 [(1,0)] D [] [] [] [] []
MERGE 48494 [(1,0),(0,0)] D [] [48496] [] [] [((0,0),(1,0))]
DISCARD 48495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48496 [(0,0)] HALF_D_PLUS_2 [48494] [] [] [] []
IDLE 48497 [(0,0)] 83 [] [] [] [] []
INJECT_T 48498 [(0,1)] D [] [] [] [] []
MERGE 48499 [(0,1),(0,0)] D [] [48501] [] [] [((0,0),(0,1))]
DISCARD 48500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48501 [(0,0)] HALF_D_PLUS_2 [48499] [] [] [] []
IDLE 48502 [(0,0)] 186 [] [] [] [] []
INJECT_T 48503 [(1,0)] D [] [] [] [] []
MERGE 48504 [(1,0),(0,0)] D [] [48506] [] [] [((0,0),(1,0))]
DISCARD 48505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48506 [(0,0)] HALF_D_PLUS_2 [48504] [] [] [] []
IDLE 48507 [(0,0)] 152 [] [] [] [] []
INJECT_T 48508 [(0,1)] D [] [] [] [] []
MERGE 48509 [(0,1),(0,0)] D [] [48511] [] [] [((0,0),(0,1))]
DISCARD 48510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48511 [(0,0)] HALF_D_PLUS_2 [48509] [] [] [] []
IDLE 48512 [(0,0)] 94 [] [] [] [] []
INJECT_T 48513 [(1,0)] D [] [] [] [] []
MERGE 48514 [(1,0),(0,0)] D [] [48516] [] [] [((0,0),(1,0))]
DISCARD 48515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48516 [(0,0)] HALF_D_PLUS_2 [48514] [] [] [] []
IDLE 48517 [(0,0)] 160 [] [] [] [] []
INJECT_T 48518 [(0,1)] D [] [] [] [] []
MERGE 48519 [(0,1),(0,0)] D [] [48521] [] [] [((0,0),(0,1))]
DISCARD 48520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48521 [(0,0)] HALF_D_PLUS_2 [48519] [] [] [] []
IDLE 48522 [(0,0)] 141 [] [] [] [] []
INJECT_T 48523 [(1,0)] D [] [] [] [] []
MERGE 48524 [(1,0),(0,0)] D [] [48526] [] [] [((0,0),(1,0))]
DISCARD 48525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48526 [(0,0)] HALF_D_PLUS_2 [48524] [] [] [] []
IDLE 48527 [(0,0)] 116 [] [] [] [] []
INJECT_T 48528 [(0,1)] D [] [] [] [] []
MERGE 48529 [(0,1),(0,0)] D [] [48531] [] [] [((0,0),(0,1))]
DISCARD 48530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48531 [(0,0)] HALF_D_PLUS_2 [48529] [] [] [] []
IDLE 48532 [(0,0)] 101 [] [] [] [] []
INJECT_T 48533 [(1,0)] D [] [] [] [] []
MERGE 48534 [(1,0),(0,0)] D [] [48536] [] [] [((0,0),(1,0))]
DISCARD 48535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48536 [(0,0)] HALF_D_PLUS_2 [48534] [] [] [] []
IDLE 48537 [(0,0)] 101 [] [] [] [] []
INJECT_T 48538 [(0,1)] D [] [] [] [] []
MERGE 48539 [(0,1),(0,0)] D [] [48541] [] [] [((0,0),(0,1))]
DISCARD 48540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48541 [(0,0)] HALF_D_PLUS_2 [48539] [] [] [] []
IDLE 48542 [(0,0)] 173 [] [] [] [] []
INJECT_T 48543 [(1,0)] D [] [] [] [] []
MERGE 48544 [(1,0),(0,0)] D [] [48546] [] [] [((0,0),(1,0))]
DISCARD 48545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48546 [(0,0)] HALF_D_PLUS_2 [48544] [] [] [] []
IDLE 48547 [(0,0)] 81 [] [] [] [] []
INJECT_T 48548 [(0,1)] D [] [] [] [] []
MERGE 48549 [(0,1),(0,0)] D [] [48551] [] [] [((0,0),(0,1))]
DISCARD 48550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48551 [(0,0)] HALF_D_PLUS_2 [48549] [] [] [] []
IDLE 48552 [(0,0)] 84 [] [] [] [] []
INJECT_T 48553 [(1,0)] D [] [] [] [] []
MERGE 48554 [(1,0),(0,0)] D [] [48556] [] [] [((0,0),(1,0))]
DISCARD 48555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48556 [(0,0)] HALF_D_PLUS_2 [48554] [] [] [] []
IDLE 48557 [(0,0)] 110 [] [] [] [] []
INJECT_T 48558 [(0,1)] D [] [] [] [] []
MERGE 48559 [(0,1),(0,0)] D [] [48561] [] [] [((0,0),(0,1))]
DISCARD 48560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48561 [(0,0)] HALF_D_PLUS_2 [48559] [] [] [] []
IDLE 48562 [(0,0)] 189 [] [] [] [] []
INJECT_T 48563 [(1,0)] D [] [] [] [] []
MERGE 48564 [(1,0),(0,0)] D [] [48566] [] [] [((0,0),(1,0))]
DISCARD 48565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48566 [(0,0)] HALF_D_PLUS_2 [48564] [] [] [] []
IDLE 48567 [(0,0)] 61 [] [] [] [] []
INJECT_T 48568 [(0,1)] D [] [] [] [] []
MERGE 48569 [(0,1),(0,0)] D [] [48571] [] [] [((0,0),(0,1))]
DISCARD 48570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48571 [(0,0)] HALF_D_PLUS_2 [48569] [] [] [] []
IDLE 48572 [(0,0)] 120 [] [] [] [] []
INJECT_T 48573 [(1,0)] D [] [] [] [] []
MERGE 48574 [(1,0),(0,0)] D [] [48576] [] [] [((0,0),(1,0))]
DISCARD 48575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48576 [(0,0)] HALF_D_PLUS_2 [48574] [] [] [] []
IDLE 48577 [(0,0)] 43 [] [] [] [] []
INJECT_T 48578 [(0,1)] D [] [] [] [] []
MERGE 48579 [(0,1),(0,0)] D [] [48581] [] [] [((0,0),(0,1))]
DISCARD 48580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48581 [(0,0)] HALF_D_PLUS_2 [48579] [] [] [] []
IDLE 48582 [(0,0)] 101 [] [] [] [] []
INJECT_T 48583 [(1,0)] D [] [] [] [] []
MERGE 48584 [(1,0),(0,0)] D [] [48586] [] [] [((0,0),(1,0))]
DISCARD 48585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48586 [(0,0)] HALF_D_PLUS_2 [48584] [] [] [] []
IDLE 48587 [(0,0)] 118 [] [] [] [] []
INJECT_T 48588 [(0,1)] D [] [] [] [] []
MERGE 48589 [(0,1),(0,0)] D [] [48591] [] [] [((0,0),(0,1))]
DISCARD 48590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48591 [(0,0)] HALF_D_PLUS_2 [48589] [] [] [] []
IDLE 48592 [(0,0)] 121 [] [] [] [] []
INJECT_T 48593 [(1,0)] D [] [] [] [] []
MERGE 48594 [(1,0),(0,0)] D [] [48596] [] [] [((0,0),(1,0))]
DISCARD 48595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48596 [(0,0)] HALF_D_PLUS_2 [48594] [] [] [] []
IDLE 48597 [(0,0)] 8 [] [] [] [] []
INJECT_T 48598 [(0,1)] D [] [] [] [] []
MERGE 48599 [(0,1),(0,0)] D [] [48601] [] [] [((0,0),(0,1))]
DISCARD 48600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48601 [(0,0)] HALF_D_PLUS_2 [48599] [] [] [] []
IDLE 48602 [(0,0)] 23 [] [] [] [] []
INJECT_T 48603 [(1,0)] D [] [] [] [] []
MERGE 48604 [(1,0),(0,0)] D [] [48606] [] [] [((0,0),(1,0))]
DISCARD 48605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48606 [(0,0)] HALF_D_PLUS_2 [48604] [] [] [] []
IDLE 48607 [(0,0)] 102 [] [] [] [] []
INJECT_T 48608 [(0,1)] D [] [] [] [] []
MERGE 48609 [(0,1),(0,0)] D [] [48611] [] [] [((0,0),(0,1))]
DISCARD 48610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48611 [(0,0)] HALF_D_PLUS_2 [48609] [] [] [] []
IDLE 48612 [(0,0)] 133 [] [] [] [] []
INJECT_T 48613 [(1,0)] D [] [] [] [] []
MERGE 48614 [(1,0),(0,0)] D [] [48616] [] [] [((0,0),(1,0))]
DISCARD 48615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48616 [(0,0)] HALF_D_PLUS_2 [48614] [] [] [] []
IDLE 48617 [(0,0)] 168 [] [] [] [] []
INJECT_T 48618 [(0,1)] D [] [] [] [] []
MERGE 48619 [(0,1),(0,0)] D [] [48621] [] [] [((0,0),(0,1))]
DISCARD 48620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48621 [(0,0)] HALF_D_PLUS_2 [48619] [] [] [] []
IDLE 48622 [(0,0)] 68 [] [] [] [] []
INJECT_T 48623 [(1,0)] D [] [] [] [] []
MERGE 48624 [(1,0),(0,0)] D [] [48626] [] [] [((0,0),(1,0))]
DISCARD 48625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48626 [(0,0)] HALF_D_PLUS_2 [48624] [] [] [] []
IDLE 48627 [(0,0)] 5 [] [] [] [] []
INJECT_T 48628 [(0,1)] D [] [] [] [] []
MERGE 48629 [(0,1),(0,0)] D [] [48631] [] [] [((0,0),(0,1))]
DISCARD 48630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48631 [(0,0)] HALF_D_PLUS_2 [48629] [] [] [] []
IDLE 48632 [(0,0)] 121 [] [] [] [] []
INJECT_T 48633 [(1,0)] D [] [] [] [] []
MERGE 48634 [(1,0),(0,0)] D [] [48636] [] [] [((0,0),(1,0))]
DISCARD 48635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48636 [(0,0)] HALF_D_PLUS_2 [48634] [] [] [] []
IDLE 48637 [(0,0)] 167 [] [] [] [] []
INJECT_T 48638 [(0,1)] D [] [] [] [] []
MERGE 48639 [(0,1),(0,0)] D [] [48641] [] [] [((0,0),(0,1))]
DISCARD 48640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48641 [(0,0)] HALF_D_PLUS_2 [48639] [] [] [] []
IDLE 48642 [(0,0)] 76 [] [] [] [] []
INJECT_T 48643 [(1,0)] D [] [] [] [] []
MERGE 48644 [(1,0),(0,0)] D [] [48646] [] [] [((0,0),(1,0))]
DISCARD 48645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48646 [(0,0)] HALF_D_PLUS_2 [48644] [] [] [] []
IDLE 48647 [(0,0)] 193 [] [] [] [] []
INJECT_T 48648 [(0,1)] D [] [] [] [] []
MERGE 48649 [(0,1),(0,0)] D [] [48651] [] [] [((0,0),(0,1))]
DISCARD 48650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48651 [(0,0)] HALF_D_PLUS_2 [48649] [] [] [] []
IDLE 48652 [(0,0)] 27 [] [] [] [] []
INJECT_T 48653 [(1,0)] D [] [] [] [] []
MERGE 48654 [(1,0),(0,0)] D [] [48656] [] [] [((0,0),(1,0))]
DISCARD 48655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48656 [(0,0)] HALF_D_PLUS_2 [48654] [] [] [] []
IDLE 48657 [(0,0)] 19 [] [] [] [] []
INJECT_T 48658 [(0,1)] D [] [] [] [] []
MERGE 48659 [(0,1),(0,0)] D [] [48661] [] [] [((0,0),(0,1))]
DISCARD 48660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48661 [(0,0)] HALF_D_PLUS_2 [48659] [] [] [] []
IDLE 48662 [(0,0)] 72 [] [] [] [] []
INJECT_T 48663 [(1,0)] D [] [] [] [] []
MERGE 48664 [(1,0),(0,0)] D [] [48666] [] [] [((0,0),(1,0))]
DISCARD 48665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48666 [(0,0)] HALF_D_PLUS_2 [48664] [] [] [] []
IDLE 48667 [(0,0)] 14 [] [] [] [] []
INJECT_T 48668 [(0,1)] D [] [] [] [] []
MERGE 48669 [(0,1),(0,0)] D [] [48671] [] [] [((0,0),(0,1))]
DISCARD 48670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48671 [(0,0)] HALF_D_PLUS_2 [48669] [] [] [] []
IDLE 48672 [(0,0)] 40 [] [] [] [] []
INJECT_T 48673 [(1,0)] D [] [] [] [] []
MERGE 48674 [(1,0),(0,0)] D [] [48676] [] [] [((0,0),(1,0))]
DISCARD 48675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48676 [(0,0)] HALF_D_PLUS_2 [48674] [] [] [] []
IDLE 48677 [(0,0)] 6 [] [] [] [] []
INJECT_T 48678 [(0,1)] D [] [] [] [] []
MERGE 48679 [(0,1),(0,0)] D [] [48681] [] [] [((0,0),(0,1))]
DISCARD 48680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48681 [(0,0)] HALF_D_PLUS_2 [48679] [] [] [] []
IDLE 48682 [(0,0)] 86 [] [] [] [] []
INJECT_T 48683 [(1,0)] D [] [] [] [] []
MERGE 48684 [(1,0),(0,0)] D [] [48686] [] [] [((0,0),(1,0))]
DISCARD 48685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48686 [(0,0)] HALF_D_PLUS_2 [48684] [] [] [] []
IDLE 48687 [(0,0)] 116 [] [] [] [] []
INJECT_T 48688 [(0,1)] D [] [] [] [] []
MERGE 48689 [(0,1),(0,0)] D [] [48691] [] [] [((0,0),(0,1))]
DISCARD 48690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48691 [(0,0)] HALF_D_PLUS_2 [48689] [] [] [] []
IDLE 48692 [(0,0)] 41 [] [] [] [] []
INJECT_T 48693 [(1,0)] D [] [] [] [] []
MERGE 48694 [(1,0),(0,0)] D [] [48696] [] [] [((0,0),(1,0))]
DISCARD 48695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48696 [(0,0)] HALF_D_PLUS_2 [48694] [] [] [] []
IDLE 48697 [(0,0)] 81 [] [] [] [] []
INJECT_T 48698 [(0,1)] D [] [] [] [] []
MERGE 48699 [(0,1),(0,0)] D [] [48701] [] [] [((0,0),(0,1))]
DISCARD 48700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48701 [(0,0)] HALF_D_PLUS_2 [48699] [] [] [] []
IDLE 48702 [(0,0)] 195 [] [] [] [] []
INJECT_T 48703 [(1,0)] D [] [] [] [] []
MERGE 48704 [(1,0),(0,0)] D [] [48706] [] [] [((0,0),(1,0))]
DISCARD 48705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48706 [(0,0)] HALF_D_PLUS_2 [48704] [] [] [] []
IDLE 48707 [(0,0)] 135 [] [] [] [] []
INJECT_T 48708 [(0,1)] D [] [] [] [] []
MERGE 48709 [(0,1),(0,0)] D [] [48711] [] [] [((0,0),(0,1))]
DISCARD 48710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48711 [(0,0)] HALF_D_PLUS_2 [48709] [] [] [] []
IDLE 48712 [(0,0)] 17 [] [] [] [] []
INJECT_T 48713 [(1,0)] D [] [] [] [] []
MERGE 48714 [(1,0),(0,0)] D [] [48716] [] [] [((0,0),(1,0))]
DISCARD 48715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48716 [(0,0)] HALF_D_PLUS_2 [48714] [] [] [] []
IDLE 48717 [(0,0)] 36 [] [] [] [] []
INJECT_T 48718 [(0,1)] D [] [] [] [] []
MERGE 48719 [(0,1),(0,0)] D [] [48721] [] [] [((0,0),(0,1))]
DISCARD 48720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48721 [(0,0)] HALF_D_PLUS_2 [48719] [] [] [] []
IDLE 48722 [(0,0)] 94 [] [] [] [] []
INJECT_T 48723 [(1,0)] D [] [] [] [] []
MERGE 48724 [(1,0),(0,0)] D [] [48726] [] [] [((0,0),(1,0))]
DISCARD 48725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48726 [(0,0)] HALF_D_PLUS_2 [48724] [] [] [] []
IDLE 48727 [(0,0)] 140 [] [] [] [] []
INJECT_T 48728 [(0,1)] D [] [] [] [] []
MERGE 48729 [(0,1),(0,0)] D [] [48731] [] [] [((0,0),(0,1))]
DISCARD 48730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48731 [(0,0)] HALF_D_PLUS_2 [48729] [] [] [] []
IDLE 48732 [(0,0)] 54 [] [] [] [] []
INJECT_T 48733 [(1,0)] D [] [] [] [] []
MERGE 48734 [(1,0),(0,0)] D [] [48736] [] [] [((0,0),(1,0))]
DISCARD 48735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48736 [(0,0)] HALF_D_PLUS_2 [48734] [] [] [] []
IDLE 48737 [(0,0)] 85 [] [] [] [] []
INJECT_T 48738 [(0,1)] D [] [] [] [] []
MERGE 48739 [(0,1),(0,0)] D [] [48741] [] [] [((0,0),(0,1))]
DISCARD 48740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48741 [(0,0)] HALF_D_PLUS_2 [48739] [] [] [] []
IDLE 48742 [(0,0)] 95 [] [] [] [] []
INJECT_T 48743 [(1,0)] D [] [] [] [] []
MERGE 48744 [(1,0),(0,0)] D [] [48746] [] [] [((0,0),(1,0))]
DISCARD 48745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48746 [(0,0)] HALF_D_PLUS_2 [48744] [] [] [] []
IDLE 48747 [(0,0)] 190 [] [] [] [] []
INJECT_T 48748 [(0,1)] D [] [] [] [] []
MERGE 48749 [(0,1),(0,0)] D [] [48751] [] [] [((0,0),(0,1))]
DISCARD 48750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48751 [(0,0)] HALF_D_PLUS_2 [48749] [] [] [] []
IDLE 48752 [(0,0)] 163 [] [] [] [] []
INJECT_T 48753 [(1,0)] D [] [] [] [] []
MERGE 48754 [(1,0),(0,0)] D [] [48756] [] [] [((0,0),(1,0))]
DISCARD 48755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48756 [(0,0)] HALF_D_PLUS_2 [48754] [] [] [] []
IDLE 48757 [(0,0)] 138 [] [] [] [] []
INJECT_T 48758 [(0,1)] D [] [] [] [] []
MERGE 48759 [(0,1),(0,0)] D [] [48761] [] [] [((0,0),(0,1))]
DISCARD 48760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48761 [(0,0)] HALF_D_PLUS_2 [48759] [] [] [] []
IDLE 48762 [(0,0)] 149 [] [] [] [] []
INJECT_T 48763 [(1,0)] D [] [] [] [] []
MERGE 48764 [(1,0),(0,0)] D [] [48766] [] [] [((0,0),(1,0))]
DISCARD 48765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48766 [(0,0)] HALF_D_PLUS_2 [48764] [] [] [] []
IDLE 48767 [(0,0)] 117 [] [] [] [] []
INJECT_T 48768 [(0,1)] D [] [] [] [] []
MERGE 48769 [(0,1),(0,0)] D [] [48771] [] [] [((0,0),(0,1))]
DISCARD 48770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48771 [(0,0)] HALF_D_PLUS_2 [48769] [] [] [] []
IDLE 48772 [(0,0)] 199 [] [] [] [] []
INJECT_T 48773 [(1,0)] D [] [] [] [] []
MERGE 48774 [(1,0),(0,0)] D [] [48776] [] [] [((0,0),(1,0))]
DISCARD 48775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48776 [(0,0)] HALF_D_PLUS_2 [48774] [] [] [] []
IDLE 48777 [(0,0)] 106 [] [] [] [] []
INJECT_T 48778 [(0,1)] D [] [] [] [] []
MERGE 48779 [(0,1),(0,0)] D [] [48781] [] [] [((0,0),(0,1))]
DISCARD 48780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48781 [(0,0)] HALF_D_PLUS_2 [48779] [] [] [] []
IDLE 48782 [(0,0)] 162 [] [] [] [] []
INJECT_T 48783 [(1,0)] D [] [] [] [] []
MERGE 48784 [(1,0),(0,0)] D [] [48786] [] [] [((0,0),(1,0))]
DISCARD 48785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48786 [(0,0)] HALF_D_PLUS_2 [48784] [] [] [] []
IDLE 48787 [(0,0)] 83 [] [] [] [] []
INJECT_T 48788 [(0,1)] D [] [] [] [] []
MERGE 48789 [(0,1),(0,0)] D [] [48791] [] [] [((0,0),(0,1))]
DISCARD 48790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48791 [(0,0)] HALF_D_PLUS_2 [48789] [] [] [] []
IDLE 48792 [(0,0)] 2 [] [] [] [] []
INJECT_T 48793 [(1,0)] D [] [] [] [] []
MERGE 48794 [(1,0),(0,0)] D [] [48796] [] [] [((0,0),(1,0))]
DISCARD 48795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48796 [(0,0)] HALF_D_PLUS_2 [48794] [] [] [] []
IDLE 48797 [(0,0)] 22 [] [] [] [] []
INJECT_T 48798 [(0,1)] D [] [] [] [] []
MERGE 48799 [(0,1),(0,0)] D [] [48801] [] [] [((0,0),(0,1))]
DISCARD 48800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48801 [(0,0)] HALF_D_PLUS_2 [48799] [] [] [] []
IDLE 48802 [(0,0)] 120 [] [] [] [] []
INJECT_T 48803 [(1,0)] D [] [] [] [] []
MERGE 48804 [(1,0),(0,0)] D [] [48806] [] [] [((0,0),(1,0))]
DISCARD 48805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48806 [(0,0)] HALF_D_PLUS_2 [48804] [] [] [] []
IDLE 48807 [(0,0)] 161 [] [] [] [] []
INJECT_T 48808 [(0,1)] D [] [] [] [] []
MERGE 48809 [(0,1),(0,0)] D [] [48811] [] [] [((0,0),(0,1))]
DISCARD 48810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48811 [(0,0)] HALF_D_PLUS_2 [48809] [] [] [] []
IDLE 48812 [(0,0)] 31 [] [] [] [] []
INJECT_T 48813 [(1,0)] D [] [] [] [] []
MERGE 48814 [(1,0),(0,0)] D [] [48816] [] [] [((0,0),(1,0))]
DISCARD 48815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48816 [(0,0)] HALF_D_PLUS_2 [48814] [] [] [] []
IDLE 48817 [(0,0)] 130 [] [] [] [] []
INJECT_T 48818 [(0,1)] D [] [] [] [] []
MERGE 48819 [(0,1),(0,0)] D [] [48821] [] [] [((0,0),(0,1))]
DISCARD 48820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48821 [(0,0)] HALF_D_PLUS_2 [48819] [] [] [] []
IDLE 48822 [(0,0)] 30 [] [] [] [] []
INJECT_T 48823 [(1,0)] D [] [] [] [] []
MERGE 48824 [(1,0),(0,0)] D [] [48826] [] [] [((0,0),(1,0))]
DISCARD 48825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48826 [(0,0)] HALF_D_PLUS_2 [48824] [] [] [] []
IDLE 48827 [(0,0)] 41 [] [] [] [] []
INJECT_T 48828 [(0,1)] D [] [] [] [] []
MERGE 48829 [(0,1),(0,0)] D [] [48831] [] [] [((0,0),(0,1))]
DISCARD 48830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48831 [(0,0)] HALF_D_PLUS_2 [48829] [] [] [] []
IDLE 48832 [(0,0)] 42 [] [] [] [] []
INJECT_T 48833 [(1,0)] D [] [] [] [] []
MERGE 48834 [(1,0),(0,0)] D [] [48836] [] [] [((0,0),(1,0))]
DISCARD 48835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48836 [(0,0)] HALF_D_PLUS_2 [48834] [] [] [] []
IDLE 48837 [(0,0)] 7 [] [] [] [] []
INJECT_T 48838 [(0,1)] D [] [] [] [] []
MERGE 48839 [(0,1),(0,0)] D [] [48841] [] [] [((0,0),(0,1))]
DISCARD 48840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48841 [(0,0)] HALF_D_PLUS_2 [48839] [] [] [] []
IDLE 48842 [(0,0)] 26 [] [] [] [] []
INJECT_T 48843 [(1,0)] D [] [] [] [] []
MERGE 48844 [(1,0),(0,0)] D [] [48846] [] [] [((0,0),(1,0))]
DISCARD 48845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48846 [(0,0)] HALF_D_PLUS_2 [48844] [] [] [] []
IDLE 48847 [(0,0)] 21 [] [] [] [] []
INJECT_T 48848 [(0,1)] D [] [] [] [] []
MERGE 48849 [(0,1),(0,0)] D [] [48851] [] [] [((0,0),(0,1))]
DISCARD 48850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48851 [(0,0)] HALF_D_PLUS_2 [48849] [] [] [] []
IDLE 48852 [(0,0)] 118 [] [] [] [] []
INJECT_T 48853 [(1,0)] D [] [] [] [] []
MERGE 48854 [(1,0),(0,0)] D [] [48856] [] [] [((0,0),(1,0))]
DISCARD 48855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48856 [(0,0)] HALF_D_PLUS_2 [48854] [] [] [] []
IDLE 48857 [(0,0)] 2 [] [] [] [] []
INJECT_T 48858 [(0,1)] D [] [] [] [] []
MERGE 48859 [(0,1),(0,0)] D [] [48861] [] [] [((0,0),(0,1))]
DISCARD 48860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48861 [(0,0)] HALF_D_PLUS_2 [48859] [] [] [] []
IDLE 48862 [(0,0)] 167 [] [] [] [] []
INJECT_T 48863 [(1,0)] D [] [] [] [] []
MERGE 48864 [(1,0),(0,0)] D [] [48866] [] [] [((0,0),(1,0))]
DISCARD 48865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48866 [(0,0)] HALF_D_PLUS_2 [48864] [] [] [] []
IDLE 48867 [(0,0)] 194 [] [] [] [] []
INJECT_T 48868 [(0,1)] D [] [] [] [] []
MERGE 48869 [(0,1),(0,0)] D [] [48871] [] [] [((0,0),(0,1))]
DISCARD 48870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48871 [(0,0)] HALF_D_PLUS_2 [48869] [] [] [] []
IDLE 48872 [(0,0)] 113 [] [] [] [] []
INJECT_T 48873 [(1,0)] D [] [] [] [] []
MERGE 48874 [(1,0),(0,0)] D [] [48876] [] [] [((0,0),(1,0))]
DISCARD 48875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48876 [(0,0)] HALF_D_PLUS_2 [48874] [] [] [] []
IDLE 48877 [(0,0)] 118 [] [] [] [] []
INJECT_T 48878 [(0,1)] D [] [] [] [] []
MERGE 48879 [(0,1),(0,0)] D [] [48881] [] [] [((0,0),(0,1))]
DISCARD 48880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48881 [(0,0)] HALF_D_PLUS_2 [48879] [] [] [] []
IDLE 48882 [(0,0)] 41 [] [] [] [] []
INJECT_T 48883 [(1,0)] D [] [] [] [] []
MERGE 48884 [(1,0),(0,0)] D [] [48886] [] [] [((0,0),(1,0))]
DISCARD 48885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48886 [(0,0)] HALF_D_PLUS_2 [48884] [] [] [] []
IDLE 48887 [(0,0)] 83 [] [] [] [] []
INJECT_T 48888 [(0,1)] D [] [] [] [] []
MERGE 48889 [(0,1),(0,0)] D [] [48891] [] [] [((0,0),(0,1))]
DISCARD 48890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48891 [(0,0)] HALF_D_PLUS_2 [48889] [] [] [] []
IDLE 48892 [(0,0)] 103 [] [] [] [] []
INJECT_T 48893 [(1,0)] D [] [] [] [] []
MERGE 48894 [(1,0),(0,0)] D [] [48896] [] [] [((0,0),(1,0))]
DISCARD 48895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48896 [(0,0)] HALF_D_PLUS_2 [48894] [] [] [] []
IDLE 48897 [(0,0)] 74 [] [] [] [] []
INJECT_T 48898 [(0,1)] D [] [] [] [] []
MERGE 48899 [(0,1),(0,0)] D [] [48901] [] [] [((0,0),(0,1))]
DISCARD 48900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48901 [(0,0)] HALF_D_PLUS_2 [48899] [] [] [] []
IDLE 48902 [(0,0)] 139 [] [] [] [] []
INJECT_T 48903 [(1,0)] D [] [] [] [] []
MERGE 48904 [(1,0),(0,0)] D [] [48906] [] [] [((0,0),(1,0))]
DISCARD 48905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48906 [(0,0)] HALF_D_PLUS_2 [48904] [] [] [] []
IDLE 48907 [(0,0)] 164 [] [] [] [] []
INJECT_T 48908 [(0,1)] D [] [] [] [] []
MERGE 48909 [(0,1),(0,0)] D [] [48911] [] [] [((0,0),(0,1))]
DISCARD 48910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48911 [(0,0)] HALF_D_PLUS_2 [48909] [] [] [] []
IDLE 48912 [(0,0)] 33 [] [] [] [] []
INJECT_T 48913 [(1,0)] D [] [] [] [] []
MERGE 48914 [(1,0),(0,0)] D [] [48916] [] [] [((0,0),(1,0))]
DISCARD 48915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48916 [(0,0)] HALF_D_PLUS_2 [48914] [] [] [] []
IDLE 48917 [(0,0)] 93 [] [] [] [] []
INJECT_T 48918 [(0,1)] D [] [] [] [] []
MERGE 48919 [(0,1),(0,0)] D [] [48921] [] [] [((0,0),(0,1))]
DISCARD 48920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48921 [(0,0)] HALF_D_PLUS_2 [48919] [] [] [] []
IDLE 48922 [(0,0)] 35 [] [] [] [] []
INJECT_T 48923 [(1,0)] D [] [] [] [] []
MERGE 48924 [(1,0),(0,0)] D [] [48926] [] [] [((0,0),(1,0))]
DISCARD 48925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48926 [(0,0)] HALF_D_PLUS_2 [48924] [] [] [] []
IDLE 48927 [(0,0)] 187 [] [] [] [] []
INJECT_T 48928 [(0,1)] D [] [] [] [] []
MERGE 48929 [(0,1),(0,0)] D [] [48931] [] [] [((0,0),(0,1))]
DISCARD 48930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48931 [(0,0)] HALF_D_PLUS_2 [48929] [] [] [] []
IDLE 48932 [(0,0)] 68 [] [] [] [] []
INJECT_T 48933 [(1,0)] D [] [] [] [] []
MERGE 48934 [(1,0),(0,0)] D [] [48936] [] [] [((0,0),(1,0))]
DISCARD 48935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48936 [(0,0)] HALF_D_PLUS_2 [48934] [] [] [] []
IDLE 48937 [(0,0)] 131 [] [] [] [] []
INJECT_T 48938 [(0,1)] D [] [] [] [] []
MERGE 48939 [(0,1),(0,0)] D [] [48941] [] [] [((0,0),(0,1))]
DISCARD 48940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48941 [(0,0)] HALF_D_PLUS_2 [48939] [] [] [] []
IDLE 48942 [(0,0)] 100 [] [] [] [] []
INJECT_T 48943 [(1,0)] D [] [] [] [] []
MERGE 48944 [(1,0),(0,0)] D [] [48946] [] [] [((0,0),(1,0))]
DISCARD 48945 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48946 [(0,0)] HALF_D_PLUS_2 [48944] [] [] [] []
IDLE 48947 [(0,0)] 43 [] [] [] [] []
INJECT_T 48948 [(0,1)] D [] [] [] [] []
MERGE 48949 [(0,1),(0,0)] D [] [48951] [] [] [((0,0),(0,1))]
DISCARD 48950 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48951 [(0,0)] HALF_D_PLUS_2 [48949] [] [] [] []
IDLE 48952 [(0,0)] 157 [] [] [] [] []
INJECT_T 48953 [(1,0)] D [] [] [] [] []
MERGE 48954 [(1,0),(0,0)] D [] [48956] [] [] [((0,0),(1,0))]
DISCARD 48955 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48956 [(0,0)] HALF_D_PLUS_2 [48954] [] [] [] []
IDLE 48957 [(0,0)] 177 [] [] [] [] []
INJECT_T 48958 [(0,1)] D [] [] [] [] []
MERGE 48959 [(0,1),(0,0)] D [] [48961] [] [] [((0,0),(0,1))]
DISCARD 48960 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48961 [(0,0)] HALF_D_PLUS_2 [48959] [] [] [] []
IDLE 48962 [(0,0)] 122 [] [] [] [] []
INJECT_T 48963 [(1,0)] D [] [] [] [] []
MERGE 48964 [(1,0),(0,0)] D [] [48966] [] [] [((0,0),(1,0))]
DISCARD 48965 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48966 [(0,0)] HALF_D_PLUS_2 [48964] [] [] [] []
IDLE 48967 [(0,0)] 148 [] [] [] [] []
INJECT_T 48968 [(0,1)] D [] [] [] [] []
MERGE 48969 [(0,1),(0,0)] D [] [48971] [] [] [((0,0),(0,1))]
DISCARD 48970 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48971 [(0,0)] HALF_D_PLUS_2 [48969] [] [] [] []
IDLE 48972 [(0,0)] 109 [] [] [] [] []
INJECT_T 48973 [(1,0)] D [] [] [] [] []
MERGE 48974 [(1,0),(0,0)] D [] [48976] [] [] [((0,0),(1,0))]
DISCARD 48975 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48976 [(0,0)] HALF_D_PLUS_2 [48974] [] [] [] []
IDLE 48977 [(0,0)] 41 [] [] [] [] []
INJECT_T 48978 [(0,1)] D [] [] [] [] []
MERGE 48979 [(0,1),(0,0)] D [] [48981] [] [] [((0,0),(0,1))]
DISCARD 48980 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48981 [(0,0)] HALF_D_PLUS_2 [48979] [] [] [] []
IDLE 48982 [(0,0)] 100 [] [] [] [] []
INJECT_T 48983 [(1,0)] D [] [] [] [] []
MERGE 48984 [(1,0),(0,0)] D [] [48986] [] [] [((0,0),(1,0))]
DISCARD 48985 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48986 [(0,0)] HALF_D_PLUS_2 [48984] [] [] [] []
IDLE 48987 [(0,0)] 123 [] [] [] [] []
INJECT_T 48988 [(0,1)] D [] [] [] [] []
MERGE 48989 [(0,1),(0,0)] D [] [48991] [] [] [((0,0),(0,1))]
DISCARD 48990 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 48991 [(0,0)] HALF_D_PLUS_2 [48989] [] [] [] []
IDLE 48992 [(0,0)] 183 [] [] [] [] []
INJECT_T 48993 [(1,0)] D [] [] [] [] []
MERGE 48994 [(1,0),(0,0)] D [] [48996] [] [] [((0,0),(1,0))]
DISCARD 48995 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 48996 [(0,0)] HALF_D_PLUS_2 [48994] [] [] [] []
IDLE 48997 [(0,0)] 105 [] [] [] [] []
INJECT_T 48998 [(0,1)] D [] [] [] [] []
MERGE 48999 [(0,1),(0,0)] D [] [49001] [] [] [((0,0),(0,1))]
DISCARD 49000 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49001 [(0,0)] HALF_D_PLUS_2 [48999] [] [] [] []
IDLE 49002 [(0,0)] 4 [] [] [] [] []
INJECT_T 49003 [(1,0)] D [] [] [] [] []
MERGE 49004 [(1,0),(0,0)] D [] [49006] [] [] [((0,0),(1,0))]
DISCARD 49005 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49006 [(0,0)] HALF_D_PLUS_2 [49004] [] [] [] []
IDLE 49007 [(0,0)] 34 [] [] [] [] []
INJECT_T 49008 [(0,1)] D [] [] [] [] []
MERGE 49009 [(0,1),(0,0)] D [] [49011] [] [] [((0,0),(0,1))]
DISCARD 49010 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49011 [(0,0)] HALF_D_PLUS_2 [49009] [] [] [] []
IDLE 49012 [(0,0)] 96 [] [] [] [] []
INJECT_T 49013 [(1,0)] D [] [] [] [] []
MERGE 49014 [(1,0),(0,0)] D [] [49016] [] [] [((0,0),(1,0))]
DISCARD 49015 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49016 [(0,0)] HALF_D_PLUS_2 [49014] [] [] [] []
IDLE 49017 [(0,0)] 102 [] [] [] [] []
INJECT_T 49018 [(0,1)] D [] [] [] [] []
MERGE 49019 [(0,1),(0,0)] D [] [49021] [] [] [((0,0),(0,1))]
DISCARD 49020 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49021 [(0,0)] HALF_D_PLUS_2 [49019] [] [] [] []
IDLE 49022 [(0,0)] 102 [] [] [] [] []
INJECT_T 49023 [(1,0)] D [] [] [] [] []
MERGE 49024 [(1,0),(0,0)] D [] [49026] [] [] [((0,0),(1,0))]
DISCARD 49025 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49026 [(0,0)] HALF_D_PLUS_2 [49024] [] [] [] []
IDLE 49027 [(0,0)] 178 [] [] [] [] []
INJECT_T 49028 [(0,1)] D [] [] [] [] []
MERGE 49029 [(0,1),(0,0)] D [] [49031] [] [] [((0,0),(0,1))]
DISCARD 49030 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49031 [(0,0)] HALF_D_PLUS_2 [49029] [] [] [] []
IDLE 49032 [(0,0)] 118 [] [] [] [] []
INJECT_T 49033 [(1,0)] D [] [] [] [] []
MERGE 49034 [(1,0),(0,0)] D [] [49036] [] [] [((0,0),(1,0))]
DISCARD 49035 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49036 [(0,0)] HALF_D_PLUS_2 [49034] [] [] [] []
IDLE 49037 [(0,0)] 164 [] [] [] [] []
INJECT_T 49038 [(0,1)] D [] [] [] [] []
MERGE 49039 [(0,1),(0,0)] D [] [49041] [] [] [((0,0),(0,1))]
DISCARD 49040 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49041 [(0,0)] HALF_D_PLUS_2 [49039] [] [] [] []
IDLE 49042 [(0,0)] 36 [] [] [] [] []
INJECT_T 49043 [(1,0)] D [] [] [] [] []
MERGE 49044 [(1,0),(0,0)] D [] [49046] [] [] [((0,0),(1,0))]
DISCARD 49045 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49046 [(0,0)] HALF_D_PLUS_2 [49044] [] [] [] []
IDLE 49047 [(0,0)] 177 [] [] [] [] []
INJECT_T 49048 [(0,1)] D [] [] [] [] []
MERGE 49049 [(0,1),(0,0)] D [] [49051] [] [] [((0,0),(0,1))]
DISCARD 49050 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49051 [(0,0)] HALF_D_PLUS_2 [49049] [] [] [] []
IDLE 49052 [(0,0)] 30 [] [] [] [] []
INJECT_T 49053 [(1,0)] D [] [] [] [] []
MERGE 49054 [(1,0),(0,0)] D [] [49056] [] [] [((0,0),(1,0))]
DISCARD 49055 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49056 [(0,0)] HALF_D_PLUS_2 [49054] [] [] [] []
IDLE 49057 [(0,0)] 196 [] [] [] [] []
INJECT_T 49058 [(0,1)] D [] [] [] [] []
MERGE 49059 [(0,1),(0,0)] D [] [49061] [] [] [((0,0),(0,1))]
DISCARD 49060 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49061 [(0,0)] HALF_D_PLUS_2 [49059] [] [] [] []
IDLE 49062 [(0,0)] 116 [] [] [] [] []
INJECT_T 49063 [(1,0)] D [] [] [] [] []
MERGE 49064 [(1,0),(0,0)] D [] [49066] [] [] [((0,0),(1,0))]
DISCARD 49065 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49066 [(0,0)] HALF_D_PLUS_2 [49064] [] [] [] []
IDLE 49067 [(0,0)] 200 [] [] [] [] []
INJECT_T 49068 [(0,1)] D [] [] [] [] []
MERGE 49069 [(0,1),(0,0)] D [] [49071] [] [] [((0,0),(0,1))]
DISCARD 49070 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49071 [(0,0)] HALF_D_PLUS_2 [49069] [] [] [] []
IDLE 49072 [(0,0)] 129 [] [] [] [] []
INJECT_T 49073 [(1,0)] D [] [] [] [] []
MERGE 49074 [(1,0),(0,0)] D [] [49076] [] [] [((0,0),(1,0))]
DISCARD 49075 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49076 [(0,0)] HALF_D_PLUS_2 [49074] [] [] [] []
IDLE 49077 [(0,0)] 152 [] [] [] [] []
INJECT_T 49078 [(0,1)] D [] [] [] [] []
MERGE 49079 [(0,1),(0,0)] D [] [49081] [] [] [((0,0),(0,1))]
DISCARD 49080 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49081 [(0,0)] HALF_D_PLUS_2 [49079] [] [] [] []
IDLE 49082 [(0,0)] 184 [] [] [] [] []
INJECT_T 49083 [(1,0)] D [] [] [] [] []
MERGE 49084 [(1,0),(0,0)] D [] [49086] [] [] [((0,0),(1,0))]
DISCARD 49085 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49086 [(0,0)] HALF_D_PLUS_2 [49084] [] [] [] []
IDLE 49087 [(0,0)] 197 [] [] [] [] []
INJECT_T 49088 [(0,1)] D [] [] [] [] []
MERGE 49089 [(0,1),(0,0)] D [] [49091] [] [] [((0,0),(0,1))]
DISCARD 49090 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49091 [(0,0)] HALF_D_PLUS_2 [49089] [] [] [] []
IDLE 49092 [(0,0)] 56 [] [] [] [] []
INJECT_T 49093 [(1,0)] D [] [] [] [] []
MERGE 49094 [(1,0),(0,0)] D [] [49096] [] [] [((0,0),(1,0))]
DISCARD 49095 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49096 [(0,0)] HALF_D_PLUS_2 [49094] [] [] [] []
IDLE 49097 [(0,0)] 28 [] [] [] [] []
INJECT_T 49098 [(0,1)] D [] [] [] [] []
MERGE 49099 [(0,1),(0,0)] D [] [49101] [] [] [((0,0),(0,1))]
DISCARD 49100 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49101 [(0,0)] HALF_D_PLUS_2 [49099] [] [] [] []
IDLE 49102 [(0,0)] 81 [] [] [] [] []
INJECT_T 49103 [(1,0)] D [] [] [] [] []
MERGE 49104 [(1,0),(0,0)] D [] [49106] [] [] [((0,0),(1,0))]
DISCARD 49105 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49106 [(0,0)] HALF_D_PLUS_2 [49104] [] [] [] []
IDLE 49107 [(0,0)] 90 [] [] [] [] []
INJECT_T 49108 [(0,1)] D [] [] [] [] []
MERGE 49109 [(0,1),(0,0)] D [] [49111] [] [] [((0,0),(0,1))]
DISCARD 49110 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49111 [(0,0)] HALF_D_PLUS_2 [49109] [] [] [] []
IDLE 49112 [(0,0)] 45 [] [] [] [] []
INJECT_T 49113 [(1,0)] D [] [] [] [] []
MERGE 49114 [(1,0),(0,0)] D [] [49116] [] [] [((0,0),(1,0))]
DISCARD 49115 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49116 [(0,0)] HALF_D_PLUS_2 [49114] [] [] [] []
IDLE 49117 [(0,0)] 25 [] [] [] [] []
INJECT_T 49118 [(0,1)] D [] [] [] [] []
MERGE 49119 [(0,1),(0,0)] D [] [49121] [] [] [((0,0),(0,1))]
DISCARD 49120 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49121 [(0,0)] HALF_D_PLUS_2 [49119] [] [] [] []
IDLE 49122 [(0,0)] 76 [] [] [] [] []
INJECT_T 49123 [(1,0)] D [] [] [] [] []
MERGE 49124 [(1,0),(0,0)] D [] [49126] [] [] [((0,0),(1,0))]
DISCARD 49125 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49126 [(0,0)] HALF_D_PLUS_2 [49124] [] [] [] []
IDLE 49127 [(0,0)] 89 [] [] [] [] []
INJECT_T 49128 [(0,1)] D [] [] [] [] []
MERGE 49129 [(0,1),(0,0)] D [] [49131] [] [] [((0,0),(0,1))]
DISCARD 49130 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49131 [(0,0)] HALF_D_PLUS_2 [49129] [] [] [] []
IDLE 49132 [(0,0)] 24 [] [] [] [] []
INJECT_T 49133 [(1,0)] D [] [] [] [] []
MERGE 49134 [(1,0),(0,0)] D [] [49136] [] [] [((0,0),(1,0))]
DISCARD 49135 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49136 [(0,0)] HALF_D_PLUS_2 [49134] [] [] [] []
IDLE 49137 [(0,0)] 9 [] [] [] [] []
INJECT_T 49138 [(0,1)] D [] [] [] [] []
MERGE 49139 [(0,1),(0,0)] D [] [49141] [] [] [((0,0),(0,1))]
DISCARD 49140 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49141 [(0,0)] HALF_D_PLUS_2 [49139] [] [] [] []
IDLE 49142 [(0,0)] 125 [] [] [] [] []
INJECT_T 49143 [(1,0)] D [] [] [] [] []
MERGE 49144 [(1,0),(0,0)] D [] [49146] [] [] [((0,0),(1,0))]
DISCARD 49145 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49146 [(0,0)] HALF_D_PLUS_2 [49144] [] [] [] []
IDLE 49147 [(0,0)] 3 [] [] [] [] []
INJECT_T 49148 [(0,1)] D [] [] [] [] []
MERGE 49149 [(0,1),(0,0)] D [] [49151] [] [] [((0,0),(0,1))]
DISCARD 49150 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49151 [(0,0)] HALF_D_PLUS_2 [49149] [] [] [] []
IDLE 49152 [(0,0)] 193 [] [] [] [] []
INJECT_T 49153 [(1,0)] D [] [] [] [] []
MERGE 49154 [(1,0),(0,0)] D [] [49156] [] [] [((0,0),(1,0))]
DISCARD 49155 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49156 [(0,0)] HALF_D_PLUS_2 [49154] [] [] [] []
IDLE 49157 [(0,0)] 101 [] [] [] [] []
INJECT_T 49158 [(0,1)] D [] [] [] [] []
MERGE 49159 [(0,1),(0,0)] D [] [49161] [] [] [((0,0),(0,1))]
DISCARD 49160 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49161 [(0,0)] HALF_D_PLUS_2 [49159] [] [] [] []
IDLE 49162 [(0,0)] 41 [] [] [] [] []
INJECT_T 49163 [(1,0)] D [] [] [] [] []
MERGE 49164 [(1,0),(0,0)] D [] [49166] [] [] [((0,0),(1,0))]
DISCARD 49165 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49166 [(0,0)] HALF_D_PLUS_2 [49164] [] [] [] []
IDLE 49167 [(0,0)] 83 [] [] [] [] []
INJECT_T 49168 [(0,1)] D [] [] [] [] []
MERGE 49169 [(0,1),(0,0)] D [] [49171] [] [] [((0,0),(0,1))]
DISCARD 49170 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49171 [(0,0)] HALF_D_PLUS_2 [49169] [] [] [] []
IDLE 49172 [(0,0)] 159 [] [] [] [] []
INJECT_T 49173 [(1,0)] D [] [] [] [] []
MERGE 49174 [(1,0),(0,0)] D [] [49176] [] [] [((0,0),(1,0))]
DISCARD 49175 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49176 [(0,0)] HALF_D_PLUS_2 [49174] [] [] [] []
IDLE 49177 [(0,0)] 156 [] [] [] [] []
INJECT_T 49178 [(0,1)] D [] [] [] [] []
MERGE 49179 [(0,1),(0,0)] D [] [49181] [] [] [((0,0),(0,1))]
DISCARD 49180 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49181 [(0,0)] HALF_D_PLUS_2 [49179] [] [] [] []
IDLE 49182 [(0,0)] 152 [] [] [] [] []
INJECT_T 49183 [(1,0)] D [] [] [] [] []
MERGE 49184 [(1,0),(0,0)] D [] [49186] [] [] [((0,0),(1,0))]
DISCARD 49185 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49186 [(0,0)] HALF_D_PLUS_2 [49184] [] [] [] []
IDLE 49187 [(0,0)] 39 [] [] [] [] []
INJECT_T 49188 [(0,1)] D [] [] [] [] []
MERGE 49189 [(0,1),(0,0)] D [] [49191] [] [] [((0,0),(0,1))]
DISCARD 49190 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49191 [(0,0)] HALF_D_PLUS_2 [49189] [] [] [] []
IDLE 49192 [(0,0)] 56 [] [] [] [] []
INJECT_T 49193 [(1,0)] D [] [] [] [] []
MERGE 49194 [(1,0),(0,0)] D [] [49196] [] [] [((0,0),(1,0))]
DISCARD 49195 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49196 [(0,0)] HALF_D_PLUS_2 [49194] [] [] [] []
IDLE 49197 [(0,0)] 26 [] [] [] [] []
INJECT_T 49198 [(0,1)] D [] [] [] [] []
MERGE 49199 [(0,1),(0,0)] D [] [49201] [] [] [((0,0),(0,1))]
DISCARD 49200 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49201 [(0,0)] HALF_D_PLUS_2 [49199] [] [] [] []
IDLE 49202 [(0,0)] 137 [] [] [] [] []
INJECT_T 49203 [(1,0)] D [] [] [] [] []
MERGE 49204 [(1,0),(0,0)] D [] [49206] [] [] [((0,0),(1,0))]
DISCARD 49205 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49206 [(0,0)] HALF_D_PLUS_2 [49204] [] [] [] []
IDLE 49207 [(0,0)] 25 [] [] [] [] []
INJECT_T 49208 [(0,1)] D [] [] [] [] []
MERGE 49209 [(0,1),(0,0)] D [] [49211] [] [] [((0,0),(0,1))]
DISCARD 49210 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49211 [(0,0)] HALF_D_PLUS_2 [49209] [] [] [] []
IDLE 49212 [(0,0)] 83 [] [] [] [] []
INJECT_T 49213 [(1,0)] D [] [] [] [] []
MERGE 49214 [(1,0),(0,0)] D [] [49216] [] [] [((0,0),(1,0))]
DISCARD 49215 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49216 [(0,0)] HALF_D_PLUS_2 [49214] [] [] [] []
IDLE 49217 [(0,0)] 132 [] [] [] [] []
INJECT_T 49218 [(0,1)] D [] [] [] [] []
MERGE 49219 [(0,1),(0,0)] D [] [49221] [] [] [((0,0),(0,1))]
DISCARD 49220 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49221 [(0,0)] HALF_D_PLUS_2 [49219] [] [] [] []
IDLE 49222 [(0,0)] 100 [] [] [] [] []
INJECT_T 49223 [(1,0)] D [] [] [] [] []
MERGE 49224 [(1,0),(0,0)] D [] [49226] [] [] [((0,0),(1,0))]
DISCARD 49225 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49226 [(0,0)] HALF_D_PLUS_2 [49224] [] [] [] []
IDLE 49227 [(0,0)] 35 [] [] [] [] []
INJECT_T 49228 [(0,1)] D [] [] [] [] []
MERGE 49229 [(0,1),(0,0)] D [] [49231] [] [] [((0,0),(0,1))]
DISCARD 49230 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49231 [(0,0)] HALF_D_PLUS_2 [49229] [] [] [] []
IDLE 49232 [(0,0)] 65 [] [] [] [] []
INJECT_T 49233 [(1,0)] D [] [] [] [] []
MERGE 49234 [(1,0),(0,0)] D [] [49236] [] [] [((0,0),(1,0))]
DISCARD 49235 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49236 [(0,0)] HALF_D_PLUS_2 [49234] [] [] [] []
IDLE 49237 [(0,0)] 56 [] [] [] [] []
INJECT_T 49238 [(0,1)] D [] [] [] [] []
MERGE 49239 [(0,1),(0,0)] D [] [49241] [] [] [((0,0),(0,1))]
DISCARD 49240 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49241 [(0,0)] HALF_D_PLUS_2 [49239] [] [] [] []
IDLE 49242 [(0,0)] 63 [] [] [] [] []
INJECT_T 49243 [(1,0)] D [] [] [] [] []
MERGE 49244 [(1,0),(0,0)] D [] [49246] [] [] [((0,0),(1,0))]
DISCARD 49245 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49246 [(0,0)] HALF_D_PLUS_2 [49244] [] [] [] []
IDLE 49247 [(0,0)] 137 [] [] [] [] []
INJECT_T 49248 [(0,1)] D [] [] [] [] []
MERGE 49249 [(0,1),(0,0)] D [] [49251] [] [] [((0,0),(0,1))]
DISCARD 49250 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49251 [(0,0)] HALF_D_PLUS_2 [49249] [] [] [] []
IDLE 49252 [(0,0)] 91 [] [] [] [] []
INJECT_T 49253 [(1,0)] D [] [] [] [] []
MERGE 49254 [(1,0),(0,0)] D [] [49256] [] [] [((0,0),(1,0))]
DISCARD 49255 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49256 [(0,0)] HALF_D_PLUS_2 [49254] [] [] [] []
IDLE 49257 [(0,0)] 97 [] [] [] [] []
INJECT_T 49258 [(0,1)] D [] [] [] [] []
MERGE 49259 [(0,1),(0,0)] D [] [49261] [] [] [((0,0),(0,1))]
DISCARD 49260 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49261 [(0,0)] HALF_D_PLUS_2 [49259] [] [] [] []
IDLE 49262 [(0,0)] 111 [] [] [] [] []
INJECT_T 49263 [(1,0)] D [] [] [] [] []
MERGE 49264 [(1,0),(0,0)] D [] [49266] [] [] [((0,0),(1,0))]
DISCARD 49265 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49266 [(0,0)] HALF_D_PLUS_2 [49264] [] [] [] []
IDLE 49267 [(0,0)] 54 [] [] [] [] []
INJECT_T 49268 [(0,1)] D [] [] [] [] []
MERGE 49269 [(0,1),(0,0)] D [] [49271] [] [] [((0,0),(0,1))]
DISCARD 49270 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49271 [(0,0)] HALF_D_PLUS_2 [49269] [] [] [] []
IDLE 49272 [(0,0)] 37 [] [] [] [] []
INJECT_T 49273 [(1,0)] D [] [] [] [] []
MERGE 49274 [(1,0),(0,0)] D [] [49276] [] [] [((0,0),(1,0))]
DISCARD 49275 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49276 [(0,0)] HALF_D_PLUS_2 [49274] [] [] [] []
IDLE 49277 [(0,0)] 103 [] [] [] [] []
INJECT_T 49278 [(0,1)] D [] [] [] [] []
MERGE 49279 [(0,1),(0,0)] D [] [49281] [] [] [((0,0),(0,1))]
DISCARD 49280 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49281 [(0,0)] HALF_D_PLUS_2 [49279] [] [] [] []
IDLE 49282 [(0,0)] 66 [] [] [] [] []
INJECT_T 49283 [(1,0)] D [] [] [] [] []
MERGE 49284 [(1,0),(0,0)] D [] [49286] [] [] [((0,0),(1,0))]
DISCARD 49285 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49286 [(0,0)] HALF_D_PLUS_2 [49284] [] [] [] []
IDLE 49287 [(0,0)] 30 [] [] [] [] []
INJECT_T 49288 [(0,1)] D [] [] [] [] []
MERGE 49289 [(0,1),(0,0)] D [] [49291] [] [] [((0,0),(0,1))]
DISCARD 49290 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49291 [(0,0)] HALF_D_PLUS_2 [49289] [] [] [] []
IDLE 49292 [(0,0)] 37 [] [] [] [] []
INJECT_T 49293 [(1,0)] D [] [] [] [] []
MERGE 49294 [(1,0),(0,0)] D [] [49296] [] [] [((0,0),(1,0))]
DISCARD 49295 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49296 [(0,0)] HALF_D_PLUS_2 [49294] [] [] [] []
IDLE 49297 [(0,0)] 64 [] [] [] [] []
INJECT_T 49298 [(0,1)] D [] [] [] [] []
MERGE 49299 [(0,1),(0,0)] D [] [49301] [] [] [((0,0),(0,1))]
DISCARD 49300 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49301 [(0,0)] HALF_D_PLUS_2 [49299] [] [] [] []
IDLE 49302 [(0,0)] 186 [] [] [] [] []
INJECT_T 49303 [(1,0)] D [] [] [] [] []
MERGE 49304 [(1,0),(0,0)] D [] [49306] [] [] [((0,0),(1,0))]
DISCARD 49305 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49306 [(0,0)] HALF_D_PLUS_2 [49304] [] [] [] []
IDLE 49307 [(0,0)] 163 [] [] [] [] []
INJECT_T 49308 [(0,1)] D [] [] [] [] []
MERGE 49309 [(0,1),(0,0)] D [] [49311] [] [] [((0,0),(0,1))]
DISCARD 49310 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49311 [(0,0)] HALF_D_PLUS_2 [49309] [] [] [] []
IDLE 49312 [(0,0)] 23 [] [] [] [] []
INJECT_T 49313 [(1,0)] D [] [] [] [] []
MERGE 49314 [(1,0),(0,0)] D [] [49316] [] [] [((0,0),(1,0))]
DISCARD 49315 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49316 [(0,0)] HALF_D_PLUS_2 [49314] [] [] [] []
IDLE 49317 [(0,0)] 177 [] [] [] [] []
INJECT_T 49318 [(0,1)] D [] [] [] [] []
MERGE 49319 [(0,1),(0,0)] D [] [49321] [] [] [((0,0),(0,1))]
DISCARD 49320 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49321 [(0,0)] HALF_D_PLUS_2 [49319] [] [] [] []
IDLE 49322 [(0,0)] 155 [] [] [] [] []
INJECT_T 49323 [(1,0)] D [] [] [] [] []
MERGE 49324 [(1,0),(0,0)] D [] [49326] [] [] [((0,0),(1,0))]
DISCARD 49325 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49326 [(0,0)] HALF_D_PLUS_2 [49324] [] [] [] []
IDLE 49327 [(0,0)] 190 [] [] [] [] []
INJECT_T 49328 [(0,1)] D [] [] [] [] []
MERGE 49329 [(0,1),(0,0)] D [] [49331] [] [] [((0,0),(0,1))]
DISCARD 49330 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49331 [(0,0)] HALF_D_PLUS_2 [49329] [] [] [] []
IDLE 49332 [(0,0)] 67 [] [] [] [] []
INJECT_T 49333 [(1,0)] D [] [] [] [] []
MERGE 49334 [(1,0),(0,0)] D [] [49336] [] [] [((0,0),(1,0))]
DISCARD 49335 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49336 [(0,0)] HALF_D_PLUS_2 [49334] [] [] [] []
IDLE 49337 [(0,0)] 74 [] [] [] [] []
INJECT_T 49338 [(0,1)] D [] [] [] [] []
MERGE 49339 [(0,1),(0,0)] D [] [49341] [] [] [((0,0),(0,1))]
DISCARD 49340 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49341 [(0,0)] HALF_D_PLUS_2 [49339] [] [] [] []
IDLE 49342 [(0,0)] 96 [] [] [] [] []
INJECT_T 49343 [(1,0)] D [] [] [] [] []
MERGE 49344 [(1,0),(0,0)] D [] [49346] [] [] [((0,0),(1,0))]
DISCARD 49345 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49346 [(0,0)] HALF_D_PLUS_2 [49344] [] [] [] []
IDLE 49347 [(0,0)] 53 [] [] [] [] []
INJECT_T 49348 [(0,1)] D [] [] [] [] []
MERGE 49349 [(0,1),(0,0)] D [] [49351] [] [] [((0,0),(0,1))]
DISCARD 49350 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49351 [(0,0)] HALF_D_PLUS_2 [49349] [] [] [] []
IDLE 49352 [(0,0)] 157 [] [] [] [] []
INJECT_T 49353 [(1,0)] D [] [] [] [] []
MERGE 49354 [(1,0),(0,0)] D [] [49356] [] [] [((0,0),(1,0))]
DISCARD 49355 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49356 [(0,0)] HALF_D_PLUS_2 [49354] [] [] [] []
IDLE 49357 [(0,0)] 7 [] [] [] [] []
INJECT_T 49358 [(0,1)] D [] [] [] [] []
MERGE 49359 [(0,1),(0,0)] D [] [49361] [] [] [((0,0),(0,1))]
DISCARD 49360 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49361 [(0,0)] HALF_D_PLUS_2 [49359] [] [] [] []
IDLE 49362 [(0,0)] 89 [] [] [] [] []
INJECT_T 49363 [(1,0)] D [] [] [] [] []
MERGE 49364 [(1,0),(0,0)] D [] [49366] [] [] [((0,0),(1,0))]
DISCARD 49365 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49366 [(0,0)] HALF_D_PLUS_2 [49364] [] [] [] []
IDLE 49367 [(0,0)] 125 [] [] [] [] []
INJECT_T 49368 [(0,1)] D [] [] [] [] []
MERGE 49369 [(0,1),(0,0)] D [] [49371] [] [] [((0,0),(0,1))]
DISCARD 49370 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49371 [(0,0)] HALF_D_PLUS_2 [49369] [] [] [] []
IDLE 49372 [(0,0)] 32 [] [] [] [] []
INJECT_T 49373 [(1,0)] D [] [] [] [] []
MERGE 49374 [(1,0),(0,0)] D [] [49376] [] [] [((0,0),(1,0))]
DISCARD 49375 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49376 [(0,0)] HALF_D_PLUS_2 [49374] [] [] [] []
IDLE 49377 [(0,0)] 66 [] [] [] [] []
INJECT_T 49378 [(0,1)] D [] [] [] [] []
MERGE 49379 [(0,1),(0,0)] D [] [49381] [] [] [((0,0),(0,1))]
DISCARD 49380 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49381 [(0,0)] HALF_D_PLUS_2 [49379] [] [] [] []
IDLE 49382 [(0,0)] 63 [] [] [] [] []
INJECT_T 49383 [(1,0)] D [] [] [] [] []
MERGE 49384 [(1,0),(0,0)] D [] [49386] [] [] [((0,0),(1,0))]
DISCARD 49385 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49386 [(0,0)] HALF_D_PLUS_2 [49384] [] [] [] []
IDLE 49387 [(0,0)] 8 [] [] [] [] []
INJECT_T 49388 [(0,1)] D [] [] [] [] []
MERGE 49389 [(0,1),(0,0)] D [] [49391] [] [] [((0,0),(0,1))]
DISCARD 49390 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49391 [(0,0)] HALF_D_PLUS_2 [49389] [] [] [] []
IDLE 49392 [(0,0)] 169 [] [] [] [] []
INJECT_T 49393 [(1,0)] D [] [] [] [] []
MERGE 49394 [(1,0),(0,0)] D [] [49396] [] [] [((0,0),(1,0))]
DISCARD 49395 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49396 [(0,0)] HALF_D_PLUS_2 [49394] [] [] [] []
IDLE 49397 [(0,0)] 107 [] [] [] [] []
INJECT_T 49398 [(0,1)] D [] [] [] [] []
MERGE 49399 [(0,1),(0,0)] D [] [49401] [] [] [((0,0),(0,1))]
DISCARD 49400 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49401 [(0,0)] HALF_D_PLUS_2 [49399] [] [] [] []
IDLE 49402 [(0,0)] 21 [] [] [] [] []
INJECT_T 49403 [(1,0)] D [] [] [] [] []
MERGE 49404 [(1,0),(0,0)] D [] [49406] [] [] [((0,0),(1,0))]
DISCARD 49405 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49406 [(0,0)] HALF_D_PLUS_2 [49404] [] [] [] []
IDLE 49407 [(0,0)] 34 [] [] [] [] []
INJECT_T 49408 [(0,1)] D [] [] [] [] []
MERGE 49409 [(0,1),(0,0)] D [] [49411] [] [] [((0,0),(0,1))]
DISCARD 49410 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49411 [(0,0)] HALF_D_PLUS_2 [49409] [] [] [] []
IDLE 49412 [(0,0)] 91 [] [] [] [] []
INJECT_T 49413 [(1,0)] D [] [] [] [] []
MERGE 49414 [(1,0),(0,0)] D [] [49416] [] [] [((0,0),(1,0))]
DISCARD 49415 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49416 [(0,0)] HALF_D_PLUS_2 [49414] [] [] [] []
IDLE 49417 [(0,0)] 31 [] [] [] [] []
INJECT_T 49418 [(0,1)] D [] [] [] [] []
MERGE 49419 [(0,1),(0,0)] D [] [49421] [] [] [((0,0),(0,1))]
DISCARD 49420 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49421 [(0,0)] HALF_D_PLUS_2 [49419] [] [] [] []
IDLE 49422 [(0,0)] 98 [] [] [] [] []
INJECT_T 49423 [(1,0)] D [] [] [] [] []
MERGE 49424 [(1,0),(0,0)] D [] [49426] [] [] [((0,0),(1,0))]
DISCARD 49425 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49426 [(0,0)] HALF_D_PLUS_2 [49424] [] [] [] []
IDLE 49427 [(0,0)] 9 [] [] [] [] []
INJECT_T 49428 [(0,1)] D [] [] [] [] []
MERGE 49429 [(0,1),(0,0)] D [] [49431] [] [] [((0,0),(0,1))]
DISCARD 49430 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49431 [(0,0)] HALF_D_PLUS_2 [49429] [] [] [] []
IDLE 49432 [(0,0)] 36 [] [] [] [] []
INJECT_T 49433 [(1,0)] D [] [] [] [] []
MERGE 49434 [(1,0),(0,0)] D [] [49436] [] [] [((0,0),(1,0))]
DISCARD 49435 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49436 [(0,0)] HALF_D_PLUS_2 [49434] [] [] [] []
IDLE 49437 [(0,0)] 182 [] [] [] [] []
INJECT_T 49438 [(0,1)] D [] [] [] [] []
MERGE 49439 [(0,1),(0,0)] D [] [49441] [] [] [((0,0),(0,1))]
DISCARD 49440 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49441 [(0,0)] HALF_D_PLUS_2 [49439] [] [] [] []
IDLE 49442 [(0,0)] 166 [] [] [] [] []
INJECT_T 49443 [(1,0)] D [] [] [] [] []
MERGE 49444 [(1,0),(0,0)] D [] [49446] [] [] [((0,0),(1,0))]
DISCARD 49445 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49446 [(0,0)] HALF_D_PLUS_2 [49444] [] [] [] []
IDLE 49447 [(0,0)] 109 [] [] [] [] []
INJECT_T 49448 [(0,1)] D [] [] [] [] []
MERGE 49449 [(0,1),(0,0)] D [] [49451] [] [] [((0,0),(0,1))]
DISCARD 49450 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49451 [(0,0)] HALF_D_PLUS_2 [49449] [] [] [] []
IDLE 49452 [(0,0)] 38 [] [] [] [] []
INJECT_T 49453 [(1,0)] D [] [] [] [] []
MERGE 49454 [(1,0),(0,0)] D [] [49456] [] [] [((0,0),(1,0))]
DISCARD 49455 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49456 [(0,0)] HALF_D_PLUS_2 [49454] [] [] [] []
IDLE 49457 [(0,0)] 25 [] [] [] [] []
INJECT_T 49458 [(0,1)] D [] [] [] [] []
MERGE 49459 [(0,1),(0,0)] D [] [49461] [] [] [((0,0),(0,1))]
DISCARD 49460 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49461 [(0,0)] HALF_D_PLUS_2 [49459] [] [] [] []
IDLE 49462 [(0,0)] 12 [] [] [] [] []
INJECT_T 49463 [(1,0)] D [] [] [] [] []
MERGE 49464 [(1,0),(0,0)] D [] [49466] [] [] [((0,0),(1,0))]
DISCARD 49465 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49466 [(0,0)] HALF_D_PLUS_2 [49464] [] [] [] []
IDLE 49467 [(0,0)] 29 [] [] [] [] []
INJECT_T 49468 [(0,1)] D [] [] [] [] []
MERGE 49469 [(0,1),(0,0)] D [] [49471] [] [] [((0,0),(0,1))]
DISCARD 49470 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49471 [(0,0)] HALF_D_PLUS_2 [49469] [] [] [] []
IDLE 49472 [(0,0)] 32 [] [] [] [] []
INJECT_T 49473 [(1,0)] D [] [] [] [] []
MERGE 49474 [(1,0),(0,0)] D [] [49476] [] [] [((0,0),(1,0))]
DISCARD 49475 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49476 [(0,0)] HALF_D_PLUS_2 [49474] [] [] [] []
IDLE 49477 [(0,0)] 188 [] [] [] [] []
INJECT_T 49478 [(0,1)] D [] [] [] [] []
MERGE 49479 [(0,1),(0,0)] D [] [49481] [] [] [((0,0),(0,1))]
DISCARD 49480 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49481 [(0,0)] HALF_D_PLUS_2 [49479] [] [] [] []
IDLE 49482 [(0,0)] 154 [] [] [] [] []
INJECT_T 49483 [(1,0)] D [] [] [] [] []
MERGE 49484 [(1,0),(0,0)] D [] [49486] [] [] [((0,0),(1,0))]
DISCARD 49485 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49486 [(0,0)] HALF_D_PLUS_2 [49484] [] [] [] []
IDLE 49487 [(0,0)] 15 [] [] [] [] []
INJECT_T 49488 [(0,1)] D [] [] [] [] []
MERGE 49489 [(0,1),(0,0)] D [] [49491] [] [] [((0,0),(0,1))]
DISCARD 49490 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49491 [(0,0)] HALF_D_PLUS_2 [49489] [] [] [] []
IDLE 49492 [(0,0)] 80 [] [] [] [] []
INJECT_T 49493 [(1,0)] D [] [] [] [] []
MERGE 49494 [(1,0),(0,0)] D [] [49496] [] [] [((0,0),(1,0))]
DISCARD 49495 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49496 [(0,0)] HALF_D_PLUS_2 [49494] [] [] [] []
IDLE 49497 [(0,0)] 124 [] [] [] [] []
INJECT_T 49498 [(0,1)] D [] [] [] [] []
MERGE 49499 [(0,1),(0,0)] D [] [49501] [] [] [((0,0),(0,1))]
DISCARD 49500 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49501 [(0,0)] HALF_D_PLUS_2 [49499] [] [] [] []
IDLE 49502 [(0,0)] 133 [] [] [] [] []
INJECT_T 49503 [(1,0)] D [] [] [] [] []
MERGE 49504 [(1,0),(0,0)] D [] [49506] [] [] [((0,0),(1,0))]
DISCARD 49505 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49506 [(0,0)] HALF_D_PLUS_2 [49504] [] [] [] []
IDLE 49507 [(0,0)] 6 [] [] [] [] []
INJECT_T 49508 [(0,1)] D [] [] [] [] []
MERGE 49509 [(0,1),(0,0)] D [] [49511] [] [] [((0,0),(0,1))]
DISCARD 49510 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49511 [(0,0)] HALF_D_PLUS_2 [49509] [] [] [] []
IDLE 49512 [(0,0)] 18 [] [] [] [] []
INJECT_T 49513 [(1,0)] D [] [] [] [] []
MERGE 49514 [(1,0),(0,0)] D [] [49516] [] [] [((0,0),(1,0))]
DISCARD 49515 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49516 [(0,0)] HALF_D_PLUS_2 [49514] [] [] [] []
IDLE 49517 [(0,0)] 76 [] [] [] [] []
INJECT_T 49518 [(0,1)] D [] [] [] [] []
MERGE 49519 [(0,1),(0,0)] D [] [49521] [] [] [((0,0),(0,1))]
DISCARD 49520 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49521 [(0,0)] HALF_D_PLUS_2 [49519] [] [] [] []
IDLE 49522 [(0,0)] 69 [] [] [] [] []
INJECT_T 49523 [(1,0)] D [] [] [] [] []
MERGE 49524 [(1,0),(0,0)] D [] [49526] [] [] [((0,0),(1,0))]
DISCARD 49525 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49526 [(0,0)] HALF_D_PLUS_2 [49524] [] [] [] []
IDLE 49527 [(0,0)] 189 [] [] [] [] []
INJECT_T 49528 [(0,1)] D [] [] [] [] []
MERGE 49529 [(0,1),(0,0)] D [] [49531] [] [] [((0,0),(0,1))]
DISCARD 49530 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49531 [(0,0)] HALF_D_PLUS_2 [49529] [] [] [] []
IDLE 49532 [(0,0)] 149 [] [] [] [] []
INJECT_T 49533 [(1,0)] D [] [] [] [] []
MERGE 49534 [(1,0),(0,0)] D [] [49536] [] [] [((0,0),(1,0))]
DISCARD 49535 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49536 [(0,0)] HALF_D_PLUS_2 [49534] [] [] [] []
IDLE 49537 [(0,0)] 73 [] [] [] [] []
INJECT_T 49538 [(0,1)] D [] [] [] [] []
MERGE 49539 [(0,1),(0,0)] D [] [49541] [] [] [((0,0),(0,1))]
DISCARD 49540 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49541 [(0,0)] HALF_D_PLUS_2 [49539] [] [] [] []
IDLE 49542 [(0,0)] 143 [] [] [] [] []
INJECT_T 49543 [(1,0)] D [] [] [] [] []
MERGE 49544 [(1,0),(0,0)] D [] [49546] [] [] [((0,0),(1,0))]
DISCARD 49545 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49546 [(0,0)] HALF_D_PLUS_2 [49544] [] [] [] []
IDLE 49547 [(0,0)] 89 [] [] [] [] []
INJECT_T 49548 [(0,1)] D [] [] [] [] []
MERGE 49549 [(0,1),(0,0)] D [] [49551] [] [] [((0,0),(0,1))]
DISCARD 49550 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49551 [(0,0)] HALF_D_PLUS_2 [49549] [] [] [] []
IDLE 49552 [(0,0)] 179 [] [] [] [] []
INJECT_T 49553 [(1,0)] D [] [] [] [] []
MERGE 49554 [(1,0),(0,0)] D [] [49556] [] [] [((0,0),(1,0))]
DISCARD 49555 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49556 [(0,0)] HALF_D_PLUS_2 [49554] [] [] [] []
IDLE 49557 [(0,0)] 14 [] [] [] [] []
INJECT_T 49558 [(0,1)] D [] [] [] [] []
MERGE 49559 [(0,1),(0,0)] D [] [49561] [] [] [((0,0),(0,1))]
DISCARD 49560 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49561 [(0,0)] HALF_D_PLUS_2 [49559] [] [] [] []
IDLE 49562 [(0,0)] 156 [] [] [] [] []
INJECT_T 49563 [(1,0)] D [] [] [] [] []
MERGE 49564 [(1,0),(0,0)] D [] [49566] [] [] [((0,0),(1,0))]
DISCARD 49565 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49566 [(0,0)] HALF_D_PLUS_2 [49564] [] [] [] []
IDLE 49567 [(0,0)] 14 [] [] [] [] []
INJECT_T 49568 [(0,1)] D [] [] [] [] []
MERGE 49569 [(0,1),(0,0)] D [] [49571] [] [] [((0,0),(0,1))]
DISCARD 49570 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49571 [(0,0)] HALF_D_PLUS_2 [49569] [] [] [] []
IDLE 49572 [(0,0)] 119 [] [] [] [] []
INJECT_T 49573 [(1,0)] D [] [] [] [] []
MERGE 49574 [(1,0),(0,0)] D [] [49576] [] [] [((0,0),(1,0))]
DISCARD 49575 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49576 [(0,0)] HALF_D_PLUS_2 [49574] [] [] [] []
IDLE 49577 [(0,0)] 115 [] [] [] [] []
INJECT_T 49578 [(0,1)] D [] [] [] [] []
MERGE 49579 [(0,1),(0,0)] D [] [49581] [] [] [((0,0),(0,1))]
DISCARD 49580 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49581 [(0,0)] HALF_D_PLUS_2 [49579] [] [] [] []
IDLE 49582 [(0,0)] 132 [] [] [] [] []
INJECT_T 49583 [(1,0)] D [] [] [] [] []
MERGE 49584 [(1,0),(0,0)] D [] [49586] [] [] [((0,0),(1,0))]
DISCARD 49585 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49586 [(0,0)] HALF_D_PLUS_2 [49584] [] [] [] []
IDLE 49587 [(0,0)] 191 [] [] [] [] []
INJECT_T 49588 [(0,1)] D [] [] [] [] []
MERGE 49589 [(0,1),(0,0)] D [] [49591] [] [] [((0,0),(0,1))]
DISCARD 49590 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49591 [(0,0)] HALF_D_PLUS_2 [49589] [] [] [] []
IDLE 49592 [(0,0)] 7 [] [] [] [] []
INJECT_T 49593 [(1,0)] D [] [] [] [] []
MERGE 49594 [(1,0),(0,0)] D [] [49596] [] [] [((0,0),(1,0))]
DISCARD 49595 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49596 [(0,0)] HALF_D_PLUS_2 [49594] [] [] [] []
IDLE 49597 [(0,0)] 174 [] [] [] [] []
INJECT_T 49598 [(0,1)] D [] [] [] [] []
MERGE 49599 [(0,1),(0,0)] D [] [49601] [] [] [((0,0),(0,1))]
DISCARD 49600 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49601 [(0,0)] HALF_D_PLUS_2 [49599] [] [] [] []
IDLE 49602 [(0,0)] 114 [] [] [] [] []
INJECT_T 49603 [(1,0)] D [] [] [] [] []
MERGE 49604 [(1,0),(0,0)] D [] [49606] [] [] [((0,0),(1,0))]
DISCARD 49605 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49606 [(0,0)] HALF_D_PLUS_2 [49604] [] [] [] []
IDLE 49607 [(0,0)] 130 [] [] [] [] []
INJECT_T 49608 [(0,1)] D [] [] [] [] []
MERGE 49609 [(0,1),(0,0)] D [] [49611] [] [] [((0,0),(0,1))]
DISCARD 49610 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49611 [(0,0)] HALF_D_PLUS_2 [49609] [] [] [] []
IDLE 49612 [(0,0)] 110 [] [] [] [] []
INJECT_T 49613 [(1,0)] D [] [] [] [] []
MERGE 49614 [(1,0),(0,0)] D [] [49616] [] [] [((0,0),(1,0))]
DISCARD 49615 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49616 [(0,0)] HALF_D_PLUS_2 [49614] [] [] [] []
IDLE 49617 [(0,0)] 196 [] [] [] [] []
INJECT_T 49618 [(0,1)] D [] [] [] [] []
MERGE 49619 [(0,1),(0,0)] D [] [49621] [] [] [((0,0),(0,1))]
DISCARD 49620 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49621 [(0,0)] HALF_D_PLUS_2 [49619] [] [] [] []
IDLE 49622 [(0,0)] 113 [] [] [] [] []
INJECT_T 49623 [(1,0)] D [] [] [] [] []
MERGE 49624 [(1,0),(0,0)] D [] [49626] [] [] [((0,0),(1,0))]
DISCARD 49625 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49626 [(0,0)] HALF_D_PLUS_2 [49624] [] [] [] []
IDLE 49627 [(0,0)] 86 [] [] [] [] []
INJECT_T 49628 [(0,1)] D [] [] [] [] []
MERGE 49629 [(0,1),(0,0)] D [] [49631] [] [] [((0,0),(0,1))]
DISCARD 49630 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49631 [(0,0)] HALF_D_PLUS_2 [49629] [] [] [] []
IDLE 49632 [(0,0)] 114 [] [] [] [] []
INJECT_T 49633 [(1,0)] D [] [] [] [] []
MERGE 49634 [(1,0),(0,0)] D [] [49636] [] [] [((0,0),(1,0))]
DISCARD 49635 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49636 [(0,0)] HALF_D_PLUS_2 [49634] [] [] [] []
IDLE 49637 [(0,0)] 192 [] [] [] [] []
INJECT_T 49638 [(0,1)] D [] [] [] [] []
MERGE 49639 [(0,1),(0,0)] D [] [49641] [] [] [((0,0),(0,1))]
DISCARD 49640 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49641 [(0,0)] HALF_D_PLUS_2 [49639] [] [] [] []
IDLE 49642 [(0,0)] 39 [] [] [] [] []
INJECT_T 49643 [(1,0)] D [] [] [] [] []
MERGE 49644 [(1,0),(0,0)] D [] [49646] [] [] [((0,0),(1,0))]
DISCARD 49645 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49646 [(0,0)] HALF_D_PLUS_2 [49644] [] [] [] []
IDLE 49647 [(0,0)] 105 [] [] [] [] []
INJECT_T 49648 [(0,1)] D [] [] [] [] []
MERGE 49649 [(0,1),(0,0)] D [] [49651] [] [] [((0,0),(0,1))]
DISCARD 49650 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49651 [(0,0)] HALF_D_PLUS_2 [49649] [] [] [] []
IDLE 49652 [(0,0)] 196 [] [] [] [] []
INJECT_T 49653 [(1,0)] D [] [] [] [] []
MERGE 49654 [(1,0),(0,0)] D [] [49656] [] [] [((0,0),(1,0))]
DISCARD 49655 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49656 [(0,0)] HALF_D_PLUS_2 [49654] [] [] [] []
IDLE 49657 [(0,0)] 12 [] [] [] [] []
INJECT_T 49658 [(0,1)] D [] [] [] [] []
MERGE 49659 [(0,1),(0,0)] D [] [49661] [] [] [((0,0),(0,1))]
DISCARD 49660 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49661 [(0,0)] HALF_D_PLUS_2 [49659] [] [] [] []
IDLE 49662 [(0,0)] 44 [] [] [] [] []
INJECT_T 49663 [(1,0)] D [] [] [] [] []
MERGE 49664 [(1,0),(0,0)] D [] [49666] [] [] [((0,0),(1,0))]
DISCARD 49665 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49666 [(0,0)] HALF_D_PLUS_2 [49664] [] [] [] []
IDLE 49667 [(0,0)] 93 [] [] [] [] []
INJECT_T 49668 [(0,1)] D [] [] [] [] []
MERGE 49669 [(0,1),(0,0)] D [] [49671] [] [] [((0,0),(0,1))]
DISCARD 49670 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49671 [(0,0)] HALF_D_PLUS_2 [49669] [] [] [] []
IDLE 49672 [(0,0)] 100 [] [] [] [] []
INJECT_T 49673 [(1,0)] D [] [] [] [] []
MERGE 49674 [(1,0),(0,0)] D [] [49676] [] [] [((0,0),(1,0))]
DISCARD 49675 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49676 [(0,0)] HALF_D_PLUS_2 [49674] [] [] [] []
IDLE 49677 [(0,0)] 194 [] [] [] [] []
INJECT_T 49678 [(0,1)] D [] [] [] [] []
MERGE 49679 [(0,1),(0,0)] D [] [49681] [] [] [((0,0),(0,1))]
DISCARD 49680 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49681 [(0,0)] HALF_D_PLUS_2 [49679] [] [] [] []
IDLE 49682 [(0,0)] 79 [] [] [] [] []
INJECT_T 49683 [(1,0)] D [] [] [] [] []
MERGE 49684 [(1,0),(0,0)] D [] [49686] [] [] [((0,0),(1,0))]
DISCARD 49685 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49686 [(0,0)] HALF_D_PLUS_2 [49684] [] [] [] []
IDLE 49687 [(0,0)] 83 [] [] [] [] []
INJECT_T 49688 [(0,1)] D [] [] [] [] []
MERGE 49689 [(0,1),(0,0)] D [] [49691] [] [] [((0,0),(0,1))]
DISCARD 49690 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49691 [(0,0)] HALF_D_PLUS_2 [49689] [] [] [] []
IDLE 49692 [(0,0)] 93 [] [] [] [] []
INJECT_T 49693 [(1,0)] D [] [] [] [] []
MERGE 49694 [(1,0),(0,0)] D [] [49696] [] [] [((0,0),(1,0))]
DISCARD 49695 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49696 [(0,0)] HALF_D_PLUS_2 [49694] [] [] [] []
IDLE 49697 [(0,0)] 198 [] [] [] [] []
INJECT_T 49698 [(0,1)] D [] [] [] [] []
MERGE 49699 [(0,1),(0,0)] D [] [49701] [] [] [((0,0),(0,1))]
DISCARD 49700 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49701 [(0,0)] HALF_D_PLUS_2 [49699] [] [] [] []
IDLE 49702 [(0,0)] 36 [] [] [] [] []
INJECT_T 49703 [(1,0)] D [] [] [] [] []
MERGE 49704 [(1,0),(0,0)] D [] [49706] [] [] [((0,0),(1,0))]
DISCARD 49705 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49706 [(0,0)] HALF_D_PLUS_2 [49704] [] [] [] []
IDLE 49707 [(0,0)] 78 [] [] [] [] []
INJECT_T 49708 [(0,1)] D [] [] [] [] []
MERGE 49709 [(0,1),(0,0)] D [] [49711] [] [] [((0,0),(0,1))]
DISCARD 49710 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49711 [(0,0)] HALF_D_PLUS_2 [49709] [] [] [] []
IDLE 49712 [(0,0)] 29 [] [] [] [] []
INJECT_T 49713 [(1,0)] D [] [] [] [] []
MERGE 49714 [(1,0),(0,0)] D [] [49716] [] [] [((0,0),(1,0))]
DISCARD 49715 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49716 [(0,0)] HALF_D_PLUS_2 [49714] [] [] [] []
IDLE 49717 [(0,0)] 32 [] [] [] [] []
INJECT_T 49718 [(0,1)] D [] [] [] [] []
MERGE 49719 [(0,1),(0,0)] D [] [49721] [] [] [((0,0),(0,1))]
DISCARD 49720 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49721 [(0,0)] HALF_D_PLUS_2 [49719] [] [] [] []
IDLE 49722 [(0,0)] 44 [] [] [] [] []
INJECT_T 49723 [(1,0)] D [] [] [] [] []
MERGE 49724 [(1,0),(0,0)] D [] [49726] [] [] [((0,0),(1,0))]
DISCARD 49725 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49726 [(0,0)] HALF_D_PLUS_2 [49724] [] [] [] []
IDLE 49727 [(0,0)] 51 [] [] [] [] []
INJECT_T 49728 [(0,1)] D [] [] [] [] []
MERGE 49729 [(0,1),(0,0)] D [] [49731] [] [] [((0,0),(0,1))]
DISCARD 49730 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49731 [(0,0)] HALF_D_PLUS_2 [49729] [] [] [] []
IDLE 49732 [(0,0)] 119 [] [] [] [] []
INJECT_T 49733 [(1,0)] D [] [] [] [] []
MERGE 49734 [(1,0),(0,0)] D [] [49736] [] [] [((0,0),(1,0))]
DISCARD 49735 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49736 [(0,0)] HALF_D_PLUS_2 [49734] [] [] [] []
IDLE 49737 [(0,0)] 48 [] [] [] [] []
INJECT_T 49738 [(0,1)] D [] [] [] [] []
MERGE 49739 [(0,1),(0,0)] D [] [49741] [] [] [((0,0),(0,1))]
DISCARD 49740 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49741 [(0,0)] HALF_D_PLUS_2 [49739] [] [] [] []
IDLE 49742 [(0,0)] 185 [] [] [] [] []
INJECT_T 49743 [(1,0)] D [] [] [] [] []
MERGE 49744 [(1,0),(0,0)] D [] [49746] [] [] [((0,0),(1,0))]
DISCARD 49745 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49746 [(0,0)] HALF_D_PLUS_2 [49744] [] [] [] []
IDLE 49747 [(0,0)] 117 [] [] [] [] []
INJECT_T 49748 [(0,1)] D [] [] [] [] []
MERGE 49749 [(0,1),(0,0)] D [] [49751] [] [] [((0,0),(0,1))]
DISCARD 49750 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49751 [(0,0)] HALF_D_PLUS_2 [49749] [] [] [] []
IDLE 49752 [(0,0)] 179 [] [] [] [] []
INJECT_T 49753 [(1,0)] D [] [] [] [] []
MERGE 49754 [(1,0),(0,0)] D [] [49756] [] [] [((0,0),(1,0))]
DISCARD 49755 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49756 [(0,0)] HALF_D_PLUS_2 [49754] [] [] [] []
IDLE 49757 [(0,0)] 32 [] [] [] [] []
INJECT_T 49758 [(0,1)] D [] [] [] [] []
MERGE 49759 [(0,1),(0,0)] D [] [49761] [] [] [((0,0),(0,1))]
DISCARD 49760 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49761 [(0,0)] HALF_D_PLUS_2 [49759] [] [] [] []
IDLE 49762 [(0,0)] 138 [] [] [] [] []
INJECT_T 49763 [(1,0)] D [] [] [] [] []
MERGE 49764 [(1,0),(0,0)] D [] [49766] [] [] [((0,0),(1,0))]
DISCARD 49765 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49766 [(0,0)] HALF_D_PLUS_2 [49764] [] [] [] []
IDLE 49767 [(0,0)] 72 [] [] [] [] []
INJECT_T 49768 [(0,1)] D [] [] [] [] []
MERGE 49769 [(0,1),(0,0)] D [] [49771] [] [] [((0,0),(0,1))]
DISCARD 49770 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49771 [(0,0)] HALF_D_PLUS_2 [49769] [] [] [] []
IDLE 49772 [(0,0)] 24 [] [] [] [] []
INJECT_T 49773 [(1,0)] D [] [] [] [] []
MERGE 49774 [(1,0),(0,0)] D [] [49776] [] [] [((0,0),(1,0))]
DISCARD 49775 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49776 [(0,0)] HALF_D_PLUS_2 [49774] [] [] [] []
IDLE 49777 [(0,0)] 195 [] [] [] [] []
INJECT_T 49778 [(0,1)] D [] [] [] [] []
MERGE 49779 [(0,1),(0,0)] D [] [49781] [] [] [((0,0),(0,1))]
DISCARD 49780 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49781 [(0,0)] HALF_D_PLUS_2 [49779] [] [] [] []
IDLE 49782 [(0,0)] 182 [] [] [] [] []
INJECT_T 49783 [(1,0)] D [] [] [] [] []
MERGE 49784 [(1,0),(0,0)] D [] [49786] [] [] [((0,0),(1,0))]
DISCARD 49785 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49786 [(0,0)] HALF_D_PLUS_2 [49784] [] [] [] []
IDLE 49787 [(0,0)] 23 [] [] [] [] []
INJECT_T 49788 [(0,1)] D [] [] [] [] []
MERGE 49789 [(0,1),(0,0)] D [] [49791] [] [] [((0,0),(0,1))]
DISCARD 49790 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49791 [(0,0)] HALF_D_PLUS_2 [49789] [] [] [] []
IDLE 49792 [(0,0)] 162 [] [] [] [] []
INJECT_T 49793 [(1,0)] D [] [] [] [] []
MERGE 49794 [(1,0),(0,0)] D [] [49796] [] [] [((0,0),(1,0))]
DISCARD 49795 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49796 [(0,0)] HALF_D_PLUS_2 [49794] [] [] [] []
IDLE 49797 [(0,0)] 131 [] [] [] [] []
INJECT_T 49798 [(0,1)] D [] [] [] [] []
MERGE 49799 [(0,1),(0,0)] D [] [49801] [] [] [((0,0),(0,1))]
DISCARD 49800 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49801 [(0,0)] HALF_D_PLUS_2 [49799] [] [] [] []
IDLE 49802 [(0,0)] 188 [] [] [] [] []
INJECT_T 49803 [(1,0)] D [] [] [] [] []
MERGE 49804 [(1,0),(0,0)] D [] [49806] [] [] [((0,0),(1,0))]
DISCARD 49805 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49806 [(0,0)] HALF_D_PLUS_2 [49804] [] [] [] []
IDLE 49807 [(0,0)] 45 [] [] [] [] []
INJECT_T 49808 [(0,1)] D [] [] [] [] []
MERGE 49809 [(0,1),(0,0)] D [] [49811] [] [] [((0,0),(0,1))]
DISCARD 49810 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49811 [(0,0)] HALF_D_PLUS_2 [49809] [] [] [] []
IDLE 49812 [(0,0)] 128 [] [] [] [] []
INJECT_T 49813 [(1,0)] D [] [] [] [] []
MERGE 49814 [(1,0),(0,0)] D [] [49816] [] [] [((0,0),(1,0))]
DISCARD 49815 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49816 [(0,0)] HALF_D_PLUS_2 [49814] [] [] [] []
IDLE 49817 [(0,0)] 81 [] [] [] [] []
INJECT_T 49818 [(0,1)] D [] [] [] [] []
MERGE 49819 [(0,1),(0,0)] D [] [49821] [] [] [((0,0),(0,1))]
DISCARD 49820 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49821 [(0,0)] HALF_D_PLUS_2 [49819] [] [] [] []
IDLE 49822 [(0,0)] 30 [] [] [] [] []
INJECT_T 49823 [(1,0)] D [] [] [] [] []
MERGE 49824 [(1,0),(0,0)] D [] [49826] [] [] [((0,0),(1,0))]
DISCARD 49825 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49826 [(0,0)] HALF_D_PLUS_2 [49824] [] [] [] []
IDLE 49827 [(0,0)] 15 [] [] [] [] []
INJECT_T 49828 [(0,1)] D [] [] [] [] []
MERGE 49829 [(0,1),(0,0)] D [] [49831] [] [] [((0,0),(0,1))]
DISCARD 49830 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49831 [(0,0)] HALF_D_PLUS_2 [49829] [] [] [] []
IDLE 49832 [(0,0)] 75 [] [] [] [] []
INJECT_T 49833 [(1,0)] D [] [] [] [] []
MERGE 49834 [(1,0),(0,0)] D [] [49836] [] [] [((0,0),(1,0))]
DISCARD 49835 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49836 [(0,0)] HALF_D_PLUS_2 [49834] [] [] [] []
IDLE 49837 [(0,0)] 151 [] [] [] [] []
INJECT_T 49838 [(0,1)] D [] [] [] [] []
MERGE 49839 [(0,1),(0,0)] D [] [49841] [] [] [((0,0),(0,1))]
DISCARD 49840 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49841 [(0,0)] HALF_D_PLUS_2 [49839] [] [] [] []
IDLE 49842 [(0,0)] 109 [] [] [] [] []
INJECT_T 49843 [(1,0)] D [] [] [] [] []
MERGE 49844 [(1,0),(0,0)] D [] [49846] [] [] [((0,0),(1,0))]
DISCARD 49845 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49846 [(0,0)] HALF_D_PLUS_2 [49844] [] [] [] []
IDLE 49847 [(0,0)] 170 [] [] [] [] []
INJECT_T 49848 [(0,1)] D [] [] [] [] []
MERGE 49849 [(0,1),(0,0)] D [] [49851] [] [] [((0,0),(0,1))]
DISCARD 49850 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49851 [(0,0)] HALF_D_PLUS_2 [49849] [] [] [] []
IDLE 49852 [(0,0)] 35 [] [] [] [] []
INJECT_T 49853 [(1,0)] D [] [] [] [] []
MERGE 49854 [(1,0),(0,0)] D [] [49856] [] [] [((0,0),(1,0))]
DISCARD 49855 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49856 [(0,0)] HALF_D_PLUS_2 [49854] [] [] [] []
IDLE 49857 [(0,0)] 152 [] [] [] [] []
INJECT_T 49858 [(0,1)] D [] [] [] [] []
MERGE 49859 [(0,1),(0,0)] D [] [49861] [] [] [((0,0),(0,1))]
DISCARD 49860 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49861 [(0,0)] HALF_D_PLUS_2 [49859] [] [] [] []
IDLE 49862 [(0,0)] 76 [] [] [] [] []
INJECT_T 49863 [(1,0)] D [] [] [] [] []
MERGE 49864 [(1,0),(0,0)] D [] [49866] [] [] [((0,0),(1,0))]
DISCARD 49865 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49866 [(0,0)] HALF_D_PLUS_2 [49864] [] [] [] []
IDLE 49867 [(0,0)] 66 [] [] [] [] []
INJECT_T 49868 [(0,1)] D [] [] [] [] []
MERGE 49869 [(0,1),(0,0)] D [] [49871] [] [] [((0,0),(0,1))]
DISCARD 49870 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49871 [(0,0)] HALF_D_PLUS_2 [49869] [] [] [] []
IDLE 49872 [(0,0)] 60 [] [] [] [] []
INJECT_T 49873 [(1,0)] D [] [] [] [] []
MERGE 49874 [(1,0),(0,0)] D [] [49876] [] [] [((0,0),(1,0))]
DISCARD 49875 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49876 [(0,0)] HALF_D_PLUS_2 [49874] [] [] [] []
IDLE 49877 [(0,0)] 108 [] [] [] [] []
INJECT_T 49878 [(0,1)] D [] [] [] [] []
MERGE 49879 [(0,1),(0,0)] D [] [49881] [] [] [((0,0),(0,1))]
DISCARD 49880 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49881 [(0,0)] HALF_D_PLUS_2 [49879] [] [] [] []
IDLE 49882 [(0,0)] 186 [] [] [] [] []
INJECT_T 49883 [(1,0)] D [] [] [] [] []
MERGE 49884 [(1,0),(0,0)] D [] [49886] [] [] [((0,0),(1,0))]
DISCARD 49885 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49886 [(0,0)] HALF_D_PLUS_2 [49884] [] [] [] []
IDLE 49887 [(0,0)] 63 [] [] [] [] []
INJECT_T 49888 [(0,1)] D [] [] [] [] []
MERGE 49889 [(0,1),(0,0)] D [] [49891] [] [] [((0,0),(0,1))]
DISCARD 49890 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49891 [(0,0)] HALF_D_PLUS_2 [49889] [] [] [] []
IDLE 49892 [(0,0)] 115 [] [] [] [] []
INJECT_T 49893 [(1,0)] D [] [] [] [] []
MERGE 49894 [(1,0),(0,0)] D [] [49896] [] [] [((0,0),(1,0))]
DISCARD 49895 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49896 [(0,0)] HALF_D_PLUS_2 [49894] [] [] [] []
IDLE 49897 [(0,0)] 196 [] [] [] [] []
INJECT_T 49898 [(0,1)] D [] [] [] [] []
MERGE 49899 [(0,1),(0,0)] D [] [49901] [] [] [((0,0),(0,1))]
DISCARD 49900 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49901 [(0,0)] HALF_D_PLUS_2 [49899] [] [] [] []
IDLE 49902 [(0,0)] 10 [] [] [] [] []
INJECT_T 49903 [(1,0)] D [] [] [] [] []
MERGE 49904 [(1,0),(0,0)] D [] [49906] [] [] [((0,0),(1,0))]
DISCARD 49905 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49906 [(0,0)] HALF_D_PLUS_2 [49904] [] [] [] []
IDLE 49907 [(0,0)] 85 [] [] [] [] []
INJECT_T 49908 [(0,1)] D [] [] [] [] []
MERGE 49909 [(0,1),(0,0)] D [] [49911] [] [] [((0,0),(0,1))]
DISCARD 49910 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49911 [(0,0)] HALF_D_PLUS_2 [49909] [] [] [] []
IDLE 49912 [(0,0)] 135 [] [] [] [] []
INJECT_T 49913 [(1,0)] D [] [] [] [] []
MERGE 49914 [(1,0),(0,0)] D [] [49916] [] [] [((0,0),(1,0))]
DISCARD 49915 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49916 [(0,0)] HALF_D_PLUS_2 [49914] [] [] [] []
IDLE 49917 [(0,0)] 164 [] [] [] [] []
INJECT_T 49918 [(0,1)] D [] [] [] [] []
MERGE 49919 [(0,1),(0,0)] D [] [49921] [] [] [((0,0),(0,1))]
DISCARD 49920 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49921 [(0,0)] HALF_D_PLUS_2 [49919] [] [] [] []
IDLE 49922 [(0,0)] 194 [] [] [] [] []
INJECT_T 49923 [(1,0)] D [] [] [] [] []
MERGE 49924 [(1,0),(0,0)] D [] [49926] [] [] [((0,0),(1,0))]
DISCARD 49925 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49926 [(0,0)] HALF_D_PLUS_2 [49924] [] [] [] []
IDLE 49927 [(0,0)] 18 [] [] [] [] []
INJECT_T 49928 [(0,1)] D [] [] [] [] []
MERGE 49929 [(0,1),(0,0)] D [] [49931] [] [] [((0,0),(0,1))]
DISCARD 49930 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49931 [(0,0)] HALF_D_PLUS_2 [49929] [] [] [] []
IDLE 49932 [(0,0)] 189 [] [] [] [] []
INJECT_T 49933 [(1,0)] D [] [] [] [] []
MERGE 49934 [(1,0),(0,0)] D [] [49936] [] [] [((0,0),(1,0))]
DISCARD 49935 [(1,0)] 0 [] [] [] [] []
CONDITIONAL_S 49936 [(0,0)] HALF_D_PLUS_2 [49934] [] [] [] []
IDLE 49937 [(0,0)] 190 [] [] [] [] []
INJECT_T 49938 [(0,1)] D [] [] [] [] []
MERGE 49939 [(0,1),(0,0)] D [] [49941] [] [] [((0,0),(0,1))]
DISCARD 49940 [(0,1)] 0 [] [] [] [] []
CONDITIONAL_S 49941 [(0,0)] HALF_D_PLUS_2 [49939] [] [] [] []
DISCARD 49942 [(0,0)] 0 [] [] [] [] []