verilog xil_defaultlib --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/ec67/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/6b56/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/2702/hdl/verilog" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/4676/hdl/verilog" \
"../../../bd/CNN_imp/ip/CNN_imp_processing_system7_0_0/sim/CNN_imp_processing_system7_0_0.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_ama_addmuladd_15ns_15ns_15s_15s_15_4_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_Axi_Transfer.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_Bias.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_generic_cast_IEEE754_int_6_float_s.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_Input.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_mac_muladd_15s_15s_15s_15_4_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_mul_32ns_32ns_64_2_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_mul_32s_32s_32_2_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_mul_64ns_31ns_95_5_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_mul_mul_15s_15s_15_4_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_Parameters.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_sdiv_32ns_32ns_32_36_seq_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn_sitofp_32ns_32_6_no_dsp_1.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/regslice_core.v" \
"../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/fda1/hdl/verilog/cnn.v" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/sim/bd_750b.v" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_0/sim/bd_750b_one_0.v" \

sv xil_defaultlib --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/ec67/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/6b56/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/2702/hdl/verilog" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/4676/hdl/verilog" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_2/sim/bd_750b_arsw_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_3/sim/bd_750b_rsw_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_4/sim/bd_750b_awsw_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_5/sim/bd_750b_wsw_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_6/sim/bd_750b_bsw_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_7/sim/bd_750b_s00mmu_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_8/sim/bd_750b_s00tr_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_9/sim/bd_750b_s00sic_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_10/sim/bd_750b_s00a2s_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_11/sim/bd_750b_sarn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_12/sim/bd_750b_srn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_13/sim/bd_750b_s01mmu_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_14/sim/bd_750b_s01tr_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_15/sim/bd_750b_s01sic_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_16/sim/bd_750b_s01a2s_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_17/sim/bd_750b_sawn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_18/sim/bd_750b_swn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_19/sim/bd_750b_sbn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_20/sim/bd_750b_m00s2a_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_21/sim/bd_750b_m00arn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_22/sim/bd_750b_m00rn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_23/sim/bd_750b_m00awn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_24/sim/bd_750b_m00wn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_25/sim/bd_750b_m00bn_0.sv" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_26/sim/bd_750b_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/ec67/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/6b56/hdl" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/2702/hdl/verilog" --include "../../../../Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/4676/hdl/verilog" \
"../../../bd/CNN_imp/ip/CNN_imp_axi_smc_0/sim/CNN_imp_axi_smc_0.v" \
"../../../bd/CNN_imp/ip/CNN_imp_auto_pc_0/sim/CNN_imp_auto_pc_0.v" \
"../../../bd/CNN_imp/sim/CNN_imp.v" \

verilog xil_defaultlib "glbl.v"

nosort
