{
  "module_name": "stmpe.h",
  "hash_id": "7f7424ef5d61b1911044f2e72fc22e6349b1d2dfadda443fe586ab61df50b101",
  "original_prompt": "Ingested from linux-6.6.14/drivers/mfd/stmpe.h",
  "human_readable_source": " \n \n\n#ifndef __STMPE_H\n#define __STMPE_H\n\n#include <linux/device.h>\n#include <linux/mfd/core.h>\n#include <linux/mfd/stmpe.h>\n#include <linux/printk.h>\n#include <linux/types.h>\n\nextern const struct dev_pm_ops stmpe_dev_pm_ops;\n\n#ifdef STMPE_DUMP_BYTES\nstatic inline void stmpe_dump_bytes(const char *str, const void *buf,\n\t\t\t\t    size_t len)\n{\n\tprint_hex_dump_bytes(str, DUMP_PREFIX_OFFSET, buf, len);\n}\n#else\nstatic inline void stmpe_dump_bytes(const char *str, const void *buf,\n\t\t\t\t    size_t len)\n{\n}\n#endif\n\n \nstruct stmpe_variant_block {\n\tconst struct mfd_cell\t*cell;\n\tint\t\t\tirq;\n\tenum stmpe_block\tblock;\n};\n\n \nstruct stmpe_variant_info {\n\tconst char *name;\n\tu16 id_val;\n\tu16 id_mask;\n\tint num_gpios;\n\tint af_bits;\n\tconst u8 *regs;\n\tstruct stmpe_variant_block *blocks;\n\tint num_blocks;\n\tint num_irqs;\n\tint (*enable)(struct stmpe *stmpe, unsigned int blocks, bool enable);\n\tint (*get_altfunc)(struct stmpe *stmpe, enum stmpe_block block);\n\tint (*enable_autosleep)(struct stmpe *stmpe, int autosleep_timeout);\n};\n\n \nstruct stmpe_client_info {\n\tvoid *data;\n\tint irq;\n\tvoid *client;\n\tstruct device *dev;\n\tint (*read_byte)(struct stmpe *stmpe, u8 reg);\n\tint (*write_byte)(struct stmpe *stmpe, u8 reg, u8 val);\n\tint (*read_block)(struct stmpe *stmpe, u8 reg, u8 len, u8 *values);\n\tint (*write_block)(struct stmpe *stmpe, u8 reg, u8 len,\n\t\t\tconst u8 *values);\n\tvoid (*init)(struct stmpe *stmpe);\n};\n\nint stmpe_probe(struct stmpe_client_info *ci, enum stmpe_partnum partnum);\nvoid stmpe_remove(struct stmpe *stmpe);\n\n#define STMPE_ICR_LSB_HIGH\t(1 << 2)\n#define STMPE_ICR_LSB_EDGE\t(1 << 1)\n#define STMPE_ICR_LSB_GIM\t(1 << 0)\n\n#define STMPE_SYS_CTRL_RESET\t(1 << 7)\n#define STMPE_SYS_CTRL_INT_EN\t(1 << 2)\n#define STMPE_SYS_CTRL_INT_HI\t(1 << 0)\n\n \n#define STMPE801_ID\t\t\t0x0108\n#define STMPE801_NR_INTERNAL_IRQS\t1\n\n#define STMPE801_REG_CHIP_ID\t\t0x00\n#define STMPE801_REG_VERSION_ID\t\t0x02\n#define STMPE801_REG_SYS_CTRL\t\t0x04\n#define STMPE801_REG_GPIO_INT_EN\t0x08\n#define STMPE801_REG_GPIO_INT_STA\t0x09\n#define STMPE801_REG_GPIO_MP_STA\t0x10\n#define STMPE801_REG_GPIO_SET_PIN\t0x11\n#define STMPE801_REG_GPIO_DIR\t\t0x12\n\n \n#define STMPE811_ID\t\t\t0x0811\n\n#define STMPE811_IRQ_TOUCH_DET\t\t0\n#define STMPE811_IRQ_FIFO_TH\t\t1\n#define STMPE811_IRQ_FIFO_OFLOW\t\t2\n#define STMPE811_IRQ_FIFO_FULL\t\t3\n#define STMPE811_IRQ_FIFO_EMPTY\t\t4\n#define STMPE811_IRQ_TEMP_SENS\t\t5\n#define STMPE811_IRQ_ADC\t\t6\n#define STMPE811_IRQ_GPIOC\t\t7\n#define STMPE811_NR_INTERNAL_IRQS\t8\n\n#define STMPE811_REG_CHIP_ID\t\t0x00\n#define STMPE811_REG_SYS_CTRL\t\t0x03\n#define STMPE811_REG_SYS_CTRL2\t\t0x04\n#define STMPE811_REG_SPI_CFG\t\t0x08\n#define STMPE811_REG_INT_CTRL\t\t0x09\n#define STMPE811_REG_INT_EN\t\t0x0A\n#define STMPE811_REG_INT_STA\t\t0x0B\n#define STMPE811_REG_GPIO_INT_EN\t0x0C\n#define STMPE811_REG_GPIO_INT_STA\t0x0D\n#define STMPE811_REG_GPIO_SET_PIN\t0x10\n#define STMPE811_REG_GPIO_CLR_PIN\t0x11\n#define STMPE811_REG_GPIO_MP_STA\t0x12\n#define STMPE811_REG_GPIO_DIR\t\t0x13\n#define STMPE811_REG_GPIO_ED\t\t0x14\n#define STMPE811_REG_GPIO_RE\t\t0x15\n#define STMPE811_REG_GPIO_FE\t\t0x16\n#define STMPE811_REG_GPIO_AF\t\t0x17\n\n#define STMPE811_SYS_CTRL_RESET\t\t(1 << 1)\n\n#define STMPE811_SYS_CTRL2_ADC_OFF\t(1 << 0)\n#define STMPE811_SYS_CTRL2_TSC_OFF\t(1 << 1)\n#define STMPE811_SYS_CTRL2_GPIO_OFF\t(1 << 2)\n#define STMPE811_SYS_CTRL2_TS_OFF\t(1 << 3)\n\n \n#define STMPE1600_ID\t\t\t0x0016\n#define STMPE1600_NR_INTERNAL_IRQS\t16\n\n#define STMPE1600_REG_CHIP_ID\t\t0x00\n#define STMPE1600_REG_SYS_CTRL\t\t0x03\n#define STMPE1600_REG_IEGPIOR_LSB\t0x08\n#define STMPE1600_REG_IEGPIOR_MSB\t0x09\n#define STMPE1600_REG_ISGPIOR_LSB\t0x0A\n#define STMPE1600_REG_ISGPIOR_MSB\t0x0B\n#define STMPE1600_REG_GPMR_LSB\t\t0x10\n#define STMPE1600_REG_GPMR_MSB\t\t0x11\n#define STMPE1600_REG_GPSR_LSB\t\t0x12\n#define STMPE1600_REG_GPSR_MSB\t\t0x13\n#define STMPE1600_REG_GPDR_LSB\t\t0x14\n#define STMPE1600_REG_GPDR_MSB\t\t0x15\n#define STMPE1600_REG_GPPIR_LSB\t\t0x16\n#define STMPE1600_REG_GPPIR_MSB\t\t0x17\n\n \n\n#define STMPE1601_IRQ_GPIOC\t\t8\n#define STMPE1601_IRQ_PWM3\t\t7\n#define STMPE1601_IRQ_PWM2\t\t6\n#define STMPE1601_IRQ_PWM1\t\t5\n#define STMPE1601_IRQ_PWM0\t\t4\n#define STMPE1601_IRQ_KEYPAD_OVER\t2\n#define STMPE1601_IRQ_KEYPAD\t\t1\n#define STMPE1601_IRQ_WAKEUP\t\t0\n#define STMPE1601_NR_INTERNAL_IRQS\t9\n\n#define STMPE1601_REG_SYS_CTRL\t\t\t0x02\n#define STMPE1601_REG_SYS_CTRL2\t\t\t0x03\n#define STMPE1601_REG_ICR_MSB\t\t\t0x10\n#define STMPE1601_REG_ICR_LSB\t\t\t0x11\n#define STMPE1601_REG_IER_MSB\t\t\t0x12\n#define STMPE1601_REG_IER_LSB\t\t\t0x13\n#define STMPE1601_REG_ISR_MSB\t\t\t0x14\n#define STMPE1601_REG_ISR_LSB\t\t\t0x15\n#define STMPE1601_REG_INT_EN_GPIO_MASK_MSB\t0x16\n#define STMPE1601_REG_INT_EN_GPIO_MASK_LSB\t0x17\n#define STMPE1601_REG_INT_STA_GPIO_MSB\t\t0x18\n#define STMPE1601_REG_INT_STA_GPIO_LSB\t\t0x19\n#define STMPE1601_REG_CHIP_ID\t\t\t0x80\n#define STMPE1601_REG_GPIO_SET_MSB\t\t0x82\n#define STMPE1601_REG_GPIO_SET_LSB\t\t0x83\n#define STMPE1601_REG_GPIO_CLR_MSB\t\t0x84\n#define STMPE1601_REG_GPIO_CLR_LSB\t\t0x85\n#define STMPE1601_REG_GPIO_MP_MSB\t\t0x86\n#define STMPE1601_REG_GPIO_MP_LSB\t\t0x87\n#define STMPE1601_REG_GPIO_SET_DIR_MSB\t\t0x88\n#define STMPE1601_REG_GPIO_SET_DIR_LSB\t\t0x89\n#define STMPE1601_REG_GPIO_ED_MSB\t\t0x8A\n#define STMPE1601_REG_GPIO_ED_LSB\t\t0x8B\n#define STMPE1601_REG_GPIO_RE_MSB\t\t0x8C\n#define STMPE1601_REG_GPIO_RE_LSB\t\t0x8D\n#define STMPE1601_REG_GPIO_FE_MSB\t\t0x8E\n#define STMPE1601_REG_GPIO_FE_LSB\t\t0x8F\n#define STMPE1601_REG_GPIO_PU_MSB\t\t0x90\n#define STMPE1601_REG_GPIO_PU_LSB\t\t0x91\n#define STMPE1601_REG_GPIO_AF_U_MSB\t\t0x92\n\n#define STMPE1601_SYS_CTRL_ENABLE_GPIO\t\t(1 << 3)\n#define STMPE1601_SYS_CTRL_ENABLE_KPC\t\t(1 << 1)\n#define STMPE1601_SYS_CTRL_ENABLE_SPWM\t\t(1 << 0)\n\n \n#define STMPE1601_AUTOSLEEP_TIMEOUT_MASK\t(0x7)\n#define STPME1601_AUTOSLEEP_ENABLE\t\t(1 << 3)\n\n \n#define STMPE1801_ID\t\t\t0xc110\n#define STMPE1801_NR_INTERNAL_IRQS\t5\n#define STMPE1801_IRQ_KEYPAD_COMBI\t4\n#define STMPE1801_IRQ_GPIOC\t\t3\n#define STMPE1801_IRQ_KEYPAD_OVER\t2\n#define STMPE1801_IRQ_KEYPAD\t\t1\n#define STMPE1801_IRQ_WAKEUP\t\t0\n\n#define STMPE1801_REG_CHIP_ID\t\t\t0x00\n#define STMPE1801_REG_SYS_CTRL\t\t\t0x02\n#define STMPE1801_REG_INT_CTRL_LOW\t\t0x04\n#define STMPE1801_REG_INT_EN_MASK_LOW\t\t0x06\n#define STMPE1801_REG_INT_STA_LOW\t\t0x08\n#define STMPE1801_REG_INT_EN_GPIO_MASK_LOW\t0x0A\n#define STMPE1801_REG_INT_EN_GPIO_MASK_MID\t0x0B\n#define STMPE1801_REG_INT_EN_GPIO_MASK_HIGH\t0x0C\n#define STMPE1801_REG_INT_STA_GPIO_LOW\t\t0x0D\n#define STMPE1801_REG_INT_STA_GPIO_MID\t\t0x0E\n#define STMPE1801_REG_INT_STA_GPIO_HIGH\t\t0x0F\n#define STMPE1801_REG_GPIO_SET_LOW\t\t0x10\n#define STMPE1801_REG_GPIO_SET_MID\t\t0x11\n#define STMPE1801_REG_GPIO_SET_HIGH\t\t0x12\n#define STMPE1801_REG_GPIO_CLR_LOW\t\t0x13\n#define STMPE1801_REG_GPIO_CLR_MID\t\t0x14\n#define STMPE1801_REG_GPIO_CLR_HIGH\t\t0x15\n#define STMPE1801_REG_GPIO_MP_LOW\t\t0x16\n#define STMPE1801_REG_GPIO_MP_MID\t\t0x17\n#define STMPE1801_REG_GPIO_MP_HIGH\t\t0x18\n#define STMPE1801_REG_GPIO_SET_DIR_LOW\t\t0x19\n#define STMPE1801_REG_GPIO_SET_DIR_MID\t\t0x1A\n#define STMPE1801_REG_GPIO_SET_DIR_HIGH\t\t0x1B\n#define STMPE1801_REG_GPIO_RE_LOW\t\t0x1C\n#define STMPE1801_REG_GPIO_RE_MID\t\t0x1D\n#define STMPE1801_REG_GPIO_RE_HIGH\t\t0x1E\n#define STMPE1801_REG_GPIO_FE_LOW\t\t0x1F\n#define STMPE1801_REG_GPIO_FE_MID\t\t0x20\n#define STMPE1801_REG_GPIO_FE_HIGH\t\t0x21\n#define STMPE1801_REG_GPIO_PULL_UP_LOW\t\t0x22\n#define STMPE1801_REG_GPIO_PULL_UP_MID\t\t0x23\n#define STMPE1801_REG_GPIO_PULL_UP_HIGH\t\t0x24\n\n#define STMPE1801_MSK_INT_EN_KPC\t\t(1 << 1)\n#define STMPE1801_MSK_INT_EN_GPIO\t\t(1 << 3)\n\n \n\n#define STMPE24XX_IRQ_GPIOC\t\t8\n#define STMPE24XX_IRQ_PWM2\t\t7\n#define STMPE24XX_IRQ_PWM1\t\t6\n#define STMPE24XX_IRQ_PWM0\t\t5\n#define STMPE24XX_IRQ_ROT_OVER\t\t4\n#define STMPE24XX_IRQ_ROT\t\t3\n#define STMPE24XX_IRQ_KEYPAD_OVER\t2\n#define STMPE24XX_IRQ_KEYPAD\t\t1\n#define STMPE24XX_IRQ_WAKEUP\t\t0\n#define STMPE24XX_NR_INTERNAL_IRQS\t9\n\n#define STMPE24XX_REG_SYS_CTRL\t\t0x02\n#define STMPE24XX_REG_SYS_CTRL2\t\t0x03\n#define STMPE24XX_REG_ICR_MSB\t\t0x10\n#define STMPE24XX_REG_ICR_LSB\t\t0x11\n#define STMPE24XX_REG_IER_MSB\t\t0x12\n#define STMPE24XX_REG_IER_LSB\t\t0x13\n#define STMPE24XX_REG_ISR_MSB\t\t0x14\n#define STMPE24XX_REG_ISR_LSB\t\t0x15\n#define STMPE24XX_REG_IEGPIOR_MSB\t0x16\n#define STMPE24XX_REG_IEGPIOR_CSB\t0x17\n#define STMPE24XX_REG_IEGPIOR_LSB\t0x18\n#define STMPE24XX_REG_ISGPIOR_MSB\t0x19\n#define STMPE24XX_REG_ISGPIOR_CSB\t0x1A\n#define STMPE24XX_REG_ISGPIOR_LSB\t0x1B\n#define STMPE24XX_REG_CHIP_ID\t\t0x80\n#define STMPE24XX_REG_GPSR_MSB\t\t0x83\n#define STMPE24XX_REG_GPSR_CSB\t\t0x84\n#define STMPE24XX_REG_GPSR_LSB\t\t0x85\n#define STMPE24XX_REG_GPCR_MSB\t\t0x86\n#define STMPE24XX_REG_GPCR_CSB\t\t0x87\n#define STMPE24XX_REG_GPCR_LSB\t\t0x88\n#define STMPE24XX_REG_GPDR_MSB\t\t0x89\n#define STMPE24XX_REG_GPDR_CSB\t\t0x8A\n#define STMPE24XX_REG_GPDR_LSB\t\t0x8B\n#define STMPE24XX_REG_GPEDR_MSB\t\t0x8C\n#define STMPE24XX_REG_GPEDR_CSB\t\t0x8D\n#define STMPE24XX_REG_GPEDR_LSB\t\t0x8E\n#define STMPE24XX_REG_GPRER_MSB\t\t0x8F\n#define STMPE24XX_REG_GPRER_CSB\t\t0x90\n#define STMPE24XX_REG_GPRER_LSB\t\t0x91\n#define STMPE24XX_REG_GPFER_MSB\t\t0x92\n#define STMPE24XX_REG_GPFER_CSB\t\t0x93\n#define STMPE24XX_REG_GPFER_LSB\t\t0x94\n#define STMPE24XX_REG_GPPUR_MSB\t\t0x95\n#define STMPE24XX_REG_GPPUR_CSB\t\t0x96\n#define STMPE24XX_REG_GPPUR_LSB\t\t0x97\n#define STMPE24XX_REG_GPPDR_MSB\t\t0x98\n#define STMPE24XX_REG_GPPDR_CSB\t\t0x99\n#define STMPE24XX_REG_GPPDR_LSB\t\t0x9A\n#define STMPE24XX_REG_GPAFR_U_MSB\t0x9B\n#define STMPE24XX_REG_GPMR_MSB\t\t0xA2\n#define STMPE24XX_REG_GPMR_CSB\t\t0xA3\n#define STMPE24XX_REG_GPMR_LSB\t\t0xA4\n#define STMPE24XX_SYS_CTRL_ENABLE_GPIO\t\t(1 << 3)\n#define STMPE24XX_SYSCON_ENABLE_PWM\t\t(1 << 2)\n#define STMPE24XX_SYS_CTRL_ENABLE_KPC\t\t(1 << 1)\n#define STMPE24XX_SYSCON_ENABLE_ROT\t\t(1 << 0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}