
State Machine - |passo|MotorPasso:u0|peripheral_LED:peripheral_led_0|Entrega1_FPGA_RTL:u0|state
Name state.s3 state.s2 state.s1 state.s0 
state.s0 0 0 0 0 
state.s1 0 0 1 1 
state.s2 0 1 0 1 
state.s3 1 0 0 1 

State Machine - |passo|MotorPasso:u0|MotorPasso_nios2_gen2_0:nios2_gen2_0|MotorPasso_nios2_gen2_0_cpu:cpu|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper|MotorPasso_nios2_gen2_0_cpu_debug_slave_tck:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
