evDRAM32X2SL5Q_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDRAM32X2SL5Q_S : device CLMS
{
    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "RAM",
        config string CP_FFAPP3_RS = "SET",
        config bit CP_FFAPP3_INIT = 1'b1,
        config string CP_FFAPP3MUX_SEL = "YX",
        config string CP_CR3PREMUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX",
        config string CP_RAM_LUTD_DIL = "LI",
        config string CP_MASK_LUT6D = "FALSE",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_WCK_SEL = "LOCAL",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
logic   input WADDR0,
logic   input WADDR1,
logic   input WADDR2,
logic   input WADDR3,
logic   input WADDR4,
logic   input WADDR5,
        input M1,
        input M2,
        input M3,
        input DD,
        output CR3,
        input WE,
        input RS,
        input CE,
        input CLK,
        input NEXT_CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO
    );

}; // end of device devDRAM32X2SL5Q_S


structure netlist of devDRAM32X2SL5Q_S
{
    wire  ntM1      ;
    wire  ntM2      ;
    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    wire  ntM3      ;
    wire  ntDD      ;
    wire  ntL5D     ;
    wire  ntQC3     ;
    wire  ntQD3_APP ;
    wire  ntQP3     ;
    wire  ntCR3     ;
    wire  ntWE      ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntNEXT_CLK;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntWCLK     ;
    wire ntCLKR     ;
    wire ntCE_P     ;
    wire ntRS_P     ;

    ntM1        <= M1      ;
    ntM2        <= M2      ;
    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    ntM3        <= M3      ;
    ntDD        <= DD      ;
    CR3         <= ntCR3   ;

    ntWE        <= WE      ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntNEXT_CLK  <= NEXT_CLK;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;

    device LUT6S FYD
    parameter map
    (
        CP_INIT         => CP_INITD       ,
        CP_MODE         => CP_MODED       ,
        CP_MASK_LUT6    => CP_MASK_LUT6D  ,
        CP_RAM_LUT_DIL  => CP_RAM_LUTD_DIL,
        CP_RAM_LUT_DIH  => "LI"           ,
        CP_M1_SEL       => 1'b1           ,
        CP_M2_SEL       => 1'b1           ,
        CP_RAM32_EN     => CP_RAM32_EN    ,
        CP_RAM_MODE     => CP_RAM_MODE
    )
    port map
    (
        A0      => ntD0                   ,
        A1      => ntD1                   ,
        A2      => ntD2                   ,
        A3      => ntD3                   ,
        A4      => ntD4                   ,
        A5      => ntD5                   ,
        WA      => {ntD5, ntD4, ntD3, ntD2, ntD1, ntD0} ,
        M1      => ntM1                   ,
        M2      => ntM2                   ,
        WCK     => ntWCLK                 ,
        WE      => ntWE                   ,
        MX      => ntM3                   ,
        XD      => ntDD                   ,
        L5      => ntL5D
    );

    device MUX2_P WCKMUX
    parameter map
    (
        SEL => CP_WCK_SEL
    )
    port map
    (
        DOUT  => ntWCLK    ,
        DI0   => ntNEXT_CLK,
        DI1   => ntCLKR
    );

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL   =>   CP_CLK_POL
    )
    port map
    (   
        Y            =>   ntCLKR,
        DIN1         =>   ntCLK,
        DIN0         =>   ntCLK
    );
    
    device LCE_POLMUX LCEPOLMUX
    parameter map
    (
        CP_LCE_EN    =>    CP_LCE_EN,
        CP_LCE_POL   =>    CP_LCE_POL
    )
    port map
    (
        Y           =>     ntCE_P,
        DIN2        =>     1'b1,
        DIN1        =>     ntCE,
        DIN0        =>     ntCE
    );
    
    device LRS_POLMUX LRSPOLMUX
    parameter map
    (
        CP_LRS_EN    =>    CP_LRS_EN,
        CP_LRS_POL   =>    CP_LRS_POL
    )
    port map
    (
        Y            =>    ntRS_P,
        DIN2         =>    1'b0,
        DIN1         =>    ntRS,
        DIN0         =>    ntRS
    );

    device  MUX2_P  CEMUX
    parameter map
    (
        SEL      =>     CP_CEMUX_SEL
    )
    port map
    (
        DOUT     =>     ntCECO,
        DI0      =>     ntCECI,
        DI1      =>     ntCE_P
    );
    
    device  MUX2_P  RSMUX
    parameter map
    (
        SEL      =>     CP_RSMUX_SEL
    )
    port map
    (
        DOUT     =>     ntRSCO,
        DI0      =>     ntRSCI,
        DI1      =>     ntRS_P
    );

    device CRPREMUX CR3PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL     =>    CP_CR3PREMUX_SEL
    )
    port map
    (
        YX                  =>    ntL5D,
        Q                   =>    ntQC3
    );

    device FFAPPMUX FFAPP3MUX
    parameter map
    (
        CP_FFAPPMUX_SEL     =>    CP_FFAPP3MUX_SEL
    )
    port map
    (
        YX                  =>    ntL5D,
        Q                   =>    ntQD3_APP
    );

    device APPFF FFAPP3
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP3_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP3_INIT
    )
    port map
    (
        Q                    =>    ntQP3,
        D                    =>    ntQD3_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO           
    );

   device CRPOSTMUX CR3POSTMUX
   parameter map
   (
       CP_CRPOSTMUX_SEL     =>    CP_CR3POSTMUX_SEL
   )
   port map
   (
       QPX                  =>    ntQP3,
       CX                   =>    ntQC3,
       Q                    =>    ntCR3
   );
}; // end of structure netlist of devDRAM32X2SL5Q_S



