

================================================================
== Vitis HLS Report for 'insert_sort_top_unsigned_int_unsigned_int_4_s'
================================================================
* Date:           Wed Jun  2 21:25:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        insert_sort.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.013 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- insert_loop  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    1115|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     188|    -|
|Register             |        -|     -|      400|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      400|    1303|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |inserting_id_1_fu_295_p2          |         +|   0|  0|  23|          16|           1|
    |residual_count_2_fu_283_p2        |         +|   0|  0|  23|          16|           2|
    |and_ln58_fu_229_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln98_1_fu_557_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln98_fu_459_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_192                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op35_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_289_p2              |      icmp|   0|  0|  13|          16|           3|
    |icmp_ln58_fu_223_p2               |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln73_1_fu_261_p2             |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln73_2_fu_277_p2             |      icmp|   0|  0|  12|          14|           1|
    |icmp_ln73_fu_255_p2               |      icmp|   0|  0|  12|          15|           1|
    |icmp_ln74_1_fu_381_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln74_2_fu_398_p2             |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln74_fu_364_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |array_full_1_fu_307_p2            |        or|   0|  0|   2|           1|           1|
    |empty_15_fu_301_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln73_1_fu_393_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln73_2_fu_410_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln73_fu_376_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln97_1_fu_529_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln97_fu_431_p2                 |        or|   0|  0|   2|           1|           1|
    |in_dtemp_4_fu_465_p3              |    select|   0|  0|  32|           1|          32|
    |in_temp_4_fu_521_p3               |    select|   0|  0|  32|           1|          32|
    |inserting_id_2_fu_313_p3          |    select|   0|  0|  16|           1|           1|
    |residual_count_1_fu_321_p3        |    select|   0|  0|  16|           1|          16|
    |select_ln103_1_fu_445_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln103_2_fu_535_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln103_3_fu_543_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln103_fu_437_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln73_1_fu_497_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln73_2_fu_571_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln73_3_fu_595_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln73_fu_473_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln76_1_fu_387_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln76_2_fu_404_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln76_fu_370_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln87_1_fu_423_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln87_fu_415_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln97_1_fu_635_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_2_fu_643_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_3_fu_651_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_4_fu_659_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_5_fu_481_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_6_fu_505_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_7_fu_579_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_8_fu_603_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln97_fu_627_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln98_1_fu_513_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_3_fu_563_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_4_fu_587_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_5_fu_611_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_6_fu_619_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln98_fu_489_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |lnot_fu_217_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln98_1_fu_551_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln98_fu_453_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1115|         259|        1017|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |  14|          3|    1|          3|
    |ap_phi_mux_array_full_phi_fu_198_p4      |   9|          2|    1|          2|
    |ap_phi_mux_end_2_phi_fu_162_p4           |   9|          2|    1|          2|
    |ap_phi_mux_residual_count_phi_fu_173_p4  |   9|          2|   16|         32|
    |array_full_reg_194                       |   9|          2|    1|          2|
    |din_strm_V_blk_n                         |   9|          2|    1|          2|
    |dout_strm_V_blk_n                        |   9|          2|    1|          2|
    |end_1_reg_181                            |  14|          3|    1|          3|
    |end_2_reg_159                            |   9|          2|    1|          2|
    |inserting_id_reg_206                     |   9|          2|   16|         32|
    |kin_strm_V_blk_n                         |   9|          2|    1|          2|
    |kout_strm_V_blk_n                        |   9|          2|    1|          2|
    |residual_count_reg_169                   |   9|          2|   16|         32|
    |strm_in_end_V_blk_n                      |   9|          2|    1|          2|
    |strm_out_end_V_blk_n                     |   9|          2|    1|          2|
    |strm_out_end_V_din                       |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 188|         41|   63|        131|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |and_ln58_reg_797                |   1|   0|    1|          0|
    |and_ln58_reg_797_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |array_full_1_reg_816            |   1|   0|    1|          0|
    |array_full_reg_194              |   1|   0|    1|          0|
    |empty_11_fu_72                  |  32|   0|   32|          0|
    |empty_12_fu_92                  |  32|   0|   32|          0|
    |empty_13_fu_96                  |  32|   0|   32|          0|
    |empty_14_fu_100                 |  32|   0|   32|          0|
    |empty_fu_68                     |  32|   0|   32|          0|
    |end_1_reg_181                   |   1|   0|    1|          0|
    |end_2_reg_159                   |   1|   0|    1|          0|
    |icmp_ln73_1_reg_806             |   1|   0|    1|          0|
    |icmp_ln73_2_reg_811             |   1|   0|    1|          0|
    |icmp_ln73_reg_801               |   1|   0|    1|          0|
    |in_dtemp_1_fu_88                |  32|   0|   32|          0|
    |in_dtemp_fu_104                 |  32|   0|   32|          0|
    |in_temp_1_fu_76                 |  32|   0|   32|          0|
    |in_temp_fu_108                  |  32|   0|   32|          0|
    |inserting_id_reg_206            |  16|   0|   16|          0|
    |lnot_reg_790                    |   1|   0|    1|          0|
    |out_dtemp_fu_84                 |  32|   0|   32|          0|
    |out_temp_fu_80                  |  32|   0|   32|          0|
    |residual_count_reg_169          |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 400|   0|  400|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  insert_sort_top<unsigned int, unsigned int, 4>|  return value|
|din_strm_V_dout        |   in|   32|     ap_fifo|                                      din_strm_V|       pointer|
|din_strm_V_empty_n     |   in|    1|     ap_fifo|                                      din_strm_V|       pointer|
|din_strm_V_read        |  out|    1|     ap_fifo|                                      din_strm_V|       pointer|
|kin_strm_V_dout        |   in|   32|     ap_fifo|                                      kin_strm_V|       pointer|
|kin_strm_V_empty_n     |   in|    1|     ap_fifo|                                      kin_strm_V|       pointer|
|kin_strm_V_read        |  out|    1|     ap_fifo|                                      kin_strm_V|       pointer|
|strm_in_end_V_dout     |   in|    1|     ap_fifo|                                   strm_in_end_V|       pointer|
|strm_in_end_V_empty_n  |   in|    1|     ap_fifo|                                   strm_in_end_V|       pointer|
|strm_in_end_V_read     |  out|    1|     ap_fifo|                                   strm_in_end_V|       pointer|
|dout_strm_V_din        |  out|   32|     ap_fifo|                                     dout_strm_V|       pointer|
|dout_strm_V_full_n     |   in|    1|     ap_fifo|                                     dout_strm_V|       pointer|
|dout_strm_V_write      |  out|    1|     ap_fifo|                                     dout_strm_V|       pointer|
|kout_strm_V_din        |  out|   32|     ap_fifo|                                     kout_strm_V|       pointer|
|kout_strm_V_full_n     |   in|    1|     ap_fifo|                                     kout_strm_V|       pointer|
|kout_strm_V_write      |  out|    1|     ap_fifo|                                     kout_strm_V|       pointer|
|strm_out_end_V_din     |  out|    1|     ap_fifo|                                  strm_out_end_V|       pointer|
|strm_out_end_V_full_n  |   in|    1|     ap_fifo|                                  strm_out_end_V|       pointer|
|strm_out_end_V_write   |  out|    1|     ap_fifo|                                  strm_out_end_V|       pointer|
|sign                   |   in|    1|     ap_none|                                            sign|        scalar|
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+

