Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 10 19:56:15 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rc5_enc_fpga_timing_summary_routed.rpt -pb rc5_enc_fpga_timing_summary_routed.pb -rpx rc5_enc_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : rc5_enc_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: disp_clk_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.195        0.000                      0                  287        0.105        0.000                      0                  287        9.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.195        0.000                      0                  287        0.105        0.000                      0                  287        9.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.195ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.768ns  (logic 4.862ns (38.079%)  route 7.906ns (61.921%))
  Logic Levels:           22  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.004 r  uut0/plusOp__93_carry__5/O[2]
                         net (fo=1, routed)           0.774    17.778    uut0/in5[26]
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.301    18.079 r  uut0/b_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    18.079    uut0/b_reg[26]
    SLICE_X5Y113         FDCE                                         r  uut0/b_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.582    25.004    uut0/CLK
    SLICE_X5Y113         FDCE                                         r  uut0/b_reg_reg[26]/C
                         clock pessimism              0.276    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X5Y113         FDCE (Setup_fdce_C_D)        0.029    25.274    uut0/b_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                  7.195    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.740ns  (logic 4.953ns (38.879%)  route 7.787ns (61.121%))
  Logic Levels:           23  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 25.006 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.882 r  uut0/plusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.882    uut0/plusOp__93_carry__5_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.101 r  uut0/plusOp__93_carry__6/O[0]
                         net (fo=1, routed)           0.654    17.755    uut0/in5[28]
    SLICE_X3Y113         LUT4 (Prop_lut4_I3_O)        0.295    18.050 r  uut0/b_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.050    uut0/b_reg[28]
    SLICE_X3Y113         FDCE                                         r  uut0/b_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.584    25.006    uut0/CLK
    SLICE_X3Y113         FDCE                                         r  uut0/b_reg_reg[28]/C
                         clock pessimism              0.259    25.265    
                         clock uncertainty           -0.035    25.230    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.031    25.261    uut0/b_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         25.261    
                         arrival time                         -18.050    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.979ns (39.051%)  route 7.771ns (60.949%))
  Logic Levels:           23  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.882 r  uut0/plusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.882    uut0/plusOp__93_carry__5_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.121 r  uut0/plusOp__93_carry__6/O[2]
                         net (fo=1, routed)           0.638    17.759    uut0/in5[30]
    SLICE_X7Y114         LUT4 (Prop_lut4_I3_O)        0.301    18.060 r  uut0/b_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.060    uut0/b_reg[30]
    SLICE_X7Y114         FDCE                                         r  uut0/b_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.582    25.004    uut0/CLK
    SLICE_X7Y114         FDCE                                         r  uut0/b_reg_reg[30]/C
                         clock pessimism              0.276    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X7Y114         FDCE (Setup_fdce_C_D)        0.029    25.274    uut0/b_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 4.951ns (38.832%)  route 7.799ns (61.168%))
  Logic Levels:           22  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.088 r  uut0/plusOp__93_carry__5/O[1]
                         net (fo=1, routed)           0.666    17.754    uut0/in5[25]
    SLICE_X4Y112         LUT4 (Prop_lut4_I3_O)        0.306    18.060 r  uut0/b_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    18.060    uut0/b_reg[25]
    SLICE_X4Y112         FDCE                                         r  uut0/b_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.583    25.005    uut0/CLK
    SLICE_X4Y112         FDCE                                         r  uut0/b_reg_reg[25]/C
                         clock pessimism              0.276    25.281    
                         clock uncertainty           -0.035    25.246    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.031    25.277    uut0/b_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         25.277    
                         arrival time                         -18.060    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.715ns  (logic 5.068ns (39.859%)  route 7.647ns (60.141%))
  Logic Levels:           23  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.882 r  uut0/plusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.882    uut0/plusOp__93_carry__5_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.205 r  uut0/plusOp__93_carry__6/O[1]
                         net (fo=1, routed)           0.514    17.719    uut0/in5[29]
    SLICE_X6Y114         LUT4 (Prop_lut4_I3_O)        0.306    18.025 r  uut0/b_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    18.025    uut0/b_reg[29]
    SLICE_X6Y114         FDCE                                         r  uut0/b_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.582    25.004    uut0/CLK
    SLICE_X6Y114         FDCE                                         r  uut0/b_reg_reg[29]/C
                         clock pessimism              0.276    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X6Y114         FDCE (Setup_fdce_C_D)        0.077    25.322    uut0/b_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.322    
                         arrival time                         -18.025    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.613ns  (logic 5.061ns (40.127%)  route 7.552ns (59.873%))
  Logic Levels:           23  (CARRY4=14 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 24.925 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.882 r  uut0/plusOp__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.882    uut0/plusOp__93_carry__5_n_0
    SLICE_X8Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.197 r  uut0/plusOp__93_carry__6/O[3]
                         net (fo=1, routed)           0.419    17.616    uut0/in5[31]
    SLICE_X8Y114         LUT4 (Prop_lut4_I3_O)        0.307    17.923 r  uut0/b_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    17.923    uut0/b_reg[31]
    SLICE_X8Y114         FDCE                                         r  uut0/b_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.503    24.925    uut0/CLK
    SLICE_X8Y114         FDCE                                         r  uut0/b_reg_reg[31]/C
                         clock pessimism              0.259    25.184    
                         clock uncertainty           -0.035    25.149    
    SLICE_X8Y114         FDCE (Setup_fdce_C_D)        0.077    25.226    uut0/b_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         25.226    
                         arrival time                         -17.923    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 4.944ns (39.150%)  route 7.684ns (60.850%))
  Logic Levels:           22  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 25.004 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.765 r  uut0/plusOp__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.765    uut0/plusOp__93_carry__4_n_0
    SLICE_X8Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.080 r  uut0/plusOp__93_carry__5/O[3]
                         net (fo=1, routed)           0.552    17.632    uut0/in5[27]
    SLICE_X4Y113         LUT4 (Prop_lut4_I3_O)        0.307    17.939 r  uut0/b_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.939    uut0/b_reg[27]
    SLICE_X4Y113         FDCE                                         r  uut0/b_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.582    25.004    uut0/CLK
    SLICE_X4Y113         FDCE                                         r  uut0/b_reg_reg[27]/C
                         clock pessimism              0.276    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X4Y113         FDCE (Setup_fdce_C_D)        0.029    25.274    uut0/b_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.557ns  (logic 4.827ns (38.441%)  route 7.730ns (61.559%))
  Logic Levels:           21  (CARRY4=12 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.963 r  uut0/plusOp__93_carry__4/O[3]
                         net (fo=1, routed)           0.597    17.560    uut0/in5[23]
    SLICE_X3Y111         LUT4 (Prop_lut4_I3_O)        0.307    17.867 r  uut0/b_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.867    uut0/b_reg[23]
    SLICE_X3Y111         FDCE                                         r  uut0/b_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.586    25.008    uut0/CLK
    SLICE_X3Y111         FDCE                                         r  uut0/b_reg_reg[23]/C
                         clock pessimism              0.259    25.267    
                         clock uncertainty           -0.035    25.232    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.031    25.263    uut0/b_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.527ns  (logic 4.717ns (37.655%)  route 7.810ns (62.345%))
  Logic Levels:           20  (CARRY4=11 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 25.008 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.854 r  uut0/plusOp__93_carry__3/O[1]
                         net (fo=1, routed)           0.677    17.531    uut0/in5[17]
    SLICE_X0Y111         LUT4 (Prop_lut4_I3_O)        0.306    17.837 r  uut0/b_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    17.837    uut0/b_reg[17]
    SLICE_X0Y111         FDCE                                         r  uut0/b_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.586    25.008    uut0/CLK
    SLICE_X0Y111         FDCE                                         r  uut0/b_reg_reg[17]/C
                         clock pessimism              0.259    25.267    
                         clock uncertainty           -0.035    25.232    
    SLICE_X0Y111         FDCE (Setup_fdce_C_D)        0.031    25.263    uut0/b_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                         -17.837    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 uut0/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        12.570ns  (logic 4.745ns (37.750%)  route 7.825ns (62.250%))
  Logic Levels:           21  (CARRY4=12 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 25.007 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.708     5.310    uut0/CLK
    SLICE_X6Y105         FDCE                                         r  uut0/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDCE (Prop_fdce_C_Q)         0.518     5.828 r  uut0/b_reg_reg[5]/Q
                         net (fo=5, routed)           0.989     6.817    uut0/b_reg_reg_n_0_[5]
    SLICE_X5Y106         LUT5 (Prop_lut5_I1_O)        0.124     6.941 r  uut0/plusOp_carry__0_i_21/O
                         net (fo=4, routed)           0.858     7.799    uut0/plusOp_carry__0_i_21_n_0
    SLICE_X4Y107         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  uut0/plusOp_carry__2_i_11/O
                         net (fo=3, routed)           1.310     9.233    uut0/plusOp_carry__2_i_11_n_0
    SLICE_X6Y110         LUT3 (Prop_lut3_I0_O)        0.153     9.386 r  uut0/plusOp_carry__0_i_16/O
                         net (fo=2, routed)           0.565     9.952    uut0/plusOp_carry__0_i_16_n_0
    SLICE_X7Y107         LUT6 (Prop_lut6_I4_O)        0.331    10.283 r  uut0/plusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.283    uut0/plusOp_carry__0_i_4_n_0
    SLICE_X7Y107         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.815 r  uut0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.815    uut0/plusOp_carry__0_n_0
    SLICE_X7Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.929 r  uut0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.929    uut0/plusOp_carry__1_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.043 r  uut0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.043    uut0/plusOp_carry__2_n_0
    SLICE_X7Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.157 r  uut0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.157    uut0/plusOp_carry__3_n_0
    SLICE_X7Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.271 r  uut0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.271    uut0/plusOp_carry__4_n_0
    SLICE_X7Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.493 r  uut0/plusOp_carry__5/O[0]
                         net (fo=3, routed)           0.762    12.254    uut0/plusOp1_out[24]
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.299    12.553 r  uut0/plusOp__93_carry_i_25/O
                         net (fo=4, routed)           0.806    13.359    uut0/plusOp__93_carry_i_25_n_0
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.483 r  uut0/g0_b3__1_i_3/O
                         net (fo=2, routed)           1.166    14.649    uut0/g0_b3__1_i_3_n_0
    SLICE_X9Y111         LUT3 (Prop_lut3_I0_O)        0.152    14.801 r  uut0/g0_b3__1_i_1/O
                         net (fo=2, routed)           0.677    15.478    uut0/g0_b3__1_i_1_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I3_O)        0.326    15.804 r  uut0/g0_b3__1/O
                         net (fo=1, routed)           0.000    15.804    uut0/g0_b3__1_n_0
    SLICE_X8Y106         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.180 r  uut0/plusOp__93_carry/CO[3]
                         net (fo=1, routed)           0.000    16.180    uut0/plusOp__93_carry_n_0
    SLICE_X8Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.297 r  uut0/plusOp__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.297    uut0/plusOp__93_carry__0_n_0
    SLICE_X8Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.414 r  uut0/plusOp__93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.414    uut0/plusOp__93_carry__1_n_0
    SLICE_X8Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.531 r  uut0/plusOp__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.531    uut0/plusOp__93_carry__2_n_0
    SLICE_X8Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.648 r  uut0/plusOp__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.648    uut0/plusOp__93_carry__3_n_0
    SLICE_X8Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.887 r  uut0/plusOp__93_carry__4/O[2]
                         net (fo=1, routed)           0.692    17.579    uut0/in5[22]
    SLICE_X2Y112         LUT4 (Prop_lut4_I3_O)        0.301    17.880 r  uut0/b_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.880    uut0/b_reg[22]
    SLICE_X2Y112         FDCE                                         r  uut0/b_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.585    25.007    uut0/CLK
    SLICE_X2Y112         FDCE                                         r  uut0/b_reg_reg[22]/C
                         clock pessimism              0.259    25.266    
                         clock uncertainty           -0.035    25.231    
    SLICE_X2Y112         FDCE (Setup_fdce_C_D)        0.079    25.310    uut0/b_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.310    
                         arrival time                         -17.880    
  -------------------------------------------------------------------
                         slack                                  7.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.001 r  disp_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    disp_clk_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.012 r  disp_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    disp_clk_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.037 r  disp_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.037    disp_clk_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.037 r  disp_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    disp_clk_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  disp_clk_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.040 r  disp_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    disp_clk_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.051 r  disp_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    disp_clk_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 din_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            din_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.660%)  route 0.077ns (29.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y114         FDCE                                         r  din_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  din_reg[62]/Q
                         net (fo=4, routed)           0.077     1.732    L35_in[62]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  din[63]_i_2/O
                         net (fo=1, routed)           0.000     1.777    p_1_in[63]
    SLICE_X1Y114         FDCE                                         r  din_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  din_reg[63]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.092     1.618    din_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 disp_clk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            disp_clk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  disp_clk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  disp_clk_reg[10]/Q
                         net (fo=1, routed)           0.121     1.787    disp_clk_reg_n_0_[10]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.947 r  disp_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.947    disp_clk_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.986 r  disp_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    disp_clk_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.076 r  disp_clk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.076    disp_clk_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  disp_clk_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    disp_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uut0/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/i_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.178%)  route 0.104ns (35.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    uut0/CLK
    SLICE_X4Y112         FDPE                                         r  uut0/i_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDPE (Prop_fdpe_C_Q)         0.141     1.654 r  uut0/i_cnt_reg[0]/Q
                         net (fo=71, routed)          0.104     1.758    uut0/sel[1]
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  uut0/i_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    uut0/i_cnt[2]
    SLICE_X5Y112         FDCE                                         r  uut0/i_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.029    uut0/CLK
    SLICE_X5Y112         FDCE                                         r  uut0/i_cnt_reg[2]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X5Y112         FDCE (Hold_fdce_C_D)         0.091     1.617    uut0/i_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 din_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uut0/b_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.292%)  route 0.133ns (41.708%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X4Y114         FDCE                                         r  din_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  din_reg[28]/Q
                         net (fo=6, routed)           0.133     1.787    uut0/Q[28]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  uut0/b_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     1.832    uut0/b_reg[28]
    SLICE_X3Y113         FDCE                                         r  uut0/b_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     2.031    uut0/CLK
    SLICE_X3Y113         FDCE                                         r  uut0/b_reg_reg[28]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y113         FDCE (Hold_fdce_C_D)         0.092     1.643    uut0/b_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y104    din_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    din_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    din_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    din_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y106    din_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    din_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y109    din_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    din_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y110    din_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106    din_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106    din_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106    din_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y106    din_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    din_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y109    din_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y110    din_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y110    din_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y110    din_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y110    din_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    din_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y104    din_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y100    disp_clk_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y101    disp_clk_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y105    uut0/a_reg_reg[0]/C



