;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL <121, 106
	ADD @-127, 100
	ADD @127, 106
	SUB @-127, 100
	ADD -2, @280
	ADD <0, @2
	DJN 12, #0
	DJN 12, #0
	SUB -7, <-120
	SUB @127, 106
	SUB @127, 106
	ADD -37, @-420
	ADD 10, 32
	JMZ <72, 100
	SUB -30, -209
	JMZ -207, @-120
	ADD 72, 100
	ADD -7, <-120
	ADD -7, <-120
	ADD @127, 106
	ADD @127, 106
	SUB -7, <-120
	ADD 270, 69
	DJN 0, 909
	SUB @121, 106
	JMZ <127, 106
	JMN -7, @-20
	SUB @121, 106
	MOV -1, <-20
	JMP <-127, 102
	SUB @-127, 100
	SUB -7, <-120
	MOV -1, <-20
	JMZ -2, <280
	MOV -7, <-20
	SPL 0, <412
	JMZ <72, 100
	SUB #72, @200
	SUB @-127, 100
	SPL 0, <412
	CMP 300, 90
	JMP @72, #200
	SUB #-3, 0
	JMZ -7, @-20
	JMP @12, #200
	JMP @12, #200
