
roll_finger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a210  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000258  0800a320  0800a320  0001a320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a578  0800a578  00020244  2**0
                  CONTENTS
  4 .ARM          00000000  0800a578  0800a578  00020244  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a578  0800a578  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a578  0800a578  0001a578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a57c  0800a57c  0001a57c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  0800a580  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d2c  20000248  0800a7c4  00020248  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001f74  0800a7c4  00021f74  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019200  00000000  00000000  0002026d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003732  00000000  00000000  0003946d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014e8  00000000  00000000  0003cba0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001388  00000000  00000000  0003e088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a443  00000000  00000000  0003f410  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010f35  00000000  00000000  00059853  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00097e9e  00000000  00000000  0006a788  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102626  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c68  00000000  00000000  001026a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000248 	.word	0x20000248
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a308 	.word	0x0800a308

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000024c 	.word	0x2000024c
 800014c:	0800a308 	.word	0x0800a308

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2iz>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000904:	d215      	bcs.n	8000932 <__aeabi_d2iz+0x36>
 8000906:	d511      	bpl.n	800092c <__aeabi_d2iz+0x30>
 8000908:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d912      	bls.n	8000938 <__aeabi_d2iz+0x3c>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000922:	fa23 f002 	lsr.w	r0, r3, r2
 8000926:	bf18      	it	ne
 8000928:	4240      	negne	r0, r0
 800092a:	4770      	bx	lr
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	4770      	bx	lr
 8000932:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000936:	d105      	bne.n	8000944 <__aeabi_d2iz+0x48>
 8000938:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800093c:	bf08      	it	eq
 800093e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000942:	4770      	bx	lr
 8000944:	f04f 0000 	mov.w	r0, #0
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop

0800094c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	60f8      	str	r0, [r7, #12]
 8000954:	60b9      	str	r1, [r7, #8]
 8000956:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	4a06      	ldr	r2, [pc, #24]	; (8000974 <vApplicationGetIdleTaskMemory+0x28>)
 800095c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	4a05      	ldr	r2, [pc, #20]	; (8000978 <vApplicationGetIdleTaskMemory+0x2c>)
 8000962:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2280      	movs	r2, #128	; 0x80
 8000968:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	bc80      	pop	{r7}
 8000972:	4770      	bx	lr
 8000974:	20000264 	.word	0x20000264
 8000978:	200002b8 	.word	0x200002b8

0800097c <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 800097c:	b480      	push	{r7}
 800097e:	b085      	sub	sp, #20
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800098c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 800098e:	68bb      	ldr	r3, [r7, #8]
 8000990:	4a06      	ldr	r2, [pc, #24]	; (80009ac <vApplicationGetTimerTaskMemory+0x30>)
 8000992:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f44f 7280 	mov.w	r2, #256	; 0x100
 800099a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800099c:	bf00      	nop
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bc80      	pop	{r7}
 80009a4:	4770      	bx	lr
 80009a6:	bf00      	nop
 80009a8:	200004b8 	.word	0x200004b8
 80009ac:	2000050c 	.word	0x2000050c

080009b0 <lightupLED>:
    }*/

}

void lightupLED(struct pixel *framebuffer)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b087      	sub	sp, #28
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	e01a      	b.n	80009f4 <lightupLED+0x44>
	{
		framebuffer[i].r=0;
 80009be:	697a      	ldr	r2, [r7, #20]
 80009c0:	4613      	mov	r3, r2
 80009c2:	005b      	lsls	r3, r3, #1
 80009c4:	4413      	add	r3, r2
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	2200      	movs	r2, #0
 80009cc:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 80009ce:	697a      	ldr	r2, [r7, #20]
 80009d0:	4613      	mov	r3, r2
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	4413      	add	r3, r2
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	2200      	movs	r2, #0
 80009dc:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4613      	mov	r3, r2
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	4413      	add	r3, r2
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	22ff      	movs	r2, #255	; 0xff
 80009ec:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	3301      	adds	r3, #1
 80009f2:	617b      	str	r3, [r7, #20]
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	2b04      	cmp	r3, #4
 80009f8:	dde1      	ble.n	80009be <lightupLED+0xe>
	}
	for(int i=5;i<12;i++)
 80009fa:	2305      	movs	r3, #5
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	e01a      	b.n	8000a36 <lightupLED+0x86>
	{
		framebuffer[i].r=0;
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4613      	mov	r3, r2
 8000a04:	005b      	lsls	r3, r3, #1
 8000a06:	4413      	add	r3, r2
 8000a08:	687a      	ldr	r2, [r7, #4]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000a10:	693a      	ldr	r2, [r7, #16]
 8000a12:	4613      	mov	r3, r2
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	4413      	add	r3, r2
 8000a18:	687a      	ldr	r2, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	22ff      	movs	r2, #255	; 0xff
 8000a1e:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000a20:	693a      	ldr	r2, [r7, #16]
 8000a22:	4613      	mov	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4413      	add	r3, r2
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	3301      	adds	r3, #1
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	2b0b      	cmp	r3, #11
 8000a3a:	dde1      	ble.n	8000a00 <lightupLED+0x50>
	}
	for(int i=12;i<17;i++)
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	e01a      	b.n	8000a78 <lightupLED+0xc8>
	{
		framebuffer[i].r=50;
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	4613      	mov	r3, r2
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	4413      	add	r3, r2
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	2232      	movs	r2, #50	; 0x32
 8000a50:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=50;
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	2232      	movs	r2, #50	; 0x32
 8000a60:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=50;
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	4613      	mov	r3, r2
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	4413      	add	r3, r2
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	2232      	movs	r2, #50	; 0x32
 8000a70:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<17;i++)
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	3301      	adds	r3, #1
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	2b10      	cmp	r3, #16
 8000a7c:	dde1      	ble.n	8000a42 <lightupLED+0x92>
	}
	for(int i=17;i<24;i++)
 8000a7e:	2311      	movs	r3, #17
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	e01a      	b.n	8000aba <lightupLED+0x10a>
	{
		framebuffer[i].r=255;
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	4613      	mov	r3, r2
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	4413      	add	r3, r2
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	4413      	add	r3, r2
 8000a90:	22ff      	movs	r2, #255	; 0xff
 8000a92:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000a94:	68ba      	ldr	r2, [r7, #8]
 8000a96:	4613      	mov	r3, r2
 8000a98:	005b      	lsls	r3, r3, #1
 8000a9a:	4413      	add	r3, r2
 8000a9c:	687a      	ldr	r2, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000aa4:	68ba      	ldr	r2, [r7, #8]
 8000aa6:	4613      	mov	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	4413      	add	r3, r2
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4413      	add	r3, r2
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	709a      	strb	r2, [r3, #2]
	for(int i=17;i<24;i++)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	2b17      	cmp	r3, #23
 8000abe:	dde1      	ble.n	8000a84 <lightupLED+0xd4>
	}
}
 8000ac0:	bf00      	nop
 8000ac2:	371c      	adds	r7, #28
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr

08000aca <lightupLED2>:
void lightupLED2(struct pixel *framebuffer)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b087      	sub	sp, #28
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
	for(int i=0;i<5;i++)
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	e01a      	b.n	8000b0e <lightupLED2+0x44>
	{
		framebuffer[i].r=0;
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	4613      	mov	r3, r2
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	4413      	add	r3, r2
 8000ae0:	687a      	ldr	r2, [r7, #4]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000ae8:	697a      	ldr	r2, [r7, #20]
 8000aea:	4613      	mov	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	4413      	add	r3, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	4413      	add	r3, r2
 8000af4:	2200      	movs	r2, #0
 8000af6:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=255;
 8000af8:	697a      	ldr	r2, [r7, #20]
 8000afa:	4613      	mov	r3, r2
 8000afc:	005b      	lsls	r3, r3, #1
 8000afe:	4413      	add	r3, r2
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	4413      	add	r3, r2
 8000b04:	22ff      	movs	r2, #255	; 0xff
 8000b06:	709a      	strb	r2, [r3, #2]
	for(int i=0;i<5;i++)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	dde1      	ble.n	8000ad8 <lightupLED2+0xe>
	}
	for(int i=5;i<12;i++)
 8000b14:	2305      	movs	r3, #5
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	e01a      	b.n	8000b50 <lightupLED2+0x86>
	{
		framebuffer[i].r=0;
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	4413      	add	r3, r2
 8000b22:	687a      	ldr	r2, [r7, #4]
 8000b24:	4413      	add	r3, r2
 8000b26:	2200      	movs	r2, #0
 8000b28:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=255;
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	4613      	mov	r3, r2
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	4413      	add	r3, r2
 8000b32:	687a      	ldr	r2, [r7, #4]
 8000b34:	4413      	add	r3, r2
 8000b36:	22ff      	movs	r2, #255	; 0xff
 8000b38:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	005b      	lsls	r3, r3, #1
 8000b40:	4413      	add	r3, r2
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	2200      	movs	r2, #0
 8000b48:	709a      	strb	r2, [r3, #2]
	for(int i=5;i<12;i++)
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2b0b      	cmp	r3, #11
 8000b54:	dde1      	ble.n	8000b1a <lightupLED2+0x50>
	}
	for(int i=12;i<19;i++)
 8000b56:	230c      	movs	r3, #12
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	e01a      	b.n	8000b92 <lightupLED2+0xc8>
	{
		framebuffer[i].r=255;
 8000b5c:	68fa      	ldr	r2, [r7, #12]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	005b      	lsls	r3, r3, #1
 8000b62:	4413      	add	r3, r2
 8000b64:	687a      	ldr	r2, [r7, #4]
 8000b66:	4413      	add	r3, r2
 8000b68:	22ff      	movs	r2, #255	; 0xff
 8000b6a:	705a      	strb	r2, [r3, #1]
		framebuffer[i].g=0;
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	4413      	add	r3, r2
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]
		framebuffer[i].b=0;
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	4613      	mov	r3, r2
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	687a      	ldr	r2, [r7, #4]
 8000b86:	4413      	add	r3, r2
 8000b88:	2200      	movs	r2, #0
 8000b8a:	709a      	strb	r2, [r3, #2]
	for(int i=12;i<19;i++)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	2b12      	cmp	r3, #18
 8000b96:	dde1      	ble.n	8000b5c <lightupLED2+0x92>
	}
}
 8000b98:	bf00      	nop
 8000b9a:	371c      	adds	r7, #28
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bc80      	pop	{r7}
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_UART_RxCpltCallback>:
//---------[ UART Data Reception Completion CallBackFunc. ]---------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
   // HAL_UART_Transmit(&huart1, UART1_rxBuffer, 5, 100);  //for debug
    HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 8000bac:	2205      	movs	r2, #5
 8000bae:	4904      	ldr	r1, [pc, #16]	; (8000bc0 <HAL_UART_RxCpltCallback+0x1c>)
 8000bb0:	4804      	ldr	r0, [pc, #16]	; (8000bc4 <HAL_UART_RxCpltCallback+0x20>)
 8000bb2:	f005 fa4d 	bl	8006050 <HAL_UART_Receive_IT>

}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	2000090c 	.word	0x2000090c
 8000bc4:	2000197c 	.word	0x2000197c

08000bc8 <open>:

void open(int pwmval)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af02      	add	r7, sp, #8
 8000bce:	6078      	str	r0, [r7, #4]

	if((adc_value[3]>M1MinPos)||(adc_value[4]>M2MinPos))
 8000bd0:	4b1b      	ldr	r3, [pc, #108]	; (8000c40 <open+0x78>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	4a1b      	ldr	r2, [pc, #108]	; (8000c44 <open+0x7c>)
 8000bd6:	6812      	ldr	r2, [r2, #0]
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d805      	bhi.n	8000be8 <open+0x20>
 8000bdc:	4b18      	ldr	r3, [pc, #96]	; (8000c40 <open+0x78>)
 8000bde:	691b      	ldr	r3, [r3, #16]
 8000be0:	4a19      	ldr	r2, [pc, #100]	; (8000c48 <open+0x80>)
 8000be2:	6812      	ldr	r2, [r2, #0]
 8000be4:	4293      	cmp	r3, r2
 8000be6:	d926      	bls.n	8000c36 <open+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000be8:	4b18      	ldr	r3, [pc, #96]	; (8000c4c <open+0x84>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f005 fec1 	bl	8006978 <osSemaphoreWait>
		m12o=1;
 8000bf6:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <open+0x88>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000bfc:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000c00:	9300      	str	r3, [sp, #0]
 8000c02:	2300      	movs	r3, #0
 8000c04:	2264      	movs	r2, #100	; 0x64
 8000c06:	2100      	movs	r1, #0
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f000 fa71 	bl	80010f0 <scale_val>
 8000c0e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000c10:	4b10      	ldr	r3, [pc, #64]	; (8000c54 <open+0x8c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	687a      	ldr	r2, [r7, #4]
 8000c16:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000c18:	2201      	movs	r2, #1
 8000c1a:	2110      	movs	r1, #16
 8000c1c:	480e      	ldr	r0, [pc, #56]	; (8000c58 <open+0x90>)
 8000c1e:	f003 fbed 	bl	80043fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2108      	movs	r1, #8
 8000c26:	480c      	ldr	r0, [pc, #48]	; (8000c58 <open+0x90>)
 8000c28:	f003 fbe8 	bl	80043fc <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000c2c:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <open+0x84>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f005 feef 	bl	8006a14 <osSemaphoreRelease>
	 		  		  }
		    	  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
		    	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
		*/
	}
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20001900 	.word	0x20001900
 8000c44:	20000010 	.word	0x20000010
 8000c48:	20000018 	.word	0x20000018
 8000c4c:	20001b4c 	.word	0x20001b4c
 8000c50:	20000924 	.word	0x20000924
 8000c54:	20001a24 	.word	0x20001a24
 8000c58:	40010c00 	.word	0x40010c00

08000c5c <close_vel>:

void close_vel(int pwmval)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af02      	add	r7, sp, #8
 8000c62:	6078      	str	r0, [r7, #4]

	if((adc_value[3]<M1MaxPos)||(adc_value[4]<M2MaxPos))
 8000c64:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <close_vel+0x78>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	4a1b      	ldr	r2, [pc, #108]	; (8000cd8 <close_vel+0x7c>)
 8000c6a:	6812      	ldr	r2, [r2, #0]
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d305      	bcc.n	8000c7c <close_vel+0x20>
 8000c70:	4b18      	ldr	r3, [pc, #96]	; (8000cd4 <close_vel+0x78>)
 8000c72:	691b      	ldr	r3, [r3, #16]
 8000c74:	4a19      	ldr	r2, [pc, #100]	; (8000cdc <close_vel+0x80>)
 8000c76:	6812      	ldr	r2, [r2, #0]
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d226      	bcs.n	8000cca <close_vel+0x6e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000c7c:	4b18      	ldr	r3, [pc, #96]	; (8000ce0 <close_vel+0x84>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c84:	4618      	mov	r0, r3
 8000c86:	f005 fe77 	bl	8006978 <osSemaphoreWait>
		m12c=1;
 8000c8a:	4b16      	ldr	r3, [pc, #88]	; (8000ce4 <close_vel+0x88>)
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	601a      	str	r2, [r3, #0]
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000c90:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000c94:	9300      	str	r3, [sp, #0]
 8000c96:	2300      	movs	r3, #0
 8000c98:	2264      	movs	r2, #100	; 0x64
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f000 fa27 	bl	80010f0 <scale_val>
 8000ca2:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmval);
 8000ca4:	4b10      	ldr	r3, [pc, #64]	; (8000ce8 <close_vel+0x8c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	635a      	str	r2, [r3, #52]	; 0x34

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000cac:	2201      	movs	r2, #1
 8000cae:	2108      	movs	r1, #8
 8000cb0:	480e      	ldr	r0, [pc, #56]	; (8000cec <close_vel+0x90>)
 8000cb2:	f003 fba3 	bl	80043fc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2110      	movs	r1, #16
 8000cba:	480c      	ldr	r0, [pc, #48]	; (8000cec <close_vel+0x90>)
 8000cbc:	f003 fb9e 	bl	80043fc <HAL_GPIO_WritePin>
		osSemaphoreRelease(BinSemHandle);
 8000cc0:	4b07      	ldr	r3, [pc, #28]	; (8000ce0 <close_vel+0x84>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f005 fea5 	bl	8006a14 <osSemaphoreRelease>
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
		    		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
		    		  */
	}

}
 8000cca:	bf00      	nop
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	20001900 	.word	0x20001900
 8000cd8:	20000014 	.word	0x20000014
 8000cdc:	2000001c 	.word	0x2000001c
 8000ce0:	20001b4c 	.word	0x20001b4c
 8000ce4:	20000928 	.word	0x20000928
 8000ce8:	20001a24 	.word	0x20001a24
 8000cec:	40010c00 	.word	0x40010c00

08000cf0 <brake_lf>:
void brake_lf()
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 2800);
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <brake_lf+0x20>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000cfc:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 2800);
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <brake_lf+0x20>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d06:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20001824 	.word	0x20001824

08000d14 <brake_rf>:
void brake_rf()
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 2800);
 8000d18:	4b06      	ldr	r3, [pc, #24]	; (8000d34 <brake_rf+0x20>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d20:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2800);
 8000d22:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <brake_rf+0x20>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d2a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bc80      	pop	{r7}
 8000d32:	4770      	bx	lr
 8000d34:	20001824 	.word	0x20001824

08000d38 <brake_all>:
void brake_all()
{/*Stops all motors -  shorts motor terminals -  cannot move by hand*/
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2110      	movs	r1, #16
 8000d40:	4811      	ldr	r0, [pc, #68]	; (8000d88 <brake_all+0x50>)
 8000d42:	f003 fb5b 	bl	80043fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2108      	movs	r1, #8
 8000d4a:	480f      	ldr	r0, [pc, #60]	; (8000d88 <brake_all+0x50>)
 8000d4c:	f003 fb56 	bl	80043fc <HAL_GPIO_WritePin>

	//set all PWMs to 2800 - pin high - brake
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 2800);
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <brake_all+0x54>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d58:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 2800);
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <brake_all+0x54>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d62:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 2800);
 8000d64:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <brake_all+0x54>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d6c:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 2800);
 8000d6e:	4b07      	ldr	r3, [pc, #28]	; (8000d8c <brake_all+0x54>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d76:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 2800);
 8000d78:	4b05      	ldr	r3, [pc, #20]	; (8000d90 <brake_all+0x58>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f44f 622f 	mov.w	r2, #2800	; 0xaf0
 8000d80:	635a      	str	r2, [r3, #52]	; 0x34

}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40010c00 	.word	0x40010c00
 8000d8c:	20001824 	.word	0x20001824
 8000d90:	20001a24 	.word	0x20001a24

08000d94 <stop_all>:
void stop_all()
{/*Stops all motors -  disconnects motor terminals -  can move by hand*/
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0

	//reset the GPIO for open-close motors
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	480e      	ldr	r0, [pc, #56]	; (8000dd8 <stop_all+0x44>)
 8000d9e:	f003 fb2d 	bl	80043fc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2108      	movs	r1, #8
 8000da6:	480c      	ldr	r0, [pc, #48]	; (8000dd8 <stop_all+0x44>)
 8000da8:	f003 fb28 	bl	80043fc <HAL_GPIO_WritePin>

	//set all PWMs to 2800 - pin high - brake
	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <stop_all+0x48>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2200      	movs	r2, #0
 8000db2:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000db4:	4b09      	ldr	r3, [pc, #36]	; (8000ddc <stop_all+0x48>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2200      	movs	r2, #0
 8000dba:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000dbc:	4b07      	ldr	r3, [pc, #28]	; (8000ddc <stop_all+0x48>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000dc4:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <stop_all+0x48>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2200      	movs	r2, #0
 8000dca:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8000dcc:	4b04      	ldr	r3, [pc, #16]	; (8000de0 <stop_all+0x4c>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	635a      	str	r2, [r3, #52]	; 0x34

}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40010c00 	.word	0x40010c00
 8000ddc:	20001824 	.word	0x20001824
 8000de0:	20001a24 	.word	0x20001a24

08000de4 <move_lf>:

void move_lf(int pwmval)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af02      	add	r7, sp, #8
 8000dea:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[6]<LFMaxPos)
 8000dec:	4b15      	ldr	r3, [pc, #84]	; (8000e44 <move_lf+0x60>)
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	4a15      	ldr	r2, [pc, #84]	; (8000e48 <move_lf+0x64>)
 8000df2:	6812      	ldr	r2, [r2, #0]
 8000df4:	4293      	cmp	r3, r2
 8000df6:	d220      	bcs.n	8000e3a <move_lf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <move_lf+0x68>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e00:	4618      	mov	r0, r3
 8000e02:	f005 fdb9 	bl	8006978 <osSemaphoreWait>
		// set the moving flag
		lfw= 1;
 8000e06:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <move_lf+0x6c>)
 8000e08:	2201      	movs	r2, #1
 8000e0a:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000e0c:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	2300      	movs	r3, #0
 8000e14:	2264      	movs	r2, #100	; 0x64
 8000e16:	2100      	movs	r1, #0
 8000e18:	6878      	ldr	r0, [r7, #4]
 8000e1a:	f000 f969 	bl	80010f0 <scale_val>
 8000e1e:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8000e20:	4b0c      	ldr	r3, [pc, #48]	; (8000e54 <move_lf+0x70>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2200      	movs	r2, #0
 8000e26:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, pwmval);
 8000e28:	4b0a      	ldr	r3, [pc, #40]	; (8000e54 <move_lf+0x70>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	687a      	ldr	r2, [r7, #4]
 8000e2e:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000e30:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <move_lf+0x68>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f005 fded 	bl	8006a14 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20001900 	.word	0x20001900
 8000e48:	20000000 	.word	0x20000000
 8000e4c:	20001b4c 	.word	0x20001b4c
 8000e50:	20000918 	.word	0x20000918
 8000e54:	20001824 	.word	0x20001824

08000e58 <move_lb>:

void move_lb(int pwmval)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b084      	sub	sp, #16
 8000e5c:	af02      	add	r7, sp, #8
 8000e5e:	6078      	str	r0, [r7, #4]
	if(adc_value[6]>LFMinPos)
 8000e60:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <move_lb+0x60>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a15      	ldr	r2, [pc, #84]	; (8000ebc <move_lb+0x64>)
 8000e66:	6812      	ldr	r2, [r2, #0]
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d920      	bls.n	8000eae <move_lb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000e6c:	4b14      	ldr	r3, [pc, #80]	; (8000ec0 <move_lb+0x68>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e74:	4618      	mov	r0, r3
 8000e76:	f005 fd7f 	bl	8006978 <osSemaphoreWait>
		//isMoveB_LF = 1;
		lrw=1;
 8000e7a:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <move_lb+0x6c>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000e80:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000e84:	9300      	str	r3, [sp, #0]
 8000e86:	2300      	movs	r3, #0
 8000e88:	2264      	movs	r2, #100	; 0x64
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f000 f92f 	bl	80010f0 <scale_val>
 8000e92:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwmval);
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <move_lb+0x70>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8000e9c:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <move_lb+0x70>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	639a      	str	r2, [r3, #56]	; 0x38
		osSemaphoreRelease(BinSemHandle);
 8000ea4:	4b06      	ldr	r3, [pc, #24]	; (8000ec0 <move_lb+0x68>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f005 fdb3 	bl	8006a14 <osSemaphoreRelease>

	}

}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	20001900 	.word	0x20001900
 8000ebc:	20000004 	.word	0x20000004
 8000ec0:	20001b4c 	.word	0x20001b4c
 8000ec4:	20000914 	.word	0x20000914
 8000ec8:	20001824 	.word	0x20001824

08000ecc <move_rf>:

void move_rf(int pwmval)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	6078      	str	r0, [r7, #4]
	//	Check whether we are at the end positions
		//LF pos given by adc_value[6]
		// min value is around 100, max value 4000, so we set limits as 120 and 3900
		//scale the value from 0 to 100 => 0 to 2800
	if(adc_value[5]<RFMaxPos)
 8000ed4:	4b15      	ldr	r3, [pc, #84]	; (8000f2c <move_rf+0x60>)
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	4a15      	ldr	r2, [pc, #84]	; (8000f30 <move_rf+0x64>)
 8000eda:	6812      	ldr	r2, [r2, #0]
 8000edc:	4293      	cmp	r3, r2
 8000ede:	d220      	bcs.n	8000f22 <move_rf+0x56>
	{
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S1 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <move_rf+0x68>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f005 fd45 	bl	8006978 <osSemaphoreWait>
		// set the moving flag
		rfw= 1;
 8000eee:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <move_rf+0x6c>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	601a      	str	r2, [r3, #0]

		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000ef4:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	2300      	movs	r3, #0
 8000efc:	2264      	movs	r2, #100	; 0x64
 8000efe:	2100      	movs	r1, #0
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f000 f8f5 	bl	80010f0 <scale_val>
 8000f06:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <move_rf+0x70>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, pwmval);
 8000f10:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <move_rf+0x70>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	687a      	ldr	r2, [r7, #4]
 8000f16:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <move_rf+0x68>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f005 fd79 	bl	8006a14 <osSemaphoreRelease>
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "S2 %d  %d \n", adc_value[6],isMoveF_LF ), 100);
	}

}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20001900 	.word	0x20001900
 8000f30:	20000008 	.word	0x20000008
 8000f34:	20001b4c 	.word	0x20001b4c
 8000f38:	2000091c 	.word	0x2000091c
 8000f3c:	20001824 	.word	0x20001824

08000f40 <move_rb>:

void move_rb(int pwmval)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af02      	add	r7, sp, #8
 8000f46:	6078      	str	r0, [r7, #4]
	if(adc_value[5]>RFMinPos)
 8000f48:	4b15      	ldr	r3, [pc, #84]	; (8000fa0 <move_rb+0x60>)
 8000f4a:	695b      	ldr	r3, [r3, #20]
 8000f4c:	4a15      	ldr	r2, [pc, #84]	; (8000fa4 <move_rb+0x64>)
 8000f4e:	6812      	ldr	r2, [r2, #0]
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d920      	bls.n	8000f96 <move_rb+0x56>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <move_rb+0x68>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f005 fd0b 	bl	8006978 <osSemaphoreWait>
		//isMoveB_LF = 1;
		rrw=1;
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <move_rb+0x6c>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	601a      	str	r2, [r3, #0]
		//scale the value from 0 to 100 => 0 to 2800
		pwmval = scale_val(pwmval,0,100, 0, 2800);
 8000f68:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000f6c:	9300      	str	r3, [sp, #0]
 8000f6e:	2300      	movs	r3, #0
 8000f70:	2264      	movs	r2, #100	; 0x64
 8000f72:	2100      	movs	r1, #0
 8000f74:	6878      	ldr	r0, [r7, #4]
 8000f76:	f000 f8bb 	bl	80010f0 <scale_val>
 8000f7a:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, pwmval);
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <move_rb+0x70>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8000f84:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <move_rb+0x70>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	641a      	str	r2, [r3, #64]	; 0x40
		osSemaphoreRelease(BinSemHandle);
 8000f8c:	4b06      	ldr	r3, [pc, #24]	; (8000fa8 <move_rb+0x68>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	f005 fd3f 	bl	8006a14 <osSemaphoreRelease>

	}

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20001900 	.word	0x20001900
 8000fa4:	2000000c 	.word	0x2000000c
 8000fa8:	20001b4c 	.word	0x20001b4c
 8000fac:	20000920 	.word	0x20000920
 8000fb0:	20001824 	.word	0x20001824

08000fb4 <ir_led_on>:

void ir_led_on()
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	2120      	movs	r1, #32
 8000fbc:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <ir_led_on+0x14>)
 8000fbe:	f003 fa1d 	bl	80043fc <HAL_GPIO_WritePin>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40010c00 	.word	0x40010c00

08000fcc <ir_led_off>:

void ir_led_off()
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2120      	movs	r1, #32
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <ir_led_off+0x14>)
 8000fd6:	f003 fa11 	bl	80043fc <HAL_GPIO_WritePin>

}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40010c00 	.word	0x40010c00

08000fe4 <clear_rxBuffer>:

void clear_rxBuffer(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	e007      	b.n	8001000 <clear_rxBuffer+0x1c>
	{
		UART1_rxBuffer[i] = 0;
 8000ff0:	4a07      	ldr	r2, [pc, #28]	; (8001010 <clear_rxBuffer+0x2c>)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 6; ++i) // Using for loop we are initializing
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b05      	cmp	r3, #5
 8001004:	ddf4      	ble.n	8000ff0 <clear_rxBuffer+0xc>
	}
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	2000090c 	.word	0x2000090c

08001014 <set_mux_fl>:

void set_mux_fl(value)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]


HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value & 0b0001);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	b2db      	uxtb	r3, r3
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	461a      	mov	r2, r3
 8001028:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800102c:	4813      	ldr	r0, [pc, #76]	; (800107c <set_mux_fl+0x68>)
 800102e:	f003 f9e5 	bl	80043fc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value & 0b0010);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	b2db      	uxtb	r3, r3
 8001036:	f003 0302 	and.w	r3, r3, #2
 800103a:	b2db      	uxtb	r3, r3
 800103c:	461a      	mov	r2, r3
 800103e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001042:	480e      	ldr	r0, [pc, #56]	; (800107c <set_mux_fl+0x68>)
 8001044:	f003 f9da 	bl	80043fc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value & 0b0100);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	f003 0304 	and.w	r3, r3, #4
 8001050:	b2db      	uxtb	r3, r3
 8001052:	461a      	mov	r2, r3
 8001054:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001058:	4808      	ldr	r0, [pc, #32]	; (800107c <set_mux_fl+0x68>)
 800105a:	f003 f9cf 	bl	80043fc <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, value & 0b1000);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	f003 0308 	and.w	r3, r3, #8
 8001066:	b2db      	uxtb	r3, r3
 8001068:	461a      	mov	r2, r3
 800106a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800106e:	4803      	ldr	r0, [pc, #12]	; (800107c <set_mux_fl+0x68>)
 8001070:	f003 f9c4 	bl	80043fc <HAL_GPIO_WritePin>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40010c00 	.word	0x40010c00

08001080 <set_mux_fr>:
void set_mux_fr(value)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value & 0b0001);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	461a      	mov	r2, r3
 8001094:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001098:	4813      	ldr	r0, [pc, #76]	; (80010e8 <set_mux_fr+0x68>)
 800109a:	f003 f9af 	bl	80043fc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value & 0b0010);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ae:	480e      	ldr	r0, [pc, #56]	; (80010e8 <set_mux_fr+0x68>)
 80010b0:	f003 f9a4 	bl	80043fc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, value & 0b0100);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f003 0304 	and.w	r3, r3, #4
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	461a      	mov	r2, r3
 80010c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <set_mux_fr+0x6c>)
 80010c6:	f003 f999 	bl	80043fc <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, value & 0b1000);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	f003 0308 	and.w	r3, r3, #8
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	461a      	mov	r2, r3
 80010d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010da:	4804      	ldr	r0, [pc, #16]	; (80010ec <set_mux_fr+0x6c>)
 80010dc:	f003 f98e 	bl	80043fc <HAL_GPIO_WritePin>
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	40010c00 	.word	0x40010c00
 80010ec:	40010800 	.word	0x40010800

080010f0 <scale_val>:

int scale_val(int inval, int inmin, int inmax, int outmin, int outmax)
{
 80010f0:	b5b0      	push	{r4, r5, r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	603b      	str	r3, [r7, #0]
	if (inval>=inmax)
 80010fe:	68fa      	ldr	r2, [r7, #12]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	429a      	cmp	r2, r3
 8001104:	db02      	blt.n	800110c <scale_val+0x1c>
	{
		inval = inmax;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	60fb      	str	r3, [r7, #12]
 800110a:	e005      	b.n	8001118 <scale_val+0x28>
	}
	else if(inval<=inmin)
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	429a      	cmp	r2, r3
 8001112:	dc01      	bgt.n	8001118 <scale_val+0x28>
	{
		inval =inmin;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	60fb      	str	r3, [r7, #12]
	}

	double slope = 1.0 * (outmax - outmin) / (inmax - inmin);
 8001118:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	1ad3      	subs	r3, r2, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff f970 	bl	8000404 <__aeabi_i2d>
 8001124:	4604      	mov	r4, r0
 8001126:	460d      	mov	r5, r1
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f968 	bl	8000404 <__aeabi_i2d>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4620      	mov	r0, r4
 800113a:	4629      	mov	r1, r5
 800113c:	f7ff faf6 	bl	800072c <__aeabi_ddiv>
 8001140:	4603      	mov	r3, r0
 8001142:	460c      	mov	r4, r1
 8001144:	e9c7 3404 	strd	r3, r4, [r7, #16]
	return outmin + slope * (inval - inmin);
 8001148:	6838      	ldr	r0, [r7, #0]
 800114a:	f7ff f95b 	bl	8000404 <__aeabi_i2d>
 800114e:	4604      	mov	r4, r0
 8001150:	460d      	mov	r5, r1
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff f953 	bl	8000404 <__aeabi_i2d>
 800115e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001162:	f7ff f9b9 	bl	80004d8 <__aeabi_dmul>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4620      	mov	r0, r4
 800116c:	4629      	mov	r1, r5
 800116e:	f7fe fffd 	bl	800016c <__adddf3>
 8001172:	4603      	mov	r3, r0
 8001174:	460c      	mov	r4, r1
 8001176:	4618      	mov	r0, r3
 8001178:	4621      	mov	r1, r4
 800117a:	f7ff fbbf 	bl	80008fc <__aeabi_d2iz>
 800117e:	4603      	mov	r3, r0
}
 8001180:	4618      	mov	r0, r3
 8001182:	3718      	adds	r7, #24
 8001184:	46bd      	mov	sp, r7
 8001186:	bdb0      	pop	{r4, r5, r7, pc}

08001188 <constrain>:

int constrain(int inval, int minval, int maxval)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
	if(inval<minval)
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	429a      	cmp	r2, r3
 800119a:	da01      	bge.n	80011a0 <constrain+0x18>
	{
		return minval;
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	e006      	b.n	80011ae <constrain+0x26>
	}
	else if(inval>maxval)
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dd01      	ble.n	80011ac <constrain+0x24>
	{
		return maxval;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	e000      	b.n	80011ae <constrain+0x26>
	}
	else
		return inval;
 80011ac:	68fb      	ldr	r3, [r7, #12]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3714      	adds	r7, #20
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b8:	b5b0      	push	{r4, r5, r7, lr}
 80011ba:	b09a      	sub	sp, #104	; 0x68
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011be:	f002 f82d 	bl	800321c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c2:	f000 f8f1 	bl	80013a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c6:	f000 fbf9 	bl	80019bc <MX_GPIO_Init>
  MX_DMA_Init();
 80011ca:	f000 fbc1 	bl	8001950 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80011ce:	f000 fb95 	bl	80018fc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80011d2:	f000 f945 	bl	8001460 <MX_ADC1_Init>
  MX_TIM2_Init();
 80011d6:	f000 fa7b 	bl	80016d0 <MX_TIM2_Init>
  MX_TIM4_Init();
 80011da:	f000 faf7 	bl	80017cc <MX_TIM4_Init>
  MX_TIM1_Init();
 80011de:	f000 f9d7 	bl	8001590 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //start ADC conversations
  HAL_ADC_Start_DMA(&hadc1, adc_value, 7);
 80011e2:	2207      	movs	r2, #7
 80011e4:	495d      	ldr	r1, [pc, #372]	; (800135c <main+0x1a4>)
 80011e6:	485e      	ldr	r0, [pc, #376]	; (8001360 <main+0x1a8>)
 80011e8:	f002 f944 	bl	8003474 <HAL_ADC_Start_DMA>
  // Start UART interrupts
  /* When UART gets 5 bytes, it calls the function
   * HAL_UART_RxCpltCallback(
   *
   */
  HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 5);
 80011ec:	2205      	movs	r2, #5
 80011ee:	495d      	ldr	r1, [pc, #372]	; (8001364 <main+0x1ac>)
 80011f0:	485d      	ldr	r0, [pc, #372]	; (8001368 <main+0x1b0>)
 80011f2:	f004 ff2d 	bl	8006050 <HAL_UART_Receive_IT>
   *		TIM4->CCR1 = pwm_value;
   *		or
   *		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, pwm_value);
   *
   */
  HAL_TIM_Base_Start(&htim4);
 80011f6:	485d      	ldr	r0, [pc, #372]	; (800136c <main+0x1b4>)
 80011f8:	f003 fe6a 	bl	8004ed0 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim1);
 80011fc:	485c      	ldr	r0, [pc, #368]	; (8001370 <main+0x1b8>)
 80011fe:	f003 fe67 	bl	8004ed0 <HAL_TIM_Base_Start>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8001202:	2100      	movs	r1, #0
 8001204:	4859      	ldr	r0, [pc, #356]	; (800136c <main+0x1b4>)
 8001206:	f003 ff57 	bl	80050b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800120a:	2104      	movs	r1, #4
 800120c:	4857      	ldr	r0, [pc, #348]	; (800136c <main+0x1b4>)
 800120e:	f003 ff53 	bl	80050b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001212:	2108      	movs	r1, #8
 8001214:	4855      	ldr	r0, [pc, #340]	; (800136c <main+0x1b4>)
 8001216:	f003 ff4f 	bl	80050b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800121a:	210c      	movs	r1, #12
 800121c:	4853      	ldr	r0, [pc, #332]	; (800136c <main+0x1b4>)
 800121e:	f003 ff4b 	bl	80050b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8001222:	2100      	movs	r1, #0
 8001224:	4852      	ldr	r0, [pc, #328]	; (8001370 <main+0x1b8>)
 8001226:	f003 ff47 	bl	80050b8 <HAL_TIM_PWM_Start>


  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 800122a:	4b50      	ldr	r3, [pc, #320]	; (800136c <main+0x1b4>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2200      	movs	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001232:	4b4e      	ldr	r3, [pc, #312]	; (800136c <main+0x1b4>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2200      	movs	r2, #0
 8001238:	639a      	str	r2, [r3, #56]	; 0x38
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 800123a:	4b4c      	ldr	r3, [pc, #304]	; (800136c <main+0x1b4>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2200      	movs	r2, #0
 8001240:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001242:	4b4a      	ldr	r3, [pc, #296]	; (800136c <main+0x1b4>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	641a      	str	r2, [r3, #64]	; 0x40
  	__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 800124a:	4b49      	ldr	r3, [pc, #292]	; (8001370 <main+0x1b8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	2200      	movs	r2, #0
 8001250:	635a      	str	r2, [r3, #52]	; 0x34
  // = {'\0'};
  long X = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	667b      	str	r3, [r7, #100]	; 0x64

  int temp;

  struct led_channel_info led_channels[WS2812_NUM_CHANNELS];

      int ch, animation_state = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	663b      	str	r3, [r7, #96]	; 0x60
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800125a:	b662      	cpsie	i

      __enable_irq();
      HAL_Delay(200);
 800125c:	20c8      	movs	r0, #200	; 0xc8
 800125e:	f002 f80f 	bl	8003280 <HAL_Delay>

      //INITIALIZE NEOPIXELS
      //channel 0
      led_channels[0].framebuffer = channel_framebuffers[0];
 8001262:	4b44      	ldr	r3, [pc, #272]	; (8001374 <main+0x1bc>)
 8001264:	653b      	str	r3, [r7, #80]	; 0x50
      led_channels[0].length = FRAMEBUFFER_SIZE * sizeof(struct pixel);
 8001266:	2348      	movs	r3, #72	; 0x48
 8001268:	657b      	str	r3, [r7, #84]	; 0x54

      //channel1
      led_channels[1].framebuffer = channel_framebuffers[1];
 800126a:	4b43      	ldr	r3, [pc, #268]	; (8001378 <main+0x1c0>)
 800126c:	65bb      	str	r3, [r7, #88]	; 0x58
      led_channels[1].length = FRAMEBUFFER2_SIZE * sizeof(struct pixel);
 800126e:	2339      	movs	r3, #57	; 0x39
 8001270:	65fb      	str	r3, [r7, #92]	; 0x5c

      HAL_Delay(200);
 8001272:	20c8      	movs	r0, #200	; 0xc8
 8001274:	f002 f804 	bl	8003280 <HAL_Delay>
      ws2812_init();
 8001278:	f001 ff84 	bl	8003184 <ws2812_init>
      HAL_Delay(200);
 800127c:	20c8      	movs	r0, #200	; 0xc8
 800127e:	f001 ffff 	bl	8003280 <HAL_Delay>
      // SETUP LED COLORS
      lightupLED(channel_framebuffers[0]);
 8001282:	483c      	ldr	r0, [pc, #240]	; (8001374 <main+0x1bc>)
 8001284:	f7ff fb94 	bl	80009b0 <lightupLED>
      lightupLED2(channel_framebuffers[1]);
 8001288:	483b      	ldr	r0, [pc, #236]	; (8001378 <main+0x1c0>)
 800128a:	f7ff fc1e 	bl	8000aca <lightupLED2>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800128e:	b672      	cpsid	i

   	  __disable_irq();
   	  ws2812_refresh(led_channels, GPIOB);
 8001290:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001294:	4939      	ldr	r1, [pc, #228]	; (800137c <main+0x1c4>)
 8001296:	4618      	mov	r0, r3
 8001298:	f001 fe1a 	bl	8002ed0 <ws2812_refresh>
  __ASM volatile ("cpsie i" : : : "memory");
 800129c:	b662      	cpsie	i
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of BinSem */
  osSemaphoreDef(BinSem);
 800129e:	2300      	movs	r3, #0
 80012a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80012a2:	2300      	movs	r3, #0
 80012a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  BinSemHandle = osSemaphoreCreate(osSemaphore(BinSem), 1);
 80012a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012aa:	2101      	movs	r1, #1
 80012ac:	4618      	mov	r0, r3
 80012ae:	f005 fb2f 	bl	8006910 <osSemaphoreCreate>
 80012b2:	4602      	mov	r2, r0
 80012b4:	4b32      	ldr	r3, [pc, #200]	; (8001380 <main+0x1c8>)
 80012b6:	601a      	str	r2, [r3, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of pidTimer */
  osTimerDef(pidTimer, pid_timer);
 80012b8:	4b32      	ldr	r3, [pc, #200]	; (8001384 <main+0x1cc>)
 80012ba:	643b      	str	r3, [r7, #64]	; 0x40
 80012bc:	2300      	movs	r3, #0
 80012be:	647b      	str	r3, [r7, #68]	; 0x44
  pidTimerHandle = osTimerCreate(osTimer(pidTimer), osTimerPeriodic, NULL);
 80012c0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012c4:	2200      	movs	r2, #0
 80012c6:	2101      	movs	r1, #1
 80012c8:	4618      	mov	r0, r3
 80012ca:	f005 faa7 	bl	800681c <osTimerCreate>
 80012ce:	4602      	mov	r2, r0
 80012d0:	4b2d      	ldr	r3, [pc, #180]	; (8001388 <main+0x1d0>)
 80012d2:	601a      	str	r2, [r3, #0]

  /* definition and creation of statusUpdate */
  osTimerDef(statusUpdate, status_update_timer);
 80012d4:	4b2d      	ldr	r3, [pc, #180]	; (800138c <main+0x1d4>)
 80012d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80012d8:	2300      	movs	r3, #0
 80012da:	63fb      	str	r3, [r7, #60]	; 0x3c
  statusUpdateHandle = osTimerCreate(osTimer(statusUpdate), osTimerPeriodic, NULL);
 80012dc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012e0:	2200      	movs	r2, #0
 80012e2:	2101      	movs	r1, #1
 80012e4:	4618      	mov	r0, r3
 80012e6:	f005 fa99 	bl	800681c <osTimerCreate>
 80012ea:	4602      	mov	r2, r0
 80012ec:	4b28      	ldr	r3, [pc, #160]	; (8001390 <main+0x1d8>)
 80012ee:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  // PID timer runs at 100hz
  osTimerStart(pidTimerHandle, pid_time_period);
 80012f0:	4b25      	ldr	r3, [pc, #148]	; (8001388 <main+0x1d0>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	4b27      	ldr	r3, [pc, #156]	; (8001394 <main+0x1dc>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4619      	mov	r1, r3
 80012fa:	4610      	mov	r0, r2
 80012fc:	f005 fac2 	bl	8006884 <osTimerStart>
  //status update timer runs at 100 hz
  osTimerStart(statusUpdateHandle, 10);
 8001300:	4b23      	ldr	r3, [pc, #140]	; (8001390 <main+0x1d8>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	210a      	movs	r1, #10
 8001306:	4618      	mov	r0, r3
 8001308:	f005 fabc 	bl	8006884 <osTimerStart>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of adcreader */
  osThreadDef(adcreader, adc_reader_task, osPriorityNormal, 0, 128);
 800130c:	4b22      	ldr	r3, [pc, #136]	; (8001398 <main+0x1e0>)
 800130e:	f107 041c 	add.w	r4, r7, #28
 8001312:	461d      	mov	r5, r3
 8001314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001318:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800131c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  adcreaderHandle = osThreadCreate(osThread(adcreader), NULL);
 8001320:	f107 031c 	add.w	r3, r7, #28
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f005 fa17 	bl	800675a <osThreadCreate>
 800132c:	4602      	mov	r2, r0
 800132e:	4b1b      	ldr	r3, [pc, #108]	; (800139c <main+0x1e4>)
 8001330:	601a      	str	r2, [r3, #0]

  /* definition and creation of serialreader */
  osThreadDef(serialreader, serial_reader_task, osPriorityHigh, 0, 128);
 8001332:	4b1b      	ldr	r3, [pc, #108]	; (80013a0 <main+0x1e8>)
 8001334:	463c      	mov	r4, r7
 8001336:	461d      	mov	r5, r3
 8001338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  serialreaderHandle = osThreadCreate(osThread(serialreader), NULL);
 8001344:	463b      	mov	r3, r7
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f005 fa06 	bl	800675a <osThreadCreate>
 800134e:	4602      	mov	r2, r0
 8001350:	4b14      	ldr	r3, [pc, #80]	; (80013a4 <main+0x1ec>)
 8001352:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001354:	f005 f9fa 	bl	800674c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001358:	e7fe      	b.n	8001358 <main+0x1a0>
 800135a:	bf00      	nop
 800135c:	20001900 	.word	0x20001900
 8001360:	20001944 	.word	0x20001944
 8001364:	2000090c 	.word	0x2000090c
 8001368:	2000197c 	.word	0x2000197c
 800136c:	20001824 	.word	0x20001824
 8001370:	20001a24 	.word	0x20001a24
 8001374:	20001abc 	.word	0x20001abc
 8001378:	20001b04 	.word	0x20001b04
 800137c:	40010c00 	.word	0x40010c00
 8001380:	20001b4c 	.word	0x20001b4c
 8001384:	08001e2d 	.word	0x08001e2d
 8001388:	20001974 	.word	0x20001974
 800138c:	0800237d 	.word	0x0800237d
 8001390:	20001978 	.word	0x20001978
 8001394:	20000028 	.word	0x20000028
 8001398:	0800a32c 	.word	0x0800a32c
 800139c:	200018fc 	.word	0x200018fc
 80013a0:	0800a358 	.word	0x0800a358
 80013a4:	200018b4 	.word	0x200018b4

080013a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b094      	sub	sp, #80	; 0x50
 80013ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013b2:	2228      	movs	r2, #40	; 0x28
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f008 fae1 	bl	800997e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]
 80013d6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d8:	2301      	movs	r3, #1
 80013da:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013e2:	2300      	movs	r3, #0
 80013e4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e6:	2301      	movs	r3, #1
 80013e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ea:	2302      	movs	r3, #2
 80013ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL7;
 80013f4:	f44f 13a0 	mov.w	r3, #1310720	; 0x140000
 80013f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013fe:	4618      	mov	r0, r3
 8001400:	f003 f814 	bl	800442c <HAL_RCC_OscConfig>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800140a:	f001 f875 	bl	80024f8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140e:	230f      	movs	r3, #15
 8001410:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001412:	2302      	movs	r3, #2
 8001414:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800141a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800141e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001424:	f107 0314 	add.w	r3, r7, #20
 8001428:	2102      	movs	r1, #2
 800142a:	4618      	mov	r0, r3
 800142c:	f003 fa7e 	bl	800492c <HAL_RCC_ClockConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001436:	f001 f85f 	bl	80024f8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800143a:	2302      	movs	r3, #2
 800143c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800143e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001442:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001444:	1d3b      	adds	r3, r7, #4
 8001446:	4618      	mov	r0, r3
 8001448:	f003 fc3c 	bl	8004cc4 <HAL_RCCEx_PeriphCLKConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001452:	f001 f851 	bl	80024f8 <Error_Handler>
  }
}
 8001456:	bf00      	nop
 8001458:	3750      	adds	r7, #80	; 0x50
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001466:	1d3b      	adds	r3, r7, #4
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001470:	4b45      	ldr	r3, [pc, #276]	; (8001588 <MX_ADC1_Init+0x128>)
 8001472:	4a46      	ldr	r2, [pc, #280]	; (800158c <MX_ADC1_Init+0x12c>)
 8001474:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001476:	4b44      	ldr	r3, [pc, #272]	; (8001588 <MX_ADC1_Init+0x128>)
 8001478:	f44f 7280 	mov.w	r2, #256	; 0x100
 800147c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800147e:	4b42      	ldr	r3, [pc, #264]	; (8001588 <MX_ADC1_Init+0x128>)
 8001480:	2201      	movs	r2, #1
 8001482:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001484:	4b40      	ldr	r3, [pc, #256]	; (8001588 <MX_ADC1_Init+0x128>)
 8001486:	2200      	movs	r2, #0
 8001488:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800148a:	4b3f      	ldr	r3, [pc, #252]	; (8001588 <MX_ADC1_Init+0x128>)
 800148c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001490:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001492:	4b3d      	ldr	r3, [pc, #244]	; (8001588 <MX_ADC1_Init+0x128>)
 8001494:	2200      	movs	r2, #0
 8001496:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 7;
 8001498:	4b3b      	ldr	r3, [pc, #236]	; (8001588 <MX_ADC1_Init+0x128>)
 800149a:	2207      	movs	r2, #7
 800149c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800149e:	483a      	ldr	r0, [pc, #232]	; (8001588 <MX_ADC1_Init+0x128>)
 80014a0:	f001 ff10 	bl	80032c4 <HAL_ADC_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80014aa:	f001 f825 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014b2:	2301      	movs	r3, #1
 80014b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80014b6:	2304      	movs	r3, #4
 80014b8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ba:	1d3b      	adds	r3, r7, #4
 80014bc:	4619      	mov	r1, r3
 80014be:	4832      	ldr	r0, [pc, #200]	; (8001588 <MX_ADC1_Init+0x128>)
 80014c0:	f002 f8d2 	bl	8003668 <HAL_ADC_ConfigChannel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014ca:	f001 f815 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014ce:	2301      	movs	r3, #1
 80014d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014d2:	2302      	movs	r3, #2
 80014d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	4619      	mov	r1, r3
 80014da:	482b      	ldr	r0, [pc, #172]	; (8001588 <MX_ADC1_Init+0x128>)
 80014dc:	f002 f8c4 	bl	8003668 <HAL_ADC_ConfigChannel>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80014e6:	f001 f807 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014ea:	2302      	movs	r3, #2
 80014ec:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014ee:	2303      	movs	r3, #3
 80014f0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80014f2:	2305      	movs	r3, #5
 80014f4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014f6:	1d3b      	adds	r3, r7, #4
 80014f8:	4619      	mov	r1, r3
 80014fa:	4823      	ldr	r0, [pc, #140]	; (8001588 <MX_ADC1_Init+0x128>)
 80014fc:	f002 f8b4 	bl	8003668 <HAL_ADC_ConfigChannel>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001506:	f000 fff7 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800150a:	2303      	movs	r3, #3
 800150c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800150e:	2304      	movs	r3, #4
 8001510:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001512:	2304      	movs	r3, #4
 8001514:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4619      	mov	r1, r3
 800151a:	481b      	ldr	r0, [pc, #108]	; (8001588 <MX_ADC1_Init+0x128>)
 800151c:	f002 f8a4 	bl	8003668 <HAL_ADC_ConfigChannel>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001526:	f000 ffe7 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800152a:	2304      	movs	r3, #4
 800152c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800152e:	2305      	movs	r3, #5
 8001530:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4619      	mov	r1, r3
 8001536:	4814      	ldr	r0, [pc, #80]	; (8001588 <MX_ADC1_Init+0x128>)
 8001538:	f002 f896 	bl	8003668 <HAL_ADC_ConfigChannel>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001542:	f000 ffd9 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001546:	2307      	movs	r3, #7
 8001548:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800154a:	2306      	movs	r3, #6
 800154c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	4619      	mov	r1, r3
 8001552:	480d      	ldr	r0, [pc, #52]	; (8001588 <MX_ADC1_Init+0x128>)
 8001554:	f002 f888 	bl	8003668 <HAL_ADC_ConfigChannel>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d001      	beq.n	8001562 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800155e:	f000 ffcb 	bl	80024f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001562:	2306      	movs	r3, #6
 8001564:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001566:	2307      	movs	r3, #7
 8001568:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800156a:	1d3b      	adds	r3, r7, #4
 800156c:	4619      	mov	r1, r3
 800156e:	4806      	ldr	r0, [pc, #24]	; (8001588 <MX_ADC1_Init+0x128>)
 8001570:	f002 f87a 	bl	8003668 <HAL_ADC_ConfigChannel>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 800157a:	f000 ffbd 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20001944 	.word	0x20001944
 800158c:	40012400 	.word	0x40012400

08001590 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b096      	sub	sp, #88	; 0x58
 8001594:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001596:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]
 80015bc:	611a      	str	r2, [r3, #16]
 80015be:	615a      	str	r2, [r3, #20]
 80015c0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	2220      	movs	r2, #32
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f008 f9d8 	bl	800997e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80015ce:	4b3e      	ldr	r3, [pc, #248]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015d0:	4a3e      	ldr	r2, [pc, #248]	; (80016cc <MX_TIM1_Init+0x13c>)
 80015d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80015d4:	4b3c      	ldr	r3, [pc, #240]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015da:	4b3b      	ldr	r3, [pc, #236]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2799;
 80015e0:	4b39      	ldr	r3, [pc, #228]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015e2:	f640 22ef 	movw	r2, #2799	; 0xaef
 80015e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015e8:	4b37      	ldr	r3, [pc, #220]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80015ee:	4b36      	ldr	r3, [pc, #216]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f4:	4b34      	ldr	r3, [pc, #208]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80015fa:	4833      	ldr	r0, [pc, #204]	; (80016c8 <MX_TIM1_Init+0x138>)
 80015fc:	f003 fc18 	bl	8004e30 <HAL_TIM_Base_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001606:	f000 ff77 	bl	80024f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800160a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800160e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001610:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001614:	4619      	mov	r1, r3
 8001616:	482c      	ldr	r0, [pc, #176]	; (80016c8 <MX_TIM1_Init+0x138>)
 8001618:	f003 ffb6 	bl	8005588 <HAL_TIM_ConfigClockSource>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001622:	f000 ff69 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001626:	4828      	ldr	r0, [pc, #160]	; (80016c8 <MX_TIM1_Init+0x138>)
 8001628:	f003 fcee 	bl	8005008 <HAL_TIM_PWM_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001632:	f000 ff61 	bl	80024f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800163a:	2300      	movs	r3, #0
 800163c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800163e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001642:	4619      	mov	r1, r3
 8001644:	4820      	ldr	r0, [pc, #128]	; (80016c8 <MX_TIM1_Init+0x138>)
 8001646:	f004 fb1f 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001650:	f000 ff52 	bl	80024f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001654:	2360      	movs	r3, #96	; 0x60
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800165c:	2300      	movs	r3, #0
 800165e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001660:	2300      	movs	r3, #0
 8001662:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001668:	2300      	movs	r3, #0
 800166a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800166c:	2300      	movs	r3, #0
 800166e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001674:	2200      	movs	r2, #0
 8001676:	4619      	mov	r1, r3
 8001678:	4813      	ldr	r0, [pc, #76]	; (80016c8 <MX_TIM1_Init+0x138>)
 800167a:	f003 fec7 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001684:	f000 ff38 	bl	80024f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001688:	2300      	movs	r3, #0
 800168a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001694:	2300      	movs	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800169c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016a0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80016a6:	1d3b      	adds	r3, r7, #4
 80016a8:	4619      	mov	r1, r3
 80016aa:	4807      	ldr	r0, [pc, #28]	; (80016c8 <MX_TIM1_Init+0x138>)
 80016ac:	f004 fb4a 	bl	8005d44 <HAL_TIMEx_ConfigBreakDeadTime>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80016b6:	f000 ff1f 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80016ba:	4803      	ldr	r0, [pc, #12]	; (80016c8 <MX_TIM1_Init+0x138>)
 80016bc:	f001 f894 	bl	80027e8 <HAL_TIM_MspPostInit>

}
 80016c0:	bf00      	nop
 80016c2:	3758      	adds	r7, #88	; 0x58
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20001a24 	.word	0x20001a24
 80016cc:	40012c00 	.word	0x40012c00

080016d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b08e      	sub	sp, #56	; 0x38
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016da:	2200      	movs	r2, #0
 80016dc:	601a      	str	r2, [r3, #0]
 80016de:	605a      	str	r2, [r3, #4]
 80016e0:	609a      	str	r2, [r3, #8]
 80016e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e4:	f107 0320 	add.w	r3, r7, #32
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
 80016fc:	615a      	str	r2, [r3, #20]
 80016fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001700:	4b31      	ldr	r3, [pc, #196]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001702:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001706:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001708:	4b2f      	ldr	r3, [pc, #188]	; (80017c8 <MX_TIM2_Init+0xf8>)
 800170a:	2200      	movs	r2, #0
 800170c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170e:	4b2e      	ldr	r3, [pc, #184]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001714:	4b2c      	ldr	r3, [pc, #176]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001716:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800171a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b2a      	ldr	r3, [pc, #168]	; (80017c8 <MX_TIM2_Init+0xf8>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b29      	ldr	r3, [pc, #164]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001728:	4827      	ldr	r0, [pc, #156]	; (80017c8 <MX_TIM2_Init+0xf8>)
 800172a:	f003 fb81 	bl	8004e30 <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001734:	f000 fee0 	bl	80024f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800173e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001742:	4619      	mov	r1, r3
 8001744:	4820      	ldr	r0, [pc, #128]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001746:	f003 ff1f 	bl	8005588 <HAL_TIM_ConfigClockSource>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001750:	f000 fed2 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001754:	481c      	ldr	r0, [pc, #112]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001756:	f003 fc57 	bl	8005008 <HAL_TIM_PWM_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001760:	f000 feca 	bl	80024f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001764:	2300      	movs	r3, #0
 8001766:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001768:	2300      	movs	r3, #0
 800176a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800176c:	f107 0320 	add.w	r3, r7, #32
 8001770:	4619      	mov	r1, r3
 8001772:	4815      	ldr	r0, [pc, #84]	; (80017c8 <MX_TIM2_Init+0xf8>)
 8001774:	f004 fa88 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800177e:	f000 febb 	bl	80024f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001782:	2360      	movs	r3, #96	; 0x60
 8001784:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001786:	2300      	movs	r3, #0
 8001788:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2200      	movs	r2, #0
 8001796:	4619      	mov	r1, r3
 8001798:	480b      	ldr	r0, [pc, #44]	; (80017c8 <MX_TIM2_Init+0xf8>)
 800179a:	f003 fe37 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80017a4:	f000 fea8 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80017a8:	1d3b      	adds	r3, r7, #4
 80017aa:	2204      	movs	r2, #4
 80017ac:	4619      	mov	r1, r3
 80017ae:	4806      	ldr	r0, [pc, #24]	; (80017c8 <MX_TIM2_Init+0xf8>)
 80017b0:	f003 fe2c 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80017ba:	f000 fe9d 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017be:	bf00      	nop
 80017c0:	3738      	adds	r7, #56	; 0x38
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	20001a74 	.word	0x20001a74

080017cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08e      	sub	sp, #56	; 0x38
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	f107 0320 	add.w	r3, r7, #32
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]
 80017f2:	609a      	str	r2, [r3, #8]
 80017f4:	60da      	str	r2, [r3, #12]
 80017f6:	611a      	str	r2, [r3, #16]
 80017f8:	615a      	str	r2, [r3, #20]
 80017fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017fc:	4b3d      	ldr	r3, [pc, #244]	; (80018f4 <MX_TIM4_Init+0x128>)
 80017fe:	4a3e      	ldr	r2, [pc, #248]	; (80018f8 <MX_TIM4_Init+0x12c>)
 8001800:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001802:	4b3c      	ldr	r3, [pc, #240]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001804:	2200      	movs	r2, #0
 8001806:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001808:	4b3a      	ldr	r3, [pc, #232]	; (80018f4 <MX_TIM4_Init+0x128>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2799;
 800180e:	4b39      	ldr	r3, [pc, #228]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001810:	f640 22ef 	movw	r2, #2799	; 0xaef
 8001814:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001816:	4b37      	ldr	r3, [pc, #220]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001818:	2200      	movs	r2, #0
 800181a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800181c:	4b35      	ldr	r3, [pc, #212]	; (80018f4 <MX_TIM4_Init+0x128>)
 800181e:	2200      	movs	r2, #0
 8001820:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001822:	4834      	ldr	r0, [pc, #208]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001824:	f003 fb04 	bl	8004e30 <HAL_TIM_Base_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800182e:	f000 fe63 	bl	80024f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001836:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001838:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800183c:	4619      	mov	r1, r3
 800183e:	482d      	ldr	r0, [pc, #180]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001840:	f003 fea2 	bl	8005588 <HAL_TIM_ConfigClockSource>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800184a:	f000 fe55 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800184e:	4829      	ldr	r0, [pc, #164]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001850:	f003 fbda 	bl	8005008 <HAL_TIM_PWM_Init>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800185a:	f000 fe4d 	bl	80024f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800185e:	2300      	movs	r3, #0
 8001860:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001866:	f107 0320 	add.w	r3, r7, #32
 800186a:	4619      	mov	r1, r3
 800186c:	4821      	ldr	r0, [pc, #132]	; (80018f4 <MX_TIM4_Init+0x128>)
 800186e:	f004 fa0b 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001878:	f000 fe3e 	bl	80024f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800187c:	2360      	movs	r3, #96	; 0x60
 800187e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001880:	2300      	movs	r3, #0
 8001882:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800188c:	1d3b      	adds	r3, r7, #4
 800188e:	2200      	movs	r2, #0
 8001890:	4619      	mov	r1, r3
 8001892:	4818      	ldr	r0, [pc, #96]	; (80018f4 <MX_TIM4_Init+0x128>)
 8001894:	f003 fdba 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800189e:	f000 fe2b 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018a2:	1d3b      	adds	r3, r7, #4
 80018a4:	2204      	movs	r2, #4
 80018a6:	4619      	mov	r1, r3
 80018a8:	4812      	ldr	r0, [pc, #72]	; (80018f4 <MX_TIM4_Init+0x128>)
 80018aa:	f003 fdaf 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 80018b4:	f000 fe20 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80018b8:	1d3b      	adds	r3, r7, #4
 80018ba:	2208      	movs	r2, #8
 80018bc:	4619      	mov	r1, r3
 80018be:	480d      	ldr	r0, [pc, #52]	; (80018f4 <MX_TIM4_Init+0x128>)
 80018c0:	f003 fda4 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 80018ca:	f000 fe15 	bl	80024f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	220c      	movs	r2, #12
 80018d2:	4619      	mov	r1, r3
 80018d4:	4807      	ldr	r0, [pc, #28]	; (80018f4 <MX_TIM4_Init+0x128>)
 80018d6:	f003 fd99 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM4_Init+0x118>
  {
    Error_Handler();
 80018e0:	f000 fe0a 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018e4:	4803      	ldr	r0, [pc, #12]	; (80018f4 <MX_TIM4_Init+0x128>)
 80018e6:	f000 ff7f 	bl	80027e8 <HAL_TIM_MspPostInit>

}
 80018ea:	bf00      	nop
 80018ec:	3738      	adds	r7, #56	; 0x38
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20001824 	.word	0x20001824
 80018f8:	40000800 	.word	0x40000800

080018fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001900:	4b11      	ldr	r3, [pc, #68]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001902:	4a12      	ldr	r2, [pc, #72]	; (800194c <MX_USART1_UART_Init+0x50>)
 8001904:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001906:	4b10      	ldr	r3, [pc, #64]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001908:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800190c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800190e:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001910:	2200      	movs	r2, #0
 8001912:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001914:	4b0c      	ldr	r3, [pc, #48]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800191a:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001920:	4b09      	ldr	r3, [pc, #36]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001922:	220c      	movs	r2, #12
 8001924:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001926:	4b08      	ldr	r3, [pc, #32]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001932:	4805      	ldr	r0, [pc, #20]	; (8001948 <MX_USART1_UART_Init+0x4c>)
 8001934:	f004 fa69 	bl	8005e0a <HAL_UART_Init>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800193e:	f000 fddb 	bl	80024f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	2000197c 	.word	0x2000197c
 800194c:	40013800 	.word	0x40013800

08001950 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <MX_DMA_Init+0x68>)
 8001958:	695b      	ldr	r3, [r3, #20]
 800195a:	4a17      	ldr	r2, [pc, #92]	; (80019b8 <MX_DMA_Init+0x68>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6153      	str	r3, [r2, #20]
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <MX_DMA_Init+0x68>)
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	607b      	str	r3, [r7, #4]
 800196c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2105      	movs	r1, #5
 8001972:	200b      	movs	r0, #11
 8001974:	f002 f917 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001978:	200b      	movs	r0, #11
 800197a:	f002 f930 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2105      	movs	r1, #5
 8001982:	200c      	movs	r0, #12
 8001984:	f002 f90f 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001988:	200c      	movs	r0, #12
 800198a:	f002 f928 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2105      	movs	r1, #5
 8001992:	200f      	movs	r0, #15
 8001994:	f002 f907 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001998:	200f      	movs	r0, #15
 800199a:	f002 f920 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800199e:	2200      	movs	r2, #0
 80019a0:	2105      	movs	r1, #5
 80019a2:	2011      	movs	r0, #17
 80019a4:	f002 f8ff 	bl	8003ba6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80019a8:	2011      	movs	r0, #17
 80019aa:	f002 f918 	bl	8003bde <HAL_NVIC_EnableIRQ>

}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000

080019bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c2:	f107 0310 	add.w	r3, r7, #16
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d0:	4b39      	ldr	r3, [pc, #228]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	4a38      	ldr	r2, [pc, #224]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019d6:	f043 0310 	orr.w	r3, r3, #16
 80019da:	6193      	str	r3, [r2, #24]
 80019dc:	4b36      	ldr	r3, [pc, #216]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	f003 0310 	and.w	r3, r3, #16
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019e8:	4b33      	ldr	r3, [pc, #204]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	4a32      	ldr	r2, [pc, #200]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019ee:	f043 0320 	orr.w	r3, r3, #32
 80019f2:	6193      	str	r3, [r2, #24]
 80019f4:	4b30      	ldr	r3, [pc, #192]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 0320 	and.w	r3, r3, #32
 80019fc:	60bb      	str	r3, [r7, #8]
 80019fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b2d      	ldr	r3, [pc, #180]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	4a2c      	ldr	r2, [pc, #176]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a06:	f043 0304 	orr.w	r3, r3, #4
 8001a0a:	6193      	str	r3, [r2, #24]
 8001a0c:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f003 0304 	and.w	r3, r3, #4
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a18:	4b27      	ldr	r3, [pc, #156]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	4a26      	ldr	r2, [pc, #152]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a1e:	f043 0308 	orr.w	r3, r3, #8
 8001a22:	6193      	str	r3, [r2, #24]
 8001a24:	4b24      	ldr	r3, [pc, #144]	; (8001ab8 <MX_GPIO_Init+0xfc>)
 8001a26:	699b      	ldr	r3, [r3, #24]
 8001a28:	f003 0308 	and.w	r3, r3, #8
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a36:	4821      	ldr	r0, [pc, #132]	; (8001abc <MX_GPIO_Init+0x100>)
 8001a38:	f002 fce0 	bl	80043fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f64f 413b 	movw	r1, #64571	; 0xfc3b
 8001a42:	481f      	ldr	r0, [pc, #124]	; (8001ac0 <MX_GPIO_Init+0x104>)
 8001a44:	f002 fcda 	bl	80043fc <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001a4e:	481d      	ldr	r0, [pc, #116]	; (8001ac4 <MX_GPIO_Init+0x108>)
 8001a50:	f002 fcd4 	bl	80043fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001a54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a62:	2302      	movs	r3, #2
 8001a64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a66:	f107 0310 	add.w	r3, r7, #16
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4813      	ldr	r0, [pc, #76]	; (8001abc <MX_GPIO_Init+0x100>)
 8001a6e:	f002 fb6b 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001a72:	f64f 433b 	movw	r3, #64571	; 0xfc3b
 8001a76:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2302      	movs	r3, #2
 8001a82:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480d      	ldr	r0, [pc, #52]	; (8001ac0 <MX_GPIO_Init+0x104>)
 8001a8c:	f002 fb5c 	bl	8004148 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001a90:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001a94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a96:	2301      	movs	r3, #1
 8001a98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa2:	f107 0310 	add.w	r3, r7, #16
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4806      	ldr	r0, [pc, #24]	; (8001ac4 <MX_GPIO_Init+0x108>)
 8001aaa:	f002 fb4d 	bl	8004148 <HAL_GPIO_Init>

}
 8001aae:	bf00      	nop
 8001ab0:	3720      	adds	r7, #32
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40011000 	.word	0x40011000
 8001ac0:	40010c00 	.word	0x40010c00
 8001ac4:	40010800 	.word	0x40010800

08001ac8 <adc_reader_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_adc_reader_task */
void adc_reader_task(void const * argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	  for(int i=0;i<num_irsensors;i++)
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60fb      	str	r3, [r7, #12]
 8001ad4:	e040      	b.n	8001b58 <adc_reader_task+0x90>
	  	  {
	  		  // set IR off
	  		  ir_led_off();
 8001ad6:	f7ff fa79 	bl	8000fcc <ir_led_off>

	  		  // select mux channel
	  		  set_mux_fl(i);
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f7ff fa9a 	bl	8001014 <set_mux_fl>
	  		  set_mux_fr(i);
 8001ae0:	68f8      	ldr	r0, [r7, #12]
 8001ae2:	f7ff facd 	bl	8001080 <set_mux_fr>

	  		  //small delay
	  		  HAL_Delay(1);
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f001 fbca 	bl	8003280 <HAL_Delay>

	  		  // get initial readings
	  		  data_fl_noise = adc_value[0];
 8001aec:	4b1d      	ldr	r3, [pc, #116]	; (8001b64 <adc_reader_task+0x9c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	461a      	mov	r2, r3
 8001af2:	4b1d      	ldr	r3, [pc, #116]	; (8001b68 <adc_reader_task+0xa0>)
 8001af4:	601a      	str	r2, [r3, #0]
	  		  data_fr_noise = adc_value[1];
 8001af6:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <adc_reader_task+0x9c>)
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	461a      	mov	r2, r3
 8001afc:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <adc_reader_task+0xa4>)
 8001afe:	601a      	str	r2, [r3, #0]

	  		  // set IR on
	  		  ir_led_on();
 8001b00:	f7ff fa58 	bl	8000fb4 <ir_led_on>
	  		  //small delay
	  		  HAL_Delay(1);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f001 fbbb 	bl	8003280 <HAL_Delay>

	  		  // get second readings
	  		  data_fl = adc_value[0];
 8001b0a:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <adc_reader_task+0x9c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <adc_reader_task+0xa8>)
 8001b12:	601a      	str	r2, [r3, #0]
	  		  data_fr = adc_value[1];
 8001b14:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <adc_reader_task+0x9c>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b16      	ldr	r3, [pc, #88]	; (8001b74 <adc_reader_task+0xac>)
 8001b1c:	601a      	str	r2, [r3, #0]

	  		  //calculate the real value and set it in ir_data array
	  		  data_fl_real = -1*(data_fl - data_fl_noise);
 8001b1e:	4b12      	ldr	r3, [pc, #72]	; (8001b68 <adc_reader_task+0xa0>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <adc_reader_task+0xa8>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	4a13      	ldr	r2, [pc, #76]	; (8001b78 <adc_reader_task+0xb0>)
 8001b2a:	6013      	str	r3, [r2, #0]
	  		  data_fr_real = -1*(data_fr - data_fr_noise);
 8001b2c:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <adc_reader_task+0xa4>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	4b10      	ldr	r3, [pc, #64]	; (8001b74 <adc_reader_task+0xac>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	4a11      	ldr	r2, [pc, #68]	; (8001b7c <adc_reader_task+0xb4>)
 8001b38:	6013      	str	r3, [r2, #0]

	  		  irdata_fl[i] = data_fl_real;
 8001b3a:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <adc_reader_task+0xb0>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4910      	ldr	r1, [pc, #64]	; (8001b80 <adc_reader_task+0xb8>)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		  irdata_fr[i] = data_fr_real;
 8001b46:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <adc_reader_task+0xb4>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	490e      	ldr	r1, [pc, #56]	; (8001b84 <adc_reader_task+0xbc>)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  for(int i=0;i<num_irsensors;i++)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	3301      	adds	r3, #1
 8001b56:	60fb      	str	r3, [r7, #12]
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <adc_reader_task+0xc0>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	dbb9      	blt.n	8001ad6 <adc_reader_task+0xe>
 8001b62:	e7b5      	b.n	8001ad0 <adc_reader_task+0x8>
 8001b64:	20001900 	.word	0x20001900
 8001b68:	20001a70 	.word	0x20001a70
 8001b6c:	20001a20 	.word	0x20001a20
 8001b70:	200017d8 	.word	0x200017d8
 8001b74:	200018b0 	.word	0x200018b0
 8001b78:	20001a6c 	.word	0x20001a6c
 8001b7c:	20001820 	.word	0x20001820
 8001b80:	2000191c 	.word	0x2000191c
 8001b84:	20001b50 	.word	0x20001b50
 8001b88:	20000060 	.word	0x20000060

08001b8c <serial_reader_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_serial_reader_task */
void serial_reader_task(void const * argument)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08e      	sub	sp, #56	; 0x38
 8001b90:	af02      	add	r7, sp, #8
 8001b92:	6078      	str	r0, [r7, #4]
	   *    sb000 - stop brake
	   *    s0000 - stop
	   */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "Serial READ \n", 1), 10);
	  //close gripper
	  switch(UART1_rxBuffer[0])
 8001b94:	4b97      	ldr	r3, [pc, #604]	; (8001df4 <serial_reader_task+0x268>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	3b63      	subs	r3, #99	; 0x63
 8001b9a:	2b10      	cmp	r3, #16
 8001b9c:	f200 8124 	bhi.w	8001de8 <serial_reader_task+0x25c>
 8001ba0:	a201      	add	r2, pc, #4	; (adr r2, 8001ba8 <serial_reader_task+0x1c>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001bed 	.word	0x08001bed
 8001bac:	08001de9 	.word	0x08001de9
 8001bb0:	08001de9 	.word	0x08001de9
 8001bb4:	08001de9 	.word	0x08001de9
 8001bb8:	08001de9 	.word	0x08001de9
 8001bbc:	08001de9 	.word	0x08001de9
 8001bc0:	08001de9 	.word	0x08001de9
 8001bc4:	08001de9 	.word	0x08001de9
 8001bc8:	08001de9 	.word	0x08001de9
 8001bcc:	08001d71 	.word	0x08001d71
 8001bd0:	08001de9 	.word	0x08001de9
 8001bd4:	08001de9 	.word	0x08001de9
 8001bd8:	08001ca1 	.word	0x08001ca1
 8001bdc:	08001de9 	.word	0x08001de9
 8001be0:	08001de9 	.word	0x08001de9
 8001be4:	08001cf9 	.word	0x08001cf9
 8001be8:	08001c89 	.word	0x08001c89
	  {

	  case 'c':
	  	  {
			  //close in current control mode
			  if(UART1_rxBuffer[1]=='c')
 8001bec:	4b81      	ldr	r3, [pc, #516]	; (8001df4 <serial_reader_task+0x268>)
 8001bee:	785b      	ldrb	r3, [r3, #1]
 8001bf0:	2b63      	cmp	r3, #99	; 0x63
 8001bf2:	d11d      	bne.n	8001c30 <serial_reader_task+0xa4>
			  	  {
				  // create the NULL terminated character array with the values
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001bf4:	4b7f      	ldr	r3, [pc, #508]	; (8001df4 <serial_reader_task+0x268>)
 8001bf6:	789b      	ldrb	r3, [r3, #2]
 8001bf8:	763b      	strb	r3, [r7, #24]
 8001bfa:	4b7e      	ldr	r3, [pc, #504]	; (8001df4 <serial_reader_task+0x268>)
 8001bfc:	78db      	ldrb	r3, [r3, #3]
 8001bfe:	767b      	strb	r3, [r7, #25]
 8001c00:	4b7c      	ldr	r3, [pc, #496]	; (8001df4 <serial_reader_task+0x268>)
 8001c02:	791b      	ldrb	r3, [r3, #4]
 8001c04:	76bb      	strb	r3, [r7, #26]
 8001c06:	2300      	movs	r3, #0
 8001c08:	76fb      	strb	r3, [r7, #27]
				  int cmd_val = atoi(val_ar);
 8001c0a:	f107 0318 	add.w	r3, r7, #24
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f007 fe7c 	bl	800990c <atoi>
 8001c14:	61f8      	str	r0, [r7, #28]
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cc %d \n", cmd_val), 100);
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	4977      	ldr	r1, [pc, #476]	; (8001df8 <serial_reader_task+0x26c>)
 8001c1a:	4878      	ldr	r0, [pc, #480]	; (8001dfc <serial_reader_task+0x270>)
 8001c1c:	f007 feb8 	bl	8009990 <siprintf>
 8001c20:	4603      	mov	r3, r0
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	2364      	movs	r3, #100	; 0x64
 8001c26:	4975      	ldr	r1, [pc, #468]	; (8001dfc <serial_reader_task+0x270>)
 8001c28:	4875      	ldr	r0, [pc, #468]	; (8001e00 <serial_reader_task+0x274>)
 8001c2a:	f004 f93b 	bl	8005ea4 <HAL_UART_Transmit>
 8001c2e:	e028      	b.n	8001c82 <serial_reader_task+0xf6>
			  	  }
			  //close in position hold mode
			  else if(UART1_rxBuffer[1]=='p')
 8001c30:	4b70      	ldr	r3, [pc, #448]	; (8001df4 <serial_reader_task+0x268>)
 8001c32:	785b      	ldrb	r3, [r3, #1]
 8001c34:	2b70      	cmp	r3, #112	; 0x70
 8001c36:	d10c      	bne.n	8001c52 <serial_reader_task+0xc6>
		  	  	  {
				  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cp  \n", 1), 100);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	4972      	ldr	r1, [pc, #456]	; (8001e04 <serial_reader_task+0x278>)
 8001c3c:	486f      	ldr	r0, [pc, #444]	; (8001dfc <serial_reader_task+0x270>)
 8001c3e:	f007 fea7 	bl	8009990 <siprintf>
 8001c42:	4603      	mov	r3, r0
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	2364      	movs	r3, #100	; 0x64
 8001c48:	496c      	ldr	r1, [pc, #432]	; (8001dfc <serial_reader_task+0x270>)
 8001c4a:	486d      	ldr	r0, [pc, #436]	; (8001e00 <serial_reader_task+0x274>)
 8001c4c:	f004 f92a 	bl	8005ea4 <HAL_UART_Transmit>
 8001c50:	e017      	b.n	8001c82 <serial_reader_task+0xf6>
		  	  	  }
			  //close in speed control mode
			  else if(UART1_rxBuffer[1]=='s')
 8001c52:	4b68      	ldr	r3, [pc, #416]	; (8001df4 <serial_reader_task+0x268>)
 8001c54:	785b      	ldrb	r3, [r3, #1]
 8001c56:	2b73      	cmp	r3, #115	; 0x73
 8001c58:	d113      	bne.n	8001c82 <serial_reader_task+0xf6>
			  {
				  char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001c5a:	4b66      	ldr	r3, [pc, #408]	; (8001df4 <serial_reader_task+0x268>)
 8001c5c:	789b      	ldrb	r3, [r3, #2]
 8001c5e:	753b      	strb	r3, [r7, #20]
 8001c60:	4b64      	ldr	r3, [pc, #400]	; (8001df4 <serial_reader_task+0x268>)
 8001c62:	78db      	ldrb	r3, [r3, #3]
 8001c64:	757b      	strb	r3, [r7, #21]
 8001c66:	4b63      	ldr	r3, [pc, #396]	; (8001df4 <serial_reader_task+0x268>)
 8001c68:	791b      	ldrb	r3, [r3, #4]
 8001c6a:	75bb      	strb	r3, [r7, #22]
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	75fb      	strb	r3, [r7, #23]
				  int cmd_val = atoi(val_ar);
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	4618      	mov	r0, r3
 8001c76:	f007 fe49 	bl	800990c <atoi>
 8001c7a:	6238      	str	r0, [r7, #32]
				  //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "cs %d \n", cmd_val), 100);
				  close_vel(cmd_val);
 8001c7c:	6a38      	ldr	r0, [r7, #32]
 8001c7e:	f7fe ffed 	bl	8000c5c <close_vel>

			  }
		  clear_rxBuffer();
 8001c82:	f7ff f9af 	bl	8000fe4 <clear_rxBuffer>
	  	  }break;
 8001c86:	e0b1      	b.n	8001dec <serial_reader_task+0x260>
	  case 's':
	  	  {
	  		if(UART1_rxBuffer[1]=='b')
 8001c88:	4b5a      	ldr	r3, [pc, #360]	; (8001df4 <serial_reader_task+0x268>)
 8001c8a:	785b      	ldrb	r3, [r3, #1]
 8001c8c:	2b62      	cmp	r3, #98	; 0x62
 8001c8e:	d102      	bne.n	8001c96 <serial_reader_task+0x10a>
	  		{
	  			brake_all(); // motor inputs shorted, canot be moved by hand
 8001c90:	f7ff f852 	bl	8000d38 <brake_all>
 8001c94:	e001      	b.n	8001c9a <serial_reader_task+0x10e>
	  		}
	  		else
	  		{
	  			stop_all();  // motors inputs disconnected, can move by hand
 8001c96:	f7ff f87d 	bl	8000d94 <stop_all>
	  		}
	  	  //HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "STOP \n", 1), 100);
		  clear_rxBuffer();
 8001c9a:	f7ff f9a3 	bl	8000fe4 <clear_rxBuffer>
	  	  }break;
 8001c9e:	e0a5      	b.n	8001dec <serial_reader_task+0x260>
	  case 'o':
	  	  {
	  		// open upto fully open position
	  		if(UART1_rxBuffer[1]=='p')
 8001ca0:	4b54      	ldr	r3, [pc, #336]	; (8001df4 <serial_reader_task+0x268>)
 8001ca2:	785b      	ldrb	r3, [r3, #1]
 8001ca4:	2b70      	cmp	r3, #112	; 0x70
 8001ca6:	d10c      	bne.n	8001cc2 <serial_reader_task+0x136>
	  			{
	  			HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN \n", 1), 100);
 8001ca8:	2201      	movs	r2, #1
 8001caa:	4957      	ldr	r1, [pc, #348]	; (8001e08 <serial_reader_task+0x27c>)
 8001cac:	4853      	ldr	r0, [pc, #332]	; (8001dfc <serial_reader_task+0x270>)
 8001cae:	f007 fe6f 	bl	8009990 <siprintf>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	b29a      	uxth	r2, r3
 8001cb6:	2364      	movs	r3, #100	; 0x64
 8001cb8:	4950      	ldr	r1, [pc, #320]	; (8001dfc <serial_reader_task+0x270>)
 8001cba:	4851      	ldr	r0, [pc, #324]	; (8001e00 <serial_reader_task+0x274>)
 8001cbc:	f004 f8f2 	bl	8005ea4 <HAL_UART_Transmit>
 8001cc0:	e017      	b.n	8001cf2 <serial_reader_task+0x166>
	  			}
	  		// open with speed control
	  		else if(UART1_rxBuffer[1]=='s')
 8001cc2:	4b4c      	ldr	r3, [pc, #304]	; (8001df4 <serial_reader_task+0x268>)
 8001cc4:	785b      	ldrb	r3, [r3, #1]
 8001cc6:	2b73      	cmp	r3, #115	; 0x73
 8001cc8:	d113      	bne.n	8001cf2 <serial_reader_task+0x166>
	  			{
	  			char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001cca:	4b4a      	ldr	r3, [pc, #296]	; (8001df4 <serial_reader_task+0x268>)
 8001ccc:	789b      	ldrb	r3, [r3, #2]
 8001cce:	743b      	strb	r3, [r7, #16]
 8001cd0:	4b48      	ldr	r3, [pc, #288]	; (8001df4 <serial_reader_task+0x268>)
 8001cd2:	78db      	ldrb	r3, [r3, #3]
 8001cd4:	747b      	strb	r3, [r7, #17]
 8001cd6:	4b47      	ldr	r3, [pc, #284]	; (8001df4 <serial_reader_task+0x268>)
 8001cd8:	791b      	ldrb	r3, [r3, #4]
 8001cda:	74bb      	strb	r3, [r7, #18]
 8001cdc:	2300      	movs	r3, #0
 8001cde:	74fb      	strb	r3, [r7, #19]
	  			int cmd_val = atoi(val_ar);
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f007 fe11 	bl	800990c <atoi>
 8001cea:	62b8      	str	r0, [r7, #40]	; 0x28
	  			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "OPEN SPEED %d \n", cmd_val), 100);
	  			open(cmd_val);
 8001cec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cee:	f7fe ff6b 	bl	8000bc8 <open>
	  			}

	  	  clear_rxBuffer();
 8001cf2:	f7ff f977 	bl	8000fe4 <clear_rxBuffer>
	  	  }break;
 8001cf6:	e079      	b.n	8001dec <serial_reader_task+0x260>
	  case 'r':
	  	  {
	  		char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	; (8001df4 <serial_reader_task+0x268>)
 8001cfa:	789b      	ldrb	r3, [r3, #2]
 8001cfc:	733b      	strb	r3, [r7, #12]
 8001cfe:	4b3d      	ldr	r3, [pc, #244]	; (8001df4 <serial_reader_task+0x268>)
 8001d00:	78db      	ldrb	r3, [r3, #3]
 8001d02:	737b      	strb	r3, [r7, #13]
 8001d04:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <serial_reader_task+0x268>)
 8001d06:	791b      	ldrb	r3, [r3, #4]
 8001d08:	73bb      	strb	r3, [r7, #14]
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73fb      	strb	r3, [r7, #15]
	  		int cmd_val = atoi(val_ar);
 8001d0e:	f107 030c 	add.w	r3, r7, #12
 8001d12:	4618      	mov	r0, r3
 8001d14:	f007 fdfa 	bl	800990c <atoi>
 8001d18:	62f8      	str	r0, [r7, #44]	; 0x2c
	  	  	//right finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001d1a:	4b36      	ldr	r3, [pc, #216]	; (8001df4 <serial_reader_task+0x268>)
 8001d1c:	785b      	ldrb	r3, [r3, #1]
 8001d1e:	2b70      	cmp	r3, #112	; 0x70
 8001d20:	d111      	bne.n	8001d46 <serial_reader_task+0x1ba>
	  	  		{
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RPOS %d \n", cmd_val), 100);
	  	  		//set the PID enable flag
	  	  		rPid= 1;
 8001d22:	4b3a      	ldr	r3, [pc, #232]	; (8001e0c <serial_reader_task+0x280>)
 8001d24:	2201      	movs	r2, #1
 8001d26:	601a      	str	r2, [r3, #0]
	  	  		rPosDesired =  scale_val(cmd_val,0,200,RFMinPos,RFMaxPos);
 8001d28:	4b39      	ldr	r3, [pc, #228]	; (8001e10 <serial_reader_task+0x284>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b39      	ldr	r3, [pc, #228]	; (8001e14 <serial_reader_task+0x288>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	4613      	mov	r3, r2
 8001d34:	22c8      	movs	r2, #200	; 0xc8
 8001d36:	2100      	movs	r1, #0
 8001d38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d3a:	f7ff f9d9 	bl	80010f0 <scale_val>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	4b35      	ldr	r3, [pc, #212]	; (8001e18 <serial_reader_task+0x28c>)
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e011      	b.n	8001d6a <serial_reader_task+0x1de>
	  	  		}
	  	  	//right finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001d46:	4b2b      	ldr	r3, [pc, #172]	; (8001df4 <serial_reader_task+0x268>)
 8001d48:	785b      	ldrb	r3, [r3, #1]
 8001d4a:	2b66      	cmp	r3, #102	; 0x66
 8001d4c:	d103      	bne.n	8001d56 <serial_reader_task+0x1ca>
	  	  		{
	  	  		move_rf(cmd_val);
 8001d4e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d50:	f7ff f8bc 	bl	8000ecc <move_rf>
 8001d54:	e009      	b.n	8001d6a <serial_reader_task+0x1de>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RF %d \n", cmd_val), 100);
	  	  		}
	  	  	//right finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001d56:	4b27      	ldr	r3, [pc, #156]	; (8001df4 <serial_reader_task+0x268>)
 8001d58:	785b      	ldrb	r3, [r3, #1]
 8001d5a:	2b72      	cmp	r3, #114	; 0x72
 8001d5c:	d105      	bne.n	8001d6a <serial_reader_task+0x1de>
	  	  		{
	  	  		move_rb(cmd_val);
 8001d5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d60:	f7ff f8ee 	bl	8000f40 <move_rb>
	  	  		rPid=0;
 8001d64:	4b29      	ldr	r3, [pc, #164]	; (8001e0c <serial_reader_task+0x280>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "RR %d \n", cmd_val), 100);
	  	  		}
	  	  clear_rxBuffer();
 8001d6a:	f7ff f93b 	bl	8000fe4 <clear_rxBuffer>
	  	  }break;
 8001d6e:	e03d      	b.n	8001dec <serial_reader_task+0x260>
	   case 'l':
	  	  {
	  	  	char val_ar[4]={UART1_rxBuffer[2], UART1_rxBuffer[3], UART1_rxBuffer[4],NULL};
 8001d70:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <serial_reader_task+0x268>)
 8001d72:	789b      	ldrb	r3, [r3, #2]
 8001d74:	723b      	strb	r3, [r7, #8]
 8001d76:	4b1f      	ldr	r3, [pc, #124]	; (8001df4 <serial_reader_task+0x268>)
 8001d78:	78db      	ldrb	r3, [r3, #3]
 8001d7a:	727b      	strb	r3, [r7, #9]
 8001d7c:	4b1d      	ldr	r3, [pc, #116]	; (8001df4 <serial_reader_task+0x268>)
 8001d7e:	791b      	ldrb	r3, [r3, #4]
 8001d80:	72bb      	strb	r3, [r7, #10]
 8001d82:	2300      	movs	r3, #0
 8001d84:	72fb      	strb	r3, [r7, #11]
	  	  	int cmd_val = atoi(val_ar);
 8001d86:	f107 0308 	add.w	r3, r7, #8
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f007 fdbe 	bl	800990c <atoi>
 8001d90:	6278      	str	r0, [r7, #36]	; 0x24
	  	  	//left finger position control
	  	  	if(UART1_rxBuffer[1]=='p')
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <serial_reader_task+0x268>)
 8001d94:	785b      	ldrb	r3, [r3, #1]
 8001d96:	2b70      	cmp	r3, #112	; 0x70
 8001d98:	d111      	bne.n	8001dbe <serial_reader_task+0x232>
	  	  		{
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LPOS %d \n", cmd_val), 100);
	  	  		// set the PID enable flag true
	  	  		lPid = 1;
 8001d9a:	4b20      	ldr	r3, [pc, #128]	; (8001e1c <serial_reader_task+0x290>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	601a      	str	r2, [r3, #0]
	  	  		lPosDesired = scale_val(cmd_val,0,200,LFMinPos,LFMaxPos);
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <serial_reader_task+0x294>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b1f      	ldr	r3, [pc, #124]	; (8001e24 <serial_reader_task+0x298>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	9300      	str	r3, [sp, #0]
 8001daa:	4613      	mov	r3, r2
 8001dac:	22c8      	movs	r2, #200	; 0xc8
 8001dae:	2100      	movs	r1, #0
 8001db0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001db2:	f7ff f99d 	bl	80010f0 <scale_val>
 8001db6:	4602      	mov	r2, r0
 8001db8:	4b1b      	ldr	r3, [pc, #108]	; (8001e28 <serial_reader_task+0x29c>)
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	e011      	b.n	8001de2 <serial_reader_task+0x256>
	  	  		}
	  	  	//left finger move forward at velocity
	  	  	else if(UART1_rxBuffer[1]=='f')
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <serial_reader_task+0x268>)
 8001dc0:	785b      	ldrb	r3, [r3, #1]
 8001dc2:	2b66      	cmp	r3, #102	; 0x66
 8001dc4:	d103      	bne.n	8001dce <serial_reader_task+0x242>
	  	  		{
	  	  		move_lf(cmd_val);
 8001dc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001dc8:	f7ff f80c 	bl	8000de4 <move_lf>
 8001dcc:	e009      	b.n	8001de2 <serial_reader_task+0x256>
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LF %d \n", cmd_val), 100);
	  	  		}
	  	  	//left finger move reverse at velocity
	  	  	else if(UART1_rxBuffer[1]=='r')
 8001dce:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <serial_reader_task+0x268>)
 8001dd0:	785b      	ldrb	r3, [r3, #1]
 8001dd2:	2b72      	cmp	r3, #114	; 0x72
 8001dd4:	d105      	bne.n	8001de2 <serial_reader_task+0x256>
	  	  		{
	  	  		move_lb(cmd_val);
 8001dd6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001dd8:	f7ff f83e 	bl	8000e58 <move_lb>
	  	  		lPid=0;
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <serial_reader_task+0x290>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	601a      	str	r2, [r3, #0]
	  	  		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "LR %d \n", cmd_val), 100);
	  	  		}

	  	  	clear_rxBuffer();
 8001de2:	f7ff f8ff 	bl	8000fe4 <clear_rxBuffer>
	  	  }break;
 8001de6:	e001      	b.n	8001dec <serial_reader_task+0x260>

	   default:
		   clear_rxBuffer();
 8001de8:	f7ff f8fc 	bl	8000fe4 <clear_rxBuffer>

	  }
    osDelay(10);
 8001dec:	200a      	movs	r0, #10
 8001dee:	f004 fd00 	bl	80067f2 <osDelay>
	  switch(UART1_rxBuffer[0])
 8001df2:	e6cf      	b.n	8001b94 <serial_reader_task+0x8>
 8001df4:	2000090c 	.word	0x2000090c
 8001df8:	0800a374 	.word	0x0800a374
 8001dfc:	200019bc 	.word	0x200019bc
 8001e00:	2000197c 	.word	0x2000197c
 8001e04:	0800a37c 	.word	0x0800a37c
 8001e08:	0800a384 	.word	0x0800a384
 8001e0c:	20000930 	.word	0x20000930
 8001e10:	2000000c 	.word	0x2000000c
 8001e14:	20000008 	.word	0x20000008
 8001e18:	20000938 	.word	0x20000938
 8001e1c:	2000092c 	.word	0x2000092c
 8001e20:	20000004 	.word	0x20000004
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000934 	.word	0x20000934

08001e2c <pid_timer>:
  /* USER CODE END serial_reader_task */
}

/* pid_timer function */
void pid_timer(void const * argument)
{
 8001e2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e30:	b089      	sub	sp, #36	; 0x24
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pid_timer */
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "TIMER \n", 1), 10);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
	//HAL_GPIO_WritePin(GPIOB, , value & 0b0001);
	//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "CC %d %d  %d \n", adc_value[6],lfw, isMoveB_LF ), 100);
	if((adc_value[6]>LFMaxPos) && (lfw==1))
 8001e36:	4b5a      	ldr	r3, [pc, #360]	; (8001fa0 <pid_timer+0x174>)
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	4a5a      	ldr	r2, [pc, #360]	; (8001fa4 <pid_timer+0x178>)
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d91b      	bls.n	8001e7a <pid_timer+0x4e>
 8001e42:	4b59      	ldr	r3, [pc, #356]	; (8001fa8 <pid_timer+0x17c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d117      	bne.n	8001e7a <pid_timer+0x4e>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001e4a:	4b58      	ldr	r3, [pc, #352]	; (8001fac <pid_timer+0x180>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e52:	4618      	mov	r0, r3
 8001e54:	f004 fd90 	bl	8006978 <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001e58:	4b55      	ldr	r3, [pc, #340]	; (8001fb0 <pid_timer+0x184>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001e60:	4b53      	ldr	r3, [pc, #332]	; (8001fb0 <pid_timer+0x184>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2200      	movs	r2, #0
 8001e66:	639a      	str	r2, [r3, #56]	; 0x38
		lfw=0;
 8001e68:	4b4f      	ldr	r3, [pc, #316]	; (8001fa8 <pid_timer+0x17c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001e6e:	4b4f      	ldr	r3, [pc, #316]	; (8001fac <pid_timer+0x180>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f004 fdce 	bl	8006a14 <osSemaphoreRelease>
 8001e78:	e020      	b.n	8001ebc <pid_timer+0x90>
	}
	else if((adc_value[6]<LFMinPos) && (lrw==1))
 8001e7a:	4b49      	ldr	r3, [pc, #292]	; (8001fa0 <pid_timer+0x174>)
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	4a4d      	ldr	r2, [pc, #308]	; (8001fb4 <pid_timer+0x188>)
 8001e80:	6812      	ldr	r2, [r2, #0]
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d21a      	bcs.n	8001ebc <pid_timer+0x90>
 8001e86:	4b4c      	ldr	r3, [pc, #304]	; (8001fb8 <pid_timer+0x18c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	2b01      	cmp	r3, #1
 8001e8c:	d116      	bne.n	8001ebc <pid_timer+0x90>
	{
		osSemaphoreWait(BinSemHandle, osWaitForever);
 8001e8e:	4b47      	ldr	r3, [pc, #284]	; (8001fac <pid_timer+0x180>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e96:	4618      	mov	r0, r3
 8001e98:	f004 fd6e 	bl	8006978 <osSemaphoreWait>

		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_1, 0);
 8001e9c:	4b44      	ldr	r3, [pc, #272]	; (8001fb0 <pid_timer+0x184>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_2, 0);
 8001ea4:	4b42      	ldr	r3, [pc, #264]	; (8001fb0 <pid_timer+0x184>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	639a      	str	r2, [r3, #56]	; 0x38
		lrw=0;
 8001eac:	4b42      	ldr	r3, [pc, #264]	; (8001fb8 <pid_timer+0x18c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
		osSemaphoreRelease(BinSemHandle);
 8001eb2:	4b3e      	ldr	r3, [pc, #248]	; (8001fac <pid_timer+0x180>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f004 fdac 	bl	8006a14 <osSemaphoreRelease>
	}

	if((adc_value[5]>RFMaxPos) && (rfw==1))
 8001ebc:	4b38      	ldr	r3, [pc, #224]	; (8001fa0 <pid_timer+0x174>)
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	4a3e      	ldr	r2, [pc, #248]	; (8001fbc <pid_timer+0x190>)
 8001ec2:	6812      	ldr	r2, [r2, #0]
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d91b      	bls.n	8001f00 <pid_timer+0xd4>
 8001ec8:	4b3d      	ldr	r3, [pc, #244]	; (8001fc0 <pid_timer+0x194>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d117      	bne.n	8001f00 <pid_timer+0xd4>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001ed0:	4b36      	ldr	r3, [pc, #216]	; (8001fac <pid_timer+0x180>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 fd4d 	bl	8006978 <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001ede:	4b34      	ldr	r3, [pc, #208]	; (8001fb0 <pid_timer+0x184>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001ee6:	4b32      	ldr	r3, [pc, #200]	; (8001fb0 <pid_timer+0x184>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2200      	movs	r2, #0
 8001eec:	641a      	str	r2, [r3, #64]	; 0x40
			rfw=0;
 8001eee:	4b34      	ldr	r3, [pc, #208]	; (8001fc0 <pid_timer+0x194>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001ef4:	4b2d      	ldr	r3, [pc, #180]	; (8001fac <pid_timer+0x180>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f004 fd8b 	bl	8006a14 <osSemaphoreRelease>
 8001efe:	e020      	b.n	8001f42 <pid_timer+0x116>
		}
		else if((adc_value[5]<RFMinPos) && (rrw==1))
 8001f00:	4b27      	ldr	r3, [pc, #156]	; (8001fa0 <pid_timer+0x174>)
 8001f02:	695b      	ldr	r3, [r3, #20]
 8001f04:	4a2f      	ldr	r2, [pc, #188]	; (8001fc4 <pid_timer+0x198>)
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d21a      	bcs.n	8001f42 <pid_timer+0x116>
 8001f0c:	4b2e      	ldr	r3, [pc, #184]	; (8001fc8 <pid_timer+0x19c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d116      	bne.n	8001f42 <pid_timer+0x116>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001f14:	4b25      	ldr	r3, [pc, #148]	; (8001fac <pid_timer+0x180>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f004 fd2b 	bl	8006978 <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_3, 0);
 8001f22:	4b23      	ldr	r3, [pc, #140]	; (8001fb0 <pid_timer+0x184>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2200      	movs	r2, #0
 8001f28:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SetCompare(&htim4, TIM_CHANNEL_4, 0);
 8001f2a:	4b21      	ldr	r3, [pc, #132]	; (8001fb0 <pid_timer+0x184>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	641a      	str	r2, [r3, #64]	; 0x40
			rrw=0;
 8001f32:	4b25      	ldr	r3, [pc, #148]	; (8001fc8 <pid_timer+0x19c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001f38:	4b1c      	ldr	r3, [pc, #112]	; (8001fac <pid_timer+0x180>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f004 fd69 	bl	8006a14 <osSemaphoreRelease>
		}

	if((adc_value[3]<M1MinPos) && (m12o==1) &&(adc_value[4]<M2MinPos))
 8001f42:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <pid_timer+0x174>)
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	4a21      	ldr	r2, [pc, #132]	; (8001fcc <pid_timer+0x1a0>)
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d248      	bcs.n	8001fe0 <pid_timer+0x1b4>
 8001f4e:	4b20      	ldr	r3, [pc, #128]	; (8001fd0 <pid_timer+0x1a4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d144      	bne.n	8001fe0 <pid_timer+0x1b4>
 8001f56:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <pid_timer+0x174>)
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	4a1e      	ldr	r2, [pc, #120]	; (8001fd4 <pid_timer+0x1a8>)
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d23e      	bcs.n	8001fe0 <pid_timer+0x1b4>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8001f62:	4b12      	ldr	r3, [pc, #72]	; (8001fac <pid_timer+0x180>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f004 fd04 	bl	8006978 <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8001f70:	4b19      	ldr	r3, [pc, #100]	; (8001fd8 <pid_timer+0x1ac>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2108      	movs	r1, #8
 8001f7c:	4817      	ldr	r0, [pc, #92]	; (8001fdc <pid_timer+0x1b0>)
 8001f7e:	f002 fa3d 	bl	80043fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2110      	movs	r1, #16
 8001f86:	4815      	ldr	r0, [pc, #84]	; (8001fdc <pid_timer+0x1b0>)
 8001f88:	f002 fa38 	bl	80043fc <HAL_GPIO_WritePin>
			m12o=0;
 8001f8c:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <pid_timer+0x1a4>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8001f92:	4b06      	ldr	r3, [pc, #24]	; (8001fac <pid_timer+0x180>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f004 fd3c 	bl	8006a14 <osSemaphoreRelease>
 8001f9c:	e04d      	b.n	800203a <pid_timer+0x20e>
 8001f9e:	bf00      	nop
 8001fa0:	20001900 	.word	0x20001900
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	20000918 	.word	0x20000918
 8001fac:	20001b4c 	.word	0x20001b4c
 8001fb0:	20001824 	.word	0x20001824
 8001fb4:	20000004 	.word	0x20000004
 8001fb8:	20000914 	.word	0x20000914
 8001fbc:	20000008 	.word	0x20000008
 8001fc0:	2000091c 	.word	0x2000091c
 8001fc4:	2000000c 	.word	0x2000000c
 8001fc8:	20000920 	.word	0x20000920
 8001fcc:	20000010 	.word	0x20000010
 8001fd0:	20000924 	.word	0x20000924
 8001fd4:	20000018 	.word	0x20000018
 8001fd8:	20001a24 	.word	0x20001a24
 8001fdc:	40010c00 	.word	0x40010c00
		}
		else if((adc_value[3]>M1MaxPos) && (m12c==1) &&(adc_value[4]>M2MaxPos))
 8001fe0:	4b69      	ldr	r3, [pc, #420]	; (8002188 <pid_timer+0x35c>)
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	4a69      	ldr	r2, [pc, #420]	; (800218c <pid_timer+0x360>)
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d926      	bls.n	800203a <pid_timer+0x20e>
 8001fec:	4b68      	ldr	r3, [pc, #416]	; (8002190 <pid_timer+0x364>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d122      	bne.n	800203a <pid_timer+0x20e>
 8001ff4:	4b64      	ldr	r3, [pc, #400]	; (8002188 <pid_timer+0x35c>)
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	4a66      	ldr	r2, [pc, #408]	; (8002194 <pid_timer+0x368>)
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d91c      	bls.n	800203a <pid_timer+0x20e>
		{
			osSemaphoreWait(BinSemHandle, osWaitForever);
 8002000:	4b65      	ldr	r3, [pc, #404]	; (8002198 <pid_timer+0x36c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002008:	4618      	mov	r0, r3
 800200a:	f004 fcb5 	bl	8006978 <osSemaphoreWait>

			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 800200e:	4b63      	ldr	r3, [pc, #396]	; (800219c <pid_timer+0x370>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2200      	movs	r2, #0
 8002014:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002016:	2200      	movs	r2, #0
 8002018:	2108      	movs	r1, #8
 800201a:	4861      	ldr	r0, [pc, #388]	; (80021a0 <pid_timer+0x374>)
 800201c:	f002 f9ee 	bl	80043fc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002020:	2200      	movs	r2, #0
 8002022:	2110      	movs	r1, #16
 8002024:	485e      	ldr	r0, [pc, #376]	; (80021a0 <pid_timer+0x374>)
 8002026:	f002 f9e9 	bl	80043fc <HAL_GPIO_WritePin>
			m12c=0;
 800202a:	4b59      	ldr	r3, [pc, #356]	; (8002190 <pid_timer+0x364>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
			osSemaphoreRelease(BinSemHandle);
 8002030:	4b59      	ldr	r3, [pc, #356]	; (8002198 <pid_timer+0x36c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4618      	mov	r0, r3
 8002036:	f004 fced 	bl	8006a14 <osSemaphoreRelease>
		}
	//PID position control for LFinger
	if(lPid==1)
 800203a:	4b5a      	ldr	r3, [pc, #360]	; (80021a4 <pid_timer+0x378>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	2b01      	cmp	r3, #1
 8002040:	f040 80cc 	bne.w	80021dc <pid_timer+0x3b0>
	{
		// get the commanded position
		// get current position
		// calculate error
		int error = lPosDesired - adc_value[6];
 8002044:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <pid_timer+0x37c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	461a      	mov	r2, r3
 800204a:	4b4f      	ldr	r3, [pc, #316]	; (8002188 <pid_timer+0x35c>)
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	1ad3      	subs	r3, r2, r3
 8002050:	61fb      	str	r3, [r7, #28]
		l_error_integral = l_error_integral + error;
 8002052:	69f8      	ldr	r0, [r7, #28]
 8002054:	f7fe f9d6 	bl	8000404 <__aeabi_i2d>
 8002058:	4b54      	ldr	r3, [pc, #336]	; (80021ac <pid_timer+0x380>)
 800205a:	cb18      	ldmia	r3, {r3, r4}
 800205c:	461a      	mov	r2, r3
 800205e:	4623      	mov	r3, r4
 8002060:	f7fe f884 	bl	800016c <__adddf3>
 8002064:	4603      	mov	r3, r0
 8002066:	460c      	mov	r4, r1
 8002068:	4a50      	ldr	r2, [pc, #320]	; (80021ac <pid_timer+0x380>)
 800206a:	e9c2 3400 	strd	r3, r4, [r2]
		int l_error_derivative = error  - l_error_prev;
 800206e:	69f8      	ldr	r0, [r7, #28]
 8002070:	f7fe f9c8 	bl	8000404 <__aeabi_i2d>
 8002074:	4b4e      	ldr	r3, [pc, #312]	; (80021b0 <pid_timer+0x384>)
 8002076:	cb18      	ldmia	r3, {r3, r4}
 8002078:	461a      	mov	r2, r3
 800207a:	4623      	mov	r3, r4
 800207c:	f7fe f874 	bl	8000168 <__aeabi_dsub>
 8002080:	4603      	mov	r3, r0
 8002082:	460c      	mov	r4, r1
 8002084:	4618      	mov	r0, r3
 8002086:	4621      	mov	r1, r4
 8002088:	f7fe fc38 	bl	80008fc <__aeabi_d2iz>
 800208c:	4603      	mov	r3, r0
 800208e:	61bb      	str	r3, [r7, #24]
		// calculate control value
		int l_ctrl   = (l_Kp * error) + ((l_Kd/pid_time_period)* l_error_derivative) + (l_Ki*l_error_integral*pid_time_period);
 8002090:	69f8      	ldr	r0, [r7, #28]
 8002092:	f7fe f9b7 	bl	8000404 <__aeabi_i2d>
 8002096:	4b47      	ldr	r3, [pc, #284]	; (80021b4 <pid_timer+0x388>)
 8002098:	cb18      	ldmia	r3, {r3, r4}
 800209a:	461a      	mov	r2, r3
 800209c:	4623      	mov	r3, r4
 800209e:	f7fe fa1b 	bl	80004d8 <__aeabi_dmul>
 80020a2:	4603      	mov	r3, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	4698      	mov	r8, r3
 80020a8:	46a1      	mov	r9, r4
 80020aa:	4b43      	ldr	r3, [pc, #268]	; (80021b8 <pid_timer+0x38c>)
 80020ac:	e9d3 4500 	ldrd	r4, r5, [r3]
 80020b0:	4b42      	ldr	r3, [pc, #264]	; (80021bc <pid_timer+0x390>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7fe f9a5 	bl	8000404 <__aeabi_i2d>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4620      	mov	r0, r4
 80020c0:	4629      	mov	r1, r5
 80020c2:	f7fe fb33 	bl	800072c <__aeabi_ddiv>
 80020c6:	4603      	mov	r3, r0
 80020c8:	460c      	mov	r4, r1
 80020ca:	4625      	mov	r5, r4
 80020cc:	461c      	mov	r4, r3
 80020ce:	69b8      	ldr	r0, [r7, #24]
 80020d0:	f7fe f998 	bl	8000404 <__aeabi_i2d>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4620      	mov	r0, r4
 80020da:	4629      	mov	r1, r5
 80020dc:	f7fe f9fc 	bl	80004d8 <__aeabi_dmul>
 80020e0:	4603      	mov	r3, r0
 80020e2:	460c      	mov	r4, r1
 80020e4:	461a      	mov	r2, r3
 80020e6:	4623      	mov	r3, r4
 80020e8:	4640      	mov	r0, r8
 80020ea:	4649      	mov	r1, r9
 80020ec:	f7fe f83e 	bl	800016c <__adddf3>
 80020f0:	4603      	mov	r3, r0
 80020f2:	460c      	mov	r4, r1
 80020f4:	461d      	mov	r5, r3
 80020f6:	4626      	mov	r6, r4
 80020f8:	4b31      	ldr	r3, [pc, #196]	; (80021c0 <pid_timer+0x394>)
 80020fa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80020fe:	4b2b      	ldr	r3, [pc, #172]	; (80021ac <pid_timer+0x380>)
 8002100:	cb18      	ldmia	r3, {r3, r4}
 8002102:	461a      	mov	r2, r3
 8002104:	4623      	mov	r3, r4
 8002106:	f7fe f9e7 	bl	80004d8 <__aeabi_dmul>
 800210a:	4603      	mov	r3, r0
 800210c:	460c      	mov	r4, r1
 800210e:	4698      	mov	r8, r3
 8002110:	46a1      	mov	r9, r4
 8002112:	4b2a      	ldr	r3, [pc, #168]	; (80021bc <pid_timer+0x390>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f974 	bl	8000404 <__aeabi_i2d>
 800211c:	4603      	mov	r3, r0
 800211e:	460c      	mov	r4, r1
 8002120:	461a      	mov	r2, r3
 8002122:	4623      	mov	r3, r4
 8002124:	4640      	mov	r0, r8
 8002126:	4649      	mov	r1, r9
 8002128:	f7fe f9d6 	bl	80004d8 <__aeabi_dmul>
 800212c:	4603      	mov	r3, r0
 800212e:	460c      	mov	r4, r1
 8002130:	461a      	mov	r2, r3
 8002132:	4623      	mov	r3, r4
 8002134:	4628      	mov	r0, r5
 8002136:	4631      	mov	r1, r6
 8002138:	f7fe f818 	bl	800016c <__adddf3>
 800213c:	4603      	mov	r3, r0
 800213e:	460c      	mov	r4, r1
 8002140:	4618      	mov	r0, r3
 8002142:	4621      	mov	r1, r4
 8002144:	f7fe fbda 	bl	80008fc <__aeabi_d2iz>
 8002148:	4603      	mov	r3, r0
 800214a:	617b      	str	r3, [r7, #20]
		// ensure control value is within limits
		l_ctrl = constrain(abs(l_ctrl), 20, 80);// constrain to max 80 % PWM since its a 6V motor at 12V
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	2b00      	cmp	r3, #0
 8002150:	bfb8      	it	lt
 8002152:	425b      	neglt	r3, r3
 8002154:	2250      	movs	r2, #80	; 0x50
 8002156:	2114      	movs	r1, #20
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff f815 	bl	8001188 <constrain>
 800215e:	6178      	str	r0, [r7, #20]
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "PID L %d \t %d \t %d \t %d\n", lPosDesired, adc_value[6],error, l_ctrl), 100);
		// move motors
		if(error>lPosDelta)
 8002160:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <pid_timer+0x398>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	69fa      	ldr	r2, [r7, #28]
 8002166:	429a      	cmp	r2, r3
 8002168:	dd03      	ble.n	8002172 <pid_timer+0x346>
		{
			//forward
			move_lf(l_ctrl);
 800216a:	6978      	ldr	r0, [r7, #20]
 800216c:	f7fe fe3a 	bl	8000de4 <move_lf>
 8002170:	e034      	b.n	80021dc <pid_timer+0x3b0>
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE FWD %d\n", 1), 100);
		}
		else if(error<(-1*lPosDelta))
 8002172:	4b14      	ldr	r3, [pc, #80]	; (80021c4 <pid_timer+0x398>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	425b      	negs	r3, r3
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	429a      	cmp	r2, r3
 800217c:	da24      	bge.n	80021c8 <pid_timer+0x39c>
		{
			move_lb(l_ctrl);
 800217e:	6978      	ldr	r0, [r7, #20]
 8002180:	f7fe fe6a 	bl	8000e58 <move_lb>
 8002184:	e02a      	b.n	80021dc <pid_timer+0x3b0>
 8002186:	bf00      	nop
 8002188:	20001900 	.word	0x20001900
 800218c:	20000014 	.word	0x20000014
 8002190:	20000928 	.word	0x20000928
 8002194:	2000001c 	.word	0x2000001c
 8002198:	20001b4c 	.word	0x20001b4c
 800219c:	20001a24 	.word	0x20001a24
 80021a0:	40010c00 	.word	0x40010c00
 80021a4:	2000092c 	.word	0x2000092c
 80021a8:	20000934 	.word	0x20000934
 80021ac:	20000948 	.word	0x20000948
 80021b0:	20000940 	.word	0x20000940
 80021b4:	20000030 	.word	0x20000030
 80021b8:	20000038 	.word	0x20000038
 80021bc:	20000028 	.word	0x20000028
 80021c0:	20000040 	.word	0x20000040
 80021c4:	20000020 	.word	0x20000020
			//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "MOVE BACK %d\n", 1), 100);
		}
		else
		{
			brake_lf();
 80021c8:	f7fe fd92 	bl	8000cf0 <brake_lf>
			l_error_integral = l_error_prev;
 80021cc:	4b5e      	ldr	r3, [pc, #376]	; (8002348 <pid_timer+0x51c>)
 80021ce:	cb18      	ldmia	r3, {r3, r4}
 80021d0:	4a5e      	ldr	r2, [pc, #376]	; (800234c <pid_timer+0x520>)
 80021d2:	e9c2 3400 	strd	r3, r4, [r2]
			lPid=0;
 80021d6:	4b5e      	ldr	r3, [pc, #376]	; (8002350 <pid_timer+0x524>)
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
		//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "REACHED L %d \t %d \t %d\n", lPosDesired, l_ctrl, error), 100);

		}
	}
	//PID position control for RFinger
	if(rPid==1)
 80021dc:	4b5d      	ldr	r3, [pc, #372]	; (8002354 <pid_timer+0x528>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	f040 80ab 	bne.w	800233c <pid_timer+0x510>
	{
		// get the commanded position
		// get current position
		// calculate error
		int error = rPosDesired - adc_value[5];
 80021e6:	4b5c      	ldr	r3, [pc, #368]	; (8002358 <pid_timer+0x52c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b5b      	ldr	r3, [pc, #364]	; (800235c <pid_timer+0x530>)
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	613b      	str	r3, [r7, #16]
		r_error_integral = r_error_integral + error;
 80021f4:	6938      	ldr	r0, [r7, #16]
 80021f6:	f7fe f905 	bl	8000404 <__aeabi_i2d>
 80021fa:	4b59      	ldr	r3, [pc, #356]	; (8002360 <pid_timer+0x534>)
 80021fc:	cb18      	ldmia	r3, {r3, r4}
 80021fe:	461a      	mov	r2, r3
 8002200:	4623      	mov	r3, r4
 8002202:	f7fd ffb3 	bl	800016c <__adddf3>
 8002206:	4603      	mov	r3, r0
 8002208:	460c      	mov	r4, r1
 800220a:	4a55      	ldr	r2, [pc, #340]	; (8002360 <pid_timer+0x534>)
 800220c:	e9c2 3400 	strd	r3, r4, [r2]
		int r_error_derivative = error  - r_error_prev;
 8002210:	6938      	ldr	r0, [r7, #16]
 8002212:	f7fe f8f7 	bl	8000404 <__aeabi_i2d>
 8002216:	4b53      	ldr	r3, [pc, #332]	; (8002364 <pid_timer+0x538>)
 8002218:	cb18      	ldmia	r3, {r3, r4}
 800221a:	461a      	mov	r2, r3
 800221c:	4623      	mov	r3, r4
 800221e:	f7fd ffa3 	bl	8000168 <__aeabi_dsub>
 8002222:	4603      	mov	r3, r0
 8002224:	460c      	mov	r4, r1
 8002226:	4618      	mov	r0, r3
 8002228:	4621      	mov	r1, r4
 800222a:	f7fe fb67 	bl	80008fc <__aeabi_d2iz>
 800222e:	4603      	mov	r3, r0
 8002230:	60fb      	str	r3, [r7, #12]
		// calculate control value
		int r_ctrl   = (r_Kp * error) + ((r_Kd/pid_time_period)* r_error_derivative) + (r_Ki*r_error_integral*pid_time_period);
 8002232:	6938      	ldr	r0, [r7, #16]
 8002234:	f7fe f8e6 	bl	8000404 <__aeabi_i2d>
 8002238:	4b4b      	ldr	r3, [pc, #300]	; (8002368 <pid_timer+0x53c>)
 800223a:	cb18      	ldmia	r3, {r3, r4}
 800223c:	461a      	mov	r2, r3
 800223e:	4623      	mov	r3, r4
 8002240:	f7fe f94a 	bl	80004d8 <__aeabi_dmul>
 8002244:	4603      	mov	r3, r0
 8002246:	460c      	mov	r4, r1
 8002248:	4698      	mov	r8, r3
 800224a:	46a1      	mov	r9, r4
 800224c:	4b47      	ldr	r3, [pc, #284]	; (800236c <pid_timer+0x540>)
 800224e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002252:	4b47      	ldr	r3, [pc, #284]	; (8002370 <pid_timer+0x544>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe f8d4 	bl	8000404 <__aeabi_i2d>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4620      	mov	r0, r4
 8002262:	4629      	mov	r1, r5
 8002264:	f7fe fa62 	bl	800072c <__aeabi_ddiv>
 8002268:	4603      	mov	r3, r0
 800226a:	460c      	mov	r4, r1
 800226c:	4625      	mov	r5, r4
 800226e:	461c      	mov	r4, r3
 8002270:	68f8      	ldr	r0, [r7, #12]
 8002272:	f7fe f8c7 	bl	8000404 <__aeabi_i2d>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4620      	mov	r0, r4
 800227c:	4629      	mov	r1, r5
 800227e:	f7fe f92b 	bl	80004d8 <__aeabi_dmul>
 8002282:	4603      	mov	r3, r0
 8002284:	460c      	mov	r4, r1
 8002286:	461a      	mov	r2, r3
 8002288:	4623      	mov	r3, r4
 800228a:	4640      	mov	r0, r8
 800228c:	4649      	mov	r1, r9
 800228e:	f7fd ff6d 	bl	800016c <__adddf3>
 8002292:	4603      	mov	r3, r0
 8002294:	460c      	mov	r4, r1
 8002296:	461d      	mov	r5, r3
 8002298:	4626      	mov	r6, r4
 800229a:	4b36      	ldr	r3, [pc, #216]	; (8002374 <pid_timer+0x548>)
 800229c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022a0:	4b2f      	ldr	r3, [pc, #188]	; (8002360 <pid_timer+0x534>)
 80022a2:	cb18      	ldmia	r3, {r3, r4}
 80022a4:	461a      	mov	r2, r3
 80022a6:	4623      	mov	r3, r4
 80022a8:	f7fe f916 	bl	80004d8 <__aeabi_dmul>
 80022ac:	4603      	mov	r3, r0
 80022ae:	460c      	mov	r4, r1
 80022b0:	4698      	mov	r8, r3
 80022b2:	46a1      	mov	r9, r4
 80022b4:	4b2e      	ldr	r3, [pc, #184]	; (8002370 <pid_timer+0x544>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f8a3 	bl	8000404 <__aeabi_i2d>
 80022be:	4603      	mov	r3, r0
 80022c0:	460c      	mov	r4, r1
 80022c2:	461a      	mov	r2, r3
 80022c4:	4623      	mov	r3, r4
 80022c6:	4640      	mov	r0, r8
 80022c8:	4649      	mov	r1, r9
 80022ca:	f7fe f905 	bl	80004d8 <__aeabi_dmul>
 80022ce:	4603      	mov	r3, r0
 80022d0:	460c      	mov	r4, r1
 80022d2:	461a      	mov	r2, r3
 80022d4:	4623      	mov	r3, r4
 80022d6:	4628      	mov	r0, r5
 80022d8:	4631      	mov	r1, r6
 80022da:	f7fd ff47 	bl	800016c <__adddf3>
 80022de:	4603      	mov	r3, r0
 80022e0:	460c      	mov	r4, r1
 80022e2:	4618      	mov	r0, r3
 80022e4:	4621      	mov	r1, r4
 80022e6:	f7fe fb09 	bl	80008fc <__aeabi_d2iz>
 80022ea:	4603      	mov	r3, r0
 80022ec:	60bb      	str	r3, [r7, #8]
		// ensure control value is within limits
		r_ctrl = constrain(abs(r_ctrl), 20, 80);// constrain to max 80 % PWM since its a 6V motor at 12V
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	bfb8      	it	lt
 80022f4:	425b      	neglt	r3, r3
 80022f6:	2250      	movs	r2, #80	; 0x50
 80022f8:	2114      	movs	r1, #20
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe ff44 	bl	8001188 <constrain>
 8002300:	60b8      	str	r0, [r7, #8]
		//HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "PID L %d \t %d \t %d \t %d\n", lPosDesired, adc_value[6],error, l_ctrl), 100);
		// move motors
		if(error>rPosDelta)
 8002302:	4b1d      	ldr	r3, [pc, #116]	; (8002378 <pid_timer+0x54c>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	429a      	cmp	r2, r3
 800230a:	dd03      	ble.n	8002314 <pid_timer+0x4e8>
		{
			//forward
			move_rf(r_ctrl);
 800230c:	68b8      	ldr	r0, [r7, #8]
 800230e:	f7fe fddd 	bl	8000ecc <move_rf>
		//	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, sprintf(buffer, "REACHED L %d \t %d \t %d\n", lPosDesired, l_ctrl, error), 100);

		}
	}
  /* USER CODE END pid_timer */
}
 8002312:	e013      	b.n	800233c <pid_timer+0x510>
		else if(error<(-1*rPosDelta))
 8002314:	4b18      	ldr	r3, [pc, #96]	; (8002378 <pid_timer+0x54c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	425b      	negs	r3, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	429a      	cmp	r2, r3
 800231e:	da03      	bge.n	8002328 <pid_timer+0x4fc>
			move_rb(r_ctrl);
 8002320:	68b8      	ldr	r0, [r7, #8]
 8002322:	f7fe fe0d 	bl	8000f40 <move_rb>
}
 8002326:	e009      	b.n	800233c <pid_timer+0x510>
			brake_rf();
 8002328:	f7fe fcf4 	bl	8000d14 <brake_rf>
			r_error_integral = r_error_prev;
 800232c:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <pid_timer+0x538>)
 800232e:	cb18      	ldmia	r3, {r3, r4}
 8002330:	4a0b      	ldr	r2, [pc, #44]	; (8002360 <pid_timer+0x534>)
 8002332:	e9c2 3400 	strd	r3, r4, [r2]
			rPid=0;
 8002336:	4b07      	ldr	r3, [pc, #28]	; (8002354 <pid_timer+0x528>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
}
 800233c:	bf00      	nop
 800233e:	3724      	adds	r7, #36	; 0x24
 8002340:	46bd      	mov	sp, r7
 8002342:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002346:	bf00      	nop
 8002348:	20000940 	.word	0x20000940
 800234c:	20000948 	.word	0x20000948
 8002350:	2000092c 	.word	0x2000092c
 8002354:	20000930 	.word	0x20000930
 8002358:	20000938 	.word	0x20000938
 800235c:	20001900 	.word	0x20001900
 8002360:	20000958 	.word	0x20000958
 8002364:	20000950 	.word	0x20000950
 8002368:	20000048 	.word	0x20000048
 800236c:	20000050 	.word	0x20000050
 8002370:	20000028 	.word	0x20000028
 8002374:	20000058 	.word	0x20000058
 8002378:	20000024 	.word	0x20000024

0800237c <status_update_timer>:

/* status_update_timer function */
void status_update_timer(void const * argument)
{
 800237c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237e:	b0ad      	sub	sp, #180	; 0xb4
 8002380:	af18      	add	r7, sp, #96	; 0x60
 8002382:	64f8      	str	r0, [r7, #76]	; 0x4c
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	//sprintf(MSG, "Data = %d \t %d  \t %d \t %d  \t%d  \t%d \t%d \t \r\n ",
	//		irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6]);
	//sprintf(MSG,"Data = %d \t end \r\n", RX1_Char);

	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 8002384:	4b49      	ldr	r3, [pc, #292]	; (80024ac <status_update_timer+0x130>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	64bb      	str	r3, [r7, #72]	; 0x48
 800238a:	4b48      	ldr	r3, [pc, #288]	; (80024ac <status_update_timer+0x130>)
 800238c:	68d9      	ldr	r1, [r3, #12]
 800238e:	6479      	str	r1, [r7, #68]	; 0x44
 8002390:	4b46      	ldr	r3, [pc, #280]	; (80024ac <status_update_timer+0x130>)
 8002392:	6918      	ldr	r0, [r3, #16]
 8002394:	6438      	str	r0, [r7, #64]	; 0x40
			adc_value[2], adc_value[3], adc_value[4], scale_val(adc_value[5],RFMinPos,RFMaxPos,0,200), scale_val(adc_value[6],LFMinPos,LFMaxPos,0,200),
 8002396:	4b45      	ldr	r3, [pc, #276]	; (80024ac <status_update_timer+0x130>)
 8002398:	695b      	ldr	r3, [r3, #20]
	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 800239a:	4618      	mov	r0, r3
 800239c:	4b44      	ldr	r3, [pc, #272]	; (80024b0 <status_update_timer+0x134>)
 800239e:	6819      	ldr	r1, [r3, #0]
 80023a0:	4b44      	ldr	r3, [pc, #272]	; (80024b4 <status_update_timer+0x138>)
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	23c8      	movs	r3, #200	; 0xc8
 80023a6:	9300      	str	r3, [sp, #0]
 80023a8:	2300      	movs	r3, #0
 80023aa:	f7fe fea1 	bl	80010f0 <scale_val>
 80023ae:	63f8      	str	r0, [r7, #60]	; 0x3c
			adc_value[2], adc_value[3], adc_value[4], scale_val(adc_value[5],RFMinPos,RFMaxPos,0,200), scale_val(adc_value[6],LFMinPos,LFMaxPos,0,200),
 80023b0:	4b3e      	ldr	r3, [pc, #248]	; (80024ac <status_update_timer+0x130>)
 80023b2:	699b      	ldr	r3, [r3, #24]
	sprintf(MSG, "%d \t%d \t%d \t%d \t%d \t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t%d\t \r\n",
 80023b4:	4618      	mov	r0, r3
 80023b6:	4b40      	ldr	r3, [pc, #256]	; (80024b8 <status_update_timer+0x13c>)
 80023b8:	6819      	ldr	r1, [r3, #0]
 80023ba:	4b40      	ldr	r3, [pc, #256]	; (80024bc <status_update_timer+0x140>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	23c8      	movs	r3, #200	; 0xc8
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2300      	movs	r3, #0
 80023c4:	f7fe fe94 	bl	80010f0 <scale_val>
 80023c8:	63b8      	str	r0, [r7, #56]	; 0x38
 80023ca:	4b3d      	ldr	r3, [pc, #244]	; (80024c0 <status_update_timer+0x144>)
 80023cc:	681c      	ldr	r4, [r3, #0]
 80023ce:	637c      	str	r4, [r7, #52]	; 0x34
 80023d0:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <status_update_timer+0x144>)
 80023d2:	685d      	ldr	r5, [r3, #4]
 80023d4:	633d      	str	r5, [r7, #48]	; 0x30
 80023d6:	4b3a      	ldr	r3, [pc, #232]	; (80024c0 <status_update_timer+0x144>)
 80023d8:	689e      	ldr	r6, [r3, #8]
 80023da:	62fe      	str	r6, [r7, #44]	; 0x2c
 80023dc:	4b38      	ldr	r3, [pc, #224]	; (80024c0 <status_update_timer+0x144>)
 80023de:	68da      	ldr	r2, [r3, #12]
 80023e0:	62ba      	str	r2, [r7, #40]	; 0x28
 80023e2:	4b37      	ldr	r3, [pc, #220]	; (80024c0 <status_update_timer+0x144>)
 80023e4:	6919      	ldr	r1, [r3, #16]
 80023e6:	6279      	str	r1, [r7, #36]	; 0x24
 80023e8:	4b35      	ldr	r3, [pc, #212]	; (80024c0 <status_update_timer+0x144>)
 80023ea:	695b      	ldr	r3, [r3, #20]
 80023ec:	623b      	str	r3, [r7, #32]
 80023ee:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <status_update_timer+0x144>)
 80023f0:	699c      	ldr	r4, [r3, #24]
 80023f2:	61fc      	str	r4, [r7, #28]
 80023f4:	4b32      	ldr	r3, [pc, #200]	; (80024c0 <status_update_timer+0x144>)
 80023f6:	69dd      	ldr	r5, [r3, #28]
 80023f8:	61bd      	str	r5, [r7, #24]
 80023fa:	4b31      	ldr	r3, [pc, #196]	; (80024c0 <status_update_timer+0x144>)
 80023fc:	6a1e      	ldr	r6, [r3, #32]
 80023fe:	617e      	str	r6, [r7, #20]
 8002400:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <status_update_timer+0x144>)
 8002402:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002404:	613a      	str	r2, [r7, #16]
 8002406:	4b2f      	ldr	r3, [pc, #188]	; (80024c4 <status_update_timer+0x148>)
 8002408:	6819      	ldr	r1, [r3, #0]
 800240a:	60f9      	str	r1, [r7, #12]
 800240c:	4b2d      	ldr	r3, [pc, #180]	; (80024c4 <status_update_timer+0x148>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b2c      	ldr	r3, [pc, #176]	; (80024c4 <status_update_timer+0x148>)
 8002414:	6898      	ldr	r0, [r3, #8]
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	4b2a      	ldr	r3, [pc, #168]	; (80024c4 <status_update_timer+0x148>)
 800241a:	68de      	ldr	r6, [r3, #12]
 800241c:	4b29      	ldr	r3, [pc, #164]	; (80024c4 <status_update_timer+0x148>)
 800241e:	691d      	ldr	r5, [r3, #16]
 8002420:	4b28      	ldr	r3, [pc, #160]	; (80024c4 <status_update_timer+0x148>)
 8002422:	695c      	ldr	r4, [r3, #20]
 8002424:	4b27      	ldr	r3, [pc, #156]	; (80024c4 <status_update_timer+0x148>)
 8002426:	6998      	ldr	r0, [r3, #24]
 8002428:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <status_update_timer+0x148>)
 800242a:	69d9      	ldr	r1, [r3, #28]
 800242c:	4b25      	ldr	r3, [pc, #148]	; (80024c4 <status_update_timer+0x148>)
 800242e:	6a1a      	ldr	r2, [r3, #32]
 8002430:	4b24      	ldr	r3, [pc, #144]	; (80024c4 <status_update_timer+0x148>)
 8002432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002434:	9316      	str	r3, [sp, #88]	; 0x58
 8002436:	9215      	str	r2, [sp, #84]	; 0x54
 8002438:	9114      	str	r1, [sp, #80]	; 0x50
 800243a:	9013      	str	r0, [sp, #76]	; 0x4c
 800243c:	9412      	str	r4, [sp, #72]	; 0x48
 800243e:	9511      	str	r5, [sp, #68]	; 0x44
 8002440:	9610      	str	r6, [sp, #64]	; 0x40
 8002442:	6878      	ldr	r0, [r7, #4]
 8002444:	900f      	str	r0, [sp, #60]	; 0x3c
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	930e      	str	r3, [sp, #56]	; 0x38
 800244a:	68f9      	ldr	r1, [r7, #12]
 800244c:	910d      	str	r1, [sp, #52]	; 0x34
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	920c      	str	r2, [sp, #48]	; 0x30
 8002452:	697e      	ldr	r6, [r7, #20]
 8002454:	960b      	str	r6, [sp, #44]	; 0x2c
 8002456:	69bd      	ldr	r5, [r7, #24]
 8002458:	950a      	str	r5, [sp, #40]	; 0x28
 800245a:	69fc      	ldr	r4, [r7, #28]
 800245c:	9409      	str	r4, [sp, #36]	; 0x24
 800245e:	6a3b      	ldr	r3, [r7, #32]
 8002460:	9308      	str	r3, [sp, #32]
 8002462:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002464:	9107      	str	r1, [sp, #28]
 8002466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002468:	9206      	str	r2, [sp, #24]
 800246a:	6afe      	ldr	r6, [r7, #44]	; 0x2c
 800246c:	9605      	str	r6, [sp, #20]
 800246e:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 8002470:	9504      	str	r5, [sp, #16]
 8002472:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 8002474:	9403      	str	r4, [sp, #12]
 8002476:	6bbc      	ldr	r4, [r7, #56]	; 0x38
 8002478:	9402      	str	r4, [sp, #8]
 800247a:	6bfc      	ldr	r4, [r7, #60]	; 0x3c
 800247c:	9401      	str	r4, [sp, #4]
 800247e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002480:	9000      	str	r0, [sp, #0]
 8002482:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002484:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002486:	4910      	ldr	r1, [pc, #64]	; (80024c8 <status_update_timer+0x14c>)
 8002488:	4810      	ldr	r0, [pc, #64]	; (80024cc <status_update_timer+0x150>)
 800248a:	f007 fa81 	bl	8009990 <siprintf>
				irdata_fr[0],irdata_fr[1], irdata_fr[2], irdata_fr[3], irdata_fr[4], irdata_fr[5], irdata_fr[6],irdata_fr[7],irdata_fr[8],irdata_fr[9],
				irdata_fl[0],irdata_fl[1], irdata_fl[2], irdata_fl[3], irdata_fl[4], irdata_fl[5], irdata_fl[6],irdata_fl[7],irdata_fl[8],irdata_fl[9]);


	//HAL_UART_Transmit(&huart1, MSG, strlen(MSG), 100);
	HAL_UART_Transmit_IT(&huart1, MSG, strlen(MSG));
 800248e:	480f      	ldr	r0, [pc, #60]	; (80024cc <status_update_timer+0x150>)
 8002490:	f7fd fe5e 	bl	8000150 <strlen>
 8002494:	4603      	mov	r3, r0
 8002496:	b29b      	uxth	r3, r3
 8002498:	461a      	mov	r2, r3
 800249a:	490c      	ldr	r1, [pc, #48]	; (80024cc <status_update_timer+0x150>)
 800249c:	480c      	ldr	r0, [pc, #48]	; (80024d0 <status_update_timer+0x154>)
 800249e:	f003 fd93 	bl	8005fc8 <HAL_UART_Transmit_IT>

  /* USER CODE END status_update_timer */
}
 80024a2:	bf00      	nop
 80024a4:	3754      	adds	r7, #84	; 0x54
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20001900 	.word	0x20001900
 80024b0:	2000000c 	.word	0x2000000c
 80024b4:	20000008 	.word	0x20000008
 80024b8:	20000004 	.word	0x20000004
 80024bc:	20000000 	.word	0x20000000
 80024c0:	20001b50 	.word	0x20001b50
 80024c4:	2000191c 	.word	0x2000191c
 80024c8:	0800a38c 	.word	0x0800a38c
 80024cc:	20001b78 	.word	0x20001b78
 80024d0:	2000197c 	.word	0x2000197c

080024d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a04      	ldr	r2, [pc, #16]	; (80024f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d101      	bne.n	80024ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80024e6:	f000 feaf 	bl	8003248 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024ea:	bf00      	nop
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40000400 	.word	0x40000400

080024f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	bc80      	pop	{r7}
 8002502:	4770      	bx	lr

08002504 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b084      	sub	sp, #16
 8002508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800250a:	4b18      	ldr	r3, [pc, #96]	; (800256c <HAL_MspInit+0x68>)
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	4a17      	ldr	r2, [pc, #92]	; (800256c <HAL_MspInit+0x68>)
 8002510:	f043 0301 	orr.w	r3, r3, #1
 8002514:	6193      	str	r3, [r2, #24]
 8002516:	4b15      	ldr	r3, [pc, #84]	; (800256c <HAL_MspInit+0x68>)
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
 8002520:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002522:	4b12      	ldr	r3, [pc, #72]	; (800256c <HAL_MspInit+0x68>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4a11      	ldr	r2, [pc, #68]	; (800256c <HAL_MspInit+0x68>)
 8002528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800252c:	61d3      	str	r3, [r2, #28]
 800252e:	4b0f      	ldr	r3, [pc, #60]	; (800256c <HAL_MspInit+0x68>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002536:	607b      	str	r3, [r7, #4]
 8002538:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800253a:	2200      	movs	r2, #0
 800253c:	210f      	movs	r1, #15
 800253e:	f06f 0001 	mvn.w	r0, #1
 8002542:	f001 fb30 	bl	8003ba6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002546:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <HAL_MspInit+0x6c>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	4a04      	ldr	r2, [pc, #16]	; (8002570 <HAL_MspInit+0x6c>)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002562:	bf00      	nop
 8002564:	3710      	adds	r7, #16
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	40021000 	.word	0x40021000
 8002570:	40010000 	.word	0x40010000

08002574 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b088      	sub	sp, #32
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	2200      	movs	r2, #0
 8002582:	601a      	str	r2, [r3, #0]
 8002584:	605a      	str	r2, [r3, #4]
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a28      	ldr	r2, [pc, #160]	; (8002630 <HAL_ADC_MspInit+0xbc>)
 8002590:	4293      	cmp	r3, r2
 8002592:	d149      	bne.n	8002628 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002594:	4b27      	ldr	r3, [pc, #156]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 8002596:	699b      	ldr	r3, [r3, #24]
 8002598:	4a26      	ldr	r2, [pc, #152]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 800259a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800259e:	6193      	str	r3, [r2, #24]
 80025a0:	4b24      	ldr	r3, [pc, #144]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025a8:	60fb      	str	r3, [r7, #12]
 80025aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025ac:	4b21      	ldr	r3, [pc, #132]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	4a20      	ldr	r2, [pc, #128]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 80025b2:	f043 0304 	orr.w	r3, r3, #4
 80025b6:	6193      	str	r3, [r2, #24]
 80025b8:	4b1e      	ldr	r3, [pc, #120]	; (8002634 <HAL_ADC_MspInit+0xc0>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80025c4:	23ff      	movs	r3, #255	; 0xff
 80025c6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025c8:	2303      	movs	r3, #3
 80025ca:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	4619      	mov	r1, r3
 80025d2:	4819      	ldr	r0, [pc, #100]	; (8002638 <HAL_ADC_MspInit+0xc4>)
 80025d4:	f001 fdb8 	bl	8004148 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80025d8:	4b18      	ldr	r3, [pc, #96]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025da:	4a19      	ldr	r2, [pc, #100]	; (8002640 <HAL_ADC_MspInit+0xcc>)
 80025dc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025de:	4b17      	ldr	r3, [pc, #92]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e4:	4b15      	ldr	r3, [pc, #84]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025ea:	4b14      	ldr	r3, [pc, #80]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025ec:	2280      	movs	r2, #128	; 0x80
 80025ee:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025f0:	4b12      	ldr	r3, [pc, #72]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025f6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025f8:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_ADC_MspInit+0xc8>)
 80025fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025fe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_ADC_MspInit+0xc8>)
 8002602:	2220      	movs	r2, #32
 8002604:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <HAL_ADC_MspInit+0xc8>)
 8002608:	2200      	movs	r2, #0
 800260a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800260c:	480b      	ldr	r0, [pc, #44]	; (800263c <HAL_ADC_MspInit+0xc8>)
 800260e:	f001 faf5 	bl	8003bfc <HAL_DMA_Init>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002618:	f7ff ff6e 	bl	80024f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a07      	ldr	r2, [pc, #28]	; (800263c <HAL_ADC_MspInit+0xc8>)
 8002620:	621a      	str	r2, [r3, #32]
 8002622:	4a06      	ldr	r2, [pc, #24]	; (800263c <HAL_ADC_MspInit+0xc8>)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002628:	bf00      	nop
 800262a:	3720      	adds	r7, #32
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40012400 	.word	0x40012400
 8002634:	40021000 	.word	0x40021000
 8002638:	40010800 	.word	0x40010800
 800263c:	200019dc 	.word	0x200019dc
 8002640:	40020008 	.word	0x40020008

08002644 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b086      	sub	sp, #24
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a5c      	ldr	r2, [pc, #368]	; (80027c4 <HAL_TIM_Base_MspInit+0x180>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d10c      	bne.n	8002670 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002656:	4b5c      	ldr	r3, [pc, #368]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	4a5b      	ldr	r2, [pc, #364]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 800265c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002660:	6193      	str	r3, [r2, #24]
 8002662:	4b59      	ldr	r3, [pc, #356]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 8002664:	699b      	ldr	r3, [r3, #24]
 8002666:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800266a:	617b      	str	r3, [r7, #20]
 800266c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800266e:	e0a4      	b.n	80027ba <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM2)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002678:	f040 808e 	bne.w	8002798 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800267c:	4b52      	ldr	r3, [pc, #328]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	4a51      	ldr	r2, [pc, #324]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 8002682:	f043 0301 	orr.w	r3, r3, #1
 8002686:	61d3      	str	r3, [r2, #28]
 8002688:	4b4f      	ldr	r3, [pc, #316]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002694:	4b4d      	ldr	r3, [pc, #308]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 8002696:	4a4e      	ldr	r2, [pc, #312]	; (80027d0 <HAL_TIM_Base_MspInit+0x18c>)
 8002698:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800269a:	4b4c      	ldr	r3, [pc, #304]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 800269c:	2210      	movs	r2, #16
 800269e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80026a0:	4b4a      	ldr	r3, [pc, #296]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_DISABLE;
 80026a6:	4b49      	ldr	r3, [pc, #292]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80026ac:	4b47      	ldr	r3, [pc, #284]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026b2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80026b4:	4b45      	ldr	r3, [pc, #276]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026ba:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 80026bc:	4b43      	ldr	r3, [pc, #268]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026be:	2220      	movs	r2, #32
 80026c0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80026c2:	4b42      	ldr	r3, [pc, #264]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026c4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80026c8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 80026ca:	4840      	ldr	r0, [pc, #256]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026cc:	f001 fa96 	bl	8003bfc <HAL_DMA_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_TIM_Base_MspInit+0x96>
      Error_Handler();
 80026d6:	f7ff ff0f 	bl	80024f8 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a3b      	ldr	r2, [pc, #236]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026de:	629a      	str	r2, [r3, #40]	; 0x28
 80026e0:	4a3a      	ldr	r2, [pc, #232]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a38      	ldr	r2, [pc, #224]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026ea:	631a      	str	r2, [r3, #48]	; 0x30
 80026ec:	4a37      	ldr	r2, [pc, #220]	; (80027cc <HAL_TIM_Base_MspInit+0x188>)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 80026f2:	4b38      	ldr	r3, [pc, #224]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 80026f4:	4a38      	ldr	r2, [pc, #224]	; (80027d8 <HAL_TIM_Base_MspInit+0x194>)
 80026f6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026f8:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 80026fa:	2210      	movs	r2, #16
 80026fc:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026fe:	4b35      	ldr	r3, [pc, #212]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8002704:	4b33      	ldr	r3, [pc, #204]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800270a:	4b32      	ldr	r3, [pc, #200]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 800270c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002710:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002712:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 8002714:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002718:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 800271a:	4b2e      	ldr	r3, [pc, #184]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 800271c:	2220      	movs	r2, #32
 800271e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002720:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 8002722:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002726:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8002728:	482a      	ldr	r0, [pc, #168]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 800272a:	f001 fa67 	bl	8003bfc <HAL_DMA_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <HAL_TIM_Base_MspInit+0xf4>
      Error_Handler();
 8002734:	f7ff fee0 	bl	80024f8 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a26      	ldr	r2, [pc, #152]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 800273c:	625a      	str	r2, [r3, #36]	; 0x24
 800273e:	4a25      	ldr	r2, [pc, #148]	; (80027d4 <HAL_TIM_Base_MspInit+0x190>)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_tim2_up.Instance = DMA1_Channel2;
 8002744:	4b25      	ldr	r3, [pc, #148]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002746:	4a26      	ldr	r2, [pc, #152]	; (80027e0 <HAL_TIM_Base_MspInit+0x19c>)
 8002748:	601a      	str	r2, [r3, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800274a:	4b24      	ldr	r3, [pc, #144]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 800274c:	2210      	movs	r2, #16
 800274e:	605a      	str	r2, [r3, #4]
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002750:	4b22      	ldr	r3, [pc, #136]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002752:	2200      	movs	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
    hdma_tim2_up.Init.MemInc = DMA_MINC_DISABLE;
 8002756:	4b21      	ldr	r3, [pc, #132]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002758:	2200      	movs	r2, #0
 800275a:	60da      	str	r2, [r3, #12]
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800275c:	4b1f      	ldr	r3, [pc, #124]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 800275e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002762:	611a      	str	r2, [r3, #16]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002764:	4b1d      	ldr	r3, [pc, #116]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800276a:	615a      	str	r2, [r3, #20]
    hdma_tim2_up.Init.Mode = DMA_CIRCULAR;
 800276c:	4b1b      	ldr	r3, [pc, #108]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 800276e:	2220      	movs	r2, #32
 8002770:	619a      	str	r2, [r3, #24]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002772:	4b1a      	ldr	r3, [pc, #104]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002774:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002778:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 800277a:	4818      	ldr	r0, [pc, #96]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 800277c:	f001 fa3e 	bl	8003bfc <HAL_DMA_Init>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 8002786:	f7ff feb7 	bl	80024f8 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4a13      	ldr	r2, [pc, #76]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 800278e:	621a      	str	r2, [r3, #32]
 8002790:	4a12      	ldr	r2, [pc, #72]	; (80027dc <HAL_TIM_Base_MspInit+0x198>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002796:	e010      	b.n	80027ba <HAL_TIM_Base_MspInit+0x176>
  else if(htim_base->Instance==TIM4)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a11      	ldr	r2, [pc, #68]	; (80027e4 <HAL_TIM_Base_MspInit+0x1a0>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d10b      	bne.n	80027ba <HAL_TIM_Base_MspInit+0x176>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027a2:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	4a08      	ldr	r2, [pc, #32]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 80027a8:	f043 0304 	orr.w	r3, r3, #4
 80027ac:	61d3      	str	r3, [r2, #28]
 80027ae:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <HAL_TIM_Base_MspInit+0x184>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	f003 0304 	and.w	r3, r3, #4
 80027b6:	60fb      	str	r3, [r7, #12]
 80027b8:	68fb      	ldr	r3, [r7, #12]
}
 80027ba:	bf00      	nop
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40012c00 	.word	0x40012c00
 80027c8:	40021000 	.word	0x40021000
 80027cc:	200018b8 	.word	0x200018b8
 80027d0:	40020080 	.word	0x40020080
 80027d4:	200017dc 	.word	0x200017dc
 80027d8:	40020058 	.word	0x40020058
 80027dc:	2000186c 	.word	0x2000186c
 80027e0:	4002001c 	.word	0x4002001c
 80027e4:	40000800 	.word	0x40000800

080027e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a1f      	ldr	r2, [pc, #124]	; (8002880 <HAL_TIM_MspPostInit+0x98>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d119      	bne.n	800283c <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	4b1e      	ldr	r3, [pc, #120]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	4a1d      	ldr	r2, [pc, #116]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 800280e:	f043 0304 	orr.w	r3, r3, #4
 8002812:	6193      	str	r3, [r2, #24]
 8002814:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 8002816:	699b      	ldr	r3, [r3, #24]
 8002818:	f003 0304 	and.w	r3, r3, #4
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002820:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002824:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002826:	2302      	movs	r3, #2
 8002828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282a:	2302      	movs	r3, #2
 800282c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800282e:	f107 0310 	add.w	r3, r7, #16
 8002832:	4619      	mov	r1, r3
 8002834:	4814      	ldr	r0, [pc, #80]	; (8002888 <HAL_TIM_MspPostInit+0xa0>)
 8002836:	f001 fc87 	bl	8004148 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800283a:	e01d      	b.n	8002878 <HAL_TIM_MspPostInit+0x90>
  else if(htim->Instance==TIM4)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a12      	ldr	r2, [pc, #72]	; (800288c <HAL_TIM_MspPostInit+0xa4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d118      	bne.n	8002878 <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002846:	4b0f      	ldr	r3, [pc, #60]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	4a0e      	ldr	r2, [pc, #56]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 800284c:	f043 0308 	orr.w	r3, r3, #8
 8002850:	6193      	str	r3, [r2, #24]
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <HAL_TIM_MspPostInit+0x9c>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800285e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002862:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002868:	2302      	movs	r3, #2
 800286a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800286c:	f107 0310 	add.w	r3, r7, #16
 8002870:	4619      	mov	r1, r3
 8002872:	4807      	ldr	r0, [pc, #28]	; (8002890 <HAL_TIM_MspPostInit+0xa8>)
 8002874:	f001 fc68 	bl	8004148 <HAL_GPIO_Init>
}
 8002878:	bf00      	nop
 800287a:	3720      	adds	r7, #32
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40012c00 	.word	0x40012c00
 8002884:	40021000 	.word	0x40021000
 8002888:	40010800 	.word	0x40010800
 800288c:	40000800 	.word	0x40000800
 8002890:	40010c00 	.word	0x40010c00

08002894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 0310 	add.w	r3, r7, #16
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a20      	ldr	r2, [pc, #128]	; (8002930 <HAL_UART_MspInit+0x9c>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d139      	bne.n	8002928 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028b4:	4b1f      	ldr	r3, [pc, #124]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a1e      	ldr	r2, [pc, #120]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a18      	ldr	r2, [pc, #96]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028d2:	f043 0304 	orr.w	r3, r3, #4
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b16      	ldr	r3, [pc, #88]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 0310 	add.w	r3, r7, #16
 80028f6:	4619      	mov	r1, r3
 80028f8:	480f      	ldr	r0, [pc, #60]	; (8002938 <HAL_UART_MspInit+0xa4>)
 80028fa:	f001 fc25 	bl	8004148 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002902:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290c:	f107 0310 	add.w	r3, r7, #16
 8002910:	4619      	mov	r1, r3
 8002912:	4809      	ldr	r0, [pc, #36]	; (8002938 <HAL_UART_MspInit+0xa4>)
 8002914:	f001 fc18 	bl	8004148 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	2105      	movs	r1, #5
 800291c:	2025      	movs	r0, #37	; 0x25
 800291e:	f001 f942 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002922:	2025      	movs	r0, #37	; 0x25
 8002924:	f001 f95b 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002928:	bf00      	nop
 800292a:	3720      	adds	r7, #32
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40013800 	.word	0x40013800
 8002934:	40021000 	.word	0x40021000
 8002938:	40010800 	.word	0x40010800

0800293c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08c      	sub	sp, #48	; 0x30
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 800294c:	2200      	movs	r2, #0
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	201d      	movs	r0, #29
 8002952:	f001 f928 	bl	8003ba6 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002956:	201d      	movs	r0, #29
 8002958:	f001 f941 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800295c:	4b1f      	ldr	r3, [pc, #124]	; (80029dc <HAL_InitTick+0xa0>)
 800295e:	69db      	ldr	r3, [r3, #28]
 8002960:	4a1e      	ldr	r2, [pc, #120]	; (80029dc <HAL_InitTick+0xa0>)
 8002962:	f043 0302 	orr.w	r3, r3, #2
 8002966:	61d3      	str	r3, [r2, #28]
 8002968:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <HAL_InitTick+0xa0>)
 800296a:	69db      	ldr	r3, [r3, #28]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002974:	f107 0210 	add.w	r2, r7, #16
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f002 f952 	bl	8004c28 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002984:	f002 f928 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 8002988:	4603      	mov	r3, r0
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800298e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002990:	4a13      	ldr	r2, [pc, #76]	; (80029e0 <HAL_InitTick+0xa4>)
 8002992:	fba2 2303 	umull	r2, r3, r2, r3
 8002996:	0c9b      	lsrs	r3, r3, #18
 8002998:	3b01      	subs	r3, #1
 800299a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 800299c:	4b11      	ldr	r3, [pc, #68]	; (80029e4 <HAL_InitTick+0xa8>)
 800299e:	4a12      	ldr	r2, [pc, #72]	; (80029e8 <HAL_InitTick+0xac>)
 80029a0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80029a2:	4b10      	ldr	r3, [pc, #64]	; (80029e4 <HAL_InitTick+0xa8>)
 80029a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029a8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80029aa:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <HAL_InitTick+0xa8>)
 80029ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ae:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80029b0:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <HAL_InitTick+0xa8>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b6:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <HAL_InitTick+0xa8>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 80029bc:	4809      	ldr	r0, [pc, #36]	; (80029e4 <HAL_InitTick+0xa8>)
 80029be:	f002 fa37 	bl	8004e30 <HAL_TIM_Base_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d104      	bne.n	80029d2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 80029c8:	4806      	ldr	r0, [pc, #24]	; (80029e4 <HAL_InitTick+0xa8>)
 80029ca:	f002 facb 	bl	8004f64 <HAL_TIM_Base_Start_IT>
 80029ce:	4603      	mov	r3, r0
 80029d0:	e000      	b.n	80029d4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3730      	adds	r7, #48	; 0x30
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40021000 	.word	0x40021000
 80029e0:	431bde83 	.word	0x431bde83
 80029e4:	20001dd0 	.word	0x20001dd0
 80029e8:	40000400 	.word	0x40000400

080029ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029f0:	bf00      	nop
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029fc:	e7fe      	b.n	80029fc <HardFault_Handler+0x4>

080029fe <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a02:	e7fe      	b.n	8002a02 <MemManage_Handler+0x4>

08002a04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <BusFault_Handler+0x4>

08002a0a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a0e:	e7fe      	b.n	8002a0e <UsageFault_Handler+0x4>

08002a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr

08002a1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <DMA1_Channel1_IRQHandler+0x10>)
 8002a22:	f001 fa5d 	bl	8003ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	200019dc 	.word	0x200019dc

08002a30 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <DMA1_Channel2_IRQHandler+0x10>)
 8002a36:	f001 fa53 	bl	8003ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	2000186c 	.word	0x2000186c

08002a44 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002a48:	4802      	ldr	r0, [pc, #8]	; (8002a54 <DMA1_Channel5_IRQHandler+0x10>)
 8002a4a:	f001 fa49 	bl	8003ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a4e:	bf00      	nop
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200017dc 	.word	0x200017dc

08002a58 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002a5c:	4802      	ldr	r0, [pc, #8]	; (8002a68 <DMA1_Channel7_IRQHandler+0x10>)
 8002a5e:	f001 fa3f 	bl	8003ee0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	200018b8 	.word	0x200018b8

08002a6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002a70:	4802      	ldr	r0, [pc, #8]	; (8002a7c <TIM3_IRQHandler+0x10>)
 8002a72:	f002 fbc3 	bl	80051fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20001dd0 	.word	0x20001dd0

08002a80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a84:	4802      	ldr	r0, [pc, #8]	; (8002a90 <USART1_IRQHandler+0x10>)
 8002a86:	f003 fb37 	bl	80060f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	bd80      	pop	{r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	2000197c 	.word	0x2000197c

08002a94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a9c:	4a14      	ldr	r2, [pc, #80]	; (8002af0 <_sbrk+0x5c>)
 8002a9e:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <_sbrk+0x60>)
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aa8:	4b13      	ldr	r3, [pc, #76]	; (8002af8 <_sbrk+0x64>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d102      	bne.n	8002ab6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ab0:	4b11      	ldr	r3, [pc, #68]	; (8002af8 <_sbrk+0x64>)
 8002ab2:	4a12      	ldr	r2, [pc, #72]	; (8002afc <_sbrk+0x68>)
 8002ab4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ab6:	4b10      	ldr	r3, [pc, #64]	; (8002af8 <_sbrk+0x64>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4413      	add	r3, r2
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d207      	bcs.n	8002ad4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac4:	f006 ff26 	bl	8009914 <__errno>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	230c      	movs	r3, #12
 8002acc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002ace:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ad2:	e009      	b.n	8002ae8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad4:	4b08      	ldr	r3, [pc, #32]	; (8002af8 <_sbrk+0x64>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ada:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <_sbrk+0x64>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	4a05      	ldr	r2, [pc, #20]	; (8002af8 <_sbrk+0x64>)
 8002ae4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3718      	adds	r7, #24
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20005000 	.word	0x20005000
 8002af4:	00000400 	.word	0x00000400
 8002af8:	20000960 	.word	0x20000960
 8002afc:	20001f78 	.word	0x20001f78

08002b00 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <ws2812_timer2_init>:
    WS2812_CH14_GPIO,
    WS2812_CH15_GPIO
};

static void ws2812_timer2_init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b08e      	sub	sp, #56	; 0x38
 8002b10:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b16:	2200      	movs	r2, #0
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	605a      	str	r2, [r3, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
 8002b1e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b20:	f107 0320 	add.w	r3, r7, #32
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8002b2a:	1d3b      	adds	r3, r7, #4
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
 8002b38:	615a      	str	r2, [r3, #20]
 8002b3a:	619a      	str	r2, [r3, #24]

    htimer2.Instance = TIM2;
 8002b3c:	4b25      	ldr	r3, [pc, #148]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b42:	601a      	str	r2, [r3, #0]
    htimer2.Init.Prescaler = 0;
 8002b44:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	605a      	str	r2, [r3, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b4a:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	609a      	str	r2, [r3, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 8002b50:	4b20      	ldr	r3, [pc, #128]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b52:	2246      	movs	r2, #70	; 0x46
 8002b54:	60da      	str	r2, [r3, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b56:	4b1f      	ldr	r3, [pc, #124]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	611a      	str	r2, [r3, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b5c:	4b1d      	ldr	r3, [pc, #116]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htimer2);
 8002b62:	481c      	ldr	r0, [pc, #112]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b64:	f002 f964 	bl	8004e30 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b6c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 8002b6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b72:	4619      	mov	r1, r3
 8002b74:	4817      	ldr	r0, [pc, #92]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b76:	f002 fd07 	bl	8005588 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 8002b7a:	4816      	ldr	r0, [pc, #88]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b7c:	f002 fa44 	bl	8005008 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b84:	2300      	movs	r3, #0
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 8002b88:	f107 0320 	add.w	r3, r7, #32
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4811      	ldr	r0, [pc, #68]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002b90:	f003 f87a 	bl	8005c88 <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b94:	2360      	movs	r3, #96	; 0x60
 8002b96:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 8002b98:	2316      	movs	r3, #22
 8002b9a:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	4619      	mov	r1, r3
 8002baa:	480a      	ldr	r0, [pc, #40]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002bac:	f002 fc2e 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bb0:	2360      	movs	r3, #96	; 0x60
 8002bb2:	607b      	str	r3, [r7, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 8002bb4:	232c      	movs	r3, #44	; 0x2c
 8002bb6:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8002bc0:	1d3b      	adds	r3, r7, #4
 8002bc2:	2204      	movs	r2, #4
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	4803      	ldr	r0, [pc, #12]	; (8002bd4 <ws2812_timer2_init+0xc8>)
 8002bc8:	f002 fc20 	bl	800540c <HAL_TIM_PWM_ConfigChannel>
}
 8002bcc:	bf00      	nop
 8002bce:	3738      	adds	r7, #56	; 0x38
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	20001ee4 	.word	0x20001ee4

08002bd8 <ws2812_dma_start>:

static void ws2812_dma_start(GPIO_TypeDef *gpio_bank)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002be0:	4b4c      	ldr	r3, [pc, #304]	; (8002d14 <ws2812_dma_start+0x13c>)
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	4a4b      	ldr	r2, [pc, #300]	; (8002d14 <ws2812_dma_start+0x13c>)
 8002be6:	f043 0301 	orr.w	r3, r3, #1
 8002bea:	61d3      	str	r3, [r2, #28]
 8002bec:	4b49      	ldr	r3, [pc, #292]	; (8002d14 <ws2812_dma_start+0x13c>)
 8002bee:	69db      	ldr	r3, [r3, #28]
 8002bf0:	f003 0301 	and.w	r3, r3, #1
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP Init */
    hdma_tim2_update.Instance = DMA1_Channel2;
 8002bf8:	4b47      	ldr	r3, [pc, #284]	; (8002d18 <ws2812_dma_start+0x140>)
 8002bfa:	4a48      	ldr	r2, [pc, #288]	; (8002d1c <ws2812_dma_start+0x144>)
 8002bfc:	601a      	str	r2, [r3, #0]
    hdma_tim2_update.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bfe:	4b46      	ldr	r3, [pc, #280]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c00:	2210      	movs	r2, #16
 8002c02:	605a      	str	r2, [r3, #4]
    hdma_tim2_update.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c04:	4b44      	ldr	r3, [pc, #272]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
    hdma_tim2_update.Init.MemInc = DMA_MINC_DISABLE;
 8002c0a:	4b43      	ldr	r3, [pc, #268]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	60da      	str	r2, [r3, #12]
    hdma_tim2_update.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c10:	4b41      	ldr	r3, [pc, #260]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c16:	611a      	str	r2, [r3, #16]
    hdma_tim2_update.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c18:	4b3f      	ldr	r3, [pc, #252]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c1e:	615a      	str	r2, [r3, #20]
    hdma_tim2_update.Init.Mode = DMA_CIRCULAR;
 8002c20:	4b3d      	ldr	r3, [pc, #244]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c22:	2220      	movs	r2, #32
 8002c24:	619a      	str	r2, [r3, #24]
    hdma_tim2_update.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002c26:	4b3c      	ldr	r3, [pc, #240]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c28:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002c2c:	61da      	str	r2, [r3, #28]

    /* TIM2_CH1 Init */
    hdma_tim2_pwm_ch1.Instance = DMA1_Channel5;
 8002c2e:	4b3c      	ldr	r3, [pc, #240]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c30:	4a3c      	ldr	r2, [pc, #240]	; (8002d24 <ws2812_dma_start+0x14c>)
 8002c32:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c34:	4b3a      	ldr	r3, [pc, #232]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c36:	2210      	movs	r2, #16
 8002c38:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c3a:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002c40:	4b37      	ldr	r3, [pc, #220]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c42:	2280      	movs	r2, #128	; 0x80
 8002c44:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c46:	4b36      	ldr	r3, [pc, #216]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c4c:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c4e:	4b34      	ldr	r3, [pc, #208]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c54:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch1.Init.Mode = DMA_CIRCULAR;
 8002c56:	4b32      	ldr	r3, [pc, #200]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c58:	2220      	movs	r2, #32
 8002c5a:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002c5c:	4b30      	ldr	r3, [pc, #192]	; (8002d20 <ws2812_dma_start+0x148>)
 8002c5e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002c62:	61da      	str	r2, [r3, #28]

    /* TIM2_CH2_CH4 Init */
    hdma_tim2_pwm_ch2.Instance = DMA1_Channel7;
 8002c64:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c66:	4a31      	ldr	r2, [pc, #196]	; (8002d2c <ws2812_dma_start+0x154>)
 8002c68:	601a      	str	r2, [r3, #0]
    hdma_tim2_pwm_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c6a:	4b2f      	ldr	r3, [pc, #188]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	605a      	str	r2, [r3, #4]
    hdma_tim2_pwm_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c70:	4b2d      	ldr	r3, [pc, #180]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	609a      	str	r2, [r3, #8]
    hdma_tim2_pwm_ch2.Init.MemInc = DMA_MINC_DISABLE;
 8002c76:	4b2c      	ldr	r3, [pc, #176]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	60da      	str	r2, [r3, #12]
    hdma_tim2_pwm_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c82:	611a      	str	r2, [r3, #16]
    hdma_tim2_pwm_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c84:	4b28      	ldr	r3, [pc, #160]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c8a:	615a      	str	r2, [r3, #20]
    hdma_tim2_pwm_ch2.Init.Mode = DMA_CIRCULAR;
 8002c8c:	4b26      	ldr	r3, [pc, #152]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c8e:	2220      	movs	r2, #32
 8002c90:	619a      	str	r2, [r3, #24]
    hdma_tim2_pwm_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002c92:	4b25      	ldr	r3, [pc, #148]	; (8002d28 <ws2812_dma_start+0x150>)
 8002c94:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002c98:	61da      	str	r2, [r3, #28]

    /* I don't know why, but making all DMAs run as long as the buffer size makes things more
     * efficient. Is it the extra full/half-done flags? Only the 2nd DMA needs to run for a given
     * size ...
     */
    HAL_DMA_Init(&hdma_tim2_update);
 8002c9a:	481f      	ldr	r0, [pc, #124]	; (8002d18 <ws2812_dma_start+0x140>)
 8002c9c:	f000 ffae 	bl	8003bfc <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch1);
 8002ca0:	481f      	ldr	r0, [pc, #124]	; (8002d20 <ws2812_dma_start+0x148>)
 8002ca2:	f000 ffab 	bl	8003bfc <HAL_DMA_Init>
    HAL_DMA_Init(&hdma_tim2_pwm_ch2);
 8002ca6:	4820      	ldr	r0, [pc, #128]	; (8002d28 <ws2812_dma_start+0x150>)
 8002ca8:	f000 ffa8 	bl	8003bfc <HAL_DMA_Init>

    HAL_DMA_Start(&hdma_tim2_update, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BSRR, DMA_BUFFER_SIZE);
 8002cac:	4920      	ldr	r1, [pc, #128]	; (8002d30 <ws2812_dma_start+0x158>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	3310      	adds	r3, #16
 8002cb2:	461a      	mov	r2, r3
 8002cb4:	2310      	movs	r3, #16
 8002cb6:	4818      	ldr	r0, [pc, #96]	; (8002d18 <ws2812_dma_start+0x140>)
 8002cb8:	f000 fffa 	bl	8003cb0 <HAL_DMA_Start>
	HAL_DMA_Start(&hdma_tim2_pwm_ch1, (uint32_t)dma_buffer, (uint32_t) &gpio_bank->BRR, DMA_BUFFER_SIZE);
 8002cbc:	491d      	ldr	r1, [pc, #116]	; (8002d34 <ws2812_dma_start+0x15c>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3314      	adds	r3, #20
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	2310      	movs	r3, #16
 8002cc6:	4816      	ldr	r0, [pc, #88]	; (8002d20 <ws2812_dma_start+0x148>)
 8002cc8:	f000 fff2 	bl	8003cb0 <HAL_DMA_Start>
    HAL_DMA_Start(&hdma_tim2_pwm_ch2, (uint32_t)&ws2812_gpio_set_bits, (uint32_t)&gpio_bank->BRR, DMA_BUFFER_SIZE);
 8002ccc:	4918      	ldr	r1, [pc, #96]	; (8002d30 <ws2812_dma_start+0x158>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3314      	adds	r3, #20
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	2310      	movs	r3, #16
 8002cd6:	4814      	ldr	r0, [pc, #80]	; (8002d28 <ws2812_dma_start+0x150>)
 8002cd8:	f000 ffea 	bl	8003cb0 <HAL_DMA_Start>

	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8002cdc:	4b16      	ldr	r3, [pc, #88]	; (8002d38 <ws2812_dma_start+0x160>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	68da      	ldr	r2, [r3, #12]
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <ws2812_dma_start+0x160>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cea:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC1);
 8002cec:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <ws2812_dma_start+0x160>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <ws2812_dma_start+0x160>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cfa:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(&htimer2, TIM_DMA_CC2);
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <ws2812_dma_start+0x160>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	4b0d      	ldr	r3, [pc, #52]	; (8002d38 <ws2812_dma_start+0x160>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d0a:	60da      	str	r2, [r3, #12]
}
 8002d0c:	bf00      	nop
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	40021000 	.word	0x40021000
 8002d18:	20001ea0 	.word	0x20001ea0
 8002d1c:	4002001c 	.word	0x4002001c
 8002d20:	20001e5c 	.word	0x20001e5c
 8002d24:	40020058 	.word	0x40020058
 8002d28:	20001e18 	.word	0x20001e18
 8002d2c:	40020080 	.word	0x40020080
 8002d30:	20000964 	.word	0x20000964
 8002d34:	20000968 	.word	0x20000968
 8002d38:	20001ee4 	.word	0x20001ee4

08002d3c <get_channel_byte>:
        ch_val = get_channel_byte(channels + ch_num, pos);  \
        UNPACK_CHANNEL(gpio_num);                           \
    }

static inline uint8_t get_channel_byte(const struct led_channel_info *channel, int pos)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
    /* If all channels are the same length, we can skip the 'pos' range check, and speed up our
     * inner loop *substantially*
     */

    if (WS212_ALL_CHANNELS_SAME_LENGTH || (pos < channel->length))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	da07      	bge.n	8002d60 <get_channel_byte+0x24>
        return channel->framebuffer[pos] ^ 0xff;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	4413      	add	r3, r2
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	e000      	b.n	8002d62 <get_channel_byte+0x26>

    return 0xff;
 8002d60:	23ff      	movs	r3, #255	; 0xff
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr

08002d6c <fill_dma_buffer>:

static void fill_dma_buffer(uint16_t *dest, int pos, const struct led_channel_info *channels)
{
 8002d6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d70:	b087      	sub	sp, #28
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
    register uint16_t cur0 = 0, cur1 = 0, cur2 = 0, cur3 = 0, cur4 = 0, cur5 = 0, cur6 = 0, cur7 = 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	603b      	str	r3, [r7, #0]
 8002d7e:	f04f 0b00 	mov.w	fp, #0
 8002d82:	2600      	movs	r6, #0
 8002d84:	2500      	movs	r5, #0
 8002d86:	2400      	movs	r4, #0
 8002d88:	f04f 0a00 	mov.w	sl, #0
 8002d8c:	f04f 0900 	mov.w	r9, #0
 8002d90:	f04f 0800 	mov.w	r8, #0
     * all the error checks, we don't have the headroom (at least, on an STM32F103 at 72MHz).
     *
     * If you want it to be fast, don't expect it to always be pretty.
     */
    uint8_t ch_val;
    HANDLE_CHANNEL( 0, WS2812_CH0_GPIO);
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff ffd0 	bl	8002d3c <get_channel_byte>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	75fb      	strb	r3, [r7, #23]
 8002da0:	7df8      	ldrb	r0, [r7, #23]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	469e      	mov	lr, r3
 8002da6:	46dc      	mov	ip, fp
 8002da8:	4651      	mov	r1, sl
 8002daa:	464a      	mov	r2, r9
 8002dac:	4643      	mov	r3, r8
 8002dae:	4680      	mov	r8, r0
 8002db0:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 8002db4:	f360 0e00 	bfi	lr, r0, #0, #1
 8002db8:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8002dbc:	f360 0c00 	bfi	ip, r0, #0, #1
 8002dc0:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8002dc4:	f360 0600 	bfi	r6, r0, #0, #1
 8002dc8:	f3c8 1000 	ubfx	r0, r8, #4, #1
 8002dcc:	f360 0500 	bfi	r5, r0, #0, #1
 8002dd0:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8002dd4:	f360 0400 	bfi	r4, r0, #0, #1
 8002dd8:	f3c8 0080 	ubfx	r0, r8, #2, #1
 8002ddc:	f360 0100 	bfi	r1, r0, #0, #1
 8002de0:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002de4:	f360 0200 	bfi	r2, r0, #0, #1
 8002de8:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8002dec:	f360 0300 	bfi	r3, r0, #0, #1
 8002df0:	fa1f f08e 	uxth.w	r0, lr
 8002df4:	6038      	str	r0, [r7, #0]
 8002df6:	fa1f fb8c 	uxth.w	fp, ip
 8002dfa:	b2b6      	uxth	r6, r6
 8002dfc:	b2ad      	uxth	r5, r5
 8002dfe:	b2a4      	uxth	r4, r4
 8002e00:	fa1f fa81 	uxth.w	sl, r1
 8002e04:	fa1f f982 	uxth.w	r9, r2
 8002e08:	fa1f f883 	uxth.w	r8, r3
    HANDLE_CHANNEL( 1, WS2812_CH1_GPIO);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3308      	adds	r3, #8
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff ff92 	bl	8002d3c <get_channel_byte>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	75fb      	strb	r3, [r7, #23]
 8002e1c:	7dfb      	ldrb	r3, [r7, #23]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	469e      	mov	lr, r3
 8002e24:	46dc      	mov	ip, fp
 8002e26:	4651      	mov	r1, sl
 8002e28:	464a      	mov	r2, r9
 8002e2a:	4643      	mov	r3, r8
 8002e2c:	4680      	mov	r8, r0
 8002e2e:	f3c8 10c0 	ubfx	r0, r8, #7, #1
 8002e32:	f360 0e41 	bfi	lr, r0, #1, #1
 8002e36:	f3c8 1080 	ubfx	r0, r8, #6, #1
 8002e3a:	f360 0c41 	bfi	ip, r0, #1, #1
 8002e3e:	f3c8 1040 	ubfx	r0, r8, #5, #1
 8002e42:	f360 0641 	bfi	r6, r0, #1, #1
 8002e46:	f3c8 1000 	ubfx	r0, r8, #4, #1
 8002e4a:	f360 0541 	bfi	r5, r0, #1, #1
 8002e4e:	f3c8 00c0 	ubfx	r0, r8, #3, #1
 8002e52:	f360 0441 	bfi	r4, r0, #1, #1
 8002e56:	f3c8 0080 	ubfx	r0, r8, #2, #1
 8002e5a:	f360 0141 	bfi	r1, r0, #1, #1
 8002e5e:	f3c8 0040 	ubfx	r0, r8, #1, #1
 8002e62:	f360 0241 	bfi	r2, r0, #1, #1
 8002e66:	f3c8 0000 	ubfx	r0, r8, #0, #1
 8002e6a:	f360 0341 	bfi	r3, r0, #1, #1
 8002e6e:	fa1f f08e 	uxth.w	r0, lr
 8002e72:	fa1f fb8c 	uxth.w	fp, ip
 8002e76:	b2b6      	uxth	r6, r6
 8002e78:	b2ad      	uxth	r5, r5
 8002e7a:	b2a4      	uxth	r4, r4
 8002e7c:	fa1f fa81 	uxth.w	sl, r1
 8002e80:	fa1f f982 	uxth.w	r9, r2
 8002e84:	fa1f f883 	uxth.w	r8, r3

    /*
     * Store the repacked bits in our DMA buffer, ready to be sent to the GPIO bit-reset register.
     * cur0-cur7 represents bits0 - bits7 of all our channels. Each bit within curX is one channel.
     */
    dest[0] = cur0;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	801a      	strh	r2, [r3, #0]
    dest[1] = cur1;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	3302      	adds	r3, #2
 8002e92:	465a      	mov	r2, fp
 8002e94:	801a      	strh	r2, [r3, #0]
    dest[2] = cur2;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	3304      	adds	r3, #4
 8002e9a:	4632      	mov	r2, r6
 8002e9c:	801a      	strh	r2, [r3, #0]
    dest[3] = cur3;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	3306      	adds	r3, #6
 8002ea2:	462a      	mov	r2, r5
 8002ea4:	801a      	strh	r2, [r3, #0]
    dest[4] = cur4;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	3308      	adds	r3, #8
 8002eaa:	4622      	mov	r2, r4
 8002eac:	801a      	strh	r2, [r3, #0]
    dest[5] = cur5;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	330a      	adds	r3, #10
 8002eb2:	4652      	mov	r2, sl
 8002eb4:	801a      	strh	r2, [r3, #0]
    dest[6] = cur6;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	330c      	adds	r3, #12
 8002eba:	464a      	mov	r2, r9
 8002ebc:	801a      	strh	r2, [r3, #0]
    dest[7] = cur7;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	330e      	adds	r3, #14
 8002ec2:	4642      	mov	r2, r8
 8002ec4:	801a      	strh	r2, [r3, #0]
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002ed0 <ws2812_refresh>:

void ws2812_refresh(const struct led_channel_info *channels, GPIO_TypeDef *gpio_bank)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
    int cycles = 0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	61fb      	str	r3, [r7, #28]
    int i;
    int pos = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
    int max_length = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	613b      	str	r3, [r7, #16]

    /* This is what gets DMAed to the GPIO BSR / BSRR at the start/end of each bit cycle.
     * We will dynamically build this shortly
     */
    ws2812_gpio_set_bits = 0;
 8002ee6:	4b80      	ldr	r3, [pc, #512]	; (80030e8 <ws2812_refresh+0x218>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	801a      	strh	r2, [r3, #0]

    /* Pre-fill the DMA buffer, because we won't start filling things on-the-fly until the first
     * half has already been transferred.
     */
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8002eec:	2300      	movs	r3, #0
 8002eee:	61bb      	str	r3, [r7, #24]
 8002ef0:	e00e      	b.n	8002f10 <ws2812_refresh+0x40>
        fill_dma_buffer(dma_buffer + i, pos, channels);
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4a7d      	ldr	r2, [pc, #500]	; (80030ec <ws2812_refresh+0x21c>)
 8002ef8:	4413      	add	r3, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6979      	ldr	r1, [r7, #20]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7ff ff34 	bl	8002d6c <fill_dma_buffer>
        pos++;
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	3301      	adds	r3, #1
 8002f08:	617b      	str	r3, [r7, #20]
    for (i = 0; i < DMA_BUFFER_SIZE; i+= 8) {
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	3308      	adds	r3, #8
 8002f0e:	61bb      	str	r3, [r7, #24]
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	2b0f      	cmp	r3, #15
 8002f14:	dded      	ble.n	8002ef2 <ws2812_refresh+0x22>

    /* Go through the channel list, figure out which channels are used, and set up the GPIO set/
     * reset bit masks. While we're at it, find the length of the longest framebuffer, in case
     * they're of unequal length. This determines how many total bits we will clock out.
     */
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002f16:	2300      	movs	r3, #0
 8002f18:	61bb      	str	r3, [r7, #24]
 8002f1a:	e027      	b.n	8002f6c <ws2812_refresh+0x9c>
        if (channels[i].length > max_length)
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	00db      	lsls	r3, r3, #3
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	4413      	add	r3, r2
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	da05      	bge.n	8002f38 <ws2812_refresh+0x68>
            max_length = channels[i].length;
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	4413      	add	r3, r2
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	613b      	str	r3, [r7, #16]

        if (channels[i].length != 0)
 8002f38:	69bb      	ldr	r3, [r7, #24]
 8002f3a:	00db      	lsls	r3, r3, #3
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00f      	beq.n	8002f66 <ws2812_refresh+0x96>
            ws2812_gpio_set_bits |= (1 << ws2812_channel_gpio_map[i]);
 8002f46:	4a6a      	ldr	r2, [pc, #424]	; (80030f0 <ws2812_refresh+0x220>)
 8002f48:	69bb      	ldr	r3, [r7, #24]
 8002f4a:	4413      	add	r3, r2
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	2301      	movs	r3, #1
 8002f52:	4093      	lsls	r3, r2
 8002f54:	b21a      	sxth	r2, r3
 8002f56:	4b64      	ldr	r3, [pc, #400]	; (80030e8 <ws2812_refresh+0x218>)
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	b21b      	sxth	r3, r3
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	b21b      	sxth	r3, r3
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	4b61      	ldr	r3, [pc, #388]	; (80030e8 <ws2812_refresh+0x218>)
 8002f64:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < WS2812_NUM_CHANNELS; i++) {
 8002f66:	69bb      	ldr	r3, [r7, #24]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	61bb      	str	r3, [r7, #24]
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	ddd4      	ble.n	8002f1c <ws2812_refresh+0x4c>
    }

    /* Give DMA time to finish out the current buffer, before turning it off, plus an extra blank pixel (24 bits) */
    max_length += DMA_BUFFER_SIZE / 8;
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	3302      	adds	r3, #2
 8002f76:	613b      	str	r3, [r7, #16]

    /* If per-channel range checks are enabled, add an extra "dummy" pixel to the end of our data stream.
     * This must only be done with range checks enabled, or we'll walk off the end of our framebuffers.
     */
#if !WS212_ALL_CHANNELS_SAME_LENGTH
    max_length += 3;
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	3303      	adds	r3, #3
 8002f7c:	613b      	str	r3, [r7, #16]
#endif

    /* We're going to use our standard timer to generate the RESET pulse, so for now just run the
     * timer without any DMA.
     */
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_UPDATE);
 8002f7e:	4b5d      	ldr	r3, [pc, #372]	; (80030f4 <ws2812_refresh+0x224>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68da      	ldr	r2, [r3, #12]
 8002f84:	4b5b      	ldr	r3, [pc, #364]	; (80030f4 <ws2812_refresh+0x224>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f8c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC1);
 8002f8e:	4b59      	ldr	r3, [pc, #356]	; (80030f4 <ws2812_refresh+0x224>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68da      	ldr	r2, [r3, #12]
 8002f94:	4b57      	ldr	r3, [pc, #348]	; (80030f4 <ws2812_refresh+0x224>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f9c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_DISABLE_DMA(&htimer2, TIM_DMA_CC2);
 8002f9e:	4b55      	ldr	r3, [pc, #340]	; (80030f4 <ws2812_refresh+0x224>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	4b53      	ldr	r3, [pc, #332]	; (80030f4 <ws2812_refresh+0x224>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fac:	60da      	str	r2, [r3, #12]

    __HAL_TIM_DISABLE(&htimer2);
 8002fae:	4b51      	ldr	r3, [pc, #324]	; (80030f4 <ws2812_refresh+0x224>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	6a1a      	ldr	r2, [r3, #32]
 8002fb4:	f241 1311 	movw	r3, #4369	; 0x1111
 8002fb8:	4013      	ands	r3, r2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10f      	bne.n	8002fde <ws2812_refresh+0x10e>
 8002fbe:	4b4d      	ldr	r3, [pc, #308]	; (80030f4 <ws2812_refresh+0x224>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6a1a      	ldr	r2, [r3, #32]
 8002fc4:	f240 4344 	movw	r3, #1092	; 0x444
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d107      	bne.n	8002fde <ws2812_refresh+0x10e>
 8002fce:	4b49      	ldr	r3, [pc, #292]	; (80030f4 <ws2812_refresh+0x224>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	4b47      	ldr	r3, [pc, #284]	; (80030f4 <ws2812_refresh+0x224>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0201 	bic.w	r2, r2, #1
 8002fdc:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs to 0, to begin reset pulse */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 8002fde:	4b42      	ldr	r3, [pc, #264]	; (80030e8 <ws2812_refresh+0x218>)
 8002fe0:	881b      	ldrh	r3, [r3, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	615a      	str	r2, [r3, #20]

    __HAL_TIM_ENABLE(&htimer2);
 8002fe8:	4b42      	ldr	r3, [pc, #264]	; (80030f4 <ws2812_refresh+0x224>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	4b41      	ldr	r3, [pc, #260]	; (80030f4 <ws2812_refresh+0x224>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f042 0201 	orr.w	r2, r2, #1
 8002ff6:	601a      	str	r2, [r3, #0]

    /* We know the timer overflows every 1.25uS (our bit-time interval). So rather than
     * reprogram the timer for 280uS (reset pulse duration) and back, we're gonna be lazy
     * and just count out ~225 update intervals
     */
    for (i = 0; i < 225; i++) {
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61bb      	str	r3, [r7, #24]
 8002ffc:	e00f      	b.n	800301e <ws2812_refresh+0x14e>
        while (!__HAL_TIM_GET_FLAG(&htimer2, TIM_FLAG_UPDATE));
 8002ffe:	bf00      	nop
 8003000:	4b3c      	ldr	r3, [pc, #240]	; (80030f4 <ws2812_refresh+0x224>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b01      	cmp	r3, #1
 800300c:	d1f8      	bne.n	8003000 <ws2812_refresh+0x130>
        __HAL_TIM_CLEAR_FLAG(&htimer2, TIM_FLAG_UPDATE);
 800300e:	4b39      	ldr	r3, [pc, #228]	; (80030f4 <ws2812_refresh+0x224>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f06f 0201 	mvn.w	r2, #1
 8003016:	611a      	str	r2, [r3, #16]
    for (i = 0; i < 225; i++) {
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	3301      	adds	r3, #1
 800301c:	61bb      	str	r3, [r7, #24]
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	2be0      	cmp	r3, #224	; 0xe0
 8003022:	ddec      	ble.n	8002ffe <ws2812_refresh+0x12e>
    }

    /* Now that we're done with the RESET pulse, turn off the timer and prepare the DMA stuff */
    __HAL_TIM_DISABLE(&htimer2);
 8003024:	4b33      	ldr	r3, [pc, #204]	; (80030f4 <ws2812_refresh+0x224>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6a1a      	ldr	r2, [r3, #32]
 800302a:	f241 1311 	movw	r3, #4369	; 0x1111
 800302e:	4013      	ands	r3, r2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10f      	bne.n	8003054 <ws2812_refresh+0x184>
 8003034:	4b2f      	ldr	r3, [pc, #188]	; (80030f4 <ws2812_refresh+0x224>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6a1a      	ldr	r2, [r3, #32]
 800303a:	f240 4344 	movw	r3, #1092	; 0x444
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d107      	bne.n	8003054 <ws2812_refresh+0x184>
 8003044:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <ws2812_refresh+0x224>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	4b2a      	ldr	r3, [pc, #168]	; (80030f4 <ws2812_refresh+0x224>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0201 	bic.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]
    ws2812_dma_start(gpio_bank);
 8003054:	6838      	ldr	r0, [r7, #0]
 8003056:	f7ff fdbf 	bl	8002bd8 <ws2812_dma_start>

    /* We set the timer to juuust before the overflow condition, so that the UPDATE event happens
     * before the CH1 / CH2 match events. We want this so that the UPDATE event gives us a clean
     * starting "high" level for the first edge of the first bit.
     */
    __HAL_TIM_SET_COUNTER(&htimer2, __HAL_TIM_GET_AUTORELOAD(&htimer2) - 10);
 800305a:	4b26      	ldr	r3, [pc, #152]	; (80030f4 <ws2812_refresh+0x224>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003060:	4b24      	ldr	r3, [pc, #144]	; (80030f4 <ws2812_refresh+0x224>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	3a0a      	subs	r2, #10
 8003066:	625a      	str	r2, [r3, #36]	; 0x24

    /* Clear the DMA transfer status flags for the DMA we're using */
    DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 8003068:	4b23      	ldr	r3, [pc, #140]	; (80030f8 <ws2812_refresh+0x228>)
 800306a:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800306e:	605a      	str	r2, [r3, #4]

    /* Enable the timer.... and so it begins */
    __HAL_TIM_ENABLE(&htimer2);
 8003070:	4b20      	ldr	r3, [pc, #128]	; (80030f4 <ws2812_refresh+0x224>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	4b1f      	ldr	r3, [pc, #124]	; (80030f4 <ws2812_refresh+0x224>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f042 0201 	orr.w	r2, r2, #1
 800307e:	601a      	str	r2, [r3, #0]

    while(1) {
        /* Wait for DMA full-transfer or half-transfer event. This tells us when to fill the next buffer */
        if (!(DMA1->ISR & (DMA_ISR_TCIF5 | DMA_ISR_HTIF5))) {
 8003080:	4b1d      	ldr	r3, [pc, #116]	; (80030f8 <ws2812_refresh+0x228>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003088:	2b00      	cmp	r3, #0
 800308a:	d103      	bne.n	8003094 <ws2812_refresh+0x1c4>
            cycles++;
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	3301      	adds	r3, #1
 8003090:	61fb      	str	r3, [r7, #28]
            continue;
 8003092:	e027      	b.n	80030e4 <ws2812_refresh+0x214>
        }

        uint16_t *dest = dma_buffer;
 8003094:	4b15      	ldr	r3, [pc, #84]	; (80030ec <ws2812_refresh+0x21c>)
 8003096:	60fb      	str	r3, [r7, #12]

        /* Figure out if we're filling the first half of the DMA buffer, or the second half */
        if (DMA1->ISR & DMA_ISR_TCIF5)
 8003098:	4b17      	ldr	r3, [pc, #92]	; (80030f8 <ws2812_refresh+0x228>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d002      	beq.n	80030aa <ws2812_refresh+0x1da>
            dest += DMA_BUFFER_FILL_SIZE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	3310      	adds	r3, #16
 80030a8:	60fb      	str	r3, [r7, #12]

        /* Clear DMA event flags */
        DMA1->IFCR = (DMA_IFCR_CTCIF5 | DMA_IFCR_CHTIF5);
 80030aa:	4b13      	ldr	r3, [pc, #76]	; (80030f8 <ws2812_refresh+0x228>)
 80030ac:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 80030b0:	605a      	str	r2, [r3, #4]

        /* Unpack one new byte from each channel, into eight words in our DMA buffer
         * Each 16-bit word in the DMA buffer contains to one bit of the output byte (from each channel)
         */
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]
 80030b6:	e00e      	b.n	80030d6 <ws2812_refresh+0x206>
            fill_dma_buffer(dest + i, pos, channels);
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	4413      	add	r3, r2
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6979      	ldr	r1, [r7, #20]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7ff fe51 	bl	8002d6c <fill_dma_buffer>
            pos++;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	3301      	adds	r3, #1
 80030ce:	617b      	str	r3, [r7, #20]
        for (i = 0; i < DMA_BUFFER_FILL_SIZE; i+= 8) {
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	3308      	adds	r3, #8
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	2b07      	cmp	r3, #7
 80030da:	dded      	ble.n	80030b8 <ws2812_refresh+0x1e8>
        }

        if (pos > max_length)
 80030dc:	697a      	ldr	r2, [r7, #20]
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	dc0b      	bgt.n	80030fc <ws2812_refresh+0x22c>
    while(1) {
 80030e4:	e7cc      	b.n	8003080 <ws2812_refresh+0x1b0>
 80030e6:	bf00      	nop
 80030e8:	20000964 	.word	0x20000964
 80030ec:	20000968 	.word	0x20000968
 80030f0:	0800a428 	.word	0x0800a428
 80030f4:	20001ee4 	.word	0x20001ee4
 80030f8:	40020000 	.word	0x40020000
            break;
 80030fc:	bf00      	nop
    }

    __HAL_TIM_DISABLE(&htimer2);
 80030fe:	4b1c      	ldr	r3, [pc, #112]	; (8003170 <ws2812_refresh+0x2a0>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6a1a      	ldr	r2, [r3, #32]
 8003104:	f241 1311 	movw	r3, #4369	; 0x1111
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10f      	bne.n	800312e <ws2812_refresh+0x25e>
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <ws2812_refresh+0x2a0>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6a1a      	ldr	r2, [r3, #32]
 8003114:	f240 4344 	movw	r3, #1092	; 0x444
 8003118:	4013      	ands	r3, r2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d107      	bne.n	800312e <ws2812_refresh+0x25e>
 800311e:	4b14      	ldr	r3, [pc, #80]	; (8003170 <ws2812_refresh+0x2a0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	4b12      	ldr	r3, [pc, #72]	; (8003170 <ws2812_refresh+0x2a0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 0201 	bic.w	r2, r2, #1
 800312c:	601a      	str	r2, [r3, #0]

    /* Set all LED GPIOs back to 0 */
    gpio_bank->BRR = ws2812_gpio_set_bits;
 800312e:	4b11      	ldr	r3, [pc, #68]	; (8003174 <ws2812_refresh+0x2a4>)
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	615a      	str	r2, [r3, #20]

	__HAL_DMA_DISABLE(&hdma_tim2_update);
 8003138:	4b0f      	ldr	r3, [pc, #60]	; (8003178 <ws2812_refresh+0x2a8>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	4b0e      	ldr	r3, [pc, #56]	; (8003178 <ws2812_refresh+0x2a8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0201 	bic.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
 8003148:	4b0c      	ldr	r3, [pc, #48]	; (800317c <ws2812_refresh+0x2ac>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	4b0b      	ldr	r3, [pc, #44]	; (800317c <ws2812_refresh+0x2ac>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0201 	bic.w	r2, r2, #1
 8003156:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
 8003158:	4b09      	ldr	r3, [pc, #36]	; (8003180 <ws2812_refresh+0x2b0>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	4b08      	ldr	r3, [pc, #32]	; (8003180 <ws2812_refresh+0x2b0>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 0201 	bic.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]
}
 8003168:	bf00      	nop
 800316a:	3720      	adds	r7, #32
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20001ee4 	.word	0x20001ee4
 8003174:	20000964 	.word	0x20000964
 8003178:	20001ea0 	.word	0x20001ea0
 800317c:	20001e5c 	.word	0x20001e5c
 8003180:	20001e18 	.word	0x20001e18

08003184 <ws2812_init>:

void ws2812_init()
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 800318a:	4b10      	ldr	r3, [pc, #64]	; (80031cc <ws2812_init+0x48>)
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	4a0f      	ldr	r2, [pc, #60]	; (80031cc <ws2812_init+0x48>)
 8003190:	f043 0301 	orr.w	r3, r3, #1
 8003194:	6153      	str	r3, [r2, #20]
 8003196:	4b0d      	ldr	r3, [pc, #52]	; (80031cc <ws2812_init+0x48>)
 8003198:	695b      	ldr	r3, [r3, #20]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	607b      	str	r3, [r7, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80031a2:	2200      	movs	r2, #0
 80031a4:	2100      	movs	r1, #0
 80031a6:	200c      	movs	r0, #12
 80031a8:	f000 fcfd 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80031ac:	2200      	movs	r2, #0
 80031ae:	2100      	movs	r1, #0
 80031b0:	200f      	movs	r0, #15
 80031b2:	f000 fcf8 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80031b6:	2200      	movs	r2, #0
 80031b8:	2100      	movs	r1, #0
 80031ba:	2011      	movs	r0, #17
 80031bc:	f000 fcf3 	bl	8003ba6 <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 80031c0:	f7ff fca4 	bl	8002b0c <ws2812_timer2_init>
}
 80031c4:	bf00      	nop
 80031c6:	3708      	adds	r7, #8
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}
 80031cc:	40021000 	.word	0x40021000

080031d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80031d0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80031d2:	e003      	b.n	80031dc <LoopCopyDataInit>

080031d4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80031d4:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80031d6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80031d8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80031da:	3104      	adds	r1, #4

080031dc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80031dc:	480a      	ldr	r0, [pc, #40]	; (8003208 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80031de:	4b0b      	ldr	r3, [pc, #44]	; (800320c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80031e0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80031e2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80031e4:	d3f6      	bcc.n	80031d4 <CopyDataInit>
  ldr r2, =_sbss
 80031e6:	4a0a      	ldr	r2, [pc, #40]	; (8003210 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80031e8:	e002      	b.n	80031f0 <LoopFillZerobss>

080031ea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80031ea:	2300      	movs	r3, #0
  str r3, [r2], #4
 80031ec:	f842 3b04 	str.w	r3, [r2], #4

080031f0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80031f0:	4b08      	ldr	r3, [pc, #32]	; (8003214 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80031f2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80031f4:	d3f9      	bcc.n	80031ea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031f6:	f7ff fc83 	bl	8002b00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031fa:	f006 fb91 	bl	8009920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031fe:	f7fd ffdb 	bl	80011b8 <main>
  bx lr
 8003202:	4770      	bx	lr
  ldr r3, =_sidata
 8003204:	0800a580 	.word	0x0800a580
  ldr r0, =_sdata
 8003208:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800320c:	20000244 	.word	0x20000244
  ldr r2, =_sbss
 8003210:	20000248 	.word	0x20000248
  ldr r3, = _ebss
 8003214:	20001f74 	.word	0x20001f74

08003218 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003218:	e7fe      	b.n	8003218 <ADC1_2_IRQHandler>
	...

0800321c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003220:	4b08      	ldr	r3, [pc, #32]	; (8003244 <HAL_Init+0x28>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a07      	ldr	r2, [pc, #28]	; (8003244 <HAL_Init+0x28>)
 8003226:	f043 0310 	orr.w	r3, r3, #16
 800322a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800322c:	2003      	movs	r0, #3
 800322e:	f000 fcaf 	bl	8003b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003232:	2000      	movs	r0, #0
 8003234:	f7ff fb82 	bl	800293c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003238:	f7ff f964 	bl	8002504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800323c:	2300      	movs	r3, #0
}
 800323e:	4618      	mov	r0, r3
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	40022000 	.word	0x40022000

08003248 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003248:	b480      	push	{r7}
 800324a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800324c:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_IncTick+0x1c>)
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	4b05      	ldr	r3, [pc, #20]	; (8003268 <HAL_IncTick+0x20>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4413      	add	r3, r2
 8003258:	4a03      	ldr	r2, [pc, #12]	; (8003268 <HAL_IncTick+0x20>)
 800325a:	6013      	str	r3, [r2, #0]
}
 800325c:	bf00      	nop
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr
 8003264:	2000006c 	.word	0x2000006c
 8003268:	20001f2c 	.word	0x20001f2c

0800326c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  return uwTick;
 8003270:	4b02      	ldr	r3, [pc, #8]	; (800327c <HAL_GetTick+0x10>)
 8003272:	681b      	ldr	r3, [r3, #0]
}
 8003274:	4618      	mov	r0, r3
 8003276:	46bd      	mov	sp, r7
 8003278:	bc80      	pop	{r7}
 800327a:	4770      	bx	lr
 800327c:	20001f2c 	.word	0x20001f2c

08003280 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003288:	f7ff fff0 	bl	800326c <HAL_GetTick>
 800328c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003298:	d005      	beq.n	80032a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800329a:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <HAL_Delay+0x40>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	461a      	mov	r2, r3
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	4413      	add	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80032a6:	bf00      	nop
 80032a8:	f7ff ffe0 	bl	800326c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d8f7      	bhi.n	80032a8 <HAL_Delay+0x28>
  {
  }
}
 80032b8:	bf00      	nop
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	2000006c 	.word	0x2000006c

080032c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032cc:	2300      	movs	r3, #0
 80032ce:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80032d8:	2300      	movs	r3, #0
 80032da:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d101      	bne.n	80032e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e0be      	b.n	8003464 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d109      	bne.n	8003308 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff f936 	bl	8002574 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 faf7 	bl	80038fc <ADC_ConversionStop_Disable>
 800330e:	4603      	mov	r3, r0
 8003310:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	2b00      	cmp	r3, #0
 800331c:	f040 8099 	bne.w	8003452 <HAL_ADC_Init+0x18e>
 8003320:	7dfb      	ldrb	r3, [r7, #23]
 8003322:	2b00      	cmp	r3, #0
 8003324:	f040 8095 	bne.w	8003452 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003330:	f023 0302 	bic.w	r3, r3, #2
 8003334:	f043 0202 	orr.w	r2, r3, #2
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003344:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	7b1b      	ldrb	r3, [r3, #12]
 800334a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800334c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	4313      	orrs	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800335c:	d003      	beq.n	8003366 <HAL_ADC_Init+0xa2>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d102      	bne.n	800336c <HAL_ADC_Init+0xa8>
 8003366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800336a:	e000      	b.n	800336e <HAL_ADC_Init+0xaa>
 800336c:	2300      	movs	r3, #0
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	4313      	orrs	r3, r2
 8003372:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	7d1b      	ldrb	r3, [r3, #20]
 8003378:	2b01      	cmp	r3, #1
 800337a:	d119      	bne.n	80033b0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7b1b      	ldrb	r3, [r3, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d109      	bne.n	8003398 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	3b01      	subs	r3, #1
 800338a:	035a      	lsls	r2, r3, #13
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	4313      	orrs	r3, r2
 8003390:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	e00b      	b.n	80033b0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339c:	f043 0220 	orr.w	r2, r3, #32
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a8:	f043 0201 	orr.w	r2, r3, #1
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	430a      	orrs	r2, r1
 80033c2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	689a      	ldr	r2, [r3, #8]
 80033ca:	4b28      	ldr	r3, [pc, #160]	; (800346c <HAL_ADC_Init+0x1a8>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	68b9      	ldr	r1, [r7, #8]
 80033d4:	430b      	orrs	r3, r1
 80033d6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033e0:	d003      	beq.n	80033ea <HAL_ADC_Init+0x126>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d104      	bne.n	80033f4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	3b01      	subs	r3, #1
 80033f0:	051b      	lsls	r3, r3, #20
 80033f2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	68fa      	ldr	r2, [r7, #12]
 8003404:	430a      	orrs	r2, r1
 8003406:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689a      	ldr	r2, [r3, #8]
 800340e:	4b18      	ldr	r3, [pc, #96]	; (8003470 <HAL_ADC_Init+0x1ac>)
 8003410:	4013      	ands	r3, r2
 8003412:	68ba      	ldr	r2, [r7, #8]
 8003414:	429a      	cmp	r2, r3
 8003416:	d10b      	bne.n	8003430 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2200      	movs	r2, #0
 800341c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003422:	f023 0303 	bic.w	r3, r3, #3
 8003426:	f043 0201 	orr.w	r2, r3, #1
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800342e:	e018      	b.n	8003462 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003434:	f023 0312 	bic.w	r3, r3, #18
 8003438:	f043 0210 	orr.w	r2, r3, #16
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	f043 0201 	orr.w	r2, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003450:	e007      	b.n	8003462 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003456:	f043 0210 	orr.w	r2, r3, #16
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003462:	7dfb      	ldrb	r3, [r7, #23]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	ffe1f7fd 	.word	0xffe1f7fd
 8003470:	ff1f0efe 	.word	0xff1f0efe

08003474 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b086      	sub	sp, #24
 8003478:	af00      	add	r7, sp, #0
 800347a:	60f8      	str	r0, [r7, #12]
 800347c:	60b9      	str	r1, [r7, #8]
 800347e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003480:	2300      	movs	r3, #0
 8003482:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a64      	ldr	r2, [pc, #400]	; (800361c <HAL_ADC_Start_DMA+0x1a8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d004      	beq.n	8003498 <HAL_ADC_Start_DMA+0x24>
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a63      	ldr	r2, [pc, #396]	; (8003620 <HAL_ADC_Start_DMA+0x1ac>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d106      	bne.n	80034a6 <HAL_ADC_Start_DMA+0x32>
 8003498:	4b60      	ldr	r3, [pc, #384]	; (800361c <HAL_ADC_Start_DMA+0x1a8>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f040 80b3 	bne.w	800360c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d101      	bne.n	80034b4 <HAL_ADC_Start_DMA+0x40>
 80034b0:	2302      	movs	r3, #2
 80034b2:	e0ae      	b.n	8003612 <HAL_ADC_Start_DMA+0x19e>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80034bc:	68f8      	ldr	r0, [r7, #12]
 80034be:	f000 f9cb 	bl	8003858 <ADC_Enable>
 80034c2:	4603      	mov	r3, r0
 80034c4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80034c6:	7dfb      	ldrb	r3, [r7, #23]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f040 809a 	bne.w	8003602 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80034d6:	f023 0301 	bic.w	r3, r3, #1
 80034da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a4e      	ldr	r2, [pc, #312]	; (8003620 <HAL_ADC_Start_DMA+0x1ac>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d105      	bne.n	80034f8 <HAL_ADC_Start_DMA+0x84>
 80034ec:	4b4b      	ldr	r3, [pc, #300]	; (800361c <HAL_ADC_Start_DMA+0x1a8>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d115      	bne.n	8003524 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800350e:	2b00      	cmp	r3, #0
 8003510:	d026      	beq.n	8003560 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003516:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800351a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003522:	e01d      	b.n	8003560 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003528:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a39      	ldr	r2, [pc, #228]	; (800361c <HAL_ADC_Start_DMA+0x1a8>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d004      	beq.n	8003544 <HAL_ADC_Start_DMA+0xd0>
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a38      	ldr	r2, [pc, #224]	; (8003620 <HAL_ADC_Start_DMA+0x1ac>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d10d      	bne.n	8003560 <HAL_ADC_Start_DMA+0xec>
 8003544:	4b35      	ldr	r3, [pc, #212]	; (800361c <HAL_ADC_Start_DMA+0x1a8>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354c:	2b00      	cmp	r3, #0
 800354e:	d007      	beq.n	8003560 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003554:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003558:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003564:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d006      	beq.n	800357a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003570:	f023 0206 	bic.w	r2, r3, #6
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	62da      	str	r2, [r3, #44]	; 0x2c
 8003578:	e002      	b.n	8003580 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	4a25      	ldr	r2, [pc, #148]	; (8003624 <HAL_ADC_Start_DMA+0x1b0>)
 800358e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a1b      	ldr	r3, [r3, #32]
 8003594:	4a24      	ldr	r2, [pc, #144]	; (8003628 <HAL_ADC_Start_DMA+0x1b4>)
 8003596:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a1b      	ldr	r3, [r3, #32]
 800359c:	4a23      	ldr	r2, [pc, #140]	; (800362c <HAL_ADC_Start_DMA+0x1b8>)
 800359e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0202 	mvn.w	r2, #2
 80035a8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035b8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a18      	ldr	r0, [r3, #32]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	334c      	adds	r3, #76	; 0x4c
 80035c4:	4619      	mov	r1, r3
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f000 fbb3 	bl	8003d34 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035d8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035dc:	d108      	bne.n	80035f0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80035ec:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80035ee:	e00f      	b.n	8003610 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80035fe:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003600:	e006      	b.n	8003610 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800360a:	e001      	b.n	8003610 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003610:	7dfb      	ldrb	r3, [r7, #23]
}
 8003612:	4618      	mov	r0, r3
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop
 800361c:	40012400 	.word	0x40012400
 8003620:	40012800 	.word	0x40012800
 8003624:	08003971 	.word	0x08003971
 8003628:	080039ed 	.word	0x080039ed
 800362c:	08003a09 	.word	0x08003a09

08003630 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	bc80      	pop	{r7}
 8003640:	4770      	bx	lr

08003642 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003642:	b480      	push	{r7}
 8003644:	b083      	sub	sp, #12
 8003646:	af00      	add	r7, sp, #0
 8003648:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	bc80      	pop	{r7}
 8003652:	4770      	bx	lr

08003654 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
	...

08003668 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003668:	b480      	push	{r7}
 800366a:	b085      	sub	sp, #20
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003672:	2300      	movs	r3, #0
 8003674:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003676:	2300      	movs	r3, #0
 8003678:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_ADC_ConfigChannel+0x20>
 8003684:	2302      	movs	r3, #2
 8003686:	e0dc      	b.n	8003842 <HAL_ADC_ConfigChannel+0x1da>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b06      	cmp	r3, #6
 8003696:	d81c      	bhi.n	80036d2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	3b05      	subs	r3, #5
 80036aa:	221f      	movs	r2, #31
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	43db      	mvns	r3, r3
 80036b2:	4019      	ands	r1, r3
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	6818      	ldr	r0, [r3, #0]
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685a      	ldr	r2, [r3, #4]
 80036bc:	4613      	mov	r3, r2
 80036be:	009b      	lsls	r3, r3, #2
 80036c0:	4413      	add	r3, r2
 80036c2:	3b05      	subs	r3, #5
 80036c4:	fa00 f203 	lsl.w	r2, r0, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	635a      	str	r2, [r3, #52]	; 0x34
 80036d0:	e03c      	b.n	800374c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b0c      	cmp	r3, #12
 80036d8:	d81c      	bhi.n	8003714 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	3b23      	subs	r3, #35	; 0x23
 80036ec:	221f      	movs	r2, #31
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	4019      	ands	r1, r3
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685a      	ldr	r2, [r3, #4]
 80036fe:	4613      	mov	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	4413      	add	r3, r2
 8003704:	3b23      	subs	r3, #35	; 0x23
 8003706:	fa00 f203 	lsl.w	r2, r0, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	631a      	str	r2, [r3, #48]	; 0x30
 8003712:	e01b      	b.n	800374c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4413      	add	r3, r2
 8003724:	3b41      	subs	r3, #65	; 0x41
 8003726:	221f      	movs	r2, #31
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	43db      	mvns	r3, r3
 800372e:	4019      	ands	r1, r3
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	6818      	ldr	r0, [r3, #0]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	4413      	add	r3, r2
 800373e:	3b41      	subs	r3, #65	; 0x41
 8003740:	fa00 f203 	lsl.w	r2, r0, r3
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2b09      	cmp	r3, #9
 8003752:	d91c      	bls.n	800378e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68d9      	ldr	r1, [r3, #12]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	4613      	mov	r3, r2
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	4413      	add	r3, r2
 8003764:	3b1e      	subs	r3, #30
 8003766:	2207      	movs	r2, #7
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43db      	mvns	r3, r3
 800376e:	4019      	ands	r1, r3
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	6898      	ldr	r0, [r3, #8]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	4613      	mov	r3, r2
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	4413      	add	r3, r2
 800377e:	3b1e      	subs	r3, #30
 8003780:	fa00 f203 	lsl.w	r2, r0, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	60da      	str	r2, [r3, #12]
 800378c:	e019      	b.n	80037c2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6919      	ldr	r1, [r3, #16]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	4613      	mov	r3, r2
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	4413      	add	r3, r2
 800379e:	2207      	movs	r2, #7
 80037a0:	fa02 f303 	lsl.w	r3, r2, r3
 80037a4:	43db      	mvns	r3, r3
 80037a6:	4019      	ands	r1, r3
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	6898      	ldr	r0, [r3, #8]
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	4613      	mov	r3, r2
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	4413      	add	r3, r2
 80037b6:	fa00 f203 	lsl.w	r2, r0, r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	430a      	orrs	r2, r1
 80037c0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2b10      	cmp	r3, #16
 80037c8:	d003      	beq.n	80037d2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80037ce:	2b11      	cmp	r3, #17
 80037d0:	d132      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a1d      	ldr	r2, [pc, #116]	; (800384c <HAL_ADC_ConfigChannel+0x1e4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d125      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d126      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80037f8:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	2b10      	cmp	r3, #16
 8003800:	d11a      	bne.n	8003838 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003802:	4b13      	ldr	r3, [pc, #76]	; (8003850 <HAL_ADC_ConfigChannel+0x1e8>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a13      	ldr	r2, [pc, #76]	; (8003854 <HAL_ADC_ConfigChannel+0x1ec>)
 8003808:	fba2 2303 	umull	r2, r3, r2, r3
 800380c:	0c9a      	lsrs	r2, r3, #18
 800380e:	4613      	mov	r3, r2
 8003810:	009b      	lsls	r3, r3, #2
 8003812:	4413      	add	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003818:	e002      	b.n	8003820 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	3b01      	subs	r3, #1
 800381e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d1f9      	bne.n	800381a <HAL_ADC_ConfigChannel+0x1b2>
 8003826:	e007      	b.n	8003838 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382c:	f043 0220 	orr.w	r2, r3, #32
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	bc80      	pop	{r7}
 800384a:	4770      	bx	lr
 800384c:	40012400 	.word	0x40012400
 8003850:	20000064 	.word	0x20000064
 8003854:	431bde83 	.word	0x431bde83

08003858 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003864:	2300      	movs	r3, #0
 8003866:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f003 0301 	and.w	r3, r3, #1
 8003872:	2b01      	cmp	r3, #1
 8003874:	d039      	beq.n	80038ea <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0201 	orr.w	r2, r2, #1
 8003884:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003886:	4b1b      	ldr	r3, [pc, #108]	; (80038f4 <ADC_Enable+0x9c>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a1b      	ldr	r2, [pc, #108]	; (80038f8 <ADC_Enable+0xa0>)
 800388c:	fba2 2303 	umull	r2, r3, r2, r3
 8003890:	0c9b      	lsrs	r3, r3, #18
 8003892:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003894:	e002      	b.n	800389c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	3b01      	subs	r3, #1
 800389a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f9      	bne.n	8003896 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038a2:	f7ff fce3 	bl	800326c <HAL_GetTick>
 80038a6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80038a8:	e018      	b.n	80038dc <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038aa:	f7ff fcdf 	bl	800326c <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d911      	bls.n	80038dc <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038bc:	f043 0210 	orr.w	r2, r3, #16
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c8:	f043 0201 	orr.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e007      	b.n	80038ec <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d1df      	bne.n	80038aa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80038ea:	2300      	movs	r3, #0
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000064 	.word	0x20000064
 80038f8:	431bde83 	.word	0x431bde83

080038fc <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b01      	cmp	r3, #1
 8003914:	d127      	bne.n	8003966 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689a      	ldr	r2, [r3, #8]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003926:	f7ff fca1 	bl	800326c <HAL_GetTick>
 800392a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800392c:	e014      	b.n	8003958 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800392e:	f7ff fc9d 	bl	800326c <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d90d      	bls.n	8003958 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003940:	f043 0210 	orr.w	r2, r3, #16
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e007      	b.n	8003968 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b01      	cmp	r3, #1
 8003964:	d0e3      	beq.n	800392e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003966:	2300      	movs	r3, #0
}
 8003968:	4618      	mov	r0, r3
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}

08003970 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800397c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003986:	2b00      	cmp	r3, #0
 8003988:	d127      	bne.n	80039da <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80039a0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80039a4:	d115      	bne.n	80039d2 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d111      	bne.n	80039d2 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d105      	bne.n	80039d2 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ca:	f043 0201 	orr.w	r2, r3, #1
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7ff fe2c 	bl	8003630 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80039d8:	e004      	b.n	80039e4 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6a1b      	ldr	r3, [r3, #32]
 80039de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	4798      	blx	r3
}
 80039e4:	bf00      	nop
 80039e6:	3710      	adds	r7, #16
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f8:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f7ff fe21 	bl	8003642 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a00:	bf00      	nop
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a14:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a26:	f043 0204 	orr.w	r2, r3, #4
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f7ff fe10 	bl	8003654 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a34:	bf00      	nop
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <__NVIC_SetPriorityGrouping+0x44>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a58:	4013      	ands	r3, r2
 8003a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a6e:	4a04      	ldr	r2, [pc, #16]	; (8003a80 <__NVIC_SetPriorityGrouping+0x44>)
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	60d3      	str	r3, [r2, #12]
}
 8003a74:	bf00      	nop
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a88:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <__NVIC_GetPriorityGrouping+0x18>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	0a1b      	lsrs	r3, r3, #8
 8003a8e:	f003 0307 	and.w	r3, r3, #7
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bc80      	pop	{r7}
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	e000ed00 	.word	0xe000ed00

08003aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	db0b      	blt.n	8003aca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	f003 021f 	and.w	r2, r3, #31
 8003ab8:	4906      	ldr	r1, [pc, #24]	; (8003ad4 <__NVIC_EnableIRQ+0x34>)
 8003aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003abe:	095b      	lsrs	r3, r3, #5
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8003ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bc80      	pop	{r7}
 8003ad2:	4770      	bx	lr
 8003ad4:	e000e100 	.word	0xe000e100

08003ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	6039      	str	r1, [r7, #0]
 8003ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	db0a      	blt.n	8003b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	490c      	ldr	r1, [pc, #48]	; (8003b24 <__NVIC_SetPriority+0x4c>)
 8003af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af6:	0112      	lsls	r2, r2, #4
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	440b      	add	r3, r1
 8003afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b00:	e00a      	b.n	8003b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	b2da      	uxtb	r2, r3
 8003b06:	4908      	ldr	r1, [pc, #32]	; (8003b28 <__NVIC_SetPriority+0x50>)
 8003b08:	79fb      	ldrb	r3, [r7, #7]
 8003b0a:	f003 030f 	and.w	r3, r3, #15
 8003b0e:	3b04      	subs	r3, #4
 8003b10:	0112      	lsls	r2, r2, #4
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	440b      	add	r3, r1
 8003b16:	761a      	strb	r2, [r3, #24]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	e000e100 	.word	0xe000e100
 8003b28:	e000ed00 	.word	0xe000ed00

08003b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b089      	sub	sp, #36	; 0x24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f003 0307 	and.w	r3, r3, #7
 8003b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f1c3 0307 	rsb	r3, r3, #7
 8003b46:	2b04      	cmp	r3, #4
 8003b48:	bf28      	it	cs
 8003b4a:	2304      	movcs	r3, #4
 8003b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	3304      	adds	r3, #4
 8003b52:	2b06      	cmp	r3, #6
 8003b54:	d902      	bls.n	8003b5c <NVIC_EncodePriority+0x30>
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	3b03      	subs	r3, #3
 8003b5a:	e000      	b.n	8003b5e <NVIC_EncodePriority+0x32>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6a:	43da      	mvns	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	401a      	ands	r2, r3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7e:	43d9      	mvns	r1, r3
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b84:	4313      	orrs	r3, r2
         );
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3724      	adds	r7, #36	; 0x24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bc80      	pop	{r7}
 8003b8e:	4770      	bx	lr

08003b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ff4f 	bl	8003a3c <__NVIC_SetPriorityGrouping>
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b086      	sub	sp, #24
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb8:	f7ff ff64 	bl	8003a84 <__NVIC_GetPriorityGrouping>
 8003bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	6978      	ldr	r0, [r7, #20]
 8003bc4:	f7ff ffb2 	bl	8003b2c <NVIC_EncodePriority>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff ff81 	bl	8003ad8 <__NVIC_SetPriority>
}
 8003bd6:	bf00      	nop
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff57 	bl	8003aa0 <__NVIC_EnableIRQ>
}
 8003bf2:	bf00      	nop
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
	...

08003bfc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e043      	b.n	8003c9a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	461a      	mov	r2, r3
 8003c18:	4b22      	ldr	r3, [pc, #136]	; (8003ca4 <HAL_DMA_Init+0xa8>)
 8003c1a:	4413      	add	r3, r2
 8003c1c:	4a22      	ldr	r2, [pc, #136]	; (8003ca8 <HAL_DMA_Init+0xac>)
 8003c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c22:	091b      	lsrs	r3, r3, #4
 8003c24:	009a      	lsls	r2, r3, #2
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a1f      	ldr	r2, [pc, #124]	; (8003cac <HAL_DMA_Init+0xb0>)
 8003c2e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003c46:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c74:	68fa      	ldr	r2, [r7, #12]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c98:	2300      	movs	r3, #0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr
 8003ca4:	bffdfff8 	.word	0xbffdfff8
 8003ca8:	cccccccd 	.word	0xcccccccd
 8003cac:	40020000 	.word	0x40020000

08003cb0 <HAL_DMA_Start>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b086      	sub	sp, #24
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	607a      	str	r2, [r7, #4]
 8003cbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d101      	bne.n	8003cd0 <HAL_DMA_Start+0x20>
 8003ccc:	2302      	movs	r3, #2
 8003cce:	e02d      	b.n	8003d2c <HAL_DMA_Start+0x7c>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d11d      	bne.n	8003d1e <HAL_DMA_Start+0x6e>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	639a      	str	r2, [r3, #56]	; 0x38
            
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0201 	bic.w	r2, r2, #1
 8003cfe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	687a      	ldr	r2, [r7, #4]
 8003d04:	68b9      	ldr	r1, [r7, #8]
 8003d06:	68f8      	ldr	r0, [r7, #12]
 8003d08:	f000 f9f0 	bl	80040ec <DMA_SetConfig>
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0201 	orr.w	r2, r2, #1
 8003d1a:	601a      	str	r2, [r3, #0]
 8003d1c:	e005      	b.n	8003d2a <HAL_DMA_Start+0x7a>
  }
  else
  {
   /* Process Unlocked */
   __HAL_UNLOCK(hdma);  
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2020 	strb.w	r2, [r3, #32]
   status = HAL_BUSY;
 8003d26:	2302      	movs	r3, #2
 8003d28:	75fb      	strb	r3, [r7, #23]
  }  
  return status;
 8003d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	60f8      	str	r0, [r7, #12]
 8003d3c:	60b9      	str	r1, [r7, #8]
 8003d3e:	607a      	str	r2, [r7, #4]
 8003d40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d101      	bne.n	8003d54 <HAL_DMA_Start_IT+0x20>
 8003d50:	2302      	movs	r3, #2
 8003d52:	e04a      	b.n	8003dea <HAL_DMA_Start_IT+0xb6>
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2201      	movs	r2, #1
 8003d58:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d13a      	bne.n	8003ddc <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	2200      	movs	r2, #0
 8003d72:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f022 0201 	bic.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	68b9      	ldr	r1, [r7, #8]
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f000 f9ae 	bl	80040ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d008      	beq.n	8003daa <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 020e 	orr.w	r2, r2, #14
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e00f      	b.n	8003dca <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f022 0204 	bic.w	r2, r2, #4
 8003db8:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 020a 	orr.w	r2, r2, #10
 8003dc8:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f042 0201 	orr.w	r2, r2, #1
 8003dd8:	601a      	str	r2, [r3, #0]
 8003dda:	e005      	b.n	8003de8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003de4:	2302      	movs	r3, #2
 8003de6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d005      	beq.n	8003e16 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2204      	movs	r2, #4
 8003e0e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	73fb      	strb	r3, [r7, #15]
 8003e14:	e051      	b.n	8003eba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 020e 	bic.w	r2, r2, #14
 8003e24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f022 0201 	bic.w	r2, r2, #1
 8003e34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a22      	ldr	r2, [pc, #136]	; (8003ec4 <HAL_DMA_Abort_IT+0xd0>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d029      	beq.n	8003e94 <HAL_DMA_Abort_IT+0xa0>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a20      	ldr	r2, [pc, #128]	; (8003ec8 <HAL_DMA_Abort_IT+0xd4>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d022      	beq.n	8003e90 <HAL_DMA_Abort_IT+0x9c>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a1f      	ldr	r2, [pc, #124]	; (8003ecc <HAL_DMA_Abort_IT+0xd8>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d01a      	beq.n	8003e8a <HAL_DMA_Abort_IT+0x96>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1d      	ldr	r2, [pc, #116]	; (8003ed0 <HAL_DMA_Abort_IT+0xdc>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d012      	beq.n	8003e84 <HAL_DMA_Abort_IT+0x90>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a1c      	ldr	r2, [pc, #112]	; (8003ed4 <HAL_DMA_Abort_IT+0xe0>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00a      	beq.n	8003e7e <HAL_DMA_Abort_IT+0x8a>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a1a      	ldr	r2, [pc, #104]	; (8003ed8 <HAL_DMA_Abort_IT+0xe4>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d102      	bne.n	8003e78 <HAL_DMA_Abort_IT+0x84>
 8003e72:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003e76:	e00e      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e7c:	e00b      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e82:	e008      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e88:	e005      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e8e:	e002      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e90:	2310      	movs	r3, #16
 8003e92:	e000      	b.n	8003e96 <HAL_DMA_Abort_IT+0xa2>
 8003e94:	2301      	movs	r3, #1
 8003e96:	4a11      	ldr	r2, [pc, #68]	; (8003edc <HAL_DMA_Abort_IT+0xe8>)
 8003e98:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d003      	beq.n	8003eba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	4798      	blx	r3
    } 
  }
  return status;
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	40020008 	.word	0x40020008
 8003ec8:	4002001c 	.word	0x4002001c
 8003ecc:	40020030 	.word	0x40020030
 8003ed0:	40020044 	.word	0x40020044
 8003ed4:	40020058 	.word	0x40020058
 8003ed8:	4002006c 	.word	0x4002006c
 8003edc:	40020000 	.word	0x40020000

08003ee0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efc:	2204      	movs	r2, #4
 8003efe:	409a      	lsls	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4013      	ands	r3, r2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d04f      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0xc8>
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	f003 0304 	and.w	r3, r3, #4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d04a      	beq.n	8003fa8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d107      	bne.n	8003f30 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0204 	bic.w	r2, r2, #4
 8003f2e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a66      	ldr	r2, [pc, #408]	; (80040d0 <HAL_DMA_IRQHandler+0x1f0>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d029      	beq.n	8003f8e <HAL_DMA_IRQHandler+0xae>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a65      	ldr	r2, [pc, #404]	; (80040d4 <HAL_DMA_IRQHandler+0x1f4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d022      	beq.n	8003f8a <HAL_DMA_IRQHandler+0xaa>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a63      	ldr	r2, [pc, #396]	; (80040d8 <HAL_DMA_IRQHandler+0x1f8>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d01a      	beq.n	8003f84 <HAL_DMA_IRQHandler+0xa4>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a62      	ldr	r2, [pc, #392]	; (80040dc <HAL_DMA_IRQHandler+0x1fc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d012      	beq.n	8003f7e <HAL_DMA_IRQHandler+0x9e>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a60      	ldr	r2, [pc, #384]	; (80040e0 <HAL_DMA_IRQHandler+0x200>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00a      	beq.n	8003f78 <HAL_DMA_IRQHandler+0x98>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a5f      	ldr	r2, [pc, #380]	; (80040e4 <HAL_DMA_IRQHandler+0x204>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d102      	bne.n	8003f72 <HAL_DMA_IRQHandler+0x92>
 8003f6c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003f70:	e00e      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f72:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003f76:	e00b      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f78:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003f7c:	e008      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003f82:	e005      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f88:	e002      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f8a:	2340      	movs	r3, #64	; 0x40
 8003f8c:	e000      	b.n	8003f90 <HAL_DMA_IRQHandler+0xb0>
 8003f8e:	2304      	movs	r3, #4
 8003f90:	4a55      	ldr	r2, [pc, #340]	; (80040e8 <HAL_DMA_IRQHandler+0x208>)
 8003f92:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	f000 8094 	beq.w	80040c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003fa6:	e08e      	b.n	80040c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fac:	2202      	movs	r2, #2
 8003fae:	409a      	lsls	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d056      	beq.n	8004066 <HAL_DMA_IRQHandler+0x186>
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d051      	beq.n	8004066 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0320 	and.w	r3, r3, #32
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10b      	bne.n	8003fe8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 020a 	bic.w	r2, r2, #10
 8003fde:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a38      	ldr	r2, [pc, #224]	; (80040d0 <HAL_DMA_IRQHandler+0x1f0>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d029      	beq.n	8004046 <HAL_DMA_IRQHandler+0x166>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a37      	ldr	r2, [pc, #220]	; (80040d4 <HAL_DMA_IRQHandler+0x1f4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d022      	beq.n	8004042 <HAL_DMA_IRQHandler+0x162>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a35      	ldr	r2, [pc, #212]	; (80040d8 <HAL_DMA_IRQHandler+0x1f8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01a      	beq.n	800403c <HAL_DMA_IRQHandler+0x15c>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a34      	ldr	r2, [pc, #208]	; (80040dc <HAL_DMA_IRQHandler+0x1fc>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d012      	beq.n	8004036 <HAL_DMA_IRQHandler+0x156>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a32      	ldr	r2, [pc, #200]	; (80040e0 <HAL_DMA_IRQHandler+0x200>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00a      	beq.n	8004030 <HAL_DMA_IRQHandler+0x150>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a31      	ldr	r2, [pc, #196]	; (80040e4 <HAL_DMA_IRQHandler+0x204>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d102      	bne.n	800402a <HAL_DMA_IRQHandler+0x14a>
 8004024:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004028:	e00e      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 800402a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800402e:	e00b      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 8004030:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004034:	e008      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 8004036:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800403a:	e005      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 800403c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004040:	e002      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 8004042:	2320      	movs	r3, #32
 8004044:	e000      	b.n	8004048 <HAL_DMA_IRQHandler+0x168>
 8004046:	2302      	movs	r3, #2
 8004048:	4a27      	ldr	r2, [pc, #156]	; (80040e8 <HAL_DMA_IRQHandler+0x208>)
 800404a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	2b00      	cmp	r3, #0
 800405a:	d034      	beq.n	80040c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004064:	e02f      	b.n	80040c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	2208      	movs	r2, #8
 800406c:	409a      	lsls	r2, r3
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	4013      	ands	r3, r2
 8004072:	2b00      	cmp	r3, #0
 8004074:	d028      	beq.n	80040c8 <HAL_DMA_IRQHandler+0x1e8>
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b00      	cmp	r3, #0
 800407e:	d023      	beq.n	80040c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 020e 	bic.w	r2, r2, #14
 800408e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004098:	2101      	movs	r1, #1
 800409a:	fa01 f202 	lsl.w	r2, r1, r2
 800409e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d004      	beq.n	80040c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	4798      	blx	r3
    }
  }
  return;
 80040c6:	bf00      	nop
 80040c8:	bf00      	nop
}
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40020008 	.word	0x40020008
 80040d4:	4002001c 	.word	0x4002001c
 80040d8:	40020030 	.word	0x40020030
 80040dc:	40020044 	.word	0x40020044
 80040e0:	40020058 	.word	0x40020058
 80040e4:	4002006c 	.word	0x4002006c
 80040e8:	40020000 	.word	0x40020000

080040ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
 80040f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	2101      	movs	r1, #1
 8004104:	fa01 f202 	lsl.w	r2, r1, r2
 8004108:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	683a      	ldr	r2, [r7, #0]
 8004110:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b10      	cmp	r3, #16
 8004118:	d108      	bne.n	800412c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800412a:	e007      	b.n	800413c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68ba      	ldr	r2, [r7, #8]
 8004132:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	60da      	str	r2, [r3, #12]
}
 800413c:	bf00      	nop
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	bc80      	pop	{r7}
 8004144:	4770      	bx	lr
	...

08004148 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004148:	b480      	push	{r7}
 800414a:	b08b      	sub	sp, #44	; 0x2c
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004152:	2300      	movs	r3, #0
 8004154:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800415a:	e127      	b.n	80043ac <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800415c:	2201      	movs	r2, #1
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	69fa      	ldr	r2, [r7, #28]
 800416c:	4013      	ands	r3, r2
 800416e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	429a      	cmp	r2, r3
 8004176:	f040 8116 	bne.w	80043a6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	2b12      	cmp	r3, #18
 8004180:	d034      	beq.n	80041ec <HAL_GPIO_Init+0xa4>
 8004182:	2b12      	cmp	r3, #18
 8004184:	d80d      	bhi.n	80041a2 <HAL_GPIO_Init+0x5a>
 8004186:	2b02      	cmp	r3, #2
 8004188:	d02b      	beq.n	80041e2 <HAL_GPIO_Init+0x9a>
 800418a:	2b02      	cmp	r3, #2
 800418c:	d804      	bhi.n	8004198 <HAL_GPIO_Init+0x50>
 800418e:	2b00      	cmp	r3, #0
 8004190:	d031      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
 8004192:	2b01      	cmp	r3, #1
 8004194:	d01c      	beq.n	80041d0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004196:	e048      	b.n	800422a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8004198:	2b03      	cmp	r3, #3
 800419a:	d043      	beq.n	8004224 <HAL_GPIO_Init+0xdc>
 800419c:	2b11      	cmp	r3, #17
 800419e:	d01b      	beq.n	80041d8 <HAL_GPIO_Init+0x90>
          break;
 80041a0:	e043      	b.n	800422a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80041a2:	4a89      	ldr	r2, [pc, #548]	; (80043c8 <HAL_GPIO_Init+0x280>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d026      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
 80041a8:	4a87      	ldr	r2, [pc, #540]	; (80043c8 <HAL_GPIO_Init+0x280>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d806      	bhi.n	80041bc <HAL_GPIO_Init+0x74>
 80041ae:	4a87      	ldr	r2, [pc, #540]	; (80043cc <HAL_GPIO_Init+0x284>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d020      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
 80041b4:	4a86      	ldr	r2, [pc, #536]	; (80043d0 <HAL_GPIO_Init+0x288>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d01d      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
          break;
 80041ba:	e036      	b.n	800422a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80041bc:	4a85      	ldr	r2, [pc, #532]	; (80043d4 <HAL_GPIO_Init+0x28c>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d019      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
 80041c2:	4a85      	ldr	r2, [pc, #532]	; (80043d8 <HAL_GPIO_Init+0x290>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d016      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
 80041c8:	4a84      	ldr	r2, [pc, #528]	; (80043dc <HAL_GPIO_Init+0x294>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d013      	beq.n	80041f6 <HAL_GPIO_Init+0xae>
          break;
 80041ce:	e02c      	b.n	800422a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	623b      	str	r3, [r7, #32]
          break;
 80041d6:	e028      	b.n	800422a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	3304      	adds	r3, #4
 80041de:	623b      	str	r3, [r7, #32]
          break;
 80041e0:	e023      	b.n	800422a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	3308      	adds	r3, #8
 80041e8:	623b      	str	r3, [r7, #32]
          break;
 80041ea:	e01e      	b.n	800422a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	330c      	adds	r3, #12
 80041f2:	623b      	str	r3, [r7, #32]
          break;
 80041f4:	e019      	b.n	800422a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d102      	bne.n	8004204 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80041fe:	2304      	movs	r3, #4
 8004200:	623b      	str	r3, [r7, #32]
          break;
 8004202:	e012      	b.n	800422a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b01      	cmp	r3, #1
 800420a:	d105      	bne.n	8004218 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800420c:	2308      	movs	r3, #8
 800420e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	69fa      	ldr	r2, [r7, #28]
 8004214:	611a      	str	r2, [r3, #16]
          break;
 8004216:	e008      	b.n	800422a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004218:	2308      	movs	r3, #8
 800421a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	69fa      	ldr	r2, [r7, #28]
 8004220:	615a      	str	r2, [r3, #20]
          break;
 8004222:	e002      	b.n	800422a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004224:	2300      	movs	r3, #0
 8004226:	623b      	str	r3, [r7, #32]
          break;
 8004228:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	2bff      	cmp	r3, #255	; 0xff
 800422e:	d801      	bhi.n	8004234 <HAL_GPIO_Init+0xec>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	e001      	b.n	8004238 <HAL_GPIO_Init+0xf0>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	3304      	adds	r3, #4
 8004238:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2bff      	cmp	r3, #255	; 0xff
 800423e:	d802      	bhi.n	8004246 <HAL_GPIO_Init+0xfe>
 8004240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	e002      	b.n	800424c <HAL_GPIO_Init+0x104>
 8004246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004248:	3b08      	subs	r3, #8
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	210f      	movs	r1, #15
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	fa01 f303 	lsl.w	r3, r1, r3
 800425a:	43db      	mvns	r3, r3
 800425c:	401a      	ands	r2, r3
 800425e:	6a39      	ldr	r1, [r7, #32]
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	fa01 f303 	lsl.w	r3, r1, r3
 8004266:	431a      	orrs	r2, r3
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8096 	beq.w	80043a6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800427a:	4b59      	ldr	r3, [pc, #356]	; (80043e0 <HAL_GPIO_Init+0x298>)
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	4a58      	ldr	r2, [pc, #352]	; (80043e0 <HAL_GPIO_Init+0x298>)
 8004280:	f043 0301 	orr.w	r3, r3, #1
 8004284:	6193      	str	r3, [r2, #24]
 8004286:	4b56      	ldr	r3, [pc, #344]	; (80043e0 <HAL_GPIO_Init+0x298>)
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	60bb      	str	r3, [r7, #8]
 8004290:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004292:	4a54      	ldr	r2, [pc, #336]	; (80043e4 <HAL_GPIO_Init+0x29c>)
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	089b      	lsrs	r3, r3, #2
 8004298:	3302      	adds	r3, #2
 800429a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	220f      	movs	r2, #15
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a4b      	ldr	r2, [pc, #300]	; (80043e8 <HAL_GPIO_Init+0x2a0>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d013      	beq.n	80042e6 <HAL_GPIO_Init+0x19e>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4a4a      	ldr	r2, [pc, #296]	; (80043ec <HAL_GPIO_Init+0x2a4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d00d      	beq.n	80042e2 <HAL_GPIO_Init+0x19a>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	4a49      	ldr	r2, [pc, #292]	; (80043f0 <HAL_GPIO_Init+0x2a8>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d007      	beq.n	80042de <HAL_GPIO_Init+0x196>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	4a48      	ldr	r2, [pc, #288]	; (80043f4 <HAL_GPIO_Init+0x2ac>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d101      	bne.n	80042da <HAL_GPIO_Init+0x192>
 80042d6:	2303      	movs	r3, #3
 80042d8:	e006      	b.n	80042e8 <HAL_GPIO_Init+0x1a0>
 80042da:	2304      	movs	r3, #4
 80042dc:	e004      	b.n	80042e8 <HAL_GPIO_Init+0x1a0>
 80042de:	2302      	movs	r3, #2
 80042e0:	e002      	b.n	80042e8 <HAL_GPIO_Init+0x1a0>
 80042e2:	2301      	movs	r3, #1
 80042e4:	e000      	b.n	80042e8 <HAL_GPIO_Init+0x1a0>
 80042e6:	2300      	movs	r3, #0
 80042e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ea:	f002 0203 	and.w	r2, r2, #3
 80042ee:	0092      	lsls	r2, r2, #2
 80042f0:	4093      	lsls	r3, r2
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80042f8:	493a      	ldr	r1, [pc, #232]	; (80043e4 <HAL_GPIO_Init+0x29c>)
 80042fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fc:	089b      	lsrs	r3, r3, #2
 80042fe:	3302      	adds	r3, #2
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004312:	4b39      	ldr	r3, [pc, #228]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	4938      	ldr	r1, [pc, #224]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	4313      	orrs	r3, r2
 800431c:	600b      	str	r3, [r1, #0]
 800431e:	e006      	b.n	800432e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004320:	4b35      	ldr	r3, [pc, #212]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	43db      	mvns	r3, r3
 8004328:	4933      	ldr	r1, [pc, #204]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800432a:	4013      	ands	r3, r2
 800432c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d006      	beq.n	8004348 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800433a:	4b2f      	ldr	r3, [pc, #188]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	492e      	ldr	r1, [pc, #184]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004340:	69bb      	ldr	r3, [r7, #24]
 8004342:	4313      	orrs	r3, r2
 8004344:	604b      	str	r3, [r1, #4]
 8004346:	e006      	b.n	8004356 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004348:	4b2b      	ldr	r3, [pc, #172]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	43db      	mvns	r3, r3
 8004350:	4929      	ldr	r1, [pc, #164]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004352:	4013      	ands	r3, r2
 8004354:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d006      	beq.n	8004370 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004362:	4b25      	ldr	r3, [pc, #148]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004364:	689a      	ldr	r2, [r3, #8]
 8004366:	4924      	ldr	r1, [pc, #144]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	4313      	orrs	r3, r2
 800436c:	608b      	str	r3, [r1, #8]
 800436e:	e006      	b.n	800437e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004370:	4b21      	ldr	r3, [pc, #132]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	43db      	mvns	r3, r3
 8004378:	491f      	ldr	r1, [pc, #124]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800437a:	4013      	ands	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800438a:	4b1b      	ldr	r3, [pc, #108]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	491a      	ldr	r1, [pc, #104]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	4313      	orrs	r3, r2
 8004394:	60cb      	str	r3, [r1, #12]
 8004396:	e006      	b.n	80043a6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004398:	4b17      	ldr	r3, [pc, #92]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 800439a:	68da      	ldr	r2, [r3, #12]
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	43db      	mvns	r3, r3
 80043a0:	4915      	ldr	r1, [pc, #84]	; (80043f8 <HAL_GPIO_Init+0x2b0>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80043a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a8:	3301      	adds	r3, #1
 80043aa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b2:	fa22 f303 	lsr.w	r3, r2, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f47f aed0 	bne.w	800415c <HAL_GPIO_Init+0x14>
  }
}
 80043bc:	bf00      	nop
 80043be:	372c      	adds	r7, #44	; 0x2c
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bc80      	pop	{r7}
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	10210000 	.word	0x10210000
 80043cc:	10110000 	.word	0x10110000
 80043d0:	10120000 	.word	0x10120000
 80043d4:	10310000 	.word	0x10310000
 80043d8:	10320000 	.word	0x10320000
 80043dc:	10220000 	.word	0x10220000
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40010000 	.word	0x40010000
 80043e8:	40010800 	.word	0x40010800
 80043ec:	40010c00 	.word	0x40010c00
 80043f0:	40011000 	.word	0x40011000
 80043f4:	40011400 	.word	0x40011400
 80043f8:	40010400 	.word	0x40010400

080043fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	460b      	mov	r3, r1
 8004406:	807b      	strh	r3, [r7, #2]
 8004408:	4613      	mov	r3, r2
 800440a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800440c:	787b      	ldrb	r3, [r7, #1]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004412:	887a      	ldrh	r2, [r7, #2]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004418:	e003      	b.n	8004422 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800441a:	887b      	ldrh	r3, [r7, #2]
 800441c:	041a      	lsls	r2, r3, #16
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	611a      	str	r2, [r3, #16]
}
 8004422:	bf00      	nop
 8004424:	370c      	adds	r7, #12
 8004426:	46bd      	mov	sp, r7
 8004428:	bc80      	pop	{r7}
 800442a:	4770      	bx	lr

0800442c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e26c      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0301 	and.w	r3, r3, #1
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 8087 	beq.w	800455a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800444c:	4b92      	ldr	r3, [pc, #584]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 030c 	and.w	r3, r3, #12
 8004454:	2b04      	cmp	r3, #4
 8004456:	d00c      	beq.n	8004472 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004458:	4b8f      	ldr	r3, [pc, #572]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 030c 	and.w	r3, r3, #12
 8004460:	2b08      	cmp	r3, #8
 8004462:	d112      	bne.n	800448a <HAL_RCC_OscConfig+0x5e>
 8004464:	4b8c      	ldr	r3, [pc, #560]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800446c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004470:	d10b      	bne.n	800448a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004472:	4b89      	ldr	r3, [pc, #548]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d06c      	beq.n	8004558 <HAL_RCC_OscConfig+0x12c>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d168      	bne.n	8004558 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e246      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004492:	d106      	bne.n	80044a2 <HAL_RCC_OscConfig+0x76>
 8004494:	4b80      	ldr	r3, [pc, #512]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a7f      	ldr	r2, [pc, #508]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800449a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	e02e      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10c      	bne.n	80044c4 <HAL_RCC_OscConfig+0x98>
 80044aa:	4b7b      	ldr	r3, [pc, #492]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a7a      	ldr	r2, [pc, #488]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b4:	6013      	str	r3, [r2, #0]
 80044b6:	4b78      	ldr	r3, [pc, #480]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a77      	ldr	r2, [pc, #476]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e01d      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044cc:	d10c      	bne.n	80044e8 <HAL_RCC_OscConfig+0xbc>
 80044ce:	4b72      	ldr	r3, [pc, #456]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a71      	ldr	r2, [pc, #452]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	4b6f      	ldr	r3, [pc, #444]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6e      	ldr	r2, [pc, #440]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	e00b      	b.n	8004500 <HAL_RCC_OscConfig+0xd4>
 80044e8:	4b6b      	ldr	r3, [pc, #428]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a6a      	ldr	r2, [pc, #424]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	4b68      	ldr	r3, [pc, #416]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a67      	ldr	r2, [pc, #412]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80044fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d013      	beq.n	8004530 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004508:	f7fe feb0 	bl	800326c <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004510:	f7fe feac 	bl	800326c <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b64      	cmp	r3, #100	; 0x64
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e1fa      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	4b5d      	ldr	r3, [pc, #372]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0xe4>
 800452e:	e014      	b.n	800455a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7fe fe9c 	bl	800326c <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004538:	f7fe fe98 	bl	800326c <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	; 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e1e6      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800454a:	4b53      	ldr	r3, [pc, #332]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0x10c>
 8004556:	e000      	b.n	800455a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d063      	beq.n	800462e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004566:	4b4c      	ldr	r3, [pc, #304]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00b      	beq.n	800458a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004572:	4b49      	ldr	r3, [pc, #292]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f003 030c 	and.w	r3, r3, #12
 800457a:	2b08      	cmp	r3, #8
 800457c:	d11c      	bne.n	80045b8 <HAL_RCC_OscConfig+0x18c>
 800457e:	4b46      	ldr	r3, [pc, #280]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d116      	bne.n	80045b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800458a:	4b43      	ldr	r3, [pc, #268]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <HAL_RCC_OscConfig+0x176>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d001      	beq.n	80045a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e1ba      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045a2:	4b3d      	ldr	r3, [pc, #244]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	4939      	ldr	r1, [pc, #228]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b6:	e03a      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d020      	beq.n	8004602 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c0:	4b36      	ldr	r3, [pc, #216]	; (800469c <HAL_RCC_OscConfig+0x270>)
 80045c2:	2201      	movs	r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045c6:	f7fe fe51 	bl	800326c <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045ce:	f7fe fe4d 	bl	800326c <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e19b      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e0:	4b2d      	ldr	r3, [pc, #180]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0f0      	beq.n	80045ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ec:	4b2a      	ldr	r3, [pc, #168]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4927      	ldr	r1, [pc, #156]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	600b      	str	r3, [r1, #0]
 8004600:	e015      	b.n	800462e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004602:	4b26      	ldr	r3, [pc, #152]	; (800469c <HAL_RCC_OscConfig+0x270>)
 8004604:	2200      	movs	r2, #0
 8004606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004608:	f7fe fe30 	bl	800326c <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004610:	f7fe fe2c 	bl	800326c <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e17a      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004622:	4b1d      	ldr	r3, [pc, #116]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d03a      	beq.n	80046b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	699b      	ldr	r3, [r3, #24]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d019      	beq.n	8004676 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004642:	4b17      	ldr	r3, [pc, #92]	; (80046a0 <HAL_RCC_OscConfig+0x274>)
 8004644:	2201      	movs	r2, #1
 8004646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004648:	f7fe fe10 	bl	800326c <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004650:	f7fe fe0c 	bl	800326c <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e15a      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004662:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <HAL_RCC_OscConfig+0x26c>)
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f0      	beq.n	8004650 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800466e:	2001      	movs	r0, #1
 8004670:	f000 fb0a 	bl	8004c88 <RCC_Delay>
 8004674:	e01c      	b.n	80046b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004676:	4b0a      	ldr	r3, [pc, #40]	; (80046a0 <HAL_RCC_OscConfig+0x274>)
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800467c:	f7fe fdf6 	bl	800326c <HAL_GetTick>
 8004680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004682:	e00f      	b.n	80046a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004684:	f7fe fdf2 	bl	800326c <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d908      	bls.n	80046a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	e140      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
 8004696:	bf00      	nop
 8004698:	40021000 	.word	0x40021000
 800469c:	42420000 	.word	0x42420000
 80046a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046a4:	4b9e      	ldr	r3, [pc, #632]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d1e9      	bne.n	8004684 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	f000 80a6 	beq.w	800480a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046be:	2300      	movs	r3, #0
 80046c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046c2:	4b97      	ldr	r3, [pc, #604]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d10d      	bne.n	80046ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ce:	4b94      	ldr	r3, [pc, #592]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	4a93      	ldr	r2, [pc, #588]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d8:	61d3      	str	r3, [r2, #28]
 80046da:	4b91      	ldr	r3, [pc, #580]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80046dc:	69db      	ldr	r3, [r3, #28]
 80046de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046e2:	60bb      	str	r3, [r7, #8]
 80046e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046e6:	2301      	movs	r3, #1
 80046e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ea:	4b8e      	ldr	r3, [pc, #568]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d118      	bne.n	8004728 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046f6:	4b8b      	ldr	r3, [pc, #556]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a8a      	ldr	r2, [pc, #552]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 80046fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004700:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004702:	f7fe fdb3 	bl	800326c <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800470a:	f7fe fdaf 	bl	800326c <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b64      	cmp	r3, #100	; 0x64
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e0fd      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800471c:	4b81      	ldr	r3, [pc, #516]	; (8004924 <HAL_RCC_OscConfig+0x4f8>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d0f0      	beq.n	800470a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d106      	bne.n	800473e <HAL_RCC_OscConfig+0x312>
 8004730:	4b7b      	ldr	r3, [pc, #492]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	4a7a      	ldr	r2, [pc, #488]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004736:	f043 0301 	orr.w	r3, r3, #1
 800473a:	6213      	str	r3, [r2, #32]
 800473c:	e02d      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d10c      	bne.n	8004760 <HAL_RCC_OscConfig+0x334>
 8004746:	4b76      	ldr	r3, [pc, #472]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	4a75      	ldr	r2, [pc, #468]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800474c:	f023 0301 	bic.w	r3, r3, #1
 8004750:	6213      	str	r3, [r2, #32]
 8004752:	4b73      	ldr	r3, [pc, #460]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004754:	6a1b      	ldr	r3, [r3, #32]
 8004756:	4a72      	ldr	r2, [pc, #456]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004758:	f023 0304 	bic.w	r3, r3, #4
 800475c:	6213      	str	r3, [r2, #32]
 800475e:	e01c      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	2b05      	cmp	r3, #5
 8004766:	d10c      	bne.n	8004782 <HAL_RCC_OscConfig+0x356>
 8004768:	4b6d      	ldr	r3, [pc, #436]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	4a6c      	ldr	r2, [pc, #432]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800476e:	f043 0304 	orr.w	r3, r3, #4
 8004772:	6213      	str	r3, [r2, #32]
 8004774:	4b6a      	ldr	r3, [pc, #424]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	4a69      	ldr	r2, [pc, #420]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800477a:	f043 0301 	orr.w	r3, r3, #1
 800477e:	6213      	str	r3, [r2, #32]
 8004780:	e00b      	b.n	800479a <HAL_RCC_OscConfig+0x36e>
 8004782:	4b67      	ldr	r3, [pc, #412]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004784:	6a1b      	ldr	r3, [r3, #32]
 8004786:	4a66      	ldr	r2, [pc, #408]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004788:	f023 0301 	bic.w	r3, r3, #1
 800478c:	6213      	str	r3, [r2, #32]
 800478e:	4b64      	ldr	r3, [pc, #400]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	4a63      	ldr	r2, [pc, #396]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004794:	f023 0304 	bic.w	r3, r3, #4
 8004798:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d015      	beq.n	80047ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a2:	f7fe fd63 	bl	800326c <HAL_GetTick>
 80047a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a8:	e00a      	b.n	80047c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047aa:	f7fe fd5f 	bl	800326c <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d901      	bls.n	80047c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e0ab      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c0:	4b57      	ldr	r3, [pc, #348]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80047c2:	6a1b      	ldr	r3, [r3, #32]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0ee      	beq.n	80047aa <HAL_RCC_OscConfig+0x37e>
 80047cc:	e014      	b.n	80047f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ce:	f7fe fd4d 	bl	800326c <HAL_GetTick>
 80047d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047d4:	e00a      	b.n	80047ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047d6:	f7fe fd49 	bl	800326c <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	693b      	ldr	r3, [r7, #16]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e095      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ec:	4b4c      	ldr	r3, [pc, #304]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1ee      	bne.n	80047d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047f8:	7dfb      	ldrb	r3, [r7, #23]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d105      	bne.n	800480a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047fe:	4b48      	ldr	r3, [pc, #288]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	4a47      	ldr	r2, [pc, #284]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004804:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004808:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	2b00      	cmp	r3, #0
 8004810:	f000 8081 	beq.w	8004916 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004814:	4b42      	ldr	r3, [pc, #264]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f003 030c 	and.w	r3, r3, #12
 800481c:	2b08      	cmp	r3, #8
 800481e:	d061      	beq.n	80048e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d146      	bne.n	80048b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004828:	4b3f      	ldr	r3, [pc, #252]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 800482a:	2200      	movs	r2, #0
 800482c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800482e:	f7fe fd1d 	bl	800326c <HAL_GetTick>
 8004832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004834:	e008      	b.n	8004848 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004836:	f7fe fd19 	bl	800326c <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b02      	cmp	r3, #2
 8004842:	d901      	bls.n	8004848 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e067      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004848:	4b35      	ldr	r3, [pc, #212]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1f0      	bne.n	8004836 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800485c:	d108      	bne.n	8004870 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800485e:	4b30      	ldr	r3, [pc, #192]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	492d      	ldr	r1, [pc, #180]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 800486c:	4313      	orrs	r3, r2
 800486e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004870:	4b2b      	ldr	r3, [pc, #172]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a19      	ldr	r1, [r3, #32]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	430b      	orrs	r3, r1
 8004882:	4927      	ldr	r1, [pc, #156]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 8004884:	4313      	orrs	r3, r2
 8004886:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004888:	4b27      	ldr	r3, [pc, #156]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488e:	f7fe fced 	bl	800326c <HAL_GetTick>
 8004892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004894:	e008      	b.n	80048a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004896:	f7fe fce9 	bl	800326c <HAL_GetTick>
 800489a:	4602      	mov	r2, r0
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	1ad3      	subs	r3, r2, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d901      	bls.n	80048a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	e037      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048a8:	4b1d      	ldr	r3, [pc, #116]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0f0      	beq.n	8004896 <HAL_RCC_OscConfig+0x46a>
 80048b4:	e02f      	b.n	8004916 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b6:	4b1c      	ldr	r3, [pc, #112]	; (8004928 <HAL_RCC_OscConfig+0x4fc>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048bc:	f7fe fcd6 	bl	800326c <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c4:	f7fe fcd2 	bl	800326c <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e020      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f0      	bne.n	80048c4 <HAL_RCC_OscConfig+0x498>
 80048e2:	e018      	b.n	8004916 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	69db      	ldr	r3, [r3, #28]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	d101      	bne.n	80048f0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e013      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_OscConfig+0x4f4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a1b      	ldr	r3, [r3, #32]
 8004900:	429a      	cmp	r2, r3
 8004902:	d106      	bne.n	8004912 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800490e:	429a      	cmp	r2, r3
 8004910:	d001      	beq.n	8004916 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	40021000 	.word	0x40021000
 8004924:	40007000 	.word	0x40007000
 8004928:	42420060 	.word	0x42420060

0800492c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d101      	bne.n	8004940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e0d0      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004940:	4b6a      	ldr	r3, [pc, #424]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	429a      	cmp	r2, r3
 800494c:	d910      	bls.n	8004970 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494e:	4b67      	ldr	r3, [pc, #412]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 0207 	bic.w	r2, r3, #7
 8004956:	4965      	ldr	r1, [pc, #404]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	4313      	orrs	r3, r2
 800495c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b63      	ldr	r3, [pc, #396]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e0b8      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d020      	beq.n	80049be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0304 	and.w	r3, r3, #4
 8004984:	2b00      	cmp	r3, #0
 8004986:	d005      	beq.n	8004994 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004988:	4b59      	ldr	r3, [pc, #356]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	4a58      	ldr	r2, [pc, #352]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 800498e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004992:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049a0:	4b53      	ldr	r3, [pc, #332]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	4a52      	ldr	r2, [pc, #328]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049a6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80049aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ac:	4b50      	ldr	r3, [pc, #320]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	494d      	ldr	r1, [pc, #308]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d040      	beq.n	8004a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d107      	bne.n	80049e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049d2:	4b47      	ldr	r3, [pc, #284]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d115      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e07f      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2b02      	cmp	r3, #2
 80049e8:	d107      	bne.n	80049fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ea:	4b41      	ldr	r3, [pc, #260]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d109      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e073      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049fa:	4b3d      	ldr	r3, [pc, #244]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e06b      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a0a:	4b39      	ldr	r3, [pc, #228]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f023 0203 	bic.w	r2, r3, #3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	4936      	ldr	r1, [pc, #216]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a1c:	f7fe fc26 	bl	800326c <HAL_GetTick>
 8004a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a22:	e00a      	b.n	8004a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a24:	f7fe fc22 	bl	800326c <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e053      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a3a:	4b2d      	ldr	r3, [pc, #180]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f003 020c 	and.w	r2, r3, #12
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d1eb      	bne.n	8004a24 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a4c:	4b27      	ldr	r3, [pc, #156]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d210      	bcs.n	8004a7c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a5a:	4b24      	ldr	r3, [pc, #144]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f023 0207 	bic.w	r2, r3, #7
 8004a62:	4922      	ldr	r1, [pc, #136]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a6a:	4b20      	ldr	r3, [pc, #128]	; (8004aec <HAL_RCC_ClockConfig+0x1c0>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d001      	beq.n	8004a7c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e032      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d008      	beq.n	8004a9a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a88:	4b19      	ldr	r3, [pc, #100]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	4916      	ldr	r1, [pc, #88]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 0308 	and.w	r3, r3, #8
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d009      	beq.n	8004aba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004aa6:	4b12      	ldr	r3, [pc, #72]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	00db      	lsls	r3, r3, #3
 8004ab4:	490e      	ldr	r1, [pc, #56]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004aba:	f000 f821 	bl	8004b00 <HAL_RCC_GetSysClockFreq>
 8004abe:	4601      	mov	r1, r0
 8004ac0:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	091b      	lsrs	r3, r3, #4
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	4a0a      	ldr	r2, [pc, #40]	; (8004af4 <HAL_RCC_ClockConfig+0x1c8>)
 8004acc:	5cd3      	ldrb	r3, [r2, r3]
 8004ace:	fa21 f303 	lsr.w	r3, r1, r3
 8004ad2:	4a09      	ldr	r2, [pc, #36]	; (8004af8 <HAL_RCC_ClockConfig+0x1cc>)
 8004ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ad6:	4b09      	ldr	r3, [pc, #36]	; (8004afc <HAL_RCC_ClockConfig+0x1d0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fd ff2e 	bl	800293c <HAL_InitTick>

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40022000 	.word	0x40022000
 8004af0:	40021000 	.word	0x40021000
 8004af4:	0800a410 	.word	0x0800a410
 8004af8:	20000064 	.word	0x20000064
 8004afc:	20000068 	.word	0x20000068

08004b00 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b00:	b490      	push	{r4, r7}
 8004b02:	b08a      	sub	sp, #40	; 0x28
 8004b04:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b06:	4b2a      	ldr	r3, [pc, #168]	; (8004bb0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b08:	1d3c      	adds	r4, r7, #4
 8004b0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b0c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b10:	4b28      	ldr	r3, [pc, #160]	; (8004bb4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b12:	881b      	ldrh	r3, [r3, #0]
 8004b14:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	61fb      	str	r3, [r7, #28]
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	2300      	movs	r3, #0
 8004b20:	627b      	str	r3, [r7, #36]	; 0x24
 8004b22:	2300      	movs	r3, #0
 8004b24:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b26:	2300      	movs	r3, #0
 8004b28:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b2a:	4b23      	ldr	r3, [pc, #140]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d002      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x40>
 8004b3a:	2b08      	cmp	r3, #8
 8004b3c:	d003      	beq.n	8004b46 <HAL_RCC_GetSysClockFreq+0x46>
 8004b3e:	e02d      	b.n	8004b9c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b40:	4b1e      	ldr	r3, [pc, #120]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b42:	623b      	str	r3, [r7, #32]
      break;
 8004b44:	e02d      	b.n	8004ba2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	0c9b      	lsrs	r3, r3, #18
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b52:	4413      	add	r3, r2
 8004b54:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b58:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d013      	beq.n	8004b8c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b64:	4b14      	ldr	r3, [pc, #80]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	0c5b      	lsrs	r3, r3, #17
 8004b6a:	f003 0301 	and.w	r3, r3, #1
 8004b6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b72:	4413      	add	r3, r2
 8004b74:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004b78:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	4a0f      	ldr	r2, [pc, #60]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b7e:	fb02 f203 	mul.w	r2, r2, r3
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
 8004b8a:	e004      	b.n	8004b96 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	4a0c      	ldr	r2, [pc, #48]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b98:	623b      	str	r3, [r7, #32]
      break;
 8004b9a:	e002      	b.n	8004ba2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b9c:	4b07      	ldr	r3, [pc, #28]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b9e:	623b      	str	r3, [r7, #32]
      break;
 8004ba0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3728      	adds	r7, #40	; 0x28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc90      	pop	{r4, r7}
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	0800a3e0 	.word	0x0800a3e0
 8004bb4:	0800a3f0 	.word	0x0800a3f0
 8004bb8:	40021000 	.word	0x40021000
 8004bbc:	007a1200 	.word	0x007a1200
 8004bc0:	003d0900 	.word	0x003d0900

08004bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bc8:	4b02      	ldr	r3, [pc, #8]	; (8004bd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bca:	681b      	ldr	r3, [r3, #0]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr
 8004bd4:	20000064 	.word	0x20000064

08004bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004bdc:	f7ff fff2 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004be0:	4601      	mov	r1, r0
 8004be2:	4b05      	ldr	r3, [pc, #20]	; (8004bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	0a1b      	lsrs	r3, r3, #8
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	4a03      	ldr	r2, [pc, #12]	; (8004bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bee:	5cd3      	ldrb	r3, [r2, r3]
 8004bf0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	0800a420 	.word	0x0800a420

08004c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c04:	f7ff ffde 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004c08:	4601      	mov	r1, r0
 8004c0a:	4b05      	ldr	r3, [pc, #20]	; (8004c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	0adb      	lsrs	r3, r3, #11
 8004c10:	f003 0307 	and.w	r3, r3, #7
 8004c14:	4a03      	ldr	r2, [pc, #12]	; (8004c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c16:	5cd3      	ldrb	r3, [r2, r3]
 8004c18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40021000 	.word	0x40021000
 8004c24:	0800a420 	.word	0x0800a420

08004c28 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	220f      	movs	r2, #15
 8004c36:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c38:	4b11      	ldr	r3, [pc, #68]	; (8004c80 <HAL_RCC_GetClockConfig+0x58>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	f003 0203 	and.w	r2, r3, #3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c44:	4b0e      	ldr	r3, [pc, #56]	; (8004c80 <HAL_RCC_GetClockConfig+0x58>)
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c50:	4b0b      	ldr	r3, [pc, #44]	; (8004c80 <HAL_RCC_GetClockConfig+0x58>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004c5c:	4b08      	ldr	r3, [pc, #32]	; (8004c80 <HAL_RCC_GetClockConfig+0x58>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	08db      	lsrs	r3, r3, #3
 8004c62:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c6a:	4b06      	ldr	r3, [pc, #24]	; (8004c84 <HAL_RCC_GetClockConfig+0x5c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0207 	and.w	r2, r3, #7
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr
 8004c80:	40021000 	.word	0x40021000
 8004c84:	40022000 	.word	0x40022000

08004c88 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c90:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <RCC_Delay+0x34>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a0a      	ldr	r2, [pc, #40]	; (8004cc0 <RCC_Delay+0x38>)
 8004c96:	fba2 2303 	umull	r2, r3, r2, r3
 8004c9a:	0a5b      	lsrs	r3, r3, #9
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004ca4:	bf00      	nop
  }
  while (Delay --);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	1e5a      	subs	r2, r3, #1
 8004caa:	60fa      	str	r2, [r7, #12]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1f9      	bne.n	8004ca4 <RCC_Delay+0x1c>
}
 8004cb0:	bf00      	nop
 8004cb2:	3714      	adds	r7, #20
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bc80      	pop	{r7}
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	20000064 	.word	0x20000064
 8004cc0:	10624dd3 	.word	0x10624dd3

08004cc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	613b      	str	r3, [r7, #16]
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d07d      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ce4:	4b4f      	ldr	r3, [pc, #316]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10d      	bne.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cf0:	4b4c      	ldr	r3, [pc, #304]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	4a4b      	ldr	r2, [pc, #300]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cfa:	61d3      	str	r3, [r2, #28]
 8004cfc:	4b49      	ldr	r3, [pc, #292]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cfe:	69db      	ldr	r3, [r3, #28]
 8004d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d04:	60bb      	str	r3, [r7, #8]
 8004d06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d0c:	4b46      	ldr	r3, [pc, #280]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d118      	bne.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d18:	4b43      	ldr	r3, [pc, #268]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a42      	ldr	r2, [pc, #264]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d24:	f7fe faa2 	bl	800326c <HAL_GetTick>
 8004d28:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d2a:	e008      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d2c:	f7fe fa9e 	bl	800326c <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b64      	cmp	r3, #100	; 0x64
 8004d38:	d901      	bls.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e06d      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3e:	4b3a      	ldr	r3, [pc, #232]	; (8004e28 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d0f0      	beq.n	8004d2c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d4a:	4b36      	ldr	r3, [pc, #216]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d4c:	6a1b      	ldr	r3, [r3, #32]
 8004d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d52:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d02e      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d027      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d68:	4b2e      	ldr	r3, [pc, #184]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d70:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d72:	4b2e      	ldr	r3, [pc, #184]	; (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d78:	4b2c      	ldr	r3, [pc, #176]	; (8004e2c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d7e:	4a29      	ldr	r2, [pc, #164]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d014      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d8e:	f7fe fa6d 	bl	800326c <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d94:	e00a      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d96:	f7fe fa69 	bl	800326c <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d901      	bls.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e036      	b.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dac:	4b1d      	ldr	r3, [pc, #116]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d0ee      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004db8:	4b1a      	ldr	r3, [pc, #104]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	4917      	ldr	r1, [pc, #92]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004dca:	7dfb      	ldrb	r3, [r7, #23]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d105      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dd0:	4b14      	ldr	r3, [pc, #80]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd2:	69db      	ldr	r3, [r3, #28]
 8004dd4:	4a13      	ldr	r2, [pc, #76]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dda:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d008      	beq.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004de8:	4b0e      	ldr	r3, [pc, #56]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	490b      	ldr	r1, [pc, #44]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004df6:	4313      	orrs	r3, r2
 8004df8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0310 	and.w	r3, r3, #16
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d008      	beq.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e06:	4b07      	ldr	r3, [pc, #28]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	4904      	ldr	r1, [pc, #16]	; (8004e24 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	40021000 	.word	0x40021000
 8004e28:	40007000 	.word	0x40007000
 8004e2c:	42420440 	.word	0x42420440

08004e30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d101      	bne.n	8004e42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e041      	b.n	8004ec6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d106      	bne.n	8004e5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f7fd fbf4 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2202      	movs	r2, #2
 8004e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	3304      	adds	r3, #4
 8004e6c:	4619      	mov	r1, r3
 8004e6e:	4610      	mov	r0, r2
 8004e70:	f000 fc66 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3708      	adds	r7, #8
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
	...

08004ed0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d001      	beq.n	8004ee8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e032      	b.n	8004f4e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2202      	movs	r2, #2
 8004eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a18      	ldr	r2, [pc, #96]	; (8004f58 <HAL_TIM_Base_Start+0x88>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d00e      	beq.n	8004f18 <HAL_TIM_Base_Start+0x48>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f02:	d009      	beq.n	8004f18 <HAL_TIM_Base_Start+0x48>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a14      	ldr	r2, [pc, #80]	; (8004f5c <HAL_TIM_Base_Start+0x8c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d004      	beq.n	8004f18 <HAL_TIM_Base_Start+0x48>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a13      	ldr	r2, [pc, #76]	; (8004f60 <HAL_TIM_Base_Start+0x90>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d111      	bne.n	8004f3c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b06      	cmp	r3, #6
 8004f28:	d010      	beq.n	8004f4c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f042 0201 	orr.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f3a:	e007      	b.n	8004f4c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f042 0201 	orr.w	r2, r2, #1
 8004f4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr
 8004f58:	40012c00 	.word	0x40012c00
 8004f5c:	40000400 	.word	0x40000400
 8004f60:	40000800 	.word	0x40000800

08004f64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b085      	sub	sp, #20
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d001      	beq.n	8004f7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e03a      	b.n	8004ff2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2202      	movs	r2, #2
 8004f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a18      	ldr	r2, [pc, #96]	; (8004ffc <HAL_TIM_Base_Start_IT+0x98>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d00e      	beq.n	8004fbc <HAL_TIM_Base_Start_IT+0x58>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fa6:	d009      	beq.n	8004fbc <HAL_TIM_Base_Start_IT+0x58>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a14      	ldr	r2, [pc, #80]	; (8005000 <HAL_TIM_Base_Start_IT+0x9c>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d004      	beq.n	8004fbc <HAL_TIM_Base_Start_IT+0x58>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a13      	ldr	r2, [pc, #76]	; (8005004 <HAL_TIM_Base_Start_IT+0xa0>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d111      	bne.n	8004fe0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	f003 0307 	and.w	r3, r3, #7
 8004fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2b06      	cmp	r3, #6
 8004fcc:	d010      	beq.n	8004ff0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0201 	orr.w	r2, r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fde:	e007      	b.n	8004ff0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0201 	orr.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ff0:	2300      	movs	r3, #0
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3714      	adds	r7, #20
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bc80      	pop	{r7}
 8004ffa:	4770      	bx	lr
 8004ffc:	40012c00 	.word	0x40012c00
 8005000:	40000400 	.word	0x40000400
 8005004:	40000800 	.word	0x40000800

08005008 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e041      	b.n	800509e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005020:	b2db      	uxtb	r3, r3
 8005022:	2b00      	cmp	r3, #0
 8005024:	d106      	bne.n	8005034 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f839 	bl	80050a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	3304      	adds	r3, #4
 8005044:	4619      	mov	r1, r3
 8005046:	4610      	mov	r0, r2
 8005048:	f000 fb7a 	bl	8005740 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2201      	movs	r2, #1
 8005050:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2201      	movs	r2, #1
 8005070:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2201      	movs	r2, #1
 8005090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050a6:	b480      	push	{r7}
 80050a8:	b083      	sub	sp, #12
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050ae:	bf00      	nop
 80050b0:	370c      	adds	r7, #12
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d109      	bne.n	80050dc <HAL_TIM_PWM_Start+0x24>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	bf14      	ite	ne
 80050d4:	2301      	movne	r3, #1
 80050d6:	2300      	moveq	r3, #0
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	e022      	b.n	8005122 <HAL_TIM_PWM_Start+0x6a>
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	2b04      	cmp	r3, #4
 80050e0:	d109      	bne.n	80050f6 <HAL_TIM_PWM_Start+0x3e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	bf14      	ite	ne
 80050ee:	2301      	movne	r3, #1
 80050f0:	2300      	moveq	r3, #0
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	e015      	b.n	8005122 <HAL_TIM_PWM_Start+0x6a>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d109      	bne.n	8005110 <HAL_TIM_PWM_Start+0x58>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b01      	cmp	r3, #1
 8005106:	bf14      	ite	ne
 8005108:	2301      	movne	r3, #1
 800510a:	2300      	moveq	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	e008      	b.n	8005122 <HAL_TIM_PWM_Start+0x6a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b01      	cmp	r3, #1
 800511a:	bf14      	ite	ne
 800511c:	2301      	movne	r3, #1
 800511e:	2300      	moveq	r3, #0
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e05e      	b.n	80051e8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d104      	bne.n	800513a <HAL_TIM_PWM_Start+0x82>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005138:	e013      	b.n	8005162 <HAL_TIM_PWM_Start+0xaa>
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	2b04      	cmp	r3, #4
 800513e:	d104      	bne.n	800514a <HAL_TIM_PWM_Start+0x92>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005148:	e00b      	b.n	8005162 <HAL_TIM_PWM_Start+0xaa>
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	2b08      	cmp	r3, #8
 800514e:	d104      	bne.n	800515a <HAL_TIM_PWM_Start+0xa2>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2202      	movs	r2, #2
 8005154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005158:	e003      	b.n	8005162 <HAL_TIM_PWM_Start+0xaa>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2202      	movs	r2, #2
 800515e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2201      	movs	r2, #1
 8005168:	6839      	ldr	r1, [r7, #0]
 800516a:	4618      	mov	r0, r3
 800516c:	f000 fd68 	bl	8005c40 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a1e      	ldr	r2, [pc, #120]	; (80051f0 <HAL_TIM_PWM_Start+0x138>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d107      	bne.n	800518a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005188:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a18      	ldr	r2, [pc, #96]	; (80051f0 <HAL_TIM_PWM_Start+0x138>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d00e      	beq.n	80051b2 <HAL_TIM_PWM_Start+0xfa>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800519c:	d009      	beq.n	80051b2 <HAL_TIM_PWM_Start+0xfa>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a14      	ldr	r2, [pc, #80]	; (80051f4 <HAL_TIM_PWM_Start+0x13c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d004      	beq.n	80051b2 <HAL_TIM_PWM_Start+0xfa>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a12      	ldr	r2, [pc, #72]	; (80051f8 <HAL_TIM_PWM_Start+0x140>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d111      	bne.n	80051d6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f003 0307 	and.w	r3, r3, #7
 80051bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2b06      	cmp	r3, #6
 80051c2:	d010      	beq.n	80051e6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f042 0201 	orr.w	r2, r2, #1
 80051d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d4:	e007      	b.n	80051e6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f042 0201 	orr.w	r2, r2, #1
 80051e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	40012c00 	.word	0x40012c00
 80051f4:	40000400 	.word	0x40000400
 80051f8:	40000800 	.word	0x40000800

080051fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b082      	sub	sp, #8
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b02      	cmp	r3, #2
 8005210:	d122      	bne.n	8005258 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b02      	cmp	r3, #2
 800521e:	d11b      	bne.n	8005258 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f06f 0202 	mvn.w	r2, #2
 8005228:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699b      	ldr	r3, [r3, #24]
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 fa62 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 8005244:	e005      	b.n	8005252 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f000 fa55 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 fa64 	bl	800571a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	f003 0304 	and.w	r3, r3, #4
 8005262:	2b04      	cmp	r3, #4
 8005264:	d122      	bne.n	80052ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f003 0304 	and.w	r3, r3, #4
 8005270:	2b04      	cmp	r3, #4
 8005272:	d11b      	bne.n	80052ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f06f 0204 	mvn.w	r2, #4
 800527c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2202      	movs	r2, #2
 8005282:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800528e:	2b00      	cmp	r3, #0
 8005290:	d003      	beq.n	800529a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 fa38 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 8005298:	e005      	b.n	80052a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 fa2b 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 fa3a 	bl	800571a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	f003 0308 	and.w	r3, r3, #8
 80052b6:	2b08      	cmp	r3, #8
 80052b8:	d122      	bne.n	8005300 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	f003 0308 	and.w	r3, r3, #8
 80052c4:	2b08      	cmp	r3, #8
 80052c6:	d11b      	bne.n	8005300 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f06f 0208 	mvn.w	r2, #8
 80052d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2204      	movs	r2, #4
 80052d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	f003 0303 	and.w	r3, r3, #3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 fa0e 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 80052ec:	e005      	b.n	80052fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fa01 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	f000 fa10 	bl	800571a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0310 	and.w	r3, r3, #16
 800530a:	2b10      	cmp	r3, #16
 800530c:	d122      	bne.n	8005354 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	68db      	ldr	r3, [r3, #12]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	2b10      	cmp	r3, #16
 800531a:	d11b      	bne.n	8005354 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0210 	mvn.w	r2, #16
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2208      	movs	r2, #8
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f9e4 	bl	8005708 <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f9d7 	bl	80056f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f9e6 	bl	800571a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b01      	cmp	r3, #1
 8005360:	d10e      	bne.n	8005380 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f003 0301 	and.w	r3, r3, #1
 800536c:	2b01      	cmp	r3, #1
 800536e:	d107      	bne.n	8005380 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f06f 0201 	mvn.w	r2, #1
 8005378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	f7fd f8aa 	bl	80024d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691b      	ldr	r3, [r3, #16]
 8005386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800538a:	2b80      	cmp	r3, #128	; 0x80
 800538c:	d10e      	bne.n	80053ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005398:	2b80      	cmp	r3, #128	; 0x80
 800539a:	d107      	bne.n	80053ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80053a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 fd26 	bl	8005df8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	691b      	ldr	r3, [r3, #16]
 80053b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b6:	2b40      	cmp	r3, #64	; 0x40
 80053b8:	d10e      	bne.n	80053d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c4:	2b40      	cmp	r3, #64	; 0x40
 80053c6:	d107      	bne.n	80053d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80053d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f9aa 	bl	800572c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b20      	cmp	r3, #32
 80053e4:	d10e      	bne.n	8005404 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f003 0320 	and.w	r3, r3, #32
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	d107      	bne.n	8005404 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f06f 0220 	mvn.w	r2, #32
 80053fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fcf1 	bl	8005de6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005404:	bf00      	nop
 8005406:	3708      	adds	r7, #8
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005422:	2302      	movs	r3, #2
 8005424:	e0ac      	b.n	8005580 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b0c      	cmp	r3, #12
 8005432:	f200 809f 	bhi.w	8005574 <HAL_TIM_PWM_ConfigChannel+0x168>
 8005436:	a201      	add	r2, pc, #4	; (adr r2, 800543c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543c:	08005471 	.word	0x08005471
 8005440:	08005575 	.word	0x08005575
 8005444:	08005575 	.word	0x08005575
 8005448:	08005575 	.word	0x08005575
 800544c:	080054b1 	.word	0x080054b1
 8005450:	08005575 	.word	0x08005575
 8005454:	08005575 	.word	0x08005575
 8005458:	08005575 	.word	0x08005575
 800545c:	080054f3 	.word	0x080054f3
 8005460:	08005575 	.word	0x08005575
 8005464:	08005575 	.word	0x08005575
 8005468:	08005575 	.word	0x08005575
 800546c:	08005533 	.word	0x08005533
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68b9      	ldr	r1, [r7, #8]
 8005476:	4618      	mov	r0, r3
 8005478:	f000 f9c4 	bl	8005804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699a      	ldr	r2, [r3, #24]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f042 0208 	orr.w	r2, r2, #8
 800548a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	699a      	ldr	r2, [r3, #24]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0204 	bic.w	r2, r2, #4
 800549a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	6999      	ldr	r1, [r3, #24]
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	619a      	str	r2, [r3, #24]
      break;
 80054ae:	e062      	b.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68b9      	ldr	r1, [r7, #8]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 fa0a 	bl	80058d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	699a      	ldr	r2, [r3, #24]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6999      	ldr	r1, [r3, #24]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	021a      	lsls	r2, r3, #8
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	619a      	str	r2, [r3, #24]
      break;
 80054f0:	e041      	b.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68b9      	ldr	r1, [r7, #8]
 80054f8:	4618      	mov	r0, r3
 80054fa:	f000 fa53 	bl	80059a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	69da      	ldr	r2, [r3, #28]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f042 0208 	orr.w	r2, r2, #8
 800550c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0204 	bic.w	r2, r2, #4
 800551c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	69d9      	ldr	r1, [r3, #28]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	691a      	ldr	r2, [r3, #16]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	61da      	str	r2, [r3, #28]
      break;
 8005530:	e021      	b.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68b9      	ldr	r1, [r7, #8]
 8005538:	4618      	mov	r0, r3
 800553a:	f000 fa9d 	bl	8005a78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	69da      	ldr	r2, [r3, #28]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800554c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69da      	ldr	r2, [r3, #28]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800555c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	69d9      	ldr	r1, [r3, #28]
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	021a      	lsls	r2, r3, #8
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	430a      	orrs	r2, r1
 8005570:	61da      	str	r2, [r3, #28]
      break;
 8005572:	e000      	b.n	8005576 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005574:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3710      	adds	r7, #16
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <HAL_TIM_ConfigClockSource+0x18>
 800559c:	2302      	movs	r3, #2
 800559e:	e0a6      	b.n	80056ee <HAL_TIM_ConfigClockSource+0x166>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b40      	cmp	r3, #64	; 0x40
 80055d6:	d067      	beq.n	80056a8 <HAL_TIM_ConfigClockSource+0x120>
 80055d8:	2b40      	cmp	r3, #64	; 0x40
 80055da:	d80b      	bhi.n	80055f4 <HAL_TIM_ConfigClockSource+0x6c>
 80055dc:	2b10      	cmp	r3, #16
 80055de:	d073      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x140>
 80055e0:	2b10      	cmp	r3, #16
 80055e2:	d802      	bhi.n	80055ea <HAL_TIM_ConfigClockSource+0x62>
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d06f      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80055e8:	e078      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80055ea:	2b20      	cmp	r3, #32
 80055ec:	d06c      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x140>
 80055ee:	2b30      	cmp	r3, #48	; 0x30
 80055f0:	d06a      	beq.n	80056c8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80055f2:	e073      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80055f4:	2b70      	cmp	r3, #112	; 0x70
 80055f6:	d00d      	beq.n	8005614 <HAL_TIM_ConfigClockSource+0x8c>
 80055f8:	2b70      	cmp	r3, #112	; 0x70
 80055fa:	d804      	bhi.n	8005606 <HAL_TIM_ConfigClockSource+0x7e>
 80055fc:	2b50      	cmp	r3, #80	; 0x50
 80055fe:	d033      	beq.n	8005668 <HAL_TIM_ConfigClockSource+0xe0>
 8005600:	2b60      	cmp	r3, #96	; 0x60
 8005602:	d041      	beq.n	8005688 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005604:	e06a      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005606:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800560a:	d066      	beq.n	80056da <HAL_TIM_ConfigClockSource+0x152>
 800560c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005610:	d017      	beq.n	8005642 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005612:	e063      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	6899      	ldr	r1, [r3, #8]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f000 faed 	bl	8005c02 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005636:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	609a      	str	r2, [r3, #8]
      break;
 8005640:	e04c      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6818      	ldr	r0, [r3, #0]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	6899      	ldr	r1, [r3, #8]
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	f000 fad6 	bl	8005c02 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005664:	609a      	str	r2, [r3, #8]
      break;
 8005666:	e039      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6818      	ldr	r0, [r3, #0]
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	6859      	ldr	r1, [r3, #4]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	461a      	mov	r2, r3
 8005676:	f000 fa4d 	bl	8005b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2150      	movs	r1, #80	; 0x50
 8005680:	4618      	mov	r0, r3
 8005682:	f000 faa4 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 8005686:	e029      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	6859      	ldr	r1, [r3, #4]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	461a      	mov	r2, r3
 8005696:	f000 fa6b 	bl	8005b70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2160      	movs	r1, #96	; 0x60
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 fa94 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80056a6:	e019      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6818      	ldr	r0, [r3, #0]
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	461a      	mov	r2, r3
 80056b6:	f000 fa2d 	bl	8005b14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2140      	movs	r1, #64	; 0x40
 80056c0:	4618      	mov	r0, r3
 80056c2:	f000 fa84 	bl	8005bce <TIM_ITRx_SetConfig>
      break;
 80056c6:	e009      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4619      	mov	r1, r3
 80056d2:	4610      	mov	r0, r2
 80056d4:	f000 fa7b 	bl	8005bce <TIM_ITRx_SetConfig>
        break;
 80056d8:	e000      	b.n	80056dc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80056da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3710      	adds	r7, #16
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b083      	sub	sp, #12
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr

08005708 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005710:	bf00      	nop
 8005712:	370c      	adds	r7, #12
 8005714:	46bd      	mov	sp, r7
 8005716:	bc80      	pop	{r7}
 8005718:	4770      	bx	lr

0800571a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005722:	bf00      	nop
 8005724:	370c      	adds	r7, #12
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	bc80      	pop	{r7}
 800573c:	4770      	bx	lr
	...

08005740 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	4a29      	ldr	r2, [pc, #164]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d00b      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575e:	d007      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4a26      	ldr	r2, [pc, #152]	; (80057fc <TIM_Base_SetConfig+0xbc>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d003      	beq.n	8005770 <TIM_Base_SetConfig+0x30>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	4a25      	ldr	r2, [pc, #148]	; (8005800 <TIM_Base_SetConfig+0xc0>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d108      	bne.n	8005782 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a1c      	ldr	r2, [pc, #112]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a19      	ldr	r2, [pc, #100]	; (80057fc <TIM_Base_SetConfig+0xbc>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0x62>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a18      	ldr	r2, [pc, #96]	; (8005800 <TIM_Base_SetConfig+0xc0>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d108      	bne.n	80057b4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a07      	ldr	r2, [pc, #28]	; (80057f8 <TIM_Base_SetConfig+0xb8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d103      	bne.n	80057e8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	615a      	str	r2, [r3, #20]
}
 80057ee:	bf00      	nop
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bc80      	pop	{r7}
 80057f6:	4770      	bx	lr
 80057f8:	40012c00 	.word	0x40012c00
 80057fc:	40000400 	.word	0x40000400
 8005800:	40000800 	.word	0x40000800

08005804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005804:	b480      	push	{r7}
 8005806:	b087      	sub	sp, #28
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	f023 0201 	bic.w	r2, r3, #1
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	699b      	ldr	r3, [r3, #24]
 800582a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4313      	orrs	r3, r2
 8005844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	f023 0302 	bic.w	r3, r3, #2
 800584c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	697a      	ldr	r2, [r7, #20]
 8005854:	4313      	orrs	r3, r2
 8005856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a1c      	ldr	r2, [pc, #112]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d10c      	bne.n	800587a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	f023 0308 	bic.w	r3, r3, #8
 8005866:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	4313      	orrs	r3, r2
 8005870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a13      	ldr	r2, [pc, #76]	; (80058cc <TIM_OC1_SetConfig+0xc8>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d111      	bne.n	80058a6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005888:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800588a:	693b      	ldr	r3, [r7, #16]
 800588c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005890:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	699b      	ldr	r3, [r3, #24]
 80058a0:	693a      	ldr	r2, [r7, #16]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	685a      	ldr	r2, [r3, #4]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	697a      	ldr	r2, [r7, #20]
 80058be:	621a      	str	r2, [r3, #32]
}
 80058c0:	bf00      	nop
 80058c2:	371c      	adds	r7, #28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bc80      	pop	{r7}
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	40012c00 	.word	0x40012c00

080058d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b087      	sub	sp, #28
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6a1b      	ldr	r3, [r3, #32]
 80058de:	f023 0210 	bic.w	r2, r3, #16
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6a1b      	ldr	r3, [r3, #32]
 80058ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	699b      	ldr	r3, [r3, #24]
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	021b      	lsls	r3, r3, #8
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	4313      	orrs	r3, r2
 8005912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0320 	bic.w	r3, r3, #32
 800591a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a1d      	ldr	r2, [pc, #116]	; (80059a0 <TIM_OC2_SetConfig+0xd0>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d10d      	bne.n	800594c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005930:	697b      	ldr	r3, [r7, #20]
 8005932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	011b      	lsls	r3, r3, #4
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	4313      	orrs	r3, r2
 8005942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800594a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a14      	ldr	r2, [pc, #80]	; (80059a0 <TIM_OC2_SetConfig+0xd0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d113      	bne.n	800597c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005954:	693b      	ldr	r3, [r7, #16]
 8005956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800595a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005962:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	699b      	ldr	r3, [r3, #24]
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4313      	orrs	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	621a      	str	r2, [r3, #32]
}
 8005996:	bf00      	nop
 8005998:	371c      	adds	r7, #28
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr
 80059a0:	40012c00 	.word	0x40012c00

080059a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b087      	sub	sp, #28
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f023 0303 	bic.w	r3, r3, #3
 80059da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	68fa      	ldr	r2, [r7, #12]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a1d      	ldr	r2, [pc, #116]	; (8005a74 <TIM_OC3_SetConfig+0xd0>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d10d      	bne.n	8005a1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	021b      	lsls	r3, r3, #8
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	4a14      	ldr	r2, [pc, #80]	; (8005a74 <TIM_OC3_SetConfig+0xd0>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d113      	bne.n	8005a4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	011b      	lsls	r3, r3, #4
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	699b      	ldr	r3, [r3, #24]
 8005a46:	011b      	lsls	r3, r3, #4
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	68fa      	ldr	r2, [r7, #12]
 8005a58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685a      	ldr	r2, [r3, #4]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	697a      	ldr	r2, [r7, #20]
 8005a66:	621a      	str	r2, [r3, #32]
}
 8005a68:	bf00      	nop
 8005a6a:	371c      	adds	r7, #28
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40012c00 	.word	0x40012c00

08005a78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a1b      	ldr	r3, [r3, #32]
 8005a86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	031b      	lsls	r3, r3, #12
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a0f      	ldr	r2, [pc, #60]	; (8005b10 <TIM_OC4_SetConfig+0x98>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d109      	bne.n	8005aec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ade:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	695b      	ldr	r3, [r3, #20]
 8005ae4:	019b      	lsls	r3, r3, #6
 8005ae6:	697a      	ldr	r2, [r7, #20]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	693a      	ldr	r2, [r7, #16]
 8005b04:	621a      	str	r2, [r3, #32]
}
 8005b06:	bf00      	nop
 8005b08:	371c      	adds	r7, #28
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bc80      	pop	{r7}
 8005b0e:	4770      	bx	lr
 8005b10:	40012c00 	.word	0x40012c00

08005b14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b087      	sub	sp, #28
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6a1b      	ldr	r3, [r3, #32]
 8005b2a:	f023 0201 	bic.w	r2, r3, #1
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	011b      	lsls	r3, r3, #4
 8005b44:	693a      	ldr	r2, [r7, #16]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	f023 030a 	bic.w	r3, r3, #10
 8005b50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	697a      	ldr	r2, [r7, #20]
 8005b64:	621a      	str	r2, [r3, #32]
}
 8005b66:	bf00      	nop
 8005b68:	371c      	adds	r7, #28
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr

08005b70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	6a1b      	ldr	r3, [r3, #32]
 8005b80:	f023 0210 	bic.w	r2, r3, #16
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6a1b      	ldr	r3, [r3, #32]
 8005b92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	031b      	lsls	r3, r3, #12
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	011b      	lsls	r3, r3, #4
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	621a      	str	r2, [r3, #32]
}
 8005bc4:	bf00      	nop
 8005bc6:	371c      	adds	r7, #28
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bc80      	pop	{r7}
 8005bcc:	4770      	bx	lr

08005bce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
 8005bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005be4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f043 0307 	orr.w	r3, r3, #7
 8005bf0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	609a      	str	r2, [r3, #8]
}
 8005bf8:	bf00      	nop
 8005bfa:	3714      	adds	r7, #20
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bc80      	pop	{r7}
 8005c00:	4770      	bx	lr

08005c02 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005c02:	b480      	push	{r7}
 8005c04:	b087      	sub	sp, #28
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	60b9      	str	r1, [r7, #8]
 8005c0c:	607a      	str	r2, [r7, #4]
 8005c0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c1c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	021a      	lsls	r2, r3, #8
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	431a      	orrs	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	609a      	str	r2, [r3, #8]
}
 8005c36:	bf00      	nop
 8005c38:	371c      	adds	r7, #28
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b087      	sub	sp, #28
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 031f 	and.w	r3, r3, #31
 8005c52:	2201      	movs	r2, #1
 8005c54:	fa02 f303 	lsl.w	r3, r2, r3
 8005c58:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a1a      	ldr	r2, [r3, #32]
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	43db      	mvns	r3, r3
 8005c62:	401a      	ands	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a1a      	ldr	r2, [r3, #32]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f003 031f 	and.w	r3, r3, #31
 8005c72:	6879      	ldr	r1, [r7, #4]
 8005c74:	fa01 f303 	lsl.w	r3, r1, r3
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	621a      	str	r2, [r3, #32]
}
 8005c7e:	bf00      	nop
 8005c80:	371c      	adds	r7, #28
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	e046      	b.n	8005d2e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2202      	movs	r2, #2
 8005cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	685b      	ldr	r3, [r3, #4]
 8005cb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	689b      	ldr	r3, [r3, #8]
 8005cbe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68fa      	ldr	r2, [r7, #12]
 8005cd8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a16      	ldr	r2, [pc, #88]	; (8005d38 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d00e      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cec:	d009      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a12      	ldr	r2, [pc, #72]	; (8005d3c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d004      	beq.n	8005d02 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a10      	ldr	r2, [pc, #64]	; (8005d40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d10c      	bne.n	8005d1c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68ba      	ldr	r2, [r7, #8]
 8005d1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3714      	adds	r7, #20
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40000400 	.word	0x40000400
 8005d40:	40000800 	.word	0x40000800

08005d44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b085      	sub	sp, #20
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d4e:	2300      	movs	r3, #0
 8005d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d101      	bne.n	8005d60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d5c:	2302      	movs	r3, #2
 8005d5e:	e03d      	b.n	8005ddc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	691b      	ldr	r3, [r3, #16]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	69db      	ldr	r3, [r3, #28]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr

08005de6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005de6:	b480      	push	{r7}
 8005de8:	b083      	sub	sp, #12
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dee:	bf00      	nop
 8005df0:	370c      	adds	r7, #12
 8005df2:	46bd      	mov	sp, r7
 8005df4:	bc80      	pop	{r7}
 8005df6:	4770      	bx	lr

08005df8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bc80      	pop	{r7}
 8005e08:	4770      	bx	lr

08005e0a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e0a:	b580      	push	{r7, lr}
 8005e0c:	b082      	sub	sp, #8
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d101      	bne.n	8005e1c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	e03f      	b.n	8005e9c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d106      	bne.n	8005e36 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7fc fd2f 	bl	8002894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2224      	movs	r2, #36	; 0x24
 8005e3a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68da      	ldr	r2, [r3, #12]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e4c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 fbc6 	bl	80065e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e62:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	695a      	ldr	r2, [r3, #20]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e72:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68da      	ldr	r2, [r3, #12]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e82:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2220      	movs	r2, #32
 8005e96:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	3708      	adds	r7, #8
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b08a      	sub	sp, #40	; 0x28
 8005ea8:	af02      	add	r7, sp, #8
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	603b      	str	r3, [r7, #0]
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	2b20      	cmp	r3, #32
 8005ec2:	d17c      	bne.n	8005fbe <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d002      	beq.n	8005ed0 <HAL_UART_Transmit+0x2c>
 8005eca:	88fb      	ldrh	r3, [r7, #6]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d101      	bne.n	8005ed4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	e075      	b.n	8005fc0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Transmit+0x3e>
 8005ede:	2302      	movs	r3, #2
 8005ee0:	e06e      	b.n	8005fc0 <HAL_UART_Transmit+0x11c>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2221      	movs	r2, #33	; 0x21
 8005ef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005ef8:	f7fd f9b8 	bl	800326c <HAL_GetTick>
 8005efc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	88fa      	ldrh	r2, [r7, #6]
 8005f02:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	88fa      	ldrh	r2, [r7, #6]
 8005f08:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f12:	d108      	bne.n	8005f26 <HAL_UART_Transmit+0x82>
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d104      	bne.n	8005f26 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	61bb      	str	r3, [r7, #24]
 8005f24:	e003      	b.n	8005f2e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005f36:	e02a      	b.n	8005f8e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	2180      	movs	r1, #128	; 0x80
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 f9ea 	bl	800631c <UART_WaitOnFlagUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e036      	b.n	8005fc0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	881b      	ldrh	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f66:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	3302      	adds	r3, #2
 8005f6c:	61bb      	str	r3, [r7, #24]
 8005f6e:	e007      	b.n	8005f80 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	781a      	ldrb	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f7a:	69fb      	ldr	r3, [r7, #28]
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b29a      	uxth	r2, r3
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f92:	b29b      	uxth	r3, r3
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1cf      	bne.n	8005f38 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	2140      	movs	r1, #64	; 0x40
 8005fa2:	68f8      	ldr	r0, [r7, #12]
 8005fa4:	f000 f9ba 	bl	800631c <UART_WaitOnFlagUntilTimeout>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e006      	b.n	8005fc0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	e000      	b.n	8005fc0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005fbe:	2302      	movs	r3, #2
  }
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3720      	adds	r7, #32
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b20      	cmp	r3, #32
 8005fe0:	d130      	bne.n	8006044 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <HAL_UART_Transmit_IT+0x26>
 8005fe8:	88fb      	ldrh	r3, [r7, #6]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d101      	bne.n	8005ff2 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e029      	b.n	8006046 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d101      	bne.n	8006000 <HAL_UART_Transmit_IT+0x38>
 8005ffc:	2302      	movs	r3, #2
 8005ffe:	e022      	b.n	8006046 <HAL_UART_Transmit_IT+0x7e>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	88fa      	ldrh	r2, [r7, #6]
 8006012:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	88fa      	ldrh	r2, [r7, #6]
 8006018:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2221      	movs	r2, #33	; 0x21
 8006024:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68da      	ldr	r2, [r3, #12]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800603e:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006040:	2300      	movs	r3, #0
 8006042:	e000      	b.n	8006046 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8006044:	2302      	movs	r3, #2
  }
}
 8006046:	4618      	mov	r0, r3
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr

08006050 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b20      	cmp	r3, #32
 8006068:	d140      	bne.n	80060ec <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d002      	beq.n	8006076 <HAL_UART_Receive_IT+0x26>
 8006070:	88fb      	ldrh	r3, [r7, #6]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d101      	bne.n	800607a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e039      	b.n	80060ee <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006080:	2b01      	cmp	r3, #1
 8006082:	d101      	bne.n	8006088 <HAL_UART_Receive_IT+0x38>
 8006084:	2302      	movs	r3, #2
 8006086:	e032      	b.n	80060ee <HAL_UART_Receive_IT+0x9e>
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	88fa      	ldrh	r2, [r7, #6]
 800609a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	88fa      	ldrh	r2, [r7, #6]
 80060a0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2222      	movs	r2, #34	; 0x22
 80060ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68da      	ldr	r2, [r3, #12]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060c6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	695a      	ldr	r2, [r3, #20]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0220 	orr.w	r2, r2, #32
 80060e6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	e000      	b.n	80060ee <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80060ec:	2302      	movs	r3, #2
  }
}
 80060ee:	4618      	mov	r0, r3
 80060f0:	3714      	adds	r7, #20
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bc80      	pop	{r7}
 80060f6:	4770      	bx	lr

080060f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b088      	sub	sp, #32
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68db      	ldr	r3, [r3, #12]
 800610e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695b      	ldr	r3, [r3, #20]
 8006116:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800611c:	2300      	movs	r3, #0
 800611e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	f003 030f 	and.w	r3, r3, #15
 8006126:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10d      	bne.n	800614a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	f003 0320 	and.w	r3, r3, #32
 8006134:	2b00      	cmp	r3, #0
 8006136:	d008      	beq.n	800614a <HAL_UART_IRQHandler+0x52>
 8006138:	69bb      	ldr	r3, [r7, #24]
 800613a:	f003 0320 	and.w	r3, r3, #32
 800613e:	2b00      	cmp	r3, #0
 8006140:	d003      	beq.n	800614a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f000 f9cc 	bl	80064e0 <UART_Receive_IT>
      return;
 8006148:	e0d1      	b.n	80062ee <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	f000 80b0 	beq.w	80062b2 <HAL_UART_IRQHandler+0x1ba>
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b00      	cmp	r3, #0
 800615a:	d105      	bne.n	8006168 <HAL_UART_IRQHandler+0x70>
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006162:	2b00      	cmp	r3, #0
 8006164:	f000 80a5 	beq.w	80062b2 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00a      	beq.n	8006188 <HAL_UART_IRQHandler+0x90>
 8006172:	69bb      	ldr	r3, [r7, #24]
 8006174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006178:	2b00      	cmp	r3, #0
 800617a:	d005      	beq.n	8006188 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006180:	f043 0201 	orr.w	r2, r3, #1
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f003 0304 	and.w	r3, r3, #4
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <HAL_UART_IRQHandler+0xb0>
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	2b00      	cmp	r3, #0
 800619a:	d005      	beq.n	80061a8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a0:	f043 0202 	orr.w	r2, r3, #2
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	f003 0302 	and.w	r3, r3, #2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d00a      	beq.n	80061c8 <HAL_UART_IRQHandler+0xd0>
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f003 0301 	and.w	r3, r3, #1
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061c0:	f043 0204 	orr.w	r2, r3, #4
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00f      	beq.n	80061f2 <HAL_UART_IRQHandler+0xfa>
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	f003 0320 	and.w	r3, r3, #32
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d104      	bne.n	80061e6 <HAL_UART_IRQHandler+0xee>
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d005      	beq.n	80061f2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ea:	f043 0208 	orr.w	r2, r3, #8
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d078      	beq.n	80062ec <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	f003 0320 	and.w	r3, r3, #32
 8006200:	2b00      	cmp	r3, #0
 8006202:	d007      	beq.n	8006214 <HAL_UART_IRQHandler+0x11c>
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	f003 0320 	and.w	r3, r3, #32
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f966 	bl	80064e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	695b      	ldr	r3, [r3, #20]
 800621a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621e:	2b00      	cmp	r3, #0
 8006220:	bf14      	ite	ne
 8006222:	2301      	movne	r3, #1
 8006224:	2300      	moveq	r3, #0
 8006226:	b2db      	uxtb	r3, r3
 8006228:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800622e:	f003 0308 	and.w	r3, r3, #8
 8006232:	2b00      	cmp	r3, #0
 8006234:	d102      	bne.n	800623c <HAL_UART_IRQHandler+0x144>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d031      	beq.n	80062a0 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f8b7 	bl	80063b0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800624c:	2b00      	cmp	r3, #0
 800624e:	d023      	beq.n	8006298 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695a      	ldr	r2, [r3, #20]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800625e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006264:	2b00      	cmp	r3, #0
 8006266:	d013      	beq.n	8006290 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626c:	4a21      	ldr	r2, [pc, #132]	; (80062f4 <HAL_UART_IRQHandler+0x1fc>)
 800626e:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006274:	4618      	mov	r0, r3
 8006276:	f7fd fdbd 	bl	8003df4 <HAL_DMA_Abort_IT>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d016      	beq.n	80062ae <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006284:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800628a:	4610      	mov	r0, r2
 800628c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800628e:	e00e      	b.n	80062ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f83a 	bl	800630a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006296:	e00a      	b.n	80062ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 f836 	bl	800630a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800629e:	e006      	b.n	80062ae <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 f832 	bl	800630a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80062ac:	e01e      	b.n	80062ec <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062ae:	bf00      	nop
    return;
 80062b0:	e01c      	b.n	80062ec <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062b2:	69fb      	ldr	r3, [r7, #28]
 80062b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d008      	beq.n	80062ce <HAL_UART_IRQHandler+0x1d6>
 80062bc:	69bb      	ldr	r3, [r7, #24]
 80062be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d003      	beq.n	80062ce <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 f8a3 	bl	8006412 <UART_Transmit_IT>
    return;
 80062cc:	e00f      	b.n	80062ee <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80062ce:	69fb      	ldr	r3, [r7, #28]
 80062d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00a      	beq.n	80062ee <HAL_UART_IRQHandler+0x1f6>
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d005      	beq.n	80062ee <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f8e4 	bl	80064b0 <UART_EndTransmit_IT>
    return;
 80062e8:	bf00      	nop
 80062ea:	e000      	b.n	80062ee <HAL_UART_IRQHandler+0x1f6>
    return;
 80062ec:	bf00      	nop
  }
}
 80062ee:	3720      	adds	r7, #32
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	080063eb 	.word	0x080063eb

080062f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006300:	bf00      	nop
 8006302:	370c      	adds	r7, #12
 8006304:	46bd      	mov	sp, r7
 8006306:	bc80      	pop	{r7}
 8006308:	4770      	bx	lr

0800630a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800630a:	b480      	push	{r7}
 800630c:	b083      	sub	sp, #12
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	bc80      	pop	{r7}
 800631a:	4770      	bx	lr

0800631c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	603b      	str	r3, [r7, #0]
 8006328:	4613      	mov	r3, r2
 800632a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800632c:	e02c      	b.n	8006388 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800632e:	69bb      	ldr	r3, [r7, #24]
 8006330:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006334:	d028      	beq.n	8006388 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006336:	69bb      	ldr	r3, [r7, #24]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d007      	beq.n	800634c <UART_WaitOnFlagUntilTimeout+0x30>
 800633c:	f7fc ff96 	bl	800326c <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	69ba      	ldr	r2, [r7, #24]
 8006348:	429a      	cmp	r2, r3
 800634a:	d21d      	bcs.n	8006388 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800635a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	695a      	ldr	r2, [r3, #20]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0201 	bic.w	r2, r2, #1
 800636a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2220      	movs	r2, #32
 8006370:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2220      	movs	r2, #32
 8006378:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e00f      	b.n	80063a8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	4013      	ands	r3, r2
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	429a      	cmp	r2, r3
 8006396:	bf0c      	ite	eq
 8006398:	2301      	moveq	r3, #1
 800639a:	2300      	movne	r3, #0
 800639c:	b2db      	uxtb	r3, r3
 800639e:	461a      	mov	r2, r3
 80063a0:	79fb      	ldrb	r3, [r7, #7]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d0c3      	beq.n	800632e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063a6:	2300      	movs	r3, #0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	68da      	ldr	r2, [r3, #12]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80063c6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0201 	bic.w	r2, r2, #1
 80063d6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2220      	movs	r2, #32
 80063dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80063e0:	bf00      	nop
 80063e2:	370c      	adds	r7, #12
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bc80      	pop	{r7}
 80063e8:	4770      	bx	lr

080063ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063ea:	b580      	push	{r7, lr}
 80063ec:	b084      	sub	sp, #16
 80063ee:	af00      	add	r7, sp, #0
 80063f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f7ff ff80 	bl	800630a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800640a:	bf00      	nop
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006412:	b480      	push	{r7}
 8006414:	b085      	sub	sp, #20
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b21      	cmp	r3, #33	; 0x21
 8006424:	d13e      	bne.n	80064a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	689b      	ldr	r3, [r3, #8]
 800642a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800642e:	d114      	bne.n	800645a <UART_Transmit_IT+0x48>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d110      	bne.n	800645a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	881b      	ldrh	r3, [r3, #0]
 8006442:	461a      	mov	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800644c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	1c9a      	adds	r2, r3, #2
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	621a      	str	r2, [r3, #32]
 8006458:	e008      	b.n	800646c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	1c59      	adds	r1, r3, #1
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6211      	str	r1, [r2, #32]
 8006464:	781a      	ldrb	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006470:	b29b      	uxth	r3, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b29b      	uxth	r3, r3
 8006476:	687a      	ldr	r2, [r7, #4]
 8006478:	4619      	mov	r1, r3
 800647a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800647c:	2b00      	cmp	r3, #0
 800647e:	d10f      	bne.n	80064a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	68da      	ldr	r2, [r3, #12]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800648e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68da      	ldr	r2, [r3, #12]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800649e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e000      	b.n	80064a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80064a4:	2302      	movs	r3, #2
  }
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bc80      	pop	{r7}
 80064ae:	4770      	bx	lr

080064b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	68da      	ldr	r2, [r3, #12]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f7ff ff11 	bl	80062f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064d6:	2300      	movs	r3, #0
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3708      	adds	r7, #8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80064ee:	b2db      	uxtb	r3, r3
 80064f0:	2b22      	cmp	r3, #34	; 0x22
 80064f2:	d170      	bne.n	80065d6 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064fc:	d117      	bne.n	800652e <UART_Receive_IT+0x4e>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d113      	bne.n	800652e <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8006506:	2300      	movs	r3, #0
 8006508:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	b29b      	uxth	r3, r3
 8006518:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800651c:	b29a      	uxth	r2, r3
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006526:	1c9a      	adds	r2, r3, #2
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	629a      	str	r2, [r3, #40]	; 0x28
 800652c:	e026      	b.n	800657c <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006532:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8006534:	2300      	movs	r3, #0
 8006536:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	689b      	ldr	r3, [r3, #8]
 800653c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006540:	d007      	beq.n	8006552 <UART_Receive_IT+0x72>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d10a      	bne.n	8006560 <UART_Receive_IT+0x80>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	691b      	ldr	r3, [r3, #16]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d106      	bne.n	8006560 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	b2da      	uxtb	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	701a      	strb	r2, [r3, #0]
 800655e:	e008      	b.n	8006572 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800656c:	b2da      	uxtb	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006576:	1c5a      	adds	r2, r3, #1
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006580:	b29b      	uxth	r3, r3
 8006582:	3b01      	subs	r3, #1
 8006584:	b29b      	uxth	r3, r3
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	4619      	mov	r1, r3
 800658a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800658c:	2b00      	cmp	r3, #0
 800658e:	d120      	bne.n	80065d2 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68da      	ldr	r2, [r3, #12]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0220 	bic.w	r2, r2, #32
 800659e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695a      	ldr	r2, [r3, #20]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0201 	bic.w	r2, r2, #1
 80065be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2220      	movs	r2, #32
 80065c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f7fa faeb 	bl	8000ba4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80065ce:	2300      	movs	r3, #0
 80065d0:	e002      	b.n	80065d8 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e000      	b.n	80065d8 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80065d6:	2302      	movs	r3, #2
  }
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b084      	sub	sp, #16
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	691b      	ldr	r3, [r3, #16]
 80065ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	689a      	ldr	r2, [r3, #8]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	691b      	ldr	r3, [r3, #16]
 8006606:	431a      	orrs	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	4313      	orrs	r3, r2
 800660e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800661a:	f023 030c 	bic.w	r3, r3, #12
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	6812      	ldr	r2, [r2, #0]
 8006622:	68b9      	ldr	r1, [r7, #8]
 8006624:	430b      	orrs	r3, r1
 8006626:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	695b      	ldr	r3, [r3, #20]
 800662e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	699a      	ldr	r2, [r3, #24]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a2c      	ldr	r2, [pc, #176]	; (80066f4 <UART_SetConfig+0x114>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d103      	bne.n	8006650 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006648:	f7fe fada 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 800664c:	60f8      	str	r0, [r7, #12]
 800664e:	e002      	b.n	8006656 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006650:	f7fe fac2 	bl	8004bd8 <HAL_RCC_GetPCLK1Freq>
 8006654:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4613      	mov	r3, r2
 800665a:	009b      	lsls	r3, r3, #2
 800665c:	4413      	add	r3, r2
 800665e:	009a      	lsls	r2, r3, #2
 8006660:	441a      	add	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	fbb2 f3f3 	udiv	r3, r2, r3
 800666c:	4a22      	ldr	r2, [pc, #136]	; (80066f8 <UART_SetConfig+0x118>)
 800666e:	fba2 2303 	umull	r2, r3, r2, r3
 8006672:	095b      	lsrs	r3, r3, #5
 8006674:	0119      	lsls	r1, r3, #4
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	4613      	mov	r3, r2
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	4413      	add	r3, r2
 800667e:	009a      	lsls	r2, r3, #2
 8006680:	441a      	add	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	009b      	lsls	r3, r3, #2
 8006688:	fbb2 f2f3 	udiv	r2, r2, r3
 800668c:	4b1a      	ldr	r3, [pc, #104]	; (80066f8 <UART_SetConfig+0x118>)
 800668e:	fba3 0302 	umull	r0, r3, r3, r2
 8006692:	095b      	lsrs	r3, r3, #5
 8006694:	2064      	movs	r0, #100	; 0x64
 8006696:	fb00 f303 	mul.w	r3, r0, r3
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	011b      	lsls	r3, r3, #4
 800669e:	3332      	adds	r3, #50	; 0x32
 80066a0:	4a15      	ldr	r2, [pc, #84]	; (80066f8 <UART_SetConfig+0x118>)
 80066a2:	fba2 2303 	umull	r2, r3, r2, r3
 80066a6:	095b      	lsrs	r3, r3, #5
 80066a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066ac:	4419      	add	r1, r3
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	4613      	mov	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	4413      	add	r3, r2
 80066b6:	009a      	lsls	r2, r3, #2
 80066b8:	441a      	add	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	009b      	lsls	r3, r3, #2
 80066c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80066c4:	4b0c      	ldr	r3, [pc, #48]	; (80066f8 <UART_SetConfig+0x118>)
 80066c6:	fba3 0302 	umull	r0, r3, r3, r2
 80066ca:	095b      	lsrs	r3, r3, #5
 80066cc:	2064      	movs	r0, #100	; 0x64
 80066ce:	fb00 f303 	mul.w	r3, r0, r3
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	011b      	lsls	r3, r3, #4
 80066d6:	3332      	adds	r3, #50	; 0x32
 80066d8:	4a07      	ldr	r2, [pc, #28]	; (80066f8 <UART_SetConfig+0x118>)
 80066da:	fba2 2303 	umull	r2, r3, r2, r3
 80066de:	095b      	lsrs	r3, r3, #5
 80066e0:	f003 020f 	and.w	r2, r3, #15
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	440a      	add	r2, r1
 80066ea:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80066ec:	bf00      	nop
 80066ee:	3710      	adds	r7, #16
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	40013800 	.word	0x40013800
 80066f8:	51eb851f 	.word	0x51eb851f

080066fc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	4603      	mov	r3, r0
 8006704:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006706:	2300      	movs	r3, #0
 8006708:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800670a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800670e:	2b84      	cmp	r3, #132	; 0x84
 8006710:	d005      	beq.n	800671e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006712:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	4413      	add	r3, r2
 800671a:	3303      	adds	r3, #3
 800671c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800671e:	68fb      	ldr	r3, [r7, #12]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	bc80      	pop	{r7}
 8006728:	4770      	bx	lr

0800672a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800672a:	b480      	push	{r7}
 800672c:	b083      	sub	sp, #12
 800672e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006730:	f3ef 8305 	mrs	r3, IPSR
 8006734:	607b      	str	r3, [r7, #4]
  return(result);
 8006736:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006738:	2b00      	cmp	r3, #0
 800673a:	bf14      	ite	ne
 800673c:	2301      	movne	r3, #1
 800673e:	2300      	moveq	r3, #0
 8006740:	b2db      	uxtb	r3, r3
}
 8006742:	4618      	mov	r0, r3
 8006744:	370c      	adds	r7, #12
 8006746:	46bd      	mov	sp, r7
 8006748:	bc80      	pop	{r7}
 800674a:	4770      	bx	lr

0800674c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006750:	f001 fb32 	bl	8007db8 <vTaskStartScheduler>
  
  return osOK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	bd80      	pop	{r7, pc}

0800675a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800675a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800675c:	b089      	sub	sp, #36	; 0x24
 800675e:	af04      	add	r7, sp, #16
 8006760:	6078      	str	r0, [r7, #4]
 8006762:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	695b      	ldr	r3, [r3, #20]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d020      	beq.n	80067ae <osThreadCreate+0x54>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	699b      	ldr	r3, [r3, #24]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d01c      	beq.n	80067ae <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	685c      	ldr	r4, [r3, #4]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681d      	ldr	r5, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691e      	ldr	r6, [r3, #16]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006786:	4618      	mov	r0, r3
 8006788:	f7ff ffb8 	bl	80066fc <makeFreeRtosPriority>
 800678c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	687a      	ldr	r2, [r7, #4]
 8006794:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006796:	9202      	str	r2, [sp, #8]
 8006798:	9301      	str	r3, [sp, #4]
 800679a:	9100      	str	r1, [sp, #0]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	4632      	mov	r2, r6
 80067a0:	4629      	mov	r1, r5
 80067a2:	4620      	mov	r0, r4
 80067a4:	f001 f94e 	bl	8007a44 <xTaskCreateStatic>
 80067a8:	4603      	mov	r3, r0
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	e01c      	b.n	80067e8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685c      	ldr	r4, [r3, #4]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80067ba:	b29e      	uxth	r6, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7ff ff9a 	bl	80066fc <makeFreeRtosPriority>
 80067c8:	4602      	mov	r2, r0
 80067ca:	f107 030c 	add.w	r3, r7, #12
 80067ce:	9301      	str	r3, [sp, #4]
 80067d0:	9200      	str	r2, [sp, #0]
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	4632      	mov	r2, r6
 80067d6:	4629      	mov	r1, r5
 80067d8:	4620      	mov	r0, r4
 80067da:	f001 f98c 	bl	8007af6 <xTaskCreate>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d001      	beq.n	80067e8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	e000      	b.n	80067ea <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80067e8:	68fb      	ldr	r3, [r7, #12]
}
 80067ea:	4618      	mov	r0, r3
 80067ec:	3714      	adds	r7, #20
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080067f2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80067f2:	b580      	push	{r7, lr}
 80067f4:	b084      	sub	sp, #16
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <osDelay+0x16>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	e000      	b.n	800680a <osDelay+0x18>
 8006808:	2301      	movs	r3, #1
 800680a:	4618      	mov	r0, r3
 800680c:	f001 faa0 	bl	8007d50 <vTaskDelay>
  
  return osOK;
 8006810:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b086      	sub	sp, #24
 8006820:	af02      	add	r7, sp, #8
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	460b      	mov	r3, r1
 8006826:	607a      	str	r2, [r7, #4]
 8006828:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d013      	beq.n	800685a <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8006832:	7afb      	ldrb	r3, [r7, #11]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d101      	bne.n	800683c <osTimerCreate+0x20>
 8006838:	2101      	movs	r1, #1
 800683a:	e000      	b.n	800683e <osTimerCreate+0x22>
 800683c:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8006846:	9201      	str	r2, [sp, #4]
 8006848:	9300      	str	r3, [sp, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	460a      	mov	r2, r1
 800684e:	2101      	movs	r1, #1
 8006850:	480b      	ldr	r0, [pc, #44]	; (8006880 <osTimerCreate+0x64>)
 8006852:	f002 f994 	bl	8008b7e <xTimerCreateStatic>
 8006856:	4603      	mov	r3, r0
 8006858:	e00e      	b.n	8006878 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800685a:	7afb      	ldrb	r3, [r7, #11]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d101      	bne.n	8006864 <osTimerCreate+0x48>
 8006860:	2201      	movs	r2, #1
 8006862:	e000      	b.n	8006866 <osTimerCreate+0x4a>
 8006864:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800686a:	9300      	str	r3, [sp, #0]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2101      	movs	r1, #1
 8006870:	4803      	ldr	r0, [pc, #12]	; (8006880 <osTimerCreate+0x64>)
 8006872:	f002 f963 	bl	8008b3c <xTimerCreate>
 8006876:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8006878:	4618      	mov	r0, r3
 800687a:	3710      	adds	r7, #16
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	0800a3f4 	.word	0x0800a3f4

08006884 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b088      	sub	sp, #32
 8006888:	af02      	add	r7, sp, #8
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 800688e:	2300      	movs	r3, #0
 8006890:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8006892:	2300      	movs	r3, #0
 8006894:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <osTimerStart+0x20>
    ticks = 1;
 80068a0:	2301      	movs	r3, #1
 80068a2:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 80068a4:	f7ff ff41 	bl	800672a <inHandlerMode>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d01b      	beq.n	80068e6 <osTimerStart+0x62>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 80068ae:	f107 020c 	add.w	r2, r7, #12
 80068b2:	2300      	movs	r3, #0
 80068b4:	9300      	str	r3, [sp, #0]
 80068b6:	4613      	mov	r3, r2
 80068b8:	693a      	ldr	r2, [r7, #16]
 80068ba:	2109      	movs	r1, #9
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f002 f9cb 	bl	8008c58 <xTimerGenericCommand>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d002      	beq.n	80068ce <osTimerStart+0x4a>
    {
      result = osErrorOS;
 80068c8:	23ff      	movs	r3, #255	; 0xff
 80068ca:	617b      	str	r3, [r7, #20]
 80068cc:	e018      	b.n	8006900 <osTimerStart+0x7c>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d015      	beq.n	8006900 <osTimerStart+0x7c>
 80068d4:	4b0d      	ldr	r3, [pc, #52]	; (800690c <osTimerStart+0x88>)
 80068d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068da:	601a      	str	r2, [r3, #0]
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	f3bf 8f6f 	isb	sy
 80068e4:	e00c      	b.n	8006900 <osTimerStart+0x7c>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 80068e6:	2300      	movs	r3, #0
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	2300      	movs	r3, #0
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	2104      	movs	r1, #4
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f002 f9b1 	bl	8008c58 <xTimerGenericCommand>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d001      	beq.n	8006900 <osTimerStart+0x7c>
      result = osErrorOS;
 80068fc:	23ff      	movs	r3, #255	; 0xff
 80068fe:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8006900:	697b      	ldr	r3, [r7, #20]
}
 8006902:	4618      	mov	r0, r3
 8006904:	3718      	adds	r7, #24
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	e000ed04 	.word	0xe000ed04

08006910 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af02      	add	r7, sp, #8
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d010      	beq.n	8006944 <osSemaphoreCreate+0x34>
    if (count == 1) {
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d10b      	bne.n	8006940 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	2303      	movs	r3, #3
 800692e:	9300      	str	r3, [sp, #0]
 8006930:	4613      	mov	r3, r2
 8006932:	2200      	movs	r2, #0
 8006934:	2100      	movs	r1, #0
 8006936:	2001      	movs	r0, #1
 8006938:	f000 f9ba 	bl	8006cb0 <xQueueGenericCreateStatic>
 800693c:	4603      	mov	r3, r0
 800693e:	e016      	b.n	800696e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006940:	2300      	movs	r3, #0
 8006942:	e014      	b.n	800696e <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	2b01      	cmp	r3, #1
 8006948:	d110      	bne.n	800696c <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800694a:	2203      	movs	r2, #3
 800694c:	2100      	movs	r1, #0
 800694e:	2001      	movs	r0, #1
 8006950:	f000 fa20 	bl	8006d94 <xQueueGenericCreate>
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d005      	beq.n	8006968 <osSemaphoreCreate+0x58>
 800695c:	2300      	movs	r3, #0
 800695e:	2200      	movs	r2, #0
 8006960:	2100      	movs	r1, #0
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 fa72 	bl	8006e4c <xQueueGenericSend>
      return sema;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	e000      	b.n	800696e <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800696c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
	...

08006978 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006982:	2300      	movs	r3, #0
 8006984:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800698c:	2380      	movs	r3, #128	; 0x80
 800698e:	e03a      	b.n	8006a06 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8006990:	2300      	movs	r3, #0
 8006992:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800699a:	d103      	bne.n	80069a4 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800699c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	e009      	b.n	80069b8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d006      	beq.n	80069b8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d101      	bne.n	80069b8 <osSemaphoreWait+0x40>
      ticks = 1;
 80069b4:	2301      	movs	r3, #1
 80069b6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80069b8:	f7ff feb7 	bl	800672a <inHandlerMode>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d017      	beq.n	80069f2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80069c2:	f107 0308 	add.w	r3, r7, #8
 80069c6:	461a      	mov	r2, r3
 80069c8:	2100      	movs	r1, #0
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 fe3a 	bl	8007644 <xQueueReceiveFromISR>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d001      	beq.n	80069da <osSemaphoreWait+0x62>
      return osErrorOS;
 80069d6:	23ff      	movs	r3, #255	; 0xff
 80069d8:	e015      	b.n	8006a06 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d011      	beq.n	8006a04 <osSemaphoreWait+0x8c>
 80069e0:	4b0b      	ldr	r3, [pc, #44]	; (8006a10 <osSemaphoreWait+0x98>)
 80069e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069e6:	601a      	str	r2, [r3, #0]
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	f3bf 8f6f 	isb	sy
 80069f0:	e008      	b.n	8006a04 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80069f2:	68f9      	ldr	r1, [r7, #12]
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	f000 fd1d 	bl	8007434 <xQueueSemaphoreTake>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d001      	beq.n	8006a04 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8006a00:	23ff      	movs	r3, #255	; 0xff
 8006a02:	e000      	b.n	8006a06 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}
 8006a0e:	bf00      	nop
 8006a10:	e000ed04 	.word	0xe000ed04

08006a14 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006a20:	2300      	movs	r3, #0
 8006a22:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006a24:	f7ff fe81 	bl	800672a <inHandlerMode>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d016      	beq.n	8006a5c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006a2e:	f107 0308 	add.w	r3, r7, #8
 8006a32:	4619      	mov	r1, r3
 8006a34:	6878      	ldr	r0, [r7, #4]
 8006a36:	f000 fb97 	bl	8007168 <xQueueGiveFromISR>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d001      	beq.n	8006a44 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006a40:	23ff      	movs	r3, #255	; 0xff
 8006a42:	e017      	b.n	8006a74 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d013      	beq.n	8006a72 <osSemaphoreRelease+0x5e>
 8006a4a:	4b0c      	ldr	r3, [pc, #48]	; (8006a7c <osSemaphoreRelease+0x68>)
 8006a4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a50:	601a      	str	r2, [r3, #0]
 8006a52:	f3bf 8f4f 	dsb	sy
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	e00a      	b.n	8006a72 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	2200      	movs	r2, #0
 8006a60:	2100      	movs	r1, #0
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f9f2 	bl	8006e4c <xQueueGenericSend>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d001      	beq.n	8006a72 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006a6e:	23ff      	movs	r3, #255	; 0xff
 8006a70:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8006a72:	68fb      	ldr	r3, [r7, #12]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3710      	adds	r7, #16
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}
 8006a7c:	e000ed04 	.word	0xe000ed04

08006a80 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f103 0208 	add.w	r2, r3, #8
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a98:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f103 0208 	add.w	r2, r3, #8
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f103 0208 	add.w	r2, r3, #8
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ab4:	bf00      	nop
 8006ab6:	370c      	adds	r7, #12
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bc80      	pop	{r7}
 8006abc:	4770      	bx	lr

08006abe <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bc80      	pop	{r7}
 8006ad4:	4770      	bx	lr

08006ad6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b085      	sub	sp, #20
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
 8006ade:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	683a      	ldr	r2, [r7, #0]
 8006b00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	601a      	str	r2, [r3, #0]
}
 8006b12:	bf00      	nop
 8006b14:	3714      	adds	r7, #20
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bc80      	pop	{r7}
 8006b1a:	4770      	bx	lr

08006b1c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b32:	d103      	bne.n	8006b3c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	60fb      	str	r3, [r7, #12]
 8006b3a:	e00c      	b.n	8006b56 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3308      	adds	r3, #8
 8006b40:	60fb      	str	r3, [r7, #12]
 8006b42:	e002      	b.n	8006b4a <vListInsert+0x2e>
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	60fb      	str	r3, [r7, #12]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d2f6      	bcs.n	8006b44 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	683a      	ldr	r2, [r7, #0]
 8006b64:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	683a      	ldr	r2, [r7, #0]
 8006b70:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	1c5a      	adds	r2, r3, #1
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	601a      	str	r2, [r3, #0]
}
 8006b82:	bf00      	nop
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bc80      	pop	{r7}
 8006b8a:	4770      	bx	lr

08006b8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	687a      	ldr	r2, [r7, #4]
 8006ba0:	6892      	ldr	r2, [r2, #8]
 8006ba2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6852      	ldr	r2, [r2, #4]
 8006bac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d103      	bne.n	8006bc0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689a      	ldr	r2, [r3, #8]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	1e5a      	subs	r2, r3, #1
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3714      	adds	r7, #20
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bc80      	pop	{r7}
 8006bdc:	4770      	bx	lr
	...

08006be0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d109      	bne.n	8006c08 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf8:	f383 8811 	msr	BASEPRI, r3
 8006bfc:	f3bf 8f6f 	isb	sy
 8006c00:	f3bf 8f4f 	dsb	sy
 8006c04:	60bb      	str	r3, [r7, #8]
 8006c06:	e7fe      	b.n	8006c06 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8006c08:	f002 fbb6 	bl	8009378 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c14:	68f9      	ldr	r1, [r7, #12]
 8006c16:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c18:	fb01 f303 	mul.w	r3, r1, r3
 8006c1c:	441a      	add	r2, r3
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2200      	movs	r2, #0
 8006c26:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c38:	3b01      	subs	r3, #1
 8006c3a:	68f9      	ldr	r1, [r7, #12]
 8006c3c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006c3e:	fb01 f303 	mul.w	r3, r1, r3
 8006c42:	441a      	add	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	22ff      	movs	r2, #255	; 0xff
 8006c4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	22ff      	movs	r2, #255	; 0xff
 8006c54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d114      	bne.n	8006c88 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d01a      	beq.n	8006c9c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	3310      	adds	r3, #16
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f001 fb24 	bl	80082b8 <xTaskRemoveFromEventList>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d012      	beq.n	8006c9c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006c76:	4b0d      	ldr	r3, [pc, #52]	; (8006cac <xQueueGenericReset+0xcc>)
 8006c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	e009      	b.n	8006c9c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	3310      	adds	r3, #16
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff fef7 	bl	8006a80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	3324      	adds	r3, #36	; 0x24
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff fef2 	bl	8006a80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006c9c:	f002 fb9a 	bl	80093d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006ca0:	2301      	movs	r3, #1
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	e000ed04 	.word	0xe000ed04

08006cb0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b08e      	sub	sp, #56	; 0x38
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
 8006cbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d109      	bne.n	8006cd8 <xQueueGenericCreateStatic+0x28>
 8006cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
 8006cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cd6:	e7fe      	b.n	8006cd6 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d109      	bne.n	8006cf2 <xQueueGenericCreateStatic+0x42>
 8006cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	627b      	str	r3, [r7, #36]	; 0x24
 8006cf0:	e7fe      	b.n	8006cf0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d002      	beq.n	8006cfe <xQueueGenericCreateStatic+0x4e>
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d001      	beq.n	8006d02 <xQueueGenericCreateStatic+0x52>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	e000      	b.n	8006d04 <xQueueGenericCreateStatic+0x54>
 8006d02:	2300      	movs	r3, #0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d109      	bne.n	8006d1c <xQueueGenericCreateStatic+0x6c>
 8006d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	623b      	str	r3, [r7, #32]
 8006d1a:	e7fe      	b.n	8006d1a <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d102      	bne.n	8006d28 <xQueueGenericCreateStatic+0x78>
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d101      	bne.n	8006d2c <xQueueGenericCreateStatic+0x7c>
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e000      	b.n	8006d2e <xQueueGenericCreateStatic+0x7e>
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d109      	bne.n	8006d46 <xQueueGenericCreateStatic+0x96>
 8006d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	61fb      	str	r3, [r7, #28]
 8006d44:	e7fe      	b.n	8006d44 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006d46:	2348      	movs	r3, #72	; 0x48
 8006d48:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	2b48      	cmp	r3, #72	; 0x48
 8006d4e:	d009      	beq.n	8006d64 <xQueueGenericCreateStatic+0xb4>
 8006d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d54:	f383 8811 	msr	BASEPRI, r3
 8006d58:	f3bf 8f6f 	isb	sy
 8006d5c:	f3bf 8f4f 	dsb	sy
 8006d60:	61bb      	str	r3, [r7, #24]
 8006d62:	e7fe      	b.n	8006d62 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006d68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00d      	beq.n	8006d8a <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006d76:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d7c:	9300      	str	r3, [sp, #0]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	68b9      	ldr	r1, [r7, #8]
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 f842 	bl	8006e0e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3730      	adds	r7, #48	; 0x30
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}

08006d94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b08a      	sub	sp, #40	; 0x28
 8006d98:	af02      	add	r7, sp, #8
 8006d9a:	60f8      	str	r0, [r7, #12]
 8006d9c:	60b9      	str	r1, [r7, #8]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d109      	bne.n	8006dbc <xQueueGenericCreate+0x28>
 8006da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dac:	f383 8811 	msr	BASEPRI, r3
 8006db0:	f3bf 8f6f 	isb	sy
 8006db4:	f3bf 8f4f 	dsb	sy
 8006db8:	613b      	str	r3, [r7, #16]
 8006dba:	e7fe      	b.n	8006dba <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d102      	bne.n	8006dc8 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61fb      	str	r3, [r7, #28]
 8006dc6:	e004      	b.n	8006dd2 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	68ba      	ldr	r2, [r7, #8]
 8006dcc:	fb02 f303 	mul.w	r3, r2, r3
 8006dd0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	3348      	adds	r3, #72	; 0x48
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f002 fbc4 	bl	8009564 <pvPortMalloc>
 8006ddc:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00f      	beq.n	8006e04 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8006de4:	69bb      	ldr	r3, [r7, #24]
 8006de6:	3348      	adds	r3, #72	; 0x48
 8006de8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006dea:	69bb      	ldr	r3, [r7, #24]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006df2:	79fa      	ldrb	r2, [r7, #7]
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	697a      	ldr	r2, [r7, #20]
 8006dfc:	68b9      	ldr	r1, [r7, #8]
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f000 f805 	bl	8006e0e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006e04:	69bb      	ldr	r3, [r7, #24]
	}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3720      	adds	r7, #32
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b084      	sub	sp, #16
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	60f8      	str	r0, [r7, #12]
 8006e16:	60b9      	str	r1, [r7, #8]
 8006e18:	607a      	str	r2, [r7, #4]
 8006e1a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d103      	bne.n	8006e2a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	601a      	str	r2, [r3, #0]
 8006e28:	e002      	b.n	8006e30 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006e2a:	69bb      	ldr	r3, [r7, #24]
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	68ba      	ldr	r2, [r7, #8]
 8006e3a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	69b8      	ldr	r0, [r7, #24]
 8006e40:	f7ff fece 	bl	8006be0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006e44:	bf00      	nop
 8006e46:	3710      	adds	r7, #16
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}

08006e4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b08e      	sub	sp, #56	; 0x38
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d109      	bne.n	8006e7c <xQueueGenericSend+0x30>
 8006e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6c:	f383 8811 	msr	BASEPRI, r3
 8006e70:	f3bf 8f6f 	isb	sy
 8006e74:	f3bf 8f4f 	dsb	sy
 8006e78:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e7a:	e7fe      	b.n	8006e7a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d103      	bne.n	8006e8a <xQueueGenericSend+0x3e>
 8006e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d101      	bne.n	8006e8e <xQueueGenericSend+0x42>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e000      	b.n	8006e90 <xQueueGenericSend+0x44>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d109      	bne.n	8006ea8 <xQueueGenericSend+0x5c>
 8006e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	627b      	str	r3, [r7, #36]	; 0x24
 8006ea6:	e7fe      	b.n	8006ea6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	2b02      	cmp	r3, #2
 8006eac:	d103      	bne.n	8006eb6 <xQueueGenericSend+0x6a>
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d101      	bne.n	8006eba <xQueueGenericSend+0x6e>
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e000      	b.n	8006ebc <xQueueGenericSend+0x70>
 8006eba:	2300      	movs	r3, #0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d109      	bne.n	8006ed4 <xQueueGenericSend+0x88>
 8006ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ec4:	f383 8811 	msr	BASEPRI, r3
 8006ec8:	f3bf 8f6f 	isb	sy
 8006ecc:	f3bf 8f4f 	dsb	sy
 8006ed0:	623b      	str	r3, [r7, #32]
 8006ed2:	e7fe      	b.n	8006ed2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ed4:	f001 fbaa 	bl	800862c <xTaskGetSchedulerState>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d102      	bne.n	8006ee4 <xQueueGenericSend+0x98>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d101      	bne.n	8006ee8 <xQueueGenericSend+0x9c>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e000      	b.n	8006eea <xQueueGenericSend+0x9e>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d109      	bne.n	8006f02 <xQueueGenericSend+0xb6>
 8006eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	61fb      	str	r3, [r7, #28]
 8006f00:	e7fe      	b.n	8006f00 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f02:	f002 fa39 	bl	8009378 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d302      	bcc.n	8006f18 <xQueueGenericSend+0xcc>
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d129      	bne.n	8006f6c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006f18:	683a      	ldr	r2, [r7, #0]
 8006f1a:	68b9      	ldr	r1, [r7, #8]
 8006f1c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006f1e:	f000 fc25 	bl	800776c <prvCopyDataToQueue>
 8006f22:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d010      	beq.n	8006f4e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f2e:	3324      	adds	r3, #36	; 0x24
 8006f30:	4618      	mov	r0, r3
 8006f32:	f001 f9c1 	bl	80082b8 <xTaskRemoveFromEventList>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d013      	beq.n	8006f64 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006f3c:	4b3f      	ldr	r3, [pc, #252]	; (800703c <xQueueGenericSend+0x1f0>)
 8006f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	f3bf 8f6f 	isb	sy
 8006f4c:	e00a      	b.n	8006f64 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d007      	beq.n	8006f64 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006f54:	4b39      	ldr	r3, [pc, #228]	; (800703c <xQueueGenericSend+0x1f0>)
 8006f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f5a:	601a      	str	r2, [r3, #0]
 8006f5c:	f3bf 8f4f 	dsb	sy
 8006f60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006f64:	f002 fa36 	bl	80093d4 <vPortExitCritical>
				return pdPASS;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e063      	b.n	8007034 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d103      	bne.n	8006f7a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006f72:	f002 fa2f 	bl	80093d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006f76:	2300      	movs	r3, #0
 8006f78:	e05c      	b.n	8007034 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d106      	bne.n	8006f8e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006f80:	f107 0314 	add.w	r3, r7, #20
 8006f84:	4618      	mov	r0, r3
 8006f86:	f001 f9f9 	bl	800837c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006f8e:	f002 fa21 	bl	80093d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006f92:	f000 ff75 	bl	8007e80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006f96:	f002 f9ef 	bl	8009378 <vPortEnterCritical>
 8006f9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006fa0:	b25b      	sxtb	r3, r3
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fa6:	d103      	bne.n	8006fb0 <xQueueGenericSend+0x164>
 8006fa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006faa:	2200      	movs	r2, #0
 8006fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fb6:	b25b      	sxtb	r3, r3
 8006fb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fbc:	d103      	bne.n	8006fc6 <xQueueGenericSend+0x17a>
 8006fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006fc6:	f002 fa05 	bl	80093d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006fca:	1d3a      	adds	r2, r7, #4
 8006fcc:	f107 0314 	add.w	r3, r7, #20
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f001 f9e8 	bl	80083a8 <xTaskCheckForTimeOut>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d124      	bne.n	8007028 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006fde:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006fe0:	f000 fcbc 	bl	800795c <prvIsQueueFull>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d018      	beq.n	800701c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fec:	3310      	adds	r3, #16
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f001 f912 	bl	800821c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006ff8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006ffa:	f000 fc47 	bl	800788c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006ffe:	f000 ff4d 	bl	8007e9c <xTaskResumeAll>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	f47f af7c 	bne.w	8006f02 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800700a:	4b0c      	ldr	r3, [pc, #48]	; (800703c <xQueueGenericSend+0x1f0>)
 800700c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	f3bf 8f4f 	dsb	sy
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	e772      	b.n	8006f02 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800701c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800701e:	f000 fc35 	bl	800788c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007022:	f000 ff3b 	bl	8007e9c <xTaskResumeAll>
 8007026:	e76c      	b.n	8006f02 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007028:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800702a:	f000 fc2f 	bl	800788c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800702e:	f000 ff35 	bl	8007e9c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007032:	2300      	movs	r3, #0
		}
	}
}
 8007034:	4618      	mov	r0, r3
 8007036:	3738      	adds	r7, #56	; 0x38
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	e000ed04 	.word	0xe000ed04

08007040 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b08e      	sub	sp, #56	; 0x38
 8007044:	af00      	add	r7, sp, #0
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	60b9      	str	r1, [r7, #8]
 800704a:	607a      	str	r2, [r7, #4]
 800704c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007054:	2b00      	cmp	r3, #0
 8007056:	d109      	bne.n	800706c <xQueueGenericSendFromISR+0x2c>
 8007058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705c:	f383 8811 	msr	BASEPRI, r3
 8007060:	f3bf 8f6f 	isb	sy
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	627b      	str	r3, [r7, #36]	; 0x24
 800706a:	e7fe      	b.n	800706a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d103      	bne.n	800707a <xQueueGenericSendFromISR+0x3a>
 8007072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007076:	2b00      	cmp	r3, #0
 8007078:	d101      	bne.n	800707e <xQueueGenericSendFromISR+0x3e>
 800707a:	2301      	movs	r3, #1
 800707c:	e000      	b.n	8007080 <xQueueGenericSendFromISR+0x40>
 800707e:	2300      	movs	r3, #0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d109      	bne.n	8007098 <xQueueGenericSendFromISR+0x58>
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	623b      	str	r3, [r7, #32]
 8007096:	e7fe      	b.n	8007096 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d103      	bne.n	80070a6 <xQueueGenericSendFromISR+0x66>
 800709e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d101      	bne.n	80070aa <xQueueGenericSendFromISR+0x6a>
 80070a6:	2301      	movs	r3, #1
 80070a8:	e000      	b.n	80070ac <xQueueGenericSendFromISR+0x6c>
 80070aa:	2300      	movs	r3, #0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d109      	bne.n	80070c4 <xQueueGenericSendFromISR+0x84>
 80070b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b4:	f383 8811 	msr	BASEPRI, r3
 80070b8:	f3bf 8f6f 	isb	sy
 80070bc:	f3bf 8f4f 	dsb	sy
 80070c0:	61fb      	str	r3, [r7, #28]
 80070c2:	e7fe      	b.n	80070c2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80070c4:	f002 fa12 	bl	80094ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80070c8:	f3ef 8211 	mrs	r2, BASEPRI
 80070cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d0:	f383 8811 	msr	BASEPRI, r3
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	61ba      	str	r2, [r7, #24]
 80070de:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80070e0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80070e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d302      	bcc.n	80070f6 <xQueueGenericSendFromISR+0xb6>
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	d12c      	bne.n	8007150 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	68b9      	ldr	r1, [r7, #8]
 8007104:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007106:	f000 fb31 	bl	800776c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800710a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800710e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007112:	d112      	bne.n	800713a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007118:	2b00      	cmp	r3, #0
 800711a:	d016      	beq.n	800714a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800711c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800711e:	3324      	adds	r3, #36	; 0x24
 8007120:	4618      	mov	r0, r3
 8007122:	f001 f8c9 	bl	80082b8 <xTaskRemoveFromEventList>
 8007126:	4603      	mov	r3, r0
 8007128:	2b00      	cmp	r3, #0
 800712a:	d00e      	beq.n	800714a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00b      	beq.n	800714a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	e007      	b.n	800714a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800713a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800713e:	3301      	adds	r3, #1
 8007140:	b2db      	uxtb	r3, r3
 8007142:	b25a      	sxtb	r2, r3
 8007144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007146:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800714a:	2301      	movs	r3, #1
 800714c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800714e:	e001      	b.n	8007154 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007150:	2300      	movs	r3, #0
 8007152:	637b      	str	r3, [r7, #52]	; 0x34
 8007154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007156:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800715e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007160:	4618      	mov	r0, r3
 8007162:	3738      	adds	r7, #56	; 0x38
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08e      	sub	sp, #56	; 0x38
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007178:	2b00      	cmp	r3, #0
 800717a:	d109      	bne.n	8007190 <xQueueGiveFromISR+0x28>
	__asm volatile
 800717c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007180:	f383 8811 	msr	BASEPRI, r3
 8007184:	f3bf 8f6f 	isb	sy
 8007188:	f3bf 8f4f 	dsb	sy
 800718c:	623b      	str	r3, [r7, #32]
 800718e:	e7fe      	b.n	800718e <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007194:	2b00      	cmp	r3, #0
 8007196:	d009      	beq.n	80071ac <xQueueGiveFromISR+0x44>
 8007198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	61fb      	str	r3, [r7, #28]
 80071aa:	e7fe      	b.n	80071aa <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 80071ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d103      	bne.n	80071bc <xQueueGiveFromISR+0x54>
 80071b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d101      	bne.n	80071c0 <xQueueGiveFromISR+0x58>
 80071bc:	2301      	movs	r3, #1
 80071be:	e000      	b.n	80071c2 <xQueueGiveFromISR+0x5a>
 80071c0:	2300      	movs	r3, #0
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d109      	bne.n	80071da <xQueueGiveFromISR+0x72>
 80071c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ca:	f383 8811 	msr	BASEPRI, r3
 80071ce:	f3bf 8f6f 	isb	sy
 80071d2:	f3bf 8f4f 	dsb	sy
 80071d6:	61bb      	str	r3, [r7, #24]
 80071d8:	e7fe      	b.n	80071d8 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071da:	f002 f987 	bl	80094ec <vPortValidateInterruptPriority>
	__asm volatile
 80071de:	f3ef 8211 	mrs	r2, BASEPRI
 80071e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071e6:	f383 8811 	msr	BASEPRI, r3
 80071ea:	f3bf 8f6f 	isb	sy
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	617a      	str	r2, [r7, #20]
 80071f4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80071f6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071f8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007202:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007206:	429a      	cmp	r2, r3
 8007208:	d22b      	bcs.n	8007262 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007210:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007216:	1c5a      	adds	r2, r3, #1
 8007218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800721c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007220:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007224:	d112      	bne.n	800724c <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722a:	2b00      	cmp	r3, #0
 800722c:	d016      	beq.n	800725c <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800722e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007230:	3324      	adds	r3, #36	; 0x24
 8007232:	4618      	mov	r0, r3
 8007234:	f001 f840 	bl	80082b8 <xTaskRemoveFromEventList>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00e      	beq.n	800725c <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00b      	beq.n	800725c <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	2201      	movs	r2, #1
 8007248:	601a      	str	r2, [r3, #0]
 800724a:	e007      	b.n	800725c <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800724c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007250:	3301      	adds	r3, #1
 8007252:	b2db      	uxtb	r3, r3
 8007254:	b25a      	sxtb	r2, r3
 8007256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007258:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800725c:	2301      	movs	r3, #1
 800725e:	637b      	str	r3, [r7, #52]	; 0x34
 8007260:	e001      	b.n	8007266 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007262:	2300      	movs	r3, #0
 8007264:	637b      	str	r3, [r7, #52]	; 0x34
 8007266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007268:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007270:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007272:	4618      	mov	r0, r3
 8007274:	3738      	adds	r7, #56	; 0x38
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}
	...

0800727c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b08c      	sub	sp, #48	; 0x30
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007288:	2300      	movs	r3, #0
 800728a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007292:	2b00      	cmp	r3, #0
 8007294:	d109      	bne.n	80072aa <xQueueReceive+0x2e>
	__asm volatile
 8007296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729a:	f383 8811 	msr	BASEPRI, r3
 800729e:	f3bf 8f6f 	isb	sy
 80072a2:	f3bf 8f4f 	dsb	sy
 80072a6:	623b      	str	r3, [r7, #32]
 80072a8:	e7fe      	b.n	80072a8 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d103      	bne.n	80072b8 <xQueueReceive+0x3c>
 80072b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d101      	bne.n	80072bc <xQueueReceive+0x40>
 80072b8:	2301      	movs	r3, #1
 80072ba:	e000      	b.n	80072be <xQueueReceive+0x42>
 80072bc:	2300      	movs	r3, #0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d109      	bne.n	80072d6 <xQueueReceive+0x5a>
 80072c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c6:	f383 8811 	msr	BASEPRI, r3
 80072ca:	f3bf 8f6f 	isb	sy
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	61fb      	str	r3, [r7, #28]
 80072d4:	e7fe      	b.n	80072d4 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072d6:	f001 f9a9 	bl	800862c <xTaskGetSchedulerState>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d102      	bne.n	80072e6 <xQueueReceive+0x6a>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d101      	bne.n	80072ea <xQueueReceive+0x6e>
 80072e6:	2301      	movs	r3, #1
 80072e8:	e000      	b.n	80072ec <xQueueReceive+0x70>
 80072ea:	2300      	movs	r3, #0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d109      	bne.n	8007304 <xQueueReceive+0x88>
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	61bb      	str	r3, [r7, #24]
 8007302:	e7fe      	b.n	8007302 <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007304:	f002 f838 	bl	8009378 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800730e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007310:	2b00      	cmp	r3, #0
 8007312:	d01f      	beq.n	8007354 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007314:	68b9      	ldr	r1, [r7, #8]
 8007316:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007318:	f000 fa92 	bl	8007840 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800731c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800731e:	1e5a      	subs	r2, r3, #1
 8007320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007322:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00f      	beq.n	800734c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800732c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732e:	3310      	adds	r3, #16
 8007330:	4618      	mov	r0, r3
 8007332:	f000 ffc1 	bl	80082b8 <xTaskRemoveFromEventList>
 8007336:	4603      	mov	r3, r0
 8007338:	2b00      	cmp	r3, #0
 800733a:	d007      	beq.n	800734c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800733c:	4b3c      	ldr	r3, [pc, #240]	; (8007430 <xQueueReceive+0x1b4>)
 800733e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007342:	601a      	str	r2, [r3, #0]
 8007344:	f3bf 8f4f 	dsb	sy
 8007348:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800734c:	f002 f842 	bl	80093d4 <vPortExitCritical>
				return pdPASS;
 8007350:	2301      	movs	r3, #1
 8007352:	e069      	b.n	8007428 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d103      	bne.n	8007362 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800735a:	f002 f83b 	bl	80093d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800735e:	2300      	movs	r3, #0
 8007360:	e062      	b.n	8007428 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007364:	2b00      	cmp	r3, #0
 8007366:	d106      	bne.n	8007376 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007368:	f107 0310 	add.w	r3, r7, #16
 800736c:	4618      	mov	r0, r3
 800736e:	f001 f805 	bl	800837c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007372:	2301      	movs	r3, #1
 8007374:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007376:	f002 f82d 	bl	80093d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800737a:	f000 fd81 	bl	8007e80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800737e:	f001 fffb 	bl	8009378 <vPortEnterCritical>
 8007382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007384:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007388:	b25b      	sxtb	r3, r3
 800738a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800738e:	d103      	bne.n	8007398 <xQueueReceive+0x11c>
 8007390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007392:	2200      	movs	r2, #0
 8007394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800739e:	b25b      	sxtb	r3, r3
 80073a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80073a4:	d103      	bne.n	80073ae <xQueueReceive+0x132>
 80073a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a8:	2200      	movs	r2, #0
 80073aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073ae:	f002 f811 	bl	80093d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073b2:	1d3a      	adds	r2, r7, #4
 80073b4:	f107 0310 	add.w	r3, r7, #16
 80073b8:	4611      	mov	r1, r2
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 fff4 	bl	80083a8 <xTaskCheckForTimeOut>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d123      	bne.n	800740e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80073c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073c8:	f000 fab2 	bl	8007930 <prvIsQueueEmpty>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d017      	beq.n	8007402 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80073d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d4:	3324      	adds	r3, #36	; 0x24
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	4611      	mov	r1, r2
 80073da:	4618      	mov	r0, r3
 80073dc:	f000 ff1e 	bl	800821c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80073e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073e2:	f000 fa53 	bl	800788c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80073e6:	f000 fd59 	bl	8007e9c <xTaskResumeAll>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d189      	bne.n	8007304 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80073f0:	4b0f      	ldr	r3, [pc, #60]	; (8007430 <xQueueReceive+0x1b4>)
 80073f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073f6:	601a      	str	r2, [r3, #0]
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	e780      	b.n	8007304 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007402:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007404:	f000 fa42 	bl	800788c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007408:	f000 fd48 	bl	8007e9c <xTaskResumeAll>
 800740c:	e77a      	b.n	8007304 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800740e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007410:	f000 fa3c 	bl	800788c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007414:	f000 fd42 	bl	8007e9c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007418:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800741a:	f000 fa89 	bl	8007930 <prvIsQueueEmpty>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	f43f af6f 	beq.w	8007304 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007426:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007428:	4618      	mov	r0, r3
 800742a:	3730      	adds	r7, #48	; 0x30
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	e000ed04 	.word	0xe000ed04

08007434 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b08e      	sub	sp, #56	; 0x38
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
 800743c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800743e:	2300      	movs	r3, #0
 8007440:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007446:	2300      	movs	r3, #0
 8007448:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800744a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744c:	2b00      	cmp	r3, #0
 800744e:	d109      	bne.n	8007464 <xQueueSemaphoreTake+0x30>
 8007450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	623b      	str	r3, [r7, #32]
 8007462:	e7fe      	b.n	8007462 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007468:	2b00      	cmp	r3, #0
 800746a:	d009      	beq.n	8007480 <xQueueSemaphoreTake+0x4c>
 800746c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007470:	f383 8811 	msr	BASEPRI, r3
 8007474:	f3bf 8f6f 	isb	sy
 8007478:	f3bf 8f4f 	dsb	sy
 800747c:	61fb      	str	r3, [r7, #28]
 800747e:	e7fe      	b.n	800747e <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007480:	f001 f8d4 	bl	800862c <xTaskGetSchedulerState>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d102      	bne.n	8007490 <xQueueSemaphoreTake+0x5c>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d101      	bne.n	8007494 <xQueueSemaphoreTake+0x60>
 8007490:	2301      	movs	r3, #1
 8007492:	e000      	b.n	8007496 <xQueueSemaphoreTake+0x62>
 8007494:	2300      	movs	r3, #0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <xQueueSemaphoreTake+0x7a>
 800749a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749e:	f383 8811 	msr	BASEPRI, r3
 80074a2:	f3bf 8f6f 	isb	sy
 80074a6:	f3bf 8f4f 	dsb	sy
 80074aa:	61bb      	str	r3, [r7, #24]
 80074ac:	e7fe      	b.n	80074ac <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80074ae:	f001 ff63 	bl	8009378 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80074b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b6:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80074b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d024      	beq.n	8007508 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80074be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074c0:	1e5a      	subs	r2, r3, #1
 80074c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c4:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80074c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d104      	bne.n	80074d8 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80074ce:	f001 fa73 	bl	80089b8 <pvTaskIncrementMutexHeldCount>
 80074d2:	4602      	mov	r2, r0
 80074d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d6:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80074d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074da:	691b      	ldr	r3, [r3, #16]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00f      	beq.n	8007500 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80074e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e2:	3310      	adds	r3, #16
 80074e4:	4618      	mov	r0, r3
 80074e6:	f000 fee7 	bl	80082b8 <xTaskRemoveFromEventList>
 80074ea:	4603      	mov	r3, r0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d007      	beq.n	8007500 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80074f0:	4b53      	ldr	r3, [pc, #332]	; (8007640 <xQueueSemaphoreTake+0x20c>)
 80074f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074f6:	601a      	str	r2, [r3, #0]
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007500:	f001 ff68 	bl	80093d4 <vPortExitCritical>
				return pdPASS;
 8007504:	2301      	movs	r3, #1
 8007506:	e096      	b.n	8007636 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d110      	bne.n	8007530 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800750e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007510:	2b00      	cmp	r3, #0
 8007512:	d009      	beq.n	8007528 <xQueueSemaphoreTake+0xf4>
 8007514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	617b      	str	r3, [r7, #20]
 8007526:	e7fe      	b.n	8007526 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007528:	f001 ff54 	bl	80093d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800752c:	2300      	movs	r3, #0
 800752e:	e082      	b.n	8007636 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007532:	2b00      	cmp	r3, #0
 8007534:	d106      	bne.n	8007544 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007536:	f107 030c 	add.w	r3, r7, #12
 800753a:	4618      	mov	r0, r3
 800753c:	f000 ff1e 	bl	800837c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007540:	2301      	movs	r3, #1
 8007542:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007544:	f001 ff46 	bl	80093d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007548:	f000 fc9a 	bl	8007e80 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800754c:	f001 ff14 	bl	8009378 <vPortEnterCritical>
 8007550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007552:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007556:	b25b      	sxtb	r3, r3
 8007558:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800755c:	d103      	bne.n	8007566 <xQueueSemaphoreTake+0x132>
 800755e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007568:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800756c:	b25b      	sxtb	r3, r3
 800756e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007572:	d103      	bne.n	800757c <xQueueSemaphoreTake+0x148>
 8007574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007576:	2200      	movs	r2, #0
 8007578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800757c:	f001 ff2a 	bl	80093d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007580:	463a      	mov	r2, r7
 8007582:	f107 030c 	add.w	r3, r7, #12
 8007586:	4611      	mov	r1, r2
 8007588:	4618      	mov	r0, r3
 800758a:	f000 ff0d 	bl	80083a8 <xTaskCheckForTimeOut>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d132      	bne.n	80075fa <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007594:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007596:	f000 f9cb 	bl	8007930 <prvIsQueueEmpty>
 800759a:	4603      	mov	r3, r0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d026      	beq.n	80075ee <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d109      	bne.n	80075bc <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80075a8:	f001 fee6 	bl	8009378 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80075ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f001 f859 	bl	8008668 <xTaskPriorityInherit>
 80075b6:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80075b8:	f001 ff0c 	bl	80093d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80075bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075be:	3324      	adds	r3, #36	; 0x24
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	4611      	mov	r1, r2
 80075c4:	4618      	mov	r0, r3
 80075c6:	f000 fe29 	bl	800821c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80075ca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075cc:	f000 f95e 	bl	800788c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80075d0:	f000 fc64 	bl	8007e9c <xTaskResumeAll>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	f47f af69 	bne.w	80074ae <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80075dc:	4b18      	ldr	r3, [pc, #96]	; (8007640 <xQueueSemaphoreTake+0x20c>)
 80075de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	f3bf 8f4f 	dsb	sy
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	e75f      	b.n	80074ae <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80075ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075f0:	f000 f94c 	bl	800788c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80075f4:	f000 fc52 	bl	8007e9c <xTaskResumeAll>
 80075f8:	e759      	b.n	80074ae <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80075fa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80075fc:	f000 f946 	bl	800788c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007600:	f000 fc4c 	bl	8007e9c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007604:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007606:	f000 f993 	bl	8007930 <prvIsQueueEmpty>
 800760a:	4603      	mov	r3, r0
 800760c:	2b00      	cmp	r3, #0
 800760e:	f43f af4e 	beq.w	80074ae <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00d      	beq.n	8007634 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8007618:	f001 feae 	bl	8009378 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800761c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800761e:	f000 f88e 	bl	800773e <prvGetDisinheritPriorityAfterTimeout>
 8007622:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800762a:	4618      	mov	r0, r3
 800762c:	f001 f926 	bl	800887c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007630:	f001 fed0 	bl	80093d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007634:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007636:	4618      	mov	r0, r3
 8007638:	3738      	adds	r7, #56	; 0x38
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
 800763e:	bf00      	nop
 8007640:	e000ed04 	.word	0xe000ed04

08007644 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b08e      	sub	sp, #56	; 0x38
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007656:	2b00      	cmp	r3, #0
 8007658:	d109      	bne.n	800766e <xQueueReceiveFromISR+0x2a>
 800765a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800765e:	f383 8811 	msr	BASEPRI, r3
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	f3bf 8f4f 	dsb	sy
 800766a:	623b      	str	r3, [r7, #32]
 800766c:	e7fe      	b.n	800766c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d103      	bne.n	800767c <xQueueReceiveFromISR+0x38>
 8007674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <xQueueReceiveFromISR+0x3c>
 800767c:	2301      	movs	r3, #1
 800767e:	e000      	b.n	8007682 <xQueueReceiveFromISR+0x3e>
 8007680:	2300      	movs	r3, #0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d109      	bne.n	800769a <xQueueReceiveFromISR+0x56>
 8007686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800768a:	f383 8811 	msr	BASEPRI, r3
 800768e:	f3bf 8f6f 	isb	sy
 8007692:	f3bf 8f4f 	dsb	sy
 8007696:	61fb      	str	r3, [r7, #28]
 8007698:	e7fe      	b.n	8007698 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800769a:	f001 ff27 	bl	80094ec <vPortValidateInterruptPriority>
	__asm volatile
 800769e:	f3ef 8211 	mrs	r2, BASEPRI
 80076a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a6:	f383 8811 	msr	BASEPRI, r3
 80076aa:	f3bf 8f6f 	isb	sy
 80076ae:	f3bf 8f4f 	dsb	sy
 80076b2:	61ba      	str	r2, [r7, #24]
 80076b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80076b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80076b8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076be:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80076c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d02f      	beq.n	8007726 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80076c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80076cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80076d0:	68b9      	ldr	r1, [r7, #8]
 80076d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80076d4:	f000 f8b4 	bl	8007840 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80076d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076da:	1e5a      	subs	r2, r3, #1
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80076e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076e8:	d112      	bne.n	8007710 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d016      	beq.n	8007720 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f4:	3310      	adds	r3, #16
 80076f6:	4618      	mov	r0, r3
 80076f8:	f000 fdde 	bl	80082b8 <xTaskRemoveFromEventList>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00e      	beq.n	8007720 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00b      	beq.n	8007720 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	601a      	str	r2, [r3, #0]
 800770e:	e007      	b.n	8007720 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007710:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007714:	3301      	adds	r3, #1
 8007716:	b2db      	uxtb	r3, r3
 8007718:	b25a      	sxtb	r2, r3
 800771a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800771c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007720:	2301      	movs	r3, #1
 8007722:	637b      	str	r3, [r7, #52]	; 0x34
 8007724:	e001      	b.n	800772a <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8007726:	2300      	movs	r3, #0
 8007728:	637b      	str	r3, [r7, #52]	; 0x34
 800772a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007736:	4618      	mov	r0, r3
 8007738:	3738      	adds	r7, #56	; 0x38
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800773e:	b480      	push	{r7}
 8007740:	b085      	sub	sp, #20
 8007742:	af00      	add	r7, sp, #0
 8007744:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774a:	2b00      	cmp	r3, #0
 800774c:	d006      	beq.n	800775c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f1c3 0307 	rsb	r3, r3, #7
 8007758:	60fb      	str	r3, [r7, #12]
 800775a:	e001      	b.n	8007760 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800775c:	2300      	movs	r3, #0
 800775e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007760:	68fb      	ldr	r3, [r7, #12]
	}
 8007762:	4618      	mov	r0, r3
 8007764:	3714      	adds	r7, #20
 8007766:	46bd      	mov	sp, r7
 8007768:	bc80      	pop	{r7}
 800776a:	4770      	bx	lr

0800776c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b086      	sub	sp, #24
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007778:	2300      	movs	r3, #0
 800777a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007780:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007786:	2b00      	cmp	r3, #0
 8007788:	d10d      	bne.n	80077a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d14d      	bne.n	800782e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	4618      	mov	r0, r3
 8007798:	f000 ffec 	bl	8008774 <xTaskPriorityDisinherit>
 800779c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	605a      	str	r2, [r3, #4]
 80077a4:	e043      	b.n	800782e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d119      	bne.n	80077e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6898      	ldr	r0, [r3, #8]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b4:	461a      	mov	r2, r3
 80077b6:	68b9      	ldr	r1, [r7, #8]
 80077b8:	f002 f8d6 	bl	8009968 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	689a      	ldr	r2, [r3, #8]
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c4:	441a      	add	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	689a      	ldr	r2, [r3, #8]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	429a      	cmp	r2, r3
 80077d4:	d32b      	bcc.n	800782e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681a      	ldr	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	609a      	str	r2, [r3, #8]
 80077de:	e026      	b.n	800782e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	68d8      	ldr	r0, [r3, #12]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e8:	461a      	mov	r2, r3
 80077ea:	68b9      	ldr	r1, [r7, #8]
 80077ec:	f002 f8bc 	bl	8009968 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	68da      	ldr	r2, [r3, #12]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f8:	425b      	negs	r3, r3
 80077fa:	441a      	add	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	68da      	ldr	r2, [r3, #12]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	429a      	cmp	r2, r3
 800780a:	d207      	bcs.n	800781c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	685a      	ldr	r2, [r3, #4]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007814:	425b      	negs	r3, r3
 8007816:	441a      	add	r2, r3
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2b02      	cmp	r3, #2
 8007820:	d105      	bne.n	800782e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d002      	beq.n	800782e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	3b01      	subs	r3, #1
 800782c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	1c5a      	adds	r2, r3, #1
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007836:	697b      	ldr	r3, [r7, #20]
}
 8007838:	4618      	mov	r0, r3
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b082      	sub	sp, #8
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800784e:	2b00      	cmp	r3, #0
 8007850:	d018      	beq.n	8007884 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	68da      	ldr	r2, [r3, #12]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800785a:	441a      	add	r2, r3
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	68da      	ldr	r2, [r3, #12]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	429a      	cmp	r2, r3
 800786a:	d303      	bcc.n	8007874 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	68d9      	ldr	r1, [r3, #12]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800787c:	461a      	mov	r2, r3
 800787e:	6838      	ldr	r0, [r7, #0]
 8007880:	f002 f872 	bl	8009968 <memcpy>
	}
}
 8007884:	bf00      	nop
 8007886:	3708      	adds	r7, #8
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007894:	f001 fd70 	bl	8009378 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800789e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078a0:	e011      	b.n	80078c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d012      	beq.n	80078d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	3324      	adds	r3, #36	; 0x24
 80078ae:	4618      	mov	r0, r3
 80078b0:	f000 fd02 	bl	80082b8 <xTaskRemoveFromEventList>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d001      	beq.n	80078be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80078ba:	f000 fdd5 	bl	8008468 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80078be:	7bfb      	ldrb	r3, [r7, #15]
 80078c0:	3b01      	subs	r3, #1
 80078c2:	b2db      	uxtb	r3, r3
 80078c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80078c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	dce9      	bgt.n	80078a2 <prvUnlockQueue+0x16>
 80078ce:	e000      	b.n	80078d2 <prvUnlockQueue+0x46>
					break;
 80078d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	22ff      	movs	r2, #255	; 0xff
 80078d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80078da:	f001 fd7b 	bl	80093d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80078de:	f001 fd4b 	bl	8009378 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80078ea:	e011      	b.n	8007910 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	691b      	ldr	r3, [r3, #16]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d012      	beq.n	800791a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	3310      	adds	r3, #16
 80078f8:	4618      	mov	r0, r3
 80078fa:	f000 fcdd 	bl	80082b8 <xTaskRemoveFromEventList>
 80078fe:	4603      	mov	r3, r0
 8007900:	2b00      	cmp	r3, #0
 8007902:	d001      	beq.n	8007908 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007904:	f000 fdb0 	bl	8008468 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007908:	7bbb      	ldrb	r3, [r7, #14]
 800790a:	3b01      	subs	r3, #1
 800790c:	b2db      	uxtb	r3, r3
 800790e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007910:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007914:	2b00      	cmp	r3, #0
 8007916:	dce9      	bgt.n	80078ec <prvUnlockQueue+0x60>
 8007918:	e000      	b.n	800791c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800791a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	22ff      	movs	r2, #255	; 0xff
 8007920:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007924:	f001 fd56 	bl	80093d4 <vPortExitCritical>
}
 8007928:	bf00      	nop
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}

08007930 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b084      	sub	sp, #16
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007938:	f001 fd1e 	bl	8009378 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007940:	2b00      	cmp	r3, #0
 8007942:	d102      	bne.n	800794a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007944:	2301      	movs	r3, #1
 8007946:	60fb      	str	r3, [r7, #12]
 8007948:	e001      	b.n	800794e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800794a:	2300      	movs	r3, #0
 800794c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800794e:	f001 fd41 	bl	80093d4 <vPortExitCritical>

	return xReturn;
 8007952:	68fb      	ldr	r3, [r7, #12]
}
 8007954:	4618      	mov	r0, r3
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007964:	f001 fd08 	bl	8009378 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007970:	429a      	cmp	r2, r3
 8007972:	d102      	bne.n	800797a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007974:	2301      	movs	r3, #1
 8007976:	60fb      	str	r3, [r7, #12]
 8007978:	e001      	b.n	800797e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800797e:	f001 fd29 	bl	80093d4 <vPortExitCritical>

	return xReturn;
 8007982:	68fb      	ldr	r3, [r7, #12]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007996:	2300      	movs	r3, #0
 8007998:	60fb      	str	r3, [r7, #12]
 800799a:	e014      	b.n	80079c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800799c:	4a0e      	ldr	r2, [pc, #56]	; (80079d8 <vQueueAddToRegistry+0x4c>)
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10b      	bne.n	80079c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80079a8:	490b      	ldr	r1, [pc, #44]	; (80079d8 <vQueueAddToRegistry+0x4c>)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80079b2:	4a09      	ldr	r2, [pc, #36]	; (80079d8 <vQueueAddToRegistry+0x4c>)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	00db      	lsls	r3, r3, #3
 80079b8:	4413      	add	r3, r2
 80079ba:	687a      	ldr	r2, [r7, #4]
 80079bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80079be:	e005      	b.n	80079cc <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	3301      	adds	r3, #1
 80079c4:	60fb      	str	r3, [r7, #12]
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2b07      	cmp	r3, #7
 80079ca:	d9e7      	bls.n	800799c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80079cc:	bf00      	nop
 80079ce:	3714      	adds	r7, #20
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bc80      	pop	{r7}
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	20001f30 	.word	0x20001f30

080079dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	60f8      	str	r0, [r7, #12]
 80079e4:	60b9      	str	r1, [r7, #8]
 80079e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80079ec:	f001 fcc4 	bl	8009378 <vPortEnterCritical>
 80079f0:	697b      	ldr	r3, [r7, #20]
 80079f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079f6:	b25b      	sxtb	r3, r3
 80079f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079fc:	d103      	bne.n	8007a06 <vQueueWaitForMessageRestricted+0x2a>
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a0c:	b25b      	sxtb	r3, r3
 8007a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a12:	d103      	bne.n	8007a1c <vQueueWaitForMessageRestricted+0x40>
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a1c:	f001 fcda 	bl	80093d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d106      	bne.n	8007a36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	3324      	adds	r3, #36	; 0x24
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	68b9      	ldr	r1, [r7, #8]
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 fc17 	bl	8008264 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007a36:	6978      	ldr	r0, [r7, #20]
 8007a38:	f7ff ff28 	bl	800788c <prvUnlockQueue>
	}
 8007a3c:	bf00      	nop
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}

08007a44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08e      	sub	sp, #56	; 0x38
 8007a48:	af04      	add	r7, sp, #16
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
 8007a50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d109      	bne.n	8007a6c <xTaskCreateStatic+0x28>
	__asm volatile
 8007a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5c:	f383 8811 	msr	BASEPRI, r3
 8007a60:	f3bf 8f6f 	isb	sy
 8007a64:	f3bf 8f4f 	dsb	sy
 8007a68:	623b      	str	r3, [r7, #32]
 8007a6a:	e7fe      	b.n	8007a6a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d109      	bne.n	8007a86 <xTaskCreateStatic+0x42>
 8007a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a76:	f383 8811 	msr	BASEPRI, r3
 8007a7a:	f3bf 8f6f 	isb	sy
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	61fb      	str	r3, [r7, #28]
 8007a84:	e7fe      	b.n	8007a84 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a86:	2354      	movs	r3, #84	; 0x54
 8007a88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	2b54      	cmp	r3, #84	; 0x54
 8007a8e:	d009      	beq.n	8007aa4 <xTaskCreateStatic+0x60>
 8007a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a94:	f383 8811 	msr	BASEPRI, r3
 8007a98:	f3bf 8f6f 	isb	sy
 8007a9c:	f3bf 8f4f 	dsb	sy
 8007aa0:	61bb      	str	r3, [r7, #24]
 8007aa2:	e7fe      	b.n	8007aa2 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d01e      	beq.n	8007ae8 <xTaskCreateStatic+0xa4>
 8007aaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d01b      	beq.n	8007ae8 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ab2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ab8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abc:	2202      	movs	r2, #2
 8007abe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	9303      	str	r3, [sp, #12]
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	9302      	str	r3, [sp, #8]
 8007aca:	f107 0314 	add.w	r3, r7, #20
 8007ace:	9301      	str	r3, [sp, #4]
 8007ad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ad2:	9300      	str	r3, [sp, #0]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	687a      	ldr	r2, [r7, #4]
 8007ad8:	68b9      	ldr	r1, [r7, #8]
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f000 f850 	bl	8007b80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007ae0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007ae2:	f000 f8cb 	bl	8007c7c <prvAddNewTaskToReadyList>
 8007ae6:	e001      	b.n	8007aec <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007aec:	697b      	ldr	r3, [r7, #20]
	}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3728      	adds	r7, #40	; 0x28
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}

08007af6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007af6:	b580      	push	{r7, lr}
 8007af8:	b08c      	sub	sp, #48	; 0x30
 8007afa:	af04      	add	r7, sp, #16
 8007afc:	60f8      	str	r0, [r7, #12]
 8007afe:	60b9      	str	r1, [r7, #8]
 8007b00:	603b      	str	r3, [r7, #0]
 8007b02:	4613      	mov	r3, r2
 8007b04:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b06:	88fb      	ldrh	r3, [r7, #6]
 8007b08:	009b      	lsls	r3, r3, #2
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f001 fd2a 	bl	8009564 <pvPortMalloc>
 8007b10:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00e      	beq.n	8007b36 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007b18:	2054      	movs	r0, #84	; 0x54
 8007b1a:	f001 fd23 	bl	8009564 <pvPortMalloc>
 8007b1e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b26:	69fb      	ldr	r3, [r7, #28]
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	631a      	str	r2, [r3, #48]	; 0x30
 8007b2c:	e005      	b.n	8007b3a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b2e:	6978      	ldr	r0, [r7, #20]
 8007b30:	f001 fdda 	bl	80096e8 <vPortFree>
 8007b34:	e001      	b.n	8007b3a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b36:	2300      	movs	r3, #0
 8007b38:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d017      	beq.n	8007b70 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b48:	88fa      	ldrh	r2, [r7, #6]
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	9303      	str	r3, [sp, #12]
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	9302      	str	r3, [sp, #8]
 8007b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b54:	9301      	str	r3, [sp, #4]
 8007b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	68b9      	ldr	r1, [r7, #8]
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f000 f80e 	bl	8007b80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b64:	69f8      	ldr	r0, [r7, #28]
 8007b66:	f000 f889 	bl	8007c7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	61bb      	str	r3, [r7, #24]
 8007b6e:	e002      	b.n	8007b76 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b74:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b76:	69bb      	ldr	r3, [r7, #24]
	}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	3720      	adds	r7, #32
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	bd80      	pop	{r7, pc}

08007b80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b088      	sub	sp, #32
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	60f8      	str	r0, [r7, #12]
 8007b88:	60b9      	str	r1, [r7, #8]
 8007b8a:	607a      	str	r2, [r7, #4]
 8007b8c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	009b      	lsls	r3, r3, #2
 8007b9c:	4413      	add	r3, r2
 8007b9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	f023 0307 	bic.w	r3, r3, #7
 8007ba6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	f003 0307 	and.w	r3, r3, #7
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d009      	beq.n	8007bc6 <prvInitialiseNewTask+0x46>
 8007bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb6:	f383 8811 	msr	BASEPRI, r3
 8007bba:	f3bf 8f6f 	isb	sy
 8007bbe:	f3bf 8f4f 	dsb	sy
 8007bc2:	617b      	str	r3, [r7, #20]
 8007bc4:	e7fe      	b.n	8007bc4 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	61fb      	str	r3, [r7, #28]
 8007bca:	e012      	b.n	8007bf2 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	69fb      	ldr	r3, [r7, #28]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	7819      	ldrb	r1, [r3, #0]
 8007bd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	4413      	add	r3, r2
 8007bda:	3334      	adds	r3, #52	; 0x34
 8007bdc:	460a      	mov	r2, r1
 8007bde:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	4413      	add	r3, r2
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d006      	beq.n	8007bfa <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	3301      	adds	r3, #1
 8007bf0:	61fb      	str	r3, [r7, #28]
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	2b0f      	cmp	r3, #15
 8007bf6:	d9e9      	bls.n	8007bcc <prvInitialiseNewTask+0x4c>
 8007bf8:	e000      	b.n	8007bfc <prvInitialiseNewTask+0x7c>
		{
			break;
 8007bfa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bfe:	2200      	movs	r2, #0
 8007c00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c06:	2b06      	cmp	r3, #6
 8007c08:	d901      	bls.n	8007c0e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c0a:	2306      	movs	r3, #6
 8007c0c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c12:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c18:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007c1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c22:	3304      	adds	r3, #4
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7fe ff4a 	bl	8006abe <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c2c:	3318      	adds	r3, #24
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fe ff45 	bl	8006abe <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c38:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3c:	f1c3 0207 	rsb	r2, r3, #7
 8007c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c42:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c48:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c58:	683a      	ldr	r2, [r7, #0]
 8007c5a:	68f9      	ldr	r1, [r7, #12]
 8007c5c:	69b8      	ldr	r0, [r7, #24]
 8007c5e:	f001 faa3 	bl	80091a8 <pxPortInitialiseStack>
 8007c62:	4602      	mov	r2, r0
 8007c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c66:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d002      	beq.n	8007c74 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c74:	bf00      	nop
 8007c76:	3720      	adds	r7, #32
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c84:	f001 fb78 	bl	8009378 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c88:	4b2a      	ldr	r3, [pc, #168]	; (8007d34 <prvAddNewTaskToReadyList+0xb8>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	4a29      	ldr	r2, [pc, #164]	; (8007d34 <prvAddNewTaskToReadyList+0xb8>)
 8007c90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c92:	4b29      	ldr	r3, [pc, #164]	; (8007d38 <prvAddNewTaskToReadyList+0xbc>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d109      	bne.n	8007cae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c9a:	4a27      	ldr	r2, [pc, #156]	; (8007d38 <prvAddNewTaskToReadyList+0xbc>)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ca0:	4b24      	ldr	r3, [pc, #144]	; (8007d34 <prvAddNewTaskToReadyList+0xb8>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d110      	bne.n	8007cca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ca8:	f000 fc02 	bl	80084b0 <prvInitialiseTaskLists>
 8007cac:	e00d      	b.n	8007cca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cae:	4b23      	ldr	r3, [pc, #140]	; (8007d3c <prvAddNewTaskToReadyList+0xc0>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d109      	bne.n	8007cca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007cb6:	4b20      	ldr	r3, [pc, #128]	; (8007d38 <prvAddNewTaskToReadyList+0xbc>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d802      	bhi.n	8007cca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007cc4:	4a1c      	ldr	r2, [pc, #112]	; (8007d38 <prvAddNewTaskToReadyList+0xbc>)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007cca:	4b1d      	ldr	r3, [pc, #116]	; (8007d40 <prvAddNewTaskToReadyList+0xc4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	4a1b      	ldr	r2, [pc, #108]	; (8007d40 <prvAddNewTaskToReadyList+0xc4>)
 8007cd2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd8:	2201      	movs	r2, #1
 8007cda:	409a      	lsls	r2, r3
 8007cdc:	4b19      	ldr	r3, [pc, #100]	; (8007d44 <prvAddNewTaskToReadyList+0xc8>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	4a18      	ldr	r2, [pc, #96]	; (8007d44 <prvAddNewTaskToReadyList+0xc8>)
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cea:	4613      	mov	r3, r2
 8007cec:	009b      	lsls	r3, r3, #2
 8007cee:	4413      	add	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4a15      	ldr	r2, [pc, #84]	; (8007d48 <prvAddNewTaskToReadyList+0xcc>)
 8007cf4:	441a      	add	r2, r3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	3304      	adds	r3, #4
 8007cfa:	4619      	mov	r1, r3
 8007cfc:	4610      	mov	r0, r2
 8007cfe:	f7fe feea 	bl	8006ad6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d02:	f001 fb67 	bl	80093d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d06:	4b0d      	ldr	r3, [pc, #52]	; (8007d3c <prvAddNewTaskToReadyList+0xc0>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d00e      	beq.n	8007d2c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d0e:	4b0a      	ldr	r3, [pc, #40]	; (8007d38 <prvAddNewTaskToReadyList+0xbc>)
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d18:	429a      	cmp	r2, r3
 8007d1a:	d207      	bcs.n	8007d2c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d1c:	4b0b      	ldr	r3, [pc, #44]	; (8007d4c <prvAddNewTaskToReadyList+0xd0>)
 8007d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d22:	601a      	str	r2, [r3, #0]
 8007d24:	f3bf 8f4f 	dsb	sy
 8007d28:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d2c:	bf00      	nop
 8007d2e:	3708      	adds	r7, #8
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	20000a88 	.word	0x20000a88
 8007d38:	20000988 	.word	0x20000988
 8007d3c:	20000a94 	.word	0x20000a94
 8007d40:	20000aa4 	.word	0x20000aa4
 8007d44:	20000a90 	.word	0x20000a90
 8007d48:	2000098c 	.word	0x2000098c
 8007d4c:	e000ed04 	.word	0xe000ed04

08007d50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d016      	beq.n	8007d90 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d62:	4b13      	ldr	r3, [pc, #76]	; (8007db0 <vTaskDelay+0x60>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d009      	beq.n	8007d7e <vTaskDelay+0x2e>
 8007d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d6e:	f383 8811 	msr	BASEPRI, r3
 8007d72:	f3bf 8f6f 	isb	sy
 8007d76:	f3bf 8f4f 	dsb	sy
 8007d7a:	60bb      	str	r3, [r7, #8]
 8007d7c:	e7fe      	b.n	8007d7c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8007d7e:	f000 f87f 	bl	8007e80 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007d82:	2100      	movs	r1, #0
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 fe2b 	bl	80089e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007d8a:	f000 f887 	bl	8007e9c <xTaskResumeAll>
 8007d8e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d107      	bne.n	8007da6 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8007d96:	4b07      	ldr	r3, [pc, #28]	; (8007db4 <vTaskDelay+0x64>)
 8007d98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d9c:	601a      	str	r2, [r3, #0]
 8007d9e:	f3bf 8f4f 	dsb	sy
 8007da2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007da6:	bf00      	nop
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	20000ab0 	.word	0x20000ab0
 8007db4:	e000ed04 	.word	0xe000ed04

08007db8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b08a      	sub	sp, #40	; 0x28
 8007dbc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007dc6:	463a      	mov	r2, r7
 8007dc8:	1d39      	adds	r1, r7, #4
 8007dca:	f107 0308 	add.w	r3, r7, #8
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f7f8 fdbc 	bl	800094c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007dd4:	6839      	ldr	r1, [r7, #0]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	68ba      	ldr	r2, [r7, #8]
 8007dda:	9202      	str	r2, [sp, #8]
 8007ddc:	9301      	str	r3, [sp, #4]
 8007dde:	2300      	movs	r3, #0
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	2300      	movs	r3, #0
 8007de4:	460a      	mov	r2, r1
 8007de6:	4920      	ldr	r1, [pc, #128]	; (8007e68 <vTaskStartScheduler+0xb0>)
 8007de8:	4820      	ldr	r0, [pc, #128]	; (8007e6c <vTaskStartScheduler+0xb4>)
 8007dea:	f7ff fe2b 	bl	8007a44 <xTaskCreateStatic>
 8007dee:	4602      	mov	r2, r0
 8007df0:	4b1f      	ldr	r3, [pc, #124]	; (8007e70 <vTaskStartScheduler+0xb8>)
 8007df2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007df4:	4b1e      	ldr	r3, [pc, #120]	; (8007e70 <vTaskStartScheduler+0xb8>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d002      	beq.n	8007e02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	617b      	str	r3, [r7, #20]
 8007e00:	e001      	b.n	8007e06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e02:	2300      	movs	r3, #0
 8007e04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d102      	bne.n	8007e12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e0c:	f000 fe4e 	bl	8008aac <xTimerCreateTimerTask>
 8007e10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d115      	bne.n	8007e44 <vTaskStartScheduler+0x8c>
 8007e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e1c:	f383 8811 	msr	BASEPRI, r3
 8007e20:	f3bf 8f6f 	isb	sy
 8007e24:	f3bf 8f4f 	dsb	sy
 8007e28:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e2a:	4b12      	ldr	r3, [pc, #72]	; (8007e74 <vTaskStartScheduler+0xbc>)
 8007e2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e32:	4b11      	ldr	r3, [pc, #68]	; (8007e78 <vTaskStartScheduler+0xc0>)
 8007e34:	2201      	movs	r2, #1
 8007e36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007e38:	4b10      	ldr	r3, [pc, #64]	; (8007e7c <vTaskStartScheduler+0xc4>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e3e:	f001 fa2b 	bl	8009298 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e42:	e00d      	b.n	8007e60 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e44:	697b      	ldr	r3, [r7, #20]
 8007e46:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e4a:	d109      	bne.n	8007e60 <vTaskStartScheduler+0xa8>
 8007e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	60fb      	str	r3, [r7, #12]
 8007e5e:	e7fe      	b.n	8007e5e <vTaskStartScheduler+0xa6>
}
 8007e60:	bf00      	nop
 8007e62:	3718      	adds	r7, #24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	0800a3f8 	.word	0x0800a3f8
 8007e6c:	08008481 	.word	0x08008481
 8007e70:	20000aac 	.word	0x20000aac
 8007e74:	20000aa8 	.word	0x20000aa8
 8007e78:	20000a94 	.word	0x20000a94
 8007e7c:	20000a8c 	.word	0x20000a8c

08007e80 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e80:	b480      	push	{r7}
 8007e82:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007e84:	4b04      	ldr	r3, [pc, #16]	; (8007e98 <vTaskSuspendAll+0x18>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	4a03      	ldr	r2, [pc, #12]	; (8007e98 <vTaskSuspendAll+0x18>)
 8007e8c:	6013      	str	r3, [r2, #0]
}
 8007e8e:	bf00      	nop
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bc80      	pop	{r7}
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	20000ab0 	.word	0x20000ab0

08007e9c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b084      	sub	sp, #16
 8007ea0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007eaa:	4b41      	ldr	r3, [pc, #260]	; (8007fb0 <xTaskResumeAll+0x114>)
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d109      	bne.n	8007ec6 <xTaskResumeAll+0x2a>
 8007eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb6:	f383 8811 	msr	BASEPRI, r3
 8007eba:	f3bf 8f6f 	isb	sy
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	e7fe      	b.n	8007ec4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007ec6:	f001 fa57 	bl	8009378 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007eca:	4b39      	ldr	r3, [pc, #228]	; (8007fb0 <xTaskResumeAll+0x114>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	4a37      	ldr	r2, [pc, #220]	; (8007fb0 <xTaskResumeAll+0x114>)
 8007ed2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ed4:	4b36      	ldr	r3, [pc, #216]	; (8007fb0 <xTaskResumeAll+0x114>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d161      	bne.n	8007fa0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007edc:	4b35      	ldr	r3, [pc, #212]	; (8007fb4 <xTaskResumeAll+0x118>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d05d      	beq.n	8007fa0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007ee4:	e02e      	b.n	8007f44 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007ee6:	4b34      	ldr	r3, [pc, #208]	; (8007fb8 <xTaskResumeAll+0x11c>)
 8007ee8:	68db      	ldr	r3, [r3, #12]
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3318      	adds	r3, #24
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7fe fe4a 	bl	8006b8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3304      	adds	r3, #4
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fe fe45 	bl	8006b8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f06:	2201      	movs	r2, #1
 8007f08:	409a      	lsls	r2, r3
 8007f0a:	4b2c      	ldr	r3, [pc, #176]	; (8007fbc <xTaskResumeAll+0x120>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	4a2a      	ldr	r2, [pc, #168]	; (8007fbc <xTaskResumeAll+0x120>)
 8007f12:	6013      	str	r3, [r2, #0]
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f18:	4613      	mov	r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	4413      	add	r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	4a27      	ldr	r2, [pc, #156]	; (8007fc0 <xTaskResumeAll+0x124>)
 8007f22:	441a      	add	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3304      	adds	r3, #4
 8007f28:	4619      	mov	r1, r3
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	f7fe fdd3 	bl	8006ad6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f34:	4b23      	ldr	r3, [pc, #140]	; (8007fc4 <xTaskResumeAll+0x128>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d302      	bcc.n	8007f44 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8007f3e:	4b22      	ldr	r3, [pc, #136]	; (8007fc8 <xTaskResumeAll+0x12c>)
 8007f40:	2201      	movs	r2, #1
 8007f42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f44:	4b1c      	ldr	r3, [pc, #112]	; (8007fb8 <xTaskResumeAll+0x11c>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1cc      	bne.n	8007ee6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d001      	beq.n	8007f56 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f52:	f000 fb47 	bl	80085e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007f56:	4b1d      	ldr	r3, [pc, #116]	; (8007fcc <xTaskResumeAll+0x130>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d010      	beq.n	8007f84 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f62:	f000 f845 	bl	8007ff0 <xTaskIncrementTick>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8007f6c:	4b16      	ldr	r3, [pc, #88]	; (8007fc8 <xTaskResumeAll+0x12c>)
 8007f6e:	2201      	movs	r2, #1
 8007f70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	3b01      	subs	r3, #1
 8007f76:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d1f1      	bne.n	8007f62 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8007f7e:	4b13      	ldr	r3, [pc, #76]	; (8007fcc <xTaskResumeAll+0x130>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007f84:	4b10      	ldr	r3, [pc, #64]	; (8007fc8 <xTaskResumeAll+0x12c>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d009      	beq.n	8007fa0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f90:	4b0f      	ldr	r3, [pc, #60]	; (8007fd0 <xTaskResumeAll+0x134>)
 8007f92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f96:	601a      	str	r2, [r3, #0]
 8007f98:	f3bf 8f4f 	dsb	sy
 8007f9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fa0:	f001 fa18 	bl	80093d4 <vPortExitCritical>

	return xAlreadyYielded;
 8007fa4:	68bb      	ldr	r3, [r7, #8]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3710      	adds	r7, #16
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	20000ab0 	.word	0x20000ab0
 8007fb4:	20000a88 	.word	0x20000a88
 8007fb8:	20000a48 	.word	0x20000a48
 8007fbc:	20000a90 	.word	0x20000a90
 8007fc0:	2000098c 	.word	0x2000098c
 8007fc4:	20000988 	.word	0x20000988
 8007fc8:	20000a9c 	.word	0x20000a9c
 8007fcc:	20000a98 	.word	0x20000a98
 8007fd0:	e000ed04 	.word	0xe000ed04

08007fd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b083      	sub	sp, #12
 8007fd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007fda:	4b04      	ldr	r3, [pc, #16]	; (8007fec <xTaskGetTickCount+0x18>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007fe0:	687b      	ldr	r3, [r7, #4]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	370c      	adds	r7, #12
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bc80      	pop	{r7}
 8007fea:	4770      	bx	lr
 8007fec:	20000a8c 	.word	0x20000a8c

08007ff0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ffa:	4b50      	ldr	r3, [pc, #320]	; (800813c <xTaskIncrementTick+0x14c>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f040 808c 	bne.w	800811c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008004:	4b4e      	ldr	r3, [pc, #312]	; (8008140 <xTaskIncrementTick+0x150>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	3301      	adds	r3, #1
 800800a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800800c:	4a4c      	ldr	r2, [pc, #304]	; (8008140 <xTaskIncrementTick+0x150>)
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d11f      	bne.n	8008058 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008018:	4b4a      	ldr	r3, [pc, #296]	; (8008144 <xTaskIncrementTick+0x154>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d009      	beq.n	8008036 <xTaskIncrementTick+0x46>
 8008022:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008026:	f383 8811 	msr	BASEPRI, r3
 800802a:	f3bf 8f6f 	isb	sy
 800802e:	f3bf 8f4f 	dsb	sy
 8008032:	603b      	str	r3, [r7, #0]
 8008034:	e7fe      	b.n	8008034 <xTaskIncrementTick+0x44>
 8008036:	4b43      	ldr	r3, [pc, #268]	; (8008144 <xTaskIncrementTick+0x154>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
 800803c:	4b42      	ldr	r3, [pc, #264]	; (8008148 <xTaskIncrementTick+0x158>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a40      	ldr	r2, [pc, #256]	; (8008144 <xTaskIncrementTick+0x154>)
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	4a40      	ldr	r2, [pc, #256]	; (8008148 <xTaskIncrementTick+0x158>)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6013      	str	r3, [r2, #0]
 800804a:	4b40      	ldr	r3, [pc, #256]	; (800814c <xTaskIncrementTick+0x15c>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	3301      	adds	r3, #1
 8008050:	4a3e      	ldr	r2, [pc, #248]	; (800814c <xTaskIncrementTick+0x15c>)
 8008052:	6013      	str	r3, [r2, #0]
 8008054:	f000 fac6 	bl	80085e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008058:	4b3d      	ldr	r3, [pc, #244]	; (8008150 <xTaskIncrementTick+0x160>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	429a      	cmp	r2, r3
 8008060:	d34d      	bcc.n	80080fe <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008062:	4b38      	ldr	r3, [pc, #224]	; (8008144 <xTaskIncrementTick+0x154>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d101      	bne.n	8008070 <xTaskIncrementTick+0x80>
 800806c:	2301      	movs	r3, #1
 800806e:	e000      	b.n	8008072 <xTaskIncrementTick+0x82>
 8008070:	2300      	movs	r3, #0
 8008072:	2b00      	cmp	r3, #0
 8008074:	d004      	beq.n	8008080 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008076:	4b36      	ldr	r3, [pc, #216]	; (8008150 <xTaskIncrementTick+0x160>)
 8008078:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800807c:	601a      	str	r2, [r3, #0]
					break;
 800807e:	e03e      	b.n	80080fe <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008080:	4b30      	ldr	r3, [pc, #192]	; (8008144 <xTaskIncrementTick+0x154>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008090:	693a      	ldr	r2, [r7, #16]
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	429a      	cmp	r2, r3
 8008096:	d203      	bcs.n	80080a0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008098:	4a2d      	ldr	r2, [pc, #180]	; (8008150 <xTaskIncrementTick+0x160>)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6013      	str	r3, [r2, #0]
						break;
 800809e:	e02e      	b.n	80080fe <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	3304      	adds	r3, #4
 80080a4:	4618      	mov	r0, r3
 80080a6:	f7fe fd71 	bl	8006b8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d004      	beq.n	80080bc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	3318      	adds	r3, #24
 80080b6:	4618      	mov	r0, r3
 80080b8:	f7fe fd68 	bl	8006b8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c0:	2201      	movs	r2, #1
 80080c2:	409a      	lsls	r2, r3
 80080c4:	4b23      	ldr	r3, [pc, #140]	; (8008154 <xTaskIncrementTick+0x164>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	4a22      	ldr	r2, [pc, #136]	; (8008154 <xTaskIncrementTick+0x164>)
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080d2:	4613      	mov	r3, r2
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	4413      	add	r3, r2
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	4a1f      	ldr	r2, [pc, #124]	; (8008158 <xTaskIncrementTick+0x168>)
 80080dc:	441a      	add	r2, r3
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	3304      	adds	r3, #4
 80080e2:	4619      	mov	r1, r3
 80080e4:	4610      	mov	r0, r2
 80080e6:	f7fe fcf6 	bl	8006ad6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ee:	4b1b      	ldr	r3, [pc, #108]	; (800815c <xTaskIncrementTick+0x16c>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d3b4      	bcc.n	8008062 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80080f8:	2301      	movs	r3, #1
 80080fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080fc:	e7b1      	b.n	8008062 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80080fe:	4b17      	ldr	r3, [pc, #92]	; (800815c <xTaskIncrementTick+0x16c>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008104:	4914      	ldr	r1, [pc, #80]	; (8008158 <xTaskIncrementTick+0x168>)
 8008106:	4613      	mov	r3, r2
 8008108:	009b      	lsls	r3, r3, #2
 800810a:	4413      	add	r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	440b      	add	r3, r1
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d907      	bls.n	8008126 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8008116:	2301      	movs	r3, #1
 8008118:	617b      	str	r3, [r7, #20]
 800811a:	e004      	b.n	8008126 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800811c:	4b10      	ldr	r3, [pc, #64]	; (8008160 <xTaskIncrementTick+0x170>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	3301      	adds	r3, #1
 8008122:	4a0f      	ldr	r2, [pc, #60]	; (8008160 <xTaskIncrementTick+0x170>)
 8008124:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008126:	4b0f      	ldr	r3, [pc, #60]	; (8008164 <xTaskIncrementTick+0x174>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800812e:	2301      	movs	r3, #1
 8008130:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008132:	697b      	ldr	r3, [r7, #20]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3718      	adds	r7, #24
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	20000ab0 	.word	0x20000ab0
 8008140:	20000a8c 	.word	0x20000a8c
 8008144:	20000a40 	.word	0x20000a40
 8008148:	20000a44 	.word	0x20000a44
 800814c:	20000aa0 	.word	0x20000aa0
 8008150:	20000aa8 	.word	0x20000aa8
 8008154:	20000a90 	.word	0x20000a90
 8008158:	2000098c 	.word	0x2000098c
 800815c:	20000988 	.word	0x20000988
 8008160:	20000a98 	.word	0x20000a98
 8008164:	20000a9c 	.word	0x20000a9c

08008168 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008168:	b480      	push	{r7}
 800816a:	b087      	sub	sp, #28
 800816c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800816e:	4b26      	ldr	r3, [pc, #152]	; (8008208 <vTaskSwitchContext+0xa0>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d003      	beq.n	800817e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008176:	4b25      	ldr	r3, [pc, #148]	; (800820c <vTaskSwitchContext+0xa4>)
 8008178:	2201      	movs	r2, #1
 800817a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800817c:	e03e      	b.n	80081fc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800817e:	4b23      	ldr	r3, [pc, #140]	; (800820c <vTaskSwitchContext+0xa4>)
 8008180:	2200      	movs	r2, #0
 8008182:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008184:	4b22      	ldr	r3, [pc, #136]	; (8008210 <vTaskSwitchContext+0xa8>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	fab3 f383 	clz	r3, r3
 8008190:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008192:	7afb      	ldrb	r3, [r7, #11]
 8008194:	f1c3 031f 	rsb	r3, r3, #31
 8008198:	617b      	str	r3, [r7, #20]
 800819a:	491e      	ldr	r1, [pc, #120]	; (8008214 <vTaskSwitchContext+0xac>)
 800819c:	697a      	ldr	r2, [r7, #20]
 800819e:	4613      	mov	r3, r2
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	4413      	add	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	440b      	add	r3, r1
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d109      	bne.n	80081c2 <vTaskSwitchContext+0x5a>
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
 80081c0:	e7fe      	b.n	80081c0 <vTaskSwitchContext+0x58>
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	4613      	mov	r3, r2
 80081c6:	009b      	lsls	r3, r3, #2
 80081c8:	4413      	add	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	4a11      	ldr	r2, [pc, #68]	; (8008214 <vTaskSwitchContext+0xac>)
 80081ce:	4413      	add	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	685a      	ldr	r2, [r3, #4]
 80081d8:	693b      	ldr	r3, [r7, #16]
 80081da:	605a      	str	r2, [r3, #4]
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	685a      	ldr	r2, [r3, #4]
 80081e0:	693b      	ldr	r3, [r7, #16]
 80081e2:	3308      	adds	r3, #8
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d104      	bne.n	80081f2 <vTaskSwitchContext+0x8a>
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	685a      	ldr	r2, [r3, #4]
 80081ee:	693b      	ldr	r3, [r7, #16]
 80081f0:	605a      	str	r2, [r3, #4]
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	4a07      	ldr	r2, [pc, #28]	; (8008218 <vTaskSwitchContext+0xb0>)
 80081fa:	6013      	str	r3, [r2, #0]
}
 80081fc:	bf00      	nop
 80081fe:	371c      	adds	r7, #28
 8008200:	46bd      	mov	sp, r7
 8008202:	bc80      	pop	{r7}
 8008204:	4770      	bx	lr
 8008206:	bf00      	nop
 8008208:	20000ab0 	.word	0x20000ab0
 800820c:	20000a9c 	.word	0x20000a9c
 8008210:	20000a90 	.word	0x20000a90
 8008214:	2000098c 	.word	0x2000098c
 8008218:	20000988 	.word	0x20000988

0800821c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d109      	bne.n	8008240 <vTaskPlaceOnEventList+0x24>
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	e7fe      	b.n	800823e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008240:	4b07      	ldr	r3, [pc, #28]	; (8008260 <vTaskPlaceOnEventList+0x44>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	3318      	adds	r3, #24
 8008246:	4619      	mov	r1, r3
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7fe fc67 	bl	8006b1c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800824e:	2101      	movs	r1, #1
 8008250:	6838      	ldr	r0, [r7, #0]
 8008252:	f000 fbc5 	bl	80089e0 <prvAddCurrentTaskToDelayedList>
}
 8008256:	bf00      	nop
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20000988 	.word	0x20000988

08008264 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008264:	b580      	push	{r7, lr}
 8008266:	b086      	sub	sp, #24
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d109      	bne.n	800828a <vTaskPlaceOnEventListRestricted+0x26>
 8008276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827a:	f383 8811 	msr	BASEPRI, r3
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f3bf 8f4f 	dsb	sy
 8008286:	617b      	str	r3, [r7, #20]
 8008288:	e7fe      	b.n	8008288 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800828a:	4b0a      	ldr	r3, [pc, #40]	; (80082b4 <vTaskPlaceOnEventListRestricted+0x50>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	3318      	adds	r3, #24
 8008290:	4619      	mov	r1, r3
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7fe fc1f 	bl	8006ad6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d002      	beq.n	80082a4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800829e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80082a2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80082a4:	6879      	ldr	r1, [r7, #4]
 80082a6:	68b8      	ldr	r0, [r7, #8]
 80082a8:	f000 fb9a 	bl	80089e0 <prvAddCurrentTaskToDelayedList>
	}
 80082ac:	bf00      	nop
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	20000988 	.word	0x20000988

080082b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b086      	sub	sp, #24
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68db      	ldr	r3, [r3, #12]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d109      	bne.n	80082e2 <xTaskRemoveFromEventList+0x2a>
 80082ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	e7fe      	b.n	80082e0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	3318      	adds	r3, #24
 80082e6:	4618      	mov	r0, r3
 80082e8:	f7fe fc50 	bl	8006b8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ec:	4b1d      	ldr	r3, [pc, #116]	; (8008364 <xTaskRemoveFromEventList+0xac>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d11c      	bne.n	800832e <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	3304      	adds	r3, #4
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7fe fc47 	bl	8006b8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008302:	2201      	movs	r2, #1
 8008304:	409a      	lsls	r2, r3
 8008306:	4b18      	ldr	r3, [pc, #96]	; (8008368 <xTaskRemoveFromEventList+0xb0>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4313      	orrs	r3, r2
 800830c:	4a16      	ldr	r2, [pc, #88]	; (8008368 <xTaskRemoveFromEventList+0xb0>)
 800830e:	6013      	str	r3, [r2, #0]
 8008310:	693b      	ldr	r3, [r7, #16]
 8008312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008314:	4613      	mov	r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	4413      	add	r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	4a13      	ldr	r2, [pc, #76]	; (800836c <xTaskRemoveFromEventList+0xb4>)
 800831e:	441a      	add	r2, r3
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	3304      	adds	r3, #4
 8008324:	4619      	mov	r1, r3
 8008326:	4610      	mov	r0, r2
 8008328:	f7fe fbd5 	bl	8006ad6 <vListInsertEnd>
 800832c:	e005      	b.n	800833a <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800832e:	693b      	ldr	r3, [r7, #16]
 8008330:	3318      	adds	r3, #24
 8008332:	4619      	mov	r1, r3
 8008334:	480e      	ldr	r0, [pc, #56]	; (8008370 <xTaskRemoveFromEventList+0xb8>)
 8008336:	f7fe fbce 	bl	8006ad6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800833e:	4b0d      	ldr	r3, [pc, #52]	; (8008374 <xTaskRemoveFromEventList+0xbc>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008344:	429a      	cmp	r2, r3
 8008346:	d905      	bls.n	8008354 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008348:	2301      	movs	r3, #1
 800834a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800834c:	4b0a      	ldr	r3, [pc, #40]	; (8008378 <xTaskRemoveFromEventList+0xc0>)
 800834e:	2201      	movs	r2, #1
 8008350:	601a      	str	r2, [r3, #0]
 8008352:	e001      	b.n	8008358 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8008354:	2300      	movs	r3, #0
 8008356:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008358:	697b      	ldr	r3, [r7, #20]
}
 800835a:	4618      	mov	r0, r3
 800835c:	3718      	adds	r7, #24
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	20000ab0 	.word	0x20000ab0
 8008368:	20000a90 	.word	0x20000a90
 800836c:	2000098c 	.word	0x2000098c
 8008370:	20000a48 	.word	0x20000a48
 8008374:	20000988 	.word	0x20000988
 8008378:	20000a9c 	.word	0x20000a9c

0800837c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008384:	4b06      	ldr	r3, [pc, #24]	; (80083a0 <vTaskInternalSetTimeOutState+0x24>)
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800838c:	4b05      	ldr	r3, [pc, #20]	; (80083a4 <vTaskInternalSetTimeOutState+0x28>)
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	605a      	str	r2, [r3, #4]
}
 8008394:	bf00      	nop
 8008396:	370c      	adds	r7, #12
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	20000aa0 	.word	0x20000aa0
 80083a4:	20000a8c 	.word	0x20000a8c

080083a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b088      	sub	sp, #32
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d109      	bne.n	80083cc <xTaskCheckForTimeOut+0x24>
 80083b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	613b      	str	r3, [r7, #16]
 80083ca:	e7fe      	b.n	80083ca <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d109      	bne.n	80083e6 <xTaskCheckForTimeOut+0x3e>
 80083d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	60fb      	str	r3, [r7, #12]
 80083e4:	e7fe      	b.n	80083e4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80083e6:	f000 ffc7 	bl	8009378 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083ea:	4b1d      	ldr	r3, [pc, #116]	; (8008460 <xTaskCheckForTimeOut+0xb8>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	69ba      	ldr	r2, [r7, #24]
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008402:	d102      	bne.n	800840a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008404:	2300      	movs	r3, #0
 8008406:	61fb      	str	r3, [r7, #28]
 8008408:	e023      	b.n	8008452 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	4b15      	ldr	r3, [pc, #84]	; (8008464 <xTaskCheckForTimeOut+0xbc>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	429a      	cmp	r2, r3
 8008414:	d007      	beq.n	8008426 <xTaskCheckForTimeOut+0x7e>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	685b      	ldr	r3, [r3, #4]
 800841a:	69ba      	ldr	r2, [r7, #24]
 800841c:	429a      	cmp	r2, r3
 800841e:	d302      	bcc.n	8008426 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008420:	2301      	movs	r3, #1
 8008422:	61fb      	str	r3, [r7, #28]
 8008424:	e015      	b.n	8008452 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	429a      	cmp	r2, r3
 800842e:	d20b      	bcs.n	8008448 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	1ad2      	subs	r2, r2, r3
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f7ff ff9d 	bl	800837c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008442:	2300      	movs	r3, #0
 8008444:	61fb      	str	r3, [r7, #28]
 8008446:	e004      	b.n	8008452 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2200      	movs	r2, #0
 800844c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800844e:	2301      	movs	r3, #1
 8008450:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008452:	f000 ffbf 	bl	80093d4 <vPortExitCritical>

	return xReturn;
 8008456:	69fb      	ldr	r3, [r7, #28]
}
 8008458:	4618      	mov	r0, r3
 800845a:	3720      	adds	r7, #32
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}
 8008460:	20000a8c 	.word	0x20000a8c
 8008464:	20000aa0 	.word	0x20000aa0

08008468 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800846c:	4b03      	ldr	r3, [pc, #12]	; (800847c <vTaskMissedYield+0x14>)
 800846e:	2201      	movs	r2, #1
 8008470:	601a      	str	r2, [r3, #0]
}
 8008472:	bf00      	nop
 8008474:	46bd      	mov	sp, r7
 8008476:	bc80      	pop	{r7}
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	20000a9c 	.word	0x20000a9c

08008480 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008488:	f000 f852 	bl	8008530 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800848c:	4b06      	ldr	r3, [pc, #24]	; (80084a8 <prvIdleTask+0x28>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b01      	cmp	r3, #1
 8008492:	d9f9      	bls.n	8008488 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008494:	4b05      	ldr	r3, [pc, #20]	; (80084ac <prvIdleTask+0x2c>)
 8008496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800849a:	601a      	str	r2, [r3, #0]
 800849c:	f3bf 8f4f 	dsb	sy
 80084a0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80084a4:	e7f0      	b.n	8008488 <prvIdleTask+0x8>
 80084a6:	bf00      	nop
 80084a8:	2000098c 	.word	0x2000098c
 80084ac:	e000ed04 	.word	0xe000ed04

080084b0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b082      	sub	sp, #8
 80084b4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084b6:	2300      	movs	r3, #0
 80084b8:	607b      	str	r3, [r7, #4]
 80084ba:	e00c      	b.n	80084d6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	4613      	mov	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4413      	add	r3, r2
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	4a12      	ldr	r2, [pc, #72]	; (8008510 <prvInitialiseTaskLists+0x60>)
 80084c8:	4413      	add	r3, r2
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fe fad8 	bl	8006a80 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	3301      	adds	r3, #1
 80084d4:	607b      	str	r3, [r7, #4]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2b06      	cmp	r3, #6
 80084da:	d9ef      	bls.n	80084bc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084dc:	480d      	ldr	r0, [pc, #52]	; (8008514 <prvInitialiseTaskLists+0x64>)
 80084de:	f7fe facf 	bl	8006a80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084e2:	480d      	ldr	r0, [pc, #52]	; (8008518 <prvInitialiseTaskLists+0x68>)
 80084e4:	f7fe facc 	bl	8006a80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084e8:	480c      	ldr	r0, [pc, #48]	; (800851c <prvInitialiseTaskLists+0x6c>)
 80084ea:	f7fe fac9 	bl	8006a80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084ee:	480c      	ldr	r0, [pc, #48]	; (8008520 <prvInitialiseTaskLists+0x70>)
 80084f0:	f7fe fac6 	bl	8006a80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084f4:	480b      	ldr	r0, [pc, #44]	; (8008524 <prvInitialiseTaskLists+0x74>)
 80084f6:	f7fe fac3 	bl	8006a80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084fa:	4b0b      	ldr	r3, [pc, #44]	; (8008528 <prvInitialiseTaskLists+0x78>)
 80084fc:	4a05      	ldr	r2, [pc, #20]	; (8008514 <prvInitialiseTaskLists+0x64>)
 80084fe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008500:	4b0a      	ldr	r3, [pc, #40]	; (800852c <prvInitialiseTaskLists+0x7c>)
 8008502:	4a05      	ldr	r2, [pc, #20]	; (8008518 <prvInitialiseTaskLists+0x68>)
 8008504:	601a      	str	r2, [r3, #0]
}
 8008506:	bf00      	nop
 8008508:	3708      	adds	r7, #8
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	2000098c 	.word	0x2000098c
 8008514:	20000a18 	.word	0x20000a18
 8008518:	20000a2c 	.word	0x20000a2c
 800851c:	20000a48 	.word	0x20000a48
 8008520:	20000a5c 	.word	0x20000a5c
 8008524:	20000a74 	.word	0x20000a74
 8008528:	20000a40 	.word	0x20000a40
 800852c:	20000a44 	.word	0x20000a44

08008530 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008536:	e019      	b.n	800856c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008538:	f000 ff1e 	bl	8009378 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800853c:	4b0f      	ldr	r3, [pc, #60]	; (800857c <prvCheckTasksWaitingTermination+0x4c>)
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	3304      	adds	r3, #4
 8008548:	4618      	mov	r0, r3
 800854a:	f7fe fb1f 	bl	8006b8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800854e:	4b0c      	ldr	r3, [pc, #48]	; (8008580 <prvCheckTasksWaitingTermination+0x50>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3b01      	subs	r3, #1
 8008554:	4a0a      	ldr	r2, [pc, #40]	; (8008580 <prvCheckTasksWaitingTermination+0x50>)
 8008556:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008558:	4b0a      	ldr	r3, [pc, #40]	; (8008584 <prvCheckTasksWaitingTermination+0x54>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	3b01      	subs	r3, #1
 800855e:	4a09      	ldr	r2, [pc, #36]	; (8008584 <prvCheckTasksWaitingTermination+0x54>)
 8008560:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008562:	f000 ff37 	bl	80093d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f80e 	bl	8008588 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800856c:	4b05      	ldr	r3, [pc, #20]	; (8008584 <prvCheckTasksWaitingTermination+0x54>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d1e1      	bne.n	8008538 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008574:	bf00      	nop
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20000a5c 	.word	0x20000a5c
 8008580:	20000a88 	.word	0x20000a88
 8008584:	20000a70 	.word	0x20000a70

08008588 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008596:	2b00      	cmp	r3, #0
 8008598:	d108      	bne.n	80085ac <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800859e:	4618      	mov	r0, r3
 80085a0:	f001 f8a2 	bl	80096e8 <vPortFree>
				vPortFree( pxTCB );
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f001 f89f 	bl	80096e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085aa:	e017      	b.n	80085dc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d103      	bne.n	80085be <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f001 f896 	bl	80096e8 <vPortFree>
	}
 80085bc:	e00e      	b.n	80085dc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d009      	beq.n	80085dc <prvDeleteTCB+0x54>
 80085c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085cc:	f383 8811 	msr	BASEPRI, r3
 80085d0:	f3bf 8f6f 	isb	sy
 80085d4:	f3bf 8f4f 	dsb	sy
 80085d8:	60fb      	str	r3, [r7, #12]
 80085da:	e7fe      	b.n	80085da <prvDeleteTCB+0x52>
	}
 80085dc:	bf00      	nop
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80085e4:	b480      	push	{r7}
 80085e6:	b083      	sub	sp, #12
 80085e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085ea:	4b0e      	ldr	r3, [pc, #56]	; (8008624 <prvResetNextTaskUnblockTime+0x40>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d101      	bne.n	80085f8 <prvResetNextTaskUnblockTime+0x14>
 80085f4:	2301      	movs	r3, #1
 80085f6:	e000      	b.n	80085fa <prvResetNextTaskUnblockTime+0x16>
 80085f8:	2300      	movs	r3, #0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d004      	beq.n	8008608 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80085fe:	4b0a      	ldr	r3, [pc, #40]	; (8008628 <prvResetNextTaskUnblockTime+0x44>)
 8008600:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008604:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008606:	e008      	b.n	800861a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008608:	4b06      	ldr	r3, [pc, #24]	; (8008624 <prvResetNextTaskUnblockTime+0x40>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	4a04      	ldr	r2, [pc, #16]	; (8008628 <prvResetNextTaskUnblockTime+0x44>)
 8008618:	6013      	str	r3, [r2, #0]
}
 800861a:	bf00      	nop
 800861c:	370c      	adds	r7, #12
 800861e:	46bd      	mov	sp, r7
 8008620:	bc80      	pop	{r7}
 8008622:	4770      	bx	lr
 8008624:	20000a40 	.word	0x20000a40
 8008628:	20000aa8 	.word	0x20000aa8

0800862c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800862c:	b480      	push	{r7}
 800862e:	b083      	sub	sp, #12
 8008630:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008632:	4b0b      	ldr	r3, [pc, #44]	; (8008660 <xTaskGetSchedulerState+0x34>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d102      	bne.n	8008640 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800863a:	2301      	movs	r3, #1
 800863c:	607b      	str	r3, [r7, #4]
 800863e:	e008      	b.n	8008652 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008640:	4b08      	ldr	r3, [pc, #32]	; (8008664 <xTaskGetSchedulerState+0x38>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d102      	bne.n	800864e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008648:	2302      	movs	r3, #2
 800864a:	607b      	str	r3, [r7, #4]
 800864c:	e001      	b.n	8008652 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800864e:	2300      	movs	r3, #0
 8008650:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008652:	687b      	ldr	r3, [r7, #4]
	}
 8008654:	4618      	mov	r0, r3
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	bc80      	pop	{r7}
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	20000a94 	.word	0x20000a94
 8008664:	20000ab0 	.word	0x20000ab0

08008668 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008674:	2300      	movs	r3, #0
 8008676:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d06e      	beq.n	800875c <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008682:	4b39      	ldr	r3, [pc, #228]	; (8008768 <xTaskPriorityInherit+0x100>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008688:	429a      	cmp	r2, r3
 800868a:	d25e      	bcs.n	800874a <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	699b      	ldr	r3, [r3, #24]
 8008690:	2b00      	cmp	r3, #0
 8008692:	db06      	blt.n	80086a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008694:	4b34      	ldr	r3, [pc, #208]	; (8008768 <xTaskPriorityInherit+0x100>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800869a:	f1c3 0207 	rsb	r2, r3, #7
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	6959      	ldr	r1, [r3, #20]
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086aa:	4613      	mov	r3, r2
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4413      	add	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	4a2e      	ldr	r2, [pc, #184]	; (800876c <xTaskPriorityInherit+0x104>)
 80086b4:	4413      	add	r3, r2
 80086b6:	4299      	cmp	r1, r3
 80086b8:	d101      	bne.n	80086be <xTaskPriorityInherit+0x56>
 80086ba:	2301      	movs	r3, #1
 80086bc:	e000      	b.n	80086c0 <xTaskPriorityInherit+0x58>
 80086be:	2300      	movs	r3, #0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d03a      	beq.n	800873a <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	3304      	adds	r3, #4
 80086c8:	4618      	mov	r0, r3
 80086ca:	f7fe fa5f 	bl	8006b8c <uxListRemove>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d115      	bne.n	8008700 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d8:	4924      	ldr	r1, [pc, #144]	; (800876c <xTaskPriorityInherit+0x104>)
 80086da:	4613      	mov	r3, r2
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	4413      	add	r3, r2
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	440b      	add	r3, r1
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d10a      	bne.n	8008700 <xTaskPriorityInherit+0x98>
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ee:	2201      	movs	r2, #1
 80086f0:	fa02 f303 	lsl.w	r3, r2, r3
 80086f4:	43da      	mvns	r2, r3
 80086f6:	4b1e      	ldr	r3, [pc, #120]	; (8008770 <xTaskPriorityInherit+0x108>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4013      	ands	r3, r2
 80086fc:	4a1c      	ldr	r2, [pc, #112]	; (8008770 <xTaskPriorityInherit+0x108>)
 80086fe:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008700:	4b19      	ldr	r3, [pc, #100]	; (8008768 <xTaskPriorityInherit+0x100>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800870e:	2201      	movs	r2, #1
 8008710:	409a      	lsls	r2, r3
 8008712:	4b17      	ldr	r3, [pc, #92]	; (8008770 <xTaskPriorityInherit+0x108>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	4313      	orrs	r3, r2
 8008718:	4a15      	ldr	r2, [pc, #84]	; (8008770 <xTaskPriorityInherit+0x108>)
 800871a:	6013      	str	r3, [r2, #0]
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008720:	4613      	mov	r3, r2
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	4413      	add	r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4a10      	ldr	r2, [pc, #64]	; (800876c <xTaskPriorityInherit+0x104>)
 800872a:	441a      	add	r2, r3
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	3304      	adds	r3, #4
 8008730:	4619      	mov	r1, r3
 8008732:	4610      	mov	r0, r2
 8008734:	f7fe f9cf 	bl	8006ad6 <vListInsertEnd>
 8008738:	e004      	b.n	8008744 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800873a:	4b0b      	ldr	r3, [pc, #44]	; (8008768 <xTaskPriorityInherit+0x100>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008744:	2301      	movs	r3, #1
 8008746:	60fb      	str	r3, [r7, #12]
 8008748:	e008      	b.n	800875c <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800874e:	4b06      	ldr	r3, [pc, #24]	; (8008768 <xTaskPriorityInherit+0x100>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008754:	429a      	cmp	r2, r3
 8008756:	d201      	bcs.n	800875c <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008758:	2301      	movs	r3, #1
 800875a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800875c:	68fb      	ldr	r3, [r7, #12]
	}
 800875e:	4618      	mov	r0, r3
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}
 8008766:	bf00      	nop
 8008768:	20000988 	.word	0x20000988
 800876c:	2000098c 	.word	0x2000098c
 8008770:	20000a90 	.word	0x20000a90

08008774 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008780:	2300      	movs	r3, #0
 8008782:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d06c      	beq.n	8008864 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800878a:	4b39      	ldr	r3, [pc, #228]	; (8008870 <xTaskPriorityDisinherit+0xfc>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	693a      	ldr	r2, [r7, #16]
 8008790:	429a      	cmp	r2, r3
 8008792:	d009      	beq.n	80087a8 <xTaskPriorityDisinherit+0x34>
 8008794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	60fb      	str	r3, [r7, #12]
 80087a6:	e7fe      	b.n	80087a6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d109      	bne.n	80087c4 <xTaskPriorityDisinherit+0x50>
 80087b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b4:	f383 8811 	msr	BASEPRI, r3
 80087b8:	f3bf 8f6f 	isb	sy
 80087bc:	f3bf 8f4f 	dsb	sy
 80087c0:	60bb      	str	r3, [r7, #8]
 80087c2:	e7fe      	b.n	80087c2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087c8:	1e5a      	subs	r2, r3, #1
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d044      	beq.n	8008864 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d140      	bne.n	8008864 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087e2:	693b      	ldr	r3, [r7, #16]
 80087e4:	3304      	adds	r3, #4
 80087e6:	4618      	mov	r0, r3
 80087e8:	f7fe f9d0 	bl	8006b8c <uxListRemove>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d115      	bne.n	800881e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087f6:	491f      	ldr	r1, [pc, #124]	; (8008874 <xTaskPriorityDisinherit+0x100>)
 80087f8:	4613      	mov	r3, r2
 80087fa:	009b      	lsls	r3, r3, #2
 80087fc:	4413      	add	r3, r2
 80087fe:	009b      	lsls	r3, r3, #2
 8008800:	440b      	add	r3, r1
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d10a      	bne.n	800881e <xTaskPriorityDisinherit+0xaa>
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880c:	2201      	movs	r2, #1
 800880e:	fa02 f303 	lsl.w	r3, r2, r3
 8008812:	43da      	mvns	r2, r3
 8008814:	4b18      	ldr	r3, [pc, #96]	; (8008878 <xTaskPriorityDisinherit+0x104>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4013      	ands	r3, r2
 800881a:	4a17      	ldr	r2, [pc, #92]	; (8008878 <xTaskPriorityDisinherit+0x104>)
 800881c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008826:	693b      	ldr	r3, [r7, #16]
 8008828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800882a:	f1c3 0207 	rsb	r2, r3, #7
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008836:	2201      	movs	r2, #1
 8008838:	409a      	lsls	r2, r3
 800883a:	4b0f      	ldr	r3, [pc, #60]	; (8008878 <xTaskPriorityDisinherit+0x104>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4313      	orrs	r3, r2
 8008840:	4a0d      	ldr	r2, [pc, #52]	; (8008878 <xTaskPriorityDisinherit+0x104>)
 8008842:	6013      	str	r3, [r2, #0]
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008848:	4613      	mov	r3, r2
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	4a08      	ldr	r2, [pc, #32]	; (8008874 <xTaskPriorityDisinherit+0x100>)
 8008852:	441a      	add	r2, r3
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	3304      	adds	r3, #4
 8008858:	4619      	mov	r1, r3
 800885a:	4610      	mov	r0, r2
 800885c:	f7fe f93b 	bl	8006ad6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008860:	2301      	movs	r3, #1
 8008862:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008864:	697b      	ldr	r3, [r7, #20]
	}
 8008866:	4618      	mov	r0, r3
 8008868:	3718      	adds	r7, #24
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20000988 	.word	0x20000988
 8008874:	2000098c 	.word	0x2000098c
 8008878:	20000a90 	.word	0x20000a90

0800887c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800887c:	b580      	push	{r7, lr}
 800887e:	b088      	sub	sp, #32
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
 8008884:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800888a:	2301      	movs	r3, #1
 800888c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	f000 8086 	beq.w	80089a2 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008896:	69bb      	ldr	r3, [r7, #24]
 8008898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800889a:	2b00      	cmp	r3, #0
 800889c:	d109      	bne.n	80088b2 <vTaskPriorityDisinheritAfterTimeout+0x36>
 800889e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	60fb      	str	r3, [r7, #12]
 80088b0:	e7fe      	b.n	80088b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b6:	683a      	ldr	r2, [r7, #0]
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d902      	bls.n	80088c2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	61fb      	str	r3, [r7, #28]
 80088c0:	e002      	b.n	80088c8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088c6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088cc:	69fa      	ldr	r2, [r7, #28]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d067      	beq.n	80089a2 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80088d2:	69bb      	ldr	r3, [r7, #24]
 80088d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088d6:	697a      	ldr	r2, [r7, #20]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d162      	bne.n	80089a2 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80088dc:	4b33      	ldr	r3, [pc, #204]	; (80089ac <vTaskPriorityDisinheritAfterTimeout+0x130>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	69ba      	ldr	r2, [r7, #24]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d109      	bne.n	80088fa <vTaskPriorityDisinheritAfterTimeout+0x7e>
 80088e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ea:	f383 8811 	msr	BASEPRI, r3
 80088ee:	f3bf 8f6f 	isb	sy
 80088f2:	f3bf 8f4f 	dsb	sy
 80088f6:	60bb      	str	r3, [r7, #8]
 80088f8:	e7fe      	b.n	80088f8 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088fe:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	69fa      	ldr	r2, [r7, #28]
 8008904:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	699b      	ldr	r3, [r3, #24]
 800890a:	2b00      	cmp	r3, #0
 800890c:	db04      	blt.n	8008918 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	f1c3 0207 	rsb	r2, r3, #7
 8008914:	69bb      	ldr	r3, [r7, #24]
 8008916:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	6959      	ldr	r1, [r3, #20]
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	4613      	mov	r3, r2
 8008920:	009b      	lsls	r3, r3, #2
 8008922:	4413      	add	r3, r2
 8008924:	009b      	lsls	r3, r3, #2
 8008926:	4a22      	ldr	r2, [pc, #136]	; (80089b0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008928:	4413      	add	r3, r2
 800892a:	4299      	cmp	r1, r3
 800892c:	d101      	bne.n	8008932 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 800892e:	2301      	movs	r3, #1
 8008930:	e000      	b.n	8008934 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8008932:	2300      	movs	r3, #0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d034      	beq.n	80089a2 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008938:	69bb      	ldr	r3, [r7, #24]
 800893a:	3304      	adds	r3, #4
 800893c:	4618      	mov	r0, r3
 800893e:	f7fe f925 	bl	8006b8c <uxListRemove>
 8008942:	4603      	mov	r3, r0
 8008944:	2b00      	cmp	r3, #0
 8008946:	d115      	bne.n	8008974 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894c:	4918      	ldr	r1, [pc, #96]	; (80089b0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800894e:	4613      	mov	r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	4413      	add	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	440b      	add	r3, r1
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10a      	bne.n	8008974 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008962:	2201      	movs	r2, #1
 8008964:	fa02 f303 	lsl.w	r3, r2, r3
 8008968:	43da      	mvns	r2, r3
 800896a:	4b12      	ldr	r3, [pc, #72]	; (80089b4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4013      	ands	r3, r2
 8008970:	4a10      	ldr	r2, [pc, #64]	; (80089b4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008972:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008978:	2201      	movs	r2, #1
 800897a:	409a      	lsls	r2, r3
 800897c:	4b0d      	ldr	r3, [pc, #52]	; (80089b4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	4313      	orrs	r3, r2
 8008982:	4a0c      	ldr	r2, [pc, #48]	; (80089b4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	69bb      	ldr	r3, [r7, #24]
 8008988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800898a:	4613      	mov	r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	4413      	add	r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4a07      	ldr	r2, [pc, #28]	; (80089b0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008994:	441a      	add	r2, r3
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	3304      	adds	r3, #4
 800899a:	4619      	mov	r1, r3
 800899c:	4610      	mov	r0, r2
 800899e:	f7fe f89a 	bl	8006ad6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80089a2:	bf00      	nop
 80089a4:	3720      	adds	r7, #32
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}
 80089aa:	bf00      	nop
 80089ac:	20000988 	.word	0x20000988
 80089b0:	2000098c 	.word	0x2000098c
 80089b4:	20000a90 	.word	0x20000a90

080089b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80089bc:	4b07      	ldr	r3, [pc, #28]	; (80089dc <pvTaskIncrementMutexHeldCount+0x24>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d004      	beq.n	80089ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80089c4:	4b05      	ldr	r3, [pc, #20]	; (80089dc <pvTaskIncrementMutexHeldCount+0x24>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089ca:	3201      	adds	r2, #1
 80089cc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80089ce:	4b03      	ldr	r3, [pc, #12]	; (80089dc <pvTaskIncrementMutexHeldCount+0x24>)
 80089d0:	681b      	ldr	r3, [r3, #0]
	}
 80089d2:	4618      	mov	r0, r3
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bc80      	pop	{r7}
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	20000988 	.word	0x20000988

080089e0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80089ea:	4b29      	ldr	r3, [pc, #164]	; (8008a90 <prvAddCurrentTaskToDelayedList+0xb0>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089f0:	4b28      	ldr	r3, [pc, #160]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	3304      	adds	r3, #4
 80089f6:	4618      	mov	r0, r3
 80089f8:	f7fe f8c8 	bl	8006b8c <uxListRemove>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10b      	bne.n	8008a1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008a02:	4b24      	ldr	r3, [pc, #144]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a08:	2201      	movs	r2, #1
 8008a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0e:	43da      	mvns	r2, r3
 8008a10:	4b21      	ldr	r3, [pc, #132]	; (8008a98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4013      	ands	r3, r2
 8008a16:	4a20      	ldr	r2, [pc, #128]	; (8008a98 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008a18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a20:	d10a      	bne.n	8008a38 <prvAddCurrentTaskToDelayedList+0x58>
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d007      	beq.n	8008a38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a28:	4b1a      	ldr	r3, [pc, #104]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	4619      	mov	r1, r3
 8008a30:	481a      	ldr	r0, [pc, #104]	; (8008a9c <prvAddCurrentTaskToDelayedList+0xbc>)
 8008a32:	f7fe f850 	bl	8006ad6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a36:	e026      	b.n	8008a86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a40:	4b14      	ldr	r3, [pc, #80]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a48:	68ba      	ldr	r2, [r7, #8]
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d209      	bcs.n	8008a64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a50:	4b13      	ldr	r3, [pc, #76]	; (8008aa0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	4b0f      	ldr	r3, [pc, #60]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	3304      	adds	r3, #4
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	f7fe f85d 	bl	8006b1c <vListInsert>
}
 8008a62:	e010      	b.n	8008a86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a64:	4b0f      	ldr	r3, [pc, #60]	; (8008aa4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	4b0a      	ldr	r3, [pc, #40]	; (8008a94 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	3304      	adds	r3, #4
 8008a6e:	4619      	mov	r1, r3
 8008a70:	4610      	mov	r0, r2
 8008a72:	f7fe f853 	bl	8006b1c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a76:	4b0c      	ldr	r3, [pc, #48]	; (8008aa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d202      	bcs.n	8008a86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008a80:	4a09      	ldr	r2, [pc, #36]	; (8008aa8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	6013      	str	r3, [r2, #0]
}
 8008a86:	bf00      	nop
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	20000a8c 	.word	0x20000a8c
 8008a94:	20000988 	.word	0x20000988
 8008a98:	20000a90 	.word	0x20000a90
 8008a9c:	20000a74 	.word	0x20000a74
 8008aa0:	20000a44 	.word	0x20000a44
 8008aa4:	20000a40 	.word	0x20000a40
 8008aa8:	20000aa8 	.word	0x20000aa8

08008aac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b08a      	sub	sp, #40	; 0x28
 8008ab0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008ab6:	f000 fb37 	bl	8009128 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008aba:	4b1c      	ldr	r3, [pc, #112]	; (8008b2c <xTimerCreateTimerTask+0x80>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d021      	beq.n	8008b06 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008aca:	1d3a      	adds	r2, r7, #4
 8008acc:	f107 0108 	add.w	r1, r7, #8
 8008ad0:	f107 030c 	add.w	r3, r7, #12
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7f7 ff51 	bl	800097c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ada:	6879      	ldr	r1, [r7, #4]
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	9202      	str	r2, [sp, #8]
 8008ae2:	9301      	str	r3, [sp, #4]
 8008ae4:	2305      	movs	r3, #5
 8008ae6:	9300      	str	r3, [sp, #0]
 8008ae8:	2300      	movs	r3, #0
 8008aea:	460a      	mov	r2, r1
 8008aec:	4910      	ldr	r1, [pc, #64]	; (8008b30 <xTimerCreateTimerTask+0x84>)
 8008aee:	4811      	ldr	r0, [pc, #68]	; (8008b34 <xTimerCreateTimerTask+0x88>)
 8008af0:	f7fe ffa8 	bl	8007a44 <xTaskCreateStatic>
 8008af4:	4602      	mov	r2, r0
 8008af6:	4b10      	ldr	r3, [pc, #64]	; (8008b38 <xTimerCreateTimerTask+0x8c>)
 8008af8:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008afa:	4b0f      	ldr	r3, [pc, #60]	; (8008b38 <xTimerCreateTimerTask+0x8c>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d001      	beq.n	8008b06 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008b02:	2301      	movs	r3, #1
 8008b04:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d109      	bne.n	8008b20 <xTimerCreateTimerTask+0x74>
 8008b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b10:	f383 8811 	msr	BASEPRI, r3
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	613b      	str	r3, [r7, #16]
 8008b1e:	e7fe      	b.n	8008b1e <xTimerCreateTimerTask+0x72>
	return xReturn;
 8008b20:	697b      	ldr	r3, [r7, #20]
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3718      	adds	r7, #24
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	20000ae4 	.word	0x20000ae4
 8008b30:	0800a400 	.word	0x0800a400
 8008b34:	08008d71 	.word	0x08008d71
 8008b38:	20000ae8 	.word	0x20000ae8

08008b3c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b088      	sub	sp, #32
 8008b40:	af02      	add	r7, sp, #8
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
 8008b48:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8008b4a:	202c      	movs	r0, #44	; 0x2c
 8008b4c:	f000 fd0a 	bl	8009564 <pvPortMalloc>
 8008b50:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008b52:	697b      	ldr	r3, [r7, #20]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00d      	beq.n	8008b74 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	9301      	str	r3, [sp, #4]
 8008b5c:	6a3b      	ldr	r3, [r7, #32]
 8008b5e:	9300      	str	r3, [sp, #0]
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	687a      	ldr	r2, [r7, #4]
 8008b64:	68b9      	ldr	r1, [r7, #8]
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 f844 	bl	8008bf4 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8008b74:	697b      	ldr	r3, [r7, #20]
	}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3718      	adds	r7, #24
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b08a      	sub	sp, #40	; 0x28
 8008b82:	af02      	add	r7, sp, #8
 8008b84:	60f8      	str	r0, [r7, #12]
 8008b86:	60b9      	str	r1, [r7, #8]
 8008b88:	607a      	str	r2, [r7, #4]
 8008b8a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008b8c:	232c      	movs	r3, #44	; 0x2c
 8008b8e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	2b2c      	cmp	r3, #44	; 0x2c
 8008b94:	d009      	beq.n	8008baa <xTimerCreateStatic+0x2c>
 8008b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b9a:	f383 8811 	msr	BASEPRI, r3
 8008b9e:	f3bf 8f6f 	isb	sy
 8008ba2:	f3bf 8f4f 	dsb	sy
 8008ba6:	61bb      	str	r3, [r7, #24]
 8008ba8:	e7fe      	b.n	8008ba8 <xTimerCreateStatic+0x2a>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d109      	bne.n	8008bc4 <xTimerCreateStatic+0x46>
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	617b      	str	r3, [r7, #20]
 8008bc2:	e7fe      	b.n	8008bc2 <xTimerCreateStatic+0x44>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc6:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00d      	beq.n	8008bea <xTimerCreateStatic+0x6c>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	9301      	str	r3, [sp, #4]
 8008bd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	68b9      	ldr	r1, [r7, #8]
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f000 f809 	bl	8008bf4 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	2201      	movs	r2, #1
 8008be6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8008bea:	69fb      	ldr	r3, [r7, #28]
	}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3720      	adds	r7, #32
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b086      	sub	sp, #24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	60f8      	str	r0, [r7, #12]
 8008bfc:	60b9      	str	r1, [r7, #8]
 8008bfe:	607a      	str	r2, [r7, #4]
 8008c00:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d109      	bne.n	8008c1c <prvInitialiseNewTimer+0x28>
 8008c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c0c:	f383 8811 	msr	BASEPRI, r3
 8008c10:	f3bf 8f6f 	isb	sy
 8008c14:	f3bf 8f4f 	dsb	sy
 8008c18:	617b      	str	r3, [r7, #20]
 8008c1a:	e7fe      	b.n	8008c1a <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 8008c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d015      	beq.n	8008c4e <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008c22:	f000 fa81 	bl	8009128 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c28:	68fa      	ldr	r2, [r7, #12]
 8008c2a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c2e:	68ba      	ldr	r2, [r7, #8]
 8008c30:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8008c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c34:	687a      	ldr	r2, [r7, #4]
 8008c36:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8008c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3a:	683a      	ldr	r2, [r7, #0]
 8008c3c:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c40:	6a3a      	ldr	r2, [r7, #32]
 8008c42:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c46:	3304      	adds	r3, #4
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f7fd ff38 	bl	8006abe <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008c4e:	bf00      	nop
 8008c50:	3718      	adds	r7, #24
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b08a      	sub	sp, #40	; 0x28
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	60f8      	str	r0, [r7, #12]
 8008c60:	60b9      	str	r1, [r7, #8]
 8008c62:	607a      	str	r2, [r7, #4]
 8008c64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008c66:	2300      	movs	r3, #0
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d109      	bne.n	8008c84 <xTimerGenericCommand+0x2c>
 8008c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c74:	f383 8811 	msr	BASEPRI, r3
 8008c78:	f3bf 8f6f 	isb	sy
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	623b      	str	r3, [r7, #32]
 8008c82:	e7fe      	b.n	8008c82 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008c84:	4b19      	ldr	r3, [pc, #100]	; (8008cec <xTimerGenericCommand+0x94>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d02a      	beq.n	8008ce2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	2b05      	cmp	r3, #5
 8008c9c:	dc18      	bgt.n	8008cd0 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c9e:	f7ff fcc5 	bl	800862c <xTaskGetSchedulerState>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b02      	cmp	r3, #2
 8008ca6:	d109      	bne.n	8008cbc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ca8:	4b10      	ldr	r3, [pc, #64]	; (8008cec <xTimerGenericCommand+0x94>)
 8008caa:	6818      	ldr	r0, [r3, #0]
 8008cac:	f107 0114 	add.w	r1, r7, #20
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008cb4:	f7fe f8ca 	bl	8006e4c <xQueueGenericSend>
 8008cb8:	6278      	str	r0, [r7, #36]	; 0x24
 8008cba:	e012      	b.n	8008ce2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008cbc:	4b0b      	ldr	r3, [pc, #44]	; (8008cec <xTimerGenericCommand+0x94>)
 8008cbe:	6818      	ldr	r0, [r3, #0]
 8008cc0:	f107 0114 	add.w	r1, r7, #20
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f7fe f8c0 	bl	8006e4c <xQueueGenericSend>
 8008ccc:	6278      	str	r0, [r7, #36]	; 0x24
 8008cce:	e008      	b.n	8008ce2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008cd0:	4b06      	ldr	r3, [pc, #24]	; (8008cec <xTimerGenericCommand+0x94>)
 8008cd2:	6818      	ldr	r0, [r3, #0]
 8008cd4:	f107 0114 	add.w	r1, r7, #20
 8008cd8:	2300      	movs	r3, #0
 8008cda:	683a      	ldr	r2, [r7, #0]
 8008cdc:	f7fe f9b0 	bl	8007040 <xQueueGenericSendFromISR>
 8008ce0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3728      	adds	r7, #40	; 0x28
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	20000ae4 	.word	0x20000ae4

08008cf0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b088      	sub	sp, #32
 8008cf4:	af02      	add	r7, sp, #8
 8008cf6:	6078      	str	r0, [r7, #4]
 8008cf8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cfa:	4b1c      	ldr	r3, [pc, #112]	; (8008d6c <prvProcessExpiredTimer+0x7c>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	3304      	adds	r3, #4
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7fd ff3f 	bl	8006b8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d121      	bne.n	8008d5a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008d16:	697b      	ldr	r3, [r7, #20]
 8008d18:	699a      	ldr	r2, [r3, #24]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	18d1      	adds	r1, r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	6978      	ldr	r0, [r7, #20]
 8008d24:	f000 f8c8 	bl	8008eb8 <prvInsertTimerInActiveList>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d015      	beq.n	8008d5a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d2e:	2300      	movs	r3, #0
 8008d30:	9300      	str	r3, [sp, #0]
 8008d32:	2300      	movs	r3, #0
 8008d34:	687a      	ldr	r2, [r7, #4]
 8008d36:	2100      	movs	r1, #0
 8008d38:	6978      	ldr	r0, [r7, #20]
 8008d3a:	f7ff ff8d 	bl	8008c58 <xTimerGenericCommand>
 8008d3e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d109      	bne.n	8008d5a <prvProcessExpiredTimer+0x6a>
 8008d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d4a:	f383 8811 	msr	BASEPRI, r3
 8008d4e:	f3bf 8f6f 	isb	sy
 8008d52:	f3bf 8f4f 	dsb	sy
 8008d56:	60fb      	str	r3, [r7, #12]
 8008d58:	e7fe      	b.n	8008d58 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5e:	6978      	ldr	r0, [r7, #20]
 8008d60:	4798      	blx	r3
}
 8008d62:	bf00      	nop
 8008d64:	3718      	adds	r7, #24
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	20000adc 	.word	0x20000adc

08008d70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b084      	sub	sp, #16
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d78:	f107 0308 	add.w	r3, r7, #8
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	f000 f857 	bl	8008e30 <prvGetNextExpireTime>
 8008d82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	4619      	mov	r1, r3
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f000 f803 	bl	8008d94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008d8e:	f000 f8d5 	bl	8008f3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008d92:	e7f1      	b.n	8008d78 <prvTimerTask+0x8>

08008d94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008d9e:	f7ff f86f 	bl	8007e80 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008da2:	f107 0308 	add.w	r3, r7, #8
 8008da6:	4618      	mov	r0, r3
 8008da8:	f000 f866 	bl	8008e78 <prvSampleTimeNow>
 8008dac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d130      	bne.n	8008e16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10a      	bne.n	8008dd0 <prvProcessTimerOrBlockTask+0x3c>
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d806      	bhi.n	8008dd0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008dc2:	f7ff f86b 	bl	8007e9c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008dc6:	68f9      	ldr	r1, [r7, #12]
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7ff ff91 	bl	8008cf0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008dce:	e024      	b.n	8008e1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d008      	beq.n	8008de8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008dd6:	4b13      	ldr	r3, [pc, #76]	; (8008e24 <prvProcessTimerOrBlockTask+0x90>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	bf0c      	ite	eq
 8008de0:	2301      	moveq	r3, #1
 8008de2:	2300      	movne	r3, #0
 8008de4:	b2db      	uxtb	r3, r3
 8008de6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008de8:	4b0f      	ldr	r3, [pc, #60]	; (8008e28 <prvProcessTimerOrBlockTask+0x94>)
 8008dea:	6818      	ldr	r0, [r3, #0]
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	1ad3      	subs	r3, r2, r3
 8008df2:	683a      	ldr	r2, [r7, #0]
 8008df4:	4619      	mov	r1, r3
 8008df6:	f7fe fdf1 	bl	80079dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008dfa:	f7ff f84f 	bl	8007e9c <xTaskResumeAll>
 8008dfe:	4603      	mov	r3, r0
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d10a      	bne.n	8008e1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008e04:	4b09      	ldr	r3, [pc, #36]	; (8008e2c <prvProcessTimerOrBlockTask+0x98>)
 8008e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e0a:	601a      	str	r2, [r3, #0]
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	f3bf 8f6f 	isb	sy
}
 8008e14:	e001      	b.n	8008e1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008e16:	f7ff f841 	bl	8007e9c <xTaskResumeAll>
}
 8008e1a:	bf00      	nop
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	20000ae0 	.word	0x20000ae0
 8008e28:	20000ae4 	.word	0x20000ae4
 8008e2c:	e000ed04 	.word	0xe000ed04

08008e30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008e30:	b480      	push	{r7}
 8008e32:	b085      	sub	sp, #20
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008e38:	4b0e      	ldr	r3, [pc, #56]	; (8008e74 <prvGetNextExpireTime+0x44>)
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	bf0c      	ite	eq
 8008e42:	2301      	moveq	r3, #1
 8008e44:	2300      	movne	r3, #0
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	461a      	mov	r2, r3
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d105      	bne.n	8008e62 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008e56:	4b07      	ldr	r3, [pc, #28]	; (8008e74 <prvGetNextExpireTime+0x44>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	68db      	ldr	r3, [r3, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	60fb      	str	r3, [r7, #12]
 8008e60:	e001      	b.n	8008e66 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008e62:	2300      	movs	r3, #0
 8008e64:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008e66:	68fb      	ldr	r3, [r7, #12]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bc80      	pop	{r7}
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	20000adc 	.word	0x20000adc

08008e78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008e80:	f7ff f8a8 	bl	8007fd4 <xTaskGetTickCount>
 8008e84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008e86:	4b0b      	ldr	r3, [pc, #44]	; (8008eb4 <prvSampleTimeNow+0x3c>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68fa      	ldr	r2, [r7, #12]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d205      	bcs.n	8008e9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008e90:	f000 f8ea 	bl	8009068 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	601a      	str	r2, [r3, #0]
 8008e9a:	e002      	b.n	8008ea2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008ea2:	4a04      	ldr	r2, [pc, #16]	; (8008eb4 <prvSampleTimeNow+0x3c>)
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3710      	adds	r7, #16
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	20000aec 	.word	0x20000aec

08008eb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b086      	sub	sp, #24
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
 8008ec4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008ed6:	68ba      	ldr	r2, [r7, #8]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d812      	bhi.n	8008f04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ede:	687a      	ldr	r2, [r7, #4]
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	1ad2      	subs	r2, r2, r3
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	699b      	ldr	r3, [r3, #24]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d302      	bcc.n	8008ef2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008eec:	2301      	movs	r3, #1
 8008eee:	617b      	str	r3, [r7, #20]
 8008ef0:	e01b      	b.n	8008f2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008ef2:	4b10      	ldr	r3, [pc, #64]	; (8008f34 <prvInsertTimerInActiveList+0x7c>)
 8008ef4:	681a      	ldr	r2, [r3, #0]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3304      	adds	r3, #4
 8008efa:	4619      	mov	r1, r3
 8008efc:	4610      	mov	r0, r2
 8008efe:	f7fd fe0d 	bl	8006b1c <vListInsert>
 8008f02:	e012      	b.n	8008f2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	d206      	bcs.n	8008f1a <prvInsertTimerInActiveList+0x62>
 8008f0c:	68ba      	ldr	r2, [r7, #8]
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	429a      	cmp	r2, r3
 8008f12:	d302      	bcc.n	8008f1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008f14:	2301      	movs	r3, #1
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	e007      	b.n	8008f2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f1a:	4b07      	ldr	r3, [pc, #28]	; (8008f38 <prvInsertTimerInActiveList+0x80>)
 8008f1c:	681a      	ldr	r2, [r3, #0]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	3304      	adds	r3, #4
 8008f22:	4619      	mov	r1, r3
 8008f24:	4610      	mov	r0, r2
 8008f26:	f7fd fdf9 	bl	8006b1c <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008f2a:	697b      	ldr	r3, [r7, #20]
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3718      	adds	r7, #24
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}
 8008f34:	20000ae0 	.word	0x20000ae0
 8008f38:	20000adc 	.word	0x20000adc

08008f3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b08c      	sub	sp, #48	; 0x30
 8008f40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008f42:	e07f      	b.n	8009044 <prvProcessReceivedCommands+0x108>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	db7b      	blt.n	8009042 <prvProcessReceivedCommands+0x106>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d004      	beq.n	8008f60 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f58:	3304      	adds	r3, #4
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7fd fe16 	bl	8006b8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f60:	1d3b      	adds	r3, r7, #4
 8008f62:	4618      	mov	r0, r3
 8008f64:	f7ff ff88 	bl	8008e78 <prvSampleTimeNow>
 8008f68:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2b09      	cmp	r3, #9
 8008f6e:	d869      	bhi.n	8009044 <prvProcessReceivedCommands+0x108>
 8008f70:	a201      	add	r2, pc, #4	; (adr r2, 8008f78 <prvProcessReceivedCommands+0x3c>)
 8008f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f76:	bf00      	nop
 8008f78:	08008fa1 	.word	0x08008fa1
 8008f7c:	08008fa1 	.word	0x08008fa1
 8008f80:	08008fa1 	.word	0x08008fa1
 8008f84:	08009045 	.word	0x08009045
 8008f88:	08008ffb 	.word	0x08008ffb
 8008f8c:	08009031 	.word	0x08009031
 8008f90:	08008fa1 	.word	0x08008fa1
 8008f94:	08008fa1 	.word	0x08008fa1
 8008f98:	08009045 	.word	0x08009045
 8008f9c:	08008ffb 	.word	0x08008ffb
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008fa0:	68fa      	ldr	r2, [r7, #12]
 8008fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa4:	699b      	ldr	r3, [r3, #24]
 8008fa6:	18d1      	adds	r1, r2, r3
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6a3a      	ldr	r2, [r7, #32]
 8008fac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fae:	f7ff ff83 	bl	8008eb8 <prvInsertTimerInActiveList>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d045      	beq.n	8009044 <prvProcessReceivedCommands+0x108>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fbe:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc2:	69db      	ldr	r3, [r3, #28]
 8008fc4:	2b01      	cmp	r3, #1
 8008fc6:	d13d      	bne.n	8009044 <prvProcessReceivedCommands+0x108>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fcc:	699b      	ldr	r3, [r3, #24]
 8008fce:	441a      	add	r2, r3
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	2100      	movs	r1, #0
 8008fd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008fda:	f7ff fe3d 	bl	8008c58 <xTimerGenericCommand>
 8008fde:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d12e      	bne.n	8009044 <prvProcessReceivedCommands+0x108>
 8008fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	61bb      	str	r3, [r7, #24]
 8008ff8:	e7fe      	b.n	8008ff8 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ffe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009002:	699b      	ldr	r3, [r3, #24]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d109      	bne.n	800901c <prvProcessReceivedCommands+0xe0>
 8009008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	617b      	str	r3, [r7, #20]
 800901a:	e7fe      	b.n	800901a <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800901c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800901e:	699a      	ldr	r2, [r3, #24]
 8009020:	6a3b      	ldr	r3, [r7, #32]
 8009022:	18d1      	adds	r1, r2, r3
 8009024:	6a3b      	ldr	r3, [r7, #32]
 8009026:	6a3a      	ldr	r2, [r7, #32]
 8009028:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800902a:	f7ff ff45 	bl	8008eb8 <prvInsertTimerInActiveList>
					break;
 800902e:	e009      	b.n	8009044 <prvProcessReceivedCommands+0x108>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009032:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009036:	2b00      	cmp	r3, #0
 8009038:	d104      	bne.n	8009044 <prvProcessReceivedCommands+0x108>
						{
							vPortFree( pxTimer );
 800903a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800903c:	f000 fb54 	bl	80096e8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009040:	e000      	b.n	8009044 <prvProcessReceivedCommands+0x108>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009042:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009044:	4b07      	ldr	r3, [pc, #28]	; (8009064 <prvProcessReceivedCommands+0x128>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f107 0108 	add.w	r1, r7, #8
 800904c:	2200      	movs	r2, #0
 800904e:	4618      	mov	r0, r3
 8009050:	f7fe f914 	bl	800727c <xQueueReceive>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	f47f af74 	bne.w	8008f44 <prvProcessReceivedCommands+0x8>
	}
}
 800905c:	bf00      	nop
 800905e:	3728      	adds	r7, #40	; 0x28
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	20000ae4 	.word	0x20000ae4

08009068 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b088      	sub	sp, #32
 800906c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800906e:	e044      	b.n	80090fa <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009070:	4b2b      	ldr	r3, [pc, #172]	; (8009120 <prvSwitchTimerLists+0xb8>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68db      	ldr	r3, [r3, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800907a:	4b29      	ldr	r3, [pc, #164]	; (8009120 <prvSwitchTimerLists+0xb8>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	68db      	ldr	r3, [r3, #12]
 8009082:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	3304      	adds	r3, #4
 8009088:	4618      	mov	r0, r3
 800908a:	f7fd fd7f 	bl	8006b8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009092:	68f8      	ldr	r0, [r7, #12]
 8009094:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	69db      	ldr	r3, [r3, #28]
 800909a:	2b01      	cmp	r3, #1
 800909c:	d12d      	bne.n	80090fa <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	699b      	ldr	r3, [r3, #24]
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	4413      	add	r3, r2
 80090a6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80090a8:	68ba      	ldr	r2, [r7, #8]
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d90e      	bls.n	80090ce <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	68ba      	ldr	r2, [r7, #8]
 80090b4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80090bc:	4b18      	ldr	r3, [pc, #96]	; (8009120 <prvSwitchTimerLists+0xb8>)
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	3304      	adds	r3, #4
 80090c4:	4619      	mov	r1, r3
 80090c6:	4610      	mov	r0, r2
 80090c8:	f7fd fd28 	bl	8006b1c <vListInsert>
 80090cc:	e015      	b.n	80090fa <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090ce:	2300      	movs	r3, #0
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	2300      	movs	r3, #0
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	2100      	movs	r1, #0
 80090d8:	68f8      	ldr	r0, [r7, #12]
 80090da:	f7ff fdbd 	bl	8008c58 <xTimerGenericCommand>
 80090de:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d109      	bne.n	80090fa <prvSwitchTimerLists+0x92>
 80090e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ea:	f383 8811 	msr	BASEPRI, r3
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f3bf 8f4f 	dsb	sy
 80090f6:	603b      	str	r3, [r7, #0]
 80090f8:	e7fe      	b.n	80090f8 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80090fa:	4b09      	ldr	r3, [pc, #36]	; (8009120 <prvSwitchTimerLists+0xb8>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1b5      	bne.n	8009070 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009104:	4b06      	ldr	r3, [pc, #24]	; (8009120 <prvSwitchTimerLists+0xb8>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800910a:	4b06      	ldr	r3, [pc, #24]	; (8009124 <prvSwitchTimerLists+0xbc>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a04      	ldr	r2, [pc, #16]	; (8009120 <prvSwitchTimerLists+0xb8>)
 8009110:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009112:	4a04      	ldr	r2, [pc, #16]	; (8009124 <prvSwitchTimerLists+0xbc>)
 8009114:	697b      	ldr	r3, [r7, #20]
 8009116:	6013      	str	r3, [r2, #0]
}
 8009118:	bf00      	nop
 800911a:	3718      	adds	r7, #24
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}
 8009120:	20000adc 	.word	0x20000adc
 8009124:	20000ae0 	.word	0x20000ae0

08009128 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800912e:	f000 f923 	bl	8009378 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009132:	4b15      	ldr	r3, [pc, #84]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d120      	bne.n	800917c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800913a:	4814      	ldr	r0, [pc, #80]	; (800918c <prvCheckForValidListAndQueue+0x64>)
 800913c:	f7fd fca0 	bl	8006a80 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009140:	4813      	ldr	r0, [pc, #76]	; (8009190 <prvCheckForValidListAndQueue+0x68>)
 8009142:	f7fd fc9d 	bl	8006a80 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009146:	4b13      	ldr	r3, [pc, #76]	; (8009194 <prvCheckForValidListAndQueue+0x6c>)
 8009148:	4a10      	ldr	r2, [pc, #64]	; (800918c <prvCheckForValidListAndQueue+0x64>)
 800914a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800914c:	4b12      	ldr	r3, [pc, #72]	; (8009198 <prvCheckForValidListAndQueue+0x70>)
 800914e:	4a10      	ldr	r2, [pc, #64]	; (8009190 <prvCheckForValidListAndQueue+0x68>)
 8009150:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009152:	2300      	movs	r3, #0
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	4b11      	ldr	r3, [pc, #68]	; (800919c <prvCheckForValidListAndQueue+0x74>)
 8009158:	4a11      	ldr	r2, [pc, #68]	; (80091a0 <prvCheckForValidListAndQueue+0x78>)
 800915a:	210c      	movs	r1, #12
 800915c:	200a      	movs	r0, #10
 800915e:	f7fd fda7 	bl	8006cb0 <xQueueGenericCreateStatic>
 8009162:	4602      	mov	r2, r0
 8009164:	4b08      	ldr	r3, [pc, #32]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009166:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009168:	4b07      	ldr	r3, [pc, #28]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d005      	beq.n	800917c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009170:	4b05      	ldr	r3, [pc, #20]	; (8009188 <prvCheckForValidListAndQueue+0x60>)
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	490b      	ldr	r1, [pc, #44]	; (80091a4 <prvCheckForValidListAndQueue+0x7c>)
 8009176:	4618      	mov	r0, r3
 8009178:	f7fe fc08 	bl	800798c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800917c:	f000 f92a 	bl	80093d4 <vPortExitCritical>
}
 8009180:	bf00      	nop
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
 8009186:	bf00      	nop
 8009188:	20000ae4 	.word	0x20000ae4
 800918c:	20000ab4 	.word	0x20000ab4
 8009190:	20000ac8 	.word	0x20000ac8
 8009194:	20000adc 	.word	0x20000adc
 8009198:	20000ae0 	.word	0x20000ae0
 800919c:	20000b68 	.word	0x20000b68
 80091a0:	20000af0 	.word	0x20000af0
 80091a4:	0800a408 	.word	0x0800a408

080091a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	3b04      	subs	r3, #4
 80091b8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80091c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	3b04      	subs	r3, #4
 80091c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	f023 0201 	bic.w	r2, r3, #1
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	3b04      	subs	r3, #4
 80091d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80091d8:	4a08      	ldr	r2, [pc, #32]	; (80091fc <pxPortInitialiseStack+0x54>)
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	3b14      	subs	r3, #20
 80091e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	3b20      	subs	r3, #32
 80091ee:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80091f0:	68fb      	ldr	r3, [r7, #12]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3714      	adds	r7, #20
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bc80      	pop	{r7}
 80091fa:	4770      	bx	lr
 80091fc:	08009201 	.word	0x08009201

08009200 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009206:	2300      	movs	r3, #0
 8009208:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800920a:	4b10      	ldr	r3, [pc, #64]	; (800924c <prvTaskExitError+0x4c>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009212:	d009      	beq.n	8009228 <prvTaskExitError+0x28>
 8009214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	60fb      	str	r3, [r7, #12]
 8009226:	e7fe      	b.n	8009226 <prvTaskExitError+0x26>
 8009228:	f04f 0350 	mov.w	r3, #80	; 0x50
 800922c:	f383 8811 	msr	BASEPRI, r3
 8009230:	f3bf 8f6f 	isb	sy
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800923a:	bf00      	nop
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0fc      	beq.n	800923c <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009242:	bf00      	nop
 8009244:	3714      	adds	r7, #20
 8009246:	46bd      	mov	sp, r7
 8009248:	bc80      	pop	{r7}
 800924a:	4770      	bx	lr
 800924c:	20000070 	.word	0x20000070

08009250 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009250:	4b07      	ldr	r3, [pc, #28]	; (8009270 <pxCurrentTCBConst2>)
 8009252:	6819      	ldr	r1, [r3, #0]
 8009254:	6808      	ldr	r0, [r1, #0]
 8009256:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800925a:	f380 8809 	msr	PSP, r0
 800925e:	f3bf 8f6f 	isb	sy
 8009262:	f04f 0000 	mov.w	r0, #0
 8009266:	f380 8811 	msr	BASEPRI, r0
 800926a:	f04e 0e0d 	orr.w	lr, lr, #13
 800926e:	4770      	bx	lr

08009270 <pxCurrentTCBConst2>:
 8009270:	20000988 	.word	0x20000988
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009274:	bf00      	nop
 8009276:	bf00      	nop

08009278 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009278:	4806      	ldr	r0, [pc, #24]	; (8009294 <prvPortStartFirstTask+0x1c>)
 800927a:	6800      	ldr	r0, [r0, #0]
 800927c:	6800      	ldr	r0, [r0, #0]
 800927e:	f380 8808 	msr	MSP, r0
 8009282:	b662      	cpsie	i
 8009284:	b661      	cpsie	f
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	df00      	svc	0
 8009290:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009292:	bf00      	nop
 8009294:	e000ed08 	.word	0xe000ed08

08009298 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b084      	sub	sp, #16
 800929c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800929e:	4b31      	ldr	r3, [pc, #196]	; (8009364 <xPortStartScheduler+0xcc>)
 80092a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	22ff      	movs	r2, #255	; 0xff
 80092ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80092b8:	78fb      	ldrb	r3, [r7, #3]
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80092c0:	b2da      	uxtb	r2, r3
 80092c2:	4b29      	ldr	r3, [pc, #164]	; (8009368 <xPortStartScheduler+0xd0>)
 80092c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80092c6:	4b29      	ldr	r3, [pc, #164]	; (800936c <xPortStartScheduler+0xd4>)
 80092c8:	2207      	movs	r2, #7
 80092ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092cc:	e009      	b.n	80092e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80092ce:	4b27      	ldr	r3, [pc, #156]	; (800936c <xPortStartScheduler+0xd4>)
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	3b01      	subs	r3, #1
 80092d4:	4a25      	ldr	r2, [pc, #148]	; (800936c <xPortStartScheduler+0xd4>)
 80092d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80092d8:	78fb      	ldrb	r3, [r7, #3]
 80092da:	b2db      	uxtb	r3, r3
 80092dc:	005b      	lsls	r3, r3, #1
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80092e2:	78fb      	ldrb	r3, [r7, #3]
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092ea:	2b80      	cmp	r3, #128	; 0x80
 80092ec:	d0ef      	beq.n	80092ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80092ee:	4b1f      	ldr	r3, [pc, #124]	; (800936c <xPortStartScheduler+0xd4>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f1c3 0307 	rsb	r3, r3, #7
 80092f6:	2b04      	cmp	r3, #4
 80092f8:	d009      	beq.n	800930e <xPortStartScheduler+0x76>
 80092fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	60bb      	str	r3, [r7, #8]
 800930c:	e7fe      	b.n	800930c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800930e:	4b17      	ldr	r3, [pc, #92]	; (800936c <xPortStartScheduler+0xd4>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	021b      	lsls	r3, r3, #8
 8009314:	4a15      	ldr	r2, [pc, #84]	; (800936c <xPortStartScheduler+0xd4>)
 8009316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009318:	4b14      	ldr	r3, [pc, #80]	; (800936c <xPortStartScheduler+0xd4>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009320:	4a12      	ldr	r2, [pc, #72]	; (800936c <xPortStartScheduler+0xd4>)
 8009322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	b2da      	uxtb	r2, r3
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800932c:	4b10      	ldr	r3, [pc, #64]	; (8009370 <xPortStartScheduler+0xd8>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a0f      	ldr	r2, [pc, #60]	; (8009370 <xPortStartScheduler+0xd8>)
 8009332:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009338:	4b0d      	ldr	r3, [pc, #52]	; (8009370 <xPortStartScheduler+0xd8>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a0c      	ldr	r2, [pc, #48]	; (8009370 <xPortStartScheduler+0xd8>)
 800933e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009344:	f000 f8b0 	bl	80094a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009348:	4b0a      	ldr	r3, [pc, #40]	; (8009374 <xPortStartScheduler+0xdc>)
 800934a:	2200      	movs	r2, #0
 800934c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800934e:	f7ff ff93 	bl	8009278 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009352:	f7fe ff09 	bl	8008168 <vTaskSwitchContext>
	prvTaskExitError();
 8009356:	f7ff ff53 	bl	8009200 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800935a:	2300      	movs	r3, #0
}
 800935c:	4618      	mov	r0, r3
 800935e:	3710      	adds	r7, #16
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}
 8009364:	e000e400 	.word	0xe000e400
 8009368:	20000bb0 	.word	0x20000bb0
 800936c:	20000bb4 	.word	0x20000bb4
 8009370:	e000ed20 	.word	0xe000ed20
 8009374:	20000070 	.word	0x20000070

08009378 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009390:	4b0e      	ldr	r3, [pc, #56]	; (80093cc <vPortEnterCritical+0x54>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	3301      	adds	r3, #1
 8009396:	4a0d      	ldr	r2, [pc, #52]	; (80093cc <vPortEnterCritical+0x54>)
 8009398:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800939a:	4b0c      	ldr	r3, [pc, #48]	; (80093cc <vPortEnterCritical+0x54>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d10e      	bne.n	80093c0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80093a2:	4b0b      	ldr	r3, [pc, #44]	; (80093d0 <vPortEnterCritical+0x58>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d009      	beq.n	80093c0 <vPortEnterCritical+0x48>
 80093ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b0:	f383 8811 	msr	BASEPRI, r3
 80093b4:	f3bf 8f6f 	isb	sy
 80093b8:	f3bf 8f4f 	dsb	sy
 80093bc:	603b      	str	r3, [r7, #0]
 80093be:	e7fe      	b.n	80093be <vPortEnterCritical+0x46>
	}
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bc80      	pop	{r7}
 80093c8:	4770      	bx	lr
 80093ca:	bf00      	nop
 80093cc:	20000070 	.word	0x20000070
 80093d0:	e000ed04 	.word	0xe000ed04

080093d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80093da:	4b10      	ldr	r3, [pc, #64]	; (800941c <vPortExitCritical+0x48>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d109      	bne.n	80093f6 <vPortExitCritical+0x22>
 80093e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093e6:	f383 8811 	msr	BASEPRI, r3
 80093ea:	f3bf 8f6f 	isb	sy
 80093ee:	f3bf 8f4f 	dsb	sy
 80093f2:	607b      	str	r3, [r7, #4]
 80093f4:	e7fe      	b.n	80093f4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80093f6:	4b09      	ldr	r3, [pc, #36]	; (800941c <vPortExitCritical+0x48>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3b01      	subs	r3, #1
 80093fc:	4a07      	ldr	r2, [pc, #28]	; (800941c <vPortExitCritical+0x48>)
 80093fe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009400:	4b06      	ldr	r3, [pc, #24]	; (800941c <vPortExitCritical+0x48>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d104      	bne.n	8009412 <vPortExitCritical+0x3e>
 8009408:	2300      	movs	r3, #0
 800940a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009412:	bf00      	nop
 8009414:	370c      	adds	r7, #12
 8009416:	46bd      	mov	sp, r7
 8009418:	bc80      	pop	{r7}
 800941a:	4770      	bx	lr
 800941c:	20000070 	.word	0x20000070

08009420 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009420:	f3ef 8009 	mrs	r0, PSP
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	4b0d      	ldr	r3, [pc, #52]	; (8009460 <pxCurrentTCBConst>)
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009430:	6010      	str	r0, [r2, #0]
 8009432:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009436:	f04f 0050 	mov.w	r0, #80	; 0x50
 800943a:	f380 8811 	msr	BASEPRI, r0
 800943e:	f7fe fe93 	bl	8008168 <vTaskSwitchContext>
 8009442:	f04f 0000 	mov.w	r0, #0
 8009446:	f380 8811 	msr	BASEPRI, r0
 800944a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800944e:	6819      	ldr	r1, [r3, #0]
 8009450:	6808      	ldr	r0, [r1, #0]
 8009452:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009456:	f380 8809 	msr	PSP, r0
 800945a:	f3bf 8f6f 	isb	sy
 800945e:	4770      	bx	lr

08009460 <pxCurrentTCBConst>:
 8009460:	20000988 	.word	0x20000988
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009464:	bf00      	nop
 8009466:	bf00      	nop

08009468 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
	__asm volatile
 800946e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009472:	f383 8811 	msr	BASEPRI, r3
 8009476:	f3bf 8f6f 	isb	sy
 800947a:	f3bf 8f4f 	dsb	sy
 800947e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009480:	f7fe fdb6 	bl	8007ff0 <xTaskIncrementTick>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d003      	beq.n	8009492 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800948a:	4b06      	ldr	r3, [pc, #24]	; (80094a4 <SysTick_Handler+0x3c>)
 800948c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009490:	601a      	str	r2, [r3, #0]
 8009492:	2300      	movs	r3, #0
 8009494:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800949c:	bf00      	nop
 800949e:	3708      	adds	r7, #8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	e000ed04 	.word	0xe000ed04

080094a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80094a8:	b480      	push	{r7}
 80094aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80094ac:	4b0a      	ldr	r3, [pc, #40]	; (80094d8 <vPortSetupTimerInterrupt+0x30>)
 80094ae:	2200      	movs	r2, #0
 80094b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80094b2:	4b0a      	ldr	r3, [pc, #40]	; (80094dc <vPortSetupTimerInterrupt+0x34>)
 80094b4:	2200      	movs	r2, #0
 80094b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80094b8:	4b09      	ldr	r3, [pc, #36]	; (80094e0 <vPortSetupTimerInterrupt+0x38>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	4a09      	ldr	r2, [pc, #36]	; (80094e4 <vPortSetupTimerInterrupt+0x3c>)
 80094be:	fba2 2303 	umull	r2, r3, r2, r3
 80094c2:	099b      	lsrs	r3, r3, #6
 80094c4:	4a08      	ldr	r2, [pc, #32]	; (80094e8 <vPortSetupTimerInterrupt+0x40>)
 80094c6:	3b01      	subs	r3, #1
 80094c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80094ca:	4b03      	ldr	r3, [pc, #12]	; (80094d8 <vPortSetupTimerInterrupt+0x30>)
 80094cc:	2207      	movs	r2, #7
 80094ce:	601a      	str	r2, [r3, #0]
}
 80094d0:	bf00      	nop
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bc80      	pop	{r7}
 80094d6:	4770      	bx	lr
 80094d8:	e000e010 	.word	0xe000e010
 80094dc:	e000e018 	.word	0xe000e018
 80094e0:	20000064 	.word	0x20000064
 80094e4:	10624dd3 	.word	0x10624dd3
 80094e8:	e000e014 	.word	0xe000e014

080094ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80094ec:	b480      	push	{r7}
 80094ee:	b085      	sub	sp, #20
 80094f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80094f2:	f3ef 8305 	mrs	r3, IPSR
 80094f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2b0f      	cmp	r3, #15
 80094fc:	d913      	bls.n	8009526 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80094fe:	4a15      	ldr	r2, [pc, #84]	; (8009554 <vPortValidateInterruptPriority+0x68>)
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	4413      	add	r3, r2
 8009504:	781b      	ldrb	r3, [r3, #0]
 8009506:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009508:	4b13      	ldr	r3, [pc, #76]	; (8009558 <vPortValidateInterruptPriority+0x6c>)
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	7afa      	ldrb	r2, [r7, #11]
 800950e:	429a      	cmp	r2, r3
 8009510:	d209      	bcs.n	8009526 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	e7fe      	b.n	8009524 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009526:	4b0d      	ldr	r3, [pc, #52]	; (800955c <vPortValidateInterruptPriority+0x70>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800952e:	4b0c      	ldr	r3, [pc, #48]	; (8009560 <vPortValidateInterruptPriority+0x74>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d909      	bls.n	800954a <vPortValidateInterruptPriority+0x5e>
 8009536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800953a:	f383 8811 	msr	BASEPRI, r3
 800953e:	f3bf 8f6f 	isb	sy
 8009542:	f3bf 8f4f 	dsb	sy
 8009546:	603b      	str	r3, [r7, #0]
 8009548:	e7fe      	b.n	8009548 <vPortValidateInterruptPriority+0x5c>
	}
 800954a:	bf00      	nop
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	bc80      	pop	{r7}
 8009552:	4770      	bx	lr
 8009554:	e000e3f0 	.word	0xe000e3f0
 8009558:	20000bb0 	.word	0x20000bb0
 800955c:	e000ed0c 	.word	0xe000ed0c
 8009560:	20000bb4 	.word	0x20000bb4

08009564 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b08a      	sub	sp, #40	; 0x28
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800956c:	2300      	movs	r3, #0
 800956e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009570:	f7fe fc86 	bl	8007e80 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009574:	4b57      	ldr	r3, [pc, #348]	; (80096d4 <pvPortMalloc+0x170>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d101      	bne.n	8009580 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800957c:	f000 f90c 	bl	8009798 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009580:	4b55      	ldr	r3, [pc, #340]	; (80096d8 <pvPortMalloc+0x174>)
 8009582:	681a      	ldr	r2, [r3, #0]
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4013      	ands	r3, r2
 8009588:	2b00      	cmp	r3, #0
 800958a:	f040 808c 	bne.w	80096a6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d01c      	beq.n	80095ce <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009594:	2208      	movs	r2, #8
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4413      	add	r3, r2
 800959a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f003 0307 	and.w	r3, r3, #7
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d013      	beq.n	80095ce <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f023 0307 	bic.w	r3, r3, #7
 80095ac:	3308      	adds	r3, #8
 80095ae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f003 0307 	and.w	r3, r3, #7
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d009      	beq.n	80095ce <pvPortMalloc+0x6a>
 80095ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095be:	f383 8811 	msr	BASEPRI, r3
 80095c2:	f3bf 8f6f 	isb	sy
 80095c6:	f3bf 8f4f 	dsb	sy
 80095ca:	617b      	str	r3, [r7, #20]
 80095cc:	e7fe      	b.n	80095cc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d068      	beq.n	80096a6 <pvPortMalloc+0x142>
 80095d4:	4b41      	ldr	r3, [pc, #260]	; (80096dc <pvPortMalloc+0x178>)
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	429a      	cmp	r2, r3
 80095dc:	d863      	bhi.n	80096a6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80095de:	4b40      	ldr	r3, [pc, #256]	; (80096e0 <pvPortMalloc+0x17c>)
 80095e0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80095e2:	4b3f      	ldr	r3, [pc, #252]	; (80096e0 <pvPortMalloc+0x17c>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095e8:	e004      	b.n	80095f4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80095ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80095ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80095f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	687a      	ldr	r2, [r7, #4]
 80095fa:	429a      	cmp	r2, r3
 80095fc:	d903      	bls.n	8009606 <pvPortMalloc+0xa2>
 80095fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d1f1      	bne.n	80095ea <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009606:	4b33      	ldr	r3, [pc, #204]	; (80096d4 <pvPortMalloc+0x170>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800960c:	429a      	cmp	r2, r3
 800960e:	d04a      	beq.n	80096a6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2208      	movs	r2, #8
 8009616:	4413      	add	r3, r2
 8009618:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800961a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961c:	681a      	ldr	r2, [r3, #0]
 800961e:	6a3b      	ldr	r3, [r7, #32]
 8009620:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	1ad2      	subs	r2, r2, r3
 800962a:	2308      	movs	r3, #8
 800962c:	005b      	lsls	r3, r3, #1
 800962e:	429a      	cmp	r2, r3
 8009630:	d91e      	bls.n	8009670 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009632:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	4413      	add	r3, r2
 8009638:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	f003 0307 	and.w	r3, r3, #7
 8009640:	2b00      	cmp	r3, #0
 8009642:	d009      	beq.n	8009658 <pvPortMalloc+0xf4>
 8009644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009648:	f383 8811 	msr	BASEPRI, r3
 800964c:	f3bf 8f6f 	isb	sy
 8009650:	f3bf 8f4f 	dsb	sy
 8009654:	613b      	str	r3, [r7, #16]
 8009656:	e7fe      	b.n	8009656 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	1ad2      	subs	r2, r2, r3
 8009660:	69bb      	ldr	r3, [r7, #24]
 8009662:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009666:	687a      	ldr	r2, [r7, #4]
 8009668:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800966a:	69b8      	ldr	r0, [r7, #24]
 800966c:	f000 f8f6 	bl	800985c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009670:	4b1a      	ldr	r3, [pc, #104]	; (80096dc <pvPortMalloc+0x178>)
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009676:	685b      	ldr	r3, [r3, #4]
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	4a18      	ldr	r2, [pc, #96]	; (80096dc <pvPortMalloc+0x178>)
 800967c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800967e:	4b17      	ldr	r3, [pc, #92]	; (80096dc <pvPortMalloc+0x178>)
 8009680:	681a      	ldr	r2, [r3, #0]
 8009682:	4b18      	ldr	r3, [pc, #96]	; (80096e4 <pvPortMalloc+0x180>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	429a      	cmp	r2, r3
 8009688:	d203      	bcs.n	8009692 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800968a:	4b14      	ldr	r3, [pc, #80]	; (80096dc <pvPortMalloc+0x178>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	4a15      	ldr	r2, [pc, #84]	; (80096e4 <pvPortMalloc+0x180>)
 8009690:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009694:	685a      	ldr	r2, [r3, #4]
 8009696:	4b10      	ldr	r3, [pc, #64]	; (80096d8 <pvPortMalloc+0x174>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	431a      	orrs	r2, r3
 800969c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800969e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80096a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096a2:	2200      	movs	r2, #0
 80096a4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80096a6:	f7fe fbf9 	bl	8007e9c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	f003 0307 	and.w	r3, r3, #7
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d009      	beq.n	80096c8 <pvPortMalloc+0x164>
 80096b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096b8:	f383 8811 	msr	BASEPRI, r3
 80096bc:	f3bf 8f6f 	isb	sy
 80096c0:	f3bf 8f4f 	dsb	sy
 80096c4:	60fb      	str	r3, [r7, #12]
 80096c6:	e7fe      	b.n	80096c6 <pvPortMalloc+0x162>
	return pvReturn;
 80096c8:	69fb      	ldr	r3, [r7, #28]
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3728      	adds	r7, #40	; 0x28
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	200017c0 	.word	0x200017c0
 80096d8:	200017cc 	.word	0x200017cc
 80096dc:	200017c4 	.word	0x200017c4
 80096e0:	200017b8 	.word	0x200017b8
 80096e4:	200017c8 	.word	0x200017c8

080096e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d046      	beq.n	8009788 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80096fa:	2308      	movs	r3, #8
 80096fc:	425b      	negs	r3, r3
 80096fe:	697a      	ldr	r2, [r7, #20]
 8009700:	4413      	add	r3, r2
 8009702:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	685a      	ldr	r2, [r3, #4]
 800970c:	4b20      	ldr	r3, [pc, #128]	; (8009790 <vPortFree+0xa8>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4013      	ands	r3, r2
 8009712:	2b00      	cmp	r3, #0
 8009714:	d109      	bne.n	800972a <vPortFree+0x42>
 8009716:	f04f 0350 	mov.w	r3, #80	; 0x50
 800971a:	f383 8811 	msr	BASEPRI, r3
 800971e:	f3bf 8f6f 	isb	sy
 8009722:	f3bf 8f4f 	dsb	sy
 8009726:	60fb      	str	r3, [r7, #12]
 8009728:	e7fe      	b.n	8009728 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800972a:	693b      	ldr	r3, [r7, #16]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d009      	beq.n	8009746 <vPortFree+0x5e>
 8009732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009736:	f383 8811 	msr	BASEPRI, r3
 800973a:	f3bf 8f6f 	isb	sy
 800973e:	f3bf 8f4f 	dsb	sy
 8009742:	60bb      	str	r3, [r7, #8]
 8009744:	e7fe      	b.n	8009744 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	4b11      	ldr	r3, [pc, #68]	; (8009790 <vPortFree+0xa8>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4013      	ands	r3, r2
 8009750:	2b00      	cmp	r3, #0
 8009752:	d019      	beq.n	8009788 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d115      	bne.n	8009788 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800975c:	693b      	ldr	r3, [r7, #16]
 800975e:	685a      	ldr	r2, [r3, #4]
 8009760:	4b0b      	ldr	r3, [pc, #44]	; (8009790 <vPortFree+0xa8>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	43db      	mvns	r3, r3
 8009766:	401a      	ands	r2, r3
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800976c:	f7fe fb88 	bl	8007e80 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	685a      	ldr	r2, [r3, #4]
 8009774:	4b07      	ldr	r3, [pc, #28]	; (8009794 <vPortFree+0xac>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4413      	add	r3, r2
 800977a:	4a06      	ldr	r2, [pc, #24]	; (8009794 <vPortFree+0xac>)
 800977c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800977e:	6938      	ldr	r0, [r7, #16]
 8009780:	f000 f86c 	bl	800985c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009784:	f7fe fb8a 	bl	8007e9c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009788:	bf00      	nop
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	200017cc 	.word	0x200017cc
 8009794:	200017c4 	.word	0x200017c4

08009798 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009798:	b480      	push	{r7}
 800979a:	b085      	sub	sp, #20
 800979c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800979e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80097a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80097a4:	4b27      	ldr	r3, [pc, #156]	; (8009844 <prvHeapInit+0xac>)
 80097a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f003 0307 	and.w	r3, r3, #7
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d00c      	beq.n	80097cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	3307      	adds	r3, #7
 80097b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f023 0307 	bic.w	r3, r3, #7
 80097be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80097c0:	68ba      	ldr	r2, [r7, #8]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	1ad3      	subs	r3, r2, r3
 80097c6:	4a1f      	ldr	r2, [pc, #124]	; (8009844 <prvHeapInit+0xac>)
 80097c8:	4413      	add	r3, r2
 80097ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80097d0:	4a1d      	ldr	r2, [pc, #116]	; (8009848 <prvHeapInit+0xb0>)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80097d6:	4b1c      	ldr	r3, [pc, #112]	; (8009848 <prvHeapInit+0xb0>)
 80097d8:	2200      	movs	r2, #0
 80097da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	4413      	add	r3, r2
 80097e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80097e4:	2208      	movs	r2, #8
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	1a9b      	subs	r3, r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f023 0307 	bic.w	r3, r3, #7
 80097f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	4a15      	ldr	r2, [pc, #84]	; (800984c <prvHeapInit+0xb4>)
 80097f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80097fa:	4b14      	ldr	r3, [pc, #80]	; (800984c <prvHeapInit+0xb4>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2200      	movs	r2, #0
 8009800:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009802:	4b12      	ldr	r3, [pc, #72]	; (800984c <prvHeapInit+0xb4>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2200      	movs	r2, #0
 8009808:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	68fa      	ldr	r2, [r7, #12]
 8009812:	1ad2      	subs	r2, r2, r3
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009818:	4b0c      	ldr	r3, [pc, #48]	; (800984c <prvHeapInit+0xb4>)
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	4a0a      	ldr	r2, [pc, #40]	; (8009850 <prvHeapInit+0xb8>)
 8009826:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	4a09      	ldr	r2, [pc, #36]	; (8009854 <prvHeapInit+0xbc>)
 800982e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009830:	4b09      	ldr	r3, [pc, #36]	; (8009858 <prvHeapInit+0xc0>)
 8009832:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009836:	601a      	str	r2, [r3, #0]
}
 8009838:	bf00      	nop
 800983a:	3714      	adds	r7, #20
 800983c:	46bd      	mov	sp, r7
 800983e:	bc80      	pop	{r7}
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop
 8009844:	20000bb8 	.word	0x20000bb8
 8009848:	200017b8 	.word	0x200017b8
 800984c:	200017c0 	.word	0x200017c0
 8009850:	200017c8 	.word	0x200017c8
 8009854:	200017c4 	.word	0x200017c4
 8009858:	200017cc 	.word	0x200017cc

0800985c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009864:	4b27      	ldr	r3, [pc, #156]	; (8009904 <prvInsertBlockIntoFreeList+0xa8>)
 8009866:	60fb      	str	r3, [r7, #12]
 8009868:	e002      	b.n	8009870 <prvInsertBlockIntoFreeList+0x14>
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	60fb      	str	r3, [r7, #12]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	429a      	cmp	r2, r3
 8009878:	d8f7      	bhi.n	800986a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	4413      	add	r3, r2
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	429a      	cmp	r2, r3
 800988a:	d108      	bne.n	800989e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	685a      	ldr	r2, [r3, #4]
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	441a      	add	r2, r3
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	685b      	ldr	r3, [r3, #4]
 80098a6:	68ba      	ldr	r2, [r7, #8]
 80098a8:	441a      	add	r2, r3
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d118      	bne.n	80098e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	4b14      	ldr	r3, [pc, #80]	; (8009908 <prvInsertBlockIntoFreeList+0xac>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d00d      	beq.n	80098da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	685a      	ldr	r2, [r3, #4]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	441a      	add	r2, r3
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	601a      	str	r2, [r3, #0]
 80098d8:	e008      	b.n	80098ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098da:	4b0b      	ldr	r3, [pc, #44]	; (8009908 <prvInsertBlockIntoFreeList+0xac>)
 80098dc:	681a      	ldr	r2, [r3, #0]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	e003      	b.n	80098ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	681a      	ldr	r2, [r3, #0]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098ec:	68fa      	ldr	r2, [r7, #12]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d002      	beq.n	80098fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	687a      	ldr	r2, [r7, #4]
 80098f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098fa:	bf00      	nop
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	bc80      	pop	{r7}
 8009902:	4770      	bx	lr
 8009904:	200017b8 	.word	0x200017b8
 8009908:	200017c0 	.word	0x200017c0

0800990c <atoi>:
 800990c:	220a      	movs	r2, #10
 800990e:	2100      	movs	r1, #0
 8009910:	f000 b8da 	b.w	8009ac8 <strtol>

08009914 <__errno>:
 8009914:	4b01      	ldr	r3, [pc, #4]	; (800991c <__errno+0x8>)
 8009916:	6818      	ldr	r0, [r3, #0]
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop
 800991c:	20000074 	.word	0x20000074

08009920 <__libc_init_array>:
 8009920:	b570      	push	{r4, r5, r6, lr}
 8009922:	2500      	movs	r5, #0
 8009924:	4e0c      	ldr	r6, [pc, #48]	; (8009958 <__libc_init_array+0x38>)
 8009926:	4c0d      	ldr	r4, [pc, #52]	; (800995c <__libc_init_array+0x3c>)
 8009928:	1ba4      	subs	r4, r4, r6
 800992a:	10a4      	asrs	r4, r4, #2
 800992c:	42a5      	cmp	r5, r4
 800992e:	d109      	bne.n	8009944 <__libc_init_array+0x24>
 8009930:	f000 fcea 	bl	800a308 <_init>
 8009934:	2500      	movs	r5, #0
 8009936:	4e0a      	ldr	r6, [pc, #40]	; (8009960 <__libc_init_array+0x40>)
 8009938:	4c0a      	ldr	r4, [pc, #40]	; (8009964 <__libc_init_array+0x44>)
 800993a:	1ba4      	subs	r4, r4, r6
 800993c:	10a4      	asrs	r4, r4, #2
 800993e:	42a5      	cmp	r5, r4
 8009940:	d105      	bne.n	800994e <__libc_init_array+0x2e>
 8009942:	bd70      	pop	{r4, r5, r6, pc}
 8009944:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009948:	4798      	blx	r3
 800994a:	3501      	adds	r5, #1
 800994c:	e7ee      	b.n	800992c <__libc_init_array+0xc>
 800994e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009952:	4798      	blx	r3
 8009954:	3501      	adds	r5, #1
 8009956:	e7f2      	b.n	800993e <__libc_init_array+0x1e>
 8009958:	0800a578 	.word	0x0800a578
 800995c:	0800a578 	.word	0x0800a578
 8009960:	0800a578 	.word	0x0800a578
 8009964:	0800a57c 	.word	0x0800a57c

08009968 <memcpy>:
 8009968:	b510      	push	{r4, lr}
 800996a:	1e43      	subs	r3, r0, #1
 800996c:	440a      	add	r2, r1
 800996e:	4291      	cmp	r1, r2
 8009970:	d100      	bne.n	8009974 <memcpy+0xc>
 8009972:	bd10      	pop	{r4, pc}
 8009974:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009978:	f803 4f01 	strb.w	r4, [r3, #1]!
 800997c:	e7f7      	b.n	800996e <memcpy+0x6>

0800997e <memset>:
 800997e:	4603      	mov	r3, r0
 8009980:	4402      	add	r2, r0
 8009982:	4293      	cmp	r3, r2
 8009984:	d100      	bne.n	8009988 <memset+0xa>
 8009986:	4770      	bx	lr
 8009988:	f803 1b01 	strb.w	r1, [r3], #1
 800998c:	e7f9      	b.n	8009982 <memset+0x4>
	...

08009990 <siprintf>:
 8009990:	b40e      	push	{r1, r2, r3}
 8009992:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009996:	b500      	push	{lr}
 8009998:	b09c      	sub	sp, #112	; 0x70
 800999a:	ab1d      	add	r3, sp, #116	; 0x74
 800999c:	9002      	str	r0, [sp, #8]
 800999e:	9006      	str	r0, [sp, #24]
 80099a0:	9107      	str	r1, [sp, #28]
 80099a2:	9104      	str	r1, [sp, #16]
 80099a4:	4808      	ldr	r0, [pc, #32]	; (80099c8 <siprintf+0x38>)
 80099a6:	4909      	ldr	r1, [pc, #36]	; (80099cc <siprintf+0x3c>)
 80099a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ac:	9105      	str	r1, [sp, #20]
 80099ae:	6800      	ldr	r0, [r0, #0]
 80099b0:	a902      	add	r1, sp, #8
 80099b2:	9301      	str	r3, [sp, #4]
 80099b4:	f000 f90e 	bl	8009bd4 <_svfiprintf_r>
 80099b8:	2200      	movs	r2, #0
 80099ba:	9b02      	ldr	r3, [sp, #8]
 80099bc:	701a      	strb	r2, [r3, #0]
 80099be:	b01c      	add	sp, #112	; 0x70
 80099c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099c4:	b003      	add	sp, #12
 80099c6:	4770      	bx	lr
 80099c8:	20000074 	.word	0x20000074
 80099cc:	ffff0208 	.word	0xffff0208

080099d0 <_strtol_l.isra.0>:
 80099d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099d4:	4680      	mov	r8, r0
 80099d6:	4689      	mov	r9, r1
 80099d8:	4692      	mov	sl, r2
 80099da:	461e      	mov	r6, r3
 80099dc:	460f      	mov	r7, r1
 80099de:	463d      	mov	r5, r7
 80099e0:	9808      	ldr	r0, [sp, #32]
 80099e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80099e6:	f000 f885 	bl	8009af4 <__locale_ctype_ptr_l>
 80099ea:	4420      	add	r0, r4
 80099ec:	7843      	ldrb	r3, [r0, #1]
 80099ee:	f013 0308 	ands.w	r3, r3, #8
 80099f2:	d132      	bne.n	8009a5a <_strtol_l.isra.0+0x8a>
 80099f4:	2c2d      	cmp	r4, #45	; 0x2d
 80099f6:	d132      	bne.n	8009a5e <_strtol_l.isra.0+0x8e>
 80099f8:	2201      	movs	r2, #1
 80099fa:	787c      	ldrb	r4, [r7, #1]
 80099fc:	1cbd      	adds	r5, r7, #2
 80099fe:	2e00      	cmp	r6, #0
 8009a00:	d05d      	beq.n	8009abe <_strtol_l.isra.0+0xee>
 8009a02:	2e10      	cmp	r6, #16
 8009a04:	d109      	bne.n	8009a1a <_strtol_l.isra.0+0x4a>
 8009a06:	2c30      	cmp	r4, #48	; 0x30
 8009a08:	d107      	bne.n	8009a1a <_strtol_l.isra.0+0x4a>
 8009a0a:	782b      	ldrb	r3, [r5, #0]
 8009a0c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009a10:	2b58      	cmp	r3, #88	; 0x58
 8009a12:	d14f      	bne.n	8009ab4 <_strtol_l.isra.0+0xe4>
 8009a14:	2610      	movs	r6, #16
 8009a16:	786c      	ldrb	r4, [r5, #1]
 8009a18:	3502      	adds	r5, #2
 8009a1a:	2a00      	cmp	r2, #0
 8009a1c:	bf14      	ite	ne
 8009a1e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009a22:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009a26:	2700      	movs	r7, #0
 8009a28:	fbb1 fcf6 	udiv	ip, r1, r6
 8009a2c:	4638      	mov	r0, r7
 8009a2e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009a32:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009a36:	2b09      	cmp	r3, #9
 8009a38:	d817      	bhi.n	8009a6a <_strtol_l.isra.0+0x9a>
 8009a3a:	461c      	mov	r4, r3
 8009a3c:	42a6      	cmp	r6, r4
 8009a3e:	dd23      	ble.n	8009a88 <_strtol_l.isra.0+0xb8>
 8009a40:	1c7b      	adds	r3, r7, #1
 8009a42:	d007      	beq.n	8009a54 <_strtol_l.isra.0+0x84>
 8009a44:	4584      	cmp	ip, r0
 8009a46:	d31c      	bcc.n	8009a82 <_strtol_l.isra.0+0xb2>
 8009a48:	d101      	bne.n	8009a4e <_strtol_l.isra.0+0x7e>
 8009a4a:	45a6      	cmp	lr, r4
 8009a4c:	db19      	blt.n	8009a82 <_strtol_l.isra.0+0xb2>
 8009a4e:	2701      	movs	r7, #1
 8009a50:	fb00 4006 	mla	r0, r0, r6, r4
 8009a54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a58:	e7eb      	b.n	8009a32 <_strtol_l.isra.0+0x62>
 8009a5a:	462f      	mov	r7, r5
 8009a5c:	e7bf      	b.n	80099de <_strtol_l.isra.0+0xe>
 8009a5e:	2c2b      	cmp	r4, #43	; 0x2b
 8009a60:	bf04      	itt	eq
 8009a62:	1cbd      	addeq	r5, r7, #2
 8009a64:	787c      	ldrbeq	r4, [r7, #1]
 8009a66:	461a      	mov	r2, r3
 8009a68:	e7c9      	b.n	80099fe <_strtol_l.isra.0+0x2e>
 8009a6a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009a6e:	2b19      	cmp	r3, #25
 8009a70:	d801      	bhi.n	8009a76 <_strtol_l.isra.0+0xa6>
 8009a72:	3c37      	subs	r4, #55	; 0x37
 8009a74:	e7e2      	b.n	8009a3c <_strtol_l.isra.0+0x6c>
 8009a76:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009a7a:	2b19      	cmp	r3, #25
 8009a7c:	d804      	bhi.n	8009a88 <_strtol_l.isra.0+0xb8>
 8009a7e:	3c57      	subs	r4, #87	; 0x57
 8009a80:	e7dc      	b.n	8009a3c <_strtol_l.isra.0+0x6c>
 8009a82:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009a86:	e7e5      	b.n	8009a54 <_strtol_l.isra.0+0x84>
 8009a88:	1c7b      	adds	r3, r7, #1
 8009a8a:	d108      	bne.n	8009a9e <_strtol_l.isra.0+0xce>
 8009a8c:	2322      	movs	r3, #34	; 0x22
 8009a8e:	4608      	mov	r0, r1
 8009a90:	f8c8 3000 	str.w	r3, [r8]
 8009a94:	f1ba 0f00 	cmp.w	sl, #0
 8009a98:	d107      	bne.n	8009aaa <_strtol_l.isra.0+0xda>
 8009a9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9e:	b102      	cbz	r2, 8009aa2 <_strtol_l.isra.0+0xd2>
 8009aa0:	4240      	negs	r0, r0
 8009aa2:	f1ba 0f00 	cmp.w	sl, #0
 8009aa6:	d0f8      	beq.n	8009a9a <_strtol_l.isra.0+0xca>
 8009aa8:	b10f      	cbz	r7, 8009aae <_strtol_l.isra.0+0xde>
 8009aaa:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8009aae:	f8ca 9000 	str.w	r9, [sl]
 8009ab2:	e7f2      	b.n	8009a9a <_strtol_l.isra.0+0xca>
 8009ab4:	2430      	movs	r4, #48	; 0x30
 8009ab6:	2e00      	cmp	r6, #0
 8009ab8:	d1af      	bne.n	8009a1a <_strtol_l.isra.0+0x4a>
 8009aba:	2608      	movs	r6, #8
 8009abc:	e7ad      	b.n	8009a1a <_strtol_l.isra.0+0x4a>
 8009abe:	2c30      	cmp	r4, #48	; 0x30
 8009ac0:	d0a3      	beq.n	8009a0a <_strtol_l.isra.0+0x3a>
 8009ac2:	260a      	movs	r6, #10
 8009ac4:	e7a9      	b.n	8009a1a <_strtol_l.isra.0+0x4a>
	...

08009ac8 <strtol>:
 8009ac8:	4b08      	ldr	r3, [pc, #32]	; (8009aec <strtol+0x24>)
 8009aca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009acc:	681c      	ldr	r4, [r3, #0]
 8009ace:	4d08      	ldr	r5, [pc, #32]	; (8009af0 <strtol+0x28>)
 8009ad0:	6a23      	ldr	r3, [r4, #32]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	bf08      	it	eq
 8009ad6:	462b      	moveq	r3, r5
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	4613      	mov	r3, r2
 8009adc:	460a      	mov	r2, r1
 8009ade:	4601      	mov	r1, r0
 8009ae0:	4620      	mov	r0, r4
 8009ae2:	f7ff ff75 	bl	80099d0 <_strtol_l.isra.0>
 8009ae6:	b003      	add	sp, #12
 8009ae8:	bd30      	pop	{r4, r5, pc}
 8009aea:	bf00      	nop
 8009aec:	20000074 	.word	0x20000074
 8009af0:	200000d8 	.word	0x200000d8

08009af4 <__locale_ctype_ptr_l>:
 8009af4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009af8:	4770      	bx	lr

08009afa <__ascii_mbtowc>:
 8009afa:	b082      	sub	sp, #8
 8009afc:	b901      	cbnz	r1, 8009b00 <__ascii_mbtowc+0x6>
 8009afe:	a901      	add	r1, sp, #4
 8009b00:	b142      	cbz	r2, 8009b14 <__ascii_mbtowc+0x1a>
 8009b02:	b14b      	cbz	r3, 8009b18 <__ascii_mbtowc+0x1e>
 8009b04:	7813      	ldrb	r3, [r2, #0]
 8009b06:	600b      	str	r3, [r1, #0]
 8009b08:	7812      	ldrb	r2, [r2, #0]
 8009b0a:	1c10      	adds	r0, r2, #0
 8009b0c:	bf18      	it	ne
 8009b0e:	2001      	movne	r0, #1
 8009b10:	b002      	add	sp, #8
 8009b12:	4770      	bx	lr
 8009b14:	4610      	mov	r0, r2
 8009b16:	e7fb      	b.n	8009b10 <__ascii_mbtowc+0x16>
 8009b18:	f06f 0001 	mvn.w	r0, #1
 8009b1c:	e7f8      	b.n	8009b10 <__ascii_mbtowc+0x16>

08009b1e <__ssputs_r>:
 8009b1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b22:	688e      	ldr	r6, [r1, #8]
 8009b24:	4682      	mov	sl, r0
 8009b26:	429e      	cmp	r6, r3
 8009b28:	460c      	mov	r4, r1
 8009b2a:	4690      	mov	r8, r2
 8009b2c:	4699      	mov	r9, r3
 8009b2e:	d837      	bhi.n	8009ba0 <__ssputs_r+0x82>
 8009b30:	898a      	ldrh	r2, [r1, #12]
 8009b32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009b36:	d031      	beq.n	8009b9c <__ssputs_r+0x7e>
 8009b38:	2302      	movs	r3, #2
 8009b3a:	6825      	ldr	r5, [r4, #0]
 8009b3c:	6909      	ldr	r1, [r1, #16]
 8009b3e:	1a6f      	subs	r7, r5, r1
 8009b40:	6965      	ldr	r5, [r4, #20]
 8009b42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b46:	fb95 f5f3 	sdiv	r5, r5, r3
 8009b4a:	f109 0301 	add.w	r3, r9, #1
 8009b4e:	443b      	add	r3, r7
 8009b50:	429d      	cmp	r5, r3
 8009b52:	bf38      	it	cc
 8009b54:	461d      	movcc	r5, r3
 8009b56:	0553      	lsls	r3, r2, #21
 8009b58:	d530      	bpl.n	8009bbc <__ssputs_r+0x9e>
 8009b5a:	4629      	mov	r1, r5
 8009b5c:	f000 fb3a 	bl	800a1d4 <_malloc_r>
 8009b60:	4606      	mov	r6, r0
 8009b62:	b950      	cbnz	r0, 8009b7a <__ssputs_r+0x5c>
 8009b64:	230c      	movs	r3, #12
 8009b66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b6a:	f8ca 3000 	str.w	r3, [sl]
 8009b6e:	89a3      	ldrh	r3, [r4, #12]
 8009b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b74:	81a3      	strh	r3, [r4, #12]
 8009b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b7a:	463a      	mov	r2, r7
 8009b7c:	6921      	ldr	r1, [r4, #16]
 8009b7e:	f7ff fef3 	bl	8009968 <memcpy>
 8009b82:	89a3      	ldrh	r3, [r4, #12]
 8009b84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b8c:	81a3      	strh	r3, [r4, #12]
 8009b8e:	6126      	str	r6, [r4, #16]
 8009b90:	443e      	add	r6, r7
 8009b92:	6026      	str	r6, [r4, #0]
 8009b94:	464e      	mov	r6, r9
 8009b96:	6165      	str	r5, [r4, #20]
 8009b98:	1bed      	subs	r5, r5, r7
 8009b9a:	60a5      	str	r5, [r4, #8]
 8009b9c:	454e      	cmp	r6, r9
 8009b9e:	d900      	bls.n	8009ba2 <__ssputs_r+0x84>
 8009ba0:	464e      	mov	r6, r9
 8009ba2:	4632      	mov	r2, r6
 8009ba4:	4641      	mov	r1, r8
 8009ba6:	6820      	ldr	r0, [r4, #0]
 8009ba8:	f000 faaf 	bl	800a10a <memmove>
 8009bac:	68a3      	ldr	r3, [r4, #8]
 8009bae:	2000      	movs	r0, #0
 8009bb0:	1b9b      	subs	r3, r3, r6
 8009bb2:	60a3      	str	r3, [r4, #8]
 8009bb4:	6823      	ldr	r3, [r4, #0]
 8009bb6:	441e      	add	r6, r3
 8009bb8:	6026      	str	r6, [r4, #0]
 8009bba:	e7dc      	b.n	8009b76 <__ssputs_r+0x58>
 8009bbc:	462a      	mov	r2, r5
 8009bbe:	f000 fb63 	bl	800a288 <_realloc_r>
 8009bc2:	4606      	mov	r6, r0
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	d1e2      	bne.n	8009b8e <__ssputs_r+0x70>
 8009bc8:	6921      	ldr	r1, [r4, #16]
 8009bca:	4650      	mov	r0, sl
 8009bcc:	f000 fab6 	bl	800a13c <_free_r>
 8009bd0:	e7c8      	b.n	8009b64 <__ssputs_r+0x46>
	...

08009bd4 <_svfiprintf_r>:
 8009bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd8:	461d      	mov	r5, r3
 8009bda:	898b      	ldrh	r3, [r1, #12]
 8009bdc:	b09d      	sub	sp, #116	; 0x74
 8009bde:	061f      	lsls	r7, r3, #24
 8009be0:	4680      	mov	r8, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	4616      	mov	r6, r2
 8009be6:	d50f      	bpl.n	8009c08 <_svfiprintf_r+0x34>
 8009be8:	690b      	ldr	r3, [r1, #16]
 8009bea:	b96b      	cbnz	r3, 8009c08 <_svfiprintf_r+0x34>
 8009bec:	2140      	movs	r1, #64	; 0x40
 8009bee:	f000 faf1 	bl	800a1d4 <_malloc_r>
 8009bf2:	6020      	str	r0, [r4, #0]
 8009bf4:	6120      	str	r0, [r4, #16]
 8009bf6:	b928      	cbnz	r0, 8009c04 <_svfiprintf_r+0x30>
 8009bf8:	230c      	movs	r3, #12
 8009bfa:	f8c8 3000 	str.w	r3, [r8]
 8009bfe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c02:	e0c8      	b.n	8009d96 <_svfiprintf_r+0x1c2>
 8009c04:	2340      	movs	r3, #64	; 0x40
 8009c06:	6163      	str	r3, [r4, #20]
 8009c08:	2300      	movs	r3, #0
 8009c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c0c:	2320      	movs	r3, #32
 8009c0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c12:	2330      	movs	r3, #48	; 0x30
 8009c14:	f04f 0b01 	mov.w	fp, #1
 8009c18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c1c:	9503      	str	r5, [sp, #12]
 8009c1e:	4637      	mov	r7, r6
 8009c20:	463d      	mov	r5, r7
 8009c22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009c26:	b10b      	cbz	r3, 8009c2c <_svfiprintf_r+0x58>
 8009c28:	2b25      	cmp	r3, #37	; 0x25
 8009c2a:	d13e      	bne.n	8009caa <_svfiprintf_r+0xd6>
 8009c2c:	ebb7 0a06 	subs.w	sl, r7, r6
 8009c30:	d00b      	beq.n	8009c4a <_svfiprintf_r+0x76>
 8009c32:	4653      	mov	r3, sl
 8009c34:	4632      	mov	r2, r6
 8009c36:	4621      	mov	r1, r4
 8009c38:	4640      	mov	r0, r8
 8009c3a:	f7ff ff70 	bl	8009b1e <__ssputs_r>
 8009c3e:	3001      	adds	r0, #1
 8009c40:	f000 80a4 	beq.w	8009d8c <_svfiprintf_r+0x1b8>
 8009c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c46:	4453      	add	r3, sl
 8009c48:	9309      	str	r3, [sp, #36]	; 0x24
 8009c4a:	783b      	ldrb	r3, [r7, #0]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	f000 809d 	beq.w	8009d8c <_svfiprintf_r+0x1b8>
 8009c52:	2300      	movs	r3, #0
 8009c54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c5c:	9304      	str	r3, [sp, #16]
 8009c5e:	9307      	str	r3, [sp, #28]
 8009c60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c64:	931a      	str	r3, [sp, #104]	; 0x68
 8009c66:	462f      	mov	r7, r5
 8009c68:	2205      	movs	r2, #5
 8009c6a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009c6e:	4850      	ldr	r0, [pc, #320]	; (8009db0 <_svfiprintf_r+0x1dc>)
 8009c70:	f000 fa3d 	bl	800a0ee <memchr>
 8009c74:	9b04      	ldr	r3, [sp, #16]
 8009c76:	b9d0      	cbnz	r0, 8009cae <_svfiprintf_r+0xda>
 8009c78:	06d9      	lsls	r1, r3, #27
 8009c7a:	bf44      	itt	mi
 8009c7c:	2220      	movmi	r2, #32
 8009c7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c82:	071a      	lsls	r2, r3, #28
 8009c84:	bf44      	itt	mi
 8009c86:	222b      	movmi	r2, #43	; 0x2b
 8009c88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c8c:	782a      	ldrb	r2, [r5, #0]
 8009c8e:	2a2a      	cmp	r2, #42	; 0x2a
 8009c90:	d015      	beq.n	8009cbe <_svfiprintf_r+0xea>
 8009c92:	462f      	mov	r7, r5
 8009c94:	2000      	movs	r0, #0
 8009c96:	250a      	movs	r5, #10
 8009c98:	9a07      	ldr	r2, [sp, #28]
 8009c9a:	4639      	mov	r1, r7
 8009c9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ca0:	3b30      	subs	r3, #48	; 0x30
 8009ca2:	2b09      	cmp	r3, #9
 8009ca4:	d94d      	bls.n	8009d42 <_svfiprintf_r+0x16e>
 8009ca6:	b1b8      	cbz	r0, 8009cd8 <_svfiprintf_r+0x104>
 8009ca8:	e00f      	b.n	8009cca <_svfiprintf_r+0xf6>
 8009caa:	462f      	mov	r7, r5
 8009cac:	e7b8      	b.n	8009c20 <_svfiprintf_r+0x4c>
 8009cae:	4a40      	ldr	r2, [pc, #256]	; (8009db0 <_svfiprintf_r+0x1dc>)
 8009cb0:	463d      	mov	r5, r7
 8009cb2:	1a80      	subs	r0, r0, r2
 8009cb4:	fa0b f000 	lsl.w	r0, fp, r0
 8009cb8:	4318      	orrs	r0, r3
 8009cba:	9004      	str	r0, [sp, #16]
 8009cbc:	e7d3      	b.n	8009c66 <_svfiprintf_r+0x92>
 8009cbe:	9a03      	ldr	r2, [sp, #12]
 8009cc0:	1d11      	adds	r1, r2, #4
 8009cc2:	6812      	ldr	r2, [r2, #0]
 8009cc4:	9103      	str	r1, [sp, #12]
 8009cc6:	2a00      	cmp	r2, #0
 8009cc8:	db01      	blt.n	8009cce <_svfiprintf_r+0xfa>
 8009cca:	9207      	str	r2, [sp, #28]
 8009ccc:	e004      	b.n	8009cd8 <_svfiprintf_r+0x104>
 8009cce:	4252      	negs	r2, r2
 8009cd0:	f043 0302 	orr.w	r3, r3, #2
 8009cd4:	9207      	str	r2, [sp, #28]
 8009cd6:	9304      	str	r3, [sp, #16]
 8009cd8:	783b      	ldrb	r3, [r7, #0]
 8009cda:	2b2e      	cmp	r3, #46	; 0x2e
 8009cdc:	d10c      	bne.n	8009cf8 <_svfiprintf_r+0x124>
 8009cde:	787b      	ldrb	r3, [r7, #1]
 8009ce0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ce2:	d133      	bne.n	8009d4c <_svfiprintf_r+0x178>
 8009ce4:	9b03      	ldr	r3, [sp, #12]
 8009ce6:	3702      	adds	r7, #2
 8009ce8:	1d1a      	adds	r2, r3, #4
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	9203      	str	r2, [sp, #12]
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	bfb8      	it	lt
 8009cf2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009cf6:	9305      	str	r3, [sp, #20]
 8009cf8:	4d2e      	ldr	r5, [pc, #184]	; (8009db4 <_svfiprintf_r+0x1e0>)
 8009cfa:	2203      	movs	r2, #3
 8009cfc:	7839      	ldrb	r1, [r7, #0]
 8009cfe:	4628      	mov	r0, r5
 8009d00:	f000 f9f5 	bl	800a0ee <memchr>
 8009d04:	b138      	cbz	r0, 8009d16 <_svfiprintf_r+0x142>
 8009d06:	2340      	movs	r3, #64	; 0x40
 8009d08:	1b40      	subs	r0, r0, r5
 8009d0a:	fa03 f000 	lsl.w	r0, r3, r0
 8009d0e:	9b04      	ldr	r3, [sp, #16]
 8009d10:	3701      	adds	r7, #1
 8009d12:	4303      	orrs	r3, r0
 8009d14:	9304      	str	r3, [sp, #16]
 8009d16:	7839      	ldrb	r1, [r7, #0]
 8009d18:	2206      	movs	r2, #6
 8009d1a:	4827      	ldr	r0, [pc, #156]	; (8009db8 <_svfiprintf_r+0x1e4>)
 8009d1c:	1c7e      	adds	r6, r7, #1
 8009d1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d22:	f000 f9e4 	bl	800a0ee <memchr>
 8009d26:	2800      	cmp	r0, #0
 8009d28:	d038      	beq.n	8009d9c <_svfiprintf_r+0x1c8>
 8009d2a:	4b24      	ldr	r3, [pc, #144]	; (8009dbc <_svfiprintf_r+0x1e8>)
 8009d2c:	bb13      	cbnz	r3, 8009d74 <_svfiprintf_r+0x1a0>
 8009d2e:	9b03      	ldr	r3, [sp, #12]
 8009d30:	3307      	adds	r3, #7
 8009d32:	f023 0307 	bic.w	r3, r3, #7
 8009d36:	3308      	adds	r3, #8
 8009d38:	9303      	str	r3, [sp, #12]
 8009d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d3c:	444b      	add	r3, r9
 8009d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d40:	e76d      	b.n	8009c1e <_svfiprintf_r+0x4a>
 8009d42:	fb05 3202 	mla	r2, r5, r2, r3
 8009d46:	2001      	movs	r0, #1
 8009d48:	460f      	mov	r7, r1
 8009d4a:	e7a6      	b.n	8009c9a <_svfiprintf_r+0xc6>
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	250a      	movs	r5, #10
 8009d50:	4619      	mov	r1, r3
 8009d52:	3701      	adds	r7, #1
 8009d54:	9305      	str	r3, [sp, #20]
 8009d56:	4638      	mov	r0, r7
 8009d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d5c:	3a30      	subs	r2, #48	; 0x30
 8009d5e:	2a09      	cmp	r2, #9
 8009d60:	d903      	bls.n	8009d6a <_svfiprintf_r+0x196>
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0c8      	beq.n	8009cf8 <_svfiprintf_r+0x124>
 8009d66:	9105      	str	r1, [sp, #20]
 8009d68:	e7c6      	b.n	8009cf8 <_svfiprintf_r+0x124>
 8009d6a:	fb05 2101 	mla	r1, r5, r1, r2
 8009d6e:	2301      	movs	r3, #1
 8009d70:	4607      	mov	r7, r0
 8009d72:	e7f0      	b.n	8009d56 <_svfiprintf_r+0x182>
 8009d74:	ab03      	add	r3, sp, #12
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	4622      	mov	r2, r4
 8009d7a:	4b11      	ldr	r3, [pc, #68]	; (8009dc0 <_svfiprintf_r+0x1ec>)
 8009d7c:	a904      	add	r1, sp, #16
 8009d7e:	4640      	mov	r0, r8
 8009d80:	f3af 8000 	nop.w
 8009d84:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8009d88:	4681      	mov	r9, r0
 8009d8a:	d1d6      	bne.n	8009d3a <_svfiprintf_r+0x166>
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	065b      	lsls	r3, r3, #25
 8009d90:	f53f af35 	bmi.w	8009bfe <_svfiprintf_r+0x2a>
 8009d94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d96:	b01d      	add	sp, #116	; 0x74
 8009d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9c:	ab03      	add	r3, sp, #12
 8009d9e:	9300      	str	r3, [sp, #0]
 8009da0:	4622      	mov	r2, r4
 8009da2:	4b07      	ldr	r3, [pc, #28]	; (8009dc0 <_svfiprintf_r+0x1ec>)
 8009da4:	a904      	add	r1, sp, #16
 8009da6:	4640      	mov	r0, r8
 8009da8:	f000 f882 	bl	8009eb0 <_printf_i>
 8009dac:	e7ea      	b.n	8009d84 <_svfiprintf_r+0x1b0>
 8009dae:	bf00      	nop
 8009db0:	0800a442 	.word	0x0800a442
 8009db4:	0800a448 	.word	0x0800a448
 8009db8:	0800a44c 	.word	0x0800a44c
 8009dbc:	00000000 	.word	0x00000000
 8009dc0:	08009b1f 	.word	0x08009b1f

08009dc4 <_printf_common>:
 8009dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009dc8:	4691      	mov	r9, r2
 8009dca:	461f      	mov	r7, r3
 8009dcc:	688a      	ldr	r2, [r1, #8]
 8009dce:	690b      	ldr	r3, [r1, #16]
 8009dd0:	4606      	mov	r6, r0
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	bfb8      	it	lt
 8009dd6:	4613      	movlt	r3, r2
 8009dd8:	f8c9 3000 	str.w	r3, [r9]
 8009ddc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009de0:	460c      	mov	r4, r1
 8009de2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009de6:	b112      	cbz	r2, 8009dee <_printf_common+0x2a>
 8009de8:	3301      	adds	r3, #1
 8009dea:	f8c9 3000 	str.w	r3, [r9]
 8009dee:	6823      	ldr	r3, [r4, #0]
 8009df0:	0699      	lsls	r1, r3, #26
 8009df2:	bf42      	ittt	mi
 8009df4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009df8:	3302      	addmi	r3, #2
 8009dfa:	f8c9 3000 	strmi.w	r3, [r9]
 8009dfe:	6825      	ldr	r5, [r4, #0]
 8009e00:	f015 0506 	ands.w	r5, r5, #6
 8009e04:	d107      	bne.n	8009e16 <_printf_common+0x52>
 8009e06:	f104 0a19 	add.w	sl, r4, #25
 8009e0a:	68e3      	ldr	r3, [r4, #12]
 8009e0c:	f8d9 2000 	ldr.w	r2, [r9]
 8009e10:	1a9b      	subs	r3, r3, r2
 8009e12:	42ab      	cmp	r3, r5
 8009e14:	dc29      	bgt.n	8009e6a <_printf_common+0xa6>
 8009e16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009e1a:	6822      	ldr	r2, [r4, #0]
 8009e1c:	3300      	adds	r3, #0
 8009e1e:	bf18      	it	ne
 8009e20:	2301      	movne	r3, #1
 8009e22:	0692      	lsls	r2, r2, #26
 8009e24:	d42e      	bmi.n	8009e84 <_printf_common+0xc0>
 8009e26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009e2a:	4639      	mov	r1, r7
 8009e2c:	4630      	mov	r0, r6
 8009e2e:	47c0      	blx	r8
 8009e30:	3001      	adds	r0, #1
 8009e32:	d021      	beq.n	8009e78 <_printf_common+0xb4>
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	68e5      	ldr	r5, [r4, #12]
 8009e38:	f003 0306 	and.w	r3, r3, #6
 8009e3c:	2b04      	cmp	r3, #4
 8009e3e:	bf18      	it	ne
 8009e40:	2500      	movne	r5, #0
 8009e42:	f8d9 2000 	ldr.w	r2, [r9]
 8009e46:	f04f 0900 	mov.w	r9, #0
 8009e4a:	bf08      	it	eq
 8009e4c:	1aad      	subeq	r5, r5, r2
 8009e4e:	68a3      	ldr	r3, [r4, #8]
 8009e50:	6922      	ldr	r2, [r4, #16]
 8009e52:	bf08      	it	eq
 8009e54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e58:	4293      	cmp	r3, r2
 8009e5a:	bfc4      	itt	gt
 8009e5c:	1a9b      	subgt	r3, r3, r2
 8009e5e:	18ed      	addgt	r5, r5, r3
 8009e60:	341a      	adds	r4, #26
 8009e62:	454d      	cmp	r5, r9
 8009e64:	d11a      	bne.n	8009e9c <_printf_common+0xd8>
 8009e66:	2000      	movs	r0, #0
 8009e68:	e008      	b.n	8009e7c <_printf_common+0xb8>
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	4652      	mov	r2, sl
 8009e6e:	4639      	mov	r1, r7
 8009e70:	4630      	mov	r0, r6
 8009e72:	47c0      	blx	r8
 8009e74:	3001      	adds	r0, #1
 8009e76:	d103      	bne.n	8009e80 <_printf_common+0xbc>
 8009e78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e80:	3501      	adds	r5, #1
 8009e82:	e7c2      	b.n	8009e0a <_printf_common+0x46>
 8009e84:	2030      	movs	r0, #48	; 0x30
 8009e86:	18e1      	adds	r1, r4, r3
 8009e88:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009e8c:	1c5a      	adds	r2, r3, #1
 8009e8e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009e92:	4422      	add	r2, r4
 8009e94:	3302      	adds	r3, #2
 8009e96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009e9a:	e7c4      	b.n	8009e26 <_printf_common+0x62>
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	4622      	mov	r2, r4
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	4630      	mov	r0, r6
 8009ea4:	47c0      	blx	r8
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d0e6      	beq.n	8009e78 <_printf_common+0xb4>
 8009eaa:	f109 0901 	add.w	r9, r9, #1
 8009eae:	e7d8      	b.n	8009e62 <_printf_common+0x9e>

08009eb0 <_printf_i>:
 8009eb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009eb4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009eb8:	460c      	mov	r4, r1
 8009eba:	7e09      	ldrb	r1, [r1, #24]
 8009ebc:	b085      	sub	sp, #20
 8009ebe:	296e      	cmp	r1, #110	; 0x6e
 8009ec0:	4617      	mov	r7, r2
 8009ec2:	4606      	mov	r6, r0
 8009ec4:	4698      	mov	r8, r3
 8009ec6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ec8:	f000 80b3 	beq.w	800a032 <_printf_i+0x182>
 8009ecc:	d822      	bhi.n	8009f14 <_printf_i+0x64>
 8009ece:	2963      	cmp	r1, #99	; 0x63
 8009ed0:	d036      	beq.n	8009f40 <_printf_i+0x90>
 8009ed2:	d80a      	bhi.n	8009eea <_printf_i+0x3a>
 8009ed4:	2900      	cmp	r1, #0
 8009ed6:	f000 80b9 	beq.w	800a04c <_printf_i+0x19c>
 8009eda:	2958      	cmp	r1, #88	; 0x58
 8009edc:	f000 8083 	beq.w	8009fe6 <_printf_i+0x136>
 8009ee0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ee4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009ee8:	e032      	b.n	8009f50 <_printf_i+0xa0>
 8009eea:	2964      	cmp	r1, #100	; 0x64
 8009eec:	d001      	beq.n	8009ef2 <_printf_i+0x42>
 8009eee:	2969      	cmp	r1, #105	; 0x69
 8009ef0:	d1f6      	bne.n	8009ee0 <_printf_i+0x30>
 8009ef2:	6820      	ldr	r0, [r4, #0]
 8009ef4:	6813      	ldr	r3, [r2, #0]
 8009ef6:	0605      	lsls	r5, r0, #24
 8009ef8:	f103 0104 	add.w	r1, r3, #4
 8009efc:	d52a      	bpl.n	8009f54 <_printf_i+0xa4>
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	6011      	str	r1, [r2, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	da03      	bge.n	8009f0e <_printf_i+0x5e>
 8009f06:	222d      	movs	r2, #45	; 0x2d
 8009f08:	425b      	negs	r3, r3
 8009f0a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009f0e:	486f      	ldr	r0, [pc, #444]	; (800a0cc <_printf_i+0x21c>)
 8009f10:	220a      	movs	r2, #10
 8009f12:	e039      	b.n	8009f88 <_printf_i+0xd8>
 8009f14:	2973      	cmp	r1, #115	; 0x73
 8009f16:	f000 809d 	beq.w	800a054 <_printf_i+0x1a4>
 8009f1a:	d808      	bhi.n	8009f2e <_printf_i+0x7e>
 8009f1c:	296f      	cmp	r1, #111	; 0x6f
 8009f1e:	d020      	beq.n	8009f62 <_printf_i+0xb2>
 8009f20:	2970      	cmp	r1, #112	; 0x70
 8009f22:	d1dd      	bne.n	8009ee0 <_printf_i+0x30>
 8009f24:	6823      	ldr	r3, [r4, #0]
 8009f26:	f043 0320 	orr.w	r3, r3, #32
 8009f2a:	6023      	str	r3, [r4, #0]
 8009f2c:	e003      	b.n	8009f36 <_printf_i+0x86>
 8009f2e:	2975      	cmp	r1, #117	; 0x75
 8009f30:	d017      	beq.n	8009f62 <_printf_i+0xb2>
 8009f32:	2978      	cmp	r1, #120	; 0x78
 8009f34:	d1d4      	bne.n	8009ee0 <_printf_i+0x30>
 8009f36:	2378      	movs	r3, #120	; 0x78
 8009f38:	4865      	ldr	r0, [pc, #404]	; (800a0d0 <_printf_i+0x220>)
 8009f3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009f3e:	e055      	b.n	8009fec <_printf_i+0x13c>
 8009f40:	6813      	ldr	r3, [r2, #0]
 8009f42:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009f46:	1d19      	adds	r1, r3, #4
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	6011      	str	r1, [r2, #0]
 8009f4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009f50:	2301      	movs	r3, #1
 8009f52:	e08c      	b.n	800a06e <_printf_i+0x1be>
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009f5a:	6011      	str	r1, [r2, #0]
 8009f5c:	bf18      	it	ne
 8009f5e:	b21b      	sxthne	r3, r3
 8009f60:	e7cf      	b.n	8009f02 <_printf_i+0x52>
 8009f62:	6813      	ldr	r3, [r2, #0]
 8009f64:	6825      	ldr	r5, [r4, #0]
 8009f66:	1d18      	adds	r0, r3, #4
 8009f68:	6010      	str	r0, [r2, #0]
 8009f6a:	0628      	lsls	r0, r5, #24
 8009f6c:	d501      	bpl.n	8009f72 <_printf_i+0xc2>
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	e002      	b.n	8009f78 <_printf_i+0xc8>
 8009f72:	0668      	lsls	r0, r5, #25
 8009f74:	d5fb      	bpl.n	8009f6e <_printf_i+0xbe>
 8009f76:	881b      	ldrh	r3, [r3, #0]
 8009f78:	296f      	cmp	r1, #111	; 0x6f
 8009f7a:	bf14      	ite	ne
 8009f7c:	220a      	movne	r2, #10
 8009f7e:	2208      	moveq	r2, #8
 8009f80:	4852      	ldr	r0, [pc, #328]	; (800a0cc <_printf_i+0x21c>)
 8009f82:	2100      	movs	r1, #0
 8009f84:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009f88:	6865      	ldr	r5, [r4, #4]
 8009f8a:	2d00      	cmp	r5, #0
 8009f8c:	60a5      	str	r5, [r4, #8]
 8009f8e:	f2c0 8095 	blt.w	800a0bc <_printf_i+0x20c>
 8009f92:	6821      	ldr	r1, [r4, #0]
 8009f94:	f021 0104 	bic.w	r1, r1, #4
 8009f98:	6021      	str	r1, [r4, #0]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d13d      	bne.n	800a01a <_printf_i+0x16a>
 8009f9e:	2d00      	cmp	r5, #0
 8009fa0:	f040 808e 	bne.w	800a0c0 <_printf_i+0x210>
 8009fa4:	4665      	mov	r5, ip
 8009fa6:	2a08      	cmp	r2, #8
 8009fa8:	d10b      	bne.n	8009fc2 <_printf_i+0x112>
 8009faa:	6823      	ldr	r3, [r4, #0]
 8009fac:	07db      	lsls	r3, r3, #31
 8009fae:	d508      	bpl.n	8009fc2 <_printf_i+0x112>
 8009fb0:	6923      	ldr	r3, [r4, #16]
 8009fb2:	6862      	ldr	r2, [r4, #4]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	bfde      	ittt	le
 8009fb8:	2330      	movle	r3, #48	; 0x30
 8009fba:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009fbe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009fc2:	ebac 0305 	sub.w	r3, ip, r5
 8009fc6:	6123      	str	r3, [r4, #16]
 8009fc8:	f8cd 8000 	str.w	r8, [sp]
 8009fcc:	463b      	mov	r3, r7
 8009fce:	aa03      	add	r2, sp, #12
 8009fd0:	4621      	mov	r1, r4
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	f7ff fef6 	bl	8009dc4 <_printf_common>
 8009fd8:	3001      	adds	r0, #1
 8009fda:	d14d      	bne.n	800a078 <_printf_i+0x1c8>
 8009fdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fe0:	b005      	add	sp, #20
 8009fe2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fe6:	4839      	ldr	r0, [pc, #228]	; (800a0cc <_printf_i+0x21c>)
 8009fe8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009fec:	6813      	ldr	r3, [r2, #0]
 8009fee:	6821      	ldr	r1, [r4, #0]
 8009ff0:	1d1d      	adds	r5, r3, #4
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6015      	str	r5, [r2, #0]
 8009ff6:	060a      	lsls	r2, r1, #24
 8009ff8:	d50b      	bpl.n	800a012 <_printf_i+0x162>
 8009ffa:	07ca      	lsls	r2, r1, #31
 8009ffc:	bf44      	itt	mi
 8009ffe:	f041 0120 	orrmi.w	r1, r1, #32
 800a002:	6021      	strmi	r1, [r4, #0]
 800a004:	b91b      	cbnz	r3, 800a00e <_printf_i+0x15e>
 800a006:	6822      	ldr	r2, [r4, #0]
 800a008:	f022 0220 	bic.w	r2, r2, #32
 800a00c:	6022      	str	r2, [r4, #0]
 800a00e:	2210      	movs	r2, #16
 800a010:	e7b7      	b.n	8009f82 <_printf_i+0xd2>
 800a012:	064d      	lsls	r5, r1, #25
 800a014:	bf48      	it	mi
 800a016:	b29b      	uxthmi	r3, r3
 800a018:	e7ef      	b.n	8009ffa <_printf_i+0x14a>
 800a01a:	4665      	mov	r5, ip
 800a01c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a020:	fb02 3311 	mls	r3, r2, r1, r3
 800a024:	5cc3      	ldrb	r3, [r0, r3]
 800a026:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a02a:	460b      	mov	r3, r1
 800a02c:	2900      	cmp	r1, #0
 800a02e:	d1f5      	bne.n	800a01c <_printf_i+0x16c>
 800a030:	e7b9      	b.n	8009fa6 <_printf_i+0xf6>
 800a032:	6813      	ldr	r3, [r2, #0]
 800a034:	6825      	ldr	r5, [r4, #0]
 800a036:	1d18      	adds	r0, r3, #4
 800a038:	6961      	ldr	r1, [r4, #20]
 800a03a:	6010      	str	r0, [r2, #0]
 800a03c:	0628      	lsls	r0, r5, #24
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	d501      	bpl.n	800a046 <_printf_i+0x196>
 800a042:	6019      	str	r1, [r3, #0]
 800a044:	e002      	b.n	800a04c <_printf_i+0x19c>
 800a046:	066a      	lsls	r2, r5, #25
 800a048:	d5fb      	bpl.n	800a042 <_printf_i+0x192>
 800a04a:	8019      	strh	r1, [r3, #0]
 800a04c:	2300      	movs	r3, #0
 800a04e:	4665      	mov	r5, ip
 800a050:	6123      	str	r3, [r4, #16]
 800a052:	e7b9      	b.n	8009fc8 <_printf_i+0x118>
 800a054:	6813      	ldr	r3, [r2, #0]
 800a056:	1d19      	adds	r1, r3, #4
 800a058:	6011      	str	r1, [r2, #0]
 800a05a:	681d      	ldr	r5, [r3, #0]
 800a05c:	6862      	ldr	r2, [r4, #4]
 800a05e:	2100      	movs	r1, #0
 800a060:	4628      	mov	r0, r5
 800a062:	f000 f844 	bl	800a0ee <memchr>
 800a066:	b108      	cbz	r0, 800a06c <_printf_i+0x1bc>
 800a068:	1b40      	subs	r0, r0, r5
 800a06a:	6060      	str	r0, [r4, #4]
 800a06c:	6863      	ldr	r3, [r4, #4]
 800a06e:	6123      	str	r3, [r4, #16]
 800a070:	2300      	movs	r3, #0
 800a072:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a076:	e7a7      	b.n	8009fc8 <_printf_i+0x118>
 800a078:	6923      	ldr	r3, [r4, #16]
 800a07a:	462a      	mov	r2, r5
 800a07c:	4639      	mov	r1, r7
 800a07e:	4630      	mov	r0, r6
 800a080:	47c0      	blx	r8
 800a082:	3001      	adds	r0, #1
 800a084:	d0aa      	beq.n	8009fdc <_printf_i+0x12c>
 800a086:	6823      	ldr	r3, [r4, #0]
 800a088:	079b      	lsls	r3, r3, #30
 800a08a:	d413      	bmi.n	800a0b4 <_printf_i+0x204>
 800a08c:	68e0      	ldr	r0, [r4, #12]
 800a08e:	9b03      	ldr	r3, [sp, #12]
 800a090:	4298      	cmp	r0, r3
 800a092:	bfb8      	it	lt
 800a094:	4618      	movlt	r0, r3
 800a096:	e7a3      	b.n	8009fe0 <_printf_i+0x130>
 800a098:	2301      	movs	r3, #1
 800a09a:	464a      	mov	r2, r9
 800a09c:	4639      	mov	r1, r7
 800a09e:	4630      	mov	r0, r6
 800a0a0:	47c0      	blx	r8
 800a0a2:	3001      	adds	r0, #1
 800a0a4:	d09a      	beq.n	8009fdc <_printf_i+0x12c>
 800a0a6:	3501      	adds	r5, #1
 800a0a8:	68e3      	ldr	r3, [r4, #12]
 800a0aa:	9a03      	ldr	r2, [sp, #12]
 800a0ac:	1a9b      	subs	r3, r3, r2
 800a0ae:	42ab      	cmp	r3, r5
 800a0b0:	dcf2      	bgt.n	800a098 <_printf_i+0x1e8>
 800a0b2:	e7eb      	b.n	800a08c <_printf_i+0x1dc>
 800a0b4:	2500      	movs	r5, #0
 800a0b6:	f104 0919 	add.w	r9, r4, #25
 800a0ba:	e7f5      	b.n	800a0a8 <_printf_i+0x1f8>
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1ac      	bne.n	800a01a <_printf_i+0x16a>
 800a0c0:	7803      	ldrb	r3, [r0, #0]
 800a0c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0ca:	e76c      	b.n	8009fa6 <_printf_i+0xf6>
 800a0cc:	0800a453 	.word	0x0800a453
 800a0d0:	0800a464 	.word	0x0800a464

0800a0d4 <__ascii_wctomb>:
 800a0d4:	b149      	cbz	r1, 800a0ea <__ascii_wctomb+0x16>
 800a0d6:	2aff      	cmp	r2, #255	; 0xff
 800a0d8:	bf8b      	itete	hi
 800a0da:	238a      	movhi	r3, #138	; 0x8a
 800a0dc:	700a      	strbls	r2, [r1, #0]
 800a0de:	6003      	strhi	r3, [r0, #0]
 800a0e0:	2001      	movls	r0, #1
 800a0e2:	bf88      	it	hi
 800a0e4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a0e8:	4770      	bx	lr
 800a0ea:	4608      	mov	r0, r1
 800a0ec:	4770      	bx	lr

0800a0ee <memchr>:
 800a0ee:	b510      	push	{r4, lr}
 800a0f0:	b2c9      	uxtb	r1, r1
 800a0f2:	4402      	add	r2, r0
 800a0f4:	4290      	cmp	r0, r2
 800a0f6:	4603      	mov	r3, r0
 800a0f8:	d101      	bne.n	800a0fe <memchr+0x10>
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e003      	b.n	800a106 <memchr+0x18>
 800a0fe:	781c      	ldrb	r4, [r3, #0]
 800a100:	3001      	adds	r0, #1
 800a102:	428c      	cmp	r4, r1
 800a104:	d1f6      	bne.n	800a0f4 <memchr+0x6>
 800a106:	4618      	mov	r0, r3
 800a108:	bd10      	pop	{r4, pc}

0800a10a <memmove>:
 800a10a:	4288      	cmp	r0, r1
 800a10c:	b510      	push	{r4, lr}
 800a10e:	eb01 0302 	add.w	r3, r1, r2
 800a112:	d807      	bhi.n	800a124 <memmove+0x1a>
 800a114:	1e42      	subs	r2, r0, #1
 800a116:	4299      	cmp	r1, r3
 800a118:	d00a      	beq.n	800a130 <memmove+0x26>
 800a11a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a11e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a122:	e7f8      	b.n	800a116 <memmove+0xc>
 800a124:	4283      	cmp	r3, r0
 800a126:	d9f5      	bls.n	800a114 <memmove+0xa>
 800a128:	1881      	adds	r1, r0, r2
 800a12a:	1ad2      	subs	r2, r2, r3
 800a12c:	42d3      	cmn	r3, r2
 800a12e:	d100      	bne.n	800a132 <memmove+0x28>
 800a130:	bd10      	pop	{r4, pc}
 800a132:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a136:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a13a:	e7f7      	b.n	800a12c <memmove+0x22>

0800a13c <_free_r>:
 800a13c:	b538      	push	{r3, r4, r5, lr}
 800a13e:	4605      	mov	r5, r0
 800a140:	2900      	cmp	r1, #0
 800a142:	d043      	beq.n	800a1cc <_free_r+0x90>
 800a144:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a148:	1f0c      	subs	r4, r1, #4
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	bfb8      	it	lt
 800a14e:	18e4      	addlt	r4, r4, r3
 800a150:	f000 f8d0 	bl	800a2f4 <__malloc_lock>
 800a154:	4a1e      	ldr	r2, [pc, #120]	; (800a1d0 <_free_r+0x94>)
 800a156:	6813      	ldr	r3, [r2, #0]
 800a158:	4610      	mov	r0, r2
 800a15a:	b933      	cbnz	r3, 800a16a <_free_r+0x2e>
 800a15c:	6063      	str	r3, [r4, #4]
 800a15e:	6014      	str	r4, [r2, #0]
 800a160:	4628      	mov	r0, r5
 800a162:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a166:	f000 b8c6 	b.w	800a2f6 <__malloc_unlock>
 800a16a:	42a3      	cmp	r3, r4
 800a16c:	d90b      	bls.n	800a186 <_free_r+0x4a>
 800a16e:	6821      	ldr	r1, [r4, #0]
 800a170:	1862      	adds	r2, r4, r1
 800a172:	4293      	cmp	r3, r2
 800a174:	bf01      	itttt	eq
 800a176:	681a      	ldreq	r2, [r3, #0]
 800a178:	685b      	ldreq	r3, [r3, #4]
 800a17a:	1852      	addeq	r2, r2, r1
 800a17c:	6022      	streq	r2, [r4, #0]
 800a17e:	6063      	str	r3, [r4, #4]
 800a180:	6004      	str	r4, [r0, #0]
 800a182:	e7ed      	b.n	800a160 <_free_r+0x24>
 800a184:	4613      	mov	r3, r2
 800a186:	685a      	ldr	r2, [r3, #4]
 800a188:	b10a      	cbz	r2, 800a18e <_free_r+0x52>
 800a18a:	42a2      	cmp	r2, r4
 800a18c:	d9fa      	bls.n	800a184 <_free_r+0x48>
 800a18e:	6819      	ldr	r1, [r3, #0]
 800a190:	1858      	adds	r0, r3, r1
 800a192:	42a0      	cmp	r0, r4
 800a194:	d10b      	bne.n	800a1ae <_free_r+0x72>
 800a196:	6820      	ldr	r0, [r4, #0]
 800a198:	4401      	add	r1, r0
 800a19a:	1858      	adds	r0, r3, r1
 800a19c:	4282      	cmp	r2, r0
 800a19e:	6019      	str	r1, [r3, #0]
 800a1a0:	d1de      	bne.n	800a160 <_free_r+0x24>
 800a1a2:	6810      	ldr	r0, [r2, #0]
 800a1a4:	6852      	ldr	r2, [r2, #4]
 800a1a6:	4401      	add	r1, r0
 800a1a8:	6019      	str	r1, [r3, #0]
 800a1aa:	605a      	str	r2, [r3, #4]
 800a1ac:	e7d8      	b.n	800a160 <_free_r+0x24>
 800a1ae:	d902      	bls.n	800a1b6 <_free_r+0x7a>
 800a1b0:	230c      	movs	r3, #12
 800a1b2:	602b      	str	r3, [r5, #0]
 800a1b4:	e7d4      	b.n	800a160 <_free_r+0x24>
 800a1b6:	6820      	ldr	r0, [r4, #0]
 800a1b8:	1821      	adds	r1, r4, r0
 800a1ba:	428a      	cmp	r2, r1
 800a1bc:	bf01      	itttt	eq
 800a1be:	6811      	ldreq	r1, [r2, #0]
 800a1c0:	6852      	ldreq	r2, [r2, #4]
 800a1c2:	1809      	addeq	r1, r1, r0
 800a1c4:	6021      	streq	r1, [r4, #0]
 800a1c6:	6062      	str	r2, [r4, #4]
 800a1c8:	605c      	str	r4, [r3, #4]
 800a1ca:	e7c9      	b.n	800a160 <_free_r+0x24>
 800a1cc:	bd38      	pop	{r3, r4, r5, pc}
 800a1ce:	bf00      	nop
 800a1d0:	200017d0 	.word	0x200017d0

0800a1d4 <_malloc_r>:
 800a1d4:	b570      	push	{r4, r5, r6, lr}
 800a1d6:	1ccd      	adds	r5, r1, #3
 800a1d8:	f025 0503 	bic.w	r5, r5, #3
 800a1dc:	3508      	adds	r5, #8
 800a1de:	2d0c      	cmp	r5, #12
 800a1e0:	bf38      	it	cc
 800a1e2:	250c      	movcc	r5, #12
 800a1e4:	2d00      	cmp	r5, #0
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	db01      	blt.n	800a1ee <_malloc_r+0x1a>
 800a1ea:	42a9      	cmp	r1, r5
 800a1ec:	d903      	bls.n	800a1f6 <_malloc_r+0x22>
 800a1ee:	230c      	movs	r3, #12
 800a1f0:	6033      	str	r3, [r6, #0]
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	bd70      	pop	{r4, r5, r6, pc}
 800a1f6:	f000 f87d 	bl	800a2f4 <__malloc_lock>
 800a1fa:	4a21      	ldr	r2, [pc, #132]	; (800a280 <_malloc_r+0xac>)
 800a1fc:	6814      	ldr	r4, [r2, #0]
 800a1fe:	4621      	mov	r1, r4
 800a200:	b991      	cbnz	r1, 800a228 <_malloc_r+0x54>
 800a202:	4c20      	ldr	r4, [pc, #128]	; (800a284 <_malloc_r+0xb0>)
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	b91b      	cbnz	r3, 800a210 <_malloc_r+0x3c>
 800a208:	4630      	mov	r0, r6
 800a20a:	f000 f863 	bl	800a2d4 <_sbrk_r>
 800a20e:	6020      	str	r0, [r4, #0]
 800a210:	4629      	mov	r1, r5
 800a212:	4630      	mov	r0, r6
 800a214:	f000 f85e 	bl	800a2d4 <_sbrk_r>
 800a218:	1c43      	adds	r3, r0, #1
 800a21a:	d124      	bne.n	800a266 <_malloc_r+0x92>
 800a21c:	230c      	movs	r3, #12
 800a21e:	4630      	mov	r0, r6
 800a220:	6033      	str	r3, [r6, #0]
 800a222:	f000 f868 	bl	800a2f6 <__malloc_unlock>
 800a226:	e7e4      	b.n	800a1f2 <_malloc_r+0x1e>
 800a228:	680b      	ldr	r3, [r1, #0]
 800a22a:	1b5b      	subs	r3, r3, r5
 800a22c:	d418      	bmi.n	800a260 <_malloc_r+0x8c>
 800a22e:	2b0b      	cmp	r3, #11
 800a230:	d90f      	bls.n	800a252 <_malloc_r+0x7e>
 800a232:	600b      	str	r3, [r1, #0]
 800a234:	18cc      	adds	r4, r1, r3
 800a236:	50cd      	str	r5, [r1, r3]
 800a238:	4630      	mov	r0, r6
 800a23a:	f000 f85c 	bl	800a2f6 <__malloc_unlock>
 800a23e:	f104 000b 	add.w	r0, r4, #11
 800a242:	1d23      	adds	r3, r4, #4
 800a244:	f020 0007 	bic.w	r0, r0, #7
 800a248:	1ac3      	subs	r3, r0, r3
 800a24a:	d0d3      	beq.n	800a1f4 <_malloc_r+0x20>
 800a24c:	425a      	negs	r2, r3
 800a24e:	50e2      	str	r2, [r4, r3]
 800a250:	e7d0      	b.n	800a1f4 <_malloc_r+0x20>
 800a252:	684b      	ldr	r3, [r1, #4]
 800a254:	428c      	cmp	r4, r1
 800a256:	bf16      	itet	ne
 800a258:	6063      	strne	r3, [r4, #4]
 800a25a:	6013      	streq	r3, [r2, #0]
 800a25c:	460c      	movne	r4, r1
 800a25e:	e7eb      	b.n	800a238 <_malloc_r+0x64>
 800a260:	460c      	mov	r4, r1
 800a262:	6849      	ldr	r1, [r1, #4]
 800a264:	e7cc      	b.n	800a200 <_malloc_r+0x2c>
 800a266:	1cc4      	adds	r4, r0, #3
 800a268:	f024 0403 	bic.w	r4, r4, #3
 800a26c:	42a0      	cmp	r0, r4
 800a26e:	d005      	beq.n	800a27c <_malloc_r+0xa8>
 800a270:	1a21      	subs	r1, r4, r0
 800a272:	4630      	mov	r0, r6
 800a274:	f000 f82e 	bl	800a2d4 <_sbrk_r>
 800a278:	3001      	adds	r0, #1
 800a27a:	d0cf      	beq.n	800a21c <_malloc_r+0x48>
 800a27c:	6025      	str	r5, [r4, #0]
 800a27e:	e7db      	b.n	800a238 <_malloc_r+0x64>
 800a280:	200017d0 	.word	0x200017d0
 800a284:	200017d4 	.word	0x200017d4

0800a288 <_realloc_r>:
 800a288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28a:	4607      	mov	r7, r0
 800a28c:	4614      	mov	r4, r2
 800a28e:	460e      	mov	r6, r1
 800a290:	b921      	cbnz	r1, 800a29c <_realloc_r+0x14>
 800a292:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a296:	4611      	mov	r1, r2
 800a298:	f7ff bf9c 	b.w	800a1d4 <_malloc_r>
 800a29c:	b922      	cbnz	r2, 800a2a8 <_realloc_r+0x20>
 800a29e:	f7ff ff4d 	bl	800a13c <_free_r>
 800a2a2:	4625      	mov	r5, r4
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2a8:	f000 f826 	bl	800a2f8 <_malloc_usable_size_r>
 800a2ac:	42a0      	cmp	r0, r4
 800a2ae:	d20f      	bcs.n	800a2d0 <_realloc_r+0x48>
 800a2b0:	4621      	mov	r1, r4
 800a2b2:	4638      	mov	r0, r7
 800a2b4:	f7ff ff8e 	bl	800a1d4 <_malloc_r>
 800a2b8:	4605      	mov	r5, r0
 800a2ba:	2800      	cmp	r0, #0
 800a2bc:	d0f2      	beq.n	800a2a4 <_realloc_r+0x1c>
 800a2be:	4631      	mov	r1, r6
 800a2c0:	4622      	mov	r2, r4
 800a2c2:	f7ff fb51 	bl	8009968 <memcpy>
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	4638      	mov	r0, r7
 800a2ca:	f7ff ff37 	bl	800a13c <_free_r>
 800a2ce:	e7e9      	b.n	800a2a4 <_realloc_r+0x1c>
 800a2d0:	4635      	mov	r5, r6
 800a2d2:	e7e7      	b.n	800a2a4 <_realloc_r+0x1c>

0800a2d4 <_sbrk_r>:
 800a2d4:	b538      	push	{r3, r4, r5, lr}
 800a2d6:	2300      	movs	r3, #0
 800a2d8:	4c05      	ldr	r4, [pc, #20]	; (800a2f0 <_sbrk_r+0x1c>)
 800a2da:	4605      	mov	r5, r0
 800a2dc:	4608      	mov	r0, r1
 800a2de:	6023      	str	r3, [r4, #0]
 800a2e0:	f7f8 fbd8 	bl	8002a94 <_sbrk>
 800a2e4:	1c43      	adds	r3, r0, #1
 800a2e6:	d102      	bne.n	800a2ee <_sbrk_r+0x1a>
 800a2e8:	6823      	ldr	r3, [r4, #0]
 800a2ea:	b103      	cbz	r3, 800a2ee <_sbrk_r+0x1a>
 800a2ec:	602b      	str	r3, [r5, #0]
 800a2ee:	bd38      	pop	{r3, r4, r5, pc}
 800a2f0:	20001f70 	.word	0x20001f70

0800a2f4 <__malloc_lock>:
 800a2f4:	4770      	bx	lr

0800a2f6 <__malloc_unlock>:
 800a2f6:	4770      	bx	lr

0800a2f8 <_malloc_usable_size_r>:
 800a2f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2fc:	1f18      	subs	r0, r3, #4
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	bfbc      	itt	lt
 800a302:	580b      	ldrlt	r3, [r1, r0]
 800a304:	18c0      	addlt	r0, r0, r3
 800a306:	4770      	bx	lr

0800a308 <_init>:
 800a308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a30a:	bf00      	nop
 800a30c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a30e:	bc08      	pop	{r3}
 800a310:	469e      	mov	lr, r3
 800a312:	4770      	bx	lr

0800a314 <_fini>:
 800a314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a316:	bf00      	nop
 800a318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a31a:	bc08      	pop	{r3}
 800a31c:	469e      	mov	lr, r3
 800a31e:	4770      	bx	lr
