{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "vpk120_eth2x100_inst_0_bufg_gt_odiv2_0",
    "cell_name": "dcmac_ip/bufg_gt_odiv2",
    "component_reference": "xilinx.com:ip:bufg_gt:1.0",
    "ip_revision": "8",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "vpk120_eth2x100_inst_0_bufg_gt_odiv2_0", "resolve_type": "user", "usage": "all" } ],
        "FREQ_HZ": [ { "value": "156250000", "value_src": "propagated", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "LOC": [ { "value": "UNPLACED", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "versal" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:vpk120:part0:1.2" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcvp1202" } ],
        "PACKAGE": [ { "value": "vsva2785" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2MP" } ],
        "STATIC_POWER": [ { "value": "S" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "8" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "outclk": [ { "direction": "in" } ],
        "gt_bufgtce": [ { "direction": "in", "driver_value": "1" } ],
        "gt_bufgtcemask": [ { "direction": "in", "driver_value": "0" } ],
        "gt_bufgtclr": [ { "direction": "in", "driver_value": "0" } ],
        "gt_bufgtclrmask": [ { "direction": "in", "driver_value": "0" } ],
        "gt_bufgtdiv": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "usrclk": [ { "direction": "out" } ]
      },
      "interfaces": {
        "outclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "ip_propagated", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "vpk120_eth2x100_inst_0_util_ds_buf_0_0_IBUFDS_GTME5_ODIV2", "value_src": "default_prop", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "outclk" } ]
          }
        },
        "usrclk": {
          "vlnv": "xilinx.com:signal:gt_usrclk:1.0",
          "abstraction_type": "xilinx.com:signal:gt_usrclk_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "PARENT_ID": [ { "value": "undef", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "vpk120_eth2x100_inst_0_util_ds_buf_0_0_IBUFDS_GTME5_ODIV2", "value_src": "propagated", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "usrclk" } ]
          }
        }
      }
    }
  }
}