# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../adc.srcs/sources_1/new/adc_interface.vhd" \
"../../../../adc.srcs/sim_1/new/adc_sim.vhd" \

# Do not sort compile order
nosort
