                                                                                                                                      TLV320ADC3120
                                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                TLV320ADC3120 2-Channel, 768-kHz, Burr-BrownTM Audio ADC



1 Features                                                             3 Description
•   Multichannel high-performance ADC:                                 The TLV320ADC3120 is a Burr-Brown™ high-
    – 2-channel analog microphones or line-in                          performance, audio analog-to-digital converter (ADC)
    – 4-channel digital PDM microphones                                that supports simultaneous sampling of up to two
    – Up to 2 analog and up to 2 digital microphone                    analog channels or four digital channels for the
        channels                                                       pulse density modulation (PDM) microphone input.
•   ADC line and microphone differential input                         The device supports line and microphone inputs, and
    performance:                                                       allows for both single-ended and differential input
    – Dynamic range (DR): 106 dB                                       configurations. The device integrates programmable
    – THD+N: –95 dB                                                    channel gain, digital volume control, a programmable
•   ADC channel summing mode, DR performance:                          microphone bias voltage, a phase-locked loop (PLL),
    – 109-dB, 2-channel summing                                        a programmable high-pass filter (HPF), biquad filters,
•   ADC input voltage:                                                 low-latency filter modes, and allows for sample
                                                                       rates up to 768 kHz, and allows for sample rates
    – Differential, 2-VRMS full-scale inputs
                                                                       up to 192 kHz. The device supports time-division
    – Single-ended, 1-VRMS full-scale inputs
                                                                       multiplexing (TDM), I2S, or left-justified (LJ) audio
•   ADC sample rate (fS) = 8 kHz to 768 kHz
                                                                       formats, and can be controlled with the I2C interface.
•   Programmable channel settings:
                                                                       These integrated high-performance features, along
    – Channel gain: 0 dB to 42 dB, 0.5-dB steps                        with the ability to be powered from a single-supply
    – Digital volume control: –100 dB to 27 dB                         of 3.3 V or 1.8 V, make the device an excellent
    – Gain calibration with 0.1-dB resolution                          choice for space-constrained audio systems in far-
    – Phase calibration with 163-ns resolution                         field microphone recording applications.
•   Programmable microphone bias or supply voltage
    generation                                                         The TLV320ADC3120 is specified from –40°C to
•   Low-latency signal processing filter selection                     +125°C, and is offered in a 20-pin WQFN package.
•   Programmable HPF and biquad digital filters                                                Device Information(1)
•   Automatic gain controller (AGC)
                                                                             PART NUMBER               PACKAGE                  BODY SIZE (NOM)
•   Voice activity detection (VAD)
                                                                                                                         3.00 mm × 3.00 mm with
•   I2C control interface                                              TLV320ADC3120                 WQFN (20)
                                                                                                                         0.5-mm pitch
•   Integrated high-performance audio PLL
•   Automatic clock divider setting configurations                     (1)    For all available packages, see the package option
•   Audio serial data interface:                                              addendum at the end of the data sheet.

    – Format: TDM, I2S, or left-justified (LJ)
    – Word length: 16 bits, 20 bits, 24 bits, or 32 bits                              IN1P
                                                                                               Digital PDM Microphones          PLL and Clock
                                                                                                  Interface 4-channel            Generation
    – Master or slave interface                                                       IN1M
                                                                                                                                                        GPIO1

•   Single-supply operation: 3.3 V or 1.8 V
•   I/O-supply operation: 3.3 V or 1.8 V                                                                                                                FSYNC

•   Power consumption for 1.8-V AVDD supply:                                                    Stereo ADC       Programmable        Audio Serial       BCLK
                                                                                 IN2P_GPI1     with Front-End    Digital Filters,     Interface
    – 9.5 mW/channel at 48-kHz sample rate                                      IN2M_GPO1
                                                                                                    PGA          Biquads, AGC       (TDM, I2S, LJ)      SDOUT


2 Applications
                                                                                                                                                        SDA

•   Smart speakers                                                            MICBIAS_GPI2     MICBIAS, Regulators and
                                                                                                                            I2C Control Interface
                                                                                                                                                        SCL

•   IP network cameras                                                               VREF
                                                                                                  Voltage Reference

•   Professional microphones and wireless systems
                                                                                              AREG   DREG         Thermal Pad        AVDD       IOVDD
•   Video conference systems                                                                                         (VSS)


                                                                                             Simplified Block Diagram




     An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
     intellectual property matters and other important disclaimers. PRODUCTION DATA.
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                     www.ti.com


                                                                        Table of Contents
1 Features............................................................................1     8.1 Overview................................................................... 17
2 Applications..................................................................... 1       8.2 Functional Block Diagram......................................... 18
3 Description.......................................................................1       8.3 Feature Description...................................................18
4 Revision History.............................................................. 2          8.4 Device Functional Modes..........................................55
5 Device Comparison Table...............................................3                   8.5 Programming............................................................ 56
6 Pin Configuration and Functions...................................4                       8.6 Register Maps...........................................................59
7 Specifications.................................................................. 5      9 Application and Implementation................................ 103
  7.1 Absolute Maximum Ratings ....................................... 5                    9.1 Application Information........................................... 103
  7.2 ESD Ratings .............................................................. 5          9.2 Typical Applications................................................ 103
  7.3 Recommended Operating Conditions ........................6                            9.3 What to Do and What Not to Do..............................110
  7.4 Thermal Information ...................................................6            10 Power Supply Recommendations............................110
  7.5 Electrical Characteristics ............................................7            11 Layout..........................................................................111
  7.6 Timing Requirements: I2C Interface .........................10                        11.1 Layout Guidelines.................................................. 111
  7.7 Switching Characteristics: I2C Interface ...................10                        11.2 Layout Example..................................................... 111
  7.8 Timing Requirements: TDM, I2S or LJ Interface ...... 11                             12 Device and Documentation Support........................112
  7.9 Switching Characteristics: TDM, I2S or LJ                                             12.1 Documentation Support........................................ 112
    Interface ......................................................................11      12.2 Receiving Notification of Documentation Updates 112
  7.10 Timing Requirements: PDM Digital Microphone                                          12.3 Support Resources............................................... 112
    Interface ......................................................................11      12.4 Trademarks........................................................... 112
  7.11 Switching Characteristics: PDM Digital                                               12.5 Electrostatic Discharge Caution............................ 112
    Microphone Interface ..................................................12               12.6 Glossary................................................................ 112
  7.12 Timing Diagrams..................................................... 12            13 Mechanical, Packaging, and Orderable
  7.13 Typical Characteristics............................................ 14               Information.................................................................. 112
8 Detailed Description......................................................17



4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (December 2020) to Revision A (June 2021)                                                       Page
• Changed document status from advanced information to production data........................................................ 1




2       Submit Document Feedback                                                                                           Copyright © 2021 Texas Instruments Incorporated

                                                                Product Folder Links: TLV320ADC3120
                                                                                                                                           TLV320ADC3120
www.ti.com                                                                                          SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


5 Device Comparison Table
              FEATURE                     PCM1821                   PCM1820          TLV320ADC3120               TLV320ADC5120                 TLV320ADC6120
 Control interface                                    Pin control                                                        I2C
 Digital audio serial interface                       TDM or I2S                                           TDM or I2S or left-justified (LJ)
 Audio analog channel                          2                       2                     2                            2                          2
 Digital microphone channel           Not available (N/A)     Not available (N/A)            4                            4                          4
 Programmable MICBIAS voltage         Not available (N/A)     Not available (N/A)           Yes                          Yes                        Yes
 Dynamic range (DRE disabled)               106 dB                   113 dB               106 dB                       108 dB                     113 dB
 Dynamic range (DRE enabled)          Not available (N/A)            123 dB          Not available (N/A)               120 dB                     123 dB
 ADC SNR with DRE                     Not available (N/A)            123 dB          Not available (N/A)               120 dB                     123 dB
 Input impedance                            10 kΩ                    2.5 kΩ                                     2.5 kΩ, 10 kΩ, 20 kΩ
                                      Pin-to-pin, package, drop-in replacements of      Pin-to-pin, package, and control registers compatible; drop-in
 Compatibility
                                                       each other                                        replacements of each other
 Package                                                            WQFN (RTE), 20-pin, 3.00 mm × 3.00 mm (0.5-mm pitch)




Copyright © 2021 Texas Instruments Incorporated                                                                           Submit Document Feedback             3
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                 www.ti.com


6 Pin Configuration and Functions




                                                                    MICBIAS_GPI2




                                                                                          AREG

                                                                                                  AVDD
                                                                                   VREF
                                                VSS           20                                                       VSS
                                                                                                                 15




                                                                    19

                                                                                   18

                                                                                          17

                                                                                                  16
                                                IN1P           1                                          14           DREG

                                               IN1M            2                                          13           SCL
                                                                   Thermal Pad (VSS)
                                          IN2P_GPI1            3                                          12           SDA

                                         IN2M_GPO1             4                                          11           GPIO1




                                                                    6

                                                                                   7

                                                                                          8

                                                                                                  9
                                                          5
                                                VSS                                                        10          VSS

                                                                    SDOUT

                                                                                   BCLK

                                                                                          FSYNC

                                                                                                  IOVDD
                                                                                                               Not to scale



                      Figure 6-1. RTE Package, 20-Pin WQFN With Exposed Thermal Pad, Top View

                                                         Table 6-1. Pin Functions
                PIN
                                          TYPE                                                                        DESCRIPTION
    NO.               NAME
    1                  IN1P           Analog input             Analog input 1P pin.
    2                 IN1M            Analog input             Analog input 1M pin.
                                                               Analog input 2P pin or general-purpose digital input 1 (multipurpose functions
    3              IN2P_GPI1    Analog input/digital input
                                                               such as digital microphones data, PLL input clock source, and so forth).
                                                               Analog input 2M pin or general-purpose digital output 1 (multipurpose functions
    4             IN2M_GPO1     Analog input/digital output
                                                               such as digital microphone clock, interrupt, and so forth).
                                                               Device ground internally shorted to thermal pad. Short this package corner pin
    5                  VSS           Ground supply             directly to the board ground plane. See the package drawings at the end of this
                                                               document for corner pin dimensions.
    6                 SDOUT           Digital output           Audio serial data interface bus output.
    7                 BCLK              Digital I/O            Audio serial data interface bus bit clock.
    8                 FSYNC             Digital I/O            Audio serial data interface bus frame synchronization signal.
    9                 IOVDD           Digital supply           Digital I/O power supply (1.8 V or 3.3 V, nominal).
                                                               Device ground internally shorted to thermal pad. Short this package corner pin
    10                 VSS           Ground supply             directly to the board ground plane. See the package drawings at the end of this
                                                               document for corner pin dimensions.
                                                               General-purpose digital input/output 1 (multipurpose functions such as digital
    11                GPIO1             Digital I/O
                                                               microphones clock or data, PLL input clock source, interrupt, and so forth).
    12                 SDA              Digital I/O            Data pin for I2C control bus.
    13                 SCL             Digital input           Clock pin for I2C control bus.
                                                               Digital regulator output voltage for digital core supply (1.5 V, nominal). Connect
    14                DREG            Digital supply
                                                               a 10-µF and 0.1-µF low ESR capacitor in parallel to device ground (VSS).
                                                               Device ground internally shorted to thermal pad. Short this package corner pin
    15                 VSS           Ground supply             directly to the board ground plane. See the package drawings at the end of this
                                                               document for corner pin dimensions.
    16                AVDD            Analog supply            Analog power (1.8 V or 3.3 V, nominal).




4         Submit Document Feedback                                                                                            Copyright © 2021 Texas Instruments Incorporated

                                                      Product Folder Links: TLV320ADC3120
                                                                                                                                  TLV320ADC3120
www.ti.com                                                                                        SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                                   Table 6-1. Pin Functions (continued)
                  PIN
                                               TYPE                                                DESCRIPTION
 NO.                     NAME
                                                                   Analog on-chip regulator output voltage for analog supply (1.8 V, nominal) or
 17                      AREG              Analog supply           external analog power (1.8 V, nominal). Connect a 10-µF and 0.1-µF low ESR
                                                                   capacitor in parallel to analog ground (AVSS).
                                                                   Analog reference voltage filter output. Connect a 1-µF capacitor to analog
 18                      VREF                 Analog
                                                                   ground (AVSS).
                                                            MICBIAS output or general-purpose digital input 2 (multipurpose functions such
 19                MICBIAS_GPI2 Analog output/digital input as digital microphones data, PLL input clock source, and so forth). If used as
                                                            MICBIAS output, then connect a 1-µF capacitor to analog ground (AVSS).
                                                                   Device ground internally shorted to thermal pad. Short this package corner pin
 20                      VSS               Ground supply           directly to the board ground plane. See the package drawings at the end of this
                                                                   document for corner pin dimensions.
                    Thermal Pad                                    Thermal pad shorted to internal device ground. Short the thermal pad directly to
 Thermal Pad                               Ground supply
                       (VSS)                                       the board ground plane.


7 Specifications
7.1 Absolute Maximum Ratings
over the operating ambient temperature range (unless otherwise noted)(1)
                                                                                                                MIN               MAX      UNIT
                                           AVDD to AVSS                                                         –0.3                3.9
 Supply voltage                            AREG to AVSS                                                         –0.3                2.0       V
                                           IOVDD to VSS (thermal pad)                                           –0.3                3.9
 Ground voltage differences                AVSS to VSS (thermal pad)                                            –0.3                0.3       V
 Analog input voltage                      Analog input pins voltage to AVSS                                    –0.3        AVDD + 0.3        V
                                           Digital input except IN2P_GPI1 and MICBIAS_GPI2 pins
                                                                                                                –0.3       IOVDD + 0.3
                                           voltage to VSS (thermal pad)
 Digital input voltage                                                                                                                        V
                                           Digital input IN2P_GPI1 and MICBIAS_GPI2 pins
                                                                                                                –0.3        AVDD + 0.3
                                           voltage to VSS (thermal pad)
                                           Operating ambient, TA                                                –40                125
 Temperature                               Junction, TJ                                                         –40                150      °C
                                           Storage, Tstg                                                        –65                150

(1)       Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress
          ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
          Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
          reliability.


7.2 ESD Ratings
                                                                                                                          VALUE            UNIT
                                           Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)                          ±2000
 V(ESD)          Electrostatic discharge                                                                                                      V
                                           Charged-device model (CDM), per JEDEC specification JESD22-C101(2)              ±500

(1)       JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2)       JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




Copyright © 2021 Texas Instruments Incorporated                                                                    Submit Document Feedback           5
                                                           Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                             www.ti.com


7.3 Recommended Operating Conditions
                                                                                                      MIN          NOM            MAX      UNIT
    POWER
                  Analog supply voltage AVDD to AVSS (AREG is generated using onchip regulator):
                                                                                                       3.0             3.3         3.6
    AVDD,         AVDD 3.3-V operation
                                                                                                                                            V
    AREG(1)       Analog supply voltage AVDD and AREG to AVSS (AREG internal regulator is
                                                                                                       1.7             1.8         1.9
                  shutdown): AVDD 1.8-V operation
                  IO supply voltage to VSS (thermal pad): IOVDD 3.3-V operation                        3.0             3.3         3.6
    IOVDD                                                                                                                                   V
                  IO supply voltage to VSS (thermal pad): IOVDD 1.8-V operation                       1.65             1.8        1.95
    INPUTS
                  Analog input pins voltage to AVSS                                                     0                      AVDD         V
                  Digital input except IN2P_GPI1 and MICBIAS_GPI2 pins voltage to VSS (thermal pad)     0                     IOVDD         V
                  Digital input IN2P_GPI1 and MICBIAS_GPI2 pins voltage to VSS (thermal pad)            0                      AVDD         V
    TEMPERATURE
    TA            Operating ambient temperature                                                       –40                         125       °C
    OTHERS
                  GPIOx or GPIx (used as MCLK input) clock frequency                                                          36.864       MHz
                  SCL and SDA bus capacitance for I2C interface supports standard-mode and fast-
                                                                                                                                  400
    Cb            mode                                                                                                                      pF
                  SCL and SDA bus capacitance for I2C interface supports fast-mode plus                                           550
    CL            Digital output load capacitance                                                                      20          50       pF

(1)        AVSS and VSS (thermal pad): all ground pins must be tied together and must not differ in voltage by more than 0.2 V.


7.4 Thermal Information
                                                                                                        TLV320ADC3120
                                         THERMAL METRIC(1)                                                   RTE (WQFN)                    UNIT
                                                                                                              20 PINS
    RθJA          Junction-to-ambient thermal resistance                                                        55.9                       °C/W
    RθJC(top)     Junction-to-case (top) thermal resistance                                                     33.1                       °C/W
    RθJB          Junction-to-board thermal resistance                                                          23.4                       °C/W
    ψJT           Junction-to-top characterization parameter                                                    0.6                        °C/W
    ψJB           Junction-to-board characterization parameter                                                  23.3                       °C/W
    RθJC(bot)     Junction-to-case (bottom) thermal resistance                                                  16.7                       °C/W

(1)        For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
           report.




6          Submit Document Feedback                                                                    Copyright © 2021 Texas Instruments Incorporated

                                                          Product Folder Links: TLV320ADC3120
                                                                                                                                    TLV320ADC3120
www.ti.com                                                                                                SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


7.5 Electrical Characteristics
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, and PLL on (unless otherwise noted)
              PARAMETER                                           TEST CONDITIONS                              MIN        TYP        MAX     UNIT
 ADC CONFIGURATION
                                               Input pins INxP or INxM, 2.5-kΩ input impedance
                                                                                                                           2.5
                                               selection
                                               Input pins INxP or INxM, 10-kΩ input impedance
               AC input impedance                                                                                           10                kΩ
                                               selection
                                               Input pins INxP or INxM, 20-kΩ input impednace
                                                                                                                            20
                                               selection
               Channel gain range              Programmable range with 0.5-dB steps                               0                    42     dB
 ADC PERFORMANCE FOR LINE/MICROPHONE INPUT RECORDING : AVDD 3.3-V OPERATION
               Differential input full-scale
                                               AC-coupled input                                                              2               VRMS
               AC signal voltage
               Single-ended input full-
                                               AC-coupled input                                                              1               VRMS
               scale AC signal voltage
                                               IN1 differential input selected and AC signal shorted to
                                               ground, 10-kΩ input impedance selection, 0-dB channel            100        106
               Signal-to-noise ratio, A-       gain
 SNR                                                                                                                                          dB
               weighted(1) (2)                 IN1 differential input selected and AC signal shorted to
                                               ground, 10-kΩ input impedance selection, 12-dB channel                      100
                                               gain
                                               IN1 differential input selected and –60-dB full-scale AC
                                               signal input, 10-kΩ input impedance selection, 0-dB                         107
               Dynamic range, A-               channel gain
 DR                                                                                                                                           dB
               weighted(2)                     IN1 differential input selected and –72-dB full-scale AC
                                               signal input, 10-kΩ input impedance selection, 12-dB                        100
                                               channel gain
                                               IN1 differential input selected and –1-dB full-scale AC
                                               signal input, 10-kΩ input impedance selection, 0-dB                         –95        –80
               Total harmonic distortion(2)    channel gain
 THD+N         (3)                                                                                                                            dB
                                               IN1 differential input selected and –13-dB full-scale AC
                                               signal input, 10-kΩ input impedance selection, 12-dB                        –93
                                               channel gain
 ADC PERFORMANCE FOR LINE/MICROPHONE INPUT RECORDING : AVDD 1.8-V OPERATION
               Differential input full-scale
                                               AC-coupled Input                                                              1               VRMS
               AC signal voltage
               Single-ended input full-
                                               AC-coupled Input                                                            0.5               VRMS
               scale AC signal voltage
                                               IN1 differential input selected and AC signal shorted to
               Signal-to-noise ratio, A-
 SNR                                           ground, 10-kΩ input impedance selection, 0-dB channel                       100                dB
               weighted(1) (2)
                                               gain
                                               IN1 differential input selected and –60-dB full-scale AC
               Dynamic range, A-
 DR                                            signal input, 10-kΩ input impedance selection, 0-dB                         101                dB
               weighted(2)
                                               channel gain
                                               IN1 differential input selected and –2-dB full-scale AC
               Total harmonic distortion(2)
 THD+N         (3)                             signal Input, 10-kΩ input impedance selection, 0 dB                         –90                dB
                                               channel gain
 ADC OTHER PARAMETERS
               Digital volume control
                                               Programmable 0.5-dB steps                                       –100                    27     dB
               range
               Output data sample rate         Programmable                                                    7.35                   768     kHz
               Output data sample word
                                               Programmable                                                      16                    32     Bits
               length
               Digital high-pass filter cutoff First-order IIR filter with programmable coefficients,
                                                                                                                            12                Hz
               frequency                       –3-dB point (default setting)
                                               –1-dB full-scale AC-signal input to non measurement
               Interchannel isolation                                                                                     –124                dB
                                               channel
               Interchannel gain mismatch –6-dB full-scale AC-signal input and 0-dB channel gain                           0.1                dB
                                               0-dB channel gain, across temperature range –40°C to
               Gain drift(4)                                                                                              36.8              ppm/°C
                                               125°C


Copyright © 2021 Texas Instruments Incorporated                                                                         Submit Document Feedback         7
                                                            Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                         www.ti.com

7.5 Electrical Characteristics (continued)
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, and PLL on (unless otherwise noted)
                  PARAMETER                                         TEST CONDITIONS                                MIN          TYP          MAX       UNIT
                  Interchannel phase
                                                  1-kHz sinusoidal signal                                                       0.02                  Degrees
                  mismatch
                                                  1-kHz sinusoidal signal, across temperature range –
                  Phase drift(5)                                                                                              0.0005                 Degrees/°C
                                                  40°C to 125°C
                  Power-supply rejection          100-mVPP, 1-kHz sinusoidal signal on AVDD, differential
    PSRR                                                                                                                        102                     dB
                  ratio                           input selected, 0-dB channel gain
                                                  Differential microphone input selected, 0-dB channel
                  Common-mode rejection
    CMRR                                          gain, 100-mVPP, 1-kHz signal on both pins and measure                          60                     dB
                  ratio
                                                  level at output
    MICROPHONE BIAS
                                                  BW = 20 Hz to 20 kHz, A-weighted, 1-μF capacitor
                  MICBIAS noise                                                                                                  2.1                   µVRMS
                                                  between MICBIAS and AVSS
                                                  MICBIAS programmed to VREF and VREF programmed
                                                                                                                              VREF
                                                  to either 2.75 V, 2.5 V, or 1.375 V
                  MICBIAS voltage                 MICBIAS programmed to VREF × 1.096 and VREF                                VREF ×                      V
                                                  programmed to either 2.75 V, 2.5 V, or 1.375 V                              1.096
                                                  Bypass to AVDD with 5-mA load                                           AVDD – 0.2
                  MICBIAS current drive                                                                                                         5       mA
                                                  MICBIAS programmed to either VREF or VREF ×
                  MICBIAS load regulation                                                                            0           0.6            1        %
                                                  1.096, measured up to max load
                  MICBIAS over current
                                                                                                                    6.1                                 mA
                  protection threshold
    DIGITAL I/O
                                                  All digital pins except IN2P_GPI1 and MICBIAS_GPI2,                                       0.35 ×
                                                                                                                   –0.3
                  Low-level digital input logic   SDA and SCL, IOVDD 1.8-V operation                                                       IOVDD
    VIL                                                                                                                                                  V
                  voltage threshold               All digital pins except IN2P_GPI1 and MICBIAS_GPI2,
                                                                                                                   –0.3                        0.8
                                                  SDA and SCL, IOVDD 3.3-V operation
                                                 All digital pins except IN2P_GPI1 and MICBIAS_GPI2,             0.65 ×
                                                                                                                                       IOVDD + 0.3
                  High-level digital input logic SDA and SCL, IOVDD 1.8-V operation                             IOVDD
    VIH                                                                                                                                                  V
                  voltage threshold              All digital pins except IN2P_GPI1 and MICBIAS_GPI2,
                                                                                                                     2                 IOVDD + 0.3
                                                 SDA and SCL, IOVDD 3.3-V operation
                                                  All digital pins except IN2M_GPO1, SDA and SCL, IOL =
                                                                                                                                              0.45
                  Low-level digital output        –2 mA, IOVDD 1.8-V operation
    VOL                                                                                                                                                  V
                  voltage                         All digital pins except IN2M_GPO1, SDA and SCL, IOL =
                                                                                                                                               0.4
                                                  –2 mA, IOVDD 3.3-V operation
                                                  All digital pins except IN2M_GPO1, SDA and SCL, IOH =        IOVDD –
                  High-level digital output       2 mA, IOVDD 1.8-V operation                                     0.45
    VOH                                                                                                                                                  V
                  voltage                         All digital pins except IN2M_GPO1, SDA and SCL, IOH =
                                                                                                                    2.4
                                                  2 mA, IOVDD 3.3-V operation
                  Low-level digital input logic
    VIL(I2C)                                      SDA and SCL                                                      –0.5                0.3 x IOVDD       V
                  voltage threshold
                  High-level digital input logic
    VIH(I2C)                                     SDA and SCL                                                0.7 x IOVDD                IOVDD + 0.5       V
                  voltage threshold
                  Low-level digital output
    VOL1(I2C)                                     SDA, IOL(I2C) = –3 mA, IOVDD > 2 V                                                           0.4       V
                  voltage
                  Low-level digital output
    VOL2(I2C)                                     SDA, IOL(I2C) = –2 mA, IOVDD ≤ 2 V                                                   0.2 x IOVDD       V
                  voltage

                  Low-level digital output        SDA, VOL(I2C) = 0.4 V, standard-mode or fast-mode                  3
    IOL(I2C)                                                                                                                                            mA
                  current                         SDA, VOL(I2C) = 0.4 V, fast-mode plus                             20
                  Input logic-high leakage for All digital pins except IN2P_GPI1 and MICBIAS_GPI2
    IIH                                                                                                             –5           0.1            5       µA
                  digital inputs               pins, input = IOVDD
                  Input logic-low leakage for     All digital pins except IN2P_GPI1 and MICBIAS_GPI2
    IIL                                                                                                             –5           0.1            5       µA
                  digital inputs                  pins, input = 0 V
                                                  IN2P_GPI1 and MICBIAS_GPI2 digital pins, AVDD 1.8-V
                                                                                                                   –0.3                0.35 × AVDD
                  Low-level digital input logic   operation
    VIL(GPIx)                                                                                                                                            V
                  voltage threshold               IN2P_GPI1 and MICBIAS_GPI2 digital pins, AVDD 3.3-V
                                                                                                                   –0.3                        0.8
                                                  operation


8          Submit Document Feedback                                                                                 Copyright © 2021 Texas Instruments Incorporated

                                                               Product Folder Links: TLV320ADC3120
                                                                                                                                   TLV320ADC3120
www.ti.com                                                                                             SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

7.5 Electrical Characteristics (continued)
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, and PLL on (unless otherwise noted)
                 PARAMETER                                        TEST CONDITIONS                            MIN       TYP          MAX     UNIT
                                                IN2P_GPI1 and MICBIAS_GPI2 digital pins, AVDD 1.8-V
                                                                                                    0.65 × AVDD                AVDD + 0.3
                 High-level digital input logic operation
 VIH(GPIx)                                                                                                                                   V
                 voltage threshold              IN2P_GPI1 and MICBIAS_GPI2 digital pins, AVDD 3.3-V
                                                                                                              2                AVDD + 0.3
                                                operation
                                                IN2M_GPO2 digital pin, IOL = –2 mA, AVDD 1.8-V
                                                                                                                                     0.45
                 Low-level digital output       operation
 VOL(GPOx)                                                                                                                                   V
                 voltage                        IN2M_GPO2 digital pin, IOL = –2 mA, AVDD 3.3-V
                                                                                                                                      0.4
                                                operation
                                                IN2M_GPO2 digital pin, IOH = 2 mA, AVDD 1.8-V
                                                                                                      AVDD – 0.45
                 High-level digital output      operation
 VOH(GPOx)                                                                                                                                   V
                 voltage                        IN2M_GPO2 digital pin, IOH = 2 mA, AVDD 3.3-V
                                                                                                              2.4
                                                operation
                 Input logic-high leakage for IN2P_GPI1 and MICBIAS_GPI2 digital pins, input =
 IIH(GPIx)                                                                                                    –5         0.1           5    µA
                 digital inputs               AVDD
                 Input logic-high leakage for
 IIL(GPIx)                                    IN2P_GPI1 and MICBIAS_GPI2 digital pins, input = 0 V            –5         0.1           5    µA
                 digital inputs
                 Input capacitance for digital
 CIN                                           All digital pins                                                           5                 pF
                 inputs
                 Pulldown resistance for
 RPD             digital I/O pins when                                                                                   20                 kΩ
                 asserted on
 TYPICAL SUPPLY CURRENT CONSUMPTION
                                                All external clocks stopped, AVDD = 3.3 V, internal
 IAVDD                                                                                                                    5
                                                AREG
                 Current consumption in         All external clocks stopped, AVDD = 1.8 V, external
 IAVDD           sleep mode (software                                                                                    10                 µA
                                                AREG supply (AREG shorted to AVDD)
                 shutdown mode)
 IIOVDD                                         All external clocks stopped, IOVDD = 3.3 V                               0.5
 IIOVDD                                         All external clocks stopped, IOVDD = 1.8 V                               0.5
 IAVDD                                          AVDD = 3.3 V, internal AREG                                             11.1
                 Current consumption with       AVDD = 1.8 V, external AREG supply (AREG shorted to
 IAVDD           ADC 2-channel operating                                                                               10.5
                                                AVDD)                                                                                       mA
                 at fS 48-kHz, PLL off
 IIOVDD          and BCLK = 512 × fS            IOVDD = 3.3 V                                                            0.1
 IIOVDD                                         IOVDD = 1.8 V                                                          0.05
 IAVDD                                          AVDD = 3.3 V, internal AREG                                             11.3
                 Current consumption with       AVDD = 1.8 V, external AREG supply (AREG shorted to
 IAVDD           ADC 2-channel operating                                                                               10.6
                                                AVDD)                                                                                       mA
                 at fS 16-kHz, PLL on and
 IIOVDD          BCLK = 256 × fS                IOVDD = 3.3 V                                                          0.05
 IIOVDD                                         IOVDD = 1.8 V                                                          0.02
 IAVDD                                          AVDD = 3.3 V, internal AREG                                            12.2
                 Current consumption with       AVDD = 1.8 V, external AREG supply (AREG shorted to
 IAVDD           ADC 2-channel operating                                                                                11.6
                                                AVDD)                                                                                       mA
                 at fS 48-kHz, PLL on
 IIOVDD          and BCLK = 256 × fS            IOVDD = 3.3 V                                                            0.1
 IIOVDD                                         IOVDD = 1.8 V                                                          0.05

(1)       Ratio of output level with 1-kHz full-scale sine-wave input, to the output level with the AC signal input shorted to ground, measured
          A-weighted over a 20-Hz to 20-kHz bandwidth using an audio analyzer.
(2)       All performance measurements done with 20-kHz low-pass filter and, where noted, A-weighted filter. Failure to use such a filter may
          result in higher THD and lower SNR and dynamic range readings than shown in the Electrical Characteristics. The low-pass filter
          removes out-of-band noise, which, although not audible, may affect dynamic specification values.
(3)       For best distortion performance, use input AC-coupling capacitors with low-voltage coefficient.
(4)       Gain drift = gain variation (in temperature range) / typical gain value (gain at room temperature) / temperature range × 106 measured
          with gain in linear scale.
(5)       Phase drift = phase deviation (in temperature range) / (temperature range).




Copyright © 2021 Texas Instruments Incorporated                                                                      Submit Document Feedback         9
                                                              Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                          www.ti.com

7.6 Timing Requirements: I2C Interface
at TA = 25°C, IOVDD = 3.3 V or 1.8 V (unless otherwise noted); see Figure 7-1 for timing diagram
                                                                                              MIN          NOM                 MAX      UNIT
 STANDARD-MODE
 fSCL               SCL clock frequency                                                         0                               100      kHz
                    Hold time (repeated) START condition.
 tHD;STA                                                                                        4                                         μs
                    After this period, the first clock pulse is generated.
 tLOW               Low period of the SCL clock                                                4.7                                        μs
 tHIGH              High period of the SCL clock                                                4                                         μs
 tSU;STA            Setup time for a repeated START condition                                  4.7                                        μs
 tHD;DAT            Data hold time                                                              0                              3.45       μs
 tSU;DAT            Data setup time                                                           250                                         ns
 tr                 SDA and SCL rise time                                                                                      1000       ns
 tf                 SDA and SCL fall time                                                                                       300       ns
 tSU;STO            Setup time for STOP condition                                               4                                         μs
 tBUF               Bus free time between a STOP and START condition                           4.7                                        μs
 FAST-MODE
 fSCL               SCL clock frequency                                                         0                               400      kHz
                    Hold time (repeated) START condition.
 tHD;STA                                                                                       0.6                                        μs
                    After this period, the first clock pulse is generated.
 tLOW               Low period of the SCL clock                                                1.3                                        μs
 tHIGH              High period of the SCL clock                                               0.6                                        μs
 tSU;STA            Setup time for a repeated START condition                                  0.6                                        μs
 tHD;DAT            Data hold time                                                              0                               0.9       μs
 tSU;DAT            Data setup time                                                           100                                         ns
 tr                 SDA and SCL rise time                                                      20                               300       ns
                                                                                 20 × (IOVDD / 5.5
 tf                 SDA and SCL fall time                                                                                       300       ns
                                                                                                V)
 tSU;STO            Setup time for STOP condition                                              0.6                                        μs
 tBUF               Bus free time between a STOP and START condition                           1.3                                        μs
 FAST-MODE PLUS
 fSCL               SCL clock frequency                                                         0                              1000      kHz
                    Hold time (repeated) START condition.
 tHD;STA                                                                                     0.26                                         μs
                    After this period, the first clock pulse is generated.
 tLOW               Low period of the SCL clock                                                0.5                                        μs
 tHIGH              High period of the SCL clock                                             0.26                                         μs
 tSU;STA            Setup time for a repeated START condition                                0.26                                         μs
 tHD;DAT            Data hold time                                                              0                                         μs
 tSU;DAT            Data setup time                                                            50                                         ns
 tr                 SDA and SCL rise time                                                                                       120       ns
                                                                                 20 × (IOVDD / 5.5
 tf                 SDA and SCL fall time                                                                                       120       ns
                                                                                                V)
 tSU;STO            Setup time for STOP condition                                            0.26                                         μs
 tBUF               Bus free time between a STOP and START condition                           0.5                                        μs



7.7 Switching Characteristics: I2C Interface
at TA = 25°C, IOVDD = 3.3 V or 1.8 V (unless otherwise noted); see Figure 7-1 for timing diagram
                    PARAMETER                                           TEST CONDITIONS              MIN         TYP          MAX       UNIT
                                                                Standard-mode                        250                      1250
 td(SDA)            SCL to SDA delay                            Fast-mode                            250                       850        ns
                                                                Fast-mode plus                                                 400




10       Submit Document Feedback                                                                     Copyright © 2021 Texas Instruments Incorporated

                                                          Product Folder Links: TLV320ADC3120
                                                                                                                          TLV320ADC3120
www.ti.com                                                                                  SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


7.8 Timing Requirements: TDM, I2S or LJ Interface
at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 7-2 for timing
diagram
                                                                                                   MIN        NOM          MAX      UNIT
 t(BCLK)              BCLK period                                                                   40                                ns
 tH(BCLK)             BCLK high pulse duration (1)                                                  25                                ns
 tL(BCLK)             BCLK low pulse duration (1)                                                   25                                ns
 tSU(FSYNC)           FSYNC setup time                                                               8                                ns
 tHLD(FSYNC)          FSYNC hold time                                                                8                                ns
 tr(BCLK)             BCLK rise time                     10% - 90% rise time(2)                                              10       ns
 tf(BCLK)             BCLK fall time                     90% - 10% fall time(2)                                              10       ns

(1)     The BCLK minimum high or low pulse duration can be relaxed to 14 ns (to meet the timing specifications), if the SDOUT data line is
        latched on the same BCLK edge polarity as the edge used by the device to transmit SDOUT data.
(2)     The BCLK maximum rise and fall time can be relaxed to 13 ns if the BCLK frequency used in the system is below 20 MHz. Relaxing
        the BCLK rise and fall time can cause noise to increase because of higher clock jitter.


7.9 Switching Characteristics: TDM, I2S or LJ Interface
at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 7-2 for timing
diagram
                      PARAMETER                                 TEST CONDITIONS                   MIN          TYP         MAX      UNIT
 td(SDOUT-BCLK)       BCLK to SDOUT delay                50% of BCLK to 50% of SDOUT                 3                       18      ns
                      FSYNC to SDOUT delay in TDM
                                                         50% of FSYNC to 50% of
 td(SDOUT-FSYNC)      or LJ mode (for MSB data with                                                                          18      ns
                                                         SDOUT
                      TX_OFFSET = 0)
                      BCLK output clock frequency:
 f(BCLK)                                                                                                                 24.576     MHz
                      master mode (1)
                      BCLK high pulse duration: master
 tH(BCLK)                                                                                           14                               ns
                      mode
                      BCLK low pulse duration: master
 tL(BCLK)                                                                                           14                               ns
                      mode
                      BCLK to FSYNC delay: master
 td(FSYNC)                                               50% of BCLK to 50% of FSYNC                 3                       18      ns
                      mode
 tr(BCLK)             BCLK rise time: master mode        10% - 90% rise time                                                  8      ns
 tf(BCLK)             BCLK fall time: master mode        90% - 10% fall time                                                  8      ns

(1)     The BCLK output clock frequency must be lower than 18.5 MHz (to meet the timing specifications), if the SDOUT data line is latched
        on the opposite BCLK edge polarity than the edge used by the device to transmit SDOUT data.


7.10 Timing Requirements: PDM Digital Microphone Interface
at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 7-3 for timing
diagram
                                                                                                   MIN        NOM          MAX      UNIT
 tSU(PDMDINx)         PDMDINx setup time                                                            30                                ns
 tHLD(PDMDINx)        PDMDINx hold time                                                              0                                ns




Copyright © 2021 Texas Instruments Incorporated                                                             Submit Document Feedback         11
                                                     Product Folder Links: TLV320ADC3120
 TLV320ADC3120
 SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                          www.ti.com

  7.11 Switching Characteristics: PDM Digital Microphone Interface
  at TA = 25°C, IOVDD = 3.3 V or 1.8 V and 20-pF load on all outputs (unless otherwise noted); see Figure 7-3 for timing
  diagram
                    PARAMETER                                       TEST CONDITIONS                            MIN              TYP          MAX         UNIT
  f(PDMCLK)        PDMCLK clock frequency                                                                     0.768                         6.144        MHz
  tH(PDMCLK)       PDMCLK high pulse duration                                                                    72                                         ns
  tL(PDMCLK)       PDMCLK low pulse duration                                                                     72                                         ns
  tr(PDMCLK)       PDMCLK rise time                          10% - 90% rise time                                                                18          ns
  tf(PDMCLK)       PDMCLK fall time                          90% - 10% fall time                                                                18          ns



  7.12 Timing Diagrams


SDA
       tBUF
                                tLOW                                                                                                         tHD;STA
                                                  tr          td(SDA)
SCL
                  tHD;STA
                                              tHD;DAT            tHIGH                         tSU;DAT                tSU;STA                     tSU;STO
        STO        STA                                                          tf
                                                                                                                                  STA                            STO

                                            Figure 7-1. I2C Interface Timing Diagram


      FSYNC


                                                                                                                                          tSU(FSYNC)
                                                   t(BCLK)                                     tHLD(FSYNC)
                                                                   tL(BCLK)

      BCLK

                                       tH(BCLK)
                   tr(BCLK)                                      tf(BCLK)                                td(FSYNC)
                                                                              td(SDOUT-BCLK)                                        td(SDOUT-FSYNC)

      SDOUT


                   Figure 7-2. TDM (With BCLK_POL = 1), I2S, and LJ Interface Timing Diagram




 12     Submit Document Feedback                                                                                     Copyright © 2021 Texas Instruments Incorporated

                                                       Product Folder Links: TLV320ADC3120
                                                                                                                     TLV320ADC3120
www.ti.com                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021



                                  tSU(PDMDINx)             tHLD(PDMDINx) tSU(PDMDINx)                tHLD(PDMDINx)


                                 tH(PDMCLK)                                tL(PDMCLK)
PDMCLK


                                                            t(PDMCLK)
                                                                                                                     tf(PDMCLK)
                   tr(PDMCLK)
PDMDINx




                                 Falling Edge Captured                                     Rising Edge Captured

                                Figure 7-3. PDM Digital Microphone Interface Timing Diagram




Copyright © 2021 Texas Instruments Incorporated                                                       Submit Document Feedback     13
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                                                                 www.ti.com

7.13 Typical Characteristics
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, PLL on, channel gain = 0 dB, and linear phase decimation filter (unless otherwise noted); all performance
measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter
                          -60                                                                                                                -60
                                     Channel-1                                                                                                              Channel-1
                                     Channel-2                                                                                                              Channel-2
                          -70                                                                                                                -70


                          -80                                                                                                                -80
     THD+N (dBFS)




                                                                                                            THD+N (dBFS)
                          -90                                                                                                                -90


                         -100                                                                                                               -100


                         -110                                                                                                               -110


                         -120                                                                                                               -120


                         -130                                                                                                               -130
                            -130   -115   -100       -85      -70    -55      -40    -25      -10    0                                         -130       -115       -100   -85      -70        -55        -40      -25      -10    0
                                                     Input Amplitude (dB)                           THD+
                                                                                                    D001                                                                     Input Amplitude (dB)                                  THD+
                                                                                                                                                                                                                                   D002


                                                 Differential input                                                                                                   Single-ended input
                                   Figure 7-4. THD+N vs Input Amplitude                                                                               Figure 7-5. THD+N vs Input Amplitude
                          -60                                                                                                                 -60
                                     Channel-1                                                                                                               Channel-1
                                     Channel-2                                                                                                               Channel-2
                          -70                                                                                                                 -70


                          -80                                                                                                                 -80
     THD+N (dBFS)




                                                                                                                     THD+N (dBFS)




                          -90                                                                                                                 -90


                         -100                                                                                                                -100


                         -110                                                                                                                -110


                         -120                                                                                                                -120


                         -130                                                                                                                -130
                            -130   -115   -100       -85      -70    -55      -40    -25      -10    0                                           20 30 4050 70 100          200 300 500    1000        2000        5000   10000 20000
                                                     Input Amplitude (dB)                           THD+
                                                                                                    D003                                                                          Frequency (Hz)                                   D004


     Differential input with AVDD = 1.8 V and VREF = 1.375 V
                                   Figure 7-6. THD+N vs Input Amplitude                                    Figure 7-7. THD+N vs Input Frequency With a –60-dBr Input
                           -60                                                                                                              14
                                      Channel-1                                                                                                           Channel-1
                                      Channel-2                                                                                             13            Channel-2
                           -70                                                                                                              12
                                                                                                             Input Referred Noise (PVRMS)




                                                                                                                                            11
                           -80
                                                                                                                                            10
          THD+N (dBFS)




                                                                                                                                             9
                           -90
                                                                                                                                             8

                                                                                                                                             7
                          -100
                                                                                                                                             6

                                                                                                                                             5
                          -110
                                                                                                                                             4

                          -120                                                                                                               3

                                                                                                                                             2

                          -130                                                                                                               1
                              20 30 4050 70 100     200 300 500     1000    2000    5000   10000 20000                                           0    4          8     12    16     20     24         28      32     36     40     44
                                                           Frequency (Hz)                           D005                                                                     Channel Gain (dB)                                     THD+
                                                                                                                                                                                                                                   D006


                                                                                                                                                                        Differential input
     Figure 7-8. THD+N vs Input Frequency With a –1-dBr Input                                                                                Figure 7-9. Input-Referred Noise vs Channel Gain




14            Submit Document Feedback                                                                                                                                       Copyright © 2021 Texas Instruments Incorporated

                                                                                    Product Folder Links: TLV320ADC3120
                                                                                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                                                                       SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


7.13 Typical Characteristics (continued)
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, PLL on, channel gain = 0 dB, and linear phase decimation filter (unless otherwise noted); all performance
measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter
                                          14                                                                                                                     20
                                                           Channel-1                                                                                                          Channel-1
                                          13               Channel-2                                                                                             10           Channel-2
                                          12                                                                                                                       0
      Input Referred Noise (PVRMS)




                                          11                                                                                                                     -10




                                                                                                                                      Output Amplitude (dBFS)
                                                                                                                                                                 -20
                                          10
                                                                                                                                                                 -30
                                          9
                                                                                                                                                                 -40
                                          8
                                                                                                                                                                 -50
                                          7
                                                                                                                                                                 -60
                                          6
                                                                                                                                                                 -70
                                          5
                                                                                                                                                                 -80
                                          4                                                                                                                      -90
                                          3                                                                                                                     -100
                                          2                                                                                                                     -110
                                          1                                                                                                                     -120
                                               0       4      8        12    16     20    24      28      32     36     40    44                                    20 30   50 70100   200300 500 1000 2000     5000 10000 20000        100000
                                                                             Channel Gain (dB)                                THD+
                                                                                                                              D007                                                             Frequency (Hz)                             D008
                                                                                                                                                                                                                                          Freq


                                                                       Single-ended input
                                          Figure 7-10. Input-Referred Noise vs Channel Gain                                          Figure 7-11. Frequency Response With a –12-dBr Input
                                           -60                                                                                                                    0
                                                             Channel-1                                                                                                        Channel-1
                                                             Channel-2                                                                                           -20          Channel-2
                                           -70
                                                                                                                                                                 -40
                                                                                                                                     Output Amplitude (dBFS)




                                           -80                                                                                                                   -60

                                                                                                                                                                 -80
               PSRR (dB)




                                           -90
                                                                                                                                                                -100
                                          -100
                                                                                                                                                                -120


                                          -110                                                                                                                  -140

                                                                                                                                                                -160
                                          -120
                                                                                                                                                                -180

                                          -130                                                                                                                  -200
                                              20 30 4050 70 100             200 300 500    1000    2000        5000   10000 20000                                   20 30 4050 70 100     200 300 500    1000    2000     5000     10000 20000
                                                                                  Frequency (Hz)                              D009                                                             Frequency (Hz)                              D010

  Figure 7-12. Power-Supply Rejection Ratio vs Ripple Frequency                                                                                                               Figure 7-13. FFT With Idle Input
                    With 100-mVPP Amplitude
                                                   0                                                                                                              0
                                                             Channel-1                                                                                                        Channel-1
                                           -20               Channel-2                                                                                           -20          Channel-2


                                           -40                                                                                                                   -40
                Output Amplitude (dBFS)




                                                                                                                                     Output Amplitude (dBFS)




                                           -60                                                                                                                   -60

                                           -80                                                                                                                   -80

                                          -100                                                                                                                  -100

                                          -120                                                                                                                  -120

                                          -140                                                                                                                  -140

                                          -160                                                                                                                  -160

                                          -180                                                                                                                  -180

                                          -200                                                                                                                  -200
                                              20 30 4050 70 100             200 300 500    1000    2000        5000   10000 20000                                   20 30 4050 70 100     200 300 500    1000    2000     5000     10000 20000
                                                                                  Frequency (Hz)                              D011                                                             Frequency (Hz)                              D012

                                                       Figure 7-14. FFT With a –60-dBr Input                                                                                Figure 7-15. FFT With a –1-dBr Input




Copyright © 2021 Texas Instruments Incorporated                                                                                                                                                         Submit Document Feedback                  15
                                                                                                               Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                                                          www.ti.com

7.13 Typical Characteristics (continued)
at TA = 25°C, AVDD = 3.3 V, IOVDD = 3.3 V, fIN = 1-kHz sinusoidal signal, fS = 48 kHz, 32-bit audio data, BCLK = 256 × fS,
TDM slave mode, PLL on, channel gain = 0 dB, and linear phase decimation filter (unless otherwise noted); all performance
measurements are done with a 20-kHz, low-pass filter, and an A-weighted filter
                                     -60                                                                                                          -60
                                                 Channel-1                                                                                                     Channel-1
                                                 Channel-2                                                                                                     Channel-2
                                     -70         Channel-3                                                                                        -70          Channel-3
                                                 Channel-4                                                                                                     Channel-4


                                     -80                                                                                                          -80
     THD+N (dBFS)




                                                                                                                       THD+N (dBFS)
                                     -90                                                                                                          -90


                                    -100                                                                                                         -100


                                    -110                                                                                                         -110


                                    -120                                                                                                         -120


                                    -130                                                                                                         -130
                                       -130    -115    -100   -85      -70    -55       -40     -25      -10   -1                                    20 30 4050 70 100     200 300 500   1000    2000     5000     10000 20000
                                                               Input Amplitude (dB)                            THD+
                                                                                                               D013                                                             Frequency (Hz)                            THD+
                                                                                                                                                                                                                          D022




                                    Figure 7-16. PDM Input THD+N vs Input Amplitude                                   Figure 7-17. PDM Input THD+N vs Input Frequency With a
                                                                                                                                           –20-dBr Input
                                           0                                                                                                      20
                                                  Channel-1
                                                  Channel-2                                                                                       10
                                      -20
                                                  Channel-3                                                                                         0
                                                  Channel-4
                                      -40                                                                                                         -10
                                                                                                                       Output Amplitude (dBFS)
          Output Amplitude (dBFS)




                                      -60                                                                                                         -20
                                                                                                                                                  -30
                                      -80
                                                                                                                                                  -40
                                     -100                                                                                                         -50
                                                                                                                                                  -60
                                     -120
                                                                                                                                                  -70
                                     -140                                                                                                         -80

                                     -160                                                                                                         -90
                                                                                                                                                               Channel-1
                                                                                                                                                 -100          Channel-2
                                     -180                                                                                                                      Channel-3
                                                                                                                                                 -110
                                                                                                                                                               Channel-4
                                     -200                                                                                                        -120
                                         20 30 4050 70 100    200 300 500    1000    2000     5000    10000 20000                                    20 30   50 70100   200300 500 1000 2000    5000 10000 20000        100000
                                                                    Frequency (Hz)                             D015                                                             Frequency (Hz)                            Freq
                                                                                                                                                                                                                          D016




                                      Figure 7-18. PDM Input FFT With a –60-dBr Input                                                      Figure 7-19. PDM Input Frequency Response With a
                                                                                                                                                              –20-dBr Input




16              Submit Document Feedback                                                                                                                                     Copyright © 2021 Texas Instruments Incorporated

                                                                                              Product Folder Links: TLV320ADC3120
                                                                                                                       TLV320ADC3120
www.ti.com                                                                                  SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8 Detailed Description
8.1 Overview
The TLV320ADC3120 is a high-performance, low-power, flexible, 2-channel, audio analog-to-digital converter
(ADC) with extensive feature integration. This device is intended for applications in voice-activated
systems, professional microphones, audio conferencing, portable computing, communication, and entertainment
applications. The high dynamic range of the device enables far-field audio recording with high fidelity.
This device integrates a host of features that reduces cost, board space, and power consumption in space-
constrained, battery-powered, consumer, home, and industrial applications.
The TLV320ADC3120 consists of the following blocks:
•    2-channel, multibit, high-performance delta-sigma (ΔΣ) ADC
•    Configurable single-ended or differential audio inputs
•    Low-noise, programmable microphone bias output
•    Automatic gain controller (AGC)
•    Programmable decimation filters with a linear-phase filter or a low-latency filter
•    Programmable channel gain, volume control, biquad filters for each channel
•    Programmable phase and gain calibration with fine resolution for each channel
•    Programmable high-pass filter (HPF), and digital channel mixer
•    Pulse density modulation (PDM) microphone 4-channel interface with a high-performance decimation filter
•    Integrated low-jitter phase-locked loop (PLL) supporting a wide range of system clocks
•    Integrated digital and analog voltage regulators to support single-supply operation
Communication to the TLV320ADC3120 for configuring the control registers is supported using an I2C interface.
The device supports a highly flexible audio serial interface [time-division multiplexing (TDM), I2S, or left-justified
(LJ)] to transmit audio data seamlessly in the system across devices.
The TLV320ADC3120 can support multiple devices by sharing the common TDM bus across devices. Moreover,
the device includes a daisy-chain feature as well. These features relax the shared TDM bus timing requirements
and board design complexities when operating multiple devices for applications requiring high audio data
bandwidth.
Table 8-1 lists the reference abbreviations used throughout this document to registers that control the device.
                                         Table 8-1. Abbreviations for Register References
          REFERENCE                  ABBREVIATION            DESCRIPTION                                   EXAMPLE
                                                     Single data bit. The value of a
 Page y, register z, bit k         Py_Rz_Dk                                          Page 4, register 36, bit 0 = P4_R36_D0
                                                     single bit in a register.
                                                     Range of data bits. A range of
 Page y, register z, bits k-m      Py_Rz_D[k:m]                                     Page 4, register 36, bits 3-0 = P4_R36_D[3:0]
                                                     data bits (inclusive).
                                                     One entire register. All eight
 Page y, register z                Py_Rz                                               Page 4, register 36 = P4_R36
                                                     bits in the register as a unit.
                                                     Range of registers. A range of
 Page y, registers z-n             Py_Rz-Rn                                         Page 4, registers 36, 37, 38 = P4_R36-R38
                                                     registers in the same page.




Copyright © 2021 Texas Instruments Incorporated                                                            Submit Document Feedback    17
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                            www.ti.com

8.2 Functional Block Diagram

                                                                                                                            Aud io Clock G enera tion
                           Multifun ction Pins
                                                                       4-Chann el Digital Micr ophone Filters                         PLL
                          (Digital Microp hones
            GPIO1                                                                                                            (Input Clock S ource -
                        Inte rface, Inte rrupt, PLL
                                                                                                                             BCLK, GPIOx, GPIx)
                                Input Clock)


                                                                                                                                                         SDOUT
             IN1P                                                                ADC
                                                          PGA                                                                        Aud io S erial
            IN1M                                                               Chann el-1
                                                                                                                                   Inte rface (TDM,      BCLK
                                                                                                    Digital Filters                     I2S, LJ)
         IN2P_GPI1                                                               ADC             (Low Latency LPF,
                                                          PGA
       IN2M_GPO1                                                               Chann el-2          Pro grammable                                         FSYNC
                                                                                                   Biqu ads, AGC)

                                Pro grammable             Regula tors, Curren t Bias                                                                     SDA
     MICBIAS_GPI2                                         and Voltage Reference                                                       I2C Control
                               Microphon e B ias
                                                                                                                                        Inte rface
                                                                                                                                                         SCL




                                                                                                                 IOVDD
                                                                         VSS
                                                         VREF

                                                                AVDD




                                                                                       DRE G
                                                                                AREG




                                                                                                   (VSS)
                                                                                                   Thermal Pad
8.3 Feature Description
8.3.1 Serial Interfaces
This device has two serial interfaces: control and audio data. The control serial interface is used for device
configuration. The audio data serial interface is used for transmitting audio data to the host device.
8.3.1.1 Control Serial Interfaces
The device contains configuration registers and programmable coefficients that can be set to the desired values
for a specific system and application use. All registers can be accessed using I2C communication to the device.
For more information, see the Programming section.
8.3.1.2 Audio Serial Interfaces
Digital audio data flows between the host processor and the TLV320ADC3120 on the digital audio serial
interface (ASI), or audio bus. This highly flexible ASI bus includes a TDM mode for multichannel operation,
support for I2S or left-justified protocols format, programmable data length options, very flexible master-slave
configurability for bus clock lines and the ability to communicate with multiple devices within a system directly.




18     Submit Document Feedback                                                                                          Copyright © 2021 Texas Instruments Incorporated

                                                      Product Folder Links: TLV320ADC3120
                                                                                                                              TLV320ADC3120
www.ti.com                                                                                          SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

The bus protocol TDM, I2S, or left-justified (LJ) format can be selected by using the ASI_FORMAT[1:0]
(P0_R7_D[7:6]) register bits. As shown in Table 8-2 and Table 8-3, these modes are all most significant byte
(MSB)-first, pulse code modulation (PCM) data format, with the output channel data word-length programmable
as 16, 20, 24, or 32 bits by configuring the ASI_WLEN[1:0] (P0_R7_D[5:4]) register bits.
                                                  Table 8-2. Audio Serial Interface Format
      P0_R7_D[7:6] : ASI_FORMAT[1:0]                                             AUDIO SERIAL INTERFACE FORMAT
                   00 (default)                     Time division multiplexing (TDM) mode
                        01                          Inter IC sound (I2S) mode
                        10                          Left-justified (LJ) mode
                        11                          Reserved (do not use this setting)

                                       Table 8-3. Audio Output Channel Data Word-Length
        P0_R7_D[5:4] : ASI_WLEN[1:0]                                     AUDIO OUTPUT CHANNEL DATA WORD-LENGTH
                        00                          Output channel data word-length set to 16 bits
                        01                          Output channel data word-length set to 20 bits
                        10                          Output channel data word-length set to 24 bits
                    11 (default)                    Output channel data word-length set to 32 bits


The frame sync pin, FSYNC, is used in this audio bus protocol to define the beginning of a frame and has the
same frequency as the output data sample rates. The bit clock pin, BCLK, is used to clock out the digital audio
data across the serial bus. The number of bit-clock cycles in a frame must accommodate multiple device active
output channels with the programmed data word length.
A frame consists of multiple time-division channel slots (up to 64) to allow all output channel audio data
transmissions to complete on the audio bus by a device or multiple TLV320ADC3120 devices sharing the same
audio bus. The device supports up to four output channels that can be configured to place their audio data on
bus slot 0 to slot 63. Table 8-4 lists the output channel slot configuration settings. In I2S and LJ mode, the slots
are divided into two sets, left-channel slots and right-channel slots, as described in the Inter IC Sound (I2S)
Interface and Left-Justified (LJ) Interface sections.
                                       Table 8-4. Output Channel Slot Assignment Settings
       P0_R11_D[5:0] : CH1_SLOT[5:0]                                           OUTPUT CHANNEL 1 SLOT ASSIGNMENT
              00 0000 = 0d (default)                Slot 0 for TDM or left slot 0 for I2S, LJ.
                  00 0001 = 1d                      Slot 1 for TDM or left slot 1 for I2S, LJ.
                        …                           …
                  01 1111 = 31d                     Slot 31 for TDM or left slot 31 for I2S, LJ.
                  10 0000 = 32d                     Slot 32 for TDM or right slot 0 for I2S, LJ.
                        …                           …
                  11 1110 = 62d                     Slot 62 for TDM or right slot 30 for I2S, LJ.
                  11 1111 = 63d                     Slot 63 for TDM or right slot 31 for I2S, LJ.


Similarly, the slot assignment setting for output channel 2 to channel 8 can be done using the CH2_SLOT
(P0_R12) to CH8_SLOT (P0_R18) registers, respectively.
The slot word length is the same as the output channel data word length set for the device. The output channel
data word length must be set to the same value for all TLV320ADC3120 devices if all devices share the same
ASI bus in a system. The maximum number of slots possible for the ASI bus in a system is limited by the
available bus bandwidth, which depends upon the BCLK frequency, output data sample rate used, and the
channel data word length configured.




Copyright © 2021 Texas Instruments Incorporated                                                                   Submit Document Feedback     19
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                              www.ti.com

The device also includes a feature that offsets the start of the slot data transfer with respect to the frame sync by
up to 31 cycles of the bit clock. Table 8-5 lists the programmable offset configuration settings.
                                  Table 8-5. Programmable Offset Settings for the ASI Slot Start
      P0_R8_D[4:0] : TX_OFFSET[4:0]                                PROGRAMMABLE OFFSET SETTING FOR SLOT DATA TRANSMISSION START
            0 0000 = 0d (default)                         The device follows the standard protocol timing without any offset.
                                                          Slot start is offset by one BCLK cycle, as compared to standard protocol timing.
                  0 0001 = 1d                             For I2S or LJ, the left and right slot start is offset by one BCLK cycle, as compared to
                                                          standard protocol timing.
                        ......                            ......
                                                          Slot start is offset by 30 BCLK cycles, as compared to standard protocol timing.
                  1 1110 = 30d                            For I2S or LJ, the left and right slot start is offset by 30 BCLK cycles, as compared to
                                                          standard protocol timing.
                                                          Slot start is offset by 31 BCLK cycles, as compared to standard protocol timing.
                  1 1111 = 31d                            For I2S or LJ, the left and right slot start is offset by 31 BCLK cycles, as compared to
                                                          standard protocol timing.


The device also features the ability to invert the polarity of the frame sync pin, FSYNC, used to transfer the audio
data as compared to the default FSYNC polarity used in standard protocol timing. This feature can be set using
the FSYNC_POL (P0_R7_D3) register bit. Similarly, the device can invert the polarity of the bit clock pin, BCLK,
which can be set using the BCLK_POL (P0_R7_D2) register bit.
8.3.1.2.1 Time Division Multiplexed Audio (TDM) Interface
In TDM mode, also known as DSP mode, the rising edge of FSYNC starts the data transfer with the slot 0 data
first. Immediately after the slot 0 data transmission, the remaining slot data are transmitted in order. FSYNC and
each data bit (except the MSB of slot 0 when TX_OFFSET equals 0) is transmitted on the rising edge of BCLK.
Figure 8-1 to Figure 8-4 illustrate the protocol timing for TDM operation with various configurations.

 FSYNC

 BCLK

 SDOUT      N-1   N-2   N-3        2   1     0   N-1    N-2    N-3       2   1    0   N-1   N-2   N-3    2      1   0               N-1   N-2   N-3       2      1   0

                         Slot-0                                    Slot-1                    Slot-2 to Slot-7                                    Slot-0
                    (Word Length : N)                         (Word Length : N)             (Word Length : N)                               (Word Length : N)
                                           nth Sample                                                                                           (n+1)th Sample

                                 Figure 8-1. TDM Mode Standard Protocol Timing (TX_OFFSET = 0)

 FSYNC

 BCLK

 SDOUT                  N-1        2   1     0   N-1    N-2    N-3       2   1    0   N-1   N-2   N-3    2      1   0                           N-1       2      1   0

                               Slot-0                              Slot-1                    Slot-2 to Slot-7                                           Slot-0
                          (Word Length : N)                   (Word Length : N)             (Word Length : N)                                      (Word Length : N)
     TX_OFFSET = 2                                                                                                          TX_OFFSET = 2
                                           nth Sample                                                                                                 (n+1)th Sample

                                       Figure 8-2. TDM Mode Protocol Timing (TX_OFFSET = 2)




20    Submit Document Feedback                                                                                          Copyright © 2021 Texas Instruments Incorporated

                                                                Product Folder Links: TLV320ADC3120
                                                                                                                                                               TLV320ADC3120
www.ti.com                                                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


  FSYNC

  BCLK


  SDOUT        1    0      N-1      2   1     0    N-1   N-2    N-3        2   1       0   N-1   N-2   N-3       0     N-1   N-2       3     2   1     0     N-1            2   1    0

                                  Slot-0                            Slot-1                                            Slot-2 to Slot-7                                  Slot-0
                             (Word Length : N)                 (Word Length : N)                                     (Word Length : N)                             (Word Length : N)
      TX_OFFSET = 2
                                                                                           nth Sample                                                                 (n+1)th Sample

                     Figure 8-3. TDM Mode Protocol Timing (No Idle BCLK Cycles, TX_OFFSET = 2)

  FSYNC

  BCLK

  SDOUT       N-1   N-2    N-3      2   1     0    N-1   N-2    N-3        2   1       0   N-1   N-2   N-3       2      1    0                   N-1   N-2   N-3            2   1    0

                             Slot-0                                 Slot-1                         Slot-2 to Slot-7                                             Slot-0
                        (Word Length : N)                      (Word Length : N)                  (Word Length : N)                                        (Word Length : N)
                                            nth Sample                                                                                                       (n+1)th Sample

                          Figure 8-4. TDM Mode Protocol Timing (TX_OFFSET = 0 and BCLK_POL = 1)

For proper operation of the audio bus in TDM mode, the number of bit clocks per frame must be greater than
or equal to the number of active output channels times the programmed word length of the output channel data.
The device supports FSYNC as a pulse with a 1-cycle-wide bit clock, but also supports multiples as well. For a
higher BCLK frequency operation, using TDM mode with a TX_OFFSET value higher than 0 is recommended.
8.3.1.2.2 Inter IC Sound (I2S) Interface
The standard I2S protocol is defined for only two channels: left and right. The device extends the same protocol
timing for multichannel operation. In I2S mode, the MSB of the left slot 0 is transmitted on the falling edge of
BCLK in the second cycle after the falling edge of FSYNC. Immediately after the left slot 0 data transmission, the
remaining left slot data are transmitted in order. The MSB of the right slot 0 is transmitted on the falling edge of
BCLK in the second cycle after the rising edge of FSYNC. Immediately after the right slot 0 data transmission,
the remaining right slot data are transmitted in order. FSYNC and each data bit is transmitted on the falling edge
of BCLK. Figure 8-5 to Figure 8-8 illustrate the protocol timing for I2S operation with various configurations.

  FSYNC

  BCLK

  SDOUT             N-1    N-2      1   0    N-1   N-2           1    0                    N-1          1    0   N-1   N-2                                   N-1    N-2         1    0
                                                                                                                                   1     0

                              Left                    Left                                      Right                      Right                                     Left
                             Slot-0             Slot-2 to Slot-3                                Slot-0                Slot-2 to Slot-3                              Slot-0
                        (Word Length : N)      (Word Length : N)                           (Word Length : N)         (Word Length : N)                         (Word Length : N)
                                                                          nth Sample                                                                                      (n+1)th Sample

                                 Figure 8-5. I2S Mode Standard Protocol Timing (TX_OFFSET = 0)

  FSYNC

  BCLK

  SDOUT                    N-1      1   0    N-1   N-2           1    0                          N-1         1   0     N-1                                          N-1         1    0
                                                                                                                                   1     0

                          Left                        Left                                    Right              Right                           Left
                         Slot-0                 Slot-2 to Slot-3                              Slot-0        Slot-2 to Slot-3                    Slot-0
      TX_OFFSET = 1 (Word Length : N)          (Word Length : N)           TX_OFFSET = 1 (Word Length : N) (Word Length : N) TX_OFFSET = 1 (Word Length : N)
                                                                          nth Sample                                                          (n+1)th Sample

                                              Figure 8-6. I2S Protocol Timing (TX_OFFSET = 1)


Copyright © 2021 Texas Instruments Incorporated                                                                                              Submit Document Feedback                      21
                                                                 Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                             www.ti.com

 FSYNC

 BCLK


 SDOUT      0   N-1   N-2      1     0   N-1   N-2     0   N-1          1      0   N-1      1    0     N-1   N-2     0   N-1      1   0   N-1   N-2         1    0


                                          Left                                                         Right                                      Left
                                    Slot-1 to Slot-3                                              Slot-1 to Slot-3                               Slot-0
                                   (Word Length : N)                                             (Word Length : N)                          (Word Length : N)
                                                                  nth Sample                                                                          (n+1)th Sample

                        Figure 8-7. I2S Protocol Timing (No Idle BCLK Cycles, TX_OFFSET = 0)

 FSYNC

 BCLK

 SDOUT          N-1   N-2      1     0   N-1   N-2     1      0                    N-1      1    0     N-1   N-2                          N-1   N-2         1    0
                                                                                                                     1      0

                        Left                     Left                                   Right                 Right                               Left
                       Slot-0              Slot-2 to Slot-3                             Slot-0           Slot-2 to Slot-3                        Slot-0
                  (Word Length : N)       (Word Length : N)                        (Word Length : N)    (Word Length : N)                   (Word Length : N)
                                                                  nth Sample                                                                          (n+1)th Sample

                            Figure 8-8. I2S Protocol Timing (TX_OFFSET = 0 and BCLK_POL = 1)

For proper operation of the audio bus in I2S mode, the number of bit clocks per frame must be greater than or
equal to the number of active output channels (including left and right slots) times the programmed word length
of the output channel data. The device FSYNC low pulse must be a number of BCLK cycles wide that is greater
than or equal to the number of active left slots times the data word length configured. Similarly, the FSYNC high
pulse must be a number of BCLK cycles wide that is greater than or equal to the number of active right slots
times the data word length configured.
8.3.1.2.3 Left-Justified (LJ) Interface
The standard LJ protocol is defined for only two channels: left and right. The device extends the same protocol
timing for multichannel operation. In LJ mode, the MSB of the left slot 0 is transmitted in the same BCLK
cycle after the rising edge of FSYNC. Each subsequent data bit is transmitted on the falling edge of BCLK.
Immediately after the left slot 0 data transmission, the remaining left slot data are transmitted in order. The MSB
of the right slot 0 is transmitted in the same BCLK cycle after the falling edge of FSYNC. Each subsequent data
bit is transmitted on the falling edge of BCLK. Immediately after the right slot 0 data transmission, the remaining
right slot data are transmitted in order. FSYNC is transmitted on the falling edge of BCLK. Figure 8-9 to Figure
8-12 illustrate the protocol timing for LJ operation with various configurations.

 FSYNC

 BCLK

 SDOUT          N-1   N-2      1     0   N-1   N-2     1      0                    N-1      1    0     N-1   N-2                          N-1   N-2         1    0
                                                                                                                     1      0

                        Left                     Left                                   Right                 Right                               Left
                       Slot-0              Slot-2 to Slot-3                             Slot-0           Slot-2 to Slot-3                        Slot-0
                  (Word Length : N)       (Word Length : N)                        (Word Length : N)    (Word Length : N)                   (Word Length : N)
                                                                  nth Sample                                                                          (n+1)th Sample

                              Figure 8-9. LJ Mode Standard Protocol Timing (TX_OFFSET = 0)




22    Submit Document Feedback                                                                                       Copyright © 2021 Texas Instruments Incorporated

                                                       Product Folder Links: TLV320ADC3120
                                                                                                                                                 TLV320ADC3120
www.ti.com                                                                                                       SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


  FSYNC

  BCLK

  SDOUT                  N-1      1     0   N-1   N-2     1      0                          N-1       1   0     N-1                                  N-1         1    0
                                                                                                                          1    0

                         Left                       Left                                         Right              Right                           Left
                        Slot-0                Slot-2 to Slot-3                                   Slot-0        Slot-2 to Slot-3                    Slot-0
     TX_OFFSET = 2 (Word Length : N)         (Word Length : N)       TX_OFFSET = 2          (Word Length : N) (Word Length : N) TX_OFFSET = 2 (Word Length : N)
                                                                     nth Sample                                                                            (n+1)th Sample

                                            Figure 8-10. LJ Protocol Timing (TX_OFFSET = 2)

  FSYNC

  BCLK


  SDOUT        0   N-1   N-2      1     0   N-1   N-2     0   N-1          1      0   N-1         1   0   N-1   N-2       0   N-1      1   0   N-1   N-2         1    0


                                             Left                                                           Right                                      Left
                                       Slot-1 to Slot-3                                                Slot-1 to Slot-3                               Slot-0
                                      (Word Length : N)                                               (Word Length : N)                          (Word Length : N)
                                                                     nth Sample                                                                            (n+1)th Sample

                           Figure 8-11. LJ Protocol Timing (No Idle BCLK Cycles, TX_OFFSET = 0)

  FSYNC

  BCLK

  SDOUT            N-1   N-2      1     0   N-1   N-2     1      0                    N-1         1   0   N-1   N-2                            N-1   N-2         1    0
                                                                                                                          1    0

                       Left                         Left                          Right                             Right                           Left
                      Slot-0                  Slot-2 to Slot-3                    Slot-0                       Slot-2 to Slot-3                    Slot-0
   TX_OFFSET = 1 (Word Length : N)           (Word Length : N) TX_OFFSET = 1 (Word Length : N)                (Word Length : N) TX_OFFSET = 1 (Word Length : N)
                                                                nth Sample                                                                                 (n+1)th Sample

                               Figure 8-12. LJ Protocol Timing (TX_OFFSET = 1 and BCLK_POL = 1)

For proper operation of the audio bus in LJ mode, the number of bit clocks per frame must be greater than or
equal to the number of active output channels (including left and right slots) times the programmed word length
of the output channel data. The device FSYNC high pulse must be a number of BCLK cycles wide that is greater
than or equal to the number of active left slots times the data word length configured. Similarly, the FSYNC low
pulse must be number of BCLK cycles wide that is greater than or equal to the number of active right slots times
the data word length configured. For a higher BCLK frequency operation, using LJ mode with a TX_OFFSET
value higher than 0 is recommended.




Copyright © 2021 Texas Instruments Incorporated                                                                                     Submit Document Feedback                23
                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                 www.ti.com

8.3.1.3 Using Multiple Devices With Shared Buses
The device has many supported features and flexible options that can be used in the system to seamlessly
connect the TLV320ADC3120 and any other audio device by sharing a single common I2C control bus and an
audio serial interface bus. This architecture enables multiple applications to be applied to a system that require a
microphone array for beam-forming operations, audio conferencing, noise cancellation, and so forth. Figure 8-13
shows a diagram of the TLV320ADC3120 and TLV320ADCx140 devices in a configuration where the control and
audio data buses are shared.


                                                          Control Bus ± I2C Interface




                                                           TLV320ADCx120          TLV320ADCx140
                                 Host Processo r
                                                                  U1                     U2




                                                   Aud io Data Bus ± TDM, I2S, LJ Interface



                   Figure 8-13. Multiple Devices With Shared Control and Audio Data Buses

The TLV320ADC3120 consists of the following features to enable seamless connection and interaction of
multiple devices using a shared bus:
• I2C broadcast simultaneously writes to (or triggers) all TLV320ADC3120 and TLV320ADCx140 devices
• Supports up to 64 configuration output channel slots for the audio serial interface
• Tri-state feature (with enable and disable) for the unused audio data slots of the device
• Supports a bus-holder feature (with enable and disable) to keep the last driven value on the audio bus
• The GPIO1 or GPOx pin can be configured as a secondary output data lane for the audio serial interface
• The GPIO1 or GPIx pin can be used in a daisy-chain configuration of multiple devices
• Supports one BCLK cycle data latching timing to relax the timing requirement for the high-speed interface
• Programmable master and slave options for the audio serial interface
• Ability to synchronize the multiple devices for the simultaneous sampling requirement across devices
See the Multiple TLV320ADCx140 Devices With Shared TDM and I2C Bus application report for further details.




24    Submit Document Feedback                                                                Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.3.2 Phase-Locked Loop (PLL) and Clock Generation
The device has a smart auto-configuration block to generate all necessary internal clocks required for the ADC
modulator and the digital filter engine used for signal processing. This configuration is done by monitoring the
frequency of the FSYNC and BCLK signal on the audio bus.
The device supports the various output data sample rates (of the FSYNC signal frequency) and the BCLK to
FSYNC ratio to configure all clock dividers, including the PLL configuration, internally without host programming.
Table 8-6 and Table 8-7 list the supported FSYNC and BCLK frequencies.
            Table 8-6. Supported FSYNC (Multiples or Submultiples of 48 kHz) and BCLK Frequencies
                                                                             BCLK (MHz)
   BCLK TO
    FSYNC          FSYNC           FSYNC            FSYNC        FSYNC         FSYNC       FSYNC       FSYNC (192 FSYNC (384 FSYNC (768
    RATIO          (8 kHz)        (16 kHz)         (24 kHz)     (32 kHz)      (48 kHz)    (96 kHz)        kHz)       kHz)       kHz)
       16         Reserved         0.256            0.384         0.512        0.768        1.536        3.072         6.144         12.288
       24         Reserved         0.384            0.576         0.768        1.152        2.304        4.608         9.216         18.432
       32           0.256          0.512            0.768         1.024        1.536        3.072        6.144         12.288        24.576
       48           0.384          0.768            1.152         1.536        2.304        4.608        9.216         18.432      Reserved
       64           0.512          1.024            1.536         2.048        3.072        6.144        12.288        24.576      Reserved
       96           0.768          1.536            2.304         3.072        4.608        9.216        18.432      Reserved      Reserved
      128           1.024          2.048            3.072         4.096        6.144       12.288        24.576      Reserved      Reserved
      192           1.536          3.072            4.608         6.144        9.216       18.432       Reserved     Reserved      Reserved
      256           2.048          4.096            6.144         8.192        12.288      24.576       Reserved     Reserved      Reserved
      384           3.072          6.144            9.216        12.288        18.432     Reserved      Reserved     Reserved      Reserved
      512           4.096          8.192            12.288       16.384        24.576     Reserved      Reserved     Reserved      Reserved
     1024           8.192          16.384           24.576      Reserved      Reserved    Reserved      Reserved     Reserved      Reserved
     2048          16.384        Reserved         Reserved      Reserved      Reserved    Reserved      Reserved     Reserved      Reserved

            Table 8-7. Supported FSYNC (Multiples or Submultiples of 44.1 kHz) and BCLK Frequencies
                                                                             BCLK (MHz)
   BCLK TO
    FSYNC          FSYNC           FSYNC            FSYNC         FSYNC        FSYNC        FSYNC        FSYNC         FSYNC         FSYNC
    RATIO        (7.35 kHz)      (14.7 kHz)       (22.05 kHz)   (29.4 kHz)   (44.1 kHz)   (88.2 kHz)   (176.4 kHz)   (352.8 kHz)   (705.6 kHz)
       16         Reserved       Reserved           0.3528       0.4704        0.7056      1.4112        2.8224        5.6448       11.2896
       24         Reserved         0.3528           0.5292       0.7056        1.0584      2.1168        4.2336        8.4672       16.9344
       32         Reserved         0.4704           0.7056       0.9408        1.4112      2.8224        5.6448       11.2896       22.5792
       48          0.3528          0.7056           1.0584       1.4112        2.1168      4.2336        8.4672       16.9344      Reserved
       64          0.4704          0.9408           1.4112       1.8816        2.8224      5.6448       11.2896       22.5792      Reserved
       96          0.7056          1.4112           2.1168       2.8224        4.2336      8.4672       16.9344      Reserved      Reserved
      128          0.9408          1.8816           2.8224       3.7632        5.6448      11.2896      22.5792      Reserved      Reserved
      192          1.4112          2.8224           4.2336       5.6448        8.4672      16.9344      Reserved     Reserved      Reserved
      256          1.8816          3.7632           5.6448       7.5264       11.2896      22.5792      Reserved     Reserved      Reserved
      384          2.8224          5.6448           8.4672       11.2896      16.9344     Reserved      Reserved     Reserved      Reserved
      512          3.7632          7.5264          11.2896       15.0528      22.5792     Reserved      Reserved     Reserved      Reserved
     1024          7.5264         15.0528          22.5792      Reserved      Reserved    Reserved      Reserved     Reserved      Reserved
     2048          15.0528       Reserved         Reserved      Reserved      Reserved    Reserved      Reserved     Reserved      Reserved


The status register ASI_STS (P0_R21), captures the device auto detect result for the FSYNC frequency and
the BCLK to FSYNC ratio. If the device finds any unsupported combinations of FSYNC frequency and BCLK to
FSYNC ratios, the device generates an ASI clock-error interrupt and mutes the record channels accordingly.
The device uses an integrated, low-jitter, phase-locked loop (PLL) to generate internal clocks required for the
ADC modulator and digital filter engine, as well as other control blocks. The device also supports an option

Copyright © 2021 Texas Instruments Incorporated                                                               Submit Document Feedback           25
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                  www.ti.com

to use BCLK, GPIO1, or the GPIx pin (as MCLK) as the audio clock source without using the PLL to reduce
power consumption. However, the ADC performance may degrade based on jitter from the external clock
source, and some processing features may not be supported if the external audio clock source frequency is
not high enough. Therefore, TI recommends using the PLL for high-performance applications. More details and
information on how to configure and use the device in low-power mode without using the PLL are discussed in
the TLV320ADCx120 Power Consumption Matrix Across Various Usage Scenarios application report.
The device also supports an audio bus master mode operation using the GPIO1 or GPIx pin (as MCLK) as
the reference input clock source and supports various flexible options and a wide variety of system clocks.
More details and information on master mode configuration and operation are discussed in the Configuring and
Operating TLV320ADCx120 as an Audio Bus Master application report.
The audio bus clock error detection and auto-detect feature automatically generates all internal clocks, but can
be disabled using the ASI_ERR (P0_R9_D5) and AUTO_CLK_CFG (P0_R19_D6) register bits, respectively.
In the system, this disable feature can be used to support custom clock frequencies that are not covered by
the auto detect scheme. For such application use cases, care must be taken to ensure that the multiple clock
dividers are all configured appropriately. Therefore, TI recommends using the PPC3 GUI for device configuration
settings; for more details see the ADCx120EVM-PDK Evaluation module user's guide and the PurePath™
console graphical development suite.
8.3.3 Input Channel Configurations
The device consists of two pairs of analog input pins (INxP and INxM) that can be configured as differential
inputs or single-ended inputs for the recording channel. The device supports simultaneous recording of up
to two channels using the high-performance multichannel ADC. The input source for the analog pins can be
from electret condenser analog microphones, micro-electro-mechanical system (MEMS) analog microphones,
or line-in (auxiliary) inputs from the system board. Additionally, if the application uses digital PDM microphones
for the recording, then the IN2P_GPI1, IN2M_GPO1, GPIO1, and MICBIAS_GPI2 pins can be reconfigured in
the device to support up to four channels for the digital microphone recording. The device can also support
simultaneous recording on two analog and two digital microphone channels. Table 8-8 shows the input source
selection for the record channel.
                               Table 8-8. Input Source Selection for the Record Channel
     P0_R60_D[6:5] : CH1_INSRC[1:0]                          INPUT CHANNEL 1 RECORD SOURCE SELECTION
                                          Analog differential input for channel 1 (this setting is valid only when the GPI1 and GPO1 pin
                00 (default)
                                          functions are disabled)
                                          Analog single-ended input for channel 1 (this setting is valid only when the GPI1 and GPO1
                    01
                                          pin functions are disabled)
                                          Digital PDM input for channel 1 (configure the GPIx and GPOx pin accordingly for PDMDIN1
                    10
                                          and PDMCLK)
                    11                    Reserved (do not use this setting)


Similarly, the input source selection setting for input channel 2, channel 3, and channel 4 can be configured
using the CH2_INSRC[1:0] (P0_R65_D[6:5]), CH3_INSRC[1:0] (P0_R70_D[6:5]), and CH4_INSRC[1:0]
(P0_R75_D[6:5]) register bits, respectively.
Typically, voice or audio signal inputs are capacitively coupled (AC coupled) to the device; however, the
device also supports an option for DC-coupled inputs to save board space. This configuration can be done
independently for each channel by setting the CH1_DC (P0_R60_D4), CH2_DC (P0_R65_D4), CH3_DC
(P0_R70_D4), and CH4_DC (P0_R75_D4) register bits. The INxM pin can be directly grounded in DC-coupled
mode (see Figure 8-14), but the INxM pin must be grounded after the AC-coupling capacitor in AC-coupled
mode (see Figure 8-15) for the single-ended input configuration. For the best dynamic range performance, the
differential AC-coupled input must be used .




26    Submit Document Feedback                                                                 Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                           TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


              Line or                                                                 Line or
            Microphon e                                                             Microphon e
                                            INxP                                                                 INxP
           Sing le-end ed                                                          Sing le-end ed
               Input                                                                   Input
                                            INxM                                                                INxM


                        GND                   TLV320ADCx120                                   GND                 TLV320ADCx120
      Figure 8-14. Single-Ended, DC-Coupled Input                              Figure 8-15. Single-Ended, AC-Coupled Input
                       Connection                                                               Connection


The device allows for flexibility in choosing the typical input impedance on INxP or INxM from 2.5 kΩ (default),
10 kΩ, and 20 kΩ based on the input source impedance. The higher input impedance results in slightly higher
noise or lower dynamic range. Table 8-9 lists the configuration register settings for the input impedance for the
record channel.
                                  Table 8-9. Input Impedance Selection for the Record Channel
        P0_R60_D[3:2] : CH1_IMP[1:0]                                     CHANNEL 1 INPUT IMPEDANCE SELECTION
                   00 (default)                    Channel 1 input impedance typical value is 2.5 kΩ on INxP or INxM
                        01                         Channel 1 input impedance typical value is 10 kΩ on INxP or INxM
                        10                         Channel 1 input impedance typical value is 20 kΩ on INxP or INxM
                        11                         Reserved (do not use this setting)


Similarly, the input impedance selection setting for input channel 2 can be configured using the CH2_IMP[1:0]
(P0_R65_D[3:2]) register bits.
The value of the coupling capacitor in AC-coupled mode must be chosen so that the high-pass filter formed by
the coupling capacitor and the input impedance do not affect the signal content. Before proper recording can
begin, this coupling capacitor must be charged up to the common-mode voltage at power up. To enable quick
charging, the device has modes to speed up the charging of the coupling capacitor. The default value of the
quick-charge timing is set for a coupling capacitor up to 1 µF. However, if a higher-value capacitor is used in the
system, then the quick-charging timing can be increased by using the INCAP_QCHG (P0_R5_D[5:4]) register
bits. For best distortion performance, use the low-voltage coefficient capacitors for AC coupling.
The TLV320ADC3120 can also support a higher input common-mode tolerance at the expense of noise
performance by a few decibels. The device supports three different modes with different common-mode
tolerances, which can be configured using the CH1_INP_CM_TOL_CFG[1:0] (P0_R58_D[7:6]) register bits.
Table 8-10 lists the configuration register settings for the input impedance for the record channel.
                       Table 8-10. Common-Mode Tolerance Mode Selection for Record Channel
              P0_R58_D[7:6] :                                         CHANNEL 1 INPUT COMMON-MODE TOLERANCE
         CH1_INP_CM_TOL_CFG[1:0]
                                                   Channel 1 input common-mode tolerance of: AC-coupled input = 100 mVPP, DC-coupled
                   00 (default)
                                                   input = 2.82 VPP.
                        01                         Channel 1 input common-mode tolerance of: AC/DC-coupled input = 1 VPP.
                                                   Channel 1 input common-mode tolerance of: AC/DC-coupled input = 0-AVDD (supported
             10 (high CMRR mode)                   only with an input impedance of 10 kΩ and 20 kΩ). For input impedance of 2.5 kΩ, the input
                                                   common-mode tolerance is 0.4 V to 2.6 V.
                        11                         Reserved (do not use this setting)


Similarly, the common-mode tolerance setting for input channel 2 can be configured using the
CH2_INP_CM_TOL_CFG[1:0] (P0_R58_D[5:4]) register bits. See the Input Common Mode Tolerance and High
CMRR modes for TLV320ADCx120 Devices application report for further details.




Copyright © 2021 Texas Instruments Incorporated                                                               Submit Document Feedback          27
                                                      Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                 www.ti.com

8.3.4 Reference Voltage
All audio data converters require a DC reference voltage. The TLV320ADC3120 achieves low-noise
performance by internally generating a low-noise reference voltage. This reference voltage is generated using a
band-gap circuit with high PSRR performance. This audio converter reference voltage must be filtered externally
using a minimum 1-µF capacitor connected from the VREF pin to analog ground (AVSS).
The value of this reference voltage can be configured using the P0_R59_D[1:0] register bits and must be set to
an appropriate value based on the desired full-scale input for the device and the AVDD supply voltage available
in the system. The default VREF value is set to 2.75 V, which in turn supports a 2-VRMS differential full-scale
input to the device. The required minimum AVDD voltage for this mode is 3 V. Table 8-11 lists the various
VREF settings supported along with required AVDD range and the supported full-scale input signal for that
configuration.
                                          Table 8-11. VREF Programmable Settings
                                    VREF OUTPUT         DIFFERENTIAL FULL-      SINGLE-ENDED FULL-
      P0_R59_D[1:0] :            VOLTAGE (Same as          SCALE INPUT             SCALE INPUT                    AVDD RANGE
     ADC_FSCALE[1:0]             Internal ADC VREF)         SUPPORTED               SUPPORTED                    REQUIREMENT
        00 (default)                   2.75 V                  2 VRMS                   1 VRMS                     3 V to 3.6 V
            01                         2.5 V                 1.818 VRMS                0.909 VRMS                 2.8 V to 3.6 V
            10                        1.375 V                  1 VRMS                   0.5 VRMS                  1.7 V to 1.9 V
            11                       Reserved                 Reserved                 Reserved                     Reserved


To achieve low-power consumption, this audio reference block is powered down as described in the Sleep Mode
or Software Shutdown section. When exiting sleep mode, the audio reference block is powered up using the
internal fast-charge scheme and the VREF pin settles to its steady-state voltage after the settling time (a function
of the decoupling capacitor on the VREF pin). This time is approximately equal to 3.5 ms when using a 1-μF
decoupling capacitor. If a higher-value decoupling capacitor is used on the VREF pin, the fast-charge setting
must be reconfigured using the VREF_QCHG (P0_R2_D[4:3]) register bits, which support options of 3.5 ms
(default), 10 ms, 50 ms, or 100 ms.
8.3.5 Programmable Microphone Bias
The device integrates a built-in, low-noise microphone bias pin that can be used in the system for biasing
electret-condenser microphones or providing the supply to the MEMS analog or digital microphone. The
integrated bias amplifier supports up to 5 mA of load current that can be used for multiple microphones and
is designed to provide a combination of high PSRR, low noise, and programmable bias voltages to allow the
biasing to be fine tuned for specific microphone combinations.
When using this MICBIAS pin for biasing or supplying to multiple microphones, avoid any common impedance
on the board layout for the MICBIAS connection to minimize coupling across microphones. Table 8-12 shows the
available microphone bias programmable options.
                                        Table 8-12. MICBIAS Programmable Settings
      P0_R59_D[6:4] : MBIAS_VAL[2:0]             P0_R59_D[1:0] : ADC_FSCALE[1:0]               MICBIAS OUTPUT VOLTAGE
                                                             00 (default)               2.75 V (same as the VREF output)
                 000 (default)                                   01                     2.5 V (same as the VREF output)
                                                                 10                     1.375 V (same as the VREF output)
                                                             00 (default)               3.014 V (1.096 times the VREF output)
                       001                                       01                     2.740 V (1.096 times the VREF output)
                                                                 10                     1.507 V (1.096 times the VREF output)
                  010 to 101                                     XX                     Reserved (do not use these settings)
                       110                                       XX                     Same as AVDD
                       111                                       XX                     Reserved (do not use this setting)




28    Submit Document Feedback                                                               Copyright © 2021 Texas Instruments Incorporated

                                                 Product Folder Links: TLV320ADC3120
                                                                                                                                           TLV320ADC3120
www.ti.com                                                                                             SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

The microphone bias output can be powered on or powered off (default) by configuring the MICBIAS_PDZ
(P0_R117_D7) register bit. Additionally, the device provides an option to configure the GPIO1 or GPIx pin to
directly control the microphone bias output powering on or off. This feature is useful to control the microphone
directly without engaging the host for I2C communication. The MICBIAS_PDZ (P0_R117_D7) register bit value is
ignored if the GPIO1 or GPIx pin is configured to set the microphone bias on or off.
8.3.6 Signal-Chain Processing
The TLV320ADC3120 signal chain is comprised of very-low-noise, high-performance, and low-power analog
blocks and highly flexible and programmable digital processing blocks. The high performance and flexibility
combined with a compact package makes the TLV320ADC3120 optimized for a variety of end-equipments
and applications that require multichannel audio capture. Figure 8-16 shows a conceptual block diagram that
highlights the various building blocks used in the signal chain, and how the blocks interact in the signal chain.
                         PDMCLK
                                               PDM
                         PDMIN              Interface
                                       Digital Microphone


                                                                     M
                         INP                                                        Phase              Decimation
                                                                     U
                                                                                   Calibration           Filters
                                 PGA                                 X
                                                     ADC
                        INM




                                                                                                                               Output
                                                 Gain                  Digital               Biquad        Digital Volume     Channel
                               HPF
                                               Calibration          Summer/Mixer             Filters       Control (DVC)     Data to ASI



                       Other Input Channels Processed Data
                               after Gain Calibration


                                            Figure 8-16. Signal-Chain Processing Flowchart

The front-end PGA is very low noise, with a 120-dB dynamic range performance. Along with a low-noise
and low-distortion, multibit, delta-sigma ADC, the front-end PGA enables the TLV320ADC3120 to record a
far-field audio signal with very high fidelity, both in quiet and loud environments. Moreover, the ADC architecture
has inherent antialias filtering with a high rejection of out-of-band frequency noise around multiple modulator
frequency components. Therefore, the device prevents noise from aliasing into the audio band during ADC
sampling. Further on in the signal chain, an integrated, high-performance multistage digital decimation filter
sharply cuts off any out-of-band frequency noise with high stop-band attenuation.
The device also has an integrated programmable biquad filter that allows for custom low-pass, high-pass, or
any other desired frequency shaping. Thus, the overall signal chain architecture removes the requirement to
add external components for antialiasing low-pass filtering, and thus saves drastically on the external system
component cost and board space. See the TLV320ADCx140 Integrated Analog Anti-Aliasing Filter and Flexible
Digital Filter application report for further details.
The signal chain also consists of various highly programmable digital processing blocks such as phase
calibration, gain calibration, high-pass filter, digital summer or mixer, biquad filters, and volume control. The
details on these processing blocks are discussed further in this section. The device also supports up to four
digital PDM microphone recording channels when the analog record channels are not used. Channels 1 to 2 in
the signal chain block diagram of Figure 8-16 are as described in this section, however, channels 3 to 4 only
support the digital microphone recording option and do not support the digital summer or mixer option.
The desired input channels for recording can be enabled or disabled by using the IN_CH_EN (P0_R115)
register, and the output channels for the audio serial interface can be enabled or disabled by using the
ASI_OUT_EN (P0_R116) register. In general, the device supports simultaneous power-up and power-down of all
active channels for simultaneous recording. However, based on the application needs, if some channels must
be powered-up or powered-down dynamically when the other channel recording is on, then that use case is
supported by setting the DYN_CH_PUPD_EN (P0_R117_D4) register bit to 1'b1.



Copyright © 2021 Texas Instruments Incorporated                                                                             Submit Document Feedback   29
                                                             Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                          www.ti.com

The device supports an input signal bandwidth up to 80 kHz, which allows the high-frequency non-audio signal
to be recorded by using a 176.4-kHz (or higher) sample rate.
For output sample rates of 48 kHz or lower, the device supports all features for 4-channel recording and various
programmable processing blocks. However, for output sample rates higher than 48 kHz, there are limitations in
the number of simultaneous channel recordings supported and the number of biquad filters and such. See the
TLV320ADCx140 Sampling Rates and Programmable Processing Blocks Supported application report for further
details.
8.3.6.1 Programmable Channel Gain and Digital Volume Control
The device has an independent programmable channel gain setting for each input channel that can be set to the
appropriate value based on the maximum input signal expected in the system and the ADC VREF setting used
(see the Reference Voltage section), which determines the ADC full-scale signal level.
Configure the desired channel gain setting before powering up the ADC channel and do not change this setting
when the ADC is powered on. The programmable range supported for each channel gain is from 0 dB to 42
dB in steps of 0.5 dB. To achieve low-noise performance, the device internal logic first maximizes the gain for
the front-end, low-noise analog PGA, which supports a dynamic range of 120 dB, and then applies any residual
programmed channel gain in the digital processing block.
Table 8-13 shows the programmable options available for the channel gain.
                                     Table 8-13. Channel Gain Programmable Settings
      P0_R61_D[7:1] : CH1_GAIN[6:0]                            CHANNEL GAIN SETTING FOR INPUT CHANNEL 1
           000 0000 = 0d (default)          Input channel 1 gain is set to 0 dB
               000 0001 = 1d                Input channel 1 gain is set to 0.5 dB
               000 0010 = 2d                Input channel 1 gain is set to 1 dB
                     …                      …
              101 0011 = 83d                Input channel 1 gain is set to 41.5 dB
              101 0100 = 84d                Input channel 1 gain is set to 42 dB
     101 0101 to 111 1111 = 85d to 127d     Reserved (do not use these settings)


Similarly, the channel gain setting for input channel 2 can be configured using the CH2_GAIN (P0_R66_D[7:1])
register bits. The channel gain feature is not available for the digital microphone record path.
The device also supports gain change when the ADC is enabled. The device supports multiple configurations
to limit the audible artifacts during dynamic gain change. This feature can be configured by using the
OTF_GAIN_CHANGE_CFG (P0_R113_D[7:6]) register bits.
The device also has a programmable digital volume control with a range from –100 dB to +27 dB in steps
of 0.5 dB with the option to mute the channel recording. The digital volume control value can be changed
dynamically when the ADC channel is powered up and recording. During volume control changes, the soft
ramp-up or ramp-down volume feature is used internally to avoid any audible artifacts. Soft-stepping can be
entirely disabled using the DISABLE_SOFT_STEP (P0_R108_D4) register bit.
The digital volume control setting is independently available for each output channel, including the digital
microphone record channel. However, the device also supports an option to gang-up the volume control setting
for all channels together using the channel 1 digital volume control setting, regardless if channel 1 is powered up
or powered down. This gang-up can be enabled using the DVOL_GANG (P0_R108_D7) register bit.




30    Submit Document Feedback                                                         Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                          TLV320ADC3120
www.ti.com                                                                                      SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

Table 8-14 shows the programmable options available for the digital volume control.
                              Table 8-14. Digital Volume Control (DVC) Programmable Settings
       P0_R62_D[7:0] : CH1_DVOL[7:0]                                       DVC SETTING FOR OUTPUT CHANNEL 1
                 0000 0000 = 0d                   Output channel 1 DVC is set to mute
                 0000 0001 = 1d                   Output channel 1 DVC is set to –100 dB
                 0000 0010 = 2d                   Output channel 1 DVC is set to –99.5 dB
                 0000 0011 = 3d                   Output channel 1 DVC is set to –99 dB
                        …                         …
                1100 1000 = 200d                  Output channel 1 DVC is set to –0.5 dB
           1100 1001 = 201d (default)             Output channel 1 DVC is set to 0 dB
                1100 1010 = 202d                  Output channel 1 DVC is set to 0.5 dB
                        …                         …
                1111 1101 = 253d                  Output channel 1 DVC is set to 26 dB
                1111 1110 = 254d                  Output channel 1 DVC is set to 26.5 dB
                1111 1111 = 255d                  Output channel 1 DVC is set to 27 dB


Similarly, the digital volume control setting for output channel 2 to channel 4 can be configured using the
CH2_DVOL (P0_R67) to CH4_DVOL (P0_R77) register bits, respectively.
The internal digital processing engine soft ramps up the volume from a muted level to the programmed volume
level when the channel is powered up, and the internal digital processing engine soft ramps down the volume
from a programmed volume to mute when the channel is powered down. This soft-stepping of volume is done to
prevent abruptly powering up and powering down the record channel. This feature can also be entirely disabled
using the DISABLE_SOFT_STEP (P0_R108_D4) register bit.
8.3.6.2 Programmable Channel Gain Calibration
Along with the programmable channel gain and digital volume, this device also provides programmable channel
gain calibration. The gain of each channel can be finely calibrated or adjusted in steps of 0.1 dB for a range
of –0.8-dB to 0.7-dB gain error. This adjustment is useful when trying to match the gain across channels
resulting from external components and microphone sensitivity. This feature, in combination with the regular
digital volume control, allows the gains across all channels to be matched for a wide gain error range with a
resolution of 0.1 dB. Table 8-15 shows the programmable options available for the channel gain calibration.
                                 Table 8-15. Channel Gain Calibration Programmable Settings
       P0_R63_D[7:4] : CH1_GCAL[3:0]                         CHANNEL GAIN CALIBRATION SETTING FOR INPUT CHANNEL 1
                    0000 = 0d                     Input channel 1 gain calibration is set to –0.8 dB
                    0001 = 1d                     Input channel 1 gain calibration is set to –0.7 dB
                        …                         …
               1000 = 8d (default)                Input channel 1 gain calibration is set to 0 dB
                        …                         …
                    1110 = 14d                    Input channel 1 gain calibration is set to 0.6 dB
                    1111 = 15d                    Input channel 1 gain calibration is set to 0.7 dB


Similarly, the channel gain calibration setting for input channel 2 to channel 4 can be configured using the
CH2_GCAL (P0_R68) to CH4_GCAL (P0_R78) register bits, respectively.




Copyright © 2021 Texas Instruments Incorporated                                                               Submit Document Feedback     31
                                                      Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                           www.ti.com

8.3.6.3 Programmable Channel Phase Calibration
In addition to the gain calibration, the phase delay in each channel can be finely calibrated or adjusted in steps
of one modulator clock cycle for a cycle range of 0 to 255 for the phase error of the analog microphone. The
modulator clock, which is the same clock used for ADC_MOD_CLK, is 6.144 MHz (the output data sample rate
is multiples or submultiples of 48 kHz) or 5.6448 MHz (the output data sample rate is multiples or submultiples
of 44.1 kHz). For the digital microphone interface, the phase calibration clock is dependent on the PDM clock
used. For a PDM_CLK of 6.144 MHz (the output data sample rate is multiples or submultiples of 48 kHz) or
5.6448 MHz (the output data sample rate is multiples or submultiples of 44.1 kHz), the phase calibration clock
is the same as PDM_CLK. For a PDM_CLK equal to or lower than 3.072 MHz (the output data sample rate is
multiples or submultiples of 48 kHz), the phase calibration clock used is 3.072 MHz. Similarly, for a PDM_CLK of
2.8224 MHz, 1.4112 MHz, or 705.6 kHz (the output data sample rate is multiples or submultiples of 44.1 kHz),
and the phase calibration clock used is 2.8224 MHz. This feature is very useful for applications that must match
the phase with fine resolution between each channel, including any phase mismatch across channels resulting
from external components or microphones. Table 8-16 shows the available programmable options for channel
phase calibration for the analog or digital microphone with a PDM_CLK of 6.144 MHz or 5.6448 MHz.
                              Table 8-16. Channel Phase Calibration Programmable Settings
        P0_R64_D[7:0] : CH1_PCAL[7:0]                        CHANNEL PHASE CALIBRATION SETTING FOR INPUT CHANNEL 1
             0000 0000 = 0d (default)            Input channel 1 phase calibration with no delay
                 0000 0001 = 1d                  Input channel 1 phase calibration delay is set to one cycle of the modulator clock
                 0000 0010 = 2d                  Input channel 1 phase calibration delay is set to two cycles of the modulator clock
                        …                        …
                 1111 1110 = 254d                Input channel 1 phase calibration delay is set to 254 cycles of the modulator clock
                 1111 1111 = 255d                Input channel 1 phase calibration delay is set to 255 cycles of the modulator clock


For a digital microphone interface with a PDM_CLK frequency below 3.072 MHz, the phase calibration range
is from 0 to 127 of the phase calibration clock (3.072 MHz for the output data sample rate is multiples or
submultiples of 48 kHz and 2.8224 MHz for the output data sample rate is multiples or submultiples of 44.1 kHz).
This range can be configured using CH1_PCAL[7:1] for channel 1.
Similarly, the channel phase calibration setting for input channel 2 to channel 4 can be configured using the
CH2_PCAL (P0_R69) to CH4_PCAL (P0_R79) register bits, respectively.
The phase calibration feature must not be used when the analog input and PDM input are used together for
simultaneous conversion.
8.3.6.4 Programmable Digital High-Pass Filter
To remove the DC offset component and attenuate the undesired low-frequency noise content in the record data,
the device supports a programmable high-pass filter (HPF). The HPF is not a channel-independent filter setting
but is globally applicable for all ADC channels. This HPF is constructed using the first-order infinite impulse
response (IIR) filter, and is efficient enough to filter out possible DC components of the signal. Table 8-17 shows
the predefined –3-dB cutoff frequencies available that can be set by using the HPF_SEL[1:0] register bits of
P0_R107. Additionally, to achieve a custom –3-dB cutoff frequency for a specific application, the device also
allows the first-order IIR filter coefficients to be programmed when the HPF_SEL[1:0] register bits are set to
2'b00. Figure 8-17 shows a frequency response plot for the HPF filter.
                                              Table 8-17. HPF Programmable Settings
     P0_R107_D[1:0] :        -3-dB CUTOFF FREQUENCY                 -3-dB CUTOFF FREQUENCY AT               -3-dB CUTOFF FREQUENCY AT
      HPF_SEL[1:0]                   SETTING                            16-kHz SAMPLE RATE                      48-kHz SAMPLE RATE
            00              Programmable 1st-order IIR filter       Programmable 1st-order IIR filter        Programmable 1st-order IIR filter
        01 (default)                    0.00025 × fS                              4 Hz                                     12 Hz
            10                           0.002 × fS                              32 Hz                                     96 Hz
            11                           0.008 × fS                             128 Hz                                     384 Hz




32      Submit Document Feedback                                                                        Copyright © 2021 Texas Instruments Incorporated

                                                       Product Folder Links: TLV320ADC3120
                                                                                                                                             TLV320ADC3120
www.ti.com                                                                                                      SBASA91A – DECEMBER 2020 – REVISED JUNE 2021




                                                             3
                                                             0
                                                            -3
                                                            -6
                                                            -9
                                                           -12




                                          Magnitude (dB)
                                                           -15
                                                           -18
                                                           -21
                                                           -24
                                                           -27
                                                           -30
                                                           -33
                                                           -36                           HPF -3 dB Cutoff = 0.00025 u fS
                                                                                         HPF -3 dB Cutoff = 0.002 u fS
                                                           -39
                                                                                         HPF -3 dB Cutoff = 0.008 u fS
                                                           -42
                                                           -45
                                                             5E-5 0.0001              0.001 0.002 0.005 0.01 0.02     0.05
                                                                                Normalized Frequency (1/fS)                HPF_

                                         Figure 8-17. HPF Filter Frequency Response Plot


Equation 1 gives the transfer function for the first-order programmable IIR filter:

                    00 + 01 V F1
      * :V; =
                    231 F &1 V F1                                                                                                                     (1)

The frequency response for this first-order programmable IIR filter with default coefficients is flat at a gain of
0 dB (all-pass filter). The host device can override the frequency response by programming the IIR coefficients
in Table 8-18 to achieve the desired frequency response for high-pass filtering or any other desired filtering. If
HPF_SEL[1:0] are set to 2'b00, the host device must write these coefficients values for the desired frequency
response before powering-up any ADC channel for recording. Table 8-18 shows the filter coefficients for the
first-order IIR filter.
                                                           Table 8-18. 1st-Order IIR Filter Coefficients
                                                                     FILTER                                                        COEFFICIENT REGISTER
                     FILTER                                        COEFFICIENT           DEFAULT COEFFICIENT VALUE                       MAPPING
                                                                           N0                      0x7FFFFFFF                            P4_R72-R75
 Programmable 1st-order IIR filter (can be
                                                                           N1                       0x00000000                           P4_R76-R79
 allocated to HPF or any other desired filter)
                                                                           D1                       0x00000000                           P4_R80-R83




Copyright © 2021 Texas Instruments Incorporated                                                                                   Submit Document Feedback   33
                                                                    Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                     www.ti.com

8.3.6.5 Programmable Digital Biquad Filters
The device supports up to 12 programmable digital biquad filters. These highly efficient filters achieve the
desired frequency response. In digital signal processing, a digital biquad filter is a second-order, recursive linear
filter with two poles and two zeros. Equation 2 gives the transfer function of each biquad filter:

               00 + 201 V F1 + 02 V F2
       * :V; = 31
              2 F 2&1 V F1 F &2 V F2                                                                                                 (2)

The frequency response for the biquad filter section with default coefficients is flat at a gain of 0 dB (all-pass
filter). The host device can override the frequency response by programming the biquad coefficients to achieve
the desired frequency response for a low-pass, high-pass, or any other desired frequency shaping. The
programmable coefficients for the mixer operation are located in the Programmable Coefficient Registers: Page
2 and Programmable Coefficient Registers: Page 3 sections. If biquad filtering is required, then the host device
must write these coefficients values before powering up any ADC channels for recording. As described in Table
8-19, these biquad filters can be allocated for each output channel based on the BIQUAD_CFG[1:0] register
setting of P0_R108. By setting BIQUAD_CFG[1:0] to 2'b00, the biquad filtering for all record channels is disabled
and the host device can choose this setting if no additional filtering is required for the system application. See
the TLV320ADCx140 Programmable Biquad Filter Configuration and Applications application report for further
details.
                             Table 8-19. Biquad Filter Allocation to the Record Output Channel
                                    RECORD OUTPUT CHANNEL ALLOCATION USING P0_R108_D[6:5] REGISTER SETTING
  PROGRAMMABLE                BIQUAD_CFG[1:0] = 2'b01         BIQUAD_CFG[1:0] = 2'b10 (Default)           BIQUAD_CFG[1:0] = 2'b11
   BIQUAD FILTER               (1 Biquad per Channel)             (2 Biquads per Channel)                  (3 Biquads per Channel)
      Biquad filter 1         Allocated to output channel 1       Allocated to output channel 1          Allocated to output channel 1
      Biquad filter 2         Allocated to output channel 2       Allocated to output channel 2          Allocated to output channel 2
      Biquad filter 3         Allocated to output channel 3       Allocated to output channel 3          Allocated to output channel 3
      Biquad filter 4         Allocated to output channel 4       Allocated to output channel 4          Allocated to output channel 4
      Biquad filter 5                   Not used                  Allocated to output channel 1          Allocated to output channel 1
      Biquad filter 6                   Not used                  Allocated to output channel 2          Allocated to output channel 2
      Biquad filter 7                   Not used                  Allocated to output channel 3          Allocated to output channel 3
      Biquad filter 8                   Not used                  Allocated to output channel 4          Allocated to output channel 4
      Biquad filter 9                   Not used                            Not used                     Allocated to output channel 1
      Biquad filter 10                  Not used                            Not used                     Allocated to output channel 2
      Biquad filter 11                  Not used                            Not used                     Allocated to output channel 3
      Biquad filter 12                  Not used                            Not used                     Allocated to output channel 4


Table 8-20 shows the biquad filter coefficients mapping to the register space.
                                   Table 8-20. Biquad Filter Coefficients Register Mapping
     PROGRAMMABLE BIQUAD            BIQUAD FILTER COEFFICIENTS         PROGRAMMABLE BIQUAD             BIQUAD FILTER COEFFICIENTS
           FILTER                       REGISTER MAPPING                     FILTER                        REGISTER MAPPING
           Biquad filter 1                     P2_R8-R27                      Biquad filter 7                      P3_R8-R27
           Biquad filter 2                     P2_R28-R47                     Biquad filter 8                      P3_R28-R47
           Biquad filter 3                     P2_R48-R67                     Biquad filter 9                      P3_R48-R67
           Biquad filter 4                     P2_R68-R87                     Biquad filter 10                     P3_R68-R87
           Biquad filter 5                    P2_R88-R107                     Biquad filter 11                    P3_R88-R107
           Biquad filter 6                   P2_R108-R127                     Biquad filter 12                   P3_R108-R127




34      Submit Document Feedback                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                    Product Folder Links: TLV320ADC3120
                                                                                                                         TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.3.6.6 Programmable Channel Summer and Digital Mixer
For applications that require an even higher SNR than that supported for each channel, the device digital
summing mode can be used. In this mode, the digital record data are summed up across the channel with an
equal weightage factor, which helps in reducing the effective record noise. Table 8-21 lists the configuration
settings available for channel summing mode.
                                 Table 8-21. Channel Summing Mode Programmable Settings
                                                                                                             SNR AND DYNAMIC RANGE
 P0_R107_D[3:2] : CH_SUM[1:0]                 CHANNEL SUMMING MODE FOR INPUT CHANNELS                                BOOST
             00 (default)              Channel summing mode is disabled                                             Not applicable
                                       Output channel 1 = (input channel 1 + input channel 2) / 2            Around 3-dB boost in SNR and
                  01
                                       Output channel 2 = (input channel 1 + input channel 2) / 2                   dynamic range

                  10                   Reserved (do not use this setting)                                           Not applicable
                  11                   Reserved (do not use this setting)                                           Not applicable


The device additionally supports a fully programmable mixer feature that can mix the various input channels
with their custom programmable scale factor to generate the final output channels. The programmable mixer
feature is available only if CH_SUM[1:0] is set to 2'b00. The mixer function is supported for all input channels.
Figure 8-18 shows a block diagram that describes the mixer 1 operation to generate output channel 1. The
programmable coefficients for the mixer operation are located in the Programmable Coefficient Registers: Page
4 section.
                                              Atte nuated by
            Input Chan nel-1
                                               MIX1_CH1
            Pro cessed Da ta
                                                   factor
                                                                                                             Output Ch annel-1
                                                                                           +                 Routed to Bi-Qua d
                                                                                                                   Filte r

                                              Atte nuated by
            Input Chan nel-2
                                               MIX1_CH2
            Pro cessed Da ta
                                                   factor

                                    Figure 8-18. Programmable Digital Mixer Block Diagram

A similar mixer operation is performed by mixer 2 to generate output channel 2.




Copyright © 2021 Texas Instruments Incorporated                                                              Submit Document Feedback       35
                                                     Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                                           www.ti.com

8.3.6.7 Configurable Digital Decimation Filters
The device record channel includes a high dynamic range, built-in digital decimation filter to process the
oversampled data from the multibit delta-sigma (ΔΣ) modulator to generate digital data at the same Nyquist
sampling rate as the FSYNC rate. As illustrated in Figure 8-16, this decimation filter can also be used for
processing the oversampled PDM stream from the digital microphone. The decimation filter can be chosen
from three different types, depending on the required frequency response, group delay, and phase linearity
requirements for the target application. The selection of the decimation filter option can be done by configuring
the DECI_FILT (P0_R107_D[5:4]) register bits. Table 8-22 shows the configuration register setting for the
decimation filter mode selection for the record channel.
                                              Table 8-22. Decimation Filter Mode Selection for the Record Channel
      P0_R107_D[5:4] : DECI_FILT[1:0]                                                                     DECIMATION FILTER MODE SELECTION
                                     00 (default)                                Linear phase filters are used for the decimation
                                            01                                   Low latency filters are used for the decimation
                                            10                                   Ultra-low latency filters are used for the decimation
                                            11                                   Reserved (do not use this setting)


8.3.6.7.1 Linear Phase Filters
The linear phase decimation filters are the default filters set by the device and can be used for all applications
that require a perfect linear phase with zero-phase deviation within the pass-band specification of the filter.
The filter performance specifications and various plots for all supported output sampling rates are listed in this
section.
8.3.6.7.1.1 Sampling Rate: 7.35 kHz to 8 kHz
Figure 8-19 and Figure 8-20 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 7.35 kHz to 8 kHz. Table 8-23 lists the specifications for a decimation
filter with a 7.35-kHz to 8-kHz sampling rate.

                           10                                                                                                      0.5
                            0                                                                                                      0.4
                           -10
                                                                                                                                   0.3
                           -20
                                                                                                                                   0.2
                           -30
         Magnitude (dB)




                                                                                                                  Magnitude (dB)




                           -40                                                                                                     0.1
                           -50                                                                                                       0
                           -60                                                                                                     -0.1
                           -70
                                                                                                                                   -0.2
                           -80
                                                                                                                                   -0.3
                           -90
                          -100                                                                                                     -0.4
                          -110                                                                                                     -0.5
                                 0    0.4    0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                           0   0.05   0.1   0.15 0.2 0.25 0.3 0.35        0.4   0.45   0.5
                                                   Normalized Frequency (1/fS)                D001
                                                                                                                                                           Normalized Frequency (1/fS)                D001

      Figure 8-19. Linear Phase Decimation Filter                                                          Figure 8-20. Linear Phase Decimation Filter Pass-
                 Magnitude Response                                                                                           Band Ripple

                                                         Table 8-23. Linear Phase Decimation Filter Specifications
      PARAMETER                                                       TEST CONDITIONS                                                           MIN                   TYP                MAX                UNIT
 Pass-band ripple                                  Frequency range is 0 to 0.454 × fS                                                         –0.05                                       0.05               dB
                                                   Frequency range is 0.58 × fS to 4 × fS                                                      72.7
 Stop-band attenuation                                                                                                                                                                                       dB
                                                   Frequency range is 4 × fS onwards                                                           81.2
 Group delay or latency                            Frequency range is 0 to 0.454 × fS                                                                                 17.1                                  1/fS




36    Submit Document Feedback                                                                                                                               Copyright © 2021 Texas Instruments Incorporated

                                                                                    Product Folder Links: TLV320ADC3120
                                                                                                                                                                                     TLV320ADC3120
www.ti.com                                                                                                                                 SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.3.6.7.1.2 Sampling Rate: 14.7 kHz to 16 kHz
Figure 8-21 and Figure 8-22 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 14.7 kHz to16 kHz. Table 8-24 lists the specifications for a decimation
filter with a 14.7 kHz to 16-kHz sampling rate.

                            10                                                                                              0.5
                             0                                                                                              0.4
                            -10
                                                                                                                            0.3
                            -20
                                                                                                                            0.2
                            -30
          Magnitude (dB)




                                                                                                           Magnitude (dB)
                            -40                                                                                             0.1
                            -50                                                                                               0
                            -60                                                                                             -0.1
                            -70
                                                                                                                            -0.2
                            -80
                                                                                                                            -0.3
                            -90
                           -100                                                                                             -0.4
                           -110                                                                                             -0.5
                                  0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0    0.05   0.1   0.15 0.2 0.25 0.3 0.35        0.4    0.45   0.5
                                                  Normalized Frequency (1/fS)               D001
                                                                                                                                                     Normalized Frequency (1/fS)                 D001

       Figure 8-21. Linear Phase Decimation Filter                                                  Figure 8-22. Linear Phase Decimation Filter Pass-
                  Magnitude Response                                                                                   Band Ripple

                                                        Table 8-24. Linear Phase Decimation Filter Specifications
       PARAMETER                                                    TEST CONDITIONS                                                     MIN                  TYP                   MAX             UNIT
 Pass-band ripple                                 Frequency range is 0 to 0.454 × fS                                                   –0.05                                        0.05                dB
                                                  Frequency range is 0.58 × fS to 4 × fS                                                73.3
 Stop-band attenuation                                                                                                                                                                                  dB
                                                  Frequency range is 4 × fS onwards                                                     95.0
 Group delay or latency                           Frequency range is 0 to 0.454 × fS                                                                         15.7                                      1/fS


8.3.6.7.1.3 Sampling Rate: 22.05 kHz to 24 kHz
Figure 8-23 and Figure 8-24 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 22.05 kHz to 24 kHz. Table 8-25 lists the specifications for a decimation
filter with a 22.05-kHz to 24-kHz sampling rate.

                            10                                                                                              0.5
                             0                                                                                              0.4
                            -10
                                                                                                                            0.3
                            -20
                                                                                                                            0.2
                            -30
          Magnitude (dB)




                                                                                                           Magnitude (dB)




                            -40                                                                                             0.1
                            -50                                                                                               0
                            -60                                                                                             -0.1
                            -70
                                                                                                                            -0.2
                            -80
                                                                                                                            -0.3
                            -90
                           -100                                                                                             -0.4
                           -110                                                                                             -0.5
                                  0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0    0.05   0.1   0.15 0.2 0.25 0.3 0.35        0.4    0.45   0.5
                                                  Normalized Frequency (1/fS)               D001
                                                                                                                                                     Normalized Frequency (1/fS)                 D001

       Figure 8-23. Linear Phase Decimation Filter                                                  Figure 8-24. Linear Phase Decimation Filter Pass-
                  Magnitude Response                                                                                   Band Ripple

                                                        Table 8-25. Linear Phase Decimation Filter Specifications
       PARAMETER                                                   TEST CONDITIONS                                                 MIN                    TYP                      MAX            UNIT
 Pass-band ripple                                 Frequency range is 0 to 0.454 × fS                                          –0.05                                                0.05                dB
                                                  Frequency range is 0.58 × fS to 4 × fS                                           73.0
 Stop-band attenuation                                                                                                                                                                                 dB
                                                  Frequency range is 4 × fS onwards                                                96.4
 Group delay or latency                           Frequency range is 0 to 0.454 × fS                                                                      16.6                                         1/fS



Copyright © 2021 Texas Instruments Incorporated                                                                                                                   Submit Document Feedback                    37
                                                                                 Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                                    www.ti.com

8.3.6.7.1.4 Sampling Rate: 29.4 kHz to 32 kHz
Figure 8-25 and Figure 8-26 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 29.4 kHz to 32 kHz. Table 8-26 lists the specifications for a decimation
filter with a 29.4-kHz to 32-kHz sampling rate.

                           10                                                                                               0.5
                            0                                                                                               0.4
                           -10
                                                                                                                            0.3
                           -20
                                                                                                                            0.2
                           -30
         Magnitude (dB)




                                                                                                          Magnitude (dB)
                           -40                                                                                              0.1
                           -50                                                                                               0
                           -60                                                                                             -0.1
                           -70
                                                                                                                           -0.2
                           -80
                                                                                                                           -0.3
                           -90
                          -100                                                                                             -0.4
                          -110                                                                                             -0.5
                                 0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0   0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45   0.5
                                                 Normalized Frequency (1/fS)               D001
                                                                                                                                                   Normalized Frequency (1/fS)                 D001

      Figure 8-25. Linear Phase Decimation Filter                                                  Figure 8-26. Linear Phase Decimation Filter Pass-
                 Magnitude Response                                                                                   Band Ripple

                                                       Table 8-26. Linear Phase Decimation Filter Specifications
      PARAMETER                                                  TEST CONDITIONS                                              MIN                       TYP                      MAX            UNIT
 Pass-band ripple                                Frequency range is 0 to 0.454 × fS                                         –0.05                                                0.05                dB
                                                 Frequency range is 0.58 × fS to 4 × fS                                       73.7
 Stop-band attenuation                                                                                                                                                                               dB
                                                 Frequency range is 4 × fS onwards                                          107.2
 Group delay or latency                          Frequency range is 0 to 0.454 × fS                                                                     16.9                                         1/fS


8.3.6.7.1.5 Sampling Rate: 44.1 kHz to 48 kHz
Figure 8-27 and Figure 8-28 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 44.1 kHz to 48 kHz. Table 8-27 lists the specifications for a decimation
filter with a 44.1-kHz to 48-kHz sampling rate.

                           10                                                                                               0.5
                            0                                                                                               0.4
                           -10
                                                                                                                            0.3
                           -20
                                                                                                                            0.2
                           -30
         Magnitude (dB)




                                                                                                          Magnitude (dB)




                           -40                                                                                              0.1
                           -50                                                                                               0
                           -60                                                                                             -0.1
                           -70
                                                                                                                           -0.2
                           -80
                                                                                                                           -0.3
                           -90
                          -100                                                                                             -0.4
                          -110                                                                                             -0.5
                                 0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0   0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45   0.5
                                                 Normalized Frequency (1/fS)               D001
                                                                                                                                                   Normalized Frequency (1/fS)                 D001

      Figure 8-27. Linear Phase Decimation Filter                                                  Figure 8-28. Linear Phase Decimation Filter Pass-
                 Magnitude Response                                                                                   Band Ripple

                                                       Table 8-27. Linear Phase Decimation Filter Specifications
      PARAMETER                                               TEST CONDITIONS                                              MIN                       TYP                     MAX                UNIT
 Pass-band ripple                                Frequency range is 0 to 0.454 × fS                           –0.05                                                              0.05                dB
                                                 Frequency range is 0.58 × fS to 4 × fS                                    73.8
 Stop-band attenuation                                                                                                                                                                               dB
                                                 Frequency range is 4 × fS onwards                                         98.1
 Group delay or latency                          Frequency range is 0 to 0.454 × fS                                                                  17.1                                        1/fS



38    Submit Document Feedback                                                                                                                       Copyright © 2021 Texas Instruments Incorporated

                                                                                Product Folder Links: TLV320ADC3120
                                                                                                                                                                                     TLV320ADC3120
www.ti.com                                                                                                                                SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.3.6.7.1.6 Sampling Rate: 88.2 kHz to 96 kHz
Figure 8-29 and Figure 8-30 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 88.2 kHz to 96 kHz. Table 8-28 lists the specifications for a decimation
filter with an 88.2-kHz to 96-kHz sampling rate.

                            10                                                                                              0.5
                             0                                                                                              0.4
                            -10
                                                                                                                            0.3
                            -20
                                                                                                                            0.2
                            -30
          Magnitude (dB)




                                                                                                           Magnitude (dB)
                            -40                                                                                             0.1
                            -50                                                                                               0
                            -60                                                                                             -0.1
                            -70
                                                                                                                            -0.2
                            -80
                                                                                                                            -0.3
                            -90
                           -100                                                                                             -0.4
                           -110                                                                                             -0.5
                                  0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0   0.05    0.1   0.15 0.2 0.25 0.3 0.35        0.4    0.45   0.5
                                                  Normalized Frequency (1/fS)               D001
                                                                                                                                                     Normalized Frequency (1/fS)                 D001

       Figure 8-29. Linear Phase Decimation Filter                                                  Figure 8-30. Linear Phase Decimation Filter Pass-
                  Magnitude Response                                                                                   Band Ripple

                                                        Table 8-28. Linear Phase Decimation Filter Specifications
       PARAMETER                                                 TEST CONDITIONS                                              MIN                         TYP                      MAX            UNIT
 Pass-band ripple                                 Frequency range is 0 to 0.454 × fS                                        –0.05                                                  0.05                dB
                                                  Frequency range is 0.58 × fS to 4 × fS                                     73.6
 Stop-band attenuation                                                                                                                                                                                 dB
                                                  Frequency range is 4 × fS onwards                                          97.9
 Group delay or latency                           Frequency range is 0 to 0.454 × fS                                                                      17.1                                     1/fS


8.3.6.7.1.7 Sampling Rate: 176.4 kHz to 192 kHz
Figure 8-31 and Figure 8-32 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 176.4 kHz to 192 kHz. Table 8-29 lists the specifications for a decimation
filter with a 176.4-kHz to 192-kHz sampling rate.

                            10                                                                                              0.5
                             0                                                                                              0.4
                            -10
                                                                                                                            0.3
                            -20
                                                                                                                            0.2
                            -30
          Magnitude (dB)




                                                                                                           Magnitude (dB)




                            -40                                                                                             0.1
                            -50                                                                                               0
                            -60                                                                                             -0.1
                            -70
                                                                                                                            -0.2
                            -80
                                                                                                                            -0.3
                            -90
                           -100                                                                                             -0.4
                           -110                                                                                             -0.5
                                  0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0    0.05     0.1   0.15    0.2   0.25     0.3        0.35    0.4
                                                  Normalized Frequency (1/fS)               D001                                                    Normalized Frequency (1/fS)                  D001

       Figure 8-31. Linear Phase Decimation Filter                                                  Figure 8-32. Linear Phase Decimation Filter Pass-
                  Magnitude Response                                                                                   Band Ripple

                                                        Table 8-29. Linear Phase Decimation Filter Specifications
       PARAMETER                                                  TEST CONDITIONS                                              MIN                         TYP                     MAX            UNIT
 Pass-band ripple                                 Frequency range is 0 to 0.3 × fS                                           –0.05                                                 0.05                dB
                                                  Frequency range is 0.473 × fS to 4 × fS                                      70.0
 Stop-band attenuation                                                                                                                                                                                 dB
                                                  Frequency range is 4 × fS onwards                                           111.0
 Group delay or latency                           Frequency range is 0 to 0.3 × fS                                                                         11.9                                        1/fS



Copyright © 2021 Texas Instruments Incorporated                                                                                                                   Submit Document Feedback                    39
                                                                                 Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                             www.ti.com

8.3.6.7.1.8 Sampling Rate: 352.8 kHz to 384 kHz
Figure 8-33 and Figure 8-34 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 352.8 kHz to 384 kHz. Table 8-30 lists the specifications for a decimation
filter with a 352.8-kHz to 384-kHz sampling rate.

                           10                                                                                              0.5
                            0                                                                                              0.4
                           -10
                                                                                                                           0.3
                           -20
                                                                                                                           0.2
                           -30
         Magnitude (dB)




                                                                                                          Magnitude (dB)
                           -40                                                                                             0.1
                           -50                                                                                               0
                           -60                                                                                             -0.1
                           -70
                                                                                                                           -0.2
                           -80
                                                                                                                           -0.3
                           -90
                          -100                                                                                             -0.4
                          -110                                                                                             -0.5
                                 0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0   0.05        0.1      0.15     0.2          0.25   0.3
                                                 Normalized Frequency (1/fS)               D001
                                                                                                                                                Normalized Frequency (1/fS)             D001

      Figure 8-33. Linear Phase Decimation Filter                                                  Figure 8-34. Linear Phase Decimation Filter Pass-
                 Magnitude Response                                                                                   Band Ripple

                                                       Table 8-30. Linear Phase Decimation Filter Specifications
      PARAMETER                                                 TEST CONDITIONS                                               MIN                     TYP                     MAX         UNIT
 Pass-band ripple                                Frequency range is 0 to 0.212 × fS                                         –0.05                                             0.05            dB
                                                 Frequency range is 0.58 × fS to 4 × fS                                       70.0
 Stop-band attenuation                                                                                                                                                                        dB
                                                 Frequency range is 4 × fS onwards                                          108.8
 Group delay or latency                          Frequency range is 0 to 0.212 × fS                                                                     7.2                                   1/fS


8.3.6.7.1.9 Sampling Rate: 705.6 kHz to 768 kHz
Figure 8-35 and Figure 8-36 respectively show the magnitude response and the pass-band ripple for a
decimation filter with a sampling rate of 705.6 kHz to 768 kHz. Table 8-31 lists the specifications for a decimation
filter with a 705.6-kHz to 768-kHz sampling rate.

                           10                                                                                              0.5
                            0                                                                                              0.4
                           -10
                                                                                                                           0.3
                           -20
                                                                                                                           0.2
                           -30
         Magnitude (dB)




                                                                                                          Magnitude (dB)




                           -40                                                                                             0.1
                           -50                                                                                               0
                           -60                                                                                             -0.1
                           -70
                                                                                                                           -0.2
                           -80
                                                                                                                           -0.3
                           -90
                          -100                                                                                             -0.4
                          -110                                                                                             -0.5
                                 0   0.4   0.8   1.2 1.6     2    2.4 2.8      3.2   3.6   4                                      0          0.05          0.1            0.15          0.2
                                                 Normalized Frequency (1/fS)               D001
                                                                                                                                                Normalized Frequency (1/fS)             D001

      Figure 8-35. Linear Phase Decimation Filter                                                  Figure 8-36. Linear Phase Decimation Filter Pass-
                 Magnitude Response                                                                                   Band Ripple

                                                       Table 8-31. Linear Phase Decimation Filter Specifications
      PARAMETER                                                 TEST CONDITIONS                                              MIN                      TYP                     MAX         UNIT
 Pass-band ripple                                Frequency range is 0 to 0.113 × fS                                        –0.05                                              0.05            dB
                                                 Frequency range is 0.58 × fS to 2 × fS                                      75.0
 Stop-band attenuation                                                                                                                                                                        dB
                                                 Frequency range is 2 × fS onwards                                           88.0
 Group delay or latency                          Frequency range is 0 to 0.113 × fS                                                                     5.9                                   1/fS



40    Submit Document Feedback                                                                                                                    Copyright © 2021 Texas Instruments Incorporated

                                                                                Product Folder Links: TLV320ADC3120
                                                                                                                                                                        TLV320ADC3120
www.ti.com                                                                                                                          SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.3.6.7.2 Low-Latency Filters
For applications where low latency with minimal phase deviation (within the audio band) is critical, the low-
latency decimation filters on the TLV320ADC3120 can be used. The device supports these filters with a group
delay of approximately seven samples with an almost linear phase response within the 0.365 × fS frequency
band. This section provides the filter performance specifications and various plots for all supported output
sampling rates for the low-latency filters.
8.3.6.7.2.1 Sampling Rate: 14.7 kHz to 16 kHz
Figure 8-37 shows the magnitude response and Figure 8-38 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 14.7 kHz to 16 kHz. Table 8-32 lists the specifications for a decimation
filter with a 14.7-kHz to 16-kHz sampling rate.

                      10                                                                                       0.5                                                                    0.5




                                                                                                                                                                                              Phase Deviation from Linear (Degree)
                       0                                                                                       0.4                                                                    0.4
                      -10                                                                                      0.3                                                                    0.3
                      -20
                                                                                                               0.2                                                                    0.2




                                                                                              Magnitude (dB)
                      -30
    Magnitude (dB)




                                                                                                               0.1                                                                    0.1
                      -40
                                                                                                                 0                                                                    0
                      -50
                      -60                                                                                      -0.1                                                                   -0.1

                      -70                                                                                      -0.2                                                                   -0.2
                      -80                                                                                      -0.3                                                                   -0.3
                      -90                                                                                      -0.4         Pass-Band Ripple                                          -0.4
                                                                                                                            Phase Deviation
                     -100                                                                                      -0.5                                                                    -0.5
                     -110                                                                                             0   0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4    0.45   0.5
                            0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                               Normalized Frequency (1/fS)                   D002
                                            Normalized Frequency (1/fS)                D002   Figure 8-38. Low-Latency Decimation Filter Pass-
                     Figure 8-37. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                Magnitude Response

                                                   Table 8-32. Low-Latency Decimation Filter Specifications
                     PARAMETER                              TEST CONDITIONS                                                  MIN                 TYP                 MAX             UNIT
 Pass-band ripple                            Frequency range is 0 to 0.451 × fS                                            –0.05                                      0.05            dB
 Stop-band attenuation                       Frequency range is 0.61 × fS onwards                                            87.3                                                     dB
 Group delay or latency                      Frequency range is 0 to 0.363 × fS                                                                    7.6                                1/fS
 Group delay deviation                       Frequency range is 0 to 0.363 × fS                                           –0.022                                     0.022            1/fS
 Phase deviation                             Frequency range is 0 to 0.363 × fS                                            –0.21                                      0.25          Degrees




Copyright © 2021 Texas Instruments Incorporated                                                                                                          Submit Document Feedback                                                    41
                                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                           www.ti.com

8.3.6.7.2.2 Sampling Rate: 22.05 kHz to 24 kHz
Figure 8-39 shows the magnitude response and Figure 8-40 shows the pass-band ripple and phase deviation
for a decimation filter with a sampling rate of 22.05 kHz to 24 kHz. Table 8-33 lists the specifications for a
decimation filter with a 22.05-kHz to 24-kHz sampling rate.

                       10                                                                                       0.5                                                                      0.5




                                                                                                                                                                                                 Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      0.4
                       -10                                                                                      0.3                                                                      0.3
                       -20
                                                                                                                0.2                                                                      0.2




                                                                                               Magnitude (dB)
                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      0.1
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -0.1

                       -70                                                                                      -0.2                                                                     -0.2
                       -80                                                                                      -0.3                                                                     -0.3
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -0.4
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -0.5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D002
                                             Normalized Frequency (1/fS)                D002   Figure 8-40. Low-Latency Decimation Filter Pass-
                      Figure 8-39. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                 Magnitude Response

                                                    Table 8-33. Low-Latency Decimation Filter Specifications
                      PARAMETER                           TEST CONDITIONS                                                    MIN                 TYP                    MAX            UNIT
 Pass-band ripple                             Frequency range is 0 to 0.459 × fS                                            –0.01                                       0.01             dB
 Stop-band attenuation                        Frequency range is 0.6 × fS onwards                                            87.2                                                        dB
 Group delay or latency                       Frequency range is 0 to 0.365 × fS                                                                   7.5                                  1/fS
 Group delay deviation                        Frequency range is 0 to 0.365 × fS                                           –0.026                                   0.026               1/fS
 Phase deviation                              Frequency range is 0 to 0.365 × fS                                            –0.26                                       0.30          Degrees


8.3.6.7.2.3 Sampling Rate: 29.4 kHz to 32 kHz
Figure 8-41 shows the magnitude response and Figure 8-42 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 29.4 kHz to 32 kHz. Table 8-34 lists the specifications for a decimation
filter with a 29.4-kHz to 32-kHz sampling rate.

                       10                                                                                       0.5                                                                      0.5


                                                                                                                                                                                                 Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      0.4
                       -10                                                                                      0.3                                                                      0.3
                       -20
                                                                                                                0.2                                                                      0.2
                                                                                               Magnitude (dB)




                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      0.1
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -0.1

                       -70                                                                                      -0.2                                                                     -0.2
                       -80                                                                                      -0.3                                                                     -0.3
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -0.4
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -0.5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D002
                                             Normalized Frequency (1/fS)                D002   Figure 8-42. Low-Latency Decimation Filter Pass-
                      Figure 8-41. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                 Magnitude Response




42                    Submit Document Feedback                                                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                                           Product Folder Links: TLV320ADC3120
                                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                           SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                                   Table 8-34. Low-Latency Decimation Filter Specifications
                     PARAMETER                           TEST CONDITIONS                                                   MIN                 TYP                     MAX             UNIT
 Pass-band ripple                            Frequency range is 0 to 0.457 × fS                                           –0.04                                        0.04             dB
 Stop-band attenuation                       Frequency range is 0.6 × fS onwards                                           88.3                                                         dB
 Group delay or latency                      Frequency range is 0 to 0.368 × fS                                                                  8.7                                    1/fS
 Group delay deviation                       Frequency range is 0 to 0.368 × fS                                       –0.026                                       0.026                1/fS
 Phase deviation                             Frequency range is 0 to 0.368 × fS                                           –0.26                                        0.31           Degrees


8.3.6.7.2.4 Sampling Rate: 44.1 kHz to 48 kHz
Figure 8-43 shows the magnitude response and Figure 8-44 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 44.1 kHz to 48 kHz. Table 8-35 lists the specifications for a decimation
filter with a 44.1-kHz to 48-kHz sampling rate.

                      10                                                                                       0.5                                                                       0.5




                                                                                                                                                                                                 Phase Deviation from Linear (Degree)
                       0                                                                                       0.4                                                                       0.4
                      -10                                                                                      0.3                                                                       0.3
                      -20
                                                                                                               0.2                                                                       0.2




                                                                                              Magnitude (dB)
                      -30
    Magnitude (dB)




                                                                                                               0.1                                                                       0.1
                      -40
                                                                                                                 0                                                                       0
                      -50
                      -60                                                                                      -0.1                                                                      -0.1

                      -70                                                                                      -0.2                                                                      -0.2
                      -80                                                                                      -0.3                                                                      -0.3
                      -90                                                                                      -0.4           Pass-Band Ripple                                           -0.4
                                                                                                                              Phase Deviation
                     -100                                                                                      -0.5                                                                       -0.5
                     -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4    0.45    0.5
                            0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                    D002
                                            Normalized Frequency (1/fS)                D002   Figure 8-44. Low-Latency Decimation Filter Pass-
                     Figure 8-43. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                Magnitude Response

                                                   Table 8-35. Low-Latency Decimation Filter Specifications
                     PARAMETER                            TEST CONDITIONS                                                  MIN                  TYP                    MAX             UNIT
 Pass-band ripple                             Frequency range is 0 to 0.452 × fS                                      –0.015                                           0.015             dB
 Stop-band attenuation                        Frequency range is 0.6 × fS onwards                                          86.4                                                          dB
 Group delay or latency                       Frequency range is 0 to 0.365 × fS                                                                 7.7                                    1/fS
 Group delay deviation                        Frequency range is 0 to 0.365 × fS                                      –0.027                                           0.027            1/fS
 Phase deviation                              Frequency range is 0 to 0.365 × fS                                          –0.25                                         0.30          Degrees




Copyright © 2021 Texas Instruments Incorporated                                                                                                         Submit Document Feedback                                                        43
                                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                           www.ti.com

8.3.6.7.2.5 Sampling Rate: 88.2 kHz to 96 kHz
Figure 8-45 shows the magnitude response and Figure 8-46 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 88.2 kHz to 96 kHz. Table 8-36 lists the specifications for a decimation
filter with an 88.2-kHz to 96-kHz sampling rate.

                       10                                                                                       0.5                                                                      0.5




                                                                                                                                                                                                 Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      0.4
                       -10                                                                                      0.3                                                                      0.3
                       -20
                                                                                                                0.2                                                                      0.2




                                                                                               Magnitude (dB)
                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      0.1
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -0.1

                       -70                                                                                      -0.2                                                                     -0.2
                       -80                                                                                      -0.3                                                                     -0.3
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -0.4
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -0.5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4    0.45   0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D002
                                             Normalized Frequency (1/fS)                D002   Figure 8-46. Low-Latency Decimation Filter Pass-
                      Figure 8-45. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                 Magnitude Response

                                                    Table 8-36. Low-Latency Decimation Filter Specifications
                      PARAMETER                            TEST CONDITIONS                                                   MIN                  TYP                   MAX             UNIT
 Pass-band ripple                              Frequency range is 0 to 0.466 × fS                                           –0.04                                        0.04            dB
 Stop-band attenuation                         Frequency range is 0.6 × fS onwards                                           86.3                                                        dB
 Group delay or latency                        Frequency range is 0 to 0.365 × fS                                                                  7.7                                   1/fS
 Group delay deviation                         Frequency range is 0 to 0.365 × fS                                          –0.027                                       0.027            1/fS
 Phase deviation                               Frequency range is 0 to 0.365 × fS                                           –0.26                                        0.30          Degrees


8.3.6.7.2.6 Sampling Rate: 176.4 kHz to 192 kHz
Figure 8-47 shows the magnitude response and Figure 8-48 shows the pass-band ripple and phase deviation
for a decimation filter with a sampling rate of 176.4 kHz to 192 kHz. Table 8-37 lists the specifications for a
decimation filter with a 176.4-kHz to 192-kHz sampling rate.

                       10                                                                                       0.5                                                                      0.5


                                                                                                                                                                                                 Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      0.4
                       -10                                                                                      0.3                                                                      0.3
                       -20
                                                                                                                0.2                                                                      0.2
                                                                                               Magnitude (dB)




                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      0.1
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -0.1

                       -70                                                                                      -0.2                                                                     -0.2
                       -80                                                                                      -0.3                                                                     -0.3
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -0.4
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -0.5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4    0.45   0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D002
                                             Normalized Frequency (1/fS)                D002   Figure 8-48. Low-Latency Decimation Filter Pass-
                      Figure 8-47. Low-Latency Decimation Filter                                       Band Ripple and Phase Deviation
                                 Magnitude Response




44                    Submit Document Feedback                                                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                                           Product Folder Links: TLV320ADC3120
                                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                           SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                                   Table 8-37. Low-Latency Decimation Filter Specifications
                     PARAMETER                            TEST CONDITIONS                                                   MIN                 TYP                MAX                UNIT
 Pass-band ripple                            Frequency range is 0 to 463 × fS                                              –0.03                                       0.03            dB
 Stop-band attenuation                       Frequency range is 0.6 × fS onwards                                            85.6                                                       dB
 Group delay or latency                      Frequency range is 0 to 0.365 × fS                                                                  7.7                                   1/fS
 Group delay deviation                       Frequency range is 0 to 0.365 × fS                                           –0.027                                   0.027               1/fS
 Phase deviation                             Frequency range is 0 to 0.365 × fS                                            –0.26                                       0.30          Degrees


8.3.6.7.3 Ultra-Low Latency Filters
For applications where ultra-low latency (within the audio band) is critical, the ultra-low latency decimation filters
on the TLV320ADC3120 can be used. The device supports these filters with a group delay of approximately four
samples with an almost linear phase response within the 0.325 × fS frequency band. This section provides the
filter performance specifications and various plots for all supported output sampling rates for the ultra-low latency
filters.
8.3.6.7.3.1 Sampling Rate: 14.7 kHz to 16 kHz
Figure 8-49 shows the magnitude response and Figure 8-50 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 14.7 kHz to 16 kHz. Table 8-38 lists the specifications for a decimation
filter with a 14.7-kHz to 16-kHz sampling rate.

                      10                                                                                       0.5                                                                      25




                                                                                                                                                                                               Phase Deviation from Linear (Degree)
                       0                                                                                       0.4                                                                      20
                      -10                                                                                      0.3                                                                      15
                      -20
                                                                                                               0.2                                                                      10
                                                                                              Magnitude (dB)




                      -30
    Magnitude (dB)




                                                                                                               0.1                                                                      5
                      -40
                                                                                                                 0                                                                      0
                      -50
                      -60                                                                                      -0.1                                                                     -5

                      -70                                                                                      -0.2                                                                     -10
                      -80                                                                                      -0.3                                                                     -15
                      -90                                                                                      -0.4          Pass-Band Ripple                                           -20
                                                                                                                             Phase Deviation
                     -100                                                                                      -0.5                                                                      -25
                     -110                                                                                             0    0.05    0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                            0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                            Normalized Frequency (1/fS)                D003
                                                                                              Figure 8-50. Ultra-Low-Latency Decimation Filter
   Figure 8-49. Ultra-Low-Latency Decimation Filter                                               Pass-Band Ripple and Phase Deviation
                 Magnitude Response

                                               Table 8-38. Ultra-Low-Latency Decimation Filter Specifications
                     PARAMETER                              TEST CONDITIONS                                                   MIN                  TYP                 MAX            UNIT
 Pass-band ripple                            Frequency range is 0 to 0.45 × fS                                              –0.05                                      0.05            dB
 Stop-band attenuation                       Frequency range is 0.6 × fS onwards                                              87.2                                                     dB
 Group delay or latency                      Frequency range is 0 to 0.325 × fS                                                                     4.3                                1/fS
 Group delay deviation                       Frequency range is 0 to 0.325 × fS                                            –0.512                                  0.512               1/fS
 Phase deviation                             Frequency range is 0 to 0.325 × fS                                             –10.0                                      14.2          Degrees




Copyright © 2021 Texas Instruments Incorporated                                                                                                           Submit Document Feedback                                                    45
                                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                           www.ti.com

8.3.6.7.3.2 Sampling Rate: 22.05 kHz to 24 kHz
Figure 8-51 shows the magnitude response and Figure 8-52 shows the pass-band ripple and phase deviation
for a decimation filter with a sampling rate of 22.05 kHz to 24 kHz. Table 8-39 lists the specifications for a
decimation filter with a 22.05-kHz to 24-kHz sampling rate.

                       10                                                                                       0.5                                                                      25




                                                                                                                                                                                                Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      20
                       -10                                                                                      0.3                                                                      15
                       -20
                                                                                                                0.2                                                                      10




                                                                                               Magnitude (dB)
                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      5
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -5

                       -70                                                                                      -0.2                                                                     -10
                       -80                                                                                      -0.3                                                                     -15
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -20
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -25
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                             Normalized Frequency (1/fS)                D003
                                                                                               Figure 8-52. Ultra-Low-Latency Decimation Filter
     Figure 8-51. Ultra-Low-Latency Decimation Filter                                              Pass-Band Ripple and Phase Deviation
                   Magnitude Response

                                                Table 8-39. Ultra-Low-Latency Decimation Filter Specifications
                      PARAMETER                           TEST CONDITIONS                                                    MIN                 TYP                MAX                UNIT
 Pass-band ripple                             Frequency range is 0 to 0.46 × fS                                             –0.01                                       0.01            dB
 Stop-band attenuation                        Frequency range is 0.6 × fS onwards                                            87.1                                                       dB
 Group delay or latency                       Frequency range is 0 to 0.325 × fS                                                                  4.1                                   1/fS
 Group delay deviation                        Frequency range is 0 to 0.325 × fS                                           –0.514                                   0.514               1/fS
 Phase deviation                              Frequency range is 0 to 0.325 × fS                                            –10.0                                       14.3          Degrees


8.3.6.7.3.3 Sampling Rate: 29.4 kHz to 32 kHz
Figure 8-53 shows the magnitude response and Figure 8-54 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 29.4 kHz to 32 kHz. Table 8-40 lists the specifications for a decimation
filter with a 29.4-kHz to 32-kHz sampling rate.

                       10                                                                                       0.5                                                                      25


                                                                                                                                                                                                Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      20
                       -10                                                                                      0.3                                                                      15
                       -20
                                                                                                                0.2                                                                      10
                                                                                               Magnitude (dB)




                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      5
                       -40
                                                                                                                  0                                                                      0
                       -50
                       -60                                                                                      -0.1                                                                     -5

                       -70                                                                                      -0.2                                                                     -10
                       -80                                                                                      -0.3                                                                     -15
                       -90                                                                                      -0.4           Pass-Band Ripple                                          -20
                                                                                                                               Phase Deviation
                      -100                                                                                      -0.5                                                                      -25
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                             Normalized Frequency (1/fS)                D003
                                                                                               Figure 8-54. Ultra-Low-Latency Decimation Filter
     Figure 8-53. Ultra-Low-Latency Decimation Filter                                              Pass-Band Ripple and Phase Deviation
                   Magnitude Response




46                    Submit Document Feedback                                                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                                           Product Folder Links: TLV320ADC3120
                                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                           SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                               Table 8-40. Ultra-Low-Latency Decimation Filter Specifications
                     PARAMETER                           TEST CONDITIONS                                                   MIN                 TYP                 MAX                UNIT
 Pass-band ripple                            Frequency range is 0 to 0.457 × fS                                           –0.04                                        0.04            dB
 Stop-band attenuation                       Frequency range is 0.6 × fS onwards                                           88.3                                                        dB
 Group delay or latency                      Frequency range is 0 to 0.325 × fS                                                                  5.2                                   1/fS
 Group delay deviation                       Frequency range is 0 to 0.325 × fS                                       –0.492                                       0.492               1/fS
 Phase deviation                             Frequency range is 0 to 0.325 × fS                                            –9.5                                        13.5          Degrees


8.3.6.7.3.4 Sampling Rate: 44.1 kHz to 48 kHz
Figure 8-55 shows the magnitude response and Figure 8-56 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 44.1 kHz to 48 kHz. Table 8-41 lists the specifications for a decimation
filter with a 44.1-kHz to 48-kHz sampling rate.

                      10                                                                                       0.5                                                                      25




                                                                                                                                                                                               Phase Deviation from Linear (Degree)
                       0                                                                                       0.4                                                                      20
                      -10                                                                                      0.3                                                                      15
                      -20
                                                                                                               0.2                                                                      10




                                                                                              Magnitude (dB)
                      -30
    Magnitude (dB)




                                                                                                               0.1                                                                      5
                      -40
                                                                                                                 0                                                                      0
                      -50
                      -60                                                                                      -0.1                                                                     -5

                      -70                                                                                      -0.2                                                                     -10
                      -80                                                                                      -0.3                                                                     -15
                      -90                                                                                      -0.4           Pass-Band Ripple                                          -20
                                                                                                                              Phase Deviation
                     -100                                                                                      -0.5                                                                      -25
                     -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                            0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                            Normalized Frequency (1/fS)                D003
                                                                                              Figure 8-56. Ultra-Low-Latency Decimation Filter
   Figure 8-55. Ultra-Low-Latency Decimation Filter                                               Pass-Band Ripple and Phase Deviation
                 Magnitude Response

                                               Table 8-41. Ultra-Low-Latency Decimation Filter Specifications
                     PARAMETER                            TEST CONDITIONS                                                  MIN                  TYP                    MAX            UNIT
 Pass-band ripple                             Frequency range is 0 to 0.452 × fS                                      –0.015                                       0.015               dB
 Stop-band attenuation                        Frequency range is 0.6 × fS onwards                                          86.4                                                        dB
 Group delay or latency                       Frequency range is 0 to 0.325 × fS                                                                 4.1                                   1/fS
 Group delay deviation                        Frequency range is 0 to 0.325 × fS                                      –0.525                                       0.525               1/fS
 Phase deviation                              Frequency range is 0 to 0.325 × fS                                          –10.3                                        14.5          Degrees




Copyright © 2021 Texas Instruments Incorporated                                                                                                         Submit Document Feedback                                                      47
                                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                          www.ti.com

8.3.6.7.3.5 Sampling Rate: 88.2 kHz to 96 kHz
Figure 8-57 shows the magnitude response and Figure 8-58 shows the pass-band ripple and phase deviation for
a decimation filter with a sampling rate of 88.2 kHz to 96 kHz. Table 8-42 lists the specifications for a decimation
filter with an 88.2-kHz to 96-kHz sampling rate.

                       10                                                                                       0.5                                                                      5




                                                                                                                                                                                               Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      4
                       -10                                                                                      0.3                                                                      3
                       -20
                                                                                                                0.2                                                                      2




                                                                                               Magnitude (dB)
                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      1
                       -40
                       -50                                                                                        0                                                                      0

                       -60                                                                                      -0.1                                                                     -1
                       -70                                                                                      -0.2                                                                     -2
                       -80                                                                                      -0.3                                                                     -3
                       -90                                                                                                     Pass-Band Ripple
                                                                                                                -0.4                                                                     -4
                      -100                                                                                                     Phase Deviation
                                                                                                                -0.5                                                                      -5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                             Normalized Frequency (1/fS)                D003
                                                                                               Figure 8-58. Ultra-Low-Latency Decimation Filter
     Figure 8-57. Ultra-Low-Latency Decimation Filter
                                                                                                   Pass-Band Ripple and Phase Deviation
                   Magnitude Response

                                                Table 8-42. Ultra-Low-Latency Decimation Filter Specifications
                      PARAMETER                            TEST CONDITIONS                                                   MIN                 TYP                MAX               UNIT
 Pass-band ripple                              Frequency range is 0 to 0.466 × fS                                           –0.04                                       0.04           dB
 Stop-band attenuation                         Frequency range is 0.6 × fS onwards                                           86.3                                                      dB
 Group delay or latency                        Frequency range is 0 to 0.1625 × fS                                                                3.7                                  1/fS
 Group delay deviation                         Frequency range is 0 to 0.1625 × fS                                         –0.091                                   0.091              1/fS
 Phase deviation                               Frequency range is 0 to 0.1625 × fS                                          –0.86                                       1.30      Degrees


8.3.6.7.3.6 Sampling Rate: 176.4 kHz to 192 kHz
Figure 8-59 shows the magnitude response and Figure 8-60 shows the pass-band ripple and phase deviation
for a decimation filter with a sampling rate of 176.4 kHz to 192 kHz. Table 8-43 lists the specifications for a
decimation filter with a 176.4-kHz to 192-kHz sampling rate.

                       10                                                                                       0.5                                                                      5


                                                                                                                                                                                               Phase Deviation from Linear (Degree)
                        0                                                                                       0.4                                                                      4
                       -10                                                                                      0.3                                                                      3
                       -20
                                                                                                                0.2                                                                      2
                                                                                               Magnitude (dB)




                       -30
     Magnitude (dB)




                                                                                                                0.1                                                                      1
                       -40
                       -50                                                                                        0                                                                      0

                       -60                                                                                      -0.1                                                                     -1
                       -70                                                                                      -0.2                                                                     -2
                       -80                                                                                      -0.3                                                                     -3
                       -90                                                                                                     Pass-Band Ripple
                                                                                                                -0.4                                                                     -4
                      -100                                                                                                     Phase Deviation
                                                                                                                -0.5                                                                      -5
                      -110                                                                                             0     0.05   0.1   0.15 0.2 0.25 0.3 0.35         0.4   0.45    0.5
                             0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)                   D003
                                             Normalized Frequency (1/fS)                D003
                                                                                               Figure 8-60. Ultra-Low-Latency Decimation Filter
     Figure 8-59. Ultra-Low-Latency Decimation Filter
                                                                                                   Pass-Band Ripple and Phase Deviation
                   Magnitude Response




48                    Submit Document Feedback                                                                                                 Copyright © 2021 Texas Instruments Incorporated

                                                                           Product Folder Links: TLV320ADC3120
                                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                          SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                               Table 8-43. Ultra-Low-Latency Decimation Filter Specifications
                     PARAMETER                            TEST CONDITIONS                                                   MIN                 TYP                    MAX     UNIT
 Pass-band ripple                            Frequency range is 0 to 0.463 × fS                                            –0.03                                       0.03     dB
 Stop-band attenuation                       Frequency range is 0.6 × fS onwards                                            85.6                                                dB
 Group delay or latency                      Frequency range is 0 to 0.085 × fS                                                                   3.7                           1/fS
 Group delay deviation                       Frequency range is 0 to 0.085 × fS                                           –0.024                                   0.024        1/fS
 Phase deviation                             Frequency range is 0 to 0.085 × fS                                            –0.12                                       0.18   Degrees


8.3.6.7.3.7 Sampling Rate: 352.8 kHz to 384 kHz
Figure 8-61 shows the magnitude response and Figure 8-62 shows the pass-band ripple and phase deviation
for a decimation filter with a sampling rate of 352.8 kHz to 384 kHz. Table 8-44 lists the specifications for a
decimation filter with a 352.8-kHz to 384-kHz sampling rate.

                      10                                                                                       0.5                                                               2




                                                                                                                                                                                        Phase Deviation from Linear (Degree)
                       0                                                                                       0.4                                                               1.6
                      -10                                                                                      0.3                                                               1.2
                      -20
                                                                                                               0.2                                                               0.8




                                                                                              Magnitude (dB)
                      -30
    Magnitude (dB)




                                                                                                               0.1                                                               0.4
                      -40
                                                                                                                 0                                                               0
                      -50
                      -60                                                                                      -0.1                                                              -0.4

                      -70                                                                                      -0.2                                                              -0.8
                      -80                                                                                      -0.3                                                              -1.2
                      -90                                                                                      -0.4          Pass-Band Ripple                                    -1.6
                                                                                                                             Phase Deviation
                     -100                                                                                      -0.5                                                              -2
                     -110                                                                                             0           0.05        0.1        0.15           0.2   0.25
                            0   0.4   0.8   1.2 1.6     2    2.4 2.8       3.2   3.6   4                                                 Normalized Frequency (1/fS)           D002
                                            Normalized Frequency (1/fS)                D002   Figure 8-62. Ultra-Low-Latency Decimation Filter
   Figure 8-61. Ultra-Low-Latency Decimation Filter                                               Pass-Band Ripple and Phase Deviation
                 Magnitude Response

                                               Table 8-44. Ultra-Low-Latency Decimation Filter Specifications
                     PARAMETER                            TEST CONDITIONS                                                  MIN                  TYP                    MAX     UNIT
 Pass-band ripple                             Frequency range is 0 to 0.1 × fS                                            –0.04                                        0.01     dB
 Stop-band attenuation                        Frequency range is 0.56 × fS onwards                                         70.1                                                 dB
 Group delay or latency                       Frequency range is 0 to 0.157 × fS                                                                  4.1                           1/fS
 Group delay deviation                        Frequency range is 0 to 0.157 × fS                                          –0.18                                        0.18     1/fS
 Phase deviation                              Frequency range is 0 to 0.157 × fS                                          –0.85                                        2.07   Degrees




Copyright © 2021 Texas Instruments Incorporated                                                                                                         Submit Document Feedback                                               49
                                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                         www.ti.com

8.3.7 Automatic Gain Controller (AGC)
The device includes an automatic gain controller (AGC) for ADC recording. As shown in Figure 8-63, the
AGC can be used to maintain a nominally constant output level when recording speech. Instead of manually
setting the channel gain in AGC mode, the circuitry automatically adjusts the channel gain when the input
signal becomes overly loud or very weak, such as when a person speaking into a microphone moves closer
to or farther from the microphone. The AGC algorithm has several programmable parameters, including target
level, maximum gain allowed, attack and release (or decay) time constants, and noise thresholds that allow the
algorithm to be fine-tuned for any particular application.


                     Input
                    Signal




                   Output                                                                                              Target
                   Signal                                                                                              Level




                      AGC
                      Gain

                                                 Decay Time                                  Attack
                                                                                             Time



                                           Figure 8-63. AGC Characteristics

The target level (AGC_LVL) represents the nominal approximate output level at which the AGC attempts to
hold the ADC output signal level. The TLV320ADC3120 allows programming of different target levels, which can
be programmed from –6 dB to –36 dB relative to a full-scale signal, and the AGC_LVL default value is set to
–34 dB. The target level is recommended to be set with enough margin to prevent clipping when loud sounds
occur. Table 8-45 lists the AGC target level configuration settings.
                               Table 8-45. AGC Target Level Programmable Settings
     P0_R112_D[7:4] : AGC_LVL[3:0]                                 AGC TARGET LEVEL FOR OUTPUT
                 0000                The AGC target level is the –6-dB output signal level
                 0001                The AGC target level is the –8-dB output signal level
                 0010                The AGC target level is the –10-dB output signal level
                  …                  …
             1110 (default)          The AGC target level is the –34-dB output signal level
                 1111                The AGC target level is the –36-dB output signal level




50     Submit Document Feedback                                                                       Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                     TLV320ADC3120
www.ti.com                                                                                 SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

The maximum gain allowed (AGC_MAXGAIN) gives flexibility to the designer to restrict the maximum gain
applied by the AGC. This feature limits the channel gain in situations where environmental noise is greater than
the programmed noise threshold. The AGC_MAXGAIN can be programmed from 3 dB to 42 dB with steps of
3 dB and the default value is set to 24 dB. Table 8-46 lists the AGC_MAXGAIN configuration settings.
                                    Table 8-46. AGC Maximum Gain Programmable Settings
            P0_R112_D[3:0] :                                             AGC MAXIMUM GAIN ALLOWED
           AGC_MAXGAIN[3:0]
                    0000                      The AGC maximum gain allowed is 3 dB
                    0001                      The AGC maximum gain allowed is 6 dB
                    0010                      The AGC maximum gain allowed is 9 dB
                      …                       …
               0111 (default)                 The AGC maximum gain allowed is 24 dB
                      …                       …
                    1110                      The AGC maximum gain allowed is 39 dB
                    1111                      The AGC maximum gain allowed is 42 dB


For further details on the AGC various configurable parameter and application use, see the Using the Automatic
Gain Controller (AGC) in TLV320ADCx120 Family application report.
8.3.8 Voice Activity Detection (VAD)
The TLV320ADC3120 supports voice activity detection (VAD) mode. In this mode, the TLV320ADC3120
continuously monitors one of the input channels for voice detection. The device consumes low quiescent current
from the AVDD supply in this mode. This feature can be enabled by setting VAD_EN (P0_R117_D0) to 1'b1. On
detecting voice activity, the TLV320ADC3120 can alert the host through an interrupt or auto wake up and start
recording based on the I2C programmed configuration. This alert can be configured through the VAD_MODE
(P1_R30_D[7:6]) register bits.
This feature is supported on both the analog and digital microphone interfaces. For lowest power VAD, the
digital microphone interface is recommended. The input channel for the VAD can be selected by setting the
VAD_CH_SEL (P1_R30_D[5:4]) register bits to an appropriate value. See the Using the Voice Activity Detector
(VAD) in the TLV320ADC5120 and TLV320ADC6120 application report for further details.




Copyright © 2021 Texas Instruments Incorporated                                                          Submit Document Feedback     51
                                                     Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                          www.ti.com

8.3.9 Digital PDM Microphone Record Channel
In addition to supporting analog microphones, the device also interfaces to digital pulse-density-modulation
(PDM) microphones and uses high-order and high-performance decimation filters to generate pulse code
modulation (PCM) output data that can be transmitted on the audio serial interface to the host. The device
supports up to four digital microphone recording channels. If the second channel analog microphone is not
used in the system, then the analog input pins (IN2P and IN2M) can be repurposed as the GPI1 and GPO1
pins, respectively, and can be configured for the PDMDIN1 and PDMCLK clocks for digital PDM microphone
recording. GPIO1 or GPI2 (multiplexed with MICBIAS) can be used as PDMDIN2 to enable four-channel PDM
microphone recording. If two-channel analog input recording is needed, MICBIAS (configured as GPI2) and
GPIO1 can be used as PDMDIN and PDMCLK, respectively, to enable two-channel DMIC recording along with
two-channel AIN recording. The device can support a total of four channels at the input (analog and digital).
The device internally generates PDMCLK with a programmable frequency of either 6.144 MHz, 3.072 MHz,
1.536 MHz, or 768 kHz (for output data sample rates in multiples or submultiples of 48 kHz) or 5.6448 MHz,
2.8224 MHz, 1.4112 MHz, or 705.6 kHz (for output data sample rates in multiples or submultiples of 44.1 kHz)
using the PDMCLK_DIV[1:0] (P0_R31_D[1:0]) register bits. PDMCLK can be routed on the GPO1 and GPIO1
pins. This clock can be connected to the external digital microphone device. Figure 8-64 shows a connection
diagram of the digital PDM microphones.
                        VDD
                                         VDD                                     VDD
                                                             DATA                       IOVDD
                                                 Digital
                                                  PDM
                                         SEL   Microphon e

                                                   U1
                                                              CLK
                                         GND
                                   GND


                                                                                                TLV320ADCx120


                        VDD
                                         VDD
                                                             DATA                       GPIx (PDMDINx)
                                                 Digital
                                                  PDM
                                         SEL   Microphon e

                                                   U2
                                                              CLK                       GPO x (PDMCL K)
                                         GND
                                   GND


             Figure 8-64. Digital PDM Microphones Connection Diagram for the TLV320ADC3120

The single-bit output of the external digital microphone device can be connected to the GPIx pin. This single data
line can be shared by two digital microphones to place their data on the opposite edge of PDMCLK. Internally,
the device latches the steady value of the data on either the rising or falling edge of PDMCLK based on the
configuration register bits set in P0_R32_D[7:4]. Figure 8-65 shows the digital PDM microphone interface timing
diagram.

           PDMCLK




           PDMDINx         D1[n]                   D2[n]            D1[n+1]                  D2[n+1]                   D1[n+2]


                          Mic-1                    Mic-2             Mic-1                   Mic-2                     Mic-1
                          Data                     Data              Data                    Data                      Data
                                    th                                            th                                      th
                                   n Sample                                   (n+1) Sample                           (n+2) Sample

                         Figure 8-65. Digital PDM Microphone Protocol Timing Diagram




52    Submit Document Feedback                                                                         Copyright © 2021 Texas Instruments Incorporated

                                                  Product Folder Links: TLV320ADC3120
                                                                                                                  TLV320ADC3120
www.ti.com                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

When the digital microphone is used for recording, the analog blocks of the respective ADC channel
are powered down and bypassed for power efficiency. Use the CH1_INSRC[1:0] (P0_R60_D[6:5]) and
CH2_INSRC[1:0] (P0_R65_D[6:5]) register bits to select the analog microphone or digital microphone for
channel 1 to channel 2. Channel 3 and channel 4 support only the digital microphone interface.
8.3.10 Interrupts, Status, and Digital I/O Pin Multiplexing
Certain events in the device may require host processor intervention and can be used to trigger interrupts to the
host processor. One such event is an audio serial interface (ASI) bus error. The device powers down the record
channels if any faults are detected with the ASI bus error clocks, such as:
•    Invalid FSYNC frequency
•    Invalid SBCLK to FSYNC ratio
•    Long pauses of the SBCLK or FSYNC clocks
When an ASI bus clock error is detected, the device shuts down the record channel as quickly as possible. After
all ASI bus clock errors are resolved, the device volume ramps back to its previous state to recover the record
channel. During an ASI bus clock error, the internal interrupt request (IRQ) interrupt signal asserts low if the
clock error interrupt mask register bit INT_MASK0[7] (P0_R51_D7) is set low. The clock fault is also available for
readback in the latched fault status register bit INT_LTCH0 (P0_R54), which is a read-only register. Reading the
latched fault status register, INT_LTCH0, clears all latched fault status. The device can be additionally configured
to route the internal IRQ interrupt signal on the GPIO1 or GPOx pins and also can be configured as open-drain
outputs so that these pins can be wire-ANDed to the open-drain interrupt outputs of other devices.
The IRQ interrupt signal can either be configured as active low or active high polarity by setting the INT_POL
(P0_R50_D7) register bit. This signal can also be configured as a single pulse or a series of pulses by
programming the INT_EVENT[1:0] (P0_R50_D[6:5]) register bits. If the interrupts are configured as a series of
pulses, the events trigger the start of pulses that stop when the latched fault status register is read to determine
the cause of the interrupt.
The device also supports read-only live-status registers to determine if the channels are powered up or down
and if the device is in sleep mode or not. These status registers are located in the DEV_STS0 (P0_R118) and
DEV_STS1 (P0_R119) register bits.
The device has a multifunctional GPIO1 pin that can be configured for a desired specific function. Additionally,
if the channel is not used for analog input recording, then the analog input pins for that channel (INxP and
INxM) can be repurposed as multifunction pins (GPIx and GPOx) by configuring the CHx_INSRC[1:0] register
bits located in the CHx_CFG0 register. The maximum number of GPO pins supported by the device is four and
the maximum number of GPI pins are four. Table 8-47 lists all possible allocations of these multifunctional pins
for the various features.




Copyright © 2021 Texas Instruments Incorporated                                                       Submit Document Feedback     53
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                  www.ti.com

                                                  Table 8-47. Multifunction Pin Assignments
         ROW                           PIN FUNCTION(3)                        GPIO1               GPO1                  GPI1                 GPI2
           —                                  —                             GPIO1_CFG          GPO1_CFG              GPI1_CFG             GPI2_CFG
           —                                  —                             P0_R33[7:4]        P0_R34[7:4]           P0_R43[6:4]          P0_R43[2:0]
           A                              Pin disabled                          S(1)            S (default)          S (default)           S (default)
           B                     General-purpose output (GPO)                    S                  S                   NS(2)                 NS
           C                         Interrupt output (IRQ)                  S (default)            S                    NS                   NS
           D                    Power down for all ADC channels                  S                 NS                    S                     S
           E                      PDM clock output (PDMCLK)                      S                  S                    NS                   NS
           F                     MiCBIAS on/off input (BIASEN)                   S                 NS                    NS                   NS
           G                      General-purpose input (GPI)                    S                 NS                    S                     S
           H                       Master clock input (MCLK)                     S                 NS                    S                     S
           I                      ASI daisy-chain input (SDIN)                   S                 NS                    S                     S
           J                     PDM data input 1 (PDMDIN1)                      S                 NS                    S                     S
           K                     PDM data input 2 (PDMDIN2)                      S                 NS                    S                     S


(1)     S means the feature mentioned in this row is supported for the respective GPIO1, GPOx, or GPIx pin mentioned in this column.
(2)     NS means the feature mentioned in this row is not supported for the respective GPIO1, GPOx, or GPIx pin mentioned in this column.
(3)     Only the GPIO1 pin is with reference to the IOVDD supply, the other GPOx and GPIx pins are with reference to the AVDD supply and
        their primary pin functions are for the PDMCLK or PDMDIN function.

Each GPOx or GPIOx pin can be independently set for the desired drive configurations setting using the
GPOx_DRV[3:0] or GPIO1_DRV[3:0] register bits. Table 8-48 lists the drive configuration settings.
                                   Table 8-48. GPIO or GPOx Pins Drive Configuration Settings
      P0_R33_D[3:0] : GPIO1_DRV[3:0]                                 GPIO OUTPUT DRIVE CONFIGURATION SETTINGS FOR GPIO1
                    000                            The GPIO1 pin is set to high impedance (floated)
                    001                            The GPIO1 pin is set to be driven active low or active high
                010 (default)                      The GPIO1 pin is set to be driven active low or weak high (on-chip pullup)
                    011                            The GPIO1 pin is set to be driven active low or Hi-Z (floated)
                    100                            The GPIO1 pin is set to be driven weak low (on-chip pulldown) or active high
                    101                            The GPIO1 pin is set to be driven Hi-Z (floated) or active high
                110 and 111                        Reserved (do not use these settings)


Similarly, the GPO1 pin can be configured using the GPO1_DRV(P0_R34) register bits.
When configured as a general-purpose output (GPO), the GPIO1 or GPOx pin values can be driven by writing
the GPIO_VAL or GPOx_VAL (P0_R41) registers. The GPIO_MON (P0_R42) register can be used to readback
the status of the GPIO1 pin when configured as a general-purpose input (GPI). Similarly, the GPI_MON
(P0_R47) register can be used to readback the status of the GPIx pins when configured as a general-purpose
input (GPI).




54      Submit Document Feedback                                                                              Copyright © 2021 Texas Instruments Incorporated

                                                               Product Folder Links: TLV320ADC3120
                                                                                                                  TLV320ADC3120
www.ti.com                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.4 Device Functional Modes
8.4.1 Sleep Mode or Software Shutdown
In sleep mode or software shutdown mode, the device consumes very low quiescent current from the AVDD
supply and, at the same time, allows the I2C communication to wake the device for active operation.
The device enters sleep mode when the host device sets the SLEEP_ENZ (P0_R2_D0) bit to 1'b0. If the
SLEEP_ENZ bit is asserted low when the device is in active mode, the device ramps down the volume on
the record data, powers down the analog and digital blocks, and enters sleep mode. However, the device
still continues to retain the last programmed value of the device configuration registers and programmable
coefficients.
In sleep mode, do not perform any I2C transactions, except for exiting sleep mode in order to enter active mode.
After entering sleep mode, wait at least 10 ms before starting I2C transactions to exit sleep mode.
When exiting sleep mode, the host device must configure the TLV320ADC3120 to use either an external 1.8-V
AREG supply (default setting) or an on-chip-regulator-generated AREG supply. To configure the AREG supply,
write to AREG_SELECT, bit D7 in the same P0_R2 register.
8.4.2 Active Mode
If the host device exits sleep mode by setting the SLEEP_ENZ bit to 1'b1, the device enters active mode. In
active mode, I2C transactions can be done to configure and power-up the device for active operation. After
entering active mode, wait at least 1 ms before starting any I2C transactions in order to allow the device to
complete the internal wake-up sequence.
Read and write operations to the programmable coefficient registers in page 2, page 3, and page 4, and to the
channel configuration registers (CHx_CFG[1:4]), and AGC_CFG0 in page 0 must be done 10 ms after exiting
sleep mode.
After configuring all other registers for the target application and system settings, configure the input and
output channel enable registers, IN_CH_EN (P0_R115) and ASI_OUT_CH_EN (P0_R116), respectively. Lastly,
configure the device power-up register, PWR_CFG (P0_R117). All programmable coefficient values must be
written before powering up the respective channel.
In active mode, the power-up and power-down status of various blocks is monitored by reading the read-only
device status bits located in the DEV_STS0 (P0_R117) and DEV_STS1 (P0_R118) registers.
8.4.3 Software Reset
A software reset can be done any time by asserting the SW_RESET (P0_R1_D0) register bit, which is a
self-clearing bit. This software reset immediately shuts down the device, and restores all device configuration
registers and programmable coefficients to their default values.




Copyright © 2021 Texas Instruments Incorporated                                                       Submit Document Feedback     55
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                              www.ti.com

8.5 Programming
The device contains configuration registers and programmable coefficients that can be set to the desired values
for a specific system and application use. These registers are called device control registers and are each eight
bits in width, mapped using a page scheme.
Each page contains 128 configuration registers. All device configuration registers are stored in page 0, which
is the default page setting at power up and after a software reset. All programmable coefficient registers are
located in page 2, page 3, and page 4. The current page of the device can be switched to a new desired page by
using the PAGE[7:0] bits located in register 0 of every page.
8.5.1 Control Serial Interfaces
The device control registers can be accessed using I2C communication to the device. The device operates with
a fixed I2C address and can be configured using this address.
8.5.1.1 I2C Control Interface
The device supports the I2C control protocol as a slave device, and is capable of operating in standard mode,
fast mode, and fast mode plus. The I2C control protocol requires a 7-bit slave address. The 7-bit slave address
is fixed at 1001110 and cannot be changed. If the I2C_BRDCAST_EN (P0_R2_D2) bit is set to 1'b1, then the
I2C slave address is fixed to 1001100 in order to allow simultaneous I2C broadcast communication to multiple
devices in the system, including the TLV320ADCx140, PCMD3140, and PCMD3180 devices. Table 8-49 lists the
possible device addresses resulting from this configuration.
                                        Table 8-49. I2C Slave Address Settings
              I2C_BRDCAST_EN (P0_R2_D2)                                              I2C SLAVE ADDRESS
                        0 (default)                                                       1001 110
                            1                                                             1001 100


8.5.1.1.1 General I2C Operation
The I2C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits
in a system using serial data transmission. The address and data 8-bit bytes are transferred MSB first. In
addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit.
Each transfer operation begins with the master device driving a start condition on the bus and ends with the
master device driving a stop condition on the bus. The bus uses transitions on the data pin (SDA) while the
clock is at logic high to indicate start and stop conditions. A high-to-low transition on SDA indicates a start, and
a low-to-high transition indicates a stop. Normal data-bit transitions must occur within the low time of the clock
period.
The master device drives a start condition followed by the 7-bit slave address and the read/write (R/W) bit to
open communication with another device and then waits for an acknowledgment condition. The slave device
holds SDA low during the acknowledge clock period to indicate acknowledgment. When this occurs, the master
device transmits the next byte of the sequence. Each slave device is addressed by a unique 7-bit slave
address plus the R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a
wired-AND connection.




56    Submit Document Feedback                                                             Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                                                 TLV320ADC3120
www.ti.com                                                                                                  SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last
word transfers, the master device generates a stop condition to release the bus. Figure 8-66 shows a generic
data transfer sequence.

                                                                                              8- Bit Data for                   8- Bit Data for
                                                                                               Register (N)                     Register (N+1)




                                                           Figure 8-66. Typical I2C Sequence

In the system, use external pullup resistors for the SDA and SCL signals to set the logic high level for the bus.
The SDA and SCL voltages must not exceed the device supply voltage, IOVDD.
8.5.1.1.2 I2C Single-Byte and Multiple-Byte Transfers
The device I2C interface supports both single-byte and multiple-byte read/write operations for all registers.
During multiple-byte read operations, the device responds with data, a byte at a time, starting at the register
assigned, as long as the master device continues to respond with acknowledges.
The device supports sequential I2C addressing. For write transactions, if a register is issued followed by data
for that register and all the remaining registers that follow, a sequential I2C write transaction takes place. For
I2C sequential write transactions, the register issued then serves as the starting point, and the amount of data
subsequently transmitted, before a stop or start is transmitted, determines how many registers are written.
8.5.1.1.2.1 I2C Single-Byte Write
As shown in Figure 8-67, a single-byte data write transfer begins with the master device transmitting a start
condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction
of the data transfer. For a write-data transfer, the read/write bit must be set to 0. After receiving the correct
I2C slave address and the read/write bit, the device responds with an acknowledge bit (ACK). Next, the
master device transmits the register byte corresponding to the device internal register address being accessed.
After receiving the register byte, the device again responds with an acknowledge bit (ACK). Then, the master
transmits the byte of data to be written to the specified register. When finished, the slave device responds with
an acknowledge bit (ACK). Finally, the master device transmits a stop condition to complete the single-byte data
write transfer.
    Start
  Condition                                           Acknowledge                                  Acknowledge                                   Acknowledge



              A6   A5     A4   A3   A2    A1     A0   R/W ACK A7    A6   A5   A4   A3    A2   A1   A0 ACK D7     D6   D5   D4   D3     D2   D1   D0 ACK



                        I2C Device Address and                                Register                                     Data Byte                        Stop
                             Read/Write Bit                                                                                                               Condition


                                                      Figure 8-67. I2C Single-Byte Write Transfer




Copyright © 2021 Texas Instruments Incorporated                                                                                 Submit Document Feedback              57
                                                              Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                          www.ti.com

8.5.1.1.2.2 I2C Multiple-Byte Write
As shown in Figure 8-68, a multiple-byte data write transfer is identical to a single-byte data write transfer except
that multiple data bytes are transmitted by the master device to the slave device. After receiving each data byte,
the device responds with an acknowledge bit (ACK). Finally, the master device transmits a stop condition after
the last data-byte write transfer.




                                                                           Register


                                                         Figure 8-68. I2C Multiple-Byte Write Transfer

8.5.1.1.2.3 I2C Single-Byte Read
As shown in Figure 8-69, a single-byte data read transfer begins with the master device transmitting a start
condition followed by the I2C slave address and the read/write bit. For the data read transfer, both a write
followed by a read are done. Initially, a write is done to transfer the address byte of the internal register address
to be read. As a result, the read/write bit is set to 0.
After receiving the slave address and the read/write bit, the device responds with an acknowledge bit (ACK).
The master device then sends the internal register address byte, after which the device issues an acknowledge
bit (ACK). The master device transmits another start condition followed by the slave address and the read/write
bit again. This time, the read/write bit is set to 1, indicating a read transfer. Next, the device transmits the
data byte from the register address being read. After receiving the data byte, the master device transmits a
not-acknowledge (NACK) followed by a stop condition to complete the single-byte data read transfer.
                                                                                                     Repeat Start
        Start                                                                                         Condition                                                                  Not
      Condition                                 Acknowledge                            Acknowledge                                            Acknowledge                    Acknowledge



                  A6      A5      A1   A0 R/W ACK A7            A6    A5    A4        A0 ACK                        A6   A5      A1     A0 R/W ACK D7        D6         D1   D0 ACK



                       I2C Device Address and                         Register                                       I2C Device Address and                      Data Byte               Stop
                            Read/Write Bit                                                                                Read/Write Bit                                               Condition


                                                              Figure 8-69. I2C Single-Byte Read Transfer

8.5.1.1.2.4 I2C Multiple-Byte Read
As shown in Figure 8-70, a multiple-byte data read transfer is identical to a single-byte data read transfer except
that multiple data bytes are transmitted by the device to the master device. With the exception of the last data
byte, the master device responds with an acknowledge bit after receiving each data byte. After receiving the last
data byte, the master device transmits a not-acknowledge (NACK) followed by a stop condition to complete the
data read transfer.
                                                                                 Repeat Start
                                                                                  Condition
       Start                                                                                                                                                                      Not
     Condition                    Acknowledge                        Acknowledge                               Acknowledge            Acknowledge        Acknowledge          Acknowledge


                  A6        A0 R/W ACK A7           A6   A5          A0 ACK                     A6       A0 R/W ACK D7             D0      ACK D7       D0 ACK D7             D0 ACK



             I2C Device Address and                  Register                            I2C Device Address and          First Data Byte      Other Data Bytes      Last Data Byte        Stop
                  Read/Write Bit                                                              Read/Write Bit                                                                            Condition

                                                         Figure 8-70. I2C Multiple-Byte Read Transfer




58        Submit Document Feedback                                                                                                              Copyright © 2021 Texas Instruments Incorporated

                                                                        Product Folder Links: TLV320ADC3120
                                                                                                                              TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.6 Register Maps
This section describes the control registers for the device in detail. All registers are eight bits in width and are
allocated to device configuration and programmable coefficients settings. These registers are mapped internally
using a page scheme that can be controlled using I2C communication to the device. Each page contains 128
bytes of registers. All device configuration registers are stored in page 0, which is the default page setting at
power up (and after a software reset). All programmable coefficient registers are located in page 2, page 3, and
page 4. The device current page can be switch to a new desired page by using the PAGE[7:0] bits located in
register 0 of every page.
Do not read from or write to reserved pages or reserved registers. Write only default values for the reserved bits
in the valid registers.
The procedure for register access across pages is:
• Select page N (write data N to register 0 regardless of the current page number)
• Read or write data from or to valid registers in page N
• Select the new page M (write data M to register 0 regardless of the current page number)
• Read or write data from or to valid registers in page M
• Repeat as needed
8.6.1 Device Configuration Registers
This section describes the device configuration registers for page 0 and page 1.
8.6.1.1 TLV320ADC3120 Access Codes
Table 8-50 lists the access codes used for the TLV320ADC3120 registers.
                                         Table 8-50. TLV320ADCx120 Access Type Codes
                    ACCESS TYPE                   CODE                    DESCRIPTION
                    Read Type
                    R                             R                       Read
                    R-W                           R/W                     Read or write
                    Write Type
                    W                             W                       Write
                    Reset or Default Value
                    -n                                                    Value after reset or the default value




Copyright © 2021 Texas Instruments Incorporated                                                                    Submit Document Feedback   59
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                         www.ti.com

8.6.2 Page 0 Registers
Table 8-51 lists the memory-mapped registers for the Page 0 registers. All register offset addresses not listed in
Table 8-51 should be considered as reserved locations and the register contents should not be modified.
                                               Table 8-51. PAGE 0 Registers
     Address   Acronym                  Register Name                                     Reset Value            Section
       0x0     PAGE_CFG                 Device page register                              0x00                Section 8.6.2.1
       0x1     SW_RESET                 Software reset register                           0x00                Section 8.6.2.2
       0x2     SLEEP_CFG                Sleep mode register                               0x00                Section 8.6.2.3
       0x5     SHDN_CFG                 Shutdown configuration register                   0x05                Section 8.6.2.4
       0x7     ASI_CFG0                 ASI configuration register 0                      0x30                Section 8.6.2.5
       0x8     ASI_CFG1                 ASI configuration register 1                      0x00                Section 8.6.2.6
       0x9     ASI_CFG2                 ASI configuration register 2                      0x00                Section 8.6.2.7
      0xA      ASI_MIX_CFG              ASI input mixing configuration register           0x00                Section 8.6.2.8
      0xB      ASI_CH1                  Channel 1 ASI slot configuration register         0x00                Section 8.6.2.9
      0xC      ASI_CH2                  Channel 2 ASI slot configuration register         0x01               Section 8.6.2.10
      0xD      ASI_CH3                  Channel 3 ASI slot configuration register         0x02               Section 8.6.2.11
      0xE      ASI_CH4                  Channel 4 ASI slot configuration register         0x03               Section 8.6.2.12
      0x13     MST_CFG0                 ASI master mode configuration register 0          0x02               Section 8.6.2.13
      0x14     MST_CFG1                 ASI master mode configuration register 1          0x48               Section 8.6.2.14
      0x15     ASI_STS                  ASI bus clock monitor status register             0xFF               Section 8.6.2.15
      0x16     CLK_SRC                  Clock source configuration register 0             0x10               Section 8.6.2.16
      0x1F     PDMCLK_CFG               PDM clock generation configuration register       0x40               Section 8.6.2.17
      0x20     PDMIN_CFG                PDM DINx sampling edge register                   0x00               Section 8.6.2.18
      0x21     GPIO_CFG0                GPIO configuration register 0                     0x22               Section 8.6.2.19
      0x22     GPO_CFG0                 GPO configuration register 0                      0x00               Section 8.6.2.20
      0x29     GPO_VAL                  GPIO, GPO output value register                   0x00               Section 8.6.2.21
      0x2A     GPIO_MON                 GPIO monitor value register                       0x00               Section 8.6.2.22
      0x2B     GPI_CFG0                 GPI configuration register 0                      0x00               Section 8.6.2.23
      0x2F     GPI_MON                  GPI monitor value register                        0x00               Section 8.6.2.24
      0x32     INT_CFG                  Interrupt configuration register                  0x00               Section 8.6.2.25
      0x33     INT_MASK0                Interrupt mask register 0                         0xFF               Section 8.6.2.26
      0x36     INT_LTCH0                Latched interrupt readback register 0             0x00               Section 8.6.2.27
      0x3A     CM_TOL_CFG               ADC common mode configuration register            0x00               Section 8.6.2.28
      0x3B     BIAS_CFG                 Bias and ADC configuration register               0x00               Section 8.6.2.29
      0x3C     CH1_CFG0                 Channel 1 configuration register 0                0x00               Section 8.6.2.30
      0x3D     CH1_CFG1                 Channel 1 configuration register 1                0x00               Section 8.6.2.31
      0x3E     CH1_CFG2                 Channel 1 configuration register 2                0xC9               Section 8.6.2.32
      0x3F     CH1_CFG3                 Channel 1 configuration register 3                0x80               Section 8.6.2.33
      0x40     CH1_CFG4                 Channel 1 configuration register 4                0x00               Section 8.6.2.34
      0x41     CH2_CFG0                 Channel 2 configuration register 0                0x00               Section 8.6.2.35
      0x42     CH2_CFG1                 Channel 2 configuration register 1                0x00               Section 8.6.2.36
      0x43     CH2_CFG2                 Channel 2 configuration register 2                0xC9               Section 8.6.2.37
      0x44     CH2_CFG3                 Channel 2 configuration register 3                0x80               Section 8.6.2.38
      0x45     CH2_CFG4                 Channel 2 configuration register 4                0x00               Section 8.6.2.39
      0x48     CH3_CFG2                 Channel 3 configuration register 2                0xC9               Section 8.6.2.40
      0x49     CH3_CFG3                 Channel 3 configuration register 3                0x80               Section 8.6.2.41
      0x4A     CH3_CFG4                 Channel 3 configuration register 4                0x00               Section 8.6.2.42

60     Submit Document Feedback                                                       Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                               TLV320ADC3120
www.ti.com                                                                                          SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                              Table 8-51. PAGE 0 Registers (continued)
   Address       Acronym                              Register Name                                              Reset Value       Section
     0x4D        CH4_CFG2                             Channel 4 configuration register 2                         0xC9          Section 8.6.2.43
      0x4E       CH4_CFG3                             Channel 4 configuration register 3                         0x80          Section 8.6.2.44
      0x4F       CH4_CFG4                             Channel 4 configuration register 4                         0x00          Section 8.6.2.45
      0x6B       DSP_CFG0                             DSP configuration register 0                               0x01          Section 8.6.2.46
     0x6C        DSP_CFG1                             DSP configuration register 1                               0x40          Section 8.6.2.47
      0x70       AGC_CFG0                             AGC configuration register 0                               0xE7          Section 8.6.2.48
      0x71       GAIN_CFG                             Gain change Configuration                                  0x00          Section 8.6.2.49
      0x73       IN_CH_EN                             Input channel enable configuration register                0xC0          Section 8.6.2.50
      0x74       ASI_OUT_CH_EN                        ASI output channel enable configuration register           0x00          Section 8.6.2.51
      0x75       PWR_CFG                              Power up configuration register                            0x00          Section 8.6.2.52
      0x76       DEV_STS0                             Device status value register 0                             0x00          Section 8.6.2.53
      0x77       DEV_STS1                             Device status value register 1                             0x80          Section 8.6.2.54
      0x7E       I2C_CKSUM                            I2C checksum register                                      0x00          Section 8.6.2.55



8.6.2.1 PAGE_CFG Register (Address = 0x0) [Reset = 0x0]
PAGE_CFG is shown in Figure 8-71 and described in Table 8-52.
Return to the Table 8-51.
The device memory map is divided into pages. This register sets the page.
                                                         Figure 8-71. PAGE_CFG Register
         7                  6                     5                   4                 3                2               1              0
                                                                          PAGE[7:0]
                                                                       R/W-00000000b


                                        Table 8-52. PAGE_CFG Register Field Descriptions
      Bit       Field                         Type                Reset         Description
      7-0       PAGE[7:0]                     R/W                 00000000b     These bits set the device page.
                                                                                0d = Page 0
                                                                                1d = Page 1
                                                                                2d to 254d = Page 2 to page 254 respectively
                                                                                255d = Page 255



8.6.2.2 SW_RESET Register (Address = 0x1) [Reset = 0x0]
SW_RESET is shown in Figure 8-72 and described in Table 8-53.
Return to the Table 8-51.
This register is the software reset register. Asserting a software reset places all register values in their default
power-on-reset (POR) state.
                                                         Figure 8-72. SW_RESET Register
         7                  6                     5                   4                 3                2               1              0
                                                                RESERVED                                                           SW_RESET
                                                                R-0000000b                                                           R/W-0b


                                       Table 8-53. SW_RESET Register Field Descriptions
      Bit       Field                         Type                Reset         Description
      7-1       RESERVED                      R                   0000000b      Reserved bits; Write only reset value

Copyright © 2021 Texas Instruments Incorporated                                                                     Submit Document Feedback      61
                                                           Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                   www.ti.com

                             Table 8-53. SW_RESET Register Field Descriptions (continued)
     Bit        Field                   Type         Reset        Description
      0         SW_RESET                R/W          0b           Software reset. This bit is self clearing.
                                                                  0d = Do not reset
                                                                  1d = Reset all registers to their reset values



8.6.2.3 SLEEP_CFG Register (Address = 0x2) [Reset = 0x0]
SLEEP_CFG is shown in Figure 8-73 and described in Table 8-54.
Return to the Table 8-51.
This register configures the regulator, VREF quick charge, I2C broadcast and sleep mode.
                                              Figure 8-73. SLEEP_CFG Register
          7              6              5                  4             3                  2                  1                  0
 AREG_SELEC                  RESERVED                      VREF_QCHG[1:0]            I2C_BRDCAST         RESERVED          SLEEP_ENZ
     T                                                                                    _EN
     R/W-0b                   R/W-00b                          R/W-00b                    R/W-0b             R-0b              R/W-0b


                                  Table 8-54. SLEEP_CFG Register Field Descriptions
     Bit        Field                   Type         Reset        Description
      7         AREG_SELECT             R/W          0b           The analog supply selection from either the internal regulator supply
                                                                  or the external AREG supply.
                                                                  0d = External 1.8-V AREG supply (use this setting when AVDD is 1.8
                                                                  V and short AREG with AVDD)
                                                                  1d = Internally generated 1.8-V AREG supply using an on-chip
                                                                  regulator (use this setting when AVDD is 3.3 V)
     6-5        RESERVED                R/W          00b          Reserved bits; Write only reset values
     4-3        VREF_QCHG[1:0]          R/W          00b          The duration of the quick-charge for the VREF external capacitor is
                                                                  set using an internal series impedance of 200 Ω.
                                                                  0d = VREF quick-charge duration of 3.5 ms (typical)
                                                                  1d = VREF quick-charge duration of 10 ms (typical)
                                                                  2d = VREF quick-charge duration of 50 ms (typical)
                                                                  3d = VREF quick-charge duration of 100 ms (typical)
      2         I2C_BRDCAST_EN          R/W          0b           I2C broadcast addressing setting.
                                                                  0d = I2C broadcast mode disabled
                                                                  1d = I2C broadcast mode enabled; the I2C slave address is fixed at
                                                                  1001 100
      1         RESERVED                R            0b           Reserved bit; Write only reset value
      0         SLEEP_ENZ               R/W          0b           Sleep mode setting.
                                                                  0d = Device is in sleep mode
                                                                  1d = Device is not in sleep mode



8.6.2.4 SHDN_CFG Register (Address = 0x5) [Reset = 0x5]
SHDN_CFG is shown in Figure 8-74 and described in Table 8-55.
Return to the Table 8-51.
This register configures the device shutdown
                                               Figure 8-74. SHDN_CFG Register
          7              6              5                  4             3                  2                  1                  0
              RESERVED                  INCAP_QCHG[1:0]                      RESERVED                               RESERVED
                R-00b                          R/W-00b                          R/W-01b                              R/W-01b




62    Submit Document Feedback                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                                TLV320ADC3120
www.ti.com                                                                                       SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                       Table 8-55. SHDN_CFG Register Field Descriptions
      Bit       Field                         Type             Reset        Description
      7-6       RESERVED                      R                00b          Reserved bits; Write only reset value
      5-4       INCAP_QCHG[1:0]               R/W              00b          The duration of the quick-charge for the external AC-coupling
                                                                            capacitor is set using an internal series impedance of 800 Ω.
                                                                            0d = INxP, INxM quick-charge duration of 2.5 ms (typical)
                                                                            1d = INxP, INxM quick-charge duration of 12.5 ms (typical)
                                                                            2d = INxP, INxM quick-charge duration of 25 ms (typical)
                                                                            3d = INxP, INxM quick-charge duration of 50 ms (typical)
      3-2       RESERVED                      R/W              01b          Reserved bits; Write only reset values
      1-0       RESERVED                      R/W              01b          Reserved bits; Write only reset values



8.6.2.5 ASI_CFG0 Register (Address = 0x7) [Reset = 0x30]
ASI_CFG0 is shown in Figure 8-75 and described in Table 8-56.
Return to the Table 8-51.
This register is the ASI configuration register 0.
                                                         Figure 8-75. ASI_CFG0 Register
           7                6                     5                   4             3                 2                 1                 0
           ASI_FORMAT[1:0]                            ASI_WLEN[1:0]          FSYNC_POL           BCLK_POL            TX_EDGE           TX_FILL
               R/W-00b                                  R/W-11b                 R/W-0b             R/W-0b            R/W-0b            R/W-0b


                                        Table 8-56. ASI_CFG0 Register Field Descriptions
      Bit       Field                         Type             Reset        Description
      7-6       ASI_FORMAT[1:0]               R/W              00b          ASI protocol format.
                                                                            0d = TDM mode
                                                                            1d = I2S mode
                                                                            2d = LJ (left-justified) mode
                                                                            3d = Reserved; Don't use
      5-4       ASI_WLEN[1:0]                 R/W              11b          ASI word or slot length.
                                                                            0d = 16 bits (Recommended this setting to be used with 10-kΩ or
                                                                            20-kΩ input impedance configuration)
                                                                            1d = 20 bits
                                                                            2d = 24 bits
                                                                            3d = 32 bits
       3        FSYNC_POL                     R/W              0b           ASI FSYNC polarity.
                                                                            0d = Default polarity as per standard protocol
                                                                            1d = Inverted polarity with respect to standard protocol
       2        BCLK_POL                      R/W              0b           ASI BCLK polarity.
                                                                            0d = Default polarity as per standard protocol
                                                                            1d = Inverted polarity with respect to standard protocol
       1        TX_EDGE                       R/W              0b           ASI data output (on the primary and secondary data pin) transmit
                                                                            edge.
                                                                            0d = Default edge as per the protocol configuration setting in bit 2
                                                                            (BCLK_POL)
                                                                            1d = Inverted following edge (half cycle delay) with respect to the
                                                                            default edge setting
       0        TX_FILL                       R/W              0b           ASI data output (on the primary and secondary data pin) for any
                                                                            unused cycles
                                                                            0d = Always transmit 0 for unused cycles
                                                                            1d = Always use Hi-Z for unused cycles



8.6.2.6 ASI_CFG1 Register (Address = 0x8) [Reset = 0x0]
ASI_CFG1 is shown in Figure 8-76 and described in Table 8-57.

Copyright © 2021 Texas Instruments Incorporated                                                                   Submit Document Feedback         63
                                                          Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                         www.ti.com

Return to the Table 8-51.
This register is the ASI configuration register 1.
                                                     Figure 8-76. ASI_CFG1 Register
           7                6                 5                  4             3                  2                  1                  0
      TX_LSB                TX_KEEPER[1:0]                                               TX_OFFSET[4:0]
      R/W-0b                      R/W-00b                                                   R/W-00000b


                                       Table 8-57. ASI_CFG1 Register Field Descriptions
      Bit        Field                        Type         Reset        Description
       7         TX_LSB                       R/W          0b           ASI data output (on the primary and secondary data pin) for LSB
                                                                        transmissions.
                                                                        0d = Transmit the LSB for a full cycle
                                                                        1d = Transmit the LSB for the first half cycle and Hi-Z for the second
                                                                        half cycle
      6-5        TX_KEEPER[1:0]               R/W          00b          ASI data output (on the primary and secondary data pin) bus keeper.
                                                                        0d = Bus keeper is always disabled
                                                                        1d = Bus keeper is always enabled
                                                                        2d = Bus keeper is enabled during LSB transmissions only for one
                                                                        cycle
                                                                        3d = Bus keeper is enabled during LSB transmissions only for one
                                                                        and half cycles
      4-0        TX_OFFSET[4:0]               R/W          00000b       ASI data MSB slot 0 offset (on the primary and secondary data pin).
                                                                        0d = ASI data MSB location has no offset and is as per standard
                                                                        protocol
                                                                        1d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode
                                                                        is the left and right slot 0) offset of one BCLK cycle with respect to
                                                                        standard protocol
                                                                        2d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode
                                                                        is the left and right slot 0) offset of two BCLK cycles with respect to
                                                                        standard protocol
                                                                        3d to 30d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ
                                                                        mode is the left and right slot 0) offset assigned as per configuration
                                                                        31d = ASI data MSB location (TDM mode is slot 0 or I2S, LJ mode
                                                                        is the left and right slot 0) offset of 31 BCLK cycles with respect to
                                                                        standard protocol



8.6.2.7 ASI_CFG2 Register (Address = 0x9) [Reset = 0x0]
ASI_CFG2 is shown in Figure 8-77 and described in Table 8-58.
Return to the Table 8-51.
This register is the ASI configuration register 2.
                                                     Figure 8-77. ASI_CFG2 Register
           7                6                 5                  4             3                  2                  1                  0
     ASI_DAISY           RESERVED       ASI_ERR         ASI_ERR_RCO       RESERVED                             RESERVED
                                                             V
      R/W-0b               R-0b             R/W-0b          R/W-0b          R/W-0b                               R-000b


                                       Table 8-58. ASI_CFG2 Register Field Descriptions
      Bit        Field                        Type         Reset        Description
       7         ASI_DAISY                    R/W          0b           ASI daisy chain connection.
                                                                        0d = All devices are connected in the common ASI bus
                                                                        1d = All devices are daisy-chained for the ASI bus. This is supported
                                                                        only if ASI input mixing is disabled, refer register 10 for details on
                                                                        ASI input mixing feature.
       6         RESERVED                     R            0b           Reserved bit; Write only reset value


64     Submit Document Feedback                                                                       Copyright © 2021 Texas Instruments Incorporated

                                                      Product Folder Links: TLV320ADC3120
                                                                                                                             TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                Table 8-58. ASI_CFG2 Register Field Descriptions (continued)
      Bit       Field                         Type           Reset        Description
       5        ASI_ERR                       R/W            0b           ASI bus error detection.
                                                                          0d = Enable bus error detection
                                                                          1d = Disable bus error detection
       4        ASI_ERR_RCOV                  R/W            0b           ASI bus error auto resume.
                                                                          0d = Enable auto resume after bus error recovery
                                                                          1d = Disable auto resume after bus error recovery and remain
                                                                          powered down until the host configures the device
       3        RESERVED                      R/W            0b           Reserved bit; Write only reset value
      2-0       RESERVED                      R              000b         Reserved bits; Write only reset value



8.6.2.8 ASI_MIX_CFG Register (Address = 0xA) [Reset = 0x0]
ASI_MIX_CFG is shown in Figure 8-78 and described in Table 8-59.
Return to the Table 8-51.
This register is the ASI input mixing configuration register.
                                                      Figure 8-78. ASI_MIX_CFG Register
           7                6                     5                4             3                 2                  1                  0
           ASI_MIX_SEL[1:0]                   ASI_GAIN_SEL[1:0]           ASI_IN_INVER        RESERVED            RESERVED       RESERVED
                                                                               SE
               R/W-00b                                 R/W-00b                R/W-0b             R-0b               R-0b            R-0b


                                      Table 8-59. ASI_MIX_CFG Register Field Descriptions
      Bit       Field                         Type           Reset        Description
      7-6       ASI_MIX_SEL[1:0]              R/W            00b          ASI input (from GPIx or GPIO) mixing selection with channel data.
                                                                          0d = No mixing
                                                                          1d = Channel 1 and channel 2 output data mixed with ASI input data
                                                                          on channel 1 (slot 0)
                                                                          2d = Channel 1 and channel 2 output data mixed with ASI input data
                                                                          on channel 2 (slot 1)
                                                                          3d = Mixed both channel data with ASI input data independently.
                                                                          Mixed asi_in_ch_1 with channel 1 output data and similarly mix
                                                                          asi_in_ch_2 with channel 2 output data
      5-4       ASI_GAIN_SEL[1:0]             R/W            00b          ASI input data gain selection before mixing to channel data.
                                                                          0d = No gain
                                                                          1d = Gain asi input data by -6dB
                                                                          2d = Gain asi input data by -12dB
                                                                          3d = Gain asi input data by -18dB
       3        ASI_IN_INVERSE                R/W            0b           Invert ASI input data before mixing to channel data.
                                                                          0d = No inversion done for ASI input data
                                                                          1d = ASI input data inverted before mixing with channel data
       2        RESERVED                      R              0b           Reserved bit; Write only reset value
       1        RESERVED                      R              0b           Reserved bit; Write only reset value
       0        RESERVED                      R              0b           Reserved bit; Write only reset value



8.6.2.9 ASI_CH1 Register (Address = 0xB) [Reset = 0x0]
ASI_CH1 is shown in Figure 8-79 and described in Table 8-60.
Return to the Table 8-51.
This register is the ASI slot configuration register for channel 1.



Copyright © 2021 Texas Instruments Incorporated                                                                  Submit Document Feedback      65
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                   www.ti.com

                                               Figure 8-79. ASI_CH1 Register
       7               6              5                   4             3                   2                  1                  0
           RESERVED                                                         CH1_SLOT[5:0]
             R-00b                                                          R/W-000000b


                                  Table 8-60. ASI_CH1 Register Field Descriptions
     Bit     Field                    Type          Reset        Description
     7-6     RESERVED                 R             00b          Reserved bits; Write only reset value
     5-0     CH1_SLOT[5:0]            R/W           000000b      Channel 1 slot assignment.
                                                                 0d = TDM is slot 0 or I2S, LJ is left slot 0
                                                                 1d = TDM is slot 1 or I2S, LJ is left slot 1
                                                                 2d to 30d = Slot assigned as per configuration
                                                                 31d = TDM is slot 31 or I2S, LJ is left slot 31
                                                                 32d = TDM is slot 32 or I2S, LJ is right slot 0
                                                                 33d = TDM is slot 33 or I2S, LJ is right slot 1
                                                                 34d to 62d = Slot assigned as per configuration
                                                                 63d = TDM is slot 63 or I2S, LJ is right slot 31



8.6.2.10 ASI_CH2 Register (Address = 0xC) [Reset = 0x1]
ASI_CH2 is shown in Figure 8-80 and described in Table 8-61.
Return to the Table 8-51.
This register is the ASI slot configuration register for channel 2.
                                               Figure 8-80. ASI_CH2 Register
       7               6              5                   4             3                   2                  1                  0
           RESERVED                                                         CH2_SLOT[5:0]
             R-00b                                                          R/W-000001b


                                  Table 8-61. ASI_CH2 Register Field Descriptions
     Bit     Field                    Type          Reset        Description
     7-6     RESERVED                 R             00b          Reserved bits; Write only reset value
     5-0     CH2_SLOT[5:0]            R/W           000001b      Channel 2 slot assignment.
                                                                 0d = TDM is slot 0 or I2S, LJ is left slot 0
                                                                 1d = TDM is slot 1 or I2S, LJ is left slot 1
                                                                 2d to 30d = Slot assigned as per configuration
                                                                 31d = TDM is slot 31 or I2S, LJ is left slot 31
                                                                 32d = TDM is slot 32 or I2S, LJ is right slot 0
                                                                 33d = TDM is slot 33 or I2S, LJ is right slot 1
                                                                 34d to 62d = Slot assigned as per configuration
                                                                 63d = TDM is slot 63 or I2S, LJ is right slot 31



8.6.2.11 ASI_CH3 Register (Address = 0xD) [Reset = 0x2]
ASI_CH3 is shown in Figure 8-81 and described in Table 8-62.
Return to the Table 8-51.
This register is the ASI slot configuration register for channel 3.
                                               Figure 8-81. ASI_CH3 Register
       7               6              5                   4             3                   2                  1                  0
           RESERVED                                                         CH3_SLOT[5:0]
             R-00b                                                          R/W-000010b




66    Submit Document Feedback                                                                  Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                   SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                         Table 8-62. ASI_CH3 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-6       RESERVED                      R             00b          Reserved bits; Write only reset value
      5-0       CH3_SLOT[5:0]                 R/W           000010b      Channel 3 slot assignment.
                                                                         0d = TDM is slot 0 or I2S, LJ is left slot 0
                                                                         1d = TDM is slot 1 or I2S, LJ is left slot 1
                                                                         2d to 30d = Slot assigned as per configuration
                                                                         31d = TDM is slot 31 or I2S, LJ is left slot 31
                                                                         32d = TDM is slot 32 or I2S, LJ is right slot 0
                                                                         33d = TDM is slot 33 or I2S, LJ is right slot 1
                                                                         34d to 62d = Slot assigned as per configuration
                                                                         63d = TDM is slot 63 or I2S, LJ is right slot 31



8.6.2.12 ASI_CH4 Register (Address = 0xE) [Reset = 0x3]
ASI_CH4 is shown in Figure 8-82 and described in Table 8-63.
Return to the Table 8-51.
This register is the ASI slot configuration register for channel 4.
                                                       Figure 8-82. ASI_CH4 Register
         7                  6                     5               4             3                   2               1             0
             RESERVED                                                               CH4_SLOT[5:0]
                R-00b                                                               R/W-000011b


                                         Table 8-63. ASI_CH4 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-6       RESERVED                      R             00b          Reserved bits; Write only reset value
      5-0       CH4_SLOT[5:0]                 R/W           000011b      Channel 4 slot assignment.
                                                                         0d = TDM is slot 0 or I2S, LJ is left slot 0
                                                                         1d = TDM is slot 1 or I2S, LJ is left slot 1
                                                                         2d to 30d = Slot assigned as per configuration
                                                                         31d = TDM is slot 31 or I2S, LJ is left slot 31
                                                                         32d = TDM is slot 32 or I2S, LJ is right slot 0
                                                                         33d = TDM is slot 33 or I2S, LJ is right slot 1
                                                                         34d to 62d = Slot assigned as per configuration
                                                                         63d = TDM is slot 63 or I2S, LJ is right slot 31



8.6.2.13 MST_CFG0 Register (Address = 0x13) [Reset = 0x2]
MST_CFG0 is shown in Figure 8-83 and described in Table 8-64.
Return to the Table 8-51.
This register is the ASI master mode configuration register 0.
                                                      Figure 8-83. MST_CFG0 Register
         7                  6                     5               4             3                   2               1             0
 MST_SLV_CFG AUTO_CLK_CF AUTO_MODE_ BCLK_FSYNC_                            FS_MODE                       MCLK_FREQ_SEL[2:0]
                  G        PLL_DIS     GATE
      R/W-0b             R/W-0b             R/W-0b           R/W-0b          R/W-0b                              R/W-010b




Copyright © 2021 Texas Instruments Incorporated                                                               Submit Document Feedback   67
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                      www.ti.com

                                   Table 8-64. MST_CFG0 Register Field Descriptions
     Bit      Field                        Type         Reset        Description
      7       MST_SLV_CFG                  R/W          0b           ASI master or slave configuration register setting.
                                                                     0d = Device is in slave mode (both BCLK and FSYNC are inputs to
                                                                     the device)
                                                                     1d = Device is in master mode (both BCLK and FSYNC are
                                                                     generated from the device)
      6       AUTO_CLK_CFG                 R/W          0b           Automatic clock configuration setting.
                                                                     0d = Auto clock configuration is enabled (all internal clock divider and
                                                                     PLL configurations are auto derived)
                                                                     1d = Auto clock configuration is disabled (custom mode and device
                                                                     GUI must be used for the device configuration settings)
      5       AUTO_MODE_PLL_DIS            R/W          0b           Automatic mode PLL setting.
                                                                     0d = PLL is enabled in auto clock configuration
                                                                     1d = PLL is disabled in auto clock configuration
      4       BCLK_FSYNC_GATE              R/W          0b           BCLK and FSYNC clock gate (valid when the device is in master
                                                                     mode).
                                                                     0d = Do not gate BCLK and FSYNC
                                                                     1d = Force gate BCLK and FSYNC when being transmitted from the
                                                                     device in master mode
      3       FS_MODE                      R/W          0b           Sample rate setting (valid when the device is in master mode).
                                                                     0d = fS is a multiple (or submultiple) of 48 kHz
                                                                     1d = fS is a multiple (or submultiple) of 44.1 kHz
     2-0      MCLK_FREQ_SEL[2:0]           R/W          010b         These bits select the MCLK (GPIO or GPIx) frequency for the PLL
                                                                     source clock input (valid when the device is in master mode and
                                                                     MCLK_FREQ_SEL_MODE = 0).
                                                                     0d = 12 MHz
                                                                     1d = 12.288 MHz
                                                                     2d = 13 MHz
                                                                     3d = 16 MHz
                                                                     4d = 19.2 MHz
                                                                     5d = 19.68 MHz
                                                                     6d = 24 MHz
                                                                     7d = 24.576 MHz



8.6.2.14 MST_CFG1 Register (Address = 0x14) [Reset = 0x48]
MST_CFG1 is shown in Figure 8-84 and described in Table 8-65.
Return to the Table 8-51.
This register is the ASI master mode configuration register 1.
                                                  Figure 8-84. MST_CFG1 Register
          7             6                  5                 4              3                  2                  1                  0
                            FS_RATE[3:0]                                                     FS_BCLK_RATIO[3:0]
                             R/W-0100b                                                             R/W-1000b




68    Submit Document Feedback                                                                     Copyright © 2021 Texas Instruments Incorporated

                                                   Product Folder Links: TLV320ADC3120
                                                                                                                       TLV320ADC3120
www.ti.com                                                                                  SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                        Table 8-65. MST_CFG1 Register Field Descriptions
      Bit       Field                         Type         Reset        Description
      7-4       FS_RATE[3:0]                  R/W          0100b        Programmed sample rate of the ASI bus (not used when the device
                                                                        is configured in slave mode auto clock configuration).
                                                                        0d = 7.35 kHz or 8 kHz
                                                                        1d = 14.7 kHz or 16 kHz
                                                                        2d = 22.05 kHz or 24 kHz
                                                                        3d = 29.4 kHz or 32 kHz
                                                                        4d = 44.1 kHz or 48 kHz
                                                                        5d = 88.2 kHz or 96 kHz
                                                                        6d = 176.4 kHz or 192 kHz
                                                                        7d = 352.8 kHz or 384 kHz
                                                                        8d = 705.6 kHz or 768 kHz
                                                                        9d to 15d = Reserved; Don't use
      3-0       FS_BCLK_RATIO[3:0]            R/W          1000b        Programmed BCLK to FSYNC frequency ratio of the ASI bus (not
                                                                        used when the device is configured in slave mode auto clock
                                                                        configuration).
                                                                        0d = Ratio of 16
                                                                        1d = Ratio of 24
                                                                        2d = Ratio of 32
                                                                        3d = Ratio of 48
                                                                        4d = Ratio of 64
                                                                        5d = Ratio of 96
                                                                        6d = Ratio of 128
                                                                        7d = Ratio of 192
                                                                        8d = Ratio of 256
                                                                        9d = Ratio of 384
                                                                        10d = Ratio of 512
                                                                        11d = Ratio of 1024
                                                                        12d = Ratio of 2048
                                                                        13d to 15d = Reserved; Don't use



8.6.2.15 ASI_STS Register (Address = 0x15) [Reset = 0xFF]
ASI_STS is shown in Figure 8-85 and described in Table 8-66.
Return to the Table 8-51.
This register s the ASI bus clock monitor status register
                                                      Figure 8-85. ASI_STS Register
         7                  6                     5            4               3                2               1               0
                           FS_RATE_STS[3:0]                                                    FS_RATIO_STS[3:0]
                                  R-1111b                                                            R-1111b


                                          Table 8-66. ASI_STS Register Field Descriptions
      Bit       Field                         Type         Reset        Description
      7-4       FS_RATE_STS[3:0]              R            1111b        Detected sample rate of the ASI bus.
                                                                        0d = 7.35 kHz or 8 kHz
                                                                        1d = 14.7 kHz or 16 kHz
                                                                        2d = 22.05 kHz or 24 kHz
                                                                        3d = 29.4 kHz or 32 kHz
                                                                        4d = 44.1 kHz or 48 kHz
                                                                        5d = 88.2 kHz or 96 kHz
                                                                        6d = 176.4 kHz or 192 kHz
                                                                        7d = 352.8 kHz or 384 kHz
                                                                        8d = 705.6 kHz or 768 kHz
                                                                        9d to 14d = Reserved status
                                                                        15d = Invalid sample rate




Copyright © 2021 Texas Instruments Incorporated                                                            Submit Document Feedback       69
                                                      Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                 www.ti.com

                            Table 8-66. ASI_STS Register Field Descriptions (continued)
     Bit      Field                   Type          Reset        Description
     3-0      FS_RATIO_STS[3:0]       R             1111b        Detected BCLK to FSYNC frequency ratio of the ASI bus.
                                                                 0d = Ratio of 16
                                                                 1d = Ratio of 24
                                                                 2d = Ratio of 32
                                                                 3d = Ratio of 48
                                                                 4d = Ratio of 64
                                                                 5d = Ratio of 96
                                                                 6d = Ratio of 128
                                                                 7d = Ratio of 192
                                                                 8d = Ratio of 256
                                                                 9d = Ratio of 384
                                                                 10d = Ratio of 512
                                                                 11d = Ratio of 1024
                                                                 12d = Ratio of 2048
                                                                 13d to 14d = Reserved status
                                                                 15d = Invalid ratio



8.6.2.16 CLK_SRC Register (Address = 0x16) [Reset = 0x10]
CLK_SRC is shown in Figure 8-86 and described in Table 8-67.
Return to the Table 8-51.
This register is the clock source configuration register.
                                               Figure 8-86. CLK_SRC Register
          7             6             5                  4              3                 2                  1                  0
 DIS_PLL_SLV_ MCLK_FREQ_                       MCLK_RATIO_SEL[2:0]                   RESERVED           INV_BCLK_FO       RESERVED
   CLK_SRC     SEL_MODE                                                                                   R_FSYNC
     R/W-0b           R/W-0b                        R/W-010b                           R/W-0b             R/W-0b            R/W-0b


                                  Table 8-67. CLK_SRC Register Field Descriptions
     Bit      Field                   Type          Reset        Description
      7       DIS_PLL_SLV_CLK_SRC R/W               0b           Audio root clock source setting when the device is configured with
                                                                 the PLL disabled in the auto clock configuration for slave mode
                                                                 (AUTO_MODE_PLL_DIS = 1).
                                                                 0d = BCLK is used as the audio root clock source
                                                                 1d = MCLK (GPIO or GPIx) is used as the audio root clock source
                                                                 (the MCLK to FSYNC ratio is as per MCLK_RATIO_SEL setting)
      6       MCLK_FREQ_SEL_MOD       R/W           0b           Master mode MCLK (GPIO or GPIx) frequency selection mode (valid
              E                                                  when the device is in auto clock configuration).
                                                                 0d = MCLK frequency is based on the MCLK_FREQ_SEL (P0_R19)
                                                                 configuration
                                                                 1d = MCLK frequency is specified as a multiple of FSYNC in the
                                                                 MCLK_RATIO_SEL (P0_R22) configuration
     5-3      MCLK_RATIO_SEL[2:0]     R/W           010b         These bits select the MCLK (GPIO or GPIx) to FSYNC ratio for
                                                                 master mode or when MCLK is used as the audio root clock source
                                                                 in slave mode.
                                                                 0d = Ratio of 64
                                                                 1d = Ratio of 256
                                                                 2d = Ratio of 384
                                                                 3d = Ratio of 512
                                                                 4d = Ratio of 768
                                                                 5d = Ratio of 1024
                                                                 6d = Ratio of 1536
                                                                 7d = Ratio of 2304
      2       RESERVED                R/W           0b           Reserved bit; Write only reset value




70    Submit Document Feedback                                                                Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                Table 8-67. CLK_SRC Register Field Descriptions (continued)
      Bit       Field                         Type           Reset        Description
       1        INV_BCLK_FOR_FSYNC            R/W            0b           Invert BCLK polarity only for FSYNC generation in master mode
                                                                          configuration.
                                                                          0d = Do not invert BCLK polarity for FSYNC generation
                                                                          1d = Invert BCLK polarity for FSYNC generation
       0        RESERVED                      R/W            0b           Reserved bit; Write only reset value



8.6.2.17 PDMCLK_CFG Register (Address = 0x1F) [Reset = 0x40]
PDMCLK_CFG is shown in Figure 8-87 and described in Table 8-68.
Return to the Table 8-51.
This register is the PDM clock generation configuration register.
                                                      Figure 8-87. PDMCLK_CFG Register
           7                6                     5                4             3                 2                  1              0
   RESERVED                                                 RESERVED                                                  PDMCLK_DIV[1:0]
      R/W-0b                                                R/W-10000b                                                    R/W-00b


                                     Table 8-68. PDMCLK_CFG Register Field Descriptions
      Bit       Field                         Type           Reset        Description
       7        RESERVED                      R/W            0b           Reserved bit; Write only reset value
      6-2       RESERVED                      R/W            10000b       Reserved bits; Write only reset values
      1-0       PDMCLK_DIV[1:0]               R/W            00b          PDMCLK divider value.
                                                                          0d = PDMCLK is 2.8224 MHz or 3.072 MHz
                                                                          1d = PDMCLK is 1.4112 MHz or 1.536 MHz
                                                                          2d = PDMCLK is 705.6 kHz or 768 kHz
                                                                          3d = PDMCLK is 5.6448 MHz or 6.144 MHz (applicable only for PDM
                                                                          channel 1 and 2)



8.6.2.18 PDMIN_CFG Register (Address = 0x20) [Reset = 0x0]
PDMIN_CFG is shown in Figure 8-88 and described in Table 8-69.
Return to the Table 8-51.
This register is the PDM DINx sampling edge configuration register.
                                                      Figure 8-88. PDMIN_CFG Register
           7                6                     5                4             3                 2                  1              0
 PDMDIN1_EDG            RESERVED                                                     RESERVED
      E
      R/W-0b             R/W-0b                                                      R-000000b


                                       Table 8-69. PDMIN_CFG Register Field Descriptions
      Bit       Field                         Type           Reset        Description
       7        PDMDIN1_EDGE                  R/W            0b           PDMCLK latching edge used for channel 1 and channel 2 data.
                                                                          0d = Channel 1 data are latched on the negative edge, channel 2
                                                                          data are latched on the positive edge
                                                                          1d = Channel 1 data are latched on the positive edge, channel 2 data
                                                                          are latched on the negative edge
       6        RESERVED                      R/W            0b           Reserved bit; Write only reset value
      5-0       RESERVED                      R              000000b      Reserved bits; Write only reset value




Copyright © 2021 Texas Instruments Incorporated                                                                  Submit Document Feedback        71
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                 www.ti.com

8.6.2.19 GPIO_CFG0 Register (Address = 0x21) [Reset = 0x22]
GPIO_CFG0 is shown in Figure 8-89 and described in Table 8-70.
Return to the Table 8-51.
This register is the GPIO configuration register 0.
                                              Figure 8-89. GPIO_CFG0 Register
          7            6               5                 4              3                 2                  1                  0
                        GPIO1_CFG[3:0]                             RESERVED                         GPIO1_DRV[2:0]
                           R/W-0010b                                  R-0b                               R/W-010b


                                 Table 8-70. GPIO_CFG0 Register Field Descriptions
     Bit      Field                    Type         Reset        Description
     7-4      GPIO1_CFG[3:0]           R/W          0010b        GPIO1 configuration.
                                                                 0d = GPIO1 is disabled
                                                                 1d = GPIO1 is configured as a general-purpose output (GPO)
                                                                 2d = GPIO1 is configured as a device interrupt output (IRQ)
                                                                 3d = Reserved; Don't use
                                                                 4d = GPIO1 is configured as a PDM clock output (PDMCLK)
                                                                 5d = Reserved; Don't use
                                                                 6d = Reserved; Don't use
                                                                 7d = PD all ADC channels
                                                                 8d = GPIO1 is configured as an input to control when MICBIAS turns
                                                                 on or off (MICBIAS_EN)
                                                                 9d = GPIO1 is configured as a general-purpose input (GPI)
                                                                 10d = GPIO1 is configured as a master clock input (MCLK)
                                                                 11d = GPIO1 is configured as an ASI input for daisy-chain or ASI
                                                                 input for mixing (SDIN)
                                                                 12d = GPIO1 is configured as a PDM data input for channel 1 and
                                                                 channel 2 (PDMDIN1)
                                                                 13d = GPIO1 is configured as a PDM data input for channel 3 and
                                                                 channel 4 (PDMDIN2)
                                                                 14d to 15d = Reserved; Don't use
      3       RESERVED                 R            0b           Reserved bit; Write only reset value
     2-0      GPIO1_DRV[2:0]           R/W          010b         GPIO1 output drive configuration.
                                                                 0d = Hi-Z output
                                                                 1d = Drive active low and active high
                                                                 2d = Drive active low and weak high
                                                                 3d = Drive active low and Hi-Z
                                                                 4d = Drive weak low and active high
                                                                 5d = Drive Hi-Z and active high
                                                                 6d to 7d = Reserved; Don't use



8.6.2.20 GPO_CFG0 Register (Address = 0x22) [Reset = 0x0]
GPO_CFG0 is shown in Figure 8-90 and described in Table 8-71.
Return to the Table 8-51.
This registeris the GPO configuration register 0.
                                              Figure 8-90. GPO_CFG0 Register
          7            6               5                 4              3                 2                  1                  0
                        GPO1_CFG[3:0]                              RESERVED                         GPO1_DRV[2:0]
                           R/W-0000b                                  R-0b                               R/W-000b




72    Submit Document Feedback                                                                Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                           TLV320ADC3120
www.ti.com                                                                                   SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                        Table 8-71. GPO_CFG0 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-4       GPO1_CFG[3:0]                 R/W           0000b        IN2M_GPO1 (GPO1) configuration.
                                                                         0d = GPO1 is disabled
                                                                         1d = GPO1 is configured as a general-purpose output (GPO)
                                                                         2d = GPO1 is configured as a device interrupt output (IRQ)
                                                                         3d = Reserved; Don't use
                                                                         4d = GPO1 is configured as a PDM clock output (PDMCLK)
                                                                         5d to 15d = Reserved; Don't use
       3        RESERVED                      R             0b           Reserved bit; Write only reset value
      2-0       GPO1_DRV[2:0]                 R/W           000b         IN2M_GPO1 (GPO1) output drive configuration.
                                                                         0d = Hi-Z output
                                                                         1d = Drive active low and active high
                                                                         2d = Reserved; Don't use
                                                                         3d = Drive active low and Hi-Z
                                                                         4d = Reserved; Don't use
                                                                         5d = Drive Hi-Z and active high
                                                                         6d to 7d = Reserved; Don't use



8.6.2.21 GPO_VAL Register (Address = 0x29) [Reset = 0x0]
GPO_VAL is shown in Figure 8-91 and described in Table 8-72.
Return to the Table 8-51.
This register is the GPIO and GPO output value register.
                                                      Figure 8-91. GPO_VAL Register
           7                6                     5              4              3                 2                  1             0
   GPIO1_VAL            GPO1_VAL                                                    RESERVED
      R/W-0b             R/W-0b                                                     R-000000b


                                         Table 8-72. GPO_VAL Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        GPIO1_VAL                     R/W           0b           GPIO1 output value when configured as a GPO.
                                                                         0d = Drive the output with a value of 0
                                                                         1d = Drive the output with a value of 1
       6        GPO1_VAL                      R/W           0b           GPO1 output value when configured as a GPO.
                                                                         0d = Drive the output with a value of 0
                                                                         1d = Drive the output with a value of 1
      5-0       RESERVED                      R             000000b      Reserved bits; Write only reset value



8.6.2.22 GPIO_MON Register (Address = 0x2A) [Reset = 0x0]
GPIO_MON is shown in Figure 8-92 and described in Table 8-73.
Return to the Table 8-51.
This register is the GPIO monitor value register.
                                                      Figure 8-92. GPIO_MON Register
           7                6                     5              4              3                 2                  1             0
   GPIO1_MON                                                               RESERVED
       R-0b                                                               R-0000000b




Copyright © 2021 Texas Instruments Incorporated                                                                 Submit Document Feedback   73
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                  www.ti.com

                                   Table 8-73. GPIO_MON Register Field Descriptions
      Bit       Field                   Type         Reset        Description
       7        GPIO1_MON               R            0b           GPIO1 monitor value when configured as a GPI.
                                                                  0d = Input monitor value 0
                                                                  1d = Input monitor value 1
      6-0       RESERVED                R            0000000b     Reserved bits; Write only reset value



8.6.2.23 GPI_CFG0 Register (Address = 0x2B) [Reset = 0x0]
GPI_CFG0 is shown in Figure 8-93 and described in Table 8-74.
Return to the Table 8-51.
This register is the GPI configuration register 0.
                                               Figure 8-93. GPI_CFG0 Register
           7               6            5                 4              3                 2                  1                  0
     RESERVED                      GPI1_CFG[2:0]                    RESERVED                          GPI2_CFG[2:0]
       R-0b                          R/W-000b                          R-0b                               R/W-000b


                                   Table 8-74. GPI_CFG0 Register Field Descriptions
      Bit       Field                   Type         Reset        Description
       7        RESERVED                R            0b           Reserved bit; Write only reset value
      6-4       GPI1_CFG[2:0]           R/W          000b         IN2P_GPI1 (GPI1) configuration.
                                                                  0d = GPI1 is disabled
                                                                  1d = GPI1 is configured as a general-purpose input (GPI)
                                                                  2d = GPI1 is configured as a master clock input (MCLK)
                                                                  3d = GPI1 is configured as an ASI input for daisy-chain or ASI input
                                                                  for mixing (SDIN)
                                                                  4d = GPI1 is configured as a PDM data input for channel 1 and
                                                                  channel 2 (PDMDIN1)
                                                                  5d = GPI1 is configured as a PDM data input for channel 3 and
                                                                  channel 4 (PDMDIN2)
                                                                  6d = Reserved; Don't use
                                                                  7d = PD all ADC channels
       3        RESERVED                R            0b           Reserved bit; Write only reset value
      2-0       GPI2_CFG[2:0]           R/W          000b         MICBIAS as GPI2 configuration.
                                                                  0d = GPI2 is disabled
                                                                  1d = GPI2 is configured as a general-purpose input (GPI)
                                                                  2d = GPI2 is configured as a master clock input (MCLK)
                                                                  3d = GPI2 is configured as an ASI input for daisy-chain or ASI input
                                                                  for mixing (SDIN)
                                                                  4d = GPI2 is configured as a PDM data input for channel 1 and
                                                                  channel 2 (PDMDIN1)
                                                                  5d = GPI2 is configured as a PDM data input for channel 3 and
                                                                  channel 4 (PDMDIN2)
                                                                  6d = Reserved; Don't use
                                                                  7d = PD all ADC channels



8.6.2.24 GPI_MON Register (Address = 0x2F) [Reset = 0x0]
GPI_MON is shown in Figure 8-94 and described in Table 8-75.
Return to the Table 8-51.
This regiser is the GPI monitor value register.
                                                Figure 8-94. GPI_MON Register
           7               6            5                 4              3                 2                  1                  0
     GPI1_MON           GPI2_MON                                              RESERVED

74     Submit Document Feedback                                                                Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                              TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                             Figure 8-94. GPI_MON Register (continued)
       R-0b               R-0b                                                       R-000000b


                                         Table 8-75. GPI_MON Register Field Descriptions
      Bit       Field                         Type          Reset         Description
       7        GPI1_MON                      R             0b            GPI1 monitor value when configured as a GPI.
                                                                          0d = Input monitor value 0
                                                                          1d = Input monitor value 1
       6        GPI2_MON                      R             0b            GPI2 monitor value when MICBIAS is configured as a GPI.
                                                                          0d = Input monitor value 0
                                                                          1d = Input monitor value 1
      5-0       RESERVED                      R             000000b       Reserved bits; Write only reset value



8.6.2.25 INT_CFG Register (Address = 0x32) [Reset = 0x0]
INT_CFG is shown in Figure 8-95 and described in Table 8-76.
Return to the Table 8-51.
This regiser is the interrupt configuration register.
                                                       Figure 8-95. INT_CFG Register
           7                6                     5               4              3                  2                 1                 0
     INT_POL                 INT_EVENT[1:0]                           RESERVED              LTCH_READ_C                   RESERVED
                                                                                                 FG
      R/W-0b                     R/W-00b                                R-00b                   R/W-0b                       R-00b


                                         Table 8-76. INT_CFG Register Field Descriptions
      Bit       Field                         Type          Reset         Description
       7        INT_POL                       R/W           0b            Interrupt polarity.
                                                                          0d = Active low (IRQZ)
                                                                          1d = Active high (IRQ)
      6-5       INT_EVENT[1:0]                R/W           00b           Interrupt event configuration.
                                                                          0d = INT asserts on any unmasked latched interrupts event
                                                                          Dont use
                                                                          2d = INT asserts for 2 ms (typical) for every 4-ms (typical) duration
                                                                          on any unmasked latched interrupts event
                                                                          3d = INT asserts for 2 ms (typical) one time on each pulse for any
                                                                          unmasked interrupts event
      4-3       RESERVED                      R             00b           Reserved bits; Write only reset value
       2        LTCH_READ_CFG                 R/W           0b            Interrupt latch registers readback configuration.
                                                                          0d = All interrupts can be read through the LTCH registers
                                                                          1d = Only unmasked interrupts can be read through the LTCH
                                                                          registers
      1-0       RESERVED                      R             00b           Reserved bits; Write only reset value



8.6.2.26 INT_MASK0 Register (Address = 0x33) [Reset = 0xFF]
INT_MASK0 is shown in Figure 8-96 and described in Table 8-77.
Return to the Table 8-51.
This register is the interrupt masks register 0.
                                                      Figure 8-96. INT_MASK0 Register
           7                6                     5               4              3                  2                 1                 0
   INT_MASK0            INT_MASK0        INT_MASK0         INT_MASK0        INT_MASK0         RESERVED            RESERVED        RESERVED


Copyright © 2021 Texas Instruments Incorporated                                                                 Submit Document Feedback          75
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                     www.ti.com

                                     Figure 8-96. INT_MASK0 Register (continued)
      R/W-1b            R/W-1b       R/W-1b           R/W-1b          R/W-1b              R/W-1b             R/W-1b             R/W-1b


                                   Table 8-77. INT_MASK0 Register Field Descriptions
       Bit     Field                   Type          Reset        Description
       7       INT_MASK0               R/W           1b           ASI clock error mask.
                                                                  0d = Do not mask
                                                                  1d = Mask
       6       INT_MASK0               R/W           1b           PLL Lock interrupt mask.
                                                                  0d = Do not mask
                                                                  1d = Mask
       5       INT_MASK0               R/W           1b           ASI input mixing saturation alert mask.
                                                                  0d = Do not mask
                                                                  1d = Mask
       4       INT_MASK0               R/W           1b           VAD Power up detect interrupt mask.
                                                                  0d = Do not mask
                                                                  1d = Mask
       3       INT_MASK0               R/W           1b           VAD Power down detect interrupt mask.
                                                                  0d = Do not mask
                                                                  1d = Mask
       2       RESERVED                R/W           1b           Reserved bit; Write only reset value
       1       RESERVED                R/W           1b           Reserved bit; Write only reset value
       0       RESERVED                R/W           1b           Reserved bit; Write only reset value



8.6.2.27 INT_LTCH0 Register (Address = 0x36) [Reset = 0x0]
INT_LTCH0 is shown in Figure 8-97 and described in Table 8-78.
Return to the Table 8-51.
This register is the latched Interrupt readback register 0.
                                              Figure 8-97. INT_LTCH0 Register
           7               6            5                 4              3                   2                   1                  0
     INT_LTCH0         INT_LTCH0    INT_LTCH0       INT_LTCH0       INT_LTCH0         RESERVED             RESERVED           RESERVED
       R-0b              R-0b         R-0b             R-0b             R-0b               R-0b                R-0b               R-0b


                                   Table 8-78. INT_LTCH0 Register Field Descriptions
       Bit     Field                   Type          Reset        Description
       7       INT_LTCH0               R             0b           Interrupt caused by an ASI bus clock error (self-clearing bit).
                                                                  0d = No interrupt
                                                                  1d = Interrupt
       6       INT_LTCH0               R             0b           Interrupt caused by PLL LOCK (self-clearing bit).
                                                                  0d = No interrupt
                                                                  1d = Interrupt
       5       INT_LTCH0               R             0b           Interrupt caused by ASI input mixing channel saturation alert (self
                                                                  clearing bit).
                                                                  0d = No interrupt
                                                                  1d = Interrupt
       4       INT_LTCH0               R             0b           Interrupt caused by VAD power up detect (self clearing bit).
                                                                  0d = No interrupt
                                                                  1d = Interrupt
       3       INT_LTCH0               R             0b           Interrupt caused by VAD power down detect (self clearing bit).
                                                                  0d = No interrupt
                                                                  1d = Interrupt
       2       RESERVED                R             0b           Reserved bit; Write only reset value
       1       RESERVED                R             0b           Reserved bit; Write only reset value

76     Submit Document Feedback                                                                   Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                      SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                Table 8-78. INT_LTCH0 Register Field Descriptions (continued)
      Bit       Field                         Type           Reset        Description
       0        RESERVED                      R              0b           Reserved bit; Write only reset value



8.6.2.28 CM_TOL_CFG Register (Address = 0x3A) [Reset = 0x0]
CM_TOL_CFG is shown in Figure 8-98 and described in Table 8-79.
Return to the Table 8-51.
This register is the ADC common mode configuration register
                                                      Figure 8-98. CM_TOL_CFG Register
           7                6                     5                4             3                  2                 1             0
   CH1_INP_CM_TOL_CFG[1:0]               CH2_INP_CM_TOL_CFG[1:0]                                        RESERVED
               R/W-00b                                 R/W-00b                                           R-0000b


                                      Table 8-79. CM_TOL_CFG Register Field Descriptions
      Bit       Field                         Type           Reset        Description
      7-6       CH1_INP_CM_TOL_CFG[ R/W                      00b          Channel 1 input common mode variance tolerance configuration.
                1:0]                                                      0d = Common mode variance tolerance for AC coupled = 100 mVpp
                                                                          and DC coupled = 2.82 Vpp
                                                                          1d = Common Mode Tolerance of: AC/DC Coupled Input=1V peak to
                                                                          peak
                                                                          2d = Common Mode Tolerance of: AC/DC Coupled Input=0-
                                                                          AVDD(Supported only with Input Impendance of 10 kΩ/20 kΩ). For
                                                                          input impedance of 2.5 kΩ, input common mode tolerance= 0.4V to
                                                                          2.6V.
                                                                          3d = Reserved; Don't use
      5-4       CH2_INP_CM_TOL_CFG[ R/W                      00b          Channel 2 input common mode variance tolerance configuration.
                1:0]                                                      0d = Common mode variance tolerance for AC coupled = 100 mVpp
                                                                          and DC coupled = 2.82 Vpp
                                                                          1d = Common Mode Tolerance of: AC/DC Coupled Input=1V peak to
                                                                          peak
                                                                          2d = Common Mode Tolerance of: AC/DC Coupled Input=0-
                                                                          AVDD(Supported only with Input Impendance of 10 kΩ/20 kΩ). For
                                                                          input impedance of 2.5 kΩ, input common mode tolerance= 0.4V to
                                                                          2.6V.
                                                                          3d = Reserved; Don't use
      3-0       RESERVED                      R              0000b        Reserved bits; Write only reset value



8.6.2.29 BIAS_CFG Register (Address = 0x3B) [Reset = 0x0]
BIAS_CFG is shown in Figure 8-99 and described in Table 8-80.
Return to the Table 8-51.
This register is the bias and ADC configuration register
                                                       Figure 8-99. BIAS_CFG Register
           7                6                     5                4             3                  2                 1             0
   RESERVED                            MBIAS_VAL[2:0]                                RESERVED                        ADC_FSCALE[1:0]
       R-0b                               R/W-000b                                      R-00b                             R/W-00b


                                        Table 8-80. BIAS_CFG Register Field Descriptions
      Bit       Field                         Type           Reset        Description
       7        RESERVED                      R              0b           Reserved bit; Write only reset value



Copyright © 2021 Texas Instruments Incorporated                                                                  Submit Document Feedback   77
                                                        Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                    www.ti.com

                              Table 8-80. BIAS_CFG Register Field Descriptions (continued)
       Bit     Field                     Type        Reset        Description
       6-4     MBIAS_VAL[2:0]            R/W         000b         MICBIAS value.
                                                                  0d = Microphone bias is set to VREF (2.750 V, 2.500 V, or 1.375 V)
                                                                  1d = Microphone bias is set to VREF x 1.096 (3.014 V, 2.740 V, or
                                                                  1.507 V)
                                                                  2d = Microphone bias is set to VCM = IN1M, for ADC single-ended
                                                                  configuration
                                                                  3d = Microphone bias is set to VCM = IN2M, for ADC single-ended
                                                                  configuration
                                                                  4d = Microphone bias is set to VCM = average of IN1M and IN2M,
                                                                  for ADC single-ended configuration
                                                                  5d = Microphone bias is set to VCM = internal crude common mode
                                                                  6d = Microphone bias is set to AVDD
                                                                  7d = MICBIAS configured as GPI2
       3-2     RESERVED                  R           00b          Reserved bits; Write only reset value
       1-0     ADC_FSCALE[1:0]           R/W         00b          ADC full-scale setting (configure this setting based on the AVDD
                                                                  supply minimum voltage used).
                                                                  0d = VREF is set to 2.75 V to support 2 VRMS for the differential input
                                                                  or 1 VRMS for the single-ended input
                                                                  1d = VREF is set to 2.5 V to support 1.818 VRMS for the differential
                                                                  input or 0.909 VRMS for the single-ended input
                                                                  2d = VREF is set to 1.375 V to support 1 VRMS for the differential
                                                                  input or 0.5 VRMS for the single-ended input
                                                                  3d = Reserved; Don't use



8.6.2.30 CH1_CFG0 Register (Address = 0x3C) [Reset = 0x0]
CH1_CFG0 is shown in Figure 8-100 and described in Table 8-81.
Return to the Table 8-51.
This register is configuration register 0 for channel 1.
                                               Figure 8-100. CH1_CFG0 Register
           7            6                5                 4             3                  2                  1                  0
     CH1_INTYP           CH1_INSRC[1:0]              CH1_DC                  CH1_IMP[1:0]                 RESERVED         CH1_AGCEN
      R/W-0b                   R/W-00b                R/W-0b                    R/W-00b                      R-0b             R/W-0b


                                   Table 8-81. CH1_CFG0 Register Field Descriptions
       Bit     Field                     Type        Reset        Description
       7       CH1_INTYP                 R/W         0b           Channel 1 input type.
                                                                  0d = Microphone input
                                                                  1d = Line input
       6-5     CH1_INSRC[1:0]            R/W         00b          Channel 1 input configuration.
                                                                  0d = Analog differential input
                                                                  1d = Analog single-ended input
                                                                  2d = Digital microphone PDM input (configure the GPO and GPI pins
                                                                  accordingly for PDMDIN1 and PDMCLK)
                                                                  3d = Reserved; Don't use
       4       CH1_DC                    R/W         0b           Channel 1 input coupling (applicable for the analog input).
                                                                  0d = AC-coupled input
                                                                  1d = DC-coupled input
       3-2     CH1_IMP[1:0]              R/W         00b          Channel 1 input impedance (applicable for the analog input).
                                                                  0d = Typical 2.5-kΩ input impedance
                                                                  1d = Typical 10-kΩ input impedance
                                                                  2d = Typical 20-kΩ input impedance
                                                                  3d = Reserved; Don't use
       1       RESERVED                  R           0b           Reserved bit; Write only reset value




78     Submit Document Feedback                                                                 Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                             TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                Table 8-81. CH1_CFG0 Register Field Descriptions (continued)
      Bit       Field                         Type          Reset          Description
       0        CH1_AGCEN                     R/W           0b             Channel 1 automatic gain controller (AGC) setting.
                                                                           0d = AGC disabled
                                                                           1d = AGC enabled based on the configuration of bit 3 in register 108
                                                                           (P0_R108)



8.6.2.31 CH1_CFG1 Register (Address = 0x3D) [Reset = 0x0]
CH1_CFG1 is shown in Figure 8-101 and described in Table 8-82.
Return to the Table 8-51.
This register is configuration register 1 for channel 1.
                                                      Figure 8-101. CH1_CFG1 Register
           7                6                     5              4                   3              2                 1                0
                                                          CH1_GAIN[6:0]                                                           CH1_GAIN_SI
                                                                                                                                    GN_BIT
                                                          R/W-0000000b                                                              R/W-0b


                                        Table 8-82. CH1_CFG1 Register Field Descriptions
      Bit       Field                         Type          Reset          Description
      7-1       CH1_GAIN[6:0]                 R/W           0000000b       Channel 1 gain.
                                                                           0d = Channel gain is set to 0 dB
                                                                           1d = Channel gain is set to 0.5 dB
                                                                           2d = Channel gain is set to 1 dB
                                                                           3d to 83d = Channel gain is set as per configuration
                                                                           84d = Channel gain is set to 42 dB
                                                                           85d to 127d = Reserved; Don't use
       0        CH1_GAIN_SIGN_BIT             R/W           0b             Channel-1 gain sign configuration.
                                                                           0d = Positive channel gain
                                                                           1d = Negative channel gain (minimum channel gain supported till -11
                                                                           dB; supported only for channel input impedance of 10-kΩ and 20-kΩ)



8.6.2.32 CH1_CFG2 Register (Address = 0x3E) [Reset = 0xC9]
CH1_CFG2 is shown in Figure 8-102 and described in Table 8-83.
Return to the Table 8-51.
This register is configuration register 2 for channel 1.
                                                      Figure 8-102. CH1_CFG2 Register
           7                6                     5              4                   3              2                 1                0
                                                                     CH1_DVOL[7:0]
                                                                     R/W-11001001b




Copyright © 2021 Texas Instruments Incorporated                                                                Submit Document Feedback           79
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                   www.ti.com

                                  Table 8-83. CH1_CFG2 Register Field Descriptions
     Bit     Field                      Type         Reset         Description
     7-0     CH1_DVOL[7:0]              R/W          11001001b     Channel 1 digital volume control.
                                                                   0d = Digital volume is muted
                                                                   1d = Digital volume control is set to -100 dB
                                                                   2d = Digital volume control is set to -99.5 dB
                                                                   3d to 200d = Digital volume control is set as per configuration
                                                                   201d = Digital volume control is set to 0 dB
                                                                   202d = Digital volume control is set to 0.5 dB
                                                                   203d to 253d = Digital volume control is set as per configuration
                                                                   254d = Digital volume control is set to 26.5 dB
                                                                   255d = Digital volume control is set to 27 dB



8.6.2.33 CH1_CFG3 Register (Address = 0x3F) [Reset = 0x80]
CH1_CFG3 is shown in Figure 8-103 and described in Table 8-84.
Return to the Table 8-51.
This register is configuration register 3 for channel 1.
                                               Figure 8-103. CH1_CFG3 Register
       7               6                   5             4                   3              2                  1                  0
                           CH1_GCAL[3:0]                                                        RESERVED
                            R/W-1000b                                                             R-0000b


                                  Table 8-84. CH1_CFG3 Register Field Descriptions
     Bit     Field                      Type         Reset         Description
     7-4     CH1_GCAL[3:0]              R/W          1000b         Channel 1 gain calibration.
                                                                   0d = Gain calibration is set to -0.8 dB
                                                                   1d = Gain calibration is set to -0.7 dB
                                                                   2d = Gain calibration is set to -0.6 dB
                                                                   3d to 7d = Gain calibration is set as per configuration
                                                                   8d = Gain calibration is set to 0 dB
                                                                   9d = Gain calibration is set to 0.1 dB
                                                                   10d to 13d = Gain calibration is set as per configuration
                                                                   14d = Gain calibration is set to 0.6 dB
                                                                   15d = Gain calibration is set to 0.7 dB
     3-0     RESERVED                   R            0000b         Reserved bits; Write only reset value



8.6.2.34 CH1_CFG4 Register (Address = 0x40) [Reset = 0x0]
CH1_CFG4 is shown in Figure 8-104 and described in Table 8-85.
Return to the Table 8-51.
This register is configuration register 4 for channel 1.
                                               Figure 8-104. CH1_CFG4 Register
       7               6                   5             4                   3              2                  1                  0
                                                             CH1_PCAL[7:0]
                                                          R/W-00000000b




80    Submit Document Feedback                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                   SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                        Table 8-85. CH1_CFG4 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-0       CH1_PCAL[7:0]                 R/W           00000000b    Channel 1 phase calibration with modulator clock resolution.
                                                                         0d = No phase calibration
                                                                         1d = Phase calibration delay is set to one cycle of the modulator
                                                                         clock
                                                                         2d = Phase calibration delay is set to two cycles of the modulator
                                                                         clock
                                                                         3d to 254d = Phase calibration delay as per configuration
                                                                         255d = Phase calibration delay is set to 255 cycles of the modulator
                                                                         clock



8.6.2.35 CH2_CFG0 Register (Address = 0x41) [Reset = 0x0]
CH2_CFG0 is shown in Figure 8-105 and described in Table 8-86.
Return to the Table 8-51.
This register is configuration register 0 for channel 2.
                                                      Figure 8-105. CH2_CFG0 Register
           7                6                     5               4             3                  2                 1                 0
   CH2_INTYP                 CH2_INSRC[1:0]                 CH2_DC                  CH2_IMP[1:0]                RESERVED        CH2_AGCEN
      R/W-0b                     R/W-00b                     R/W-0b                    R/W-00b                     R-0b            R/W-0b


                                        Table 8-86. CH2_CFG0 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        CH2_INTYP                     R/W           0b           Channel 2 input type.
                                                                         0d = Microphone input
                                                                         1d = Line input
      6-5       CH2_INSRC[1:0]                R/W           00b          Channel 2 input configuration.
                                                                         0d = Analog differential input (the GPI1 and GPO1 pin functions must
                                                                         be disabled)
                                                                         1d = Analog single-ended input (the GPI1 and GPO1 pin functions
                                                                         must be disabled)
                                                                         2d = Digital microphone PDM input (configure the GPO and GPI pins
                                                                         accordingly for PDMDIN1 and PDMCLK)
                                                                         3d = Reserved; Don't use
       4        CH2_DC                        R/W           0b           Channel 2 input coupling (applicable for the analog input).
                                                                         0d = AC-coupled input
                                                                         1d = DC-coupled input
      3-2       CH2_IMP[1:0]                  R/W           00b          Channel 2 input impedance (applicable for the analog input).
                                                                         0d = Typical 2.5-kΩ input impedance
                                                                         1d = Typical 10-kΩ input impedance
                                                                         2d = Typical 20-kΩ input impedance
                                                                         3d = Reserved; Don't use
       1        RESERVED                      R             0b           Reserved bit; Write only reset value
       0        CH2_AGCEN                     R/W           0b           Channel 2 automatic gain controller (AGC) setting.
                                                                         0d = AGC disabled
                                                                         1d = AGC enabled based on the configuration of bit 3 in register 108
                                                                         (P0_R108)



8.6.2.36 CH2_CFG1 Register (Address = 0x42) [Reset = 0x0]
CH2_CFG1 is shown in Figure 8-106 and described in Table 8-87.
Return to the Table 8-51.
This register is configuration register 1 for channel 2.


Copyright © 2021 Texas Instruments Incorporated                                                                 Submit Document Feedback        81
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                    www.ti.com

                                               Figure 8-106. CH2_CFG1 Register
          7            6                   5              4                   3              2                  1                  0
                                                   CH2_GAIN[6:0]                                                           CH2_GAIN_SI
                                                                                                                             GN_BIT
                                                   R/W-0000000b                                                                R/W-0b


                                  Table 8-87. CH2_CFG1 Register Field Descriptions
     Bit      Field                     Type         Reset          Description
     7-1      CH2_GAIN[6:0]             R/W          0000000b       Channel 2 gain.
                                                                    0d = Channel gain is set to 0 dB
                                                                    1d = Channel gain is set to 0.5 dB
                                                                    2d = Channel gain is set to 1 dB
                                                                    3d to 83d = Channel gain is set as per configuration
                                                                    84d = Channel gain is set to 42 dB
                                                                    85d to 127d = Reserved; Don't use
      0       CH2_GAIN_SIGN_BIT         R/W          0b             Channel-2 gain sign configuration.
                                                                    0d = Positive channel gain
                                                                    1d = Negative channel gain (minimum channel gain supported till -11
                                                                    dB; supported only for channel input impedance of 10-kΩ and 20-kΩ)



8.6.2.37 CH2_CFG2 Register (Address = 0x43) [Reset = 0xC9]
CH2_CFG2 is shown in Figure 8-107 and described in Table 8-88.
Return to the Table 8-51.
This register is configuration register 2 for channel 2.
                                               Figure 8-107. CH2_CFG2 Register
          7            6                   5              4                   3              2                  1                  0
                                                              CH2_DVOL[7:0]
                                                              R/W-11001001b


                                  Table 8-88. CH2_CFG2 Register Field Descriptions
     Bit      Field                     Type         Reset          Description
     7-0      CH2_DVOL[7:0]             R/W          11001001b      Channel 2 digital volume control.
                                                                    0d = Digital volume is muted
                                                                    1d = Digital volume control is set to -100 dB
                                                                    2d = Digital volume control is set to -99.5 dB
                                                                    3d to 200d = Digital volume control is set as per configuration
                                                                    201d = Digital volume control is set to 0 dB
                                                                    202d = Digital volume control is set to 0.5 dB
                                                                    203d to 253d = Digital volume control is set as per configuration
                                                                    254d = Digital volume control is set to 26.5 dB
                                                                    255d = Digital volume control is set to 27 dB



8.6.2.38 CH2_CFG3 Register (Address = 0x44) [Reset = 0x80]
CH2_CFG3 is shown in Figure 8-108 and described in Table 8-89.
Return to the Table 8-51.
This register is configuration register 3 for channel 2.
                                               Figure 8-108. CH2_CFG3 Register
          7            6                   5              4                   3              2                  1                  0
                           CH2_GCAL[3:0]                                                         RESERVED
                            R/W-1000b                                                             R-0000b


82    Submit Document Feedback                                                                   Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                              TLV320ADC3120
www.ti.com                                                                                     SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                           Figure 8-108. CH2_CFG3 Register (continued)

                                        Table 8-89. CH2_CFG3 Register Field Descriptions
      Bit       Field                         Type          Reset         Description
      7-4       CH2_GCAL[3:0]                 R/W           1000b         Channel 2 gain calibration.
                                                                          0d = Gain calibration is set to -0.8 dB
                                                                          1d = Gain calibration is set to -0.7 dB
                                                                          2d = Gain calibration is set to -0.6 dB
                                                                          3d to 7d = Gain calibration is set as per configuration
                                                                          8d = Gain calibration is set to 0 dB
                                                                          9d = Gain calibration is set to 0.1 dB
                                                                          10d to 13d = Gain calibration is set as per configuration
                                                                          14d = Gain calibration is set to 0.6 dB
                                                                          15d = Gain calibration is set to 0.7 dB
      3-0       RESERVED                      R             0000b         Reserved bits; Write only reset value



8.6.2.39 CH2_CFG4 Register (Address = 0x45) [Reset = 0x0]
CH2_CFG4 is shown in Figure 8-109 and described in Table 8-90.
Return to the Table 8-51.
This register is configuration register 4 for channel 2.
                                                      Figure 8-109. CH2_CFG4 Register
         7                  6                     5             4                   3              2                  1               0
                                                                    CH2_PCAL[7:0]
                                                                 R/W-00000000b


                                        Table 8-90. CH2_CFG4 Register Field Descriptions
      Bit       Field                         Type          Reset         Description
      7-0       CH2_PCAL[7:0]                 R/W           00000000b     Channel 2 phase calibration with modulator clock resolution.
                                                                          0d = No phase calibration
                                                                          1d = Phase calibration delay is set to one cycle of the modulator
                                                                          clock
                                                                          2d = Phase calibration delay is set to two cycles of the modulator
                                                                          clock
                                                                          3d to 254d = Phase calibration delay as per configuration
                                                                          255d = Phase calibration delay is set to 255 cycles of the modulator
                                                                          clock



8.6.2.40 CH3_CFG2 Register (Address = 0x48) [Reset = 0xC9]
CH3_CFG2 is shown in Figure 8-110 and described in Table 8-91.
Return to the Table 8-51.
This register is configuration register 2 for channel 3.
                                                      Figure 8-110. CH3_CFG2 Register
         7                  6                     5             4                   3              2                  1               0
                                                                    CH3_DVOL[7:0]
                                                                    R/W-11001001b




Copyright © 2021 Texas Instruments Incorporated                                                                Submit Document Feedback          83
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                   www.ti.com

                                  Table 8-91. CH3_CFG2 Register Field Descriptions
     Bit     Field                      Type         Reset         Description
     7-0     CH3_DVOL[7:0]              R/W          11001001b     Channel 3 digital volume control.
                                                                   0d = Digital volume is muted
                                                                   1d = Digital volume control is set to -100 dB
                                                                   2d = Digital volume control is set to -99.5 dB
                                                                   3d to 200d = Digital volume control is set as per configuration
                                                                   201d = Digital volume control is set to 0 dB
                                                                   202d = Digital volume control is set to 0.5 dB
                                                                   203d to 253d = Digital volume control is set as per configuration
                                                                   254d = Digital volume control is set to 26.5 dB
                                                                   255d = Digital volume control is set to 27 dB



8.6.2.41 CH3_CFG3 Register (Address = 0x49) [Reset = 0x80]
CH3_CFG3 is shown in Figure 8-111 and described in Table 8-92.
Return to the Table 8-51.
This register is configuration register 3 for channel 3.
                                               Figure 8-111. CH3_CFG3 Register
       7               6                   5             4                   3              2                  1                  0
                           CH3_GCAL[3:0]                                                        RESERVED
                            R/W-1000b                                                             R-0000b


                                  Table 8-92. CH3_CFG3 Register Field Descriptions
     Bit     Field                      Type         Reset         Description
     7-4     CH3_GCAL[3:0]              R/W          1000b         Channel 3 gain calibration.
                                                                   0d = Gain calibration is set to -0.8 dB
                                                                   1d = Gain calibration is set to -0.7 dB
                                                                   2d = Gain calibration is set to -0.6 dB
                                                                   3d to 7d = Gain calibration is set as per configuration
                                                                   8d = Gain calibration is set to 0 dB
                                                                   9d = Gain calibration is set to 0.1 dB
                                                                   10d to 13d = Gain calibration is set as per configuration
                                                                   14d = Gain calibration is set to 0.6 dB
                                                                   15d = Gain calibration is set to 0.7 dB
     3-0     RESERVED                   R            0000b         Reserved bits; Write only reset value



8.6.2.42 CH3_CFG4 Register (Address = 0x4A) [Reset = 0x0]
CH3_CFG4 is shown in Figure 8-112 and described in Table 8-93.
Return to the Table 8-51.
This register is configuration register 4 for channel 3.
                                               Figure 8-112. CH3_CFG4 Register
       7               6                   5             4                   3              2                  1                  0
                                                             CH3_PCAL[7:0]
                                                          R/W-00000000b




84    Submit Document Feedback                                                                  Copyright © 2021 Texas Instruments Incorporated

                                                Product Folder Links: TLV320ADC3120
                                                                                                                             TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                        Table 8-93. CH3_CFG4 Register Field Descriptions
      Bit       Field                         Type          Reset         Description
      7-0       CH3_PCAL[7:0]                 R/W           00000000b     Channel 3 phase calibration with modulator clock resolution.
                                                                          0d = No phase calibration
                                                                          1d = Phase calibration delay is set to one cycle of the modulator
                                                                          clock
                                                                          2d = Phase calibration delay is set to two cycles of the modulator
                                                                          clock
                                                                          3d to 254d = Phase calibration delay as per configuration
                                                                          255d = Phase calibration delay is set to 255 cycles of the modulator
                                                                          clock



8.6.2.43 CH4_CFG2 Register (Address = 0x4D) [Reset = 0xC9]
CH4_CFG2 is shown in Figure 8-113 and described in Table 8-94.
Return to the Table 8-51.
This register is configuration register 2 for channel 4.
                                                      Figure 8-113. CH4_CFG2 Register
         7                  6                     5             4                   3              2                 1                 0
                                                                    CH4_DVOL[7:0]
                                                                    R/W-11001001b


                                        Table 8-94. CH4_CFG2 Register Field Descriptions
      Bit       Field                         Type          Reset         Description
      7-0       CH4_DVOL[7:0]                 R/W           11001001b     Channel 4 digital volume control.
                                                                          0d = Digital volume is muted
                                                                          1d = Digital volume control is set to -100 dB
                                                                          2d = Digital volume control is set to -99.5 dB
                                                                          3d to 200d = Digital volume control is set as per configuration
                                                                          201d = Digital volume control is set to 0 dB
                                                                          202d = Digital volume control is set to 0.5 dB
                                                                          203d to 253d = Digital volume control is set as per configuration
                                                                          254d = Digital volume control is set to 26.5 dB
                                                                          255d = Digital volume control is set to 27 dB



8.6.2.44 CH4_CFG3 Register (Address = 0x4E) [Reset = 0x80]
CH4_CFG3 is shown in Figure 8-114 and described in Table 8-95.
Return to the Table 8-51.
This register is configuration register 3 for channel 4.
                                                      Figure 8-114. CH4_CFG3 Register
         7                  6                     5             4                   3              2                 1                 0
                                CH4_GCAL[3:0]                                                          RESERVED
                                 R/W-1000b                                                              R-0000b




Copyright © 2021 Texas Instruments Incorporated                                                                Submit Document Feedback          85
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                        www.ti.com

                                 Table 8-95. CH4_CFG3 Register Field Descriptions
     Bit      Field                   Type          Reset            Description
     7-4      CH4_GCAL[3:0]           R/W           1000b            Channel 4 gain calibration.
                                                                     0d = Gain calibration is set to -0.8 dB
                                                                     1d = Gain calibration is set to -0.7 dB
                                                                     2d = Gain calibration is set to -0.6 dB
                                                                     3d to 7d = Gain calibration is set as per configuration
                                                                     8d = Gain calibration is set to 0 dB
                                                                     9d = Gain calibration is set to 0.1 dB
                                                                     10d to 13d = Gain calibration is set as per configuration
                                                                     14d = Gain calibration is set to 0.6 dB
                                                                     15d = Gain calibration is set to 0.7 dB
     3-0      RESERVED                R             0000b            Reserved bits; Write only reset value



8.6.2.45 CH4_CFG4 Register (Address = 0x4F) [Reset = 0x0]
CH4_CFG4 is shown in Figure 8-115 and described in Table 8-96.
Return to the Table 8-51.
This register is configuration register 4 for channel 4.
                                            Figure 8-115. CH4_CFG4 Register
       7                 6            5                    4                   3                 2                  1                  0
                                                               CH4_PCAL[7:0]
                                                           R/W-00000000b


                                 Table 8-96. CH4_CFG4 Register Field Descriptions
     Bit      Field                   Type          Reset            Description
     7-0      CH4_PCAL[7:0]           R/W           00000000b        Channel 4 phase calibration with modulator clock resolution.
                                                                     0d = No phase calibration
                                                                     1d = Phase calibration delay is set to one cycle of the modulator
                                                                     clock
                                                                     2d = Phase calibration delay is set to two cycles of the modulator
                                                                     clock
                                                                     3d to 254d = Phase calibration delay as per configuration
                                                                     255d = Phase calibration delay is set to 255 cycles of the modulator
                                                                     clock



8.6.2.46 DSP_CFG0 Register (Address = 0x6B) [Reset = 0x1]
DSP_CFG0 is shown in Figure 8-116 and described in Table 8-97.
Return to the Table 8-51.
This register is the digital signal processor (DSP) configuration register 0.
                                            Figure 8-116. DSP_CFG0 Register
       7                 6            5                    4                   3                 2                  1                  0
 DIS_DVOL_OT          RESERVED            DECI_FILT[1:0]                           CH_SUM[1:0]                          HPF_SEL[1:0]
    F_CHG
     R/W-0b            R/W-0b                R/W-00b                                R/W-00b                               R/W-01b




86    Submit Document Feedback                                                                       Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                        Table 8-97. DSP_CFG0 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        DIS_DVOL_OTF_CHG              R/W           0b           Disable run-time changes to DVOL settings.
                                                                         0d = Digital volume control changes supported while ADC is
                                                                         powered-on
                                                                         1d = Digital volume control changes not supported while ADC is
                                                                         powered-on. This is useful for 384 kHz and higher sample rate if
                                                                         more than one channel processing is required.
       6        RESERVED                      R/W           0b           Reserved bit; Write only reset value
      5-4       DECI_FILT[1:0]                R/W           00b          Decimation filter response.
                                                                         0d = Linear phase
                                                                         1d = Low latency
                                                                         2d = Ultra-low latency
                                                                         3d = Reserved; Don't use
      3-2       CH_SUM[1:0]                   R/W           00b          Channel summation mode for higher SNR
                                                                         0d = Channel summation mode is disabled
                                                                         1d = 2-channel summation mode is enabled to generate a (CH1 +
                                                                         CH2) / 2 output
                                                                         2d = Reserved; Don't use
                                                                         3d = Reserved; Don't use
      1-0       HPF_SEL[1:0]                  R/W           01b          High-pass filter (HPF) selection.
                                                                         0d = Programmable first-order IIR filter for a custom HPF with default
                                                                         coefficient values in P4_R72 to P4_R83 set as the all-pass filter
                                                                         1d = HPF with a cutoff of 0.00025 x fS (12 Hz at fS = 48 kHz) is
                                                                         selected
                                                                         2d = HPF with a cutoff of 0.002 x fS (96 Hz at fS = 48 kHz) is selected
                                                                         3d = HPF with a cutoff of 0.008 x fS (384 Hz at fS = 48 kHz) is
                                                                         selected



8.6.2.47 DSP_CFG1 Register (Address = 0x6C) [Reset = 0x40]
DSP_CFG1 is shown in Figure 8-117 and described in Table 8-98.
Return to the Table 8-51.
This register is the digital signal processor (DSP) configuration register 1.
                                                      Figure 8-117. DSP_CFG1 Register
           7                6                     5               4             3                 2                  1                 0
  DVOL_GANG                 BIQUAD_CFG[1:0]               DISABLE_SOF       AGC_SEL          RESERVED           RESERVED       EN_AVOID_CLI
                                                             T_STEP                                                                 P
      R/W-0b                     R/W-10b                     R/W-0b          R/W-0b            R/W-0b             R/W-0b           R/W-0b


                                        Table 8-98. DSP_CFG1 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        DVOL_GANG                     R/W           0b           DVOL control ganged across channels.
                                                                         0d = Each channel has its own DVOL CTRL settings as programmed
                                                                         in the CHx_DVOL bits
                                                                         1d = All active channels must use the channel 1 DVOL setting
                                                                         (CH1_DVOL) irrespective of whether channel 1 is turned on or not
      6-5       BIQUAD_CFG[1:0]               R/W           10b          Number of biquads per channel configuration.
                                                                         0d = No biquads per channel; biquads are all disabled
                                                                         1d = 1 biquad per channel
                                                                         2d = 2 biquads per channel
                                                                         3d = 3 biquads per channel
       4        DISABLE_SOFT_STEP             R/W           0b           Soft-stepping disable during DVOL change, mute, and unmute.
                                                                         0d = Soft-stepping enabled
                                                                         1d = Soft-stepping disabled




Copyright © 2021 Texas Instruments Incorporated                                                                 Submit Document Feedback           87
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                       www.ti.com

                             Table 8-98. DSP_CFG1 Register Field Descriptions (continued)
     Bit       Field                        Type         Reset        Description
      3        AGC_SEL                      R/W          0b           AGC Selection when is enabled for any channel
                                                                      0d = AGC is not selected
                                                                      1d = AGC is selected
      2        RESERVED                     R/W          0b           Reserved bit; Write only reset value
      1        RESERVED                     R/W          0b           Reserved bit; Write only reset value
      0        EN_AVOID_CLIP                R/W          0b           Anti clippler when channel gain > 0 dB and AGC mode enabled.
                                                                      0d = Channel gain is maintained as per user programmed value
                                                                      1d = Signal level is compressed to avoid clipping when channel gain
                                                                      > 0 dB amd signal level crosses programmed threshold setting set in
                                                                      page-4.



8.6.2.48 AGC_CFG0 Register (Address = 0x70) [Reset = 0xE7]
AGC_CFG0 is shown in Figure 8-118 and described in Table 8-99.
Return to the Table 8-51.
This register is the automatic gain controller (AGC) configuration register 0.
                                                  Figure 8-118. AGC_CFG0 Register
          7              6                  5                 4              3                  2                  1                   0
                             AGC_LVL[3:0]                                                      AGC_MAXGAIN[3:0]
                              R/W-1110b                                                             R/W-0111b


                                    Table 8-99. AGC_CFG0 Register Field Descriptions
     Bit       Field                        Type         Reset        Description
     7-4       AGC_LVL[3:0]                 R/W          1110b        AGC output signal target level.
                                                                      0d = Output signal target level is -6 dB
                                                                      1d = Output signal target level is -8 dB
                                                                      2d = Output signal target level is -10 dB
                                                                      3d to 13d = Output signal target level is as per configuration
                                                                      14d = Output signal target level is -34 dB
                                                                      15d = Output signal target level is -36 dB
     3-0       AGC_MAXGAIN[3:0]             R/W          0111b        AGC maximum gain allowed.
                                                                      0d = Maximum gain allowed is 3 dB
                                                                      1d = Maximum gain allowed is 6 dB
                                                                      2d = Maximum gain allowed is 9 dB
                                                                      3d to 11d = Maximum gain allowed is as per configuration
                                                                      12d = Maximum gain allowed is 39 dB
                                                                      13d = Maximum gain allowed is 42 dB
                                                                      14d to 15d = Reserved; Don't use



8.6.2.49 GAIN_CFG Register (Address = 0x71) [Reset = 0x0]
GAIN_CFG is shown in Figure 8-119 and described in Table 8-100.
Return to the Table 8-51.
This register is the channel gain change configuration register.
                                                   Figure 8-119. GAIN_CFG Register
          7              6                  5                 4              3                  2                  1                   0
 OTF_GAIN_CHANGE_CFG[1:0]            RESERVED                                             RESERVED
              R/W-00b                  R/W-0b                                              R-00000b




88    Submit Document Feedback                                                                      Copyright © 2021 Texas Instruments Incorporated

                                                    Product Folder Links: TLV320ADC3120
                                                                                                                           TLV320ADC3120
www.ti.com                                                                                   SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                       Table 8-100. GAIN_CFG Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-6       OTF_GAIN_CHANGE_CF R/W                      00b          On the fly channel gain change configuration
                G[1:0]                                                   0d = On-the-fly gain change with some artifacts due to applying gain
                                                                         change immediately
                                                                         1d = On-the-fly gain change enabled with reduced artifacts but
                                                                         without soft-stepping
                                                                         2d = On-the-fly gain change enabled with soft-stepping of 0.5 dB
                                                                         per ~20 µs, supported channel gain up to 30 dB for 10-kΩ input
                                                                         impedance mode and 24 dB for 20-kΩ input impedance mode
                                                                         3d = On-the-fly gain change enabled with soft-stepping of 0.5 dB
                                                                         per ~40 µs, supported channel gain up to 30 dB for 10-kΩ input
                                                                         impedance mode and 24 dB for 20-kΩ input impedance mode
       5        RESERVED                      R/W           0b           Reserved bit; Write only reset value
      4-0       RESERVED                      R             00000b       Reserved bits; Write only reset value



8.6.2.50 IN_CH_EN Register (Address = 0x73) [Reset = 0xC0]
IN_CH_EN is shown in Figure 8-120 and described in Table 8-101.
Return to the Table 8-51.
This register is the input channel enable configuration register.
                                                      Figure 8-120. IN_CH_EN Register
           7                6                     5               4             3                 2                   1              0
   IN_CH1_EN            IN_CH2_EN        IN_CH3_EN         IN_CH4_EN                                  RESERVED
      R/W-1b             R/W-1b             R/W-0b           R/W-0b                                    R-0000b


                                       Table 8-101. IN_CH_EN Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        IN_CH1_EN                     R/W           1b           Input channel 1 enable setting.
                                                                         0d = Channel 1 is disabled
                                                                         1d = Channel 1 is enabled
       6        IN_CH2_EN                     R/W           1b           Input channel 2 enable setting.
                                                                         0d = Channel 2 is disabled
                                                                         1d = Channel 2 is enabled
       5        IN_CH3_EN                     R/W           0b           Input channel 3 (PDM only) enable setting.
                                                                         0d = Channel 3 is disabled
                                                                         1d = Channel 3 is enabled
       4        IN_CH4_EN                     R/W           0b           Input channel 4 (PDM only) enable setting.
                                                                         0d = Channel 4 is disabled
                                                                         1d = Channel 4 is enabled
      3-0       RESERVED                      R             0000b        Reserved bits; Write only reset value



8.6.2.51 ASI_OUT_CH_EN Register (Address = 0x74) [Reset = 0x0]
ASI_OUT_CH_EN is shown in Figure 8-121 and described in Table 8-102.
Return to the Table 8-51.
This register is the ASI output channel enable configuration register.
                                                  Figure 8-121. ASI_OUT_CH_EN Register
           7                6                     5               4             3                 2                   1              0
 ASI_OUT_CH1 ASI_OUT_CH2 ASI_OUT_CH3 ASI_OUT_CH4                                                      RESERVED
     _EN         _EN         _EN         _EN
      R/W-0b             R/W-0b             R/W-0b           R/W-0b                                    R-0000b


Copyright © 2021 Texas Instruments Incorporated                                                                 Submit Document Feedback        89
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                  www.ti.com

                                 Figure 8-121. ASI_OUT_CH_EN Register (continued)

                               Table 8-102. ASI_OUT_CH_EN Register Field Descriptions
     Bit      Field                   Type          Reset        Description
      7       ASI_OUT_CH1_EN          R/W           0b           ASI output channel 1 enable setting.
                                                                 0d = Channel 1 output slot is in a tri-state condition
                                                                 1d = Channel 1 output slot is enabled
      6       ASI_OUT_CH2_EN          R/W           0b           ASI output channel 2 enable setting.
                                                                 0d = Channel 2 output slot is in a tri-state condition
                                                                 1d = Channel 2 output slot is enabled
      5       ASI_OUT_CH3_EN          R/W           0b           ASI output channel 3 enable setting.
                                                                 0d = Channel 3 output slot is in a tri-state condition
                                                                 1d = Channel 3 output slot is enabled
      4       ASI_OUT_CH4_EN          R/W           0b           ASI output channel 4 enable setting.
                                                                 0d = Channel 4 output slot is in a tri-state condition
                                                                 1d = Channel 4 output slot is enabled
     3-0      RESERVED                R             0000b        Reserved bits; Write only reset value



8.6.2.52 PWR_CFG Register (Address = 0x75) [Reset = 0x0]
PWR_CFG is shown in Figure 8-122 and described in Table 8-103.
Return to the Table 8-51.
This register is the power-up configuration register.
                                             Figure 8-122. PWR_CFG Register
          7              6             5                  4              3                 2                  1                  0
 MICBIAS_PDZ          ADC_PDZ       PLL_PDZ      DYN_CH_PUP           DYN_MAXCH_SEL[1:0]                 RESERVED            VAD_EN
                                                    D_EN
     R/W-0b           R/W-0b        R/W-0b           R/W-0b                    R/W-00b                     R/W-0b            R/W-0b


                                  Table 8-103. PWR_CFG Register Field Descriptions
     Bit      Field                   Type          Reset        Description
      7       MICBIAS_PDZ             R/W           0b           Power control for MICBIAS.
                                                                 0d = Power down MICBIAS
                                                                 1d = Power up MICBIAS
      6       ADC_PDZ                 R/W           0b           Power control for ADC and PDM channels.
                                                                 0d = Power down all ADC and PDM channels
                                                                 1d = Power up all enabled ADC and PDM channels
      5       PLL_PDZ                 R/W           0b           Power control for the PLL.
                                                                 0d = Power down the PLL
                                                                 1d = Power up the PLL
      4       DYN_CH_PUPD_EN          R/W           0b           Dynamic channel power-up, power-down enable.
                                                                 0d = Channel power-up, power-down is not supported if any channel
                                                                 recording is on
                                                                 1d = Channel can be powered up or down individually, even if
                                                                 channel recording is on
     3-2      DYN_MAXCH_SEL[1:0]      R/W           00b          Dynamic mode maximum channel select configuration.
                                                                 0d = Channel 1 and channel 2 are used with dynamic channel
                                                                 power-up, power-down feature enabled
                                                                 1d = Channel 1 to channel 4 are used with dynamic channel power-
                                                                 up, power-down feature enabled
                                                                 2d = Reserved; Don't use
                                                                 3d = Reserved; Don't use
      1       RESERVED                R/W           0b           Reserved bit; Write only reset value




90    Submit Document Feedback                                                                 Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                            TLV320ADC3120
www.ti.com                                                                                   SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                                Table 8-103. PWR_CFG Register Field Descriptions (continued)
      Bit       Field                         Type          Reset        Description
       0        VAD_EN                        R/W           0b           Enable voice activity detection (VAD) algorithm.
                                                                         0d = VAD is disabled
                                                                         1d = VAD is enabled



8.6.2.53 DEV_STS0 Register (Address = 0x76) [Reset = 0x0]
DEV_STS0 is shown in Figure 8-123 and described in Table 8-104.
Return to the Table 8-51.
This register is the device status value register 0.
                                                      Figure 8-123. DEV_STS0 Register
           7                6                     5              4              3                 2                 1              0
  CH1_STATUS         CH2_STATUS                                                     RESERVED
       R-0b               R-0b                                                      R-000000b


                                       Table 8-104. DEV_STS0 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
       7        CH1_STATUS                    R             0b           ADC or PDM channel 1 power status.
                                                                         0d = ADC or PDM channel is powered down
                                                                         1d = ADC or PDM channel is powered up
       6        CH2_STATUS                    R             0b           ADC or PDM channel 2 power status.
                                                                         0d = ADC or PDM channel is powered down
                                                                         1d = ADC or PDM channel is powered up
      5-0       RESERVED                      R             000000b      Reserved bits; Write only reset value



8.6.2.54 DEV_STS1 Register (Address = 0x77) [Reset = 0x80]
DEV_STS1 is shown in Figure 8-124 and described in Table 8-105.
Return to the Table 8-51.
This register is the device status value register 1.
                                                      Figure 8-124. DEV_STS1 Register
           7                6                     5              4              3                 2                 1              0
                    MODE_STS[2:0]                                                            RESERVED
                         R-100b                                                               R-00000b


                                       Table 8-105. DEV_STS1 Register Field Descriptions
      Bit       Field                         Type          Reset        Description
      7-5       MODE_STS[2:0]                 R             100b         Device mode status.
                                                                         4d = Device is in sleep mode or software shutdown mode
                                                                         6d = Device is in active mode with all ADC or PDM channels turned
                                                                         off
                                                                         7d = Device is in active mode with at least one ADC or PDM channel
                                                                         turned on
      4-0       RESERVED                      R             00000b       Reserved bits; Write only reset value



8.6.2.55 I2C_CKSUM Register (Address = 0x7E) [Reset = 0x0]
I2C_CKSUM is shown in Figure 8-125 and described in Table 8-106.
Return to the Table 8-51.
Copyright © 2021 Texas Instruments Incorporated                                                               Submit Document Feedback        91
                                                       Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                  www.ti.com

This register returns the I2C transactions checksum value.
                                          Figure 8-125. I2C_CKSUM Register
       7               6              5                 4               3                  2                  1                  0
                                                        I2C_CKSUM[7:0]
                                                         R/W-00000000b


                                 Table 8-106. I2C_CKSUM Register Field Descriptions
     Bit     Field                    Type          Reset        Description
     7-0     I2C_CKSUM[7:0]           R/W           00000000b    These bits return the I2C transactions checksum value. Writing to
                                                                 this register resets the checksum to the written value. This register is
                                                                 updated on writes to other registers on all pages.




92    Submit Document Feedback                                                                 Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                                     TLV320ADC3120
www.ti.com                                                                                                SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.6.3 Page 1 Registers
Table 8-107 lists the memory-mapped registers for the Page 1 registers. All register offset addresses not listed in
Table 8-107 should be considered as reserved locations and the register contents should not be modified.
                                                           Table 8-107. PAGE 1 Registers
   Address       Acronym                              Register Name                                                  Reset Value        Section
      0x0        PAGE_CFG                             Device page register                                           0x00            Section 8.6.3.1
      0x1E       VAD_CFG1                             Voice activity detection configuration register 1              0x20            Section 8.6.3.2
      0x1F       VAD_CFG2                             Voice activity detection configuration register 2              0x08            Section 8.6.3.3



8.6.3.1 PAGE_CFG Register (Address = 0x0) [Reset = 0x0]
PAGE_CFG is shown in Figure 8-126 and described in Table 8-108.
Return to the Table 8-107.
The device memory map is divided into pages. This register sets the page.
                                                        Figure 8-126. PAGE_CFG Register
         7                  6                     5                     4                3                    2               1               0
                                                                            PAGE[7:0]
                                                                        R/W-00000000b


                                       Table 8-108. PAGE_CFG Register Field Descriptions
      Bit       Field                         Type                Reset          Description
      7-0       PAGE[7:0]                     R/W                 00000000b      These bits set the device page.
                                                                                 0d = Page 0
                                                                                 1d = Page 1
                                                                                 2d to 254d = Page 2 to page 254 respectively
                                                                                 255d = Page 255



8.6.3.2 VAD_CFG1 Register (Address = 0x1E) [Reset = 0x20]
VAD_CFG1 is shown in Figure 8-127 and described in Table 8-109.
Return to the Table 8-107.
This register is configuration register 1 for voice activity detection.
                                                        Figure 8-127. VAD_CFG1 Register
         7                  6                     5                     4                3                    2               1               0
            VAD_MODE[1:0]                         VAD_CH_SEL[1:0]                       VAD_CLK_CFG[1:0]                    VAD_EXT_CLK_CFG[1:0]
               R/W-00b                                   R/W-10b                               R/W-00b                             R/W-00b


                                       Table 8-109. VAD_CFG1 Register Field Descriptions
      Bit       Field                         Type                Reset          Description
      7-6       VAD_MODE[1:0]                 R/W                 00b            Auto ADC power up / power down configuration selection.
                                                                                 0d = User initiated ADC power-up and ADC power-down
                                                                                 1d = VAD interrupt based ADC power up and ADC power down
                                                                                 2d = VAD interrupt based ADC power up but user initiated ADC
                                                                                 power down
                                                                                 3d = User initiated ADC power-up but VAD interrupt based ADC
                                                                                 power down




Copyright © 2021 Texas Instruments Incorporated                                                                         Submit Document Feedback       93
                                                           Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                 www.ti.com

                             Table 8-109. VAD_CFG1 Register Field Descriptions (continued)
      Bit      Field                   Type         Reset        Description
      5-4      VAD_CH_SEL[1:0]         R/W          10b          VAD channel select.
                                                                 0d = Channel 1 is monitored for VAD activity
                                                                 1d = Channel 2 is monitored for VAD activity
                                                                 2d = Channel 3 is monitored for VAD activity
                                                                 3d = Channel 4 is monitored for VAD activity
      3-2      VAD_CLK_CFG[1:0]        R/W          00b          Clock select for VAD
                                                                 0d = VAD processing using internal oscillator clock
                                                                 1d = VAD processing using external clock on BCLK input
                                                                 2d = VAD processing using external clock on MCLK input
                                                                 3d = Custom clock configuration based on MST_CFG, CLK_SRC
                                                                 and CLKGEN_CFG registers in page 0
      1-0      VAD_EXT_CLK_CFG[1:0] R/W             00b          Clock configuration using external clock for VAD.
                                                                 0d = External clock is 3.072 MHz
                                                                 1d = External clock is 6.144 MHz
                                                                 2d = External clock is 12.288 MHz
                                                                 3d = External clock is 18.432 MHz



8.6.3.3 VAD_CFG2 Register (Address = 0x1F) [Reset = 0x8]
VAD_CFG2 is shown in Figure 8-128 and described in Table 8-110.
Return to the Table 8-107.
This register is configuration register 2 for voice activity detection.
                                             Figure 8-128. VAD_CFG2 Register
           7             6              5                 4             3                 2                  1                  0
     RESERVED     SDOUT_INT_C       RESERVED       RESERVED      VAD_PD_DET_                            RESERVED
                      FG                                             EN
      R/W-0b           R/W-0b         R-0b           R/W-0b          R/W-1b                               R-000b


                                  Table 8-110. VAD_CFG2 Register Field Descriptions
      Bit      Field                   Type         Reset        Description
       7       RESERVED                R/W          0b           Reserved bit; Write only reset value
       6       SDOUT_INT_CFG           R/W          0b           SDOUT interrupt configuration.
                                                                 0d = SDOUT pin is not enabled for interrupt function
                                                                 1d = SDOUT pin is enabled to support interrupt output when channel
                                                                 data in not being recorded
       5       RESERVED                R            0b           Reserved bit; Write only reset value
       4       RESERVED                R/W          0b           Reserved bit; Write only reset value
       3       VAD_PD_DET_EN           R/W          1b           Enable ASI output data during VAD activity.
                                                                 0d = VAD processing is not enabled during ADC recording
                                                                 1d = VAD processing is enabled during ADC recording and VAD
                                                                 interrupts are generated as configured
      2-0      RESERVED                R            000b         Reserved bits; Write only reset values




94     Submit Document Feedback                                                               Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                        TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.6.4 Programmable Coefficient Registers
8.6.4.1 Programmable Coefficient Registers: Page 2
This register page (shown in Table 8-111) consists of the programmable coefficients for the biquad 1 to biquad
6 filters. To optimize the coefficients register transaction time for page 2, page 3, and page 4, the device also
supports (by default) auto-incremented pages for the I2C writes and reads. After a transaction of register address
0x7F, the device auto increments to the next page at register 0x08 to transact the next coefficient value.
                                    Table 8-111. Page 2 Programmable Coefficient Registers
    ADDRESS                    ACRONYM                                     REGISTER NAME                               RESET VALUE
       0x00        PAGE[7:0]                      Device page register                                                     0x00
       0x08        BQ1_N0_BYT1[7:0]               Programmable biquad 1, N0 coefficient byte[31:24]                        0x7F
       0x09        BQ1_N0_BYT2[7:0]               Programmable biquad 1, N0 coefficient byte[23:16]                        0xFF
       0x0A        BQ1_N0_BYT3[7:0]               Programmable biquad 1, N0 coefficient byte[15:8]                         0xFF
       0x0B        BQ1_N0_BYT4[7:0]               Programmable biquad 1, N0 coefficient byte[7:0]                          0xFF
       0x0C        BQ1_N1_BYT1[7:0]               Programmable biquad 1, N1 coefficient byte[31:24]                        0x00
       0x0D        BQ1_N1_BYT2[7:0]               Programmable biquad 1, N1 coefficient byte[23:16]                        0x00
       0x0E        BQ1_N1_BYT3[7:0]               Programmable biquad 1, N1 coefficient byte[15:8]                         0x00
       0x0F        BQ1_N1_BYT4[7:0]               Programmable biquad 1, N1 coefficient byte[7:0]                          0x00
       0x10        BQ1_N2_BYT1[7:0]               Programmable biquad 1, N2 coefficient byte[31:24]                        0x00
       0x11        BQ1_N2_BYT2[7:0]               Programmable biquad 1, N2 coefficient byte[23:16]                        0x00
       0x12        BQ1_N2_BYT3[7:0]               Programmable biquad 1, N2 coefficient byte[15:8]                         0x00
       0x13        BQ1_N2_BYT4[7:0]               Programmable biquad 1, N2 coefficient byte[7:0]                          0x00
       0x14        BQ1_D1_BYT1[7:0]               Programmable biquad 1, D1 coefficient byte[31:24]                        0x00
       0x15        BQ1_D1_BYT2[7:0]               Programmable biquad 1, D1 coefficient byte[23:16]                        0x00
       0x16        BQ1_D1_BYT3[7:0]               Programmable biquad 1, D1 coefficient byte[15:8]                         0x00
       0x17        BQ1_D1_BYT4[7:0]               Programmable biquad 1, D1 coefficient byte[7:0]                          0x00
       0x18        BQ1_D2_BYT1[7:0]               Programmable biquad 1, D2 coefficient byte[31:24]                        0x00
       0x19        BQ1_D2_BYT2[7:0]               Programmable biquad 1, D2 coefficient byte[23:16]                        0x00
       0x1A        BQ1_D2_BYT3[7:0]               Programmable biquad 1, D2 coefficient byte[15:8]                         0x00
       0x1B        BQ1_D2_BYT4[7:0]               Programmable biquad 1, D2 coefficient byte[7:0]                          0x00
       0x1C        BQ2_N0_BYT1[7:0]               Programmable biquad 2, N0 coefficient byte[31:24]                        0x7F
       0x1D        BQ2_N0_BYT2[7:0]               Programmable biquad 2, N0 coefficient byte[23:16]                        0xFF
       0x1E        BQ2_N0_BYT3[7:0]               Programmable biquad 2, N0 coefficient byte[15:8]                         0xFF
       0x1F        BQ2_N0_BYT4[7:0]               Programmable biquad 2, N0 coefficient byte[7:0]                          0xFF
       0x20        BQ2_N1_BYT1[7:0]               Programmable biquad 2, N1 coefficient byte[31:24]                        0x00
       0x21        BQ2_N1_BYT2[7:0]               Programmable biquad 2, N1 coefficient byte[23:16]                        0x00
       0x22        BQ2_N1_BYT3[7:0]               Programmable biquad 2, N1 coefficient byte[15:8]                         0x00
       0x23        BQ2_N1_BYT4[7:0]               Programmable biquad 2, N1 coefficient byte[7:0]                          0x00
       0x24        BQ2_N2_BYT1[7:0]               Programmable biquad 2, N2 coefficient byte[31:24]                        0x00
       0x25        BQ2_N2_BYT2[7:0]               Programmable biquad 2, N2 coefficient byte[23:16]                        0x00
       0x26        BQ2_N2_BYT3[7:0]               Programmable biquad 2, N2 coefficient byte[15:8]                         0x00
       0x27        BQ2_N2_BYT4[7:0]               Programmable biquad 2, N2 coefficient byte[7:0]                          0x00
       0x28        BQ2_D1_BYT1[7:0]               Programmable biquad 2, D1 coefficient byte[31:24]                        0x00
       0x29        BQ2_D1_BYT2[7:0]               Programmable biquad 2, D1 coefficient byte[23:16]                        0x00
       0x2A        BQ2_D1_BYT3[7:0]               Programmable biquad 2, D1 coefficient byte[15:8]                         0x00
       0x2B        BQ2_D1_BYT4[7:0]               Programmable biquad 2, D1 coefficient byte[7:0]                          0x00
       0x2C        BQ2_D2_BYT1[7:0]               Programmable biquad 2, D2 coefficient byte[31:24]                        0x00
       0x2D        BQ2_D2_BYT2[7:0]               Programmable biquad 2, D2 coefficient byte[23:16]                        0x00
       0x2E        BQ2_D2_BYT3[7:0]               Programmable biquad 2, D2 coefficient byte[15:8]                         0x00
       0x2F        BQ2_D2_BYT4[7:0]               Programmable biquad 2, D2 coefficient byte[7:0]                          0x00
       0x30        BQ3_N0_BYT1[7:0]               Programmable biquad 3, N0 coefficient byte[31:24]                        0x7F
       0x31        BQ3_N0_BYT2[7:0]               Programmable biquad 3, N0 coefficient byte[23:16]                        0xFF


Copyright © 2021 Texas Instruments Incorporated                                                             Submit Document Feedback     95
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                      www.ti.com

                      Table 8-111. Page 2 Programmable Coefficient Registers (continued)
     ADDRESS              ACRONYM                                       REGISTER NAME                                    RESET VALUE
      0x32      BQ3_N0_BYT3[7:0]               Programmable biquad 3, N0 coefficient byte[15:8]                               0xFF
      0x33      BQ3_N0_BYT4[7:0]               Programmable biquad 3, N0 coefficient byte[7:0]                                0xFF
      0x34      BQ3_N1_BYT1[7:0]               Programmable biquad 3, N1 coefficient byte[31:24]                              0x00
      0x35      BQ3_N1_BYT2[7:0]               Programmable biquad 3, N1 coefficient byte[23:16]                              0x00
      0x36      BQ3_N1_BYT3[7:0]               Programmable biquad 3, N1 coefficient byte[15:8]                               0x00
      0x37      BQ3_N1_BYT4[7:0]               Programmable biquad 3, N1 coefficient byte[7:0]                                0x00
      0x38      BQ3_N2_BYT1[7:0]               Programmable biquad 3, N2 coefficient byte[31:24]                              0x00
      0x39      BQ3_N2_BYT2[7:0]               Programmable biquad 3, N2 coefficient byte[23:16]                              0x00
      0x3A      BQ3_N2_BYT3[7:0]               Programmable biquad 3, N2 coefficient byte[15:8]                               0x00
      0x3B      BQ3_N2_BYT4[7:0]               Programmable biquad 3, N2 coefficient byte[7:0]                                0x00
      0x3C      BQ3_D1_BYT1[7:0]               Programmable biquad 3, D1 coefficient byte[31:24]                              0x00
      0x3D      BQ3_D1_BYT2[7:0]               Programmable biquad 3, D1 coefficient byte[23:16]                              0x00
      0x3E      BQ3_D1_BYT3[7:0]               Programmable biquad 3, D1 coefficient byte[15:8]                               0x00
      0x3F      BQ3_D1_BYT4[7:0]               Programmable biquad 3, D1 coefficient byte[7:0]                                0x00
      0x40      BQ3_D2_BYT1[7:0]               Programmable biquad 3, D2 coefficient byte[31:24]                              0x00
      0x41      BQ3_D2_BYT2[7:0]               Programmable biquad 3, D2 coefficient byte[23:16]                              0x00
      0x42      BQ3_D2_BYT3[7:0]               Programmable biquad 3, D2 coefficient byte[15:8]                               0x00
      0x43      BQ3_D2_BYT4[7:0]               Programmable biquad 3, D2 coefficient byte[7:0]                                0x00
      0x44      BQ4_N0_BYT1[7:0]               Programmable biquad 4, N0 coefficient byte[31:24]                              0x7F
      0x45      BQ4_N0_BYT2[7:0]               Programmable biquad 4, N0 coefficient byte[23:16]                              0xFF
      0x46      BQ4_N0_BYT3[7:0]               Programmable biquad 4, N0 coefficient byte[15:8]                               0xFF
      0x47      BQ4_N0_BYT4[7:0]               Programmable biquad 4, N0 coefficient byte[7:0]                                0xFF
      0x48      BQ4_N1_BYT1[7:0]               Programmable biquad 4, N1 coefficient byte[31:24]                              0x00
      0x49      BQ4_N1_BYT2[7:0]               Programmable biquad 4, N1 coefficient byte[23:16]                              0x00
      0x4A      BQ4_N1_BYT3[7:0]               Programmable biquad 4, N1 coefficient byte[15:8]                               0x00
      0x4B      BQ4_N1_BYT4[7:0]               Programmable biquad 4, N1 coefficient byte[7:0]                                0x00
      0x4C      BQ4_N2_BYT1[7:0]               Programmable biquad 4, N2 coefficient byte[31:24]                              0x00
      0x4D      BQ4_N2_BYT2[7:0]               Programmable biquad 4, N2 coefficient byte[23:16]                              0x00
      0x4E      BQ4_N2_BYT3[7:0]               Programmable biquad 4, N2 coefficient byte[15:8]                               0x00
      0x4F      BQ4_N2_BYT4[7:0]               Programmable biquad 4, N2 coefficient byte[7:0]                                0x00
      0x50      BQ4_D1_BYT1[7:0]               Programmable biquad 4, D1 coefficient byte[31:24]                              0x00
      0x51      BQ4_D1_BYT2[7:0]               Programmable biquad 4, D1 coefficient byte[23:16]                              0x00
      0x52      BQ4_D1_BYT3[7:0]               Programmable biquad 4, D1 coefficient byte[15:8]                               0x00
      0x53      BQ4_D1_BYT4[7:0]               Programmable biquad 4, D1 coefficient byte[7:0]                                0x00
      0x54      BQ4_D2_BYT1[7:0]               Programmable biquad 4, D2 coefficient byte[31:24]                              0x00
      0x55      BQ4_D2_BYT2[7:0]               Programmable biquad 4, D2 coefficient byte[23:16]                              0x00
      0x56      BQ4_D2_BYT3[7:0]               Programmable biquad 4, D2 coefficient byte[15:8]                               0x00
      0x57      BQ4_D2_BYT4[7:0]               Programmable biquad 4, D2 coefficient byte[7:0]                                0x00
      0x58      BQ5_N0_BYT1[7:0]               Programmable biquad 5, N0 coefficient byte[31:24]                              0x7F
      0x59      BQ5_N0_BYT2[7:0]               Programmable biquad 5, N0 coefficient byte[23:16]                              0xFF
      0x5A      BQ5_N0_BYT3[7:0]               Programmable biquad 5, N0 coefficient byte[15:8]                               0xFF
      0x5B      BQ5_N0_BYT4[7:0]               Programmable biquad 5, N0 coefficient byte[7:0]                                0xFF
      0x5C      BQ5_N1_BYT1[7:0]               Programmable biquad 5, N1 coefficient byte[31:24]                              0x00
      0x5D      BQ5_N1_BYT2[7:0]               Programmable biquad 5, N1 coefficient byte[23:16]                              0x00
      0x5E      BQ5_N1_BYT3[7:0]               Programmable biquad 5, N1 coefficient byte[15:8]                               0x00
      0x5F      BQ5_N1_BYT4[7:0]               Programmable biquad 5, N1 coefficient byte[7:0]                                0x00
      0x60      BQ5_N2_BYT1[7:0]               Programmable biquad 5, N2 coefficient byte[31:24]                              0x00
      0x61      BQ5_N2_BYT2[7:0]               Programmable biquad 5, N2 coefficient byte[23:16]                              0x00
      0x62      BQ5_N2_BYT3[7:0]               Programmable biquad 5, N2 coefficient byte[15:8]                               0x00
      0x63      BQ5_N2_BYT4[7:0]               Programmable biquad 5, N2 coefficient byte[7:0]                                0x00


96     Submit Document Feedback                                                                    Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                        TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                           Table 8-111. Page 2 Programmable Coefficient Registers (continued)
    ADDRESS                    ACRONYM                                     REGISTER NAME                               RESET VALUE
       0x64        BQ5_D1_BYT1[7:0]               Programmable biquad 5, D1 coefficient byte[31:24]                        0x00
       0x65        BQ5_D1_BYT2[7:0]               Programmable biquad 5, D1 coefficient byte[23:16]                        0x00
       0x66        BQ5_D1_BYT3[7:0]               Programmable biquad 5, D1 coefficient byte[15:8]                         0x00
       0x67        BQ5_D1_BYT4[7:0]               Programmable biquad 5, D1 coefficient byte[7:0]                          0x00
       0x68        BQ5_D2_BYT1[7:0]               Programmable biquad 5, D2 coefficient byte[31:24]                        0x00
       0x69        BQ5_D2_BYT2[7:0]               Programmable biquad 5, D2 coefficient byte[23:16]                        0x00
       0x6A        BQ5_D2_BYT3[7:0]               Programmable biquad 5, D2 coefficient byte[15:8]                         0x00
       0x6B        BQ5_D2_BYT4[7:0]               Programmable biquad 5, D2 coefficient byte[7:0]                          0x00
       0x6C        BQ6_N0_BYT1[7:0]               Programmable biquad 6, N0 coefficient byte[31:24]                        0x7F
       0x6D        BQ6_N0_BYT2[7:0]               Programmable biquad 6, N0 coefficient byte[23:16]                        0xFF
       0x6E        BQ6_N0_BYT3[7:0]               Programmable biquad 6, N0 coefficient byte[15:8]                         0xFF
       0x6F        BQ6_N0_BYT4[7:0]               Programmable biquad 6, N0 coefficient byte[7:0]                          0xFF
       0x70        BQ6_N1_BYT1[7:0]               Programmable biquad 6, N1 coefficient byte[31:24]                        0x00
       0x71        BQ6_N1_BYT2[7:0]               Programmable biquad 6, N1 coefficient byte[23:16]                        0x00
       0x72        BQ6_N1_BYT3[7:0]               Programmable biquad 6, N1 coefficient byte[15:8]                         0x00
       0x73        BQ6_N1_BYT4[7:0]               Programmable biquad 6, N1 coefficient byte[7:0]                          0x00
       0x74        BQ6_N2_BYT1[7:0]               Programmable biquad 6, N2 coefficient byte[31:24]                        0x00
       0x75        BQ6_N2_BYT2[7:0]               Programmable biquad 6, N2 coefficient byte[23:16]                        0x00
       0x76        BQ6_N2_BYT3[7:0]               Programmable biquad 6, N2 coefficient byte[15:8]                         0x00
       0x77        BQ6_N2_BYT4[7:0]               Programmable biquad 6, N2 coefficient byte[7:0]                          0x00
       0x78        BQ6_D1_BYT1[7:0]               Programmable biquad 6, D1 coefficient byte[31:24]                        0x00
       0x79        BQ6_D1_BYT2[7:0]               Programmable biquad 6, D1 coefficient byte[23:16]                        0x00
       0x7A        BQ6_D1_BYT3[7:0]               Programmable biquad 6, D1 coefficient byte[15:8]                         0x00
       0x7B        BQ6_D1_BYT4[7:0]               Programmable biquad 6, D1 coefficient byte[7:0]                          0x00
       0x7C        BQ6_D2_BYT1[7:0]               Programmable biquad 6, D2 coefficient byte[31:24]                        0x00
       0x7D        BQ6_D2_BYT2[7:0]               Programmable biquad 6, D2 coefficient byte[23:16]                        0x00
       0x7E        BQ6_D2_BYT3[7:0]               Programmable biquad 6, D2 coefficient byte[15:8]                         0x00
       0x7F        BQ6_D2_BYT4[7:0]               Programmable biquad 6, D2 coefficient byte[7:0]                          0x00




Copyright © 2021 Texas Instruments Incorporated                                                             Submit Document Feedback     97
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                      www.ti.com

8.6.4.2 Programmable Coefficient Registers: Page 3
This register page (shown in Table 8-112) consists of the programmable coefficients for the biquad 7 to biquad
12 filters. To optimize the coefficients register transaction time for page 2, page 3, and page 4, the device also
supports (by default) auto-incremented pages for the I2C writes and reads. After a transaction of register address
0x7F, the device auto increments to the next page at register 0x08 to transact the next coefficient value.
                              Table 8-112. Page 3 Programmable Coefficient Registers
     ADDRESS                ACRONYM                                     REGISTER NAME                                    RESET VALUE
      0x00      PAGE[7:0]                      Device page register                                                           0x00
      0x08      BQ7_N0_BYT1[7:0]               Programmable biquad 7, N0 coefficient byte[31:24]                              0x7F
      0x09      BQ7_N0_BYT2[7:0]               Programmable biquad 7, N0 coefficient byte[23:16]                              0xFF
      0x0A      BQ7_N0_BYT3[7:0]               Programmable biquad 7, N0 coefficient byte[15:8]                               0xFF
      0x0B      BQ7_N0_BYT4[7:0]               Programmable biquad 7, N0 coefficient byte[7:0]                                0xFF
      0x0C      BQ7_N1_BYT1[7:0]               Programmable biquad 7, N1 coefficient byte[31:24]                              0x00
      0x0D      BQ7_N1_BYT2[7:0]               Programmable biquad 7, N1 coefficient byte[23:16]                              0x00
      0x0E      BQ7_N1_BYT3[7:0]               Programmable biquad 7, N1 coefficient byte[15:8]                               0x00
      0x0F      BQ7_N1_BYT4[7:0]               Programmable biquad 7, N1 coefficient byte[7:0]                                0x00
      0x10      BQ7_N2_BYT1[7:0]               Programmable biquad 7, N2 coefficient byte[31:24]                              0x00
       0x11     BQ7_N2_BYT2[7:0]               Programmable biquad 7, N2 coefficient byte[23:16]                              0x00
      0x12      BQ7_N2_BYT3[7:0]               Programmable biquad 7, N2 coefficient byte[15:8]                               0x00
      0x13      BQ7_N2_BYT4[7:0]               Programmable biquad 7, N2 coefficient byte[7:0]                                0x00
      0x14      BQ7_D1_BYT1[7:0]               Programmable biquad 7, D1 coefficient byte[31:24]                              0x00
      0x15      BQ7_D1_BYT2[7:0]               Programmable biquad 7, D1 coefficient byte[23:16]                              0x00
      0x16      BQ7_D1_BYT3[7:0]               Programmable biquad 7, D1 coefficient byte[15:8]                               0x00
      0x17      BQ7_D1_BYT4[7:0]               Programmable biquad 7, D1 coefficient byte[7:0]                                0x00
      0x18      BQ7_D2_BYT1[7:0]               Programmable biquad 7, D2 coefficient byte[31:24]                              0x00
      0x19      BQ7_D2_BYT2[7:0]               Programmable biquad 7, D2 coefficient byte[23:16]                              0x00
      0x1A      BQ7_D2_BYT3[7:0]               Programmable biquad 7, D2 coefficient byte[15:8]                               0x00
      0x1B      BQ7_D2_BYT4[7:0]               Programmable biquad 7, D2 coefficient byte[7:0]                                0x00
      0x1C      BQ8_N0_BYT1[7:0]               Programmable biquad 8, N0 coefficient byte[31:24]                              0x7F
      0x1D      BQ8_N0_BYT2[7:0]               Programmable biquad 8, N0 coefficient byte[23:16]                              0xFF
      0x1E      BQ8_N0_BYT3[7:0]               Programmable biquad 8, N0 coefficient byte[15:8]                               0xFF
      0x1F      BQ8_N0_BYT4[7:0]               Programmable biquad 8, N0 coefficient byte[7:0]                                0xFF
      0x20      BQ8_N1_BYT1[7:0]               Programmable biquad 8, N1 coefficient byte[31:24]                              0x00
      0x21      BQ8_N1_BYT2[7:0]               Programmable biquad 8, N1 coefficient byte[23:16]                              0x00
      0x22      BQ8_N1_BYT3[7:0]               Programmable biquad 8, N1 coefficient byte[15:8]                               0x00
      0x23      BQ8_N1_BYT4[7:0]               Programmable biquad 8, N1 coefficient byte[7:0]                                0x00
      0x24      BQ8_N2_BYT1[7:0]               Programmable biquad 8, N2 coefficient byte[31:24]                              0x00
      0x25      BQ8_N2_BYT2[7:0]               Programmable biquad 8, N2 coefficient byte[23:16]                              0x00
      0x26      BQ8_N2_BYT3[7:0]               Programmable biquad 8, N2 coefficient byte[15:8]                               0x00
      0x27      BQ8_N2_BYT4[7:0]               Programmable biquad 8, N2 coefficient byte[7:0]                                0x00
      0x28      BQ8_D1_BYT1[7:0]               Programmable biquad 8, D1 coefficient byte[31:24]                              0x00
      0x29      BQ8_D1_BYT2[7:0]               Programmable biquad 8, D1 coefficient byte[23:16]                              0x00
      0x2A      BQ8_D1_BYT3[7:0]               Programmable biquad 8, D1 coefficient byte[15:8]                               0x00
      0x2B      BQ8_D1_BYT4[7:0]               Programmable biquad 8, D1 coefficient byte[7:0]                                0x00
      0x2C      BQ8_D2_BYT1[7:0]               Programmable biquad 8, D2 coefficient byte[31:24]                              0x00
      0x2D      BQ8_D2_BYT2[7:0]               Programmable biquad 8, D2 coefficient byte[23:16]                              0x00
      0x2E      BQ8_D2_BYT3[7:0]               Programmable biquad 8, D2 coefficient byte[15:8]                               0x00
      0x2F      BQ8_D2_BYT4[7:0]               Programmable biquad 8, D2 coefficient byte[7:0]                                0x00
      0x30      BQ9_N0_BYT1[7:0]               Programmable biquad 9, N0 coefficient byte[31:24]                              0x7F
      0x31      BQ9_N0_BYT2[7:0]               Programmable biquad 9, N0 coefficient byte[23:16]                              0xFF
      0x32      BQ9_N0_BYT3[7:0]               Programmable biquad 9, N0 coefficient byte[15:8]                               0xFF


98     Submit Document Feedback                                                                    Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                        TLV320ADC3120
www.ti.com                                                                                    SBASA91A – DECEMBER 2020 – REVISED JUNE 2021

                           Table 8-112. Page 3 Programmable Coefficient Registers (continued)
    ADDRESS                    ACRONYM                                     REGISTER NAME                               RESET VALUE
       0x33        BQ9_N0_BYT4[7:0]               Programmable biquad 9, N0 coefficient byte[7:0]                          0xFF
       0x34        BQ9_N1_BYT1[7:0]               Programmable biquad 9, N1 coefficient byte[31:24]                        0x00
       0x35        BQ9_N1_BYT2[7:0]               Programmable biquad 9, N1 coefficient byte[23:16]                        0x00
       0x36        BQ9_N1_BYT3[7:0]               Programmable biquad 9, N1 coefficient byte[15:8]                         0x00
       0x37        BQ9_N1_BYT4[7:0]               Programmable biquad 9, N1 coefficient byte[7:0]                          0x00
       0x38        BQ9_N2_BYT1[7:0]               Programmable biquad 9, N2 coefficient byte[31:24]                        0x00
       0x39        BQ9_N2_BYT2[7:0]               Programmable biquad 9, N2 coefficient byte[23:16]                        0x00
       0x3A        BQ9_N2_BYT3[7:0]               Programmable biquad 9, N2 coefficient byte[15:8]                         0x00
       0x3B        BQ9_N2_BYT4[7:0]               Programmable biquad 9, N2 coefficient byte[7:0]                          0x00
       0x3C        BQ9_D1_BYT1[7:0]               Programmable biquad 9, D1 coefficient byte[31:24]                        0x00
       0x3D        BQ9_D1_BYT2[7:0]               Programmable biquad 9, D1 coefficient byte[23:16]                        0x00
       0x3E        BQ9_D1_BYT3[7:0]               Programmable biquad 9, D1 coefficient byte[15:8]                         0x00
       0x3F        BQ9_D1_BYT4[7:0]               Programmable biquad 9, D1 coefficient byte[7:0]                          0x00
       0x40        BQ9_D2_BYT1[7:0]               Programmable biquad 9, D2 coefficient byte[31:24]                        0x00
       0x41        BQ9_D2_BYT2[7:0]               Programmable biquad 9, D2 coefficient byte[23:16]                        0x00
       0x42        BQ9_D2_BYT3[7:0]               Programmable biquad 9, D2 coefficient byte[15:8]                         0x00
       0x43        BQ9_D2_BYT4[7:0]               Programmable biquad 9, D2 coefficient byte[7:0]                          0x00
       0x44        BQ10_N0_BYT1[7:0]              Programmable biquad 10, N0 coefficient byte[31:24]                       0x7F
       0x45        BQ10_N0_BYT2[7:0]              Programmable biquad 10, N0 coefficient byte[23:16]                       0xFF
       0x46        BQ10_N0_BYT3[7:0]              Programmable biquad 10, N0 coefficient byte[15:8]                        0xFF
       0x47        BQ10_N0_BYT4[7:0]              Programmable biquad 10, N0 coefficient byte[7:0]                         0xFF
       0x48        BQ10_N1_BYT1[7:0]              Programmable biquad 10, N1 coefficient byte[31:24]                       0x00
       0x49        BQ10_N1_BYT2[7:0]              Programmable biquad 10, N1 coefficient byte[23:16]                       0x00
       0x4A        BQ10_N1_BYT3[7:0]              Programmable biquad 10, N1 coefficient byte[15:8]                        0x00
       0x4B        BQ10_N1_BYT4[7:0]              Programmable biquad 10, N1 coefficient byte[7:0]                         0x00
       0x4C        BQ10_N2_BYT1[7:0]              Programmable biquad 10, N2 coefficient byte[31:24]                       0x00
       0x4D        BQ10_N2_BYT2[7:0]              Programmable biquad 10, N2 coefficient byte[23:16]                       0x00
       0x4E        BQ10_N2_BYT3[7:0]              Programmable biquad 10, N2 coefficient byte[15:8]                        0x00
       0x4F        BQ10_N2_BYT4[7:0]              Programmable biquad 10, N2 coefficient byte[7:0]                         0x00
       0x50        BQ10_D1_BYT1[7:0]              Programmable biquad 10, D1 coefficient byte[31:24]                       0x00
       0x51        BQ10_D1_BYT2[7:0]              Programmable biquad 10, D1 coefficient byte[23:16]                       0x00
       0x52        BQ10_D1_BYT3[7:0]              Programmable biquad 10, D1 coefficient byte[15:8]                        0x00
       0x53        BQ10_D1_BYT4[7:0]              Programmable biquad 10, D1 coefficient byte[7:0]                         0x00
       0x54        BQ10_D2_BYT1[7:0]              Programmable biquad 10, D2 coefficient byte[31:24]                       0x00
       0x55        BQ10_D2_BYT2[7:0]              Programmable biquad 10, D2 coefficient byte[23:16]                       0x00
       0x56        BQ10_D2_BYT3[7:0]              Programmable biquad 10, D2 coefficient byte[15:8]                        0x00
       0x57        BQ10_D2_BYT4[7:0]              Programmable biquad 10, D2 coefficient byte[7:0]                         0x00
       0x58        BQ11_N0_BYT1[7:0]              Programmable biquad 11, N0 coefficient byte[31:24]                       0x7F
       0x59        BQ11_N0_BYT2[7:0]              Programmable biquad 11, N0 coefficient byte[23:16]                       0xFF
       0x5A        BQ11_N0_BYT3[7:0]              Programmable biquad 11, N0 coefficient byte[15:8]                        0xFF
       0x5B        BQ11_N0_BYT4[7:0]              Programmable biquad 11, N0 coefficient byte[7:0]                         0xFF
       0x5C        BQ11_N1_BYT1[7:0]              Programmable biquad 11, N1 coefficient byte[31:24]                       0x00
       0x5D        BQ11_N1_BYT2[7:0]              Programmable biquad 11, N1 coefficient byte[23:16]                       0x00
       0x5E        BQ11_N1_BYT3[7:0]              Programmable biquad 11, N1 coefficient byte[15:8]                        0x00
       0x5F        BQ11_N1_BYT4[7:0]              Programmable biquad 11, N1 coefficient byte[7:0]                         0x00
       0x60        BQ11_N2_BYT1[7:0]              Programmable biquad 11, N2 coefficient byte[31:24]                       0x00
       0x61        BQ11_N2_BYT2[7:0]              Programmable biquad 11, N2 coefficient byte[23:16]                       0x00
       0x62        BQ11_N2_BYT3[7:0]              Programmable biquad 11, N2 coefficient byte[15:8]                        0x00
       0x63        BQ11_N2_BYT4[7:0]              Programmable biquad 11, N2 coefficient byte[7:0]                         0x00
       0x64        BQ11_D1_BYT1[7:0]              Programmable biquad 11, D1 coefficient byte[31:24]                       0x00


Copyright © 2021 Texas Instruments Incorporated                                                             Submit Document Feedback     99
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                       www.ti.com

                       Table 8-112. Page 3 Programmable Coefficient Registers (continued)
      ADDRESS              ACRONYM                                      REGISTER NAME                                     RESET VALUE
       0x65      BQ11_D1_BYT2[7:0]             Programmable biquad 11, D1 coefficient byte[23:16]                              0x00
       0x66      BQ11_D1_BYT3[7:0]             Programmable biquad 11, D1 coefficient byte[15:8]                               0x00
       0x67      BQ11_D1_BYT4[7:0]             Programmable biquad 11, D1 coefficient byte[7:0]                                0x00
       0x68      BQ11_D2_BYT1[7:0]             Programmable biquad 11, D2 coefficient byte[31:24]                              0x00
       0x69      BQ11_D2_BYT2[7:0]             Programmable biquad 11, D2 coefficient byte[23:16]                              0x00
       0x6A      BQ11_D2_BYT3[7:0]             Programmable biquad 11, D2 coefficient byte[15:8]                               0x00
       0x6B      BQ11_D2_BYT4[7:0]             Programmable biquad 11, D2 coefficient byte[7:0]                                0x00
       0x6C      BQ12_N0_BYT1[7:0]             Programmable biquad 12, N0 coefficient byte[31:24]                              0x7F
       0x6D      BQ12_N0_BYT2[7:0]             Programmable biquad 12, N0 coefficient byte[23:16]                              0xFF
       0x6E      BQ12_N0_BYT3[7:0]             Programmable biquad 12, N0 coefficient byte[15:8]                               0xFF
       0x6F      BQ12_N0_BYT4[7:0]             Programmable biquad 12, N0 coefficient byte[7:0]                                0xFF
       0x70      BQ12_N1_BYT1[7:0]             Programmable biquad 12, N1 coefficient byte[31:24]                              0x00
       0x71      BQ12_N1_BYT2[7:0]             Programmable biquad 12, N1 coefficient byte[23:16]                              0x00
       0x72      BQ12_N1_BYT3[7:0]             Programmable biquad 12, N1 coefficient byte[15:8]                               0x00
       0x73      BQ12_N1_BYT4[7:0]             Programmable biquad 12, N1 coefficient byte[7:0]                                0x00
       0x74      BQ12_N2_BYT1[7:0]             Programmable biquad 12, N2 coefficient byte[31:24]                              0x00
       0x75      BQ12_N2_BYT2[7:0]             Programmable biquad 12, N2 coefficient byte[23:16]                              0x00
       0x76      BQ12_N2_BYT3[7:0]             Programmable biquad 12, N2 coefficient byte[15:8]                               0x00
       0x77      BQ12_N2_BYT4[7:0]             Programmable biquad 12, N2 coefficient byte[7:0]                                0x00
       0x78      BQ12_D1_BYT1[7:0]             Programmable biquad 12, D1 coefficient byte[31:24]                              0x00
       0x79      BQ12_D1_BYT2[7:0]             Programmable biquad 12, D1 coefficient byte[23:16]                              0x00
       0x7A      BQ12_D1_BYT3[7:0]             Programmable biquad 12, D1 coefficient byte[15:8]                               0x00
       0x7B      BQ12_D1_BYT4[7:0]             Programmable biquad 12, D1 coefficient byte[7:0]                                0x00
       0x7C      BQ12_D2_BYT1[7:0]             Programmable biquad 12, D2 coefficient byte[31:24]                              0x00
       0x7D      BQ12_D2_BYT2[7:0]             Programmable biquad 12, D2 coefficient byte[23:16]                              0x00
       0x7E      BQ12_D2_BYT3[7:0]             Programmable biquad 12, D2 coefficient byte[15:8]                               0x00
       0x7F      BQ12_D2_BYT4[7:0]             Programmable biquad 12, D2 coefficient byte[7:0]                                0x00




100     Submit Document Feedback                                                                    Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                               TLV320ADC3120
www.ti.com                                                                                           SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


8.6.4.3 Programmable Coefficient Registers: Page 4
This register page (shown in Table 8-113) consists of the programmable coefficients for mixer 1 to mixer 4 and
the first-order IIR filter.
                                    Table 8-113. Page 4 Programmable Coefficient Registers
    ADDRESS                    ACRONYM                                       REGISTER NAME                                    RESET VALUE
       0x00        PAGE[7:0]                      Device page register                                                            0x00
       0x08        MIX1_CH1_BYT1[7:0]             Digital mixer 1, channel 1 coefficient byte[31:24]                              0x7F
       0x09        MIX1_CH1_BYT2[7:0]             Digital mixer 1, channel 1 coefficient byte[23:16]                              0xFF
       0x0A        MIX1_CH1_BYT3[7:0]             Digital mixer 1, channel 1 coefficient byte[15:8]                               0xFF
       0x0B        MIX1_CH1_BYT4[7:0]             Digital mixer 1, channel 1 coefficient byte[7:0]                                0xFF
       0x0C        MIX1_CH2_BYT1[7:0]             Digital mixer 1, channel 2 coefficient byte[31:24]                              0x00
       0x0D        MIX1_CH2_BYT2[7:0]             Digital mixer 1, channel 2 coefficient byte[23:16]                              0x00
       0x0E        MIX1_CH2_BYT3[7:0]             Digital mixer 1, channel 2 coefficient byte[15:8]                               0x00
       0x0F        MIX1_CH2_BYT4[7:0]             Digital mixer 1, channel 2 coefficient byte[7:0]                                0x00
       0x10        MIX1_CH3_BYT1[7:0]             Digital mixer 1, channel 3 coefficient byte[31:24]                              0x00
       0x11        MIX1_CH3_BYT2[7:0]             Digital mixer 1, channel 3 coefficient byte[23:16]                              0x00
       0x12        MIX1_CH3_BYT3[7:0]             Digital mixer 1, channel 3 coefficient byte[15:8]                               0x00
       0x13        MIX1_CH3_BYT4[7:0]             Digital mixer 1, channel 3 coefficient byte[7:0]                                0x00
       0x14        MIX1_CH4_BYT1[7:0]             Digital mixer 1, channel 4 coefficient byte[31:24]                              0x00
       0x15        MIX1_CH4_BYT2[7:0]             Digital mixer 1, channel 4 coefficient byte[23:16]                              0x00
       0x16        MIX1_CH4_BYT3[7:0]             Digital mixer 1, channel 4 coefficient byte[15:8]                               0x00
       0x17        MIX1_CH4_BYT4[7:0]             Digital mixer 1, channel 4 coefficient byte[7:0]                                0x00
       0x18        MIX2_CH1_BYT1[7:0]             Digital mixer 2, channel 1 coefficient byte[31:24]                              0x00
       0x19        MIX2_CH1_BYT2[7:0]             Digital mixer 2, channel 1 coefficient byte[23:16]                              0x00
       0x1A        MIX2_CH1_BYT3[7:0]             Digital mixer 2, channel 1 coefficient byte[15:8]                               0x00
       0x1B        MIX2_CH1_BYT4[7:0]             Digital mixer 2, channel 1 coefficient byte[7:0]                                0x00
       0x1C        MIX2_CH2_BYT1[7:0]             Digital mixer 2, channel 2 coefficient byte[31:24]                              0x7F
       0x1D        MIX2_CH2_BYT2[7:0]             Digital mixer 2, channel 2 coefficient byte[23:16]                              0xFF
       0x1E        MIX2_CH2_BYT3[7:0]             Digital mixer 2, channel 2 coefficient byte[15:8]                               0xFF
       0x1F        MIX2_CH2_BYT4[7:0]             Digital mixer 2, channel 2 coefficient byte[7:0]                                0xFF
       0x20        MIX2_CH3_BYT1[7:0]             Digital mixer 2, channel 3 coefficient byte[31:24]                              0x00
       0x21        MIX2_CH3_BYT2[7:0]             Digital mixer 2, channel 3 coefficient byte[23:16]                              0x00
       0x22        MIX2_CH3_BYT3[7:0]             Digital mixer 2, channel 3 coefficient byte[15:8]                               0x00
       0x23        MIX2_CH3_BYT4[7:0]             Digital mixer 2, channel 3 coefficient byte[7:0]                                0x00
       0x24        MIX2_CH4_BYT1[7:0]             Digital mixer 2, channel 4 coefficient byte[31:24]                              0x00
       0x25        MIX2_CH4_BYT2[7:0]             Digital mixer 2, channel 4 coefficient byte[23:16]                              0x00
       0x26        MIX2_CH4_BYT3[7:0]             Digital mixer 2, channel 4 coefficient byte[15:8]                               0x00
       0x27        MIX2_CH4_BYT4[7:0]             Digital mixer 2, channel 4 coefficient byte[7:0]                                0x00
       0x28        MIX3_CH1_BYT1[7:0]             Digital mixer 3, channel 1 coefficient byte[31:24]                              0x00
       0x29        MIX3_CH1_BYT2[7:0]             Digital mixer 3, channel 1 coefficient byte[23:16]                              0x00
       0x2A        MIX3_CH1_BYT3[7:0]             Digital mixer 3, channel 1 coefficient byte[15:8]                               0x00
       0x2B        MIX3_CH1_BYT4[7:0]             Digital mixer 3, channel 1 coefficient byte[7:0]                                0x00
       0x2C        MIX3_CH2_BYT1[7:0]             Digital mixer 3, channel 2 coefficient byte[31:24]                              0x00
       0x2D        MIX3_CH2_BYT2[7:0]             Digital mixer 3, channel 2 coefficient byte[23:16]                              0x00
       0x2E        MIX3_CH2_BYT3[7:0]             Digital mixer 3, channel 2 coefficient byte[15:8]                               0x00
       0x2F        MIX3_CH2_BYT4[7:0]             Digital mixer 3, channel 2 coefficient byte[7:0]                                0x00
       0x30        MIX3_CH3_BYT1[7:0]             Digital mixer 3, channel 3 coefficient byte[31:24]                              0x7F
       0x31        MIX3_CH3_BYT2[7:0]             Digital mixer 3, channel 3 coefficient byte[23:16]                              0xFF
       0x32        MIX3_CH3_BYT3[7:0]             Digital mixer 3, channel 3 coefficient byte[15:8]                               0xFF
       0x33        MIX3_CH3_BYT4[7:0]             Digital mixer 3, channel 3 coefficient byte[7:0]                                0xFF
       0x34        MIX3_CH4_BYT1[7:0]             Digital mixer 3, channel 4 coefficient byte[31:24]                              0x00


Copyright © 2021 Texas Instruments Incorporated                                                                    Submit Document Feedback    101
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                             www.ti.com

                        Table 8-113. Page 4 Programmable Coefficient Registers (continued)
      ADDRESS               ACRONYM                                       REGISTER NAME                                         RESET VALUE
       0x35      MIX3_CH4_BYT2[7:0]            Digital mixer 3, channel 4 coefficient byte[23:16]                                    0x00
       0x36      MIX3_CH4_BYT3[7:0]            Digital mixer 3, channel 4 coefficient byte[15:8]                                     0x00
       0x37      MIX3_CH4_BYT4[7:0]            Digital mixer 3, channel 4 coefficient byte[7:0]                                      0x00
       0x38      MIX4_CH1_BYT1[7:0]            Digital mixer 4, channel 1 coefficient byte[31:24]                                    0x00
       0x39      MIX4_CH1_BYT2[7:0]            Digital mixer 4, channel 1 coefficient byte[23:16]                                    0x00
       0x3A      MIX4_CH1_BYT3[7:0]            Digital mixer 4, channel 1 coefficient byte[15:8]                                     0x00
       0x3B      MIX4_CH1_BYT4[7:0]            Digital mixer 4, channel 1 coefficient byte[7:0]                                      0x00
       0x3C      MIX4_CH2_BYT1[7:0]            Digital mixer 4, channel 2 coefficient byte[31:24]                                    0x00
       0x3D      MIX4_CH2_BYT2[7:0]            Digital mixer 4, channel 2 coefficient byte[23:16]                                    0x00
       0x3E      MIX4_CH2_BYT3[7:0]            Digital mixer 4, channel 2 coefficient byte[15:8]                                     0x00
       0x3F      MIX4_CH2_BYT4[7:0]            Digital mixer 4, channel 2 coefficient byte[7:0]                                      0x00
       0x40      MIX4_CH3_BYT1[7:0]            Digital mixer 4, channel 3 coefficient byte[31:24]                                    0x00
       0x41      MIX4_CH3_BYT2[7:0]            Digital mixer 4, channel 3 coefficient byte[23:16]                                    0x00
       0x42      MIX4_CH3_BYT3[7:0]            Digital mixer 4, channel 3 coefficient byte[15:8]                                     0x00
       0x43      MIX4_CH3_BYT4[7:0]            Digital mixer 4, channel 3 coefficient byte[7:0]                                      0x00
       0x44      MIX4_CH4_BYT1[7:0]            Digital mixer 4, channel 4 coefficient byte[31:24]                                    0x7F
       0x45      MIX4_CH4_BYT2[7:0]            Digital mixer 4, channel 4 coefficient byte[23:16]                                    0xFF
       0x46      MIX4_CH4_BYT3[7:0]            Digital mixer 4, channel 4 coefficient byte[15:8]                                     0xFF
       0x47      MIX4_CH4_BYT4[7:0]            Digital mixer 4, channel 4 coefficient byte[7:0]                                      0xFF
       0x48      IIR_N0_BYT1[7:0]              Programmable first-order IIR, N0 coefficient byte[31:24]                              0x7F
       0x49      IIR_N0_BYT2[7:0]              Programmable first-order IIR, N0 coefficient byte[23:16]                              0xFF
       0x4A      IIR_N0_BYT3[7:0]              Programmable first-order IIR, N0 coefficient byte[15:8]                               0xFF
       0x4B      IIR_N0_BYT4[7:0]              Programmable first-order IIR, N0 coefficient byte[7:0]                                0xFF
       0x4C      IIR_N1_BYT1[7:0]              Programmable first-order IIR, N1 coefficient byte[31:24]                              0x00
       0x4D      IIR_N1_BYT2[7:0]              Programmable first-order IIR, N1 coefficient byte[23:16]                              0x00
       0x4E      IIR_N1_BYT3[7:0]              Programmable first-order IIR, N1 coefficient byte[15:8]                               0x00
       0x4F      IIR_N1_BYT4[7:0]              Programmable first-order IIR, N1 coefficient byte[7:0]                                0x00
       0x50      IIR_D1_BYT1[7:0]              Programmable first-order IIR, D1 coefficient byte[31:24]                              0x00
       0x51      IIR_D1_BYT2[7:0]              Programmable first-order IIR, D1 coefficient byte[23:16]                              0x00
       0x52      IIR_D1_BYT3[7:0]              Programmable first-order IIR, D1 coefficient byte[15:8]                               0x00
       0x53      IIR_D1_BYT4[7:0]              Programmable first-order IIR, D1 coefficient byte[7:0]                                0x00




102     Submit Document Feedback                                                                          Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                                                                                   TLV320ADC3120
www.ti.com                                                                                                                                  SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


9 Application and Implementation
                                                                                              Note
       Information in the following applications sections is not part of the TI component specification,
       and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
       determining suitability of components for their purposes, as well as validating and testing their design
       implementation to confirm system functionality.

9.1 Application Information
The TLV320ADC3120 is a multichannel, high-performance audio analog-to-digital converter (ADC) that supports
output sample rates of up to 768 kHz. The device supports either up to two analog microphones or up to four
digital pulse density modulation (PDM) microphones for simultaneous recording applications.
Communication to the TLV320ADC3120 for configuration of the control registers is supported using an I2C
interface. The device supports a highly flexible, audio serial interface (TDM, I2S, and LJ) to transmit audio data
seamlessly in the system across devices.
9.2 Typical Applications
9.2.1 Two-Channel Analog Microphone Recording
Figure 9-1 shows a typical configuration of the TLV320ADC3120 for an application using two analog
microelectrical-mechanical system (MEMS) microphones for simultaneous recording operation with an I2C
control interface and a time-division multiplexing (TDM) audio data slave interface. For best distortion
performance, use input AC-coupling capacitors with a low-voltage coefficient.
                                                                                                             10 F                     1 F
                                                                                                                                                       3.3 V
                                                                                                                                                   (3.0 V to 3.6
                                                                                                                                                        V)

                                                                 GND GND
                                                                                                       GND                      GND
                                                                                                                                                             10 F
                                                  MICBIAS_GPI2




                                                                                                                                            AVDD
                                                                           AVS S



                                                                                             VREF




                                                                                                                         AREG




                        VDD                                                                                                                 DRE G
                              OUTP
                                         INP1
                         AMIC1
              0.1 F           OUTM       INM1                                                                                                                       GND
                        VSS
                                                                                                                                                                                3.3 V
                                                                                                                                                              10 F         (3.0 V to 3.6 V)
                 GND
                        VDD                                                                                                                                                      OR
                              OUTP       INP2_GPI1 (INP2)                                                                                                                       1.8 V
                         AMIC2                                                                                                                                            (1.65 V to 1.95 V)
              0.1 F           OUTM       INM2_GPO1 (INM2)                                                                                   IOVDD
                        VSS
                                                                                   TLV320ADCx120

                 GND                                                                                                                                               GND

                                                                                                                                      Thermal Pad
                                                                                                                                         (VSS)
                                                                                                                                                        GND
                                                                                                         SDOUT
                                                                                     FSYNC




                                                                                                                 GPIO1
                                                                                                BCLK




                                                                                                                                  SDA


                                                                                                                                            SCL




                                                                                                                                                            R


                                                                                                                                                            R
                                                                                       Host
                                                                                     Pro cessor


                                Figure 9-1. Two-Channel Analog Microphone Recording Diagram

Copyright © 2021 Texas Instruments Incorporated                                                                                                                    Submit Document Feedback    103
                                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                               www.ti.com

9.2.1.1 Design Requirements
Table 9-1 lists the design parameters for this application.
                                               Table 9-1. Design Parameters
                       KEY PARAMETER                                                     SPECIFICATION
 AVDD                                                            3.3 V
 AVDD supply current consumption                                 >14 mA (PLL on, two-channel recording, fS = 48 kHz)
 IOVDD                                                           1.8 V or 3.3 V
 Maximum MICBIAS current                                         5 mA (MICBIAS voltage is the same as AVDD)


9.2.1.2 Detailed Design Procedure
This section describes the necessary steps to configure the TLV320ADC3120 for this specific application. The
following steps provide a sequence of items that must be executed in the time between powering the device up
and reading data from the device or transitioning from one mode to another mode of operation.
1. Apply power to the device:
   a. Power-up the IOVDD and AVDD power supplies
   b. Wait for at least 1 ms to allow the device to initialize the internal registers initialization
   c. The device now goes into sleep mode (low-power mode < 10 µA)
2. Transition from sleep mode to active mode whenever required for the recording operation:
   a. Wake up the device by writing to P0_R2 to disable sleep mode
   b. Wait for at least 1 ms to allow the device to complete the internal wake-up sequence
   c. Override default configuration registers or programmable coefficients value as required (this step is
       optional)
   d. Enable all desired input channels by writing to P0_R115
   e. Enable all desired audio serial interface output channels by writing to P0_R116
   f. Power-up the ADC, MICBIAS, and PLL by writing to P0_R117
   g. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
         This specific step can be done at any point in the sequence after step a.
       See the Phase-Locked Loop (PLL) and Clock Generation section for supported sample rates and the
       BCLK to FSYNC ratio.
   h. The device recording data are now sent to the host processor via the TDM audio serial data bus
3. Transition from active mode to sleep mode (again) as required in the system for low-power operation:
   a. Enter sleep mode by writing to P0_R2 to enable sleep mode
   b. Wait at least 6 ms (when FSYNC = 48 kHz) for the volume to ramp down and for all blocks to power
       down
   c. Read P0_R119 to check the device shutdown and sleep mode status
   d. If the device P0_R119_D7 status bit is 1'b1 then stop FSYNC and BCLK in the system
   e. The device now goes into sleep mode (low-power mode < 10 µA) and retains all register values
4. Transition from sleep mode to active mode (again) as required for the recording operation:
   a. Wake up the device by writing to P0_R2 to disable sleep mode
   b. Wait for at least 1 ms to allow the device to complete the internal wake-up sequence
   c. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
   d. The device recording data are now sent to the host processor via the TDM audio serial data bus
5. Repeat step 2 to step 4 as required for configuration changes or step 3 to step 4 for mode transitions




104   Submit Document Feedback                                                              Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                  TLV320ADC3120
www.ti.com                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


9.2.1.2.1 Example Device Register Configuration Script for EVM Setup
This section provides a typical EVM I2C register control script that shows how to set up the TLV320ADC3120 in
a two-channel analog microphone recording mode with differential inputs.

   # Key: w 9C XX YY ==> write to I2C address 0x9C, to register 0xXX, data 0xYY
   #                # ==> comment delimiter
   #
   # The following list gives an example sequence of items that must be executed in the time
   # between powering the device up and reading data from the device. There are
   # other valid sequences depending on which features are used.
   #
   # See the TLV320ADC3120EVM user guide for jumper settings and audio connections.
   #
   # Differential 2-channel : INP1/INM1 - Ch1, INP2/INM2 - Ch2
   # FSYNC = 44.1 kHz (output data sample rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
   ################################################################
   #
   #
   # Power-up the IOVDD and AVDD power supplies
   # Wait for the IOVDD and AVDD power supplies to settle to a steady-state operating voltage range.
   # Wait for 1 ms.
   #
   # Wake-up the device with an I2C write into P0_R2 using an internal AREG
   w 9C 02 81
   #
   # Enable input Ch-1 and Ch-2 by an I2C write into P0_R115
   w 9C 73 C0
   #
   # Enable ASI output Ch-1 and Ch-2 slots by an I2C write into P0_R116
   w 9C 74 C0
   #
   # Power-up the ADC, MICBIAS, and PLL by an I2C write into P0_R117
   w 9C 75 E0
   #
   # Apply FSYNC = 44.1 kHz and BCLK = 11.2896 MHz and
   # Start recording data via the host on the ASI bus with a TDM protocol 32-bits channel wordlength




Copyright © 2021 Texas Instruments Incorporated                                                       Submit Document Feedback    105
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                                                                        www.ti.com

9.2.1.3 Application Curves
Measurements are done on the EVM by feeding the device analog input signal using audio precision.

                                  0                                                                                       -60
                                            Channel-1                                                                                Channel-1
                                 -20        Channel-2                                                                                Channel-2
                                                                                                                          -70
                                 -40
      Output Amplitude (dBFS)




                                 -60                                                                                      -80




                                                                                                          THD+N (dBFS)
                                 -80
                                                                                                                          -90
                                -100
                                                                                                                         -100
                                -120

                                -140                                                                                     -110

                                -160
                                                                                                                         -120
                                -180

                                -200                                                                                     -130
                                    20 30 4050 70 100   200 300 500   1000   2000   5000   10000 20000                      -130   -115   -100   -85   -70    -55       -40   -25   -10   0
                                                            Frequency (Hz)                        ADC3                                           Input Amplitude (dB)                     ADC3
                                                                                                                                                                                          THD+


                                   Figure 9-2. FFT With a –60-dBr Input                                                    Figure 9-3. THD+N vs Input Amplitude




106        Submit Document Feedback                                                                                                               Copyright © 2021 Texas Instruments Incorporated

                                                                                    Product Folder Links: TLV320ADC3120
                                                                                                                                                            TLV320ADC3120
www.ti.com                                                                                                             SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


 9.2.2 Four-Channel Digital PDM Microphone Recording
 Figure 9-4 shows a typical configuration of the TLV320ADC3120 for an application using four digital PDM MEMS
 microphones with simultaneous recording operation using an I2C control interface and the TDM audio data slave
 interface. If the MICBIAS output is not used in the system then the 1 µF capacitor for the MICBIAS pin is not
 must.
                                                                                                    10 F                  1 F
                                                                                                                                             VDD
                                                                                                                                        (3.0 V to 3.6 V)

                                                                  GND                       GND                     GND
                                                                                                                                                   10 F




                                                                                                                                 AVDD
                                                                        AVS S




                                                                                                             AREG
                                                                                    VREF
VDD            VDD      CLK
                                                                                                                                        DRE G
  0.1 F        SELDMIC1         Rterm
               VSS    DOUT                        MICBIAS_GPI2
    GND
                                                                                                                                                           GND
               VDD        CLK
VDD                                                                                                                                                                    3.3 V
  0.1 F        SELDMIC2
               VSS       DOUT
                                                                                                                                                                  (3.0 V to 3.6 V)
    GND                         Rterm                                                                                                               10 F                OR
VDD            VDD        CLK                                                                                                                                          1.8 V
 0.1 F         SELDMIC3         Rterm                                     TLV320ADCx120                                                                          (1.65 V to 1.95 V)
               VSS    DOUT                        IN2P_GPI1                                                                        IOVDD
   GND
               VDD        CLK
VDD                                               IN2M_GPO1                                                                                            GND
 0.1 F         SELDMIC4                 Rterm
                                                                                                                          Thermal Pad
               VSS       DOUT
   GND                          Rterm                                                                                        (VSS)
                                                                                                                                                   GND
                                                  IN1P

                                                  IN1M
                                                                                                     SDOUT
                                                                                    FSYNC




                                                                                                               GPIO1
                                                                                             BCLK




                                                                                                                           SDA


                                                                                                                                        SCL
                                                                                                                                                       R


                                                                                                                                                      R
                                                                                  Host
                                                                                Pro cessor

                          Figure 9-4. Four-Channel Digital PDM Microphone Recording Diagram

 9.2.2.1 Design Requirements
 Table 9-2 lists the design parameters for this application.
                                                         Table 9-2. Design Parameters
                            KEY PARAMETER                                                                                  SPECIFICATION
 AVDD                                                                           3.3 V
 AVDD supply current consumption                                                >8 mA (PLL on, four-channel recording, fS = 48 kHz)
 IOVDD                                                                          1.8 V or 3.3 V




Copyright © 2021 Texas Instruments Incorporated                                                                                               Submit Document Feedback         107
                                                         Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                        www.ti.com

9.2.2.2 Detailed Design Procedure
This section describes the necessary steps to configure the TLV320ADC3120 for this specific application. The
following steps provide a sequence of items that must be executed in the time between powering the device up
and reading data from the device or transitioning from one mode to another mode of operation.
1. Apply power to the device:
   a. Power up the IOVDD and AVDD power supplies
   b. Wait for at least 1 ms to allow the device to initialize the internal registers initialization
   c. The device now goes into sleep mode (low-power mode < 10 µA)
2. Transition from sleep mode to active mode whenever required for the recording operation:
   a. Wake up the device by writing to P0_R2 to disable sleep mode
   b. Wait for at least 1 ms to allow the device to complete the internal wake-up sequence
   c. Override the default configuration registers or programmable coefficients value as required (this step is
       optional)
   d. Configure channel 1 to channel 2 (CHx_INSRC) for the digital microphone as the input source for
       recording
   e. Configure GPO1 (GPO1_CFG) and GPIO1 (GPIO1_CFG) as the PDMCLK output
   f. Configure GPIx (GPI1x_CFG) as PDMDINx
   g. Enable all desired input channels by writing to P0_R115
   h. Enable all desired audio serial interface output channels by writing to P0_R116
   i. Power-up the ADC and PLL by writing to P0_R117
   j. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
         This specific step can be done at any point in the sequence after step a.
       See the Phase-Locked Loop (PLL) and Clock Generation section for supported sample rates and the
       BCLK to FSYNC ratio.
   k. The device recording data is now sent to the host processor using the TDM audio serial data bus
3. Transition from active mode to sleep mode (again) as required in the system for low-power operation:
   a. Enter sleep mode by writing to P0_R2 to enable sleep mode
   b. Wait at least 6 ms (when FSYNC = 48 kHz) for the volume to ramp down and for all blocks to power
       down
   c. Read P0_R119 to check the device shutdown and sleep mode status
   d. If the device P0_R119_D7 status bit is 1'b1 then stop FSYNC and BCLK in the system
   e. The device now goes into sleep mode (low-power mode < 10 µA) and retains all register values
4. Transition from sleep mode to active mode (again) as required for the recording operation:
   a. Wake up the device by writing to P0_R2 to disable sleep mode
   b. Wait at least 1 ms to allow the device to complete the internal wake-up sequence
   c. Apply FSYNC and BCLK with the desired output sample rates and the BCLK to FSYNC ratio
   d. The device recording data are now sent to the host processor using the TDM audio serial data bus
5. Repeat step 3 and step 4 as required for mode transitions and step 2 to step 4 for configuration changes




108   Submit Document Feedback                                                       Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                  TLV320ADC3120
www.ti.com                                                                              SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


9.2.2.2.1 Example Device Register Configuration Script for EVM Setup
This section provides a typical EVM I2C register control script that shows how to set up the TLV320ADC3120 in
a four-channel digital PDM microphone recording mode.

   # Key: w 9C XX YY ==> write to I2C address 0x9C, to register 0xXX, data 0xYY
   #                # ==> comment delimiter
   #
   # The following list gives an example sequence of items that must be executed in the time
   # between powering the device up and reading data from the device. There are
   # other valid sequences depending on which features are used.
   #
   # See the TLV320ADC3120EVM user guide for jumper settings and audio connections.
   #
   # PDM 4-channel : PDMDIN1 - Ch1 and Ch2, PDMDIN2 - Ch3 and Ch4
   #
   # FSYNC = 44.1 kHz (output data sample rate), BCLK = 11.2896 MHz (BCLK/FSYNC = 256)
   ################################################################
   #
   #
   # Power-up the IOVDD and AVDD power supplies
   # Wait for the IOVDD and AVDD power supplies to settle to a steady state operating voltage range.
   # Wait for 1 ms.
   #
   # Wake-up the device by an I2C write into P0_R2 using an internal AREG
   w 9C 02 81
   #
   # Configure CH2_INSRC as a digital PDM input by an I2C write into P0_R65
   w 9C 41 40
   #
   # Configure MICBIAS_GPI2 as a digital PDM input by an I2C write into P0_R59
   w 9C 3B 70
   #
   # Configure GPO1 as PDMCLK by an I2C write into P0_R34
   w 9C 22 41
   #
   # Configure GPI1 and GPI2 as PDMDIN1 and PDMDIN2 by an I2C write into P0_R43
   w 9C 2B 45
   #
   # Enable input Ch-1 to Ch-4 by an I2C write into P0_R115
   w 9C 73 F0
   #
   # Enable ASI output Ch-1 to Ch-4 slots by an I2C write into P0_R116
   w 9C 74 F0
   #
   # Power-up the ADC and PLL by an I2C write into P0_R117
   w 9C 75 60
   #
   # Apply FSYNC = 44.1 kHz and BCLK = 11.2896 MHz and
   # Start recording data via the host on the ASI bus with a TDM protocol 32-bits channel wordlength




Copyright © 2021 Texas Instruments Incorporated                                                       Submit Document Feedback    109
                                                  Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                            www.ti.com

9.3 What to Do and What Not to Do
In the VAD mode of operation, there are some limitations on interrupt generation when auto wake up is enabled.
For details about these limitations, see the Using the Voice Activity Detector (VAD) in the TLV320ADC5120 and
TLV320ADC6120 application report.
The automatic gain controller (AGC) feature has some limitation when using sampling rates lower than 44.1 kHz.
For further details about this limitation, see the Using the Automatic Gain Controller (AGC) in TLV320ADCx120
Family application report.
10 Power Supply Recommendations
The power-supply sequence between the IOVDD and AVDD rails can be applied in any order. However, after all
supplies are stable, then only initiate the I2C transactions to initialize the device.
For the supply power-up requirement, t1 and t2 must be at least 2 ms to allow the device to initialize the
internal registers. See the Device Functional Modes section for details on how the device operates in various
modes after the device power supplies are settled to the recommended operating voltage levels. For the supply
power-down requirement, t3 and t4 must be at least 10 ms. This timing (as shown in Figure 10-1) allows the
device to ramp down the volume on the record data, power down the analog and digital blocks, and put the
device into shutdown mode. The device can also be immediately put into shutdown mode by ramping down
power supplies, but doing so causes an abrupt shutdown.



   AVDD




      IOVDD                        t1                                                         t3




                                                 I2C bus transaction for TLV320ADCx120


                             t2                                                                    t4


                       Figure 10-1. Power-Supply Sequencing Requirement Timing Diagram

Make sure that the supply ramp rate is slower than 1 V/µs and that the wait time between a power-down and
a power-up event is at least 100 ms. For supply ramp rate slower than 0.1 V/ms, host device must apply a
software reset as first transaction before doing any device configuration. Make sure all digital input pins are at
valid input levels and not toggling during supply sequencing.
The TLV320ADC3120 supports a single AVDD supply operation by integrating an on-chip digital regulator,
DREG, and an analog regulator, AREG. However, if the AVDD voltage is less than 1.98 V in the system, then
short the AREG and AVDD pins onboard and do not enable the internal AREG by keeping the AREG_SELECT
bit to 1b'0 (default value) of P0_R2. If the AVDD supply used in the system is higher than 2.7 V, then the
host device can set AREG_SELECT to 1'b1 while exiting sleep mode to allow the device internal regulator to
generate the AREG supply.




110     Submit Document Feedback                                                         Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                                                          TLV320ADC3120
www.ti.com                                                                                                                      SBASA91A – DECEMBER 2020 – REVISED JUNE 2021


11 Layout
11.1 Layout Guidelines
Each system design and printed circuit board (PCB) layout is unique. The layout must be carefully reviewed in
the context of a specific PCB design. However, the following guidelines can optimize the device performance:
•    Connect the thermal pad to ground. Use a via pattern to connect the device thermal pad, which is the area
     directly under the device, to the ground planes. This connection helps dissipate heat from the device.
•    The decoupling capacitors for the power supplies must be placed close to the device pins.
•    The supply decoupling capacitors must be used ceramic type with low ESR.
•    Route the analog differential audio signals differentially on the PCB for better noise immunity. Avoid crossing
     digital and analog signals to prevent undesirable crosstalk.
•    The device internal voltage references must be filtered using external capacitors. Place the filter capacitors
     near the VREF pin for optimal performance.
•    Directly tap the MICBIAS pin to avoid common impedance when routing the biasing or supply traces for
     multiple microphones to avoid coupling across microphones.
•    Directly short the VREF and MICBIAS external capacitors ground terminal to the AVSS pin without using any
     vias for this connection trace.
•    Place the MICBIAS capacitor (with low equivalent series resistance) close to the device with minimal trace
     impedance.
•    Use ground planes to provide the lowest impedance for power and signal current between the device and the
     decoupling capacitors. Treat the area directly under the device as a central ground area for the device, and
     all device grounds must be connected directly to that area.
11.2 Layout Example
                                                                                                         11:GPIO1
                                                                        14:DREG


                                                                                           12:SDA
                                                               15:VSS



                                                                                  13:SCL




                                                                                                                     10:VSS
                                                         16:AVDD                                                     9:IOVDD
                                                                                                21:VSS
                                                         17:AREG                                                      8:FSYNC

                                                         18:VREF                                                     7:BCLK
                                                  19:MICBIAS_GPI2                                                    6:SDOUT
                                                                                           3:IN2P_GPI
                                                                        1:IN1P




                                                                                                        4:IN2M_GPO
                                                                                  2:IN1M




                                                          20:VSS
                                                                                                                     5:VSS




                                                      Figure 11-1. Layout Example




Copyright © 2021 Texas Instruments Incorporated                                                                                               Submit Document Feedback    111
                                                      Product Folder Links: TLV320ADC3120
TLV320ADC3120
SBASA91A – DECEMBER 2020 – REVISED JUNE 2021                                                                                  www.ti.com


12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation see the following:
• Texas Instruments, Multiple TLV320ADCx140 & TLV320ADCx120 Multiple TLV320ADCx140 Devices With
   Shared TDM and I2C Bus application report
• Texas Instruments, Configuring and Operating TLV320ADCx120 as an Audio Bus Master application report
• Texas Instruments, TLV320ADCx120 Sampling Rates and Programmable Processing Blocks Supported
   application report
• Texas Instruments, TLV320ADCx140 & TLV320ADCx120 Programmable Biquad Filter Configuration and
   Applications application report
• Texas Instruments, TLV320ADCx120 Power Consumption Matrix Across Various Usage Scenarios
   application report
• Texas Instruments, TLV320ADCx140 & TLV320ADCx120 Integrated Analog Anti-Aliasing Filter and Flexible
   Digital Filter application report
• Texas Instruments, Using the Automatic Gain Controller (AGC) in TLV320ADCx120 Family application report
• Texas Instruments, Using the Voice Activity Detector (VAD) in the TLV320ADCx120 and PCMD3140 devices
   application report
• Texas Instruments, Input Common Mode Tolerance and High CMRR modes for TLV320ADCx120 devices
   application report
• Texas Instruments, ADCx120EVM-PDK Evaluation module user's guide
• Texas Instruments, PurePath™ Console Graphical Development Suite for Audio System Design and
   Development
12.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on
Subscribe to updates to register and receive a weekly digest of any product information that has changed. For
change details, review the revision history included in any revised document.
12.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.4 Trademarks
Burr-Brown™, PurePath™, and TI E2E™ are trademarks of Texas Instruments.
All trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
                This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
                with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
                ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
                be more susceptible to damage because very small parametric changes could cause the device not to meet its published
                specifications.


12.6 Glossary
 TI Glossary        This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

112   Submit Document Feedback                                                                 Copyright © 2021 Texas Instruments Incorporated

                                               Product Folder Links: TLV320ADC3120
                                                                                                                                                                      PACKAGE OPTION ADDENDUM

       www.ti.com                                                                                                                                                                                                    9-Nov-2025




PACKAGING INFORMATION

       Orderable part number          Status     Material type      Package | Pins      Package qty | Carrier        RoHS             Lead finish/              MSL rating/               Op temp (°C)          Part marking
                                        (1)            (2)                                                             (3)            Ball material             Peak reflow                                           (6)
                                                                                                                                            (4)                      (5)

       TLV320ADC3120IRTER             Active      Production       WQFN (RTE) | 20       3000 | LARGE T&R             Yes                NIPDAU           Level-2-260C-1 YEAR              -40 to 125              AD3120
      TLV320ADC3120IRTER.A            Active      Production       WQFN (RTE) | 20       3000 | LARGE T&R             Yes                NIPDAU           Level-2-260C-1 YEAR              -40 to 125              AD3120

(1)
      Status: For more details on status, see our product life cycle.

(2)
   Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance,
reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional
waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3)
      RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4)
   Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum
column width.

(5)
  MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown.
Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6)
      Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two
combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and
makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative
and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers
and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




                                                                                                          Addendum-Page 1
                                                                              PACKAGE MATERIALS INFORMATION

www.ti.com                                                                                                                                   11-Nov-2022



TAPE AND REEL INFORMATION

       REEL DIMENSIONS                                                                     TAPE DIMENSIONS
                                                                                      K0       P1



                                                                                                                     B0 W
                                       Reel
                                     Diameter
                                                                                   Cavity           A0
                                                               A0   Dimension designed to accommodate the component width
                                                               B0   Dimension designed to accommodate the component length
                                                               K0   Dimension designed to accommodate the component thickness
                                                               W    Overall width of the carrier tape
                                                               P1   Pitch between successive cavity centers


                                      Reel Width (W1)
                              QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

                                                                                                    Sprocket Holes


                                                Q1        Q2          Q1    Q2

                                                Q3        Q4          Q3    Q4                  User Direction of Feed



                                                           Pocket Quadrants


*All dimensions are nominal
             Device           Package Package Pins             SPQ       Reel   Reel   A0                  B0         K0     P1     W     Pin1
                               Type Drawing                            Diameter Width (mm)                (mm)       (mm)   (mm)   (mm) Quadrant
                                                                         (mm) W1 (mm)
 TLV320ADC3120IRTER           WQFN     RTE           20        3000        330.0        12.4        3.3    3.3       1.1    8.0    12.0    Q2




                                                                     Pack Materials-Page 1
                                                                PACKAGE MATERIALS INFORMATION

www.ti.com                                                                                                              11-Nov-2022



 TAPE AND REEL BOX DIMENSIONS




                                                               Width (mm)
                                                                              H
                      W




                                                          L




*All dimensions are nominal
             Device           Package Type   Package Drawing   Pins         SPQ    Length (mm)   Width (mm)   Height (mm)
 TLV320ADC3120IRTER              WQFN             RTE           20          3000      367.0        367.0         35.0




                                                        Pack Materials-Page 2
                                                                                                     PACKAGE OUTLINE
RTE0020A                                                                                      WQFN - 0.8 mm max height
                                                                                         PLASTIC QUAD FLATPACK- NO LEAD

                                            B                     3.1                          A
                                                                  2.9




                         PIN 1 INDEX AREA
                                                                                              3.1
                                                                                              2.9




                                0.8 MAX                                                                C

                                                                                                           SEATING PLANE
                                   0.05                                                                 0.08 C
                                   0.00                           1.5
                                                                  SQ
                                                                1.4±0.1                       4X (SQ 0.2)
                                                                                                 TYP                         (0.1)
                                                    5    6                    9    10

                            8X 0.4625

                                                4                                                   8X 0.225
                                                                                                       0.125
                                                                                        11
                                                                                                        0.1    C A B
                                                                                                        0.05    C

                                                                    21                        SYMM
                                    1.5



                                                                                        14
                                                1
                               12X 0.5
                                                                                                   16X 0.3
                                                                                                       0.2
                                                                                                       0.1     C A B
                               PIN1 ID              20   19                 16     15                  0.05     C
                           (OPTIONAL)
                                                                SYMM                         16X 0.5
                                                                                                 0.3

                                                                                                                       4225900/A 06/2020

NOTES:

 1.   All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
      per ASME Y14.5M.
 2.   This drawing is subject to change without notice.
 3.   The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




                                                               www.ti.com
                                                                                      EXAMPLE BOARD LAYOUT
RTE0020A                                                                                       WQFN - 0.8 mm max height
                                                                                             PLASTIC QUAD FLATPACK- NO LEAD

                                                                   (2.825)
                                                                      (2.8)
                                                                   (SQ 1.4)
                                                                                                     4X (0.575)
                                  16X (0.6)                                                         4X (0.175)

                                                  20     19                       16     15                  4X (0.575)




                             8X (0.4625)
                                                                                                          4X (0.175)
                                              1                                                  14



               (2.825)        16X (0.25)
                                                                      21                                  SYMM
                     (2.8)

                                12X (0.5)                                                                 2X (0.45)
                                                                                                  11
                                              4



                                                                                                          (R 0.05) TYP

                               (Ø 0.2) VIA        5       6                       9      10
                                  TYP
                                                                                 2X (0.45)

                                                                   SYMM


                                                       LAND PATTERN EXAMPLE
                                                         EXPOSED METAL SHOWN
                                                              SCALE: 20X



                                 0.07 MAX                                    0.07 MIN
                               ALL AROUND                                  ALL AROUND
                                                                                                         METAL UNDER
                                                              METAL
                                                                           EXPOSED                       SOLDER MASK
                                                                             METAL
                               EXPOSED
                                 METAL
                                                              SOLDER MASK                                SOLDER MASK
                                                              OPENING                                    OPENING
                                       NON SOLDER MASK                                SOLDER MASK
                                           DEFINED                                      DEFINED
                                         (PREFERRED)

                                                         SOLDER MASK DETAILS

                                                                                                                       4225900/A 06/2020

NOTES: (continued)

 4.   This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
      number SLUA271 (www.ti.com/lit/slua271) .
 5.   Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
      on this view. It is recommended that vias under paste be filled, plugged or tented.




                                                                www.ti.com
                                                                                      EXAMPLE STENCIL DESIGN
RTE0020A                                                                                     WQFN - 0.8 mm max height
                                                                                         PLASTIC QUAD FLATPACK- NO LEAD



                                                                   (2.825)
                                                                    (2.8)

                                                                                                4X (0.575)
                                                                  (SQ 1.3)
                                  16X (0.6)                                                    4X (0.175)

                                                  20      19                      16    15               4X (0.575)




                             8X (0.4625)
                                                                             21                      4X (0.175)
                                              1                                               14



              (2.825)         16X (0.25)
                                                                                                   SYMM
                     (2.8)

                                12X (0.5)
                                                                                              11
                                              4



                                                                                                      (R 0.05) TYP

                               METAL TYP          5        6                      9     10


                                                                   SYMM




                                                        SOLDER PASTE EXAMPLE
                                                       BASED ON 0.125 mm THICK STENCIL

                                                                EXPOSED PAD
                                                       86% PRINTED COVERAGE BY AREA
                                                                 SCALE: 20X




                                                                                                                  4225900/A 06/2020

NOTES: (continued)

 6.   Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
      design recommendations.




                                                                 www.ti.com
                                         IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an
application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license
is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully
indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products
are standard, catalog, general purpose devices.
TI objects to and rejects any additional or different terms you may propose.
IMPORTANT NOTICE

                                                Copyright © 2025, Texas Instruments Incorporated
                                                                Last updated 10/2025
