/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[111] & celloutsig_1_0z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_9z ^ celloutsig_1_2z[5]);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 5'h00;
    else _00_ <= { in_data[6:3], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[13:10] >= celloutsig_0_1z[8:5];
  assign celloutsig_1_9z = celloutsig_1_2z[8:6] || { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[79:46] < in_data[44:11];
  assign celloutsig_0_8z = { _00_[2], celloutsig_0_1z, celloutsig_0_0z } < { in_data[30:25], _00_, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_2z[12:7], celloutsig_1_1z, celloutsig_1_0z } < { celloutsig_1_2z[15:6], celloutsig_1_1z };
  assign celloutsig_1_2z = celloutsig_1_1z ? in_data[141:123] : in_data[162:144];
  assign celloutsig_1_7z = | celloutsig_1_2z[7:3];
  assign celloutsig_1_6z = ~^ { celloutsig_1_2z[15:12], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_4z = celloutsig_1_2z[7:1] >> celloutsig_1_2z[11:5];
  assign celloutsig_1_0z = in_data[175:172] >>> in_data[138:135];
  assign celloutsig_0_1z = in_data[88:78] >>> { in_data[17:8], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[13:5], celloutsig_1_1z, celloutsig_1_3z } >>> { celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = { in_data[101:97], celloutsig_1_1z, celloutsig_1_6z } >>> { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~((in_data[31] & in_data[35]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z[4] & in_data[115]) | (celloutsig_1_4z[2] & celloutsig_1_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h1, celloutsig_0_8z };
endmodule
