/*---------------------------------------------------------------------------
  --      lab7.sv                                                          --
  --      Christine Chen                                                   --
  --      10/23/2013                                                       --
  --      modified by Zuofu Cheng                                          --
  --      For use with ECE 385                                             --
  --      UIUC ECE Department                                              --
  ---------------------------------------------------------------------------*/
// Top-level module that integrates the Nios II system with the rest of the hardware

module lab7(  	  input	       CLOCK_50, 
					  input  [3:0]  KEY,
					  output [12:0] DRAM_ADDR,
					  output [1:0]  DRAM_BA,
					  output        DRAM_CAS_N,
					  output		    DRAM_CKE,
					  output		    DRAM_CS_N,
					  inout  [31:0] DRAM_DQ,
					  output  [3:0] DRAM_DQM,
					  output		    DRAM_RAS_N,
					  output		    DRAM_WE_N,
					  output		    DRAM_CLK,
                 output [15:0] KEYCODE,         //         keycode.export
		           output [1:0]  OTG_HPI_ADDRESS, // otg_hpi_address.export
		           input  [15:0] OTG_HPI_DATA_IN,   //    otg_hpi_data.in_port
		           output [15:0] OTG_HPI_DATA_OUT,  //    .out_port
		           output        OTG_HPI_OS,      //      otg_hpi_os.export
		           output        OTG_HPI_R,       //      otg_hpi_r.export
		           output        OTG_HPI_W       //       otg_hpi_w.export
				  );
				  // You need to make sure that the port names here are identical to the port names at 
				  // the interface in lab7_soc.v
				  lab7_soc m_lab7_soc (.clk_clk(CLOCK_50),
											 .keycode_export(KEYCODE),
											 .otg_hpi_address_export(OTG_HPI_ADDRESS),
											 .otg_hpi_data_in_port(OTG_HPI_DATA_IN),
											 .otg_hpi_data_out_port(OTG_HPI_DATA_OUT),
											 .otg_hpi_os_export(OTG_HPI_OS),
											 .otg_hpi_r_export(OTG_HPI_R),
											 .otg_hpi_w_export(OTG_HPI_W),
											 .reset_reset_n(KEY[0]), 
											 .key_wire_export({KEY[3], KEY[2]}),
											 .sdram_wire_addr(DRAM_ADDR),    //  sdram_wire.addr
											 .sdram_wire_ba(DRAM_BA),      	//  .ba
											 .sdram_wire_cas_n(DRAM_CAS_N),    //  .cas_n
											 .sdram_wire_cke(DRAM_CKE),     	//  .cke
											 .sdram_wire_cs_n(DRAM_CS_N),      //  .cs_n
											 .sdram_wire_dq(DRAM_DQ),      	//  .dq
											 .sdram_wire_dqm(DRAM_DQM),     	//  .dqm
											 .sdram_wire_ras_n(DRAM_RAS_N),    //  .ras_n
											 .sdram_wire_we_n(DRAM_WE_N),      //  .we_n
											 .sdram_clk_clk(DRAM_CLK),			//  clock out to SDRAM from other PLL port
											 );

											 //Instantiate additional FPGA fabric modules as needed		  
endmodule