<profile>

<section name = "Vivado HLS Report for 'network'" level="0">
<item name = "Date">Fri Dec 20 17:24:37 2019
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.508, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4708, 4708, 4708, 4708, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 1, -, -, 784, no</column>
<column name="- Loop 2">1568, 1568, 2, -, -, 784, no</column>
<column name="- Loop 3">2352, 2352, 3, -, -, 784, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 159</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 68, 104</column>
<column name="Memory">17, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 290</column>
<column name="Register">-, -, 168, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">6, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="network_AXILiteS_s_axi_U">network_AXILiteS_s_axi, 0, 0, 68, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MemBank_B_U">network_MemBank_B, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_Out_U">network_MemBank_Out, 1, 0, 0, 784, 16, 1, 12544</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_228_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_2_fu_250_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_fu_206_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_200_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="input_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_3_fu_222_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_6_fu_244_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_last_V_fu_262_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_user_V_fu_256_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MemBank_B_address0">15, 3, 14, 42</column>
<column name="MemBank_Out_address0">15, 3, 10, 30</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="i1_reg_167">9, 2, 10, 20</column>
<column name="i2_reg_178">9, 2, 10, 20</column>
<column name="i3_reg_189">9, 2, 10, 20</column>
<column name="input_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_data_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="input_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_data_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="output_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_data_V_data_V_1_data_out">9, 2, 16, 32</column>
<column name="output_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_id_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="i1_reg_167">10, 0, 10, 0</column>
<column name="i2_reg_178">10, 0, 10, 0</column>
<column name="i3_reg_189">10, 0, 10, 0</column>
<column name="i_1_reg_279">10, 0, 10, 0</column>
<column name="i_2_reg_297">10, 0, 10, 0</column>
<column name="input_data_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_data_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="output_data_V_data_V_1_payload_A">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_payload_B">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_id_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_state">2, 0, 2, 0</column>
<column name="tmp_4_reg_284">10, 0, 64, 54</column>
<column name="tmp_last_V_reg_307">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_302">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, network, return value</column>
<column name="input_data_TDATA">in, 16, axis, input_data_V_data_V, pointer</column>
<column name="input_data_TVALID">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TREADY">out, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TDEST">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TKEEP">in, 2, axis, input_data_V_keep_V, pointer</column>
<column name="input_data_TSTRB">in, 2, axis, input_data_V_strb_V, pointer</column>
<column name="input_data_TUSER">in, 1, axis, input_data_V_user_V, pointer</column>
<column name="input_data_TLAST">in, 1, axis, input_data_V_last_V, pointer</column>
<column name="input_data_TID">in, 1, axis, input_data_V_id_V, pointer</column>
<column name="output_data_TDATA">out, 16, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TREADY">in, 1, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TVALID">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TDEST">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TKEEP">out, 2, axis, output_data_V_keep_V, pointer</column>
<column name="output_data_TSTRB">out, 2, axis, output_data_V_strb_V, pointer</column>
<column name="output_data_TUSER">out, 1, axis, output_data_V_user_V, pointer</column>
<column name="output_data_TLAST">out, 1, axis, output_data_V_last_V, pointer</column>
<column name="output_data_TID">out, 1, axis, output_data_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
