[%General]
%3Csource%3E=G:/yxz_project/bq79606/uart/axi_uartlite_v1_02_a/hdl/vhdl/uartlite_tx.vhd
%3Cfilename%3E=G:\\yxz_project\\bq79606\\uart\\axi_uartlite_v1_02_a\\hdl\\verilog/uartlite_tx.v
%3Cclass%3E=100
%3Cbasename%3E=uartlite_tx
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=c_family, c_data_bits, c_use_parity, c_odd_parity
%3CportOrder%3E=clk, reset, en_16x_baud, tx, write_tx_fifo, reset_tx_fifo, tx_data, tx_buffer_full, tx_buffer_empty
bo2sl\category=106
bo2sl\port=0
bo2sl\alias=bo2sl
bo2sl\type\Subtype\mark1=uartlite_tx::bo2sl_type
bo2sl\type\Subtype\mark2=uartlite_tx::bo2sl_type
bo2sl_type\category=119
bo2sl_type\port=0
bo2sl_type\alias=bo2sl_type
bo2sl_type\type\Type\entry=uartlite_tx::bo2sl_type
bo2sl_type\type\Type\tclass=301
bo2sl_type\type\Type\name=
bo2sl_type\type\Type\subtype\Subtype\mark1=ieee::std_logic
bo2sl_type\type\Type\subtype\Subtype\mark2=ieee::std_logic
bo2sl_type\type\Type\constraint\0\Subtype\mark2=
c_data_bits\category=111
c_data_bits\port=0
c_data_bits\alias=C_DATA_BITS
c_data_bits\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=5
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=8
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_data_bits\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_data_bits\init\Constant\value=8
c_data_bits\init\Constant\units=
c_data_bits\init\Constant\typeClass=304
c_family\category=111
c_family\port=0
c_family\alias=C_FAMILY
c_family\type\Subtype\mark1=ieee::string
c_family\type\Subtype\mark2=ieee::string
c_family\init\Constant\value=\"virtex6\"
c_family\init\Constant\units=
c_family\init\Constant\typeClass=0
c_odd_parity\category=111
c_odd_parity\port=0
c_odd_parity\alias=C_ODD_PARITY
c_odd_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_odd_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_odd_parity\init\Constant\value=0
c_odd_parity\init\Constant\units=
c_odd_parity\init\Constant\typeClass=304
c_use_parity\category=111
c_use_parity\port=0
c_use_parity\alias=C_USE_PARITY
c_use_parity\type\Subtype\constraint\0\Subtype\mark1=ieee::integer
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\dir=true
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\value=0
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\left\Constant\typeClass=304
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\value=1
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\units=
c_use_parity\type\Subtype\constraint\0\Subtype\constraint\0\Range\right\Constant\typeClass=304
c_use_parity\init\Constant\value=0
c_use_parity\init\Constant\units=
c_use_parity\init\Constant\typeClass=304
clk\category=117
clk\port=1
clk\alias=Clk
clk\type\Subtype\mark1=ieee::std_logic
clk\type\Subtype\mark2=ieee::std_logic
counter\category=113
counter\port=0
counter\alias=COUNTER
data_bits_is_5\category=110
data_bits_is_5\port=0
data_bits_is_5\alias=DATA_BITS_IS_5
data_bits_is_6\category=110
data_bits_is_6\port=0
data_bits_is_6\alias=DATA_BITS_IS_6
data_bits_is_7\category=110
data_bits_is_7\port=0
data_bits_is_7\alias=DATA_BITS_IS_7
data_bits_is_8\category=110
data_bits_is_8\port=0
data_bits_is_8\alias=DATA_BITS_IS_8
data_to_transfer\category=117
data_to_transfer\port=0
data_to_transfer\alias=data_to_transfer
data_to_transfer\type\Subtype\mark1=ieee::std_logic_vector
data_to_transfer\type\Subtype\mark2=ieee::std_logic_vector
data_to_transfer\type\Subtype\constraint\0\Range\dir=true
data_to_transfer\type\Subtype\constraint\0\Range\left\Constant\value=0
data_to_transfer\type\Subtype\constraint\0\Range\left\Constant\units=
data_to_transfer\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_to_transfer\type\Subtype\constraint\0\Range\right\Binop\op=423
data_to_transfer\type\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=uartlite_tx::c_data_bits
data_to_transfer\type\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
data_to_transfer\type\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
data_to_transfer\type\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
div16\category=117
div16\port=0
div16\alias=div16
div16\type\Subtype\mark1=ieee::std_logic
div16\type\Subtype\mark2=ieee::std_logic
en_16x_baud\category=117
en_16x_baud\port=1
en_16x_baud\alias=EN_16x_Baud
en_16x_baud\type\Subtype\mark1=ieee::std_logic
en_16x_baud\type\Subtype\mark2=ieee::std_logic
fifo_data_empty\category=117
fifo_data_empty\port=0
fifo_data_empty\alias=fifo_Data_Empty
fifo_data_empty\type\Subtype\mark1=ieee::std_logic
fifo_data_empty\type\Subtype\mark2=ieee::std_logic
fifo_data_present\category=117
fifo_data_present\port=0
fifo_data_present\alias=fifo_Data_Present
fifo_data_present\type\Subtype\mark1=ieee::std_logic
fifo_data_present\type\Subtype\mark2=ieee::std_logic
fifo_data_present\init\Constant\value=0
fifo_data_present\init\Constant\units=
fifo_data_present\init\Constant\typeClass=0
fifo_dout\category=117
fifo_dout\port=0
fifo_dout\alias=fifo_DOut
fifo_dout\type\Subtype\mark1=ieee::std_logic_vector
fifo_dout\type\Subtype\mark2=ieee::std_logic_vector
fifo_dout\type\Subtype\constraint\0\Range\dir=true
fifo_dout\type\Subtype\constraint\0\Range\left\Constant\value=0
fifo_dout\type\Subtype\constraint\0\Range\left\Constant\units=
fifo_dout\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
fifo_dout\type\Subtype\constraint\0\Range\right\Binop\op=423
fifo_dout\type\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=uartlite_tx::c_data_bits
fifo_dout\type\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
fifo_dout\type\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
fifo_dout\type\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
fifo_rd\category=117
fifo_rd\port=0
fifo_rd\alias=fifo_rd
fifo_rd\type\Subtype\mark1=ieee::std_logic
fifo_rd\type\Subtype\mark2=ieee::std_logic
fifo_read\category=117
fifo_read\port=0
fifo_read\alias=fifo_Read
fifo_read\type\Subtype\mark1=ieee::std_logic
fifo_read\type\Subtype\mark2=ieee::std_logic
fifo_read_dff\category=113
fifo_read_dff\port=0
fifo_read_dff\alias=FIFO_READ_DFF
fifo_wr\category=117
fifo_wr\port=0
fifo_wr\alias=fifo_wr
fifo_wr\type\Subtype\mark1=ieee::std_logic
fifo_wr\type\Subtype\mark2=ieee::std_logic
mid_start_bit_srl16_i\category=105
mid_start_bit_srl16_i\port=0
mid_start_bit_srl16_i\alias=MID_START_BIT_SRL16_I
mux_01\category=117
mux_01\port=0
mux_01\alias=mux_01
mux_01\type\Subtype\mark1=ieee::std_logic
mux_01\type\Subtype\mark2=ieee::std_logic
mux_0123\category=117
mux_0123\port=0
mux_0123\alias=mux_0123
mux_0123\type\Subtype\mark1=ieee::std_logic
mux_0123\type\Subtype\mark2=ieee::std_logic
mux_23\category=117
mux_23\port=0
mux_23\alias=mux_23
mux_23\type\Subtype\mark1=ieee::std_logic
mux_23\type\Subtype\mark2=ieee::std_logic
mux_45\category=117
mux_45\port=0
mux_45\alias=mux_45
mux_45\type\Subtype\mark1=ieee::std_logic
mux_45\type\Subtype\mark2=ieee::std_logic
mux_4567\category=117
mux_4567\port=0
mux_4567\alias=mux_4567
mux_4567\type\Subtype\mark1=ieee::std_logic
mux_4567\type\Subtype\mark2=ieee::std_logic
mux_67\category=117
mux_67\port=0
mux_67\alias=mux_67
mux_67\type\Subtype\mark1=ieee::std_logic
mux_67\type\Subtype\mark2=ieee::std_logic
mux_out\category=117
mux_out\port=0
mux_out\alias=mux_Out
mux_out\type\Subtype\mark1=ieee::std_logic
mux_out\type\Subtype\mark2=ieee::std_logic
mux_sel\category=117
mux_sel\port=0
mux_sel\alias=mux_sel
mux_sel\type\Subtype\mark1=ieee::std_logic_vector
mux_sel\type\Subtype\mark2=ieee::std_logic_vector
mux_sel\type\Subtype\constraint\0\Range\dir=true
mux_sel\type\Subtype\constraint\0\Range\left\Constant\value=0
mux_sel\type\Subtype\constraint\0\Range\left\Constant\units=
mux_sel\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mux_sel\type\Subtype\constraint\0\Range\right\Constant\value=2
mux_sel\type\Subtype\constraint\0\Range\right\Constant\units=
mux_sel\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mux_sel_init\category=106
mux_sel_init\port=0
mux_sel_init\alias=MUX_SEL_INIT
mux_sel_init\type\Subtype\mark1=ieee::std_logic_vector
mux_sel_init\type\Subtype\mark2=ieee::std_logic_vector
mux_sel_init\type\Subtype\constraint\0\Range\dir=true
mux_sel_init\type\Subtype\constraint\0\Range\left\Constant\value=0
mux_sel_init\type\Subtype\constraint\0\Range\left\Constant\units=
mux_sel_init\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mux_sel_init\type\Subtype\constraint\0\Range\right\Constant\value=2
mux_sel_init\type\Subtype\constraint\0\Range\right\Constant\units=
mux_sel_init\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mux_sel_is_zero\category=117
mux_sel_is_zero\port=0
mux_sel_is_zero\alias=mux_sel_is_zero
mux_sel_is_zero\type\Subtype\mark1=ieee::std_logic
mux_sel_is_zero\type\Subtype\mark2=ieee::std_logic
no_parity\category=110
no_parity\port=0
no_parity\alias=NO_PARITY
parity\category=117
parity\port=0
parity\alias=parity
parity\type\Subtype\mark1=ieee::std_logic
parity\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=Reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
reset_tx_fifo\category=117
reset_tx_fifo\port=1
reset_tx_fifo\alias=Reset_TX_FIFO
reset_tx_fifo\type\Subtype\mark1=ieee::std_logic
reset_tx_fifo\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=RTL
select_parity\category=117
select_parity\port=0
select_parity\alias=select_Parity
select_parity\type\Subtype\mark1=ieee::std_logic
select_parity\type\Subtype\mark2=ieee::std_logic
serial_data\category=117
serial_data\port=0
serial_data\alias=serial_Data
serial_data\type\Subtype\mark1=ieee::std_logic
serial_data\type\Subtype\mark2=ieee::std_logic
serial_data_dff\category=113
serial_data_dff\port=0
serial_data_dff\alias=SERIAL_DATA_DFF
serial_out_dff\category=113
serial_out_dff\port=0
serial_out_dff\alias=SERIAL_OUT_DFF
srl_fifo_i\category=105
srl_fifo_i\port=0
srl_fifo_i\alias=SRL_FIFO_I
tx\category=117
tx\port=2
tx\alias=TX
tx\type\Subtype\mark1=ieee::std_logic
tx\type\Subtype\mark2=ieee::std_logic
tx_buffer_empty\category=117
tx_buffer_empty\port=2
tx_buffer_empty\alias=TX_Buffer_Empty
tx_buffer_empty\type\Subtype\mark1=ieee::std_logic
tx_buffer_empty\type\Subtype\mark2=ieee::std_logic
tx_buffer_full\category=117
tx_buffer_full\port=2
tx_buffer_full\alias=TX_Buffer_Full
tx_buffer_full\type\Subtype\mark1=ieee::std_logic
tx_buffer_full\type\Subtype\mark2=ieee::std_logic
tx_buffer_full_i\category=117
tx_buffer_full_i\port=0
tx_buffer_full_i\alias=tx_buffer_full_i
tx_buffer_full_i\type\Subtype\mark1=ieee::std_logic
tx_buffer_full_i\type\Subtype\mark2=ieee::std_logic
tx_data\category=117
tx_data\port=1
tx_data\alias=TX_Data
tx_data\type\Subtype\mark1=ieee::std_logic_vector
tx_data\type\Subtype\mark2=ieee::std_logic_vector
tx_data\type\Subtype\constraint\0\Range\dir=true
tx_data\type\Subtype\constraint\0\Range\left\Constant\value=0
tx_data\type\Subtype\constraint\0\Range\left\Constant\units=
tx_data\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
tx_data\type\Subtype\constraint\0\Range\right\Binop\op=423
tx_data\type\Subtype\constraint\0\Range\right\Binop\left\Signal\entry=uartlite_tx::c_data_bits
tx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\value=1
tx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\units=
tx_data\type\Subtype\constraint\0\Range\right\Binop\right\Constant\typeClass=304
tx_data_dff\category=113
tx_data_dff\port=0
tx_data_dff\alias=TX_DATA_DFF
tx_data_enable\category=117
tx_data_enable\port=0
tx_data_enable\alias=tx_Data_Enable
tx_data_enable\type\Subtype\mark1=ieee::std_logic
tx_data_enable\type\Subtype\mark2=ieee::std_logic
tx_data_enable_dff\category=113
tx_data_enable_dff\port=0
tx_data_enable_dff\alias=TX_DATA_ENABLE_DFF
tx_databits\category=117
tx_databits\port=0
tx_databits\alias=tx_DataBits
tx_databits\type\Subtype\mark1=ieee::std_logic
tx_databits\type\Subtype\mark2=ieee::std_logic
tx_fifo_reset\category=117
tx_fifo_reset\port=0
tx_fifo_reset\alias=TX_FIFO_Reset
tx_fifo_reset\type\Subtype\mark1=ieee::std_logic
tx_fifo_reset\type\Subtype\mark2=ieee::std_logic
tx_run\category=117
tx_run\port=0
tx_run\alias=tx_Run
tx_run\type\Subtype\mark1=ieee::std_logic
tx_run\type\Subtype\mark2=ieee::std_logic
tx_run1\category=117
tx_run1\port=0
tx_run1\alias=tx_Run1
tx_run1\type\Subtype\mark1=ieee::std_logic
tx_run1\type\Subtype\mark2=ieee::std_logic
tx_start\category=117
tx_start\port=0
tx_start\alias=tx_Start
tx_start\type\Subtype\mark1=ieee::std_logic
tx_start\type\Subtype\mark2=ieee::std_logic
tx_start_dff\category=113
tx_start_dff\port=0
tx_start_dff\alias=TX_START_DFF
uartlite_tx\category=100
uartlite_tx\port=0
uartlite_tx\alias=uartlite_tx
using_parity\category=110
using_parity\port=0
using_parity\alias=USING_PARITY
write_tx_fifo\category=117
write_tx_fifo\port=1
write_tx_fifo\alias=Write_TX_FIFO
write_tx_fifo\type\Subtype\mark1=ieee::std_logic
write_tx_fifo\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
