#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* HE_ISR */
#define HE_ISR__ES2_PATCH 0u
#define HE_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define HE_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define HE_ISR__INTC_MASK 0x04u
#define HE_ISR__INTC_NUMBER 2u
#define HE_ISR__INTC_PRIOR_NUM 7u
#define HE_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define HE_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define HE_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define HE_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* CAM_ADC_DEC */
#define CAM_ADC_DEC__COHER CYREG_DEC_COHER
#define CAM_ADC_DEC__CR CYREG_DEC_CR
#define CAM_ADC_DEC__DR1 CYREG_DEC_DR1
#define CAM_ADC_DEC__DR2 CYREG_DEC_DR2
#define CAM_ADC_DEC__DR2H CYREG_DEC_DR2H
#define CAM_ADC_DEC__GCOR CYREG_DEC_GCOR
#define CAM_ADC_DEC__GCORH CYREG_DEC_GCORH
#define CAM_ADC_DEC__GVAL CYREG_DEC_GVAL
#define CAM_ADC_DEC__OCOR CYREG_DEC_OCOR
#define CAM_ADC_DEC__OCORH CYREG_DEC_OCORH
#define CAM_ADC_DEC__OCORM CYREG_DEC_OCORM
#define CAM_ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define CAM_ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define CAM_ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define CAM_ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define CAM_ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define CAM_ADC_DEC__PM_ACT_MSK 0x01u
#define CAM_ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define CAM_ADC_DEC__PM_STBY_MSK 0x01u
#define CAM_ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define CAM_ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define CAM_ADC_DEC__SR CYREG_DEC_SR
#define CAM_ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define CAM_ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define CAM_ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define CAM_ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define CAM_ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define CAM_ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define CAM_ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define CAM_ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* CAM_ADC_DSM */
#define CAM_ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define CAM_ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define CAM_ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define CAM_ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define CAM_ADC_DSM__CLK CYREG_DSM0_CLK
#define CAM_ADC_DSM__CR0 CYREG_DSM0_CR0
#define CAM_ADC_DSM__CR1 CYREG_DSM0_CR1
#define CAM_ADC_DSM__CR10 CYREG_DSM0_CR10
#define CAM_ADC_DSM__CR11 CYREG_DSM0_CR11
#define CAM_ADC_DSM__CR12 CYREG_DSM0_CR12
#define CAM_ADC_DSM__CR13 CYREG_DSM0_CR13
#define CAM_ADC_DSM__CR14 CYREG_DSM0_CR14
#define CAM_ADC_DSM__CR15 CYREG_DSM0_CR15
#define CAM_ADC_DSM__CR16 CYREG_DSM0_CR16
#define CAM_ADC_DSM__CR17 CYREG_DSM0_CR17
#define CAM_ADC_DSM__CR2 CYREG_DSM0_CR2
#define CAM_ADC_DSM__CR3 CYREG_DSM0_CR3
#define CAM_ADC_DSM__CR4 CYREG_DSM0_CR4
#define CAM_ADC_DSM__CR5 CYREG_DSM0_CR5
#define CAM_ADC_DSM__CR6 CYREG_DSM0_CR6
#define CAM_ADC_DSM__CR7 CYREG_DSM0_CR7
#define CAM_ADC_DSM__CR8 CYREG_DSM0_CR8
#define CAM_ADC_DSM__CR9 CYREG_DSM0_CR9
#define CAM_ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define CAM_ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define CAM_ADC_DSM__MISC CYREG_DSM0_MISC
#define CAM_ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define CAM_ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define CAM_ADC_DSM__REF0 CYREG_DSM0_REF0
#define CAM_ADC_DSM__REF1 CYREG_DSM0_REF1
#define CAM_ADC_DSM__REF2 CYREG_DSM0_REF2
#define CAM_ADC_DSM__REF3 CYREG_DSM0_REF3
#define CAM_ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define CAM_ADC_DSM__SW0 CYREG_DSM0_SW0
#define CAM_ADC_DSM__SW2 CYREG_DSM0_SW2
#define CAM_ADC_DSM__SW3 CYREG_DSM0_SW3
#define CAM_ADC_DSM__SW4 CYREG_DSM0_SW4
#define CAM_ADC_DSM__SW6 CYREG_DSM0_SW6
#define CAM_ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define CAM_ADC_DSM__TST0 CYREG_DSM0_TST0
#define CAM_ADC_DSM__TST1 CYREG_DSM0_TST1

/* CAM_ADC_Ext_CP_Clk */
#define CAM_ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CAM_ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CAM_ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CAM_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define CAM_ADC_Ext_CP_Clk__INDEX 0x00u
#define CAM_ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CAM_ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define CAM_ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CAM_ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* CAM_ADC_IRQ */
#define CAM_ADC_IRQ__ES2_PATCH 0u
#define CAM_ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define CAM_ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define CAM_ADC_IRQ__INTC_MASK 0x20u
#define CAM_ADC_IRQ__INTC_NUMBER 29u
#define CAM_ADC_IRQ__INTC_PRIOR_NUM 7u
#define CAM_ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define CAM_ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define CAM_ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define CAM_ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* CAM_ADC_theACLK */
#define CAM_ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CAM_ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CAM_ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CAM_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define CAM_ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CAM_ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define CAM_ADC_theACLK__INDEX 0x00u
#define CAM_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CAM_ADC_theACLK__PM_ACT_MSK 0x01u
#define CAM_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CAM_ADC_theACLK__PM_STBY_MSK 0x01u

/* HE_TIMER_CLK */
#define HE_TIMER_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define HE_TIMER_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define HE_TIMER_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define HE_TIMER_CLK__CFG2_SRC_SEL_MASK 0x07u
#define HE_TIMER_CLK__INDEX 0x01u
#define HE_TIMER_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HE_TIMER_CLK__PM_ACT_MSK 0x02u
#define HE_TIMER_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HE_TIMER_CLK__PM_STBY_MSK 0x02u

/* HE_TIMER_TimerUDB */
#define HE_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define HE_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define HE_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HE_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define HE_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define HE_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define HE_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define HE_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define HE_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define HE_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define HE_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HE_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define HE_TIMER_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* HE_IN_PIN */
#define HE_IN_PIN__0__MASK 0x08u
#define HE_IN_PIN__0__PC CYREG_PRT4_PC3
#define HE_IN_PIN__0__PORT 4u
#define HE_IN_PIN__0__SHIFT 3
#define HE_IN_PIN__AG CYREG_PRT4_AG
#define HE_IN_PIN__AMUX CYREG_PRT4_AMUX
#define HE_IN_PIN__BIE CYREG_PRT4_BIE
#define HE_IN_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define HE_IN_PIN__BYP CYREG_PRT4_BYP
#define HE_IN_PIN__CTL CYREG_PRT4_CTL
#define HE_IN_PIN__DM0 CYREG_PRT4_DM0
#define HE_IN_PIN__DM1 CYREG_PRT4_DM1
#define HE_IN_PIN__DM2 CYREG_PRT4_DM2
#define HE_IN_PIN__DR CYREG_PRT4_DR
#define HE_IN_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define HE_IN_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define HE_IN_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define HE_IN_PIN__MASK 0x08u
#define HE_IN_PIN__PORT 4u
#define HE_IN_PIN__PRT CYREG_PRT4_PRT
#define HE_IN_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define HE_IN_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define HE_IN_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define HE_IN_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define HE_IN_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define HE_IN_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define HE_IN_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define HE_IN_PIN__PS CYREG_PRT4_PS
#define HE_IN_PIN__SHIFT 3
#define HE_IN_PIN__SLW CYREG_PRT4_SLW

/* MOTOR_PWM_CLK */
#define MOTOR_PWM_CLK__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define MOTOR_PWM_CLK__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define MOTOR_PWM_CLK__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define MOTOR_PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define MOTOR_PWM_CLK__INDEX 0x04u
#define MOTOR_PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define MOTOR_PWM_CLK__PM_ACT_MSK 0x10u
#define MOTOR_PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define MOTOR_PWM_CLK__PM_STBY_MSK 0x10u

/* MOTOR_PWM_PWMUDB */
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define MOTOR_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* VSYNC_ISR */
#define VSYNC_ISR__ES2_PATCH 0u
#define VSYNC_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define VSYNC_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define VSYNC_ISR__INTC_MASK 0x08u
#define VSYNC_ISR__INTC_NUMBER 3u
#define VSYNC_ISR__INTC_PRIOR_NUM 7u
#define VSYNC_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define VSYNC_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define VSYNC_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define VSYNC_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)

/* CAM_COUNTER_CounterUDB */
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB01_A0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB01_A1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB01_D0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB01_D1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB01_F0
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB01_F1
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB01_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB01_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB01_MSK
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK 0x01u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__0__POS 0
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK 0x02u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__1__POS 1
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK 0x04u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__2__POS 2
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK 0x20u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__5__POS 5
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK 0x40u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__6__POS 6
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__MASK 0x67u
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define CAM_COUNTER_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* PWM_OUT_PIN */
#define PWM_OUT_PIN__0__MASK 0x80u
#define PWM_OUT_PIN__0__PC CYREG_PRT4_PC7
#define PWM_OUT_PIN__0__PORT 4u
#define PWM_OUT_PIN__0__SHIFT 7
#define PWM_OUT_PIN__AG CYREG_PRT4_AG
#define PWM_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define PWM_OUT_PIN__BIE CYREG_PRT4_BIE
#define PWM_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define PWM_OUT_PIN__BYP CYREG_PRT4_BYP
#define PWM_OUT_PIN__CTL CYREG_PRT4_CTL
#define PWM_OUT_PIN__DM0 CYREG_PRT4_DM0
#define PWM_OUT_PIN__DM1 CYREG_PRT4_DM1
#define PWM_OUT_PIN__DM2 CYREG_PRT4_DM2
#define PWM_OUT_PIN__DR CYREG_PRT4_DR
#define PWM_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define PWM_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define PWM_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define PWM_OUT_PIN__MASK 0x80u
#define PWM_OUT_PIN__PORT 4u
#define PWM_OUT_PIN__PRT CYREG_PRT4_PRT
#define PWM_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define PWM_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define PWM_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define PWM_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define PWM_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define PWM_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define PWM_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define PWM_OUT_PIN__PS CYREG_PRT4_PS
#define PWM_OUT_PIN__SHIFT 7
#define PWM_OUT_PIN__SLW CYREG_PRT4_SLW

/* CAM_LINE_CLK */
#define CAM_LINE_CLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define CAM_LINE_CLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define CAM_LINE_CLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define CAM_LINE_CLK__CFG2_SRC_SEL_MASK 0x07u
#define CAM_LINE_CLK__INDEX 0x03u
#define CAM_LINE_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CAM_LINE_CLK__PM_ACT_MSK 0x08u
#define CAM_LINE_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CAM_LINE_CLK__PM_STBY_MSK 0x08u

/* CAM_LINE_ISR */
#define CAM_LINE_ISR__ES2_PATCH 0u
#define CAM_LINE_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define CAM_LINE_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define CAM_LINE_ISR__INTC_MASK 0x01u
#define CAM_LINE_ISR__INTC_NUMBER 0u
#define CAM_LINE_ISR__INTC_PRIOR_NUM 7u
#define CAM_LINE_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define CAM_LINE_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define CAM_LINE_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define CAM_LINE_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* CAM_READ_ISR */
#define CAM_READ_ISR__ES2_PATCH 0u
#define CAM_READ_ISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define CAM_READ_ISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define CAM_READ_ISR__INTC_MASK 0x02u
#define CAM_READ_ISR__INTC_NUMBER 1u
#define CAM_READ_ISR__INTC_PRIOR_NUM 7u
#define CAM_READ_ISR__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define CAM_READ_ISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define CAM_READ_ISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define CAM_READ_ISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* STEERING_PWM_CLK */
#define STEERING_PWM_CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define STEERING_PWM_CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define STEERING_PWM_CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define STEERING_PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define STEERING_PWM_CLK__INDEX 0x02u
#define STEERING_PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define STEERING_PWM_CLK__PM_ACT_MSK 0x04u
#define STEERING_PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define STEERING_PWM_CLK__PM_STBY_MSK 0x04u

/* STEERING_PWM_OUT_PIN */
#define STEERING_PWM_OUT_PIN__0__MASK 0x40u
#define STEERING_PWM_OUT_PIN__0__PC CYREG_PRT4_PC6
#define STEERING_PWM_OUT_PIN__0__PORT 4u
#define STEERING_PWM_OUT_PIN__0__SHIFT 6
#define STEERING_PWM_OUT_PIN__AG CYREG_PRT4_AG
#define STEERING_PWM_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define STEERING_PWM_OUT_PIN__BIE CYREG_PRT4_BIE
#define STEERING_PWM_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define STEERING_PWM_OUT_PIN__BYP CYREG_PRT4_BYP
#define STEERING_PWM_OUT_PIN__CTL CYREG_PRT4_CTL
#define STEERING_PWM_OUT_PIN__DM0 CYREG_PRT4_DM0
#define STEERING_PWM_OUT_PIN__DM1 CYREG_PRT4_DM1
#define STEERING_PWM_OUT_PIN__DM2 CYREG_PRT4_DM2
#define STEERING_PWM_OUT_PIN__DR CYREG_PRT4_DR
#define STEERING_PWM_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define STEERING_PWM_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define STEERING_PWM_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define STEERING_PWM_OUT_PIN__MASK 0x40u
#define STEERING_PWM_OUT_PIN__PORT 4u
#define STEERING_PWM_OUT_PIN__PRT CYREG_PRT4_PRT
#define STEERING_PWM_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define STEERING_PWM_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define STEERING_PWM_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define STEERING_PWM_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define STEERING_PWM_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define STEERING_PWM_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define STEERING_PWM_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define STEERING_PWM_OUT_PIN__PS CYREG_PRT4_PS
#define STEERING_PWM_OUT_PIN__SHIFT 6
#define STEERING_PWM_OUT_PIN__SLW CYREG_PRT4_SLW

/* STEERING_PWM_PWMUDB */
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define STEERING_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB04_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB04_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB04_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB04_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB04_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB04_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB05_A0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB05_A1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB05_D0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB05_D1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB05_F0
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB05_F1
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define STEERING_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* COM_VID_IN_PIN */
#define COM_VID_IN_PIN__0__MASK 0x01u
#define COM_VID_IN_PIN__0__PC CYREG_PRT4_PC0
#define COM_VID_IN_PIN__0__PORT 4u
#define COM_VID_IN_PIN__0__SHIFT 0
#define COM_VID_IN_PIN__AG CYREG_PRT4_AG
#define COM_VID_IN_PIN__AMUX CYREG_PRT4_AMUX
#define COM_VID_IN_PIN__BIE CYREG_PRT4_BIE
#define COM_VID_IN_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define COM_VID_IN_PIN__BYP CYREG_PRT4_BYP
#define COM_VID_IN_PIN__CTL CYREG_PRT4_CTL
#define COM_VID_IN_PIN__DM0 CYREG_PRT4_DM0
#define COM_VID_IN_PIN__DM1 CYREG_PRT4_DM1
#define COM_VID_IN_PIN__DM2 CYREG_PRT4_DM2
#define COM_VID_IN_PIN__DR CYREG_PRT4_DR
#define COM_VID_IN_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define COM_VID_IN_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define COM_VID_IN_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define COM_VID_IN_PIN__MASK 0x01u
#define COM_VID_IN_PIN__PORT 4u
#define COM_VID_IN_PIN__PRT CYREG_PRT4_PRT
#define COM_VID_IN_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define COM_VID_IN_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define COM_VID_IN_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define COM_VID_IN_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define COM_VID_IN_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define COM_VID_IN_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define COM_VID_IN_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define COM_VID_IN_PIN__PS CYREG_PRT4_PS
#define COM_VID_IN_PIN__SHIFT 0
#define COM_VID_IN_PIN__SLW CYREG_PRT4_SLW

/* COM_SYNC_OUT_PIN */
#define COM_SYNC_OUT_PIN__0__MASK 0x04u
#define COM_SYNC_OUT_PIN__0__PC CYREG_PRT4_PC2
#define COM_SYNC_OUT_PIN__0__PORT 4u
#define COM_SYNC_OUT_PIN__0__SHIFT 2
#define COM_SYNC_OUT_PIN__AG CYREG_PRT4_AG
#define COM_SYNC_OUT_PIN__AMUX CYREG_PRT4_AMUX
#define COM_SYNC_OUT_PIN__BIE CYREG_PRT4_BIE
#define COM_SYNC_OUT_PIN__BIT_MASK CYREG_PRT4_BIT_MASK
#define COM_SYNC_OUT_PIN__BYP CYREG_PRT4_BYP
#define COM_SYNC_OUT_PIN__CTL CYREG_PRT4_CTL
#define COM_SYNC_OUT_PIN__DM0 CYREG_PRT4_DM0
#define COM_SYNC_OUT_PIN__DM1 CYREG_PRT4_DM1
#define COM_SYNC_OUT_PIN__DM2 CYREG_PRT4_DM2
#define COM_SYNC_OUT_PIN__DR CYREG_PRT4_DR
#define COM_SYNC_OUT_PIN__INP_DIS CYREG_PRT4_INP_DIS
#define COM_SYNC_OUT_PIN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define COM_SYNC_OUT_PIN__LCD_EN CYREG_PRT4_LCD_EN
#define COM_SYNC_OUT_PIN__MASK 0x04u
#define COM_SYNC_OUT_PIN__PORT 4u
#define COM_SYNC_OUT_PIN__PRT CYREG_PRT4_PRT
#define COM_SYNC_OUT_PIN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define COM_SYNC_OUT_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define COM_SYNC_OUT_PIN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define COM_SYNC_OUT_PIN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define COM_SYNC_OUT_PIN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define COM_SYNC_OUT_PIN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define COM_SYNC_OUT_PIN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define COM_SYNC_OUT_PIN__PS CYREG_PRT4_PS
#define COM_SYNC_OUT_PIN__SHIFT 2
#define COM_SYNC_OUT_PIN__SLW CYREG_PRT4_SLW

/* VERT_SYNC_OUT_IN */
#define VERT_SYNC_OUT_IN__0__MASK 0x10u
#define VERT_SYNC_OUT_IN__0__PC CYREG_PRT4_PC4
#define VERT_SYNC_OUT_IN__0__PORT 4u
#define VERT_SYNC_OUT_IN__0__SHIFT 4
#define VERT_SYNC_OUT_IN__AG CYREG_PRT4_AG
#define VERT_SYNC_OUT_IN__AMUX CYREG_PRT4_AMUX
#define VERT_SYNC_OUT_IN__BIE CYREG_PRT4_BIE
#define VERT_SYNC_OUT_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define VERT_SYNC_OUT_IN__BYP CYREG_PRT4_BYP
#define VERT_SYNC_OUT_IN__CTL CYREG_PRT4_CTL
#define VERT_SYNC_OUT_IN__DM0 CYREG_PRT4_DM0
#define VERT_SYNC_OUT_IN__DM1 CYREG_PRT4_DM1
#define VERT_SYNC_OUT_IN__DM2 CYREG_PRT4_DM2
#define VERT_SYNC_OUT_IN__DR CYREG_PRT4_DR
#define VERT_SYNC_OUT_IN__INP_DIS CYREG_PRT4_INP_DIS
#define VERT_SYNC_OUT_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define VERT_SYNC_OUT_IN__LCD_EN CYREG_PRT4_LCD_EN
#define VERT_SYNC_OUT_IN__MASK 0x10u
#define VERT_SYNC_OUT_IN__PORT 4u
#define VERT_SYNC_OUT_IN__PRT CYREG_PRT4_PRT
#define VERT_SYNC_OUT_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define VERT_SYNC_OUT_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define VERT_SYNC_OUT_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define VERT_SYNC_OUT_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define VERT_SYNC_OUT_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define VERT_SYNC_OUT_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define VERT_SYNC_OUT_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define VERT_SYNC_OUT_IN__PS CYREG_PRT4_PS
#define VERT_SYNC_OUT_IN__SHIFT 4
#define VERT_SYNC_OUT_IN__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_VERSION "PSoC Creator  3.1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000000Fu
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
