/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  wire [5:0] _03_;
  reg [10:0] _04_;
  wire [13:0] _05_;
  wire [13:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [34:0] celloutsig_0_14z;
  wire [22:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_5z | ~(celloutsig_1_1z[7]);
  assign celloutsig_0_35z = celloutsig_0_14z[7] | celloutsig_0_14z[15];
  assign celloutsig_0_3z = in_data[57] | celloutsig_0_1z;
  assign celloutsig_0_2z = _01_ | _00_;
  assign celloutsig_0_33z = { in_data[10:7], celloutsig_0_28z, celloutsig_0_18z } + { celloutsig_0_14z[16:12], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_9z };
  reg [13:0] _12_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 14'h0000;
    else _12_ <= in_data[27:14];
  assign { _06_[13:6], _01_, _06_[4:1], _00_ } = _12_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 11'h000;
    else _04_ <= { in_data[32:23], celloutsig_0_3z };
  reg [13:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 14'h0000;
    else _14_ <= { celloutsig_0_7z, celloutsig_0_11z, _04_, celloutsig_0_8z };
  assign { _03_[5:2], _02_[8:2], _05_[2:0] } = _14_;
  assign celloutsig_1_2z = celloutsig_1_1z[2:0] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z[2], celloutsig_0_1z } === { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_10z } === { celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_0z = ! in_data[165:162];
  assign celloutsig_1_18z = ! { celloutsig_1_10z[5:4], celloutsig_1_4z };
  assign celloutsig_0_28z = ! celloutsig_0_14z[26:15];
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[138:135] };
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[138:135] };
  assign celloutsig_0_7z = & { _04_[1:0], celloutsig_0_2z };
  assign celloutsig_0_9z = & celloutsig_0_5z[7:1];
  assign celloutsig_0_10z = & { celloutsig_0_6z, _04_[9:6], celloutsig_0_2z };
  assign celloutsig_0_12z = & _04_[8:5];
  assign celloutsig_0_1z = & { _01_, _06_[9:6], _06_[4] };
  assign celloutsig_1_3z = | in_data[103:98];
  assign celloutsig_0_17z = | { _06_[8:7], celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_3z & celloutsig_1_1z[1];
  assign celloutsig_0_36z = { celloutsig_0_16z[5:4], celloutsig_0_17z, celloutsig_0_33z } >> _04_;
  assign celloutsig_1_1z = { in_data[187:180], celloutsig_1_0z } >> { in_data[155:149], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } >> { in_data[131:126], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[169:168], celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_1z[6:5], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_12z >> in_data[155:152];
  assign celloutsig_0_5z = { _06_[12:6], _01_, _06_[4:1], _00_, _06_[13:6], _01_, _06_[4:1], _00_ } >> { in_data[31:6], celloutsig_0_2z };
  assign celloutsig_0_6z = { _06_[9:6], _01_, _06_[4:1], _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } >> { _04_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_6z[1], _06_[13:6], _01_, _06_[4:1], _00_, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z } >> { _06_[7:6], _01_, _06_[4:1], _00_, celloutsig_0_10z, _04_, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_16z = { _06_[13:6], _01_, _03_[5:2], _02_[8:2], _05_[2:0] } >> { in_data[50:42], _06_[13:6], _01_, _06_[4:1], _00_ };
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_17z } >> _04_[4:2];
  assign _02_[1:0] = { celloutsig_0_17z, celloutsig_0_12z };
  assign _03_[1:0] = { _02_[8], celloutsig_0_28z };
  assign _05_[13:3] = { _03_[5:2], _02_[8:2] };
  assign { _06_[5], _06_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
