<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_bgereg.h source code [netbsd/sys/dev/pci/if_bgereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bge_gib,bge_mac_stats_regs,bge_rcb,bge_rx_bd,bge_stats,bge_status_block,bge_sts_idx,bge_tx_bd,vpd_key,vpd_res "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_bgereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_bgereg.h.html'>if_bgereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_bgereg.h,v 1.96 2019/03/05 08:25:02 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2001 Wind River Systems</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998, 1999, 2001</i></td></tr>
<tr><th id="5">5</th><td><i> *	Bill Paul &lt;wpaul@windriver.com&gt;.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="16">16</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="17">17</th><td><i> *	This product includes software developed by Bill Paul.</i></td></tr>
<tr><th id="18">18</th><td><i> * 4. Neither the name of the author nor the names of any co-contributors</i></td></tr>
<tr><th id="19">19</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="20">20</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="21">21</th><td><i> *</i></td></tr>
<tr><th id="22">22</th><td><i> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="23">23</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="25">25</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</i></td></tr>
<tr><th id="26">26</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="27">27</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="28">28</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="29">29</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="30">30</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="31">31</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * $FreeBSD: if_bgereg.h,v 1.1.2.7 2002/11/02 18:17:55 mp Exp $</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * BCM570x memory map. The internal memory layout varies somewhat</i></td></tr>
<tr><th id="39">39</th><td><i> * depending on whether or not we have external SSRAM attached.</i></td></tr>
<tr><th id="40">40</th><td><i> * The BCM5700 can have up to 16MB of external memory. The BCM5701</i></td></tr>
<tr><th id="41">41</th><td><i> * is apparently not designed to use external SSRAM. The mappings</i></td></tr>
<tr><th id="42">42</th><td><i> * up to the first 4 send rings are the same for both internal and</i></td></tr>
<tr><th id="43">43</th><td><i> * external memory configurations. Note that mini RX ring space is</i></td></tr>
<tr><th id="44">44</th><td><i> * only available with external SSRAM configurations, which means</i></td></tr>
<tr><th id="45">45</th><td><i> * the mini RX ring is not supported on the BCM5701.</i></td></tr>
<tr><th id="46">46</th><td><i> *</i></td></tr>
<tr><th id="47">47</th><td><i> * The NIC's memory can be accessed by the host in one of 3 ways:</i></td></tr>
<tr><th id="48">48</th><td><i> *</i></td></tr>
<tr><th id="49">49</th><td><i> * 1) Indirect register access. The MEMWIN_BASEADDR and MEMWIN_DATA</i></td></tr>
<tr><th id="50">50</th><td><i> *    registers in PCI config space can be used to read any 32-bit</i></td></tr>
<tr><th id="51">51</th><td><i> *    address within the NIC's memory.</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> * 2) Memory window access. The MEMWIN_BASEADDR register in PCI config</i></td></tr>
<tr><th id="54">54</th><td><i> *    space can be used in conjunction with the memory window in the</i></td></tr>
<tr><th id="55">55</th><td><i> *    device register space at offset 0x8000 to read any 32K chunk</i></td></tr>
<tr><th id="56">56</th><td><i> *    of NIC memory.</i></td></tr>
<tr><th id="57">57</th><td><i> *</i></td></tr>
<tr><th id="58">58</th><td><i> * 3) Flat mode. If the 'flat mode' bit in the PCI state register is</i></td></tr>
<tr><th id="59">59</th><td><i> *    set, the device I/O mapping consumes 32MB of host address space,</i></td></tr>
<tr><th id="60">60</th><td><i> *    allowing all of the registers and internal NIC memory to be</i></td></tr>
<tr><th id="61">61</th><td><i> *    accessed directly. NIC memory addresses are offset by 0x01000000.</i></td></tr>
<tr><th id="62">62</th><td><i> *    Flat mode consumes so much host address space that it is not</i></td></tr>
<tr><th id="63">63</th><td><i> *    recommended.</i></td></tr>
<tr><th id="64">64</th><td><i> */</i></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/BGE_PAGE_ZERO" data-ref="_M/BGE_PAGE_ZERO">BGE_PAGE_ZERO</dfn>			0x00000000</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/BGE_PAGE_ZERO_END" data-ref="_M/BGE_PAGE_ZERO_END">BGE_PAGE_ZERO_END</dfn>		0x000000FF</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_RCB" data-ref="_M/BGE_SEND_RING_RCB">BGE_SEND_RING_RCB</dfn>		0x00000100</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_RCB_END" data-ref="_M/BGE_SEND_RING_RCB_END">BGE_SEND_RING_RCB_END</dfn>		0x000001FF</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_RETURN_RING_RCB" data-ref="_M/BGE_RX_RETURN_RING_RCB">BGE_RX_RETURN_RING_RCB</dfn>		0x00000200</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_RETURN_RING_RCB_END" data-ref="_M/BGE_RX_RETURN_RING_RCB_END">BGE_RX_RETURN_RING_RCB_END</dfn>	0x000002FF</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/BGE_STATS_BLOCK" data-ref="_M/BGE_STATS_BLOCK">BGE_STATS_BLOCK</dfn>			0x00000300</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/BGE_STATS_BLOCK_END" data-ref="_M/BGE_STATS_BLOCK_END">BGE_STATS_BLOCK_END</dfn>		0x00000AFF</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/BGE_STATUS_BLOCK" data-ref="_M/BGE_STATUS_BLOCK">BGE_STATUS_BLOCK</dfn>		0x00000B00</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/BGE_STATUS_BLOCK_END" data-ref="_M/BGE_STATUS_BLOCK_END">BGE_STATUS_BLOCK_END</dfn>		0x00000B4F</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_MB" data-ref="_M/BGE_SRAM_FW_MB">BGE_SRAM_FW_MB</dfn>			0x00000B50</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_SIG" data-ref="_M/BGE_SRAM_DATA_SIG">BGE_SRAM_DATA_SIG</dfn>		0x00000B54</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_CFG" data-ref="_M/BGE_SRAM_DATA_CFG">BGE_SRAM_DATA_CFG</dfn>		0x00000B58</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_VER" data-ref="_M/BGE_SRAM_DATA_VER">BGE_SRAM_DATA_VER</dfn>		0x00000B5C</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_CMD_MB" data-ref="_M/BGE_SRAM_FW_CMD_MB">BGE_SRAM_FW_CMD_MB</dfn>		0x00000B78</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_CMD_LEN_MB" data-ref="_M/BGE_SRAM_FW_CMD_LEN_MB">BGE_SRAM_FW_CMD_LEN_MB</dfn>		0x00000B7C</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_CMD_DATA_MB" data-ref="_M/BGE_SRAM_FW_CMD_DATA_MB">BGE_SRAM_FW_CMD_DATA_MB</dfn>		0x00000B80</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_DRV_STATE_MB" data-ref="_M/BGE_SRAM_FW_DRV_STATE_MB">BGE_SRAM_FW_DRV_STATE_MB</dfn>	0x00000C04</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_MAC_ADDR_HIGH_MB" data-ref="_M/BGE_SRAM_MAC_ADDR_HIGH_MB">BGE_SRAM_MAC_ADDR_HIGH_MB</dfn>	0x00000C14</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_MAC_ADDR_LOW_MB" data-ref="_M/BGE_SRAM_MAC_ADDR_LOW_MB">BGE_SRAM_MAC_ADDR_LOW_MB</dfn>	0x00000C18</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_CFG_2" data-ref="_M/BGE_SRAM_DATA_CFG_2">BGE_SRAM_DATA_CFG_2</dfn>		0x00000D38</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_CFG_3" data-ref="_M/BGE_SRAM_DATA_CFG_3">BGE_SRAM_DATA_CFG_3</dfn>		0x00000D3C</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_CFG_4" data-ref="_M/BGE_SRAM_DATA_CFG_4">BGE_SRAM_DATA_CFG_4</dfn>		0x00000D60</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_CFG_5" data-ref="_M/BGE_SRAM_DATA_CFG_5">BGE_SRAM_DATA_CFG_5</dfn>		0x00000E0C</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BGE_SOFTWARE_GENCOMM_END" data-ref="_M/BGE_SOFTWARE_GENCOMM_END">BGE_SOFTWARE_GENCOMM_END</dfn>	0x00000FFF</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BGE_UNMAPPED" data-ref="_M/BGE_UNMAPPED">BGE_UNMAPPED</dfn>			0x00001000</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/BGE_UNMAPPED_END" data-ref="_M/BGE_UNMAPPED_END">BGE_UNMAPPED_END</dfn>		0x00001FFF</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/BGE_DMA_DESCRIPTORS" data-ref="_M/BGE_DMA_DESCRIPTORS">BGE_DMA_DESCRIPTORS</dfn>		0x00002000</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/BGE_DMA_DESCRIPTORS_END" data-ref="_M/BGE_DMA_DESCRIPTORS_END">BGE_DMA_DESCRIPTORS_END</dfn>		0x00003FFF</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/BGE_SEND_RING_5717" data-ref="_M/BGE_SEND_RING_5717">BGE_SEND_RING_5717</dfn>		0x00004000</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_1_TO_4" data-ref="_M/BGE_SEND_RING_1_TO_4">BGE_SEND_RING_1_TO_4</dfn>		0x00004000</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_1_TO_4_END" data-ref="_M/BGE_SEND_RING_1_TO_4_END">BGE_SEND_RING_1_TO_4_END</dfn>	0x00005FFF</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* Firmware interface */</i></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_SIG_MAGIC" data-ref="_M/BGE_SRAM_DATA_SIG_MAGIC">BGE_SRAM_DATA_SIG_MAGIC</dfn>		0x4B657654	/* 'KevT' */</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_CMD_DRV_ALIVE" data-ref="_M/BGE_FW_CMD_DRV_ALIVE">BGE_FW_CMD_DRV_ALIVE</dfn>		0x00000001</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_CMD_PAUSE" data-ref="_M/BGE_FW_CMD_PAUSE">BGE_FW_CMD_PAUSE</dfn>		0x00000002</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_CMD_DRV_ALIVE3" data-ref="_M/BGE_FW_CMD_DRV_ALIVE3">BGE_FW_CMD_DRV_ALIVE3</dfn>		0x0000000e</u></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_HB_TIMEOUT_SEC" data-ref="_M/BGE_FW_HB_TIMEOUT_SEC">BGE_FW_HB_TIMEOUT_SEC</dfn>		3</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_DRV_STATE_START" data-ref="_M/BGE_FW_DRV_STATE_START">BGE_FW_DRV_STATE_START</dfn>		0x00000001</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_DRV_STATE_START_DONE" data-ref="_M/BGE_FW_DRV_STATE_START_DONE">BGE_FW_DRV_STATE_START_DONE</dfn>	0x80000001</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_DRV_STATE_UNLOAD" data-ref="_M/BGE_FW_DRV_STATE_UNLOAD">BGE_FW_DRV_STATE_UNLOAD</dfn>		0x00000002</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_DRV_STATE_UNLOAD_DONE" data-ref="_M/BGE_FW_DRV_STATE_UNLOAD_DONE">BGE_FW_DRV_STATE_UNLOAD_DONE</dfn>	0x80000002</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/BGE_FW_DRV_STATE_SUSPEND" data-ref="_M/BGE_FW_DRV_STATE_SUSPEND">BGE_FW_DRV_STATE_SUSPEND</dfn>	0x00000004</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* SRAM data version */</i></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_DATA_VER_SHIFT" data-ref="_M/BGE_SRAM_DATA_VER_SHIFT">BGE_SRAM_DATA_VER_SHIFT</dfn>		16</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* Mappings for internal memory configuration */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BGE_STD_RX_RINGS" data-ref="_M/BGE_STD_RX_RINGS">BGE_STD_RX_RINGS</dfn>		0x00006000</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/BGE_STD_RX_RINGS_END" data-ref="_M/BGE_STD_RX_RINGS_END">BGE_STD_RX_RINGS_END</dfn>		0x00006FFF</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_RX_RINGS" data-ref="_M/BGE_JUMBO_RX_RINGS">BGE_JUMBO_RX_RINGS</dfn>		0x00007000</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_RX_RINGS_END" data-ref="_M/BGE_JUMBO_RX_RINGS_END">BGE_JUMBO_RX_RINGS_END</dfn>		0x00007FFF</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_1" data-ref="_M/BGE_BUFFPOOL_1">BGE_BUFFPOOL_1</dfn>			0x00008000</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_1_END" data-ref="_M/BGE_BUFFPOOL_1_END">BGE_BUFFPOOL_1_END</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_2" data-ref="_M/BGE_BUFFPOOL_2">BGE_BUFFPOOL_2</dfn>			0x00010000 /* or expansion ROM */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_2_END" data-ref="_M/BGE_BUFFPOOL_2_END">BGE_BUFFPOOL_2_END</dfn>		0x00017FFF</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_3" data-ref="_M/BGE_BUFFPOOL_3">BGE_BUFFPOOL_3</dfn>			0x00018000 /* or expansion ROM */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BGE_BUFFPOOL_3_END" data-ref="_M/BGE_BUFFPOOL_3_END">BGE_BUFFPOOL_3_END</dfn>		0x0001FFFF</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/BGE_STD_RX_RINGS_5717" data-ref="_M/BGE_STD_RX_RINGS_5717">BGE_STD_RX_RINGS_5717</dfn>		0x00040000</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/BGE_JUMBO_RX_RINGS_5717" data-ref="_M/BGE_JUMBO_RX_RINGS_5717">BGE_JUMBO_RX_RINGS_5717</dfn>		0x00044400</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>/* Mappings for external SSRAM configurations */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_5_TO_6" data-ref="_M/BGE_SEND_RING_5_TO_6">BGE_SEND_RING_5_TO_6</dfn>		0x00006000</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_5_TO_6_END" data-ref="_M/BGE_SEND_RING_5_TO_6_END">BGE_SEND_RING_5_TO_6_END</dfn>	0x00006FFF</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_7_TO_8" data-ref="_M/BGE_SEND_RING_7_TO_8">BGE_SEND_RING_7_TO_8</dfn>		0x00007000</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_7_TO_8_END" data-ref="_M/BGE_SEND_RING_7_TO_8_END">BGE_SEND_RING_7_TO_8_END</dfn>	0x00007FFF</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_9_TO_16" data-ref="_M/BGE_SEND_RING_9_TO_16">BGE_SEND_RING_9_TO_16</dfn>		0x00008000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/BGE_SEND_RING_9_TO_16_END" data-ref="_M/BGE_SEND_RING_9_TO_16_END">BGE_SEND_RING_9_TO_16_END</dfn>	0x0000BFFF</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_STD_RX_RINGS" data-ref="_M/BGE_EXT_STD_RX_RINGS">BGE_EXT_STD_RX_RINGS</dfn>		0x0000C000</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_STD_RX_RINGS_END" data-ref="_M/BGE_EXT_STD_RX_RINGS_END">BGE_EXT_STD_RX_RINGS_END</dfn>	0x0000CFFF</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_JUMBO_RX_RINGS" data-ref="_M/BGE_EXT_JUMBO_RX_RINGS">BGE_EXT_JUMBO_RX_RINGS</dfn>		0x0000D000</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_JUMBO_RX_RINGS_END" data-ref="_M/BGE_EXT_JUMBO_RX_RINGS_END">BGE_EXT_JUMBO_RX_RINGS_END</dfn>	0x0000DFFF</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BGE_MINI_RX_RINGS" data-ref="_M/BGE_MINI_RX_RINGS">BGE_MINI_RX_RINGS</dfn>		0x0000E000</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BGE_MINI_RX_RINGS_END" data-ref="_M/BGE_MINI_RX_RINGS_END">BGE_MINI_RX_RINGS_END</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BGE_AVAIL_REGION1" data-ref="_M/BGE_AVAIL_REGION1">BGE_AVAIL_REGION1</dfn>		0x00010000 /* or expansion ROM */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/BGE_AVAIL_REGION1_END" data-ref="_M/BGE_AVAIL_REGION1_END">BGE_AVAIL_REGION1_END</dfn>		0x00017FFF</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/BGE_AVAIL_REGION2" data-ref="_M/BGE_AVAIL_REGION2">BGE_AVAIL_REGION2</dfn>		0x00018000 /* or expansion ROM */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/BGE_AVAIL_REGION2_END" data-ref="_M/BGE_AVAIL_REGION2_END">BGE_AVAIL_REGION2_END</dfn>		0x0001FFFF</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_SSRAM" data-ref="_M/BGE_EXT_SSRAM">BGE_EXT_SSRAM</dfn>			0x00020000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/BGE_EXT_SSRAM_END" data-ref="_M/BGE_EXT_SSRAM_END">BGE_EXT_SSRAM_END</dfn>		0x000FFFFF</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/*</i></td></tr>
<tr><th id="152">152</th><td><i> * BCM570x register offsets. These are memory mapped registers</i></td></tr>
<tr><th id="153">153</th><td><i> * which can be accessed with the CSR_READ_4()/CSR_WRITE_4() macros.</i></td></tr>
<tr><th id="154">154</th><td><i> * Each register must be accessed using 32 bit operations.</i></td></tr>
<tr><th id="155">155</th><td><i> *</i></td></tr>
<tr><th id="156">156</th><td><i> * All registers are accessed through a 32K shared memory block.</i></td></tr>
<tr><th id="157">157</th><td><i> * The first group of registers are actually copies of the PCI</i></td></tr>
<tr><th id="158">158</th><td><i> * configuration space registers.</i></td></tr>
<tr><th id="159">159</th><td><i> */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/*</i></td></tr>
<tr><th id="162">162</th><td><i> * PCI registers defined in the PCI 2.2 spec.</i></td></tr>
<tr><th id="163">163</th><td><i> */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_VID" data-ref="_M/BGE_PCI_VID">BGE_PCI_VID</dfn>			0x00</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_DID" data-ref="_M/BGE_PCI_DID">BGE_PCI_DID</dfn>			0x02</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_CMD" data-ref="_M/BGE_PCI_CMD">BGE_PCI_CMD</dfn>			0x04</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_STS" data-ref="_M/BGE_PCI_STS">BGE_PCI_STS</dfn>			0x06</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_REV" data-ref="_M/BGE_PCI_REV">BGE_PCI_REV</dfn>			0x08</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_CLASS" data-ref="_M/BGE_PCI_CLASS">BGE_PCI_CLASS</dfn>			0x09</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_CACHESZ" data-ref="_M/BGE_PCI_CACHESZ">BGE_PCI_CACHESZ</dfn>			0x0C</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_LATTIMER" data-ref="_M/BGE_PCI_LATTIMER">BGE_PCI_LATTIMER</dfn>		0x0D</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_HDRTYPE" data-ref="_M/BGE_PCI_HDRTYPE">BGE_PCI_HDRTYPE</dfn>			0x0E</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_BIST" data-ref="_M/BGE_PCI_BIST">BGE_PCI_BIST</dfn>			0x0F</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_BAR0" data-ref="_M/BGE_PCI_BAR0">BGE_PCI_BAR0</dfn>			0x10</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_BAR1" data-ref="_M/BGE_PCI_BAR1">BGE_PCI_BAR1</dfn>			0x14</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCI_BAR2" data-ref="_M/BGE_PCI_BAR2">BGE_PCI_BAR2</dfn>			0x18</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_SUBSYS" data-ref="_M/BGE_PCI_SUBSYS">BGE_PCI_SUBSYS</dfn>			0x2C</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_SUBVID" data-ref="_M/BGE_PCI_SUBVID">BGE_PCI_SUBVID</dfn>			0x2E</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_ROMBASE" data-ref="_M/BGE_PCI_ROMBASE">BGE_PCI_ROMBASE</dfn>			0x30</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_CAPPTR" data-ref="_M/BGE_PCI_CAPPTR">BGE_PCI_CAPPTR</dfn>			0x34</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_INTLINE" data-ref="_M/BGE_PCI_INTLINE">BGE_PCI_INTLINE</dfn>			0x3C</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_INTPIN" data-ref="_M/BGE_PCI_INTPIN">BGE_PCI_INTPIN</dfn>			0x3D</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MINGNT" data-ref="_M/BGE_PCI_MINGNT">BGE_PCI_MINGNT</dfn>			0x3E</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MAXLAT" data-ref="_M/BGE_PCI_MAXLAT">BGE_PCI_MAXLAT</dfn>			0x3F</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PCIXCAP" data-ref="_M/BGE_PCI_PCIXCAP">BGE_PCI_PCIXCAP</dfn>			0x40</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_NEXTPTR_PM" data-ref="_M/BGE_PCI_NEXTPTR_PM">BGE_PCI_NEXTPTR_PM</dfn>		0x41</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIX_CMD" data-ref="_M/BGE_PCIX_CMD">BGE_PCIX_CMD</dfn>			0x42</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIX_STS" data-ref="_M/BGE_PCIX_STS">BGE_PCIX_STS</dfn>			0x44</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PWRMGMT_CAPID" data-ref="_M/BGE_PCI_PWRMGMT_CAPID">BGE_PCI_PWRMGMT_CAPID</dfn>		0x48</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_NEXTPTR_VPD" data-ref="_M/BGE_PCI_NEXTPTR_VPD">BGE_PCI_NEXTPTR_VPD</dfn>		0x49</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PWRMGMT_CAPS" data-ref="_M/BGE_PCI_PWRMGMT_CAPS">BGE_PCI_PWRMGMT_CAPS</dfn>		0x4A</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PWRMGMT_CMD" data-ref="_M/BGE_PCI_PWRMGMT_CMD">BGE_PCI_PWRMGMT_CMD</dfn>		0x4C</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PWRMGMT_STS" data-ref="_M/BGE_PCI_PWRMGMT_STS">BGE_PCI_PWRMGMT_STS</dfn>		0x4D</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PWRMGMT_DATA" data-ref="_M/BGE_PCI_PWRMGMT_DATA">BGE_PCI_PWRMGMT_DATA</dfn>		0x4F</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_VPD_CAPID" data-ref="_M/BGE_PCI_VPD_CAPID">BGE_PCI_VPD_CAPID</dfn>		0x50</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_NEXTPTR_MSI" data-ref="_M/BGE_PCI_NEXTPTR_MSI">BGE_PCI_NEXTPTR_MSI</dfn>		0x51</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_VPD_ADDR" data-ref="_M/BGE_PCI_VPD_ADDR">BGE_PCI_VPD_ADDR</dfn>		0x52</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_VPD_DATA" data-ref="_M/BGE_PCI_VPD_DATA">BGE_PCI_VPD_DATA</dfn>		0x54</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MSI_CAPID" data-ref="_M/BGE_PCI_MSI_CAPID">BGE_PCI_MSI_CAPID</dfn>		0x58</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_NEXTPTR_NONE" data-ref="_M/BGE_PCI_NEXTPTR_NONE">BGE_PCI_NEXTPTR_NONE</dfn>		0x59</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MSI_CTL" data-ref="_M/BGE_PCI_MSI_CTL">BGE_PCI_MSI_CTL</dfn>			0x5A</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MSI_ADDR_HI" data-ref="_M/BGE_PCI_MSI_ADDR_HI">BGE_PCI_MSI_ADDR_HI</dfn>		0x5C</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MSI_ADDR_LO" data-ref="_M/BGE_PCI_MSI_ADDR_LO">BGE_PCI_MSI_ADDR_LO</dfn>		0x60</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MSI_DATA" data-ref="_M/BGE_PCI_MSI_DATA">BGE_PCI_MSI_DATA</dfn>		0x64</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/*</i></td></tr>
<tr><th id="207">207</th><td><i> * PCI Express definitions</i></td></tr>
<tr><th id="208">208</th><td><i> * According to</i></td></tr>
<tr><th id="209">209</th><td><i> * PCI Express base specification, REV. 1.0a</i></td></tr>
<tr><th id="210">210</th><td><i> */</i></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><i>/* PCI Express device control, 16bits */</i></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL" data-ref="_M/BGE_PCIE_DEVCTL">BGE_PCIE_DEVCTL</dfn>			0x08</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_MASK" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_MASK">BGE_PCIE_DEVCTL_MAX_READRQ_MASK</dfn>	0x7000</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_128" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_128">BGE_PCIE_DEVCTL_MAX_READRQ_128</dfn>	0x0000</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_256" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_256">BGE_PCIE_DEVCTL_MAX_READRQ_256</dfn>	0x1000</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_512" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_512">BGE_PCIE_DEVCTL_MAX_READRQ_512</dfn>	0x2000</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_1024" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_1024">BGE_PCIE_DEVCTL_MAX_READRQ_1024</dfn>	0x3000</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_2048" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_2048">BGE_PCIE_DEVCTL_MAX_READRQ_2048</dfn>	0x4000</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_DEVCTL_MAX_READRQ_4096" data-ref="_M/BGE_PCIE_DEVCTL_MAX_READRQ_4096">BGE_PCIE_DEVCTL_MAX_READRQ_4096</dfn>	0x5000</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* PCI MSI. ??? */</i></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_CAPID_REG" data-ref="_M/BGE_PCIE_CAPID_REG">BGE_PCIE_CAPID_REG</dfn>		0xD0</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_CAPID" data-ref="_M/BGE_PCIE_CAPID">BGE_PCIE_CAPID</dfn>			0x10</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/*</i></td></tr>
<tr><th id="227">227</th><td><i> * PCI registers specific to the BCM570x family.</i></td></tr>
<tr><th id="228">228</th><td><i> */</i></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MISC_CTL" data-ref="_M/BGE_PCI_MISC_CTL">BGE_PCI_MISC_CTL</dfn>		0x68</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_DMA_RW_CTL" data-ref="_M/BGE_PCI_DMA_RW_CTL">BGE_PCI_DMA_RW_CTL</dfn>		0x6C</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PCISTATE" data-ref="_M/BGE_PCI_PCISTATE">BGE_PCI_PCISTATE</dfn>		0x70</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_CLKCTL" data-ref="_M/BGE_PCI_CLKCTL">BGE_PCI_CLKCTL</dfn>			0x74</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_REG_BASEADDR" data-ref="_M/BGE_PCI_REG_BASEADDR">BGE_PCI_REG_BASEADDR</dfn>		0x78</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MEMWIN_BASEADDR" data-ref="_M/BGE_PCI_MEMWIN_BASEADDR">BGE_PCI_MEMWIN_BASEADDR</dfn>		0x7C</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_REG_DATA" data-ref="_M/BGE_PCI_REG_DATA">BGE_PCI_REG_DATA</dfn>		0x80</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MEMWIN_DATA" data-ref="_M/BGE_PCI_MEMWIN_DATA">BGE_PCI_MEMWIN_DATA</dfn>		0x84</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MODECTL" data-ref="_M/BGE_PCI_MODECTL">BGE_PCI_MODECTL</dfn>			0x88</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MISC_CFG" data-ref="_M/BGE_PCI_MISC_CFG">BGE_PCI_MISC_CFG</dfn>		0x8C</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_MISC_LOCALCTL" data-ref="_M/BGE_PCI_MISC_LOCALCTL">BGE_PCI_MISC_LOCALCTL</dfn>		0x90</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_RX_STD_PRODIDX_HI" data-ref="_M/BGE_PCI_UNDI_RX_STD_PRODIDX_HI">BGE_PCI_UNDI_RX_STD_PRODIDX_HI</dfn>	0x98</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_RX_STD_PRODIDX_LO" data-ref="_M/BGE_PCI_UNDI_RX_STD_PRODIDX_LO">BGE_PCI_UNDI_RX_STD_PRODIDX_LO</dfn>	0x9C</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_RX_RTN_CONSIDX_HI" data-ref="_M/BGE_PCI_UNDI_RX_RTN_CONSIDX_HI">BGE_PCI_UNDI_RX_RTN_CONSIDX_HI</dfn>	0xA0</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_RX_RTN_CONSIDX_LO" data-ref="_M/BGE_PCI_UNDI_RX_RTN_CONSIDX_LO">BGE_PCI_UNDI_RX_RTN_CONSIDX_LO</dfn>	0xA4</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_TX_BD_PRODIDX_HI" data-ref="_M/BGE_PCI_UNDI_TX_BD_PRODIDX_HI">BGE_PCI_UNDI_TX_BD_PRODIDX_HI</dfn>	0xA8</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNDI_TX_BD_PRODIDX_LO" data-ref="_M/BGE_PCI_UNDI_TX_BD_PRODIDX_LO">BGE_PCI_UNDI_TX_BD_PRODIDX_LO</dfn>	0xAC</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_ISR_MBX_HI" data-ref="_M/BGE_PCI_ISR_MBX_HI">BGE_PCI_ISR_MBX_HI</dfn>		0xB0</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_ISR_MBX_LO" data-ref="_M/BGE_PCI_ISR_MBX_LO">BGE_PCI_ISR_MBX_LO</dfn>		0xB4</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_PRODID_ASICREV" data-ref="_M/BGE_PCI_PRODID_ASICREV">BGE_PCI_PRODID_ASICREV</dfn>		0xBC</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_GEN2_PRODID_ASICREV" data-ref="_M/BGE_PCI_GEN2_PRODID_ASICREV">BGE_PCI_GEN2_PRODID_ASICREV</dfn>	0xF4</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_GEN15_PRODID_ASICREV" data-ref="_M/BGE_PCI_GEN15_PRODID_ASICREV">BGE_PCI_GEN15_PRODID_ASICREV</dfn>	0xFC</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_UNKNOWN0" data-ref="_M/BGE_PCI_UNKNOWN0">BGE_PCI_UNKNOWN0</dfn>		0xC4</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><i>/* PCI Misc. Host control register */</i></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_CLEAR_INTA" data-ref="_M/BGE_PCIMISCCTL_CLEAR_INTA">BGE_PCIMISCCTL_CLEAR_INTA</dfn>	0x00000001</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_MASK_PCI_INTR" data-ref="_M/BGE_PCIMISCCTL_MASK_PCI_INTR">BGE_PCIMISCCTL_MASK_PCI_INTR</dfn>	0x00000002</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_ENDIAN_BYTESWAP" data-ref="_M/BGE_PCIMISCCTL_ENDIAN_BYTESWAP">BGE_PCIMISCCTL_ENDIAN_BYTESWAP</dfn>	0x00000004</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_ENDIAN_WORDSWAP" data-ref="_M/BGE_PCIMISCCTL_ENDIAN_WORDSWAP">BGE_PCIMISCCTL_ENDIAN_WORDSWAP</dfn>	0x00000008</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_PCISTATE_RW" data-ref="_M/BGE_PCIMISCCTL_PCISTATE_RW">BGE_PCIMISCCTL_PCISTATE_RW</dfn>	0x00000010</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_CLOCKCTL_RW" data-ref="_M/BGE_PCIMISCCTL_CLOCKCTL_RW">BGE_PCIMISCCTL_CLOCKCTL_RW</dfn>	0x00000020</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_REG_WORDSWAP" data-ref="_M/BGE_PCIMISCCTL_REG_WORDSWAP">BGE_PCIMISCCTL_REG_WORDSWAP</dfn>	0x00000040</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_INDIRECT_ACCESS" data-ref="_M/BGE_PCIMISCCTL_INDIRECT_ACCESS">BGE_PCIMISCCTL_INDIRECT_ACCESS</dfn>	0x00000080</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIMISCCTL_TAGGED_STATUS" data-ref="_M/BGE_PCIMISCCTL_TAGGED_STATUS">BGE_PCIMISCCTL_TAGGED_STATUS</dfn>	0x00000200</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_ASICREV" data-ref="_M/BGE_PCIMISCCTL_ASICREV">BGE_PCIMISCCTL_ASICREV</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIMISCCTL_ASICREV_SHIFT" data-ref="_M/BGE_PCIMISCCTL_ASICREV_SHIFT">BGE_PCIMISCCTL_ASICREV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/BGE_HIF_SWAP_OPTIONS" data-ref="_M/BGE_HIF_SWAP_OPTIONS">BGE_HIF_SWAP_OPTIONS</dfn>	(BGE_PCIMISCCTL_ENDIAN_WORDSWAP)</u></td></tr>
<tr><th id="268">268</th><td><u>#<span data-ppcond="268">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#100" title="1234" data-ref="_M/LITTLE_ENDIAN">LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/BGE_DMA_SWAP_OPTIONS" data-ref="_M/BGE_DMA_SWAP_OPTIONS">BGE_DMA_SWAP_OPTIONS</dfn> \</u></td></tr>
<tr><th id="270">270</th><td><u>	BGE_MODECTL_WORDSWAP_NONFRAME| \</u></td></tr>
<tr><th id="271">271</th><td><u>	BGE_MODECTL_BYTESWAP_DATA|BGE_MODECTL_WORDSWAP_DATA</u></td></tr>
<tr><th id="272">272</th><td><u>#<span data-ppcond="268">else</span></u></td></tr>
<tr><th id="273">273</th><td><u>#define BGE_DMA_SWAP_OPTIONS \</u></td></tr>
<tr><th id="274">274</th><td><u>	BGE_MODECTL_WORDSWAP_NONFRAME|BGE_MODECTL_BYTESWAP_NONFRAME| \</u></td></tr>
<tr><th id="275">275</th><td><u>	BGE_MODECTL_BYTESWAP_DATA|BGE_MODECTL_WORDSWAP_DATA</u></td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="268">endif</span></u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/BGE_INIT" data-ref="_M/BGE_INIT">BGE_INIT</dfn> \</u></td></tr>
<tr><th id="279">279</th><td><u>	(BGE_HIF_SWAP_OPTIONS|BGE_PCIMISCCTL_CLEAR_INTA| \</u></td></tr>
<tr><th id="280">280</th><td><u>	 BGE_PCIMISCCTL_MASK_PCI_INTR|BGE_PCIMISCCTL_INDIRECT_ACCESS| \</u></td></tr>
<tr><th id="281">281</th><td><u>	 BGE_PCIMISCCTL_PCISTATE_RW)</u></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_TIGON_I" data-ref="_M/BGE_CHIPID_TIGON_I">BGE_CHIPID_TIGON_I</dfn>		0x4000</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_TIGON_II" data-ref="_M/BGE_CHIPID_TIGON_II">BGE_CHIPID_TIGON_II</dfn>		0x6000</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_A0" data-ref="_M/BGE_CHIPID_BCM5700_A0">BGE_CHIPID_BCM5700_A0</dfn>		0x7000</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_A1" data-ref="_M/BGE_CHIPID_BCM5700_A1">BGE_CHIPID_BCM5700_A1</dfn>		0x7001</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_B0" data-ref="_M/BGE_CHIPID_BCM5700_B0">BGE_CHIPID_BCM5700_B0</dfn>		0x7100</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_B1" data-ref="_M/BGE_CHIPID_BCM5700_B1">BGE_CHIPID_BCM5700_B1</dfn>		0x7101</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_B2" data-ref="_M/BGE_CHIPID_BCM5700_B2">BGE_CHIPID_BCM5700_B2</dfn>		0x7102</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_B3" data-ref="_M/BGE_CHIPID_BCM5700_B3">BGE_CHIPID_BCM5700_B3</dfn>		0x7103</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_ALTIMA" data-ref="_M/BGE_CHIPID_BCM5700_ALTIMA">BGE_CHIPID_BCM5700_ALTIMA</dfn>	0x7104</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5700_C0" data-ref="_M/BGE_CHIPID_BCM5700_C0">BGE_CHIPID_BCM5700_C0</dfn>		0x7200</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5701_A0" data-ref="_M/BGE_CHIPID_BCM5701_A0">BGE_CHIPID_BCM5701_A0</dfn>		0x0000		/* grrrr */</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5701_B0" data-ref="_M/BGE_CHIPID_BCM5701_B0">BGE_CHIPID_BCM5701_B0</dfn>		0x0100</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5701_B2" data-ref="_M/BGE_CHIPID_BCM5701_B2">BGE_CHIPID_BCM5701_B2</dfn>		0x0102</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5701_B5" data-ref="_M/BGE_CHIPID_BCM5701_B5">BGE_CHIPID_BCM5701_B5</dfn>		0x0105</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5703_A0" data-ref="_M/BGE_CHIPID_BCM5703_A0">BGE_CHIPID_BCM5703_A0</dfn>		0x1000</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5703_A1" data-ref="_M/BGE_CHIPID_BCM5703_A1">BGE_CHIPID_BCM5703_A1</dfn>		0x1001</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5703_A2" data-ref="_M/BGE_CHIPID_BCM5703_A2">BGE_CHIPID_BCM5703_A2</dfn>		0x1002</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5703_A3" data-ref="_M/BGE_CHIPID_BCM5703_A3">BGE_CHIPID_BCM5703_A3</dfn>		0x1003</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5703_B0" data-ref="_M/BGE_CHIPID_BCM5703_B0">BGE_CHIPID_BCM5703_B0</dfn>		0x1100</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5704_A0" data-ref="_M/BGE_CHIPID_BCM5704_A0">BGE_CHIPID_BCM5704_A0</dfn>		0x2000</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5704_A1" data-ref="_M/BGE_CHIPID_BCM5704_A1">BGE_CHIPID_BCM5704_A1</dfn>		0x2001</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5704_A2" data-ref="_M/BGE_CHIPID_BCM5704_A2">BGE_CHIPID_BCM5704_A2</dfn>		0x2002</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5704_A3" data-ref="_M/BGE_CHIPID_BCM5704_A3">BGE_CHIPID_BCM5704_A3</dfn>		0x2003</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5704_B0" data-ref="_M/BGE_CHIPID_BCM5704_B0">BGE_CHIPID_BCM5704_B0</dfn>		0x2100</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5705_A0" data-ref="_M/BGE_CHIPID_BCM5705_A0">BGE_CHIPID_BCM5705_A0</dfn>		0x3000</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5705_A1" data-ref="_M/BGE_CHIPID_BCM5705_A1">BGE_CHIPID_BCM5705_A1</dfn>		0x3001</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5705_A2" data-ref="_M/BGE_CHIPID_BCM5705_A2">BGE_CHIPID_BCM5705_A2</dfn>		0x3002</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5705_A3" data-ref="_M/BGE_CHIPID_BCM5705_A3">BGE_CHIPID_BCM5705_A3</dfn>		0x3003</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_A0" data-ref="_M/BGE_CHIPID_BCM5750_A0">BGE_CHIPID_BCM5750_A0</dfn>		0x4000</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_A1" data-ref="_M/BGE_CHIPID_BCM5750_A1">BGE_CHIPID_BCM5750_A1</dfn>		0x4001</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_A3" data-ref="_M/BGE_CHIPID_BCM5750_A3">BGE_CHIPID_BCM5750_A3</dfn>		0x4003</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_B0" data-ref="_M/BGE_CHIPID_BCM5750_B0">BGE_CHIPID_BCM5750_B0</dfn>		0x4010</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_B1" data-ref="_M/BGE_CHIPID_BCM5750_B1">BGE_CHIPID_BCM5750_B1</dfn>		0x4101</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_C0" data-ref="_M/BGE_CHIPID_BCM5750_C0">BGE_CHIPID_BCM5750_C0</dfn>		0x4200</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_C1" data-ref="_M/BGE_CHIPID_BCM5750_C1">BGE_CHIPID_BCM5750_C1</dfn>		0x4201</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5750_C2" data-ref="_M/BGE_CHIPID_BCM5750_C2">BGE_CHIPID_BCM5750_C2</dfn>		0x4202</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5714_A0" data-ref="_M/BGE_CHIPID_BCM5714_A0">BGE_CHIPID_BCM5714_A0</dfn>		0x5000</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5761_A0" data-ref="_M/BGE_CHIPID_BCM5761_A0">BGE_CHIPID_BCM5761_A0</dfn>		0x5761000</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5761_A1" data-ref="_M/BGE_CHIPID_BCM5761_A1">BGE_CHIPID_BCM5761_A1</dfn>		0x5761100</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5784_A0" data-ref="_M/BGE_CHIPID_BCM5784_A0">BGE_CHIPID_BCM5784_A0</dfn>		0x5784000</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5784_A1" data-ref="_M/BGE_CHIPID_BCM5784_A1">BGE_CHIPID_BCM5784_A1</dfn>		0x5784001</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5784_B0" data-ref="_M/BGE_CHIPID_BCM5784_B0">BGE_CHIPID_BCM5784_B0</dfn>		0x5784100</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5752_A0" data-ref="_M/BGE_CHIPID_BCM5752_A0">BGE_CHIPID_BCM5752_A0</dfn>		0x6000</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5752_A1" data-ref="_M/BGE_CHIPID_BCM5752_A1">BGE_CHIPID_BCM5752_A1</dfn>		0x6001</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5752_A2" data-ref="_M/BGE_CHIPID_BCM5752_A2">BGE_CHIPID_BCM5752_A2</dfn>		0x6002</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5714_B0" data-ref="_M/BGE_CHIPID_BCM5714_B0">BGE_CHIPID_BCM5714_B0</dfn>		0x8000</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5714_B3" data-ref="_M/BGE_CHIPID_BCM5714_B3">BGE_CHIPID_BCM5714_B3</dfn>		0x8003</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5715_A0" data-ref="_M/BGE_CHIPID_BCM5715_A0">BGE_CHIPID_BCM5715_A0</dfn>		0x9000</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5715_A1" data-ref="_M/BGE_CHIPID_BCM5715_A1">BGE_CHIPID_BCM5715_A1</dfn>		0x9001</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5715_A3" data-ref="_M/BGE_CHIPID_BCM5715_A3">BGE_CHIPID_BCM5715_A3</dfn>		0x9003</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5755_A0" data-ref="_M/BGE_CHIPID_BCM5755_A0">BGE_CHIPID_BCM5755_A0</dfn>		0xa000</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5755_A1" data-ref="_M/BGE_CHIPID_BCM5755_A1">BGE_CHIPID_BCM5755_A1</dfn>		0xa001</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5755_A2" data-ref="_M/BGE_CHIPID_BCM5755_A2">BGE_CHIPID_BCM5755_A2</dfn>		0xa002</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5755_C0" data-ref="_M/BGE_CHIPID_BCM5755_C0">BGE_CHIPID_BCM5755_C0</dfn>		0xa200</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5787_A0" data-ref="_M/BGE_CHIPID_BCM5787_A0">BGE_CHIPID_BCM5787_A0</dfn>		0xb000</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5787_A1" data-ref="_M/BGE_CHIPID_BCM5787_A1">BGE_CHIPID_BCM5787_A1</dfn>		0xb001</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5787_A2" data-ref="_M/BGE_CHIPID_BCM5787_A2">BGE_CHIPID_BCM5787_A2</dfn>		0xb002</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM5906_A0" data-ref="_M/BGE_CHIPID_BCM5906_A0">BGE_CHIPID_BCM5906_A0</dfn>		0xc000</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5906_A1" data-ref="_M/BGE_CHIPID_BCM5906_A1">BGE_CHIPID_BCM5906_A1</dfn>		0xc001</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5906_A2" data-ref="_M/BGE_CHIPID_BCM5906_A2">BGE_CHIPID_BCM5906_A2</dfn>		0xc002</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM57780_A0" data-ref="_M/BGE_CHIPID_BCM57780_A0">BGE_CHIPID_BCM57780_A0</dfn>		0x57780000</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM57780_A1" data-ref="_M/BGE_CHIPID_BCM57780_A1">BGE_CHIPID_BCM57780_A1</dfn>		0x57780001</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM5717_A0" data-ref="_M/BGE_CHIPID_BCM5717_A0">BGE_CHIPID_BCM5717_A0</dfn>		0x05717000</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM5717_B0" data-ref="_M/BGE_CHIPID_BCM5717_B0">BGE_CHIPID_BCM5717_B0</dfn>		0x05717100</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM5719_A0" data-ref="_M/BGE_CHIPID_BCM5719_A0">BGE_CHIPID_BCM5719_A0</dfn>		0x05719000</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM5720_A0" data-ref="_M/BGE_CHIPID_BCM5720_A0">BGE_CHIPID_BCM5720_A0</dfn>		0x05720000</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5762_A0" data-ref="_M/BGE_CHIPID_BCM5762_A0">BGE_CHIPID_BCM5762_A0</dfn>		0x05762000</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPID_BCM5762_B0" data-ref="_M/BGE_CHIPID_BCM5762_B0">BGE_CHIPID_BCM5762_B0</dfn>		0x05762100</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM57765_A0" data-ref="_M/BGE_CHIPID_BCM57765_A0">BGE_CHIPID_BCM57765_A0</dfn>		0x57785000</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM57765_B0" data-ref="_M/BGE_CHIPID_BCM57765_B0">BGE_CHIPID_BCM57765_B0</dfn>		0x57785100</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/BGE_CHIPID_BCM57766_A0" data-ref="_M/BGE_CHIPID_BCM57766_A0">BGE_CHIPID_BCM57766_A0</dfn>		0x57766000</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><i>/* shorthand one */</i></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV" data-ref="_M/BGE_ASICREV">BGE_ASICREV</dfn>(x)			((x) &gt;&gt; 12)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5700" data-ref="_M/BGE_ASICREV_BCM5700">BGE_ASICREV_BCM5700</dfn>		0x07</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5701" data-ref="_M/BGE_ASICREV_BCM5701">BGE_ASICREV_BCM5701</dfn>		0x00</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5703" data-ref="_M/BGE_ASICREV_BCM5703">BGE_ASICREV_BCM5703</dfn>		0x01</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5704" data-ref="_M/BGE_ASICREV_BCM5704">BGE_ASICREV_BCM5704</dfn>		0x02</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5705" data-ref="_M/BGE_ASICREV_BCM5705">BGE_ASICREV_BCM5705</dfn>		0x03</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5750" data-ref="_M/BGE_ASICREV_BCM5750">BGE_ASICREV_BCM5750</dfn>		0x04</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5714_A0" data-ref="_M/BGE_ASICREV_BCM5714_A0">BGE_ASICREV_BCM5714_A0</dfn>		0x05</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5752" data-ref="_M/BGE_ASICREV_BCM5752">BGE_ASICREV_BCM5752</dfn>		0x06</u></td></tr>
<tr><th id="365">365</th><td><i>/* ASIC revision 0x07 is the original bcm5700 */</i></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5780" data-ref="_M/BGE_ASICREV_BCM5780">BGE_ASICREV_BCM5780</dfn>		0x08</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5714" data-ref="_M/BGE_ASICREV_BCM5714">BGE_ASICREV_BCM5714</dfn>		0x09</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5755" data-ref="_M/BGE_ASICREV_BCM5755">BGE_ASICREV_BCM5755</dfn>		0x0a</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5787" data-ref="_M/BGE_ASICREV_BCM5787">BGE_ASICREV_BCM5787</dfn>		0x0b</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5906" data-ref="_M/BGE_ASICREV_BCM5906">BGE_ASICREV_BCM5906</dfn>		0x0c</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_USE_PRODID_REG" data-ref="_M/BGE_ASICREV_USE_PRODID_REG">BGE_ASICREV_USE_PRODID_REG</dfn>	0x0f</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5761" data-ref="_M/BGE_ASICREV_BCM5761">BGE_ASICREV_BCM5761</dfn>		0x5761</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5762" data-ref="_M/BGE_ASICREV_BCM5762">BGE_ASICREV_BCM5762</dfn>		0x5762</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5784" data-ref="_M/BGE_ASICREV_BCM5784">BGE_ASICREV_BCM5784</dfn>		0x5784</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5785" data-ref="_M/BGE_ASICREV_BCM5785">BGE_ASICREV_BCM5785</dfn>		0x5785</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM5717" data-ref="_M/BGE_ASICREV_BCM5717">BGE_ASICREV_BCM5717</dfn>		0x5717</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/BGE_ASICREV_BCM5719" data-ref="_M/BGE_ASICREV_BCM5719">BGE_ASICREV_BCM5719</dfn>		0x5719</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/BGE_ASICREV_BCM5720" data-ref="_M/BGE_ASICREV_BCM5720">BGE_ASICREV_BCM5720</dfn>		0x5720</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM57765" data-ref="_M/BGE_ASICREV_BCM57765">BGE_ASICREV_BCM57765</dfn>		0x57785</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM57766" data-ref="_M/BGE_ASICREV_BCM57766">BGE_ASICREV_BCM57766</dfn>		0x57766</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/BGE_ASICREV_BCM57780" data-ref="_M/BGE_ASICREV_BCM57780">BGE_ASICREV_BCM57780</dfn>		0x57780</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><i>/* chip revisions */</i></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV" data-ref="_M/BGE_CHIPREV">BGE_CHIPREV</dfn>(x)			((x) &gt;&gt; 8)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5700_AX" data-ref="_M/BGE_CHIPREV_5700_AX">BGE_CHIPREV_5700_AX</dfn>		0x70</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5700_BX" data-ref="_M/BGE_CHIPREV_5700_BX">BGE_CHIPREV_5700_BX</dfn>		0x71</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5700_CX" data-ref="_M/BGE_CHIPREV_5700_CX">BGE_CHIPREV_5700_CX</dfn>		0x72</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5701_AX" data-ref="_M/BGE_CHIPREV_5701_AX">BGE_CHIPREV_5701_AX</dfn>		0x00</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5703_AX" data-ref="_M/BGE_CHIPREV_5703_AX">BGE_CHIPREV_5703_AX</dfn>		0x10</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5704_AX" data-ref="_M/BGE_CHIPREV_5704_AX">BGE_CHIPREV_5704_AX</dfn>		0x20</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5704_BX" data-ref="_M/BGE_CHIPREV_5704_BX">BGE_CHIPREV_5704_BX</dfn>		0x21</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5750_AX" data-ref="_M/BGE_CHIPREV_5750_AX">BGE_CHIPREV_5750_AX</dfn>		0x40</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5750_BX" data-ref="_M/BGE_CHIPREV_5750_BX">BGE_CHIPREV_5750_BX</dfn>		0x41</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_5784_AX" data-ref="_M/BGE_CHIPREV_5784_AX">BGE_CHIPREV_5784_AX</dfn>		0x57840</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/BGE_CHIPREV_57765_AX" data-ref="_M/BGE_CHIPREV_57765_AX">BGE_CHIPREV_57765_AX</dfn>		0x577850</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><i>/* PCI DMA Read/Write Control register */</i></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_MINDMA" data-ref="_M/BGE_PCIDMARWCTL_MINDMA">BGE_PCIDMARWCTL_MINDMA</dfn>		0x000000FF</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIDMARWCTL_DIS_CACHE_ALIGNMENT" data-ref="_M/BGE_PCIDMARWCTL_DIS_CACHE_ALIGNMENT">BGE_PCIDMARWCTL_DIS_CACHE_ALIGNMENT</dfn>	0x00000001</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_RDADRR_BNDRY" data-ref="_M/BGE_PCIDMARWCTL_RDADRR_BNDRY">BGE_PCIDMARWCTL_RDADRR_BNDRY</dfn>	0x00000700</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_WRADDR_BNDRY" data-ref="_M/BGE_PCIDMARWCTL_WRADDR_BNDRY">BGE_PCIDMARWCTL_WRADDR_BNDRY</dfn>	0x00003800</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE" data-ref="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE">BGE_PCIDMARWCTL_ONEDMA_ATONCE</dfn>	0x0000C000</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE_GLOBAL" data-ref="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE_GLOBAL">BGE_PCIDMARWCTL_ONEDMA_ATONCE_GLOBAL</dfn>	0x00004000</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE_LOCAL" data-ref="_M/BGE_PCIDMARWCTL_ONEDMA_ATONCE_LOCAL">BGE_PCIDMARWCTL_ONEDMA_ATONCE_LOCAL</dfn>	0x00008000</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_RD_WAT" data-ref="_M/BGE_PCIDMARWCTL_RD_WAT">BGE_PCIDMARWCTL_RD_WAT</dfn>		0x00070000</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_WR_WAT" data-ref="_M/BGE_PCIDMARWCTL_WR_WAT">BGE_PCIDMARWCTL_WR_WAT</dfn>		0x00380000</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_USE_MRM" data-ref="_M/BGE_PCIDMARWCTL_USE_MRM">BGE_PCIDMARWCTL_USE_MRM</dfn>		0x00400000</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_ASRT_ALL_BE" data-ref="_M/BGE_PCIDMARWCTL_ASRT_ALL_BE">BGE_PCIDMARWCTL_ASRT_ALL_BE</dfn>	0x00800000</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_DFLT_PCI_RD_CMD" data-ref="_M/BGE_PCIDMARWCTL_DFLT_PCI_RD_CMD">BGE_PCIDMARWCTL_DFLT_PCI_RD_CMD</dfn>	0x0F000000</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_DFLT_PCI_WR_CMD" data-ref="_M/BGE_PCIDMARWCTL_DFLT_PCI_WR_CMD">BGE_PCIDMARWCTL_DFLT_PCI_WR_CMD</dfn>	0xF0000000</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_RD_WAT_SHIFT" data-ref="_M/BGE_PCIDMARWCTL_RD_WAT_SHIFT">BGE_PCIDMARWCTL_RD_WAT_SHIFT</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_WR_WAT_SHIFT" data-ref="_M/BGE_PCIDMARWCTL_WR_WAT_SHIFT">BGE_PCIDMARWCTL_WR_WAT_SHIFT</dfn>(x)	((x) &lt;&lt; 19)</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_RD_CMD_SHIFT" data-ref="_M/BGE_PCIDMARWCTL_RD_CMD_SHIFT">BGE_PCIDMARWCTL_RD_CMD_SHIFT</dfn>(x)	((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/BGE_PCIDMARWCTL_WR_CMD_SHIFT" data-ref="_M/BGE_PCIDMARWCTL_WR_CMD_SHIFT">BGE_PCIDMARWCTL_WR_CMD_SHIFT</dfn>(x)	((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIDMARWCTL_TAGGED_STATUS_WA" data-ref="_M/BGE_PCIDMARWCTL_TAGGED_STATUS_WA">BGE_PCIDMARWCTL_TAGGED_STATUS_WA</dfn>	0x00000080</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIDMARWCTL_CRDRDR_RDMA_MRRS_MSK" data-ref="_M/BGE_PCIDMARWCTL_CRDRDR_RDMA_MRRS_MSK">BGE_PCIDMARWCTL_CRDRDR_RDMA_MRRS_MSK</dfn>	0x00000380</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_DISABLE" data-ref="_M/BGE_PCI_READ_BNDRY_DISABLE">BGE_PCI_READ_BNDRY_DISABLE</dfn>	0x00000000</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_16BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_16BYTES">BGE_PCI_READ_BNDRY_16BYTES</dfn>	0x00000100</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_32BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_32BYTES">BGE_PCI_READ_BNDRY_32BYTES</dfn>	0x00000200</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_64BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_64BYTES">BGE_PCI_READ_BNDRY_64BYTES</dfn>	0x00000300</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_128BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_128BYTES">BGE_PCI_READ_BNDRY_128BYTES</dfn>	0x00000400</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_256BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_256BYTES">BGE_PCI_READ_BNDRY_256BYTES</dfn>	0x00000500</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_512BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_512BYTES">BGE_PCI_READ_BNDRY_512BYTES</dfn>	0x00000600</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_BNDRY_1024BYTES" data-ref="_M/BGE_PCI_READ_BNDRY_1024BYTES">BGE_PCI_READ_BNDRY_1024BYTES</dfn>	0x00000700</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_DISABLE" data-ref="_M/BGE_PCI_WRITE_BNDRY_DISABLE">BGE_PCI_WRITE_BNDRY_DISABLE</dfn>	0x00000000</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_16BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_16BYTES">BGE_PCI_WRITE_BNDRY_16BYTES</dfn>	0x00000800</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_32BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_32BYTES">BGE_PCI_WRITE_BNDRY_32BYTES</dfn>	0x00001000</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_64BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_64BYTES">BGE_PCI_WRITE_BNDRY_64BYTES</dfn>	0x00001800</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_128BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_128BYTES">BGE_PCI_WRITE_BNDRY_128BYTES</dfn>	0x00002000</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_256BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_256BYTES">BGE_PCI_WRITE_BNDRY_256BYTES</dfn>	0x00002800</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_512BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_512BYTES">BGE_PCI_WRITE_BNDRY_512BYTES</dfn>	0x00003000</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_BNDRY_1024BYTES" data-ref="_M/BGE_PCI_WRITE_BNDRY_1024BYTES">BGE_PCI_WRITE_BNDRY_1024BYTES</dfn>	0x00003800</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i>/*</i></td></tr>
<tr><th id="439">439</th><td><i> * PCI state register -- note, this register is read only</i></td></tr>
<tr><th id="440">440</th><td><i> * unless the PCISTATE_RW bit of the PCI Misc. Host Control</i></td></tr>
<tr><th id="441">441</th><td><i> * register is set.</i></td></tr>
<tr><th id="442">442</th><td><i> */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_FORCE_RESET" data-ref="_M/BGE_PCISTATE_FORCE_RESET">BGE_PCISTATE_FORCE_RESET</dfn>	0x00000001</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_INTR_NOT_ACTIVE" data-ref="_M/BGE_PCISTATE_INTR_NOT_ACTIVE">BGE_PCISTATE_INTR_NOT_ACTIVE</dfn>	0x00000002</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_PCI_BUSMODE" data-ref="_M/BGE_PCISTATE_PCI_BUSMODE">BGE_PCISTATE_PCI_BUSMODE</dfn>	0x00000004 /* 1 = PCI, 0 = PCI-X */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_PCI_BUSSPEED" data-ref="_M/BGE_PCISTATE_PCI_BUSSPEED">BGE_PCISTATE_PCI_BUSSPEED</dfn>	0x00000008 /* 1 = 33/66, 0 = 66/133 */</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_32BIT_BUS" data-ref="_M/BGE_PCISTATE_32BIT_BUS">BGE_PCISTATE_32BIT_BUS</dfn>		0x00000010 /* 1 = 32bit, 0 = 64bit */</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_ROM_ENABLE" data-ref="_M/BGE_PCISTATE_ROM_ENABLE">BGE_PCISTATE_ROM_ENABLE</dfn>		0x00000020</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_ROM_RETRY_ENABLE" data-ref="_M/BGE_PCISTATE_ROM_RETRY_ENABLE">BGE_PCISTATE_ROM_RETRY_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_FLATVIEW_MODE" data-ref="_M/BGE_PCISTATE_FLATVIEW_MODE">BGE_PCISTATE_FLATVIEW_MODE</dfn>	0x00000100</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_PCI_TGT_RETRY_MAX" data-ref="_M/BGE_PCISTATE_PCI_TGT_RETRY_MAX">BGE_PCISTATE_PCI_TGT_RETRY_MAX</dfn>	0x00000E00</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_RETRY_SAME_DMA" data-ref="_M/BGE_PCISTATE_RETRY_SAME_DMA">BGE_PCISTATE_RETRY_SAME_DMA</dfn>	0x00002000</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_ALLOW_APE_CTLSPC_WR" data-ref="_M/BGE_PCISTATE_ALLOW_APE_CTLSPC_WR">BGE_PCISTATE_ALLOW_APE_CTLSPC_WR</dfn>	0x00010000</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_ALLOW_APE_SHMEM_WR" data-ref="_M/BGE_PCISTATE_ALLOW_APE_SHMEM_WR">BGE_PCISTATE_ALLOW_APE_SHMEM_WR</dfn>	0x00020000</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCISTATE_ALLOW_APE_PSPACE_WR" data-ref="_M/BGE_PCISTATE_ALLOW_APE_PSPACE_WR">BGE_PCISTATE_ALLOW_APE_PSPACE_WR</dfn>	0x00040000</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i>/*</i></td></tr>
<tr><th id="458">458</th><td><i> * The following bits in PCI state register are reserved.</i></td></tr>
<tr><th id="459">459</th><td><i> * If we check that the register values reverts on reset,</i></td></tr>
<tr><th id="460">460</th><td><i> * do not check these bits. On some 5704C (rev A3) and some</i></td></tr>
<tr><th id="461">461</th><td><i> * Altima chips, these bits do not revert until much later</i></td></tr>
<tr><th id="462">462</th><td><i> * in the bge driver's bge_reset() chip-reset state machine.</i></td></tr>
<tr><th id="463">463</th><td><i> */</i></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/BGE_PCISTATE_RESERVED" data-ref="_M/BGE_PCISTATE_RESERVED">BGE_PCISTATE_RESERVED</dfn>	((1 &lt;&lt; 12) + (1 &lt;&lt;7))</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><i>/*</i></td></tr>
<tr><th id="467">467</th><td><i> * PCI Clock Control register -- note, this register is read only</i></td></tr>
<tr><th id="468">468</th><td><i> * unless the CLOCKCTL_RW bit of the PCI Misc. Host Control</i></td></tr>
<tr><th id="469">469</th><td><i> * register is set.</i></td></tr>
<tr><th id="470">470</th><td><i> */</i></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_DETECTED_SPEED" data-ref="_M/BGE_PCICLOCKCTL_DETECTED_SPEED">BGE_PCICLOCKCTL_DETECTED_SPEED</dfn>	0x0000000F</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_M66EN" data-ref="_M/BGE_PCICLOCKCTL_M66EN">BGE_PCICLOCKCTL_M66EN</dfn>		0x00000080</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_LOWPWR_CLKMODE" data-ref="_M/BGE_PCICLOCKCTL_LOWPWR_CLKMODE">BGE_PCICLOCKCTL_LOWPWR_CLKMODE</dfn>	0x00000200</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_RXCPU_CLK_DIS" data-ref="_M/BGE_PCICLOCKCTL_RXCPU_CLK_DIS">BGE_PCICLOCKCTL_RXCPU_CLK_DIS</dfn>	0x00000400</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_TXCPU_CLK_DIS" data-ref="_M/BGE_PCICLOCKCTL_TXCPU_CLK_DIS">BGE_PCICLOCKCTL_TXCPU_CLK_DIS</dfn>	0x00000800</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_ALTCLK" data-ref="_M/BGE_PCICLOCKCTL_ALTCLK">BGE_PCICLOCKCTL_ALTCLK</dfn>		0x00001000</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_ALTCLK_SRC" data-ref="_M/BGE_PCICLOCKCTL_ALTCLK_SRC">BGE_PCICLOCKCTL_ALTCLK_SRC</dfn>	0x00002000</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_PCIPLL_DISABLE" data-ref="_M/BGE_PCICLOCKCTL_PCIPLL_DISABLE">BGE_PCICLOCKCTL_PCIPLL_DISABLE</dfn>	0x00004000</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_SYSPLL_DISABLE" data-ref="_M/BGE_PCICLOCKCTL_SYSPLL_DISABLE">BGE_PCICLOCKCTL_SYSPLL_DISABLE</dfn>	0x00008000</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/BGE_PCICLOCKCTL_BIST_ENABLE" data-ref="_M/BGE_PCICLOCKCTL_BIST_ENABLE">BGE_PCICLOCKCTL_BIST_ENABLE</dfn>	0x00010000</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i>/*</i></td></tr>
<tr><th id="483">483</th><td><i> * High priority mailbox registers</i></td></tr>
<tr><th id="484">484</th><td><i> * Each mailbox is 64-bits wide, though we only use the</i></td></tr>
<tr><th id="485">485</th><td><i> * lower 32 bits. To write a 64-bit value, write the upper 32 bits</i></td></tr>
<tr><th id="486">486</th><td><i> * first. The NIC will load the mailbox after the lower 32 bit word</i></td></tr>
<tr><th id="487">487</th><td><i> * has been updated.</i></td></tr>
<tr><th id="488">488</th><td><i> */</i></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ0_HI" data-ref="_M/BGE_MBX_IRQ0_HI">BGE_MBX_IRQ0_HI</dfn>			0x0200</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ0_LO" data-ref="_M/BGE_MBX_IRQ0_LO">BGE_MBX_IRQ0_LO</dfn>			0x0204</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ1_HI" data-ref="_M/BGE_MBX_IRQ1_HI">BGE_MBX_IRQ1_HI</dfn>			0x0208</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ1_LO" data-ref="_M/BGE_MBX_IRQ1_LO">BGE_MBX_IRQ1_LO</dfn>			0x020C</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ2_HI" data-ref="_M/BGE_MBX_IRQ2_HI">BGE_MBX_IRQ2_HI</dfn>			0x0210</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ2_LO" data-ref="_M/BGE_MBX_IRQ2_LO">BGE_MBX_IRQ2_LO</dfn>			0x0214</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ3_HI" data-ref="_M/BGE_MBX_IRQ3_HI">BGE_MBX_IRQ3_HI</dfn>			0x0218</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_IRQ3_LO" data-ref="_M/BGE_MBX_IRQ3_LO">BGE_MBX_IRQ3_LO</dfn>			0x021C</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN0_HI" data-ref="_M/BGE_MBX_GEN0_HI">BGE_MBX_GEN0_HI</dfn>			0x0220</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN0_LO" data-ref="_M/BGE_MBX_GEN0_LO">BGE_MBX_GEN0_LO</dfn>			0x0224</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN1_HI" data-ref="_M/BGE_MBX_GEN1_HI">BGE_MBX_GEN1_HI</dfn>			0x0228</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN1_LO" data-ref="_M/BGE_MBX_GEN1_LO">BGE_MBX_GEN1_LO</dfn>			0x022C</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN2_HI" data-ref="_M/BGE_MBX_GEN2_HI">BGE_MBX_GEN2_HI</dfn>			0x0230</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN2_LO" data-ref="_M/BGE_MBX_GEN2_LO">BGE_MBX_GEN2_LO</dfn>			0x0234</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN3_HI" data-ref="_M/BGE_MBX_GEN3_HI">BGE_MBX_GEN3_HI</dfn>			0x0228</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN3_LO" data-ref="_M/BGE_MBX_GEN3_LO">BGE_MBX_GEN3_LO</dfn>			0x022C</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN4_HI" data-ref="_M/BGE_MBX_GEN4_HI">BGE_MBX_GEN4_HI</dfn>			0x0240</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN4_LO" data-ref="_M/BGE_MBX_GEN4_LO">BGE_MBX_GEN4_LO</dfn>			0x0244</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN5_HI" data-ref="_M/BGE_MBX_GEN5_HI">BGE_MBX_GEN5_HI</dfn>			0x0248</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN5_LO" data-ref="_M/BGE_MBX_GEN5_LO">BGE_MBX_GEN5_LO</dfn>			0x024C</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN6_HI" data-ref="_M/BGE_MBX_GEN6_HI">BGE_MBX_GEN6_HI</dfn>			0x0250</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN6_LO" data-ref="_M/BGE_MBX_GEN6_LO">BGE_MBX_GEN6_LO</dfn>			0x0254</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN7_HI" data-ref="_M/BGE_MBX_GEN7_HI">BGE_MBX_GEN7_HI</dfn>			0x0258</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_GEN7_LO" data-ref="_M/BGE_MBX_GEN7_LO">BGE_MBX_GEN7_LO</dfn>			0x025C</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RELOAD_STATS_HI" data-ref="_M/BGE_MBX_RELOAD_STATS_HI">BGE_MBX_RELOAD_STATS_HI</dfn>		0x0260</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RELOAD_STATS_LO" data-ref="_M/BGE_MBX_RELOAD_STATS_LO">BGE_MBX_RELOAD_STATS_LO</dfn>		0x0264</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_STD_PROD_HI" data-ref="_M/BGE_MBX_RX_STD_PROD_HI">BGE_MBX_RX_STD_PROD_HI</dfn>		0x0268</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_STD_PROD_LO" data-ref="_M/BGE_MBX_RX_STD_PROD_LO">BGE_MBX_RX_STD_PROD_LO</dfn>		0x026C</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_JUMBO_PROD_HI" data-ref="_M/BGE_MBX_RX_JUMBO_PROD_HI">BGE_MBX_RX_JUMBO_PROD_HI</dfn>	0x0270</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_JUMBO_PROD_LO" data-ref="_M/BGE_MBX_RX_JUMBO_PROD_LO">BGE_MBX_RX_JUMBO_PROD_LO</dfn>	0x0274</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_MINI_PROD_HI" data-ref="_M/BGE_MBX_RX_MINI_PROD_HI">BGE_MBX_RX_MINI_PROD_HI</dfn>		0x0278</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_MINI_PROD_LO" data-ref="_M/BGE_MBX_RX_MINI_PROD_LO">BGE_MBX_RX_MINI_PROD_LO</dfn>		0x027C</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS0_HI" data-ref="_M/BGE_MBX_RX_CONS0_HI">BGE_MBX_RX_CONS0_HI</dfn>		0x0280</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS0_LO" data-ref="_M/BGE_MBX_RX_CONS0_LO">BGE_MBX_RX_CONS0_LO</dfn>		0x0284</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS1_HI" data-ref="_M/BGE_MBX_RX_CONS1_HI">BGE_MBX_RX_CONS1_HI</dfn>		0x0288</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS1_LO" data-ref="_M/BGE_MBX_RX_CONS1_LO">BGE_MBX_RX_CONS1_LO</dfn>		0x028C</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS2_HI" data-ref="_M/BGE_MBX_RX_CONS2_HI">BGE_MBX_RX_CONS2_HI</dfn>		0x0290</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS2_LO" data-ref="_M/BGE_MBX_RX_CONS2_LO">BGE_MBX_RX_CONS2_LO</dfn>		0x0294</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS3_HI" data-ref="_M/BGE_MBX_RX_CONS3_HI">BGE_MBX_RX_CONS3_HI</dfn>		0x0298</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS3_LO" data-ref="_M/BGE_MBX_RX_CONS3_LO">BGE_MBX_RX_CONS3_LO</dfn>		0x029C</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS4_HI" data-ref="_M/BGE_MBX_RX_CONS4_HI">BGE_MBX_RX_CONS4_HI</dfn>		0x02A0</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS4_LO" data-ref="_M/BGE_MBX_RX_CONS4_LO">BGE_MBX_RX_CONS4_LO</dfn>		0x02A4</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS5_HI" data-ref="_M/BGE_MBX_RX_CONS5_HI">BGE_MBX_RX_CONS5_HI</dfn>		0x02A8</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS5_LO" data-ref="_M/BGE_MBX_RX_CONS5_LO">BGE_MBX_RX_CONS5_LO</dfn>		0x02AC</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS6_HI" data-ref="_M/BGE_MBX_RX_CONS6_HI">BGE_MBX_RX_CONS6_HI</dfn>		0x02B0</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS6_LO" data-ref="_M/BGE_MBX_RX_CONS6_LO">BGE_MBX_RX_CONS6_LO</dfn>		0x02B4</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS7_HI" data-ref="_M/BGE_MBX_RX_CONS7_HI">BGE_MBX_RX_CONS7_HI</dfn>		0x02B8</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS7_LO" data-ref="_M/BGE_MBX_RX_CONS7_LO">BGE_MBX_RX_CONS7_LO</dfn>		0x02BC</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS8_HI" data-ref="_M/BGE_MBX_RX_CONS8_HI">BGE_MBX_RX_CONS8_HI</dfn>		0x02C0</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS8_LO" data-ref="_M/BGE_MBX_RX_CONS8_LO">BGE_MBX_RX_CONS8_LO</dfn>		0x02C4</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS9_HI" data-ref="_M/BGE_MBX_RX_CONS9_HI">BGE_MBX_RX_CONS9_HI</dfn>		0x02C8</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS9_LO" data-ref="_M/BGE_MBX_RX_CONS9_LO">BGE_MBX_RX_CONS9_LO</dfn>		0x02CC</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS10_HI" data-ref="_M/BGE_MBX_RX_CONS10_HI">BGE_MBX_RX_CONS10_HI</dfn>		0x02D0</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS10_LO" data-ref="_M/BGE_MBX_RX_CONS10_LO">BGE_MBX_RX_CONS10_LO</dfn>		0x02D4</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS11_HI" data-ref="_M/BGE_MBX_RX_CONS11_HI">BGE_MBX_RX_CONS11_HI</dfn>		0x02D8</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS11_LO" data-ref="_M/BGE_MBX_RX_CONS11_LO">BGE_MBX_RX_CONS11_LO</dfn>		0x02DC</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS12_HI" data-ref="_M/BGE_MBX_RX_CONS12_HI">BGE_MBX_RX_CONS12_HI</dfn>		0x02E0</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS12_LO" data-ref="_M/BGE_MBX_RX_CONS12_LO">BGE_MBX_RX_CONS12_LO</dfn>		0x02E4</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS13_HI" data-ref="_M/BGE_MBX_RX_CONS13_HI">BGE_MBX_RX_CONS13_HI</dfn>		0x02E8</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS13_LO" data-ref="_M/BGE_MBX_RX_CONS13_LO">BGE_MBX_RX_CONS13_LO</dfn>		0x02EC</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS14_HI" data-ref="_M/BGE_MBX_RX_CONS14_HI">BGE_MBX_RX_CONS14_HI</dfn>		0x02F0</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS14_LO" data-ref="_M/BGE_MBX_RX_CONS14_LO">BGE_MBX_RX_CONS14_LO</dfn>		0x02F4</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS15_HI" data-ref="_M/BGE_MBX_RX_CONS15_HI">BGE_MBX_RX_CONS15_HI</dfn>		0x02F8</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_RX_CONS15_LO" data-ref="_M/BGE_MBX_RX_CONS15_LO">BGE_MBX_RX_CONS15_LO</dfn>		0x02FC</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD0_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD0_HI">BGE_MBX_TX_HOST_PROD0_HI</dfn>	0x0300</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD0_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD0_LO">BGE_MBX_TX_HOST_PROD0_LO</dfn>	0x0304</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD1_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD1_HI">BGE_MBX_TX_HOST_PROD1_HI</dfn>	0x0308</u></td></tr>
<tr><th id="556">556</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD1_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD1_LO">BGE_MBX_TX_HOST_PROD1_LO</dfn>	0x030C</u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD2_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD2_HI">BGE_MBX_TX_HOST_PROD2_HI</dfn>	0x0310</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD2_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD2_LO">BGE_MBX_TX_HOST_PROD2_LO</dfn>	0x0314</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD3_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD3_HI">BGE_MBX_TX_HOST_PROD3_HI</dfn>	0x0318</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD3_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD3_LO">BGE_MBX_TX_HOST_PROD3_LO</dfn>	0x031C</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD4_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD4_HI">BGE_MBX_TX_HOST_PROD4_HI</dfn>	0x0320</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD4_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD4_LO">BGE_MBX_TX_HOST_PROD4_LO</dfn>	0x0324</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD5_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD5_HI">BGE_MBX_TX_HOST_PROD5_HI</dfn>	0x0328</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD5_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD5_LO">BGE_MBX_TX_HOST_PROD5_LO</dfn>	0x032C</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD6_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD6_HI">BGE_MBX_TX_HOST_PROD6_HI</dfn>	0x0330</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD6_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD6_LO">BGE_MBX_TX_HOST_PROD6_LO</dfn>	0x0334</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD7_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD7_HI">BGE_MBX_TX_HOST_PROD7_HI</dfn>	0x0338</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD7_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD7_LO">BGE_MBX_TX_HOST_PROD7_LO</dfn>	0x033C</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD8_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD8_HI">BGE_MBX_TX_HOST_PROD8_HI</dfn>	0x0340</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD8_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD8_LO">BGE_MBX_TX_HOST_PROD8_LO</dfn>	0x0344</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD9_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD9_HI">BGE_MBX_TX_HOST_PROD9_HI</dfn>	0x0348</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD9_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD9_LO">BGE_MBX_TX_HOST_PROD9_LO</dfn>	0x034C</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD10_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD10_HI">BGE_MBX_TX_HOST_PROD10_HI</dfn>	0x0350</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD10_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD10_LO">BGE_MBX_TX_HOST_PROD10_LO</dfn>	0x0354</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD11_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD11_HI">BGE_MBX_TX_HOST_PROD11_HI</dfn>	0x0358</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD11_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD11_LO">BGE_MBX_TX_HOST_PROD11_LO</dfn>	0x035C</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD12_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD12_HI">BGE_MBX_TX_HOST_PROD12_HI</dfn>	0x0360</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD12_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD12_LO">BGE_MBX_TX_HOST_PROD12_LO</dfn>	0x0364</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD13_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD13_HI">BGE_MBX_TX_HOST_PROD13_HI</dfn>	0x0368</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD13_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD13_LO">BGE_MBX_TX_HOST_PROD13_LO</dfn>	0x036C</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD14_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD14_HI">BGE_MBX_TX_HOST_PROD14_HI</dfn>	0x0370</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD14_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD14_LO">BGE_MBX_TX_HOST_PROD14_LO</dfn>	0x0374</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD15_HI" data-ref="_M/BGE_MBX_TX_HOST_PROD15_HI">BGE_MBX_TX_HOST_PROD15_HI</dfn>	0x0378</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_HOST_PROD15_LO" data-ref="_M/BGE_MBX_TX_HOST_PROD15_LO">BGE_MBX_TX_HOST_PROD15_LO</dfn>	0x037C</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD0_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD0_HI">BGE_MBX_TX_NIC_PROD0_HI</dfn>		0x0380</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD0_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD0_LO">BGE_MBX_TX_NIC_PROD0_LO</dfn>		0x0384</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD1_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD1_HI">BGE_MBX_TX_NIC_PROD1_HI</dfn>		0x0388</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD1_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD1_LO">BGE_MBX_TX_NIC_PROD1_LO</dfn>		0x038C</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD2_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD2_HI">BGE_MBX_TX_NIC_PROD2_HI</dfn>		0x0390</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD2_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD2_LO">BGE_MBX_TX_NIC_PROD2_LO</dfn>		0x0394</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD3_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD3_HI">BGE_MBX_TX_NIC_PROD3_HI</dfn>		0x0398</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD3_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD3_LO">BGE_MBX_TX_NIC_PROD3_LO</dfn>		0x039C</u></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD4_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD4_HI">BGE_MBX_TX_NIC_PROD4_HI</dfn>		0x03A0</u></td></tr>
<tr><th id="594">594</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD4_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD4_LO">BGE_MBX_TX_NIC_PROD4_LO</dfn>		0x03A4</u></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD5_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD5_HI">BGE_MBX_TX_NIC_PROD5_HI</dfn>		0x03A8</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD5_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD5_LO">BGE_MBX_TX_NIC_PROD5_LO</dfn>		0x03AC</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD6_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD6_HI">BGE_MBX_TX_NIC_PROD6_HI</dfn>		0x03B0</u></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD6_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD6_LO">BGE_MBX_TX_NIC_PROD6_LO</dfn>		0x03B4</u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD7_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD7_HI">BGE_MBX_TX_NIC_PROD7_HI</dfn>		0x03B8</u></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD7_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD7_LO">BGE_MBX_TX_NIC_PROD7_LO</dfn>		0x03BC</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD8_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD8_HI">BGE_MBX_TX_NIC_PROD8_HI</dfn>		0x03C0</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD8_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD8_LO">BGE_MBX_TX_NIC_PROD8_LO</dfn>		0x03C4</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD9_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD9_HI">BGE_MBX_TX_NIC_PROD9_HI</dfn>		0x03C8</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD9_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD9_LO">BGE_MBX_TX_NIC_PROD9_LO</dfn>		0x03CC</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD10_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD10_HI">BGE_MBX_TX_NIC_PROD10_HI</dfn>	0x03D0</u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD10_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD10_LO">BGE_MBX_TX_NIC_PROD10_LO</dfn>	0x03D4</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD11_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD11_HI">BGE_MBX_TX_NIC_PROD11_HI</dfn>	0x03D8</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD11_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD11_LO">BGE_MBX_TX_NIC_PROD11_LO</dfn>	0x03DC</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD12_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD12_HI">BGE_MBX_TX_NIC_PROD12_HI</dfn>	0x03E0</u></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD12_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD12_LO">BGE_MBX_TX_NIC_PROD12_LO</dfn>	0x03E4</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD13_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD13_HI">BGE_MBX_TX_NIC_PROD13_HI</dfn>	0x03E8</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD13_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD13_LO">BGE_MBX_TX_NIC_PROD13_LO</dfn>	0x03EC</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD14_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD14_HI">BGE_MBX_TX_NIC_PROD14_HI</dfn>	0x03F0</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD14_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD14_LO">BGE_MBX_TX_NIC_PROD14_LO</dfn>	0x03F4</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD15_HI" data-ref="_M/BGE_MBX_TX_NIC_PROD15_HI">BGE_MBX_TX_NIC_PROD15_HI</dfn>	0x03F8</u></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/BGE_MBX_TX_NIC_PROD15_LO" data-ref="_M/BGE_MBX_TX_NIC_PROD15_LO">BGE_MBX_TX_NIC_PROD15_LO</dfn>	0x03FC</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RINGS_MAX" data-ref="_M/BGE_TX_RINGS_MAX">BGE_TX_RINGS_MAX</dfn>		1</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RINGS_57765_MAX" data-ref="_M/BGE_TX_RINGS_57765_MAX">BGE_TX_RINGS_57765_MAX</dfn>		2</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RINGS_5717_MAX" data-ref="_M/BGE_TX_RINGS_5717_MAX">BGE_TX_RINGS_5717_MAX</dfn>		4</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RINGS_EXTSSRAM_MAX" data-ref="_M/BGE_TX_RINGS_EXTSSRAM_MAX">BGE_TX_RINGS_EXTSSRAM_MAX</dfn>	16</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_RINGS_MAX" data-ref="_M/BGE_RX_RINGS_MAX">BGE_RX_RINGS_MAX</dfn>		16</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><i>/* Ethernet MAC control registers */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_MODE" data-ref="_M/BGE_MAC_MODE">BGE_MAC_MODE</dfn>			0x0400</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_STS" data-ref="_M/BGE_MAC_STS">BGE_MAC_STS</dfn>			0x0404</u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_EVT_ENB" data-ref="_M/BGE_MAC_EVT_ENB">BGE_MAC_EVT_ENB</dfn>			0x0408</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_LED_CTL" data-ref="_M/BGE_MAC_LED_CTL">BGE_MAC_LED_CTL</dfn>			0x040C</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR1_LO" data-ref="_M/BGE_MAC_ADDR1_LO">BGE_MAC_ADDR1_LO</dfn>		0x0410</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR1_HI" data-ref="_M/BGE_MAC_ADDR1_HI">BGE_MAC_ADDR1_HI</dfn>		0x0414</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR2_LO" data-ref="_M/BGE_MAC_ADDR2_LO">BGE_MAC_ADDR2_LO</dfn>		0x0418</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR2_HI" data-ref="_M/BGE_MAC_ADDR2_HI">BGE_MAC_ADDR2_HI</dfn>		0x041C</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR3_LO" data-ref="_M/BGE_MAC_ADDR3_LO">BGE_MAC_ADDR3_LO</dfn>		0x0420</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR3_HI" data-ref="_M/BGE_MAC_ADDR3_HI">BGE_MAC_ADDR3_HI</dfn>		0x0424</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR4_LO" data-ref="_M/BGE_MAC_ADDR4_LO">BGE_MAC_ADDR4_LO</dfn>		0x0428</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_ADDR4_HI" data-ref="_M/BGE_MAC_ADDR4_HI">BGE_MAC_ADDR4_HI</dfn>		0x042C</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/BGE_WOL_PATPTR" data-ref="_M/BGE_WOL_PATPTR">BGE_WOL_PATPTR</dfn>			0x0430</u></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/BGE_WOL_PATCFG" data-ref="_M/BGE_WOL_PATCFG">BGE_WOL_PATCFG</dfn>			0x0434</u></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RANDOM_BACKOFF" data-ref="_M/BGE_TX_RANDOM_BACKOFF">BGE_TX_RANDOM_BACKOFF</dfn>		0x0438</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MTU" data-ref="_M/BGE_RX_MTU">BGE_RX_MTU</dfn>			0x043C</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/BGE_GBIT_PCS_TEST" data-ref="_M/BGE_GBIT_PCS_TEST">BGE_GBIT_PCS_TEST</dfn>		0x0440</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_TBI_AUTONEG" data-ref="_M/BGE_TX_TBI_AUTONEG">BGE_TX_TBI_AUTONEG</dfn>		0x0444</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_TBI_AUTONEG" data-ref="_M/BGE_RX_TBI_AUTONEG">BGE_RX_TBI_AUTONEG</dfn>		0x0448</u></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/BGE_MI_COMM" data-ref="_M/BGE_MI_COMM">BGE_MI_COMM</dfn>			0x044C</u></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/BGE_MI_STS" data-ref="_M/BGE_MI_STS">BGE_MI_STS</dfn>			0x0450</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/BGE_MI_MODE" data-ref="_M/BGE_MI_MODE">BGE_MI_MODE</dfn>			0x0454</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/BGE_AUTOPOLL_STS" data-ref="_M/BGE_AUTOPOLL_STS">BGE_AUTOPOLL_STS</dfn>		0x0458</u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_MODE" data-ref="_M/BGE_TX_MODE">BGE_TX_MODE</dfn>			0x045C</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_STS" data-ref="_M/BGE_TX_STS">BGE_TX_STS</dfn>			0x0460</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_LENGTHS" data-ref="_M/BGE_TX_LENGTHS">BGE_TX_LENGTHS</dfn>			0x0464</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MODE" data-ref="_M/BGE_RX_MODE">BGE_RX_MODE</dfn>			0x0468</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_STS" data-ref="_M/BGE_RX_STS">BGE_RX_STS</dfn>			0x046C</u></td></tr>
<tr><th id="653">653</th><td><u>#define <dfn class="macro" id="_M/BGE_MAR0" data-ref="_M/BGE_MAR0">BGE_MAR0</dfn>			0x0470</u></td></tr>
<tr><th id="654">654</th><td><u>#define <dfn class="macro" id="_M/BGE_MAR1" data-ref="_M/BGE_MAR1">BGE_MAR1</dfn>			0x0474</u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/BGE_MAR2" data-ref="_M/BGE_MAR2">BGE_MAR2</dfn>			0x0478</u></td></tr>
<tr><th id="656">656</th><td><u>#define <dfn class="macro" id="_M/BGE_MAR3" data-ref="_M/BGE_MAR3">BGE_MAR3</dfn>			0x047C</u></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL0" data-ref="_M/BGE_RX_BD_RULES_CTL0">BGE_RX_BD_RULES_CTL0</dfn>		0x0480</u></td></tr>
<tr><th id="658">658</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL0" data-ref="_M/BGE_RX_BD_RULES_MASKVAL0">BGE_RX_BD_RULES_MASKVAL0</dfn>	0x0484</u></td></tr>
<tr><th id="659">659</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL1" data-ref="_M/BGE_RX_BD_RULES_CTL1">BGE_RX_BD_RULES_CTL1</dfn>		0x0488</u></td></tr>
<tr><th id="660">660</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL1" data-ref="_M/BGE_RX_BD_RULES_MASKVAL1">BGE_RX_BD_RULES_MASKVAL1</dfn>	0x048C</u></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL2" data-ref="_M/BGE_RX_BD_RULES_CTL2">BGE_RX_BD_RULES_CTL2</dfn>		0x0490</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL2" data-ref="_M/BGE_RX_BD_RULES_MASKVAL2">BGE_RX_BD_RULES_MASKVAL2</dfn>	0x0494</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL3" data-ref="_M/BGE_RX_BD_RULES_CTL3">BGE_RX_BD_RULES_CTL3</dfn>		0x0498</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL3" data-ref="_M/BGE_RX_BD_RULES_MASKVAL3">BGE_RX_BD_RULES_MASKVAL3</dfn>	0x049C</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL4" data-ref="_M/BGE_RX_BD_RULES_CTL4">BGE_RX_BD_RULES_CTL4</dfn>		0x04A0</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL4" data-ref="_M/BGE_RX_BD_RULES_MASKVAL4">BGE_RX_BD_RULES_MASKVAL4</dfn>	0x04A4</u></td></tr>
<tr><th id="667">667</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL5" data-ref="_M/BGE_RX_BD_RULES_CTL5">BGE_RX_BD_RULES_CTL5</dfn>		0x04A8</u></td></tr>
<tr><th id="668">668</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL5" data-ref="_M/BGE_RX_BD_RULES_MASKVAL5">BGE_RX_BD_RULES_MASKVAL5</dfn>	0x04AC</u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL6" data-ref="_M/BGE_RX_BD_RULES_CTL6">BGE_RX_BD_RULES_CTL6</dfn>		0x04B0</u></td></tr>
<tr><th id="670">670</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL6" data-ref="_M/BGE_RX_BD_RULES_MASKVAL6">BGE_RX_BD_RULES_MASKVAL6</dfn>	0x04B4</u></td></tr>
<tr><th id="671">671</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL7" data-ref="_M/BGE_RX_BD_RULES_CTL7">BGE_RX_BD_RULES_CTL7</dfn>		0x04B8</u></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL7" data-ref="_M/BGE_RX_BD_RULES_MASKVAL7">BGE_RX_BD_RULES_MASKVAL7</dfn>	0x04BC</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL8" data-ref="_M/BGE_RX_BD_RULES_CTL8">BGE_RX_BD_RULES_CTL8</dfn>		0x04C0</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL8" data-ref="_M/BGE_RX_BD_RULES_MASKVAL8">BGE_RX_BD_RULES_MASKVAL8</dfn>	0x04C4</u></td></tr>
<tr><th id="675">675</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL9" data-ref="_M/BGE_RX_BD_RULES_CTL9">BGE_RX_BD_RULES_CTL9</dfn>		0x04C8</u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL9" data-ref="_M/BGE_RX_BD_RULES_MASKVAL9">BGE_RX_BD_RULES_MASKVAL9</dfn>	0x04CC</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL10" data-ref="_M/BGE_RX_BD_RULES_CTL10">BGE_RX_BD_RULES_CTL10</dfn>		0x04D0</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL10" data-ref="_M/BGE_RX_BD_RULES_MASKVAL10">BGE_RX_BD_RULES_MASKVAL10</dfn>	0x04D4</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL11" data-ref="_M/BGE_RX_BD_RULES_CTL11">BGE_RX_BD_RULES_CTL11</dfn>		0x04D8</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL11" data-ref="_M/BGE_RX_BD_RULES_MASKVAL11">BGE_RX_BD_RULES_MASKVAL11</dfn>	0x04DC</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL12" data-ref="_M/BGE_RX_BD_RULES_CTL12">BGE_RX_BD_RULES_CTL12</dfn>		0x04E0</u></td></tr>
<tr><th id="682">682</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL12" data-ref="_M/BGE_RX_BD_RULES_MASKVAL12">BGE_RX_BD_RULES_MASKVAL12</dfn>	0x04E4</u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL13" data-ref="_M/BGE_RX_BD_RULES_CTL13">BGE_RX_BD_RULES_CTL13</dfn>		0x04E8</u></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL13" data-ref="_M/BGE_RX_BD_RULES_MASKVAL13">BGE_RX_BD_RULES_MASKVAL13</dfn>	0x04EC</u></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL14" data-ref="_M/BGE_RX_BD_RULES_CTL14">BGE_RX_BD_RULES_CTL14</dfn>		0x04F0</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL14" data-ref="_M/BGE_RX_BD_RULES_MASKVAL14">BGE_RX_BD_RULES_MASKVAL14</dfn>	0x04F4</u></td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_CTL15" data-ref="_M/BGE_RX_BD_RULES_CTL15">BGE_RX_BD_RULES_CTL15</dfn>		0x04F8</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_BD_RULES_MASKVAL15" data-ref="_M/BGE_RX_BD_RULES_MASKVAL15">BGE_RX_BD_RULES_MASKVAL15</dfn>	0x04FC</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_RULES_CFG" data-ref="_M/BGE_RX_RULES_CFG">BGE_RX_RULES_CFG</dfn>		0x0500</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/BGE_MAX_RX_FRAME_LOWAT" data-ref="_M/BGE_MAX_RX_FRAME_LOWAT">BGE_MAX_RX_FRAME_LOWAT</dfn>		0x0504</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/BGE_SERDES_CFG" data-ref="_M/BGE_SERDES_CFG">BGE_SERDES_CFG</dfn>			0x0590</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIG_CFG" data-ref="_M/BGE_SGDIG_CFG">BGE_SGDIG_CFG</dfn>			0x05B0</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIG_STS" data-ref="_M/BGE_SGDIG_STS">BGE_SGDIG_STS</dfn>			0x05B4</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/BGE_MAC_STATS" data-ref="_M/BGE_MAC_STATS">BGE_MAC_STATS</dfn>			0x0800</u></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><i>/* Ethernet MAC Mode register */</i></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RESET" data-ref="_M/BGE_MACMODE_RESET">BGE_MACMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_HALF_DUPLEX" data-ref="_M/BGE_MACMODE_HALF_DUPLEX">BGE_MACMODE_HALF_DUPLEX</dfn>		0x00000002</u></td></tr>
<tr><th id="699">699</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_PORTMODE" data-ref="_M/BGE_MACMODE_PORTMODE">BGE_MACMODE_PORTMODE</dfn>		0x0000000C</u></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_LOOPBACK" data-ref="_M/BGE_MACMODE_LOOPBACK">BGE_MACMODE_LOOPBACK</dfn>		0x00000010</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RX_TAGGEDPKT" data-ref="_M/BGE_MACMODE_RX_TAGGEDPKT">BGE_MACMODE_RX_TAGGEDPKT</dfn>	0x00000080</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TX_BURST_ENB" data-ref="_M/BGE_MACMODE_TX_BURST_ENB">BGE_MACMODE_TX_BURST_ENB</dfn>	0x00000100</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_MAX_DEFER" data-ref="_M/BGE_MACMODE_MAX_DEFER">BGE_MACMODE_MAX_DEFER</dfn>		0x00000200</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_LINK_POLARITY" data-ref="_M/BGE_MACMODE_LINK_POLARITY">BGE_MACMODE_LINK_POLARITY</dfn>	0x00000400</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RX_STATS_ENB" data-ref="_M/BGE_MACMODE_RX_STATS_ENB">BGE_MACMODE_RX_STATS_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RX_STATS_CLEAR" data-ref="_M/BGE_MACMODE_RX_STATS_CLEAR">BGE_MACMODE_RX_STATS_CLEAR</dfn>	0x00001000</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RX_STATS_FLUSH" data-ref="_M/BGE_MACMODE_RX_STATS_FLUSH">BGE_MACMODE_RX_STATS_FLUSH</dfn>	0x00002000</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TX_STATS_ENB" data-ref="_M/BGE_MACMODE_TX_STATS_ENB">BGE_MACMODE_TX_STATS_ENB</dfn>	0x00004000</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TX_STATS_CLEAR" data-ref="_M/BGE_MACMODE_TX_STATS_CLEAR">BGE_MACMODE_TX_STATS_CLEAR</dfn>	0x00008000</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TX_STATS_FLUSH" data-ref="_M/BGE_MACMODE_TX_STATS_FLUSH">BGE_MACMODE_TX_STATS_FLUSH</dfn>	0x00010000</u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TBI_SEND_CFGS" data-ref="_M/BGE_MACMODE_TBI_SEND_CFGS">BGE_MACMODE_TBI_SEND_CFGS</dfn>	0x00020000</u></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_MAGIC_PKT_ENB" data-ref="_M/BGE_MACMODE_MAGIC_PKT_ENB">BGE_MACMODE_MAGIC_PKT_ENB</dfn>	0x00040000</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_ACPI_PWRON_ENB" data-ref="_M/BGE_MACMODE_ACPI_PWRON_ENB">BGE_MACMODE_ACPI_PWRON_ENB</dfn>	0x00080000</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_MIP_ENB" data-ref="_M/BGE_MACMODE_MIP_ENB">BGE_MACMODE_MIP_ENB</dfn>		0x00100000</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_TXDMA_ENB" data-ref="_M/BGE_MACMODE_TXDMA_ENB">BGE_MACMODE_TXDMA_ENB</dfn>		0x00200000</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_RXDMA_ENB" data-ref="_M/BGE_MACMODE_RXDMA_ENB">BGE_MACMODE_RXDMA_ENB</dfn>		0x00400000</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/BGE_MACMODE_FRMHDR_DMA_ENB" data-ref="_M/BGE_MACMODE_FRMHDR_DMA_ENB">BGE_MACMODE_FRMHDR_DMA_ENB</dfn>	0x00800000</u></td></tr>
<tr><th id="718">718</th><td><u>#define	<dfn class="macro" id="_M/BGE_MACMODE_APE_RX_EN" data-ref="_M/BGE_MACMODE_APE_RX_EN">BGE_MACMODE_APE_RX_EN</dfn>		0x08000000</u></td></tr>
<tr><th id="719">719</th><td><u>#define	<dfn class="macro" id="_M/BGE_MACMODE_APE_TX_EN" data-ref="_M/BGE_MACMODE_APE_TX_EN">BGE_MACMODE_APE_TX_EN</dfn>		0x10000000</u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/BGE_PORTMODE_NONE" data-ref="_M/BGE_PORTMODE_NONE">BGE_PORTMODE_NONE</dfn>		0x00000000</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/BGE_PORTMODE_MII" data-ref="_M/BGE_PORTMODE_MII">BGE_PORTMODE_MII</dfn>		0x00000004</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/BGE_PORTMODE_GMII" data-ref="_M/BGE_PORTMODE_GMII">BGE_PORTMODE_GMII</dfn>		0x00000008</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/BGE_PORTMODE_TBI" data-ref="_M/BGE_PORTMODE_TBI">BGE_PORTMODE_TBI</dfn>		0x0000000C</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><i>/* MAC Status register */</i></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_TBI_PCS_SYNCHED" data-ref="_M/BGE_MACSTAT_TBI_PCS_SYNCHED">BGE_MACSTAT_TBI_PCS_SYNCHED</dfn>	0x00000001</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_TBI_SIGNAL_DETECT" data-ref="_M/BGE_MACSTAT_TBI_SIGNAL_DETECT">BGE_MACSTAT_TBI_SIGNAL_DETECT</dfn>	0x00000002</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_RX_CFG" data-ref="_M/BGE_MACSTAT_RX_CFG">BGE_MACSTAT_RX_CFG</dfn>		0x00000004</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_CFG_CHANGED" data-ref="_M/BGE_MACSTAT_CFG_CHANGED">BGE_MACSTAT_CFG_CHANGED</dfn>		0x00000008</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_SYNC_CHANGED" data-ref="_M/BGE_MACSTAT_SYNC_CHANGED">BGE_MACSTAT_SYNC_CHANGED</dfn>	0x00000010</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_PORT_DECODE_ERROR" data-ref="_M/BGE_MACSTAT_PORT_DECODE_ERROR">BGE_MACSTAT_PORT_DECODE_ERROR</dfn>	0x00000400</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_LINK_CHANGED" data-ref="_M/BGE_MACSTAT_LINK_CHANGED">BGE_MACSTAT_LINK_CHANGED</dfn>	0x00001000</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_MI_COMPLETE" data-ref="_M/BGE_MACSTAT_MI_COMPLETE">BGE_MACSTAT_MI_COMPLETE</dfn>		0x00400000</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_MI_INTERRUPT" data-ref="_M/BGE_MACSTAT_MI_INTERRUPT">BGE_MACSTAT_MI_INTERRUPT</dfn>	0x00800000</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_AUTOPOLL_ERROR" data-ref="_M/BGE_MACSTAT_AUTOPOLL_ERROR">BGE_MACSTAT_AUTOPOLL_ERROR</dfn>	0x01000000</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_ODI_ERROR" data-ref="_M/BGE_MACSTAT_ODI_ERROR">BGE_MACSTAT_ODI_ERROR</dfn>		0x02000000</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_RXSTAT_OFLOW" data-ref="_M/BGE_MACSTAT_RXSTAT_OFLOW">BGE_MACSTAT_RXSTAT_OFLOW</dfn>	0x04000000</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/BGE_MACSTAT_TXSTAT_OFLOW" data-ref="_M/BGE_MACSTAT_TXSTAT_OFLOW">BGE_MACSTAT_TXSTAT_OFLOW</dfn>	0x08000000</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><i>/* MAC Event Enable Register */</i></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_PORT_DECODE_ERROR" data-ref="_M/BGE_EVTENB_PORT_DECODE_ERROR">BGE_EVTENB_PORT_DECODE_ERROR</dfn>	0x00000400</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_LINK_CHANGED" data-ref="_M/BGE_EVTENB_LINK_CHANGED">BGE_EVTENB_LINK_CHANGED</dfn>		0x00001000</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_MI_COMPLETE" data-ref="_M/BGE_EVTENB_MI_COMPLETE">BGE_EVTENB_MI_COMPLETE</dfn>		0x00400000</u></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_MI_INTERRUPT" data-ref="_M/BGE_EVTENB_MI_INTERRUPT">BGE_EVTENB_MI_INTERRUPT</dfn>		0x00800000</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_AUTOPOLL_ERROR" data-ref="_M/BGE_EVTENB_AUTOPOLL_ERROR">BGE_EVTENB_AUTOPOLL_ERROR</dfn>	0x01000000</u></td></tr>
<tr><th id="747">747</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_ODI_ERROR" data-ref="_M/BGE_EVTENB_ODI_ERROR">BGE_EVTENB_ODI_ERROR</dfn>		0x02000000</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_RXSTAT_OFLOW" data-ref="_M/BGE_EVTENB_RXSTAT_OFLOW">BGE_EVTENB_RXSTAT_OFLOW</dfn>		0x04000000</u></td></tr>
<tr><th id="749">749</th><td><u>#define <dfn class="macro" id="_M/BGE_EVTENB_TXSTAT_OFLOW" data-ref="_M/BGE_EVTENB_TXSTAT_OFLOW">BGE_EVTENB_TXSTAT_OFLOW</dfn>		0x08000000</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i>/* LED Control Register */</i></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_LINKLED_OVERRIDE" data-ref="_M/BGE_LEDCTL_LINKLED_OVERRIDE">BGE_LEDCTL_LINKLED_OVERRIDE</dfn>	0x00000001</u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_1000MBPS_LED" data-ref="_M/BGE_LEDCTL_1000MBPS_LED">BGE_LEDCTL_1000MBPS_LED</dfn>		0x00000002</u></td></tr>
<tr><th id="754">754</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_100MBPS_LED" data-ref="_M/BGE_LEDCTL_100MBPS_LED">BGE_LEDCTL_100MBPS_LED</dfn>		0x00000004</u></td></tr>
<tr><th id="755">755</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_10MBPS_LED" data-ref="_M/BGE_LEDCTL_10MBPS_LED">BGE_LEDCTL_10MBPS_LED</dfn>		0x00000008</u></td></tr>
<tr><th id="756">756</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_TRAFLED_OVERRIDE" data-ref="_M/BGE_LEDCTL_TRAFLED_OVERRIDE">BGE_LEDCTL_TRAFLED_OVERRIDE</dfn>	0x00000010</u></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_TRAFLED_BLINK" data-ref="_M/BGE_LEDCTL_TRAFLED_BLINK">BGE_LEDCTL_TRAFLED_BLINK</dfn>	0x00000020</u></td></tr>
<tr><th id="758">758</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_TRAFLED_BLINK_2" data-ref="_M/BGE_LEDCTL_TRAFLED_BLINK_2">BGE_LEDCTL_TRAFLED_BLINK_2</dfn>	0x00000040</u></td></tr>
<tr><th id="759">759</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_1000MBPS_STS" data-ref="_M/BGE_LEDCTL_1000MBPS_STS">BGE_LEDCTL_1000MBPS_STS</dfn>		0x00000080</u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_100MBPS_STS" data-ref="_M/BGE_LEDCTL_100MBPS_STS">BGE_LEDCTL_100MBPS_STS</dfn>		0x00000100</u></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_10MBPS_STS" data-ref="_M/BGE_LEDCTL_10MBPS_STS">BGE_LEDCTL_10MBPS_STS</dfn>		0x00000200</u></td></tr>
<tr><th id="762">762</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_TRAFLED_STS" data-ref="_M/BGE_LEDCTL_TRAFLED_STS">BGE_LEDCTL_TRAFLED_STS</dfn>		0x00000400</u></td></tr>
<tr><th id="763">763</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_BLINKPERIOD" data-ref="_M/BGE_LEDCTL_BLINKPERIOD">BGE_LEDCTL_BLINKPERIOD</dfn>		0x7FF80000</u></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/BGE_LEDCTL_BLINKPERIOD_OVERRIDE" data-ref="_M/BGE_LEDCTL_BLINKPERIOD_OVERRIDE">BGE_LEDCTL_BLINKPERIOD_OVERRIDE</dfn>	0x80000000</u></td></tr>
<tr><th id="765">765</th><td></td></tr>
<tr><th id="766">766</th><td><i>/* TX backoff seed register */</i></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_BACKOFF_SEED_MASK" data-ref="_M/BGE_TX_BACKOFF_SEED_MASK">BGE_TX_BACKOFF_SEED_MASK</dfn>	0x3FF</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><i>/* Autopoll status register */</i></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/BGE_AUTOPOLLSTS_ERROR" data-ref="_M/BGE_AUTOPOLLSTS_ERROR">BGE_AUTOPOLLSTS_ERROR</dfn>		0x00000001</u></td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td><i>/* Transmit MAC mode register */</i></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/BGE_TXMODE_RESET" data-ref="_M/BGE_TXMODE_RESET">BGE_TXMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/BGE_TXMODE_ENABLE" data-ref="_M/BGE_TXMODE_ENABLE">BGE_TXMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="775">775</th><td><u>#define <dfn class="macro" id="_M/BGE_TXMODE_FLOWCTL_ENABLE" data-ref="_M/BGE_TXMODE_FLOWCTL_ENABLE">BGE_TXMODE_FLOWCTL_ENABLE</dfn>	0x00000010</u></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/BGE_TXMODE_BIGBACKOFF_ENABLE" data-ref="_M/BGE_TXMODE_BIGBACKOFF_ENABLE">BGE_TXMODE_BIGBACKOFF_ENABLE</dfn>	0x00000020</u></td></tr>
<tr><th id="777">777</th><td><u>#define <dfn class="macro" id="_M/BGE_TXMODE_LONGPAUSE_ENABLE" data-ref="_M/BGE_TXMODE_LONGPAUSE_ENABLE">BGE_TXMODE_LONGPAUSE_ENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/BGE_TXMODE_MBUF_LOCKUP_FIX" data-ref="_M/BGE_TXMODE_MBUF_LOCKUP_FIX">BGE_TXMODE_MBUF_LOCKUP_FIX</dfn>	0x00000100</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/BGE_TXMODE_JMB_FRM_LEN" data-ref="_M/BGE_TXMODE_JMB_FRM_LEN">BGE_TXMODE_JMB_FRM_LEN</dfn>		0x00400000</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/BGE_TXMODE_CNT_DN_MODE" data-ref="_M/BGE_TXMODE_CNT_DN_MODE">BGE_TXMODE_CNT_DN_MODE</dfn>		0x00800000</u></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><i>/* Transmit MAC status register */</i></td></tr>
<tr><th id="783">783</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_RX_XOFFED" data-ref="_M/BGE_TXSTAT_RX_XOFFED">BGE_TXSTAT_RX_XOFFED</dfn>		0x00000001</u></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_SENT_XOFF" data-ref="_M/BGE_TXSTAT_SENT_XOFF">BGE_TXSTAT_SENT_XOFF</dfn>		0x00000002</u></td></tr>
<tr><th id="785">785</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_SENT_XON" data-ref="_M/BGE_TXSTAT_SENT_XON">BGE_TXSTAT_SENT_XON</dfn>		0x00000004</u></td></tr>
<tr><th id="786">786</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_LINK_UP" data-ref="_M/BGE_TXSTAT_LINK_UP">BGE_TXSTAT_LINK_UP</dfn>		0x00000008</u></td></tr>
<tr><th id="787">787</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_ODI_UFLOW" data-ref="_M/BGE_TXSTAT_ODI_UFLOW">BGE_TXSTAT_ODI_UFLOW</dfn>		0x00000010</u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/BGE_TXSTAT_ODI_OFLOW" data-ref="_M/BGE_TXSTAT_ODI_OFLOW">BGE_TXSTAT_ODI_OFLOW</dfn>		0x00000020</u></td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td><i>/* Transmit MAC lengths register */</i></td></tr>
<tr><th id="791">791</th><td><u>#define <dfn class="macro" id="_M/BGE_TXLEN_SLOTTIME" data-ref="_M/BGE_TXLEN_SLOTTIME">BGE_TXLEN_SLOTTIME</dfn>		0x000000FF</u></td></tr>
<tr><th id="792">792</th><td><u>#define <dfn class="macro" id="_M/BGE_TXLEN_IPG" data-ref="_M/BGE_TXLEN_IPG">BGE_TXLEN_IPG</dfn>			0x00000F00</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/BGE_TXLEN_CRS" data-ref="_M/BGE_TXLEN_CRS">BGE_TXLEN_CRS</dfn>			0x00003000</u></td></tr>
<tr><th id="794">794</th><td><u>#define	<dfn class="macro" id="_M/BGE_TXLEN_JMB_FRM_LEN_MSK" data-ref="_M/BGE_TXLEN_JMB_FRM_LEN_MSK">BGE_TXLEN_JMB_FRM_LEN_MSK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="795">795</th><td><u>#define	<dfn class="macro" id="_M/BGE_TXLEN_CNT_DN_VAL_MSK" data-ref="_M/BGE_TXLEN_CNT_DN_VAL_MSK">BGE_TXLEN_CNT_DN_VAL_MSK</dfn>	0xFF000000</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><i>/* Receive MAC mode register */</i></td></tr>
<tr><th id="798">798</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RESET" data-ref="_M/BGE_RXMODE_RESET">BGE_RXMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="799">799</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_ENABLE" data-ref="_M/BGE_RXMODE_ENABLE">BGE_RXMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="800">800</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_FLOWCTL_ENABLE" data-ref="_M/BGE_RXMODE_FLOWCTL_ENABLE">BGE_RXMODE_FLOWCTL_ENABLE</dfn>	0x00000004</u></td></tr>
<tr><th id="801">801</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RX_GIANTS" data-ref="_M/BGE_RXMODE_RX_GIANTS">BGE_RXMODE_RX_GIANTS</dfn>		0x00000020</u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RX_RUNTS" data-ref="_M/BGE_RXMODE_RX_RUNTS">BGE_RXMODE_RX_RUNTS</dfn>		0x00000040</u></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_8022_LENCHECK" data-ref="_M/BGE_RXMODE_8022_LENCHECK">BGE_RXMODE_8022_LENCHECK</dfn>	0x00000080</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RX_PROMISC" data-ref="_M/BGE_RXMODE_RX_PROMISC">BGE_RXMODE_RX_PROMISC</dfn>		0x00000100</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RX_NO_CRC_CHECK" data-ref="_M/BGE_RXMODE_RX_NO_CRC_CHECK">BGE_RXMODE_RX_NO_CRC_CHECK</dfn>	0x00000200</u></td></tr>
<tr><th id="806">806</th><td><u>#define <dfn class="macro" id="_M/BGE_RXMODE_RX_KEEP_VLAN_DIAG" data-ref="_M/BGE_RXMODE_RX_KEEP_VLAN_DIAG">BGE_RXMODE_RX_KEEP_VLAN_DIAG</dfn>	0x00000400</u></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/BGE_RXMODE_IPV6_ENABLE" data-ref="_M/BGE_RXMODE_IPV6_ENABLE">BGE_RXMODE_IPV6_ENABLE</dfn>          0x01000000</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/BGE_RXMODE_IPV4_FRAG_FIX" data-ref="_M/BGE_RXMODE_IPV4_FRAG_FIX">BGE_RXMODE_IPV4_FRAG_FIX</dfn>	0x02000000</u></td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td><i>/* Receive MAC status register */</i></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/BGE_RXSTAT_REMOTE_XOFFED" data-ref="_M/BGE_RXSTAT_REMOTE_XOFFED">BGE_RXSTAT_REMOTE_XOFFED</dfn>	0x00000001</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/BGE_RXSTAT_RCVD_XOFF" data-ref="_M/BGE_RXSTAT_RCVD_XOFF">BGE_RXSTAT_RCVD_XOFF</dfn>		0x00000002</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/BGE_RXSTAT_RCVD_XON" data-ref="_M/BGE_RXSTAT_RCVD_XON">BGE_RXSTAT_RCVD_XON</dfn>		0x00000004</u></td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i>/* Receive Rules Control register */</i></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_OFFSET" data-ref="_M/BGE_RXRULECTL_OFFSET">BGE_RXRULECTL_OFFSET</dfn>		0x000000FF</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_CLASS" data-ref="_M/BGE_RXRULECTL_CLASS">BGE_RXRULECTL_CLASS</dfn>		0x00001F00</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_HDRTYPE" data-ref="_M/BGE_RXRULECTL_HDRTYPE">BGE_RXRULECTL_HDRTYPE</dfn>		0x0000E000</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_COMPARE_OP" data-ref="_M/BGE_RXRULECTL_COMPARE_OP">BGE_RXRULECTL_COMPARE_OP</dfn>	0x00030000</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_MAP" data-ref="_M/BGE_RXRULECTL_MAP">BGE_RXRULECTL_MAP</dfn>		0x01000000</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_DISCARD" data-ref="_M/BGE_RXRULECTL_DISCARD">BGE_RXRULECTL_DISCARD</dfn>		0x02000000</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_MASK" data-ref="_M/BGE_RXRULECTL_MASK">BGE_RXRULECTL_MASK</dfn>		0x04000000</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_ACTIVATE_PROC3" data-ref="_M/BGE_RXRULECTL_ACTIVATE_PROC3">BGE_RXRULECTL_ACTIVATE_PROC3</dfn>	0x08000000</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_ACTIVATE_PROC2" data-ref="_M/BGE_RXRULECTL_ACTIVATE_PROC2">BGE_RXRULECTL_ACTIVATE_PROC2</dfn>	0x10000000</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_ACTIVATE_PROC1" data-ref="_M/BGE_RXRULECTL_ACTIVATE_PROC1">BGE_RXRULECTL_ACTIVATE_PROC1</dfn>	0x20000000</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULECTL_ANDWITHNEXT" data-ref="_M/BGE_RXRULECTL_ANDWITHNEXT">BGE_RXRULECTL_ANDWITHNEXT</dfn>	0x40000000</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><i>/* Receive Rules Mask register */</i></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULEMASK_VALUE" data-ref="_M/BGE_RXRULEMASK_VALUE">BGE_RXRULEMASK_VALUE</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/BGE_RXRULEMASK_MASKVAL" data-ref="_M/BGE_RXRULEMASK_MASKVAL">BGE_RXRULEMASK_MASKVAL</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><i>/* SGDIG config (not documented) */</i></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIGCFG_PAUSE_CAP" data-ref="_M/BGE_SGDIGCFG_PAUSE_CAP">BGE_SGDIGCFG_PAUSE_CAP</dfn>		0x00000800</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIGCFG_ASYM_PAUSE" data-ref="_M/BGE_SGDIGCFG_ASYM_PAUSE">BGE_SGDIGCFG_ASYM_PAUSE</dfn>		0x00001000</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIGCFG_SEND" data-ref="_M/BGE_SGDIGCFG_SEND">BGE_SGDIGCFG_SEND</dfn>		0x40000000</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIGCFG_AUTO" data-ref="_M/BGE_SGDIGCFG_AUTO">BGE_SGDIGCFG_AUTO</dfn>		0x80000000</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><i>/* SGDIG status (not documented) */</i></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/BGE_SGDIGSTS_DONE" data-ref="_M/BGE_SGDIGSTS_DONE">BGE_SGDIGSTS_DONE</dfn>		0x00000002</u></td></tr>
<tr><th id="840">840</th><td><u>#define	<dfn class="macro" id="_M/BGE_SGDIGSTS_IS_SERDES" data-ref="_M/BGE_SGDIGSTS_IS_SERDES">BGE_SGDIGSTS_IS_SERDES</dfn>		0x00000100</u></td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><i>/* MI communication register */</i></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_DATA" data-ref="_M/BGE_MICOMM_DATA">BGE_MICOMM_DATA</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_REG" data-ref="_M/BGE_MICOMM_REG">BGE_MICOMM_REG</dfn>			0x001F0000</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_PHY" data-ref="_M/BGE_MICOMM_PHY">BGE_MICOMM_PHY</dfn>			0x03E00000</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_CMD" data-ref="_M/BGE_MICOMM_CMD">BGE_MICOMM_CMD</dfn>			0x0C000000</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_READFAIL" data-ref="_M/BGE_MICOMM_READFAIL">BGE_MICOMM_READFAIL</dfn>		0x10000000</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/BGE_MICOMM_BUSY" data-ref="_M/BGE_MICOMM_BUSY">BGE_MICOMM_BUSY</dfn>			0x20000000</u></td></tr>
<tr><th id="849">849</th><td></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/BGE_MIREG" data-ref="_M/BGE_MIREG">BGE_MIREG</dfn>(x)	((x &amp; 0x1F) &lt;&lt; 16)</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/BGE_MIPHY" data-ref="_M/BGE_MIPHY">BGE_MIPHY</dfn>(x)	((x &amp; 0x1F) &lt;&lt; 21)</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/BGE_MICMD_WRITE" data-ref="_M/BGE_MICMD_WRITE">BGE_MICMD_WRITE</dfn>			0x04000000</u></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/BGE_MICMD_READ" data-ref="_M/BGE_MICMD_READ">BGE_MICMD_READ</dfn>			0x08000000</u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><i>/* MI status register */</i></td></tr>
<tr><th id="856">856</th><td><u>#define <dfn class="macro" id="_M/BGE_MISTS_LINK" data-ref="_M/BGE_MISTS_LINK">BGE_MISTS_LINK</dfn>			0x00000001</u></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/BGE_MISTS_10MBPS" data-ref="_M/BGE_MISTS_10MBPS">BGE_MISTS_10MBPS</dfn>		0x00000002</u></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_SHORTPREAMBLE" data-ref="_M/BGE_MIMODE_SHORTPREAMBLE">BGE_MIMODE_SHORTPREAMBLE</dfn>	0x00000002</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_AUTOPOLL" data-ref="_M/BGE_MIMODE_AUTOPOLL">BGE_MIMODE_AUTOPOLL</dfn>		0x00000010</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_PHYADDR_SHIFT" data-ref="_M/BGE_MIMODE_PHYADDR_SHIFT">BGE_MIMODE_PHYADDR_SHIFT</dfn>	5</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_PHYADDR_MASK" data-ref="_M/BGE_MIMODE_PHYADDR_MASK">BGE_MIMODE_PHYADDR_MASK</dfn>		0x000003E0</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_CLKCNT" data-ref="_M/BGE_MIMODE_CLKCNT">BGE_MIMODE_CLKCNT</dfn>		0x001F0000</u></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/BGE_MIMODE_500KHZ_CONST" data-ref="_M/BGE_MIMODE_500KHZ_CONST">BGE_MIMODE_500KHZ_CONST</dfn>		0x00008000</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/BGE_MIMODE_BASE" data-ref="_M/BGE_MIMODE_BASE">BGE_MIMODE_BASE</dfn>			0x000C0000</u></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/BGE_MIMODE_PHYADDR" data-ref="_M/BGE_MIMODE_PHYADDR">BGE_MIMODE_PHYADDR</dfn>(x)		((x) &lt;&lt; BGE_MIMODE_PHYADDR_SHIFT)</u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><i>/*</i></td></tr>
<tr><th id="870">870</th><td><i> * Send data initiator control registers.</i></td></tr>
<tr><th id="871">871</th><td><i> */</i></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/BGE_SDI_MODE" data-ref="_M/BGE_SDI_MODE">BGE_SDI_MODE</dfn>			0x0C00</u></td></tr>
<tr><th id="873">873</th><td><u>#define <dfn class="macro" id="_M/BGE_SDI_STATUS" data-ref="_M/BGE_SDI_STATUS">BGE_SDI_STATUS</dfn>			0x0C04</u></td></tr>
<tr><th id="874">874</th><td><u>#define <dfn class="macro" id="_M/BGE_SDI_STATS_CTL" data-ref="_M/BGE_SDI_STATS_CTL">BGE_SDI_STATS_CTL</dfn>		0x0C08</u></td></tr>
<tr><th id="875">875</th><td><u>#define <dfn class="macro" id="_M/BGE_SDI_STATS_ENABLE_MASK" data-ref="_M/BGE_SDI_STATS_ENABLE_MASK">BGE_SDI_STATS_ENABLE_MASK</dfn>	0x0C0C</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/BGE_SDI_STATS_INCREMENT_MASK" data-ref="_M/BGE_SDI_STATS_INCREMENT_MASK">BGE_SDI_STATS_INCREMENT_MASK</dfn>	0x0C10</u></td></tr>
<tr><th id="877">877</th><td><u>#define	<dfn class="macro" id="_M/BGE_ISO_PKT_TX" data-ref="_M/BGE_ISO_PKT_TX">BGE_ISO_PKT_TX</dfn>			0x0C20</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS0" data-ref="_M/BGE_LOCSTATS_COS0">BGE_LOCSTATS_COS0</dfn>		0x0C80</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS1" data-ref="_M/BGE_LOCSTATS_COS1">BGE_LOCSTATS_COS1</dfn>		0x0C84</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS2" data-ref="_M/BGE_LOCSTATS_COS2">BGE_LOCSTATS_COS2</dfn>		0x0C88</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS3" data-ref="_M/BGE_LOCSTATS_COS3">BGE_LOCSTATS_COS3</dfn>		0x0C8C</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS4" data-ref="_M/BGE_LOCSTATS_COS4">BGE_LOCSTATS_COS4</dfn>		0x0C90</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS5" data-ref="_M/BGE_LOCSTATS_COS5">BGE_LOCSTATS_COS5</dfn>		0x0C84</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS6" data-ref="_M/BGE_LOCSTATS_COS6">BGE_LOCSTATS_COS6</dfn>		0x0C98</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS7" data-ref="_M/BGE_LOCSTATS_COS7">BGE_LOCSTATS_COS7</dfn>		0x0C9C</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS8" data-ref="_M/BGE_LOCSTATS_COS8">BGE_LOCSTATS_COS8</dfn>		0x0CA0</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS9" data-ref="_M/BGE_LOCSTATS_COS9">BGE_LOCSTATS_COS9</dfn>		0x0CA4</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS10" data-ref="_M/BGE_LOCSTATS_COS10">BGE_LOCSTATS_COS10</dfn>		0x0CA8</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS11" data-ref="_M/BGE_LOCSTATS_COS11">BGE_LOCSTATS_COS11</dfn>		0x0CAC</u></td></tr>
<tr><th id="890">890</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS12" data-ref="_M/BGE_LOCSTATS_COS12">BGE_LOCSTATS_COS12</dfn>		0x0CB0</u></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS13" data-ref="_M/BGE_LOCSTATS_COS13">BGE_LOCSTATS_COS13</dfn>		0x0CB4</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS14" data-ref="_M/BGE_LOCSTATS_COS14">BGE_LOCSTATS_COS14</dfn>		0x0CB8</u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_COS15" data-ref="_M/BGE_LOCSTATS_COS15">BGE_LOCSTATS_COS15</dfn>		0x0CBC</u></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_DMA_RQ_FULL" data-ref="_M/BGE_LOCSTATS_DMA_RQ_FULL">BGE_LOCSTATS_DMA_RQ_FULL</dfn>	0x0CC0</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_DMA_HIPRIO_RQ_FULL" data-ref="_M/BGE_LOCSTATS_DMA_HIPRIO_RQ_FULL">BGE_LOCSTATS_DMA_HIPRIO_RQ_FULL</dfn>	0x0CC4</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_SDC_QUEUE_FULL" data-ref="_M/BGE_LOCSTATS_SDC_QUEUE_FULL">BGE_LOCSTATS_SDC_QUEUE_FULL</dfn>	0x0CC8</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_NIC_SENDPROD_SET" data-ref="_M/BGE_LOCSTATS_NIC_SENDPROD_SET">BGE_LOCSTATS_NIC_SENDPROD_SET</dfn>	0x0CCC</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_STATS_UPDATED" data-ref="_M/BGE_LOCSTATS_STATS_UPDATED">BGE_LOCSTATS_STATS_UPDATED</dfn>	0x0CD0</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_IRQS" data-ref="_M/BGE_LOCSTATS_IRQS">BGE_LOCSTATS_IRQS</dfn>		0x0CD4</u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_AVOIDED_IRQS" data-ref="_M/BGE_LOCSTATS_AVOIDED_IRQS">BGE_LOCSTATS_AVOIDED_IRQS</dfn>	0x0CD8</u></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/BGE_LOCSTATS_TX_THRESH_HIT" data-ref="_M/BGE_LOCSTATS_TX_THRESH_HIT">BGE_LOCSTATS_TX_THRESH_HIT</dfn>	0x0CDC</u></td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><i>/* Send Data Initiator mode register */</i></td></tr>
<tr><th id="904">904</th><td><u>#define <dfn class="macro" id="_M/BGE_SDIMODE_RESET" data-ref="_M/BGE_SDIMODE_RESET">BGE_SDIMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="905">905</th><td><u>#define <dfn class="macro" id="_M/BGE_SDIMODE_ENABLE" data-ref="_M/BGE_SDIMODE_ENABLE">BGE_SDIMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/BGE_SDIMODE_STATS_OFLOW_ATTN" data-ref="_M/BGE_SDIMODE_STATS_OFLOW_ATTN">BGE_SDIMODE_STATS_OFLOW_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="907">907</th><td><u>#define	<dfn class="macro" id="_M/BGE_SDIMODE_HW_LSO_PRE_DMA" data-ref="_M/BGE_SDIMODE_HW_LSO_PRE_DMA">BGE_SDIMODE_HW_LSO_PRE_DMA</dfn>	0x00000008</u></td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><i>/* Send Data Initiator stats register */</i></td></tr>
<tr><th id="910">910</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTAT_STATS_OFLOW_ATTN" data-ref="_M/BGE_SDISTAT_STATS_OFLOW_ATTN">BGE_SDISTAT_STATS_OFLOW_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td><i>/* Send Data Initiator stats control register */</i></td></tr>
<tr><th id="913">913</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTATSCTL_ENABLE" data-ref="_M/BGE_SDISTATSCTL_ENABLE">BGE_SDISTATSCTL_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTATSCTL_FASTER" data-ref="_M/BGE_SDISTATSCTL_FASTER">BGE_SDISTATSCTL_FASTER</dfn>		0x00000002</u></td></tr>
<tr><th id="915">915</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTATSCTL_CLEAR" data-ref="_M/BGE_SDISTATSCTL_CLEAR">BGE_SDISTATSCTL_CLEAR</dfn>		0x00000004</u></td></tr>
<tr><th id="916">916</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTATSCTL_FORCEFLUSH" data-ref="_M/BGE_SDISTATSCTL_FORCEFLUSH">BGE_SDISTATSCTL_FORCEFLUSH</dfn>	0x00000008</u></td></tr>
<tr><th id="917">917</th><td><u>#define <dfn class="macro" id="_M/BGE_SDISTATSCTL_FORCEZERO" data-ref="_M/BGE_SDISTATSCTL_FORCEZERO">BGE_SDISTATSCTL_FORCEZERO</dfn>	0x00000010</u></td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><i>/*</i></td></tr>
<tr><th id="920">920</th><td><i> * Send Data Completion Control registers</i></td></tr>
<tr><th id="921">921</th><td><i> */</i></td></tr>
<tr><th id="922">922</th><td><u>#define <dfn class="macro" id="_M/BGE_SDC_MODE" data-ref="_M/BGE_SDC_MODE">BGE_SDC_MODE</dfn>			0x1000</u></td></tr>
<tr><th id="923">923</th><td><u>#define <dfn class="macro" id="_M/BGE_SDC_STATUS" data-ref="_M/BGE_SDC_STATUS">BGE_SDC_STATUS</dfn>			0x1004</u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i>/* Send Data completion mode register */</i></td></tr>
<tr><th id="926">926</th><td><u>#define <dfn class="macro" id="_M/BGE_SDCMODE_RESET" data-ref="_M/BGE_SDCMODE_RESET">BGE_SDCMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="927">927</th><td><u>#define <dfn class="macro" id="_M/BGE_SDCMODE_ENABLE" data-ref="_M/BGE_SDCMODE_ENABLE">BGE_SDCMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/BGE_SDCMODE_ATTN" data-ref="_M/BGE_SDCMODE_ATTN">BGE_SDCMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="929">929</th><td><u>#define <dfn class="macro" id="_M/BGE_SDCMODE_CDELAY" data-ref="_M/BGE_SDCMODE_CDELAY">BGE_SDCMODE_CDELAY</dfn>		0x00000010</u></td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><i>/* Send Data completion status register */</i></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/BGE_SDCSTAT_ATTN" data-ref="_M/BGE_SDCSTAT_ATTN">BGE_SDCSTAT_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td><i>/*</i></td></tr>
<tr><th id="935">935</th><td><i> * Send BD Ring Selector Control registers</i></td></tr>
<tr><th id="936">936</th><td><i> */</i></td></tr>
<tr><th id="937">937</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_MODE" data-ref="_M/BGE_SRS_MODE">BGE_SRS_MODE</dfn>			0x1400</u></td></tr>
<tr><th id="938">938</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_STATUS" data-ref="_M/BGE_SRS_STATUS">BGE_SRS_STATUS</dfn>			0x1404</u></td></tr>
<tr><th id="939">939</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_HWDIAG" data-ref="_M/BGE_SRS_HWDIAG">BGE_SRS_HWDIAG</dfn>			0x1408</u></td></tr>
<tr><th id="940">940</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS0" data-ref="_M/BGE_SRS_LOC_NIC_CONS0">BGE_SRS_LOC_NIC_CONS0</dfn>		0x1440</u></td></tr>
<tr><th id="941">941</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS1" data-ref="_M/BGE_SRS_LOC_NIC_CONS1">BGE_SRS_LOC_NIC_CONS1</dfn>		0x1444</u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS2" data-ref="_M/BGE_SRS_LOC_NIC_CONS2">BGE_SRS_LOC_NIC_CONS2</dfn>		0x1448</u></td></tr>
<tr><th id="943">943</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS3" data-ref="_M/BGE_SRS_LOC_NIC_CONS3">BGE_SRS_LOC_NIC_CONS3</dfn>		0x144C</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS4" data-ref="_M/BGE_SRS_LOC_NIC_CONS4">BGE_SRS_LOC_NIC_CONS4</dfn>		0x1450</u></td></tr>
<tr><th id="945">945</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS5" data-ref="_M/BGE_SRS_LOC_NIC_CONS5">BGE_SRS_LOC_NIC_CONS5</dfn>		0x1454</u></td></tr>
<tr><th id="946">946</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS6" data-ref="_M/BGE_SRS_LOC_NIC_CONS6">BGE_SRS_LOC_NIC_CONS6</dfn>		0x1458</u></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS7" data-ref="_M/BGE_SRS_LOC_NIC_CONS7">BGE_SRS_LOC_NIC_CONS7</dfn>		0x145C</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS8" data-ref="_M/BGE_SRS_LOC_NIC_CONS8">BGE_SRS_LOC_NIC_CONS8</dfn>		0x1460</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS9" data-ref="_M/BGE_SRS_LOC_NIC_CONS9">BGE_SRS_LOC_NIC_CONS9</dfn>		0x1464</u></td></tr>
<tr><th id="950">950</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS10" data-ref="_M/BGE_SRS_LOC_NIC_CONS10">BGE_SRS_LOC_NIC_CONS10</dfn>		0x1468</u></td></tr>
<tr><th id="951">951</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS11" data-ref="_M/BGE_SRS_LOC_NIC_CONS11">BGE_SRS_LOC_NIC_CONS11</dfn>		0x146C</u></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS12" data-ref="_M/BGE_SRS_LOC_NIC_CONS12">BGE_SRS_LOC_NIC_CONS12</dfn>		0x1470</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS13" data-ref="_M/BGE_SRS_LOC_NIC_CONS13">BGE_SRS_LOC_NIC_CONS13</dfn>		0x1474</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS14" data-ref="_M/BGE_SRS_LOC_NIC_CONS14">BGE_SRS_LOC_NIC_CONS14</dfn>		0x1478</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/BGE_SRS_LOC_NIC_CONS15" data-ref="_M/BGE_SRS_LOC_NIC_CONS15">BGE_SRS_LOC_NIC_CONS15</dfn>		0x147C</u></td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td><i>/* Send BD Ring Selector Mode register */</i></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSMODE_RESET" data-ref="_M/BGE_SRSMODE_RESET">BGE_SRSMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSMODE_ENABLE" data-ref="_M/BGE_SRSMODE_ENABLE">BGE_SRSMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSMODE_ATTN" data-ref="_M/BGE_SRSMODE_ATTN">BGE_SRSMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><i>/* Send BD Ring Selector Status register */</i></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSSTAT_ERROR" data-ref="_M/BGE_SRSSTAT_ERROR">BGE_SRSSTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td><i>/* Send BD Ring Selector HW Diagnostics register */</i></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSHWDIAG_STATE" data-ref="_M/BGE_SRSHWDIAG_STATE">BGE_SRSHWDIAG_STATE</dfn>		0x0000000F</u></td></tr>
<tr><th id="967">967</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSHWDIAG_CURRINGNUM" data-ref="_M/BGE_SRSHWDIAG_CURRINGNUM">BGE_SRSHWDIAG_CURRINGNUM</dfn>	0x000000F0</u></td></tr>
<tr><th id="968">968</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSHWDIAG_STAGEDRINGNUM" data-ref="_M/BGE_SRSHWDIAG_STAGEDRINGNUM">BGE_SRSHWDIAG_STAGEDRINGNUM</dfn>	0x00000F00</u></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/BGE_SRSHWDIAG_RINGNUM_IN_MBX" data-ref="_M/BGE_SRSHWDIAG_RINGNUM_IN_MBX">BGE_SRSHWDIAG_RINGNUM_IN_MBX</dfn>	0x0000F000</u></td></tr>
<tr><th id="970">970</th><td></td></tr>
<tr><th id="971">971</th><td><i>/*</i></td></tr>
<tr><th id="972">972</th><td><i> * Send BD Initiator Selector Control registers</i></td></tr>
<tr><th id="973">973</th><td><i> */</i></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_MODE" data-ref="_M/BGE_SBDI_MODE">BGE_SBDI_MODE</dfn>			0x1800</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_STATUS" data-ref="_M/BGE_SBDI_STATUS">BGE_SBDI_STATUS</dfn>			0x1804</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD0" data-ref="_M/BGE_SBDI_LOC_NIC_PROD0">BGE_SBDI_LOC_NIC_PROD0</dfn>		0x1808</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD1" data-ref="_M/BGE_SBDI_LOC_NIC_PROD1">BGE_SBDI_LOC_NIC_PROD1</dfn>		0x180C</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD2" data-ref="_M/BGE_SBDI_LOC_NIC_PROD2">BGE_SBDI_LOC_NIC_PROD2</dfn>		0x1810</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD3" data-ref="_M/BGE_SBDI_LOC_NIC_PROD3">BGE_SBDI_LOC_NIC_PROD3</dfn>		0x1814</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD4" data-ref="_M/BGE_SBDI_LOC_NIC_PROD4">BGE_SBDI_LOC_NIC_PROD4</dfn>		0x1818</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD5" data-ref="_M/BGE_SBDI_LOC_NIC_PROD5">BGE_SBDI_LOC_NIC_PROD5</dfn>		0x181C</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD6" data-ref="_M/BGE_SBDI_LOC_NIC_PROD6">BGE_SBDI_LOC_NIC_PROD6</dfn>		0x1820</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD7" data-ref="_M/BGE_SBDI_LOC_NIC_PROD7">BGE_SBDI_LOC_NIC_PROD7</dfn>		0x1824</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD8" data-ref="_M/BGE_SBDI_LOC_NIC_PROD8">BGE_SBDI_LOC_NIC_PROD8</dfn>		0x1828</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD9" data-ref="_M/BGE_SBDI_LOC_NIC_PROD9">BGE_SBDI_LOC_NIC_PROD9</dfn>		0x182C</u></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD10" data-ref="_M/BGE_SBDI_LOC_NIC_PROD10">BGE_SBDI_LOC_NIC_PROD10</dfn>		0x1830</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD11" data-ref="_M/BGE_SBDI_LOC_NIC_PROD11">BGE_SBDI_LOC_NIC_PROD11</dfn>		0x1834</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD12" data-ref="_M/BGE_SBDI_LOC_NIC_PROD12">BGE_SBDI_LOC_NIC_PROD12</dfn>		0x1838</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD13" data-ref="_M/BGE_SBDI_LOC_NIC_PROD13">BGE_SBDI_LOC_NIC_PROD13</dfn>		0x183C</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD14" data-ref="_M/BGE_SBDI_LOC_NIC_PROD14">BGE_SBDI_LOC_NIC_PROD14</dfn>		0x1840</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDI_LOC_NIC_PROD15" data-ref="_M/BGE_SBDI_LOC_NIC_PROD15">BGE_SBDI_LOC_NIC_PROD15</dfn>		0x1844</u></td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td><i>/* Send BD Initiator Mode register */</i></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDIMODE_RESET" data-ref="_M/BGE_SBDIMODE_RESET">BGE_SBDIMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDIMODE_ENABLE" data-ref="_M/BGE_SBDIMODE_ENABLE">BGE_SBDIMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDIMODE_ATTN" data-ref="_M/BGE_SBDIMODE_ATTN">BGE_SBDIMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="997">997</th><td></td></tr>
<tr><th id="998">998</th><td><i>/* Send BD Initiator Status register */</i></td></tr>
<tr><th id="999">999</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDISTAT_ERROR" data-ref="_M/BGE_SBDISTAT_ERROR">BGE_SBDISTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><i>/*</i></td></tr>
<tr><th id="1002">1002</th><td><i> * Send BD Completion Control registers</i></td></tr>
<tr><th id="1003">1003</th><td><i> */</i></td></tr>
<tr><th id="1004">1004</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDC_MODE" data-ref="_M/BGE_SBDC_MODE">BGE_SBDC_MODE</dfn>			0x1C00</u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDC_STATUS" data-ref="_M/BGE_SBDC_STATUS">BGE_SBDC_STATUS</dfn>			0x1C04</u></td></tr>
<tr><th id="1006">1006</th><td></td></tr>
<tr><th id="1007">1007</th><td><i>/* Send BD Completion Control Mode register */</i></td></tr>
<tr><th id="1008">1008</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDCMODE_RESET" data-ref="_M/BGE_SBDCMODE_RESET">BGE_SBDCMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDCMODE_ENABLE" data-ref="_M/BGE_SBDCMODE_ENABLE">BGE_SBDCMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDCMODE_ATTN" data-ref="_M/BGE_SBDCMODE_ATTN">BGE_SBDCMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td><i>/* Send BD Completion Control Status register */</i></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/BGE_SBDCSTAT_ATTN" data-ref="_M/BGE_SBDCSTAT_ATTN">BGE_SBDCSTAT_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><i>/*</i></td></tr>
<tr><th id="1016">1016</th><td><i> * Receive List Placement Control registers</i></td></tr>
<tr><th id="1017">1017</th><td><i> */</i></td></tr>
<tr><th id="1018">1018</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_MODE" data-ref="_M/BGE_RXLP_MODE">BGE_RXLP_MODE</dfn>			0x2000</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_STATUS" data-ref="_M/BGE_RXLP_STATUS">BGE_RXLP_STATUS</dfn>			0x2004</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_SEL_LIST_LOCK" data-ref="_M/BGE_RXLP_SEL_LIST_LOCK">BGE_RXLP_SEL_LIST_LOCK</dfn>		0x2008</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_SEL_NON_EMPTY_BITS" data-ref="_M/BGE_RXLP_SEL_NON_EMPTY_BITS">BGE_RXLP_SEL_NON_EMPTY_BITS</dfn>	0x200C</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_CFG" data-ref="_M/BGE_RXLP_CFG">BGE_RXLP_CFG</dfn>			0x2010</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_STATS_CTL" data-ref="_M/BGE_RXLP_STATS_CTL">BGE_RXLP_STATS_CTL</dfn>		0x2014</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_STATS_ENABLE_MASK" data-ref="_M/BGE_RXLP_STATS_ENABLE_MASK">BGE_RXLP_STATS_ENABLE_MASK</dfn>	0x2018</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_STATS_INCREMENT_MASK" data-ref="_M/BGE_RXLP_STATS_INCREMENT_MASK">BGE_RXLP_STATS_INCREMENT_MASK</dfn>	0x201C</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD0" data-ref="_M/BGE_RXLP_HEAD0">BGE_RXLP_HEAD0</dfn>			0x2100</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL0" data-ref="_M/BGE_RXLP_TAIL0">BGE_RXLP_TAIL0</dfn>			0x2104</u></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT0" data-ref="_M/BGE_RXLP_COUNT0">BGE_RXLP_COUNT0</dfn>			0x2108</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD1" data-ref="_M/BGE_RXLP_HEAD1">BGE_RXLP_HEAD1</dfn>			0x2110</u></td></tr>
<tr><th id="1030">1030</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL1" data-ref="_M/BGE_RXLP_TAIL1">BGE_RXLP_TAIL1</dfn>			0x2114</u></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT1" data-ref="_M/BGE_RXLP_COUNT1">BGE_RXLP_COUNT1</dfn>			0x2118</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD2" data-ref="_M/BGE_RXLP_HEAD2">BGE_RXLP_HEAD2</dfn>			0x2120</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL2" data-ref="_M/BGE_RXLP_TAIL2">BGE_RXLP_TAIL2</dfn>			0x2124</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT2" data-ref="_M/BGE_RXLP_COUNT2">BGE_RXLP_COUNT2</dfn>			0x2128</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD3" data-ref="_M/BGE_RXLP_HEAD3">BGE_RXLP_HEAD3</dfn>			0x2130</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL3" data-ref="_M/BGE_RXLP_TAIL3">BGE_RXLP_TAIL3</dfn>			0x2134</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT3" data-ref="_M/BGE_RXLP_COUNT3">BGE_RXLP_COUNT3</dfn>			0x2138</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD4" data-ref="_M/BGE_RXLP_HEAD4">BGE_RXLP_HEAD4</dfn>			0x2140</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL4" data-ref="_M/BGE_RXLP_TAIL4">BGE_RXLP_TAIL4</dfn>			0x2144</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT4" data-ref="_M/BGE_RXLP_COUNT4">BGE_RXLP_COUNT4</dfn>			0x2148</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD5" data-ref="_M/BGE_RXLP_HEAD5">BGE_RXLP_HEAD5</dfn>			0x2150</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL5" data-ref="_M/BGE_RXLP_TAIL5">BGE_RXLP_TAIL5</dfn>			0x2154</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT5" data-ref="_M/BGE_RXLP_COUNT5">BGE_RXLP_COUNT5</dfn>			0x2158</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD6" data-ref="_M/BGE_RXLP_HEAD6">BGE_RXLP_HEAD6</dfn>			0x2160</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL6" data-ref="_M/BGE_RXLP_TAIL6">BGE_RXLP_TAIL6</dfn>			0x2164</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT6" data-ref="_M/BGE_RXLP_COUNT6">BGE_RXLP_COUNT6</dfn>			0x2168</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD7" data-ref="_M/BGE_RXLP_HEAD7">BGE_RXLP_HEAD7</dfn>			0x2170</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL7" data-ref="_M/BGE_RXLP_TAIL7">BGE_RXLP_TAIL7</dfn>			0x2174</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT7" data-ref="_M/BGE_RXLP_COUNT7">BGE_RXLP_COUNT7</dfn>			0x2178</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD8" data-ref="_M/BGE_RXLP_HEAD8">BGE_RXLP_HEAD8</dfn>			0x2180</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL8" data-ref="_M/BGE_RXLP_TAIL8">BGE_RXLP_TAIL8</dfn>			0x2184</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT8" data-ref="_M/BGE_RXLP_COUNT8">BGE_RXLP_COUNT8</dfn>			0x2188</u></td></tr>
<tr><th id="1053">1053</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD9" data-ref="_M/BGE_RXLP_HEAD9">BGE_RXLP_HEAD9</dfn>			0x2190</u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL9" data-ref="_M/BGE_RXLP_TAIL9">BGE_RXLP_TAIL9</dfn>			0x2194</u></td></tr>
<tr><th id="1055">1055</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT9" data-ref="_M/BGE_RXLP_COUNT9">BGE_RXLP_COUNT9</dfn>			0x2198</u></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD10" data-ref="_M/BGE_RXLP_HEAD10">BGE_RXLP_HEAD10</dfn>			0x21A0</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL10" data-ref="_M/BGE_RXLP_TAIL10">BGE_RXLP_TAIL10</dfn>			0x21A4</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT10" data-ref="_M/BGE_RXLP_COUNT10">BGE_RXLP_COUNT10</dfn>		0x21A8</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD11" data-ref="_M/BGE_RXLP_HEAD11">BGE_RXLP_HEAD11</dfn>			0x21B0</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL11" data-ref="_M/BGE_RXLP_TAIL11">BGE_RXLP_TAIL11</dfn>			0x21B4</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT11" data-ref="_M/BGE_RXLP_COUNT11">BGE_RXLP_COUNT11</dfn>		0x21B8</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD12" data-ref="_M/BGE_RXLP_HEAD12">BGE_RXLP_HEAD12</dfn>			0x21C0</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL12" data-ref="_M/BGE_RXLP_TAIL12">BGE_RXLP_TAIL12</dfn>			0x21C4</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT12" data-ref="_M/BGE_RXLP_COUNT12">BGE_RXLP_COUNT12</dfn>		0x21C8</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD13" data-ref="_M/BGE_RXLP_HEAD13">BGE_RXLP_HEAD13</dfn>			0x21D0</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL13" data-ref="_M/BGE_RXLP_TAIL13">BGE_RXLP_TAIL13</dfn>			0x21D4</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT13" data-ref="_M/BGE_RXLP_COUNT13">BGE_RXLP_COUNT13</dfn>		0x21D8</u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD14" data-ref="_M/BGE_RXLP_HEAD14">BGE_RXLP_HEAD14</dfn>			0x21E0</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL14" data-ref="_M/BGE_RXLP_TAIL14">BGE_RXLP_TAIL14</dfn>			0x21E4</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT14" data-ref="_M/BGE_RXLP_COUNT14">BGE_RXLP_COUNT14</dfn>		0x21E8</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_HEAD15" data-ref="_M/BGE_RXLP_HEAD15">BGE_RXLP_HEAD15</dfn>			0x21F0</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_TAIL15" data-ref="_M/BGE_RXLP_TAIL15">BGE_RXLP_TAIL15</dfn>			0x21F4</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_COUNT15" data-ref="_M/BGE_RXLP_COUNT15">BGE_RXLP_COUNT15</dfn>		0x21F8</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS0" data-ref="_M/BGE_RXLP_LOCSTAT_COS0">BGE_RXLP_LOCSTAT_COS0</dfn>		0x2200</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS1" data-ref="_M/BGE_RXLP_LOCSTAT_COS1">BGE_RXLP_LOCSTAT_COS1</dfn>		0x2204</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS2" data-ref="_M/BGE_RXLP_LOCSTAT_COS2">BGE_RXLP_LOCSTAT_COS2</dfn>		0x2208</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS3" data-ref="_M/BGE_RXLP_LOCSTAT_COS3">BGE_RXLP_LOCSTAT_COS3</dfn>		0x220C</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS4" data-ref="_M/BGE_RXLP_LOCSTAT_COS4">BGE_RXLP_LOCSTAT_COS4</dfn>		0x2210</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS5" data-ref="_M/BGE_RXLP_LOCSTAT_COS5">BGE_RXLP_LOCSTAT_COS5</dfn>		0x2214</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS6" data-ref="_M/BGE_RXLP_LOCSTAT_COS6">BGE_RXLP_LOCSTAT_COS6</dfn>		0x2218</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS7" data-ref="_M/BGE_RXLP_LOCSTAT_COS7">BGE_RXLP_LOCSTAT_COS7</dfn>		0x221C</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS8" data-ref="_M/BGE_RXLP_LOCSTAT_COS8">BGE_RXLP_LOCSTAT_COS8</dfn>		0x2220</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS9" data-ref="_M/BGE_RXLP_LOCSTAT_COS9">BGE_RXLP_LOCSTAT_COS9</dfn>		0x2224</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS10" data-ref="_M/BGE_RXLP_LOCSTAT_COS10">BGE_RXLP_LOCSTAT_COS10</dfn>		0x2228</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS11" data-ref="_M/BGE_RXLP_LOCSTAT_COS11">BGE_RXLP_LOCSTAT_COS11</dfn>		0x222C</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS12" data-ref="_M/BGE_RXLP_LOCSTAT_COS12">BGE_RXLP_LOCSTAT_COS12</dfn>		0x2230</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS13" data-ref="_M/BGE_RXLP_LOCSTAT_COS13">BGE_RXLP_LOCSTAT_COS13</dfn>		0x2234</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS14" data-ref="_M/BGE_RXLP_LOCSTAT_COS14">BGE_RXLP_LOCSTAT_COS14</dfn>		0x2238</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_COS15" data-ref="_M/BGE_RXLP_LOCSTAT_COS15">BGE_RXLP_LOCSTAT_COS15</dfn>		0x223C</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_FILTDROP" data-ref="_M/BGE_RXLP_LOCSTAT_FILTDROP">BGE_RXLP_LOCSTAT_FILTDROP</dfn>	0x2240</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_DMA_WRQ_FULL" data-ref="_M/BGE_RXLP_LOCSTAT_DMA_WRQ_FULL">BGE_RXLP_LOCSTAT_DMA_WRQ_FULL</dfn>	0x2244</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_DMA_HPWRQ_FULL" data-ref="_M/BGE_RXLP_LOCSTAT_DMA_HPWRQ_FULL">BGE_RXLP_LOCSTAT_DMA_HPWRQ_FULL</dfn>	0x2248</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_OUT_OF_BDS" data-ref="_M/BGE_RXLP_LOCSTAT_OUT_OF_BDS">BGE_RXLP_LOCSTAT_OUT_OF_BDS</dfn>	0x224C</u></td></tr>
<tr><th id="1094">1094</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_IFIN_DROPS" data-ref="_M/BGE_RXLP_LOCSTAT_IFIN_DROPS">BGE_RXLP_LOCSTAT_IFIN_DROPS</dfn>	0x2250</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_IFIN_ERRORS" data-ref="_M/BGE_RXLP_LOCSTAT_IFIN_ERRORS">BGE_RXLP_LOCSTAT_IFIN_ERRORS</dfn>	0x2254</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLP_LOCSTAT_RXTHRESH_HIT" data-ref="_M/BGE_RXLP_LOCSTAT_RXTHRESH_HIT">BGE_RXLP_LOCSTAT_RXTHRESH_HIT</dfn>	0x2258</u></td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><i>/* Receive List Placement mode register */</i></td></tr>
<tr><th id="1100">1100</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPMODE_RESET" data-ref="_M/BGE_RXLPMODE_RESET">BGE_RXLPMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPMODE_ENABLE" data-ref="_M/BGE_RXLPMODE_ENABLE">BGE_RXLPMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPMODE_CLASS0_ATTN" data-ref="_M/BGE_RXLPMODE_CLASS0_ATTN">BGE_RXLPMODE_CLASS0_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1103">1103</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPMODE_MAPOUTRANGE_ATTN" data-ref="_M/BGE_RXLPMODE_MAPOUTRANGE_ATTN">BGE_RXLPMODE_MAPOUTRANGE_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPMODE_STATSOFLOW_ATTN" data-ref="_M/BGE_RXLPMODE_STATSOFLOW_ATTN">BGE_RXLPMODE_STATSOFLOW_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1105">1105</th><td></td></tr>
<tr><th id="1106">1106</th><td><i>/* Receive List Placement Status register */</i></td></tr>
<tr><th id="1107">1107</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPSTAT_CLASS0_ATTN" data-ref="_M/BGE_RXLPSTAT_CLASS0_ATTN">BGE_RXLPSTAT_CLASS0_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPSTAT_MAPOUTRANGE_ATTN" data-ref="_M/BGE_RXLPSTAT_MAPOUTRANGE_ATTN">BGE_RXLPSTAT_MAPOUTRANGE_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPSTAT_STATSOFLOW_ATTN" data-ref="_M/BGE_RXLPSTAT_STATSOFLOW_ATTN">BGE_RXLPSTAT_STATSOFLOW_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><i>/* Receive List Placement Statistics Enable Mask register */</i></td></tr>
<tr><th id="1112">1112</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPSTATCONTROL_DACK_FIX" data-ref="_M/BGE_RXLPSTATCONTROL_DACK_FIX">BGE_RXLPSTATCONTROL_DACK_FIX</dfn>	0x00040000</u></td></tr>
<tr><th id="1113">1113</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLPSTATCONTROL_LBIRST_FIX" data-ref="_M/BGE_RXLPSTATCONTROL_LBIRST_FIX">BGE_RXLPSTATCONTROL_LBIRST_FIX</dfn>	0x00400000</u></td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td><i>/*</i></td></tr>
<tr><th id="1116">1116</th><td><i> * Receive Data and Receive BD Initiator Control Registers</i></td></tr>
<tr><th id="1117">1117</th><td><i> */</i></td></tr>
<tr><th id="1118">1118</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_MODE" data-ref="_M/BGE_RDBDI_MODE">BGE_RDBDI_MODE</dfn>			0x2400</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_STATUS" data-ref="_M/BGE_RDBDI_STATUS">BGE_RDBDI_STATUS</dfn>		0x2404</u></td></tr>
<tr><th id="1120">1120</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_JUMBO_RCB_HADDR_HI" data-ref="_M/BGE_RX_JUMBO_RCB_HADDR_HI">BGE_RX_JUMBO_RCB_HADDR_HI</dfn>	0x2440</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_JUMBO_RCB_HADDR_LO" data-ref="_M/BGE_RX_JUMBO_RCB_HADDR_LO">BGE_RX_JUMBO_RCB_HADDR_LO</dfn>	0x2444</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_JUMBO_RCB_MAXLEN_FLAGS" data-ref="_M/BGE_RX_JUMBO_RCB_MAXLEN_FLAGS">BGE_RX_JUMBO_RCB_MAXLEN_FLAGS</dfn>	0x2448</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_JUMBO_RCB_NICADDR" data-ref="_M/BGE_RX_JUMBO_RCB_NICADDR">BGE_RX_JUMBO_RCB_NICADDR</dfn>	0x244C</u></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_STD_RCB_HADDR_HI" data-ref="_M/BGE_RX_STD_RCB_HADDR_HI">BGE_RX_STD_RCB_HADDR_HI</dfn>		0x2450</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_STD_RCB_HADDR_LO" data-ref="_M/BGE_RX_STD_RCB_HADDR_LO">BGE_RX_STD_RCB_HADDR_LO</dfn>		0x2454</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_STD_RCB_MAXLEN_FLAGS" data-ref="_M/BGE_RX_STD_RCB_MAXLEN_FLAGS">BGE_RX_STD_RCB_MAXLEN_FLAGS</dfn>	0x2458</u></td></tr>
<tr><th id="1127">1127</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_STD_RCB_NICADDR" data-ref="_M/BGE_RX_STD_RCB_NICADDR">BGE_RX_STD_RCB_NICADDR</dfn>		0x245C</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MINI_RCB_HADDR_HI" data-ref="_M/BGE_RX_MINI_RCB_HADDR_HI">BGE_RX_MINI_RCB_HADDR_HI</dfn>	0x2460</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MINI_RCB_HADDR_LO" data-ref="_M/BGE_RX_MINI_RCB_HADDR_LO">BGE_RX_MINI_RCB_HADDR_LO</dfn>	0x2464</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MINI_RCB_MAXLEN_FLAGS" data-ref="_M/BGE_RX_MINI_RCB_MAXLEN_FLAGS">BGE_RX_MINI_RCB_MAXLEN_FLAGS</dfn>	0x2468</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_MINI_RCB_NICADDR" data-ref="_M/BGE_RX_MINI_RCB_NICADDR">BGE_RX_MINI_RCB_NICADDR</dfn>		0x246C</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_JUMBO_RX_CONS" data-ref="_M/BGE_RDBDI_JUMBO_RX_CONS">BGE_RDBDI_JUMBO_RX_CONS</dfn>		0x2470</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_STD_RX_CONS" data-ref="_M/BGE_RDBDI_STD_RX_CONS">BGE_RDBDI_STD_RX_CONS</dfn>		0x2474</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_MINI_RX_CONS" data-ref="_M/BGE_RDBDI_MINI_RX_CONS">BGE_RDBDI_MINI_RX_CONS</dfn>		0x2478</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD0" data-ref="_M/BGE_RDBDI_RETURN_PROD0">BGE_RDBDI_RETURN_PROD0</dfn>		0x2480</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD1" data-ref="_M/BGE_RDBDI_RETURN_PROD1">BGE_RDBDI_RETURN_PROD1</dfn>		0x2484</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD2" data-ref="_M/BGE_RDBDI_RETURN_PROD2">BGE_RDBDI_RETURN_PROD2</dfn>		0x2488</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD3" data-ref="_M/BGE_RDBDI_RETURN_PROD3">BGE_RDBDI_RETURN_PROD3</dfn>		0x248C</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD4" data-ref="_M/BGE_RDBDI_RETURN_PROD4">BGE_RDBDI_RETURN_PROD4</dfn>		0x2490</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD5" data-ref="_M/BGE_RDBDI_RETURN_PROD5">BGE_RDBDI_RETURN_PROD5</dfn>		0x2494</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD6" data-ref="_M/BGE_RDBDI_RETURN_PROD6">BGE_RDBDI_RETURN_PROD6</dfn>		0x2498</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD7" data-ref="_M/BGE_RDBDI_RETURN_PROD7">BGE_RDBDI_RETURN_PROD7</dfn>		0x249C</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD8" data-ref="_M/BGE_RDBDI_RETURN_PROD8">BGE_RDBDI_RETURN_PROD8</dfn>		0x24A0</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD9" data-ref="_M/BGE_RDBDI_RETURN_PROD9">BGE_RDBDI_RETURN_PROD9</dfn>		0x24A4</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD10" data-ref="_M/BGE_RDBDI_RETURN_PROD10">BGE_RDBDI_RETURN_PROD10</dfn>		0x24A8</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD11" data-ref="_M/BGE_RDBDI_RETURN_PROD11">BGE_RDBDI_RETURN_PROD11</dfn>		0x24AC</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD12" data-ref="_M/BGE_RDBDI_RETURN_PROD12">BGE_RDBDI_RETURN_PROD12</dfn>		0x24B0</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD13" data-ref="_M/BGE_RDBDI_RETURN_PROD13">BGE_RDBDI_RETURN_PROD13</dfn>		0x24B4</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD14" data-ref="_M/BGE_RDBDI_RETURN_PROD14">BGE_RDBDI_RETURN_PROD14</dfn>		0x24B8</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_RETURN_PROD15" data-ref="_M/BGE_RDBDI_RETURN_PROD15">BGE_RDBDI_RETURN_PROD15</dfn>		0x24BC</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDI_HWDIAG" data-ref="_M/BGE_RDBDI_HWDIAG">BGE_RDBDI_HWDIAG</dfn>		0x24C0</u></td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td><i>/* Receive Data and Receive BD Initiator Mode register */</i></td></tr>
<tr><th id="1155">1155</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDIMODE_RESET" data-ref="_M/BGE_RDBDIMODE_RESET">BGE_RDBDIMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDIMODE_ENABLE" data-ref="_M/BGE_RDBDIMODE_ENABLE">BGE_RDBDIMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDIMODE_JUMBO_ATTN" data-ref="_M/BGE_RDBDIMODE_JUMBO_ATTN">BGE_RDBDIMODE_JUMBO_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDIMODE_GIANT_ATTN" data-ref="_M/BGE_RDBDIMODE_GIANT_ATTN">BGE_RDBDIMODE_GIANT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDIMODE_BADRINGSZ_ATTN" data-ref="_M/BGE_RDBDIMODE_BADRINGSZ_ATTN">BGE_RDBDIMODE_BADRINGSZ_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1160">1160</th><td></td></tr>
<tr><th id="1161">1161</th><td><i>/* Receive Data and Receive BD Initiator Status register */</i></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDISTAT_JUMBO_ATTN" data-ref="_M/BGE_RDBDISTAT_JUMBO_ATTN">BGE_RDBDISTAT_JUMBO_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDISTAT_GIANT_ATTN" data-ref="_M/BGE_RDBDISTAT_GIANT_ATTN">BGE_RDBDISTAT_GIANT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define <dfn class="macro" id="_M/BGE_RDBDISTAT_BADRINGSZ_ATTN" data-ref="_M/BGE_RDBDISTAT_BADRINGSZ_ATTN">BGE_RDBDISTAT_BADRINGSZ_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1165">1165</th><td></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><i>/*</i></td></tr>
<tr><th id="1168">1168</th><td><i> * Receive Data Completion Control registers</i></td></tr>
<tr><th id="1169">1169</th><td><i> */</i></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/BGE_RDC_MODE" data-ref="_M/BGE_RDC_MODE">BGE_RDC_MODE</dfn>			0x2800</u></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><i>/* Receive Data Completion Mode register */</i></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/BGE_RDCMODE_RESET" data-ref="_M/BGE_RDCMODE_RESET">BGE_RDCMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define <dfn class="macro" id="_M/BGE_RDCMODE_ENABLE" data-ref="_M/BGE_RDCMODE_ENABLE">BGE_RDCMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define <dfn class="macro" id="_M/BGE_RDCMODE_ATTN" data-ref="_M/BGE_RDCMODE_ATTN">BGE_RDCMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><i>/*</i></td></tr>
<tr><th id="1178">1178</th><td><i> * Receive BD Initiator Control registers</i></td></tr>
<tr><th id="1179">1179</th><td><i> */</i></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_MODE" data-ref="_M/BGE_RBDI_MODE">BGE_RBDI_MODE</dfn>			0x2C00</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_STATUS" data-ref="_M/BGE_RBDI_STATUS">BGE_RBDI_STATUS</dfn>			0x2C04</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_NIC_JUMBO_BD_PROD" data-ref="_M/BGE_RBDI_NIC_JUMBO_BD_PROD">BGE_RBDI_NIC_JUMBO_BD_PROD</dfn>	0x2C08</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_NIC_STD_BD_PROD" data-ref="_M/BGE_RBDI_NIC_STD_BD_PROD">BGE_RBDI_NIC_STD_BD_PROD</dfn>	0x2C0C</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_NIC_MINI_BD_PROD" data-ref="_M/BGE_RBDI_NIC_MINI_BD_PROD">BGE_RBDI_NIC_MINI_BD_PROD</dfn>	0x2C10</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_MINI_REPL_THRESH" data-ref="_M/BGE_RBDI_MINI_REPL_THRESH">BGE_RBDI_MINI_REPL_THRESH</dfn>	0x2C14</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_STD_REPL_THRESH" data-ref="_M/BGE_RBDI_STD_REPL_THRESH">BGE_RBDI_STD_REPL_THRESH</dfn>	0x2C18</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDI_JUMBO_REPL_THRESH" data-ref="_M/BGE_RBDI_JUMBO_REPL_THRESH">BGE_RBDI_JUMBO_REPL_THRESH</dfn>	0x2C1C</u></td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/BGE_STD_REPL_LWM" data-ref="_M/BGE_STD_REPL_LWM">BGE_STD_REPL_LWM</dfn>		0x2D00</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_REPL_LWM" data-ref="_M/BGE_JUMBO_REPL_LWM">BGE_JUMBO_REPL_LWM</dfn>		0x2D04</u></td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><i>/* Receive BD Initiator Mode register */</i></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDIMODE_RESET" data-ref="_M/BGE_RBDIMODE_RESET">BGE_RBDIMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDIMODE_ENABLE" data-ref="_M/BGE_RBDIMODE_ENABLE">BGE_RBDIMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDIMODE_ATTN" data-ref="_M/BGE_RBDIMODE_ATTN">BGE_RBDIMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><i>/* Receive BD Initiator Status register */</i></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDISTAT_ATTN" data-ref="_M/BGE_RBDISTAT_ATTN">BGE_RBDISTAT_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1199">1199</th><td></td></tr>
<tr><th id="1200">1200</th><td><i>/*</i></td></tr>
<tr><th id="1201">1201</th><td><i> * Receive BD Completion Control registers</i></td></tr>
<tr><th id="1202">1202</th><td><i> */</i></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDC_MODE" data-ref="_M/BGE_RBDC_MODE">BGE_RBDC_MODE</dfn>			0x3000</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDC_STATUS" data-ref="_M/BGE_RBDC_STATUS">BGE_RBDC_STATUS</dfn>			0x3004</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDC_JUMBO_BD_PROD" data-ref="_M/BGE_RBDC_JUMBO_BD_PROD">BGE_RBDC_JUMBO_BD_PROD</dfn>		0x3008</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDC_STD_BD_PROD" data-ref="_M/BGE_RBDC_STD_BD_PROD">BGE_RBDC_STD_BD_PROD</dfn>		0x300C</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDC_MINI_BD_PROD" data-ref="_M/BGE_RBDC_MINI_BD_PROD">BGE_RBDC_MINI_BD_PROD</dfn>		0x3010</u></td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><i>/* Receive BD completion mode register */</i></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDCMODE_RESET" data-ref="_M/BGE_RBDCMODE_RESET">BGE_RBDCMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDCMODE_ENABLE" data-ref="_M/BGE_RBDCMODE_ENABLE">BGE_RBDCMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDCMODE_ATTN" data-ref="_M/BGE_RBDCMODE_ATTN">BGE_RBDCMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td><i>/* Receive BD completion status register */</i></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/BGE_RBDCSTAT_ERROR" data-ref="_M/BGE_RBDCSTAT_ERROR">BGE_RBDCSTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><i>/*</i></td></tr>
<tr><th id="1218">1218</th><td><i> * Receive List Selector Control registers</i></td></tr>
<tr><th id="1219">1219</th><td><i> */</i></td></tr>
<tr><th id="1220">1220</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLS_MODE" data-ref="_M/BGE_RXLS_MODE">BGE_RXLS_MODE</dfn>			0x3400</u></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLS_STATUS" data-ref="_M/BGE_RXLS_STATUS">BGE_RXLS_STATUS</dfn>			0x3404</u></td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><i>/* Receive List Selector Mode register */</i></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLSMODE_RESET" data-ref="_M/BGE_RXLSMODE_RESET">BGE_RXLSMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLSMODE_ENABLE" data-ref="_M/BGE_RXLSMODE_ENABLE">BGE_RXLSMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1226">1226</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLSMODE_ATTN" data-ref="_M/BGE_RXLSMODE_ATTN">BGE_RXLSMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><i>/* Receive List Selector Status register */</i></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/BGE_RXLSSTAT_ERROR" data-ref="_M/BGE_RXLSSTAT_ERROR">BGE_RXLSSTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="1230">1230</th><td></td></tr>
<tr><th id="1231">1231</th><td><i>/*</i></td></tr>
<tr><th id="1232">1232</th><td><i> * Central Power Management Unit (CPMU) registers</i></td></tr>
<tr><th id="1233">1233</th><td><i> */</i></td></tr>
<tr><th id="1234">1234</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CTRL" data-ref="_M/BGE_CPMU_CTRL">BGE_CPMU_CTRL</dfn>			0x3600</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_10MB_CLK" data-ref="_M/BGE_CPMU_LSPD_10MB_CLK">BGE_CPMU_LSPD_10MB_CLK</dfn>		0x3604</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_1000MB_CLK" data-ref="_M/BGE_CPMU_LSPD_1000MB_CLK">BGE_CPMU_LSPD_1000MB_CLK</dfn>	0x360C</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LNK_AWARE_PWRMD" data-ref="_M/BGE_CPMU_LNK_AWARE_PWRMD">BGE_CPMU_LNK_AWARE_PWRMD</dfn>	0x3610</u></td></tr>
<tr><th id="1238">1238</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_HST_ACC" data-ref="_M/BGE_CPMU_HST_ACC">BGE_CPMU_HST_ACC</dfn>		0x361C</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_ORIDE" data-ref="_M/BGE_CPMU_CLCK_ORIDE">BGE_CPMU_CLCK_ORIDE</dfn>		0x3624</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_STAT" data-ref="_M/BGE_CPMU_CLCK_STAT">BGE_CPMU_CLCK_STAT</dfn>		0x3630</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_MUTEX_REQ" data-ref="_M/BGE_CPMU_MUTEX_REQ">BGE_CPMU_MUTEX_REQ</dfn>		0x365C</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_MUTEX_GNT" data-ref="_M/BGE_CPMU_MUTEX_GNT">BGE_CPMU_MUTEX_GNT</dfn>		0x3660</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_PHY_STRAP" data-ref="_M/BGE_CPMU_PHY_STRAP">BGE_CPMU_PHY_STRAP</dfn>		0x3664</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_PADRNG_CTL" data-ref="_M/BGE_CPMU_PADRNG_CTL">BGE_CPMU_PADRNG_CTL</dfn>		0x3668</u></td></tr>
<tr><th id="1245">1245</th><td></td></tr>
<tr><th id="1246">1246</th><td><i>/* CPMU Control register */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CTRL_LINK_IDLE_MODE" data-ref="_M/BGE_CPMU_CTRL_LINK_IDLE_MODE">BGE_CPMU_CTRL_LINK_IDLE_MODE</dfn>	0x00000200</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CTRL_LINK_AWARE_MODE" data-ref="_M/BGE_CPMU_CTRL_LINK_AWARE_MODE">BGE_CPMU_CTRL_LINK_AWARE_MODE</dfn>	0x00000400</u></td></tr>
<tr><th id="1249">1249</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CTRL_LINK_SPEED_MODE" data-ref="_M/BGE_CPMU_CTRL_LINK_SPEED_MODE">BGE_CPMU_CTRL_LINK_SPEED_MODE</dfn>	0x00004000</u></td></tr>
<tr><th id="1250">1250</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CTRL_GPHY_10MB_RXONLY" data-ref="_M/BGE_CPMU_CTRL_GPHY_10MB_RXONLY">BGE_CPMU_CTRL_GPHY_10MB_RXONLY</dfn>	0x00010000</u></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><i>/* Link Speed 10MB/No Link Power Mode Clock Policy register */</i></td></tr>
<tr><th id="1253">1253</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_10MB_MACCLK_MASK" data-ref="_M/BGE_CPMU_LSPD_10MB_MACCLK_MASK">BGE_CPMU_LSPD_10MB_MACCLK_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_10MB_MACCLK_6_25" data-ref="_M/BGE_CPMU_LSPD_10MB_MACCLK_6_25">BGE_CPMU_LSPD_10MB_MACCLK_6_25</dfn>	0x00130000</u></td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td><i>/* Link Speed 1000MB Power Mode Clock Policy register */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_1000MB_MACCLK_62_5" data-ref="_M/BGE_CPMU_LSPD_1000MB_MACCLK_62_5">BGE_CPMU_LSPD_1000MB_MACCLK_62_5</dfn>	0x00000000</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_1000MB_MACCLK_12_5" data-ref="_M/BGE_CPMU_LSPD_1000MB_MACCLK_12_5">BGE_CPMU_LSPD_1000MB_MACCLK_12_5</dfn>	0x00110000</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LSPD_1000MB_MACCLK_MASK" data-ref="_M/BGE_CPMU_LSPD_1000MB_MACCLK_MASK">BGE_CPMU_LSPD_1000MB_MACCLK_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td><i>/* Link Aware Power Mode Clock Policy register */</i></td></tr>
<tr><th id="1262">1262</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LNK_AWARE_MACCLK_MASK" data-ref="_M/BGE_CPMU_LNK_AWARE_MACCLK_MASK">BGE_CPMU_LNK_AWARE_MACCLK_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_LNK_AWARE_MACCLK_6_25" data-ref="_M/BGE_CPMU_LNK_AWARE_MACCLK_6_25">BGE_CPMU_LNK_AWARE_MACCLK_6_25</dfn>	0x00130000</u></td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_HST_ACC_MACCLK_MASK" data-ref="_M/BGE_CPMU_HST_ACC_MACCLK_MASK">BGE_CPMU_HST_ACC_MACCLK_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_HST_ACC_MACCLK_6_25" data-ref="_M/BGE_CPMU_HST_ACC_MACCLK_6_25">BGE_CPMU_HST_ACC_MACCLK_6_25</dfn>	0x00130000</u></td></tr>
<tr><th id="1267">1267</th><td></td></tr>
<tr><th id="1268">1268</th><td><i>/* Clock Speed Override Policy register */</i></td></tr>
<tr><th id="1269">1269</th><td><u>#define	<dfn class="macro" id="_M/CPMU_CLCK_ORIDE_MAC_ORIDE_EN" data-ref="_M/CPMU_CLCK_ORIDE_MAC_ORIDE_EN">CPMU_CLCK_ORIDE_MAC_ORIDE_EN</dfn>	0x80000000</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/* CPMU Clock Status register */</i></td></tr>
<tr><th id="1272">1272</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_MASK" data-ref="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_MASK">BGE_CPMU_CLCK_STAT_MAC_CLCK_MASK</dfn>	0x001F0000</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_62_5" data-ref="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_62_5">BGE_CPMU_CLCK_STAT_MAC_CLCK_62_5</dfn>	0x00000000</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_12_5" data-ref="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_12_5">BGE_CPMU_CLCK_STAT_MAC_CLCK_12_5</dfn>	0x00110000</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_6_25" data-ref="_M/BGE_CPMU_CLCK_STAT_MAC_CLCK_6_25">BGE_CPMU_CLCK_STAT_MAC_CLCK_6_25</dfn>	0x00130000</u></td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><i>/* CPMU Mutex Request register */</i></td></tr>
<tr><th id="1278">1278</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_MUTEX_REQ_DRIVER" data-ref="_M/BGE_CPMU_MUTEX_REQ_DRIVER">BGE_CPMU_MUTEX_REQ_DRIVER</dfn>	0x00001000</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_MUTEX_GNT_DRIVER" data-ref="_M/BGE_CPMU_MUTEX_GNT_DRIVER">BGE_CPMU_MUTEX_GNT_DRIVER</dfn>	0x00001000</u></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><i>/* CPMU GPHY Strap register */</i></td></tr>
<tr><th id="1282">1282</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_PHY_STRAP_IS_SERDES" data-ref="_M/BGE_CPMU_PHY_STRAP_IS_SERDES">BGE_CPMU_PHY_STRAP_IS_SERDES</dfn>	0x00000020</u></td></tr>
<tr><th id="1283">1283</th><td></td></tr>
<tr><th id="1284">1284</th><td><i>/* CPMU Padring Control register */</i></td></tr>
<tr><th id="1285">1285</th><td><u>#define	<dfn class="macro" id="_M/BGE_CPMU_PADRNG_CTL_RDIV2" data-ref="_M/BGE_CPMU_PADRNG_CTL_RDIV2">BGE_CPMU_PADRNG_CTL_RDIV2</dfn>	0x00040000</u></td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><i>/*</i></td></tr>
<tr><th id="1288">1288</th><td><i> * Mbuf Cluster Free registers (has nothing to do with BSD mbufs)</i></td></tr>
<tr><th id="1289">1289</th><td><i> */</i></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCF_MODE" data-ref="_M/BGE_MBCF_MODE">BGE_MBCF_MODE</dfn>			0x3800</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCF_STATUS" data-ref="_M/BGE_MBCF_STATUS">BGE_MBCF_STATUS</dfn>			0x3804</u></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i>/* Mbuf Cluster Free mode register */</i></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCFMODE_RESET" data-ref="_M/BGE_MBCFMODE_RESET">BGE_MBCFMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCFMODE_ENABLE" data-ref="_M/BGE_MBCFMODE_ENABLE">BGE_MBCFMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCFMODE_ATTN" data-ref="_M/BGE_MBCFMODE_ATTN">BGE_MBCFMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td><i>/* Mbuf Cluster Free status register */</i></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/BGE_MBCFSTAT_ERROR" data-ref="_M/BGE_MBCFSTAT_ERROR">BGE_MBCFSTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="1300">1300</th><td></td></tr>
<tr><th id="1301">1301</th><td><i>/*</i></td></tr>
<tr><th id="1302">1302</th><td><i> * Host Coalescing Control registers</i></td></tr>
<tr><th id="1303">1303</th><td><i> */</i></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_MODE" data-ref="_M/BGE_HCC_MODE">BGE_HCC_MODE</dfn>			0x3C00</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATUS" data-ref="_M/BGE_HCC_STATUS">BGE_HCC_STATUS</dfn>			0x3C04</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_COAL_TICKS" data-ref="_M/BGE_HCC_RX_COAL_TICKS">BGE_HCC_RX_COAL_TICKS</dfn>		0x3C08</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_COAL_TICKS" data-ref="_M/BGE_HCC_TX_COAL_TICKS">BGE_HCC_TX_COAL_TICKS</dfn>		0x3C0C</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_MAX_COAL_BDS" data-ref="_M/BGE_HCC_RX_MAX_COAL_BDS">BGE_HCC_RX_MAX_COAL_BDS</dfn>		0x3C10</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_MAX_COAL_BDS" data-ref="_M/BGE_HCC_TX_MAX_COAL_BDS">BGE_HCC_TX_MAX_COAL_BDS</dfn>		0x3C14</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_COAL_TICKS_INT" data-ref="_M/BGE_HCC_RX_COAL_TICKS_INT">BGE_HCC_RX_COAL_TICKS_INT</dfn>	0x3C18 /* ticks during interrupt */</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_COAL_TICKS_INT" data-ref="_M/BGE_HCC_TX_COAL_TICKS_INT">BGE_HCC_TX_COAL_TICKS_INT</dfn>	0x3C1C /* ticks during interrupt */</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_MAX_COAL_BDS_INT" data-ref="_M/BGE_HCC_RX_MAX_COAL_BDS_INT">BGE_HCC_RX_MAX_COAL_BDS_INT</dfn>	0x3C20 /* BDs during interrupt */</u></td></tr>
<tr><th id="1313">1313</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_MAX_COAL_BDS_INT" data-ref="_M/BGE_HCC_TX_MAX_COAL_BDS_INT">BGE_HCC_TX_MAX_COAL_BDS_INT</dfn>	0x3C24 /* BDs during interrupt */</u></td></tr>
<tr><th id="1314">1314</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATS_TICKS" data-ref="_M/BGE_HCC_STATS_TICKS">BGE_HCC_STATS_TICKS</dfn>		0x3C28</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATS_ADDR_HI" data-ref="_M/BGE_HCC_STATS_ADDR_HI">BGE_HCC_STATS_ADDR_HI</dfn>		0x3C30</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATS_ADDR_LO" data-ref="_M/BGE_HCC_STATS_ADDR_LO">BGE_HCC_STATS_ADDR_LO</dfn>		0x3C34</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATUSBLK_ADDR_HI" data-ref="_M/BGE_HCC_STATUSBLK_ADDR_HI">BGE_HCC_STATUSBLK_ADDR_HI</dfn>	0x3C38</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATUSBLK_ADDR_LO" data-ref="_M/BGE_HCC_STATUSBLK_ADDR_LO">BGE_HCC_STATUSBLK_ADDR_LO</dfn>	0x3C3C</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATS_BASEADDR" data-ref="_M/BGE_HCC_STATS_BASEADDR">BGE_HCC_STATS_BASEADDR</dfn>		0x3C40 /* address in NIC memory */</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STATUSBLK_BASEADDR" data-ref="_M/BGE_HCC_STATUSBLK_BASEADDR">BGE_HCC_STATUSBLK_BASEADDR</dfn>	0x3C44 /* address in NIC memory */</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOW_ATTN" data-ref="_M/BGE_FLOW_ATTN">BGE_FLOW_ATTN</dfn>			0x3C48</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_JUMBO_BD_CONS" data-ref="_M/BGE_HCC_JUMBO_BD_CONS">BGE_HCC_JUMBO_BD_CONS</dfn>		0x3C50</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_STD_BD_CONS" data-ref="_M/BGE_HCC_STD_BD_CONS">BGE_HCC_STD_BD_CONS</dfn>		0x3C54</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_MINI_BD_CONS" data-ref="_M/BGE_HCC_MINI_BD_CONS">BGE_HCC_MINI_BD_CONS</dfn>		0x3C58</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD0" data-ref="_M/BGE_HCC_RX_RETURN_PROD0">BGE_HCC_RX_RETURN_PROD0</dfn>		0x3C80</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD1" data-ref="_M/BGE_HCC_RX_RETURN_PROD1">BGE_HCC_RX_RETURN_PROD1</dfn>		0x3C84</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD2" data-ref="_M/BGE_HCC_RX_RETURN_PROD2">BGE_HCC_RX_RETURN_PROD2</dfn>		0x3C88</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD3" data-ref="_M/BGE_HCC_RX_RETURN_PROD3">BGE_HCC_RX_RETURN_PROD3</dfn>		0x3C8C</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD4" data-ref="_M/BGE_HCC_RX_RETURN_PROD4">BGE_HCC_RX_RETURN_PROD4</dfn>		0x3C90</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD5" data-ref="_M/BGE_HCC_RX_RETURN_PROD5">BGE_HCC_RX_RETURN_PROD5</dfn>		0x3C94</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD6" data-ref="_M/BGE_HCC_RX_RETURN_PROD6">BGE_HCC_RX_RETURN_PROD6</dfn>		0x3C98</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD7" data-ref="_M/BGE_HCC_RX_RETURN_PROD7">BGE_HCC_RX_RETURN_PROD7</dfn>		0x3C9C</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD8" data-ref="_M/BGE_HCC_RX_RETURN_PROD8">BGE_HCC_RX_RETURN_PROD8</dfn>		0x3CA0</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD9" data-ref="_M/BGE_HCC_RX_RETURN_PROD9">BGE_HCC_RX_RETURN_PROD9</dfn>		0x3CA4</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD10" data-ref="_M/BGE_HCC_RX_RETURN_PROD10">BGE_HCC_RX_RETURN_PROD10</dfn>	0x3CA8</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD11" data-ref="_M/BGE_HCC_RX_RETURN_PROD11">BGE_HCC_RX_RETURN_PROD11</dfn>	0x3CAC</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD12" data-ref="_M/BGE_HCC_RX_RETURN_PROD12">BGE_HCC_RX_RETURN_PROD12</dfn>	0x3CB0</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD13" data-ref="_M/BGE_HCC_RX_RETURN_PROD13">BGE_HCC_RX_RETURN_PROD13</dfn>	0x3CB4</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD14" data-ref="_M/BGE_HCC_RX_RETURN_PROD14">BGE_HCC_RX_RETURN_PROD14</dfn>	0x3CB8</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_RX_RETURN_PROD15" data-ref="_M/BGE_HCC_RX_RETURN_PROD15">BGE_HCC_RX_RETURN_PROD15</dfn>	0x3CBC</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS0" data-ref="_M/BGE_HCC_TX_BD_CONS0">BGE_HCC_TX_BD_CONS0</dfn>		0x3CC0</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS1" data-ref="_M/BGE_HCC_TX_BD_CONS1">BGE_HCC_TX_BD_CONS1</dfn>		0x3CC4</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS2" data-ref="_M/BGE_HCC_TX_BD_CONS2">BGE_HCC_TX_BD_CONS2</dfn>		0x3CC8</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS3" data-ref="_M/BGE_HCC_TX_BD_CONS3">BGE_HCC_TX_BD_CONS3</dfn>		0x3CCC</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS4" data-ref="_M/BGE_HCC_TX_BD_CONS4">BGE_HCC_TX_BD_CONS4</dfn>		0x3CD0</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS5" data-ref="_M/BGE_HCC_TX_BD_CONS5">BGE_HCC_TX_BD_CONS5</dfn>		0x3CD4</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS6" data-ref="_M/BGE_HCC_TX_BD_CONS6">BGE_HCC_TX_BD_CONS6</dfn>		0x3CD8</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS7" data-ref="_M/BGE_HCC_TX_BD_CONS7">BGE_HCC_TX_BD_CONS7</dfn>		0x3CDC</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS8" data-ref="_M/BGE_HCC_TX_BD_CONS8">BGE_HCC_TX_BD_CONS8</dfn>		0x3CE0</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS9" data-ref="_M/BGE_HCC_TX_BD_CONS9">BGE_HCC_TX_BD_CONS9</dfn>		0x3CE4</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS10" data-ref="_M/BGE_HCC_TX_BD_CONS10">BGE_HCC_TX_BD_CONS10</dfn>		0x3CE8</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS11" data-ref="_M/BGE_HCC_TX_BD_CONS11">BGE_HCC_TX_BD_CONS11</dfn>		0x3CEC</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS12" data-ref="_M/BGE_HCC_TX_BD_CONS12">BGE_HCC_TX_BD_CONS12</dfn>		0x3CF0</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS13" data-ref="_M/BGE_HCC_TX_BD_CONS13">BGE_HCC_TX_BD_CONS13</dfn>		0x3CF4</u></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS14" data-ref="_M/BGE_HCC_TX_BD_CONS14">BGE_HCC_TX_BD_CONS14</dfn>		0x3CF8</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/BGE_HCC_TX_BD_CONS15" data-ref="_M/BGE_HCC_TX_BD_CONS15">BGE_HCC_TX_BD_CONS15</dfn>		0x3CFC</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td><i>/* Host coalescing mode register */</i></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_RESET" data-ref="_M/BGE_HCCMODE_RESET">BGE_HCCMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_ENABLE" data-ref="_M/BGE_HCCMODE_ENABLE">BGE_HCCMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1362">1362</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_ATTN" data-ref="_M/BGE_HCCMODE_ATTN">BGE_HCCMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_COAL_NOW" data-ref="_M/BGE_HCCMODE_COAL_NOW">BGE_HCCMODE_COAL_NOW</dfn>		0x00000008</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_MSI_BITS" data-ref="_M/BGE_HCCMODE_MSI_BITS">BGE_HCCMODE_MSI_BITS</dfn>		0x00000070</u></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_64BYTE" data-ref="_M/BGE_HCCMODE_64BYTE">BGE_HCCMODE_64BYTE</dfn>		0x00000080</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_32BYTE" data-ref="_M/BGE_HCCMODE_32BYTE">BGE_HCCMODE_32BYTE</dfn>		0x00000100</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_CLRTICK_RXBD" data-ref="_M/BGE_HCCMODE_CLRTICK_RXBD">BGE_HCCMODE_CLRTICK_RXBD</dfn>	0x00000200</u></td></tr>
<tr><th id="1368">1368</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_CLRTICK_TXBD" data-ref="_M/BGE_HCCMODE_CLRTICK_TXBD">BGE_HCCMODE_CLRTICK_TXBD</dfn>	0x00000400</u></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_NOINT_ON_NOW" data-ref="_M/BGE_HCCMODE_NOINT_ON_NOW">BGE_HCCMODE_NOINT_ON_NOW</dfn>	0x00000800</u></td></tr>
<tr><th id="1370">1370</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_NOINT_ON_FORCE" data-ref="_M/BGE_HCCMODE_NOINT_ON_FORCE">BGE_HCCMODE_NOINT_ON_FORCE</dfn>	0x00001000</u></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCMODE_STATBLK_SIZE" data-ref="_M/BGE_HCCMODE_STATBLK_SIZE">BGE_HCCMODE_STATBLK_SIZE</dfn>	0x00000180</u></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/BGE_STATBLKSZ_FULL" data-ref="_M/BGE_STATBLKSZ_FULL">BGE_STATBLKSZ_FULL</dfn>		0x00000000</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/BGE_STATBLKSZ_64BYTE" data-ref="_M/BGE_STATBLKSZ_64BYTE">BGE_STATBLKSZ_64BYTE</dfn>		0x00000080</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/BGE_STATBLKSZ_32BYTE" data-ref="_M/BGE_STATBLKSZ_32BYTE">BGE_STATBLKSZ_32BYTE</dfn>		0x00000100</u></td></tr>
<tr><th id="1377">1377</th><td></td></tr>
<tr><th id="1378">1378</th><td><i>/* Host coalescing status register */</i></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/BGE_HCCSTAT_ERROR" data-ref="_M/BGE_HCCSTAT_ERROR">BGE_HCCSTAT_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td><i>/* Flow attention register */</i></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_MB_LOWAT" data-ref="_M/BGE_FLOWATTN_MB_LOWAT">BGE_FLOWATTN_MB_LOWAT</dfn>		0x00000040</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_MEMARB" data-ref="_M/BGE_FLOWATTN_MEMARB">BGE_FLOWATTN_MEMARB</dfn>		0x00000080</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_HOSTCOAL" data-ref="_M/BGE_FLOWATTN_HOSTCOAL">BGE_FLOWATTN_HOSTCOAL</dfn>		0x00008000</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_DMADONE_DISCARD" data-ref="_M/BGE_FLOWATTN_DMADONE_DISCARD">BGE_FLOWATTN_DMADONE_DISCARD</dfn>	0x00010000</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RCB_INVAL" data-ref="_M/BGE_FLOWATTN_RCB_INVAL">BGE_FLOWATTN_RCB_INVAL</dfn>		0x00020000</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RXDATA_CORRUPT" data-ref="_M/BGE_FLOWATTN_RXDATA_CORRUPT">BGE_FLOWATTN_RXDATA_CORRUPT</dfn>	0x00040000</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RDBDI" data-ref="_M/BGE_FLOWATTN_RDBDI">BGE_FLOWATTN_RDBDI</dfn>		0x00080000</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RXLS" data-ref="_M/BGE_FLOWATTN_RXLS">BGE_FLOWATTN_RXLS</dfn>		0x00100000</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RXLP" data-ref="_M/BGE_FLOWATTN_RXLP">BGE_FLOWATTN_RXLP</dfn>		0x00200000</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RBDC" data-ref="_M/BGE_FLOWATTN_RBDC">BGE_FLOWATTN_RBDC</dfn>		0x00400000</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_RBDI" data-ref="_M/BGE_FLOWATTN_RBDI">BGE_FLOWATTN_RBDI</dfn>		0x00800000</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_SDC" data-ref="_M/BGE_FLOWATTN_SDC">BGE_FLOWATTN_SDC</dfn>		0x08000000</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_SDI" data-ref="_M/BGE_FLOWATTN_SDI">BGE_FLOWATTN_SDI</dfn>		0x10000000</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_SRS" data-ref="_M/BGE_FLOWATTN_SRS">BGE_FLOWATTN_SRS</dfn>		0x20000000</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_SBDC" data-ref="_M/BGE_FLOWATTN_SBDC">BGE_FLOWATTN_SBDC</dfn>		0x40000000</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/BGE_FLOWATTN_SBDI" data-ref="_M/BGE_FLOWATTN_SBDI">BGE_FLOWATTN_SBDI</dfn>		0x80000000</u></td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td><i>/*</i></td></tr>
<tr><th id="1400">1400</th><td><i> * Memory arbiter registers</i></td></tr>
<tr><th id="1401">1401</th><td><i> */</i></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/BGE_MARB_MODE" data-ref="_M/BGE_MARB_MODE">BGE_MARB_MODE</dfn>			0x4000</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/BGE_MARB_STATUS" data-ref="_M/BGE_MARB_STATUS">BGE_MARB_STATUS</dfn>			0x4004</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/BGE_MARB_TRAPADDR_HI" data-ref="_M/BGE_MARB_TRAPADDR_HI">BGE_MARB_TRAPADDR_HI</dfn>		0x4008</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/BGE_MARB_TRAPADDR_LO" data-ref="_M/BGE_MARB_TRAPADDR_LO">BGE_MARB_TRAPADDR_LO</dfn>		0x400C</u></td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td><i>/* Memory arbiter mode register */</i></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RESET" data-ref="_M/BGE_MARBMODE_RESET">BGE_MARBMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_ENABLE" data-ref="_M/BGE_MARBMODE_ENABLE">BGE_MARBMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_TX_ADDR_TRAP" data-ref="_M/BGE_MARBMODE_TX_ADDR_TRAP">BGE_MARBMODE_TX_ADDR_TRAP</dfn>	0x00000004</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RX_ADDR_TRAP" data-ref="_M/BGE_MARBMODE_RX_ADDR_TRAP">BGE_MARBMODE_RX_ADDR_TRAP</dfn>	0x00000008</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_DMAW1_TRAP" data-ref="_M/BGE_MARBMODE_DMAW1_TRAP">BGE_MARBMODE_DMAW1_TRAP</dfn>		0x00000010</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_DMAR1_TRAP" data-ref="_M/BGE_MARBMODE_DMAR1_TRAP">BGE_MARBMODE_DMAR1_TRAP</dfn>		0x00000020</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RXRISC_TRAP" data-ref="_M/BGE_MARBMODE_RXRISC_TRAP">BGE_MARBMODE_RXRISC_TRAP</dfn>	0x00000040</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_TXRISC_TRAP" data-ref="_M/BGE_MARBMODE_TXRISC_TRAP">BGE_MARBMODE_TXRISC_TRAP</dfn>	0x00000080</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_PCI_TRAP" data-ref="_M/BGE_MARBMODE_PCI_TRAP">BGE_MARBMODE_PCI_TRAP</dfn>		0x00000100</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_DMAR2_TRAP" data-ref="_M/BGE_MARBMODE_DMAR2_TRAP">BGE_MARBMODE_DMAR2_TRAP</dfn>		0x00000200</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RXQ_TRAP" data-ref="_M/BGE_MARBMODE_RXQ_TRAP">BGE_MARBMODE_RXQ_TRAP</dfn>		0x00000400</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RXDI1_TRAP" data-ref="_M/BGE_MARBMODE_RXDI1_TRAP">BGE_MARBMODE_RXDI1_TRAP</dfn>		0x00000800</u></td></tr>
<tr><th id="1420">1420</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_RXDI2_TRAP" data-ref="_M/BGE_MARBMODE_RXDI2_TRAP">BGE_MARBMODE_RXDI2_TRAP</dfn>		0x00001000</u></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_DC_GRPMEM_TRAP" data-ref="_M/BGE_MARBMODE_DC_GRPMEM_TRAP">BGE_MARBMODE_DC_GRPMEM_TRAP</dfn>	0x00002000</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_HCOAL_TRAP" data-ref="_M/BGE_MARBMODE_HCOAL_TRAP">BGE_MARBMODE_HCOAL_TRAP</dfn>		0x00004000</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_MBUF_TRAP" data-ref="_M/BGE_MARBMODE_MBUF_TRAP">BGE_MARBMODE_MBUF_TRAP</dfn>		0x00008000</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_TXDI_TRAP" data-ref="_M/BGE_MARBMODE_TXDI_TRAP">BGE_MARBMODE_TXDI_TRAP</dfn>		0x00010000</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_SDC_DMAC_TRAP" data-ref="_M/BGE_MARBMODE_SDC_DMAC_TRAP">BGE_MARBMODE_SDC_DMAC_TRAP</dfn>	0x00020000</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_TXBD_TRAP" data-ref="_M/BGE_MARBMODE_TXBD_TRAP">BGE_MARBMODE_TXBD_TRAP</dfn>		0x00040000</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_BUFFMAN_TRAP" data-ref="_M/BGE_MARBMODE_BUFFMAN_TRAP">BGE_MARBMODE_BUFFMAN_TRAP</dfn>	0x00080000</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_DMAW2_TRAP" data-ref="_M/BGE_MARBMODE_DMAW2_TRAP">BGE_MARBMODE_DMAW2_TRAP</dfn>		0x00100000</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_XTSSRAM_ROFLO_TRAP" data-ref="_M/BGE_MARBMODE_XTSSRAM_ROFLO_TRAP">BGE_MARBMODE_XTSSRAM_ROFLO_TRAP</dfn>	0x00200000</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_XTSSRAM_RUFLO_TRAP" data-ref="_M/BGE_MARBMODE_XTSSRAM_RUFLO_TRAP">BGE_MARBMODE_XTSSRAM_RUFLO_TRAP</dfn> 0x00400000</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_XTSSRAM_WOFLO_TRAP" data-ref="_M/BGE_MARBMODE_XTSSRAM_WOFLO_TRAP">BGE_MARBMODE_XTSSRAM_WOFLO_TRAP</dfn>	0x00800000</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_XTSSRAM_WUFLO_TRAP" data-ref="_M/BGE_MARBMODE_XTSSRAM_WUFLO_TRAP">BGE_MARBMODE_XTSSRAM_WUFLO_TRAP</dfn>	0x01000000</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBMODE_XTSSRAM_PERR_TRAP" data-ref="_M/BGE_MARBMODE_XTSSRAM_PERR_TRAP">BGE_MARBMODE_XTSSRAM_PERR_TRAP</dfn>	0x02000000</u></td></tr>
<tr><th id="1434">1434</th><td></td></tr>
<tr><th id="1435">1435</th><td><i>/* Memory arbiter status register */</i></td></tr>
<tr><th id="1436">1436</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_TX_ADDR_TRAP" data-ref="_M/BGE_MARBSTAT_TX_ADDR_TRAP">BGE_MARBSTAT_TX_ADDR_TRAP</dfn>	0x00000004</u></td></tr>
<tr><th id="1437">1437</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_RX_ADDR_TRAP" data-ref="_M/BGE_MARBSTAT_RX_ADDR_TRAP">BGE_MARBSTAT_RX_ADDR_TRAP</dfn>	0x00000008</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_DMAW1_TRAP" data-ref="_M/BGE_MARBSTAT_DMAW1_TRAP">BGE_MARBSTAT_DMAW1_TRAP</dfn>		0x00000010</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_DMAR1_TRAP" data-ref="_M/BGE_MARBSTAT_DMAR1_TRAP">BGE_MARBSTAT_DMAR1_TRAP</dfn>		0x00000020</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_RXRISC_TRAP" data-ref="_M/BGE_MARBSTAT_RXRISC_TRAP">BGE_MARBSTAT_RXRISC_TRAP</dfn>	0x00000040</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_TXRISC_TRAP" data-ref="_M/BGE_MARBSTAT_TXRISC_TRAP">BGE_MARBSTAT_TXRISC_TRAP</dfn>	0x00000080</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_PCI_TRAP" data-ref="_M/BGE_MARBSTAT_PCI_TRAP">BGE_MARBSTAT_PCI_TRAP</dfn>		0x00000100</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_DMAR2_TRAP" data-ref="_M/BGE_MARBSTAT_DMAR2_TRAP">BGE_MARBSTAT_DMAR2_TRAP</dfn>		0x00000200</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_RXQ_TRAP" data-ref="_M/BGE_MARBSTAT_RXQ_TRAP">BGE_MARBSTAT_RXQ_TRAP</dfn>		0x00000400</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_RXDI1_TRAP" data-ref="_M/BGE_MARBSTAT_RXDI1_TRAP">BGE_MARBSTAT_RXDI1_TRAP</dfn>		0x00000800</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_RXDI2_TRAP" data-ref="_M/BGE_MARBSTAT_RXDI2_TRAP">BGE_MARBSTAT_RXDI2_TRAP</dfn>		0x00001000</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_DC_GRPMEM_TRAP" data-ref="_M/BGE_MARBSTAT_DC_GRPMEM_TRAP">BGE_MARBSTAT_DC_GRPMEM_TRAP</dfn>	0x00002000</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_HCOAL_TRAP" data-ref="_M/BGE_MARBSTAT_HCOAL_TRAP">BGE_MARBSTAT_HCOAL_TRAP</dfn>		0x00004000</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_MBUF_TRAP" data-ref="_M/BGE_MARBSTAT_MBUF_TRAP">BGE_MARBSTAT_MBUF_TRAP</dfn>		0x00008000</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_TXDI_TRAP" data-ref="_M/BGE_MARBSTAT_TXDI_TRAP">BGE_MARBSTAT_TXDI_TRAP</dfn>		0x00010000</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_SDC_DMAC_TRAP" data-ref="_M/BGE_MARBSTAT_SDC_DMAC_TRAP">BGE_MARBSTAT_SDC_DMAC_TRAP</dfn>	0x00020000</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_TXBD_TRAP" data-ref="_M/BGE_MARBSTAT_TXBD_TRAP">BGE_MARBSTAT_TXBD_TRAP</dfn>		0x00040000</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_BUFFMAN_TRAP" data-ref="_M/BGE_MARBSTAT_BUFFMAN_TRAP">BGE_MARBSTAT_BUFFMAN_TRAP</dfn>	0x00080000</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_DMAW2_TRAP" data-ref="_M/BGE_MARBSTAT_DMAW2_TRAP">BGE_MARBSTAT_DMAW2_TRAP</dfn>		0x00100000</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_XTSSRAM_ROFLO_TRAP" data-ref="_M/BGE_MARBSTAT_XTSSRAM_ROFLO_TRAP">BGE_MARBSTAT_XTSSRAM_ROFLO_TRAP</dfn>	0x00200000</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_XTSSRAM_RUFLO_TRAP" data-ref="_M/BGE_MARBSTAT_XTSSRAM_RUFLO_TRAP">BGE_MARBSTAT_XTSSRAM_RUFLO_TRAP</dfn> 0x00400000</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_XTSSRAM_WOFLO_TRAP" data-ref="_M/BGE_MARBSTAT_XTSSRAM_WOFLO_TRAP">BGE_MARBSTAT_XTSSRAM_WOFLO_TRAP</dfn>	0x00800000</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_XTSSRAM_WUFLO_TRAP" data-ref="_M/BGE_MARBSTAT_XTSSRAM_WUFLO_TRAP">BGE_MARBSTAT_XTSSRAM_WUFLO_TRAP</dfn>	0x01000000</u></td></tr>
<tr><th id="1459">1459</th><td><u>#define <dfn class="macro" id="_M/BGE_MARBSTAT_XTSSRAM_PERR_TRAP" data-ref="_M/BGE_MARBSTAT_XTSSRAM_PERR_TRAP">BGE_MARBSTAT_XTSSRAM_PERR_TRAP</dfn>	0x02000000</u></td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><i>/*</i></td></tr>
<tr><th id="1462">1462</th><td><i> * Buffer manager control registers</i></td></tr>
<tr><th id="1463">1463</th><td><i> */</i></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MODE" data-ref="_M/BGE_BMAN_MODE">BGE_BMAN_MODE</dfn>			0x4400</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_STATUS" data-ref="_M/BGE_BMAN_STATUS">BGE_BMAN_STATUS</dfn>			0x4404</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MBUFPOOL_BASEADDR" data-ref="_M/BGE_BMAN_MBUFPOOL_BASEADDR">BGE_BMAN_MBUFPOOL_BASEADDR</dfn>	0x4408</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MBUFPOOL_LEN" data-ref="_M/BGE_BMAN_MBUFPOOL_LEN">BGE_BMAN_MBUFPOOL_LEN</dfn>		0x440C</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MBUFPOOL_READDMA_LOWAT" data-ref="_M/BGE_BMAN_MBUFPOOL_READDMA_LOWAT">BGE_BMAN_MBUFPOOL_READDMA_LOWAT</dfn>	0x4410</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MBUFPOOL_MACRX_LOWAT" data-ref="_M/BGE_BMAN_MBUFPOOL_MACRX_LOWAT">BGE_BMAN_MBUFPOOL_MACRX_LOWAT</dfn>	0x4414</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_MBUFPOOL_HIWAT" data-ref="_M/BGE_BMAN_MBUFPOOL_HIWAT">BGE_BMAN_MBUFPOOL_HIWAT</dfn>		0x4418</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_RXCPU_MBALLOC_REQ" data-ref="_M/BGE_BMAN_RXCPU_MBALLOC_REQ">BGE_BMAN_RXCPU_MBALLOC_REQ</dfn>	0x441C</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_RXCPU_MBALLOC_RESP" data-ref="_M/BGE_BMAN_RXCPU_MBALLOC_RESP">BGE_BMAN_RXCPU_MBALLOC_RESP</dfn>	0x4420</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_TXCPU_MBALLOC_REQ" data-ref="_M/BGE_BMAN_TXCPU_MBALLOC_REQ">BGE_BMAN_TXCPU_MBALLOC_REQ</dfn>	0x4424</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_TXCPU_MBALLOC_RESP" data-ref="_M/BGE_BMAN_TXCPU_MBALLOC_RESP">BGE_BMAN_TXCPU_MBALLOC_RESP</dfn>	0x4428</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_DMA_DESCPOOL_BASEADDR" data-ref="_M/BGE_BMAN_DMA_DESCPOOL_BASEADDR">BGE_BMAN_DMA_DESCPOOL_BASEADDR</dfn>	0x442C</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_DMA_DESCPOOL_LEN" data-ref="_M/BGE_BMAN_DMA_DESCPOOL_LEN">BGE_BMAN_DMA_DESCPOOL_LEN</dfn>	0x4430</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_DMA_DESCPOOL_LOWAT" data-ref="_M/BGE_BMAN_DMA_DESCPOOL_LOWAT">BGE_BMAN_DMA_DESCPOOL_LOWAT</dfn>	0x4434</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_DMA_DESCPOOL_HIWAT" data-ref="_M/BGE_BMAN_DMA_DESCPOOL_HIWAT">BGE_BMAN_DMA_DESCPOOL_HIWAT</dfn>	0x4438</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_RXCPU_DMAALLOC_REQ" data-ref="_M/BGE_BMAN_RXCPU_DMAALLOC_REQ">BGE_BMAN_RXCPU_DMAALLOC_REQ</dfn>	0x443C</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_RXCPU_DMAALLOC_RESP" data-ref="_M/BGE_BMAN_RXCPU_DMAALLOC_RESP">BGE_BMAN_RXCPU_DMAALLOC_RESP</dfn>	0x4440</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_TXCPU_DMAALLOC_REQ" data-ref="_M/BGE_BMAN_TXCPU_DMAALLOC_REQ">BGE_BMAN_TXCPU_DMAALLOC_REQ</dfn>	0x4444</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_TXCPU_DMALLLOC_RESP" data-ref="_M/BGE_BMAN_TXCPU_DMALLLOC_RESP">BGE_BMAN_TXCPU_DMALLLOC_RESP</dfn>	0x4448</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_HWDIAG_1" data-ref="_M/BGE_BMAN_HWDIAG_1">BGE_BMAN_HWDIAG_1</dfn>		0x444C</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_HWDIAG_2" data-ref="_M/BGE_BMAN_HWDIAG_2">BGE_BMAN_HWDIAG_2</dfn>		0x4450</u></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/BGE_BMAN_HWDIAG_3" data-ref="_M/BGE_BMAN_HWDIAG_3">BGE_BMAN_HWDIAG_3</dfn>		0x4454</u></td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td><i>/* Buffer manager mode register */</i></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANMODE_RESET" data-ref="_M/BGE_BMANMODE_RESET">BGE_BMANMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANMODE_ENABLE" data-ref="_M/BGE_BMANMODE_ENABLE">BGE_BMANMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANMODE_ATTN" data-ref="_M/BGE_BMANMODE_ATTN">BGE_BMANMODE_ATTN</dfn>		0x00000004</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANMODE_TESTMODE" data-ref="_M/BGE_BMANMODE_TESTMODE">BGE_BMANMODE_TESTMODE</dfn>		0x00000008</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANMODE_LOMBUF_ATTN" data-ref="_M/BGE_BMANMODE_LOMBUF_ATTN">BGE_BMANMODE_LOMBUF_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define	<dfn class="macro" id="_M/BGE_BMANMODE_NO_TX_UNDERRUN" data-ref="_M/BGE_BMANMODE_NO_TX_UNDERRUN">BGE_BMANMODE_NO_TX_UNDERRUN</dfn>	0x80000000</u></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><i>/* Buffer manager status register */</i></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANSTAT_ERRO" data-ref="_M/BGE_BMANSTAT_ERRO">BGE_BMANSTAT_ERRO</dfn>		0x00000004</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/BGE_BMANSTAT_LOWMBUF_ERROR" data-ref="_M/BGE_BMANSTAT_LOWMBUF_ERROR">BGE_BMANSTAT_LOWMBUF_ERROR</dfn>	0x00000010</u></td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td><i>/*</i></td></tr>
<tr><th id="1500">1500</th><td><i> * Read DMA Control registers</i></td></tr>
<tr><th id="1501">1501</th><td><i> */</i></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMA_MODE" data-ref="_M/BGE_RDMA_MODE">BGE_RDMA_MODE</dfn>			0x4800</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMA_STATUS" data-ref="_M/BGE_RDMA_STATUS">BGE_RDMA_STATUS</dfn>			0x4804</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_REG2" data-ref="_M/BGE_RDMA_RSRVCTRL_REG2">BGE_RDMA_RSRVCTRL_REG2</dfn>		0x4890</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_LSO_CRPTEN_CTRL_REG2" data-ref="_M/BGE_RDMA_LSO_CRPTEN_CTRL_REG2">BGE_RDMA_LSO_CRPTEN_CTRL_REG2</dfn>	0x48A0</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL" data-ref="_M/BGE_RDMA_RSRVCTRL">BGE_RDMA_RSRVCTRL</dfn>		0x4900</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_LSO_CRPTEN_CTRL" data-ref="_M/BGE_RDMA_LSO_CRPTEN_CTRL">BGE_RDMA_LSO_CRPTEN_CTRL</dfn>	0x4910</u></td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><i>/* Read DMA mode register */</i></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_RESET" data-ref="_M/BGE_RDMAMODE_RESET">BGE_RDMAMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_ENABLE" data-ref="_M/BGE_RDMAMODE_ENABLE">BGE_RDMAMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_TGT_ABRT_ATTN">BGE_RDMAMODE_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_MSTR_ABRT_ATTN">BGE_RDMAMODE_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_PERR_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_PERR_ATTN">BGE_RDMAMODE_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_ADDROFLOW_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_ADDROFLOW_ATTN">BGE_RDMAMODE_PCI_ADDROFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_FIFOOFLOW_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_FIFOOFLOW_ATTN">BGE_RDMAMODE_PCI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_FIFOUFLOW_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_FIFOUFLOW_ATTN">BGE_RDMAMODE_PCI_FIFOUFLOW_ATTN</dfn>	0x00000080</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_PCI_FIFOOREAD_ATTN" data-ref="_M/BGE_RDMAMODE_PCI_FIFOOREAD_ATTN">BGE_RDMAMODE_PCI_FIFOOREAD_ATTN</dfn>	0x00000100</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_LOCWRITE_TOOBIG" data-ref="_M/BGE_RDMAMODE_LOCWRITE_TOOBIG">BGE_RDMAMODE_LOCWRITE_TOOBIG</dfn>	0x00000200</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_ALL_ATTNS" data-ref="_M/BGE_RDMAMODE_ALL_ATTNS">BGE_RDMAMODE_ALL_ATTNS</dfn>		0x000003FC</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_BD_SBD_CRPT_ATTN" data-ref="_M/BGE_RDMAMODE_BD_SBD_CRPT_ATTN">BGE_RDMAMODE_BD_SBD_CRPT_ATTN</dfn>	0x00000800</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_MBUF_RBD_CRPT_ATTN" data-ref="_M/BGE_RDMAMODE_MBUF_RBD_CRPT_ATTN">BGE_RDMAMODE_MBUF_RBD_CRPT_ATTN</dfn>	0x00001000</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_MBUF_SBD_CRPT_ATTN" data-ref="_M/BGE_RDMAMODE_MBUF_SBD_CRPT_ATTN">BGE_RDMAMODE_MBUF_SBD_CRPT_ATTN</dfn>	0x00002000</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_FIFO_SIZE_128" data-ref="_M/BGE_RDMAMODE_FIFO_SIZE_128">BGE_RDMAMODE_FIFO_SIZE_128</dfn>	0x00020000</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_FIFO_LONG_BURST" data-ref="_M/BGE_RDMAMODE_FIFO_LONG_BURST">BGE_RDMAMODE_FIFO_LONG_BURST</dfn>	0x00030000</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMAMODE_JMB_2K_MMRR" data-ref="_M/BGE_RDMAMODE_JMB_2K_MMRR">BGE_RDMAMODE_JMB_2K_MMRR</dfn>	0x00800000</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMAMODE_MULT_DMA_RD_DIS" data-ref="_M/BGE_RDMAMODE_MULT_DMA_RD_DIS">BGE_RDMAMODE_MULT_DMA_RD_DIS</dfn>	0x01000000</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMAMODE_TSO4_ENABLE" data-ref="_M/BGE_RDMAMODE_TSO4_ENABLE">BGE_RDMAMODE_TSO4_ENABLE</dfn>	0x08000000</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMAMODE_TSO6_ENABLE" data-ref="_M/BGE_RDMAMODE_TSO6_ENABLE">BGE_RDMAMODE_TSO6_ENABLE</dfn>	0x10000000</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMAMODE_H2BNC_VLAN_DET" data-ref="_M/BGE_RDMAMODE_H2BNC_VLAN_DET">BGE_RDMAMODE_H2BNC_VLAN_DET</dfn>	0x20000000</u></td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><i>/* Read DMA status register */</i></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_TGT_ABRT_ATTN">BGE_RDMASTAT_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_MSTR_ABRT_ATTN">BGE_RDMASTAT_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_PERR_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_PERR_ATTN">BGE_RDMASTAT_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_ADDROFLOW_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_ADDROFLOW_ATTN">BGE_RDMASTAT_PCI_ADDROFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_FIFOOFLOW_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_FIFOOFLOW_ATTN">BGE_RDMASTAT_PCI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_FIFOUFLOW_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_FIFOUFLOW_ATTN">BGE_RDMASTAT_PCI_FIFOUFLOW_ATTN</dfn>	0x00000080</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_PCI_FIFOOREAD_ATTN" data-ref="_M/BGE_RDMASTAT_PCI_FIFOOREAD_ATTN">BGE_RDMASTAT_PCI_FIFOOREAD_ATTN</dfn>	0x00000100</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMASTAT_LOCWRITE_TOOBIG" data-ref="_M/BGE_RDMASTAT_LOCWRITE_TOOBIG">BGE_RDMASTAT_LOCWRITE_TOOBIG</dfn>	0x00000200</u></td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><i>/* Read DMA Reserved Control register */</i></td></tr>
<tr><th id="1543">1543</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_FIFO_OFLW_FIX" data-ref="_M/BGE_RDMA_RSRVCTRL_FIFO_OFLW_FIX">BGE_RDMA_RSRVCTRL_FIFO_OFLW_FIX</dfn>	0x00000004</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_FIFO_LWM_1_5K" data-ref="_M/BGE_RDMA_RSRVCTRL_FIFO_LWM_1_5K">BGE_RDMA_RSRVCTRL_FIFO_LWM_1_5K</dfn>	0x00000C00</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_FIFO_HWM_1_5K" data-ref="_M/BGE_RDMA_RSRVCTRL_FIFO_HWM_1_5K">BGE_RDMA_RSRVCTRL_FIFO_HWM_1_5K</dfn>	0x000C0000</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_TXMRGN_320B" data-ref="_M/BGE_RDMA_RSRVCTRL_TXMRGN_320B">BGE_RDMA_RSRVCTRL_TXMRGN_320B</dfn>	0x28000000</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_FIFO_LWM_MASK" data-ref="_M/BGE_RDMA_RSRVCTRL_FIFO_LWM_MASK">BGE_RDMA_RSRVCTRL_FIFO_LWM_MASK</dfn>	0x00000FF0</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_FIFO_HWM_MASK" data-ref="_M/BGE_RDMA_RSRVCTRL_FIFO_HWM_MASK">BGE_RDMA_RSRVCTRL_FIFO_HWM_MASK</dfn>	0x000FF000</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_RSRVCTRL_TXMRGN_MASK" data-ref="_M/BGE_RDMA_RSRVCTRL_TXMRGN_MASK">BGE_RDMA_RSRVCTRL_TXMRGN_MASK</dfn>	0xFFE00000</u></td></tr>
<tr><th id="1550">1550</th><td></td></tr>
<tr><th id="1551">1551</th><td><i>/* Read DMA Corruption Enable Control register */</i></td></tr>
<tr><th id="1552">1552</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_512" data-ref="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_512">BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_512</dfn>	0x00020000</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_4K" data-ref="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_4K">BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_BD_4K</dfn>	0x00030000</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_LSO_4K" data-ref="_M/BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_LSO_4K">BGE_RDMA_LSO_CRPTEN_CTRL_BLEN_LSO_4K</dfn>	0x000C0000</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMA_TX_LENGTH_WA_5719" data-ref="_M/BGE_RDMA_TX_LENGTH_WA_5719">BGE_RDMA_TX_LENGTH_WA_5719</dfn>		0x02000000</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMA_TX_LENGTH_WA_5720" data-ref="_M/BGE_RDMA_TX_LENGTH_WA_5720">BGE_RDMA_TX_LENGTH_WA_5720</dfn>		0x00200000</u></td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><i>/* BD Read DMA Mode register */</i></td></tr>
<tr><th id="1559">1559</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_BD_MODE" data-ref="_M/BGE_RDMA_BD_MODE">BGE_RDMA_BD_MODE</dfn>		0x4A00</u></td></tr>
<tr><th id="1560">1560</th><td><i>/* BD Read DMA Mode status register */</i></td></tr>
<tr><th id="1561">1561</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_BD_STATUS" data-ref="_M/BGE_RDMA_BD_STATUS">BGE_RDMA_BD_STATUS</dfn>		0x4A04</u></td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_BD_MODE_RESET" data-ref="_M/BGE_RDMA_BD_MODE_RESET">BGE_RDMA_BD_MODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_BD_MODE_ENABLE" data-ref="_M/BGE_RDMA_BD_MODE_ENABLE">BGE_RDMA_BD_MODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td><i>/* Non-LSO Read DMA Mode register */</i></td></tr>
<tr><th id="1567">1567</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_NON_LSO_MODE" data-ref="_M/BGE_RDMA_NON_LSO_MODE">BGE_RDMA_NON_LSO_MODE</dfn>		0x4B00</u></td></tr>
<tr><th id="1568">1568</th><td><i>/* Non-LSO Read DMA Mode status register */</i></td></tr>
<tr><th id="1569">1569</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_NON_LSO_STATUS" data-ref="_M/BGE_RDMA_NON_LSO_STATUS">BGE_RDMA_NON_LSO_STATUS</dfn>		0x4B04</u></td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_NON_LSO_MODE_RESET" data-ref="_M/BGE_RDMA_NON_LSO_MODE_RESET">BGE_RDMA_NON_LSO_MODE_RESET</dfn>	0x00000001</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define	<dfn class="macro" id="_M/BGE_RDMA_NON_LSO_MODE_ENABLE" data-ref="_M/BGE_RDMA_NON_LSO_MODE_ENABLE">BGE_RDMA_NON_LSO_MODE_ENABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/BGE_RDMA_LENGTH" data-ref="_M/BGE_RDMA_LENGTH">BGE_RDMA_LENGTH</dfn>			0x4BE0</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/BGE_NUM_RDMA_CHANNELS" data-ref="_M/BGE_NUM_RDMA_CHANNELS">BGE_NUM_RDMA_CHANNELS</dfn>		4</u></td></tr>
<tr><th id="1576">1576</th><td></td></tr>
<tr><th id="1577">1577</th><td><i>/*</i></td></tr>
<tr><th id="1578">1578</th><td><i> * Write DMA control registers</i></td></tr>
<tr><th id="1579">1579</th><td><i> */</i></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMA_MODE" data-ref="_M/BGE_WDMA_MODE">BGE_WDMA_MODE</dfn>			0x4C00</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMA_STATUS" data-ref="_M/BGE_WDMA_STATUS">BGE_WDMA_STATUS</dfn>			0x4C04</u></td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td><i>/* Write DMA mode register */</i></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_RESET" data-ref="_M/BGE_WDMAMODE_RESET">BGE_WDMAMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_ENABLE" data-ref="_M/BGE_WDMAMODE_ENABLE">BGE_WDMAMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_TGT_ABRT_ATTN">BGE_WDMAMODE_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_MSTR_ABRT_ATTN">BGE_WDMAMODE_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_PERR_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_PERR_ATTN">BGE_WDMAMODE_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_ADDROFLOW_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_ADDROFLOW_ATTN">BGE_WDMAMODE_PCI_ADDROFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_FIFOOFLOW_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_FIFOOFLOW_ATTN">BGE_WDMAMODE_PCI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_FIFOUFLOW_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_FIFOUFLOW_ATTN">BGE_WDMAMODE_PCI_FIFOUFLOW_ATTN</dfn>	0x00000080</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_PCI_FIFOOREAD_ATTN" data-ref="_M/BGE_WDMAMODE_PCI_FIFOOREAD_ATTN">BGE_WDMAMODE_PCI_FIFOOREAD_ATTN</dfn>	0x00000100</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_LOCREAD_TOOBIG" data-ref="_M/BGE_WDMAMODE_LOCREAD_TOOBIG">BGE_WDMAMODE_LOCREAD_TOOBIG</dfn>	0x00000200</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_ALL_ATTNS" data-ref="_M/BGE_WDMAMODE_ALL_ATTNS">BGE_WDMAMODE_ALL_ATTNS</dfn>		0x000003FC</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMAMODE_STATUS_TAG_FIX" data-ref="_M/BGE_WDMAMODE_STATUS_TAG_FIX">BGE_WDMAMODE_STATUS_TAG_FIX</dfn>	0x20000000</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define	<dfn class="macro" id="_M/BGE_WDMAMODE_BURST_ALL_DATA" data-ref="_M/BGE_WDMAMODE_BURST_ALL_DATA">BGE_WDMAMODE_BURST_ALL_DATA</dfn>	0xC0000000</u></td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td><i>/* Write DMA status register */</i></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_TGT_ABRT_ATTN">BGE_WDMASTAT_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_MSTR_ABRT_ATTN">BGE_WDMASTAT_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_PERR_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_PERR_ATTN">BGE_WDMASTAT_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_ADDROFLOW_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_ADDROFLOW_ATTN">BGE_WDMASTAT_PCI_ADDROFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_FIFOOFLOW_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_FIFOOFLOW_ATTN">BGE_WDMASTAT_PCI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_FIFOUFLOW_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_FIFOUFLOW_ATTN">BGE_WDMASTAT_PCI_FIFOUFLOW_ATTN</dfn>	0x00000080</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_PCI_FIFOOREAD_ATTN" data-ref="_M/BGE_WDMASTAT_PCI_FIFOOREAD_ATTN">BGE_WDMASTAT_PCI_FIFOOREAD_ATTN</dfn>	0x00000100</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/BGE_WDMASTAT_LOCREAD_TOOBIG" data-ref="_M/BGE_WDMASTAT_LOCREAD_TOOBIG">BGE_WDMASTAT_LOCREAD_TOOBIG</dfn>	0x00000200</u></td></tr>
<tr><th id="1607">1607</th><td></td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td><i>/*</i></td></tr>
<tr><th id="1610">1610</th><td><i> * RX CPU registers</i></td></tr>
<tr><th id="1611">1611</th><td><i> */</i></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPU_MODE" data-ref="_M/BGE_RXCPU_MODE">BGE_RXCPU_MODE</dfn>			0x5000</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPU_STATUS" data-ref="_M/BGE_RXCPU_STATUS">BGE_RXCPU_STATUS</dfn>		0x5004</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPU_PC" data-ref="_M/BGE_RXCPU_PC">BGE_RXCPU_PC</dfn>			0x501C</u></td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td><i>/* RX CPU mode register */</i></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_RESET" data-ref="_M/BGE_RXCPUMODE_RESET">BGE_RXCPUMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_SINGLESTEP" data-ref="_M/BGE_RXCPUMODE_SINGLESTEP">BGE_RXCPUMODE_SINGLESTEP</dfn>	0x00000002</u></td></tr>
<tr><th id="1619">1619</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_P0_DATAHLT_ENB" data-ref="_M/BGE_RXCPUMODE_P0_DATAHLT_ENB">BGE_RXCPUMODE_P0_DATAHLT_ENB</dfn>	0x00000004</u></td></tr>
<tr><th id="1620">1620</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_P0_INSTRHLT_ENB" data-ref="_M/BGE_RXCPUMODE_P0_INSTRHLT_ENB">BGE_RXCPUMODE_P0_INSTRHLT_ENB</dfn>	0x00000008</u></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_WR_POSTBUF_ENB" data-ref="_M/BGE_RXCPUMODE_WR_POSTBUF_ENB">BGE_RXCPUMODE_WR_POSTBUF_ENB</dfn>	0x00000010</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_DATACACHE_ENB" data-ref="_M/BGE_RXCPUMODE_DATACACHE_ENB">BGE_RXCPUMODE_DATACACHE_ENB</dfn>	0x00000020</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_ROMFAIL" data-ref="_M/BGE_RXCPUMODE_ROMFAIL">BGE_RXCPUMODE_ROMFAIL</dfn>		0x00000040</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_WATCHDOG_ENB" data-ref="_M/BGE_RXCPUMODE_WATCHDOG_ENB">BGE_RXCPUMODE_WATCHDOG_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="1625">1625</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_INSTRCACHE_PRF" data-ref="_M/BGE_RXCPUMODE_INSTRCACHE_PRF">BGE_RXCPUMODE_INSTRCACHE_PRF</dfn>	0x00000100</u></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_INSTRCACHE_FLUSH" data-ref="_M/BGE_RXCPUMODE_INSTRCACHE_FLUSH">BGE_RXCPUMODE_INSTRCACHE_FLUSH</dfn>	0x00000200</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_HALTCPU" data-ref="_M/BGE_RXCPUMODE_HALTCPU">BGE_RXCPUMODE_HALTCPU</dfn>		0x00000400</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_INVDATAHLT_ENB" data-ref="_M/BGE_RXCPUMODE_INVDATAHLT_ENB">BGE_RXCPUMODE_INVDATAHLT_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_MADDRTRAPHLT_ENB" data-ref="_M/BGE_RXCPUMODE_MADDRTRAPHLT_ENB">BGE_RXCPUMODE_MADDRTRAPHLT_ENB</dfn>	0x00001000</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUMODE_RADDRTRAPHLT_ENB" data-ref="_M/BGE_RXCPUMODE_RADDRTRAPHLT_ENB">BGE_RXCPUMODE_RADDRTRAPHLT_ENB</dfn>	0x00002000</u></td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td><i>/* RX CPU status register */</i></td></tr>
<tr><th id="1633">1633</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_HW_BREAKPOINT" data-ref="_M/BGE_RXCPUSTAT_HW_BREAKPOINT">BGE_RXCPUSTAT_HW_BREAKPOINT</dfn>	0x00000001</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_HLTINSTR_EXECUTED" data-ref="_M/BGE_RXCPUSTAT_HLTINSTR_EXECUTED">BGE_RXCPUSTAT_HLTINSTR_EXECUTED</dfn>	0x00000002</u></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_INVALID_INSTR" data-ref="_M/BGE_RXCPUSTAT_INVALID_INSTR">BGE_RXCPUSTAT_INVALID_INSTR</dfn>	0x00000004</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_P0_DATAREF" data-ref="_M/BGE_RXCPUSTAT_P0_DATAREF">BGE_RXCPUSTAT_P0_DATAREF</dfn>	0x00000008</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_P0_INSTRREF" data-ref="_M/BGE_RXCPUSTAT_P0_INSTRREF">BGE_RXCPUSTAT_P0_INSTRREF</dfn>	0x00000010</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_INVALID_DATAACC" data-ref="_M/BGE_RXCPUSTAT_INVALID_DATAACC">BGE_RXCPUSTAT_INVALID_DATAACC</dfn>	0x00000020</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_INVALID_INSTRFTCH" data-ref="_M/BGE_RXCPUSTAT_INVALID_INSTRFTCH">BGE_RXCPUSTAT_INVALID_INSTRFTCH</dfn>	0x00000040</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_BAD_MEMALIGN" data-ref="_M/BGE_RXCPUSTAT_BAD_MEMALIGN">BGE_RXCPUSTAT_BAD_MEMALIGN</dfn>	0x00000080</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_MADDR_TRAP" data-ref="_M/BGE_RXCPUSTAT_MADDR_TRAP">BGE_RXCPUSTAT_MADDR_TRAP</dfn>	0x00000100</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_REGADDR_TRAP" data-ref="_M/BGE_RXCPUSTAT_REGADDR_TRAP">BGE_RXCPUSTAT_REGADDR_TRAP</dfn>	0x00000200</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_DATAACC_STALL" data-ref="_M/BGE_RXCPUSTAT_DATAACC_STALL">BGE_RXCPUSTAT_DATAACC_STALL</dfn>	0x00001000</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_INSTRFETCH_STALL" data-ref="_M/BGE_RXCPUSTAT_INSTRFETCH_STALL">BGE_RXCPUSTAT_INSTRFETCH_STALL</dfn>	0x00002000</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_MA_WR_FIFOOFLOW" data-ref="_M/BGE_RXCPUSTAT_MA_WR_FIFOOFLOW">BGE_RXCPUSTAT_MA_WR_FIFOOFLOW</dfn>	0x08000000</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_MA_RD_FIFOOFLOW" data-ref="_M/BGE_RXCPUSTAT_MA_RD_FIFOOFLOW">BGE_RXCPUSTAT_MA_RD_FIFOOFLOW</dfn>	0x10000000</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_MA_DATAMASK_OFLOW" data-ref="_M/BGE_RXCPUSTAT_MA_DATAMASK_OFLOW">BGE_RXCPUSTAT_MA_DATAMASK_OFLOW</dfn>	0x20000000</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_MA_REQ_FIFOOFLOW" data-ref="_M/BGE_RXCPUSTAT_MA_REQ_FIFOOFLOW">BGE_RXCPUSTAT_MA_REQ_FIFOOFLOW</dfn>	0x40000000</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/BGE_RXCPUSTAT_BLOCKING_READ" data-ref="_M/BGE_RXCPUSTAT_BLOCKING_READ">BGE_RXCPUSTAT_BLOCKING_READ</dfn>	0x80000000</u></td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td><i>/*</i></td></tr>
<tr><th id="1652">1652</th><td><i> * V? CPU registers</i></td></tr>
<tr><th id="1653">1653</th><td><i> */</i></td></tr>
<tr><th id="1654">1654</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_STATUS" data-ref="_M/BGE_VCPU_STATUS">BGE_VCPU_STATUS</dfn>			0x5100</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_EXT_CTRL" data-ref="_M/BGE_VCPU_EXT_CTRL">BGE_VCPU_EXT_CTRL</dfn>		0x6890</u></td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_STATUS_INIT_DONE" data-ref="_M/BGE_VCPU_STATUS_INIT_DONE">BGE_VCPU_STATUS_INIT_DONE</dfn>	0x04000000</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_STATUS_DRV_RESET" data-ref="_M/BGE_VCPU_STATUS_DRV_RESET">BGE_VCPU_STATUS_DRV_RESET</dfn> 	0x08000000</u></td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_EXT_CTRL_HALT_CPU" data-ref="_M/BGE_VCPU_EXT_CTRL_HALT_CPU">BGE_VCPU_EXT_CTRL_HALT_CPU</dfn>	0x00400000</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define	<dfn class="macro" id="_M/BGE_VCPU_EXT_CTRL_DISABLE_WOL" data-ref="_M/BGE_VCPU_EXT_CTRL_DISABLE_WOL">BGE_VCPU_EXT_CTRL_DISABLE_WOL</dfn>	0x20000000</u></td></tr>
<tr><th id="1662">1662</th><td></td></tr>
<tr><th id="1663">1663</th><td><i>/*</i></td></tr>
<tr><th id="1664">1664</th><td><i> * TX CPU registers</i></td></tr>
<tr><th id="1665">1665</th><td><i> */</i></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPU_MODE" data-ref="_M/BGE_TXCPU_MODE">BGE_TXCPU_MODE</dfn>			0x5400</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPU_STATUS" data-ref="_M/BGE_TXCPU_STATUS">BGE_TXCPU_STATUS</dfn>		0x5404</u></td></tr>
<tr><th id="1668">1668</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPU_PC" data-ref="_M/BGE_TXCPU_PC">BGE_TXCPU_PC</dfn>			0x541C</u></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><i>/* TX CPU mode register */</i></td></tr>
<tr><th id="1671">1671</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_RESET" data-ref="_M/BGE_TXCPUMODE_RESET">BGE_TXCPUMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1672">1672</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_SINGLESTEP" data-ref="_M/BGE_TXCPUMODE_SINGLESTEP">BGE_TXCPUMODE_SINGLESTEP</dfn>	0x00000002</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_P0_DATAHLT_ENB" data-ref="_M/BGE_TXCPUMODE_P0_DATAHLT_ENB">BGE_TXCPUMODE_P0_DATAHLT_ENB</dfn>	0x00000004</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_P0_INSTRHLT_ENB" data-ref="_M/BGE_TXCPUMODE_P0_INSTRHLT_ENB">BGE_TXCPUMODE_P0_INSTRHLT_ENB</dfn>	0x00000008</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_WR_POSTBUF_ENB" data-ref="_M/BGE_TXCPUMODE_WR_POSTBUF_ENB">BGE_TXCPUMODE_WR_POSTBUF_ENB</dfn>	0x00000010</u></td></tr>
<tr><th id="1676">1676</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_DATACACHE_ENB" data-ref="_M/BGE_TXCPUMODE_DATACACHE_ENB">BGE_TXCPUMODE_DATACACHE_ENB</dfn>	0x00000020</u></td></tr>
<tr><th id="1677">1677</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_ROMFAIL" data-ref="_M/BGE_TXCPUMODE_ROMFAIL">BGE_TXCPUMODE_ROMFAIL</dfn>		0x00000040</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_WATCHDOG_ENB" data-ref="_M/BGE_TXCPUMODE_WATCHDOG_ENB">BGE_TXCPUMODE_WATCHDOG_ENB</dfn>	0x00000080</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_INSTRCACHE_PRF" data-ref="_M/BGE_TXCPUMODE_INSTRCACHE_PRF">BGE_TXCPUMODE_INSTRCACHE_PRF</dfn>	0x00000100</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_INSTRCACHE_FLUSH" data-ref="_M/BGE_TXCPUMODE_INSTRCACHE_FLUSH">BGE_TXCPUMODE_INSTRCACHE_FLUSH</dfn>	0x00000200</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_HALTCPU" data-ref="_M/BGE_TXCPUMODE_HALTCPU">BGE_TXCPUMODE_HALTCPU</dfn>		0x00000400</u></td></tr>
<tr><th id="1682">1682</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_INVDATAHLT_ENB" data-ref="_M/BGE_TXCPUMODE_INVDATAHLT_ENB">BGE_TXCPUMODE_INVDATAHLT_ENB</dfn>	0x00000800</u></td></tr>
<tr><th id="1683">1683</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUMODE_MADDRTRAPHLT_ENB" data-ref="_M/BGE_TXCPUMODE_MADDRTRAPHLT_ENB">BGE_TXCPUMODE_MADDRTRAPHLT_ENB</dfn>	0x00001000</u></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><i>/* TX CPU status register */</i></td></tr>
<tr><th id="1686">1686</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_HW_BREAKPOINT" data-ref="_M/BGE_TXCPUSTAT_HW_BREAKPOINT">BGE_TXCPUSTAT_HW_BREAKPOINT</dfn>	0x00000001</u></td></tr>
<tr><th id="1687">1687</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_HLTINSTR_EXECUTED" data-ref="_M/BGE_TXCPUSTAT_HLTINSTR_EXECUTED">BGE_TXCPUSTAT_HLTINSTR_EXECUTED</dfn>	0x00000002</u></td></tr>
<tr><th id="1688">1688</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_INVALID_INSTR" data-ref="_M/BGE_TXCPUSTAT_INVALID_INSTR">BGE_TXCPUSTAT_INVALID_INSTR</dfn>	0x00000004</u></td></tr>
<tr><th id="1689">1689</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_P0_DATAREF" data-ref="_M/BGE_TXCPUSTAT_P0_DATAREF">BGE_TXCPUSTAT_P0_DATAREF</dfn>	0x00000008</u></td></tr>
<tr><th id="1690">1690</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_P0_INSTRREF" data-ref="_M/BGE_TXCPUSTAT_P0_INSTRREF">BGE_TXCPUSTAT_P0_INSTRREF</dfn>	0x00000010</u></td></tr>
<tr><th id="1691">1691</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_INVALID_DATAACC" data-ref="_M/BGE_TXCPUSTAT_INVALID_DATAACC">BGE_TXCPUSTAT_INVALID_DATAACC</dfn>	0x00000020</u></td></tr>
<tr><th id="1692">1692</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_INVALID_INSTRFTCH" data-ref="_M/BGE_TXCPUSTAT_INVALID_INSTRFTCH">BGE_TXCPUSTAT_INVALID_INSTRFTCH</dfn>	0x00000040</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_BAD_MEMALIGN" data-ref="_M/BGE_TXCPUSTAT_BAD_MEMALIGN">BGE_TXCPUSTAT_BAD_MEMALIGN</dfn>	0x00000080</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_MADDR_TRAP" data-ref="_M/BGE_TXCPUSTAT_MADDR_TRAP">BGE_TXCPUSTAT_MADDR_TRAP</dfn>	0x00000100</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_REGADDR_TRAP" data-ref="_M/BGE_TXCPUSTAT_REGADDR_TRAP">BGE_TXCPUSTAT_REGADDR_TRAP</dfn>	0x00000200</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_DATAACC_STALL" data-ref="_M/BGE_TXCPUSTAT_DATAACC_STALL">BGE_TXCPUSTAT_DATAACC_STALL</dfn>	0x00001000</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_INSTRFETCH_STALL" data-ref="_M/BGE_TXCPUSTAT_INSTRFETCH_STALL">BGE_TXCPUSTAT_INSTRFETCH_STALL</dfn>	0x00002000</u></td></tr>
<tr><th id="1698">1698</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_MA_WR_FIFOOFLOW" data-ref="_M/BGE_TXCPUSTAT_MA_WR_FIFOOFLOW">BGE_TXCPUSTAT_MA_WR_FIFOOFLOW</dfn>	0x08000000</u></td></tr>
<tr><th id="1699">1699</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_MA_RD_FIFOOFLOW" data-ref="_M/BGE_TXCPUSTAT_MA_RD_FIFOOFLOW">BGE_TXCPUSTAT_MA_RD_FIFOOFLOW</dfn>	0x10000000</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_MA_DATAMASK_OFLOW" data-ref="_M/BGE_TXCPUSTAT_MA_DATAMASK_OFLOW">BGE_TXCPUSTAT_MA_DATAMASK_OFLOW</dfn>	0x20000000</u></td></tr>
<tr><th id="1701">1701</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_MA_REQ_FIFOOFLOW" data-ref="_M/BGE_TXCPUSTAT_MA_REQ_FIFOOFLOW">BGE_TXCPUSTAT_MA_REQ_FIFOOFLOW</dfn>	0x40000000</u></td></tr>
<tr><th id="1702">1702</th><td><u>#define <dfn class="macro" id="_M/BGE_TXCPUSTAT_BLOCKING_READ" data-ref="_M/BGE_TXCPUSTAT_BLOCKING_READ">BGE_TXCPUSTAT_BLOCKING_READ</dfn>	0x80000000</u></td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td></td></tr>
<tr><th id="1705">1705</th><td><i>/*</i></td></tr>
<tr><th id="1706">1706</th><td><i> * Low priority mailbox registers</i></td></tr>
<tr><th id="1707">1707</th><td><i> */</i></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ0_HI" data-ref="_M/BGE_LPMBX_IRQ0_HI">BGE_LPMBX_IRQ0_HI</dfn>		0x5800</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ0_LO" data-ref="_M/BGE_LPMBX_IRQ0_LO">BGE_LPMBX_IRQ0_LO</dfn>		0x5804</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ1_HI" data-ref="_M/BGE_LPMBX_IRQ1_HI">BGE_LPMBX_IRQ1_HI</dfn>		0x5808</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ1_LO" data-ref="_M/BGE_LPMBX_IRQ1_LO">BGE_LPMBX_IRQ1_LO</dfn>		0x580C</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ2_HI" data-ref="_M/BGE_LPMBX_IRQ2_HI">BGE_LPMBX_IRQ2_HI</dfn>		0x5810</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ2_LO" data-ref="_M/BGE_LPMBX_IRQ2_LO">BGE_LPMBX_IRQ2_LO</dfn>		0x5814</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ3_HI" data-ref="_M/BGE_LPMBX_IRQ3_HI">BGE_LPMBX_IRQ3_HI</dfn>		0x5818</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_IRQ3_LO" data-ref="_M/BGE_LPMBX_IRQ3_LO">BGE_LPMBX_IRQ3_LO</dfn>		0x581C</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN0_HI" data-ref="_M/BGE_LPMBX_GEN0_HI">BGE_LPMBX_GEN0_HI</dfn>		0x5820</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN0_LO" data-ref="_M/BGE_LPMBX_GEN0_LO">BGE_LPMBX_GEN0_LO</dfn>		0x5824</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN1_HI" data-ref="_M/BGE_LPMBX_GEN1_HI">BGE_LPMBX_GEN1_HI</dfn>		0x5828</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN1_LO" data-ref="_M/BGE_LPMBX_GEN1_LO">BGE_LPMBX_GEN1_LO</dfn>		0x582C</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN2_HI" data-ref="_M/BGE_LPMBX_GEN2_HI">BGE_LPMBX_GEN2_HI</dfn>		0x5830</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN2_LO" data-ref="_M/BGE_LPMBX_GEN2_LO">BGE_LPMBX_GEN2_LO</dfn>		0x5834</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN3_HI" data-ref="_M/BGE_LPMBX_GEN3_HI">BGE_LPMBX_GEN3_HI</dfn>		0x5828</u></td></tr>
<tr><th id="1723">1723</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN3_LO" data-ref="_M/BGE_LPMBX_GEN3_LO">BGE_LPMBX_GEN3_LO</dfn>		0x582C</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN4_HI" data-ref="_M/BGE_LPMBX_GEN4_HI">BGE_LPMBX_GEN4_HI</dfn>		0x5840</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN4_LO" data-ref="_M/BGE_LPMBX_GEN4_LO">BGE_LPMBX_GEN4_LO</dfn>		0x5844</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN5_HI" data-ref="_M/BGE_LPMBX_GEN5_HI">BGE_LPMBX_GEN5_HI</dfn>		0x5848</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN5_LO" data-ref="_M/BGE_LPMBX_GEN5_LO">BGE_LPMBX_GEN5_LO</dfn>		0x584C</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN6_HI" data-ref="_M/BGE_LPMBX_GEN6_HI">BGE_LPMBX_GEN6_HI</dfn>		0x5850</u></td></tr>
<tr><th id="1729">1729</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN6_LO" data-ref="_M/BGE_LPMBX_GEN6_LO">BGE_LPMBX_GEN6_LO</dfn>		0x5854</u></td></tr>
<tr><th id="1730">1730</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN7_HI" data-ref="_M/BGE_LPMBX_GEN7_HI">BGE_LPMBX_GEN7_HI</dfn>		0x5858</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_GEN7_LO" data-ref="_M/BGE_LPMBX_GEN7_LO">BGE_LPMBX_GEN7_LO</dfn>		0x585C</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RELOAD_STATS_HI" data-ref="_M/BGE_LPMBX_RELOAD_STATS_HI">BGE_LPMBX_RELOAD_STATS_HI</dfn>	0x5860</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RELOAD_STATS_LO" data-ref="_M/BGE_LPMBX_RELOAD_STATS_LO">BGE_LPMBX_RELOAD_STATS_LO</dfn>	0x5864</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_STD_PROD_HI" data-ref="_M/BGE_LPMBX_RX_STD_PROD_HI">BGE_LPMBX_RX_STD_PROD_HI</dfn>	0x5868</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_STD_PROD_LO" data-ref="_M/BGE_LPMBX_RX_STD_PROD_LO">BGE_LPMBX_RX_STD_PROD_LO</dfn>	0x586C</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_JUMBO_PROD_HI" data-ref="_M/BGE_LPMBX_RX_JUMBO_PROD_HI">BGE_LPMBX_RX_JUMBO_PROD_HI</dfn>	0x5870</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_JUMBO_PROD_LO" data-ref="_M/BGE_LPMBX_RX_JUMBO_PROD_LO">BGE_LPMBX_RX_JUMBO_PROD_LO</dfn>	0x5874</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_MINI_PROD_HI" data-ref="_M/BGE_LPMBX_RX_MINI_PROD_HI">BGE_LPMBX_RX_MINI_PROD_HI</dfn>	0x5878</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_MINI_PROD_LO" data-ref="_M/BGE_LPMBX_RX_MINI_PROD_LO">BGE_LPMBX_RX_MINI_PROD_LO</dfn>	0x587C</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS0_HI" data-ref="_M/BGE_LPMBX_RX_CONS0_HI">BGE_LPMBX_RX_CONS0_HI</dfn>		0x5880</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS0_LO" data-ref="_M/BGE_LPMBX_RX_CONS0_LO">BGE_LPMBX_RX_CONS0_LO</dfn>		0x5884</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS1_HI" data-ref="_M/BGE_LPMBX_RX_CONS1_HI">BGE_LPMBX_RX_CONS1_HI</dfn>		0x5888</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS1_LO" data-ref="_M/BGE_LPMBX_RX_CONS1_LO">BGE_LPMBX_RX_CONS1_LO</dfn>		0x588C</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS2_HI" data-ref="_M/BGE_LPMBX_RX_CONS2_HI">BGE_LPMBX_RX_CONS2_HI</dfn>		0x5890</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS2_LO" data-ref="_M/BGE_LPMBX_RX_CONS2_LO">BGE_LPMBX_RX_CONS2_LO</dfn>		0x5894</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS3_HI" data-ref="_M/BGE_LPMBX_RX_CONS3_HI">BGE_LPMBX_RX_CONS3_HI</dfn>		0x5898</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS3_LO" data-ref="_M/BGE_LPMBX_RX_CONS3_LO">BGE_LPMBX_RX_CONS3_LO</dfn>		0x589C</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS4_HI" data-ref="_M/BGE_LPMBX_RX_CONS4_HI">BGE_LPMBX_RX_CONS4_HI</dfn>		0x58A0</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS4_LO" data-ref="_M/BGE_LPMBX_RX_CONS4_LO">BGE_LPMBX_RX_CONS4_LO</dfn>		0x58A4</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS5_HI" data-ref="_M/BGE_LPMBX_RX_CONS5_HI">BGE_LPMBX_RX_CONS5_HI</dfn>		0x58A8</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS5_LO" data-ref="_M/BGE_LPMBX_RX_CONS5_LO">BGE_LPMBX_RX_CONS5_LO</dfn>		0x58AC</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS6_HI" data-ref="_M/BGE_LPMBX_RX_CONS6_HI">BGE_LPMBX_RX_CONS6_HI</dfn>		0x58B0</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS6_LO" data-ref="_M/BGE_LPMBX_RX_CONS6_LO">BGE_LPMBX_RX_CONS6_LO</dfn>		0x58B4</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS7_HI" data-ref="_M/BGE_LPMBX_RX_CONS7_HI">BGE_LPMBX_RX_CONS7_HI</dfn>		0x58B8</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS7_LO" data-ref="_M/BGE_LPMBX_RX_CONS7_LO">BGE_LPMBX_RX_CONS7_LO</dfn>		0x58BC</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS8_HI" data-ref="_M/BGE_LPMBX_RX_CONS8_HI">BGE_LPMBX_RX_CONS8_HI</dfn>		0x58C0</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS8_LO" data-ref="_M/BGE_LPMBX_RX_CONS8_LO">BGE_LPMBX_RX_CONS8_LO</dfn>		0x58C4</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS9_HI" data-ref="_M/BGE_LPMBX_RX_CONS9_HI">BGE_LPMBX_RX_CONS9_HI</dfn>		0x58C8</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS9_LO" data-ref="_M/BGE_LPMBX_RX_CONS9_LO">BGE_LPMBX_RX_CONS9_LO</dfn>		0x58CC</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS10_HI" data-ref="_M/BGE_LPMBX_RX_CONS10_HI">BGE_LPMBX_RX_CONS10_HI</dfn>		0x58D0</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS10_LO" data-ref="_M/BGE_LPMBX_RX_CONS10_LO">BGE_LPMBX_RX_CONS10_LO</dfn>		0x58D4</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS11_HI" data-ref="_M/BGE_LPMBX_RX_CONS11_HI">BGE_LPMBX_RX_CONS11_HI</dfn>		0x58D8</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS11_LO" data-ref="_M/BGE_LPMBX_RX_CONS11_LO">BGE_LPMBX_RX_CONS11_LO</dfn>		0x58DC</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS12_HI" data-ref="_M/BGE_LPMBX_RX_CONS12_HI">BGE_LPMBX_RX_CONS12_HI</dfn>		0x58E0</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS12_LO" data-ref="_M/BGE_LPMBX_RX_CONS12_LO">BGE_LPMBX_RX_CONS12_LO</dfn>		0x58E4</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS13_HI" data-ref="_M/BGE_LPMBX_RX_CONS13_HI">BGE_LPMBX_RX_CONS13_HI</dfn>		0x58E8</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS13_LO" data-ref="_M/BGE_LPMBX_RX_CONS13_LO">BGE_LPMBX_RX_CONS13_LO</dfn>		0x58EC</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS14_HI" data-ref="_M/BGE_LPMBX_RX_CONS14_HI">BGE_LPMBX_RX_CONS14_HI</dfn>		0x58F0</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS14_LO" data-ref="_M/BGE_LPMBX_RX_CONS14_LO">BGE_LPMBX_RX_CONS14_LO</dfn>		0x58F4</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS15_HI" data-ref="_M/BGE_LPMBX_RX_CONS15_HI">BGE_LPMBX_RX_CONS15_HI</dfn>		0x58F8</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_RX_CONS15_LO" data-ref="_M/BGE_LPMBX_RX_CONS15_LO">BGE_LPMBX_RX_CONS15_LO</dfn>		0x58FC</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD0_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD0_HI">BGE_LPMBX_TX_HOST_PROD0_HI</dfn>	0x5900</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD0_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD0_LO">BGE_LPMBX_TX_HOST_PROD0_LO</dfn>	0x5904</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD1_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD1_HI">BGE_LPMBX_TX_HOST_PROD1_HI</dfn>	0x5908</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD1_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD1_LO">BGE_LPMBX_TX_HOST_PROD1_LO</dfn>	0x590C</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD2_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD2_HI">BGE_LPMBX_TX_HOST_PROD2_HI</dfn>	0x5910</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD2_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD2_LO">BGE_LPMBX_TX_HOST_PROD2_LO</dfn>	0x5914</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD3_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD3_HI">BGE_LPMBX_TX_HOST_PROD3_HI</dfn>	0x5918</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD3_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD3_LO">BGE_LPMBX_TX_HOST_PROD3_LO</dfn>	0x591C</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD4_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD4_HI">BGE_LPMBX_TX_HOST_PROD4_HI</dfn>	0x5920</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD4_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD4_LO">BGE_LPMBX_TX_HOST_PROD4_LO</dfn>	0x5924</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD5_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD5_HI">BGE_LPMBX_TX_HOST_PROD5_HI</dfn>	0x5928</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD5_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD5_LO">BGE_LPMBX_TX_HOST_PROD5_LO</dfn>	0x592C</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD6_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD6_HI">BGE_LPMBX_TX_HOST_PROD6_HI</dfn>	0x5930</u></td></tr>
<tr><th id="1785">1785</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD6_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD6_LO">BGE_LPMBX_TX_HOST_PROD6_LO</dfn>	0x5934</u></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD7_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD7_HI">BGE_LPMBX_TX_HOST_PROD7_HI</dfn>	0x5938</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD7_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD7_LO">BGE_LPMBX_TX_HOST_PROD7_LO</dfn>	0x593C</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD8_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD8_HI">BGE_LPMBX_TX_HOST_PROD8_HI</dfn>	0x5940</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD8_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD8_LO">BGE_LPMBX_TX_HOST_PROD8_LO</dfn>	0x5944</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD9_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD9_HI">BGE_LPMBX_TX_HOST_PROD9_HI</dfn>	0x5948</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD9_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD9_LO">BGE_LPMBX_TX_HOST_PROD9_LO</dfn>	0x594C</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD10_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD10_HI">BGE_LPMBX_TX_HOST_PROD10_HI</dfn>	0x5950</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD10_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD10_LO">BGE_LPMBX_TX_HOST_PROD10_LO</dfn>	0x5954</u></td></tr>
<tr><th id="1794">1794</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD11_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD11_HI">BGE_LPMBX_TX_HOST_PROD11_HI</dfn>	0x5958</u></td></tr>
<tr><th id="1795">1795</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD11_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD11_LO">BGE_LPMBX_TX_HOST_PROD11_LO</dfn>	0x595C</u></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD12_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD12_HI">BGE_LPMBX_TX_HOST_PROD12_HI</dfn>	0x5960</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD12_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD12_LO">BGE_LPMBX_TX_HOST_PROD12_LO</dfn>	0x5964</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD13_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD13_HI">BGE_LPMBX_TX_HOST_PROD13_HI</dfn>	0x5968</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD13_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD13_LO">BGE_LPMBX_TX_HOST_PROD13_LO</dfn>	0x596C</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD14_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD14_HI">BGE_LPMBX_TX_HOST_PROD14_HI</dfn>	0x5970</u></td></tr>
<tr><th id="1801">1801</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD14_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD14_LO">BGE_LPMBX_TX_HOST_PROD14_LO</dfn>	0x5974</u></td></tr>
<tr><th id="1802">1802</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD15_HI" data-ref="_M/BGE_LPMBX_TX_HOST_PROD15_HI">BGE_LPMBX_TX_HOST_PROD15_HI</dfn>	0x5978</u></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_HOST_PROD15_LO" data-ref="_M/BGE_LPMBX_TX_HOST_PROD15_LO">BGE_LPMBX_TX_HOST_PROD15_LO</dfn>	0x597C</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD0_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD0_HI">BGE_LPMBX_TX_NIC_PROD0_HI</dfn>	0x5980</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD0_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD0_LO">BGE_LPMBX_TX_NIC_PROD0_LO</dfn>	0x5984</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD1_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD1_HI">BGE_LPMBX_TX_NIC_PROD1_HI</dfn>	0x5988</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD1_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD1_LO">BGE_LPMBX_TX_NIC_PROD1_LO</dfn>	0x598C</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD2_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD2_HI">BGE_LPMBX_TX_NIC_PROD2_HI</dfn>	0x5990</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD2_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD2_LO">BGE_LPMBX_TX_NIC_PROD2_LO</dfn>	0x5994</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD3_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD3_HI">BGE_LPMBX_TX_NIC_PROD3_HI</dfn>	0x5998</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD3_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD3_LO">BGE_LPMBX_TX_NIC_PROD3_LO</dfn>	0x599C</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD4_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD4_HI">BGE_LPMBX_TX_NIC_PROD4_HI</dfn>	0x59A0</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD4_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD4_LO">BGE_LPMBX_TX_NIC_PROD4_LO</dfn>	0x59A4</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD5_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD5_HI">BGE_LPMBX_TX_NIC_PROD5_HI</dfn>	0x59A8</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD5_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD5_LO">BGE_LPMBX_TX_NIC_PROD5_LO</dfn>	0x59AC</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD6_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD6_HI">BGE_LPMBX_TX_NIC_PROD6_HI</dfn>	0x59B0</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD6_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD6_LO">BGE_LPMBX_TX_NIC_PROD6_LO</dfn>	0x59B4</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD7_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD7_HI">BGE_LPMBX_TX_NIC_PROD7_HI</dfn>	0x59B8</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD7_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD7_LO">BGE_LPMBX_TX_NIC_PROD7_LO</dfn>	0x59BC</u></td></tr>
<tr><th id="1820">1820</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD8_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD8_HI">BGE_LPMBX_TX_NIC_PROD8_HI</dfn>	0x59C0</u></td></tr>
<tr><th id="1821">1821</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD8_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD8_LO">BGE_LPMBX_TX_NIC_PROD8_LO</dfn>	0x59C4</u></td></tr>
<tr><th id="1822">1822</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD9_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD9_HI">BGE_LPMBX_TX_NIC_PROD9_HI</dfn>	0x59C8</u></td></tr>
<tr><th id="1823">1823</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD9_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD9_LO">BGE_LPMBX_TX_NIC_PROD9_LO</dfn>	0x59CC</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD10_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD10_HI">BGE_LPMBX_TX_NIC_PROD10_HI</dfn>	0x59D0</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD10_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD10_LO">BGE_LPMBX_TX_NIC_PROD10_LO</dfn>	0x59D4</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD11_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD11_HI">BGE_LPMBX_TX_NIC_PROD11_HI</dfn>	0x59D8</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD11_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD11_LO">BGE_LPMBX_TX_NIC_PROD11_LO</dfn>	0x59DC</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD12_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD12_HI">BGE_LPMBX_TX_NIC_PROD12_HI</dfn>	0x59E0</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD12_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD12_LO">BGE_LPMBX_TX_NIC_PROD12_LO</dfn>	0x59E4</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD13_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD13_HI">BGE_LPMBX_TX_NIC_PROD13_HI</dfn>	0x59E8</u></td></tr>
<tr><th id="1831">1831</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD13_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD13_LO">BGE_LPMBX_TX_NIC_PROD13_LO</dfn>	0x59EC</u></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD14_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD14_HI">BGE_LPMBX_TX_NIC_PROD14_HI</dfn>	0x59F0</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD14_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD14_LO">BGE_LPMBX_TX_NIC_PROD14_LO</dfn>	0x59F4</u></td></tr>
<tr><th id="1834">1834</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD15_HI" data-ref="_M/BGE_LPMBX_TX_NIC_PROD15_HI">BGE_LPMBX_TX_NIC_PROD15_HI</dfn>	0x59F8</u></td></tr>
<tr><th id="1835">1835</th><td><u>#define <dfn class="macro" id="_M/BGE_LPMBX_TX_NIC_PROD15_LO" data-ref="_M/BGE_LPMBX_TX_NIC_PROD15_LO">BGE_LPMBX_TX_NIC_PROD15_LO</dfn>	0x59FC</u></td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td><i>/*</i></td></tr>
<tr><th id="1838">1838</th><td><i> * Flow throw Queue reset register</i></td></tr>
<tr><th id="1839">1839</th><td><i> */</i></td></tr>
<tr><th id="1840">1840</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQ_RESET" data-ref="_M/BGE_FTQ_RESET">BGE_FTQ_RESET</dfn>			0x5C00</u></td></tr>
<tr><th id="1841">1841</th><td></td></tr>
<tr><th id="1842">1842</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_DMAREAD" data-ref="_M/BGE_FTQRESET_DMAREAD">BGE_FTQRESET_DMAREAD</dfn>		0x00000002</u></td></tr>
<tr><th id="1843">1843</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_DMAHIPRIO_RD" data-ref="_M/BGE_FTQRESET_DMAHIPRIO_RD">BGE_FTQRESET_DMAHIPRIO_RD</dfn>	0x00000004</u></td></tr>
<tr><th id="1844">1844</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_DMADONE" data-ref="_M/BGE_FTQRESET_DMADONE">BGE_FTQRESET_DMADONE</dfn>		0x00000010</u></td></tr>
<tr><th id="1845">1845</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_SBDC" data-ref="_M/BGE_FTQRESET_SBDC">BGE_FTQRESET_SBDC</dfn>		0x00000020</u></td></tr>
<tr><th id="1846">1846</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_SDI" data-ref="_M/BGE_FTQRESET_SDI">BGE_FTQRESET_SDI</dfn>		0x00000040</u></td></tr>
<tr><th id="1847">1847</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_WDMA" data-ref="_M/BGE_FTQRESET_WDMA">BGE_FTQRESET_WDMA</dfn>		0x00000080</u></td></tr>
<tr><th id="1848">1848</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_DMAHIPRIO_WR" data-ref="_M/BGE_FTQRESET_DMAHIPRIO_WR">BGE_FTQRESET_DMAHIPRIO_WR</dfn>	0x00000100</u></td></tr>
<tr><th id="1849">1849</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_TYPE1_SOFTWARE" data-ref="_M/BGE_FTQRESET_TYPE1_SOFTWARE">BGE_FTQRESET_TYPE1_SOFTWARE</dfn>	0x00000200</u></td></tr>
<tr><th id="1850">1850</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_SDC" data-ref="_M/BGE_FTQRESET_SDC">BGE_FTQRESET_SDC</dfn>		0x00000400</u></td></tr>
<tr><th id="1851">1851</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_HCC" data-ref="_M/BGE_FTQRESET_HCC">BGE_FTQRESET_HCC</dfn>		0x00000800</u></td></tr>
<tr><th id="1852">1852</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_TXFIFO" data-ref="_M/BGE_FTQRESET_TXFIFO">BGE_FTQRESET_TXFIFO</dfn>		0x00001000</u></td></tr>
<tr><th id="1853">1853</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_MBC" data-ref="_M/BGE_FTQRESET_MBC">BGE_FTQRESET_MBC</dfn>		0x00002000</u></td></tr>
<tr><th id="1854">1854</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_RBDC" data-ref="_M/BGE_FTQRESET_RBDC">BGE_FTQRESET_RBDC</dfn>		0x00004000</u></td></tr>
<tr><th id="1855">1855</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_RXLP" data-ref="_M/BGE_FTQRESET_RXLP">BGE_FTQRESET_RXLP</dfn>		0x00008000</u></td></tr>
<tr><th id="1856">1856</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_RDBDI" data-ref="_M/BGE_FTQRESET_RDBDI">BGE_FTQRESET_RDBDI</dfn>		0x00010000</u></td></tr>
<tr><th id="1857">1857</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_RDC" data-ref="_M/BGE_FTQRESET_RDC">BGE_FTQRESET_RDC</dfn>		0x00020000</u></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/BGE_FTQRESET_TYPE2_SOFTWARE" data-ref="_M/BGE_FTQRESET_TYPE2_SOFTWARE">BGE_FTQRESET_TYPE2_SOFTWARE</dfn>	0x00040000</u></td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td><i>/*</i></td></tr>
<tr><th id="1861">1861</th><td><i> * Message Signaled Interrupt registers</i></td></tr>
<tr><th id="1862">1862</th><td><i> */</i></td></tr>
<tr><th id="1863">1863</th><td><u>#define <dfn class="macro" id="_M/BGE_MSI_MODE" data-ref="_M/BGE_MSI_MODE">BGE_MSI_MODE</dfn>			0x6000</u></td></tr>
<tr><th id="1864">1864</th><td><u>#define <dfn class="macro" id="_M/BGE_MSI_STATUS" data-ref="_M/BGE_MSI_STATUS">BGE_MSI_STATUS</dfn>			0x6004</u></td></tr>
<tr><th id="1865">1865</th><td><u>#define <dfn class="macro" id="_M/BGE_MSI_FIFOACCESS" data-ref="_M/BGE_MSI_FIFOACCESS">BGE_MSI_FIFOACCESS</dfn>		0x6008</u></td></tr>
<tr><th id="1866">1866</th><td></td></tr>
<tr><th id="1867">1867</th><td><i>/* MSI mode register */</i></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_RESET" data-ref="_M/BGE_MSIMODE_RESET">BGE_MSIMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_ENABLE" data-ref="_M/BGE_MSIMODE_ENABLE">BGE_MSIMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1870">1870</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_MSIMODE_PCI_TGT_ABRT_ATTN">BGE_MSIMODE_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1871">1871</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_MSIMODE_PCI_MSTR_ABRT_ATTN">BGE_MSIMODE_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1872">1872</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_PCI_PERR_ATTN" data-ref="_M/BGE_MSIMODE_PCI_PERR_ATTN">BGE_MSIMODE_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1873">1873</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_MSI_FIFOUFLOW_ATTN" data-ref="_M/BGE_MSIMODE_MSI_FIFOUFLOW_ATTN">BGE_MSIMODE_MSI_FIFOUFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1874">1874</th><td><u>#define <dfn class="macro" id="_M/BGE_MSIMODE_MSI_FIFOOFLOW_ATTN" data-ref="_M/BGE_MSIMODE_MSI_FIFOOFLOW_ATTN">BGE_MSIMODE_MSI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1875">1875</th><td></td></tr>
<tr><th id="1876">1876</th><td><i>/* MSI status register */</i></td></tr>
<tr><th id="1877">1877</th><td><u>#define <dfn class="macro" id="_M/BGE_MSISTAT_PCI_TGT_ABRT_ATTN" data-ref="_M/BGE_MSISTAT_PCI_TGT_ABRT_ATTN">BGE_MSISTAT_PCI_TGT_ABRT_ATTN</dfn>	0x00000004</u></td></tr>
<tr><th id="1878">1878</th><td><u>#define <dfn class="macro" id="_M/BGE_MSISTAT_PCI_MSTR_ABRT_ATTN" data-ref="_M/BGE_MSISTAT_PCI_MSTR_ABRT_ATTN">BGE_MSISTAT_PCI_MSTR_ABRT_ATTN</dfn>	0x00000008</u></td></tr>
<tr><th id="1879">1879</th><td><u>#define <dfn class="macro" id="_M/BGE_MSISTAT_PCI_PERR_ATTN" data-ref="_M/BGE_MSISTAT_PCI_PERR_ATTN">BGE_MSISTAT_PCI_PERR_ATTN</dfn>	0x00000010</u></td></tr>
<tr><th id="1880">1880</th><td><u>#define <dfn class="macro" id="_M/BGE_MSISTAT_MSI_FIFOUFLOW_ATTN" data-ref="_M/BGE_MSISTAT_MSI_FIFOUFLOW_ATTN">BGE_MSISTAT_MSI_FIFOUFLOW_ATTN</dfn>	0x00000020</u></td></tr>
<tr><th id="1881">1881</th><td><u>#define <dfn class="macro" id="_M/BGE_MSISTAT_MSI_FIFOOFLOW_ATTN" data-ref="_M/BGE_MSISTAT_MSI_FIFOOFLOW_ATTN">BGE_MSISTAT_MSI_FIFOOFLOW_ATTN</dfn>	0x00000040</u></td></tr>
<tr><th id="1882">1882</th><td></td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td><i>/*</i></td></tr>
<tr><th id="1885">1885</th><td><i> * DMA Completion registers</i></td></tr>
<tr><th id="1886">1886</th><td><i> */</i></td></tr>
<tr><th id="1887">1887</th><td><u>#define <dfn class="macro" id="_M/BGE_DMAC_MODE" data-ref="_M/BGE_DMAC_MODE">BGE_DMAC_MODE</dfn>			0x6400</u></td></tr>
<tr><th id="1888">1888</th><td></td></tr>
<tr><th id="1889">1889</th><td><i>/* DMA Completion mode register */</i></td></tr>
<tr><th id="1890">1890</th><td><u>#define <dfn class="macro" id="_M/BGE_DMACMODE_RESET" data-ref="_M/BGE_DMACMODE_RESET">BGE_DMACMODE_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1891">1891</th><td><u>#define <dfn class="macro" id="_M/BGE_DMACMODE_ENABLE" data-ref="_M/BGE_DMACMODE_ENABLE">BGE_DMACMODE_ENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td></td></tr>
<tr><th id="1894">1894</th><td><i>/*</i></td></tr>
<tr><th id="1895">1895</th><td><i> * General control registers.</i></td></tr>
<tr><th id="1896">1896</th><td><i> */</i></td></tr>
<tr><th id="1897">1897</th><td><u>#define <dfn class="macro" id="_M/BGE_MODE_CTL" data-ref="_M/BGE_MODE_CTL">BGE_MODE_CTL</dfn>			0x6800</u></td></tr>
<tr><th id="1898">1898</th><td><u>#define <dfn class="macro" id="_M/BGE_MISC_CFG" data-ref="_M/BGE_MISC_CFG">BGE_MISC_CFG</dfn>			0x6804</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/BGE_MISC_LOCAL_CTL" data-ref="_M/BGE_MISC_LOCAL_CTL">BGE_MISC_LOCAL_CTL</dfn>		0x6808</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define	<dfn class="macro" id="_M/BGE_RX_CPU_EVENT" data-ref="_M/BGE_RX_CPU_EVENT">BGE_RX_CPU_EVENT</dfn>		0x6810</u></td></tr>
<tr><th id="1901">1901</th><td><u>#define	<dfn class="macro" id="_M/BGE_TX_CPU_EVENT" data-ref="_M/BGE_TX_CPU_EVENT">BGE_TX_CPU_EVENT</dfn>		0x6820</u></td></tr>
<tr><th id="1902">1902</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_ADDR" data-ref="_M/BGE_EE_ADDR">BGE_EE_ADDR</dfn>			0x6838</u></td></tr>
<tr><th id="1903">1903</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_DATA" data-ref="_M/BGE_EE_DATA">BGE_EE_DATA</dfn>			0x683C</u></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_CTL" data-ref="_M/BGE_EE_CTL">BGE_EE_CTL</dfn>			0x6840</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/BGE_MDI_CTL" data-ref="_M/BGE_MDI_CTL">BGE_MDI_CTL</dfn>			0x6844</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_DELAY" data-ref="_M/BGE_EE_DELAY">BGE_EE_DELAY</dfn>			0x6848</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/BGE_FASTBOOT_PC" data-ref="_M/BGE_FASTBOOT_PC">BGE_FASTBOOT_PC</dfn>			0x6894</u></td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td><u>#define	<dfn class="macro" id="_M/BGE_RX_CPU_DRV_EVENT" data-ref="_M/BGE_RX_CPU_DRV_EVENT">BGE_RX_CPU_DRV_EVENT</dfn>		0x00004000</u></td></tr>
<tr><th id="1910">1910</th><td></td></tr>
<tr><th id="1911">1911</th><td><i>/*</i></td></tr>
<tr><th id="1912">1912</th><td><i> * NVRAM Control registers</i></td></tr>
<tr><th id="1913">1913</th><td><i> */</i></td></tr>
<tr><th id="1914">1914</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_CMD" data-ref="_M/BGE_NVRAM_CMD">BGE_NVRAM_CMD</dfn>			0x7000</u></td></tr>
<tr><th id="1915">1915</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_STAT" data-ref="_M/BGE_NVRAM_STAT">BGE_NVRAM_STAT</dfn>			0x7004</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_WRDATA" data-ref="_M/BGE_NVRAM_WRDATA">BGE_NVRAM_WRDATA</dfn>		0x7008</u></td></tr>
<tr><th id="1917">1917</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_ADDR" data-ref="_M/BGE_NVRAM_ADDR">BGE_NVRAM_ADDR</dfn>			0x700c</u></td></tr>
<tr><th id="1918">1918</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_RDDATA" data-ref="_M/BGE_NVRAM_RDDATA">BGE_NVRAM_RDDATA</dfn>		0x7010</u></td></tr>
<tr><th id="1919">1919</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_CFG1" data-ref="_M/BGE_NVRAM_CFG1">BGE_NVRAM_CFG1</dfn>			0x7014</u></td></tr>
<tr><th id="1920">1920</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_CFG2" data-ref="_M/BGE_NVRAM_CFG2">BGE_NVRAM_CFG2</dfn>			0x7018</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_CFG3" data-ref="_M/BGE_NVRAM_CFG3">BGE_NVRAM_CFG3</dfn>			0x701c</u></td></tr>
<tr><th id="1922">1922</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_SWARB" data-ref="_M/BGE_NVRAM_SWARB">BGE_NVRAM_SWARB</dfn>			0x7020</u></td></tr>
<tr><th id="1923">1923</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_ACCESS" data-ref="_M/BGE_NVRAM_ACCESS">BGE_NVRAM_ACCESS</dfn>		0x7024</u></td></tr>
<tr><th id="1924">1924</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_WRITE1" data-ref="_M/BGE_NVRAM_WRITE1">BGE_NVRAM_WRITE1</dfn>		0x7028</u></td></tr>
<tr><th id="1925">1925</th><td></td></tr>
<tr><th id="1926">1926</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_RESET" data-ref="_M/BGE_NVRAMCMD_RESET">BGE_NVRAMCMD_RESET</dfn>		0x00000001</u></td></tr>
<tr><th id="1927">1927</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_DONE" data-ref="_M/BGE_NVRAMCMD_DONE">BGE_NVRAMCMD_DONE</dfn>		0x00000008</u></td></tr>
<tr><th id="1928">1928</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_START" data-ref="_M/BGE_NVRAMCMD_START">BGE_NVRAMCMD_START</dfn>		0x00000010</u></td></tr>
<tr><th id="1929">1929</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_WR" data-ref="_M/BGE_NVRAMCMD_WR">BGE_NVRAMCMD_WR</dfn>			0x00000020 /* 1 = wr, 0 = rd */</u></td></tr>
<tr><th id="1930">1930</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_ERASE" data-ref="_M/BGE_NVRAMCMD_ERASE">BGE_NVRAMCMD_ERASE</dfn>		0x00000040</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_FIRST" data-ref="_M/BGE_NVRAMCMD_FIRST">BGE_NVRAMCMD_FIRST</dfn>		0x00000080</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMCMD_LAST" data-ref="_M/BGE_NVRAMCMD_LAST">BGE_NVRAMCMD_LAST</dfn>		0x00000100</u></td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_READCMD" data-ref="_M/BGE_NVRAM_READCMD">BGE_NVRAM_READCMD</dfn> \</u></td></tr>
<tr><th id="1935">1935</th><td><u>	(BGE_NVRAMCMD_FIRST|BGE_NVRAMCMD_LAST| \</u></td></tr>
<tr><th id="1936">1936</th><td><u>	BGE_NVRAMCMD_START|BGE_NVRAMCMD_DONE)</u></td></tr>
<tr><th id="1937">1937</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAM_WRITECMD" data-ref="_M/BGE_NVRAM_WRITECMD">BGE_NVRAM_WRITECMD</dfn> \</u></td></tr>
<tr><th id="1938">1938</th><td><u>	(BGE_NVRAMCMD_FIRST|BGE_NVRAMCMD_LAST| \</u></td></tr>
<tr><th id="1939">1939</th><td><u>	BGE_NVRAMCMD_START|BGE_NVRAMCMD_DONE|BGE_NVRAMCMD_WR)</u></td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_SET0" data-ref="_M/BGE_NVRAMSWARB_SET0">BGE_NVRAMSWARB_SET0</dfn>		0x00000001</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_SET1" data-ref="_M/BGE_NVRAMSWARB_SET1">BGE_NVRAMSWARB_SET1</dfn>		0x00000002</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_SET2" data-ref="_M/BGE_NVRAMSWARB_SET2">BGE_NVRAMSWARB_SET2</dfn>		0x00000003</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_SET3" data-ref="_M/BGE_NVRAMSWARB_SET3">BGE_NVRAMSWARB_SET3</dfn>		0x00000004</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_CLR0" data-ref="_M/BGE_NVRAMSWARB_CLR0">BGE_NVRAMSWARB_CLR0</dfn>		0x00000010</u></td></tr>
<tr><th id="1946">1946</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_CLR1" data-ref="_M/BGE_NVRAMSWARB_CLR1">BGE_NVRAMSWARB_CLR1</dfn>		0x00000020</u></td></tr>
<tr><th id="1947">1947</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_CLR2" data-ref="_M/BGE_NVRAMSWARB_CLR2">BGE_NVRAMSWARB_CLR2</dfn>		0x00000040</u></td></tr>
<tr><th id="1948">1948</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_CLR3" data-ref="_M/BGE_NVRAMSWARB_CLR3">BGE_NVRAMSWARB_CLR3</dfn>		0x00000080</u></td></tr>
<tr><th id="1949">1949</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_GNT0" data-ref="_M/BGE_NVRAMSWARB_GNT0">BGE_NVRAMSWARB_GNT0</dfn>		0x00000100</u></td></tr>
<tr><th id="1950">1950</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_GNT1" data-ref="_M/BGE_NVRAMSWARB_GNT1">BGE_NVRAMSWARB_GNT1</dfn>		0x00000200</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_GNT2" data-ref="_M/BGE_NVRAMSWARB_GNT2">BGE_NVRAMSWARB_GNT2</dfn>		0x00000400</u></td></tr>
<tr><th id="1952">1952</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_GNT3" data-ref="_M/BGE_NVRAMSWARB_GNT3">BGE_NVRAMSWARB_GNT3</dfn>		0x00000800</u></td></tr>
<tr><th id="1953">1953</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_REQ0" data-ref="_M/BGE_NVRAMSWARB_REQ0">BGE_NVRAMSWARB_REQ0</dfn>		0x00001000</u></td></tr>
<tr><th id="1954">1954</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_REQ1" data-ref="_M/BGE_NVRAMSWARB_REQ1">BGE_NVRAMSWARB_REQ1</dfn>		0x00002000</u></td></tr>
<tr><th id="1955">1955</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_REQ2" data-ref="_M/BGE_NVRAMSWARB_REQ2">BGE_NVRAMSWARB_REQ2</dfn>		0x00004000</u></td></tr>
<tr><th id="1956">1956</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMSWARB_REQ3" data-ref="_M/BGE_NVRAMSWARB_REQ3">BGE_NVRAMSWARB_REQ3</dfn>		0x00008000</u></td></tr>
<tr><th id="1957">1957</th><td></td></tr>
<tr><th id="1958">1958</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMACC_ENABLE" data-ref="_M/BGE_NVRAMACC_ENABLE">BGE_NVRAMACC_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="1959">1959</th><td><u>#define	<dfn class="macro" id="_M/BGE_NVRAMACC_WRENABLE" data-ref="_M/BGE_NVRAMACC_WRENABLE">BGE_NVRAMACC_WRENABLE</dfn>		0x00000002</u></td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td><i>/*</i></td></tr>
<tr><th id="1962">1962</th><td><i> * TLP Control Register</i></td></tr>
<tr><th id="1963">1963</th><td><i> * Applicable to BCM5721 and BCM5751 only</i></td></tr>
<tr><th id="1964">1964</th><td><i> */</i></td></tr>
<tr><th id="1965">1965</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_CONTROL_REG" data-ref="_M/BGE_TLP_CONTROL_REG">BGE_TLP_CONTROL_REG</dfn>		0x7c00</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_FTSMAX" data-ref="_M/BGE_TLP_FTSMAX">BGE_TLP_FTSMAX</dfn>			0x000c</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_FTSMAX_MSK" data-ref="_M/BGE_TLP_FTSMAX_MSK">BGE_TLP_FTSMAX_MSK</dfn>		0x000000ff</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_FTSMAX_VAL" data-ref="_M/BGE_TLP_FTSMAX_VAL">BGE_TLP_FTSMAX_VAL</dfn>		0x0000002c</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_PHYCTL1" data-ref="_M/BGE_TLP_PHYCTL1">BGE_TLP_PHYCTL1</dfn>			0x0004</u></td></tr>
<tr><th id="1970">1970</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_PHYCTL1_EN_L1PLLPD" data-ref="_M/BGE_TLP_PHYCTL1_EN_L1PLLPD">BGE_TLP_PHYCTL1_EN_L1PLLPD</dfn>	0x00001000</u></td></tr>
<tr><th id="1971">1971</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_PHYCTL5" data-ref="_M/BGE_TLP_PHYCTL5">BGE_TLP_PHYCTL5</dfn>			0x0014</u></td></tr>
<tr><th id="1972">1972</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_PHYCTL5_DIS_L2CLKREQ" data-ref="_M/BGE_TLP_PHYCTL5_DIS_L2CLKREQ">BGE_TLP_PHYCTL5_DIS_L2CLKREQ</dfn>	0x80000000</u></td></tr>
<tr><th id="1973">1973</th><td><u>#define	<dfn class="macro" id="_M/BGE_TLP_DATA_FIFO_PROTECT" data-ref="_M/BGE_TLP_DATA_FIFO_PROTECT">BGE_TLP_DATA_FIFO_PROTECT</dfn>	0x02000000</u></td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td><i>/*</i></td></tr>
<tr><th id="1976">1976</th><td><i> * PCIe L1 config registers?</i></td></tr>
<tr><th id="1977">1977</th><td><i> */</i></td></tr>
<tr><th id="1978">1978</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_PWRMNG_THRESH" data-ref="_M/BGE_PCIE_PWRMNG_THRESH">BGE_PCIE_PWRMNG_THRESH</dfn>		0x7d28</u></td></tr>
<tr><th id="1979">1979</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_LINKCTL" data-ref="_M/BGE_PCIE_LINKCTL">BGE_PCIE_LINKCTL</dfn>		0x7d54</u></td></tr>
<tr><th id="1980">1980</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_EIDLE_DELAY" data-ref="_M/BGE_PCIE_EIDLE_DELAY">BGE_PCIE_EIDLE_DELAY</dfn>		0x7e70</u></td></tr>
<tr><th id="1981">1981</th><td></td></tr>
<tr><th id="1982">1982</th><td><i>/* PCIe Power Management register */</i></td></tr>
<tr><th id="1983">1983</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_PWRMNG_L1THRESH_MASK" data-ref="_M/BGE_PCIE_PWRMNG_L1THRESH_MASK">BGE_PCIE_PWRMNG_L1THRESH_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="1984">1984</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_PWRMNG_L1THRESH_4MS" data-ref="_M/BGE_PCIE_PWRMNG_L1THRESH_4MS">BGE_PCIE_PWRMNG_L1THRESH_4MS</dfn>	0x0000ff00</u></td></tr>
<tr><th id="1985">1985</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_PWRMNG_EXTASPMTMR_EN" data-ref="_M/BGE_PCIE_PWRMNG_EXTASPMTMR_EN">BGE_PCIE_PWRMNG_EXTASPMTMR_EN</dfn>	0x01000000</u></td></tr>
<tr><th id="1986">1986</th><td></td></tr>
<tr><th id="1987">1987</th><td><i>/* PCIe link control register */</i></td></tr>
<tr><th id="1988">1988</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_LINKCTL_L1_PLL_PDEN" data-ref="_M/BGE_PCIE_LINKCTL_L1_PLL_PDEN">BGE_PCIE_LINKCTL_L1_PLL_PDEN</dfn>	0x00000008</u></td></tr>
<tr><th id="1989">1989</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_LINKCTL_L1_PLL_PDDIS" data-ref="_M/BGE_PCIE_LINKCTL_L1_PLL_PDDIS">BGE_PCIE_LINKCTL_L1_PLL_PDDIS</dfn>	0x00000080</u></td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td><i>/* PCIe Enhanced idle delay register */</i></td></tr>
<tr><th id="1992">1992</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_EIDLE_DELAY_MASK" data-ref="_M/BGE_PCIE_EIDLE_DELAY_MASK">BGE_PCIE_EIDLE_DELAY_MASK</dfn>	0x0000001f</u></td></tr>
<tr><th id="1993">1993</th><td><u>#define	<dfn class="macro" id="_M/BGE_PCIE_EIDLE_DELAY_13CLK" data-ref="_M/BGE_PCIE_EIDLE_DELAY_13CLK">BGE_PCIE_EIDLE_DELAY_13CLK</dfn>	0x0000000c</u></td></tr>
<tr><th id="1994">1994</th><td></td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td><i>/*</i></td></tr>
<tr><th id="1997">1997</th><td><i> * PHY Test Control Register</i></td></tr>
<tr><th id="1998">1998</th><td><i> * Applicable to BCM5721 and BCM5751 only</i></td></tr>
<tr><th id="1999">1999</th><td><i> */</i></td></tr>
<tr><th id="2000">2000</th><td><u>#define	<dfn class="macro" id="_M/BGE_PHY_TEST_CTRL_REG" data-ref="_M/BGE_PHY_TEST_CTRL_REG">BGE_PHY_TEST_CTRL_REG</dfn>		0x7e2c</u></td></tr>
<tr><th id="2001">2001</th><td><u>#define	<dfn class="macro" id="_M/BGE_PHY_PCIE_SCRAM_MODE" data-ref="_M/BGE_PHY_PCIE_SCRAM_MODE">BGE_PHY_PCIE_SCRAM_MODE</dfn>		0x0020</u></td></tr>
<tr><th id="2002">2002</th><td><u>#define	<dfn class="macro" id="_M/BGE_PHY_PCIE_LTASS_MODE" data-ref="_M/BGE_PHY_PCIE_LTASS_MODE">BGE_PHY_PCIE_LTASS_MODE</dfn>		0x0040</u></td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><i>/* Mode control register */</i></td></tr>
<tr><th id="2005">2005</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_INT_SNDCOAL_ONLY" data-ref="_M/BGE_MODECTL_INT_SNDCOAL_ONLY">BGE_MODECTL_INT_SNDCOAL_ONLY</dfn>	0x00000001</u></td></tr>
<tr><th id="2006">2006</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_BYTESWAP_NONFRAME" data-ref="_M/BGE_MODECTL_BYTESWAP_NONFRAME">BGE_MODECTL_BYTESWAP_NONFRAME</dfn>	0x00000002</u></td></tr>
<tr><th id="2007">2007</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_WORDSWAP_NONFRAME" data-ref="_M/BGE_MODECTL_WORDSWAP_NONFRAME">BGE_MODECTL_WORDSWAP_NONFRAME</dfn>	0x00000004</u></td></tr>
<tr><th id="2008">2008</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_BYTESWAP_DATA" data-ref="_M/BGE_MODECTL_BYTESWAP_DATA">BGE_MODECTL_BYTESWAP_DATA</dfn>	0x00000010</u></td></tr>
<tr><th id="2009">2009</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_WORDSWAP_DATA" data-ref="_M/BGE_MODECTL_WORDSWAP_DATA">BGE_MODECTL_WORDSWAP_DATA</dfn>	0x00000020</u></td></tr>
<tr><th id="2010">2010</th><td><u>#define	<dfn class="macro" id="_M/BGE_MODECTL_BYTESWAP_B2HRX_DATA" data-ref="_M/BGE_MODECTL_BYTESWAP_B2HRX_DATA">BGE_MODECTL_BYTESWAP_B2HRX_DATA</dfn>	0x00000040</u></td></tr>
<tr><th id="2011">2011</th><td><u>#define	<dfn class="macro" id="_M/BGE_MODECTL_WORDSWAP_B2HRX_DATA" data-ref="_M/BGE_MODECTL_WORDSWAP_B2HRX_DATA">BGE_MODECTL_WORDSWAP_B2HRX_DATA</dfn>	0x00000080</u></td></tr>
<tr><th id="2012">2012</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_NO_FRAME_CRACKING" data-ref="_M/BGE_MODECTL_NO_FRAME_CRACKING">BGE_MODECTL_NO_FRAME_CRACKING</dfn>	0x00000200</u></td></tr>
<tr><th id="2013">2013</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_NO_RX_CRC" data-ref="_M/BGE_MODECTL_NO_RX_CRC">BGE_MODECTL_NO_RX_CRC</dfn>		0x00000400</u></td></tr>
<tr><th id="2014">2014</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_RX_BADFRAMES" data-ref="_M/BGE_MODECTL_RX_BADFRAMES">BGE_MODECTL_RX_BADFRAMES</dfn>	0x00000800</u></td></tr>
<tr><th id="2015">2015</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_NO_TX_INTR" data-ref="_M/BGE_MODECTL_NO_TX_INTR">BGE_MODECTL_NO_TX_INTR</dfn>		0x00002000</u></td></tr>
<tr><th id="2016">2016</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_NO_RX_INTR" data-ref="_M/BGE_MODECTL_NO_RX_INTR">BGE_MODECTL_NO_RX_INTR</dfn>		0x00004000</u></td></tr>
<tr><th id="2017">2017</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_FORCE_PCI32" data-ref="_M/BGE_MODECTL_FORCE_PCI32">BGE_MODECTL_FORCE_PCI32</dfn>		0x00008000</u></td></tr>
<tr><th id="2018">2018</th><td><u>#define	<dfn class="macro" id="_M/BGE_MODECTL_B2HRX_ENABLE" data-ref="_M/BGE_MODECTL_B2HRX_ENABLE">BGE_MODECTL_B2HRX_ENABLE</dfn>	0x00008000</u></td></tr>
<tr><th id="2019">2019</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_STACKUP" data-ref="_M/BGE_MODECTL_STACKUP">BGE_MODECTL_STACKUP</dfn>		0x00010000</u></td></tr>
<tr><th id="2020">2020</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_HOST_SEND_BDS" data-ref="_M/BGE_MODECTL_HOST_SEND_BDS">BGE_MODECTL_HOST_SEND_BDS</dfn>	0x00020000</u></td></tr>
<tr><th id="2021">2021</th><td><u>#define	<dfn class="macro" id="_M/BGE_MODECTL_HTX2B_ENABLE" data-ref="_M/BGE_MODECTL_HTX2B_ENABLE">BGE_MODECTL_HTX2B_ENABLE</dfn>	0x00040000</u></td></tr>
<tr><th id="2022">2022</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_TX_NO_PHDR_CSUM" data-ref="_M/BGE_MODECTL_TX_NO_PHDR_CSUM">BGE_MODECTL_TX_NO_PHDR_CSUM</dfn>	0x00100000</u></td></tr>
<tr><th id="2023">2023</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_PCIE_TLPADDR1" data-ref="_M/BGE_MODECTL_PCIE_TLPADDR1">BGE_MODECTL_PCIE_TLPADDR1</dfn>	0x00400000</u></td></tr>
<tr><th id="2024">2024</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_RX_NO_PHDR_CSUM" data-ref="_M/BGE_MODECTL_RX_NO_PHDR_CSUM">BGE_MODECTL_RX_NO_PHDR_CSUM</dfn>	0x00800000</u></td></tr>
<tr><th id="2025">2025</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_TX_ATTN_INTR" data-ref="_M/BGE_MODECTL_TX_ATTN_INTR">BGE_MODECTL_TX_ATTN_INTR</dfn>	0x01000000</u></td></tr>
<tr><th id="2026">2026</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_RX_ATTN_INTR" data-ref="_M/BGE_MODECTL_RX_ATTN_INTR">BGE_MODECTL_RX_ATTN_INTR</dfn>	0x02000000</u></td></tr>
<tr><th id="2027">2027</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_MAC_ATTN_INTR" data-ref="_M/BGE_MODECTL_MAC_ATTN_INTR">BGE_MODECTL_MAC_ATTN_INTR</dfn>	0x04000000</u></td></tr>
<tr><th id="2028">2028</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_DMA_ATTN_INTR" data-ref="_M/BGE_MODECTL_DMA_ATTN_INTR">BGE_MODECTL_DMA_ATTN_INTR</dfn>	0x08000000</u></td></tr>
<tr><th id="2029">2029</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_FLOWCTL_ATTN_INTR" data-ref="_M/BGE_MODECTL_FLOWCTL_ATTN_INTR">BGE_MODECTL_FLOWCTL_ATTN_INTR</dfn>	0x10000000</u></td></tr>
<tr><th id="2030">2030</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_4X_SENDRING_SZ" data-ref="_M/BGE_MODECTL_4X_SENDRING_SZ">BGE_MODECTL_4X_SENDRING_SZ</dfn>	0x20000000</u></td></tr>
<tr><th id="2031">2031</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_PCIE_TLPADDR0" data-ref="_M/BGE_MODECTL_PCIE_TLPADDR0">BGE_MODECTL_PCIE_TLPADDR0</dfn>	0x20000000</u></td></tr>
<tr><th id="2032">2032</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_FW_PROCESS_MCASTS" data-ref="_M/BGE_MODECTL_FW_PROCESS_MCASTS">BGE_MODECTL_FW_PROCESS_MCASTS</dfn>	0x40000000</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_PCIE_TLPADDR2" data-ref="_M/BGE_MODECTL_PCIE_TLPADDR2">BGE_MODECTL_PCIE_TLPADDR2</dfn>	0x80000000</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/BGE_MODECTL_PCIE_TLPADDRMASK" data-ref="_M/BGE_MODECTL_PCIE_TLPADDRMASK">BGE_MODECTL_PCIE_TLPADDRMASK</dfn>	(BGE_MODECTL_PCIE_TLPADDR2 |	\</u></td></tr>
<tr><th id="2035">2035</th><td><u>	    BGE_MODECTL_PCIE_TLPADDR1 |					\</u></td></tr>
<tr><th id="2036">2036</th><td><u>	    BGE_MODECTL_PCIE_TLPADDR0)</u></td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td><i>/* Misc. config register */</i></td></tr>
<tr><th id="2039">2039</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_RESET_CORE_CLOCKS" data-ref="_M/BGE_MISCCFG_RESET_CORE_CLOCKS">BGE_MISCCFG_RESET_CORE_CLOCKS</dfn>	0x00000001</u></td></tr>
<tr><th id="2040">2040</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_TIMER_PRESCALER" data-ref="_M/BGE_MISCCFG_TIMER_PRESCALER">BGE_MISCCFG_TIMER_PRESCALER</dfn>	0x000000FE</u></td></tr>
<tr><th id="2041">2041</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_BOARD_ID_5788" data-ref="_M/BGE_MISCCFG_BOARD_ID_5788">BGE_MISCCFG_BOARD_ID_5788</dfn>	0x00010000</u></td></tr>
<tr><th id="2042">2042</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_BOARD_ID_5788M" data-ref="_M/BGE_MISCCFG_BOARD_ID_5788M">BGE_MISCCFG_BOARD_ID_5788M</dfn>	0x00018000</u></td></tr>
<tr><th id="2043">2043</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_BOARD_ID_MASK" data-ref="_M/BGE_MISCCFG_BOARD_ID_MASK">BGE_MISCCFG_BOARD_ID_MASK</dfn>	0x0001e000</u></td></tr>
<tr><th id="2044">2044</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_EPHY_IDDQ" data-ref="_M/BGE_MISCCFG_EPHY_IDDQ">BGE_MISCCFG_EPHY_IDDQ</dfn>		0x00200000</u></td></tr>
<tr><th id="2045">2045</th><td><u>#define	<dfn class="macro" id="_M/BGE_MISCCFG_GPHY_PD_OVERRIDE" data-ref="_M/BGE_MISCCFG_GPHY_PD_OVERRIDE">BGE_MISCCFG_GPHY_PD_OVERRIDE</dfn>	0x04000000</u></td></tr>
<tr><th id="2046">2046</th><td><u>#define <dfn class="macro" id="_M/BGE_MISCCFG_GRC_RESET_DISABLE" data-ref="_M/BGE_MISCCFG_GRC_RESET_DISABLE">BGE_MISCCFG_GRC_RESET_DISABLE</dfn>	0x20000000</u></td></tr>
<tr><th id="2047">2047</th><td></td></tr>
<tr><th id="2048">2048</th><td><u>#define <dfn class="macro" id="_M/BGE_32BITTIME_66MHZ" data-ref="_M/BGE_32BITTIME_66MHZ">BGE_32BITTIME_66MHZ</dfn>		(0x41 &lt;&lt; 1)</u></td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td><i>/* Misc. Local Control */</i></td></tr>
<tr><th id="2051">2051</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_INTR_STATE" data-ref="_M/BGE_MLC_INTR_STATE">BGE_MLC_INTR_STATE</dfn>		0x00000001</u></td></tr>
<tr><th id="2052">2052</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_INTR_CLR" data-ref="_M/BGE_MLC_INTR_CLR">BGE_MLC_INTR_CLR</dfn>		0x00000002</u></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_INTR_SET" data-ref="_M/BGE_MLC_INTR_SET">BGE_MLC_INTR_SET</dfn>		0x00000004</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_INTR_ONATTN" data-ref="_M/BGE_MLC_INTR_ONATTN">BGE_MLC_INTR_ONATTN</dfn>		0x00000008</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_IN0" data-ref="_M/BGE_MLC_MISCIO_IN0">BGE_MLC_MISCIO_IN0</dfn>		0x00000100</u></td></tr>
<tr><th id="2056">2056</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_IN1" data-ref="_M/BGE_MLC_MISCIO_IN1">BGE_MLC_MISCIO_IN1</dfn>		0x00000200</u></td></tr>
<tr><th id="2057">2057</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_IN2" data-ref="_M/BGE_MLC_MISCIO_IN2">BGE_MLC_MISCIO_IN2</dfn>		0x00000400</u></td></tr>
<tr><th id="2058">2058</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUTEN0" data-ref="_M/BGE_MLC_MISCIO_OUTEN0">BGE_MLC_MISCIO_OUTEN0</dfn>		0x00000800</u></td></tr>
<tr><th id="2059">2059</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUTEN1" data-ref="_M/BGE_MLC_MISCIO_OUTEN1">BGE_MLC_MISCIO_OUTEN1</dfn>		0x00001000</u></td></tr>
<tr><th id="2060">2060</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUTEN2" data-ref="_M/BGE_MLC_MISCIO_OUTEN2">BGE_MLC_MISCIO_OUTEN2</dfn>		0x00002000</u></td></tr>
<tr><th id="2061">2061</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUT0" data-ref="_M/BGE_MLC_MISCIO_OUT0">BGE_MLC_MISCIO_OUT0</dfn>		0x00004000</u></td></tr>
<tr><th id="2062">2062</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUT1" data-ref="_M/BGE_MLC_MISCIO_OUT1">BGE_MLC_MISCIO_OUT1</dfn>		0x00008000</u></td></tr>
<tr><th id="2063">2063</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_MISCIO_OUT2" data-ref="_M/BGE_MLC_MISCIO_OUT2">BGE_MLC_MISCIO_OUT2</dfn>		0x00010000</u></td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_EXTRAM_ENB" data-ref="_M/BGE_MLC_EXTRAM_ENB">BGE_MLC_EXTRAM_ENB</dfn>		0x00020000</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_SRAM_SIZE" data-ref="_M/BGE_MLC_SRAM_SIZE">BGE_MLC_SRAM_SIZE</dfn>		0x001C0000</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_BANK_SEL" data-ref="_M/BGE_MLC_BANK_SEL">BGE_MLC_BANK_SEL</dfn>		0x00200000 /* 0 = 2 banks, 1 == 1 */</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_SSRAM_TYPE" data-ref="_M/BGE_MLC_SSRAM_TYPE">BGE_MLC_SSRAM_TYPE</dfn>		0x00400000 /* 1 = ZBT, 0 = standard */</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_SSRAM_CYC_DESEL" data-ref="_M/BGE_MLC_SSRAM_CYC_DESEL">BGE_MLC_SSRAM_CYC_DESEL</dfn>		0x00800000</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/BGE_MLC_AUTO_EEPROM" data-ref="_M/BGE_MLC_AUTO_EEPROM">BGE_MLC_AUTO_EEPROM</dfn>		0x01000000</u></td></tr>
<tr><th id="2070">2070</th><td></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_256KB" data-ref="_M/BGE_SSRAMSIZE_256KB">BGE_SSRAMSIZE_256KB</dfn>		0x00000000</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_512KB" data-ref="_M/BGE_SSRAMSIZE_512KB">BGE_SSRAMSIZE_512KB</dfn>		0x00040000</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_1MB" data-ref="_M/BGE_SSRAMSIZE_1MB">BGE_SSRAMSIZE_1MB</dfn>		0x00080000</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_2MB" data-ref="_M/BGE_SSRAMSIZE_2MB">BGE_SSRAMSIZE_2MB</dfn>		0x000C0000</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_4MB" data-ref="_M/BGE_SSRAMSIZE_4MB">BGE_SSRAMSIZE_4MB</dfn>		0x00100000</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_8MB" data-ref="_M/BGE_SSRAMSIZE_8MB">BGE_SSRAMSIZE_8MB</dfn>		0x00140000</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/BGE_SSRAMSIZE_16M" data-ref="_M/BGE_SSRAMSIZE_16M">BGE_SSRAMSIZE_16M</dfn>		0x00180000</u></td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td><i>/* EEPROM address register */</i></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_ADDRESS" data-ref="_M/BGE_EEADDR_ADDRESS">BGE_EEADDR_ADDRESS</dfn>		0x0000FFFC</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_HALFCLK" data-ref="_M/BGE_EEADDR_HALFCLK">BGE_EEADDR_HALFCLK</dfn>		0x01FF0000</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_START" data-ref="_M/BGE_EEADDR_START">BGE_EEADDR_START</dfn>		0x02000000</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_DEVID" data-ref="_M/BGE_EEADDR_DEVID">BGE_EEADDR_DEVID</dfn>		0x1C000000</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_RESET" data-ref="_M/BGE_EEADDR_RESET">BGE_EEADDR_RESET</dfn>		0x20000000</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_DONE" data-ref="_M/BGE_EEADDR_DONE">BGE_EEADDR_DONE</dfn>			0x40000000</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/BGE_EEADDR_RW" data-ref="_M/BGE_EEADDR_RW">BGE_EEADDR_RW</dfn>			0x80000000 /* 1 = rd, 0 = wr */</u></td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/BGE_EEDEVID" data-ref="_M/BGE_EEDEVID">BGE_EEDEVID</dfn>(x)			((x &amp; 7) &lt;&lt; 26)</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/BGE_EEHALFCLK" data-ref="_M/BGE_EEHALFCLK">BGE_EEHALFCLK</dfn>(x)		((x &amp; 0x1FF) &lt;&lt; 16)</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/BGE_HALFCLK_384SCL" data-ref="_M/BGE_HALFCLK_384SCL">BGE_HALFCLK_384SCL</dfn>		0x60</u></td></tr>
<tr><th id="2091">2091</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_READCMD" data-ref="_M/BGE_EE_READCMD">BGE_EE_READCMD</dfn> \</u></td></tr>
<tr><th id="2092">2092</th><td><u>	(BGE_EEHALFCLK(BGE_HALFCLK_384SCL)|BGE_EEDEVID(0)|	\</u></td></tr>
<tr><th id="2093">2093</th><td><u>	BGE_EEADDR_START|BGE_EEADDR_RW|BGE_EEADDR_DONE)</u></td></tr>
<tr><th id="2094">2094</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_WRCMD" data-ref="_M/BGE_EE_WRCMD">BGE_EE_WRCMD</dfn> \</u></td></tr>
<tr><th id="2095">2095</th><td><u>	(BGE_EEHALFCLK(BGE_HALFCLK_384SCL)|BGE_EEDEVID(0)|	\</u></td></tr>
<tr><th id="2096">2096</th><td><u>	BGE_EEADDR_START|BGE_EEADDR_DONE)</u></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td><i>/* EEPROM Control register */</i></td></tr>
<tr><th id="2099">2099</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_CLKOUT_TRISTATE" data-ref="_M/BGE_EECTL_CLKOUT_TRISTATE">BGE_EECTL_CLKOUT_TRISTATE</dfn>	0x00000001</u></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_CLKOUT" data-ref="_M/BGE_EECTL_CLKOUT">BGE_EECTL_CLKOUT</dfn>		0x00000002</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_CLKIN" data-ref="_M/BGE_EECTL_CLKIN">BGE_EECTL_CLKIN</dfn>			0x00000004</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_DATAOUT_TRISTATE" data-ref="_M/BGE_EECTL_DATAOUT_TRISTATE">BGE_EECTL_DATAOUT_TRISTATE</dfn>	0x00000008</u></td></tr>
<tr><th id="2103">2103</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_DATAOUT" data-ref="_M/BGE_EECTL_DATAOUT">BGE_EECTL_DATAOUT</dfn>		0x00000010</u></td></tr>
<tr><th id="2104">2104</th><td><u>#define <dfn class="macro" id="_M/BGE_EECTL_DATAIN" data-ref="_M/BGE_EECTL_DATAIN">BGE_EECTL_DATAIN</dfn>		0x00000020</u></td></tr>
<tr><th id="2105">2105</th><td></td></tr>
<tr><th id="2106">2106</th><td><i>/* MDI (MII/GMII) access register */</i></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/BGE_MDI_DATA" data-ref="_M/BGE_MDI_DATA">BGE_MDI_DATA</dfn>			0x00000001</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/BGE_MDI_DIR" data-ref="_M/BGE_MDI_DIR">BGE_MDI_DIR</dfn>			0x00000002</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/BGE_MDI_SEL" data-ref="_M/BGE_MDI_SEL">BGE_MDI_SEL</dfn>			0x00000004</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/BGE_MDI_CLK" data-ref="_M/BGE_MDI_CLK">BGE_MDI_CLK</dfn>			0x00000008</u></td></tr>
<tr><th id="2111">2111</th><td></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/BGE_MEMWIN_START" data-ref="_M/BGE_MEMWIN_START">BGE_MEMWIN_START</dfn>		0x00008000</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/BGE_MEMWIN_END" data-ref="_M/BGE_MEMWIN_END">BGE_MEMWIN_END</dfn>			0x0000FFFF</u></td></tr>
<tr><th id="2114">2114</th><td></td></tr>
<tr><th id="2115">2115</th><td><i>/* BAR2 (APE) Register Definitions */</i></td></tr>
<tr><th id="2116">2116</th><td></td></tr>
<tr><th id="2117">2117</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_GPIO_MSG" data-ref="_M/BGE_APE_GPIO_MSG">BGE_APE_GPIO_MSG</dfn>		0x0008</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT" data-ref="_M/BGE_APE_EVENT">BGE_APE_EVENT</dfn>			0x000C</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_REQ" data-ref="_M/BGE_APE_LOCK_REQ">BGE_APE_LOCK_REQ</dfn>		0x002C</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_GRANT" data-ref="_M/BGE_APE_LOCK_GRANT">BGE_APE_LOCK_GRANT</dfn>		0x004C</u></td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_GPIO_MSG_SHIFT" data-ref="_M/BGE_APE_GPIO_MSG_SHIFT">BGE_APE_GPIO_MSG_SHIFT</dfn>		4</u></td></tr>
<tr><th id="2123">2123</th><td></td></tr>
<tr><th id="2124">2124</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_1" data-ref="_M/BGE_APE_EVENT_1">BGE_APE_EVENT_1</dfn>			0x00000001</u></td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_REQ_DRIVER0" data-ref="_M/BGE_APE_LOCK_REQ_DRIVER0">BGE_APE_LOCK_REQ_DRIVER0</dfn>	0x00001000</u></td></tr>
<tr><th id="2127">2127</th><td></td></tr>
<tr><th id="2128">2128</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_GRANT_DRIVER0" data-ref="_M/BGE_APE_LOCK_GRANT_DRIVER0">BGE_APE_LOCK_GRANT_DRIVER0</dfn>	0x00001000</u></td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td><i>/* APE Shared Memory block (writable by APE only) */</i></td></tr>
<tr><th id="2131">2131</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_SEG_SIG" data-ref="_M/BGE_APE_SEG_SIG">BGE_APE_SEG_SIG</dfn>			0x4000</u></td></tr>
<tr><th id="2132">2132</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_STATUS" data-ref="_M/BGE_APE_FW_STATUS">BGE_APE_FW_STATUS</dfn>		0x400C</u></td></tr>
<tr><th id="2133">2133</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_FEATURES" data-ref="_M/BGE_APE_FW_FEATURES">BGE_APE_FW_FEATURES</dfn>		0x4010</u></td></tr>
<tr><th id="2134">2134</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_BEHAVIOR" data-ref="_M/BGE_APE_FW_BEHAVIOR">BGE_APE_FW_BEHAVIOR</dfn>		0x4014</u></td></tr>
<tr><th id="2135">2135</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION" data-ref="_M/BGE_APE_FW_VERSION">BGE_APE_FW_VERSION</dfn>		0x4018</u></td></tr>
<tr><th id="2136">2136</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_HEARTBEAT_INTERVAL" data-ref="_M/BGE_APE_FW_HEARTBEAT_INTERVAL">BGE_APE_FW_HEARTBEAT_INTERVAL</dfn>	0x4024</u></td></tr>
<tr><th id="2137">2137</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_HEARTBEAT" data-ref="_M/BGE_APE_FW_HEARTBEAT">BGE_APE_FW_HEARTBEAT</dfn>		0x4028</u></td></tr>
<tr><th id="2138">2138</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_ERROR_FLAGS" data-ref="_M/BGE_APE_FW_ERROR_FLAGS">BGE_APE_FW_ERROR_FLAGS</dfn>		0x4074</u></td></tr>
<tr><th id="2139">2139</th><td></td></tr>
<tr><th id="2140">2140</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_SEG_SIG_MAGIC" data-ref="_M/BGE_APE_SEG_SIG_MAGIC">BGE_APE_SEG_SIG_MAGIC</dfn>		0x41504521</u></td></tr>
<tr><th id="2141">2141</th><td></td></tr>
<tr><th id="2142">2142</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_STATUS_READY" data-ref="_M/BGE_APE_FW_STATUS_READY">BGE_APE_FW_STATUS_READY</dfn>		0x00000100</u></td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_FEATURE_DASH" data-ref="_M/BGE_APE_FW_FEATURE_DASH">BGE_APE_FW_FEATURE_DASH</dfn>		0x00000001</u></td></tr>
<tr><th id="2145">2145</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_FEATURE_NCSI" data-ref="_M/BGE_APE_FW_FEATURE_NCSI">BGE_APE_FW_FEATURE_NCSI</dfn>		0x00000002</u></td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_MAJMSK" data-ref="_M/BGE_APE_FW_VERSION_MAJMSK">BGE_APE_FW_VERSION_MAJMSK</dfn>	0xFF000000</u></td></tr>
<tr><th id="2148">2148</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_MAJSFT" data-ref="_M/BGE_APE_FW_VERSION_MAJSFT">BGE_APE_FW_VERSION_MAJSFT</dfn>	24</u></td></tr>
<tr><th id="2149">2149</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_MINMSK" data-ref="_M/BGE_APE_FW_VERSION_MINMSK">BGE_APE_FW_VERSION_MINMSK</dfn>	0x00FF0000</u></td></tr>
<tr><th id="2150">2150</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_MINSFT" data-ref="_M/BGE_APE_FW_VERSION_MINSFT">BGE_APE_FW_VERSION_MINSFT</dfn>	16</u></td></tr>
<tr><th id="2151">2151</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_REVMSK" data-ref="_M/BGE_APE_FW_VERSION_REVMSK">BGE_APE_FW_VERSION_REVMSK</dfn>	0x0000FF00</u></td></tr>
<tr><th id="2152">2152</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_REVSFT" data-ref="_M/BGE_APE_FW_VERSION_REVSFT">BGE_APE_FW_VERSION_REVSFT</dfn>	8</u></td></tr>
<tr><th id="2153">2153</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_FW_VERSION_BLDMSK" data-ref="_M/BGE_APE_FW_VERSION_BLDMSK">BGE_APE_FW_VERSION_BLDMSK</dfn>	0x000000FF</u></td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td><i>/* Host Shared Memory block (writable by host only) */</i></td></tr>
<tr><th id="2156">2156</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_SEG_SIG" data-ref="_M/BGE_APE_HOST_SEG_SIG">BGE_APE_HOST_SEG_SIG</dfn>		0x4200</u></td></tr>
<tr><th id="2157">2157</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_SEG_LEN" data-ref="_M/BGE_APE_HOST_SEG_LEN">BGE_APE_HOST_SEG_LEN</dfn>		0x4204</u></td></tr>
<tr><th id="2158">2158</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_INIT_COUNT" data-ref="_M/BGE_APE_HOST_INIT_COUNT">BGE_APE_HOST_INIT_COUNT</dfn>		0x4208</u></td></tr>
<tr><th id="2159">2159</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRIVER_ID" data-ref="_M/BGE_APE_HOST_DRIVER_ID">BGE_APE_HOST_DRIVER_ID</dfn>		0x420C</u></td></tr>
<tr><th id="2160">2160</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_BEHAVIOR" data-ref="_M/BGE_APE_HOST_BEHAVIOR">BGE_APE_HOST_BEHAVIOR</dfn>		0x4210</u></td></tr>
<tr><th id="2161">2161</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_HEARTBEAT_INT_MS" data-ref="_M/BGE_APE_HOST_HEARTBEAT_INT_MS">BGE_APE_HOST_HEARTBEAT_INT_MS</dfn>	0x4214</u></td></tr>
<tr><th id="2162">2162</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_HEARTBEAT_COUNT" data-ref="_M/BGE_APE_HOST_HEARTBEAT_COUNT">BGE_APE_HOST_HEARTBEAT_COUNT</dfn>	0x4218</u></td></tr>
<tr><th id="2163">2163</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRVR_STATE" data-ref="_M/BGE_APE_HOST_DRVR_STATE">BGE_APE_HOST_DRVR_STATE</dfn>		0x421C</u></td></tr>
<tr><th id="2164">2164</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_WOL_SPEED" data-ref="_M/BGE_APE_HOST_WOL_SPEED">BGE_APE_HOST_WOL_SPEED</dfn>		0x4224</u></td></tr>
<tr><th id="2165">2165</th><td></td></tr>
<tr><th id="2166">2166</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_SEG_SIG_MAGIC" data-ref="_M/BGE_APE_HOST_SEG_SIG_MAGIC">BGE_APE_HOST_SEG_SIG_MAGIC</dfn>	0x484F5354</u></td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_SEG_LEN_MAGIC" data-ref="_M/BGE_APE_HOST_SEG_LEN_MAGIC">BGE_APE_HOST_SEG_LEN_MAGIC</dfn>	0x00000020</u></td></tr>
<tr><th id="2169">2169</th><td></td></tr>
<tr><th id="2170">2170</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRIVER_ID_FBSD" data-ref="_M/BGE_APE_HOST_DRIVER_ID_FBSD">BGE_APE_HOST_DRIVER_ID_FBSD</dfn>	0xF6000000</u></td></tr>
<tr><th id="2171">2171</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRIVER_ID_MAGIC" data-ref="_M/BGE_APE_HOST_DRIVER_ID_MAGIC">BGE_APE_HOST_DRIVER_ID_MAGIC</dfn>(maj, min)				\</u></td></tr>
<tr><th id="2172">2172</th><td><u>	(BGE_APE_HOST_DRIVER_ID_FBSD |					\</u></td></tr>
<tr><th id="2173">2173</th><td><u>	((maj) &amp; 0xffd) &lt;&lt; 16 | ((min) &amp; 0xff) &lt;&lt; 8)</u></td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_BEHAV_NO_PHYLOCK" data-ref="_M/BGE_APE_HOST_BEHAV_NO_PHYLOCK">BGE_APE_HOST_BEHAV_NO_PHYLOCK</dfn>	0x00000001</u></td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_HEARTBEAT_INT_DISABLE" data-ref="_M/BGE_APE_HOST_HEARTBEAT_INT_DISABLE">BGE_APE_HOST_HEARTBEAT_INT_DISABLE</dfn>	0</u></td></tr>
<tr><th id="2178">2178</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_HEARTBEAT_INT_5SEC" data-ref="_M/BGE_APE_HOST_HEARTBEAT_INT_5SEC">BGE_APE_HOST_HEARTBEAT_INT_5SEC</dfn> 5000</u></td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRVR_STATE_START" data-ref="_M/BGE_APE_HOST_DRVR_STATE_START">BGE_APE_HOST_DRVR_STATE_START</dfn>	0x00000001</u></td></tr>
<tr><th id="2181">2181</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRVR_STATE_UNLOAD" data-ref="_M/BGE_APE_HOST_DRVR_STATE_UNLOAD">BGE_APE_HOST_DRVR_STATE_UNLOAD</dfn>	0x00000002</u></td></tr>
<tr><th id="2182">2182</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRVR_STATE_WOL" data-ref="_M/BGE_APE_HOST_DRVR_STATE_WOL">BGE_APE_HOST_DRVR_STATE_WOL</dfn>	0x00000003</u></td></tr>
<tr><th id="2183">2183</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_DRVR_STATE_SUSPEND" data-ref="_M/BGE_APE_HOST_DRVR_STATE_SUSPEND">BGE_APE_HOST_DRVR_STATE_SUSPEND</dfn>	0x00000004</u></td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_HOST_WOL_SPEED_AUTO" data-ref="_M/BGE_APE_HOST_WOL_SPEED_AUTO">BGE_APE_HOST_WOL_SPEED_AUTO</dfn>	0x00008000</u></td></tr>
<tr><th id="2186">2186</th><td></td></tr>
<tr><th id="2187">2187</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS" data-ref="_M/BGE_APE_EVENT_STATUS">BGE_APE_EVENT_STATUS</dfn>		0x4300</u></td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_DRIVER_EVNT" data-ref="_M/BGE_APE_EVENT_STATUS_DRIVER_EVNT">BGE_APE_EVENT_STATUS_DRIVER_EVNT</dfn>	0x00000010</u></td></tr>
<tr><th id="2190">2190</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_STATE_CHNGE" data-ref="_M/BGE_APE_EVENT_STATUS_STATE_CHNGE">BGE_APE_EVENT_STATUS_STATE_CHNGE</dfn>	0x00000500</u></td></tr>
<tr><th id="2191">2191</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_STATE_START" data-ref="_M/BGE_APE_EVENT_STATUS_STATE_START">BGE_APE_EVENT_STATUS_STATE_START</dfn>	0x00010000</u></td></tr>
<tr><th id="2192">2192</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_STATE_UNLOAD" data-ref="_M/BGE_APE_EVENT_STATUS_STATE_UNLOAD">BGE_APE_EVENT_STATUS_STATE_UNLOAD</dfn>	0x00020000</u></td></tr>
<tr><th id="2193">2193</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_STATE_WOL" data-ref="_M/BGE_APE_EVENT_STATUS_STATE_WOL">BGE_APE_EVENT_STATUS_STATE_WOL</dfn>		0x00030000</u></td></tr>
<tr><th id="2194">2194</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_STATE_SUSPEND" data-ref="_M/BGE_APE_EVENT_STATUS_STATE_SUSPEND">BGE_APE_EVENT_STATUS_STATE_SUSPEND</dfn>	0x00040000</u></td></tr>
<tr><th id="2195">2195</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_EVENT_STATUS_EVENT_PENDING" data-ref="_M/BGE_APE_EVENT_STATUS_EVENT_PENDING">BGE_APE_EVENT_STATUS_EVENT_PENDING</dfn>	0x80000000</u></td></tr>
<tr><th id="2196">2196</th><td></td></tr>
<tr><th id="2197">2197</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_DEBUG_LOG" data-ref="_M/BGE_APE_DEBUG_LOG">BGE_APE_DEBUG_LOG</dfn>		0x4E00</u></td></tr>
<tr><th id="2198">2198</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_DEBUG_LOG_LEN" data-ref="_M/BGE_APE_DEBUG_LOG_LEN">BGE_APE_DEBUG_LOG_LEN</dfn>		0x0100</u></td></tr>
<tr><th id="2199">2199</th><td></td></tr>
<tr><th id="2200">2200</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_REQ" data-ref="_M/BGE_APE_PER_LOCK_REQ">BGE_APE_PER_LOCK_REQ</dfn>		0x8400</u></td></tr>
<tr><th id="2201">2201</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_GRANT" data-ref="_M/BGE_APE_PER_LOCK_GRANT">BGE_APE_PER_LOCK_GRANT</dfn>		0x8420</u></td></tr>
<tr><th id="2202">2202</th><td></td></tr>
<tr><th id="2203">2203</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PER_REQ_DRIVER0" data-ref="_M/BGE_APE_LOCK_PER_REQ_DRIVER0">BGE_APE_LOCK_PER_REQ_DRIVER0</dfn>	0x00001000</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PER_REQ_DRIVER1" data-ref="_M/BGE_APE_LOCK_PER_REQ_DRIVER1">BGE_APE_LOCK_PER_REQ_DRIVER1</dfn>	0x00000002</u></td></tr>
<tr><th id="2205">2205</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PER_REQ_DRIVER2" data-ref="_M/BGE_APE_LOCK_PER_REQ_DRIVER2">BGE_APE_LOCK_PER_REQ_DRIVER2</dfn>	0x00000004</u></td></tr>
<tr><th id="2206">2206</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PER_REQ_DRIVER3" data-ref="_M/BGE_APE_LOCK_PER_REQ_DRIVER3">BGE_APE_LOCK_PER_REQ_DRIVER3</dfn>	0x00000008</u></td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_GRANT_DRIVER0" data-ref="_M/BGE_APE_PER_LOCK_GRANT_DRIVER0">BGE_APE_PER_LOCK_GRANT_DRIVER0</dfn>	0x00001000</u></td></tr>
<tr><th id="2209">2209</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_GRANT_DRIVER1" data-ref="_M/BGE_APE_PER_LOCK_GRANT_DRIVER1">BGE_APE_PER_LOCK_GRANT_DRIVER1</dfn>	0x00000002</u></td></tr>
<tr><th id="2210">2210</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_GRANT_DRIVER2" data-ref="_M/BGE_APE_PER_LOCK_GRANT_DRIVER2">BGE_APE_PER_LOCK_GRANT_DRIVER2</dfn>	0x00000004</u></td></tr>
<tr><th id="2211">2211</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_PER_LOCK_GRANT_DRIVER3" data-ref="_M/BGE_APE_PER_LOCK_GRANT_DRIVER3">BGE_APE_PER_LOCK_GRANT_DRIVER3</dfn>	0x00000008</u></td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td><i>/* APE Mutex Resources */</i></td></tr>
<tr><th id="2214">2214</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PHY0" data-ref="_M/BGE_APE_LOCK_PHY0">BGE_APE_LOCK_PHY0</dfn>		0</u></td></tr>
<tr><th id="2215">2215</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_GRC" data-ref="_M/BGE_APE_LOCK_GRC">BGE_APE_LOCK_GRC</dfn>		1</u></td></tr>
<tr><th id="2216">2216</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PHY1" data-ref="_M/BGE_APE_LOCK_PHY1">BGE_APE_LOCK_PHY1</dfn>		2</u></td></tr>
<tr><th id="2217">2217</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PHY2" data-ref="_M/BGE_APE_LOCK_PHY2">BGE_APE_LOCK_PHY2</dfn>		3</u></td></tr>
<tr><th id="2218">2218</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_MEM" data-ref="_M/BGE_APE_LOCK_MEM">BGE_APE_LOCK_MEM</dfn>		4</u></td></tr>
<tr><th id="2219">2219</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_PHY3" data-ref="_M/BGE_APE_LOCK_PHY3">BGE_APE_LOCK_PHY3</dfn>		5</u></td></tr>
<tr><th id="2220">2220</th><td><u>#define	<dfn class="macro" id="_M/BGE_APE_LOCK_GPIO" data-ref="_M/BGE_APE_LOCK_GPIO">BGE_APE_LOCK_GPIO</dfn>		7</u></td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td><u>#define <dfn class="macro" id="_M/BGE_MEMWIN_READ" data-ref="_M/BGE_MEMWIN_READ">BGE_MEMWIN_READ</dfn>(pc, tag, x, val)				\</u></td></tr>
<tr><th id="2223">2223</th><td><u>	do {								\</u></td></tr>
<tr><th id="2224">2224</th><td><u>		pci_conf_write(pc, tag, BGE_PCI_MEMWIN_BASEADDR,	\</u></td></tr>
<tr><th id="2225">2225</th><td><u>		    (0xFFFF0000 &amp; x));					\</u></td></tr>
<tr><th id="2226">2226</th><td><u>		val = CSR_READ_4(sc, BGE_MEMWIN_START + (x &amp; 0xFFFF));	\</u></td></tr>
<tr><th id="2227">2227</th><td><u>	} while(0)</u></td></tr>
<tr><th id="2228">2228</th><td></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/BGE_MEMWIN_WRITE" data-ref="_M/BGE_MEMWIN_WRITE">BGE_MEMWIN_WRITE</dfn>(pc, tag, x, val)				\</u></td></tr>
<tr><th id="2230">2230</th><td><u>	do {								\</u></td></tr>
<tr><th id="2231">2231</th><td><u>		pci_conf_write(pc, tag, BGE_PCI_MEMWIN_BASEADDR,	\</u></td></tr>
<tr><th id="2232">2232</th><td><u>		    (0xFFFF0000 &amp; x));					\</u></td></tr>
<tr><th id="2233">2233</th><td><u>		CSR_WRITE_4(sc, BGE_MEMWIN_START + (x &amp; 0xFFFF), val);	\</u></td></tr>
<tr><th id="2234">2234</th><td><u>	} while(0)</u></td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td><i>/*</i></td></tr>
<tr><th id="2237">2237</th><td><i> * This magic number is used to prevent PXE restart when we</i></td></tr>
<tr><th id="2238">2238</th><td><i> * issue a software reset. We write this magic number to the</i></td></tr>
<tr><th id="2239">2239</th><td><i> * firmware mailbox at 0xB50 in order to prevent the PXE boot</i></td></tr>
<tr><th id="2240">2240</th><td><i> * code from running.</i></td></tr>
<tr><th id="2241">2241</th><td><i> */</i></td></tr>
<tr><th id="2242">2242</th><td><u>#define	<dfn class="macro" id="_M/BGE_SRAM_FW_MB_MAGIC" data-ref="_M/BGE_SRAM_FW_MB_MAGIC">BGE_SRAM_FW_MB_MAGIC</dfn>	0x4B657654 /* == ~0xB49A89AB */</u></td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="2245">2245</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="(anonymous)::bge_addr_hi" title='(anonymous struct)::bge_addr_hi' data-ref="(anonymous)::bge_addr_hi" data-ref-filename="(anonymous)..bge_addr_hi">bge_addr_hi</dfn>;</td></tr>
<tr><th id="2246">2246</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="(anonymous)::bge_addr_lo" title='(anonymous struct)::bge_addr_lo' data-ref="(anonymous)::bge_addr_lo" data-ref-filename="(anonymous)..bge_addr_lo">bge_addr_lo</dfn>;</td></tr>
<tr><th id="2247">2247</th><td>} <dfn class="typedef" id="bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</dfn>;</td></tr>
<tr><th id="2248">2248</th><td></td></tr>
<tr><th id="2249">2249</th><td><i>/* Ring control block structure */</i></td></tr>
<tr><th id="2250">2250</th><td><b>struct</b> <dfn class="type def" id="bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</dfn> {</td></tr>
<tr><th id="2251">2251</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_rcb::bge_hostaddr" title='bge_rcb::bge_hostaddr' data-ref="bge_rcb::bge_hostaddr" data-ref-filename="bge_rcb..bge_hostaddr">bge_hostaddr</dfn>;</td></tr>
<tr><th id="2252">2252</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_rcb::bge_maxlen_flags" title='bge_rcb::bge_maxlen_flags' data-ref="bge_rcb::bge_maxlen_flags" data-ref-filename="bge_rcb..bge_maxlen_flags">bge_maxlen_flags</dfn>;	<i>/* two 16-bit fields */</i></td></tr>
<tr><th id="2253">2253</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_rcb::bge_nicaddr" title='bge_rcb::bge_nicaddr' data-ref="bge_rcb::bge_nicaddr" data-ref-filename="bge_rcb..bge_nicaddr">bge_nicaddr</dfn>;</td></tr>
<tr><th id="2254">2254</th><td>};</td></tr>
<tr><th id="2255">2255</th><td></td></tr>
<tr><th id="2256">2256</th><td><u>#define	<dfn class="macro" id="_M/BGE_RCB_MAXLEN_FLAGS" data-ref="_M/BGE_RCB_MAXLEN_FLAGS">BGE_RCB_MAXLEN_FLAGS</dfn>(maxlen, flags)	((maxlen) &lt;&lt; 16 | (flags))</u></td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td><u>#define <dfn class="macro" id="_M/BGE_RCB_FLAG_USE_EXT_RX_BD" data-ref="_M/BGE_RCB_FLAG_USE_EXT_RX_BD">BGE_RCB_FLAG_USE_EXT_RX_BD</dfn>	0x0001</u></td></tr>
<tr><th id="2259">2259</th><td><u>#define <dfn class="macro" id="_M/BGE_RCB_FLAG_RING_DISABLED" data-ref="_M/BGE_RCB_FLAG_RING_DISABLED">BGE_RCB_FLAG_RING_DISABLED</dfn>	0x0002</u></td></tr>
<tr><th id="2260">2260</th><td></td></tr>
<tr><th id="2261">2261</th><td><b>struct</b> <dfn class="type def" id="bge_tx_bd" title='bge_tx_bd' data-ref="bge_tx_bd" data-ref-filename="bge_tx_bd">bge_tx_bd</dfn> {</td></tr>
<tr><th id="2262">2262</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_tx_bd::bge_addr" title='bge_tx_bd::bge_addr' data-ref="bge_tx_bd::bge_addr" data-ref-filename="bge_tx_bd..bge_addr">bge_addr</dfn>;</td></tr>
<tr><th id="2263">2263</th><td><u>#<span data-ppcond="2263">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="2264">2264</th><td>	<em>volatile</em> u_int16_t	bge_len;</td></tr>
<tr><th id="2265">2265</th><td>	<em>volatile</em> u_int16_t	bge_flags;</td></tr>
<tr><th id="2266">2266</th><td>	<em>volatile</em> u_int16_t	bge_rsvd;</td></tr>
<tr><th id="2267">2267</th><td>	<em>volatile</em> u_int16_t	bge_vlan_tag;</td></tr>
<tr><th id="2268">2268</th><td><u>#<span data-ppcond="2263">else</span></u></td></tr>
<tr><th id="2269">2269</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_tx_bd::bge_flags" title='bge_tx_bd::bge_flags' data-ref="bge_tx_bd::bge_flags" data-ref-filename="bge_tx_bd..bge_flags">bge_flags</dfn>;</td></tr>
<tr><th id="2270">2270</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_tx_bd::bge_len" title='bge_tx_bd::bge_len' data-ref="bge_tx_bd::bge_len" data-ref-filename="bge_tx_bd..bge_len">bge_len</dfn>;</td></tr>
<tr><th id="2271">2271</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_tx_bd::bge_vlan_tag" title='bge_tx_bd::bge_vlan_tag' data-ref="bge_tx_bd::bge_vlan_tag" data-ref-filename="bge_tx_bd..bge_vlan_tag">bge_vlan_tag</dfn>;</td></tr>
<tr><th id="2272">2272</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_tx_bd::bge_rsvd" title='bge_tx_bd::bge_rsvd' data-ref="bge_tx_bd::bge_rsvd" data-ref-filename="bge_tx_bd..bge_rsvd">bge_rsvd</dfn>;</td></tr>
<tr><th id="2273">2273</th><td><u>#<span data-ppcond="2263">endif</span></u></td></tr>
<tr><th id="2274">2274</th><td>};</td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_TCP_UDP_CSUM" data-ref="_M/BGE_TXBDFLAG_TCP_UDP_CSUM">BGE_TXBDFLAG_TCP_UDP_CSUM</dfn>	0x0001</u></td></tr>
<tr><th id="2277">2277</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_IP_CSUM" data-ref="_M/BGE_TXBDFLAG_IP_CSUM">BGE_TXBDFLAG_IP_CSUM</dfn>		0x0002</u></td></tr>
<tr><th id="2278">2278</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_END" data-ref="_M/BGE_TXBDFLAG_END">BGE_TXBDFLAG_END</dfn>		0x0004</u></td></tr>
<tr><th id="2279">2279</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_IP_FRAG" data-ref="_M/BGE_TXBDFLAG_IP_FRAG">BGE_TXBDFLAG_IP_FRAG</dfn>		0x0008</u></td></tr>
<tr><th id="2280">2280</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_IP_FRAG_END" data-ref="_M/BGE_TXBDFLAG_IP_FRAG_END">BGE_TXBDFLAG_IP_FRAG_END</dfn>	0x0010</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_VLAN_TAG" data-ref="_M/BGE_TXBDFLAG_VLAN_TAG">BGE_TXBDFLAG_VLAN_TAG</dfn>		0x0040</u></td></tr>
<tr><th id="2282">2282</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_COAL_NOW" data-ref="_M/BGE_TXBDFLAG_COAL_NOW">BGE_TXBDFLAG_COAL_NOW</dfn>		0x0080</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_CPU_PRE_DMA" data-ref="_M/BGE_TXBDFLAG_CPU_PRE_DMA">BGE_TXBDFLAG_CPU_PRE_DMA</dfn>	0x0100</u></td></tr>
<tr><th id="2284">2284</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_CPU_POST_DMA" data-ref="_M/BGE_TXBDFLAG_CPU_POST_DMA">BGE_TXBDFLAG_CPU_POST_DMA</dfn>	0x0200</u></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_INSERT_SRC_ADDR" data-ref="_M/BGE_TXBDFLAG_INSERT_SRC_ADDR">BGE_TXBDFLAG_INSERT_SRC_ADDR</dfn>	0x1000</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_CHOOSE_SRC_ADDR" data-ref="_M/BGE_TXBDFLAG_CHOOSE_SRC_ADDR">BGE_TXBDFLAG_CHOOSE_SRC_ADDR</dfn>	0x6000</u></td></tr>
<tr><th id="2287">2287</th><td><u>#define <dfn class="macro" id="_M/BGE_TXBDFLAG_NO_CRC" data-ref="_M/BGE_TXBDFLAG_NO_CRC">BGE_TXBDFLAG_NO_CRC</dfn>		0x8000</u></td></tr>
<tr><th id="2288">2288</th><td></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/BGE_NIC_TXRING_ADDR" data-ref="_M/BGE_NIC_TXRING_ADDR">BGE_NIC_TXRING_ADDR</dfn>(ringno, size)	\</u></td></tr>
<tr><th id="2290">2290</th><td><u>	BGE_SEND_RING_1_TO_4 +			\</u></td></tr>
<tr><th id="2291">2291</th><td><u>	((ringno * sizeof(struct bge_tx_bd) * size) / 4)</u></td></tr>
<tr><th id="2292">2292</th><td></td></tr>
<tr><th id="2293">2293</th><td><b>struct</b> <dfn class="type def" id="bge_rx_bd" title='bge_rx_bd' data-ref="bge_rx_bd" data-ref-filename="bge_rx_bd">bge_rx_bd</dfn> {</td></tr>
<tr><th id="2294">2294</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_rx_bd::bge_addr" title='bge_rx_bd::bge_addr' data-ref="bge_rx_bd::bge_addr" data-ref-filename="bge_rx_bd..bge_addr">bge_addr</dfn>;</td></tr>
<tr><th id="2295">2295</th><td><u>#<span data-ppcond="2295">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="2296">2296</th><td>	<em>volatile</em> u_int16_t	bge_idx;</td></tr>
<tr><th id="2297">2297</th><td>	<em>volatile</em> u_int16_t	bge_len;</td></tr>
<tr><th id="2298">2298</th><td>	<em>volatile</em> u_int16_t	bge_type;</td></tr>
<tr><th id="2299">2299</th><td>	<em>volatile</em> u_int16_t	bge_flags;</td></tr>
<tr><th id="2300">2300</th><td>	<em>volatile</em> u_int16_t	bge_ip_csum;</td></tr>
<tr><th id="2301">2301</th><td>	<em>volatile</em> u_int16_t	bge_tcp_udp_csum;</td></tr>
<tr><th id="2302">2302</th><td>	<em>volatile</em> u_int16_t	bge_error_flag;</td></tr>
<tr><th id="2303">2303</th><td>	<em>volatile</em> u_int16_t	bge_vlan_tag;</td></tr>
<tr><th id="2304">2304</th><td><u>#<span data-ppcond="2295">else</span></u></td></tr>
<tr><th id="2305">2305</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_len" title='bge_rx_bd::bge_len' data-ref="bge_rx_bd::bge_len" data-ref-filename="bge_rx_bd..bge_len">bge_len</dfn>;</td></tr>
<tr><th id="2306">2306</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_idx" title='bge_rx_bd::bge_idx' data-ref="bge_rx_bd::bge_idx" data-ref-filename="bge_rx_bd..bge_idx">bge_idx</dfn>;</td></tr>
<tr><th id="2307">2307</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_flags" title='bge_rx_bd::bge_flags' data-ref="bge_rx_bd::bge_flags" data-ref-filename="bge_rx_bd..bge_flags">bge_flags</dfn>;</td></tr>
<tr><th id="2308">2308</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_type" title='bge_rx_bd::bge_type' data-ref="bge_rx_bd::bge_type" data-ref-filename="bge_rx_bd..bge_type">bge_type</dfn>;</td></tr>
<tr><th id="2309">2309</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_tcp_udp_csum" title='bge_rx_bd::bge_tcp_udp_csum' data-ref="bge_rx_bd::bge_tcp_udp_csum" data-ref-filename="bge_rx_bd..bge_tcp_udp_csum">bge_tcp_udp_csum</dfn>;</td></tr>
<tr><th id="2310">2310</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_ip_csum" title='bge_rx_bd::bge_ip_csum' data-ref="bge_rx_bd::bge_ip_csum" data-ref-filename="bge_rx_bd..bge_ip_csum">bge_ip_csum</dfn>;</td></tr>
<tr><th id="2311">2311</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_vlan_tag" title='bge_rx_bd::bge_vlan_tag' data-ref="bge_rx_bd::bge_vlan_tag" data-ref-filename="bge_rx_bd..bge_vlan_tag">bge_vlan_tag</dfn>;</td></tr>
<tr><th id="2312">2312</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_error_flag" title='bge_rx_bd::bge_error_flag' data-ref="bge_rx_bd::bge_error_flag" data-ref-filename="bge_rx_bd..bge_error_flag">bge_error_flag</dfn>;</td></tr>
<tr><th id="2313">2313</th><td><u>#<span data-ppcond="2295">endif</span></u></td></tr>
<tr><th id="2314">2314</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_rsvd" title='bge_rx_bd::bge_rsvd' data-ref="bge_rx_bd::bge_rsvd" data-ref-filename="bge_rx_bd..bge_rsvd">bge_rsvd</dfn>;</td></tr>
<tr><th id="2315">2315</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_rx_bd::bge_opaque" title='bge_rx_bd::bge_opaque' data-ref="bge_rx_bd::bge_opaque" data-ref-filename="bge_rx_bd..bge_opaque">bge_opaque</dfn>;</td></tr>
<tr><th id="2316">2316</th><td>};</td></tr>
<tr><th id="2317">2317</th><td></td></tr>
<tr><th id="2318">2318</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_END" data-ref="_M/BGE_RXBDFLAG_END">BGE_RXBDFLAG_END</dfn>		0x0004</u></td></tr>
<tr><th id="2319">2319</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_JUMBO_RING" data-ref="_M/BGE_RXBDFLAG_JUMBO_RING">BGE_RXBDFLAG_JUMBO_RING</dfn>		0x0020</u></td></tr>
<tr><th id="2320">2320</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_VLAN_TAG" data-ref="_M/BGE_RXBDFLAG_VLAN_TAG">BGE_RXBDFLAG_VLAN_TAG</dfn>		0x0040</u></td></tr>
<tr><th id="2321">2321</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_ERROR" data-ref="_M/BGE_RXBDFLAG_ERROR">BGE_RXBDFLAG_ERROR</dfn>		0x0400</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_MINI_RING" data-ref="_M/BGE_RXBDFLAG_MINI_RING">BGE_RXBDFLAG_MINI_RING</dfn>		0x0800</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_IP_CSUM" data-ref="_M/BGE_RXBDFLAG_IP_CSUM">BGE_RXBDFLAG_IP_CSUM</dfn>		0x1000</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_TCP_UDP_CSUM" data-ref="_M/BGE_RXBDFLAG_TCP_UDP_CSUM">BGE_RXBDFLAG_TCP_UDP_CSUM</dfn>	0x2000</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/BGE_RXBDFLAG_TCP_UDP_IS_TCP" data-ref="_M/BGE_RXBDFLAG_TCP_UDP_IS_TCP">BGE_RXBDFLAG_TCP_UDP_IS_TCP</dfn>	0x4000</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define	<dfn class="macro" id="_M/BGE_RXBDFLAG_IPV6" data-ref="_M/BGE_RXBDFLAG_IPV6">BGE_RXBDFLAG_IPV6</dfn>		0x8000</u></td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_BAD_CRC" data-ref="_M/BGE_RXERRFLAG_BAD_CRC">BGE_RXERRFLAG_BAD_CRC</dfn>		0x0001</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_COLL_DETECT" data-ref="_M/BGE_RXERRFLAG_COLL_DETECT">BGE_RXERRFLAG_COLL_DETECT</dfn>	0x0002</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_LINK_LOST" data-ref="_M/BGE_RXERRFLAG_LINK_LOST">BGE_RXERRFLAG_LINK_LOST</dfn>		0x0004</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_PHY_DECODE_ERR" data-ref="_M/BGE_RXERRFLAG_PHY_DECODE_ERR">BGE_RXERRFLAG_PHY_DECODE_ERR</dfn>	0x0008</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_MAC_ABORT" data-ref="_M/BGE_RXERRFLAG_MAC_ABORT">BGE_RXERRFLAG_MAC_ABORT</dfn>		0x0010</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_RUNT" data-ref="_M/BGE_RXERRFLAG_RUNT">BGE_RXERRFLAG_RUNT</dfn>		0x0020</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_TRUNC_NO_RSRCS" data-ref="_M/BGE_RXERRFLAG_TRUNC_NO_RSRCS">BGE_RXERRFLAG_TRUNC_NO_RSRCS</dfn>	0x0040</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/BGE_RXERRFLAG_GIANT" data-ref="_M/BGE_RXERRFLAG_GIANT">BGE_RXERRFLAG_GIANT</dfn>		0x0080</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define	<dfn class="macro" id="_M/BGE_RXERRFLAG_IP_CSUM_NOK" data-ref="_M/BGE_RXERRFLAG_IP_CSUM_NOK">BGE_RXERRFLAG_IP_CSUM_NOK</dfn>	0x1000	/* 5717 */</u></td></tr>
<tr><th id="2337">2337</th><td></td></tr>
<tr><th id="2338">2338</th><td><b>struct</b> <dfn class="type def" id="bge_sts_idx" title='bge_sts_idx' data-ref="bge_sts_idx" data-ref-filename="bge_sts_idx">bge_sts_idx</dfn> {</td></tr>
<tr><th id="2339">2339</th><td><u>#<span data-ppcond="2339">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="2340">2340</th><td>	<em>volatile</em> u_int16_t	bge_tx_cons_idx;</td></tr>
<tr><th id="2341">2341</th><td>	<em>volatile</em> u_int16_t	bge_rx_prod_idx;</td></tr>
<tr><th id="2342">2342</th><td><u>#<span data-ppcond="2339">else</span></u></td></tr>
<tr><th id="2343">2343</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_sts_idx::bge_rx_prod_idx" title='bge_sts_idx::bge_rx_prod_idx' data-ref="bge_sts_idx::bge_rx_prod_idx" data-ref-filename="bge_sts_idx..bge_rx_prod_idx">bge_rx_prod_idx</dfn>;</td></tr>
<tr><th id="2344">2344</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_sts_idx::bge_tx_cons_idx" title='bge_sts_idx::bge_tx_cons_idx' data-ref="bge_sts_idx::bge_tx_cons_idx" data-ref-filename="bge_sts_idx..bge_tx_cons_idx">bge_tx_cons_idx</dfn>;</td></tr>
<tr><th id="2345">2345</th><td><u>#<span data-ppcond="2339">endif</span></u></td></tr>
<tr><th id="2346">2346</th><td>};</td></tr>
<tr><th id="2347">2347</th><td></td></tr>
<tr><th id="2348">2348</th><td><b>struct</b> <dfn class="type def" id="bge_status_block" title='bge_status_block' data-ref="bge_status_block" data-ref-filename="bge_status_block">bge_status_block</dfn> {</td></tr>
<tr><th id="2349">2349</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_status_block::bge_status" title='bge_status_block::bge_status' data-ref="bge_status_block::bge_status" data-ref-filename="bge_status_block..bge_status">bge_status</dfn>;</td></tr>
<tr><th id="2350">2350</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="bge_status_block::bge_status_tag" title='bge_status_block::bge_status_tag' data-ref="bge_status_block::bge_status_tag" data-ref-filename="bge_status_block..bge_status_tag">bge_status_tag</dfn>;</td></tr>
<tr><th id="2351">2351</th><td><u>#<span data-ppcond="2351">if</span> <a class="macro" href="../../sys/endian.h.html#103" title="1234" data-ref="_M/BYTE_ORDER">BYTE_ORDER</a> == <a class="macro" href="../../sys/endian.h.html#101" title="4321" data-ref="_M/BIG_ENDIAN">BIG_ENDIAN</a></u></td></tr>
<tr><th id="2352">2352</th><td>	<em>volatile</em> u_int16_t	bge_rx_std_cons_idx;</td></tr>
<tr><th id="2353">2353</th><td>	<em>volatile</em> u_int16_t	bge_rx_jumbo_cons_idx;</td></tr>
<tr><th id="2354">2354</th><td>	<em>volatile</em> u_int16_t	bge_rsvd1;</td></tr>
<tr><th id="2355">2355</th><td>	<em>volatile</em> u_int16_t	bge_rx_mini_cons_idx;</td></tr>
<tr><th id="2356">2356</th><td><u>#<span data-ppcond="2351">else</span></u></td></tr>
<tr><th id="2357">2357</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_status_block::bge_rx_jumbo_cons_idx" title='bge_status_block::bge_rx_jumbo_cons_idx' data-ref="bge_status_block::bge_rx_jumbo_cons_idx" data-ref-filename="bge_status_block..bge_rx_jumbo_cons_idx">bge_rx_jumbo_cons_idx</dfn>;</td></tr>
<tr><th id="2358">2358</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_status_block::bge_rx_std_cons_idx" title='bge_status_block::bge_rx_std_cons_idx' data-ref="bge_status_block::bge_rx_std_cons_idx" data-ref-filename="bge_status_block..bge_rx_std_cons_idx">bge_rx_std_cons_idx</dfn>;</td></tr>
<tr><th id="2359">2359</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_status_block::bge_rx_mini_cons_idx" title='bge_status_block::bge_rx_mini_cons_idx' data-ref="bge_status_block::bge_rx_mini_cons_idx" data-ref-filename="bge_status_block..bge_rx_mini_cons_idx">bge_rx_mini_cons_idx</dfn>;</td></tr>
<tr><th id="2360">2360</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/types.h.html#u_int16_t" title='u_int16_t' data-type='uint16_t' data-ref="u_int16_t" data-ref-filename="u_int16_t">u_int16_t</a>	<dfn class="decl field" id="bge_status_block::bge_rsvd1" title='bge_status_block::bge_rsvd1' data-ref="bge_status_block::bge_rsvd1" data-ref-filename="bge_status_block..bge_rsvd1">bge_rsvd1</dfn>;</td></tr>
<tr><th id="2361">2361</th><td><u>#<span data-ppcond="2351">endif</span></u></td></tr>
<tr><th id="2362">2362</th><td>	<b>struct</b> <a class="type" href="#bge_sts_idx" title='bge_sts_idx' data-ref="bge_sts_idx" data-ref-filename="bge_sts_idx">bge_sts_idx</a>	<dfn class="decl field" id="bge_status_block::bge_idx" title='bge_status_block::bge_idx' data-ref="bge_status_block::bge_idx" data-ref-filename="bge_status_block..bge_idx">bge_idx</dfn>[<var>16</var>];</td></tr>
<tr><th id="2363">2363</th><td>};</td></tr>
<tr><th id="2364">2364</th><td></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_CONSIDX" data-ref="_M/BGE_TX_CONSIDX">BGE_TX_CONSIDX</dfn>(x, i) x-&gt;bge_idx[i].bge_tx_considx</u></td></tr>
<tr><th id="2366">2366</th><td><u>#define <dfn class="macro" id="_M/BGE_RX_PRODIDX" data-ref="_M/BGE_RX_PRODIDX">BGE_RX_PRODIDX</dfn>(x, i) x-&gt;bge_idx[i].bge_rx_prodidx</u></td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td><u>#define <dfn class="macro" id="_M/BGE_STATFLAG_UPDATED" data-ref="_M/BGE_STATFLAG_UPDATED">BGE_STATFLAG_UPDATED</dfn>		0x00000001</u></td></tr>
<tr><th id="2369">2369</th><td><u>#define <dfn class="macro" id="_M/BGE_STATFLAG_LINKSTATE_CHANGED" data-ref="_M/BGE_STATFLAG_LINKSTATE_CHANGED">BGE_STATFLAG_LINKSTATE_CHANGED</dfn>	0x00000002</u></td></tr>
<tr><th id="2370">2370</th><td><u>#define <dfn class="macro" id="_M/BGE_STATFLAG_ERROR" data-ref="_M/BGE_STATFLAG_ERROR">BGE_STATFLAG_ERROR</dfn>		0x00000004</u></td></tr>
<tr><th id="2371">2371</th><td></td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td><i>/*</i></td></tr>
<tr><th id="2374">2374</th><td><i> * Broadcom Vendor ID</i></td></tr>
<tr><th id="2375">2375</th><td><i> * (Note: the BCM570x still defaults to the Alteon PCI vendor ID</i></td></tr>
<tr><th id="2376">2376</th><td><i> * even though they're now manufactured by Broadcom)</i></td></tr>
<tr><th id="2377">2377</th><td><i> */</i></td></tr>
<tr><th id="2378">2378</th><td><u>#define <dfn class="macro" id="_M/BCOM_VENDORID" data-ref="_M/BCOM_VENDORID">BCOM_VENDORID</dfn>			0x14E4</u></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/BCOM_DEVICEID_BCM5700" data-ref="_M/BCOM_DEVICEID_BCM5700">BCOM_DEVICEID_BCM5700</dfn>		0x1644</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/BCOM_DEVICEID_BCM5701" data-ref="_M/BCOM_DEVICEID_BCM5701">BCOM_DEVICEID_BCM5701</dfn>		0x1645</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/BCOM_DEVICEID_BCM5789" data-ref="_M/BCOM_DEVICEID_BCM5789">BCOM_DEVICEID_BCM5789</dfn>		0x169d</u></td></tr>
<tr><th id="2382">2382</th><td></td></tr>
<tr><th id="2383">2383</th><td><i>/*</i></td></tr>
<tr><th id="2384">2384</th><td><i> * Alteon AceNIC PCI vendor/device ID.</i></td></tr>
<tr><th id="2385">2385</th><td><i> */</i></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/ALT_VENDORID" data-ref="_M/ALT_VENDORID">ALT_VENDORID</dfn>			0x12AE</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/ALT_DEVICEID_ACENIC" data-ref="_M/ALT_DEVICEID_ACENIC">ALT_DEVICEID_ACENIC</dfn>		0x0001</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/ALT_DEVICEID_ACENIC_COPPER" data-ref="_M/ALT_DEVICEID_ACENIC_COPPER">ALT_DEVICEID_ACENIC_COPPER</dfn>	0x0002</u></td></tr>
<tr><th id="2389">2389</th><td><u>#define <dfn class="macro" id="_M/ALT_DEVICEID_BCM5700" data-ref="_M/ALT_DEVICEID_BCM5700">ALT_DEVICEID_BCM5700</dfn>		0x0003</u></td></tr>
<tr><th id="2390">2390</th><td><u>#define <dfn class="macro" id="_M/ALT_DEVICEID_BCM5701" data-ref="_M/ALT_DEVICEID_BCM5701">ALT_DEVICEID_BCM5701</dfn>		0x0004</u></td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td><i>/*</i></td></tr>
<tr><th id="2393">2393</th><td><i> * 3Com 3c985 PCI vendor/device ID.</i></td></tr>
<tr><th id="2394">2394</th><td><i> */</i></td></tr>
<tr><th id="2395">2395</th><td><u>#define <dfn class="macro" id="_M/TC_VENDORID" data-ref="_M/TC_VENDORID">TC_VENDORID</dfn>			0x10B7</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define <dfn class="macro" id="_M/TC_DEVICEID_3C985" data-ref="_M/TC_DEVICEID_3C985">TC_DEVICEID_3C985</dfn>		0x0001</u></td></tr>
<tr><th id="2397">2397</th><td><u>#define <dfn class="macro" id="_M/TC_DEVICEID_3C996" data-ref="_M/TC_DEVICEID_3C996">TC_DEVICEID_3C996</dfn>		0x0003</u></td></tr>
<tr><th id="2398">2398</th><td></td></tr>
<tr><th id="2399">2399</th><td><i>/*</i></td></tr>
<tr><th id="2400">2400</th><td><i> * SysKonnect PCI vendor ID</i></td></tr>
<tr><th id="2401">2401</th><td><i> */</i></td></tr>
<tr><th id="2402">2402</th><td><u>#define <dfn class="macro" id="_M/SK_VENDORID" data-ref="_M/SK_VENDORID">SK_VENDORID</dfn>			0x1148</u></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/SK_DEVICEID_ALTIMA" data-ref="_M/SK_DEVICEID_ALTIMA">SK_DEVICEID_ALTIMA</dfn>		0x4400</u></td></tr>
<tr><th id="2404">2404</th><td><u>#define <dfn class="macro" id="_M/SK_SUBSYSID_9D21" data-ref="_M/SK_SUBSYSID_9D21">SK_SUBSYSID_9D21</dfn>		0x4421</u></td></tr>
<tr><th id="2405">2405</th><td><u>#define <dfn class="macro" id="_M/SK_SUBSYSID_9D41" data-ref="_M/SK_SUBSYSID_9D41">SK_SUBSYSID_9D41</dfn>		0x4441</u></td></tr>
<tr><th id="2406">2406</th><td></td></tr>
<tr><th id="2407">2407</th><td><i>/*</i></td></tr>
<tr><th id="2408">2408</th><td><i> * Altima PCI vendor/device ID.</i></td></tr>
<tr><th id="2409">2409</th><td><i> */</i></td></tr>
<tr><th id="2410">2410</th><td><u>#define <dfn class="macro" id="_M/ALTIMA_VENDORID" data-ref="_M/ALTIMA_VENDORID">ALTIMA_VENDORID</dfn>			0x173b</u></td></tr>
<tr><th id="2411">2411</th><td><u>#define <dfn class="macro" id="_M/ALTIMA_DEVICE_AC1000" data-ref="_M/ALTIMA_DEVICE_AC1000">ALTIMA_DEVICE_AC1000</dfn>		0x03e8</u></td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td><i>/*</i></td></tr>
<tr><th id="2414">2414</th><td><i> * Offset of MAC address inside EEPROM.</i></td></tr>
<tr><th id="2415">2415</th><td><i> */</i></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_MAC_OFFSET" data-ref="_M/BGE_EE_MAC_OFFSET">BGE_EE_MAC_OFFSET</dfn>		0x7C</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_MAC_OFFSET_5906" data-ref="_M/BGE_EE_MAC_OFFSET_5906">BGE_EE_MAC_OFFSET_5906</dfn>		0x10</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define <dfn class="macro" id="_M/BGE_EE_HWCFG_OFFSET" data-ref="_M/BGE_EE_HWCFG_OFFSET">BGE_EE_HWCFG_OFFSET</dfn>		0xC8</u></td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td><u>#define <dfn class="macro" id="_M/BGE_HWCFG_VOLTAGE" data-ref="_M/BGE_HWCFG_VOLTAGE">BGE_HWCFG_VOLTAGE</dfn>		0x00000003</u></td></tr>
<tr><th id="2421">2421</th><td><u>#define <dfn class="macro" id="_M/BGE_HWCFG_PHYLED_MODE" data-ref="_M/BGE_HWCFG_PHYLED_MODE">BGE_HWCFG_PHYLED_MODE</dfn>		0x0000000C</u></td></tr>
<tr><th id="2422">2422</th><td><u>#define <dfn class="macro" id="_M/BGE_HWCFG_MEDIA" data-ref="_M/BGE_HWCFG_MEDIA">BGE_HWCFG_MEDIA</dfn>			0x00000030</u></td></tr>
<tr><th id="2423">2423</th><td><u>#define	<dfn class="macro" id="_M/BGE_HWCFG_ASF" data-ref="_M/BGE_HWCFG_ASF">BGE_HWCFG_ASF</dfn>			0x00000080</u></td></tr>
<tr><th id="2424">2424</th><td><u>#define	<dfn class="macro" id="_M/BGE_HWCFG_EEPROM_WP" data-ref="_M/BGE_HWCFG_EEPROM_WP">BGE_HWCFG_EEPROM_WP</dfn>		0x00000100</u></td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td><u>#define <dfn class="macro" id="_M/BGE_VOLTAGE_1POINT3" data-ref="_M/BGE_VOLTAGE_1POINT3">BGE_VOLTAGE_1POINT3</dfn>		0x00000000</u></td></tr>
<tr><th id="2427">2427</th><td><u>#define <dfn class="macro" id="_M/BGE_VOLTAGE_1POINT8" data-ref="_M/BGE_VOLTAGE_1POINT8">BGE_VOLTAGE_1POINT8</dfn>		0x00000001</u></td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td><u>#define <dfn class="macro" id="_M/BGE_PHYLEDMODE_UNSPEC" data-ref="_M/BGE_PHYLEDMODE_UNSPEC">BGE_PHYLEDMODE_UNSPEC</dfn>		0x00000000</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define <dfn class="macro" id="_M/BGE_PHYLEDMODE_TRIPLELED" data-ref="_M/BGE_PHYLEDMODE_TRIPLELED">BGE_PHYLEDMODE_TRIPLELED</dfn>	0x00000004</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/BGE_PHYLEDMODE_SINGLELED" data-ref="_M/BGE_PHYLEDMODE_SINGLELED">BGE_PHYLEDMODE_SINGLELED</dfn>	0x00000008</u></td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td><u>#define <dfn class="macro" id="_M/BGE_MEDIA_UNSPEC" data-ref="_M/BGE_MEDIA_UNSPEC">BGE_MEDIA_UNSPEC</dfn>		0x00000000</u></td></tr>
<tr><th id="2434">2434</th><td><u>#define <dfn class="macro" id="_M/BGE_MEDIA_COPPER" data-ref="_M/BGE_MEDIA_COPPER">BGE_MEDIA_COPPER</dfn>		0x00000010</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define <dfn class="macro" id="_M/BGE_MEDIA_FIBER" data-ref="_M/BGE_MEDIA_FIBER">BGE_MEDIA_FIBER</dfn>			0x00000020</u></td></tr>
<tr><th id="2436">2436</th><td></td></tr>
<tr><th id="2437">2437</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_READ_CMD" data-ref="_M/BGE_PCI_READ_CMD">BGE_PCI_READ_CMD</dfn>		0x06000000</u></td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/BGE_PCI_WRITE_CMD" data-ref="_M/BGE_PCI_WRITE_CMD">BGE_PCI_WRITE_CMD</dfn>		0x70000000</u></td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td><u>#define <dfn class="macro" id="_M/BGE_TICKS_PER_SEC" data-ref="_M/BGE_TICKS_PER_SEC">BGE_TICKS_PER_SEC</dfn>		1000000</u></td></tr>
<tr><th id="2441">2441</th><td></td></tr>
<tr><th id="2442">2442</th><td><i>/*</i></td></tr>
<tr><th id="2443">2443</th><td><i> * Ring size constants.</i></td></tr>
<tr><th id="2444">2444</th><td><i> */</i></td></tr>
<tr><th id="2445">2445</th><td><u>#define <dfn class="macro" id="_M/BGE_EVENT_RING_CNT" data-ref="_M/BGE_EVENT_RING_CNT">BGE_EVENT_RING_CNT</dfn>	256</u></td></tr>
<tr><th id="2446">2446</th><td><u>#define <dfn class="macro" id="_M/BGE_CMD_RING_CNT" data-ref="_M/BGE_CMD_RING_CNT">BGE_CMD_RING_CNT</dfn>	64</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define <dfn class="macro" id="_M/BGE_STD_RX_RING_CNT" data-ref="_M/BGE_STD_RX_RING_CNT">BGE_STD_RX_RING_CNT</dfn>	512</u></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_RX_RING_CNT" data-ref="_M/BGE_JUMBO_RX_RING_CNT">BGE_JUMBO_RX_RING_CNT</dfn>	256</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/BGE_MINI_RX_RING_CNT" data-ref="_M/BGE_MINI_RX_RING_CNT">BGE_MINI_RX_RING_CNT</dfn>	1024</u></td></tr>
<tr><th id="2450">2450</th><td><u>#define <dfn class="macro" id="_M/BGE_RETURN_RING_CNT" data-ref="_M/BGE_RETURN_RING_CNT">BGE_RETURN_RING_CNT</dfn>	1024</u></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/BGE_RETURN_RING_CNT_5705" data-ref="_M/BGE_RETURN_RING_CNT_5705">BGE_RETURN_RING_CNT_5705</dfn>	512</u></td></tr>
<tr><th id="2452">2452</th><td></td></tr>
<tr><th id="2453">2453</th><td><i>/*</i></td></tr>
<tr><th id="2454">2454</th><td><i> * Possible TX ring sizes.</i></td></tr>
<tr><th id="2455">2455</th><td><i> */</i></td></tr>
<tr><th id="2456">2456</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_CNT_128" data-ref="_M/BGE_TX_RING_CNT_128">BGE_TX_RING_CNT_128</dfn>	128</u></td></tr>
<tr><th id="2457">2457</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_BASE_128" data-ref="_M/BGE_TX_RING_BASE_128">BGE_TX_RING_BASE_128</dfn>	0x3800</u></td></tr>
<tr><th id="2458">2458</th><td></td></tr>
<tr><th id="2459">2459</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_CNT_256" data-ref="_M/BGE_TX_RING_CNT_256">BGE_TX_RING_CNT_256</dfn>	256</u></td></tr>
<tr><th id="2460">2460</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_BASE_256" data-ref="_M/BGE_TX_RING_BASE_256">BGE_TX_RING_BASE_256</dfn>	0x3000</u></td></tr>
<tr><th id="2461">2461</th><td></td></tr>
<tr><th id="2462">2462</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_CNT_512" data-ref="_M/BGE_TX_RING_CNT_512">BGE_TX_RING_CNT_512</dfn>	512</u></td></tr>
<tr><th id="2463">2463</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_BASE_512" data-ref="_M/BGE_TX_RING_BASE_512">BGE_TX_RING_BASE_512</dfn>	0x2000</u></td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_CNT" data-ref="_M/BGE_TX_RING_CNT">BGE_TX_RING_CNT</dfn>		BGE_TX_RING_CNT_512</u></td></tr>
<tr><th id="2466">2466</th><td><u>#define <dfn class="macro" id="_M/BGE_TX_RING_BASE" data-ref="_M/BGE_TX_RING_BASE">BGE_TX_RING_BASE</dfn>	BGE_TX_RING_BASE_512</u></td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td><i>/*</i></td></tr>
<tr><th id="2469">2469</th><td><i> * Tigon III statistics counters.</i></td></tr>
<tr><th id="2470">2470</th><td><i> */</i></td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><i>/* Stats counters access through registers */</i></td></tr>
<tr><th id="2473">2473</th><td><b>struct</b> <dfn class="type def" id="bge_mac_stats_regs" title='bge_mac_stats_regs' data-ref="bge_mac_stats_regs" data-ref-filename="bge_mac_stats_regs">bge_mac_stats_regs</dfn> {</td></tr>
<tr><th id="2474">2474</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCOutOctets" title='bge_mac_stats_regs::ifHCOutOctets' data-ref="bge_mac_stats_regs::ifHCOutOctets" data-ref-filename="bge_mac_stats_regs..ifHCOutOctets">ifHCOutOctets</dfn>;</td></tr>
<tr><th id="2475">2475</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved0" title='bge_mac_stats_regs::Reserved0' data-ref="bge_mac_stats_regs::Reserved0" data-ref-filename="bge_mac_stats_regs..Reserved0">Reserved0</dfn>;</td></tr>
<tr><th id="2476">2476</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::etherStatsCollisions" title='bge_mac_stats_regs::etherStatsCollisions' data-ref="bge_mac_stats_regs::etherStatsCollisions" data-ref-filename="bge_mac_stats_regs..etherStatsCollisions">etherStatsCollisions</dfn>;</td></tr>
<tr><th id="2477">2477</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::outXonSent" title='bge_mac_stats_regs::outXonSent' data-ref="bge_mac_stats_regs::outXonSent" data-ref-filename="bge_mac_stats_regs..outXonSent">outXonSent</dfn>;</td></tr>
<tr><th id="2478">2478</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::outXoffSent" title='bge_mac_stats_regs::outXoffSent' data-ref="bge_mac_stats_regs::outXoffSent" data-ref-filename="bge_mac_stats_regs..outXoffSent">outXoffSent</dfn>;</td></tr>
<tr><th id="2479">2479</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved1" title='bge_mac_stats_regs::Reserved1' data-ref="bge_mac_stats_regs::Reserved1" data-ref-filename="bge_mac_stats_regs..Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="2480">2480</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsInternalMacTransmitErrors" title='bge_mac_stats_regs::dot3StatsInternalMacTransmitErrors' data-ref="bge_mac_stats_regs::dot3StatsInternalMacTransmitErrors" data-ref-filename="bge_mac_stats_regs..dot3StatsInternalMacTransmitErrors">dot3StatsInternalMacTransmitErrors</dfn>;</td></tr>
<tr><th id="2481">2481</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsSingleCollisionFrames" title='bge_mac_stats_regs::dot3StatsSingleCollisionFrames' data-ref="bge_mac_stats_regs::dot3StatsSingleCollisionFrames" data-ref-filename="bge_mac_stats_regs..dot3StatsSingleCollisionFrames">dot3StatsSingleCollisionFrames</dfn>;</td></tr>
<tr><th id="2482">2482</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsMultipleCollisionFrames" title='bge_mac_stats_regs::dot3StatsMultipleCollisionFrames' data-ref="bge_mac_stats_regs::dot3StatsMultipleCollisionFrames" data-ref-filename="bge_mac_stats_regs..dot3StatsMultipleCollisionFrames">dot3StatsMultipleCollisionFrames</dfn>;</td></tr>
<tr><th id="2483">2483</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsDeferredTransmissions" title='bge_mac_stats_regs::dot3StatsDeferredTransmissions' data-ref="bge_mac_stats_regs::dot3StatsDeferredTransmissions" data-ref-filename="bge_mac_stats_regs..dot3StatsDeferredTransmissions">dot3StatsDeferredTransmissions</dfn>;</td></tr>
<tr><th id="2484">2484</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved2" title='bge_mac_stats_regs::Reserved2' data-ref="bge_mac_stats_regs::Reserved2" data-ref-filename="bge_mac_stats_regs..Reserved2">Reserved2</dfn>;</td></tr>
<tr><th id="2485">2485</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsExcessiveCollisions" title='bge_mac_stats_regs::dot3StatsExcessiveCollisions' data-ref="bge_mac_stats_regs::dot3StatsExcessiveCollisions" data-ref-filename="bge_mac_stats_regs..dot3StatsExcessiveCollisions">dot3StatsExcessiveCollisions</dfn>;</td></tr>
<tr><th id="2486">2486</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsLateCollisions" title='bge_mac_stats_regs::dot3StatsLateCollisions' data-ref="bge_mac_stats_regs::dot3StatsLateCollisions" data-ref-filename="bge_mac_stats_regs..dot3StatsLateCollisions">dot3StatsLateCollisions</dfn>;</td></tr>
<tr><th id="2487">2487</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved3" title='bge_mac_stats_regs::Reserved3' data-ref="bge_mac_stats_regs::Reserved3" data-ref-filename="bge_mac_stats_regs..Reserved3">Reserved3</dfn>[<var>14</var>];</td></tr>
<tr><th id="2488">2488</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCOutUcastPkts" title='bge_mac_stats_regs::ifHCOutUcastPkts' data-ref="bge_mac_stats_regs::ifHCOutUcastPkts" data-ref-filename="bge_mac_stats_regs..ifHCOutUcastPkts">ifHCOutUcastPkts</dfn>;</td></tr>
<tr><th id="2489">2489</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCOutMulticastPkts" title='bge_mac_stats_regs::ifHCOutMulticastPkts' data-ref="bge_mac_stats_regs::ifHCOutMulticastPkts" data-ref-filename="bge_mac_stats_regs..ifHCOutMulticastPkts">ifHCOutMulticastPkts</dfn>;</td></tr>
<tr><th id="2490">2490</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCOutBroadcastPkts" title='bge_mac_stats_regs::ifHCOutBroadcastPkts' data-ref="bge_mac_stats_regs::ifHCOutBroadcastPkts" data-ref-filename="bge_mac_stats_regs..ifHCOutBroadcastPkts">ifHCOutBroadcastPkts</dfn>;</td></tr>
<tr><th id="2491">2491</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved4" title='bge_mac_stats_regs::Reserved4' data-ref="bge_mac_stats_regs::Reserved4" data-ref-filename="bge_mac_stats_regs..Reserved4">Reserved4</dfn>[<var>2</var>];</td></tr>
<tr><th id="2492">2492</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCInOctets" title='bge_mac_stats_regs::ifHCInOctets' data-ref="bge_mac_stats_regs::ifHCInOctets" data-ref-filename="bge_mac_stats_regs..ifHCInOctets">ifHCInOctets</dfn>;</td></tr>
<tr><th id="2493">2493</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::Reserved5" title='bge_mac_stats_regs::Reserved5' data-ref="bge_mac_stats_regs::Reserved5" data-ref-filename="bge_mac_stats_regs..Reserved5">Reserved5</dfn>;</td></tr>
<tr><th id="2494">2494</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::etherStatsFragments" title='bge_mac_stats_regs::etherStatsFragments' data-ref="bge_mac_stats_regs::etherStatsFragments" data-ref-filename="bge_mac_stats_regs..etherStatsFragments">etherStatsFragments</dfn>;</td></tr>
<tr><th id="2495">2495</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCInUcastPkts" title='bge_mac_stats_regs::ifHCInUcastPkts' data-ref="bge_mac_stats_regs::ifHCInUcastPkts" data-ref-filename="bge_mac_stats_regs..ifHCInUcastPkts">ifHCInUcastPkts</dfn>;</td></tr>
<tr><th id="2496">2496</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCInMulticastPkts" title='bge_mac_stats_regs::ifHCInMulticastPkts' data-ref="bge_mac_stats_regs::ifHCInMulticastPkts" data-ref-filename="bge_mac_stats_regs..ifHCInMulticastPkts">ifHCInMulticastPkts</dfn>;</td></tr>
<tr><th id="2497">2497</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::ifHCInBroadcastPkts" title='bge_mac_stats_regs::ifHCInBroadcastPkts' data-ref="bge_mac_stats_regs::ifHCInBroadcastPkts" data-ref-filename="bge_mac_stats_regs..ifHCInBroadcastPkts">ifHCInBroadcastPkts</dfn>;</td></tr>
<tr><th id="2498">2498</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsFCSErrors" title='bge_mac_stats_regs::dot3StatsFCSErrors' data-ref="bge_mac_stats_regs::dot3StatsFCSErrors" data-ref-filename="bge_mac_stats_regs..dot3StatsFCSErrors">dot3StatsFCSErrors</dfn>;</td></tr>
<tr><th id="2499">2499</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsAlignmentErrors" title='bge_mac_stats_regs::dot3StatsAlignmentErrors' data-ref="bge_mac_stats_regs::dot3StatsAlignmentErrors" data-ref-filename="bge_mac_stats_regs..dot3StatsAlignmentErrors">dot3StatsAlignmentErrors</dfn>;</td></tr>
<tr><th id="2500">2500</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::xonPauseFramesReceived" title='bge_mac_stats_regs::xonPauseFramesReceived' data-ref="bge_mac_stats_regs::xonPauseFramesReceived" data-ref-filename="bge_mac_stats_regs..xonPauseFramesReceived">xonPauseFramesReceived</dfn>;</td></tr>
<tr><th id="2501">2501</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::xoffPauseFramesReceived" title='bge_mac_stats_regs::xoffPauseFramesReceived' data-ref="bge_mac_stats_regs::xoffPauseFramesReceived" data-ref-filename="bge_mac_stats_regs..xoffPauseFramesReceived">xoffPauseFramesReceived</dfn>;</td></tr>
<tr><th id="2502">2502</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::macControlFramesReceived" title='bge_mac_stats_regs::macControlFramesReceived' data-ref="bge_mac_stats_regs::macControlFramesReceived" data-ref-filename="bge_mac_stats_regs..macControlFramesReceived">macControlFramesReceived</dfn>;</td></tr>
<tr><th id="2503">2503</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::xoffStateEntered" title='bge_mac_stats_regs::xoffStateEntered' data-ref="bge_mac_stats_regs::xoffStateEntered" data-ref-filename="bge_mac_stats_regs..xoffStateEntered">xoffStateEntered</dfn>;</td></tr>
<tr><th id="2504">2504</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::dot3StatsFramesTooLong" title='bge_mac_stats_regs::dot3StatsFramesTooLong' data-ref="bge_mac_stats_regs::dot3StatsFramesTooLong" data-ref-filename="bge_mac_stats_regs..dot3StatsFramesTooLong">dot3StatsFramesTooLong</dfn>;</td></tr>
<tr><th id="2505">2505</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::etherStatsJabbers" title='bge_mac_stats_regs::etherStatsJabbers' data-ref="bge_mac_stats_regs::etherStatsJabbers" data-ref-filename="bge_mac_stats_regs..etherStatsJabbers">etherStatsJabbers</dfn>;</td></tr>
<tr><th id="2506">2506</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="bge_mac_stats_regs::etherStatsUndersizePkts" title='bge_mac_stats_regs::etherStatsUndersizePkts' data-ref="bge_mac_stats_regs::etherStatsUndersizePkts" data-ref-filename="bge_mac_stats_regs..etherStatsUndersizePkts">etherStatsUndersizePkts</dfn>;</td></tr>
<tr><th id="2507">2507</th><td>};</td></tr>
<tr><th id="2508">2508</th><td></td></tr>
<tr><th id="2509">2509</th><td><b>struct</b> <dfn class="type def" id="bge_stats" title='bge_stats' data-ref="bge_stats" data-ref-filename="bge_stats">bge_stats</dfn> {</td></tr>
<tr><th id="2510">2510</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="bge_stats::Reserved0" title='bge_stats::Reserved0' data-ref="bge_stats::Reserved0" data-ref-filename="bge_stats..Reserved0">Reserved0</dfn>[<var>256</var>];</td></tr>
<tr><th id="2511">2511</th><td></td></tr>
<tr><th id="2512">2512</th><td>	<i>/* Statistics maintained by Receive MAC. */</i></td></tr>
<tr><th id="2513">2513</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCInOctets" title='bge_stats::ifHCInOctets' data-ref="bge_stats::ifHCInOctets" data-ref-filename="bge_stats..ifHCInOctets">ifHCInOctets</dfn>;</td></tr>
<tr><th id="2514">2514</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Reserved1" title='bge_stats::Reserved1' data-ref="bge_stats::Reserved1" data-ref-filename="bge_stats..Reserved1">Reserved1</dfn>;</td></tr>
<tr><th id="2515">2515</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsFragments" title='bge_stats::etherStatsFragments' data-ref="bge_stats::etherStatsFragments" data-ref-filename="bge_stats..etherStatsFragments">etherStatsFragments</dfn>;</td></tr>
<tr><th id="2516">2516</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCInUcastPkts" title='bge_stats::ifHCInUcastPkts' data-ref="bge_stats::ifHCInUcastPkts" data-ref-filename="bge_stats..ifHCInUcastPkts">ifHCInUcastPkts</dfn>;</td></tr>
<tr><th id="2517">2517</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCInMulticastPkts" title='bge_stats::ifHCInMulticastPkts' data-ref="bge_stats::ifHCInMulticastPkts" data-ref-filename="bge_stats..ifHCInMulticastPkts">ifHCInMulticastPkts</dfn>;</td></tr>
<tr><th id="2518">2518</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCInBroadcastPkts" title='bge_stats::ifHCInBroadcastPkts' data-ref="bge_stats::ifHCInBroadcastPkts" data-ref-filename="bge_stats..ifHCInBroadcastPkts">ifHCInBroadcastPkts</dfn>;</td></tr>
<tr><th id="2519">2519</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsFCSErrors" title='bge_stats::dot3StatsFCSErrors' data-ref="bge_stats::dot3StatsFCSErrors" data-ref-filename="bge_stats..dot3StatsFCSErrors">dot3StatsFCSErrors</dfn>;</td></tr>
<tr><th id="2520">2520</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsAlignmentErrors" title='bge_stats::dot3StatsAlignmentErrors' data-ref="bge_stats::dot3StatsAlignmentErrors" data-ref-filename="bge_stats..dot3StatsAlignmentErrors">dot3StatsAlignmentErrors</dfn>;</td></tr>
<tr><th id="2521">2521</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::xonPauseFramesReceived" title='bge_stats::xonPauseFramesReceived' data-ref="bge_stats::xonPauseFramesReceived" data-ref-filename="bge_stats..xonPauseFramesReceived">xonPauseFramesReceived</dfn>;</td></tr>
<tr><th id="2522">2522</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::xoffPauseFramesReceived" title='bge_stats::xoffPauseFramesReceived' data-ref="bge_stats::xoffPauseFramesReceived" data-ref-filename="bge_stats..xoffPauseFramesReceived">xoffPauseFramesReceived</dfn>;</td></tr>
<tr><th id="2523">2523</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::macControlFramesReceived" title='bge_stats::macControlFramesReceived' data-ref="bge_stats::macControlFramesReceived" data-ref-filename="bge_stats..macControlFramesReceived">macControlFramesReceived</dfn>;</td></tr>
<tr><th id="2524">2524</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::xoffStateEntered" title='bge_stats::xoffStateEntered' data-ref="bge_stats::xoffStateEntered" data-ref-filename="bge_stats..xoffStateEntered">xoffStateEntered</dfn>;</td></tr>
<tr><th id="2525">2525</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsFramesTooLong" title='bge_stats::dot3StatsFramesTooLong' data-ref="bge_stats::dot3StatsFramesTooLong" data-ref-filename="bge_stats..dot3StatsFramesTooLong">dot3StatsFramesTooLong</dfn>;</td></tr>
<tr><th id="2526">2526</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsJabbers" title='bge_stats::etherStatsJabbers' data-ref="bge_stats::etherStatsJabbers" data-ref-filename="bge_stats..etherStatsJabbers">etherStatsJabbers</dfn>;</td></tr>
<tr><th id="2527">2527</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsUndersizePkts" title='bge_stats::etherStatsUndersizePkts' data-ref="bge_stats::etherStatsUndersizePkts" data-ref-filename="bge_stats..etherStatsUndersizePkts">etherStatsUndersizePkts</dfn>;</td></tr>
<tr><th id="2528">2528</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::inRangeLengthError" title='bge_stats::inRangeLengthError' data-ref="bge_stats::inRangeLengthError" data-ref-filename="bge_stats..inRangeLengthError">inRangeLengthError</dfn>;</td></tr>
<tr><th id="2529">2529</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::outRangeLengthError" title='bge_stats::outRangeLengthError' data-ref="bge_stats::outRangeLengthError" data-ref-filename="bge_stats..outRangeLengthError">outRangeLengthError</dfn>;</td></tr>
<tr><th id="2530">2530</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts64Octets" title='bge_stats::etherStatsPkts64Octets' data-ref="bge_stats::etherStatsPkts64Octets" data-ref-filename="bge_stats..etherStatsPkts64Octets">etherStatsPkts64Octets</dfn>;</td></tr>
<tr><th id="2531">2531</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts65Octetsto127Octets" title='bge_stats::etherStatsPkts65Octetsto127Octets' data-ref="bge_stats::etherStatsPkts65Octetsto127Octets" data-ref-filename="bge_stats..etherStatsPkts65Octetsto127Octets">etherStatsPkts65Octetsto127Octets</dfn>;</td></tr>
<tr><th id="2532">2532</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts128Octetsto255Octets" title='bge_stats::etherStatsPkts128Octetsto255Octets' data-ref="bge_stats::etherStatsPkts128Octetsto255Octets" data-ref-filename="bge_stats..etherStatsPkts128Octetsto255Octets">etherStatsPkts128Octetsto255Octets</dfn>;</td></tr>
<tr><th id="2533">2533</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts256Octetsto511Octets" title='bge_stats::etherStatsPkts256Octetsto511Octets' data-ref="bge_stats::etherStatsPkts256Octetsto511Octets" data-ref-filename="bge_stats..etherStatsPkts256Octetsto511Octets">etherStatsPkts256Octetsto511Octets</dfn>;</td></tr>
<tr><th id="2534">2534</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts512Octetsto1023Octets" title='bge_stats::etherStatsPkts512Octetsto1023Octets' data-ref="bge_stats::etherStatsPkts512Octetsto1023Octets" data-ref-filename="bge_stats..etherStatsPkts512Octetsto1023Octets">etherStatsPkts512Octetsto1023Octets</dfn>;</td></tr>
<tr><th id="2535">2535</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts1024Octetsto1522Octets" title='bge_stats::etherStatsPkts1024Octetsto1522Octets' data-ref="bge_stats::etherStatsPkts1024Octetsto1522Octets" data-ref-filename="bge_stats..etherStatsPkts1024Octetsto1522Octets">etherStatsPkts1024Octetsto1522Octets</dfn>;</td></tr>
<tr><th id="2536">2536</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts1523Octetsto2047Octets" title='bge_stats::etherStatsPkts1523Octetsto2047Octets' data-ref="bge_stats::etherStatsPkts1523Octetsto2047Octets" data-ref-filename="bge_stats..etherStatsPkts1523Octetsto2047Octets">etherStatsPkts1523Octetsto2047Octets</dfn>;</td></tr>
<tr><th id="2537">2537</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts2048Octetsto4095Octets" title='bge_stats::etherStatsPkts2048Octetsto4095Octets' data-ref="bge_stats::etherStatsPkts2048Octetsto4095Octets" data-ref-filename="bge_stats..etherStatsPkts2048Octetsto4095Octets">etherStatsPkts2048Octetsto4095Octets</dfn>;</td></tr>
<tr><th id="2538">2538</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts4096Octetsto8191Octets" title='bge_stats::etherStatsPkts4096Octetsto8191Octets' data-ref="bge_stats::etherStatsPkts4096Octetsto8191Octets" data-ref-filename="bge_stats..etherStatsPkts4096Octetsto8191Octets">etherStatsPkts4096Octetsto8191Octets</dfn>;</td></tr>
<tr><th id="2539">2539</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsPkts8192Octetsto9022Octets" title='bge_stats::etherStatsPkts8192Octetsto9022Octets' data-ref="bge_stats::etherStatsPkts8192Octetsto9022Octets" data-ref-filename="bge_stats..etherStatsPkts8192Octetsto9022Octets">etherStatsPkts8192Octetsto9022Octets</dfn>;</td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Unused1" title='bge_stats::Unused1' data-ref="bge_stats::Unused1" data-ref-filename="bge_stats..Unused1">Unused1</dfn>[<var>37</var>];</td></tr>
<tr><th id="2542">2542</th><td></td></tr>
<tr><th id="2543">2543</th><td>	<i>/* Statistics maintained by Transmit MAC. */</i></td></tr>
<tr><th id="2544">2544</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCOutOctets" title='bge_stats::ifHCOutOctets' data-ref="bge_stats::ifHCOutOctets" data-ref-filename="bge_stats..ifHCOutOctets">ifHCOutOctets</dfn>;</td></tr>
<tr><th id="2545">2545</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Reserved2" title='bge_stats::Reserved2' data-ref="bge_stats::Reserved2" data-ref-filename="bge_stats..Reserved2">Reserved2</dfn>;</td></tr>
<tr><th id="2546">2546</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::etherStatsCollisions" title='bge_stats::etherStatsCollisions' data-ref="bge_stats::etherStatsCollisions" data-ref-filename="bge_stats..etherStatsCollisions">etherStatsCollisions</dfn>;</td></tr>
<tr><th id="2547">2547</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::outXonSent" title='bge_stats::outXonSent' data-ref="bge_stats::outXonSent" data-ref-filename="bge_stats..outXonSent">outXonSent</dfn>;</td></tr>
<tr><th id="2548">2548</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::outXoffSent" title='bge_stats::outXoffSent' data-ref="bge_stats::outXoffSent" data-ref-filename="bge_stats..outXoffSent">outXoffSent</dfn>;</td></tr>
<tr><th id="2549">2549</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::flowControlDone" title='bge_stats::flowControlDone' data-ref="bge_stats::flowControlDone" data-ref-filename="bge_stats..flowControlDone">flowControlDone</dfn>;</td></tr>
<tr><th id="2550">2550</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsInternalMacTransmitErrors" title='bge_stats::dot3StatsInternalMacTransmitErrors' data-ref="bge_stats::dot3StatsInternalMacTransmitErrors" data-ref-filename="bge_stats..dot3StatsInternalMacTransmitErrors">dot3StatsInternalMacTransmitErrors</dfn>;</td></tr>
<tr><th id="2551">2551</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsSingleCollisionFrames" title='bge_stats::dot3StatsSingleCollisionFrames' data-ref="bge_stats::dot3StatsSingleCollisionFrames" data-ref-filename="bge_stats..dot3StatsSingleCollisionFrames">dot3StatsSingleCollisionFrames</dfn>;</td></tr>
<tr><th id="2552">2552</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsMultipleCollisionFrames" title='bge_stats::dot3StatsMultipleCollisionFrames' data-ref="bge_stats::dot3StatsMultipleCollisionFrames" data-ref-filename="bge_stats..dot3StatsMultipleCollisionFrames">dot3StatsMultipleCollisionFrames</dfn>;</td></tr>
<tr><th id="2553">2553</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsDeferredTransmissions" title='bge_stats::dot3StatsDeferredTransmissions' data-ref="bge_stats::dot3StatsDeferredTransmissions" data-ref-filename="bge_stats..dot3StatsDeferredTransmissions">dot3StatsDeferredTransmissions</dfn>;</td></tr>
<tr><th id="2554">2554</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Reserved3" title='bge_stats::Reserved3' data-ref="bge_stats::Reserved3" data-ref-filename="bge_stats..Reserved3">Reserved3</dfn>;</td></tr>
<tr><th id="2555">2555</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsExcessiveCollisions" title='bge_stats::dot3StatsExcessiveCollisions' data-ref="bge_stats::dot3StatsExcessiveCollisions" data-ref-filename="bge_stats..dot3StatsExcessiveCollisions">dot3StatsExcessiveCollisions</dfn>;</td></tr>
<tr><th id="2556">2556</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsLateCollisions" title='bge_stats::dot3StatsLateCollisions' data-ref="bge_stats::dot3StatsLateCollisions" data-ref-filename="bge_stats..dot3StatsLateCollisions">dot3StatsLateCollisions</dfn>;</td></tr>
<tr><th id="2557">2557</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided2Times" title='bge_stats::dot3Collided2Times' data-ref="bge_stats::dot3Collided2Times" data-ref-filename="bge_stats..dot3Collided2Times">dot3Collided2Times</dfn>;</td></tr>
<tr><th id="2558">2558</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided3Times" title='bge_stats::dot3Collided3Times' data-ref="bge_stats::dot3Collided3Times" data-ref-filename="bge_stats..dot3Collided3Times">dot3Collided3Times</dfn>;</td></tr>
<tr><th id="2559">2559</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided4Times" title='bge_stats::dot3Collided4Times' data-ref="bge_stats::dot3Collided4Times" data-ref-filename="bge_stats..dot3Collided4Times">dot3Collided4Times</dfn>;</td></tr>
<tr><th id="2560">2560</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided5Times" title='bge_stats::dot3Collided5Times' data-ref="bge_stats::dot3Collided5Times" data-ref-filename="bge_stats..dot3Collided5Times">dot3Collided5Times</dfn>;</td></tr>
<tr><th id="2561">2561</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided6Times" title='bge_stats::dot3Collided6Times' data-ref="bge_stats::dot3Collided6Times" data-ref-filename="bge_stats..dot3Collided6Times">dot3Collided6Times</dfn>;</td></tr>
<tr><th id="2562">2562</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided7Times" title='bge_stats::dot3Collided7Times' data-ref="bge_stats::dot3Collided7Times" data-ref-filename="bge_stats..dot3Collided7Times">dot3Collided7Times</dfn>;</td></tr>
<tr><th id="2563">2563</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided8Times" title='bge_stats::dot3Collided8Times' data-ref="bge_stats::dot3Collided8Times" data-ref-filename="bge_stats..dot3Collided8Times">dot3Collided8Times</dfn>;</td></tr>
<tr><th id="2564">2564</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided9Times" title='bge_stats::dot3Collided9Times' data-ref="bge_stats::dot3Collided9Times" data-ref-filename="bge_stats..dot3Collided9Times">dot3Collided9Times</dfn>;</td></tr>
<tr><th id="2565">2565</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided10Times" title='bge_stats::dot3Collided10Times' data-ref="bge_stats::dot3Collided10Times" data-ref-filename="bge_stats..dot3Collided10Times">dot3Collided10Times</dfn>;</td></tr>
<tr><th id="2566">2566</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided11Times" title='bge_stats::dot3Collided11Times' data-ref="bge_stats::dot3Collided11Times" data-ref-filename="bge_stats..dot3Collided11Times">dot3Collided11Times</dfn>;</td></tr>
<tr><th id="2567">2567</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided12Times" title='bge_stats::dot3Collided12Times' data-ref="bge_stats::dot3Collided12Times" data-ref-filename="bge_stats..dot3Collided12Times">dot3Collided12Times</dfn>;</td></tr>
<tr><th id="2568">2568</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided13Times" title='bge_stats::dot3Collided13Times' data-ref="bge_stats::dot3Collided13Times" data-ref-filename="bge_stats..dot3Collided13Times">dot3Collided13Times</dfn>;</td></tr>
<tr><th id="2569">2569</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided14Times" title='bge_stats::dot3Collided14Times' data-ref="bge_stats::dot3Collided14Times" data-ref-filename="bge_stats..dot3Collided14Times">dot3Collided14Times</dfn>;</td></tr>
<tr><th id="2570">2570</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3Collided15Times" title='bge_stats::dot3Collided15Times' data-ref="bge_stats::dot3Collided15Times" data-ref-filename="bge_stats..dot3Collided15Times">dot3Collided15Times</dfn>;</td></tr>
<tr><th id="2571">2571</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCOutUcastPkts" title='bge_stats::ifHCOutUcastPkts' data-ref="bge_stats::ifHCOutUcastPkts" data-ref-filename="bge_stats..ifHCOutUcastPkts">ifHCOutUcastPkts</dfn>;</td></tr>
<tr><th id="2572">2572</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCOutMulticastPkts" title='bge_stats::ifHCOutMulticastPkts' data-ref="bge_stats::ifHCOutMulticastPkts" data-ref-filename="bge_stats..ifHCOutMulticastPkts">ifHCOutMulticastPkts</dfn>;</td></tr>
<tr><th id="2573">2573</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifHCOutBroadcastPkts" title='bge_stats::ifHCOutBroadcastPkts' data-ref="bge_stats::ifHCOutBroadcastPkts" data-ref-filename="bge_stats..ifHCOutBroadcastPkts">ifHCOutBroadcastPkts</dfn>;</td></tr>
<tr><th id="2574">2574</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::dot3StatsCarrierSenseErrors" title='bge_stats::dot3StatsCarrierSenseErrors' data-ref="bge_stats::dot3StatsCarrierSenseErrors" data-ref-filename="bge_stats..dot3StatsCarrierSenseErrors">dot3StatsCarrierSenseErrors</dfn>;</td></tr>
<tr><th id="2575">2575</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifOutDiscards" title='bge_stats::ifOutDiscards' data-ref="bge_stats::ifOutDiscards" data-ref-filename="bge_stats..ifOutDiscards">ifOutDiscards</dfn>;</td></tr>
<tr><th id="2576">2576</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifOutErrors" title='bge_stats::ifOutErrors' data-ref="bge_stats::ifOutErrors" data-ref-filename="bge_stats..ifOutErrors">ifOutErrors</dfn>;</td></tr>
<tr><th id="2577">2577</th><td></td></tr>
<tr><th id="2578">2578</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Unused2" title='bge_stats::Unused2' data-ref="bge_stats::Unused2" data-ref-filename="bge_stats..Unused2">Unused2</dfn>[<var>31</var>];</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>	<i>/* Statistics maintained by Receive List Placement. */</i></td></tr>
<tr><th id="2581">2581</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::COSIfHCInPkts" title='bge_stats::COSIfHCInPkts' data-ref="bge_stats::COSIfHCInPkts" data-ref-filename="bge_stats..COSIfHCInPkts">COSIfHCInPkts</dfn>[<var>16</var>];</td></tr>
<tr><th id="2582">2582</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::COSFramesDroppedDueToFilters" title='bge_stats::COSFramesDroppedDueToFilters' data-ref="bge_stats::COSFramesDroppedDueToFilters" data-ref-filename="bge_stats..COSFramesDroppedDueToFilters">COSFramesDroppedDueToFilters</dfn>;</td></tr>
<tr><th id="2583">2583</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicDmaWriteQueueFull" title='bge_stats::nicDmaWriteQueueFull' data-ref="bge_stats::nicDmaWriteQueueFull" data-ref-filename="bge_stats..nicDmaWriteQueueFull">nicDmaWriteQueueFull</dfn>;</td></tr>
<tr><th id="2584">2584</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicDmaWriteHighPriQueueFull" title='bge_stats::nicDmaWriteHighPriQueueFull' data-ref="bge_stats::nicDmaWriteHighPriQueueFull" data-ref-filename="bge_stats..nicDmaWriteHighPriQueueFull">nicDmaWriteHighPriQueueFull</dfn>;</td></tr>
<tr><th id="2585">2585</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicNoMoreRxBDs" title='bge_stats::nicNoMoreRxBDs' data-ref="bge_stats::nicNoMoreRxBDs" data-ref-filename="bge_stats..nicNoMoreRxBDs">nicNoMoreRxBDs</dfn>;</td></tr>
<tr><th id="2586">2586</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifInDiscards" title='bge_stats::ifInDiscards' data-ref="bge_stats::ifInDiscards" data-ref-filename="bge_stats..ifInDiscards">ifInDiscards</dfn>;</td></tr>
<tr><th id="2587">2587</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::ifInErrors" title='bge_stats::ifInErrors' data-ref="bge_stats::ifInErrors" data-ref-filename="bge_stats..ifInErrors">ifInErrors</dfn>;</td></tr>
<tr><th id="2588">2588</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicRecvThresholdHit" title='bge_stats::nicRecvThresholdHit' data-ref="bge_stats::nicRecvThresholdHit" data-ref-filename="bge_stats..nicRecvThresholdHit">nicRecvThresholdHit</dfn>;</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::Unused3" title='bge_stats::Unused3' data-ref="bge_stats::Unused3" data-ref-filename="bge_stats..Unused3">Unused3</dfn>[<var>9</var>];</td></tr>
<tr><th id="2591">2591</th><td></td></tr>
<tr><th id="2592">2592</th><td>	<i>/* Statistics maintained by Send Data Initiator. */</i></td></tr>
<tr><th id="2593">2593</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::COSIfHCOutPkts" title='bge_stats::COSIfHCOutPkts' data-ref="bge_stats::COSIfHCOutPkts" data-ref-filename="bge_stats..COSIfHCOutPkts">COSIfHCOutPkts</dfn>[<var>16</var>];</td></tr>
<tr><th id="2594">2594</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicDmaReadQueueFull" title='bge_stats::nicDmaReadQueueFull' data-ref="bge_stats::nicDmaReadQueueFull" data-ref-filename="bge_stats..nicDmaReadQueueFull">nicDmaReadQueueFull</dfn>;</td></tr>
<tr><th id="2595">2595</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicDmaReadHighPriQueueFull" title='bge_stats::nicDmaReadHighPriQueueFull' data-ref="bge_stats::nicDmaReadHighPriQueueFull" data-ref-filename="bge_stats..nicDmaReadHighPriQueueFull">nicDmaReadHighPriQueueFull</dfn>;</td></tr>
<tr><th id="2596">2596</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicSendDataCompQueueFull" title='bge_stats::nicSendDataCompQueueFull' data-ref="bge_stats::nicSendDataCompQueueFull" data-ref-filename="bge_stats..nicSendDataCompQueueFull">nicSendDataCompQueueFull</dfn>;</td></tr>
<tr><th id="2597">2597</th><td></td></tr>
<tr><th id="2598">2598</th><td>	<i>/* Statistics maintained by Host Coalescing. */</i></td></tr>
<tr><th id="2599">2599</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicRingSetSendProdIndex" title='bge_stats::nicRingSetSendProdIndex' data-ref="bge_stats::nicRingSetSendProdIndex" data-ref-filename="bge_stats..nicRingSetSendProdIndex">nicRingSetSendProdIndex</dfn>;</td></tr>
<tr><th id="2600">2600</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicRingStatusUpdate" title='bge_stats::nicRingStatusUpdate' data-ref="bge_stats::nicRingStatusUpdate" data-ref-filename="bge_stats..nicRingStatusUpdate">nicRingStatusUpdate</dfn>;</td></tr>
<tr><th id="2601">2601</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicInterrupts" title='bge_stats::nicInterrupts' data-ref="bge_stats::nicInterrupts" data-ref-filename="bge_stats..nicInterrupts">nicInterrupts</dfn>;</td></tr>
<tr><th id="2602">2602</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicAvoidedInterrupts" title='bge_stats::nicAvoidedInterrupts' data-ref="bge_stats::nicAvoidedInterrupts" data-ref-filename="bge_stats..nicAvoidedInterrupts">nicAvoidedInterrupts</dfn>;</td></tr>
<tr><th id="2603">2603</th><td>	<a class="typedef" href="#bge_hostaddr" title='bge_hostaddr' data-type='struct bge_hostaddr' data-ref="bge_hostaddr" data-ref-filename="bge_hostaddr">bge_hostaddr</a>		<dfn class="decl field" id="bge_stats::nicSendThresholdHit" title='bge_stats::nicSendThresholdHit' data-ref="bge_stats::nicSendThresholdHit" data-ref-filename="bge_stats..nicSendThresholdHit">nicSendThresholdHit</dfn>;</td></tr>
<tr><th id="2604">2604</th><td></td></tr>
<tr><th id="2605">2605</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="bge_stats::Reserved4" title='bge_stats::Reserved4' data-ref="bge_stats::Reserved4" data-ref-filename="bge_stats..Reserved4">Reserved4</dfn>[<var>320</var>];</td></tr>
<tr><th id="2606">2606</th><td>};</td></tr>
<tr><th id="2607">2607</th><td></td></tr>
<tr><th id="2608">2608</th><td><i>/*</i></td></tr>
<tr><th id="2609">2609</th><td><i> * Tigon general information block. This resides in host memory</i></td></tr>
<tr><th id="2610">2610</th><td><i> * and contains the status counters, ring control blocks and</i></td></tr>
<tr><th id="2611">2611</th><td><i> * producer pointers.</i></td></tr>
<tr><th id="2612">2612</th><td><i> */</i></td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td><b>struct</b> <dfn class="type def" id="bge_gib" title='bge_gib' data-ref="bge_gib" data-ref-filename="bge_gib">bge_gib</dfn> {</td></tr>
<tr><th id="2615">2615</th><td>	<b>struct</b> <a class="type" href="#bge_stats" title='bge_stats' data-ref="bge_stats" data-ref-filename="bge_stats">bge_stats</a>	<dfn class="decl field" id="bge_gib::bge_stats" title='bge_gib::bge_stats' data-ref="bge_gib::bge_stats" data-ref-filename="bge_gib..bge_stats">bge_stats</dfn>;</td></tr>
<tr><th id="2616">2616</th><td>	<b>struct</b> <a class="type" href="#bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</a>		<dfn class="decl field" id="bge_gib::bge_tx_rcb" title='bge_gib::bge_tx_rcb' data-ref="bge_gib::bge_tx_rcb" data-ref-filename="bge_gib..bge_tx_rcb">bge_tx_rcb</dfn>[<var>16</var>];</td></tr>
<tr><th id="2617">2617</th><td>	<b>struct</b> <a class="type" href="#bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</a>		<dfn class="decl field" id="bge_gib::bge_std_rx_rcb" title='bge_gib::bge_std_rx_rcb' data-ref="bge_gib::bge_std_rx_rcb" data-ref-filename="bge_gib..bge_std_rx_rcb">bge_std_rx_rcb</dfn>;</td></tr>
<tr><th id="2618">2618</th><td>	<b>struct</b> <a class="type" href="#bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</a>		<dfn class="decl field" id="bge_gib::bge_jumbo_rx_rcb" title='bge_gib::bge_jumbo_rx_rcb' data-ref="bge_gib::bge_jumbo_rx_rcb" data-ref-filename="bge_gib..bge_jumbo_rx_rcb">bge_jumbo_rx_rcb</dfn>;</td></tr>
<tr><th id="2619">2619</th><td>	<b>struct</b> <a class="type" href="#bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</a>		<dfn class="decl field" id="bge_gib::bge_mini_rx_rcb" title='bge_gib::bge_mini_rx_rcb' data-ref="bge_gib::bge_mini_rx_rcb" data-ref-filename="bge_gib..bge_mini_rx_rcb">bge_mini_rx_rcb</dfn>;</td></tr>
<tr><th id="2620">2620</th><td>	<b>struct</b> <a class="type" href="#bge_rcb" title='bge_rcb' data-ref="bge_rcb" data-ref-filename="bge_rcb">bge_rcb</a>		<dfn class="decl field" id="bge_gib::bge_return_rcb" title='bge_gib::bge_return_rcb' data-ref="bge_gib::bge_return_rcb" data-ref-filename="bge_gib..bge_return_rcb">bge_return_rcb</dfn>;</td></tr>
<tr><th id="2621">2621</th><td>};</td></tr>
<tr><th id="2622">2622</th><td></td></tr>
<tr><th id="2623">2623</th><td><i>/*</i></td></tr>
<tr><th id="2624">2624</th><td><i> * NOTE!  On the Alpha, we have an alignment constraint.</i></td></tr>
<tr><th id="2625">2625</th><td><i> * The first thing in the packet is a 14-byte Ethernet header.</i></td></tr>
<tr><th id="2626">2626</th><td><i> * This means that the packet is misaligned.  To compensate,</i></td></tr>
<tr><th id="2627">2627</th><td><i> * we actually offset the data 2 bytes into the cluster.  This</i></td></tr>
<tr><th id="2628">2628</th><td><i> * alignes the packet after the Ethernet header at a 32-bit</i></td></tr>
<tr><th id="2629">2629</th><td><i> * boundary.</i></td></tr>
<tr><th id="2630">2630</th><td><i> */</i></td></tr>
<tr><th id="2631">2631</th><td></td></tr>
<tr><th id="2632">2632</th><td><u>#define <dfn class="macro" id="_M/BGE_FRAMELEN" data-ref="_M/BGE_FRAMELEN">BGE_FRAMELEN</dfn>		ETHER_MAX_LEN</u></td></tr>
<tr><th id="2633">2633</th><td><u>#define <dfn class="macro" id="_M/BGE_MAX_FRAMELEN" data-ref="_M/BGE_MAX_FRAMELEN">BGE_MAX_FRAMELEN</dfn>	1536</u></td></tr>
<tr><th id="2634">2634</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_FRAMELEN" data-ref="_M/BGE_JUMBO_FRAMELEN">BGE_JUMBO_FRAMELEN</dfn>	ETHER_MAX_LEN_JUMBO</u></td></tr>
<tr><th id="2635">2635</th><td><u>#define <dfn class="macro" id="_M/BGE_JUMBO_MTU" data-ref="_M/BGE_JUMBO_MTU">BGE_JUMBO_MTU</dfn>		(BGE_JUMBO_FRAMELEN-ETHER_HDR_LEN-ETHER_CRC_LEN)</u></td></tr>
<tr><th id="2636">2636</th><td><u>#define <dfn class="macro" id="_M/BGE_PAGE_SIZE" data-ref="_M/BGE_PAGE_SIZE">BGE_PAGE_SIZE</dfn>		PAGE_SIZE</u></td></tr>
<tr><th id="2637">2637</th><td><u>#define <dfn class="macro" id="_M/BGE_MIN_FRAMELEN" data-ref="_M/BGE_MIN_FRAMELEN">BGE_MIN_FRAMELEN</dfn>		60</u></td></tr>
<tr><th id="2638">2638</th><td></td></tr>
<tr><th id="2639">2639</th><td><i>/*</i></td></tr>
<tr><th id="2640">2640</th><td><i> * Vital product data and structures.</i></td></tr>
<tr><th id="2641">2641</th><td><i> */</i></td></tr>
<tr><th id="2642">2642</th><td><u>#define <dfn class="macro" id="_M/BGE_VPD_FLAG" data-ref="_M/BGE_VPD_FLAG">BGE_VPD_FLAG</dfn>		0x8000</u></td></tr>
<tr><th id="2643">2643</th><td></td></tr>
<tr><th id="2644">2644</th><td><i>/* VPD structures */</i></td></tr>
<tr><th id="2645">2645</th><td><b>struct</b> <dfn class="type def" id="vpd_res" title='vpd_res' data-ref="vpd_res" data-ref-filename="vpd_res">vpd_res</dfn> {</td></tr>
<tr><th id="2646">2646</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_id" title='vpd_res::vr_id' data-ref="vpd_res::vr_id" data-ref-filename="vpd_res..vr_id">vr_id</dfn>;</td></tr>
<tr><th id="2647">2647</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_len" title='vpd_res::vr_len' data-ref="vpd_res::vr_len" data-ref-filename="vpd_res..vr_len">vr_len</dfn>;</td></tr>
<tr><th id="2648">2648</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_res::vr_pad" title='vpd_res::vr_pad' data-ref="vpd_res::vr_pad" data-ref-filename="vpd_res..vr_pad">vr_pad</dfn>;</td></tr>
<tr><th id="2649">2649</th><td>};</td></tr>
<tr><th id="2650">2650</th><td></td></tr>
<tr><th id="2651">2651</th><td><b>struct</b> <dfn class="type def" id="vpd_key" title='vpd_key' data-ref="vpd_key" data-ref-filename="vpd_key">vpd_key</dfn> {</td></tr>
<tr><th id="2652">2652</th><td>	<em>char</em>			<dfn class="decl field" id="vpd_key::vk_key" title='vpd_key::vk_key' data-ref="vpd_key::vk_key" data-ref-filename="vpd_key..vk_key">vk_key</dfn>[<var>2</var>];</td></tr>
<tr><th id="2653">2653</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a>		<dfn class="decl field" id="vpd_key::vk_len" title='vpd_key::vk_len' data-ref="vpd_key::vk_len" data-ref-filename="vpd_key..vk_len">vk_len</dfn>;</td></tr>
<tr><th id="2654">2654</th><td>};</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_ID" data-ref="_M/VPD_RES_ID">VPD_RES_ID</dfn>	0x82	/* ID string */</u></td></tr>
<tr><th id="2657">2657</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_READ" data-ref="_M/VPD_RES_READ">VPD_RES_READ</dfn>	0x90	/* start of read only area */</u></td></tr>
<tr><th id="2658">2658</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_WRITE" data-ref="_M/VPD_RES_WRITE">VPD_RES_WRITE</dfn>	0x81	/* start of read/write area */</u></td></tr>
<tr><th id="2659">2659</th><td><u>#define <dfn class="macro" id="_M/VPD_RES_END" data-ref="_M/VPD_RES_END">VPD_RES_END</dfn>	0x78	/* end tag */</u></td></tr>
<tr><th id="2660">2660</th><td></td></tr>
<tr><th id="2661">2661</th><td><i>/* Flags for bge_flags  */</i></td></tr>
<tr><th id="2662">2662</th><td><u>#define <dfn class="macro" id="_M/BGEF_FIBER_TBI" data-ref="_M/BGEF_FIBER_TBI">BGEF_FIBER_TBI</dfn>		0x00000001</u></td></tr>
<tr><th id="2663">2663</th><td><u>#define <dfn class="macro" id="_M/BGEF_JUMBO_CAPABLE" data-ref="_M/BGEF_JUMBO_CAPABLE">BGEF_JUMBO_CAPABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="2664">2664</th><td><u>#define <dfn class="macro" id="_M/BGEF_FIBER_MII" data-ref="_M/BGEF_FIBER_MII">BGEF_FIBER_MII</dfn>		0x00000004</u></td></tr>
<tr><th id="2665">2665</th><td><u>#define	<dfn class="macro" id="_M/BGEF_CPMU_PRESENT" data-ref="_M/BGEF_CPMU_PRESENT">BGEF_CPMU_PRESENT</dfn>	0x00000008</u></td></tr>
<tr><th id="2666">2666</th><td><u>#define	<dfn class="macro" id="_M/BGEF_APE" data-ref="_M/BGEF_APE">BGEF_APE</dfn>		0x00000010</u></td></tr>
<tr><th id="2667">2667</th><td><u>#define <dfn class="macro" id="_M/BGEF_MSI" data-ref="_M/BGEF_MSI">BGEF_MSI</dfn>		0x00000020</u></td></tr>
<tr><th id="2668">2668</th><td><u>#define <dfn class="macro" id="_M/BGEF_PCIX" data-ref="_M/BGEF_PCIX">BGEF_PCIX</dfn>		0x00000040</u></td></tr>
<tr><th id="2669">2669</th><td><u>#define <dfn class="macro" id="_M/BGEF_PCIE" data-ref="_M/BGEF_PCIE">BGEF_PCIE</dfn>		0x00000080</u></td></tr>
<tr><th id="2670">2670</th><td><u>#define <dfn class="macro" id="_M/BGEF_TSO" data-ref="_M/BGEF_TSO">BGEF_TSO</dfn>		0x00000100</u></td></tr>
<tr><th id="2671">2671</th><td><u>#define <dfn class="macro" id="_M/BGEF_NO_EEPROM" data-ref="_M/BGEF_NO_EEPROM">BGEF_NO_EEPROM</dfn>		0x00000200</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define <dfn class="macro" id="_M/BGEF_5700_FAMILY" data-ref="_M/BGEF_5700_FAMILY">BGEF_5700_FAMILY</dfn>	0x00000800</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/BGEF_5705_PLUS" data-ref="_M/BGEF_5705_PLUS">BGEF_5705_PLUS</dfn>		0x00001000</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/BGEF_575X_PLUS" data-ref="_M/BGEF_575X_PLUS">BGEF_575X_PLUS</dfn>		0x00002000</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define <dfn class="macro" id="_M/BGEF_5755_PLUS" data-ref="_M/BGEF_5755_PLUS">BGEF_5755_PLUS</dfn>		0x00004000</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define <dfn class="macro" id="_M/BGEF_IS_5788" data-ref="_M/BGEF_IS_5788">BGEF_IS_5788</dfn>		0x00008000</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/BGEF_5714_FAMILY" data-ref="_M/BGEF_5714_FAMILY">BGEF_5714_FAMILY</dfn>	0x00010000</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define	<dfn class="macro" id="_M/BGEF_5717_PLUS" data-ref="_M/BGEF_5717_PLUS">BGEF_5717_PLUS</dfn>		0x00020000</u></td></tr>
<tr><th id="2679">2679</th><td><u>#define	<dfn class="macro" id="_M/BGEF_57765_FAMILY" data-ref="_M/BGEF_57765_FAMILY">BGEF_57765_FAMILY</dfn>	0x00040000</u></td></tr>
<tr><th id="2680">2680</th><td><u>#define	<dfn class="macro" id="_M/BGEF_57765_PLUS" data-ref="_M/BGEF_57765_PLUS">BGEF_57765_PLUS</dfn>		0x00080000</u></td></tr>
<tr><th id="2681">2681</th><td><u>#define <dfn class="macro" id="_M/BGEF_40BIT_BUG" data-ref="_M/BGEF_40BIT_BUG">BGEF_40BIT_BUG</dfn>		0x00100000</u></td></tr>
<tr><th id="2682">2682</th><td><u>#define <dfn class="macro" id="_M/BGEF_TAGGED_STATUS" data-ref="_M/BGEF_TAGGED_STATUS">BGEF_TAGGED_STATUS</dfn>	0x00200000</u></td></tr>
<tr><th id="2683">2683</th><td><u>#define <dfn class="macro" id="_M/BGEF_RX_ALIGNBUG" data-ref="_M/BGEF_RX_ALIGNBUG">BGEF_RX_ALIGNBUG</dfn>	0x00400000</u></td></tr>
<tr><th id="2684">2684</th><td><u>#define <dfn class="macro" id="_M/BGEF_RDMA_BUG" data-ref="_M/BGEF_RDMA_BUG">BGEF_RDMA_BUG</dfn>		0x00800000</u></td></tr>
<tr><th id="2685">2685</th><td><u>#define <dfn class="macro" id="_M/BGEF_TXRING_VALID" data-ref="_M/BGEF_TXRING_VALID">BGEF_TXRING_VALID</dfn>	0x20000000</u></td></tr>
<tr><th id="2686">2686</th><td><u>#define <dfn class="macro" id="_M/BGEF_RXRING_VALID" data-ref="_M/BGEF_RXRING_VALID">BGEF_RXRING_VALID</dfn>	0x40000000</u></td></tr>
<tr><th id="2687">2687</th><td><u>#define <dfn class="macro" id="_M/BGEF_JUMBO_RXRING_VALID" data-ref="_M/BGEF_JUMBO_RXRING_VALID">BGEF_JUMBO_RXRING_VALID</dfn>	0x80000000</u></td></tr>
<tr><th id="2688">2688</th><td></td></tr>
<tr><th id="2689">2689</th><td><i>/* PHY related flags in bge_phy_flags. Also used in phyflags in proplib. */</i></td></tr>
<tr><th id="2690">2690</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_NO_3LED" data-ref="_M/BGEPHYF_NO_3LED">BGEPHYF_NO_3LED</dfn>		0x00000001</u></td></tr>
<tr><th id="2691">2691</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_CRC_BUG" data-ref="_M/BGEPHYF_CRC_BUG">BGEPHYF_CRC_BUG</dfn>		0x00000002</u></td></tr>
<tr><th id="2692">2692</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_ADC_BUG" data-ref="_M/BGEPHYF_ADC_BUG">BGEPHYF_ADC_BUG</dfn>		0x00000004</u></td></tr>
<tr><th id="2693">2693</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_5704_A0_BUG" data-ref="_M/BGEPHYF_5704_A0_BUG">BGEPHYF_5704_A0_BUG</dfn>	0x00000008</u></td></tr>
<tr><th id="2694">2694</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_JITTER_BUG" data-ref="_M/BGEPHYF_JITTER_BUG">BGEPHYF_JITTER_BUG</dfn>	0x00000010</u></td></tr>
<tr><th id="2695">2695</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_BER_BUG" data-ref="_M/BGEPHYF_BER_BUG">BGEPHYF_BER_BUG</dfn>		0x00000020</u></td></tr>
<tr><th id="2696">2696</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_ADJUST_TRIM" data-ref="_M/BGEPHYF_ADJUST_TRIM">BGEPHYF_ADJUST_TRIM</dfn>	0x00000040</u></td></tr>
<tr><th id="2697">2697</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_NO_WIRESPEED" data-ref="_M/BGEPHYF_NO_WIRESPEED">BGEPHYF_NO_WIRESPEED</dfn>	0x00000080</u></td></tr>
<tr><th id="2698">2698</th><td><u>#define <dfn class="macro" id="_M/BGEPHYF_JUMBO_CAPABLE" data-ref="_M/BGEPHYF_JUMBO_CAPABLE">BGEPHYF_JUMBO_CAPABLE</dfn>	0x00010000 /* Copied from BGEF_JUMBO_CAPAABLE*/</u></td></tr>
<tr><th id="2699">2699</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../mii/brgphy.c.html'>netbsd/sys/dev/mii/brgphy.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
