# Lab1: Introduction to lab:
### LAB 1 -Tools Setup
#### To get started, clone the repository using the following command:


      git clone https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git
    

</p> my_lib: This directory contains all the necessary library files. </p>
</p> lib: Here, youâ€™ll find the Sky130 standard cell library used for synthesis.</p>
</p> verilog_files: This folder holds the Verilog source files along with their corresponding testbench files. Each iverilog file is paired with its respective testbench.

![Into_and_Setup](https://github.com/VBK0-0/Balakrishna_VSD-HDP/blob/main/Week1/Day_1/2_Labs_using_iverilog_and_gtkwave/Assets/Into_and_Setup.png)


![lib_and_my_lib](https://github.com/VBK0-0/Balakrishna_VSD-HDP/blob/main/Week1/Day_1/2_Labs_using_iverilog_and_gtkwave/Assets/lib_and_my_lib.png)

![Verilog_files](https://github.com/VBK0-0/Balakrishna_VSD-HDP/blob/main/Week1/Day_1/2_Labs_using_iverilog_and_gtkwave/Assets/verilog_files.png)
