###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       139478   # Number of WRITE/WRITEP commands
num_reads_done                 =       799142   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       631670   # Number of read row buffer hits
num_read_cmds                  =       799143   # Number of READ/READP commands
num_writes_done                =       139485   # Number of read requests issued
num_write_row_hits             =        90598   # Number of write row buffer hits
num_act_cmds                   =       217434   # Number of ACT commands
num_pre_cmds                   =       217405   # Number of PRE commands
num_ondemand_pres              =       193110   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9457590   # Cyles of rank active rank.0
rank_active_cycles.1           =      9173373   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       542410   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       826627   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       884680   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12224   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9860   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3444   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          870   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1058   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1592   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1184   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1124   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1894   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20707   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          113   # Write cmd latency (cycles)
write_latency[40-59]           =          130   # Write cmd latency (cycles)
write_latency[60-79]           =          254   # Write cmd latency (cycles)
write_latency[80-99]           =          623   # Write cmd latency (cycles)
write_latency[100-119]         =         1181   # Write cmd latency (cycles)
write_latency[120-139]         =         2135   # Write cmd latency (cycles)
write_latency[140-159]         =         3094   # Write cmd latency (cycles)
write_latency[160-179]         =         4309   # Write cmd latency (cycles)
write_latency[180-199]         =         5018   # Write cmd latency (cycles)
write_latency[200-]            =       122612   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       292622   # Read request latency (cycles)
read_latency[40-59]            =        98021   # Read request latency (cycles)
read_latency[60-79]            =       105413   # Read request latency (cycles)
read_latency[80-99]            =        53207   # Read request latency (cycles)
read_latency[100-119]          =        38664   # Read request latency (cycles)
read_latency[120-139]          =        30912   # Read request latency (cycles)
read_latency[140-159]          =        21317   # Read request latency (cycles)
read_latency[160-179]          =        16568   # Read request latency (cycles)
read_latency[180-199]          =        13630   # Read request latency (cycles)
read_latency[200-]             =       128785   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.96274e+08   # Write energy
read_energy                    =  3.22214e+09   # Read energy
act_energy                     =  5.94899e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.60357e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96781e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90154e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72418e+09   # Active standby energy rank.1
average_read_latency           =      131.472   # Average read request latency (cycles)
average_interarrival           =      10.6537   # Average request interarrival latency (cycles)
total_energy                   =  1.75008e+10   # Total energy (pJ)
average_power                  =      1750.08   # Average power (mW)
average_bandwidth              =      8.00962   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       129438   # Number of WRITE/WRITEP commands
num_reads_done                 =       814465   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       626850   # Number of read row buffer hits
num_read_cmds                  =       814464   # Number of READ/READP commands
num_writes_done                =       129449   # Number of read requests issued
num_write_row_hits             =        83667   # Number of write row buffer hits
num_act_cmds                   =       234433   # Number of ACT commands
num_pre_cmds                   =       234404   # Number of PRE commands
num_ondemand_pres              =       210314   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9325686   # Cyles of rank active rank.0
rank_active_cycles.1           =      9292269   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       674314   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       707731   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       889763   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12541   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9928   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3292   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          893   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1053   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1634   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1133   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1104   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20698   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =           79   # Write cmd latency (cycles)
write_latency[40-59]           =           89   # Write cmd latency (cycles)
write_latency[60-79]           =          222   # Write cmd latency (cycles)
write_latency[80-99]           =          440   # Write cmd latency (cycles)
write_latency[100-119]         =          888   # Write cmd latency (cycles)
write_latency[120-139]         =         1519   # Write cmd latency (cycles)
write_latency[140-159]         =         2323   # Write cmd latency (cycles)
write_latency[160-179]         =         3230   # Write cmd latency (cycles)
write_latency[180-199]         =         4032   # Write cmd latency (cycles)
write_latency[200-]            =       116607   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       285232   # Read request latency (cycles)
read_latency[40-59]            =        97066   # Read request latency (cycles)
read_latency[60-79]            =       111590   # Read request latency (cycles)
read_latency[80-99]            =        56374   # Read request latency (cycles)
read_latency[100-119]          =        41652   # Read request latency (cycles)
read_latency[120-139]          =        33448   # Read request latency (cycles)
read_latency[140-159]          =        23167   # Read request latency (cycles)
read_latency[160-179]          =        18066   # Read request latency (cycles)
read_latency[180-199]          =        14652   # Read request latency (cycles)
read_latency[200-]             =       133215   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.46154e+08   # Write energy
read_energy                    =  3.28392e+09   # Read energy
act_energy                     =  6.41409e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.23671e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.39711e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81923e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79838e+09   # Active standby energy rank.1
average_read_latency           =      132.398   # Average read request latency (cycles)
average_interarrival           =      10.5941   # Average request interarrival latency (cycles)
total_energy                   =  1.75571e+10   # Total energy (pJ)
average_power                  =      1755.71   # Average power (mW)
average_bandwidth              =      8.05473   # Average bandwidth
