# vsim +altera -do MIPS_run_msim_rtl_verilog.do -l msim_transcript -gui work.test 
# Loading work.test
# Loading work.MIPS
# Loading work.IF_Stage
# Loading work.IF_Stage_reg
# Loading work.ID_Stage
# Loading work.Controller
# Loading work.Register_File
# Loading work.Hazard
# Loading work.ID_Stage_reg
# Loading work.EXE_Stage
# Loading work.ALU
# Loading work.Condition_Check
# Loading work.EXE_Stage_reg
# Loading work.MEM_Stage
# Loading work.MemAdd
# Loading work.MEM_Stage_reg
# Loading work.WB_Stage
# MIPS_run_msim_rtl_verilog.do 
# invalid command name "MIPS_run_msim_rtl_verilog.do"
add wave -position insertpoint  \
sim:/test/UUT/IDS/RF/clk \
sim:/test/UUT/IDS/RF/rst \
sim:/test/UUT/IDS/RF/register
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Parham  Hostname: DESKTOP-AM4JUEJ  ProcessID: 1340
# 
#           Attempting to use alternate WLF file "./wlftwxm7er".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftwxm7er
# 
run -all
# Compile of ALU.v was successful.
# Compile of Condition_Check.v was successful.
# Compile of Controller.v was successful.
# Compile of EXE.v was successful.
# Compile of EXE_Reg.v was successful.
# Compile of ID.v was successful.
# Compile of ID_Reg.v was successful.
# Compile of IF.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of MEM.v was successful.
# Compile of MEM_Reg.v was successful.
# Compile of MemAdd.v was successful.
# Compile of MIPS.v was successful.
# Compile of Register_File.v was successful.
# Compile of Test.v was successful.
# Compile of WB.v was successful.
# Compile of Hazard.v was successful.
# 17 compiles, 0 failed with no errors. 
restart
# Loading work.test
# Loading work.MIPS
# Loading work.IF_Stage
# Loading work.IF_Stage_reg
# Loading work.ID_Stage
# Loading work.Controller
# Loading work.Register_File
# Loading work.Hazard
# Loading work.ID_Stage_reg
# Loading work.EXE_Stage
# Loading work.ALU
# Loading work.Condition_Check
# Loading work.EXE_Stage_reg
# Loading work.MEM_Stage
# Loading work.MemAdd
# Loading work.MEM_Stage_reg
# Loading work.WB_Stage
run -all
restart
# Compile of ALU.v was successful.
# Compile of Condition_Check.v was successful.
# Compile of Controller.v was successful.
# Compile of EXE.v was successful.
# Compile of EXE_Reg.v was successful.
# Compile of ID.v was successful.
# Compile of ID_Reg.v was successful.
# Compile of IF.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of MEM.v was successful.
# Compile of MEM_Reg.v was successful.
# Compile of MemAdd.v was successful.
# Compile of MIPS.v was successful.
# Compile of Register_File.v was successful.
# Compile of Test.v was successful.
# Compile of WB.v was successful.
# Compile of Hazard.v was successful.
# 17 compiles, 0 failed with no errors. 
restart
# Loading work.test
# Loading work.MIPS
# Loading work.IF_Stage
# Loading work.IF_Stage_reg
# Loading work.ID_Stage
# Loading work.Controller
# Loading work.Register_File
# Loading work.Hazard
# Loading work.ID_Stage_reg
# Loading work.EXE_Stage
# Loading work.ALU
# Loading work.Condition_Check
# Loading work.EXE_Stage_reg
# Loading work.MEM_Stage
# Loading work.MemAdd
# Loading work.MEM_Stage_reg
# Loading work.WB_Stage
run -all
# Compile of ALU.v was successful.
# Compile of Condition_Check.v was successful.
# Compile of Controller.v was successful.
# Compile of EXE.v was successful.
# Compile of EXE_Reg.v was successful.
# Compile of ID.v was successful.
# Compile of ID_Reg.v was successful.
# Compile of IF.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of MEM.v was successful.
# Compile of MEM_Reg.v was successful.
# Compile of MemAdd.v was successful.
# Compile of MIPS.v was successful.
# Compile of Register_File.v was successful.
# Compile of Test.v was successful.
# Compile of WB.v was successful.
# Compile of Hazard.v was successful.
# 17 compiles, 0 failed with no errors. 
restart
# Loading work.test
# Loading work.MIPS
# Loading work.IF_Stage
# Loading work.IF_Stage_reg
# Loading work.ID_Stage
# Loading work.Controller
# Loading work.Register_File
# Loading work.Hazard
# Loading work.ID_Stage_reg
# Loading work.EXE_Stage
# Loading work.ALU
# Loading work.Condition_Check
# Loading work.EXE_Stage_reg
# Loading work.MEM_Stage
# Loading work.MemAdd
# Loading work.MEM_Stage_reg
# Loading work.WB_Stage
run -all
add wave -position insertpoint  \
sim:/test/UUT/IFS/PC
add wave -position insertpoint  \
{sim:/test/UUT/IDS/RF/register[11]} \
{sim:/test/UUT/IDS/RF/register[10]} \
{sim:/test/UUT/IDS/RF/register[9]} \
{sim:/test/UUT/IDS/RF/register[8]} \
{sim:/test/UUT/IDS/RF/register[7]} \
{sim:/test/UUT/IDS/RF/register[6]} \
{sim:/test/UUT/IDS/RF/register[5]} \
{sim:/test/UUT/IDS/RF/register[4]} \
{sim:/test/UUT/IDS/RF/register[3]} \
{sim:/test/UUT/IDS/RF/register[2]} \
{sim:/test/UUT/IDS/RF/register[1]} \
{sim:/test/UUT/IDS/RF/register[0]}
restart
run -all
# WARNING: No extended dataflow license exists
