verilog xil_defaultlib --include "../../../../test_model5.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_model5.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../test_model5.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/7fcc/src/crrs.v" \
"../../../bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/7fcc/src/micclk.v" \
"../../../bd/design_1/ipshared/7fcc/src/pdm_rom.v" \
"../../../bd/design_1/ipshared/7fcc/src/top.v" \
"../../../bd/design_1/ipshared/7fcc/hdl/crrs_filter_v1_0.v" \
"../../../bd/design_1/ip/design_1_crrs_filter_0_0/sim/design_1_crrs_filter_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
