/**
*********************************************************************************************************
*               Copyright(c) 2023, Realtek Semiconductor Corporation. All rights reserved.
*********************************************************************************************************
* @file     rtl_gdma.h
* @brief    The header file of the peripheral GDMA driver.
* @details  This file provides all GDMA firmware functions.
* @author   Bert
* @date     2023-10-17
* @version  v1.0
* *******************************************************************************************************
*/

/*============================================================================*
 *               Define to prevent recursive inclusion
 *============================================================================*/
#ifndef RTL_GDMA_H
#define RTL_GDMA_H

#ifdef __cplusplus
extern "C" {
#endif

/*============================================================================*
 *                        Header Files
 *============================================================================*/
#if defined (CONFIG_SOC_SERIES_RTL87X2G)
#include "dma/src/rtl87x2g/rtl_gdma_def.h"
#include "rcc/inc/rtl_rcc.h"
#elif defined (CONFIG_SOC_SERIES_RTL87X3E)
#include "dma/src/rtl87x3e/rtl_gdma_def.h"
#include "rcc/inc/rtl_rcc.h"
#elif defined (CONFIG_SOC_SERIES_RTL87X3D)
#include "dma/src/rtl87x63d/rtl_gdma_def.h"
#include "rcc/inc/rtl_rcc.h"
#endif

/** \defgroup 87X2G_GDMA        GDMA
  * \brief
  * \{
  */

/*============================================================================*
 *                         Constants
 *============================================================================*/
/** \defgroup GDMA_Exported_Constants GDMA Exported Constants
  * \brief
  * \{
  */

/**
 * \defgroup    GDMA_CHANNEL_NUM GDMA CHANNEL NUM
 * \{
 * \ingroup     GDMA_Exported_Constants
 */
#if (CHIP_GDMA_CHANNEL_NUM == 9)
#define IS_GDMA_ChannelNum(NUM) ((NUM) < 9)
#elif (CHIP_GDMA_CHANNEL_NUM == 10)
#define IS_GDMA_ChannelNum(NUM) ((NUM) < 10)
#elif (CHIP_GDMA_CHANNEL_NUM == 24)
#define IS_GDMA_ChannelNum(NUM) ((NUM) < 24)
#elif (CHIP_GDMA_CHANNEL_NUM == 27)
#define IS_GDMA_ChannelNum(NUM) ((NUM) < 27)
#endif

#define GDMA_CH_NUM0         0
#define GDMA_CH_NUM1         1
#define GDMA_CH_NUM2         2
#define GDMA_CH_NUM3         3
#define GDMA_CH_NUM4         4
#define GDMA_CH_NUM5         5
#define GDMA_CH_NUM6         6
#define GDMA_CH_NUM7         7
#define GDMA_CH_NUM8         8
#if (CHIP_GDMA_CHANNEL_NUM > 9)
#define GDMA_CH_NUM9         9
#endif
#if (CHIP_GDMA_CHANNEL_NUM == 24)
#define GDMA0_CH_NUM10       10
#define GDMA0_CH_NUM11       11
#define GDMA0_CH_NUM12       12
#define GDMA0_CH_NUM13       13
#define GDMA0_CH_NUM14       14
#define GDMA0_CH_NUM15       15

#define GDMA1_CH_NUM0        16
#define GDMA1_CH_NUM1        17
#define GDMA1_CH_NUM2        18
#define GDMA1_CH_NUM3        19
#define GDMA1_CH_NUM4        20
#define GDMA1_CH_NUM5        21
#define GDMA1_CH_NUM6        22
#define GDMA1_CH_NUM7        23
#endif
#if (CHIP_GDMA_CHANNEL_NUM == 27)
#define GDMA_CH_NUM10        10
#define GDMA_CH_NUM11        11
#define GDMA_CH_NUM12        12
#define GDMA_CH_NUM13        13
#define GDMA_CH_NUM14        14
#define GDMA_CH_NUM15        15
#define GDMA_CH_NUM16        16
#define GDMA_CH_NUM17        17
#define GDMA_CH_NUM18        18
#define GDMA_CH_NUM19        19
#define GDMA_CH_NUM20        20
#define GDMA_CH_NUM21        21
#define GDMA_CH_NUM22        22
#define GDMA_CH_NUM23        23
#define GDMA_CH_NUM24        24
#define GDMA_CH_NUM25        25
#define GDMA_CH_NUM26        26
#endif

#if (CHIP_GDMA_CHANNEL_NUM == 9)
#define GDMA_CH_NUM_MIN    GDMA_CH_NUM0
#define GDMA_CH_NUM_MAX    GDMA_CH_NUM8

#define IS_GDMA_ALL_PERIPH(PERIPH) (((PERIPH) == GDMA_Channel0) || \
                                    ((PERIPH) == GDMA_Channel1) || \
                                    ((PERIPH) == GDMA_Channel2) || \
                                    ((PERIPH) == GDMA_Channel3) || \
                                    ((PERIPH) == GDMA_Channel4) || \
                                    ((PERIPH) == GDMA_Channel5) || \
                                    ((PERIPH) == GDMA_Channel6) || \
                                    ((PERIPH) == GDMA_Channel7) || \
                                    ((PERIPH) == GDMA_Channel8))
#elif (CHIP_GDMA_CHANNEL_NUM == 10)
#define GDMA_CH_NUM_MIN    GDMA_CH_NUM0
#define GDMA_CH_NUM_MAX    GDMA_CH_NUM9

#define IS_GDMA_ALL_PERIPH(PERIPH) (((PERIPH) == GDMA_Channel0) || \
                                    ((PERIPH) == GDMA_Channel1) || \
                                    ((PERIPH) == GDMA_Channel2) || \
                                    ((PERIPH) == GDMA_Channel3) || \
                                    ((PERIPH) == GDMA_Channel4) || \
                                    ((PERIPH) == GDMA_Channel5) || \
                                    ((PERIPH) == GDMA_Channel6) || \
                                    ((PERIPH) == GDMA_Channel7) || \
                                    ((PERIPH) == GDMA_Channel8) || \
                                    ((PERIPH) == GDMA_Channel9))
#elif (CHIP_GDMA_CHANNEL_NUM == 24)
#define GDMA_CH_NUM_MIN    GDMA_CH_NUM0
#define GDMA_CH_NUM_MAX    GDMA1_CH_NUM7

#define IS_GDMA_ALL_PERIPH(PERIPH) (((PERIPH) == GDMA_Channel0)  || \
                                    ((PERIPH) == GDMA_Channel1)  || \
                                    ((PERIPH) == GDMA_Channel2)  || \
                                    ((PERIPH) == GDMA_Channel3)  || \
                                    ((PERIPH) == GDMA_Channel4)  || \
                                    ((PERIPH) == GDMA_Channel5)  || \
                                    ((PERIPH) == GDMA_Channel6)  || \
                                    ((PERIPH) == GDMA_Channel7)  || \
                                    ((PERIPH) == GDMA_Channel8)  || \
                                    ((PERIPH) == GDMA_Channel9)  || \
                                    ((PERIPH) == GDMA_Channel10) || \
                                    ((PERIPH) == GDMA_Channel11) || \
                                    ((PERIPH) == GDMA_Channel12) || \
                                    ((PERIPH) == GDMA_Channel13) || \
                                    ((PERIPH) == GDMA_Channel14) || \
                                    ((PERIPH) == GDMA_Channel15) || \
                                    ((PERIPH) == GDMA1_Channel0) || \
                                    ((PERIPH) == GDMA1_Channel1) || \
                                    ((PERIPH) == GDMA1_Channel2) || \
                                    ((PERIPH) == GDMA1_Channel3) || \
                                    ((PERIPH) == GDMA1_Channel4) || \
                                    ((PERIPH) == GDMA1_Channel5) || \
                                    ((PERIPH) == GDMA1_Channel7))
#elif (CHIP_GDMA_CHANNEL_NUM == 27)
#define GDMA0_CH_MAX        3
#define GDMA1_CH_MAX        8
#define GDMA2_CH_MAX        16

#define GDMA0_CH_NUM0       0
#define GDMA0_CH_NUM1       1
#define GDMA0_CH_NUM2       2

#define GDMA1_CH_NUM0       3
#define GDMA1_CH_NUM1       4
#define GDMA1_CH_NUM2       5
#define GDMA1_CH_NUM3       6
#define GDMA1_CH_NUM4       7
#define GDMA1_CH_NUM5       8
#define GDMA1_CH_NUM6       9
#define GDMA1_CH_NUM7       10

#define GDMA2_CH_NUM0       11
#define GDMA2_CH_NUM1       12
#define GDMA2_CH_NUM2       13
#define GDMA2_CH_NUM3       14
#define GDMA2_CH_NUM4       15
#define GDMA2_CH_NUM5       16
#define GDMA2_CH_NUM6       17
#define GDMA2_CH_NUM7       18
#define GDMA2_CH_NUM8       19
#define GDMA2_CH_NUM9       20
#define GDMA2_CH_NUM10      21
#define GDMA2_CH_NUM11      22
#define GDMA2_CH_NUM12      23
#define GDMA2_CH_NUM13      24
#define GDMA2_CH_NUM14      25
#define GDMA2_CH_NUM15      26

#define GDMA0_CH_NUM_MIN    GDMA0_CH_NUM0
#define GDMA0_CH_NUM_MAX    GDMA0_CH_NUM2

#define GDMA1_CH_NUM_MIN    GDMA1_CH_NUM0
#define GDMA1_CH_NUM_MAX    GDMA1_CH_NUM7

#define GDMA2_CH_NUM_MIN    GDMA2_CH_NUM0
#define GDMA2_CH_NUM_MAX    GDMA2_CH_NUM15

#define IS_GDMA_ALL_PERIPH(PERIPH) (((PERIPH) == GDMA_Channel0) || \
                                    ((PERIPH) == GDMA_Channel1) || \
                                    ((PERIPH) == GDMA_Channel2) || \
                                    ((PERIPH) == GDMA_Channel3) || \
                                    ((PERIPH) == GDMA_Channel4) || \
                                    ((PERIPH) == GDMA_Channel5) || \
                                    ((PERIPH) == GDMA_Channel6) || \
                                    ((PERIPH) == GDMA_Channel7) || \
                                    ((PERIPH) == GDMA_Channel8) || \
                                    ((PERIPH) == GDMA_Channel9) || \
                                    ((PERIPH) == GDMA_Channel10) || \
                                    ((PERIPH) == GDMA_Channel11) || \
                                    ((PERIPH) == GDMA_Channel12) || \
                                    ((PERIPH) == GDMA_Channel13) || \
                                    ((PERIPH) == GDMA_Channel14) || \
                                    ((PERIPH) == GDMA_Channel15) || \
                                    ((PERIPH) == GDMA_Channel16) || \
                                    ((PERIPH) == GDMA_Channel17) || \
                                    ((PERIPH) == GDMA_Channel18) || \
                                    ((PERIPH) == GDMA_Channel19) || \
                                    ((PERIPH) == GDMA_Channel20) || \
                                    ((PERIPH) == GDMA_Channel21) || \
                                    ((PERIPH) == GDMA_Channel22) || \
                                    ((PERIPH) == GDMA_Channel23) || \
                                    ((PERIPH) == GDMA_Channel24) || \
                                    ((PERIPH) == GDMA_Channel25) || \
                                    ((PERIPH) == GDMA_Channel26))
#endif

/** End of GDMA_Define
  * \}
  */

/**
 * \brief      GDMA Data Transfer Direction
 *
 * \ingroup    GDMA_Exported_Constants
 */

typedef enum
{
    GDMA_DIR_MemoryToMemory = 0x0,
    GDMA_DIR_MemoryToPeripheral = 0x1,
    GDMA_DIR_PeripheralToMemory = 0x2,
    GDMA_DIR_PeripheralToPeripheral = 0x3,
} GDMADirection_TypeDef;

#define IS_GDMA_DIR(DIR) (((DIR) == GDMA_DIR_MemoryToMemory) || \
                          ((DIR) == GDMA_DIR_MemoryToPeripheral) || \
                          ((DIR) == GDMA_DIR_PeripheralToMemory) || \
                          ((DIR) == GDMA_DIR_PeripheralToPeripheral))

/**
 * \brief       GDMA Source Incremented Mode
 *
 * \ingroup     GDMA_Exported_Constants
 */

typedef enum
{
    DMA_SourceInc_Inc = 0x0,
    DMA_SourceInc_Dec = 0x1,
    DMA_SourceInc_Fix = 0x2,
} GDMASrcInc_TypeDef;

#define IS_GDMA_SourceInc(STATE) (((STATE) == DMA_SourceInc_Inc) || \
                                  ((STATE) == DMA_SourceInc_Dec) || \
                                  ((STATE) == DMA_SourceInc_Fix))

/**
 * \brief       GDMA Destination Incremented Mode
 *
 * \ingroup     GDMA_Exported_Constants
 */

typedef enum
{
    DMA_DestinationInc_Inc = 0x0,
    DMA_DestinationInc_Dec = 0x1,
    DMA_DestinationInc_Fix = 0x2,
} GDMADestInc_TypeDef;

#define IS_GDMA_DestinationInc(STATE) (((STATE) == DMA_DestinationInc_Inc) || \
                                       ((STATE) == DMA_DestinationInc_Dec) || \
                                       ((STATE) == DMA_DestinationInc_Fix))

/**
 * \brief       GDMA Data Size
 *
 * \ingroup     GDMA_Exported_Constants
 */

typedef enum
{
    GDMA_DataSize_Byte     = 0x0,
    GDMA_DataSize_HalfWord = 0x1,
    GDMA_DataSize_Word     = 0x2,
} GDMADataSize_TypeDef;

#define IS_GDMA_DATA_SIZE(SIZE) (((SIZE) == GDMA_DataSize_Byte) || \
                                 ((SIZE) == GDMA_DataSize_HalfWord) || \
                                 ((SIZE) == GDMA_DataSize_Word))

/**
 * \brief       GDMA Msize
 *
 * \ingroup     GDMA_Exported_Constants
 */

typedef enum
{
    GDMA_Msize_1   = 0x0,
    GDMA_Msize_4   = 0x1,
    GDMA_Msize_8   = 0x2,
    GDMA_Msize_16  = 0x3,
    GDMA_Msize_32  = 0x4,
    GDMA_Msize_64  = 0x5,
    GDMA_Msize_128 = 0x6,
    GDMA_Msize_256 = 0x7,
} GDMAMSize_TypeDef;

#define IS_GDMA_MSIZE(SIZE) (((SIZE) == GDMA_Msize_1) || \
                             ((SIZE) == GDMA_Msize_4) || \
                             ((SIZE) == GDMA_Msize_8) || \
                             ((SIZE) == GDMA_Msize_16) || \
                             ((SIZE) == GDMA_Msize_32) || \
                             ((SIZE) == GDMA_Msize_64) || \
                             ((SIZE) == GDMA_Msize_128) || \
                             ((SIZE) == GDMA_Msize_256))

/**
 * \defgroup    GDMA_Interrupts  GDMA Interrupts
 * \{
 * \ingroup     GDMA_Exported_Constants
 */

#define GDMA_INT_Transfer               (BIT0)
#define GDMA_INT_Block                  (BIT1)
#define GDMA_INT_Error                  (BIT4)
#if (GDMA_SUPPORT_INT_HAIF_BLOCK == 1)
#define GDMA_INT_Half_Block             (BIT5)
#endif

/** End of GDMA_Interrupts
  * \}
  */

#define IS_GDMA_CONFIG_IT(IT) ((((IT) & 0xFFFFFFE0) == 0x00) && ((IT) != 0x00))

/**
 * \defgroup    GDMA_Multi-block_Mode GDMA Multi-block Mode
 * \{
 * \ingroup     GDMA_Exported_Constants
 */
#define AUTO_RELOAD_WITH_CONTIGUOUS_SAR (BIT30)
#define AUTO_RELOAD_WITH_CONTIGUOUS_DAR (BIT31)
#define AUTO_RELOAD_TRANSFER            (BIT30 | BIT31)
#define LLI_WITH_CONTIGUOUS_SAR         (BIT27)
#define LLI_WITH_AUTO_RELOAD_SAR        (BIT27 | BIT30)
#define LLI_WITH_CONTIGUOUS_DAR         (BIT28)
#define LLI_WITH_AUTO_RELOAD_DAR        (BIT28 | BIT31)
#define LLI_TRANSFER                    (BIT27 | BIT28)

/** End of GDMA_Multi-block_Mode
  * \}
  */

#define IS_GDMA_MULTIBLOCKMODE(MODE) (((MODE) == AUTO_RELOAD_WITH_CONTIGUOUS_SAR) || \
                                      ((MODE) == AUTO_RELOAD_WITH_CONTIGUOUS_DAR) || \
                                      ((MODE) == AUTO_RELOAD_TRANSFER) || \
                                      ((MODE) == LLI_WITH_CONTIGUOUS_SAR) || \
                                      ((MODE) == LLI_WITH_AUTO_RELOAD_SAR) || \
                                      ((MODE) == LLI_WITH_CONTIGUOUS_DAR) || \
                                      ((MODE) == LLI_WITH_AUTO_RELOAD_DAR) || \
                                      ((MODE) == LLI_TRANSFER))

/**
 * \defgroup    GDMA_Multi-Block_Select_Bit GDMA Multi-Block Select Bit
 * \{
 * \ingroup     GDMA_Exported_Constants
 */
#define AUTO_RELOAD_SELECTED_BIT        (BIT30 | BIT31)
#define LLP_SELECTED_BIT                (BIT27 | BIT28)

/** End of GDMA_Multi-Block_Select_Bit
  * \}
  */

/**
 * \defgroup    GDMA_Suspend_Flag GDMA Suspend Flag
 * \{
 * \ingroup     GDMA_Exported_Constants
 */
#define GDMA_FIFO_STATUS                (BIT(9))
#define GDMA_SUSPEND_TRANSMISSSION      (BIT(8))
#define GDMA_SUSPEND_CMD_STATUS         (BIT(2) | BIT(1))
#define GDMA_SUSPEND_CHANNEL_STATUS     (BIT(0))

/** End of GDMA_Suspend_Flag
  * \}
  */

/** End of GDMA_Exported_Constants
  * \}
  */

/*============================================================================*
 *                         Types
 *============================================================================*/
/** \defgroup GDMA_Exported_Types GDMA Exported Types
  * \brief
  * \{
  */

/**
 * \brief       GDMA init structure definition.
 *
 * \ingroup     GDMA_Exported_Types
 */

typedef struct
{
    uint8_t GDMA_ChannelNum;                /*!< Specifies channel number for GDMA. */
    GDMADirection_TypeDef GDMA_DIR;         /*!< Specifies transfer direction. */
    uint32_t GDMA_BufferSize;               /*!< Specifies the buffer size(RTL8762G <= 65535, RTL8772F: GDMA1 is 65535 and GDMA2 is 524287).
                                                 The data unit is equal to the configuration set in DMA_PeripheralDataSize
                                                 or DMA_MemoryDataSize members depending in the transfer direction. */
    GDMASrcInc_TypeDef GDMA_SourceInc;      /*!< Specifies whether the source address
                                                 register is incremented or not. */
    GDMADestInc_TypeDef GDMA_DestinationInc; /*!< Specifies whether the destination address
                                                 register is incremented or not.*/
    GDMADataSize_TypeDef GDMA_SourceDataSize; /*!< Specifies the source data width. */
    GDMADataSize_TypeDef GDMA_DestinationDataSize; /*!< Specifies the destination data width. */
    GDMAMSize_TypeDef GDMA_SourceMsize;     /*!< Specifies items number to be transferred. */
    GDMAMSize_TypeDef GDMA_DestinationMsize;/*!< Specifies items number to be transferred. */
    uint32_t GDMA_SourceAddr;               /*!< Specifies the source base address for GDMA Channelx. */
    uint32_t GDMA_DestinationAddr;          /*!< Specifies the destination base address for GDMA Channelx. */
    uint32_t GDMA_ChannelPriority;          /*!< Specifies the software priority for the GDMA Channelx.
                                                 This parameter can be a value of 0~9(RTL8762G); 0~7 for GDMA1 and 0~15 for GDMA2(RTL8772F). */
    uint32_t GDMA_Multi_Block_Mode;         /*!< Specifies the multi block transfer mode.
                                                 This parameter can be a value of \ref GDMA_Multiblock_Mode. */
    uint32_t GDMA_Multi_Block_Struct;       /*!< Pointer to the first struct of LLI. */
    uint8_t GDMA_Multi_Block_En;            /*!< Enable or disable multi-block function. */
    uint8_t GDMA_SourceHandshake;           /*!< Specifies the handshake index in source.
                                                 This parameter can be a value of \ref GDMA_Handshake_Type. */
    uint8_t GDMA_DestHandshake;             /*!< Specifies the handshake index in Destination.
                                                 This parameter can be a value of \ref GDMA_Handshake_Type. */
    uint8_t GDMA_Secure_En;                 /*!< Enable or disable Secure function. */

#if (GDMA_SUPPORT_GATHER_SCATTER_FUNCTION == 1)
    uint8_t  GDMA_Gather_En;                /*!< Enable or disable Gather function. NOTE:4 bytes ALIGN.*/
    uint32_t GDMA_GatherCount;              /*!< Specifies the GatherCount.NOTE:4 bytes ALIGN.*/
    uint32_t GDMA_GatherInterval;           /*!< Specifies the GatherInterval. */
    uint8_t  GDMA_Scatter_En;               /*!< Enable or disable Scatter function. */
    uint32_t GDMA_ScatterCount;             /*!< Specifies the ScatterCount. */
    uint32_t GDMA_ScatterInterval;          /*!< Specifies the ScatterInterval. */
    uint32_t GDMA_GatherCircularStreamingNum;  /*!< Specifies the GatherCircularStreamingNum. */
    uint32_t GDMA_ScatterCircularStreamingNum; /*!< Specifies the ScatterCircularStreamingNum. */
#endif

} GDMA_InitTypeDef;

/**
 * \brief       GDMA link list item structure definition.
 *
 * \ingroup     GDMA_Exported_Types
 */

typedef struct
{
    __IO uint32_t SAR;
    __IO uint32_t DAR;
    __IO uint32_t LLP;
    __IO uint32_t CTL_LOW;
    __IO uint32_t CTL_HIGH;
} GDMA_LLIDef;

/** End of GDMA_Exported_Types
  * \}
  */

/*============================================================================*
 *                         Functions
 *============================================================================*/
/** \defgroup GDMA_Exported_Functions GDMA Exported Functions
  * \brief
  * \{
  */

/**
 * \brief     Deinitializes the GDMA registers to their default reset
 *            values.
 *
 * \param[in] None.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *     GDMA_DeInit();
 * }
 * \endcode
 */
void GDMA_DeInit(void);

/**
 * \brief     Initializes the GDMA Channelx according to the specified
 *            parameters in the GDMA_InitStruct.
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] GDMA_InitStruct: Pointer to a GDMA_InitTypeDef structure that
 *            contains the configuration information for the specified DMA Channel.
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *     for (uint32_t i = 0; i < UART_TX_GDMA_BUFFER_SIZE; i++)
 *     {
 *         GDMA_SendData_Buffer[i] = 0x10 + i;
 *     }
 *
 *     GDMA_InitTypeDef GDMA_InitStruct;
 *     GDMA_StructInit(&GDMA_InitStruct);
 *     GDMA_InitStruct.GDMA_ChannelNum      = 1;
 *     GDMA_InitStruct.GDMA_DIR             = GDMA_DIR_MemoryToPeripheral;
 *     GDMA_InitStruct.GDMA_BufferSize      = UART_TX_GDMA_BUFFER_SIZE;//determine total transfer size
 *     GDMA_InitStruct.GDMA_SourceInc       = DMA_SourceInc_Inc;
 *     GDMA_InitStruct.GDMA_DestinationInc  = DMA_DestinationInc_Fix;
 *     GDMA_InitStruct.GDMA_SourceDataSize  = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_DestinationDataSize = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_SourceMsize      = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_DestinationMsize = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_SourceAddr      = (uint32_t)GDMA_SendData_Buffer;
 *     GDMA_InitStruct.GDMA_DestinationAddr = (uint32_t)(&(UART0->UART_RBR_THR));
 *     GDMA_InitStruct.GDMA_DestHandshake   = GDMA0_Handshake_UART0_TX;
 *     GDMA_InitStruct.GDMA_ChannelPriority = 2;
 *     GDMA_Init(UART_TX_GDMA_CHANNEL, &GDMA_InitStruct);
 *
 *     GDMA_INTConfig(UART_TX_GDMA_CHANNEL_NUM, GDMA_INT_Transfer, ENABLE);
 *
 *     NVIC_InitTypeDef NVIC_InitStruct;
 *     NVIC_InitStruct.NVIC_IRQChannel = UART_TX_GDMA_CHANNEL_IRQN;
 *     NVIC_InitStruct.NVIC_IRQChannelPriority = 3;
 *     NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 *     NVIC_Init(&NVIC_InitStruct);
 *
 *     GDMA_Cmd(UART_TX_GDMA_CHANNEL_NUM, ENABLE);
 * }
 * \endcode
 */
void GDMA_Init(GDMA_ChannelTypeDef *GDMA_Channelx, GDMA_InitTypeDef *GDMA_InitStruct);

/**
 * \brief     Fills each GDMA_InitStruct member with its default value.
 *
 * \param[in] GDMA_InitStruct : pointer to a GDMA_InitTypeDef structure which will
 *            be initialized.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *
 *     for (uint32_t i = 0; i < UART_TX_GDMA_BUFFER_SIZE; i++)
 *     {
 *         GDMA_SendData_Buffer[i] = 0x10 + i;
 *     }
 *
 *     GDMA_InitTypeDef GDMA_InitStruct;
 *     GDMA_StructInit(&GDMA_InitStruct);
 *     GDMA_InitStruct.GDMA_ChannelNum      = 1;
 *     GDMA_InitStruct.GDMA_DIR             = GDMA_DIR_MemoryToPeripheral;
 *     GDMA_InitStruct.GDMA_BufferSize      = UART_TX_GDMA_BUFFER_SIZE;//determine total transfer size
 *     GDMA_InitStruct.GDMA_SourceInc       = DMA_SourceInc_Inc;
 *     GDMA_InitStruct.GDMA_DestinationInc  = DMA_DestinationInc_Fix;
 *     GDMA_InitStruct.GDMA_SourceDataSize  = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_DestinationDataSize = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_SourceMsize      = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_DestinationMsize = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_SourceAddr      = (uint32_t)GDMA_SendData_Buffer;
 *     GDMA_InitStruct.GDMA_DestinationAddr = (uint32_t)(&(UART0->UART_RBR_THR));
 *     GDMA_InitStruct.GDMA_DestHandshake   = GDMA0_Handshake_UART0_TX;
 *     GDMA_InitStruct.GDMA_ChannelPriority = 2;
 *     GDMA_Init(UART_TX_GDMA_CHANNEL, &GDMA_InitStruct);
 *
 * }
 * \endcode
 */
void GDMA_StructInit(GDMA_InitTypeDef *GDMA_InitStruct);

/**
 * \brief  Enables or disables the selected GDMA channel.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 * \param[in]  NewState: New state of the selected DMA channel.
 *             This parameter can be: ENABLE or DISABLE.
 *
 * \return None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *
 *     for (uint32_t i = 0; i < UART_TX_GDMA_BUFFER_SIZE; i++)
 *     {
 *         GDMA_SendData_Buffer[i] = 0x10 + i;
 *     }
 *
 *     GDMA_InitTypeDef GDMA_InitStruct;
 *     GDMA_StructInit(&GDMA_InitStruct);
 *     GDMA_InitStruct.GDMA_ChannelNum      = 1;
 *     GDMA_InitStruct.GDMA_DIR             = GDMA_DIR_MemoryToPeripheral;
 *     GDMA_InitStruct.GDMA_BufferSize      = UART_TX_GDMA_BUFFER_SIZE;//determine total transfer size
 *     GDMA_InitStruct.GDMA_SourceInc       = DMA_SourceInc_Inc;
 *     GDMA_InitStruct.GDMA_DestinationInc  = DMA_DestinationInc_Fix;
 *     GDMA_InitStruct.GDMA_SourceDataSize  = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_DestinationDataSize = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_SourceMsize      = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_DestinationMsize = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_SourceAddr      = (uint32_t)GDMA_SendData_Buffer;
 *     GDMA_InitStruct.GDMA_DestinationAddr = (uint32_t)(&(UART0->UART_RBR_THR));
 *     GDMA_InitStruct.GDMA_DestHandshake   = GDMA0_Handshake_UART0_TX;
 *     GDMA_InitStruct.GDMA_ChannelPriority = 2;
 *     GDMA_Init(UART_TX_GDMA_CHANNEL, &GDMA_InitStruct);
 *
 *     GDMA_INTConfig(UART_TX_GDMA_CHANNEL_NUM, GDMA_INT_Transfer, ENABLE);
 *
 *     NVIC_InitTypeDef NVIC_InitStruct;
 *     NVIC_InitStruct.NVIC_IRQChannel = UART_TX_GDMA_CHANNEL_IRQN;
 *     NVIC_InitStruct.NVIC_IRQChannelPriority = 3;
 *     NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 *     NVIC_Init(&NVIC_InitStruct);
 *
 *     GDMA_Cmd(UART_TX_GDMA_CHANNEL_NUM, ENABLE);
 * }
 * \endcode
 */
void GDMA_Cmd(uint8_t GDMA_ChannelNum, FunctionalState NewState);

/**
 * \brief   Enables or disables the specified DMA channelx interrupt source.
 * \param[in] GDMA_Channel_Num: can be 0 to 9 to select the DMA Channel(for RTL8762G, 3 to 26 for RTL8772F).
 * \param[in] GDMA_IT: Specifies the GDMA interrupt source to be enabled or disabled.
 *            This parameter can be any combination of the following values:
 *            \arg GDMA_INT_Transfer: Transfer complete interrupt source.
 *            \arg GDMA_INT_Block: Block transfer interrupt source.
 *            \arg GDMA_INT_Error: Transfer error interrupt source.
 *            \arg GDMA_INT_Half_Block: Half Block transfer interrupt source.
 * \param[in] NewState: New state of the specified DMA interrupt source.
 *            This parameter can be: ENABLE or DISABLE.
 *
 * \return None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *
 *     for (uint32_t i = 0; i < UART_TX_GDMA_BUFFER_SIZE; i++)
 *     {
 *         GDMA_SendData_Buffer[i] = 0x10 + i;
 *     }
 *
 *     GDMA_InitTypeDef GDMA_InitStruct;
 *     GDMA_StructInit(&GDMA_InitStruct);
 *     GDMA_InitStruct.GDMA_ChannelNum      = 1;
 *     GDMA_InitStruct.GDMA_DIR             = GDMA_DIR_MemoryToPeripheral;
 *     GDMA_InitStruct.GDMA_BufferSize      = UART_TX_GDMA_BUFFER_SIZE;//determine total transfer size
 *     GDMA_InitStruct.GDMA_SourceInc       = DMA_SourceInc_Inc;
 *     GDMA_InitStruct.GDMA_DestinationInc  = DMA_DestinationInc_Fix;
 *     GDMA_InitStruct.GDMA_SourceDataSize  = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_DestinationDataSize = GDMA_DataSize_Byte;
 *     GDMA_InitStruct.GDMA_SourceMsize      = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_DestinationMsize = GDMA_Msize_1;
 *     GDMA_InitStruct.GDMA_SourceAddr      = (uint32_t)GDMA_SendData_Buffer;
 *     GDMA_InitStruct.GDMA_DestinationAddr = (uint32_t)(&(UART0->UART_RBR_THR));
 *     GDMA_InitStruct.GDMA_DestHandshake   = GDMA0_Handshake_UART0_TX;
 *     GDMA_InitStruct.GDMA_ChannelPriority = 2;
 *     GDMA_Init(UART_TX_GDMA_CHANNEL, &GDMA_InitStruct);
 *
 *     GDMA_INTConfig(UART_TX_GDMA_CHANNEL_NUM, GDMA_INT_Transfer, ENABLE);
 *
 *     NVIC_InitTypeDef NVIC_InitStruct;
 *     NVIC_InitStruct.NVIC_IRQChannel = UART_TX_GDMA_CHANNEL_IRQN;
 *     NVIC_InitStruct.NVIC_IRQChannelPriority = 3;
 *     NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 *     NVIC_Init(&NVIC_InitStruct);
 *
 *     GDMA_Cmd(UART_TX_GDMA_CHANNEL_NUM, ENABLE);
 * }
 * \endcode
 */
void GDMA_INTConfig(uint8_t GDMA_ChannelNum, uint32_t GDMA_IT, FunctionalState NewState);

/**
 * \brief     Check whether GDMA Channel transfer interrupt is set.
 *
 * \param[in] GDMA_Channel_Num: can be 0 to 9 to select the DMA Channel(for RTL8762G, 3 to 26 for RTL8772F).
 *
 * \return    Transfer interrupt status, SET or RESET.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     ITStatus int_status = GDMA_GetTransferINTStatus(0);
 * }
 * \endcode
 */
ITStatus GDMA_GetTransferINTStatus(uint8_t GDMA_ChannelNum);

/**
 * \brief  Clear the specified DMA channelx interrupt pending bit.
 * \param[in] GDMA_Channel_Num: can be 0 to 9 to select the DMA Channel(for RTL8762G, 3 to 26 for RTL8772F).
 * \param[in] GDMA_IT: Specifies the GDMA interrupts sources to be enabled or disabled.
 *            This parameter can be any combination of the following values:
 *            \arg GDMA_INT_Transfer: Transfer complete interrupt source.
 *            \arg GDMA_INT_Block: Block transfer interrupt source.
 *            \arg GDMA_INT_Error: Transfer error interrupt source.
 *            \arg GDMA_INT_Half_Block: Half Block transfer interrupt source.
 *
 * \return None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     driver_gdma_init();
 * }
 *
 * void UART_TX_GDMA_Handler(void)
 * {
 *     GDMA_ClearINTPendingBit(1, GDMA_INT_Transfer);
 *     //Add user code here.
 * }
 * \endcode
 */
void GDMA_ClearINTPendingBit(uint8_t GDMA_ChannelNum, uint32_t GDMA_IT);

/**
 * \brief     Clear GDMAx Channelx all type interrupt.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_ClearAllTypeINT(GDMA2, 0);
 * }
 * \endcode
 */
void GDMA_ClearAllTypeINT(uint8_t GDMA_ChannelNum);

/**
 * \brief   Get selected GDMA channel status.
 *
 * \param[in] GDMA_Channel_Num: can be 0 to 9 to select the DMA Channel(for RTL8762G, 3 to 26 for RTL8772F).
 *
 * \return  GDMA channel status.
 * \retval  SET: Channel is be used
 * \retval  RESET: Channel is free.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     FlagStatus flag_status = GDMA_GetChannelStatus(3);
 * }
 * \endcode
 */
FlagStatus GDMA_GetChannelStatus(uint8_t GDMA_ChannelNum);

/**
 * \brief     Enable or disable the specified DMA channel secure functions.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] NewState: Specifies the GDMA channel secure function to be enabled or disabled.
 *            This parameter can be ENABLE or DISABLE.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SecureCmd(GDMA_Channel3, ENABLE);
 * }
 *
 * \endcode
 */
void GDMA_SecureCmd(GDMA_ChannelTypeDef *GDMA_Channelx, FunctionalState NewState);


/**
 * \brief     Set GDMA OSW.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 * \param[in] osw_count: outstanding write count.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SetOSW(GDMA_Channel0, 10);
 * }
 * \endcode
 */
void GDMA_SetOSW(uint8_t GDMA_ChannelNum, uint8_t osw_count);

/**
 * \brief  Set GDMA OSR.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 * \param[in] osr_count: outstanding read count.
 *
 * \return None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SetOSR(GDMA_Channel0, 10);
 * }
 * \endcode
 */
void GDMA_SetOSR(uint8_t GDMA_ChannelNum, uint8_t osr_count);

/**
 * \brief     Get GDMA OSW.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 *
 * \return    osw_count: outstanding write count.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t osw_count = GDMA_GetOSWCount(GDMA_Channel0);
 * }
 * \endcode
 */
uint8_t GDMA_GetOSWCount(uint8_t GDMA_ChannelNum);

/**
 * \brief     Get GDMA OSR.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 *
 * \return    osr_count: outstanding read count.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint8_t osr_count = GDMA_GetOSRCount(GDMA_Channel0);
 * }
 * \endcode
 */
uint8_t GDMA_GetOSRCount(uint8_t GDMA_ChannelNum);

/**
 * \brief      Set GDMA transmission source address.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in]  Address: Source address.
 *
 * \return     None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t data_buf[10] = {0};
 *     GDMA_SetSourceAddress(GDMA2_Channel0,(uint32_t)data_buf);
 * }
 * \endcode
 */
void GDMA_SetSourceAddress(GDMA_ChannelTypeDef *GDMA_Channelx, uint32_t Address);

/**
 * \brief     Set GDMA transmission destination address.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] Address: Destination address.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t data_buf[10] = {0};
 *     GDMA_SetDestinationAddress(GDMA_Channel0,(uint32_t)data_buf);
 * }
 * \endcode
 */
void GDMA_SetDestinationAddress(GDMA_ChannelTypeDef *GDMA_Channelx,
                                uint32_t Address);

/**
 * \brief     Set GDMA LLP stucture address.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] Address: LLP stucture address.
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_LLIDef GDMA_LLIStruct[4000];
 *     GDMA_SetLLPAddress(GDMA2_Channel0,(uint32_t)GDMA_LLIStruct);
 * }
 * \endcode
 */
void GDMA_SetLLPAddress(GDMA_ChannelTypeDef *GDMA_Channelx, uint32_t Address);

/**
 * \brief     Set GDMA buffer size.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] buffer_size: Set GDMA_BufferSize, max 65535 for RTL8762G (RTL8772F: GDMA1 is 65535 and GDMA2 is 524287).
 *
 * \return    None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t data_buf_size = 4095;
 *     GDMA_SetBufferSize(GDMA_Channel0,data_buf_size);
 * }
 * \endcode
 */
void GDMA_SetBufferSize(GDMA_ChannelTypeDef *GDMA_Channelx, uint32_t buffer_size);

/**
 * \brief  Get GDMA source address.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return Source address.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t address = GDMA_GetSrcTransferAddress(GDMA2_Channel0);
 * }
 * \endcode
 */
uint32_t GDMA_GetSrcTransferAddress(GDMA_ChannelTypeDef *GDMA_Channelx);

/**
 * \brief  Get GDMA destination address.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return Destination address.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint32_t address = GDMA_GetDstTransferAddress(GDMA2_Channel0);
 * }
 * \endcode
 */
uint32_t GDMA_GetDstTransferAddress(GDMA_ChannelTypeDef *GDMA_Channelx);
/**
 * \brief     Get GDMA transfer data length.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return    GDMA transfer data length.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     uint16_t data_len = GDMA_GetTransferLen(GDMA2_Channel0);
 * }
 * \endcode
 */
uint16_t GDMA_GetTransferLen(GDMA_ChannelTypeDef *GDMA_Channelx);

/**
 * \brief     Check GDMA FIFO status.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return GDMA FIFO status.
 * \retval SET: FIFO empty.
 * \retval RESET: FIFO not empty.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     FlagStatus flag_status = GDMA_GetFIFOStatus(GDMA2_Channel0);
 * }
 * \endcode
 */
FlagStatus GDMA_GetFIFOStatus(GDMA_ChannelTypeDef *GDMA_Channelx);

/**
 * \brief      Suspend GDMA transmission from the source.
 *
 * \param[in]  GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in]  NewState: New state of the GDMAx Channelx.
 *             This parameter can be: ENABLE or DISABLE.
 *
 * \return     None.
 * \note       To prevent data loss, it is necessary to check whether FIFO data transmission is completed
 *             after suspend, and judge by checking whether GDMA FIFO is empty.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SuspendCmd(GDMA2_Channel0, ENABLE);
 * }
 * \endcode
 */
void GDMA_SuspendCmd(GDMA_ChannelTypeDef *GDMA_Channelx,
                     FunctionalState NewState);

/**
 * \brief  Check GDMA suspend command status.
 *
 * \param[in]  GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return GDMA suspend command status.
 * \retval SET: Suspend.
 * \retval RESET: Not suspend.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     FlagStatus flag_status = GDMA_GetSuspendCmdStatus(GDMA2_Channel0);
 * }
 * \endcode
 */
FlagStatus GDMA_GetSuspendCmdStatus(GDMA_ChannelTypeDef *GDMA_Channelx);

/**
 * \brief  Check GDMA suspend channel status.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return GDMA suspend channel status.
 * \retval SET: Inactive.
 * \retval RESET: Active.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     FlagStatus flag_status = GDMA_GetSuspendChannelStatus(GDMA2_Channel0);
 * }
 * \endcode
 */
FlagStatus GDMA_GetSuspendChannelStatus(GDMA_ChannelTypeDef *GDMA_Channelx);

/**
 * \brief     Get GDMA Channelx of the specified DMA Channel Number.
 *
 * \param[in]  GDMA_ChannelNum: Select the GDMA channel number. \ref GDMA_CHANNEL_NUM
 *
 * \return    GDMA_Channelx.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void driver_gdma_init(void)
 * {
 *     uint8_t channel_num = GDMA_ChannelNum;
 *     GDMA_ChannelTypeDef *GDMA_Channelx = GDMA_GetGDMAChannelx(GDMA_ChannelNum);
 * }
 * \endcode
 */
GDMA_ChannelTypeDef *GDMA_GetGDMAChannelx(uint8_t GDMA_ChannelNum);

/**
 * rtl876x_gdma.h
 *
 * \brief  Update GDMA LLP mode in multi-block.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 * \param[in] GDMA LLP mode
 *
 * \return None.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SetLLPMode(LLI_TRANSFER);
 * }
 * \endcode
 */
void GDMA_SetLLPMode(GDMA_ChannelTypeDef *GDMA_Channelx, uint32_t mode);

/**
 * rtl_gdma.h
 *
 * \brief  Suspend GDMA transmission safe from the source. Please check GDMA FIFO empty to guarnatee without losing data.
 *
 * \param[in] GDMA_Channelx: Select the GDMA peripheral. \ref GDMA_Declaration
 *
 * \return The result of suspend GDMA transmission.
 * \retval true: suspend GDMA transmission success.
 * \retval false: suspend GDMA transmission failed.
 *
 * <b>Example usage</b>
 * \code{.c}
 *
 * uint8_t uart_rx_dma_ch_num = 0xa5;
 * #define UART_RX_DMA_CHANNEL_NUM   uart_rx_dma_ch_num
 * #define UART_RX_DMA_CHANNEL       DMA_CH_BASE(uart_rx_dma_ch_num)
 *
 * void gdma_demo(void)
 * {
 *     GDMA_SafeSuspend(UART_RX_DMA_CHANNEL);
 *     //Add user code here.
 * }
 * \endcode
 */
bool GDMA_SafeSuspend(GDMA_ChannelTypeDef *GDMA_Channelx);

/** End of GDMA_Exported_Functions
  * \}
  */

/** End of GDMA
  * \}
  */

#ifdef __cplusplus
}
#endif

#endif /* RTL_GDMA_H */


/******************* (C) COPYRIGHT 2023 Realtek Semiconductor Corporation *****END OF FILE****/

