Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/quim/Desktop/PLS/ProjetoSD/MB_Schematica_MB_Schematica_sch_tb_isim_beh.exe -prj C:/Users/quim/Desktop/PLS/ProjetoSD/MB_Schematica_MB_Schematica_sch_tb_beh.prj work.MB_Schematica_MB_Schematica_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/quim/Desktop/PLS/ProjetoSD/VAL_COMP1.v" into library work
Analyzing Verilog file "C:/Users/quim/Desktop/PLS/ProjetoSD/MB.v" into library work
Analyzing Verilog file "C:/Users/quim/Desktop/PLS/ProjetoSD/BCD_converter.v" into library work
Analyzing Verilog file "C:/Users/quim/Desktop/PLS/ProjetoSD/MB_Schematica.vf" into library work
Analyzing Verilog file "C:/Users/quim/Desktop/PLS/ProjetoSD/MB_FINAL.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module BCD_converter
Compiling module VAL_COMP1
Compiling module MB
Compiling module MB_Schematica
Compiling module MB_Schematica_MB_Schematica_sch_...
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/quim/Desktop/PLS/ProjetoSD/MB_Schematica_MB_Schematica_sch_tb_isim_beh.exe
Fuse Memory Usage: 26980 KB
Fuse CPU Usage: 359 ms
