# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../IPs/vp/src/vis_circle_0_5/src/delay.v" \
"../../../../../../../IPs/vp/src/vis_circle_0_5/src/delay_line.v" \
"../../../../../../../IPs/vp/src/vis_circle_0_5/src/vis_circle.v" \
"../../../../../../../IPs/vp/src/vis_circle_0_5/sim/vis_circle_0.v" \
"../../../../../../../IPs/vp/src/vis_centroid_0_2/src/vis_centroid.v" \
"../../../../../../../IPs/vp/src/vis_centroid_0_2/sim/vis_centroid_0.v" \
"../../../../../../../IPs/vp/src/centroid_0/src/divider_32_20_0/src/divider_32_20.v" \
"../../../../../../../IPs/vp/src/centroid_0/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../../../../IPs/vp/src/centroid_0/src/centroid.v" \
"../../../../../../../IPs/vp/src/centroid_0/sim/centroid_0.v" \
"../../../../../../../IPs/vp/src/rgb2ycbcr_0_1/src/delay_line.v" \
"../../../../../../../IPs/vp/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" \
"../../../../../../../IPs/vp/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" \
"../../../../../../../IPs/vp/src/hdmi_in.v" \
"../../../../../../../IPs/vp/src/hdmi_out.v" \
"../../../../../../../IPs/vp/src/vp.v" \
"../../../../../../../IPs/vp/src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
