

================================================================
== Vitis HLS Report for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI'
================================================================
* Date:           Thu Sep 12 16:26:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.570 us|  2.570 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c7 = alloca i32 1"   --->   Operation 5 'alloca' 'c7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c5 = alloca i32 1"   --->   Operation 7 'alloca' 'c5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_1_0, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_1_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %c7"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i10 %indvar_flatten10" [src/kernel_kernel.cpp:62]   --->   Operation 17 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.72ns)   --->   "%icmp_ln62 = icmp_eq  i10 %indvar_flatten10_load, i10 512" [src/kernel_kernel.cpp:62]   --->   Operation 18 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.72ns)   --->   "%add_ln62_1 = add i10 %indvar_flatten10_load, i10 1" [src/kernel_kernel.cpp:62]   --->   Operation 19 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc33, void %cleanup.loopexit.exitStub" [src/kernel_kernel.cpp:62]   --->   Operation 20 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%c7_load = load i4 %c7" [src/kernel_kernel.cpp:66]   --->   Operation 21 'load' 'c7_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [src/kernel_kernel.cpp:64]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%c5_load = load i4 %c5" [src/kernel_kernel.cpp:62]   --->   Operation 23 'load' 'c5_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln62 = add i4 %c5_load, i4 1" [src/kernel_kernel.cpp:62]   --->   Operation 24 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln64 = icmp_eq  i8 %indvar_flatten_load, i8 64" [src/kernel_kernel.cpp:64]   --->   Operation 25 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.35ns)   --->   "%select_ln62 = select i1 %icmp_ln64, i4 %add_ln62, i4 %c5_load" [src/kernel_kernel.cpp:62]   --->   Operation 26 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln62, i32 3" [src/kernel_kernel.cpp:62]   --->   Operation 27 'bitselect' 'tmp' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %tmp" [src/kernel_kernel.cpp:62]   --->   Operation 28 'zext' 'zext_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i4 %select_ln62" [src/kernel_kernel.cpp:62]   --->   Operation 29 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln64)   --->   "%xor_ln62 = xor i1 %icmp_ln64, i1 1" [src/kernel_kernel.cpp:62]   --->   Operation 30 'xor' 'xor_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%icmp_ln66 = icmp_eq  i4 %c7_load, i4 8" [src/kernel_kernel.cpp:66]   --->   Operation 31 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln64)   --->   "%and_ln62 = and i1 %icmp_ln66, i1 %xor_ln62" [src/kernel_kernel.cpp:62]   --->   Operation 32 'and' 'and_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln64)   --->   "%or_ln64 = or i1 %and_ln62, i1 %icmp_ln64" [src/kernel_kernel.cpp:64]   --->   Operation 33 'or' 'or_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln64 = select i1 %or_ln64, i4 0, i4 %c7_load" [src/kernel_kernel.cpp:64]   --->   Operation 34 'select' 'select_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i4 %select_ln64" [src/kernel_kernel.cpp:72]   --->   Operation 35 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln72 = add i3 %trunc_ln72, i3 %zext_ln62" [src/kernel_kernel.cpp:72]   --->   Operation 36 'add' 'add_ln72' <Predicate = (!icmp_ln62)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i3 %add_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 37 'zext' 'zext_ln72' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%local_A_addr = getelementptr i512 %local_A, i64 0, i64 %zext_ln72" [src/kernel_kernel.cpp:72]   --->   Operation 38 'getelementptr' 'local_A_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.20ns)   --->   "%in_data = load i3 %local_A_addr" [src/kernel_kernel.cpp:72]   --->   Operation 39 'load' 'in_data' <Predicate = (!icmp_ln62)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln66 = add i4 %select_ln64, i4 1" [src/kernel_kernel.cpp:66]   --->   Operation 40 'add' 'add_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln64 = add i8 %indvar_flatten_load, i8 1" [src/kernel_kernel.cpp:64]   --->   Operation 41 'add' 'add_ln64' <Predicate = (!icmp_ln62)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.30ns)   --->   "%select_ln64_1 = select i1 %icmp_ln64, i8 1, i8 %add_ln64" [src/kernel_kernel.cpp:64]   --->   Operation 42 'select' 'select_ln64_1' <Predicate = (!icmp_ln62)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln66 = store i10 %add_ln62_1, i10 %indvar_flatten10" [src/kernel_kernel.cpp:66]   --->   Operation 43 'store' 'store_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln66 = store i4 %select_ln62, i4 %c5" [src/kernel_kernel.cpp:66]   --->   Operation 44 'store' 'store_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln66 = store i8 %select_ln64_1, i8 %indvar_flatten" [src/kernel_kernel.cpp:66]   --->   Operation 45 'store' 'store_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln66 = store i4 %add_ln66, i4 %c7" [src/kernel_kernel.cpp:66]   --->   Operation 46 'store' 'store_ln66' <Predicate = (!icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.19>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3_st"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_2_VITIS_LOOP_66_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:67]   --->   Operation 50 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/kernel_kernel.cpp:66]   --->   Operation 51 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.20ns)   --->   "%in_data = load i3 %local_A_addr" [src/kernel_kernel.cpp:72]   --->   Operation 52 'load' 'in_data' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%data_split = trunc i512 %in_data" [src/kernel_kernel.cpp:75]   --->   Operation 53 'trunc' 'data_split' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%data_split_17 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 64, i32 127" [src/kernel_kernel.cpp:75]   --->   Operation 54 'partselect' 'data_split_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%data_split_1 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 128, i32 191" [src/kernel_kernel.cpp:75]   --->   Operation 55 'partselect' 'data_split_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%data_split_2 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 192, i32 255" [src/kernel_kernel.cpp:75]   --->   Operation 56 'partselect' 'data_split_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%data_split_3 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 256, i32 319" [src/kernel_kernel.cpp:75]   --->   Operation 57 'partselect' 'data_split_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%data_split_4 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 320, i32 383" [src/kernel_kernel.cpp:75]   --->   Operation 58 'partselect' 'data_split_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_5 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 384, i32 447" [src/kernel_kernel.cpp:75]   --->   Operation 59 'partselect' 'data_split_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%data_split_6 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %in_data, i32 448, i32 511" [src/kernel_kernel.cpp:75]   --->   Operation 60 'partselect' 'data_split_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.58ns)   --->   "%p_0 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 %data_split, i64 %data_split_17, i64 %data_split_1, i64 %data_split_2, i64 %data_split_3, i64 %data_split_4, i64 %data_split_5, i64 %data_split_6, i3 %trunc_ln62" [src/kernel_kernel.cpp:79]   --->   Operation 61 'mux' 'p_0' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.40ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_1_0, i64 %p_0" [src/kernel_kernel.cpp:80]   --->   Operation 62 'write' 'write_ln80' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [src/kernel_kernel.cpp:66]   --->   Operation 63 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.831ns
The critical path consists of the following:
	'alloca' operation ('c7') [3]  (0.000 ns)
	'load' operation ('c7_load', src/kernel_kernel.cpp:66) on local variable 'c7' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln66', src/kernel_kernel.cpp:66) [33]  (0.708 ns)
	'and' operation ('and_ln62', src/kernel_kernel.cpp:62) [34]  (0.000 ns)
	'or' operation ('or_ln64', src/kernel_kernel.cpp:64) [36]  (0.000 ns)
	'select' operation ('select_ln64', src/kernel_kernel.cpp:64) [37]  (0.351 ns)
	'add' operation ('add_ln72', src/kernel_kernel.cpp:72) [39]  (0.572 ns)
	'getelementptr' operation ('local_A_addr', src/kernel_kernel.cpp:72) [41]  (0.000 ns)
	'load' operation ('in_data', src/kernel_kernel.cpp:72) on array 'local_A' [44]  (1.200 ns)

 <State 2>: 3.193ns
The critical path consists of the following:
	'load' operation ('in_data', src/kernel_kernel.cpp:72) on array 'local_A' [44]  (1.200 ns)
	'mux' operation ('p_0', src/kernel_kernel.cpp:79) [53]  (0.584 ns)
	fifo write operation ('write_ln80', src/kernel_kernel.cpp:80) on port 'fifo_A_PE_1_0' (src/kernel_kernel.cpp:80) [54]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
