*----------------------------------------------------------------------------------------
*	Innovus 19.11-s128_1 (64bit) 08/20/2019 20:54 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2025-May-07 15:28:19 (2025-May-07 20:28:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: MSDAP
*
*	Liberty Libraries used: 
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /proj/cad/library/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib
*	        PVT_0P63V_100C.setup_view: /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib
*	        PVT_0P63V_100C.setup_view: /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib
*	        PVT_0P63V_100C.setup_view: /home/eng/t/txg150930/workspace/ASIC/Memory/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:       0.63 
*
*       Power View : PVT_0P63V_100C.setup_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-12 secs 
*
*       report_power -outfile reports/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03232322 	   16.2835%
Total Switching Power:       0.01207941 	    6.0853%
Total Leakage Power:         0.15410016 	   77.6312%
Total Power:                 0.19850278 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.01482   0.0004996     0.04899     0.06431        32.4 
Macro                                  0   0.0001005           0   0.0001005     0.05064 
IO                                     0           0           0           0           0 
Combinational                   0.006865     0.00661      0.0887      0.1022       51.47 
Clock (Combinational)            0.01064    0.004869     0.01641     0.03192       16.08 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                            0.03232     0.01208      0.1541      0.1985         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      0.63    0.03232     0.01208      0.1541      0.1985         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Dclk                           1.624e-05   7.067e-06   0.0008646   0.0008879      0.4473 
Sclk                             0.01062    0.004862     0.01554     0.03103       15.63 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.01064    0.004869     0.01641     0.03192       16.08 
-----------------------------------------------------------------------------------------
Clock: Dclk
Clock Period: 0.033333 usec 
Clock Toggle Rate:     1.5361 Mhz 
Clock Static Probability:  0.5000

Clock: Sclk
Clock Period: 0.033333 usec 
Clock Toggle Rate:    60.0001 Mhz 
Clock Static Probability:  0.5000



-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:       CTS_ccl_a_buf_00071 (BUFx24_ASAP7_75t_SL):         0.001797 
*                Highest Leakage Power:       CTS_ccl_a_buf_00073 (BUFx24_ASAP7_75t_SL):        0.0008622 
*          Total Cap:      7.61402e-12 F
*          Total instances in design:  3139
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

