
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.70000000000000000000;
2.70000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  483459.0      1.65   12544.6  114980.5                          
    0:01:29  483459.0      1.65   12544.6  114980.5                          
    0:01:30  484060.7      1.65   12544.6  114561.0                          
    0:01:30  484654.4      1.65   12544.6  114141.5                          
    0:01:30  485248.1      1.65   12544.6  113722.0                          
    0:01:31  485841.8      1.65   12544.6  113302.5                          
    0:01:31  486435.5      1.65   12544.6  112883.0                          
    0:01:31  487029.2      1.65   12544.5  112463.5                          
    0:01:31  487622.9      1.65   12544.5  112044.0                          
    0:01:32  488216.7      1.65   12544.5  111624.5                          
    0:01:32  488810.4      1.65   12544.5  111205.0                          
    0:01:32  489404.1      1.65   12544.5  110785.5                          
    0:01:33  490215.7      1.65   10400.9   92172.9                          
    0:01:34  491041.3      1.65    8074.1   72298.4                          
    0:01:35  491830.5      1.65    5927.1   53636.1                          
    0:01:37  492654.1      1.65    3602.3   33953.8                          
    0:01:38  493455.8      1.65    1453.7   14884.7                          
    0:02:35  509466.3      1.21     816.8     529.5                          
    0:02:37  509415.3      1.21     816.8     529.5                          
    0:02:37  509415.3      1.21     816.8     529.5                          
    0:02:38  509415.5      1.21     816.8     529.5                          
    0:02:40  509415.5      1.21     816.8     529.5                          
    0:03:18  445173.6      1.27     793.2     529.5                          
    0:03:23  445130.8      1.21     773.9     529.5                          
    0:03:28  445136.9      1.20     771.5     522.2                          
    0:03:30  445140.6      1.19     767.6     511.0                          
    0:03:44  445149.4      1.18     764.4     501.2                          
    0:03:46  445151.8      1.17     761.9     489.1                          
    0:03:48  445160.0      1.17     758.4     479.3                          
    0:03:51  445159.8      1.16     757.2     469.6                          
    0:03:53  445171.7      1.16     754.2     464.7                          
    0:03:56  445173.3      1.16     753.7     459.9                          
    0:03:57  445181.6      1.16     752.8     457.4                          
    0:03:58  445181.3      1.16     752.8     457.4                          
    0:03:58  445181.3      1.16     752.8     457.4                          
    0:04:00  445221.2      1.16     751.1     379.6                          
    0:04:01  445262.7      1.16     750.5     301.7                          
    0:04:03  445285.6      1.16     750.5     223.9                          
    0:04:04  445308.5      1.16     750.5     146.0                          
    0:04:05  445337.2      1.16     750.5      68.1                          
    0:04:07  445351.6      1.16     750.5       2.4                          
    0:04:07  445352.1      1.16     750.5       0.0                          
    0:04:08  445352.1      1.16     750.5       0.0                          
    0:04:08  445352.1      1.16     750.5       0.0                          
    0:04:08  445352.1      1.16     750.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:08  445352.1      1.16     750.5       0.0                          
    0:04:08  445374.7      1.14     747.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:09  445402.1      1.14     746.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:09  445419.7      1.13     745.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:09  445452.9      1.12     741.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:09  445470.2      1.12     740.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:09  445527.4      1.12     734.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445587.2      1.12     728.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445643.1      1.12     722.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445702.9      1.12     715.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445758.8      1.12     710.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445818.7      1.12     703.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  445850.8      1.12     700.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:10  445886.2      1.11     698.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:10  445920.5      1.11     696.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:10  445954.6      1.11     694.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:10  445972.9      1.11     693.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446005.7      1.10     691.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446040.0      1.10     689.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446049.3      1.10     689.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446069.8      1.09     687.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446095.8      1.09     686.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:11  446149.8      1.09     681.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  446196.4      1.09     676.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  446250.4      1.09     671.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  446296.9      1.09     666.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  446350.9      1.09     661.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  446395.1      1.08     658.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446433.1      1.08     656.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446454.9      1.07     655.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446480.5      1.07     654.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446484.7      1.07     653.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446496.4      1.06     652.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446510.0      1.06     651.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446517.7      1.06     651.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446540.0      1.06     650.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446561.6      1.06     649.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446577.8      1.05     648.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446586.6      1.05     648.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446599.1      1.05     647.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446611.9      1.05     647.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:12  446638.2      1.05     645.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446647.0      1.05     645.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446655.5      1.05     644.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446668.3      1.05     643.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446681.0      1.04     643.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446683.2      1.04     643.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446688.7      1.04     642.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446699.1      1.04     642.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446716.1      1.04     641.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446726.2      1.03     640.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446732.9      1.03     640.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446759.5      1.03     637.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446785.8      1.03     634.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446812.2      1.03     632.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446838.5      1.03     629.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  446852.1      1.03     628.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446857.1      1.03     628.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446872.3      1.03     627.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446876.5      1.03     627.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446898.9      1.03     626.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446911.4      1.02     626.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446928.4      1.02     625.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446946.0      1.02     624.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446962.7      1.02     624.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446978.7      1.02     623.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447018.3      1.02     622.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447032.7      1.02     622.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447045.2      1.02     621.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447058.5      1.02     620.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447076.6      1.02     620.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447090.9      1.02     619.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447101.6      1.02     619.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447113.8      1.02     618.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447143.3      1.01     617.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447161.4      1.01     616.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447180.6      1.01     615.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447202.1      1.01     614.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447202.1      1.01     614.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447220.7      1.00     613.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447229.0      1.00     613.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447236.4      1.00     612.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447255.9      1.00     611.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447276.3      1.00     611.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447291.5      0.99     610.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447306.1      0.99     609.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447320.0      0.99     608.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447359.9      0.99     607.0      48.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447399.8      0.99     605.1      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  447439.7      0.99     603.3     145.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  447470.2      0.99     602.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447476.6      0.99     602.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447483.8      0.98     601.8     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447502.2      0.98     601.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447510.9      0.98     600.8     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447527.7      0.98     600.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447585.2      0.98     594.9     193.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  447642.6      0.98     589.8     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  447665.2      0.98     588.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447679.6      0.98     588.0     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447696.9      0.98     587.3     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447717.6      0.97     586.8     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447721.4      0.97     586.6     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447748.2      0.97     585.7     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447752.7      0.97     585.5     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447759.7      0.97     585.0     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447769.2      0.97     584.4     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447786.0      0.97     584.0     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447801.7      0.97     583.5     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447825.1      0.96     582.8     193.7 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447849.3      0.96     581.7     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447858.6      0.96     581.4     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447872.2      0.96     580.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447893.2      0.96     580.1     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447901.4      0.96     579.7     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447912.9      0.96     579.2     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447919.8      0.95     579.0     193.7 path/path/path/genblk1.add_in_reg[39]/D
    0:04:19  447936.8      0.95     578.2     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447956.2      0.95     577.6     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447957.8      0.95     577.4     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447973.0      0.95     576.7     193.7 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447985.2      0.95     575.7     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448015.5      0.95     574.7     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448049.9      0.95     572.9     266.4 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448072.7      0.95     571.9     290.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448095.6      0.95     570.2     290.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448107.1      0.94     569.4     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448109.4      0.94     569.1     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448166.9      0.94     565.0     290.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448175.1      0.94     564.5     290.6 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448177.0      0.94     564.4     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448187.6      0.94     563.8     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448206.3      0.94     563.3     290.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448215.3      0.94     562.9     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448225.4      0.94     562.5     290.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448238.7      0.93     562.1     290.6 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448262.1      0.93     561.5     290.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448261.3      0.93     561.4     290.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448269.3      0.93     561.1     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448269.3      0.93     561.1     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448286.6      0.93     560.4     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:21  448297.8      0.93     560.0     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448318.0      0.93     559.2     290.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448326.5      0.93     558.9     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448334.5      0.93     558.4     290.6 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448344.9      0.92     557.8     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448362.9      0.92     557.3     290.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448362.9      0.92     557.3     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448382.1      0.92     556.5     290.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448382.1      0.92     556.4     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448386.9      0.92     556.4     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448389.0      0.92     556.1     290.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448408.2      0.92     554.8     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448427.3      0.92     553.4     290.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448446.5      0.92     552.1     290.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448465.6      0.92     550.7     290.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448485.3      0.92     550.0     290.6 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448497.3      0.92     549.6     290.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448497.3      0.92     549.6     290.6 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448497.3      0.92     549.5     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448502.9      0.92     549.1     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448507.1      0.91     548.8     290.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448511.9      0.91     548.5     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448543.0      0.91     545.8     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448574.7      0.91     543.2     290.6 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448609.8      0.91     543.1     387.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448622.6      0.91     542.0     387.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448639.6      0.91     540.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448654.2      0.91     539.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448654.2      0.91     539.8     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448659.3      0.91     539.6     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448674.7      0.91     538.7     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448685.3      0.91     537.9     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448700.8      0.91     537.0     387.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448711.4      0.91     536.2     387.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448713.8      0.91     536.1     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448747.8      0.91     533.6     387.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448791.5      0.91     530.3     387.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:24  448799.7      0.91     530.0     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448808.2      0.91     529.7     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448809.0      0.90     529.7     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448818.6      0.90     529.2     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448818.6      0.90     529.1     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448820.7      0.90     528.8     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448823.1      0.90     528.7     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448838.8      0.90     528.2     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448849.2      0.90     527.8     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448866.7      0.90     527.5     435.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448877.7      0.90     526.5     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448902.4      0.90     525.2     435.9 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448918.6      0.90     524.9     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448923.4      0.90     524.8     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448923.9      0.90     524.7     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:26  448931.1      0.90     524.4     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448940.2      0.90     524.1     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448957.7      0.90     522.9     460.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448967.8      0.89     522.5     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448980.1      0.89     522.0     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448991.8      0.89     521.4     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449023.7      0.89     518.5     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  449036.7      0.89     518.1     460.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449050.0      0.89     517.1     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  449064.9      0.89     516.1     460.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449065.7      0.89     516.0     460.1 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449086.2      0.89     515.3     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449106.7      0.89     514.5     508.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449124.5      0.89     513.9     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449131.7      0.89     513.7     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449150.0      0.89     513.1     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449155.6      0.89     512.6     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449156.7      0.89     512.6     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449176.6      0.89     511.8     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449202.2      0.88     510.4     508.6 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449232.0      0.88     508.5     508.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449232.8      0.88     508.3     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449251.6      0.88     507.7     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449260.4      0.88     507.3     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449270.3      0.88     506.9     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449286.5      0.88     506.4     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449300.6      0.87     505.7     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449300.9      0.87     505.7     508.6 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449317.9      0.87     504.7     508.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449320.3      0.87     504.6     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449320.0      0.87     504.4     508.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:28  449333.8      0.87     503.9     508.6 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449351.4      0.87     503.3     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449354.1      0.87     503.2     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449354.9      0.87     503.2     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449358.8      0.87     502.9     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449394.5      0.87     500.6     508.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449394.5      0.87     500.4     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449395.0      0.87     500.3     508.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:29  449406.7      0.86     499.9     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449408.3      0.86     499.7     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449408.3      0.86     499.7     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449407.3      0.86     499.7     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449408.1      0.86     499.6     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449432.8      0.86     498.3     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449445.8      0.86     497.1     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449448.8      0.86     496.8     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449466.8      0.86     495.6     508.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449467.9      0.86     495.5     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449476.4      0.86     495.0     508.6 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449476.7      0.86     494.9     508.6 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449491.0      0.86     494.5     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449502.0      0.86     494.1     508.6 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449502.0      0.86     494.1     508.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449532.5      0.86     492.2     508.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449555.7      0.86     491.4     532.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449578.8      0.86     490.6     557.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449584.4      0.86     490.3     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449587.9      0.86     490.1     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449603.0      0.86     489.1     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449615.5      0.86     488.3     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449616.3      0.86     488.3     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:31  449629.9      0.86     487.4     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449645.1      0.86     486.6     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449654.6      0.86     485.9     557.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449668.2      0.86     485.6     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449678.8      0.86     485.2     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449678.8      0.85     485.1     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449690.8      0.85     484.4     557.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449699.9      0.85     484.0     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449713.4      0.85     483.3     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449729.9      0.85     482.2     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449744.3      0.85     480.6     557.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449772.2      0.85     479.1     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449793.2      0.85     478.3     581.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449810.8      0.85     477.9     581.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449837.4      0.85     476.4     581.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449838.4      0.85     476.4     581.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:32  449852.0      0.85     475.9     581.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449855.5      0.85     475.7     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449866.4      0.85     475.0     581.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449867.7      0.85     475.0     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449869.0      0.85     474.8     581.2 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449881.3      0.85     473.9     581.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449894.8      0.85     473.0     581.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449894.8      0.85     473.0     581.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449894.8      0.85     473.0     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449895.6      0.84     472.9     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449895.6      0.84     472.8     581.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449908.9      0.84     472.5     581.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449908.9      0.84     472.5     581.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449922.5      0.84     471.6     581.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:34  449922.5      0.84     471.6     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449932.1      0.84     470.9     581.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  449932.1      0.84     470.8     581.2 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449935.5      0.84     470.7     581.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:34  449947.2      0.84     469.8     581.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449948.0      0.84     469.7     581.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:35  449962.9      0.84     469.2     581.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449972.5      0.83     468.7     581.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449983.9      0.83     468.1     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449988.5      0.83     467.6     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449996.2      0.83     467.1     581.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450006.6      0.83     466.6     581.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450013.5      0.83     466.4     581.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450027.8      0.82     465.8     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450039.0      0.82     465.3     581.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450046.7      0.82     465.0     581.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450059.5      0.82     464.5     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450070.7      0.82     464.0     581.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450079.7      0.82     463.4     581.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450093.5      0.82     462.9     581.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450103.4      0.82     462.3     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450111.4      0.82     461.8     581.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450120.1      0.82     461.2     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450127.6      0.81     461.0     581.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450132.9      0.81     460.5     581.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450141.2      0.81     460.2     581.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450148.9      0.81     459.5     581.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450156.6      0.81     459.1     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450169.3      0.81     458.7     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450182.1      0.81     458.3     581.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450192.0      0.81     457.9     581.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450205.3      0.81     457.3     581.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450220.2      0.81     456.8     581.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450231.1      0.81     456.0     581.2 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450244.4      0.81     455.3     581.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450249.4      0.81     455.1     581.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450260.1      0.81     454.3     581.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450266.2      0.81     454.1     581.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450271.0      0.80     453.7     581.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450284.3      0.80     453.2     581.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450297.3      0.80     452.6     581.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450307.1      0.80     452.1     581.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450314.3      0.80     451.5     581.2 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450324.4      0.80     450.8     581.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450331.1      0.80     450.6     581.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450342.5      0.80     450.3     581.2 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450353.7      0.80     449.9     581.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450366.2      0.80     449.3     581.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450376.3      0.80     448.9     581.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450382.7      0.80     448.7     581.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450388.8      0.80     448.4     581.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450394.7      0.80     448.1     581.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:40  450394.7      0.80     448.1     581.2                          
    0:04:43  450271.8      0.80     448.1     581.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:43  450271.8      0.80     448.1     581.2                          
    0:04:44  450309.8      0.80     447.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450338.3      0.80     445.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450349.7      0.80     444.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450350.0      0.80     444.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450362.2      0.80     444.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450364.6      0.80     443.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450376.8      0.80     442.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450384.0      0.80     442.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450384.0      0.80     442.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450407.2      0.80     441.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450410.9      0.80     441.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450411.7      0.80     440.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450421.5      0.80     440.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450429.5      0.80     440.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450440.9      0.80     439.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450441.5      0.80     439.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450443.9      0.80     439.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450449.2      0.80     438.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450462.2      0.80     438.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450475.5      0.80     437.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450489.1      0.79     436.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450501.3      0.79     435.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450514.4      0.79     434.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450527.1      0.79     434.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450527.1      0.79     433.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450527.9      0.79     433.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450541.0      0.79     433.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450541.0      0.79     433.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450543.1      0.79     433.3       0.0                          
    0:04:46  450542.5      0.79     433.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:46  450542.5      0.79     433.3       0.0                          
    0:04:47  450542.5      0.79     433.3       0.0                          
    0:05:00  449572.2      0.79     432.9       0.0                          
    0:05:03  449467.6      0.79     432.9       0.0                          
    0:05:08  449419.2      0.79     432.9       0.0                          
    0:05:09  449400.6      0.80     433.0       0.0                          
    0:05:10  449382.0      0.80     433.5       0.0                          
    0:05:10  449382.0      0.80     433.5       0.0                          
    0:05:12  449382.0      0.80     433.5       0.0                          
    0:05:15  449114.9      0.80     435.2       0.0                          
    0:05:15  449106.9      0.81     435.6       0.0                          
    0:05:15  449106.9      0.81     435.6       0.0                          
    0:05:15  449106.9      0.81     435.6       0.0                          
    0:05:16  449106.9      0.81     435.6       0.0                          
    0:05:16  449106.9      0.81     435.6       0.0                          
    0:05:16  449106.9      0.81     435.6       0.0                          
    0:05:16  449112.8      0.80     435.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:16  449131.7      0.80     433.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  449142.3      0.80     433.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  449157.0      0.80     432.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  449164.4      0.80     432.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:16  449180.4      0.80     431.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449180.4      0.80     431.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:17  449205.1      0.79     429.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449212.8      0.79     428.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449229.3      0.79     427.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449248.2      0.79     426.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449255.6      0.79     425.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:17  449270.3      0.79     425.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:17  449275.6      0.79     425.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:17  449285.2      0.79     424.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:17  449301.4      0.79     423.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449301.7      0.79     423.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  449316.8      0.79     422.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449319.2      0.79     422.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:18  449325.3      0.79     421.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449339.7      0.79     420.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:18  449360.4      0.79     419.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  449373.2      0.79     418.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  449386.2      0.79     418.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:18  449385.4      0.79     417.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449394.8      0.79     417.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449404.9      0.79     417.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449424.0      0.79     415.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:18  449424.3      0.79     415.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449432.5      0.79     415.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:18  449432.5      0.79     415.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:19  449433.1      0.79     415.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:19  449433.1      0.79     415.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:19  449449.3      0.79     414.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  449449.3      0.79     414.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  449450.4      0.78     414.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:19  449451.1      0.78     414.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:19  449454.3      0.78     413.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:19  449457.5      0.78     413.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:19  449465.5      0.78     413.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:19  449475.4      0.78     413.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449478.5      0.78     412.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:20  449478.5      0.78     412.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:05:20  449483.9      0.78     412.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449496.6      0.78     411.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  449504.6      0.78     411.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449504.9      0.78     411.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:05:20  449505.1      0.78     411.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449516.9      0.78     410.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449520.0      0.78     410.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:20  449529.6      0.78     410.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:20  449542.4      0.78     410.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:21  449546.9      0.78     410.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:21  449546.9      0.78     410.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449556.2      0.78     409.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:21  449558.3      0.77     409.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449561.8      0.77     409.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449571.1      0.77     408.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449578.6      0.77     408.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449578.8      0.77     408.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  449582.0      0.77     408.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:21  449586.3      0.77     407.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:22  449591.3      0.77     407.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:22  449607.6      0.77     406.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  449610.7      0.77     406.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:22  449617.9      0.77     406.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:22  449633.1      0.77     405.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  449645.6      0.77     404.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:22  449661.8      0.77     403.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  449661.8      0.77     403.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:22  449664.5      0.77     403.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:22  449684.2      0.77     402.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  449690.5      0.77     402.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:23  449690.8      0.76     402.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449692.7      0.76     401.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449694.3      0.76     401.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:23  449704.1      0.76     401.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:23  449715.0      0.76     401.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449731.8      0.76     400.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  449731.8      0.76     400.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449731.8      0.76     400.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449732.0      0.76     400.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449735.8      0.76     399.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:23  449754.9      0.76     399.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:24  449760.8      0.76     399.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:05:24  449775.7      0.76     398.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  449783.1      0.76     397.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:24  449795.6      0.76     397.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:24  449814.5      0.76     396.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  449826.7      0.76     395.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  449844.8      0.76     394.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  449852.8      0.76     394.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:24  449869.0      0.76     393.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:24  449879.7      0.76     393.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:05:24  449887.4      0.76     393.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:24  449901.5      0.76     392.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449904.7      0.76     391.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:25  449904.7      0.76     391.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:25  449918.8      0.76     390.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449919.6      0.76     390.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:25  449919.6      0.76     390.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:25  449922.2      0.76     390.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:25  449928.4      0.75     390.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:25  449942.7      0.75     389.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:25  449958.9      0.75     388.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449964.0      0.75     388.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:25  449964.5      0.75     388.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  449968.0      0.75     388.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  449970.1      0.75     388.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:27  449936.1      0.75     388.0       0.0                          
    0:05:27  449838.7      0.75     388.0       0.0                          
    0:05:30  449764.2      0.75     388.0       0.0                          
    0:05:41  449654.1      0.75     388.0       0.0                          
    0:05:41  449540.0      0.75     388.0       0.0                          
    0:05:42  449428.3      0.75     388.0       0.0                          
    0:05:42  449318.1      0.75     388.0       0.0                          
    0:05:43  449206.4      0.75     388.0       0.0                          
    0:05:43  449095.5      0.75     388.0       0.0                          
    0:05:44  448984.6      0.75     388.0       0.0                          
    0:05:45  448873.7      0.75     388.0       0.0                          
    0:05:45  448762.7      0.75     388.0       0.0                          
    0:05:46  448650.2      0.75     388.0       0.0                          
    0:05:46  448539.3      0.75     388.0       0.0                          
    0:05:47  448428.4      0.75     388.0       0.0                          
    0:05:47  448317.5      0.75     388.0       0.0                          
    0:05:48  448206.5      0.75     388.0       0.0                          
    0:05:48  448095.6      0.75     388.0       0.0                          
    0:05:49  447984.7      0.75     388.0       0.0                          
    0:05:50  447873.8      0.75     388.0       0.0                          
    0:05:50  447762.0      0.75     388.0       0.0                          
    0:05:51  447651.9      0.75     388.0       0.0                          
    0:05:51  447540.2      0.75     388.0       0.0                          
    0:05:52  447411.7      0.75     388.0       0.0                          
    0:05:52  447280.9      0.75     388.0       0.0                          
    0:05:53  447138.8      0.75     388.0       0.0                          
    0:05:54  447007.9      0.75     388.0       0.0                          
    0:05:54  446865.9      0.75     388.0       0.0                          
    0:05:55  446735.0      0.75     388.0       0.0                          
    0:05:55  446593.0      0.75     388.0       0.0                          
    0:05:56  446462.1      0.75     388.0       0.0                          
    0:05:56  446320.1      0.75     388.0       0.0                          
    0:05:57  446189.2      0.75     388.0       0.0                          
    0:05:57  446047.1      0.75     388.0       0.0                          
    0:05:58  445916.3      0.75     388.0       0.0                          
    0:05:58  445774.2      0.75     388.0       0.0                          
    0:05:59  445643.4      0.75     388.0       0.0                          
    0:05:59  445501.3      0.75     388.0       0.0                          
    0:06:00  445370.4      0.75     388.0       0.0                          
    0:06:00  445228.4      0.75     388.0       0.0                          
    0:06:01  445097.5      0.75     388.0       0.0                          
    0:06:01  444955.5      0.75     388.0       0.0                          
    0:06:02  444824.6      0.75     388.0       0.0                          
    0:06:02  444682.6      0.75     388.0       0.0                          
    0:06:03  444552.5      0.75     388.0       0.0                          
    0:06:03  444408.9      0.75     388.0       0.0                          
    0:06:04  444278.0      0.75     388.0       0.0                          
    0:06:04  444136.7      0.75     388.0       0.0                          
    0:06:05  443999.5      0.75     388.0       0.0                          
    0:06:05  443863.0      0.75     388.0       0.0                          
    0:06:06  443725.0      0.75     388.0       0.0                          
    0:06:06  443586.9      0.75     388.0       0.0                          
    0:06:07  443452.1      0.75     388.0       0.0                          
    0:06:08  443316.4      0.75     388.0       0.0                          
    0:06:08  443178.3      0.75     388.0       0.0                          
    0:06:09  443043.5      0.75     388.0       0.0                          
    0:06:09  442899.8      0.75     388.0       0.0                          
    0:06:10  442769.8      0.75     388.0       0.0                          
    0:06:10  442626.1      0.75     388.0       0.0                          
    0:06:11  442496.8      0.75     388.0       0.0                          
    0:06:11  442353.2      0.75     388.0       0.0                          
    0:06:12  442222.3      0.75     388.0       0.0                          
    0:06:12  442081.1      0.75     388.0       0.0                          
    0:06:13  441943.8      0.75     388.0       0.0                          
    0:06:14  441807.4      0.75     388.0       0.0                          
    0:06:14  441705.2      0.75     388.0       0.0                          
    0:06:14  441682.4      0.75     387.9       0.0                          
    0:06:14  441668.5      0.75     387.9       0.0                          
    0:06:15  441654.2      0.75     387.9       0.0                          
    0:06:15  441649.9      0.75     387.8       0.0                          
    0:06:15  441649.4      0.75     387.8       0.0                          
    0:06:15  441645.1      0.75     387.8       0.0                          
    0:06:15  441593.0      0.75     387.8       0.0                          
    0:06:15  441589.5      0.75     387.8       0.0                          
    0:06:18  441565.6      0.75     387.8       0.0                          
    0:06:19  441552.5      0.75     387.7       0.0                          
    0:06:19  441550.9      0.75     387.6       0.0                          
    0:06:20  441544.6      0.75     387.5       0.0                          
    0:06:21  441543.8      0.75     387.4       0.0                          
    0:06:30  441541.1      0.75     387.4       0.0                          
    0:06:31  441534.7      0.75     387.4       0.0                          
    0:06:31  441533.1      0.75     387.4       0.0                          
    0:06:33  441529.9      0.75     387.4       0.0                          
    0:06:33  441505.2      0.76     388.4       0.0                          
    0:06:34  441503.6      0.76     388.5       0.0                          
    0:06:34  441503.6      0.76     388.5       0.0                          
    0:06:34  441503.6      0.76     388.5       0.0                          
    0:06:34  441503.6      0.76     388.5       0.0                          
    0:06:34  441503.6      0.76     388.5       0.0                          
    0:06:35  441503.6      0.76     388.5       0.0                          
    0:06:35  441506.3      0.75     388.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:35  441507.1      0.75     388.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:35  441507.6      0.75     388.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:35  441512.6      0.75     387.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:35  441514.0      0.75     387.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:35  441514.2      0.75     387.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:35  441514.5      0.75     387.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:35  441523.0      0.75     387.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:35  441529.9      0.75     386.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:36  441530.2      0.75     386.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:36  441532.3      0.75     386.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:36  441536.6      0.75     386.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:36  441536.6      0.75     386.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:36  441541.6      0.75     386.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:36  441551.2      0.75     385.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:36  441559.2      0.75     385.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:36  441561.1      0.75     384.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:36  441561.1      0.75     384.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:36  441562.1      0.75     384.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:36  441581.3      0.75     383.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:36  441581.3      0.75     383.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441601.8      0.75     382.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441619.6      0.75     381.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441635.0      0.75     380.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441636.1      0.75     380.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:37  441637.4      0.75     380.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:37  441637.4      0.75     380.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:37  441636.9      0.75     380.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441647.2      0.75     379.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:37  441655.2      0.75     379.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:37  441666.4      0.75     379.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:37  441672.0      0.74     379.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:38  441672.0      0.74     379.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:38  441672.0      0.74     379.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:38  441679.7      0.74     378.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:38  441695.9      0.74     377.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:38  441697.0      0.74     377.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:38  441697.0      0.74     377.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:38  441712.7      0.74     377.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:38  441712.9      0.74     377.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:38  441713.2      0.74     376.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:38  441713.5      0.74     376.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:38  441713.7      0.74     376.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:39  441719.9      0.74     376.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:39  441719.9      0.74     376.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:39  441727.8      0.74     375.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:39  441735.8      0.74     375.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:39  441736.9      0.74     375.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:39  441736.9      0.74     375.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:39  441751.2      0.74     374.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:39  441751.5      0.74     374.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:39  441751.8      0.74     374.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:39  441751.8      0.74     374.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:40  441763.7      0.74     373.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:40  441764.0      0.74     373.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:40  441764.5      0.74     373.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:40  441765.6      0.74     373.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:40  441782.9      0.74     373.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:06:40  441782.9      0.74     373.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:40  441794.3      0.74     372.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:40  441813.0      0.74     371.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:40  441821.2      0.74     371.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:40  441821.2      0.74     371.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:40  441824.4      0.74     371.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:41  441824.4      0.74     371.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:41  441824.9      0.74     371.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:41  441828.1      0.74     371.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:41  441828.1      0.74     371.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:41  441828.7      0.74     371.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:41  441829.2      0.74     371.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:41  441841.7      0.74     370.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:41  441845.7      0.74     370.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:42  441846.5      0.74     370.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:42  441846.7      0.74     369.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:42  441852.9      0.74     369.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:42  441853.1      0.74     369.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:42  441855.8      0.74     369.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:06:42  441860.3      0.74     369.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:42  441870.7      0.74     368.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:42  441888.0      0.74     367.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:42  441890.9      0.73     367.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:42  441902.9      0.73     366.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:42  441923.1      0.73     366.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:42  441925.2      0.73     366.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:42  441926.5      0.73     366.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:43  441940.9      0.73     365.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:43  441941.4      0.73     365.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:43  441949.7      0.73     365.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:43  441951.3      0.73     365.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:43  441961.4      0.73     365.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:43  441961.4      0.73     365.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:43  441962.5      0.73     365.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:43  441963.8      0.73     365.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:44  441963.2      0.73     365.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:44  441974.4      0.73     364.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:44  441979.7      0.73     364.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:44  441979.7      0.73     364.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:44  441979.7      0.73     364.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:44  441985.3      0.73     364.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:44  442000.5      0.73     364.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:06:44  442002.4      0.73     364.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:44  442021.0      0.73     362.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:44  442022.3      0.73     362.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:44  442024.7      0.73     362.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442030.8      0.73     362.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442031.3      0.73     362.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:45  442031.9      0.73     362.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:45  442031.9      0.73     362.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442048.1      0.72     362.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442063.0      0.72     361.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:45  442063.8      0.72     361.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442073.4      0.72     361.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442077.4      0.72     360.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:45  442091.2      0.72     360.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442094.7      0.72     360.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442099.4      0.72     359.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442100.2      0.72     359.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:46  442100.2      0.72     359.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442108.2      0.72     359.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442109.0      0.72     359.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442111.7      0.72     359.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:46  442132.7      0.72     358.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442132.7      0.72     358.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442133.8      0.72     357.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442136.4      0.72     357.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:46  442138.5      0.72     357.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442138.8      0.72     357.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:47  442150.5      0.72     357.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442173.9      0.72     356.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  442174.5      0.72     356.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442175.5      0.72     356.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442175.8      0.72     356.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442196.5      0.72     355.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  442203.7      0.72     355.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442204.0      0.72     355.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442212.2      0.72     354.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442212.2      0.72     354.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442227.1      0.72     354.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:48  442232.4      0.72     353.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:06:48  442233.0      0.72     353.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:48  442233.8      0.72     353.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442238.6      0.72     353.6       0.0                          
    0:06:49  442238.6      0.71     353.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442243.1      0.71     353.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:49  442260.1      0.71     352.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442260.1      0.71     352.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442265.2      0.71     352.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:49  442265.2      0.71     352.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:49  442265.2      0.71     352.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442268.1      0.71     352.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442271.3      0.71     352.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:50  442284.8      0.71     351.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442285.1      0.71     351.2       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442285.9      0.71     351.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442302.7      0.71     350.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442305.9      0.71     349.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:50  442322.3      0.71     349.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442323.4      0.71     349.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442334.3      0.71     348.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442344.7      0.71     348.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442353.7      0.71     347.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  442363.6      0.70     347.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442373.2      0.70     347.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  442385.9      0.70     346.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442395.2      0.70     346.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442408.8      0.70     346.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442417.6      0.70     345.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442425.8      0.70     345.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442436.2      0.70     344.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442449.5      0.70     344.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  442459.6      0.70     344.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442466.5      0.70     343.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442475.6      0.70     343.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442482.7      0.69     342.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442491.8      0.69     342.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442495.8      0.69     342.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442505.9      0.69     342.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442515.5      0.69     341.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442523.4      0.69     341.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442533.0      0.69     340.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442541.0      0.69     340.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442553.0      0.69     339.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442561.7      0.69     339.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442565.5      0.69     339.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442573.5      0.69     338.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442582.0      0.69     338.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442588.3      0.69     338.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:53  442591.5      0.69     337.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1811 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:44:18 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             207663.541232
Buf/Inv area:                     7688.463943
Noncombinational area:          234927.999797
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                442591.541029
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:44:37 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  98.3835 mW   (89%)
  Net Switching Power  =  11.8329 mW   (11%)
                         ---------
Total Dynamic Power    = 110.2164 mW  (100%)

Cell Leakage Power     =   9.0842 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.3294e+04        1.1245e+03        3.9965e+06        9.8420e+04  (  82.50%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.0867e+03        1.0707e+04        5.0877e+06        2.0881e+04  (  17.50%)
--------------------------------------------------------------------------------------------------
Total          9.8380e+04 uW     1.1832e+04 uW     9.0842e+06 nW     1.1930e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:44:38 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[10].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[10].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE32_LOGSIZE5_44)
                                                          0.00       0.22 f
  path/genblk1[10].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE32_44)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/in0[1] (mac_b20_g1_22)       0.00       0.22 f
  path/genblk1[10].path/path/mult_21/a[1] (mac_b20_g1_22_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[10].path/path/mult_21/U1068/ZN (NAND2_X1)
                                                          0.04       0.25 r
  path/genblk1[10].path/path/mult_21/U843/Z (BUF_X2)      0.05       0.30 r
  path/genblk1[10].path/path/mult_21/U1509/ZN (OAI21_X1)
                                                          0.04       0.34 f
  path/genblk1[10].path/path/mult_21/U101/CO (HA_X1)      0.06       0.41 f
  path/genblk1[10].path/path/mult_21/U100/CO (FA_X1)      0.11       0.52 f
  path/genblk1[10].path/path/mult_21/U1085/ZN (NAND2_X1)
                                                          0.03       0.55 r
  path/genblk1[10].path/path/mult_21/U1086/ZN (NAND3_X1)
                                                          0.05       0.60 f
  path/genblk1[10].path/path/mult_21/U896/ZN (NAND2_X1)
                                                          0.04       0.64 r
  path/genblk1[10].path/path/mult_21/U882/ZN (NAND3_X1)
                                                          0.04       0.68 f
  path/genblk1[10].path/path/mult_21/U907/ZN (NAND2_X1)
                                                          0.03       0.72 r
  path/genblk1[10].path/path/mult_21/U910/ZN (NAND3_X1)
                                                          0.04       0.76 f
  path/genblk1[10].path/path/mult_21/U901/ZN (NAND2_X1)
                                                          0.04       0.80 r
  path/genblk1[10].path/path/mult_21/U904/ZN (NAND3_X1)
                                                          0.05       0.84 f
  path/genblk1[10].path/path/mult_21/U823/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[10].path/path/mult_21/U826/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[10].path/path/mult_21/U962/ZN (NAND2_X1)
                                                          0.04       0.96 r
  path/genblk1[10].path/path/mult_21/U923/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[10].path/path/mult_21/U949/ZN (NAND2_X1)
                                                          0.04       1.04 r
  path/genblk1[10].path/path/mult_21/U952/ZN (NAND3_X1)
                                                          0.04       1.08 f
  path/genblk1[10].path/path/mult_21/U992/ZN (NAND2_X1)
                                                          0.03       1.11 r
  path/genblk1[10].path/path/mult_21/U994/ZN (NAND3_X1)
                                                          0.04       1.15 f
  path/genblk1[10].path/path/mult_21/U889/ZN (NAND2_X1)
                                                          0.03       1.19 r
  path/genblk1[10].path/path/mult_21/U891/ZN (NAND3_X1)
                                                          0.04       1.23 f
  path/genblk1[10].path/path/mult_21/U918/ZN (NAND2_X1)
                                                          0.03       1.26 r
  path/genblk1[10].path/path/mult_21/U920/ZN (NAND3_X1)
                                                          0.05       1.31 f
  path/genblk1[10].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[10].path/path/mult_21/U814/ZN (NAND3_X1)
                                                          0.04       1.39 f
  path/genblk1[10].path/path/mult_21/U937/ZN (NAND2_X1)
                                                          0.03       1.42 r
  path/genblk1[10].path/path/mult_21/U940/ZN (NAND3_X1)
                                                          0.05       1.47 f
  path/genblk1[10].path/path/mult_21/U818/ZN (NAND2_X1)
                                                          0.04       1.50 r
  path/genblk1[10].path/path/mult_21/U820/ZN (NAND3_X1)
                                                          0.04       1.55 f
  path/genblk1[10].path/path/mult_21/U1125/ZN (NAND2_X1)
                                                          0.03       1.58 r
  path/genblk1[10].path/path/mult_21/U1127/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[10].path/path/mult_21/U864/ZN (NAND2_X1)
                                                          0.04       1.66 r
  path/genblk1[10].path/path/mult_21/U799/ZN (NAND3_X1)
                                                          0.04       1.70 f
  path/genblk1[10].path/path/mult_21/U1075/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[10].path/path/mult_21/U922/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[10].path/path/mult_21/U967/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[10].path/path/mult_21/U970/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[10].path/path/mult_21/U944/ZN (NAND2_X1)
                                                          0.03       1.88 r
  path/genblk1[10].path/path/mult_21/U946/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[10].path/path/mult_21/U986/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[10].path/path/mult_21/U988/ZN (NAND3_X1)
                                                          0.04       1.99 f
  path/genblk1[10].path/path/mult_21/U80/CO (FA_X1)       0.09       2.08 f
  path/genblk1[10].path/path/mult_21/U1105/ZN (NAND2_X1)
                                                          0.05       2.13 r
  path/genblk1[10].path/path/mult_21/U1106/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[10].path/path/mult_21/U1110/ZN (NAND2_X1)
                                                          0.03       2.20 r
  path/genblk1[10].path/path/mult_21/U1112/ZN (NAND3_X1)
                                                          0.04       2.24 f
  path/genblk1[10].path/path/mult_21/U975/ZN (NAND2_X1)
                                                          0.04       2.29 r
  path/genblk1[10].path/path/mult_21/U956/ZN (NAND3_X1)
                                                          0.04       2.33 f
  path/genblk1[10].path/path/mult_21/U980/ZN (NAND2_X1)
                                                          0.04       2.36 r
  path/genblk1[10].path/path/mult_21/U982/ZN (NAND3_X1)
                                                          0.04       2.40 f
  path/genblk1[10].path/path/mult_21/U876/ZN (NAND2_X1)
                                                          0.04       2.44 r
  path/genblk1[10].path/path/mult_21/U878/ZN (NAND3_X1)
                                                          0.04       2.48 f
  path/genblk1[10].path/path/mult_21/U1065/ZN (NAND2_X1)
                                                          0.04       2.52 r
  path/genblk1[10].path/path/mult_21/U1067/ZN (NAND3_X1)
                                                          0.04       2.56 f
  path/genblk1[10].path/path/mult_21/U869/ZN (NAND2_X1)
                                                          0.03       2.59 r
  path/genblk1[10].path/path/mult_21/U872/ZN (NAND3_X1)
                                                          0.04       2.63 f
  path/genblk1[10].path/path/mult_21/U1069/ZN (NAND2_X1)
                                                          0.04       2.67 r
  path/genblk1[10].path/path/mult_21/U954/ZN (NAND3_X1)
                                                          0.04       2.71 f
  path/genblk1[10].path/path/mult_21/U1088/ZN (NAND2_X1)
                                                          0.04       2.75 r
  path/genblk1[10].path/path/mult_21/U1079/ZN (NAND3_X1)
                                                          0.04       2.79 f
  path/genblk1[10].path/path/mult_21/U1092/ZN (NAND2_X1)
                                                          0.04       2.83 r
  path/genblk1[10].path/path/mult_21/U1090/ZN (NAND3_X1)
                                                          0.04       2.87 f
  path/genblk1[10].path/path/mult_21/U1097/ZN (NAND2_X1)
                                                          0.04       2.91 r
  path/genblk1[10].path/path/mult_21/U1099/ZN (NAND3_X1)
                                                          0.04       2.95 f
  path/genblk1[10].path/path/mult_21/U1115/ZN (NAND2_X1)
                                                          0.03       2.98 r
  path/genblk1[10].path/path/mult_21/U1117/ZN (NAND3_X1)
                                                          0.04       3.02 f
  path/genblk1[10].path/path/mult_21/U1120/ZN (NAND2_X1)
                                                          0.03       3.05 r
  path/genblk1[10].path/path/mult_21/U1121/ZN (NAND3_X1)
                                                          0.05       3.10 f
  path/genblk1[10].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.04       3.14 r
  path/genblk1[10].path/path/mult_21/U832/ZN (NAND3_X1)
                                                          0.04       3.18 f
  path/genblk1[10].path/path/mult_21/U928/ZN (NAND2_X1)
                                                          0.04       3.22 r
  path/genblk1[10].path/path/mult_21/U929/ZN (NAND3_X1)
                                                          0.04       3.26 f
  path/genblk1[10].path/path/mult_21/U933/ZN (NAND2_X1)
                                                          0.03       3.30 r
  path/genblk1[10].path/path/mult_21/U852/ZN (AND3_X1)
                                                          0.05       3.35 r
  path/genblk1[10].path/path/mult_21/product[39] (mac_b20_g1_22_DW_mult_tc_0)
                                                          0.00       3.35 r
  path/genblk1[10].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       3.35 r
  data arrival time                                                  3.35

  clock clk (rise edge)                                   2.70       2.70
  clock network delay (ideal)                             0.00       2.70
  path/genblk1[10].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.70 r
  library setup time                                     -0.03       2.67
  data required time                                                 2.67
  --------------------------------------------------------------------------
  data required time                                                 2.67
  data arrival time                                                 -3.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
