
SR16_BMS_Reduced_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009024  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  0800920c  0800920c  0000a20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009698  08009698  0000b0d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009698  08009698  0000a698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096a0  080096a0  0000b0d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096a0  080096a0  0000a6a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080096a4  080096a4  0000a6a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  080096a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  200000d4  0800977c  0000b0d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800977c  0000b50c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b0d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d6c  00000000  00000000  0000b0fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d74  00000000  00000000  00020e69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  00024be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fae  00000000  00000000  00026040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022891  00000000  00000000  00026fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ac95  00000000  00000000  0004987f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bfee2  00000000  00000000  00064514  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001243f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cb0  00000000  00000000  0012443c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0012a0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200000d4 	.word	0x200000d4
 8000204:	00000000 	.word	0x00000000
 8000208:	080091f4 	.word	0x080091f4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200000d8 	.word	0x200000d8
 8000224:	080091f4 	.word	0x080091f4

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	@ 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	3c01      	subs	r4, #1
 8000364:	bf28      	it	cs
 8000366:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800036a:	d2e9      	bcs.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	@ 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e0e:	2afd      	cmp	r2, #253	@ 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	@ 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	@ 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	@ 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__aeabi_f2uiz>:
 800105c:	0042      	lsls	r2, r0, #1
 800105e:	d20e      	bcs.n	800107e <__aeabi_f2uiz+0x22>
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001064:	d30b      	bcc.n	800107e <__aeabi_f2uiz+0x22>
 8001066:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d409      	bmi.n	8001084 <__aeabi_f2uiz+0x28>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001078:	fa23 f002 	lsr.w	r0, r3, r2
 800107c:	4770      	bx	lr
 800107e:	f04f 0000 	mov.w	r0, #0
 8001082:	4770      	bx	lr
 8001084:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001088:	d101      	bne.n	800108e <__aeabi_f2uiz+0x32>
 800108a:	0242      	lsls	r2, r0, #9
 800108c:	d102      	bne.n	8001094 <__aeabi_f2uiz+0x38>
 800108e:	f04f 30ff 	mov.w	r0, #4294967295
 8001092:	4770      	bx	lr
 8001094:	f04f 0000 	mov.w	r0, #0
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop

0800109c <__aeabi_uldivmod>:
 800109c:	b953      	cbnz	r3, 80010b4 <__aeabi_uldivmod+0x18>
 800109e:	b94a      	cbnz	r2, 80010b4 <__aeabi_uldivmod+0x18>
 80010a0:	2900      	cmp	r1, #0
 80010a2:	bf08      	it	eq
 80010a4:	2800      	cmpeq	r0, #0
 80010a6:	bf1c      	itt	ne
 80010a8:	f04f 31ff 	movne.w	r1, #4294967295
 80010ac:	f04f 30ff 	movne.w	r0, #4294967295
 80010b0:	f000 b968 	b.w	8001384 <__aeabi_idiv0>
 80010b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80010b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010bc:	f000 f806 	bl	80010cc <__udivmoddi4>
 80010c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010c8:	b004      	add	sp, #16
 80010ca:	4770      	bx	lr

080010cc <__udivmoddi4>:
 80010cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d0:	9d08      	ldr	r5, [sp, #32]
 80010d2:	460c      	mov	r4, r1
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d14e      	bne.n	8001176 <__udivmoddi4+0xaa>
 80010d8:	4694      	mov	ip, r2
 80010da:	458c      	cmp	ip, r1
 80010dc:	4686      	mov	lr, r0
 80010de:	fab2 f282 	clz	r2, r2
 80010e2:	d962      	bls.n	80011aa <__udivmoddi4+0xde>
 80010e4:	b14a      	cbz	r2, 80010fa <__udivmoddi4+0x2e>
 80010e6:	f1c2 0320 	rsb	r3, r2, #32
 80010ea:	4091      	lsls	r1, r2
 80010ec:	fa20 f303 	lsr.w	r3, r0, r3
 80010f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010f4:	4319      	orrs	r1, r3
 80010f6:	fa00 fe02 	lsl.w	lr, r0, r2
 80010fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010fe:	fbb1 f4f7 	udiv	r4, r1, r7
 8001102:	fb07 1114 	mls	r1, r7, r4, r1
 8001106:	fa1f f68c 	uxth.w	r6, ip
 800110a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800110e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001112:	fb04 f106 	mul.w	r1, r4, r6
 8001116:	4299      	cmp	r1, r3
 8001118:	d90a      	bls.n	8001130 <__udivmoddi4+0x64>
 800111a:	eb1c 0303 	adds.w	r3, ip, r3
 800111e:	f104 30ff 	add.w	r0, r4, #4294967295
 8001122:	f080 8110 	bcs.w	8001346 <__udivmoddi4+0x27a>
 8001126:	4299      	cmp	r1, r3
 8001128:	f240 810d 	bls.w	8001346 <__udivmoddi4+0x27a>
 800112c:	3c02      	subs	r4, #2
 800112e:	4463      	add	r3, ip
 8001130:	1a59      	subs	r1, r3, r1
 8001132:	fbb1 f0f7 	udiv	r0, r1, r7
 8001136:	fb07 1110 	mls	r1, r7, r0, r1
 800113a:	fb00 f606 	mul.w	r6, r0, r6
 800113e:	fa1f f38e 	uxth.w	r3, lr
 8001142:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001146:	429e      	cmp	r6, r3
 8001148:	d90a      	bls.n	8001160 <__udivmoddi4+0x94>
 800114a:	eb1c 0303 	adds.w	r3, ip, r3
 800114e:	f100 31ff 	add.w	r1, r0, #4294967295
 8001152:	f080 80fa 	bcs.w	800134a <__udivmoddi4+0x27e>
 8001156:	429e      	cmp	r6, r3
 8001158:	f240 80f7 	bls.w	800134a <__udivmoddi4+0x27e>
 800115c:	4463      	add	r3, ip
 800115e:	3802      	subs	r0, #2
 8001160:	2100      	movs	r1, #0
 8001162:	1b9b      	subs	r3, r3, r6
 8001164:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001168:	b11d      	cbz	r5, 8001172 <__udivmoddi4+0xa6>
 800116a:	40d3      	lsrs	r3, r2
 800116c:	2200      	movs	r2, #0
 800116e:	e9c5 3200 	strd	r3, r2, [r5]
 8001172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001176:	428b      	cmp	r3, r1
 8001178:	d905      	bls.n	8001186 <__udivmoddi4+0xba>
 800117a:	b10d      	cbz	r5, 8001180 <__udivmoddi4+0xb4>
 800117c:	e9c5 0100 	strd	r0, r1, [r5]
 8001180:	2100      	movs	r1, #0
 8001182:	4608      	mov	r0, r1
 8001184:	e7f5      	b.n	8001172 <__udivmoddi4+0xa6>
 8001186:	fab3 f183 	clz	r1, r3
 800118a:	2900      	cmp	r1, #0
 800118c:	d146      	bne.n	800121c <__udivmoddi4+0x150>
 800118e:	42a3      	cmp	r3, r4
 8001190:	d302      	bcc.n	8001198 <__udivmoddi4+0xcc>
 8001192:	4290      	cmp	r0, r2
 8001194:	f0c0 80ee 	bcc.w	8001374 <__udivmoddi4+0x2a8>
 8001198:	1a86      	subs	r6, r0, r2
 800119a:	eb64 0303 	sbc.w	r3, r4, r3
 800119e:	2001      	movs	r0, #1
 80011a0:	2d00      	cmp	r5, #0
 80011a2:	d0e6      	beq.n	8001172 <__udivmoddi4+0xa6>
 80011a4:	e9c5 6300 	strd	r6, r3, [r5]
 80011a8:	e7e3      	b.n	8001172 <__udivmoddi4+0xa6>
 80011aa:	2a00      	cmp	r2, #0
 80011ac:	f040 808f 	bne.w	80012ce <__udivmoddi4+0x202>
 80011b0:	eba1 040c 	sub.w	r4, r1, ip
 80011b4:	2101      	movs	r1, #1
 80011b6:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011ba:	fa1f f78c 	uxth.w	r7, ip
 80011be:	fbb4 f6f8 	udiv	r6, r4, r8
 80011c2:	fb08 4416 	mls	r4, r8, r6, r4
 80011c6:	fb07 f006 	mul.w	r0, r7, r6
 80011ca:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011d2:	4298      	cmp	r0, r3
 80011d4:	d908      	bls.n	80011e8 <__udivmoddi4+0x11c>
 80011d6:	eb1c 0303 	adds.w	r3, ip, r3
 80011da:	f106 34ff 	add.w	r4, r6, #4294967295
 80011de:	d202      	bcs.n	80011e6 <__udivmoddi4+0x11a>
 80011e0:	4298      	cmp	r0, r3
 80011e2:	f200 80cb 	bhi.w	800137c <__udivmoddi4+0x2b0>
 80011e6:	4626      	mov	r6, r4
 80011e8:	1a1c      	subs	r4, r3, r0
 80011ea:	fbb4 f0f8 	udiv	r0, r4, r8
 80011ee:	fb08 4410 	mls	r4, r8, r0, r4
 80011f2:	fb00 f707 	mul.w	r7, r0, r7
 80011f6:	fa1f f38e 	uxth.w	r3, lr
 80011fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011fe:	429f      	cmp	r7, r3
 8001200:	d908      	bls.n	8001214 <__udivmoddi4+0x148>
 8001202:	eb1c 0303 	adds.w	r3, ip, r3
 8001206:	f100 34ff 	add.w	r4, r0, #4294967295
 800120a:	d202      	bcs.n	8001212 <__udivmoddi4+0x146>
 800120c:	429f      	cmp	r7, r3
 800120e:	f200 80ae 	bhi.w	800136e <__udivmoddi4+0x2a2>
 8001212:	4620      	mov	r0, r4
 8001214:	1bdb      	subs	r3, r3, r7
 8001216:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800121a:	e7a5      	b.n	8001168 <__udivmoddi4+0x9c>
 800121c:	f1c1 0720 	rsb	r7, r1, #32
 8001220:	408b      	lsls	r3, r1
 8001222:	fa22 fc07 	lsr.w	ip, r2, r7
 8001226:	ea4c 0c03 	orr.w	ip, ip, r3
 800122a:	fa24 f607 	lsr.w	r6, r4, r7
 800122e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001232:	fbb6 f8f9 	udiv	r8, r6, r9
 8001236:	fa1f fe8c 	uxth.w	lr, ip
 800123a:	fb09 6618 	mls	r6, r9, r8, r6
 800123e:	fa20 f307 	lsr.w	r3, r0, r7
 8001242:	408c      	lsls	r4, r1
 8001244:	fa00 fa01 	lsl.w	sl, r0, r1
 8001248:	fb08 f00e 	mul.w	r0, r8, lr
 800124c:	431c      	orrs	r4, r3
 800124e:	0c23      	lsrs	r3, r4, #16
 8001250:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001254:	4298      	cmp	r0, r3
 8001256:	fa02 f201 	lsl.w	r2, r2, r1
 800125a:	d90a      	bls.n	8001272 <__udivmoddi4+0x1a6>
 800125c:	eb1c 0303 	adds.w	r3, ip, r3
 8001260:	f108 36ff 	add.w	r6, r8, #4294967295
 8001264:	f080 8081 	bcs.w	800136a <__udivmoddi4+0x29e>
 8001268:	4298      	cmp	r0, r3
 800126a:	d97e      	bls.n	800136a <__udivmoddi4+0x29e>
 800126c:	f1a8 0802 	sub.w	r8, r8, #2
 8001270:	4463      	add	r3, ip
 8001272:	1a1e      	subs	r6, r3, r0
 8001274:	fbb6 f3f9 	udiv	r3, r6, r9
 8001278:	fb09 6613 	mls	r6, r9, r3, r6
 800127c:	fb03 fe0e 	mul.w	lr, r3, lr
 8001280:	b2a4      	uxth	r4, r4
 8001282:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001286:	45a6      	cmp	lr, r4
 8001288:	d908      	bls.n	800129c <__udivmoddi4+0x1d0>
 800128a:	eb1c 0404 	adds.w	r4, ip, r4
 800128e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001292:	d266      	bcs.n	8001362 <__udivmoddi4+0x296>
 8001294:	45a6      	cmp	lr, r4
 8001296:	d964      	bls.n	8001362 <__udivmoddi4+0x296>
 8001298:	3b02      	subs	r3, #2
 800129a:	4464      	add	r4, ip
 800129c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80012a0:	fba0 8302 	umull	r8, r3, r0, r2
 80012a4:	eba4 040e 	sub.w	r4, r4, lr
 80012a8:	429c      	cmp	r4, r3
 80012aa:	46c6      	mov	lr, r8
 80012ac:	461e      	mov	r6, r3
 80012ae:	d350      	bcc.n	8001352 <__udivmoddi4+0x286>
 80012b0:	d04d      	beq.n	800134e <__udivmoddi4+0x282>
 80012b2:	b155      	cbz	r5, 80012ca <__udivmoddi4+0x1fe>
 80012b4:	ebba 030e 	subs.w	r3, sl, lr
 80012b8:	eb64 0406 	sbc.w	r4, r4, r6
 80012bc:	fa04 f707 	lsl.w	r7, r4, r7
 80012c0:	40cb      	lsrs	r3, r1
 80012c2:	431f      	orrs	r7, r3
 80012c4:	40cc      	lsrs	r4, r1
 80012c6:	e9c5 7400 	strd	r7, r4, [r5]
 80012ca:	2100      	movs	r1, #0
 80012cc:	e751      	b.n	8001172 <__udivmoddi4+0xa6>
 80012ce:	fa0c fc02 	lsl.w	ip, ip, r2
 80012d2:	f1c2 0320 	rsb	r3, r2, #32
 80012d6:	40d9      	lsrs	r1, r3
 80012d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012dc:	fa20 f303 	lsr.w	r3, r0, r3
 80012e0:	fa00 fe02 	lsl.w	lr, r0, r2
 80012e4:	fbb1 f0f8 	udiv	r0, r1, r8
 80012e8:	fb08 1110 	mls	r1, r8, r0, r1
 80012ec:	4094      	lsls	r4, r2
 80012ee:	431c      	orrs	r4, r3
 80012f0:	fa1f f78c 	uxth.w	r7, ip
 80012f4:	0c23      	lsrs	r3, r4, #16
 80012f6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012fa:	fb00 f107 	mul.w	r1, r0, r7
 80012fe:	4299      	cmp	r1, r3
 8001300:	d908      	bls.n	8001314 <__udivmoddi4+0x248>
 8001302:	eb1c 0303 	adds.w	r3, ip, r3
 8001306:	f100 36ff 	add.w	r6, r0, #4294967295
 800130a:	d22c      	bcs.n	8001366 <__udivmoddi4+0x29a>
 800130c:	4299      	cmp	r1, r3
 800130e:	d92a      	bls.n	8001366 <__udivmoddi4+0x29a>
 8001310:	3802      	subs	r0, #2
 8001312:	4463      	add	r3, ip
 8001314:	1a5b      	subs	r3, r3, r1
 8001316:	fbb3 f1f8 	udiv	r1, r3, r8
 800131a:	fb08 3311 	mls	r3, r8, r1, r3
 800131e:	b2a4      	uxth	r4, r4
 8001320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001324:	fb01 f307 	mul.w	r3, r1, r7
 8001328:	42a3      	cmp	r3, r4
 800132a:	d908      	bls.n	800133e <__udivmoddi4+0x272>
 800132c:	eb1c 0404 	adds.w	r4, ip, r4
 8001330:	f101 36ff 	add.w	r6, r1, #4294967295
 8001334:	d213      	bcs.n	800135e <__udivmoddi4+0x292>
 8001336:	42a3      	cmp	r3, r4
 8001338:	d911      	bls.n	800135e <__udivmoddi4+0x292>
 800133a:	3902      	subs	r1, #2
 800133c:	4464      	add	r4, ip
 800133e:	1ae4      	subs	r4, r4, r3
 8001340:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001344:	e73b      	b.n	80011be <__udivmoddi4+0xf2>
 8001346:	4604      	mov	r4, r0
 8001348:	e6f2      	b.n	8001130 <__udivmoddi4+0x64>
 800134a:	4608      	mov	r0, r1
 800134c:	e708      	b.n	8001160 <__udivmoddi4+0x94>
 800134e:	45c2      	cmp	sl, r8
 8001350:	d2af      	bcs.n	80012b2 <__udivmoddi4+0x1e6>
 8001352:	ebb8 0e02 	subs.w	lr, r8, r2
 8001356:	eb63 060c 	sbc.w	r6, r3, ip
 800135a:	3801      	subs	r0, #1
 800135c:	e7a9      	b.n	80012b2 <__udivmoddi4+0x1e6>
 800135e:	4631      	mov	r1, r6
 8001360:	e7ed      	b.n	800133e <__udivmoddi4+0x272>
 8001362:	4603      	mov	r3, r0
 8001364:	e79a      	b.n	800129c <__udivmoddi4+0x1d0>
 8001366:	4630      	mov	r0, r6
 8001368:	e7d4      	b.n	8001314 <__udivmoddi4+0x248>
 800136a:	46b0      	mov	r8, r6
 800136c:	e781      	b.n	8001272 <__udivmoddi4+0x1a6>
 800136e:	4463      	add	r3, ip
 8001370:	3802      	subs	r0, #2
 8001372:	e74f      	b.n	8001214 <__udivmoddi4+0x148>
 8001374:	4606      	mov	r6, r0
 8001376:	4623      	mov	r3, r4
 8001378:	4608      	mov	r0, r1
 800137a:	e711      	b.n	80011a0 <__udivmoddi4+0xd4>
 800137c:	3e02      	subs	r6, #2
 800137e:	4463      	add	r3, ip
 8001380:	e732      	b.n	80011e8 <__udivmoddi4+0x11c>
 8001382:	bf00      	nop

08001384 <__aeabi_idiv0>:
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop

08001388 <Wakeup_Idle>:
LTC_CMD_RDCVC, LTC_CMD_RDCVD };

static const uint16_t LTC_CMD_AUXREG[2] = { LTC_CMD_RDAUXA, LTC_CMD_RDAUXB };

/* Wake LTC up from IDLE state into READY state */
void Wakeup_Idle(void) {
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
	uint8_t hex_ff = 0xFF;
 800138e:	23ff      	movs	r3, #255	@ 0xff
 8001390:	70fb      	strb	r3, [r7, #3]
	for (int i = 0; i < NUM_DEVICES; i++) {
 8001392:	2300      	movs	r3, #0
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	e00c      	b.n	80013b2 <Wakeup_Idle+0x2a>
		LTC_nCS_Low();							   // Pull CS low
 8001398:	f001 fe90 	bl	80030bc <LTC_nCS_Low>
		HAL_SPI_Transmit(&hspi1, &hex_ff, 1, 100); // Send byte 0xFF to wake LTC up
 800139c:	1cf9      	adds	r1, r7, #3
 800139e:	2364      	movs	r3, #100	@ 0x64
 80013a0:	2201      	movs	r2, #1
 80013a2:	4808      	ldr	r0, [pc, #32]	@ (80013c4 <Wakeup_Idle+0x3c>)
 80013a4:	f005 fa06 	bl	80067b4 <HAL_SPI_Transmit>
		LTC_nCS_High();							   // Pull CS high
 80013a8:	f001 fe7c 	bl	80030a4 <LTC_nCS_High>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	3301      	adds	r3, #1
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	2b07      	cmp	r3, #7
 80013b6:	ddef      	ble.n	8001398 <Wakeup_Idle+0x10>
	}
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000204 	.word	0x20000204

080013c8 <Wakeup_Sleep>:

// wake up sleep
void Wakeup_Sleep(void) {
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0

	for (int i = 0; i < NUM_DEVICES; i++) {
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	e00c      	b.n	80013ee <Wakeup_Sleep+0x26>
		LTC_nCS_Low();
 80013d4:	f001 fe72 	bl	80030bc <LTC_nCS_Low>
		HAL_Delay(1);
 80013d8:	2001      	movs	r0, #1
 80013da:	f002 f971 	bl	80036c0 <HAL_Delay>
		LTC_nCS_High();
 80013de:	f001 fe61 	bl	80030a4 <LTC_nCS_High>
		HAL_Delay(1);
 80013e2:	2001      	movs	r0, #1
 80013e4:	f002 f96c 	bl	80036c0 <HAL_Delay>
	for (int i = 0; i < NUM_DEVICES; i++) {
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b07      	cmp	r3, #7
 80013f2:	ddef      	ble.n	80013d4 <Wakeup_Sleep+0xc>
	}
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <Read_Cell_Volt>:

/* Read and store raw cell voltages at uint8_t 2d pointer */
LTC_SPI_StatusTypeDef Read_Cell_Volt(uint16_t *read_voltages) {
 8001400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001404:	b089      	sub	sp, #36	@ 0x24
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	466b      	mov	r3, sp
 800140c:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 800140e:	2300      	movs	r3, #0
 8001410:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 8001412:	2340      	movs	r3, #64	@ 0x40
 8001414:	773b      	strb	r3, [r7, #28]
	uint8_t read_voltages_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 8001416:	7f3b      	ldrb	r3, [r7, #28]
 8001418:	3b01      	subs	r3, #1
 800141a:	61bb      	str	r3, [r7, #24]
 800141c:	7f3b      	ldrb	r3, [r7, #28]
 800141e:	2200      	movs	r2, #0
 8001420:	4698      	mov	r8, r3
 8001422:	4691      	mov	r9, r2
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001430:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001434:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001438:	7f3b      	ldrb	r3, [r7, #28]
 800143a:	2200      	movs	r2, #0
 800143c:	461c      	mov	r4, r3
 800143e:	4615      	mov	r5, r2
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	00eb      	lsls	r3, r5, #3
 800144a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800144e:	00e2      	lsls	r2, r4, #3
 8001450:	7f3b      	ldrb	r3, [r7, #28]
 8001452:	3307      	adds	r3, #7
 8001454:	08db      	lsrs	r3, r3, #3
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	ebad 0d03 	sub.w	sp, sp, r3
 800145c:	466b      	mov	r3, sp
 800145e:	3300      	adds	r3, #0
 8001460:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001462:	2300      	movs	r3, #0
 8001464:	77bb      	strb	r3, [r7, #30]
 8001466:	e074      	b.n	8001552 <Read_Cell_Volt+0x152>
			i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_RDCV[i] >> 8)); // RDCV Register
 8001468:	7fbb      	ldrb	r3, [r7, #30]
 800146a:	4a3f      	ldr	r2, [pc, #252]	@ (8001568 <Read_Cell_Volt+0x168>)
 800146c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	b29b      	uxth	r3, r3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_RDCV[i]));	  // RDCV Register
 8001478:	7fbb      	ldrb	r3, [r7, #30]
 800147a:	4a3b      	ldr	r2, [pc, #236]	@ (8001568 <Read_Cell_Volt+0x168>)
 800147c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001480:	b2db      	uxtb	r3, r3
 8001482:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001484:	f107 0308 	add.w	r3, r7, #8
 8001488:	4619      	mov	r1, r3
 800148a:	2002      	movs	r0, #2
 800148c:	f000 faa2 	bl	80019d4 <LTC_Pec15_Calc>
 8001490:	4603      	mov	r3, r0
 8001492:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001494:	8a7b      	ldrh	r3, [r7, #18]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800149e:	8a7b      	ldrh	r3, [r7, #18]
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 80014a4:	f7ff ff70 	bl	8001388 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 80014a8:	f001 fe08 	bl	80030bc <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80014ac:	f107 0108 	add.w	r1, r7, #8
 80014b0:	2364      	movs	r3, #100	@ 0x64
 80014b2:	2204      	movs	r2, #4
 80014b4:	482d      	ldr	r0, [pc, #180]	@ (800156c <Read_Cell_Volt+0x16c>)
 80014b6:	f005 f97d 	bl	80067b4 <HAL_SPI_Transmit>
 80014ba:	4603      	mov	r3, r0
 80014bc:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 80014be:	7c7b      	ldrb	r3, [r7, #17]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d009      	beq.n	80014d8 <Read_Cell_Volt+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 80014c4:	7c7b      	ldrb	r3, [r7, #17]
 80014c6:	2201      	movs	r2, #1
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	b25a      	sxtb	r2, r3
 80014ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b25b      	sxtb	r3, r3
 80014d6:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_voltages_reg,
 80014d8:	7f3b      	ldrb	r3, [r7, #28]
 80014da:	b29a      	uxth	r2, r3
 80014dc:	2364      	movs	r3, #100	@ 0x64
 80014de:	6979      	ldr	r1, [r7, #20]
 80014e0:	4822      	ldr	r0, [pc, #136]	@ (800156c <Read_Cell_Volt+0x16c>)
 80014e2:	f005 faab 	bl	8006a3c <HAL_SPI_Receive>
 80014e6:	4603      	mov	r3, r0
 80014e8:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) {									// Non-zero means error
 80014ea:	7c7b      	ldrb	r3, [r7, #17]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00a      	beq.n	8001506 <Read_Cell_Volt+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 80014f0:	7c7b      	ldrb	r3, [r7, #17]
 80014f2:	3304      	adds	r3, #4
 80014f4:	2201      	movs	r2, #1
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	b25a      	sxtb	r2, r3
 80014fc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001500:	4313      	orrs	r3, r2
 8001502:	b25b      	sxtb	r3, r3
 8001504:	77fb      	strb	r3, [r7, #31]
		}
		LTC_nCS_High(); // Pull CS high
 8001506:	f001 fdcd 	bl	80030a4 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 800150a:	2300      	movs	r3, #0
 800150c:	777b      	strb	r3, [r7, #29]
 800150e:	e01a      	b.n	8001546 <Read_Cell_Volt+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_voltages_reg[dev_idx * REG_LEN];
 8001510:	7f7b      	ldrb	r3, [r7, #29]
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	697a      	ldr	r2, [r7, #20]
 8001516:	4413      	add	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]
			// If PEC matches, copy the voltage data, omitting the PEC bytes
			memcpy(
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 800151a:	7f7a      	ldrb	r2, [r7, #29]
 800151c:	4613      	mov	r3, r2
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	4413      	add	r3, r2
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDCV], data_ptr,
 8001526:	7fba      	ldrb	r2, [r7, #30]
 8001528:	4613      	mov	r3, r2
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	4413      	add	r3, r2
 800152e:	440b      	add	r3, r1
					&read_voltages[dev_idx * NUM_CELL_SERIES_GROUP
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	4413      	add	r3, r2
			memcpy(
 8001536:	2206      	movs	r2, #6
 8001538:	68f9      	ldr	r1, [r7, #12]
 800153a:	4618      	mov	r0, r3
 800153c:	f007 fa2d 	bl	800899a <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8001540:	7f7b      	ldrb	r3, [r7, #29]
 8001542:	3301      	adds	r3, #1
 8001544:	777b      	strb	r3, [r7, #29]
 8001546:	7f7b      	ldrb	r3, [r7, #29]
 8001548:	2b07      	cmp	r3, #7
 800154a:	d9e1      	bls.n	8001510 <Read_Cell_Volt+0x110>
			i++) {
 800154c:	7fbb      	ldrb	r3, [r7, #30]
 800154e:	3301      	adds	r3, #1
 8001550:	77bb      	strb	r3, [r7, #30]
	for (uint8_t i = 0; i < (NUM_CELL_SERIES_GROUP / LTC_SERIES_GROUPS_PER_RDCV);
 8001552:	7fbb      	ldrb	r3, [r7, #30]
 8001554:	2b03      	cmp	r3, #3
 8001556:	d987      	bls.n	8001468 <Read_Cell_Volt+0x68>
					REG_LEN - 2);
		}
	}

	return ret;
 8001558:	7ffb      	ldrb	r3, [r7, #31]
 800155a:	46b5      	mov	sp, r6
}
 800155c:	4618      	mov	r0, r3
 800155e:	3724      	adds	r7, #36	@ 0x24
 8001560:	46bd      	mov	sp, r7
 8001562:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001566:	bf00      	nop
 8001568:	08009230 	.word	0x08009230
 800156c:	20000204 	.word	0x20000204

08001570 <LTC_WRCOMM>:
/**
 * 
 * @param total_ic	The number of ICs being written to
 * @param comm[6]	A two dimensional array of the comm data that will be written
 */
void LTC_WRCOMM(uint8_t total_ic, uint8_t comm[6]) {
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	6039      	str	r1, [r7, #0]
 800157a:	71fb      	strb	r3, [r7, #7]
	const uint8_t BYTES_IN_REG = 6;
 800157c:	2306      	movs	r3, #6
 800157e:	753b      	strb	r3, [r7, #20]
	const uint8_t CMD_LEN = 4 + (8 * total_ic);
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	b2db      	uxtb	r3, r3
 8001586:	3304      	adds	r3, #4
 8001588:	74fb      	strb	r3, [r7, #19]
	uint16_t comm_pec;
	uint16_t cmd_pec;
	uint8_t cmd_index; // command counter

	wrcomm_buffer[0] = 0x07;
 800158a:	4b2e      	ldr	r3, [pc, #184]	@ (8001644 <LTC_WRCOMM+0xd4>)
 800158c:	2207      	movs	r2, #7
 800158e:	701a      	strb	r2, [r3, #0]
	wrcomm_buffer[1] = 0x21;
 8001590:	4b2c      	ldr	r3, [pc, #176]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001592:	2221      	movs	r2, #33	@ 0x21
 8001594:	705a      	strb	r2, [r3, #1]
	cmd_pec = LTC_Pec15_Calc(2, wrcomm_buffer);
 8001596:	492b      	ldr	r1, [pc, #172]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001598:	2002      	movs	r0, #2
 800159a:	f000 fa1b 	bl	80019d4 <LTC_Pec15_Calc>
 800159e:	4603      	mov	r3, r0
 80015a0:	823b      	strh	r3, [r7, #16]
	wrcomm_buffer[2] = (uint8_t) (cmd_pec >> 8);
 80015a2:	8a3b      	ldrh	r3, [r7, #16]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b26      	ldr	r3, [pc, #152]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015ac:	709a      	strb	r2, [r3, #2]
	wrcomm_buffer[3] = (uint8_t) (cmd_pec);
 80015ae:	8a3b      	ldrh	r3, [r7, #16]
 80015b0:	b2da      	uxtb	r2, r3
 80015b2:	4b24      	ldr	r3, [pc, #144]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015b4:	70da      	strb	r2, [r3, #3]

	cmd_index = 4;
 80015b6:	2304      	movs	r3, #4
 80015b8:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	75bb      	strb	r3, [r7, #22]
 80015be:	e02d      	b.n	800161c <LTC_WRCOMM+0xac>
			{
		// the last IC on the stack. The first configuration written is
		// received by the last IC in the daisy chain

		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015c0:	2300      	movs	r3, #0
 80015c2:	757b      	strb	r3, [r7, #21]
 80015c4:	e00c      	b.n	80015e0 <LTC_WRCOMM+0x70>
				current_byte++) // executes for each of the 6 bytes in the CFGR register
				{
			// current_byte is the byte counter
			wrcomm_buffer[cmd_index] = comm[current_byte]; // adding the config data to the array to be sent
 80015c6:	7d7b      	ldrb	r3, [r7, #21]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	441a      	add	r2, r3
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	7811      	ldrb	r1, [r2, #0]
 80015d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <LTC_WRCOMM+0xd4>)
 80015d2:	54d1      	strb	r1, [r2, r3]
			cmd_index = cmd_index + 1;
 80015d4:	7dfb      	ldrb	r3, [r7, #23]
 80015d6:	3301      	adds	r3, #1
 80015d8:	75fb      	strb	r3, [r7, #23]
				current_byte++) // executes for each of the 6 bytes in the CFGR register
 80015da:	7d7b      	ldrb	r3, [r7, #21]
 80015dc:	3301      	adds	r3, #1
 80015de:	757b      	strb	r3, [r7, #21]
		for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG;
 80015e0:	7d7a      	ldrb	r2, [r7, #21]
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	429a      	cmp	r2, r3
 80015e6:	d3ee      	bcc.n	80015c6 <LTC_WRCOMM+0x56>
		}
		comm_pec = (uint16_t) LTC_Pec15_Calc(BYTES_IN_REG, &comm[0]); // calculating the PEC for each ICs configuration register data
 80015e8:	7d3b      	ldrb	r3, [r7, #20]
 80015ea:	6839      	ldr	r1, [r7, #0]
 80015ec:	4618      	mov	r0, r3
 80015ee:	f000 f9f1 	bl	80019d4 <LTC_Pec15_Calc>
 80015f2:	4603      	mov	r3, r0
 80015f4:	81fb      	strh	r3, [r7, #14]
		wrcomm_buffer[cmd_index] = (uint8_t) (comm_pec >> 8);
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	7dfb      	ldrb	r3, [r7, #23]
 80015fe:	b2d1      	uxtb	r1, r2
 8001600:	4a10      	ldr	r2, [pc, #64]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001602:	54d1      	strb	r1, [r2, r3]
		wrcomm_buffer[cmd_index + 1] = (uint8_t) comm_pec;
 8001604:	7dfb      	ldrb	r3, [r7, #23]
 8001606:	3301      	adds	r3, #1
 8001608:	89fa      	ldrh	r2, [r7, #14]
 800160a:	b2d1      	uxtb	r1, r2
 800160c:	4a0d      	ldr	r2, [pc, #52]	@ (8001644 <LTC_WRCOMM+0xd4>)
 800160e:	54d1      	strb	r1, [r2, r3]
		cmd_index = cmd_index + 2;
 8001610:	7dfb      	ldrb	r3, [r7, #23]
 8001612:	3302      	adds	r3, #2
 8001614:	75fb      	strb	r3, [r7, #23]
	for (uint8_t current_ic = total_ic; current_ic > 0; current_ic--) // executes for each ltc6811 in daisy chain, this loops starts with
 8001616:	7dbb      	ldrb	r3, [r7, #22]
 8001618:	3b01      	subs	r3, #1
 800161a:	75bb      	strb	r3, [r7, #22]
 800161c:	7dbb      	ldrb	r3, [r7, #22]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1ce      	bne.n	80015c0 <LTC_WRCOMM+0x50>
	}

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake.This command can be removed.
 8001622:	f7ff feb1 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001626:	f001 fd49 	bl	80030bc <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) wrcomm_buffer, CMD_LEN, 100);
 800162a:	7cfb      	ldrb	r3, [r7, #19]
 800162c:	b29a      	uxth	r2, r3
 800162e:	2364      	movs	r3, #100	@ 0x64
 8001630:	4904      	ldr	r1, [pc, #16]	@ (8001644 <LTC_WRCOMM+0xd4>)
 8001632:	4805      	ldr	r0, [pc, #20]	@ (8001648 <LTC_WRCOMM+0xd8>)
 8001634:	f005 f8be 	bl	80067b4 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001638:	f001 fd34 	bl	80030a4 <LTC_nCS_High>
}
 800163c:	bf00      	nop
 800163e:	3718      	adds	r7, #24
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200000f0 	.word	0x200000f0
 8001648:	20000204 	.word	0x20000204

0800164c <LTC_STCOMM>:

/**
 * Shifts data in COMM register out over ltc6811 SPI/I2C port
 */
void LTC_STCOMM(uint8_t len) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	71fb      	strb	r3, [r7, #7]

	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 8001656:	2307      	movs	r3, #7
 8001658:	733b      	strb	r3, [r7, #12]
	cmd[1] = 0x23;
 800165a:	2323      	movs	r3, #35	@ 0x23
 800165c:	737b      	strb	r3, [r7, #13]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	4619      	mov	r1, r3
 8001664:	2002      	movs	r0, #2
 8001666:	f000 f9b5 	bl	80019d4 <LTC_Pec15_Calc>
 800166a:	4603      	mov	r3, r0
 800166c:	827b      	strh	r3, [r7, #18]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 800166e:	8a7b      	ldrh	r3, [r7, #18]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	b29b      	uxth	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	73bb      	strb	r3, [r7, #14]
	cmd[3] = (uint8_t) (cmd_pec);
 8001678:	8a7b      	ldrh	r3, [r7, #18]
 800167a:	b2db      	uxtb	r3, r3
 800167c:	73fb      	strb	r3, [r7, #15]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 800167e:	f7ff fe83 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001682:	f001 fd1b 	bl	80030bc <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001686:	f107 010c 	add.w	r1, r7, #12
 800168a:	2364      	movs	r3, #100	@ 0x64
 800168c:	2204      	movs	r2, #4
 800168e:	480e      	ldr	r0, [pc, #56]	@ (80016c8 <LTC_STCOMM+0x7c>)
 8001690:	f005 f890 	bl	80067b4 <HAL_SPI_Transmit>
	for (int i = 0; i < len * 3; i++) {
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e008      	b.n	80016ac <LTC_STCOMM+0x60>
		HAL_SPI_Transmit(&hspi1, (uint8_t*) 0xFF, 1, 100);
 800169a:	2364      	movs	r3, #100	@ 0x64
 800169c:	2201      	movs	r2, #1
 800169e:	21ff      	movs	r1, #255	@ 0xff
 80016a0:	4809      	ldr	r0, [pc, #36]	@ (80016c8 <LTC_STCOMM+0x7c>)
 80016a2:	f005 f887 	bl	80067b4 <HAL_SPI_Transmit>
	for (int i = 0; i < len * 3; i++) {
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	3301      	adds	r3, #1
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	79fa      	ldrb	r2, [r7, #7]
 80016ae:	4613      	mov	r3, r2
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	4413      	add	r3, r2
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	dbef      	blt.n	800169a <LTC_STCOMM+0x4e>
	}
	LTC_nCS_High();
 80016ba:	f001 fcf3 	bl	80030a4 <LTC_nCS_High>
}
 80016be:	bf00      	nop
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000204 	.word	0x20000204

080016cc <Read_Cell_Temps>:

LTC_SPI_StatusTypeDef Read_Cell_Temps(uint16_t *read_auxiliary) {
 80016cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016d0:	b089      	sub	sp, #36	@ 0x24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	466b      	mov	r3, sp
 80016d8:	461e      	mov	r6, r3
	LTC_SPI_StatusTypeDef ret = LTC_SPI_OK;
 80016da:	2300      	movs	r3, #0
 80016dc:	77fb      	strb	r3, [r7, #31]
	LTC_SPI_StatusTypeDef hal_ret;
	const uint8_t ARR_SIZE_REG = NUM_DEVICES * REG_LEN;
 80016de:	2340      	movs	r3, #64	@ 0x40
 80016e0:	773b      	strb	r3, [r7, #28]
	uint8_t read_auxiliary_reg[ARR_SIZE_REG]; // Increased in size to handle multiple devices
 80016e2:	7f3b      	ldrb	r3, [r7, #28]
 80016e4:	3b01      	subs	r3, #1
 80016e6:	61bb      	str	r3, [r7, #24]
 80016e8:	7f3b      	ldrb	r3, [r7, #28]
 80016ea:	2200      	movs	r2, #0
 80016ec:	4698      	mov	r8, r3
 80016ee:	4691      	mov	r9, r2
 80016f0:	f04f 0200 	mov.w	r2, #0
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016fc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001700:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001704:	7f3b      	ldrb	r3, [r7, #28]
 8001706:	2200      	movs	r2, #0
 8001708:	461c      	mov	r4, r3
 800170a:	4615      	mov	r5, r2
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	00eb      	lsls	r3, r5, #3
 8001716:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800171a:	00e2      	lsls	r2, r4, #3
 800171c:	7f3b      	ldrb	r3, [r7, #28]
 800171e:	3307      	adds	r3, #7
 8001720:	08db      	lsrs	r3, r3, #3
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	ebad 0d03 	sub.w	sp, sp, r3
 8001728:	466b      	mov	r3, sp
 800172a:	3300      	adds	r3, #0
 800172c:	617b      	str	r3, [r7, #20]

	for (uint8_t i = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	77bb      	strb	r3, [r7, #30]
 8001732:	e074      	b.n	800181e <Read_Cell_Temps+0x152>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
		uint8_t cmd[4];
		uint16_t cmd_pec;

		cmd[0] = (0xFF & (LTC_CMD_AUXREG[i] >> 8)); // RDCV Register
 8001734:	7fbb      	ldrb	r3, [r7, #30]
 8001736:	4a3f      	ldr	r2, [pc, #252]	@ (8001834 <Read_Cell_Temps+0x168>)
 8001738:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	b29b      	uxth	r3, r3
 8001740:	b2db      	uxtb	r3, r3
 8001742:	723b      	strb	r3, [r7, #8]
		cmd[1] = (0xFF & (LTC_CMD_AUXREG[i]));		// RDCV Register
 8001744:	7fbb      	ldrb	r3, [r7, #30]
 8001746:	4a3b      	ldr	r2, [pc, #236]	@ (8001834 <Read_Cell_Temps+0x168>)
 8001748:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800174c:	b2db      	uxtb	r3, r3
 800174e:	727b      	strb	r3, [r7, #9]
		cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	4619      	mov	r1, r3
 8001756:	2002      	movs	r0, #2
 8001758:	f000 f93c 	bl	80019d4 <LTC_Pec15_Calc>
 800175c:	4603      	mov	r3, r0
 800175e:	827b      	strh	r3, [r7, #18]
		cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001760:	8a7b      	ldrh	r3, [r7, #18]
 8001762:	0a1b      	lsrs	r3, r3, #8
 8001764:	b29b      	uxth	r3, r3
 8001766:	b2db      	uxtb	r3, r3
 8001768:	72bb      	strb	r3, [r7, #10]
		cmd[3] = (uint8_t) (cmd_pec);
 800176a:	8a7b      	ldrh	r3, [r7, #18]
 800176c:	b2db      	uxtb	r3, r3
 800176e:	72fb      	strb	r3, [r7, #11]

		Wakeup_Idle(); // Wake LTC up
 8001770:	f7ff fe0a 	bl	8001388 <Wakeup_Idle>

		LTC_nCS_Low(); // Pull CS low
 8001774:	f001 fca2 	bl	80030bc <LTC_nCS_Low>

		hal_ret = HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001778:	f107 0108 	add.w	r1, r7, #8
 800177c:	2364      	movs	r3, #100	@ 0x64
 800177e:	2204      	movs	r2, #4
 8001780:	482d      	ldr	r0, [pc, #180]	@ (8001838 <Read_Cell_Temps+0x16c>)
 8001782:	f005 f817 	bl	80067b4 <HAL_SPI_Transmit>
 8001786:	4603      	mov	r3, r0
 8001788:	747b      	strb	r3, [r7, #17]
		if (hal_ret) {									// Non-zero means error
 800178a:	7c7b      	ldrb	r3, [r7, #17]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d009      	beq.n	80017a4 <Read_Cell_Temps+0xd8>
			ret |= (1 << (hal_ret + LTC_SPI_TX_BIT_OFFSET)); // TX error
 8001790:	7c7b      	ldrb	r3, [r7, #17]
 8001792:	2201      	movs	r2, #1
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	b25a      	sxtb	r2, r3
 800179a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800179e:	4313      	orrs	r3, r2
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	77fb      	strb	r3, [r7, #31]
		}

		hal_ret = HAL_SPI_Receive(&hspi1, (uint8_t*) read_auxiliary_reg,
 80017a4:	7f3b      	ldrb	r3, [r7, #28]
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	2364      	movs	r3, #100	@ 0x64
 80017aa:	6979      	ldr	r1, [r7, #20]
 80017ac:	4822      	ldr	r0, [pc, #136]	@ (8001838 <Read_Cell_Temps+0x16c>)
 80017ae:	f005 f945 	bl	8006a3c <HAL_SPI_Receive>
 80017b2:	4603      	mov	r3, r0
 80017b4:	747b      	strb	r3, [r7, #17]
				ARR_SIZE_REG, 100);
		if (hal_ret) {									// Non-zero means error
 80017b6:	7c7b      	ldrb	r3, [r7, #17]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d00a      	beq.n	80017d2 <Read_Cell_Temps+0x106>
			ret |= (1 << (hal_ret + LTC_SPI_RX_BIT_OFFSET)); // RX error
 80017bc:	7c7b      	ldrb	r3, [r7, #17]
 80017be:	3304      	adds	r3, #4
 80017c0:	2201      	movs	r2, #1
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	b25a      	sxtb	r2, r3
 80017c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b25b      	sxtb	r3, r3
 80017d0:	77fb      	strb	r3, [r7, #31]
		}

		LTC_nCS_High(); // Pull CS high
 80017d2:	f001 fc67 	bl	80030a4 <LTC_nCS_High>

		// Process the received data
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 80017d6:	2300      	movs	r3, #0
 80017d8:	777b      	strb	r3, [r7, #29]
 80017da:	e01a      	b.n	8001812 <Read_Cell_Temps+0x146>
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint8_t *data_ptr = &read_auxiliary_reg[dev_idx * REG_LEN];
 80017dc:	7f7b      	ldrb	r3, [r7, #29]
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	4413      	add	r3, r2
 80017e4:	60fb      	str	r3, [r7, #12]

			memcpy(
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 80017e6:	7f7a      	ldrb	r2, [r7, #29]
 80017e8:	4613      	mov	r3, r2
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	4413      	add	r3, r2
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	4619      	mov	r1, r3
							+ i * LTC_SERIES_GROUPS_PER_RDAUX], data_ptr,
 80017f2:	7fba      	ldrb	r2, [r7, #30]
 80017f4:	4613      	mov	r3, r2
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	4413      	add	r3, r2
 80017fa:	440b      	add	r3, r1
					&read_auxiliary[dev_idx * NUM_AUX_SERIES_GROUPS
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	4413      	add	r3, r2
			memcpy(
 8001802:	2206      	movs	r2, #6
 8001804:	68f9      	ldr	r1, [r7, #12]
 8001806:	4618      	mov	r0, r3
 8001808:	f007 f8c7 	bl	800899a <memcpy>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 800180c:	7f7b      	ldrb	r3, [r7, #29]
 800180e:	3301      	adds	r3, #1
 8001810:	777b      	strb	r3, [r7, #29]
 8001812:	7f7b      	ldrb	r3, [r7, #29]
 8001814:	2b07      	cmp	r3, #7
 8001816:	d9e1      	bls.n	80017dc <Read_Cell_Temps+0x110>
			i < (NUM_AUX_SERIES_GROUPS / LTC_SERIES_GROUPS_PER_RDAUX); i++) {
 8001818:	7fbb      	ldrb	r3, [r7, #30]
 800181a:	3301      	adds	r3, #1
 800181c:	77bb      	strb	r3, [r7, #30]
 800181e:	7fbb      	ldrb	r3, [r7, #30]
 8001820:	2b01      	cmp	r3, #1
 8001822:	d987      	bls.n	8001734 <Read_Cell_Temps+0x68>
					REG_LEN - 2);
		}

	}

	return ret;
 8001824:	7ffb      	ldrb	r3, [r7, #31]
 8001826:	46b5      	mov	sp, r6
}
 8001828:	4618      	mov	r0, r3
 800182a:	3724      	adds	r7, #36	@ 0x24
 800182c:	46bd      	mov	sp, r7
 800182e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001832:	bf00      	nop
 8001834:	08009238 	.word	0x08009238
 8001838:	20000204 	.word	0x20000204

0800183c <LTC_ADCV>:
 Starts cell voltage conversion
 */
void LTC_ADCV(uint8_t MD,  // ADC Mode
		uint8_t DCP, // Discharge Permit
		uint8_t CH   // Cell Channels to be measured
		) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	71fb      	strb	r3, [r7, #7]
 8001846:	460b      	mov	r3, r1
 8001848:	71bb      	strb	r3, [r7, #6]
 800184a:	4613      	mov	r3, r2
 800184c:	717b      	strb	r3, [r7, #5]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	105b      	asrs	r3, r3, #1
 8001852:	b2db      	uxtb	r3, r3
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x02;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	3302      	adds	r3, #2
 800185e:	b2db      	uxtb	r3, r3
 8001860:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	01db      	lsls	r3, r3, #7
 8001866:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + (DCP << 4) + CH;
 8001868:	79bb      	ldrb	r3, [r7, #6]
 800186a:	011b      	lsls	r3, r3, #4
 800186c:	b2da      	uxtb	r2, r3
 800186e:	7bfb      	ldrb	r3, [r7, #15]
 8001870:	4413      	add	r3, r2
 8001872:	b2da      	uxtb	r2, r3
 8001874:	797b      	ldrb	r3, [r7, #5]
 8001876:	4413      	add	r3, r2
 8001878:	b2db      	uxtb	r3, r3
 800187a:	3360      	adds	r3, #96	@ 0x60
 800187c:	b2db      	uxtb	r3, r3
 800187e:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001880:	f107 0308 	add.w	r3, r7, #8
 8001884:	4619      	mov	r1, r3
 8001886:	2002      	movs	r0, #2
 8001888:	f000 f8a4 	bl	80019d4 <LTC_Pec15_Calc>
 800188c:	4603      	mov	r3, r0
 800188e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001890:	89bb      	ldrh	r3, [r7, #12]
 8001892:	0a1b      	lsrs	r3, r3, #8
 8001894:	b29b      	uxth	r3, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 800189a:	89bb      	ldrh	r3, [r7, #12]
 800189c:	b2db      	uxtb	r3, r3
 800189e:	72fb      	strb	r3, [r7, #11]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 80018a0:	f7ff fd72 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 80018a4:	f001 fc0a 	bl	80030bc <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 80018a8:	f107 0108 	add.w	r1, r7, #8
 80018ac:	2364      	movs	r3, #100	@ 0x64
 80018ae:	2204      	movs	r2, #4
 80018b0:	4804      	ldr	r0, [pc, #16]	@ (80018c4 <LTC_ADCV+0x88>)
 80018b2:	f004 ff7f 	bl	80067b4 <HAL_SPI_Transmit>
	LTC_nCS_High();
 80018b6:	f001 fbf5 	bl	80030a4 <LTC_nCS_High>
}
 80018ba:	bf00      	nop
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	20000204 	.word	0x20000204

080018c8 <LTC_ADAX>:

void LTC_ADAX(uint8_t MD, // ADC Mode
		uint8_t CHG // GPIO Channels to be measured)
		) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	460a      	mov	r2, r1
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	4613      	mov	r3, r2
 80018d6:	71bb      	strb	r3, [r7, #6]
	uint8_t cmd[4];
	uint16_t cmd_pec;
	uint8_t md_bits;

	md_bits = (MD & 0x02) >> 1;
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	105b      	asrs	r3, r3, #1
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	73fb      	strb	r3, [r7, #15]
	cmd[0] = md_bits + 0x04;
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	3304      	adds	r3, #4
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	723b      	strb	r3, [r7, #8]
	md_bits = (MD & 0x01) << 7;
 80018ec:	79fb      	ldrb	r3, [r7, #7]
 80018ee:	01db      	lsls	r3, r3, #7
 80018f0:	73fb      	strb	r3, [r7, #15]
	cmd[1] = md_bits + 0x60 + CHG;
 80018f2:	7bfa      	ldrb	r2, [r7, #15]
 80018f4:	79bb      	ldrb	r3, [r7, #6]
 80018f6:	4413      	add	r3, r2
 80018f8:	b2db      	uxtb	r3, r3
 80018fa:	3360      	adds	r3, #96	@ 0x60
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	727b      	strb	r3, [r7, #9]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001900:	f107 0308 	add.w	r3, r7, #8
 8001904:	4619      	mov	r1, r3
 8001906:	2002      	movs	r0, #2
 8001908:	f000 f864 	bl	80019d4 <LTC_Pec15_Calc>
 800190c:	4603      	mov	r3, r0
 800190e:	81bb      	strh	r3, [r7, #12]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001910:	89bb      	ldrh	r3, [r7, #12]
 8001912:	0a1b      	lsrs	r3, r3, #8
 8001914:	b29b      	uxth	r3, r3
 8001916:	b2db      	uxtb	r3, r3
 8001918:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t) (cmd_pec);
 800191a:	89bb      	ldrh	r3, [r7, #12]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	72fb      	strb	r3, [r7, #11]
	 Wakeup_Idle (); //This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
	 output_low(LTC6811_CS);
	 spi_write_array(4,cmd);
	 output_high(LTC6811_CS);
	 */
	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001920:	f7ff fd32 	bl	8001388 <Wakeup_Idle>
	LTC_nCS_Low();
 8001924:	f001 fbca 	bl	80030bc <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001928:	f107 0108 	add.w	r1, r7, #8
 800192c:	2364      	movs	r3, #100	@ 0x64
 800192e:	2204      	movs	r2, #4
 8001930:	4804      	ldr	r0, [pc, #16]	@ (8001944 <LTC_ADAX+0x7c>)
 8001932:	f004 ff3f 	bl	80067b4 <HAL_SPI_Transmit>
	LTC_nCS_High();
 8001936:	f001 fbb5 	bl	80030a4 <LTC_nCS_High>
}
 800193a:	bf00      	nop
 800193c:	3710      	adds	r7, #16
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000204 	.word	0x20000204

08001948 <LTC_POLLADC>:

int32_t LTC_POLLADC() {
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
	uint32_t counter = 0;
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
	uint8_t finished = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	72fb      	strb	r3, [r7, #11]
	uint8_t current_time = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	72bb      	strb	r3, [r7, #10]
	uint8_t cmd[4];
	uint16_t cmd_pec;

	cmd[0] = 0x07;
 800195a:	2307      	movs	r3, #7
 800195c:	713b      	strb	r3, [r7, #4]
	cmd[1] = 0x14;
 800195e:	2314      	movs	r3, #20
 8001960:	717b      	strb	r3, [r7, #5]
	cmd_pec = LTC_Pec15_Calc(2, cmd);
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	4619      	mov	r1, r3
 8001966:	2002      	movs	r0, #2
 8001968:	f000 f834 	bl	80019d4 <LTC_Pec15_Calc>
 800196c:	4603      	mov	r3, r0
 800196e:	813b      	strh	r3, [r7, #8]
	cmd[2] = (uint8_t) (cmd_pec >> 8);
 8001970:	893b      	ldrh	r3, [r7, #8]
 8001972:	0a1b      	lsrs	r3, r3, #8
 8001974:	b29b      	uxth	r3, r3
 8001976:	b2db      	uxtb	r3, r3
 8001978:	71bb      	strb	r3, [r7, #6]
	cmd[3] = (uint8_t) (cmd_pec);
 800197a:	893b      	ldrh	r3, [r7, #8]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	71fb      	strb	r3, [r7, #7]

	Wakeup_Idle(); // This will guarantee that the ltc6811 isoSPI port is awake. This command can be removed.
 8001980:	f7ff fd02 	bl	8001388 <Wakeup_Idle>

	LTC_nCS_Low();
 8001984:	f001 fb9a 	bl	80030bc <LTC_nCS_Low>
	HAL_SPI_Transmit(&hspi1, (uint8_t*) cmd, 4, 100);
 8001988:	1d39      	adds	r1, r7, #4
 800198a:	2364      	movs	r3, #100	@ 0x64
 800198c:	2204      	movs	r2, #4
 800198e:	480f      	ldr	r0, [pc, #60]	@ (80019cc <LTC_POLLADC+0x84>)
 8001990:	f004 ff10 	bl	80067b4 <HAL_SPI_Transmit>

	while ((counter < 200000) && (finished == 0)) {
 8001994:	e00c      	b.n	80019b0 <LTC_POLLADC+0x68>
		current_time = HAL_GetTick();
 8001996:	f001 fe89 	bl	80036ac <HAL_GetTick>
 800199a:	4603      	mov	r3, r0
 800199c:	72bb      	strb	r3, [r7, #10]
		if (current_time > 0) {
 800199e:	7abb      	ldrb	r3, [r7, #10]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d002      	beq.n	80019aa <LTC_POLLADC+0x62>
			finished = 1;
 80019a4:	2301      	movs	r3, #1
 80019a6:	72fb      	strb	r3, [r7, #11]
 80019a8:	e002      	b.n	80019b0 <LTC_POLLADC+0x68>
		} else {
			counter = counter + 10;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	330a      	adds	r3, #10
 80019ae:	60fb      	str	r3, [r7, #12]
	while ((counter < 200000) && (finished == 0)) {
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <LTC_POLLADC+0x88>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d802      	bhi.n	80019be <LTC_POLLADC+0x76>
 80019b8:	7afb      	ldrb	r3, [r7, #11]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d0eb      	beq.n	8001996 <LTC_POLLADC+0x4e>
		}
	}
	LTC_nCS_High();
 80019be:	f001 fb71 	bl	80030a4 <LTC_nCS_High>
	return (counter);
 80019c2:	68fb      	ldr	r3, [r7, #12]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	20000204 	.word	0x20000204
 80019d0:	00030d3f 	.word	0x00030d3f

080019d4 <LTC_Pec15_Calc>:
/**
 * error calculation and handling for poor command use. 
 * @param 	len		Number of bytes that will be used to calculate a PEC
 * @param	data	Array of data that will be used to calculate a PEC
 */
uint16_t LTC_Pec15_Calc(uint8_t len, uint8_t *data) {
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	6039      	str	r1, [r7, #0]
 80019de:	71fb      	strb	r3, [r7, #7]
	uint16_t remainder, addr;
	remainder = 16; // Initialize the PEC to 0x10000
 80019e0:	2310      	movs	r3, #16
 80019e2:	81fb      	strh	r3, [r7, #14]

	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 80019e4:	2300      	movs	r3, #0
 80019e6:	737b      	strb	r3, [r7, #13]
 80019e8:	e017      	b.n	8001a1a <LTC_Pec15_Calc+0x46>
			{
		addr = ((remainder >> 7) ^ data[i]) & 0xff; // calculate PEC table address
 80019ea:	89fb      	ldrh	r3, [r7, #14]
 80019ec:	09db      	lsrs	r3, r3, #7
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	7b7a      	ldrb	r2, [r7, #13]
 80019f2:	6839      	ldr	r1, [r7, #0]
 80019f4:	440a      	add	r2, r1
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	4053      	eors	r3, r2
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	817b      	strh	r3, [r7, #10]
		remainder = (remainder << 8) ^ crc15Table[addr];
 8001a00:	89fb      	ldrh	r3, [r7, #14]
 8001a02:	021b      	lsls	r3, r3, #8
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	897b      	ldrh	r3, [r7, #10]
 8001a08:	490a      	ldr	r1, [pc, #40]	@ (8001a34 <LTC_Pec15_Calc+0x60>)
 8001a0a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	4053      	eors	r3, r2
 8001a12:	81fb      	strh	r3, [r7, #14]
	for (uint8_t i = 0; i < len; i++) // loops for each byte in data array
 8001a14:	7b7b      	ldrb	r3, [r7, #13]
 8001a16:	3301      	adds	r3, #1
 8001a18:	737b      	strb	r3, [r7, #13]
 8001a1a:	7b7a      	ldrb	r2, [r7, #13]
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d3e3      	bcc.n	80019ea <LTC_Pec15_Calc+0x16>
	}

	return (remainder * 2); // The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	b29b      	uxth	r3, r3
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bc80      	pop	{r7}
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	0800923c 	.word	0x0800923c

08001a38 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a48:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a4a:	4a19      	ldr	r2, [pc, #100]	@ (8001ab0 <MX_ADC1_Init+0x78>)
 8001a4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a4e:	4b17      	ldr	r3, [pc, #92]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a54:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a5a:	4b14      	ldr	r3, [pc, #80]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a60:	4b12      	ldr	r3, [pc, #72]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a62:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001a66:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a68:	4b10      	ldr	r3, [pc, #64]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a74:	480d      	ldr	r0, [pc, #52]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a76:	f001 fe47 	bl	8003708 <HAL_ADC_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001a80:	f000 ff9a 	bl	80029b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001a84:	230f      	movs	r3, #15
 8001a86:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	4619      	mov	r1, r3
 8001a94:	4805      	ldr	r0, [pc, #20]	@ (8001aac <MX_ADC1_Init+0x74>)
 8001a96:	f002 f9cd 	bl	8003e34 <HAL_ADC_ConfigChannel>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001aa0:	f000 ff8a 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001aa4:	bf00      	nop
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20000134 	.word	0x20000134
 8001ab0:	40012400 	.word	0x40012400

08001ab4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001aba:	1d3b      	adds	r3, r7, #4
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ac4:	4b18      	ldr	r3, [pc, #96]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001ac6:	4a19      	ldr	r2, [pc, #100]	@ (8001b2c <MX_ADC2_Init+0x78>)
 8001ac8:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001ad0:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001adc:	4b12      	ldr	r3, [pc, #72]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001ade:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001ae2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ae4:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001aea:	4b0f      	ldr	r3, [pc, #60]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001af0:	480d      	ldr	r0, [pc, #52]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001af2:	f001 fe09 	bl	8003708 <HAL_ADC_Init>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001afc:	f000 ff5c 	bl	80029b8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001b00:	230a      	movs	r3, #10
 8001b02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b04:	2301      	movs	r3, #1
 8001b06:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4805      	ldr	r0, [pc, #20]	@ (8001b28 <MX_ADC2_Init+0x74>)
 8001b12:	f002 f98f 	bl	8003e34 <HAL_ADC_ConfigChannel>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001b1c:	f000 ff4c 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b20:	bf00      	nop
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000164 	.word	0x20000164
 8001b2c:	40012800 	.word	0x40012800

08001b30 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	@ 0x28
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 0318 	add.w	r3, r7, #24
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a44      	ldr	r2, [pc, #272]	@ (8001c5c <HAL_ADC_MspInit+0x12c>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d152      	bne.n	8001bf6 <HAL_ADC_MspInit+0xc6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b50:	4b43      	ldr	r3, [pc, #268]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	4a42      	ldr	r2, [pc, #264]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b5a:	6193      	str	r3, [r2, #24]
 8001b5c:	4b40      	ldr	r3, [pc, #256]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b68:	4b3d      	ldr	r3, [pc, #244]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b6a:	699b      	ldr	r3, [r3, #24]
 8001b6c:	4a3c      	ldr	r2, [pc, #240]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b6e:	f043 0310 	orr.w	r3, r3, #16
 8001b72:	6193      	str	r3, [r2, #24]
 8001b74:	4b3a      	ldr	r3, [pc, #232]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0310 	and.w	r3, r3, #16
 8001b7c:	613b      	str	r3, [r7, #16]
 8001b7e:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = MCU_ADC_VSENSE_Pin;
 8001b80:	2320      	movs	r3, #32
 8001b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b84:	2303      	movs	r3, #3
 8001b86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MCU_ADC_VSENSE_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f107 0318 	add.w	r3, r7, #24
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4835      	ldr	r0, [pc, #212]	@ (8001c64 <HAL_ADC_MspInit+0x134>)
 8001b90:	f003 fc46 	bl	8005420 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001b94:	4b34      	ldr	r3, [pc, #208]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001b96:	4a35      	ldr	r2, [pc, #212]	@ (8001c6c <HAL_ADC_MspInit+0x13c>)
 8001b98:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b9a:	4b33      	ldr	r3, [pc, #204]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ba0:	4b31      	ldr	r3, [pc, #196]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ba6:	4b30      	ldr	r3, [pc, #192]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001ba8:	2280      	movs	r2, #128	@ 0x80
 8001baa:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001bac:	4b2e      	ldr	r3, [pc, #184]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bba:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bc2:	4b29      	ldr	r3, [pc, #164]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bc8:	4827      	ldr	r0, [pc, #156]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bca:	f003 f833 	bl	8004c34 <HAL_DMA_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001bd4:	f000 fef0 	bl	80029b8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a23      	ldr	r2, [pc, #140]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001bdc:	621a      	str	r2, [r3, #32]
 8001bde:	4a22      	ldr	r2, [pc, #136]	@ (8001c68 <HAL_ADC_MspInit+0x138>)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2102      	movs	r1, #2
 8001be8:	2012      	movs	r0, #18
 8001bea:	f002 ffec 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001bee:	2012      	movs	r0, #18
 8001bf0:	f003 f805 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001bf4:	e02e      	b.n	8001c54 <HAL_ADC_MspInit+0x124>
  else if(adcHandle->Instance==ADC2)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8001c70 <HAL_ADC_MspInit+0x140>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d129      	bne.n	8001c54 <HAL_ADC_MspInit+0x124>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c00:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	4a16      	ldr	r2, [pc, #88]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c06:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c0a:	6193      	str	r3, [r2, #24]
 8001c0c:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c18:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a10      	ldr	r2, [pc, #64]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c1e:	f043 0310 	orr.w	r3, r3, #16
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_ADC_MspInit+0x130>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0310 	and.w	r3, r3, #16
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001c30:	230f      	movs	r3, #15
 8001c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c34:	2303      	movs	r3, #3
 8001c36:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c38:	f107 0318 	add.w	r3, r7, #24
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4809      	ldr	r0, [pc, #36]	@ (8001c64 <HAL_ADC_MspInit+0x134>)
 8001c40:	f003 fbee 	bl	8005420 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 8001c44:	2200      	movs	r2, #0
 8001c46:	2102      	movs	r1, #2
 8001c48:	2012      	movs	r0, #18
 8001c4a:	f002 ffbc 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001c4e:	2012      	movs	r0, #18
 8001c50:	f002 ffd5 	bl	8004bfe <HAL_NVIC_EnableIRQ>
}
 8001c54:	bf00      	nop
 8001c56:	3728      	adds	r7, #40	@ 0x28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40012400 	.word	0x40012400
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40011000 	.word	0x40011000
 8001c68:	20000194 	.word	0x20000194
 8001c6c:	40020008 	.word	0x40020008
 8001c70:	40012800 	.word	0x40012800

08001c74 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001c78:	4b17      	ldr	r3, [pc, #92]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c7a:	4a18      	ldr	r2, [pc, #96]	@ (8001cdc <MX_CAN1_Init+0x68>)
 8001c7c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c80:	2209      	movs	r2, #9
 8001c82:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001c84:	4b14      	ldr	r3, [pc, #80]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001c8a:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 8001c90:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c92:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c96:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001c98:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001c9a:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8001c9e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001cac:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001cb2:	4b09      	ldr	r3, [pc, #36]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001cb8:	4b07      	ldr	r3, [pc, #28]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001cbe:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001cc4:	4804      	ldr	r0, [pc, #16]	@ (8001cd8 <MX_CAN1_Init+0x64>)
 8001cc6:	f002 fa51 	bl	800416c <HAL_CAN_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001cd0:	f000 fe72 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001cd4:	bf00      	nop
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200001d8 	.word	0x200001d8
 8001cdc:	40006400 	.word	0x40006400

08001ce0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a31      	ldr	r2, [pc, #196]	@ (8001dc0 <HAL_CAN_MspInit+0xe0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d15b      	bne.n	8001db8 <HAL_CAN_MspInit+0xd8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d06:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d0a:	61d3      	str	r3, [r2, #28]
 8001d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d1a:	699b      	ldr	r3, [r3, #24]
 8001d1c:	4a29      	ldr	r2, [pc, #164]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d1e:	f043 0308 	orr.w	r3, r3, #8
 8001d22:	6193      	str	r3, [r2, #24]
 8001d24:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <HAL_CAN_MspInit+0xe4>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0308 	and.w	r3, r3, #8
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d36:	2300      	movs	r3, #0
 8001d38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	4820      	ldr	r0, [pc, #128]	@ (8001dc8 <HAL_CAN_MspInit+0xe8>)
 8001d46:	f003 fb6b 	bl	8005420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d50:	2302      	movs	r3, #2
 8001d52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d54:	2303      	movs	r3, #3
 8001d56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0314 	add.w	r3, r7, #20
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	481a      	ldr	r0, [pc, #104]	@ (8001dc8 <HAL_CAN_MspInit+0xe8>)
 8001d60:	f003 fb5e 	bl	8005420 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001d64:	4b19      	ldr	r3, [pc, #100]	@ (8001dcc <HAL_CAN_MspInit+0xec>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d74:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d82:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <HAL_CAN_MspInit+0xec>)
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2013      	movs	r0, #19
 8001d8e:	f002 ff1a 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d92:	2013      	movs	r0, #19
 8001d94:	f002 ff33 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	2014      	movs	r0, #20
 8001d9e:	f002 ff12 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001da2:	2014      	movs	r0, #20
 8001da4:	f002 ff2b 	bl	8004bfe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001da8:	2200      	movs	r2, #0
 8001daa:	2100      	movs	r1, #0
 8001dac:	2015      	movs	r0, #21
 8001dae:	f002 ff0a 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001db2:	2015      	movs	r0, #21
 8001db4:	f002 ff23 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001db8:	bf00      	nop
 8001dba:	3728      	adds	r7, #40	@ 0x28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40006400 	.word	0x40006400
 8001dc4:	40021000 	.word	0x40021000
 8001dc8:	40010c00 	.word	0x40010c00
 8001dcc:	40010000 	.word	0x40010000

08001dd0 <CAN_Start>:

/* USER CODE BEGIN 1 */

uint8_t CAN_TX_HALT = 0; //halt frag to send it to mailbox

HAL_StatusTypeDef CAN_Start() {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	return HAL_CAN_Start(&hcan1);
 8001dd4:	4802      	ldr	r0, [pc, #8]	@ (8001de0 <CAN_Start+0x10>)
 8001dd6:	f002 fac4 	bl	8004362 <HAL_CAN_Start>
 8001dda:	4603      	mov	r3, r0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	200001d8 	.word	0x200001d8

08001de4 <CAN_Activate>:

HAL_StatusTypeDef CAN_Activate() {
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
    return HAL_CAN_ActivateNotification(&hcan1,  CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY);
 8001de8:	2103      	movs	r1, #3
 8001dea:	4803      	ldr	r0, [pc, #12]	@ (8001df8 <CAN_Activate+0x14>)
 8001dec:	f002 fbcc 	bl	8004588 <HAL_CAN_ActivateNotification>
 8001df0:	4603      	mov	r3, r0
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200001d8 	.word	0x200001d8

08001dfc <CAN_Send>:

HAL_StatusTypeDef CAN_Send(CANMessage *ptr) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
	while(CAN_TX_HALT == 1){
 8001e04:	e006      	b.n	8001e14 <CAN_Send+0x18>
		HAL_Delay(1);
 8001e06:	2001      	movs	r0, #1
 8001e08:	f001 fc5a 	bl	80036c0 <HAL_Delay>
		if(CAN_TX_HALT == 0){
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	@ (8001e3c <CAN_Send+0x40>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d004      	beq.n	8001e1e <CAN_Send+0x22>
	while(CAN_TX_HALT == 1){
 8001e14:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <CAN_Send+0x40>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d0f4      	beq.n	8001e06 <CAN_Send+0xa>
 8001e1c:	e000      	b.n	8001e20 <CAN_Send+0x24>
			break;
 8001e1e:	bf00      	nop
		}
	}
	return HAL_CAN_AddTxMessage(&hcan1, &ptr->TxHeader, (uint8_t*) ptr->data,&ptr->TxMailbox);
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f103 021c 	add.w	r2, r3, #28
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3318      	adds	r3, #24
 8001e2c:	4804      	ldr	r0, [pc, #16]	@ (8001e40 <CAN_Send+0x44>)
 8001e2e:	f002 fadc 	bl	80043ea <HAL_CAN_AddTxMessage>
 8001e32:	4603      	mov	r3, r0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3708      	adds	r7, #8
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	20000200 	.word	0x20000200
 8001e40:	200001d8 	.word	0x200001d8

08001e44 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	CAN_TX_HALT = 0;
 8001e4c:	4b03      	ldr	r3, [pc, #12]	@ (8001e5c <HAL_CAN_TxMailbox0CompleteCallback+0x18>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr
 8001e5c:	20000200 	.word	0x20000200

08001e60 <CAN_SettingsInit>:

void CAN_SettingsInit(CANMessage *ptr) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
	CAN_Start();
 8001e68:	f7ff ffb2 	bl	8001dd0 <CAN_Start>
	CAN_Activate();
 8001e6c:	f7ff ffba 	bl	8001de4 <CAN_Activate>
	ptr->TxHeader.IDE = CAN_ID_STD;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	609a      	str	r2, [r3, #8]
	ptr->TxHeader.StdId = 0x00;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
	ptr->TxHeader.RTR = CAN_RTR_DATA;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	60da      	str	r2, [r3, #12]
	ptr->TxHeader.DLC = 8;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2208      	movs	r2, #8
 8001e86:	611a      	str	r2, [r3, #16]
}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <Set_CAN_Id>:

void Set_CAN_Id(CANMessage *ptr, uint32_t id) {
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
	ptr->TxHeader.StdId = id;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	601a      	str	r2, [r3, #0]
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bc80      	pop	{r7}
 8001ea8:	4770      	bx	lr
	...

08001eac <CAN_Send_Voltage>:

void CAN_Send_Voltage(CANMessage *ptr, uint16_t *read_volt) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x630;
 8001eb6:	f44f 63c6 	mov.w	r3, #1584	@ 0x630
 8001eba:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 8001ebc:	8afb      	ldrh	r3, [r7, #22]
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7ff ffe5 	bl	8001e90 <Set_CAN_Id>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	613b      	str	r3, [r7, #16]
 8001eca:	e074      	b.n	8001fb6 <CAN_Send_Voltage+0x10a>
		if (i % 4 == 0) {
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d156      	bne.n	8001f84 <CAN_Send_Voltage+0xd8>
			uint8_t temp_volt = i;
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	73fb      	strb	r3, [r7, #15]
			ptr->data[0] = read_volt[temp_volt];
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_volt[temp_volt] >> 8;
 8001eea:	7bfb      	ldrb	r3, [r7, #15]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	0a1b      	lsrs	r3, r3, #8
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
 8001f00:	3301      	adds	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
			ptr->data[2] = read_volt[temp_volt];
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
 8001f06:	005b      	lsls	r3, r3, #1
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_volt[temp_volt] >> 8;
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	881b      	ldrh	r3, [r3, #0]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	73fb      	strb	r3, [r7, #15]
			ptr->data[4] = read_volt[temp_volt];
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	4413      	add	r3, r2
 8001f36:	881b      	ldrh	r3, [r3, #0]
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_volt[temp_volt] >> 8;
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	683a      	ldr	r2, [r7, #0]
 8001f46:	4413      	add	r3, r2
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	0a1b      	lsrs	r3, r3, #8
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	b2da      	uxtb	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 8001f56:	7bfb      	ldrb	r3, [r7, #15]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	73fb      	strb	r3, [r7, #15]
			ptr->data[6] = read_volt[temp_volt];
 8001f5c:	7bfb      	ldrb	r3, [r7, #15]
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	4413      	add	r3, r2
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_volt[temp_volt] >> 8;
 8001f6e:	7bfb      	ldrb	r3, [r7, #15]
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	4413      	add	r3, r2
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	0a1b      	lsrs	r3, r3, #8
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	dd0c      	ble.n	8001fa4 <CAN_Send_Voltage+0xf8>
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	f003 0303 	and.w	r3, r3, #3
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d107      	bne.n	8001fa4 <CAN_Send_Voltage+0xf8>
			CAN_ID = CAN_ID + 0x01;
 8001f94:	8afb      	ldrh	r3, [r7, #22]
 8001f96:	3301      	adds	r3, #1
 8001f98:	82fb      	strh	r3, [r7, #22]
			Set_CAN_Id(ptr, CAN_ID);
 8001f9a:	8afb      	ldrh	r3, [r7, #22]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff ff76 	bl	8001e90 <Set_CAN_Id>
		}
		CAN_Send(ptr);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff ff29 	bl	8001dfc <CAN_Send>
		printf("voltage\n");
 8001faa:	4807      	ldr	r0, [pc, #28]	@ (8001fc8 <CAN_Send_Voltage+0x11c>)
 8001fac:	f006 fb9a 	bl	80086e4 <puts>
	for (int i = 0; i < NUM_CELLS; i++) {
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	613b      	str	r3, [r7, #16]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	2b5f      	cmp	r3, #95	@ 0x5f
 8001fba:	dd87      	ble.n	8001ecc <CAN_Send_Voltage+0x20>
	}
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	0800920c 	.word	0x0800920c

08001fcc <CAN_Send_Temperature>:

void CAN_Send_Temperature(CANMessage *ptr, uint16_t *read_temp) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x680;
 8001fd6:	f44f 63d0 	mov.w	r3, #1664	@ 0x680
 8001fda:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 8001fdc:	89fb      	ldrh	r3, [r7, #14]
 8001fde:	4619      	mov	r1, r3
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ff55 	bl	8001e90 <Set_CAN_Id>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	737b      	strb	r3, [r7, #13]
 8001fea:	e076      	b.n	80020da <CAN_Send_Temperature+0x10e>
		if (i % 4 == 0) {
 8001fec:	7b7b      	ldrb	r3, [r7, #13]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d156      	bne.n	80020a6 <CAN_Send_Temperature+0xda>
			uint8_t temp_volt = i;
 8001ff8:	7b7b      	ldrb	r3, [r7, #13]
 8001ffa:	733b      	strb	r3, [r7, #12]
			ptr->data[0] = read_temp[temp_volt];
 8001ffc:	7b3b      	ldrb	r3, [r7, #12]
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	4413      	add	r3, r2
 8002004:	881b      	ldrh	r3, [r3, #0]
 8002006:	b2da      	uxtb	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	771a      	strb	r2, [r3, #28]
			ptr->data[1] = read_temp[temp_volt] >> 8;
 800200c:	7b3b      	ldrb	r3, [r7, #12]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	683a      	ldr	r2, [r7, #0]
 8002012:	4413      	add	r3, r2
 8002014:	881b      	ldrh	r3, [r3, #0]
 8002016:	0a1b      	lsrs	r3, r3, #8
 8002018:	b29b      	uxth	r3, r3
 800201a:	b2da      	uxtb	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	775a      	strb	r2, [r3, #29]
			temp_volt += 1;
 8002020:	7b3b      	ldrb	r3, [r7, #12]
 8002022:	3301      	adds	r3, #1
 8002024:	733b      	strb	r3, [r7, #12]
			ptr->data[2] = read_temp[temp_volt];
 8002026:	7b3b      	ldrb	r3, [r7, #12]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	4413      	add	r3, r2
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	b2da      	uxtb	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	779a      	strb	r2, [r3, #30]
			ptr->data[3] = read_temp[temp_volt] >> 8;
 8002036:	7b3b      	ldrb	r3, [r7, #12]
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	683a      	ldr	r2, [r7, #0]
 800203c:	4413      	add	r3, r2
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	0a1b      	lsrs	r3, r3, #8
 8002042:	b29b      	uxth	r3, r3
 8002044:	b2da      	uxtb	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	77da      	strb	r2, [r3, #31]
			temp_volt += 1;
 800204a:	7b3b      	ldrb	r3, [r7, #12]
 800204c:	3301      	adds	r3, #1
 800204e:	733b      	strb	r3, [r7, #12]
			ptr->data[4] = read_temp[temp_volt];
 8002050:	7b3b      	ldrb	r3, [r7, #12]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	683a      	ldr	r2, [r7, #0]
 8002056:	4413      	add	r3, r2
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	b2da      	uxtb	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f883 2020 	strb.w	r2, [r3, #32]
			ptr->data[5] = read_temp[temp_volt] >> 8;
 8002062:	7b3b      	ldrb	r3, [r7, #12]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	4413      	add	r3, r2
 800206a:	881b      	ldrh	r3, [r3, #0]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	b29b      	uxth	r3, r3
 8002070:	b2da      	uxtb	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
			temp_volt += 1;
 8002078:	7b3b      	ldrb	r3, [r7, #12]
 800207a:	3301      	adds	r3, #1
 800207c:	733b      	strb	r3, [r7, #12]
			ptr->data[6] = read_temp[temp_volt];
 800207e:	7b3b      	ldrb	r3, [r7, #12]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	683a      	ldr	r2, [r7, #0]
 8002084:	4413      	add	r3, r2
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	b2da      	uxtb	r2, r3
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			ptr->data[7] = read_temp[temp_volt] >> 8;
 8002090:	7b3b      	ldrb	r3, [r7, #12]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	4413      	add	r3, r2
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	b29b      	uxth	r3, r3
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (i > 0 && i % 4 == 0) {
 80020a6:	7b7b      	ldrb	r3, [r7, #13]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00d      	beq.n	80020c8 <CAN_Send_Temperature+0xfc>
 80020ac:	7b7b      	ldrb	r3, [r7, #13]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d107      	bne.n	80020c8 <CAN_Send_Temperature+0xfc>
			CAN_ID = CAN_ID + 0x01;
 80020b8:	89fb      	ldrh	r3, [r7, #14]
 80020ba:	3301      	adds	r3, #1
 80020bc:	81fb      	strh	r3, [r7, #14]
			Set_CAN_Id(ptr, CAN_ID);
 80020be:	89fb      	ldrh	r3, [r7, #14]
 80020c0:	4619      	mov	r1, r3
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f7ff fee4 	bl	8001e90 <Set_CAN_Id>
		}
	CAN_Send(ptr);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f7ff fe97 	bl	8001dfc <CAN_Send>
	printf("Temperature\n");
 80020ce:	4807      	ldr	r0, [pc, #28]	@ (80020ec <CAN_Send_Temperature+0x120>)
 80020d0:	f006 fb08 	bl	80086e4 <puts>
	for (uint8_t i = 0; i < NUM_THERM_TOTAL; i++) {
 80020d4:	7b7b      	ldrb	r3, [r7, #13]
 80020d6:	3301      	adds	r3, #1
 80020d8:	737b      	strb	r3, [r7, #13]
 80020da:	7b7b      	ldrb	r3, [r7, #13]
 80020dc:	2b5f      	cmp	r3, #95	@ 0x5f
 80020de:	d985      	bls.n	8001fec <CAN_Send_Temperature+0x20>
	}
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	08009214 	.word	0x08009214

080020f0 <CAN_Send_Cell_Summary>:

void CAN_Send_Cell_Summary(CANMessage *ptr, struct batteryModule *batt) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	uint16_t CAN_ID = 0x622;
 80020fa:	f240 6322 	movw	r3, #1570	@ 0x622
 80020fe:	81fb      	strh	r3, [r7, #14]
	Set_CAN_Id(ptr, CAN_ID);
 8002100:	89fb      	ldrh	r3, [r7, #14]
 8002102:	4619      	mov	r1, r3
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f7ff fec3 	bl	8001e90 <Set_CAN_Id>

	ptr->data[0] = batt->cell_volt_highest;
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002110:	b2da      	uxtb	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = (batt->cell_volt_highest) >> 8;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 800211c:	0a1b      	lsrs	r3, r3, #8
 800211e:	b29b      	uxth	r3, r3
 8002120:	b2da      	uxtb	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = batt->cell_volt_lowest;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 800212c:	b2da      	uxtb	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = (batt->cell_volt_lowest) >> 8;
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002138:	0a1b      	lsrs	r3, r3, #8
 800213a:	b29b      	uxth	r3, r3
 800213c:	b2da      	uxtb	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = batt->cell_temp_highest;
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002148:	b2da      	uxtb	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->cell_temp_highest) >> 8;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002156:	0a1b      	lsrs	r3, r3, #8
 8002158:	b29b      	uxth	r3, r3
 800215a:	b2da      	uxtb	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = batt->cell_temp_lowest;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002168:	b2da      	uxtb	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	ptr->data[7] = (batt->cell_temp_lowest) >> 8;
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002176:	0a1b      	lsrs	r3, r3, #8
 8002178:	b29b      	uxth	r3, r3
 800217a:	b2da      	uxtb	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	CAN_Send(ptr);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7ff fe3a 	bl	8001dfc <CAN_Send>
	printf("Summary\n");
 8002188:	4803      	ldr	r0, [pc, #12]	@ (8002198 <CAN_Send_Cell_Summary+0xa8>)
 800218a:	f006 faab 	bl	80086e4 <puts>
}
 800218e:	bf00      	nop
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	08009220 	.word	0x08009220

0800219c <CAN_Send_Safety_Checker>:

void CAN_Send_Safety_Checker(CANMessage *ptr, struct batteryModule *batt, uint8_t *faults,
		uint8_t *warnings, uint8_t *states) {
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	603b      	str	r3, [r7, #0]
	uint16_t CAN_ID = 0x600;
 80021aa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021ae:	82fb      	strh	r3, [r7, #22]
	Set_CAN_Id(ptr, CAN_ID);
 80021b0:	8afb      	ldrh	r3, [r7, #22]
 80021b2:	4619      	mov	r1, r3
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f7ff fe6b 	bl	8001e90 <Set_CAN_Id>
	ptr->data[0] = *faults;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	781a      	ldrb	r2, [r3, #0]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	771a      	strb	r2, [r3, #28]
	ptr->data[1] = *warnings;
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	781a      	ldrb	r2, [r3, #0]
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	775a      	strb	r2, [r3, #29]
	ptr->data[2] = *states;
 80021ca:	6a3b      	ldr	r3, [r7, #32]
 80021cc:	781a      	ldrb	r2, [r3, #0]
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	779a      	strb	r2, [r3, #30]
	ptr->data[3] = batt->pack_voltage;
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	77da      	strb	r2, [r3, #31]
	ptr->data[4] = (batt->pack_voltage) >> 8;
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	b2da      	uxtb	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f883 2020 	strb.w	r2, [r3, #32]
	ptr->data[5] = (batt->pack_voltage) >> 16;
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 80021f4:	0c1b      	lsrs	r3, r3, #16
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ptr->data[6] = (batt->pack_voltage) >> 24;
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002204:	0e1b      	lsrs	r3, r3, #24
 8002206:	b2da      	uxtb	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	CAN_Send(ptr);
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f7ff fdf4 	bl	8001dfc <CAN_Send>
	printf("Faults\n");
 8002214:	4803      	ldr	r0, [pc, #12]	@ (8002224 <CAN_Send_Safety_Checker+0x88>)
 8002216:	f006 fa65 	bl	80086e4 <puts>
}
 800221a:	bf00      	nop
 800221c:	3718      	adds	r7, #24
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	08009228 	.word	0x08009228

08002228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800222c:	4b04      	ldr	r3, [pc, #16]	@ (8002240 <__NVIC_GetPriorityGrouping+0x18>)
 800222e:	68db      	ldr	r3, [r3, #12]
 8002230:	0a1b      	lsrs	r3, r3, #8
 8002232:	f003 0307 	and.w	r3, r3, #7
}
 8002236:	4618      	mov	r0, r3
 8002238:	46bd      	mov	sp, r7
 800223a:	bc80      	pop	{r7}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	e000ed00 	.word	0xe000ed00

08002244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	2b00      	cmp	r3, #0
 8002254:	db0b      	blt.n	800226e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	f003 021f 	and.w	r2, r3, #31
 800225c:	4906      	ldr	r1, [pc, #24]	@ (8002278 <__NVIC_EnableIRQ+0x34>)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	2001      	movs	r0, #1
 8002266:	fa00 f202 	lsl.w	r2, r0, r2
 800226a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228c:	2b00      	cmp	r3, #0
 800228e:	db0a      	blt.n	80022a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	b2da      	uxtb	r2, r3
 8002294:	490c      	ldr	r1, [pc, #48]	@ (80022c8 <__NVIC_SetPriority+0x4c>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	0112      	lsls	r2, r2, #4
 800229c:	b2d2      	uxtb	r2, r2
 800229e:	440b      	add	r3, r1
 80022a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022a4:	e00a      	b.n	80022bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	b2da      	uxtb	r2, r3
 80022aa:	4908      	ldr	r1, [pc, #32]	@ (80022cc <__NVIC_SetPriority+0x50>)
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	f003 030f 	and.w	r3, r3, #15
 80022b2:	3b04      	subs	r3, #4
 80022b4:	0112      	lsls	r2, r2, #4
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	440b      	add	r3, r1
 80022ba:	761a      	strb	r2, [r3, #24]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	e000e100 	.word	0xe000e100
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b089      	sub	sp, #36	@ 0x24
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	60f8      	str	r0, [r7, #12]
 80022d8:	60b9      	str	r1, [r7, #8]
 80022da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f003 0307 	and.w	r3, r3, #7
 80022e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f1c3 0307 	rsb	r3, r3, #7
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	bf28      	it	cs
 80022ee:	2304      	movcs	r3, #4
 80022f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3304      	adds	r3, #4
 80022f6:	2b06      	cmp	r3, #6
 80022f8:	d902      	bls.n	8002300 <NVIC_EncodePriority+0x30>
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	3b03      	subs	r3, #3
 80022fe:	e000      	b.n	8002302 <NVIC_EncodePriority+0x32>
 8002300:	2300      	movs	r3, #0
 8002302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002304:	f04f 32ff 	mov.w	r2, #4294967295
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	401a      	ands	r2, r3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002318:	f04f 31ff 	mov.w	r1, #4294967295
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa01 f303 	lsl.w	r3, r1, r3
 8002322:	43d9      	mvns	r1, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002328:	4313      	orrs	r3, r2
         );
}
 800232a:	4618      	mov	r0, r3
 800232c:	3724      	adds	r7, #36	@ 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800233a:	4b20      	ldr	r3, [pc, #128]	@ (80023bc <MX_DMA_Init+0x88>)
 800233c:	695b      	ldr	r3, [r3, #20]
 800233e:	4a1f      	ldr	r2, [pc, #124]	@ (80023bc <MX_DMA_Init+0x88>)
 8002340:	f043 0301 	orr.w	r3, r3, #1
 8002344:	6153      	str	r3, [r2, #20]
 8002346:	4b1d      	ldr	r3, [pc, #116]	@ (80023bc <MX_DMA_Init+0x88>)
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	607b      	str	r3, [r7, #4]
 8002350:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8002352:	2200      	movs	r2, #0
 8002354:	2101      	movs	r1, #1
 8002356:	200b      	movs	r0, #11
 8002358:	f002 fc35 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800235c:	200b      	movs	r0, #11
 800235e:	f002 fc4e 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 3, 0);
 8002362:	2200      	movs	r2, #0
 8002364:	2103      	movs	r1, #3
 8002366:	200c      	movs	r0, #12
 8002368:	f002 fc2d 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800236c:	200c      	movs	r0, #12
 800236e:	f002 fc46 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 3, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2103      	movs	r1, #3
 8002376:	200d      	movs	r0, #13
 8002378:	f002 fc25 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800237c:	200d      	movs	r0, #13
 800237e:	f002 fc3e 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2102      	movs	r1, #2
 8002386:	200e      	movs	r0, #14
 8002388:	f002 fc1d 	bl	8004bc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800238c:	200e      	movs	r0, #14
 800238e:	f002 fc36 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1, 0));
 8002392:	f7ff ff49 	bl	8002228 <__NVIC_GetPriorityGrouping>
 8002396:	4603      	mov	r3, r0
 8002398:	2200      	movs	r2, #0
 800239a:	2101      	movs	r1, #1
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ff97 	bl	80022d0 <NVIC_EncodePriority>
 80023a2:	4603      	mov	r3, r0
 80023a4:	4619      	mov	r1, r3
 80023a6:	200f      	movs	r0, #15
 80023a8:	f7ff ff68 	bl	800227c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80023ac:	200f      	movs	r0, #15
 80023ae:	f7ff ff49 	bl	8002244 <__NVIC_EnableIRQ>

}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40021000 	.word	0x40021000

080023c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b088      	sub	sp, #32
 80023c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c6:	f107 0310 	add.w	r3, r7, #16
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023d4:	4b36      	ldr	r3, [pc, #216]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	4a35      	ldr	r2, [pc, #212]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023da:	f043 0320 	orr.w	r3, r3, #32
 80023de:	6193      	str	r3, [r2, #24]
 80023e0:	4b33      	ldr	r3, [pc, #204]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f003 0320 	and.w	r3, r3, #32
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ec:	4b30      	ldr	r3, [pc, #192]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	4a2f      	ldr	r2, [pc, #188]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023f2:	f043 0310 	orr.w	r3, r3, #16
 80023f6:	6193      	str	r3, [r2, #24]
 80023f8:	4b2d      	ldr	r3, [pc, #180]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	f003 0310 	and.w	r3, r3, #16
 8002400:	60bb      	str	r3, [r7, #8]
 8002402:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002404:	4b2a      	ldr	r3, [pc, #168]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	4a29      	ldr	r2, [pc, #164]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 800240a:	f043 0304 	orr.w	r3, r3, #4
 800240e:	6193      	str	r3, [r2, #24]
 8002410:	4b27      	ldr	r3, [pc, #156]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	607b      	str	r3, [r7, #4]
 800241a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800241c:	4b24      	ldr	r3, [pc, #144]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	4a23      	ldr	r2, [pc, #140]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 8002422:	f043 0308 	orr.w	r3, r3, #8
 8002426:	6193      	str	r3, [r2, #24]
 8002428:	4b21      	ldr	r3, [pc, #132]	@ (80024b0 <MX_GPIO_Init+0xf0>)
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	603b      	str	r3, [r7, #0]
 8002432:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET);
 8002434:	2200      	movs	r2, #0
 8002436:	2110      	movs	r1, #16
 8002438:	481e      	ldr	r0, [pc, #120]	@ (80024b4 <MX_GPIO_Init+0xf4>)
 800243a:	f003 f975 	bl	8005728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 800243e:	2200      	movs	r2, #0
 8002440:	2102      	movs	r1, #2
 8002442:	481d      	ldr	r0, [pc, #116]	@ (80024b8 <MX_GPIO_Init+0xf8>)
 8002444:	f003 f970 	bl	8005728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_HEARTBEAT_LED_GPIO_Port, MCU_HEARTBEAT_LED_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	2140      	movs	r1, #64	@ 0x40
 800244c:	481b      	ldr	r0, [pc, #108]	@ (80024bc <MX_GPIO_Init+0xfc>)
 800244e:	f003 f96b 	bl	8005728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LTC_nCS_Pin */
  GPIO_InitStruct.Pin = LTC_nCS_Pin;
 8002452:	2310      	movs	r3, #16
 8002454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002456:	2301      	movs	r3, #1
 8002458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245e:	2302      	movs	r3, #2
 8002460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LTC_nCS_GPIO_Port, &GPIO_InitStruct);
 8002462:	f107 0310 	add.w	r3, r7, #16
 8002466:	4619      	mov	r1, r3
 8002468:	4812      	ldr	r0, [pc, #72]	@ (80024b4 <MX_GPIO_Init+0xf4>)
 800246a:	f002 ffd9 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_SHUTDOWN_SIGNAL_Pin */
  GPIO_InitStruct.Pin = MCU_SHUTDOWN_SIGNAL_Pin;
 800246e:	2302      	movs	r3, #2
 8002470:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002472:	2301      	movs	r3, #1
 8002474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2302      	movs	r3, #2
 800247c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_SHUTDOWN_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 800247e:	f107 0310 	add.w	r3, r7, #16
 8002482:	4619      	mov	r1, r3
 8002484:	480c      	ldr	r0, [pc, #48]	@ (80024b8 <MX_GPIO_Init+0xf8>)
 8002486:	f002 ffcb 	bl	8005420 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_HEARTBEAT_LED_Pin */
  GPIO_InitStruct.Pin = MCU_HEARTBEAT_LED_Pin;
 800248a:	2340      	movs	r3, #64	@ 0x40
 800248c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248e:	2301      	movs	r3, #1
 8002490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2302      	movs	r3, #2
 8002498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_HEARTBEAT_LED_GPIO_Port, &GPIO_InitStruct);
 800249a:	f107 0310 	add.w	r3, r7, #16
 800249e:	4619      	mov	r1, r3
 80024a0:	4806      	ldr	r0, [pc, #24]	@ (80024bc <MX_GPIO_Init+0xfc>)
 80024a2:	f002 ffbd 	bl	8005420 <HAL_GPIO_Init>

}
 80024a6:	bf00      	nop
 80024a8:	3720      	adds	r7, #32
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40010800 	.word	0x40010800
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40011000 	.word	0x40011000

080024c0 <ReadHVInput>:
	#include "hv.h"
	#include "adc.h"
	#include "main.h"

	void ReadHVInput(uint32_t *read_volt_HV) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
		uint32_t adcValue = 0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	617b      	str	r3, [r7, #20]

		HAL_ADC_Start(&hadc1);//start adc with adc1
 80024cc:	481e      	ldr	r0, [pc, #120]	@ (8002548 <ReadHVInput+0x88>)
 80024ce:	f001 f9f3 	bl	80038b8 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80024d2:	f04f 31ff 	mov.w	r1, #4294967295
 80024d6:	481c      	ldr	r0, [pc, #112]	@ (8002548 <ReadHVInput+0x88>)
 80024d8:	f001 fac8 	bl	8003a6c <HAL_ADC_PollForConversion>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d103      	bne.n	80024ea <ReadHVInput+0x2a>
			adcValue = HAL_ADC_GetValue(&hadc1);//get adc value and store it in adcValue
 80024e2:	4819      	ldr	r0, [pc, #100]	@ (8002548 <ReadHVInput+0x88>)
 80024e4:	f001 fbc8 	bl	8003c78 <HAL_ADC_GetValue>
 80024e8:	6178      	str	r0, [r7, #20]
		}
		HAL_ADC_Stop(&hadc1);//stop adc
 80024ea:	4817      	ldr	r0, [pc, #92]	@ (8002548 <ReadHVInput+0x88>)
 80024ec:	f001 fa92 	bl	8003a14 <HAL_ADC_Stop>

		//calculate voltage based on  resolution and gain on opamp, voltage divider ratio
		float adcVoltage = ((float)adcValue / ADC_RESOLUTION) * V_REF;
 80024f0:	6978      	ldr	r0, [r7, #20]
 80024f2:	f7fe fc0b 	bl	8000d0c <__aeabi_ui2f>
 80024f6:	4603      	mov	r3, r0
 80024f8:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe fd11 	bl	8000f24 <__aeabi_fdiv>
 8002502:	4603      	mov	r3, r0
 8002504:	4911      	ldr	r1, [pc, #68]	@ (800254c <ReadHVInput+0x8c>)
 8002506:	4618      	mov	r0, r3
 8002508:	f7fe fc58 	bl	8000dbc <__aeabi_fmul>
 800250c:	4603      	mov	r3, r0
 800250e:	613b      	str	r3, [r7, #16]
		float amcOutput = adcVoltage / GAIN_TLV9001;
 8002510:	490f      	ldr	r1, [pc, #60]	@ (8002550 <ReadHVInput+0x90>)
 8002512:	6938      	ldr	r0, [r7, #16]
 8002514:	f7fe fd06 	bl	8000f24 <__aeabi_fdiv>
 8002518:	4603      	mov	r3, r0
 800251a:	60fb      	str	r3, [r7, #12]
		float hvInput = amcOutput * DIVIDER_RATIO;
 800251c:	490d      	ldr	r1, [pc, #52]	@ (8002554 <ReadHVInput+0x94>)
 800251e:	68f8      	ldr	r0, [r7, #12]
 8002520:	f7fe fc4c 	bl	8000dbc <__aeabi_fmul>
 8002524:	4603      	mov	r3, r0
 8002526:	490c      	ldr	r1, [pc, #48]	@ (8002558 <ReadHVInput+0x98>)
 8002528:	4618      	mov	r0, r3
 800252a:	f7fe fcfb 	bl	8000f24 <__aeabi_fdiv>
 800252e:	4603      	mov	r3, r0
 8002530:	60bb      	str	r3, [r7, #8]

		*read_volt_HV = (uint32_t)(hvInput);
 8002532:	68b8      	ldr	r0, [r7, #8]
 8002534:	f7fe fd92 	bl	800105c <__aeabi_f2uiz>
 8002538:	4602      	mov	r2, r0
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	601a      	str	r2, [r3, #0]
	}
 800253e:	bf00      	nop
 8002540:	3718      	adds	r7, #24
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	20000134 	.word	0x20000134
 800254c:	40533333 	.word	0x40533333
 8002550:	3fca3d71 	.word	0x3fca3d71
 8002554:	49aae7e0 	.word	0x49aae7e0
 8002558:	45d4d000 	.word	0x45d4d000

0800255c <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint8_t BMS_MUX_PAUSE[2][6] = { { 0x69, 0x28, 0x0F, 0x09, 0x7F, 0xF9 }, {
		0x69, 0x08, 0x0F, 0x09, 0x7F, 0xF9 } };

int _write(int file, char *ptr, int len) {					//over writing printf() for UART
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	b29a      	uxth	r2, r3
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	4804      	ldr	r0, [pc, #16]	@ (8002584 <_write+0x28>)
 8002574:	f005 f9d8 	bl	8007928 <HAL_UART_Transmit>
    return len;
 8002578:	687b      	ldr	r3, [r7, #4]
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	20000330 	.word	0x20000330

08002588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002588:	b590      	push	{r4, r7, lr}
 800258a:	f5ad 7d47 	sub.w	sp, sp, #796	@ 0x31c
 800258e:	af04      	add	r7, sp, #16
	GpioTimePacket tp_led_heartbeat;
	TimerPacket timerpacket_ltc;

	batteryModule modPackInfo;
	CANMessage msg;
	uint8_t safetyFaults = 0;
 8002590:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002594:	f2a3 3301 	subw	r3, r3, #769	@ 0x301
 8002598:	2200      	movs	r2, #0
 800259a:	701a      	strb	r2, [r3, #0]
	uint8_t safetyWarnings = 0;
 800259c:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80025a0:	f2a3 3302 	subw	r3, r3, #770	@ 0x302
 80025a4:	2200      	movs	r2, #0
 80025a6:	701a      	strb	r2, [r3, #0]
	uint8_t safetyStates = 0;
 80025a8:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80025ac:	f2a3 3303 	subw	r3, r3, #771	@ 0x303
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b4:	f001 f822 	bl	80035fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b8:	f000 f924 	bl	8002804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025bc:	f7ff ff00 	bl	80023c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80025c0:	f7ff feb8 	bl	8002334 <MX_DMA_Init>
  MX_ADC1_Init();
 80025c4:	f7ff fa38 	bl	8001a38 <MX_ADC1_Init>
  MX_ADC2_Init();
 80025c8:	f7ff fa74 	bl	8001ab4 <MX_ADC2_Init>
  MX_TIM7_Init();
 80025cc:	f000 feec 	bl	80033a8 <MX_TIM7_Init>
  MX_SPI1_Init();
 80025d0:	f000 fc88 	bl	8002ee4 <MX_SPI1_Init>
  MX_CAN1_Init();
 80025d4:	f7ff fb4e 	bl	8001c74 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 80025d8:	f000 ff42 	bl	8003460 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	CAN_SettingsInit(&msg); // Start CAN at 0x00
 80025dc:	f107 0308 	add.w	r3, r7, #8
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff fc3d 	bl	8001e60 <CAN_SettingsInit>
	//Start timer
	GpioTimePacket_Init(&tp_led_heartbeat, MCU_HEARTBEAT_LED_GPIO_Port,
 80025e6:	f507 733d 	add.w	r3, r7, #756	@ 0x2f4
 80025ea:	2240      	movs	r2, #64	@ 0x40
 80025ec:	4981      	ldr	r1, [pc, #516]	@ (80027f4 <main+0x26c>)
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f972 	bl	80028d8 <GpioTimePacket_Init>
	MCU_HEARTBEAT_LED_Pin);
	TimerPacket_Init(&timerpacket_ltc, LTC_DELAY);
 80025f4:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80025f8:	210a      	movs	r1, #10
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f9ac 	bl	8002958 <TimerPacket_Init>
	//Pull SPI1 nCS HIGH (deselect)
	LTC_nCS_High();
 8002600:	f000 fd50 	bl	80030a4 <LTC_nCS_High>

//	//Sending a fault signal and reseting it
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002604:	2201      	movs	r2, #1
 8002606:	2102      	movs	r1, #2
 8002608:	487b      	ldr	r0, [pc, #492]	@ (80027f8 <main+0x270>)
 800260a:	f003 f88d 	bl	8005728 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800260e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002612:	f001 f855 	bl	80036c0 <HAL_Delay>
	HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_RESET);
 8002616:	2200      	movs	r2, #0
 8002618:	2102      	movs	r1, #2
 800261a:	4877      	ldr	r0, [pc, #476]	@ (80027f8 <main+0x270>)
 800261c:	f003 f884 	bl	8005728 <HAL_GPIO_WritePin>

	//initializing variables
	uint8_t tempindex = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
	uint8_t indexpause = 8;
 8002626:	2308      	movs	r3, #8
 8002628:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
	uint8_t low_volt_hysteresis = 0;
 800262c:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002630:	f5a3 7341 	sub.w	r3, r3, #772	@ 0x304
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
	uint8_t high_volt_hysteresis = 0;
 8002638:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800263c:	f2a3 3305 	subw	r3, r3, #773	@ 0x305
 8002640:	2200      	movs	r2, #0
 8002642:	701a      	strb	r2, [r3, #0]
	uint8_t cell_imbalance_hysteresis = 0;
 8002644:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8002648:	f2a3 3306 	subw	r3, r3, #774	@ 0x306
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]

	//reading cell voltages
	Wakeup_Sleep();
 8002650:	f7fe feba 	bl	80013c8 <Wakeup_Sleep>
	Read_Volt(modPackInfo.cell_volt);
 8002654:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002658:	4618      	mov	r0, r3
 800265a:	f000 fa37 	bl	8002acc <Read_Volt>

	//reading cell temperatures
	Wakeup_Sleep();
 800265e:	f7fe feb3 	bl	80013c8 <Wakeup_Sleep>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 8002662:	f897 3307 	ldrb.w	r3, [r7, #775]	@ 0x307
 8002666:	f887 3305 	strb.w	r3, [r7, #773]	@ 0x305
 800266a:	e016      	b.n	800269a <main+0x112>
		Wakeup_Idle();
 800266c:	f7fe fe8c 	bl	8001388 <Wakeup_Idle>
		Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 8002670:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002674:	f503 7217 	add.w	r2, r3, #604	@ 0x25c
 8002678:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800267c:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8002680:	f897 3305 	ldrb.w	r3, [r7, #773]	@ 0x305
 8002684:	4618      	mov	r0, r3
 8002686:	f000 fa35 	bl	8002af4 <Read_Temp>
		HAL_Delay(3);
 800268a:	2003      	movs	r0, #3
 800268c:	f001 f818 	bl	80036c0 <HAL_Delay>
	for (uint8_t i = tempindex; i < indexpause; i++) {
 8002690:	f897 3305 	ldrb.w	r3, [r7, #773]	@ 0x305
 8002694:	3301      	adds	r3, #1
 8002696:	f887 3305 	strb.w	r3, [r7, #773]	@ 0x305
 800269a:	f897 2305 	ldrb.w	r2, [r7, #773]	@ 0x305
 800269e:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d3e2      	bcc.n	800266c <main+0xe4>
	}
	Wakeup_Idle();
 80026a6:	f7fe fe6f 	bl	8001388 <Wakeup_Idle>
	LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 80026aa:	4954      	ldr	r1, [pc, #336]	@ (80027fc <main+0x274>)
 80026ac:	2008      	movs	r0, #8
 80026ae:	f7fe ff5f 	bl	8001570 <LTC_WRCOMM>
	Wakeup_Idle();
 80026b2:	f7fe fe69 	bl	8001388 <Wakeup_Idle>
	LTC_STCOMM(2);
 80026b6:	2002      	movs	r0, #2
 80026b8:	f7fe ffc8 	bl	800164c <LTC_STCOMM>

	ReadHVInput(&modPackInfo.pack_voltage);
 80026bc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80026c0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff fefb 	bl	80024c0 <ReadHVInput>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 80026ca:	f507 733d 	add.w	r3, r7, #756	@ 0x2f4
 80026ce:	210a      	movs	r1, #10
 80026d0:	4618      	mov	r0, r3
 80026d2:	f000 f91e 	bl	8002912 <GpioFixedToggle>
//		printf("Hello");
		if (TimerPacket_FixedPulse(&timerpacket_ltc)) {
 80026d6:	f507 733a 	add.w	r3, r7, #744	@ 0x2e8
 80026da:	4618      	mov	r0, r3
 80026dc:	f000 f94f 	bl	800297e <TimerPacket_FixedPulse>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f1      	beq.n	80026ca <main+0x142>
			//calling all CAN realated methods
			CAN_Send_Safety_Checker(&msg, &modPackInfo, &safetyFaults,
 80026e6:	1dbc      	adds	r4, r7, #6
 80026e8:	1dfa      	adds	r2, r7, #7
 80026ea:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80026ee:	f107 0008 	add.w	r0, r7, #8
 80026f2:	1d7b      	adds	r3, r7, #5
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	4623      	mov	r3, r4
 80026f8:	f7ff fd50 	bl	800219c <CAN_Send_Safety_Checker>
					&safetyWarnings, &safetyStates);
			CAN_Send_Cell_Summary(&msg, &modPackInfo);
 80026fc:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002700:	f107 0308 	add.w	r3, r7, #8
 8002704:	4611      	mov	r1, r2
 8002706:	4618      	mov	r0, r3
 8002708:	f7ff fcf2 	bl	80020f0 <CAN_Send_Cell_Summary>
			CAN_Send_Voltage(&msg, modPackInfo.cell_volt);
 800270c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8002710:	f107 0308 	add.w	r3, r7, #8
 8002714:	4611      	mov	r1, r2
 8002716:	4618      	mov	r0, r3
 8002718:	f7ff fbc8 	bl	8001eac <CAN_Send_Voltage>
			CAN_Send_Temperature(&msg, modPackInfo.cell_temp);
 800271c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002720:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8002724:	f107 0308 	add.w	r3, r7, #8
 8002728:	4611      	mov	r1, r2
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fc4e 	bl	8001fcc <CAN_Send_Temperature>
			//reading cell voltages
//			Wakeup_Sleep();
			Read_Volt(modPackInfo.cell_volt);
 8002730:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002734:	4618      	mov	r0, r3
 8002736:	f000 f9c9 	bl	8002acc <Read_Volt>
//			    printf("Cell %d: %u mV\n", i + 1, modPackInfo.cell_volt[i]);
//			}

			//reading cell temperatures
//			Wakeup_Sleep();
			for (uint8_t i = tempindex; i < indexpause; i++) {
 800273a:	f897 3307 	ldrb.w	r3, [r7, #775]	@ 0x307
 800273e:	f887 3304 	strb.w	r3, [r7, #772]	@ 0x304
 8002742:	e011      	b.n	8002768 <main+0x1e0>
				Read_Temp(i, modPackInfo.cell_temp, modPackInfo.read_auxreg);
 8002744:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002748:	f503 7217 	add.w	r2, r3, #604	@ 0x25c
 800274c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002750:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8002754:	f897 3304 	ldrb.w	r3, [r7, #772]	@ 0x304
 8002758:	4618      	mov	r0, r3
 800275a:	f000 f9cb 	bl	8002af4 <Read_Temp>
			for (uint8_t i = tempindex; i < indexpause; i++) {
 800275e:	f897 3304 	ldrb.w	r3, [r7, #772]	@ 0x304
 8002762:	3301      	adds	r3, #1
 8002764:	f887 3304 	strb.w	r3, [r7, #772]	@ 0x304
 8002768:	f897 2304 	ldrb.w	r2, [r7, #772]	@ 0x304
 800276c:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 8002770:	429a      	cmp	r2, r3
 8002772:	d3e7      	bcc.n	8002744 <main+0x1bc>
			}
			if (indexpause == 8) {
 8002774:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 8002778:	2b08      	cmp	r3, #8
 800277a:	d10d      	bne.n	8002798 <main+0x210>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[0]);
 800277c:	491f      	ldr	r1, [pc, #124]	@ (80027fc <main+0x274>)
 800277e:	2008      	movs	r0, #8
 8002780:	f7fe fef6 	bl	8001570 <LTC_WRCOMM>
				LTC_STCOMM(2);
 8002784:	2002      	movs	r0, #2
 8002786:	f7fe ff61 	bl	800164c <LTC_STCOMM>
				tempindex = 8;
 800278a:	2308      	movs	r3, #8
 800278c:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
				indexpause = NUM_THERM_PER_MOD;
 8002790:	230c      	movs	r3, #12
 8002792:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
 8002796:	e010      	b.n	80027ba <main+0x232>
			} else if (indexpause == NUM_THERM_PER_MOD) {
 8002798:	f897 3306 	ldrb.w	r3, [r7, #774]	@ 0x306
 800279c:	2b0c      	cmp	r3, #12
 800279e:	d10c      	bne.n	80027ba <main+0x232>
				LTC_WRCOMM(NUM_DEVICES, BMS_MUX_PAUSE[1]);
 80027a0:	4917      	ldr	r1, [pc, #92]	@ (8002800 <main+0x278>)
 80027a2:	2008      	movs	r0, #8
 80027a4:	f7fe fee4 	bl	8001570 <LTC_WRCOMM>
				LTC_STCOMM(2);
 80027a8:	2002      	movs	r0, #2
 80027aa:	f7fe ff4f 	bl	800164c <LTC_STCOMM>
				indexpause = 8;
 80027ae:	2308      	movs	r3, #8
 80027b0:	f887 3306 	strb.w	r3, [r7, #774]	@ 0x306
				tempindex = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f887 3307 	strb.w	r3, [r7, #775]	@ 0x307
			}

			ReadHVInput(&modPackInfo.pack_voltage);
 80027ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027be:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7ff fe7c 	bl	80024c0 <ReadHVInput>
			//print(NUM_THERM_TOTAL, (uint16_t*) modPackInfo.cell_temp);

			//getting the summary of all cells in the pack
			Cell_Summary_Voltage(&modPackInfo, &safetyFaults,
 80027c8:	1d7c      	adds	r4, r7, #5
 80027ca:	1dba      	adds	r2, r7, #6
 80027cc:	1df9      	adds	r1, r7, #7
 80027ce:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80027d2:	1cbb      	adds	r3, r7, #2
 80027d4:	9302      	str	r3, [sp, #8]
 80027d6:	1cfb      	adds	r3, r7, #3
 80027d8:	9301      	str	r3, [sp, #4]
 80027da:	1d3b      	adds	r3, r7, #4
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	4623      	mov	r3, r4
 80027e0:	f000 f9ce 	bl	8002b80 <Cell_Summary_Voltage>
								&safetyWarnings, &safetyStates, &low_volt_hysteresis,
								&high_volt_hysteresis, &cell_imbalance_hysteresis);
			Cell_Summary_Temperature(&modPackInfo, &safetyFaults,&safetyWarnings);
 80027e4:	1dba      	adds	r2, r7, #6
 80027e6:	1df9      	adds	r1, r7, #7
 80027e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fb09 	bl	8002e04 <Cell_Summary_Temperature>
		GpioFixedToggle(&tp_led_heartbeat, LED_HEARTBEAT_DELAY_MS);
 80027f2:	e76a      	b.n	80026ca <main+0x142>
 80027f4:	40011000 	.word	0x40011000
 80027f8:	40010c00 	.word	0x40010c00
 80027fc:	20000000 	.word	0x20000000
 8002800:	20000006 	.word	0x20000006

08002804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b09c      	sub	sp, #112	@ 0x70
 8002808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800280a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800280e:	2238      	movs	r2, #56	@ 0x38
 8002810:	2100      	movs	r1, #0
 8002812:	4618      	mov	r0, r3
 8002814:	f006 f846 	bl	80088a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002818:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002828:	1d3b      	adds	r3, r7, #4
 800282a:	2220      	movs	r2, #32
 800282c:	2100      	movs	r1, #0
 800282e:	4618      	mov	r0, r3
 8002830:	f006 f838 	bl	80088a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002834:	2301      	movs	r3, #1
 8002836:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002838:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800283c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 800283e:	2304      	movs	r3, #4
 8002840:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002842:	2301      	movs	r3, #1
 8002844:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8002846:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800284a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800284c:	2302      	movs	r3, #2
 800284e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002850:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002854:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002856:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800285a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 800285c:	2302      	movs	r3, #2
 800285e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8002860:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002864:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8002866:	2340      	movs	r3, #64	@ 0x40
 8002868:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800286a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800286e:	4618      	mov	r0, r3
 8002870:	f002 ff8c 	bl	800578c <HAL_RCC_OscConfig>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800287a:	f000 f89d 	bl	80029b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800287e:	230f      	movs	r3, #15
 8002880:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002882:	2302      	movs	r3, #2
 8002884:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002886:	2300      	movs	r3, #0
 8002888:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800288a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800288e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002890:	2300      	movs	r3, #0
 8002892:	637b      	str	r3, [r7, #52]	@ 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002898:	2102      	movs	r1, #2
 800289a:	4618      	mov	r0, r3
 800289c:	f003 fa8c 	bl	8005db8 <HAL_RCC_ClockConfig>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80028a6:	f000 f887 	bl	80029b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028aa:	2302      	movs	r3, #2
 80028ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80028ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80028b2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028b4:	1d3b      	adds	r3, r7, #4
 80028b6:	4618      	mov	r0, r3
 80028b8:	f003 fc74 	bl	80061a4 <HAL_RCCEx_PeriphCLKConfig>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80028c2:	f000 f879 	bl	80029b8 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80028c6:	4b03      	ldr	r3, [pc, #12]	@ (80028d4 <SystemClock_Config+0xd0>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	601a      	str	r2, [r3, #0]
}
 80028cc:	bf00      	nop
 80028ce:	3770      	adds	r7, #112	@ 0x70
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	42420070 	.word	0x42420070

080028d8 <GpioTimePacket_Init>:

/* USER CODE BEGIN 4 */
//Initialize struct values
//Will initialize GPIO to LOW!
void GpioTimePacket_Init(GpioTimePacket *gtp, GPIO_TypeDef *port, uint16_t pin) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	4613      	mov	r3, r2
 80028e4:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); //Set GPIO LOW
 80028e6:	88fb      	ldrh	r3, [r7, #6]
 80028e8:	2200      	movs	r2, #0
 80028ea:	4619      	mov	r1, r3
 80028ec:	68b8      	ldr	r0, [r7, #8]
 80028ee:	f002 ff1b 	bl	8005728 <HAL_GPIO_WritePin>
	gtp->gpio_port = port;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	601a      	str	r2, [r3, #0]
	gtp->gpio_pin = pin;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	88fa      	ldrh	r2, [r7, #6]
 80028fc:	809a      	strh	r2, [r3, #4]
	gtp->ts_prev = 0; //Init to 0
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
	gtp->ts_curr = 0; //Init to 0
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	60da      	str	r2, [r3, #12]
}
 800290a:	bf00      	nop
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <GpioFixedToggle>:
//update_ms = update after X ms
void GpioFixedToggle(GpioTimePacket *gtp, uint16_t update_ms) {
 8002912:	b580      	push	{r7, lr}
 8002914:	b082      	sub	sp, #8
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	460b      	mov	r3, r1
 800291c:	807b      	strh	r3, [r7, #2]
	gtp->ts_curr = HAL_GetTick(); //Record current timestamp
 800291e:	f000 fec5 	bl	80036ac <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	60da      	str	r2, [r3, #12]
	if (gtp->ts_curr - gtp->ts_prev > update_ms) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	1ad2      	subs	r2, r2, r3
 8002932:	887b      	ldrh	r3, [r7, #2]
 8002934:	429a      	cmp	r2, r3
 8002936:	d90b      	bls.n	8002950 <GpioFixedToggle+0x3e>
		HAL_GPIO_TogglePin(gtp->gpio_port, gtp->gpio_pin); // Toggle GPIO
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	889b      	ldrh	r3, [r3, #4]
 8002940:	4619      	mov	r1, r3
 8002942:	4610      	mov	r0, r2
 8002944:	f002 ff08 	bl	8005758 <HAL_GPIO_TogglePin>
		gtp->ts_prev = gtp->ts_curr;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	609a      	str	r2, [r3, #8]
	}
}
 8002950:	bf00      	nop
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <TimerPacket_Init>:
//Initialize struct values
//Will initialize GPIO to LOW!
void TimerPacket_Init(TimerPacket *tp, uint32_t delay) {
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
 8002960:	6039      	str	r1, [r7, #0]
	tp->ts_prev = 0;		//Init to 0
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
	tp->ts_curr = 0; 		//Init to 0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	605a      	str	r2, [r3, #4]
	tp->delay = delay;	//Init to user value
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	609a      	str	r2, [r3, #8]
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr

0800297e <TimerPacket_FixedPulse>:
//update_ms = update after X ms
uint8_t TimerPacket_FixedPulse(TimerPacket *tp) {
 800297e:	b580      	push	{r7, lr}
 8002980:	b082      	sub	sp, #8
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
	tp->ts_curr = HAL_GetTick(); //Record current timestamp
 8002986:	f000 fe91 	bl	80036ac <HAL_GetTick>
 800298a:	4602      	mov	r2, r0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	605a      	str	r2, [r3, #4]
	if (tp->ts_curr - tp->ts_prev > tp->delay) {
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	1ad2      	subs	r2, r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d905      	bls.n	80029ae <TimerPacket_FixedPulse+0x30>
		tp->ts_prev = tp->ts_curr; //Update prev timestamp to current
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	601a      	str	r2, [r3, #0]
		return 1; //Enact event (time interval is a go)
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <TimerPacket_FixedPulse+0x32>
	}
	return 0; //Do not enact event
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3708      	adds	r7, #8
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029bc:	b672      	cpsid	i
}
 80029be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <Error_Handler+0x8>

080029c4 <Get_Actual_Temps>:
								 { 0x69, 0x08, 0x0F, 0xF9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xE9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0xD9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xC9, 0x7F, 0xF9 },
							 	 { 0x69, 0x08, 0x0F, 0xB9, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0xA9, 0x7F, 0xF9 },
								 { 0x69, 0x08, 0x0F, 0x99, 0x7F, 0xF9 }, { 0x69, 0x08, 0x0F, 0x89, 0x7F, 0xF9 } };

void Get_Actual_Temps(uint8_t dev_idx, uint8_t tempindex, uint16_t *actual_temp, uint16_t data) {
 80029c4:	b590      	push	{r4, r7, lr}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	603a      	str	r2, [r7, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	4603      	mov	r3, r0
 80029d0:	71fb      	strb	r3, [r7, #7]
 80029d2:	460b      	mov	r3, r1
 80029d4:	71bb      	strb	r3, [r7, #6]
 80029d6:	4613      	mov	r3, r2
 80029d8:	80bb      	strh	r3, [r7, #4]
    if (data == 0) {
 80029da:	88bb      	ldrh	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10e      	bne.n	80029fe <Get_Actual_Temps+0x3a>
        actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = 999.0f; // error value
 80029e0:	79fa      	ldrb	r2, [r7, #7]
 80029e2:	4613      	mov	r3, r2
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	4413      	add	r3, r2
 80029e8:	009b      	lsls	r3, r3, #2
 80029ea:	461a      	mov	r2, r3
 80029ec:	79bb      	ldrb	r3, [r7, #6]
 80029ee:	4413      	add	r3, r2
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	4413      	add	r3, r2
 80029f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80029fa:	801a      	strh	r2, [r3, #0]
        return;
 80029fc:	e059      	b.n	8002ab2 <Get_Actual_Temps+0xee>
    }

    float scalar = 30000.0f / (float)(data) - 1.0f;
 80029fe:	88bb      	ldrh	r3, [r7, #4]
 8002a00:	4618      	mov	r0, r3
 8002a02:	f7fe f983 	bl	8000d0c <__aeabi_ui2f>
 8002a06:	4603      	mov	r3, r0
 8002a08:	4619      	mov	r1, r3
 8002a0a:	482b      	ldr	r0, [pc, #172]	@ (8002ab8 <Get_Actual_Temps+0xf4>)
 8002a0c:	f7fe fa8a 	bl	8000f24 <__aeabi_fdiv>
 8002a10:	4603      	mov	r3, r0
 8002a12:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7fe f8c6 	bl	8000ba8 <__aeabi_fsub>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	60fb      	str	r3, [r7, #12]
    scalar = ntcSeriesResistance / scalar;
 8002a20:	68f9      	ldr	r1, [r7, #12]
 8002a22:	4826      	ldr	r0, [pc, #152]	@ (8002abc <Get_Actual_Temps+0xf8>)
 8002a24:	f7fe fa7e 	bl	8000f24 <__aeabi_fdiv>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	60fb      	str	r3, [r7, #12]

    float steinhart = scalar / ntcNominal;
 8002a2c:	4923      	ldr	r1, [pc, #140]	@ (8002abc <Get_Actual_Temps+0xf8>)
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f7fe fa78 	bl	8000f24 <__aeabi_fdiv>
 8002a34:	4603      	mov	r3, r0
 8002a36:	60bb      	str	r3, [r7, #8]
    steinhart = log(steinhart);
 8002a38:	68b8      	ldr	r0, [r7, #8]
 8002a3a:	f7fd fd59 	bl	80004f0 <__aeabi_f2d>
 8002a3e:	4602      	mov	r2, r0
 8002a40:	460b      	mov	r3, r1
 8002a42:	4610      	mov	r0, r2
 8002a44:	4619      	mov	r1, r3
 8002a46:	f006 f9e9 	bl	8008e1c <log>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	4610      	mov	r0, r2
 8002a50:	4619      	mov	r1, r3
 8002a52:	f7fe f855 	bl	8000b00 <__aeabi_d2f>
 8002a56:	4603      	mov	r3, r0
 8002a58:	60bb      	str	r3, [r7, #8]
    steinhart *= invBetaFactor;
 8002a5a:	4b19      	ldr	r3, [pc, #100]	@ (8002ac0 <Get_Actual_Temps+0xfc>)
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	68b8      	ldr	r0, [r7, #8]
 8002a60:	f7fe f9ac 	bl	8000dbc <__aeabi_fmul>
 8002a64:	4603      	mov	r3, r0
 8002a66:	60bb      	str	r3, [r7, #8]
    steinhart += invNominalTemp;
 8002a68:	4b16      	ldr	r3, [pc, #88]	@ (8002ac4 <Get_Actual_Temps+0x100>)
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	68b8      	ldr	r0, [r7, #8]
 8002a6e:	f7fe f89d 	bl	8000bac <__addsf3>
 8002a72:	4603      	mov	r3, r0
 8002a74:	60bb      	str	r3, [r7, #8]
    steinhart = 1.0f / steinhart;
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002a7c:	f7fe fa52 	bl	8000f24 <__aeabi_fdiv>
 8002a80:	4603      	mov	r3, r0
 8002a82:	60bb      	str	r3, [r7, #8]
    steinhart -= 273.15f;
 8002a84:	4910      	ldr	r1, [pc, #64]	@ (8002ac8 <Get_Actual_Temps+0x104>)
 8002a86:	68b8      	ldr	r0, [r7, #8]
 8002a88:	f7fe f88e 	bl	8000ba8 <__aeabi_fsub>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	60bb      	str	r3, [r7, #8]

    actual_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = steinhart;
 8002a90:	79fa      	ldrb	r2, [r7, #7]
 8002a92:	4613      	mov	r3, r2
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	4413      	add	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	79bb      	ldrb	r3, [r7, #6]
 8002a9e:	4413      	add	r3, r2
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	18d4      	adds	r4, r2, r3
 8002aa6:	68b8      	ldr	r0, [r7, #8]
 8002aa8:	f7fe fad8 	bl	800105c <__aeabi_f2uiz>
 8002aac:	4603      	mov	r3, r0
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	8023      	strh	r3, [r4, #0]
}
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd90      	pop	{r4, r7, pc}
 8002ab8:	46ea6000 	.word	0x46ea6000
 8002abc:	461c4000 	.word	0x461c4000
 8002ac0:	3998a193 	.word	0x3998a193
 8002ac4:	3b5bcf0f 	.word	0x3b5bcf0f
 8002ac8:	43889333 	.word	0x43889333

08002acc <Read_Volt>:

void Read_Volt(uint16_t *read_volt) {
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
	LTC_ADCV(MD_FILTERED, DCP_DISABLED, CELL_CH_ALL);
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	2003      	movs	r0, #3
 8002ada:	f7fe feaf 	bl	800183c <LTC_ADCV>
	LTC_POLLADC();
 8002ade:	f7fe ff33 	bl	8001948 <LTC_POLLADC>
	Wakeup_Idle();
 8002ae2:	f7fe fc51 	bl	8001388 <Wakeup_Idle>
	Read_Cell_Volt((uint16_t*) read_volt);
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7fe fc8a 	bl	8001400 <Read_Cell_Volt>
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <Read_Temp>:

void Read_Temp(uint8_t tempindex, uint16_t *read_temp, uint16_t *read_auxreg) {
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	73fb      	strb	r3, [r7, #15]
	LTC_WRCOMM(NUM_DEVICES, BMS_THERM[tempindex]);
 8002b02:	7bfa      	ldrb	r2, [r7, #15]
 8002b04:	4613      	mov	r3, r2
 8002b06:	005b      	lsls	r3, r3, #1
 8002b08:	4413      	add	r3, r2
 8002b0a:	005b      	lsls	r3, r3, #1
 8002b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8002b7c <Read_Temp+0x88>)
 8002b0e:	4413      	add	r3, r2
 8002b10:	4619      	mov	r1, r3
 8002b12:	2008      	movs	r0, #8
 8002b14:	f7fe fd2c 	bl	8001570 <LTC_WRCOMM>
	Wakeup_Idle();
 8002b18:	f7fe fc36 	bl	8001388 <Wakeup_Idle>
	LTC_STCOMM(2);
 8002b1c:	2002      	movs	r0, #2
 8002b1e:	f7fe fd95 	bl	800164c <LTC_STCOMM>
	//end sending to mux to read temperatures

	Wakeup_Idle();
 8002b22:	f7fe fc31 	bl	8001388 <Wakeup_Idle>
	LTC_ADAX(MD_FAST, 1); //doing GPIO all conversion
 8002b26:	2101      	movs	r1, #1
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f7fe fecd 	bl	80018c8 <LTC_ADAX>
	LTC_POLLADC();
 8002b2e:	f7fe ff0b 	bl	8001948 <LTC_POLLADC>
	Wakeup_Idle();
 8002b32:	f7fe fc29 	bl	8001388 <Wakeup_Idle>
	if (!Read_Cell_Temps((uint16_t*) read_auxreg)) // Set to read back all aux registers
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7fe fdc8 	bl	80016cc <Read_Cell_Temps>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d118      	bne.n	8002b74 <Read_Temp+0x80>
			{
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8002b42:	2300      	movs	r3, #0
 8002b44:	75fb      	strb	r3, [r7, #23]
 8002b46:	e012      	b.n	8002b6e <Read_Temp+0x7a>
			//Wakeup_Idle();
			// Assuming data format is [cell voltage, cell voltage, ..., PEC, PEC]
			// PEC for each device is the last two bytes of its data segment
			uint16_t data = read_auxreg[dev_idx * NUM_AUX_GROUP];
 8002b48:	7dfa      	ldrb	r2, [r7, #23]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	461a      	mov	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	4413      	add	r3, r2
 8002b58:	881b      	ldrh	r3, [r3, #0]
 8002b5a:	82bb      	strh	r3, [r7, #20]
			//read_temp[dev_idx * NUM_THERM_PER_MOD + tempindex] = data;
			Get_Actual_Temps(dev_idx, tempindex, (uint16_t*) read_temp, data); //+5 because vref is the last reg
 8002b5c:	8abb      	ldrh	r3, [r7, #20]
 8002b5e:	7bf9      	ldrb	r1, [r7, #15]
 8002b60:	7df8      	ldrb	r0, [r7, #23]
 8002b62:	68ba      	ldr	r2, [r7, #8]
 8002b64:	f7ff ff2e 	bl	80029c4 <Get_Actual_Temps>
		for (uint8_t dev_idx = 0; dev_idx < NUM_DEVICES; dev_idx++) {
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	75fb      	strb	r3, [r7, #23]
 8002b6e:	7dfb      	ldrb	r3, [r7, #23]
 8002b70:	2b07      	cmp	r3, #7
 8002b72:	d9e9      	bls.n	8002b48 <Read_Temp+0x54>

		}
	}
}
 8002b74:	bf00      	nop
 8002b76:	3718      	adds	r7, #24
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	2000000c 	.word	0x2000000c

08002b80 <Cell_Summary_Voltage>:
#define CELL_VOLT_IMBALANCE_FAULT   2000 //0.1 V
#define CELL_VOLT_IMBALANCE_WARNING	1000 //0.05 V

void Cell_Summary_Voltage(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings, uint8_t *states, uint8_t *low_volt_hysteresis,
		uint8_t *high_volt_hysteresis, uint8_t *cell_imbalance_hysteresis) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
 8002b8c:	603b      	str	r3, [r7, #0]
	batt->cell_volt_highest = batt->cell_volt[0];
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	881a      	ldrh	r2, [r3, #0]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f8a3 2252 	strh.w	r2, [r3, #594]	@ 0x252
	batt->cell_volt_lowest = batt->cell_volt[0];
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	881a      	ldrh	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f8a3 2250 	strh.w	r2, [r3, #592]	@ 0x250

	for (int i = 1; i < NUM_CELLS; i++) {
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	e11a      	b.n	8002dde <Cell_Summary_Voltage+0x25e>

		if (batt->cell_volt[i] > batt->cell_volt_highest) {
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d93a      	bls.n	8002c30 <Cell_Summary_Voltage+0xb0>
			batt->cell_volt_highest = batt->cell_volt[i];
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f8a3 2252 	strh.w	r2, [r3, #594]	@ 0x252

			if (batt->cell_volt_highest >= CELL_HIGH_VOLT_WARNING) {
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002bce:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d906      	bls.n	8002be4 <Cell_Summary_Voltage+0x64>
					*warnings |= 0b00010000;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	781b      	ldrb	r3, [r3, #0]
 8002bda:	f043 0310 	orr.w	r3, r3, #16
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	701a      	strb	r2, [r3, #0]
				}

			//high cell volt fault
				if ((batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002bea:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d910      	bls.n	8002c14 <Cell_Summary_Voltage+0x94>
						&& ((*high_volt_hysteresis) > 0)) {
 8002bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00c      	beq.n	8002c14 <Cell_Summary_Voltage+0x94>
					*fault |= 0b00010000;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	f043 0310 	orr.w	r3, r3, #16
 8002c02:	b2da      	uxtb	r2, r3
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002c08:	2201      	movs	r2, #1
 8002c0a:	2102      	movs	r1, #2
 8002c0c:	4878      	ldr	r0, [pc, #480]	@ (8002df0 <Cell_Summary_Voltage+0x270>)
 8002c0e:	f002 fd8b 	bl	8005728 <HAL_GPIO_WritePin>
 8002c12:	e00d      	b.n	8002c30 <Cell_Summary_Voltage+0xb0>
				} else if (batt->cell_volt_highest >= CELL_HIGH_VOLT_FAULT) {
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002c1a:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d903      	bls.n	8002c2a <Cell_Summary_Voltage+0xaa>
					*high_volt_hysteresis = 1;
 8002c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c24:	2201      	movs	r2, #1
 8002c26:	701a      	strb	r2, [r3, #0]
 8002c28:	e002      	b.n	8002c30 <Cell_Summary_Voltage+0xb0>
				} else {
					*high_volt_hysteresis = 0;
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
				}
				//end of high cell volt fault
		}

		if (batt->cell_volt[i] < batt->cell_volt_lowest) {
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d23a      	bcs.n	8002cb8 <Cell_Summary_Voltage+0x138>
			batt->cell_volt_lowest = batt->cell_volt[i];
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f8a3 2250 	strh.w	r2, [r3, #592]	@ 0x250

			if (batt->cell_volt_lowest <= CELL_LOW_VOLT_WARNING) {
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002c56:	f646 1278 	movw	r2, #27000	@ 0x6978
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d806      	bhi.n	8002c6c <Cell_Summary_Voltage+0xec>
								*warnings |= 0b00100000;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	f043 0320 	orr.w	r3, r3, #32
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	701a      	strb	r2, [r3, #0]
							}

			//low cell volt fault
			if ((batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002c72:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d810      	bhi.n	8002c9c <Cell_Summary_Voltage+0x11c>
					&& ((*low_volt_hysteresis) > 0)) {
 8002c7a:	6a3b      	ldr	r3, [r7, #32]
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00c      	beq.n	8002c9c <Cell_Summary_Voltage+0x11c>
				*fault |= 0b00100000;
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	f043 0320 	orr.w	r3, r3, #32
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002c90:	2201      	movs	r2, #1
 8002c92:	2102      	movs	r1, #2
 8002c94:	4856      	ldr	r0, [pc, #344]	@ (8002df0 <Cell_Summary_Voltage+0x270>)
 8002c96:	f002 fd47 	bl	8005728 <HAL_GPIO_WritePin>
 8002c9a:	e00d      	b.n	8002cb8 <Cell_Summary_Voltage+0x138>
			} else if (batt->cell_volt_lowest <= CELL_LOW_VOLT_FAULT) {
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002ca2:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d803      	bhi.n	8002cb2 <Cell_Summary_Voltage+0x132>
				*low_volt_hysteresis = 1;
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	2201      	movs	r2, #1
 8002cae:	701a      	strb	r2, [r3, #0]
 8002cb0:	e002      	b.n	8002cb8 <Cell_Summary_Voltage+0x138>
			} else {
				*low_volt_hysteresis = 0;
 8002cb2:	6a3b      	ldr	r3, [r7, #32]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	701a      	strb	r2, [r3, #0]
			//end of low cell volt fault

		}

		//cell volt imbalance fault
		if (((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002ccc:	db10      	blt.n	8002cf0 <Cell_Summary_Voltage+0x170>
				>= CELL_VOLT_IMBALANCE_FAULT) && ((*cell_imbalance_hysteresis) > 0)) {
 8002cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <Cell_Summary_Voltage+0x170>
				*fault |= 0b00000100;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	f043 0304 	orr.w	r3, r3, #4
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	2102      	movs	r1, #2
 8002ce8:	4841      	ldr	r0, [pc, #260]	@ (8002df0 <Cell_Summary_Voltage+0x270>)
 8002cea:	f002 fd1d 	bl	8005728 <HAL_GPIO_WritePin>
 8002cee:	e011      	b.n	8002d14 <Cell_Summary_Voltage+0x194>
			} else if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002d04:	db03      	blt.n	8002d0e <Cell_Summary_Voltage+0x18e>
					>= CELL_VOLT_IMBALANCE_FAULT) {
				*cell_imbalance_hysteresis = 1;
 8002d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
 8002d0c:	e002      	b.n	8002d14 <Cell_Summary_Voltage+0x194>
			} else {
				*cell_imbalance_hysteresis = 0;
 8002d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]
			}
			//end of cell volt imbalance fault

			if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d28:	db06      	blt.n	8002d38 <Cell_Summary_Voltage+0x1b8>
					>= CELL_VOLT_IMBALANCE_WARNING) {
				*warnings |= 0b00000010;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	f043 0302 	orr.w	r3, r3, #2
 8002d32:	b2da      	uxtb	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	701a      	strb	r2, [r3, #0]
//		}
//
//		if (sum_voltage - batt->pack_voltage ){

//		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_WARNING) {
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002d3e:	4a2d      	ldr	r2, [pc, #180]	@ (8002df4 <Cell_Summary_Voltage+0x274>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d906      	bls.n	8002d52 <Cell_Summary_Voltage+0x1d2>
			*warnings |= 0b10000000;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d4c:	b2da      	uxtb	r2, r3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_WARNING) {
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002d58:	4a27      	ldr	r2, [pc, #156]	@ (8002df8 <Cell_Summary_Voltage+0x278>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d806      	bhi.n	8002d6c <Cell_Summary_Voltage+0x1ec>
			*warnings |= 0b01000000;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d66:	b2da      	uxtb	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	701a      	strb	r2, [r3, #0]
		}
		if (batt->pack_voltage >= PACK_HIGH_VOLT_FAULT) {
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002d72:	4a22      	ldr	r2, [pc, #136]	@ (8002dfc <Cell_Summary_Voltage+0x27c>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d90b      	bls.n	8002d90 <Cell_Summary_Voltage+0x210>
			*fault |= 0b10000000;
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002d86:	2201      	movs	r2, #1
 8002d88:	2102      	movs	r1, #2
 8002d8a:	4819      	ldr	r0, [pc, #100]	@ (8002df0 <Cell_Summary_Voltage+0x270>)
 8002d8c:	f002 fccc 	bl	8005728 <HAL_GPIO_WritePin>
		}
		if (batt->pack_voltage <= PACK_LOW_VOLT_FAULT) {
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	f8d3 3258 	ldr.w	r3, [r3, #600]	@ 0x258
 8002d96:	4a1a      	ldr	r2, [pc, #104]	@ (8002e00 <Cell_Summary_Voltage+0x280>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d80b      	bhi.n	8002db4 <Cell_Summary_Voltage+0x234>
			*fault |= 0b01000000;
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002daa:	2201      	movs	r2, #1
 8002dac:	2102      	movs	r1, #2
 8002dae:	4810      	ldr	r0, [pc, #64]	@ (8002df0 <Cell_Summary_Voltage+0x270>)
 8002db0:	f002 fcba 	bl	8005728 <HAL_GPIO_WritePin>
		}


		if ((batt->cell_volt_highest - batt->cell_volt_lowest)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	f8b3 3252 	ldrh.w	r3, [r3, #594]	@ 0x252
 8002dba:	461a      	mov	r2, r3
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f8b3 3250 	ldrh.w	r3, [r3, #592]	@ 0x250
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002dc8:	db06      	blt.n	8002dd8 <Cell_Summary_Voltage+0x258>
				>= CELL_VOLT_IMBALANCE_WARNING) {
			*warnings |= 0b00000010;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	f043 0302 	orr.w	r3, r3, #2
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < NUM_CELLS; i++) {
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	3301      	adds	r3, #1
 8002ddc:	617b      	str	r3, [r7, #20]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	2b5f      	cmp	r3, #95	@ 0x5f
 8002de2:	f77f aee1 	ble.w	8002ba8 <Cell_Summary_Voltage+0x28>
		}
//		if (BALANCE) {
//			*states |= 0b10000000;
//		}
	}
}
 8002de6:	bf00      	nop
 8002de8:	bf00      	nop
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40010c00 	.word	0x40010c00
 8002df4:	003e5507 	.word	0x003e5507
 8002df8:	002dc6c0 	.word	0x002dc6c0
 8002dfc:	003e8f9f 	.word	0x003e8f9f
 8002e00:	002bf200 	.word	0x002bf200

08002e04 <Cell_Summary_Temperature>:

void Cell_Summary_Temperature(struct batteryModule *batt, uint8_t *fault,
		uint8_t *warnings) {
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b086      	sub	sp, #24
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	60b9      	str	r1, [r7, #8]
 8002e0e:	607a      	str	r2, [r7, #4]
	batt->cell_temp_highest = batt->cell_temp[0];
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f8a3 2256 	strh.w	r2, [r3, #598]	@ 0x256
	batt->cell_temp_lowest = batt->cell_temp[0];
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	@ 0xc0
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f8a3 2254 	strh.w	r2, [r3, #596]	@ 0x254

	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
 8002e2c:	e04f      	b.n	8002ece <Cell_Summary_Temperature+0xca>

		if (batt->cell_temp_highest < batt->cell_temp[i]) {
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f8b3 2256 	ldrh.w	r2, [r3, #598]	@ 0x256
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6979      	ldr	r1, [r7, #20]
 8002e38:	3160      	adds	r1, #96	@ 0x60
 8002e3a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d224      	bcs.n	8002e8c <Cell_Summary_Temperature+0x88>
			batt->cell_temp_highest = batt->cell_temp[i];
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	697a      	ldr	r2, [r7, #20]
 8002e46:	3260      	adds	r2, #96	@ 0x60
 8002e48:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f8a3 2256 	strh.w	r2, [r3, #598]	@ 0x256
			//highest cell temp warning
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_WARNING) {
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002e58:	2b36      	cmp	r3, #54	@ 0x36
 8002e5a:	d906      	bls.n	8002e6a <Cell_Summary_Temperature+0x66>
					*warnings |= 0b00001000;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	f043 0308 	orr.w	r3, r3, #8
 8002e64:	b2da      	uxtb	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	701a      	strb	r2, [r3, #0]
				}
			//highest cell temp fault
			if (batt->cell_temp_highest >= CELL_HIGH_TEMP_FAULT) {
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f8b3 3256 	ldrh.w	r3, [r3, #598]	@ 0x256
 8002e70:	2b3b      	cmp	r3, #59	@ 0x3b
 8002e72:	d90b      	bls.n	8002e8c <Cell_Summary_Temperature+0x88>
					*fault |= 0b00001000;
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	f043 0308 	orr.w	r3, r3, #8
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(MCU_SHUTDOWN_SIGNAL_GPIO_Port, MCU_SHUTDOWN_SIGNAL_Pin, GPIO_PIN_SET);
 8002e82:	2201      	movs	r2, #1
 8002e84:	2102      	movs	r1, #2
 8002e86:	4816      	ldr	r0, [pc, #88]	@ (8002ee0 <Cell_Summary_Temperature+0xdc>)
 8002e88:	f002 fc4e 	bl	8005728 <HAL_GPIO_WritePin>
				}
		}

		if (batt->cell_temp_lowest > batt->cell_temp[i]) {
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f8b3 2254 	ldrh.w	r2, [r3, #596]	@ 0x254
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6979      	ldr	r1, [r7, #20]
 8002e96:	3160      	adds	r1, #96	@ 0x60
 8002e98:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d913      	bls.n	8002ec8 <Cell_Summary_Temperature+0xc4>
			batt->cell_temp_lowest = batt->cell_temp[i];
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	3260      	adds	r2, #96	@ 0x60
 8002ea6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f8a3 2254 	strh.w	r2, [r3, #596]	@ 0x254

			if (batt->cell_temp_lowest <= CELL_LOW_TEMP_WARNING) {
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f8b3 3254 	ldrh.w	r3, [r3, #596]	@ 0x254
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d106      	bne.n	8002ec8 <Cell_Summary_Temperature+0xc4>
					*warnings |= 0b00000100;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	f043 0304 	orr.w	r3, r3, #4
 8002ec2:	b2da      	uxtb	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NUM_THERM_TOTAL; i++) {
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b5f      	cmp	r3, #95	@ 0x5f
 8002ed2:	ddac      	ble.n	8002e2e <Cell_Summary_Temperature+0x2a>
				}
		}
	}
}
 8002ed4:	bf00      	nop
 8002ed6:	bf00      	nop
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40010c00 	.word	0x40010c00

08002ee4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002ee8:	4b17      	ldr	r3, [pc, #92]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002eea:	4a18      	ldr	r2, [pc, #96]	@ (8002f4c <MX_SPI1_Init+0x68>)
 8002eec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002eee:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002ef0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ef4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002ef6:	4b14      	ldr	r3, [pc, #80]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002efc:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f02:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002f16:	4b0c      	ldr	r3, [pc, #48]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f18:	2228      	movs	r2, #40	@ 0x28
 8002f1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f22:	4b09      	ldr	r3, [pc, #36]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f28:	4b07      	ldr	r3, [pc, #28]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002f2e:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f30:	220a      	movs	r2, #10
 8002f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f34:	4804      	ldr	r0, [pc, #16]	@ (8002f48 <MX_SPI1_Init+0x64>)
 8002f36:	f003 fbb9 	bl	80066ac <HAL_SPI_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002f40:	f7ff fd3a 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f44:	bf00      	nop
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	20000204 	.word	0x20000204
 8002f4c:	40013000 	.word	0x40013000

08002f50 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 0310 	add.w	r3, r7, #16
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a47      	ldr	r2, [pc, #284]	@ (8003088 <HAL_SPI_MspInit+0x138>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	f040 8086 	bne.w	800307e <HAL_SPI_MspInit+0x12e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f72:	4b46      	ldr	r3, [pc, #280]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	4a45      	ldr	r2, [pc, #276]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f7c:	6193      	str	r3, [r2, #24]
 8002f7e:	4b43      	ldr	r3, [pc, #268]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8a:	4b40      	ldr	r3, [pc, #256]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f90:	f043 0304 	orr.w	r3, r3, #4
 8002f94:	6193      	str	r3, [r2, #24]
 8002f96:	4b3d      	ldr	r3, [pc, #244]	@ (800308c <HAL_SPI_MspInit+0x13c>)
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f003 0304 	and.w	r3, r3, #4
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002fa2:	23a0      	movs	r3, #160	@ 0xa0
 8002fa4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002faa:	2303      	movs	r3, #3
 8002fac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fae:	f107 0310 	add.w	r3, r7, #16
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4836      	ldr	r0, [pc, #216]	@ (8003090 <HAL_SPI_MspInit+0x140>)
 8002fb6:	f002 fa33 	bl	8005420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fba:	2340      	movs	r3, #64	@ 0x40
 8002fbc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc6:	f107 0310 	add.w	r3, r7, #16
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4830      	ldr	r0, [pc, #192]	@ (8003090 <HAL_SPI_MspInit+0x140>)
 8002fce:	f002 fa27 	bl	8005420 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8002fd2:	4b30      	ldr	r3, [pc, #192]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002fd4:	4a30      	ldr	r2, [pc, #192]	@ (8003098 <HAL_SPI_MspInit+0x148>)
 8002fd6:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fd8:	4b2e      	ldr	r3, [pc, #184]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fde:	4b2d      	ldr	r3, [pc, #180]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002fe6:	2280      	movs	r2, #128	@ 0x80
 8002fe8:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002fea:	4b2a      	ldr	r3, [pc, #168]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002fec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ff0:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ff2:	4b28      	ldr	r3, [pc, #160]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002ff4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ff8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002ffa:	4b26      	ldr	r3, [pc, #152]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003000:	4b24      	ldr	r3, [pc, #144]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8003002:	2200      	movs	r2, #0
 8003004:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003006:	4823      	ldr	r0, [pc, #140]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 8003008:	f001 fe14 	bl	8004c34 <HAL_DMA_Init>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <HAL_SPI_MspInit+0xc6>
    {
      Error_Handler();
 8003012:	f7ff fcd1 	bl	80029b8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a1e      	ldr	r2, [pc, #120]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 800301a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800301c:	4a1d      	ldr	r2, [pc, #116]	@ (8003094 <HAL_SPI_MspInit+0x144>)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003022:	4b1e      	ldr	r3, [pc, #120]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003024:	4a1e      	ldr	r2, [pc, #120]	@ (80030a0 <HAL_SPI_MspInit+0x150>)
 8003026:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003028:	4b1c      	ldr	r3, [pc, #112]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 800302a:	2210      	movs	r2, #16
 800302c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800302e:	4b1b      	ldr	r3, [pc, #108]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003034:	4b19      	ldr	r3, [pc, #100]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003036:	2280      	movs	r2, #128	@ 0x80
 8003038:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800303a:	4b18      	ldr	r3, [pc, #96]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 800303c:	2200      	movs	r2, #0
 800303e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003040:	4b16      	ldr	r3, [pc, #88]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003042:	2200      	movs	r2, #0
 8003044:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003046:	4b15      	ldr	r3, [pc, #84]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003048:	2200      	movs	r2, #0
 800304a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800304c:	4b13      	ldr	r3, [pc, #76]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 800304e:	2200      	movs	r2, #0
 8003050:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003052:	4812      	ldr	r0, [pc, #72]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003054:	f001 fdee 	bl	8004c34 <HAL_DMA_Init>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_SPI_MspInit+0x112>
    {
      Error_Handler();
 800305e:	f7ff fcab 	bl	80029b8 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 8003066:	649a      	str	r2, [r3, #72]	@ 0x48
 8003068:	4a0c      	ldr	r2, [pc, #48]	@ (800309c <HAL_SPI_MspInit+0x14c>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 800306e:	2200      	movs	r2, #0
 8003070:	2103      	movs	r1, #3
 8003072:	2023      	movs	r0, #35	@ 0x23
 8003074:	f001 fda7 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003078:	2023      	movs	r0, #35	@ 0x23
 800307a:	f001 fdc0 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800307e:	bf00      	nop
 8003080:	3720      	adds	r7, #32
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40013000 	.word	0x40013000
 800308c:	40021000 	.word	0x40021000
 8003090:	40010800 	.word	0x40010800
 8003094:	2000025c 	.word	0x2000025c
 8003098:	4002001c 	.word	0x4002001c
 800309c:	200002a0 	.word	0x200002a0
 80030a0:	40020030 	.word	0x40020030

080030a4 <LTC_nCS_High>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTC_nCS_High(void) {
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_SET); //Pull CS high
 80030a8:	2201      	movs	r2, #1
 80030aa:	2110      	movs	r1, #16
 80030ac:	4802      	ldr	r0, [pc, #8]	@ (80030b8 <LTC_nCS_High+0x14>)
 80030ae:	f002 fb3b 	bl	8005728 <HAL_GPIO_WritePin>
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40010800 	.word	0x40010800

080030bc <LTC_nCS_Low>:
/* Pull nCS line to SPI1 LOW */
void LTC_nCS_Low(void) {
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LTC_nCS_GPIO_Port, LTC_nCS_Pin, GPIO_PIN_RESET); //Pull CS high
 80030c0:	2200      	movs	r2, #0
 80030c2:	2110      	movs	r1, #16
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <LTC_nCS_Low+0x14>)
 80030c6:	f002 fb2f 	bl	8005728 <HAL_GPIO_WritePin>
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	40010800 	.word	0x40010800

080030d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80030da:	4b15      	ldr	r3, [pc, #84]	@ (8003130 <HAL_MspInit+0x5c>)
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	4a14      	ldr	r2, [pc, #80]	@ (8003130 <HAL_MspInit+0x5c>)
 80030e0:	f043 0301 	orr.w	r3, r3, #1
 80030e4:	6193      	str	r3, [r2, #24]
 80030e6:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <HAL_MspInit+0x5c>)
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f003 0301 	and.w	r3, r3, #1
 80030ee:	60bb      	str	r3, [r7, #8]
 80030f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003130 <HAL_MspInit+0x5c>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003130 <HAL_MspInit+0x5c>)
 80030f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	61d3      	str	r3, [r2, #28]
 80030fe:	4b0c      	ldr	r3, [pc, #48]	@ (8003130 <HAL_MspInit+0x5c>)
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003106:	607b      	str	r3, [r7, #4]
 8003108:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <HAL_MspInit+0x60>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800311e:	60fb      	str	r3, [r7, #12]
 8003120:	4a04      	ldr	r2, [pc, #16]	@ (8003134 <HAL_MspInit+0x60>)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	bc80      	pop	{r7}
 800312e:	4770      	bx	lr
 8003130:	40021000 	.word	0x40021000
 8003134:	40010000 	.word	0x40010000

08003138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800313c:	bf00      	nop
 800313e:	e7fd      	b.n	800313c <NMI_Handler+0x4>

08003140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003144:	bf00      	nop
 8003146:	e7fd      	b.n	8003144 <HardFault_Handler+0x4>

08003148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800314c:	bf00      	nop
 800314e:	e7fd      	b.n	800314c <MemManage_Handler+0x4>

08003150 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003150:	b480      	push	{r7}
 8003152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003154:	bf00      	nop
 8003156:	e7fd      	b.n	8003154 <BusFault_Handler+0x4>

08003158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800315c:	bf00      	nop
 800315e:	e7fd      	b.n	800315c <UsageFault_Handler+0x4>

08003160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003164:	bf00      	nop
 8003166:	46bd      	mov	sp, r7
 8003168:	bc80      	pop	{r7}
 800316a:	4770      	bx	lr

0800316c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003170:	bf00      	nop
 8003172:	46bd      	mov	sp, r7
 8003174:	bc80      	pop	{r7}
 8003176:	4770      	bx	lr

08003178 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800317c:	bf00      	nop
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr

08003184 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003188:	f000 fa7e 	bl	8003688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800318c:	bf00      	nop
 800318e:	bd80      	pop	{r7, pc}

08003190 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003194:	4802      	ldr	r0, [pc, #8]	@ (80031a0 <DMA1_Channel1_IRQHandler+0x10>)
 8003196:	f001 ff07 	bl	8004fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800319a:	bf00      	nop
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	20000194 	.word	0x20000194

080031a4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80031a8:	4802      	ldr	r0, [pc, #8]	@ (80031b4 <DMA1_Channel2_IRQHandler+0x10>)
 80031aa:	f001 fefd 	bl	8004fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	2000025c 	.word	0x2000025c

080031b8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80031bc:	4802      	ldr	r0, [pc, #8]	@ (80031c8 <DMA1_Channel3_IRQHandler+0x10>)
 80031be:	f001 fef3 	bl	8004fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	200002a0 	.word	0x200002a0

080031cc <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80031d0:	4802      	ldr	r0, [pc, #8]	@ (80031dc <DMA1_Channel4_IRQHandler+0x10>)
 80031d2:	f001 fee9 	bl	8004fa8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000378 	.word	0x20000378

080031e0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bc80      	pop	{r7}
 80031ea:	4770      	bx	lr

080031ec <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80031f0:	4803      	ldr	r0, [pc, #12]	@ (8003200 <ADC1_2_IRQHandler+0x14>)
 80031f2:	f000 fd4d 	bl	8003c90 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80031f6:	4803      	ldr	r0, [pc, #12]	@ (8003204 <ADC1_2_IRQHandler+0x18>)
 80031f8:	f000 fd4a 	bl	8003c90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80031fc:	bf00      	nop
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20000134 	.word	0x20000134
 8003204:	20000164 	.word	0x20000164

08003208 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800320c:	4802      	ldr	r0, [pc, #8]	@ (8003218 <CAN1_TX_IRQHandler+0x10>)
 800320e:	f001 f9e0 	bl	80045d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003212:	bf00      	nop
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	200001d8 	.word	0x200001d8

0800321c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003220:	4802      	ldr	r0, [pc, #8]	@ (800322c <CAN1_RX0_IRQHandler+0x10>)
 8003222:	f001 f9d6 	bl	80045d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	bd80      	pop	{r7, pc}
 800322a:	bf00      	nop
 800322c:	200001d8 	.word	0x200001d8

08003230 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003234:	4802      	ldr	r0, [pc, #8]	@ (8003240 <CAN1_RX1_IRQHandler+0x10>)
 8003236:	f001 f9cc 	bl	80045d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	200001d8 	.word	0x200001d8

08003244 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003248:	4802      	ldr	r0, [pc, #8]	@ (8003254 <CAN1_SCE_IRQHandler+0x10>)
 800324a:	f001 f9c2 	bl	80045d2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 800324e:	bf00      	nop
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	200001d8 	.word	0x200001d8

08003258 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800325c:	4802      	ldr	r0, [pc, #8]	@ (8003268 <SPI1_IRQHandler+0x10>)
 800325e:	f003 feaf 	bl	8006fc0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	20000204 	.word	0x20000204

0800326c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003270:	4802      	ldr	r0, [pc, #8]	@ (800327c <USART1_IRQHandler+0x10>)
 8003272:	f004 fbe5 	bl	8007a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003276:	bf00      	nop
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	20000330 	.word	0x20000330

08003280 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003284:	4802      	ldr	r0, [pc, #8]	@ (8003290 <TIM7_IRQHandler+0x10>)
 8003286:	f004 f8f1 	bl	800746c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	200002e8 	.word	0x200002e8

08003294 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
 80032a4:	e00a      	b.n	80032bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80032a6:	f3af 8000 	nop.w
 80032aa:	4601      	mov	r1, r0
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	1c5a      	adds	r2, r3, #1
 80032b0:	60ba      	str	r2, [r7, #8]
 80032b2:	b2ca      	uxtb	r2, r1
 80032b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	3301      	adds	r3, #1
 80032ba:	617b      	str	r3, [r7, #20]
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	dbf0      	blt.n	80032a6 <_read+0x12>
  }

  return len;
 80032c4:	687b      	ldr	r3, [r7, #4]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3718      	adds	r7, #24
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <_close>:
  }
  return len;
}

int _close(int file)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b083      	sub	sp, #12
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80032d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr

080032e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80032f4:	605a      	str	r2, [r3, #4]
  return 0;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bc80      	pop	{r7}
 8003300:	4770      	bx	lr

08003302 <_isatty>:

int _isatty(int file)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800330a:	2301      	movs	r3, #1
}
 800330c:	4618      	mov	r0, r3
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003316:	b480      	push	{r7}
 8003318:	b085      	sub	sp, #20
 800331a:	af00      	add	r7, sp, #0
 800331c:	60f8      	str	r0, [r7, #12]
 800331e:	60b9      	str	r1, [r7, #8]
 8003320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
	...

08003330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b086      	sub	sp, #24
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003338:	4a14      	ldr	r2, [pc, #80]	@ (800338c <_sbrk+0x5c>)
 800333a:	4b15      	ldr	r3, [pc, #84]	@ (8003390 <_sbrk+0x60>)
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003344:	4b13      	ldr	r3, [pc, #76]	@ (8003394 <_sbrk+0x64>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d102      	bne.n	8003352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800334c:	4b11      	ldr	r3, [pc, #68]	@ (8003394 <_sbrk+0x64>)
 800334e:	4a12      	ldr	r2, [pc, #72]	@ (8003398 <_sbrk+0x68>)
 8003350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003352:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <_sbrk+0x64>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	429a      	cmp	r2, r3
 800335e:	d207      	bcs.n	8003370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003360:	f005 faee 	bl	8008940 <__errno>
 8003364:	4603      	mov	r3, r0
 8003366:	220c      	movs	r2, #12
 8003368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800336a:	f04f 33ff 	mov.w	r3, #4294967295
 800336e:	e009      	b.n	8003384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003370:	4b08      	ldr	r3, [pc, #32]	@ (8003394 <_sbrk+0x64>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003376:	4b07      	ldr	r3, [pc, #28]	@ (8003394 <_sbrk+0x64>)
 8003378:	681a      	ldr	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4413      	add	r3, r2
 800337e:	4a05      	ldr	r2, [pc, #20]	@ (8003394 <_sbrk+0x64>)
 8003380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003382:	68fb      	ldr	r3, [r7, #12]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	20010000 	.word	0x20010000
 8003390:	00000400 	.word	0x00000400
 8003394:	200002e4 	.word	0x200002e4
 8003398:	20000510 	.word	0x20000510

0800339c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033a0:	bf00      	nop
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033ae:	463b      	mov	r3, r7
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80033b6:	4b15      	ldr	r3, [pc, #84]	@ (800340c <MX_TIM7_Init+0x64>)
 80033b8:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <MX_TIM7_Init+0x68>)
 80033ba:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 80033bc:	4b13      	ldr	r3, [pc, #76]	@ (800340c <MX_TIM7_Init+0x64>)
 80033be:	2200      	movs	r2, #0
 80033c0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033c2:	4b12      	ldr	r3, [pc, #72]	@ (800340c <MX_TIM7_Init+0x64>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80033c8:	4b10      	ldr	r3, [pc, #64]	@ (800340c <MX_TIM7_Init+0x64>)
 80033ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033ce:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80033d0:	4b0e      	ldr	r3, [pc, #56]	@ (800340c <MX_TIM7_Init+0x64>)
 80033d2:	2280      	movs	r2, #128	@ 0x80
 80033d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033d6:	480d      	ldr	r0, [pc, #52]	@ (800340c <MX_TIM7_Init+0x64>)
 80033d8:	f003 fff9 	bl	80073ce <HAL_TIM_Base_Init>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80033e2:	f7ff fae9 	bl	80029b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033e6:	2300      	movs	r3, #0
 80033e8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80033ee:	463b      	mov	r3, r7
 80033f0:	4619      	mov	r1, r3
 80033f2:	4806      	ldr	r0, [pc, #24]	@ (800340c <MX_TIM7_Init+0x64>)
 80033f4:	f004 f9d0 	bl	8007798 <HAL_TIMEx_MasterConfigSynchronization>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80033fe:	f7ff fadb 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	200002e8 	.word	0x200002e8
 8003410:	40001400 	.word	0x40001400

08003414 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a0d      	ldr	r2, [pc, #52]	@ (8003458 <HAL_TIM_Base_MspInit+0x44>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d113      	bne.n	800344e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003426:	4b0d      	ldr	r3, [pc, #52]	@ (800345c <HAL_TIM_Base_MspInit+0x48>)
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	4a0c      	ldr	r2, [pc, #48]	@ (800345c <HAL_TIM_Base_MspInit+0x48>)
 800342c:	f043 0320 	orr.w	r3, r3, #32
 8003430:	61d3      	str	r3, [r2, #28]
 8003432:	4b0a      	ldr	r3, [pc, #40]	@ (800345c <HAL_TIM_Base_MspInit+0x48>)
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800343e:	2200      	movs	r2, #0
 8003440:	2100      	movs	r1, #0
 8003442:	2037      	movs	r0, #55	@ 0x37
 8003444:	f001 fbbf 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003448:	2037      	movs	r0, #55	@ 0x37
 800344a:	f001 fbd8 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800344e:	bf00      	nop
 8003450:	3710      	adds	r7, #16
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40001400 	.word	0x40001400
 800345c:	40021000 	.word	0x40021000

08003460 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003464:	4b11      	ldr	r3, [pc, #68]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003466:	4a12      	ldr	r2, [pc, #72]	@ (80034b0 <MX_USART1_UART_Init+0x50>)
 8003468:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800346a:	4b10      	ldr	r3, [pc, #64]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 800346c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003470:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003472:	4b0e      	ldr	r3, [pc, #56]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003474:	2200      	movs	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003478:	4b0c      	ldr	r3, [pc, #48]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 800347a:	2200      	movs	r2, #0
 800347c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800347e:	4b0b      	ldr	r3, [pc, #44]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003480:	2200      	movs	r2, #0
 8003482:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003484:	4b09      	ldr	r3, [pc, #36]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003486:	220c      	movs	r2, #12
 8003488:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800348a:	4b08      	ldr	r3, [pc, #32]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 800348c:	2200      	movs	r2, #0
 800348e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003490:	4b06      	ldr	r3, [pc, #24]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003492:	2200      	movs	r2, #0
 8003494:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003496:	4805      	ldr	r0, [pc, #20]	@ (80034ac <MX_USART1_UART_Init+0x4c>)
 8003498:	f004 f9f6 	bl	8007888 <HAL_UART_Init>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80034a2:	f7ff fa89 	bl	80029b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80034a6:	bf00      	nop
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000330 	.word	0x20000330
 80034b0:	40013800 	.word	0x40013800

080034b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b088      	sub	sp, #32
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034bc:	f107 0310 	add.w	r3, r7, #16
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]
 80034c4:	605a      	str	r2, [r3, #4]
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a33      	ldr	r2, [pc, #204]	@ (800359c <HAL_UART_MspInit+0xe8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d15f      	bne.n	8003594 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034d4:	4b32      	ldr	r3, [pc, #200]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	4a31      	ldr	r2, [pc, #196]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034de:	6193      	str	r3, [r2, #24]
 80034e0:	4b2f      	ldr	r3, [pc, #188]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ec:	4b2c      	ldr	r3, [pc, #176]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	4a2b      	ldr	r2, [pc, #172]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034f2:	f043 0304 	orr.w	r3, r3, #4
 80034f6:	6193      	str	r3, [r2, #24]
 80034f8:	4b29      	ldr	r3, [pc, #164]	@ (80035a0 <HAL_UART_MspInit+0xec>)
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	60bb      	str	r3, [r7, #8]
 8003502:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003504:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003508:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350a:	2302      	movs	r3, #2
 800350c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800350e:	2303      	movs	r3, #3
 8003510:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003512:	f107 0310 	add.w	r3, r7, #16
 8003516:	4619      	mov	r1, r3
 8003518:	4822      	ldr	r0, [pc, #136]	@ (80035a4 <HAL_UART_MspInit+0xf0>)
 800351a:	f001 ff81 	bl	8005420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800351e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003522:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003528:	2300      	movs	r3, #0
 800352a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800352c:	f107 0310 	add.w	r3, r7, #16
 8003530:	4619      	mov	r1, r3
 8003532:	481c      	ldr	r0, [pc, #112]	@ (80035a4 <HAL_UART_MspInit+0xf0>)
 8003534:	f001 ff74 	bl	8005420 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003538:	4b1b      	ldr	r3, [pc, #108]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 800353a:	4a1c      	ldr	r2, [pc, #112]	@ (80035ac <HAL_UART_MspInit+0xf8>)
 800353c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800353e:	4b1a      	ldr	r3, [pc, #104]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003540:	2210      	movs	r2, #16
 8003542:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003544:	4b18      	ldr	r3, [pc, #96]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003546:	2200      	movs	r2, #0
 8003548:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800354a:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 800354c:	2280      	movs	r2, #128	@ 0x80
 800354e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003552:	2200      	movs	r2, #0
 8003554:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003556:	4b14      	ldr	r3, [pc, #80]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003558:	2200      	movs	r2, #0
 800355a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 800355e:	2200      	movs	r2, #0
 8003560:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003562:	4b11      	ldr	r3, [pc, #68]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003564:	2200      	movs	r2, #0
 8003566:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003568:	480f      	ldr	r0, [pc, #60]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 800356a:	f001 fb63 	bl	8004c34 <HAL_DMA_Init>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8003574:	f7ff fa20 	bl	80029b8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a0b      	ldr	r2, [pc, #44]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 800357c:	639a      	str	r2, [r3, #56]	@ 0x38
 800357e:	4a0a      	ldr	r2, [pc, #40]	@ (80035a8 <HAL_UART_MspInit+0xf4>)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8003584:	2200      	movs	r2, #0
 8003586:	2101      	movs	r1, #1
 8003588:	2025      	movs	r0, #37	@ 0x25
 800358a:	f001 fb1c 	bl	8004bc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800358e:	2025      	movs	r0, #37	@ 0x25
 8003590:	f001 fb35 	bl	8004bfe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003594:	bf00      	nop
 8003596:	3720      	adds	r7, #32
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40013800 	.word	0x40013800
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40010800 	.word	0x40010800
 80035a8:	20000378 	.word	0x20000378
 80035ac:	40020044 	.word	0x40020044

080035b0 <Reset_Handler>:
 80035b0:	f7ff fef4 	bl	800339c <SystemInit>
 80035b4:	480b      	ldr	r0, [pc, #44]	@ (80035e4 <LoopFillZerobss+0xe>)
 80035b6:	490c      	ldr	r1, [pc, #48]	@ (80035e8 <LoopFillZerobss+0x12>)
 80035b8:	4a0c      	ldr	r2, [pc, #48]	@ (80035ec <LoopFillZerobss+0x16>)
 80035ba:	2300      	movs	r3, #0
 80035bc:	e002      	b.n	80035c4 <LoopCopyDataInit>

080035be <CopyDataInit>:
 80035be:	58d4      	ldr	r4, [r2, r3]
 80035c0:	50c4      	str	r4, [r0, r3]
 80035c2:	3304      	adds	r3, #4

080035c4 <LoopCopyDataInit>:
 80035c4:	18c4      	adds	r4, r0, r3
 80035c6:	428c      	cmp	r4, r1
 80035c8:	d3f9      	bcc.n	80035be <CopyDataInit>
 80035ca:	4a09      	ldr	r2, [pc, #36]	@ (80035f0 <LoopFillZerobss+0x1a>)
 80035cc:	4c09      	ldr	r4, [pc, #36]	@ (80035f4 <LoopFillZerobss+0x1e>)
 80035ce:	2300      	movs	r3, #0
 80035d0:	e001      	b.n	80035d6 <LoopFillZerobss>

080035d2 <FillZerobss>:
 80035d2:	6013      	str	r3, [r2, #0]
 80035d4:	3204      	adds	r2, #4

080035d6 <LoopFillZerobss>:
 80035d6:	42a2      	cmp	r2, r4
 80035d8:	d3fb      	bcc.n	80035d2 <FillZerobss>
 80035da:	f005 f9b7 	bl	800894c <__libc_init_array>
 80035de:	f7fe ffd3 	bl	8002588 <main>
 80035e2:	4770      	bx	lr
 80035e4:	20000000 	.word	0x20000000
 80035e8:	200000d4 	.word	0x200000d4
 80035ec:	080096a8 	.word	0x080096a8
 80035f0:	200000d4 	.word	0x200000d4
 80035f4:	2000050c 	.word	0x2000050c

080035f8 <CAN2_RX0_IRQHandler>:
 80035f8:	e7fe      	b.n	80035f8 <CAN2_RX0_IRQHandler>
	...

080035fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003600:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <HAL_Init+0x28>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a07      	ldr	r2, [pc, #28]	@ (8003624 <HAL_Init+0x28>)
 8003606:	f043 0310 	orr.w	r3, r3, #16
 800360a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800360c:	2003      	movs	r0, #3
 800360e:	f001 facf 	bl	8004bb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003612:	200f      	movs	r0, #15
 8003614:	f000 f808 	bl	8003628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003618:	f7ff fd5c 	bl	80030d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40022000 	.word	0x40022000

08003628 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003630:	4b12      	ldr	r3, [pc, #72]	@ (800367c <HAL_InitTick+0x54>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4b12      	ldr	r3, [pc, #72]	@ (8003680 <HAL_InitTick+0x58>)
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	4619      	mov	r1, r3
 800363a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800363e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003642:	fbb2 f3f3 	udiv	r3, r2, r3
 8003646:	4618      	mov	r0, r3
 8003648:	f001 fae7 	bl	8004c1a <HAL_SYSTICK_Config>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e00e      	b.n	8003674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b0f      	cmp	r3, #15
 800365a:	d80a      	bhi.n	8003672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800365c:	2200      	movs	r2, #0
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	f001 faaf 	bl	8004bc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003668:	4a06      	ldr	r2, [pc, #24]	@ (8003684 <HAL_InitTick+0x5c>)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800366e:	2300      	movs	r3, #0
 8003670:	e000      	b.n	8003674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}
 800367c:	2000006c 	.word	0x2000006c
 8003680:	20000074 	.word	0x20000074
 8003684:	20000070 	.word	0x20000070

08003688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003688:	b480      	push	{r7}
 800368a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800368c:	4b05      	ldr	r3, [pc, #20]	@ (80036a4 <HAL_IncTick+0x1c>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	461a      	mov	r2, r3
 8003692:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <HAL_IncTick+0x20>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4413      	add	r3, r2
 8003698:	4a03      	ldr	r2, [pc, #12]	@ (80036a8 <HAL_IncTick+0x20>)
 800369a:	6013      	str	r3, [r2, #0]
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	bc80      	pop	{r7}
 80036a2:	4770      	bx	lr
 80036a4:	20000074 	.word	0x20000074
 80036a8:	200003bc 	.word	0x200003bc

080036ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  return uwTick;
 80036b0:	4b02      	ldr	r3, [pc, #8]	@ (80036bc <HAL_GetTick+0x10>)
 80036b2:	681b      	ldr	r3, [r3, #0]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bc80      	pop	{r7}
 80036ba:	4770      	bx	lr
 80036bc:	200003bc 	.word	0x200003bc

080036c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036c8:	f7ff fff0 	bl	80036ac <HAL_GetTick>
 80036cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d8:	d005      	beq.n	80036e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036da:	4b0a      	ldr	r3, [pc, #40]	@ (8003704 <HAL_Delay+0x44>)
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	461a      	mov	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4413      	add	r3, r2
 80036e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036e6:	bf00      	nop
 80036e8:	f7ff ffe0 	bl	80036ac <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d8f7      	bhi.n	80036e8 <HAL_Delay+0x28>
  {
  }
}
 80036f8:	bf00      	nop
 80036fa:	bf00      	nop
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	20000074 	.word	0x20000074

08003708 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003710:	2300      	movs	r3, #0
 8003712:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003718:	2300      	movs	r3, #0
 800371a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e0be      	b.n	80038a8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003734:	2b00      	cmp	r3, #0
 8003736:	d109      	bne.n	800374c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fe f9f2 	bl	8001b30 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 fcc3 	bl	80040d8 <ADC_ConversionStop_Disable>
 8003752:	4603      	mov	r3, r0
 8003754:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800375a:	f003 0310 	and.w	r3, r3, #16
 800375e:	2b00      	cmp	r3, #0
 8003760:	f040 8099 	bne.w	8003896 <HAL_ADC_Init+0x18e>
 8003764:	7dfb      	ldrb	r3, [r7, #23]
 8003766:	2b00      	cmp	r3, #0
 8003768:	f040 8095 	bne.w	8003896 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003770:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003774:	f023 0302 	bic.w	r3, r3, #2
 8003778:	f043 0202 	orr.w	r2, r3, #2
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003788:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	7b1b      	ldrb	r3, [r3, #12]
 800378e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003790:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	4313      	orrs	r3, r2
 8003796:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037a0:	d003      	beq.n	80037aa <HAL_ADC_Init+0xa2>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d102      	bne.n	80037b0 <HAL_ADC_Init+0xa8>
 80037aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037ae:	e000      	b.n	80037b2 <HAL_ADC_Init+0xaa>
 80037b0:	2300      	movs	r3, #0
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	7d1b      	ldrb	r3, [r3, #20]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d119      	bne.n	80037f4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7b1b      	ldrb	r3, [r3, #12]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d109      	bne.n	80037dc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699b      	ldr	r3, [r3, #24]
 80037cc:	3b01      	subs	r3, #1
 80037ce:	035a      	lsls	r2, r3, #13
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	e00b      	b.n	80037f4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e0:	f043 0220 	orr.w	r2, r3, #32
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ec:	f043 0201 	orr.w	r2, r3, #1
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	430a      	orrs	r2, r1
 8003806:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	4b28      	ldr	r3, [pc, #160]	@ (80038b0 <HAL_ADC_Init+0x1a8>)
 8003810:	4013      	ands	r3, r2
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6812      	ldr	r2, [r2, #0]
 8003816:	68b9      	ldr	r1, [r7, #8]
 8003818:	430b      	orrs	r3, r1
 800381a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003824:	d003      	beq.n	800382e <HAL_ADC_Init+0x126>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d104      	bne.n	8003838 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	3b01      	subs	r3, #1
 8003834:	051b      	lsls	r3, r3, #20
 8003836:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	430a      	orrs	r2, r1
 800384a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	4b18      	ldr	r3, [pc, #96]	@ (80038b4 <HAL_ADC_Init+0x1ac>)
 8003854:	4013      	ands	r3, r2
 8003856:	68ba      	ldr	r2, [r7, #8]
 8003858:	429a      	cmp	r2, r3
 800385a:	d10b      	bne.n	8003874 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003866:	f023 0303 	bic.w	r3, r3, #3
 800386a:	f043 0201 	orr.w	r2, r3, #1
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003872:	e018      	b.n	80038a6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003878:	f023 0312 	bic.w	r3, r3, #18
 800387c:	f043 0210 	orr.w	r2, r3, #16
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	f043 0201 	orr.w	r2, r3, #1
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003894:	e007      	b.n	80038a6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800389a:	f043 0210 	orr.w	r2, r3, #16
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80038a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	ffe1f7fd 	.word	0xffe1f7fd
 80038b4:	ff1f0efe 	.word	0xff1f0efe

080038b8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038c0:	2300      	movs	r3, #0
 80038c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d101      	bne.n	80038d2 <HAL_ADC_Start+0x1a>
 80038ce:	2302      	movs	r3, #2
 80038d0:	e098      	b.n	8003a04 <HAL_ADC_Start+0x14c>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fba2 	bl	8004024 <ADC_Enable>
 80038e0:	4603      	mov	r3, r0
 80038e2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f040 8087 	bne.w	80039fa <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a41      	ldr	r2, [pc, #260]	@ (8003a0c <HAL_ADC_Start+0x154>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d105      	bne.n	8003916 <HAL_ADC_Start+0x5e>
 800390a:	4b41      	ldr	r3, [pc, #260]	@ (8003a10 <HAL_ADC_Start+0x158>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d115      	bne.n	8003942 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800392c:	2b00      	cmp	r3, #0
 800392e:	d026      	beq.n	800397e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003934:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003938:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003940:	e01d      	b.n	800397e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003946:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a2f      	ldr	r2, [pc, #188]	@ (8003a10 <HAL_ADC_Start+0x158>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d004      	beq.n	8003962 <HAL_ADC_Start+0xaa>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a2b      	ldr	r2, [pc, #172]	@ (8003a0c <HAL_ADC_Start+0x154>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d10d      	bne.n	800397e <HAL_ADC_Start+0xc6>
 8003962:	4b2b      	ldr	r3, [pc, #172]	@ (8003a10 <HAL_ADC_Start+0x158>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800396a:	2b00      	cmp	r3, #0
 800396c:	d007      	beq.n	800397e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003972:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003976:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003982:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d006      	beq.n	8003998 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800398e:	f023 0206 	bic.w	r2, r3, #6
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003996:	e002      	b.n	800399e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f06f 0202 	mvn.w	r2, #2
 80039ae:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80039ba:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80039be:	d113      	bne.n	80039e8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039c4:	4a11      	ldr	r2, [pc, #68]	@ (8003a0c <HAL_ADC_Start+0x154>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d105      	bne.n	80039d6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039ca:	4b11      	ldr	r3, [pc, #68]	@ (8003a10 <HAL_ADC_Start+0x158>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d108      	bne.n	80039e8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80039e4:	609a      	str	r2, [r3, #8]
 80039e6:	e00c      	b.n	8003a02 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	e003      	b.n	8003a02 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	3710      	adds	r7, #16
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40012800 	.word	0x40012800
 8003a10:	40012400 	.word	0x40012400

08003a14 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_ADC_Stop+0x1a>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e01a      	b.n	8003a64 <HAL_ADC_Stop+0x50>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 fb4e 	bl	80040d8 <ADC_ConversionStop_Disable>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d109      	bne.n	8003a5a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a4e:	f023 0301 	bic.w	r3, r3, #1
 8003a52:	f043 0201 	orr.w	r2, r3, #1
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003a6c:	b590      	push	{r4, r7, lr}
 8003a6e:	b087      	sub	sp, #28
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a82:	f7ff fe13 	bl	80036ac <HAL_GetTick>
 8003a86:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00b      	beq.n	8003aae <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a9a:	f043 0220 	orr.w	r2, r3, #32
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e0d3      	b.n	8003c56 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d131      	bne.n	8003b20 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d12a      	bne.n	8003b20 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003aca:	e021      	b.n	8003b10 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ad2:	d01d      	beq.n	8003b10 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d007      	beq.n	8003aea <HAL_ADC_PollForConversion+0x7e>
 8003ada:	f7ff fde7 	bl	80036ac <HAL_GetTick>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	1ad3      	subs	r3, r2, r3
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d212      	bcs.n	8003b10 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10b      	bne.n	8003b10 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	f043 0204 	orr.w	r2, r3, #4
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e0a2      	b.n	8003c56 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0302 	and.w	r3, r3, #2
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d0d6      	beq.n	8003acc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003b1e:	e070      	b.n	8003c02 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003b20:	4b4f      	ldr	r3, [pc, #316]	@ (8003c60 <HAL_ADC_PollForConversion+0x1f4>)
 8003b22:	681c      	ldr	r4, [r3, #0]
 8003b24:	2002      	movs	r0, #2
 8003b26:	f002 fc6f 	bl	8006408 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	6919      	ldr	r1, [r3, #16]
 8003b36:	4b4b      	ldr	r3, [pc, #300]	@ (8003c64 <HAL_ADC_PollForConversion+0x1f8>)
 8003b38:	400b      	ands	r3, r1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d118      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x104>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68d9      	ldr	r1, [r3, #12]
 8003b44:	4b48      	ldr	r3, [pc, #288]	@ (8003c68 <HAL_ADC_PollForConversion+0x1fc>)
 8003b46:	400b      	ands	r3, r1
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d111      	bne.n	8003b70 <HAL_ADC_PollForConversion+0x104>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	6919      	ldr	r1, [r3, #16]
 8003b52:	4b46      	ldr	r3, [pc, #280]	@ (8003c6c <HAL_ADC_PollForConversion+0x200>)
 8003b54:	400b      	ands	r3, r1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d108      	bne.n	8003b6c <HAL_ADC_PollForConversion+0x100>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68d9      	ldr	r1, [r3, #12]
 8003b60:	4b43      	ldr	r3, [pc, #268]	@ (8003c70 <HAL_ADC_PollForConversion+0x204>)
 8003b62:	400b      	ands	r3, r1
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_ADC_PollForConversion+0x100>
 8003b68:	2314      	movs	r3, #20
 8003b6a:	e020      	b.n	8003bae <HAL_ADC_PollForConversion+0x142>
 8003b6c:	2329      	movs	r3, #41	@ 0x29
 8003b6e:	e01e      	b.n	8003bae <HAL_ADC_PollForConversion+0x142>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6919      	ldr	r1, [r3, #16]
 8003b76:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <HAL_ADC_PollForConversion+0x200>)
 8003b78:	400b      	ands	r3, r1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d106      	bne.n	8003b8c <HAL_ADC_PollForConversion+0x120>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68d9      	ldr	r1, [r3, #12]
 8003b84:	4b3a      	ldr	r3, [pc, #232]	@ (8003c70 <HAL_ADC_PollForConversion+0x204>)
 8003b86:	400b      	ands	r3, r1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00d      	beq.n	8003ba8 <HAL_ADC_PollForConversion+0x13c>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6919      	ldr	r1, [r3, #16]
 8003b92:	4b38      	ldr	r3, [pc, #224]	@ (8003c74 <HAL_ADC_PollForConversion+0x208>)
 8003b94:	400b      	ands	r3, r1
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d108      	bne.n	8003bac <HAL_ADC_PollForConversion+0x140>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68d9      	ldr	r1, [r3, #12]
 8003ba0:	4b34      	ldr	r3, [pc, #208]	@ (8003c74 <HAL_ADC_PollForConversion+0x208>)
 8003ba2:	400b      	ands	r3, r1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_ADC_PollForConversion+0x140>
 8003ba8:	2354      	movs	r3, #84	@ 0x54
 8003baa:	e000      	b.n	8003bae <HAL_ADC_PollForConversion+0x142>
 8003bac:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bb4:	e021      	b.n	8003bfa <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bbc:	d01a      	beq.n	8003bf4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d007      	beq.n	8003bd4 <HAL_ADC_PollForConversion+0x168>
 8003bc4:	f7ff fd72 	bl	80036ac <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d20f      	bcs.n	8003bf4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d90b      	bls.n	8003bf4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be0:	f043 0204 	orr.w	r2, r3, #4
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e030      	b.n	8003c56 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	3301      	adds	r3, #1
 8003bf8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	693a      	ldr	r2, [r7, #16]
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d8d9      	bhi.n	8003bb6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f06f 0212 	mvn.w	r2, #18
 8003c0a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003c22:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003c26:	d115      	bne.n	8003c54 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d111      	bne.n	8003c54 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c34:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d105      	bne.n	8003c54 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	f043 0201 	orr.w	r2, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd90      	pop	{r4, r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	2000006c 	.word	0x2000006c
 8003c64:	24924924 	.word	0x24924924
 8003c68:	00924924 	.word	0x00924924
 8003c6c:	12492492 	.word	0x12492492
 8003c70:	00492492 	.word	0x00492492
 8003c74:	00249249 	.word	0x00249249

08003c78 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr

08003c90 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f003 0320 	and.w	r3, r3, #32
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d03e      	beq.n	8003d30 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f003 0302 	and.w	r3, r3, #2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d039      	beq.n	8003d30 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc0:	f003 0310 	and.w	r3, r3, #16
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d105      	bne.n	8003cd4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ccc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003cde:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003ce2:	d11d      	bne.n	8003d20 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d119      	bne.n	8003d20 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0220 	bic.w	r2, r2, #32
 8003cfa:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d105      	bne.n	8003d20 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d18:	f043 0201 	orr.w	r2, r3, #1
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f874 	bl	8003e0e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f06f 0212 	mvn.w	r2, #18
 8003d2e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d04d      	beq.n	8003dd6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d048      	beq.n	8003dd6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d105      	bne.n	8003d5c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d54:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003d66:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003d6a:	d012      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d125      	bne.n	8003dc6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d84:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003d88:	d11d      	bne.n	8003dc6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d119      	bne.n	8003dc6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003da0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d105      	bne.n	8003dc6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dbe:	f043 0201 	orr.w	r2, r3, #1
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 f9c7 	bl	800415a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f06f 020c 	mvn.w	r2, #12
 8003dd4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d012      	beq.n	8003e06 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d00d      	beq.n	8003e06 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f812 	bl	8003e20 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f06f 0201 	mvn.w	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003e06:	bf00      	nop
 8003e08:	3710      	adds	r7, #16
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bc80      	pop	{r7}
 8003e1e:	4770      	bx	lr

08003e20 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003e28:	bf00      	nop
 8003e2a:	370c      	adds	r7, #12
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bc80      	pop	{r7}
 8003e30:	4770      	bx	lr
	...

08003e34 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e34:	b480      	push	{r7}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x20>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e0dc      	b.n	800400e <HAL_ADC_ConfigChannel+0x1da>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	2b06      	cmp	r3, #6
 8003e62:	d81c      	bhi.n	8003e9e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	3b05      	subs	r3, #5
 8003e76:	221f      	movs	r2, #31
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	4019      	ands	r1, r3
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	6818      	ldr	r0, [r3, #0]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685a      	ldr	r2, [r3, #4]
 8003e88:	4613      	mov	r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	4413      	add	r3, r2
 8003e8e:	3b05      	subs	r3, #5
 8003e90:	fa00 f203 	lsl.w	r2, r0, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	430a      	orrs	r2, r1
 8003e9a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e9c:	e03c      	b.n	8003f18 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b0c      	cmp	r3, #12
 8003ea4:	d81c      	bhi.n	8003ee0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685a      	ldr	r2, [r3, #4]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	3b23      	subs	r3, #35	@ 0x23
 8003eb8:	221f      	movs	r2, #31
 8003eba:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	4019      	ands	r1, r3
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	6818      	ldr	r0, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	4613      	mov	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	3b23      	subs	r3, #35	@ 0x23
 8003ed2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	430a      	orrs	r2, r1
 8003edc:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ede:	e01b      	b.n	8003f18 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4413      	add	r3, r2
 8003ef0:	3b41      	subs	r3, #65	@ 0x41
 8003ef2:	221f      	movs	r2, #31
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	4019      	ands	r1, r3
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	6818      	ldr	r0, [r3, #0]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	4613      	mov	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	3b41      	subs	r3, #65	@ 0x41
 8003f0c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	2b09      	cmp	r3, #9
 8003f1e:	d91c      	bls.n	8003f5a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68d9      	ldr	r1, [r3, #12]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	4413      	add	r3, r2
 8003f30:	3b1e      	subs	r3, #30
 8003f32:	2207      	movs	r2, #7
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	4019      	ands	r1, r3
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	6898      	ldr	r0, [r3, #8]
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	4613      	mov	r3, r2
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	4413      	add	r3, r2
 8003f4a:	3b1e      	subs	r3, #30
 8003f4c:	fa00 f203 	lsl.w	r2, r0, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	430a      	orrs	r2, r1
 8003f56:	60da      	str	r2, [r3, #12]
 8003f58:	e019      	b.n	8003f8e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6919      	ldr	r1, [r3, #16]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4613      	mov	r3, r2
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	4413      	add	r3, r2
 8003f6a:	2207      	movs	r2, #7
 8003f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f70:	43db      	mvns	r3, r3
 8003f72:	4019      	ands	r1, r3
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	6898      	ldr	r0, [r3, #8]
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	005b      	lsls	r3, r3, #1
 8003f80:	4413      	add	r3, r2
 8003f82:	fa00 f203 	lsl.w	r2, r0, r3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b10      	cmp	r3, #16
 8003f94:	d003      	beq.n	8003f9e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003f9a:	2b11      	cmp	r3, #17
 8003f9c:	d132      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a1d      	ldr	r2, [pc, #116]	@ (8004018 <HAL_ADC_ConfigChannel+0x1e4>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d125      	bne.n	8003ff4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d126      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003fc4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b10      	cmp	r3, #16
 8003fcc:	d11a      	bne.n	8004004 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fce:	4b13      	ldr	r3, [pc, #76]	@ (800401c <HAL_ADC_ConfigChannel+0x1e8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a13      	ldr	r2, [pc, #76]	@ (8004020 <HAL_ADC_ConfigChannel+0x1ec>)
 8003fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fd8:	0c9a      	lsrs	r2, r3, #18
 8003fda:	4613      	mov	r3, r2
 8003fdc:	009b      	lsls	r3, r3, #2
 8003fde:	4413      	add	r3, r2
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fe4:	e002      	b.n	8003fec <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f9      	bne.n	8003fe6 <HAL_ADC_ConfigChannel+0x1b2>
 8003ff2:	e007      	b.n	8004004 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff8:	f043 0220 	orr.w	r2, r3, #32
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800400c:	7bfb      	ldrb	r3, [r7, #15]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	bc80      	pop	{r7}
 8004016:	4770      	bx	lr
 8004018:	40012400 	.word	0x40012400
 800401c:	2000006c 	.word	0x2000006c
 8004020:	431bde83 	.word	0x431bde83

08004024 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800402c:	2300      	movs	r3, #0
 800402e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b01      	cmp	r3, #1
 8004040:	d040      	beq.n	80040c4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f042 0201 	orr.w	r2, r2, #1
 8004050:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004052:	4b1f      	ldr	r3, [pc, #124]	@ (80040d0 <ADC_Enable+0xac>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a1f      	ldr	r2, [pc, #124]	@ (80040d4 <ADC_Enable+0xb0>)
 8004058:	fba2 2303 	umull	r2, r3, r2, r3
 800405c:	0c9b      	lsrs	r3, r3, #18
 800405e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004060:	e002      	b.n	8004068 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	3b01      	subs	r3, #1
 8004066:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1f9      	bne.n	8004062 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800406e:	f7ff fb1d 	bl	80036ac <HAL_GetTick>
 8004072:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004074:	e01f      	b.n	80040b6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004076:	f7ff fb19 	bl	80036ac <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d918      	bls.n	80040b6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b01      	cmp	r3, #1
 8004090:	d011      	beq.n	80040b6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004096:	f043 0210 	orr.w	r2, r3, #16
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	f043 0201 	orr.w	r2, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e007      	b.n	80040c6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d1d8      	bne.n	8004076 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80040c4:	2300      	movs	r3, #0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3710      	adds	r7, #16
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
 80040ce:	bf00      	nop
 80040d0:	2000006c 	.word	0x2000006c
 80040d4:	431bde83 	.word	0x431bde83

080040d8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80040e0:	2300      	movs	r3, #0
 80040e2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d12e      	bne.n	8004150 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 0201 	bic.w	r2, r2, #1
 8004100:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004102:	f7ff fad3 	bl	80036ac <HAL_GetTick>
 8004106:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004108:	e01b      	b.n	8004142 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800410a:	f7ff facf 	bl	80036ac <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d914      	bls.n	8004142 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b01      	cmp	r3, #1
 8004124:	d10d      	bne.n	8004142 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412a:	f043 0210 	orr.w	r2, r3, #16
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004136:	f043 0201 	orr.w	r2, r3, #1
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	e007      	b.n	8004152 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d0dc      	beq.n	800410a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800415a:	b480      	push	{r7}
 800415c:	b083      	sub	sp, #12
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004162:	bf00      	nop
 8004164:	370c      	adds	r7, #12
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr

0800416c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d101      	bne.n	800417e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e0ed      	b.n	800435a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d102      	bne.n	8004190 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fd fda8 	bl	8001ce0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f042 0201 	orr.w	r2, r2, #1
 800419e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041a0:	f7ff fa84 	bl	80036ac <HAL_GetTick>
 80041a4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041a6:	e012      	b.n	80041ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041a8:	f7ff fa80 	bl	80036ac <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b0a      	cmp	r3, #10
 80041b4:	d90b      	bls.n	80041ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2205      	movs	r2, #5
 80041c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e0c5      	b.n	800435a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0e5      	beq.n	80041a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f022 0202 	bic.w	r2, r2, #2
 80041ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041ec:	f7ff fa5e 	bl	80036ac <HAL_GetTick>
 80041f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80041f2:	e012      	b.n	800421a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80041f4:	f7ff fa5a 	bl	80036ac <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b0a      	cmp	r3, #10
 8004200:	d90b      	bls.n	800421a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004206:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2205      	movs	r2, #5
 8004212:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e09f      	b.n	800435a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d1e5      	bne.n	80041f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	7e1b      	ldrb	r3, [r3, #24]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d108      	bne.n	8004242 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800423e:	601a      	str	r2, [r3, #0]
 8004240:	e007      	b.n	8004252 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004250:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	7e5b      	ldrb	r3, [r3, #25]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d108      	bne.n	800426c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	e007      	b.n	800427c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800427a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	7e9b      	ldrb	r3, [r3, #26]
 8004280:	2b01      	cmp	r3, #1
 8004282:	d108      	bne.n	8004296 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f042 0220 	orr.w	r2, r2, #32
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	e007      	b.n	80042a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681a      	ldr	r2, [r3, #0]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 0220 	bic.w	r2, r2, #32
 80042a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	7edb      	ldrb	r3, [r3, #27]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d108      	bne.n	80042c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 0210 	bic.w	r2, r2, #16
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	e007      	b.n	80042d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0210 	orr.w	r2, r2, #16
 80042ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	7f1b      	ldrb	r3, [r3, #28]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d108      	bne.n	80042ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0208 	orr.w	r2, r2, #8
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	e007      	b.n	80042fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0208 	bic.w	r2, r2, #8
 80042f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	7f5b      	ldrb	r3, [r3, #29]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d108      	bne.n	8004314 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f042 0204 	orr.w	r2, r2, #4
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	e007      	b.n	8004324 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0204 	bic.w	r2, r2, #4
 8004322:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689a      	ldr	r2, [r3, #8]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	431a      	orrs	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	695b      	ldr	r3, [r3, #20]
 8004338:	ea42 0103 	orr.w	r1, r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	1e5a      	subs	r2, r3, #1
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2200      	movs	r2, #0
 800434e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004358:	2300      	movs	r3, #0
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b084      	sub	sp, #16
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d12e      	bne.n	80043d4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2202      	movs	r2, #2
 800437a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0201 	bic.w	r2, r2, #1
 800438c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800438e:	f7ff f98d 	bl	80036ac <HAL_GetTick>
 8004392:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004394:	e012      	b.n	80043bc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004396:	f7ff f989 	bl	80036ac <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b0a      	cmp	r3, #10
 80043a2:	d90b      	bls.n	80043bc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2205      	movs	r2, #5
 80043b4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e012      	b.n	80043e2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1e5      	bne.n	8004396 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80043d0:	2300      	movs	r3, #0
 80043d2:	e006      	b.n	80043e2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
  }
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b089      	sub	sp, #36	@ 0x24
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	60f8      	str	r0, [r7, #12]
 80043f2:	60b9      	str	r1, [r7, #8]
 80043f4:	607a      	str	r2, [r7, #4]
 80043f6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004408:	7ffb      	ldrb	r3, [r7, #31]
 800440a:	2b01      	cmp	r3, #1
 800440c:	d003      	beq.n	8004416 <HAL_CAN_AddTxMessage+0x2c>
 800440e:	7ffb      	ldrb	r3, [r7, #31]
 8004410:	2b02      	cmp	r3, #2
 8004412:	f040 80ad 	bne.w	8004570 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d10a      	bne.n	8004436 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004426:	2b00      	cmp	r3, #0
 8004428:	d105      	bne.n	8004436 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 8095 	beq.w	8004560 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	0e1b      	lsrs	r3, r3, #24
 800443a:	f003 0303 	and.w	r3, r3, #3
 800443e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004440:	2201      	movs	r2, #1
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	409a      	lsls	r2, r3
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10d      	bne.n	800446e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800445c:	68f9      	ldr	r1, [r7, #12]
 800445e:	6809      	ldr	r1, [r1, #0]
 8004460:	431a      	orrs	r2, r3
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	3318      	adds	r3, #24
 8004466:	011b      	lsls	r3, r3, #4
 8004468:	440b      	add	r3, r1
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	e00f      	b.n	800448e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004478:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800447e:	68f9      	ldr	r1, [r7, #12]
 8004480:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004482:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	3318      	adds	r3, #24
 8004488:	011b      	lsls	r3, r3, #4
 800448a:	440b      	add	r3, r1
 800448c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6819      	ldr	r1, [r3, #0]
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	691a      	ldr	r2, [r3, #16]
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	3318      	adds	r3, #24
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	440b      	add	r3, r1
 800449e:	3304      	adds	r3, #4
 80044a0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	7d1b      	ldrb	r3, [r3, #20]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d111      	bne.n	80044ce <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	3318      	adds	r3, #24
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	4413      	add	r3, r2
 80044b6:	3304      	adds	r3, #4
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	6811      	ldr	r1, [r2, #0]
 80044be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	3318      	adds	r3, #24
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	440b      	add	r3, r1
 80044ca:	3304      	adds	r3, #4
 80044cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	3307      	adds	r3, #7
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	061a      	lsls	r2, r3, #24
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3306      	adds	r3, #6
 80044da:	781b      	ldrb	r3, [r3, #0]
 80044dc:	041b      	lsls	r3, r3, #16
 80044de:	431a      	orrs	r2, r3
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	3305      	adds	r3, #5
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	021b      	lsls	r3, r3, #8
 80044e8:	4313      	orrs	r3, r2
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	3204      	adds	r2, #4
 80044ee:	7812      	ldrb	r2, [r2, #0]
 80044f0:	4610      	mov	r0, r2
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	6811      	ldr	r1, [r2, #0]
 80044f6:	ea43 0200 	orr.w	r2, r3, r0
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	440b      	add	r3, r1
 8004500:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004504:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	3303      	adds	r3, #3
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	061a      	lsls	r2, r3, #24
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	3302      	adds	r3, #2
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	041b      	lsls	r3, r3, #16
 8004516:	431a      	orrs	r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3301      	adds	r3, #1
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	021b      	lsls	r3, r3, #8
 8004520:	4313      	orrs	r3, r2
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	7812      	ldrb	r2, [r2, #0]
 8004526:	4610      	mov	r0, r2
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	6811      	ldr	r1, [r2, #0]
 800452c:	ea43 0200 	orr.w	r2, r3, r0
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	440b      	add	r3, r1
 8004536:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800453a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	3318      	adds	r3, #24
 8004544:	011b      	lsls	r3, r3, #4
 8004546:	4413      	add	r3, r2
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68fa      	ldr	r2, [r7, #12]
 800454c:	6811      	ldr	r1, [r2, #0]
 800454e:	f043 0201 	orr.w	r2, r3, #1
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	3318      	adds	r3, #24
 8004556:	011b      	lsls	r3, r3, #4
 8004558:	440b      	add	r3, r1
 800455a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800455c:	2300      	movs	r3, #0
 800455e:	e00e      	b.n	800457e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004564:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e006      	b.n	800457e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
  }
}
 800457e:	4618      	mov	r0, r3
 8004580:	3724      	adds	r7, #36	@ 0x24
 8004582:	46bd      	mov	sp, r7
 8004584:	bc80      	pop	{r7}
 8004586:	4770      	bx	lr

08004588 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004598:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800459a:	7bfb      	ldrb	r3, [r7, #15]
 800459c:	2b01      	cmp	r3, #1
 800459e:	d002      	beq.n	80045a6 <HAL_CAN_ActivateNotification+0x1e>
 80045a0:	7bfb      	ldrb	r3, [r7, #15]
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d109      	bne.n	80045ba <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6959      	ldr	r1, [r3, #20]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	e006      	b.n	80045c8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
  }
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b08a      	sub	sp, #40	@ 0x28
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80045da:	2300      	movs	r3, #0
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	f003 0301 	and.w	r3, r3, #1
 8004614:	2b00      	cmp	r3, #0
 8004616:	d07c      	beq.n	8004712 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d023      	beq.n	800466a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2201      	movs	r2, #1
 8004628:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800462a:	69bb      	ldr	r3, [r7, #24]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d003      	beq.n	800463c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7fd fc05 	bl	8001e44 <HAL_CAN_TxMailbox0CompleteCallback>
 800463a:	e016      	b.n	800466a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	f003 0304 	and.w	r3, r3, #4
 8004642:	2b00      	cmp	r3, #0
 8004644:	d004      	beq.n	8004650 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800464c:	627b      	str	r3, [r7, #36]	@ 0x24
 800464e:	e00c      	b.n	800466a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f003 0308 	and.w	r3, r3, #8
 8004656:	2b00      	cmp	r3, #0
 8004658:	d004      	beq.n	8004664 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004660:	627b      	str	r3, [r7, #36]	@ 0x24
 8004662:	e002      	b.n	800466a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f97d 	bl	8004964 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d024      	beq.n	80046be <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800467c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800467e:	69bb      	ldr	r3, [r7, #24]
 8004680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004684:	2b00      	cmp	r3, #0
 8004686:	d003      	beq.n	8004690 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f959 	bl	8004940 <HAL_CAN_TxMailbox1CompleteCallback>
 800468e:	e016      	b.n	80046be <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004696:	2b00      	cmp	r3, #0
 8004698:	d004      	beq.n	80046a4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800469a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80046a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046a2:	e00c      	b.n	80046be <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d004      	beq.n	80046b8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80046b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80046b6:	e002      	b.n	80046be <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f95c 	bl	8004976 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d024      	beq.n	8004712 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80046d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80046d2:	69bb      	ldr	r3, [r7, #24]
 80046d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d003      	beq.n	80046e4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 f938 	bl	8004952 <HAL_CAN_TxMailbox2CompleteCallback>
 80046e2:	e016      	b.n	8004712 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80046e4:	69bb      	ldr	r3, [r7, #24]
 80046e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d004      	beq.n	80046f8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80046ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f6:	e00c      	b.n	8004712 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d004      	beq.n	800470c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004708:	627b      	str	r3, [r7, #36]	@ 0x24
 800470a:	e002      	b.n	8004712 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f93b 	bl	8004988 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004712:	6a3b      	ldr	r3, [r7, #32]
 8004714:	f003 0308 	and.w	r3, r3, #8
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00c      	beq.n	8004736 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	f003 0310 	and.w	r3, r3, #16
 8004722:	2b00      	cmp	r3, #0
 8004724:	d007      	beq.n	8004736 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004728:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800472c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2210      	movs	r2, #16
 8004734:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004736:	6a3b      	ldr	r3, [r7, #32]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00b      	beq.n	8004758 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	2b00      	cmp	r3, #0
 8004748:	d006      	beq.n	8004758 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2208      	movs	r2, #8
 8004750:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f92a 	bl	80049ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004758:	6a3b      	ldr	r3, [r7, #32]
 800475a:	f003 0302 	and.w	r3, r3, #2
 800475e:	2b00      	cmp	r3, #0
 8004760:	d009      	beq.n	8004776 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	2b00      	cmp	r3, #0
 800476e:	d002      	beq.n	8004776 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f912 	bl	800499a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004776:	6a3b      	ldr	r3, [r7, #32]
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00c      	beq.n	800479a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f003 0310 	and.w	r3, r3, #16
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800478a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004790:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2210      	movs	r2, #16
 8004798:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	f003 0320 	and.w	r3, r3, #32
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00b      	beq.n	80047bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f003 0308 	and.w	r3, r3, #8
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d006      	beq.n	80047bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2208      	movs	r2, #8
 80047b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f90a 	bl	80049d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80047bc:	6a3b      	ldr	r3, [r7, #32]
 80047be:	f003 0310 	and.w	r3, r3, #16
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d009      	beq.n	80047da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d002      	beq.n	80047da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80047d4:	6878      	ldr	r0, [r7, #4]
 80047d6:	f000 f8f2 	bl	80049be <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d00b      	beq.n	80047fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d006      	beq.n	80047fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2210      	movs	r2, #16
 80047f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f8f3 	bl	80049e2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	f003 0308 	and.w	r3, r3, #8
 800480c:	2b00      	cmp	r3, #0
 800480e:	d006      	beq.n	800481e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2208      	movs	r2, #8
 8004816:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f8eb 	bl	80049f4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800481e:	6a3b      	ldr	r3, [r7, #32]
 8004820:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004824:	2b00      	cmp	r3, #0
 8004826:	d07b      	beq.n	8004920 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d072      	beq.n	8004918 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004832:	6a3b      	ldr	r3, [r7, #32]
 8004834:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004848:	f043 0301 	orr.w	r3, r3, #1
 800484c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800484e:	6a3b      	ldr	r3, [r7, #32]
 8004850:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	f043 0302 	orr.w	r3, r3, #2
 8004868:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800486a:	6a3b      	ldr	r3, [r7, #32]
 800486c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800487e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004880:	f043 0304 	orr.w	r3, r3, #4
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004886:	6a3b      	ldr	r3, [r7, #32]
 8004888:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800488c:	2b00      	cmp	r3, #0
 800488e:	d043      	beq.n	8004918 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004896:	2b00      	cmp	r3, #0
 8004898:	d03e      	beq.n	8004918 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048a0:	2b60      	cmp	r3, #96	@ 0x60
 80048a2:	d02b      	beq.n	80048fc <HAL_CAN_IRQHandler+0x32a>
 80048a4:	2b60      	cmp	r3, #96	@ 0x60
 80048a6:	d82e      	bhi.n	8004906 <HAL_CAN_IRQHandler+0x334>
 80048a8:	2b50      	cmp	r3, #80	@ 0x50
 80048aa:	d022      	beq.n	80048f2 <HAL_CAN_IRQHandler+0x320>
 80048ac:	2b50      	cmp	r3, #80	@ 0x50
 80048ae:	d82a      	bhi.n	8004906 <HAL_CAN_IRQHandler+0x334>
 80048b0:	2b40      	cmp	r3, #64	@ 0x40
 80048b2:	d019      	beq.n	80048e8 <HAL_CAN_IRQHandler+0x316>
 80048b4:	2b40      	cmp	r3, #64	@ 0x40
 80048b6:	d826      	bhi.n	8004906 <HAL_CAN_IRQHandler+0x334>
 80048b8:	2b30      	cmp	r3, #48	@ 0x30
 80048ba:	d010      	beq.n	80048de <HAL_CAN_IRQHandler+0x30c>
 80048bc:	2b30      	cmp	r3, #48	@ 0x30
 80048be:	d822      	bhi.n	8004906 <HAL_CAN_IRQHandler+0x334>
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d002      	beq.n	80048ca <HAL_CAN_IRQHandler+0x2f8>
 80048c4:	2b20      	cmp	r3, #32
 80048c6:	d005      	beq.n	80048d4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80048c8:	e01d      	b.n	8004906 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80048ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048cc:	f043 0308 	orr.w	r3, r3, #8
 80048d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048d2:	e019      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80048d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d6:	f043 0310 	orr.w	r3, r3, #16
 80048da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048dc:	e014      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	f043 0320 	orr.w	r3, r3, #32
 80048e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048e6:	e00f      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80048e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048f0:	e00a      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048fa:	e005      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004902:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004904:	e000      	b.n	8004908 <HAL_CAN_IRQHandler+0x336>
            break;
 8004906:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	699a      	ldr	r2, [r3, #24]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004916:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2204      	movs	r2, #4
 800491e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004922:	2b00      	cmp	r3, #0
 8004924:	d008      	beq.n	8004938 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800492a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800492c:	431a      	orrs	r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f867 	bl	8004a06 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004938:	bf00      	nop
 800493a:	3728      	adds	r7, #40	@ 0x28
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	bc80      	pop	{r7}
 8004950:	4770      	bx	lr

08004952 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800496c:	bf00      	nop
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr

08004976 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	bc80      	pop	{r7}
 8004998:	4770      	bx	lr

0800499a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800499a:	b480      	push	{r7}
 800499c:	b083      	sub	sp, #12
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80049a2:	bf00      	nop
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bc80      	pop	{r7}
 80049aa:	4770      	bx	lr

080049ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bc80      	pop	{r7}
 80049bc:	4770      	bx	lr

080049be <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr

080049d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr

080049e2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80049ea:	bf00      	nop
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr

08004a06 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004a06:	b480      	push	{r7}
 8004a08:	b083      	sub	sp, #12
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr

08004a18 <__NVIC_SetPriorityGrouping>:
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a28:	4b0c      	ldr	r3, [pc, #48]	@ (8004a5c <__NVIC_SetPriorityGrouping+0x44>)
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a34:	4013      	ands	r3, r2
 8004a36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a4a:	4a04      	ldr	r2, [pc, #16]	@ (8004a5c <__NVIC_SetPriorityGrouping+0x44>)
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	60d3      	str	r3, [r2, #12]
}
 8004a50:	bf00      	nop
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bc80      	pop	{r7}
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	e000ed00 	.word	0xe000ed00

08004a60 <__NVIC_GetPriorityGrouping>:
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a64:	4b04      	ldr	r3, [pc, #16]	@ (8004a78 <__NVIC_GetPriorityGrouping+0x18>)
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	0a1b      	lsrs	r3, r3, #8
 8004a6a:	f003 0307 	and.w	r3, r3, #7
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bc80      	pop	{r7}
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	e000ed00 	.word	0xe000ed00

08004a7c <__NVIC_EnableIRQ>:
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	4603      	mov	r3, r0
 8004a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	db0b      	blt.n	8004aa6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a8e:	79fb      	ldrb	r3, [r7, #7]
 8004a90:	f003 021f 	and.w	r2, r3, #31
 8004a94:	4906      	ldr	r1, [pc, #24]	@ (8004ab0 <__NVIC_EnableIRQ+0x34>)
 8004a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a9a:	095b      	lsrs	r3, r3, #5
 8004a9c:	2001      	movs	r0, #1
 8004a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8004aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bc80      	pop	{r7}
 8004aae:	4770      	bx	lr
 8004ab0:	e000e100 	.word	0xe000e100

08004ab4 <__NVIC_SetPriority>:
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	6039      	str	r1, [r7, #0]
 8004abe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	db0a      	blt.n	8004ade <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	490c      	ldr	r1, [pc, #48]	@ (8004b00 <__NVIC_SetPriority+0x4c>)
 8004ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ad2:	0112      	lsls	r2, r2, #4
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004adc:	e00a      	b.n	8004af4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	b2da      	uxtb	r2, r3
 8004ae2:	4908      	ldr	r1, [pc, #32]	@ (8004b04 <__NVIC_SetPriority+0x50>)
 8004ae4:	79fb      	ldrb	r3, [r7, #7]
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	3b04      	subs	r3, #4
 8004aec:	0112      	lsls	r2, r2, #4
 8004aee:	b2d2      	uxtb	r2, r2
 8004af0:	440b      	add	r3, r1
 8004af2:	761a      	strb	r2, [r3, #24]
}
 8004af4:	bf00      	nop
 8004af6:	370c      	adds	r7, #12
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bc80      	pop	{r7}
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	e000e100 	.word	0xe000e100
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <NVIC_EncodePriority>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b089      	sub	sp, #36	@ 0x24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	f1c3 0307 	rsb	r3, r3, #7
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	bf28      	it	cs
 8004b26:	2304      	movcs	r3, #4
 8004b28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3304      	adds	r3, #4
 8004b2e:	2b06      	cmp	r3, #6
 8004b30:	d902      	bls.n	8004b38 <NVIC_EncodePriority+0x30>
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	3b03      	subs	r3, #3
 8004b36:	e000      	b.n	8004b3a <NVIC_EncodePriority+0x32>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43da      	mvns	r2, r3
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	401a      	ands	r2, r3
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b50:	f04f 31ff 	mov.w	r1, #4294967295
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5a:	43d9      	mvns	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b60:	4313      	orrs	r3, r2
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3724      	adds	r7, #36	@ 0x24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b082      	sub	sp, #8
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3b01      	subs	r3, #1
 8004b78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b7c:	d301      	bcc.n	8004b82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e00f      	b.n	8004ba2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b82:	4a0a      	ldr	r2, [pc, #40]	@ (8004bac <SysTick_Config+0x40>)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b8a:	210f      	movs	r1, #15
 8004b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b90:	f7ff ff90 	bl	8004ab4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b94:	4b05      	ldr	r3, [pc, #20]	@ (8004bac <SysTick_Config+0x40>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b9a:	4b04      	ldr	r3, [pc, #16]	@ (8004bac <SysTick_Config+0x40>)
 8004b9c:	2207      	movs	r2, #7
 8004b9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	e000e010 	.word	0xe000e010

08004bb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f7ff ff2d 	bl	8004a18 <__NVIC_SetPriorityGrouping>
}
 8004bbe:	bf00      	nop
 8004bc0:	3708      	adds	r7, #8
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b086      	sub	sp, #24
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	4603      	mov	r3, r0
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	607a      	str	r2, [r7, #4]
 8004bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bd8:	f7ff ff42 	bl	8004a60 <__NVIC_GetPriorityGrouping>
 8004bdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	68b9      	ldr	r1, [r7, #8]
 8004be2:	6978      	ldr	r0, [r7, #20]
 8004be4:	f7ff ff90 	bl	8004b08 <NVIC_EncodePriority>
 8004be8:	4602      	mov	r2, r0
 8004bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bee:	4611      	mov	r1, r2
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff5f 	bl	8004ab4 <__NVIC_SetPriority>
}
 8004bf6:	bf00      	nop
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	4603      	mov	r3, r0
 8004c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7ff ff35 	bl	8004a7c <__NVIC_EnableIRQ>
}
 8004c12:	bf00      	nop
 8004c14:	3708      	adds	r7, #8
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b082      	sub	sp, #8
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7ff ffa2 	bl	8004b6c <SysTick_Config>
 8004c28:	4603      	mov	r3, r0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e059      	b.n	8004cfe <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	4b2d      	ldr	r3, [pc, #180]	@ (8004d08 <HAL_DMA_Init+0xd4>)
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d80f      	bhi.n	8004c76 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d0c <HAL_DMA_Init+0xd8>)
 8004c5e:	4413      	add	r3, r2
 8004c60:	4a2b      	ldr	r2, [pc, #172]	@ (8004d10 <HAL_DMA_Init+0xdc>)
 8004c62:	fba2 2303 	umull	r2, r3, r2, r3
 8004c66:	091b      	lsrs	r3, r3, #4
 8004c68:	009a      	lsls	r2, r3, #2
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a28      	ldr	r2, [pc, #160]	@ (8004d14 <HAL_DMA_Init+0xe0>)
 8004c72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004c74:	e00e      	b.n	8004c94 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	4b26      	ldr	r3, [pc, #152]	@ (8004d18 <HAL_DMA_Init+0xe4>)
 8004c7e:	4413      	add	r3, r2
 8004c80:	4a23      	ldr	r2, [pc, #140]	@ (8004d10 <HAL_DMA_Init+0xdc>)
 8004c82:	fba2 2303 	umull	r2, r3, r2, r3
 8004c86:	091b      	lsrs	r3, r3, #4
 8004c88:	009a      	lsls	r2, r3, #2
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a22      	ldr	r2, [pc, #136]	@ (8004d1c <HAL_DMA_Init+0xe8>)
 8004c92:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004caa:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004cae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004cb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	69db      	ldr	r3, [r3, #28]
 8004cd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr
 8004d08:	40020407 	.word	0x40020407
 8004d0c:	bffdfff8 	.word	0xbffdfff8
 8004d10:	cccccccd 	.word	0xcccccccd
 8004d14:	40020000 	.word	0x40020000
 8004d18:	bffdfbf8 	.word	0xbffdfbf8
 8004d1c:	40020400 	.word	0x40020400

08004d20 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d32:	b2db      	uxtb	r3, r3
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d008      	beq.n	8004d4a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2204      	movs	r2, #4
 8004d3c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e020      	b.n	8004d8c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f022 020e 	bic.w	r2, r2, #14
 8004d58:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f022 0201 	bic.w	r2, r2, #1
 8004d68:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d72:	2101      	movs	r1, #1
 8004d74:	fa01 f202 	lsl.w	r2, r1, r2
 8004d78:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr
	...

08004d98 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2b02      	cmp	r3, #2
 8004dae:	d005      	beq.n	8004dbc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2204      	movs	r2, #4
 8004db4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
 8004dba:	e0d6      	b.n	8004f6a <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 020e 	bic.w	r2, r2, #14
 8004dca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0201 	bic.w	r2, r2, #1
 8004dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	461a      	mov	r2, r3
 8004de2:	4b64      	ldr	r3, [pc, #400]	@ (8004f74 <HAL_DMA_Abort_IT+0x1dc>)
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d958      	bls.n	8004e9a <HAL_DMA_Abort_IT+0x102>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a62      	ldr	r2, [pc, #392]	@ (8004f78 <HAL_DMA_Abort_IT+0x1e0>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d04f      	beq.n	8004e92 <HAL_DMA_Abort_IT+0xfa>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a61      	ldr	r2, [pc, #388]	@ (8004f7c <HAL_DMA_Abort_IT+0x1e4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d048      	beq.n	8004e8e <HAL_DMA_Abort_IT+0xf6>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a5f      	ldr	r2, [pc, #380]	@ (8004f80 <HAL_DMA_Abort_IT+0x1e8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d040      	beq.n	8004e88 <HAL_DMA_Abort_IT+0xf0>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a5e      	ldr	r2, [pc, #376]	@ (8004f84 <HAL_DMA_Abort_IT+0x1ec>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d038      	beq.n	8004e82 <HAL_DMA_Abort_IT+0xea>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a5c      	ldr	r2, [pc, #368]	@ (8004f88 <HAL_DMA_Abort_IT+0x1f0>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d030      	beq.n	8004e7c <HAL_DMA_Abort_IT+0xe4>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a5b      	ldr	r2, [pc, #364]	@ (8004f8c <HAL_DMA_Abort_IT+0x1f4>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d028      	beq.n	8004e76 <HAL_DMA_Abort_IT+0xde>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a52      	ldr	r2, [pc, #328]	@ (8004f74 <HAL_DMA_Abort_IT+0x1dc>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d020      	beq.n	8004e70 <HAL_DMA_Abort_IT+0xd8>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a57      	ldr	r2, [pc, #348]	@ (8004f90 <HAL_DMA_Abort_IT+0x1f8>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d019      	beq.n	8004e6c <HAL_DMA_Abort_IT+0xd4>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a55      	ldr	r2, [pc, #340]	@ (8004f94 <HAL_DMA_Abort_IT+0x1fc>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d012      	beq.n	8004e68 <HAL_DMA_Abort_IT+0xd0>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a54      	ldr	r2, [pc, #336]	@ (8004f98 <HAL_DMA_Abort_IT+0x200>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d00a      	beq.n	8004e62 <HAL_DMA_Abort_IT+0xca>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a52      	ldr	r2, [pc, #328]	@ (8004f9c <HAL_DMA_Abort_IT+0x204>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d102      	bne.n	8004e5c <HAL_DMA_Abort_IT+0xc4>
 8004e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e5a:	e01b      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e60:	e018      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e66:	e015      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e68:	2310      	movs	r3, #16
 8004e6a:	e013      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e011      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e70:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e74:	e00e      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e76:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004e7a:	e00b      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e80:	e008      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e86:	e005      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e8c:	e002      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e8e:	2310      	movs	r3, #16
 8004e90:	e000      	b.n	8004e94 <HAL_DMA_Abort_IT+0xfc>
 8004e92:	2301      	movs	r3, #1
 8004e94:	4a42      	ldr	r2, [pc, #264]	@ (8004fa0 <HAL_DMA_Abort_IT+0x208>)
 8004e96:	6053      	str	r3, [r2, #4]
 8004e98:	e057      	b.n	8004f4a <HAL_DMA_Abort_IT+0x1b2>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a36      	ldr	r2, [pc, #216]	@ (8004f78 <HAL_DMA_Abort_IT+0x1e0>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d04f      	beq.n	8004f44 <HAL_DMA_Abort_IT+0x1ac>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a34      	ldr	r2, [pc, #208]	@ (8004f7c <HAL_DMA_Abort_IT+0x1e4>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d048      	beq.n	8004f40 <HAL_DMA_Abort_IT+0x1a8>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a33      	ldr	r2, [pc, #204]	@ (8004f80 <HAL_DMA_Abort_IT+0x1e8>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d040      	beq.n	8004f3a <HAL_DMA_Abort_IT+0x1a2>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a31      	ldr	r2, [pc, #196]	@ (8004f84 <HAL_DMA_Abort_IT+0x1ec>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d038      	beq.n	8004f34 <HAL_DMA_Abort_IT+0x19c>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a30      	ldr	r2, [pc, #192]	@ (8004f88 <HAL_DMA_Abort_IT+0x1f0>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d030      	beq.n	8004f2e <HAL_DMA_Abort_IT+0x196>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f8c <HAL_DMA_Abort_IT+0x1f4>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d028      	beq.n	8004f28 <HAL_DMA_Abort_IT+0x190>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a26      	ldr	r2, [pc, #152]	@ (8004f74 <HAL_DMA_Abort_IT+0x1dc>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d020      	beq.n	8004f22 <HAL_DMA_Abort_IT+0x18a>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a2a      	ldr	r2, [pc, #168]	@ (8004f90 <HAL_DMA_Abort_IT+0x1f8>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d019      	beq.n	8004f1e <HAL_DMA_Abort_IT+0x186>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a29      	ldr	r2, [pc, #164]	@ (8004f94 <HAL_DMA_Abort_IT+0x1fc>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d012      	beq.n	8004f1a <HAL_DMA_Abort_IT+0x182>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a27      	ldr	r2, [pc, #156]	@ (8004f98 <HAL_DMA_Abort_IT+0x200>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00a      	beq.n	8004f14 <HAL_DMA_Abort_IT+0x17c>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a26      	ldr	r2, [pc, #152]	@ (8004f9c <HAL_DMA_Abort_IT+0x204>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d102      	bne.n	8004f0e <HAL_DMA_Abort_IT+0x176>
 8004f08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f0c:	e01b      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f0e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004f12:	e018      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f18:	e015      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f1a:	2310      	movs	r3, #16
 8004f1c:	e013      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e011      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f26:	e00e      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f28:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004f2c:	e00b      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f2e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004f32:	e008      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f38:	e005      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f3a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f3e:	e002      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f40:	2310      	movs	r3, #16
 8004f42:	e000      	b.n	8004f46 <HAL_DMA_Abort_IT+0x1ae>
 8004f44:	2301      	movs	r3, #1
 8004f46:	4a17      	ldr	r2, [pc, #92]	@ (8004fa4 <HAL_DMA_Abort_IT+0x20c>)
 8004f48:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	4798      	blx	r3
    } 
  }
  return status;
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40020080 	.word	0x40020080
 8004f78:	40020008 	.word	0x40020008
 8004f7c:	4002001c 	.word	0x4002001c
 8004f80:	40020030 	.word	0x40020030
 8004f84:	40020044 	.word	0x40020044
 8004f88:	40020058 	.word	0x40020058
 8004f8c:	4002006c 	.word	0x4002006c
 8004f90:	40020408 	.word	0x40020408
 8004f94:	4002041c 	.word	0x4002041c
 8004f98:	40020430 	.word	0x40020430
 8004f9c:	40020444 	.word	0x40020444
 8004fa0:	40020400 	.word	0x40020400
 8004fa4:	40020000 	.word	0x40020000

08004fa8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80f1 	beq.w	80051b4 <HAL_DMA_IRQHandler+0x20c>
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	f000 80eb 	beq.w	80051b4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0320 	and.w	r3, r3, #32
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d107      	bne.n	8004ffc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 0204 	bic.w	r2, r2, #4
 8004ffa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	4b5f      	ldr	r3, [pc, #380]	@ (8005180 <HAL_DMA_IRQHandler+0x1d8>)
 8005004:	429a      	cmp	r2, r3
 8005006:	d958      	bls.n	80050ba <HAL_DMA_IRQHandler+0x112>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a5d      	ldr	r2, [pc, #372]	@ (8005184 <HAL_DMA_IRQHandler+0x1dc>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d04f      	beq.n	80050b2 <HAL_DMA_IRQHandler+0x10a>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a5c      	ldr	r2, [pc, #368]	@ (8005188 <HAL_DMA_IRQHandler+0x1e0>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d048      	beq.n	80050ae <HAL_DMA_IRQHandler+0x106>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a5a      	ldr	r2, [pc, #360]	@ (800518c <HAL_DMA_IRQHandler+0x1e4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d040      	beq.n	80050a8 <HAL_DMA_IRQHandler+0x100>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a59      	ldr	r2, [pc, #356]	@ (8005190 <HAL_DMA_IRQHandler+0x1e8>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d038      	beq.n	80050a2 <HAL_DMA_IRQHandler+0xfa>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a57      	ldr	r2, [pc, #348]	@ (8005194 <HAL_DMA_IRQHandler+0x1ec>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d030      	beq.n	800509c <HAL_DMA_IRQHandler+0xf4>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a56      	ldr	r2, [pc, #344]	@ (8005198 <HAL_DMA_IRQHandler+0x1f0>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d028      	beq.n	8005096 <HAL_DMA_IRQHandler+0xee>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a4d      	ldr	r2, [pc, #308]	@ (8005180 <HAL_DMA_IRQHandler+0x1d8>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d020      	beq.n	8005090 <HAL_DMA_IRQHandler+0xe8>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a52      	ldr	r2, [pc, #328]	@ (800519c <HAL_DMA_IRQHandler+0x1f4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d019      	beq.n	800508c <HAL_DMA_IRQHandler+0xe4>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a50      	ldr	r2, [pc, #320]	@ (80051a0 <HAL_DMA_IRQHandler+0x1f8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d012      	beq.n	8005088 <HAL_DMA_IRQHandler+0xe0>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a4f      	ldr	r2, [pc, #316]	@ (80051a4 <HAL_DMA_IRQHandler+0x1fc>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d00a      	beq.n	8005082 <HAL_DMA_IRQHandler+0xda>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a4d      	ldr	r2, [pc, #308]	@ (80051a8 <HAL_DMA_IRQHandler+0x200>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d102      	bne.n	800507c <HAL_DMA_IRQHandler+0xd4>
 8005076:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800507a:	e01b      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 800507c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005080:	e018      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 8005082:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005086:	e015      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 8005088:	2340      	movs	r3, #64	@ 0x40
 800508a:	e013      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 800508c:	2304      	movs	r3, #4
 800508e:	e011      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 8005090:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005094:	e00e      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 8005096:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800509a:	e00b      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 800509c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80050a0:	e008      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 80050a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80050a6:	e005      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 80050a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80050ac:	e002      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 80050ae:	2340      	movs	r3, #64	@ 0x40
 80050b0:	e000      	b.n	80050b4 <HAL_DMA_IRQHandler+0x10c>
 80050b2:	2304      	movs	r3, #4
 80050b4:	4a3d      	ldr	r2, [pc, #244]	@ (80051ac <HAL_DMA_IRQHandler+0x204>)
 80050b6:	6053      	str	r3, [r2, #4]
 80050b8:	e057      	b.n	800516a <HAL_DMA_IRQHandler+0x1c2>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a31      	ldr	r2, [pc, #196]	@ (8005184 <HAL_DMA_IRQHandler+0x1dc>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d04f      	beq.n	8005164 <HAL_DMA_IRQHandler+0x1bc>
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a2f      	ldr	r2, [pc, #188]	@ (8005188 <HAL_DMA_IRQHandler+0x1e0>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d048      	beq.n	8005160 <HAL_DMA_IRQHandler+0x1b8>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a2e      	ldr	r2, [pc, #184]	@ (800518c <HAL_DMA_IRQHandler+0x1e4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d040      	beq.n	800515a <HAL_DMA_IRQHandler+0x1b2>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a2c      	ldr	r2, [pc, #176]	@ (8005190 <HAL_DMA_IRQHandler+0x1e8>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d038      	beq.n	8005154 <HAL_DMA_IRQHandler+0x1ac>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a2b      	ldr	r2, [pc, #172]	@ (8005194 <HAL_DMA_IRQHandler+0x1ec>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d030      	beq.n	800514e <HAL_DMA_IRQHandler+0x1a6>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a29      	ldr	r2, [pc, #164]	@ (8005198 <HAL_DMA_IRQHandler+0x1f0>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d028      	beq.n	8005148 <HAL_DMA_IRQHandler+0x1a0>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a21      	ldr	r2, [pc, #132]	@ (8005180 <HAL_DMA_IRQHandler+0x1d8>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d020      	beq.n	8005142 <HAL_DMA_IRQHandler+0x19a>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a25      	ldr	r2, [pc, #148]	@ (800519c <HAL_DMA_IRQHandler+0x1f4>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d019      	beq.n	800513e <HAL_DMA_IRQHandler+0x196>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a24      	ldr	r2, [pc, #144]	@ (80051a0 <HAL_DMA_IRQHandler+0x1f8>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d012      	beq.n	800513a <HAL_DMA_IRQHandler+0x192>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a22      	ldr	r2, [pc, #136]	@ (80051a4 <HAL_DMA_IRQHandler+0x1fc>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d00a      	beq.n	8005134 <HAL_DMA_IRQHandler+0x18c>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	4a21      	ldr	r2, [pc, #132]	@ (80051a8 <HAL_DMA_IRQHandler+0x200>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d102      	bne.n	800512e <HAL_DMA_IRQHandler+0x186>
 8005128:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800512c:	e01b      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 800512e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005132:	e018      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005134:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005138:	e015      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 800513a:	2340      	movs	r3, #64	@ 0x40
 800513c:	e013      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 800513e:	2304      	movs	r3, #4
 8005140:	e011      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005142:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8005146:	e00e      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005148:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800514c:	e00b      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 800514e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005152:	e008      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005154:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005158:	e005      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 800515a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800515e:	e002      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005160:	2340      	movs	r3, #64	@ 0x40
 8005162:	e000      	b.n	8005166 <HAL_DMA_IRQHandler+0x1be>
 8005164:	2304      	movs	r3, #4
 8005166:	4a12      	ldr	r2, [pc, #72]	@ (80051b0 <HAL_DMA_IRQHandler+0x208>)
 8005168:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8136 	beq.w	80053e0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800517c:	e130      	b.n	80053e0 <HAL_DMA_IRQHandler+0x438>
 800517e:	bf00      	nop
 8005180:	40020080 	.word	0x40020080
 8005184:	40020008 	.word	0x40020008
 8005188:	4002001c 	.word	0x4002001c
 800518c:	40020030 	.word	0x40020030
 8005190:	40020044 	.word	0x40020044
 8005194:	40020058 	.word	0x40020058
 8005198:	4002006c 	.word	0x4002006c
 800519c:	40020408 	.word	0x40020408
 80051a0:	4002041c 	.word	0x4002041c
 80051a4:	40020430 	.word	0x40020430
 80051a8:	40020444 	.word	0x40020444
 80051ac:	40020400 	.word	0x40020400
 80051b0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b8:	2202      	movs	r2, #2
 80051ba:	409a      	lsls	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	4013      	ands	r3, r2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	f000 80dd 	beq.w	8005380 <HAL_DMA_IRQHandler+0x3d8>
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	f000 80d7 	beq.w	8005380 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0320 	and.w	r3, r3, #32
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10b      	bne.n	80051f8 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 020a 	bic.w	r2, r2, #10
 80051ee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	461a      	mov	r2, r3
 80051fe:	4b7b      	ldr	r3, [pc, #492]	@ (80053ec <HAL_DMA_IRQHandler+0x444>)
 8005200:	429a      	cmp	r2, r3
 8005202:	d958      	bls.n	80052b6 <HAL_DMA_IRQHandler+0x30e>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a79      	ldr	r2, [pc, #484]	@ (80053f0 <HAL_DMA_IRQHandler+0x448>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d04f      	beq.n	80052ae <HAL_DMA_IRQHandler+0x306>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a78      	ldr	r2, [pc, #480]	@ (80053f4 <HAL_DMA_IRQHandler+0x44c>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d048      	beq.n	80052aa <HAL_DMA_IRQHandler+0x302>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a76      	ldr	r2, [pc, #472]	@ (80053f8 <HAL_DMA_IRQHandler+0x450>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d040      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x2fc>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a75      	ldr	r2, [pc, #468]	@ (80053fc <HAL_DMA_IRQHandler+0x454>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d038      	beq.n	800529e <HAL_DMA_IRQHandler+0x2f6>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a73      	ldr	r2, [pc, #460]	@ (8005400 <HAL_DMA_IRQHandler+0x458>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d030      	beq.n	8005298 <HAL_DMA_IRQHandler+0x2f0>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a72      	ldr	r2, [pc, #456]	@ (8005404 <HAL_DMA_IRQHandler+0x45c>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d028      	beq.n	8005292 <HAL_DMA_IRQHandler+0x2ea>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a69      	ldr	r2, [pc, #420]	@ (80053ec <HAL_DMA_IRQHandler+0x444>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d020      	beq.n	800528c <HAL_DMA_IRQHandler+0x2e4>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a6e      	ldr	r2, [pc, #440]	@ (8005408 <HAL_DMA_IRQHandler+0x460>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d019      	beq.n	8005288 <HAL_DMA_IRQHandler+0x2e0>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a6c      	ldr	r2, [pc, #432]	@ (800540c <HAL_DMA_IRQHandler+0x464>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d012      	beq.n	8005284 <HAL_DMA_IRQHandler+0x2dc>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a6b      	ldr	r2, [pc, #428]	@ (8005410 <HAL_DMA_IRQHandler+0x468>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00a      	beq.n	800527e <HAL_DMA_IRQHandler+0x2d6>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a69      	ldr	r2, [pc, #420]	@ (8005414 <HAL_DMA_IRQHandler+0x46c>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d102      	bne.n	8005278 <HAL_DMA_IRQHandler+0x2d0>
 8005272:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005276:	e01b      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 8005278:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800527c:	e018      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 800527e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005282:	e015      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 8005284:	2320      	movs	r3, #32
 8005286:	e013      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 8005288:	2302      	movs	r3, #2
 800528a:	e011      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 800528c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005290:	e00e      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 8005292:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005296:	e00b      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 8005298:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800529c:	e008      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 800529e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80052a2:	e005      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 80052a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80052a8:	e002      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 80052aa:	2320      	movs	r3, #32
 80052ac:	e000      	b.n	80052b0 <HAL_DMA_IRQHandler+0x308>
 80052ae:	2302      	movs	r3, #2
 80052b0:	4a59      	ldr	r2, [pc, #356]	@ (8005418 <HAL_DMA_IRQHandler+0x470>)
 80052b2:	6053      	str	r3, [r2, #4]
 80052b4:	e057      	b.n	8005366 <HAL_DMA_IRQHandler+0x3be>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a4d      	ldr	r2, [pc, #308]	@ (80053f0 <HAL_DMA_IRQHandler+0x448>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d04f      	beq.n	8005360 <HAL_DMA_IRQHandler+0x3b8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a4b      	ldr	r2, [pc, #300]	@ (80053f4 <HAL_DMA_IRQHandler+0x44c>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d048      	beq.n	800535c <HAL_DMA_IRQHandler+0x3b4>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a4a      	ldr	r2, [pc, #296]	@ (80053f8 <HAL_DMA_IRQHandler+0x450>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d040      	beq.n	8005356 <HAL_DMA_IRQHandler+0x3ae>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a48      	ldr	r2, [pc, #288]	@ (80053fc <HAL_DMA_IRQHandler+0x454>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d038      	beq.n	8005350 <HAL_DMA_IRQHandler+0x3a8>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a47      	ldr	r2, [pc, #284]	@ (8005400 <HAL_DMA_IRQHandler+0x458>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d030      	beq.n	800534a <HAL_DMA_IRQHandler+0x3a2>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a45      	ldr	r2, [pc, #276]	@ (8005404 <HAL_DMA_IRQHandler+0x45c>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d028      	beq.n	8005344 <HAL_DMA_IRQHandler+0x39c>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a3d      	ldr	r2, [pc, #244]	@ (80053ec <HAL_DMA_IRQHandler+0x444>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d020      	beq.n	800533e <HAL_DMA_IRQHandler+0x396>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a41      	ldr	r2, [pc, #260]	@ (8005408 <HAL_DMA_IRQHandler+0x460>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d019      	beq.n	800533a <HAL_DMA_IRQHandler+0x392>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a40      	ldr	r2, [pc, #256]	@ (800540c <HAL_DMA_IRQHandler+0x464>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d012      	beq.n	8005336 <HAL_DMA_IRQHandler+0x38e>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a3e      	ldr	r2, [pc, #248]	@ (8005410 <HAL_DMA_IRQHandler+0x468>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d00a      	beq.n	8005330 <HAL_DMA_IRQHandler+0x388>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a3d      	ldr	r2, [pc, #244]	@ (8005414 <HAL_DMA_IRQHandler+0x46c>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d102      	bne.n	800532a <HAL_DMA_IRQHandler+0x382>
 8005324:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005328:	e01b      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 800532a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800532e:	e018      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005330:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005334:	e015      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005336:	2320      	movs	r3, #32
 8005338:	e013      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 800533a:	2302      	movs	r3, #2
 800533c:	e011      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 800533e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005342:	e00e      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005344:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8005348:	e00b      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 800534a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800534e:	e008      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005350:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005354:	e005      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005356:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800535a:	e002      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 800535c:	2320      	movs	r3, #32
 800535e:	e000      	b.n	8005362 <HAL_DMA_IRQHandler+0x3ba>
 8005360:	2302      	movs	r3, #2
 8005362:	4a2e      	ldr	r2, [pc, #184]	@ (800541c <HAL_DMA_IRQHandler+0x474>)
 8005364:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005372:	2b00      	cmp	r3, #0
 8005374:	d034      	beq.n	80053e0 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537a:	6878      	ldr	r0, [r7, #4]
 800537c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800537e:	e02f      	b.n	80053e0 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005384:	2208      	movs	r2, #8
 8005386:	409a      	lsls	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4013      	ands	r3, r2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d028      	beq.n	80053e2 <HAL_DMA_IRQHandler+0x43a>
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f003 0308 	and.w	r3, r3, #8
 8005396:	2b00      	cmp	r3, #0
 8005398:	d023      	beq.n	80053e2 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 020e 	bic.w	r2, r2, #14
 80053a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053b2:	2101      	movs	r1, #1
 80053b4:	fa01 f202 	lsl.w	r2, r1, r2
 80053b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d004      	beq.n	80053e2 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	4798      	blx	r3
    }
  }
  return;
 80053e0:	bf00      	nop
 80053e2:	bf00      	nop
}
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	40020080 	.word	0x40020080
 80053f0:	40020008 	.word	0x40020008
 80053f4:	4002001c 	.word	0x4002001c
 80053f8:	40020030 	.word	0x40020030
 80053fc:	40020044 	.word	0x40020044
 8005400:	40020058 	.word	0x40020058
 8005404:	4002006c 	.word	0x4002006c
 8005408:	40020408 	.word	0x40020408
 800540c:	4002041c 	.word	0x4002041c
 8005410:	40020430 	.word	0x40020430
 8005414:	40020444 	.word	0x40020444
 8005418:	40020400 	.word	0x40020400
 800541c:	40020000 	.word	0x40020000

08005420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005420:	b480      	push	{r7}
 8005422:	b08b      	sub	sp, #44	@ 0x2c
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800542a:	2300      	movs	r3, #0
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800542e:	2300      	movs	r3, #0
 8005430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005432:	e169      	b.n	8005708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005434:	2201      	movs	r2, #1
 8005436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005438:	fa02 f303 	lsl.w	r3, r2, r3
 800543c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	4013      	ands	r3, r2
 8005446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	429a      	cmp	r2, r3
 800544e:	f040 8158 	bne.w	8005702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	4a9a      	ldr	r2, [pc, #616]	@ (80056c0 <HAL_GPIO_Init+0x2a0>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d05e      	beq.n	800551a <HAL_GPIO_Init+0xfa>
 800545c:	4a98      	ldr	r2, [pc, #608]	@ (80056c0 <HAL_GPIO_Init+0x2a0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d875      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 8005462:	4a98      	ldr	r2, [pc, #608]	@ (80056c4 <HAL_GPIO_Init+0x2a4>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d058      	beq.n	800551a <HAL_GPIO_Init+0xfa>
 8005468:	4a96      	ldr	r2, [pc, #600]	@ (80056c4 <HAL_GPIO_Init+0x2a4>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d86f      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 800546e:	4a96      	ldr	r2, [pc, #600]	@ (80056c8 <HAL_GPIO_Init+0x2a8>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d052      	beq.n	800551a <HAL_GPIO_Init+0xfa>
 8005474:	4a94      	ldr	r2, [pc, #592]	@ (80056c8 <HAL_GPIO_Init+0x2a8>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d869      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 800547a:	4a94      	ldr	r2, [pc, #592]	@ (80056cc <HAL_GPIO_Init+0x2ac>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d04c      	beq.n	800551a <HAL_GPIO_Init+0xfa>
 8005480:	4a92      	ldr	r2, [pc, #584]	@ (80056cc <HAL_GPIO_Init+0x2ac>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d863      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 8005486:	4a92      	ldr	r2, [pc, #584]	@ (80056d0 <HAL_GPIO_Init+0x2b0>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d046      	beq.n	800551a <HAL_GPIO_Init+0xfa>
 800548c:	4a90      	ldr	r2, [pc, #576]	@ (80056d0 <HAL_GPIO_Init+0x2b0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d85d      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 8005492:	2b12      	cmp	r3, #18
 8005494:	d82a      	bhi.n	80054ec <HAL_GPIO_Init+0xcc>
 8005496:	2b12      	cmp	r3, #18
 8005498:	d859      	bhi.n	800554e <HAL_GPIO_Init+0x12e>
 800549a:	a201      	add	r2, pc, #4	@ (adr r2, 80054a0 <HAL_GPIO_Init+0x80>)
 800549c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a0:	0800551b 	.word	0x0800551b
 80054a4:	080054f5 	.word	0x080054f5
 80054a8:	08005507 	.word	0x08005507
 80054ac:	08005549 	.word	0x08005549
 80054b0:	0800554f 	.word	0x0800554f
 80054b4:	0800554f 	.word	0x0800554f
 80054b8:	0800554f 	.word	0x0800554f
 80054bc:	0800554f 	.word	0x0800554f
 80054c0:	0800554f 	.word	0x0800554f
 80054c4:	0800554f 	.word	0x0800554f
 80054c8:	0800554f 	.word	0x0800554f
 80054cc:	0800554f 	.word	0x0800554f
 80054d0:	0800554f 	.word	0x0800554f
 80054d4:	0800554f 	.word	0x0800554f
 80054d8:	0800554f 	.word	0x0800554f
 80054dc:	0800554f 	.word	0x0800554f
 80054e0:	0800554f 	.word	0x0800554f
 80054e4:	080054fd 	.word	0x080054fd
 80054e8:	08005511 	.word	0x08005511
 80054ec:	4a79      	ldr	r2, [pc, #484]	@ (80056d4 <HAL_GPIO_Init+0x2b4>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d013      	beq.n	800551a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80054f2:	e02c      	b.n	800554e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	623b      	str	r3, [r7, #32]
          break;
 80054fa:	e029      	b.n	8005550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	3304      	adds	r3, #4
 8005502:	623b      	str	r3, [r7, #32]
          break;
 8005504:	e024      	b.n	8005550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	3308      	adds	r3, #8
 800550c:	623b      	str	r3, [r7, #32]
          break;
 800550e:	e01f      	b.n	8005550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	330c      	adds	r3, #12
 8005516:	623b      	str	r3, [r7, #32]
          break;
 8005518:	e01a      	b.n	8005550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d102      	bne.n	8005528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005522:	2304      	movs	r3, #4
 8005524:	623b      	str	r3, [r7, #32]
          break;
 8005526:	e013      	b.n	8005550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	2b01      	cmp	r3, #1
 800552e:	d105      	bne.n	800553c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005530:	2308      	movs	r3, #8
 8005532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	69fa      	ldr	r2, [r7, #28]
 8005538:	611a      	str	r2, [r3, #16]
          break;
 800553a:	e009      	b.n	8005550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800553c:	2308      	movs	r3, #8
 800553e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	615a      	str	r2, [r3, #20]
          break;
 8005546:	e003      	b.n	8005550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005548:	2300      	movs	r3, #0
 800554a:	623b      	str	r3, [r7, #32]
          break;
 800554c:	e000      	b.n	8005550 <HAL_GPIO_Init+0x130>
          break;
 800554e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005550:	69bb      	ldr	r3, [r7, #24]
 8005552:	2bff      	cmp	r3, #255	@ 0xff
 8005554:	d801      	bhi.n	800555a <HAL_GPIO_Init+0x13a>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	e001      	b.n	800555e <HAL_GPIO_Init+0x13e>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	3304      	adds	r3, #4
 800555e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005560:	69bb      	ldr	r3, [r7, #24]
 8005562:	2bff      	cmp	r3, #255	@ 0xff
 8005564:	d802      	bhi.n	800556c <HAL_GPIO_Init+0x14c>
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	e002      	b.n	8005572 <HAL_GPIO_Init+0x152>
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	3b08      	subs	r3, #8
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	210f      	movs	r1, #15
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	fa01 f303 	lsl.w	r3, r1, r3
 8005580:	43db      	mvns	r3, r3
 8005582:	401a      	ands	r2, r3
 8005584:	6a39      	ldr	r1, [r7, #32]
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	fa01 f303 	lsl.w	r3, r1, r3
 800558c:	431a      	orrs	r2, r3
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800559a:	2b00      	cmp	r3, #0
 800559c:	f000 80b1 	beq.w	8005702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80055a0:	4b4d      	ldr	r3, [pc, #308]	@ (80056d8 <HAL_GPIO_Init+0x2b8>)
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	4a4c      	ldr	r2, [pc, #304]	@ (80056d8 <HAL_GPIO_Init+0x2b8>)
 80055a6:	f043 0301 	orr.w	r3, r3, #1
 80055aa:	6193      	str	r3, [r2, #24]
 80055ac:	4b4a      	ldr	r3, [pc, #296]	@ (80056d8 <HAL_GPIO_Init+0x2b8>)
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	f003 0301 	and.w	r3, r3, #1
 80055b4:	60bb      	str	r3, [r7, #8]
 80055b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80055b8:	4a48      	ldr	r2, [pc, #288]	@ (80056dc <HAL_GPIO_Init+0x2bc>)
 80055ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055bc:	089b      	lsrs	r3, r3, #2
 80055be:	3302      	adds	r3, #2
 80055c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80055c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c8:	f003 0303 	and.w	r3, r3, #3
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	220f      	movs	r2, #15
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	43db      	mvns	r3, r3
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4013      	ands	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a40      	ldr	r2, [pc, #256]	@ (80056e0 <HAL_GPIO_Init+0x2c0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d013      	beq.n	800560c <HAL_GPIO_Init+0x1ec>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a3f      	ldr	r2, [pc, #252]	@ (80056e4 <HAL_GPIO_Init+0x2c4>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00d      	beq.n	8005608 <HAL_GPIO_Init+0x1e8>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a3e      	ldr	r2, [pc, #248]	@ (80056e8 <HAL_GPIO_Init+0x2c8>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d007      	beq.n	8005604 <HAL_GPIO_Init+0x1e4>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a3d      	ldr	r2, [pc, #244]	@ (80056ec <HAL_GPIO_Init+0x2cc>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d101      	bne.n	8005600 <HAL_GPIO_Init+0x1e0>
 80055fc:	2303      	movs	r3, #3
 80055fe:	e006      	b.n	800560e <HAL_GPIO_Init+0x1ee>
 8005600:	2304      	movs	r3, #4
 8005602:	e004      	b.n	800560e <HAL_GPIO_Init+0x1ee>
 8005604:	2302      	movs	r3, #2
 8005606:	e002      	b.n	800560e <HAL_GPIO_Init+0x1ee>
 8005608:	2301      	movs	r3, #1
 800560a:	e000      	b.n	800560e <HAL_GPIO_Init+0x1ee>
 800560c:	2300      	movs	r3, #0
 800560e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005610:	f002 0203 	and.w	r2, r2, #3
 8005614:	0092      	lsls	r2, r2, #2
 8005616:	4093      	lsls	r3, r2
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800561e:	492f      	ldr	r1, [pc, #188]	@ (80056dc <HAL_GPIO_Init+0x2bc>)
 8005620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005622:	089b      	lsrs	r3, r3, #2
 8005624:	3302      	adds	r3, #2
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d006      	beq.n	8005646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005638:	4b2d      	ldr	r3, [pc, #180]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	492c      	ldr	r1, [pc, #176]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	4313      	orrs	r3, r2
 8005642:	608b      	str	r3, [r1, #8]
 8005644:	e006      	b.n	8005654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005646:	4b2a      	ldr	r3, [pc, #168]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005648:	689a      	ldr	r2, [r3, #8]
 800564a:	69bb      	ldr	r3, [r7, #24]
 800564c:	43db      	mvns	r3, r3
 800564e:	4928      	ldr	r1, [pc, #160]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005650:	4013      	ands	r3, r2
 8005652:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d006      	beq.n	800566e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005660:	4b23      	ldr	r3, [pc, #140]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005662:	68da      	ldr	r2, [r3, #12]
 8005664:	4922      	ldr	r1, [pc, #136]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	4313      	orrs	r3, r2
 800566a:	60cb      	str	r3, [r1, #12]
 800566c:	e006      	b.n	800567c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800566e:	4b20      	ldr	r3, [pc, #128]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	43db      	mvns	r3, r3
 8005676:	491e      	ldr	r1, [pc, #120]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005678:	4013      	ands	r3, r2
 800567a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d006      	beq.n	8005696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005688:	4b19      	ldr	r3, [pc, #100]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	4918      	ldr	r1, [pc, #96]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	4313      	orrs	r3, r2
 8005692:	604b      	str	r3, [r1, #4]
 8005694:	e006      	b.n	80056a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005696:	4b16      	ldr	r3, [pc, #88]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	43db      	mvns	r3, r3
 800569e:	4914      	ldr	r1, [pc, #80]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 80056a0:	4013      	ands	r3, r2
 80056a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d021      	beq.n	80056f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80056b0:	4b0f      	ldr	r3, [pc, #60]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	490e      	ldr	r1, [pc, #56]	@ (80056f0 <HAL_GPIO_Init+0x2d0>)
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	600b      	str	r3, [r1, #0]
 80056bc:	e021      	b.n	8005702 <HAL_GPIO_Init+0x2e2>
 80056be:	bf00      	nop
 80056c0:	10320000 	.word	0x10320000
 80056c4:	10310000 	.word	0x10310000
 80056c8:	10220000 	.word	0x10220000
 80056cc:	10210000 	.word	0x10210000
 80056d0:	10120000 	.word	0x10120000
 80056d4:	10110000 	.word	0x10110000
 80056d8:	40021000 	.word	0x40021000
 80056dc:	40010000 	.word	0x40010000
 80056e0:	40010800 	.word	0x40010800
 80056e4:	40010c00 	.word	0x40010c00
 80056e8:	40011000 	.word	0x40011000
 80056ec:	40011400 	.word	0x40011400
 80056f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80056f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005724 <HAL_GPIO_Init+0x304>)
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	43db      	mvns	r3, r3
 80056fc:	4909      	ldr	r1, [pc, #36]	@ (8005724 <HAL_GPIO_Init+0x304>)
 80056fe:	4013      	ands	r3, r2
 8005700:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	3301      	adds	r3, #1
 8005706:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570e:	fa22 f303 	lsr.w	r3, r2, r3
 8005712:	2b00      	cmp	r3, #0
 8005714:	f47f ae8e 	bne.w	8005434 <HAL_GPIO_Init+0x14>
  }
}
 8005718:	bf00      	nop
 800571a:	bf00      	nop
 800571c:	372c      	adds	r7, #44	@ 0x2c
 800571e:	46bd      	mov	sp, r7
 8005720:	bc80      	pop	{r7}
 8005722:	4770      	bx	lr
 8005724:	40010400 	.word	0x40010400

08005728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	807b      	strh	r3, [r7, #2]
 8005734:	4613      	mov	r3, r2
 8005736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005738:	787b      	ldrb	r3, [r7, #1]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800573e:	887a      	ldrh	r2, [r7, #2]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005744:	e003      	b.n	800574e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005746:	887b      	ldrh	r3, [r7, #2]
 8005748:	041a      	lsls	r2, r3, #16
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	611a      	str	r2, [r3, #16]
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800576a:	887a      	ldrh	r2, [r7, #2]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4013      	ands	r3, r2
 8005770:	041a      	lsls	r2, r3, #16
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	43d9      	mvns	r1, r3
 8005776:	887b      	ldrh	r3, [r7, #2]
 8005778:	400b      	ands	r3, r1
 800577a:	431a      	orrs	r2, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	611a      	str	r2, [r3, #16]
}
 8005780:	bf00      	nop
 8005782:	3714      	adds	r7, #20
 8005784:	46bd      	mov	sp, r7
 8005786:	bc80      	pop	{r7}
 8005788:	4770      	bx	lr
	...

0800578c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d101      	bne.n	800579e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e304      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	f000 8087 	beq.w	80058ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057ac:	4b92      	ldr	r3, [pc, #584]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f003 030c 	and.w	r3, r3, #12
 80057b4:	2b04      	cmp	r3, #4
 80057b6:	d00c      	beq.n	80057d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80057b8:	4b8f      	ldr	r3, [pc, #572]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f003 030c 	and.w	r3, r3, #12
 80057c0:	2b08      	cmp	r3, #8
 80057c2:	d112      	bne.n	80057ea <HAL_RCC_OscConfig+0x5e>
 80057c4:	4b8c      	ldr	r3, [pc, #560]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d0:	d10b      	bne.n	80057ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057d2:	4b89      	ldr	r3, [pc, #548]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d06c      	beq.n	80058b8 <HAL_RCC_OscConfig+0x12c>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d168      	bne.n	80058b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e2de      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057f2:	d106      	bne.n	8005802 <HAL_RCC_OscConfig+0x76>
 80057f4:	4b80      	ldr	r3, [pc, #512]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a7f      	ldr	r2, [pc, #508]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80057fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057fe:	6013      	str	r3, [r2, #0]
 8005800:	e02e      	b.n	8005860 <HAL_RCC_OscConfig+0xd4>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d10c      	bne.n	8005824 <HAL_RCC_OscConfig+0x98>
 800580a:	4b7b      	ldr	r3, [pc, #492]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a7a      	ldr	r2, [pc, #488]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005810:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	4b78      	ldr	r3, [pc, #480]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a77      	ldr	r2, [pc, #476]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800581c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005820:	6013      	str	r3, [r2, #0]
 8005822:	e01d      	b.n	8005860 <HAL_RCC_OscConfig+0xd4>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800582c:	d10c      	bne.n	8005848 <HAL_RCC_OscConfig+0xbc>
 800582e:	4b72      	ldr	r3, [pc, #456]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a71      	ldr	r2, [pc, #452]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005834:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005838:	6013      	str	r3, [r2, #0]
 800583a:	4b6f      	ldr	r3, [pc, #444]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a6e      	ldr	r2, [pc, #440]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	e00b      	b.n	8005860 <HAL_RCC_OscConfig+0xd4>
 8005848:	4b6b      	ldr	r3, [pc, #428]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a6a      	ldr	r2, [pc, #424]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800584e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	4b68      	ldr	r3, [pc, #416]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a67      	ldr	r2, [pc, #412]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800585a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800585e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d013      	beq.n	8005890 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005868:	f7fd ff20 	bl	80036ac <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005870:	f7fd ff1c 	bl	80036ac <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b64      	cmp	r3, #100	@ 0x64
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e292      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005882:	4b5d      	ldr	r3, [pc, #372]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d0f0      	beq.n	8005870 <HAL_RCC_OscConfig+0xe4>
 800588e:	e014      	b.n	80058ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005890:	f7fd ff0c 	bl	80036ac <HAL_GetTick>
 8005894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005896:	e008      	b.n	80058aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005898:	f7fd ff08 	bl	80036ac <HAL_GetTick>
 800589c:	4602      	mov	r2, r0
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	2b64      	cmp	r3, #100	@ 0x64
 80058a4:	d901      	bls.n	80058aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e27e      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058aa:	4b53      	ldr	r3, [pc, #332]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d1f0      	bne.n	8005898 <HAL_RCC_OscConfig+0x10c>
 80058b6:	e000      	b.n	80058ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0302 	and.w	r3, r3, #2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d063      	beq.n	800598e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80058c6:	4b4c      	ldr	r3, [pc, #304]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f003 030c 	and.w	r3, r3, #12
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d00b      	beq.n	80058ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80058d2:	4b49      	ldr	r3, [pc, #292]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f003 030c 	and.w	r3, r3, #12
 80058da:	2b08      	cmp	r3, #8
 80058dc:	d11c      	bne.n	8005918 <HAL_RCC_OscConfig+0x18c>
 80058de:	4b46      	ldr	r3, [pc, #280]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d116      	bne.n	8005918 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ea:	4b43      	ldr	r3, [pc, #268]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0302 	and.w	r3, r3, #2
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d005      	beq.n	8005902 <HAL_RCC_OscConfig+0x176>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d001      	beq.n	8005902 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e252      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005902:	4b3d      	ldr	r3, [pc, #244]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	699b      	ldr	r3, [r3, #24]
 800590e:	00db      	lsls	r3, r3, #3
 8005910:	4939      	ldr	r1, [pc, #228]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005912:	4313      	orrs	r3, r2
 8005914:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005916:	e03a      	b.n	800598e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d020      	beq.n	8005962 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005920:	4b36      	ldr	r3, [pc, #216]	@ (80059fc <HAL_RCC_OscConfig+0x270>)
 8005922:	2201      	movs	r2, #1
 8005924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005926:	f7fd fec1 	bl	80036ac <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800592c:	e008      	b.n	8005940 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800592e:	f7fd febd 	bl	80036ac <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e233      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005940:	4b2d      	ldr	r3, [pc, #180]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0302 	and.w	r3, r3, #2
 8005948:	2b00      	cmp	r3, #0
 800594a:	d0f0      	beq.n	800592e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800594c:	4b2a      	ldr	r3, [pc, #168]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	4927      	ldr	r1, [pc, #156]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 800595c:	4313      	orrs	r3, r2
 800595e:	600b      	str	r3, [r1, #0]
 8005960:	e015      	b.n	800598e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005962:	4b26      	ldr	r3, [pc, #152]	@ (80059fc <HAL_RCC_OscConfig+0x270>)
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005968:	f7fd fea0 	bl	80036ac <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005970:	f7fd fe9c 	bl	80036ac <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e212      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005982:	4b1d      	ldr	r3, [pc, #116]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1f0      	bne.n	8005970 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f003 0308 	and.w	r3, r3, #8
 8005996:	2b00      	cmp	r3, #0
 8005998:	d03a      	beq.n	8005a10 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d019      	beq.n	80059d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059a2:	4b17      	ldr	r3, [pc, #92]	@ (8005a00 <HAL_RCC_OscConfig+0x274>)
 80059a4:	2201      	movs	r2, #1
 80059a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059a8:	f7fd fe80 	bl	80036ac <HAL_GetTick>
 80059ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059ae:	e008      	b.n	80059c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059b0:	f7fd fe7c 	bl	80036ac <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e1f2      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059c2:	4b0d      	ldr	r3, [pc, #52]	@ (80059f8 <HAL_RCC_OscConfig+0x26c>)
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80059ce:	2001      	movs	r0, #1
 80059d0:	f000 fbca 	bl	8006168 <RCC_Delay>
 80059d4:	e01c      	b.n	8005a10 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005a00 <HAL_RCC_OscConfig+0x274>)
 80059d8:	2200      	movs	r2, #0
 80059da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059dc:	f7fd fe66 	bl	80036ac <HAL_GetTick>
 80059e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059e2:	e00f      	b.n	8005a04 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059e4:	f7fd fe62 	bl	80036ac <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d908      	bls.n	8005a04 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e1d8      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
 80059f6:	bf00      	nop
 80059f8:	40021000 	.word	0x40021000
 80059fc:	42420000 	.word	0x42420000
 8005a00:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a04:	4b9b      	ldr	r3, [pc, #620]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a08:	f003 0302 	and.w	r3, r3, #2
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d1e9      	bne.n	80059e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f003 0304 	and.w	r3, r3, #4
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	f000 80a6 	beq.w	8005b6a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a22:	4b94      	ldr	r3, [pc, #592]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10d      	bne.n	8005a4a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a2e:	4b91      	ldr	r3, [pc, #580]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	4a90      	ldr	r2, [pc, #576]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a38:	61d3      	str	r3, [r2, #28]
 8005a3a:	4b8e      	ldr	r3, [pc, #568]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	60bb      	str	r3, [r7, #8]
 8005a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a46:	2301      	movs	r3, #1
 8005a48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a4a:	4b8b      	ldr	r3, [pc, #556]	@ (8005c78 <HAL_RCC_OscConfig+0x4ec>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d118      	bne.n	8005a88 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a56:	4b88      	ldr	r3, [pc, #544]	@ (8005c78 <HAL_RCC_OscConfig+0x4ec>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a87      	ldr	r2, [pc, #540]	@ (8005c78 <HAL_RCC_OscConfig+0x4ec>)
 8005a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a62:	f7fd fe23 	bl	80036ac <HAL_GetTick>
 8005a66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a68:	e008      	b.n	8005a7c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a6a:	f7fd fe1f 	bl	80036ac <HAL_GetTick>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	1ad3      	subs	r3, r2, r3
 8005a74:	2b64      	cmp	r3, #100	@ 0x64
 8005a76:	d901      	bls.n	8005a7c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e195      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a7c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c78 <HAL_RCC_OscConfig+0x4ec>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d0f0      	beq.n	8005a6a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d106      	bne.n	8005a9e <HAL_RCC_OscConfig+0x312>
 8005a90:	4b78      	ldr	r3, [pc, #480]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	4a77      	ldr	r2, [pc, #476]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005a96:	f043 0301 	orr.w	r3, r3, #1
 8005a9a:	6213      	str	r3, [r2, #32]
 8005a9c:	e02d      	b.n	8005afa <HAL_RCC_OscConfig+0x36e>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	691b      	ldr	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10c      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x334>
 8005aa6:	4b73      	ldr	r3, [pc, #460]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	4a72      	ldr	r2, [pc, #456]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005aac:	f023 0301 	bic.w	r3, r3, #1
 8005ab0:	6213      	str	r3, [r2, #32]
 8005ab2:	4b70      	ldr	r3, [pc, #448]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	4a6f      	ldr	r2, [pc, #444]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ab8:	f023 0304 	bic.w	r3, r3, #4
 8005abc:	6213      	str	r3, [r2, #32]
 8005abe:	e01c      	b.n	8005afa <HAL_RCC_OscConfig+0x36e>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	2b05      	cmp	r3, #5
 8005ac6:	d10c      	bne.n	8005ae2 <HAL_RCC_OscConfig+0x356>
 8005ac8:	4b6a      	ldr	r3, [pc, #424]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	4a69      	ldr	r2, [pc, #420]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ace:	f043 0304 	orr.w	r3, r3, #4
 8005ad2:	6213      	str	r3, [r2, #32]
 8005ad4:	4b67      	ldr	r3, [pc, #412]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ad6:	6a1b      	ldr	r3, [r3, #32]
 8005ad8:	4a66      	ldr	r2, [pc, #408]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6213      	str	r3, [r2, #32]
 8005ae0:	e00b      	b.n	8005afa <HAL_RCC_OscConfig+0x36e>
 8005ae2:	4b64      	ldr	r3, [pc, #400]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	4a63      	ldr	r2, [pc, #396]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005ae8:	f023 0301 	bic.w	r3, r3, #1
 8005aec:	6213      	str	r3, [r2, #32]
 8005aee:	4b61      	ldr	r3, [pc, #388]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	4a60      	ldr	r2, [pc, #384]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005af4:	f023 0304 	bic.w	r3, r3, #4
 8005af8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d015      	beq.n	8005b2e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b02:	f7fd fdd3 	bl	80036ac <HAL_GetTick>
 8005b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b08:	e00a      	b.n	8005b20 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0a:	f7fd fdcf 	bl	80036ac <HAL_GetTick>
 8005b0e:	4602      	mov	r2, r0
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	1ad3      	subs	r3, r2, r3
 8005b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e143      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b20:	4b54      	ldr	r3, [pc, #336]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	f003 0302 	and.w	r3, r3, #2
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0ee      	beq.n	8005b0a <HAL_RCC_OscConfig+0x37e>
 8005b2c:	e014      	b.n	8005b58 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2e:	f7fd fdbd 	bl	80036ac <HAL_GetTick>
 8005b32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b34:	e00a      	b.n	8005b4c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b36:	f7fd fdb9 	bl	80036ac <HAL_GetTick>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	693b      	ldr	r3, [r7, #16]
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d901      	bls.n	8005b4c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b48:	2303      	movs	r3, #3
 8005b4a:	e12d      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b4c:	4b49      	ldr	r3, [pc, #292]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1ee      	bne.n	8005b36 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b58:	7dfb      	ldrb	r3, [r7, #23]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	d105      	bne.n	8005b6a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b5e:	4b45      	ldr	r3, [pc, #276]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	4a44      	ldr	r2, [pc, #272]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b68:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 808c 	beq.w	8005c8c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005b74:	4b3f      	ldr	r3, [pc, #252]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b80:	d10e      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005b82:	4b3c      	ldr	r3, [pc, #240]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005b8a:	2b08      	cmp	r3, #8
 8005b8c:	d108      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005b8e:	4b39      	ldr	r3, [pc, #228]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005b90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005b96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b9a:	d101      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e103      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba4:	2b02      	cmp	r3, #2
 8005ba6:	d14e      	bne.n	8005c46 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005ba8:	4b32      	ldr	r3, [pc, #200]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d009      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005bb4:	4b2f      	ldr	r3, [pc, #188]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d001      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	e0ef      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005bc8:	4b2c      	ldr	r3, [pc, #176]	@ (8005c7c <HAL_RCC_OscConfig+0x4f0>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bce:	f7fd fd6d 	bl	80036ac <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005bd4:	e008      	b.n	8005be8 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bd6:	f7fd fd69 	bl	80036ac <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b64      	cmp	r3, #100	@ 0x64
 8005be2:	d901      	bls.n	8005be8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e0df      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005be8:	4b22      	ldr	r3, [pc, #136]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d1f0      	bne.n	8005bd6 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c00:	491c      	ldr	r1, [pc, #112]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c02:	4313      	orrs	r3, r2
 8005c04:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005c06:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c12:	4918      	ldr	r1, [pc, #96]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005c18:	4b18      	ldr	r3, [pc, #96]	@ (8005c7c <HAL_RCC_OscConfig+0x4f0>)
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c1e:	f7fd fd45 	bl	80036ac <HAL_GetTick>
 8005c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005c24:	e008      	b.n	8005c38 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c26:	f7fd fd41 	bl	80036ac <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	2b64      	cmp	r3, #100	@ 0x64
 8005c32:	d901      	bls.n	8005c38 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e0b7      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005c38:	4b0e      	ldr	r3, [pc, #56]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d0f0      	beq.n	8005c26 <HAL_RCC_OscConfig+0x49a>
 8005c44:	e022      	b.n	8005c8c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005c46:	4b0b      	ldr	r3, [pc, #44]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8005c74 <HAL_RCC_OscConfig+0x4e8>)
 8005c4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005c52:	4b0a      	ldr	r3, [pc, #40]	@ (8005c7c <HAL_RCC_OscConfig+0x4f0>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c58:	f7fd fd28 	bl	80036ac <HAL_GetTick>
 8005c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005c5e:	e00f      	b.n	8005c80 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c60:	f7fd fd24 	bl	80036ac <HAL_GetTick>
 8005c64:	4602      	mov	r2, r0
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	2b64      	cmp	r3, #100	@ 0x64
 8005c6c:	d908      	bls.n	8005c80 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005c6e:	2303      	movs	r3, #3
 8005c70:	e09a      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
 8005c72:	bf00      	nop
 8005c74:	40021000 	.word	0x40021000
 8005c78:	40007000 	.word	0x40007000
 8005c7c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005c80:	4b4b      	ldr	r3, [pc, #300]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d1e9      	bne.n	8005c60 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 8088 	beq.w	8005da6 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c96:	4b46      	ldr	r3, [pc, #280]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f003 030c 	and.w	r3, r3, #12
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d068      	beq.n	8005d74 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6a1b      	ldr	r3, [r3, #32]
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d14d      	bne.n	8005d46 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005caa:	4b42      	ldr	r3, [pc, #264]	@ (8005db4 <HAL_RCC_OscConfig+0x628>)
 8005cac:	2200      	movs	r2, #0
 8005cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cb0:	f7fd fcfc 	bl	80036ac <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cb8:	f7fd fcf8 	bl	80036ac <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e06e      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005cca:	4b39      	ldr	r3, [pc, #228]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1f0      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cde:	d10f      	bne.n	8005d00 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005ce0:	4b33      	ldr	r3, [pc, #204]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	4931      	ldr	r1, [pc, #196]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005cee:	4b30      	ldr	r3, [pc, #192]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf2:	f023 020f 	bic.w	r2, r3, #15
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	492d      	ldr	r1, [pc, #180]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d00:	4b2b      	ldr	r3, [pc, #172]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d10:	430b      	orrs	r3, r1
 8005d12:	4927      	ldr	r1, [pc, #156]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d18:	4b26      	ldr	r3, [pc, #152]	@ (8005db4 <HAL_RCC_OscConfig+0x628>)
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d1e:	f7fd fcc5 	bl	80036ac <HAL_GetTick>
 8005d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d24:	e008      	b.n	8005d38 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d26:	f7fd fcc1 	bl	80036ac <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d901      	bls.n	8005d38 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e037      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d38:	4b1d      	ldr	r3, [pc, #116]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d0f0      	beq.n	8005d26 <HAL_RCC_OscConfig+0x59a>
 8005d44:	e02f      	b.n	8005da6 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d46:	4b1b      	ldr	r3, [pc, #108]	@ (8005db4 <HAL_RCC_OscConfig+0x628>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d4c:	f7fd fcae 	bl	80036ac <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d54:	f7fd fcaa 	bl	80036ac <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e020      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d66:	4b12      	ldr	r3, [pc, #72]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f0      	bne.n	8005d54 <HAL_RCC_OscConfig+0x5c8>
 8005d72:	e018      	b.n	8005da6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d101      	bne.n	8005d80 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	e013      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005d80:	4b0b      	ldr	r3, [pc, #44]	@ (8005db0 <HAL_RCC_OscConfig+0x624>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d106      	bne.n	8005da2 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d001      	beq.n	8005da6 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3718      	adds	r7, #24
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40021000 	.word	0x40021000
 8005db4:	42420060 	.word	0x42420060

08005db8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d101      	bne.n	8005dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e0d0      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0307 	and.w	r3, r3, #7
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d910      	bls.n	8005dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dda:	4b67      	ldr	r3, [pc, #412]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f023 0207 	bic.w	r2, r3, #7
 8005de2:	4965      	ldr	r1, [pc, #404]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dea:	4b63      	ldr	r3, [pc, #396]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0307 	and.w	r3, r3, #7
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d001      	beq.n	8005dfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e0b8      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d020      	beq.n	8005e4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d005      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e14:	4b59      	ldr	r3, [pc, #356]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	4a58      	ldr	r2, [pc, #352]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005e1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0308 	and.w	r3, r3, #8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d005      	beq.n	8005e38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e2c:	4b53      	ldr	r3, [pc, #332]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	4a52      	ldr	r2, [pc, #328]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005e36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e38:	4b50      	ldr	r3, [pc, #320]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	494d      	ldr	r1, [pc, #308]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d040      	beq.n	8005ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d107      	bne.n	8005e6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e5e:	4b47      	ldr	r3, [pc, #284]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d115      	bne.n	8005e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e07f      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d107      	bne.n	8005e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e76:	4b41      	ldr	r3, [pc, #260]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d109      	bne.n	8005e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e073      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e86:	4b3d      	ldr	r3, [pc, #244]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f003 0302 	and.w	r3, r3, #2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
 8005e94:	e06b      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e96:	4b39      	ldr	r3, [pc, #228]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f023 0203 	bic.w	r2, r3, #3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	4936      	ldr	r1, [pc, #216]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ea8:	f7fd fc00 	bl	80036ac <HAL_GetTick>
 8005eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eae:	e00a      	b.n	8005ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eb0:	f7fd fbfc 	bl	80036ac <HAL_GetTick>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e053      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f003 020c 	and.w	r2, r3, #12
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d1eb      	bne.n	8005eb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ed8:	4b27      	ldr	r3, [pc, #156]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0307 	and.w	r3, r3, #7
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d210      	bcs.n	8005f08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ee6:	4b24      	ldr	r3, [pc, #144]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f023 0207 	bic.w	r2, r3, #7
 8005eee:	4922      	ldr	r1, [pc, #136]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef6:	4b20      	ldr	r3, [pc, #128]	@ (8005f78 <HAL_RCC_ClockConfig+0x1c0>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d001      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e032      	b.n	8005f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0304 	and.w	r3, r3, #4
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d008      	beq.n	8005f26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f14:	4b19      	ldr	r3, [pc, #100]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	4916      	ldr	r1, [pc, #88]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005f22:	4313      	orrs	r3, r2
 8005f24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d009      	beq.n	8005f46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005f32:	4b12      	ldr	r3, [pc, #72]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	00db      	lsls	r3, r3, #3
 8005f40:	490e      	ldr	r1, [pc, #56]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005f42:	4313      	orrs	r3, r2
 8005f44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f46:	f000 f821 	bl	8005f8c <HAL_RCC_GetSysClockFreq>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f7c <HAL_RCC_ClockConfig+0x1c4>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	091b      	lsrs	r3, r3, #4
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	490a      	ldr	r1, [pc, #40]	@ (8005f80 <HAL_RCC_ClockConfig+0x1c8>)
 8005f58:	5ccb      	ldrb	r3, [r1, r3]
 8005f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f5e:	4a09      	ldr	r2, [pc, #36]	@ (8005f84 <HAL_RCC_ClockConfig+0x1cc>)
 8005f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f62:	4b09      	ldr	r3, [pc, #36]	@ (8005f88 <HAL_RCC_ClockConfig+0x1d0>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f7fd fb5e 	bl	8003628 <HAL_InitTick>

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop
 8005f78:	40022000 	.word	0x40022000
 8005f7c:	40021000 	.word	0x40021000
 8005f80:	0800963c 	.word	0x0800963c
 8005f84:	2000006c 	.word	0x2000006c
 8005f88:	20000070 	.word	0x20000070

08005f8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f90:	b08e      	sub	sp, #56	@ 0x38
 8005f92:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f94:	2300      	movs	r3, #0
 8005f96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f98:	2300      	movs	r3, #0
 8005f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	633b      	str	r3, [r7, #48]	@ 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	623b      	str	r3, [r7, #32]
 8005fac:	2300      	movs	r3, #0
 8005fae:	61fb      	str	r3, [r7, #28]
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005fb0:	4b4e      	ldr	r3, [pc, #312]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x160>)
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fb8:	f003 030c 	and.w	r3, r3, #12
 8005fbc:	2b04      	cmp	r3, #4
 8005fbe:	d002      	beq.n	8005fc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d003      	beq.n	8005fcc <HAL_RCC_GetSysClockFreq+0x40>
 8005fc4:	e089      	b.n	80060da <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005fc6:	4b4a      	ldr	r3, [pc, #296]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x164>)
 8005fc8:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8005fca:	e089      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fce:	0c9b      	lsrs	r3, r3, #18
 8005fd0:	f003 020f 	and.w	r2, r3, #15
 8005fd4:	4b47      	ldr	r3, [pc, #284]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0x168>)
 8005fd6:	5c9b      	ldrb	r3, [r3, r2]
 8005fd8:	627b      	str	r3, [r7, #36]	@ 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d072      	beq.n	80060ca <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005fe4:	4b41      	ldr	r3, [pc, #260]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x160>)
 8005fe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe8:	f003 020f 	and.w	r2, r3, #15
 8005fec:	4b42      	ldr	r3, [pc, #264]	@ (80060f8 <HAL_RCC_GetSysClockFreq+0x16c>)
 8005fee:	5c9b      	ldrb	r3, [r3, r2]
 8005ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8005ff2:	4b3e      	ldr	r3, [pc, #248]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x160>)
 8005ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d053      	beq.n	80060a6 <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8005ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x160>)
 8006000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006002:	091b      	lsrs	r3, r3, #4
 8006004:	f003 030f 	and.w	r3, r3, #15
 8006008:	3301      	adds	r3, #1
 800600a:	623b      	str	r3, [r7, #32]
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 800600c:	4b37      	ldr	r3, [pc, #220]	@ (80060ec <HAL_RCC_GetSysClockFreq+0x160>)
 800600e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006010:	0a1b      	lsrs	r3, r3, #8
 8006012:	f003 030f 	and.w	r3, r3, #15
 8006016:	3302      	adds	r3, #2
 8006018:	61fb      	str	r3, [r7, #28]
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2200      	movs	r2, #0
 800601e:	469a      	mov	sl, r3
 8006020:	4693      	mov	fp, r2
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	2200      	movs	r2, #0
 8006026:	613b      	str	r3, [r7, #16]
 8006028:	617a      	str	r2, [r7, #20]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	fb03 f20b 	mul.w	r2, r3, fp
 8006030:	697b      	ldr	r3, [r7, #20]
 8006032:	fb0a f303 	mul.w	r3, sl, r3
 8006036:	4413      	add	r3, r2
 8006038:	693a      	ldr	r2, [r7, #16]
 800603a:	fbaa 0102 	umull	r0, r1, sl, r2
 800603e:	440b      	add	r3, r1
 8006040:	4619      	mov	r1, r3
 8006042:	4b2b      	ldr	r3, [pc, #172]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x164>)
 8006044:	fb03 f201 	mul.w	r2, r3, r1
 8006048:	2300      	movs	r3, #0
 800604a:	fb00 f303 	mul.w	r3, r0, r3
 800604e:	4413      	add	r3, r2
 8006050:	4a27      	ldr	r2, [pc, #156]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x164>)
 8006052:	fba0 4502 	umull	r4, r5, r0, r2
 8006056:	442b      	add	r3, r5
 8006058:	461d      	mov	r5, r3
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	2200      	movs	r2, #0
 800605e:	60bb      	str	r3, [r7, #8]
 8006060:	60fa      	str	r2, [r7, #12]
 8006062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006064:	2200      	movs	r2, #0
 8006066:	603b      	str	r3, [r7, #0]
 8006068:	607a      	str	r2, [r7, #4]
 800606a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800606e:	460b      	mov	r3, r1
 8006070:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006074:	4652      	mov	r2, sl
 8006076:	fb02 f203 	mul.w	r2, r2, r3
 800607a:	465b      	mov	r3, fp
 800607c:	4684      	mov	ip, r0
 800607e:	fb0c f303 	mul.w	r3, ip, r3
 8006082:	4413      	add	r3, r2
 8006084:	4602      	mov	r2, r0
 8006086:	4651      	mov	r1, sl
 8006088:	fba2 8901 	umull	r8, r9, r2, r1
 800608c:	444b      	add	r3, r9
 800608e:	4699      	mov	r9, r3
 8006090:	4642      	mov	r2, r8
 8006092:	464b      	mov	r3, r9
 8006094:	4620      	mov	r0, r4
 8006096:	4629      	mov	r1, r5
 8006098:	f7fb f800 	bl	800109c <__aeabi_uldivmod>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4613      	mov	r3, r2
 80060a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060a4:	e007      	b.n	80060b6 <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80060a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a8:	4a11      	ldr	r2, [pc, #68]	@ (80060f0 <HAL_RCC_GetSysClockFreq+0x164>)
 80060aa:	fb03 f202 	mul.w	r2, r3, r2
 80060ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80060b4:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80060b6:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <HAL_RCC_GetSysClockFreq+0x168>)
 80060b8:	7b5b      	ldrb	r3, [r3, #13]
 80060ba:	461a      	mov	r2, r3
 80060bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060be:	4293      	cmp	r3, r2
 80060c0:	d108      	bne.n	80060d4 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80060c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060c4:	085b      	lsrs	r3, r3, #1
 80060c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c8:	e004      	b.n	80060d4 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80060ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060cc:	4a0b      	ldr	r2, [pc, #44]	@ (80060fc <HAL_RCC_GetSysClockFreq+0x170>)
 80060ce:	fb02 f303 	mul.w	r3, r2, r3
 80060d2:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllclk;
 80060d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80060d8:	e002      	b.n	80060e0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060da:	4b09      	ldr	r3, [pc, #36]	@ (8006100 <HAL_RCC_GetSysClockFreq+0x174>)
 80060dc:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80060de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3738      	adds	r7, #56	@ 0x38
 80060e6:	46bd      	mov	sp, r7
 80060e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060ec:	40021000 	.word	0x40021000
 80060f0:	017d7840 	.word	0x017d7840
 80060f4:	08009654 	.word	0x08009654
 80060f8:	08009664 	.word	0x08009664
 80060fc:	003d0900 	.word	0x003d0900
 8006100:	007a1200 	.word	0x007a1200

08006104 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006108:	4b02      	ldr	r3, [pc, #8]	@ (8006114 <HAL_RCC_GetHCLKFreq+0x10>)
 800610a:	681b      	ldr	r3, [r3, #0]
}
 800610c:	4618      	mov	r0, r3
 800610e:	46bd      	mov	sp, r7
 8006110:	bc80      	pop	{r7}
 8006112:	4770      	bx	lr
 8006114:	2000006c 	.word	0x2000006c

08006118 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800611c:	f7ff fff2 	bl	8006104 <HAL_RCC_GetHCLKFreq>
 8006120:	4602      	mov	r2, r0
 8006122:	4b05      	ldr	r3, [pc, #20]	@ (8006138 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	0a1b      	lsrs	r3, r3, #8
 8006128:	f003 0307 	and.w	r3, r3, #7
 800612c:	4903      	ldr	r1, [pc, #12]	@ (800613c <HAL_RCC_GetPCLK1Freq+0x24>)
 800612e:	5ccb      	ldrb	r3, [r1, r3]
 8006130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006134:	4618      	mov	r0, r3
 8006136:	bd80      	pop	{r7, pc}
 8006138:	40021000 	.word	0x40021000
 800613c:	0800964c 	.word	0x0800964c

08006140 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006144:	f7ff ffde 	bl	8006104 <HAL_RCC_GetHCLKFreq>
 8006148:	4602      	mov	r2, r0
 800614a:	4b05      	ldr	r3, [pc, #20]	@ (8006160 <HAL_RCC_GetPCLK2Freq+0x20>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	0adb      	lsrs	r3, r3, #11
 8006150:	f003 0307 	and.w	r3, r3, #7
 8006154:	4903      	ldr	r1, [pc, #12]	@ (8006164 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006156:	5ccb      	ldrb	r3, [r1, r3]
 8006158:	fa22 f303 	lsr.w	r3, r2, r3
}
 800615c:	4618      	mov	r0, r3
 800615e:	bd80      	pop	{r7, pc}
 8006160:	40021000 	.word	0x40021000
 8006164:	0800964c 	.word	0x0800964c

08006168 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006170:	4b0a      	ldr	r3, [pc, #40]	@ (800619c <RCC_Delay+0x34>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4a0a      	ldr	r2, [pc, #40]	@ (80061a0 <RCC_Delay+0x38>)
 8006176:	fba2 2303 	umull	r2, r3, r2, r3
 800617a:	0a5b      	lsrs	r3, r3, #9
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	fb02 f303 	mul.w	r3, r2, r3
 8006182:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006184:	bf00      	nop
  }
  while (Delay --);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	1e5a      	subs	r2, r3, #1
 800618a:	60fa      	str	r2, [r7, #12]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1f9      	bne.n	8006184 <RCC_Delay+0x1c>
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr
 800619c:	2000006c 	.word	0x2000006c
 80061a0:	10624dd3 	.word	0x10624dd3

080061a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b088      	sub	sp, #32
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	2300      	movs	r3, #0
 80061b2:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80061b4:	2300      	movs	r3, #0
 80061b6:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d07d      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 80061c4:	2300      	movs	r3, #0
 80061c6:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061c8:	4b8b      	ldr	r3, [pc, #556]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10d      	bne.n	80061f0 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061d4:	4b88      	ldr	r3, [pc, #544]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061d6:	69db      	ldr	r3, [r3, #28]
 80061d8:	4a87      	ldr	r2, [pc, #540]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061de:	61d3      	str	r3, [r2, #28]
 80061e0:	4b85      	ldr	r3, [pc, #532]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061e2:	69db      	ldr	r3, [r3, #28]
 80061e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061e8:	60fb      	str	r3, [r7, #12]
 80061ea:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80061ec:	2301      	movs	r3, #1
 80061ee:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061f0:	4b82      	ldr	r3, [pc, #520]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d118      	bne.n	800622e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061fc:	4b7f      	ldr	r3, [pc, #508]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a7e      	ldr	r2, [pc, #504]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006206:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006208:	f7fd fa50 	bl	80036ac <HAL_GetTick>
 800620c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800620e:	e008      	b.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006210:	f7fd fa4c 	bl	80036ac <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	2b64      	cmp	r3, #100	@ 0x64
 800621c:	d901      	bls.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e0e5      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006222:	4b76      	ldr	r3, [pc, #472]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0f0      	beq.n	8006210 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800622e:	4b72      	ldr	r3, [pc, #456]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006236:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d02e      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0xf8>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006246:	693a      	ldr	r2, [r7, #16]
 8006248:	429a      	cmp	r2, r3
 800624a:	d027      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800624c:	4b6a      	ldr	r3, [pc, #424]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800624e:	6a1b      	ldr	r3, [r3, #32]
 8006250:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006254:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006256:	4b6a      	ldr	r3, [pc, #424]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006258:	2201      	movs	r2, #1
 800625a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800625c:	4b68      	ldr	r3, [pc, #416]	@ (8006400 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800625e:	2200      	movs	r2, #0
 8006260:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006262:	4a65      	ldr	r2, [pc, #404]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d014      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006272:	f7fd fa1b 	bl	80036ac <HAL_GetTick>
 8006276:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006278:	e00a      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800627a:	f7fd fa17 	bl	80036ac <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006288:	4293      	cmp	r3, r2
 800628a:	d901      	bls.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e0ae      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006290:	4b59      	ldr	r3, [pc, #356]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0ee      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800629c:	4b56      	ldr	r3, [pc, #344]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800629e:	6a1b      	ldr	r3, [r3, #32]
 80062a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	4953      	ldr	r1, [pc, #332]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062aa:	4313      	orrs	r3, r2
 80062ac:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80062ae:	7efb      	ldrb	r3, [r7, #27]
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d105      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062b4:	4b50      	ldr	r3, [pc, #320]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	4a4f      	ldr	r2, [pc, #316]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062cc:	4b4a      	ldr	r3, [pc, #296]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	4947      	ldr	r1, [pc, #284]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0304 	and.w	r3, r3, #4
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d008      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80062ea:	4b43      	ldr	r3, [pc, #268]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	4940      	ldr	r1, [pc, #256]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0308 	and.w	r3, r3, #8
 8006304:	2b00      	cmp	r3, #0
 8006306:	d008      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8006308:	4b3b      	ldr	r3, [pc, #236]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800630a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630c:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	4938      	ldr	r1, [pc, #224]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006316:	4313      	orrs	r3, r2
 8006318:	62cb      	str	r3, [r1, #44]	@ 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800631a:	4b37      	ldr	r3, [pc, #220]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800631c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d105      	bne.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8006326:	4b34      	ldr	r3, [pc, #208]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d001      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8006332:	2301      	movs	r3, #1
 8006334:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	2b01      	cmp	r3, #1
 800633a:	d148      	bne.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 800633c:	4b2e      	ldr	r3, [pc, #184]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d138      	bne.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006348:	4b2b      	ldr	r3, [pc, #172]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006350:	2b00      	cmp	r3, #0
 8006352:	d009      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8006354:	4b28      	ldr	r3, [pc, #160]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006358:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006360:	429a      	cmp	r2, r3
 8006362:	d001      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e042      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8006368:	4b23      	ldr	r3, [pc, #140]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800636a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	4920      	ldr	r1, [pc, #128]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006376:	4313      	orrs	r3, r2
 8006378:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 800637a:	4b1f      	ldr	r3, [pc, #124]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800637c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637e:	f423 4270 	bic.w	r2, r3, #61440	@ 0xf000
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	491c      	ldr	r1, [pc, #112]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006388:	4313      	orrs	r3, r2
 800638a:	62cb      	str	r3, [r1, #44]	@ 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 800638c:	4b1d      	ldr	r3, [pc, #116]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800638e:	2201      	movs	r2, #1
 8006390:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006392:	f7fd f98b 	bl	80036ac <HAL_GetTick>
 8006396:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006398:	e008      	b.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800639a:	f7fd f987 	bl	80036ac <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	2b64      	cmp	r3, #100	@ 0x64
 80063a6:	d901      	bls.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e020      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063ac:	4b12      	ldr	r3, [pc, #72]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d0f0      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80063b8:	e009      	b.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80063ba:	4b0f      	ldr	r3, [pc, #60]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063be:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d001      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00f      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0310 	and.w	r3, r3, #16
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d008      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063da:	4b07      	ldr	r3, [pc, #28]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	69db      	ldr	r3, [r3, #28]
 80063e6:	4904      	ldr	r1, [pc, #16]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3720      	adds	r7, #32
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	40021000 	.word	0x40021000
 80063fc:	40007000 	.word	0x40007000
 8006400:	42420440 	.word	0x42420440
 8006404:	42420070 	.word	0x42420070

08006408 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b08a      	sub	sp, #40	@ 0x28
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  static const uint8_t aPLLMULFactorTable[14U] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  static const uint8_t aPredivFactorTable[16U] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006410:	2300      	movs	r3, #0
 8006412:	61fb      	str	r3, [r7, #28]
 8006414:	2300      	movs	r3, #0
 8006416:	627b      	str	r3, [r7, #36]	@ 0x24
 8006418:	2300      	movs	r3, #0
 800641a:	61bb      	str	r3, [r7, #24]
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	617b      	str	r3, [r7, #20]
 8006420:	2300      	movs	r3, #0
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	2300      	movs	r3, #0
 8006426:	60fb      	str	r3, [r7, #12]
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	60bb      	str	r3, [r7, #8]
 800642c:	2300      	movs	r3, #0
 800642e:	623b      	str	r3, [r7, #32]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	3b01      	subs	r3, #1
 8006434:	2b0f      	cmp	r3, #15
 8006436:	f200 811d 	bhi.w	8006674 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 800643a:	a201      	add	r2, pc, #4	@ (adr r2, 8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x38>)
 800643c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006440:	080065f5 	.word	0x080065f5
 8006444:	08006659 	.word	0x08006659
 8006448:	08006675 	.word	0x08006675
 800644c:	08006553 	.word	0x08006553
 8006450:	08006675 	.word	0x08006675
 8006454:	08006675 	.word	0x08006675
 8006458:	08006675 	.word	0x08006675
 800645c:	080065a5 	.word	0x080065a5
 8006460:	08006675 	.word	0x08006675
 8006464:	08006675 	.word	0x08006675
 8006468:	08006675 	.word	0x08006675
 800646c:	08006675 	.word	0x08006675
 8006470:	08006675 	.word	0x08006675
 8006474:	08006675 	.word	0x08006675
 8006478:	08006675 	.word	0x08006675
 800647c:	08006481 	.word	0x08006481
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006480:	4b83      	ldr	r3, [pc, #524]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	60bb      	str	r3, [r7, #8]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006486:	4b82      	ldr	r3, [pc, #520]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800648e:	2b00      	cmp	r3, #0
 8006490:	f000 80f2 	beq.w	8006678 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	0c9b      	lsrs	r3, r3, #18
 8006498:	f003 030f 	and.w	r3, r3, #15
 800649c:	4a7d      	ldr	r2, [pc, #500]	@ (8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800649e:	5cd3      	ldrb	r3, [r2, r3]
 80064a0:	61bb      	str	r3, [r7, #24]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d03b      	beq.n	8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80064ac:	4b78      	ldr	r3, [pc, #480]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064b0:	f003 030f 	and.w	r3, r3, #15
 80064b4:	4a78      	ldr	r2, [pc, #480]	@ (8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80064b6:	5cd3      	ldrb	r3, [r2, r3]
 80064b8:	61fb      	str	r3, [r7, #28]
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80064ba:	4b75      	ldr	r3, [pc, #468]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d01c      	beq.n	8006500 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80064c6:	4b72      	ldr	r3, [pc, #456]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ca:	091b      	lsrs	r3, r3, #4
 80064cc:	f003 030f 	and.w	r3, r3, #15
 80064d0:	3301      	adds	r3, #1
 80064d2:	60fb      	str	r3, [r7, #12]
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80064d4:	4b6e      	ldr	r3, [pc, #440]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80064d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d8:	0a1b      	lsrs	r3, r3, #8
 80064da:	f003 030f 	and.w	r3, r3, #15
 80064de:	3302      	adds	r3, #2
 80064e0:	617b      	str	r3, [r7, #20]
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80064e2:	4a6e      	ldr	r2, [pc, #440]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	fb03 f202 	mul.w	r2, r3, r2
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	fb02 f303 	mul.w	r3, r2, r3
 80064fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80064fe:	e007      	b.n	8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006500:	4a66      	ldr	r2, [pc, #408]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	fbb2 f2f3 	udiv	r2, r2, r3
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	fb02 f303 	mul.w	r3, r2, r3
 800650e:	627b      	str	r3, [r7, #36]	@ 0x24
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006510:	4b60      	ldr	r3, [pc, #384]	@ (8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8006512:	7b5b      	ldrb	r3, [r3, #13]
 8006514:	461a      	mov	r2, r3
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	4293      	cmp	r3, r2
 800651a:	d108      	bne.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
          {
            pllclk = pllclk / 2;
 800651c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651e:	085b      	lsrs	r3, r3, #1
 8006520:	627b      	str	r3, [r7, #36]	@ 0x24
 8006522:	e004      	b.n	800652e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006524:	69bb      	ldr	r3, [r7, #24]
 8006526:	4a5e      	ldr	r2, [pc, #376]	@ (80066a0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006528:	fb02 f303 	mul.w	r3, r2, r3
 800652c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 800652e:	4b58      	ldr	r3, [pc, #352]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006536:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800653a:	d102      	bne.n	8006542 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 800653c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653e:	623b      	str	r3, [r7, #32]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006540:	e09a      	b.n	8006678 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
          frequency = (2 * pllclk) / 3;
 8006542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	4a57      	ldr	r2, [pc, #348]	@ (80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006548:	fba2 2303 	umull	r2, r3, r2, r3
 800654c:	085b      	lsrs	r3, r3, #1
 800654e:	623b      	str	r3, [r7, #32]
      break;
 8006550:	e092      	b.n	8006678 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8006552:	4b4f      	ldr	r3, [pc, #316]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d103      	bne.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 800655e:	f7ff fd15 	bl	8005f8c <HAL_RCC_GetSysClockFreq>
 8006562:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006564:	e08a      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8006566:	4b4a      	ldr	r3, [pc, #296]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800656e:	2b00      	cmp	r3, #0
 8006570:	f000 8084 	beq.w	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006574:	4b46      	ldr	r3, [pc, #280]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006578:	091b      	lsrs	r3, r3, #4
 800657a:	f003 030f 	and.w	r3, r3, #15
 800657e:	3301      	adds	r3, #1
 8006580:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8006582:	4b43      	ldr	r3, [pc, #268]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006586:	0b1b      	lsrs	r3, r3, #12
 8006588:	f003 030f 	and.w	r3, r3, #15
 800658c:	3302      	adds	r3, #2
 800658e:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8006590:	4a42      	ldr	r2, [pc, #264]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	fbb2 f3f3 	udiv	r3, r2, r3
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	fb02 f303 	mul.w	r3, r2, r3
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	623b      	str	r3, [r7, #32]
      break;
 80065a2:	e06b      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x274>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 80065a4:	4b3a      	ldr	r3, [pc, #232]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d103      	bne.n	80065b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b0>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80065b0:	f7ff fcec 	bl	8005f8c <HAL_RCC_GetSysClockFreq>
 80065b4:	6238      	str	r0, [r7, #32]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80065b6:	e063      	b.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80065b8:	4b35      	ldr	r3, [pc, #212]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d05d      	beq.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80065c4:	4b32      	ldr	r3, [pc, #200]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c8:	091b      	lsrs	r3, r3, #4
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	3301      	adds	r3, #1
 80065d0:	60fb      	str	r3, [r7, #12]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80065d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d6:	0b1b      	lsrs	r3, r3, #12
 80065d8:	f003 030f 	and.w	r3, r3, #15
 80065dc:	3302      	adds	r3, #2
 80065de:	613b      	str	r3, [r7, #16]
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80065e0:	4a2e      	ldr	r2, [pc, #184]	@ (800669c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e8:	693a      	ldr	r2, [r7, #16]
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	005b      	lsls	r3, r3, #1
 80065f0:	623b      	str	r3, [r7, #32]
      break;
 80065f2:	e045      	b.n	8006680 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80065f4:	4b26      	ldr	r3, [pc, #152]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	60bb      	str	r3, [r7, #8]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006600:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006604:	d108      	bne.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	2b00      	cmp	r3, #0
 800660e:	d003      	beq.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
      {
        frequency = LSE_VALUE;
 8006610:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006614:	623b      	str	r3, [r7, #32]
 8006616:	e01e      	b.n	8006656 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800661e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006622:	d109      	bne.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
 8006624:	4b1a      	ldr	r3, [pc, #104]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d003      	beq.n	8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = LSI_VALUE;
 8006630:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8006634:	623b      	str	r3, [r7, #32]
 8006636:	e00e      	b.n	8006656 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800663e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006642:	d11f      	bne.n	8006684 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006644:	4b12      	ldr	r3, [pc, #72]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d019      	beq.n	8006684 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
      {
        frequency = HSE_VALUE / 128U;
 8006650:	4b15      	ldr	r3, [pc, #84]	@ (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006652:	623b      	str	r3, [r7, #32]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8006654:	e016      	b.n	8006684 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006656:	e015      	b.n	8006684 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006658:	f7ff fd72 	bl	8006140 <HAL_RCC_GetPCLK2Freq>
 800665c:	4602      	mov	r2, r0
 800665e:	4b0c      	ldr	r3, [pc, #48]	@ (8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	0b9b      	lsrs	r3, r3, #14
 8006664:	f003 0303 	and.w	r3, r3, #3
 8006668:	3301      	adds	r3, #1
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006670:	623b      	str	r3, [r7, #32]
      break;
 8006672:	e008      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
    }
    default:
    {
      break;
 8006674:	bf00      	nop
 8006676:	e006      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006678:	bf00      	nop
 800667a:	e004      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 800667c:	bf00      	nop
 800667e:	e002      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006680:	bf00      	nop
 8006682:	e000      	b.n	8006686 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
      break;
 8006684:	bf00      	nop
    }
  }
  return (frequency);
 8006686:	6a3b      	ldr	r3, [r7, #32]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3728      	adds	r7, #40	@ 0x28
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}
 8006690:	40021000 	.word	0x40021000
 8006694:	08009674 	.word	0x08009674
 8006698:	08009684 	.word	0x08009684
 800669c:	017d7840 	.word	0x017d7840
 80066a0:	003d0900 	.word	0x003d0900
 80066a4:	aaaaaaab 	.word	0xaaaaaaab
 80066a8:	0002faf0 	.word	0x0002faf0

080066ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e076      	b.n	80067ac <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d108      	bne.n	80066d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066ce:	d009      	beq.n	80066e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	61da      	str	r2, [r3, #28]
 80066d6:	e005      	b.n	80066e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7fc fc26 	bl	8002f50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2202      	movs	r2, #2
 8006708:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800671a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800672c:	431a      	orrs	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	68db      	ldr	r3, [r3, #12]
 8006732:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006736:	431a      	orrs	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	431a      	orrs	r2, r3
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	f003 0301 	and.w	r3, r3, #1
 800674a:	431a      	orrs	r2, r3
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	69db      	ldr	r3, [r3, #28]
 800675a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800675e:	431a      	orrs	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006768:	ea42 0103 	orr.w	r1, r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006770:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	430a      	orrs	r2, r1
 800677a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	699b      	ldr	r3, [r3, #24]
 8006780:	0c1a      	lsrs	r2, r3, #16
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f002 0204 	and.w	r2, r2, #4
 800678a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	69da      	ldr	r2, [r3, #28]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800679a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2200      	movs	r2, #0
 80067a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2201      	movs	r2, #1
 80067a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3708      	adds	r7, #8
 80067b0:	46bd      	mov	sp, r7
 80067b2:	bd80      	pop	{r7, pc}

080067b4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b088      	sub	sp, #32
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4613      	mov	r3, r2
 80067c2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067c4:	f7fc ff72 	bl	80036ac <HAL_GetTick>
 80067c8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80067ca:	88fb      	ldrh	r3, [r7, #6]
 80067cc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d001      	beq.n	80067de <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80067da:	2302      	movs	r3, #2
 80067dc:	e12a      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d002      	beq.n	80067ea <HAL_SPI_Transmit+0x36>
 80067e4:	88fb      	ldrh	r3, [r7, #6]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e122      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80067f4:	2b01      	cmp	r3, #1
 80067f6:	d101      	bne.n	80067fc <HAL_SPI_Transmit+0x48>
 80067f8:	2302      	movs	r3, #2
 80067fa:	e11b      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2201      	movs	r2, #1
 8006800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2203      	movs	r2, #3
 8006808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	68ba      	ldr	r2, [r7, #8]
 8006816:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	88fa      	ldrh	r2, [r7, #6]
 800681c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	88fa      	ldrh	r2, [r7, #6]
 8006822:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	2200      	movs	r2, #0
 8006828:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2200      	movs	r2, #0
 800683a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800684a:	d10f      	bne.n	800686c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800685a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800686a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006876:	2b40      	cmp	r3, #64	@ 0x40
 8006878:	d007      	beq.n	800688a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	681a      	ldr	r2, [r3, #0]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006888:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006892:	d152      	bne.n	800693a <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d002      	beq.n	80068a2 <HAL_SPI_Transmit+0xee>
 800689c:	8b7b      	ldrh	r3, [r7, #26]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d145      	bne.n	800692e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a6:	881a      	ldrh	r2, [r3, #0]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068b2:	1c9a      	adds	r2, r3, #2
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068bc:	b29b      	uxth	r3, r3
 80068be:	3b01      	subs	r3, #1
 80068c0:	b29a      	uxth	r2, r3
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80068c6:	e032      	b.n	800692e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	689b      	ldr	r3, [r3, #8]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d112      	bne.n	80068fc <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068da:	881a      	ldrh	r2, [r3, #0]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068e6:	1c9a      	adds	r2, r3, #2
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80068fa:	e018      	b.n	800692e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068fc:	f7fc fed6 	bl	80036ac <HAL_GetTick>
 8006900:	4602      	mov	r2, r0
 8006902:	69fb      	ldr	r3, [r7, #28]
 8006904:	1ad3      	subs	r3, r2, r3
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	429a      	cmp	r2, r3
 800690a:	d803      	bhi.n	8006914 <HAL_SPI_Transmit+0x160>
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006912:	d102      	bne.n	800691a <HAL_SPI_Transmit+0x166>
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d109      	bne.n	800692e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e082      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006932:	b29b      	uxth	r3, r3
 8006934:	2b00      	cmp	r3, #0
 8006936:	d1c7      	bne.n	80068c8 <HAL_SPI_Transmit+0x114>
 8006938:	e053      	b.n	80069e2 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d002      	beq.n	8006948 <HAL_SPI_Transmit+0x194>
 8006942:	8b7b      	ldrh	r3, [r7, #26]
 8006944:	2b01      	cmp	r3, #1
 8006946:	d147      	bne.n	80069d8 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	330c      	adds	r3, #12
 8006952:	7812      	ldrb	r2, [r2, #0]
 8006954:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800696e:	e033      	b.n	80069d8 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	f003 0302 	and.w	r3, r3, #2
 800697a:	2b02      	cmp	r3, #2
 800697c:	d113      	bne.n	80069a6 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	330c      	adds	r3, #12
 8006988:	7812      	ldrb	r2, [r2, #0]
 800698a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006990:	1c5a      	adds	r2, r3, #1
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800699a:	b29b      	uxth	r3, r3
 800699c:	3b01      	subs	r3, #1
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80069a4:	e018      	b.n	80069d8 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069a6:	f7fc fe81 	bl	80036ac <HAL_GetTick>
 80069aa:	4602      	mov	r2, r0
 80069ac:	69fb      	ldr	r3, [r7, #28]
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d803      	bhi.n	80069be <HAL_SPI_Transmit+0x20a>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069bc:	d102      	bne.n	80069c4 <HAL_SPI_Transmit+0x210>
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d109      	bne.n	80069d8 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80069d4:	2303      	movs	r3, #3
 80069d6:	e02d      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80069dc:	b29b      	uxth	r3, r3
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1c6      	bne.n	8006970 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80069e2:	69fa      	ldr	r2, [r7, #28]
 80069e4:	6839      	ldr	r1, [r7, #0]
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f000 fcc0 	bl	800736c <SPI_EndRxTxTransaction>
 80069ec:	4603      	mov	r3, r0
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d002      	beq.n	80069f8 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2220      	movs	r2, #32
 80069f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d10a      	bne.n	8006a16 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a00:	2300      	movs	r3, #0
 8006a02:	617b      	str	r3, [r7, #20]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	617b      	str	r3, [r7, #20]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	689b      	ldr	r3, [r3, #8]
 8006a12:	617b      	str	r3, [r7, #20]
 8006a14:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d001      	beq.n	8006a32 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e000      	b.n	8006a34 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006a32:	2300      	movs	r3, #0
  }
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3720      	adds	r7, #32
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b088      	sub	sp, #32
 8006a40:	af02      	add	r7, sp, #8
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	603b      	str	r3, [r7, #0]
 8006a48:	4613      	mov	r3, r2
 8006a4a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d001      	beq.n	8006a5c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e104      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a64:	d112      	bne.n	8006a8c <HAL_SPI_Receive+0x50>
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10e      	bne.n	8006a8c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2204      	movs	r2, #4
 8006a72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006a76:	88fa      	ldrh	r2, [r7, #6]
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	9300      	str	r3, [sp, #0]
 8006a7c:	4613      	mov	r3, r2
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	68b9      	ldr	r1, [r7, #8]
 8006a82:	68f8      	ldr	r0, [r7, #12]
 8006a84:	f000 f8f3 	bl	8006c6e <HAL_SPI_TransmitReceive>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	e0ec      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a8c:	f7fc fe0e 	bl	80036ac <HAL_GetTick>
 8006a90:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <HAL_SPI_Receive+0x62>
 8006a98:	88fb      	ldrh	r3, [r7, #6]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e0e1      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d101      	bne.n	8006ab0 <HAL_SPI_Receive+0x74>
 8006aac:	2302      	movs	r3, #2
 8006aae:	e0da      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	2204      	movs	r2, #4
 8006abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	88fa      	ldrh	r2, [r7, #6]
 8006ad0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	88fa      	ldrh	r2, [r7, #6]
 8006ad6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2200      	movs	r2, #0
 8006af4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006afe:	d10f      	bne.n	8006b20 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b1e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b2a:	2b40      	cmp	r3, #64	@ 0x40
 8006b2c:	d007      	beq.n	8006b3e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b3c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d170      	bne.n	8006c28 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006b46:	e035      	b.n	8006bb4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d115      	bne.n	8006b82 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f103 020c 	add.w	r2, r3, #12
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b62:	7812      	ldrb	r2, [r2, #0]
 8006b64:	b2d2      	uxtb	r2, r2
 8006b66:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6c:	1c5a      	adds	r2, r3, #1
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	3b01      	subs	r3, #1
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b80:	e018      	b.n	8006bb4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b82:	f7fc fd93 	bl	80036ac <HAL_GetTick>
 8006b86:	4602      	mov	r2, r0
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	1ad3      	subs	r3, r2, r3
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d803      	bhi.n	8006b9a <HAL_SPI_Receive+0x15e>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b98:	d102      	bne.n	8006ba0 <HAL_SPI_Receive+0x164>
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d109      	bne.n	8006bb4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e058      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1c4      	bne.n	8006b48 <HAL_SPI_Receive+0x10c>
 8006bbe:	e038      	b.n	8006c32 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d113      	bne.n	8006bf6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd8:	b292      	uxth	r2, r2
 8006bda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be0:	1c9a      	adds	r2, r3, #2
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006bf4:	e018      	b.n	8006c28 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bf6:	f7fc fd59 	bl	80036ac <HAL_GetTick>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	683a      	ldr	r2, [r7, #0]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d803      	bhi.n	8006c0e <HAL_SPI_Receive+0x1d2>
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c0c:	d102      	bne.n	8006c14 <HAL_SPI_Receive+0x1d8>
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d109      	bne.n	8006c28 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e01e      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c2c:	b29b      	uxth	r3, r3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1c6      	bne.n	8006bc0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	6839      	ldr	r1, [r7, #0]
 8006c36:	68f8      	ldr	r0, [r7, #12]
 8006c38:	f000 fb46 	bl	80072c8 <SPI_EndRxTransaction>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2220      	movs	r2, #32
 8006c46:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d001      	beq.n	8006c64 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e000      	b.n	8006c66 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006c64:	2300      	movs	r3, #0
  }
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3718      	adds	r7, #24
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b08a      	sub	sp, #40	@ 0x28
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	607a      	str	r2, [r7, #4]
 8006c7a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c80:	f7fc fd14 	bl	80036ac <HAL_GetTick>
 8006c84:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006c8c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006c94:	887b      	ldrh	r3, [r7, #2]
 8006c96:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c98:	7ffb      	ldrb	r3, [r7, #31]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d00c      	beq.n	8006cb8 <HAL_SPI_TransmitReceive+0x4a>
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ca4:	d106      	bne.n	8006cb4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d102      	bne.n	8006cb4 <HAL_SPI_TransmitReceive+0x46>
 8006cae:	7ffb      	ldrb	r3, [r7, #31]
 8006cb0:	2b04      	cmp	r3, #4
 8006cb2:	d001      	beq.n	8006cb8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006cb4:	2302      	movs	r3, #2
 8006cb6:	e17f      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d005      	beq.n	8006cca <HAL_SPI_TransmitReceive+0x5c>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d002      	beq.n	8006cca <HAL_SPI_TransmitReceive+0x5c>
 8006cc4:	887b      	ldrh	r3, [r7, #2]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d101      	bne.n	8006cce <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e174      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d101      	bne.n	8006cdc <HAL_SPI_TransmitReceive+0x6e>
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e16d      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cea:	b2db      	uxtb	r3, r3
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d003      	beq.n	8006cf8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2205      	movs	r2, #5
 8006cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	687a      	ldr	r2, [r7, #4]
 8006d02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	887a      	ldrh	r2, [r7, #2]
 8006d08:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	887a      	ldrh	r2, [r7, #2]
 8006d0e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	887a      	ldrh	r2, [r7, #2]
 8006d1a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	887a      	ldrh	r2, [r7, #2]
 8006d20:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d38:	2b40      	cmp	r3, #64	@ 0x40
 8006d3a:	d007      	beq.n	8006d4c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	68db      	ldr	r3, [r3, #12]
 8006d50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d54:	d17e      	bne.n	8006e54 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d002      	beq.n	8006d64 <HAL_SPI_TransmitReceive+0xf6>
 8006d5e:	8afb      	ldrh	r3, [r7, #22]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d16c      	bne.n	8006e3e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d68:	881a      	ldrh	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d74:	1c9a      	adds	r2, r3, #2
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	3b01      	subs	r3, #1
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d88:	e059      	b.n	8006e3e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f003 0302 	and.w	r3, r3, #2
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d11b      	bne.n	8006dd0 <HAL_SPI_TransmitReceive+0x162>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d016      	beq.n	8006dd0 <HAL_SPI_TransmitReceive+0x162>
 8006da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d113      	bne.n	8006dd0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dac:	881a      	ldrh	r2, [r3, #0]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db8:	1c9a      	adds	r2, r3, #2
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	3b01      	subs	r3, #1
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d119      	bne.n	8006e12 <HAL_SPI_TransmitReceive+0x1a4>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d014      	beq.n	8006e12 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68da      	ldr	r2, [r3, #12]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006df2:	b292      	uxth	r2, r2
 8006df4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfa:	1c9a      	adds	r2, r3, #2
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	3b01      	subs	r3, #1
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e12:	f7fc fc4b 	bl	80036ac <HAL_GetTick>
 8006e16:	4602      	mov	r2, r0
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d80d      	bhi.n	8006e3e <HAL_SPI_TransmitReceive+0x1d0>
 8006e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e28:	d009      	beq.n	8006e3e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2200      	movs	r2, #0
 8006e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e0bc      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d1a0      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x11c>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d19b      	bne.n	8006d8a <HAL_SPI_TransmitReceive+0x11c>
 8006e52:	e082      	b.n	8006f5a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d002      	beq.n	8006e62 <HAL_SPI_TransmitReceive+0x1f4>
 8006e5c:	8afb      	ldrh	r3, [r7, #22]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d171      	bne.n	8006f46 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	330c      	adds	r3, #12
 8006e6c:	7812      	ldrb	r2, [r2, #0]
 8006e6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e74:	1c5a      	adds	r2, r3, #1
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	3b01      	subs	r3, #1
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e88:	e05d      	b.n	8006f46 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	f003 0302 	and.w	r3, r3, #2
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d11c      	bne.n	8006ed2 <HAL_SPI_TransmitReceive+0x264>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e9c:	b29b      	uxth	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d017      	beq.n	8006ed2 <HAL_SPI_TransmitReceive+0x264>
 8006ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d114      	bne.n	8006ed2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	1c5a      	adds	r2, r3, #1
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f003 0301 	and.w	r3, r3, #1
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d119      	bne.n	8006f14 <HAL_SPI_TransmitReceive+0x2a6>
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d014      	beq.n	8006f14 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68da      	ldr	r2, [r3, #12]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef4:	b2d2      	uxtb	r2, r2
 8006ef6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	3b01      	subs	r3, #1
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f10:	2301      	movs	r3, #1
 8006f12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f14:	f7fc fbca 	bl	80036ac <HAL_GetTick>
 8006f18:	4602      	mov	r2, r0
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d803      	bhi.n	8006f2c <HAL_SPI_TransmitReceive+0x2be>
 8006f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f2a:	d102      	bne.n	8006f32 <HAL_SPI_TransmitReceive+0x2c4>
 8006f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d109      	bne.n	8006f46 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2201      	movs	r2, #1
 8006f36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006f42:	2303      	movs	r3, #3
 8006f44:	e038      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d19c      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x21c>
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d197      	bne.n	8006e8a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f5a:	6a3a      	ldr	r2, [r7, #32]
 8006f5c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f000 fa04 	bl	800736c <SPI_EndRxTxTransaction>
 8006f64:	4603      	mov	r3, r0
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d008      	beq.n	8006f7c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2220      	movs	r2, #32
 8006f6e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e01d      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d10a      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006f84:	2300      	movs	r3, #0
 8006f86:	613b      	str	r3, [r7, #16]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	613b      	str	r3, [r7, #16]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	613b      	str	r3, [r7, #16]
 8006f98:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e000      	b.n	8006fb8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006fb6:	2300      	movs	r3, #0
  }
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3728      	adds	r7, #40	@ 0x28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b088      	sub	sp, #32
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10e      	bne.n	8007000 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d009      	beq.n	8007000 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d004      	beq.n	8007000 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	4798      	blx	r3
    return;
 8006ffe:	e0b7      	b.n	8007170 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d009      	beq.n	800701e <HAL_SPI_IRQHandler+0x5e>
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007010:	2b00      	cmp	r3, #0
 8007012:	d004      	beq.n	800701e <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	4798      	blx	r3
    return;
 800701c:	e0a8      	b.n	8007170 <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	f003 0320 	and.w	r3, r3, #32
 8007024:	2b00      	cmp	r3, #0
 8007026:	d105      	bne.n	8007034 <HAL_SPI_IRQHandler+0x74>
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 809e 	beq.w	8007170 <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	f003 0320 	and.w	r3, r3, #32
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 8098 	beq.w	8007170 <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007046:	2b00      	cmp	r3, #0
 8007048:	d023      	beq.n	8007092 <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b03      	cmp	r3, #3
 8007054:	d011      	beq.n	800707a <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800705a:	f043 0204 	orr.w	r2, r3, #4
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007062:	2300      	movs	r3, #0
 8007064:	617b      	str	r3, [r7, #20]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	617b      	str	r3, [r7, #20]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	617b      	str	r3, [r7, #20]
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	e00b      	b.n	8007092 <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800707a:	2300      	movs	r3, #0
 800707c:	613b      	str	r3, [r7, #16]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	613b      	str	r3, [r7, #16]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	613b      	str	r3, [r7, #16]
 800708e:	693b      	ldr	r3, [r7, #16]
        return;
 8007090:	e06e      	b.n	8007170 <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007092:	69bb      	ldr	r3, [r7, #24]
 8007094:	f003 0320 	and.w	r3, r3, #32
 8007098:	2b00      	cmp	r3, #0
 800709a:	d014      	beq.n	80070c6 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070a0:	f043 0201 	orr.w	r2, r3, #1
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80070a8:	2300      	movs	r3, #0
 80070aa:	60fb      	str	r3, [r7, #12]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	60fb      	str	r3, [r7, #12]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d04f      	beq.n	800716e <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	685a      	ldr	r2, [r3, #4]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80070dc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2201      	movs	r2, #1
 80070e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80070e6:	69fb      	ldr	r3, [r7, #28]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d104      	bne.n	80070fa <HAL_SPI_IRQHandler+0x13a>
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d034      	beq.n	8007164 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f022 0203 	bic.w	r2, r2, #3
 8007108:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800710e:	2b00      	cmp	r3, #0
 8007110:	d011      	beq.n	8007136 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007116:	4a18      	ldr	r2, [pc, #96]	@ (8007178 <HAL_SPI_IRQHandler+0x1b8>)
 8007118:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800711e:	4618      	mov	r0, r3
 8007120:	f7fd fe3a 	bl	8004d98 <HAL_DMA_Abort_IT>
 8007124:	4603      	mov	r3, r0
 8007126:	2b00      	cmp	r3, #0
 8007128:	d005      	beq.n	8007136 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800712e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800713a:	2b00      	cmp	r3, #0
 800713c:	d016      	beq.n	800716c <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007142:	4a0d      	ldr	r2, [pc, #52]	@ (8007178 <HAL_SPI_IRQHandler+0x1b8>)
 8007144:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800714a:	4618      	mov	r0, r3
 800714c:	f7fd fe24 	bl	8004d98 <HAL_DMA_Abort_IT>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d00a      	beq.n	800716c <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800715a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007162:	e003      	b.n	800716c <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 f809 	bl	800717c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800716a:	e000      	b.n	800716e <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 800716c:	bf00      	nop
    return;
 800716e:	bf00      	nop
  }
}
 8007170:	3720      	adds	r7, #32
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	0800718f 	.word	0x0800718f

0800717c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	bc80      	pop	{r7}
 800718c:	4770      	bx	lr

0800718e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b084      	sub	sp, #16
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2200      	movs	r2, #0
 80071a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2200      	movs	r2, #0
 80071a6:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f7ff ffe7 	bl	800717c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
	...

080071b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b088      	sub	sp, #32
 80071bc:	af00      	add	r7, sp, #0
 80071be:	60f8      	str	r0, [r7, #12]
 80071c0:	60b9      	str	r1, [r7, #8]
 80071c2:	603b      	str	r3, [r7, #0]
 80071c4:	4613      	mov	r3, r2
 80071c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80071c8:	f7fc fa70 	bl	80036ac <HAL_GetTick>
 80071cc:	4602      	mov	r2, r0
 80071ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071d0:	1a9b      	subs	r3, r3, r2
 80071d2:	683a      	ldr	r2, [r7, #0]
 80071d4:	4413      	add	r3, r2
 80071d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80071d8:	f7fc fa68 	bl	80036ac <HAL_GetTick>
 80071dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80071de:	4b39      	ldr	r3, [pc, #228]	@ (80072c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	015b      	lsls	r3, r3, #5
 80071e4:	0d1b      	lsrs	r3, r3, #20
 80071e6:	69fa      	ldr	r2, [r7, #28]
 80071e8:	fb02 f303 	mul.w	r3, r2, r3
 80071ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80071ee:	e054      	b.n	800729a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d050      	beq.n	800729a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80071f8:	f7fc fa58 	bl	80036ac <HAL_GetTick>
 80071fc:	4602      	mov	r2, r0
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	69fa      	ldr	r2, [r7, #28]
 8007204:	429a      	cmp	r2, r3
 8007206:	d902      	bls.n	800720e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d13d      	bne.n	800728a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	685a      	ldr	r2, [r3, #4]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800721c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007226:	d111      	bne.n	800724c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007230:	d004      	beq.n	800723c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	689b      	ldr	r3, [r3, #8]
 8007236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800723a:	d107      	bne.n	800724c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800724a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007250:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007254:	d10f      	bne.n	8007276 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007264:	601a      	str	r2, [r3, #0]
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007274:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e017      	b.n	80072ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d101      	bne.n	8007294 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007290:	2300      	movs	r3, #0
 8007292:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	3b01      	subs	r3, #1
 8007298:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689a      	ldr	r2, [r3, #8]
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	4013      	ands	r3, r2
 80072a4:	68ba      	ldr	r2, [r7, #8]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	bf0c      	ite	eq
 80072aa:	2301      	moveq	r3, #1
 80072ac:	2300      	movne	r3, #0
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	461a      	mov	r2, r3
 80072b2:	79fb      	ldrb	r3, [r7, #7]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d19b      	bne.n	80071f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3720      	adds	r7, #32
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
 80072c2:	bf00      	nop
 80072c4:	2000006c 	.word	0x2000006c

080072c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af02      	add	r7, sp, #8
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072dc:	d111      	bne.n	8007302 <SPI_EndRxTransaction+0x3a>
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072e6:	d004      	beq.n	80072f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072f0:	d107      	bne.n	8007302 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	681a      	ldr	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007300:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800730a:	d117      	bne.n	800733c <SPI_EndRxTransaction+0x74>
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007314:	d112      	bne.n	800733c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	2200      	movs	r2, #0
 800731e:	2101      	movs	r1, #1
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f7ff ff49 	bl	80071b8 <SPI_WaitFlagStateUntilTimeout>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01a      	beq.n	8007362 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007330:	f043 0220 	orr.w	r2, r3, #32
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007338:	2303      	movs	r3, #3
 800733a:	e013      	b.n	8007364 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	2200      	movs	r2, #0
 8007344:	2180      	movs	r1, #128	@ 0x80
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f7ff ff36 	bl	80071b8 <SPI_WaitFlagStateUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d007      	beq.n	8007362 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007356:	f043 0220 	orr.w	r2, r3, #32
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e000      	b.n	8007364 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007362:	2300      	movs	r3, #0
}
 8007364:	4618      	mov	r0, r3
 8007366:	3710      	adds	r7, #16
 8007368:	46bd      	mov	sp, r7
 800736a:	bd80      	pop	{r7, pc}

0800736c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af02      	add	r7, sp, #8
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2201      	movs	r2, #1
 8007380:	2102      	movs	r1, #2
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f7ff ff18 	bl	80071b8 <SPI_WaitFlagStateUntilTimeout>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d007      	beq.n	800739e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007392:	f043 0220 	orr.w	r2, r3, #32
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e013      	b.n	80073c6 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	2200      	movs	r2, #0
 80073a6:	2180      	movs	r1, #128	@ 0x80
 80073a8:	68f8      	ldr	r0, [r7, #12]
 80073aa:	f7ff ff05 	bl	80071b8 <SPI_WaitFlagStateUntilTimeout>
 80073ae:	4603      	mov	r3, r0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d007      	beq.n	80073c4 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073b8:	f043 0220 	orr.w	r2, r3, #32
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80073c0:	2303      	movs	r3, #3
 80073c2:	e000      	b.n	80073c6 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073ce:	b580      	push	{r7, lr}
 80073d0:	b082      	sub	sp, #8
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d101      	bne.n	80073e0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e041      	b.n	8007464 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d106      	bne.n	80073fa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2200      	movs	r2, #0
 80073f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7fc f80d 	bl	8003414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2202      	movs	r2, #2
 80073fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	3304      	adds	r3, #4
 800740a:	4619      	mov	r1, r3
 800740c:	4610      	mov	r0, r2
 800740e:	f000 f94b 	bl	80076a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2201      	movs	r2, #1
 800741e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2201      	movs	r2, #1
 800742e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007462:	2300      	movs	r3, #0
}
 8007464:	4618      	mov	r0, r3
 8007466:	3708      	adds	r7, #8
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d020      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d01b      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f06f 0202 	mvn.w	r2, #2
 80074a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	f003 0303 	and.w	r3, r3, #3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f8da 	bl	8007670 <HAL_TIM_IC_CaptureCallback>
 80074bc:	e005      	b.n	80074ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f8cd 	bl	800765e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 f8dc 	bl	8007682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d020      	beq.n	800751c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f003 0304 	and.w	r3, r3, #4
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d01b      	beq.n	800751c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f06f 0204 	mvn.w	r2, #4
 80074ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f8b4 	bl	8007670 <HAL_TIM_IC_CaptureCallback>
 8007508:	e005      	b.n	8007516 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f000 f8a7 	bl	800765e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 f8b6 	bl	8007682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f003 0308 	and.w	r3, r3, #8
 8007522:	2b00      	cmp	r3, #0
 8007524:	d020      	beq.n	8007568 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01b      	beq.n	8007568 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0208 	mvn.w	r2, #8
 8007538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2204      	movs	r2, #4
 800753e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	69db      	ldr	r3, [r3, #28]
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f88e 	bl	8007670 <HAL_TIM_IC_CaptureCallback>
 8007554:	e005      	b.n	8007562 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 f881 	bl	800765e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f890 	bl	8007682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f003 0310 	and.w	r3, r3, #16
 800756e:	2b00      	cmp	r3, #0
 8007570:	d020      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0310 	and.w	r3, r3, #16
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01b      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f06f 0210 	mvn.w	r2, #16
 8007584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2208      	movs	r2, #8
 800758a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	69db      	ldr	r3, [r3, #28]
 8007592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f868 	bl	8007670 <HAL_TIM_IC_CaptureCallback>
 80075a0:	e005      	b.n	80075ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f85b 	bl	800765e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 f86a 	bl	8007682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00c      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f003 0301 	and.w	r3, r3, #1
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f06f 0201 	mvn.w	r2, #1
 80075d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f000 f83a 	bl	800764c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00c      	beq.n	80075fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d007      	beq.n	80075fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80075f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 f93d 	bl	8007876 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00c      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800760c:	2b00      	cmp	r3, #0
 800760e:	d007      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f83a 	bl	8007694 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f003 0320 	and.w	r3, r3, #32
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00c      	beq.n	8007644 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f003 0320 	and.w	r3, r3, #32
 8007630:	2b00      	cmp	r3, #0
 8007632:	d007      	beq.n	8007644 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f06f 0220 	mvn.w	r2, #32
 800763c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 f910 	bl	8007864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007644:	bf00      	nop
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800764c:	b480      	push	{r7}
 800764e:	b083      	sub	sp, #12
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007654:	bf00      	nop
 8007656:	370c      	adds	r7, #12
 8007658:	46bd      	mov	sp, r7
 800765a:	bc80      	pop	{r7}
 800765c:	4770      	bx	lr

0800765e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800765e:	b480      	push	{r7}
 8007660:	b083      	sub	sp, #12
 8007662:	af00      	add	r7, sp, #0
 8007664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007666:	bf00      	nop
 8007668:	370c      	adds	r7, #12
 800766a:	46bd      	mov	sp, r7
 800766c:	bc80      	pop	{r7}
 800766e:	4770      	bx	lr

08007670 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007670:	b480      	push	{r7}
 8007672:	b083      	sub	sp, #12
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007678:	bf00      	nop
 800767a:	370c      	adds	r7, #12
 800767c:	46bd      	mov	sp, r7
 800767e:	bc80      	pop	{r7}
 8007680:	4770      	bx	lr

08007682 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800768a:	bf00      	nop
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	bc80      	pop	{r7}
 8007692:	4770      	bx	lr

08007694 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800769c:	bf00      	nop
 800769e:	370c      	adds	r7, #12
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bc80      	pop	{r7}
 80076a4:	4770      	bx	lr
	...

080076a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a33      	ldr	r2, [pc, #204]	@ (8007788 <TIM_Base_SetConfig+0xe0>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00f      	beq.n	80076e0 <TIM_Base_SetConfig+0x38>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076c6:	d00b      	beq.n	80076e0 <TIM_Base_SetConfig+0x38>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a30      	ldr	r2, [pc, #192]	@ (800778c <TIM_Base_SetConfig+0xe4>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d007      	beq.n	80076e0 <TIM_Base_SetConfig+0x38>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a2f      	ldr	r2, [pc, #188]	@ (8007790 <TIM_Base_SetConfig+0xe8>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d003      	beq.n	80076e0 <TIM_Base_SetConfig+0x38>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a2e      	ldr	r2, [pc, #184]	@ (8007794 <TIM_Base_SetConfig+0xec>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d108      	bne.n	80076f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a24      	ldr	r2, [pc, #144]	@ (8007788 <TIM_Base_SetConfig+0xe0>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d00f      	beq.n	800771a <TIM_Base_SetConfig+0x72>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007700:	d00b      	beq.n	800771a <TIM_Base_SetConfig+0x72>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a21      	ldr	r2, [pc, #132]	@ (800778c <TIM_Base_SetConfig+0xe4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d007      	beq.n	800771a <TIM_Base_SetConfig+0x72>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a20      	ldr	r2, [pc, #128]	@ (8007790 <TIM_Base_SetConfig+0xe8>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d003      	beq.n	800771a <TIM_Base_SetConfig+0x72>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a1f      	ldr	r2, [pc, #124]	@ (8007794 <TIM_Base_SetConfig+0xec>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d108      	bne.n	800772c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a0d      	ldr	r2, [pc, #52]	@ (8007788 <TIM_Base_SetConfig+0xe0>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d103      	bne.n	8007760 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	691a      	ldr	r2, [r3, #16]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	f003 0301 	and.w	r3, r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f023 0201 	bic.w	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	611a      	str	r2, [r3, #16]
  }
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	bc80      	pop	{r7}
 8007786:	4770      	bx	lr
 8007788:	40012c00 	.word	0x40012c00
 800778c:	40000400 	.word	0x40000400
 8007790:	40000800 	.word	0x40000800
 8007794:	40000c00 	.word	0x40000c00

08007798 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d101      	bne.n	80077b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077ac:	2302      	movs	r3, #2
 80077ae:	e04b      	b.n	8007848 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2202      	movs	r2, #2
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4313      	orrs	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a19      	ldr	r2, [pc, #100]	@ (8007854 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d013      	beq.n	800781c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077fc:	d00e      	beq.n	800781c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a15      	ldr	r2, [pc, #84]	@ (8007858 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d009      	beq.n	800781c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a13      	ldr	r2, [pc, #76]	@ (800785c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d004      	beq.n	800781c <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a12      	ldr	r2, [pc, #72]	@ (8007860 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d10c      	bne.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007822:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	4313      	orrs	r3, r2
 800782c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2201      	movs	r2, #1
 800783a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007846:	2300      	movs	r3, #0
}
 8007848:	4618      	mov	r0, r3
 800784a:	3714      	adds	r7, #20
 800784c:	46bd      	mov	sp, r7
 800784e:	bc80      	pop	{r7}
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	40012c00 	.word	0x40012c00
 8007858:	40000400 	.word	0x40000400
 800785c:	40000800 	.word	0x40000800
 8007860:	40000c00 	.word	0x40000c00

08007864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	bc80      	pop	{r7}
 8007874:	4770      	bx	lr

08007876 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007876:	b480      	push	{r7}
 8007878:	b083      	sub	sp, #12
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800787e:	bf00      	nop
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	bc80      	pop	{r7}
 8007886:	4770      	bx	lr

08007888 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b082      	sub	sp, #8
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d101      	bne.n	800789a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007896:	2301      	movs	r3, #1
 8007898:	e042      	b.n	8007920 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078a0:	b2db      	uxtb	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d106      	bne.n	80078b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2200      	movs	r2, #0
 80078aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7fb fe00 	bl	80034b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2224      	movs	r2, #36	@ 0x24
 80078b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	68da      	ldr	r2, [r3, #12]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80078ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 fd63 	bl	8008398 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	691a      	ldr	r2, [r3, #16]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	695a      	ldr	r2, [r3, #20]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68da      	ldr	r2, [r3, #12]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007900:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2220      	movs	r2, #32
 800790c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2220      	movs	r2, #32
 8007914:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800791e:	2300      	movs	r3, #0
}
 8007920:	4618      	mov	r0, r3
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b08a      	sub	sp, #40	@ 0x28
 800792c:	af02      	add	r7, sp, #8
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	603b      	str	r3, [r7, #0]
 8007934:	4613      	mov	r3, r2
 8007936:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007942:	b2db      	uxtb	r3, r3
 8007944:	2b20      	cmp	r3, #32
 8007946:	d175      	bne.n	8007a34 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d002      	beq.n	8007954 <HAL_UART_Transmit+0x2c>
 800794e:	88fb      	ldrh	r3, [r7, #6]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e06e      	b.n	8007a36 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	2200      	movs	r2, #0
 800795c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2221      	movs	r2, #33	@ 0x21
 8007962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007966:	f7fb fea1 	bl	80036ac <HAL_GetTick>
 800796a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	88fa      	ldrh	r2, [r7, #6]
 8007970:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	88fa      	ldrh	r2, [r7, #6]
 8007976:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007980:	d108      	bne.n	8007994 <HAL_UART_Transmit+0x6c>
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	691b      	ldr	r3, [r3, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d104      	bne.n	8007994 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800798a:	2300      	movs	r3, #0
 800798c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	61bb      	str	r3, [r7, #24]
 8007992:	e003      	b.n	800799c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007998:	2300      	movs	r3, #0
 800799a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800799c:	e02e      	b.n	80079fc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	2200      	movs	r2, #0
 80079a6:	2180      	movs	r1, #128	@ 0x80
 80079a8:	68f8      	ldr	r0, [r7, #12]
 80079aa:	f000 fb01 	bl	8007fb0 <UART_WaitOnFlagUntilTimeout>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d005      	beq.n	80079c0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2220      	movs	r2, #32
 80079b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	e03a      	b.n	8007a36 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80079c0:	69fb      	ldr	r3, [r7, #28]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d10b      	bne.n	80079de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	881b      	ldrh	r3, [r3, #0]
 80079ca:	461a      	mov	r2, r3
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	3302      	adds	r3, #2
 80079da:	61bb      	str	r3, [r7, #24]
 80079dc:	e007      	b.n	80079ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80079de:	69fb      	ldr	r3, [r7, #28]
 80079e0:	781a      	ldrb	r2, [r3, #0]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80079e8:	69fb      	ldr	r3, [r7, #28]
 80079ea:	3301      	adds	r3, #1
 80079ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	3b01      	subs	r3, #1
 80079f6:	b29a      	uxth	r2, r3
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a00:	b29b      	uxth	r3, r3
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1cb      	bne.n	800799e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	2140      	movs	r1, #64	@ 0x40
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 facd 	bl	8007fb0 <UART_WaitOnFlagUntilTimeout>
 8007a16:	4603      	mov	r3, r0
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d005      	beq.n	8007a28 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e006      	b.n	8007a36 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007a30:	2300      	movs	r3, #0
 8007a32:	e000      	b.n	8007a36 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007a34:	2302      	movs	r3, #2
  }
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3720      	adds	r7, #32
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b0ba      	sub	sp, #232	@ 0xe8
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007a66:	2300      	movs	r3, #0
 8007a68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a76:	f003 030f 	and.w	r3, r3, #15
 8007a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007a7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d10f      	bne.n	8007aa6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a8a:	f003 0320 	and.w	r3, r3, #32
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d009      	beq.n	8007aa6 <HAL_UART_IRQHandler+0x66>
 8007a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a96:	f003 0320 	and.w	r3, r3, #32
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 fbbc 	bl	800821c <UART_Receive_IT>
      return;
 8007aa4:	e25b      	b.n	8007f5e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 80de 	beq.w	8007c6c <HAL_UART_IRQHandler+0x22c>
 8007ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007ab4:	f003 0301 	and.w	r3, r3, #1
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d106      	bne.n	8007aca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ac0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 80d1 	beq.w	8007c6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00b      	beq.n	8007aee <HAL_UART_IRQHandler+0xae>
 8007ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d005      	beq.n	8007aee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae6:	f043 0201 	orr.w	r2, r3, #1
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007af2:	f003 0304 	and.w	r3, r3, #4
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00b      	beq.n	8007b12 <HAL_UART_IRQHandler+0xd2>
 8007afa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d005      	beq.n	8007b12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b0a:	f043 0202 	orr.w	r2, r3, #2
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b16:	f003 0302 	and.w	r3, r3, #2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00b      	beq.n	8007b36 <HAL_UART_IRQHandler+0xf6>
 8007b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d005      	beq.n	8007b36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b2e:	f043 0204 	orr.w	r2, r3, #4
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b3a:	f003 0308 	and.w	r3, r3, #8
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d011      	beq.n	8007b66 <HAL_UART_IRQHandler+0x126>
 8007b42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b46:	f003 0320 	and.w	r3, r3, #32
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d105      	bne.n	8007b5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b52:	f003 0301 	and.w	r3, r3, #1
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d005      	beq.n	8007b66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b5e:	f043 0208 	orr.w	r2, r3, #8
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f000 81f2 	beq.w	8007f54 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b74:	f003 0320 	and.w	r3, r3, #32
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d008      	beq.n	8007b8e <HAL_UART_IRQHandler+0x14e>
 8007b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b80:	f003 0320 	and.w	r3, r3, #32
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d002      	beq.n	8007b8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fb47 	bl	800821c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	695b      	ldr	r3, [r3, #20]
 8007b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	bf14      	ite	ne
 8007b9c:	2301      	movne	r3, #1
 8007b9e:	2300      	moveq	r3, #0
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007baa:	f003 0308 	and.w	r3, r3, #8
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d103      	bne.n	8007bba <HAL_UART_IRQHandler+0x17a>
 8007bb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d04f      	beq.n	8007c5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fa51 	bl	8008062 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	695b      	ldr	r3, [r3, #20]
 8007bc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d041      	beq.n	8007c52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007bdc:	e853 3f00 	ldrex	r3, [r3]
 8007be0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007be4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007be8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	3314      	adds	r3, #20
 8007bf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007bfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007bfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c0a:	e841 2300 	strex	r3, r2, [r1]
 8007c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1d9      	bne.n	8007bce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d013      	beq.n	8007c4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c26:	4a7e      	ldr	r2, [pc, #504]	@ (8007e20 <HAL_UART_IRQHandler+0x3e0>)
 8007c28:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f7fd f8b2 	bl	8004d98 <HAL_DMA_Abort_IT>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d016      	beq.n	8007c68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007c44:	4610      	mov	r0, r2
 8007c46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c48:	e00e      	b.n	8007c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f99c 	bl	8007f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c50:	e00a      	b.n	8007c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f000 f998 	bl	8007f88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c58:	e006      	b.n	8007c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f994 	bl	8007f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007c66:	e175      	b.n	8007f54 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c68:	bf00      	nop
    return;
 8007c6a:	e173      	b.n	8007f54 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	f040 814f 	bne.w	8007f14 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c7a:	f003 0310 	and.w	r3, r3, #16
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	f000 8148 	beq.w	8007f14 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c88:	f003 0310 	and.w	r3, r3, #16
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 8141 	beq.w	8007f14 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007c92:	2300      	movs	r3, #0
 8007c94:	60bb      	str	r3, [r7, #8]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	60bb      	str	r3, [r7, #8]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	60bb      	str	r3, [r7, #8]
 8007ca6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	695b      	ldr	r3, [r3, #20]
 8007cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f000 80b6 	beq.w	8007e24 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	685b      	ldr	r3, [r3, #4]
 8007cc0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007cc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f000 8145 	beq.w	8007f58 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	f080 813e 	bcs.w	8007f58 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007ce2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	2b20      	cmp	r3, #32
 8007cec:	f000 8088 	beq.w	8007e00 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	330c      	adds	r3, #12
 8007cf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007cfe:	e853 3f00 	ldrex	r3, [r3]
 8007d02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	330c      	adds	r3, #12
 8007d18:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007d1c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d24:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d28:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d2c:	e841 2300 	strex	r3, r2, [r1]
 8007d30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d1d9      	bne.n	8007cf0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3314      	adds	r3, #20
 8007d42:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d44:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d46:	e853 3f00 	ldrex	r3, [r3]
 8007d4a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007d4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d4e:	f023 0301 	bic.w	r3, r3, #1
 8007d52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	3314      	adds	r3, #20
 8007d5c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007d60:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007d64:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d66:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007d68:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007d6c:	e841 2300 	strex	r3, r2, [r1]
 8007d70:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007d72:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1e1      	bne.n	8007d3c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	3314      	adds	r3, #20
 8007d7e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	3314      	adds	r3, #20
 8007d98:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007d9c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007d9e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007da2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007da4:	e841 2300 	strex	r3, r2, [r1]
 8007da8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007daa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d1e3      	bne.n	8007d78 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2220      	movs	r2, #32
 8007db4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	330c      	adds	r3, #12
 8007dc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dc8:	e853 3f00 	ldrex	r3, [r3]
 8007dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007dce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dd0:	f023 0310 	bic.w	r3, r3, #16
 8007dd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	330c      	adds	r3, #12
 8007dde:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007de2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007de4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007de6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007de8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007dea:	e841 2300 	strex	r3, r2, [r1]
 8007dee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007df0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d1e3      	bne.n	8007dbe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7fc ff90 	bl	8004d20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	1ad3      	subs	r3, r2, r3
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	4619      	mov	r1, r3
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f000 f8bf 	bl	8007f9a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007e1c:	e09c      	b.n	8007f58 <HAL_UART_IRQHandler+0x518>
 8007e1e:	bf00      	nop
 8007e20:	08008127 	.word	0x08008127
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e2c:	b29b      	uxth	r3, r3
 8007e2e:	1ad3      	subs	r3, r2, r3
 8007e30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	f000 808e 	beq.w	8007f5c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007e40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 8089 	beq.w	8007f5c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	330c      	adds	r3, #12
 8007e50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e54:	e853 3f00 	ldrex	r3, [r3]
 8007e58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	330c      	adds	r3, #12
 8007e6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007e6e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e70:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e76:	e841 2300 	strex	r3, r2, [r1]
 8007e7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1e3      	bne.n	8007e4a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	3314      	adds	r3, #20
 8007e88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e8c:	e853 3f00 	ldrex	r3, [r3]
 8007e90:	623b      	str	r3, [r7, #32]
   return(result);
 8007e92:	6a3b      	ldr	r3, [r7, #32]
 8007e94:	f023 0301 	bic.w	r3, r3, #1
 8007e98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	3314      	adds	r3, #20
 8007ea2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007ea6:	633a      	str	r2, [r7, #48]	@ 0x30
 8007ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007eac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eae:	e841 2300 	strex	r3, r2, [r1]
 8007eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d1e3      	bne.n	8007e82 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2220      	movs	r2, #32
 8007ebe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	330c      	adds	r3, #12
 8007ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	e853 3f00 	ldrex	r3, [r3]
 8007ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f023 0310 	bic.w	r3, r3, #16
 8007ede:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	330c      	adds	r3, #12
 8007ee8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007eec:	61fa      	str	r2, [r7, #28]
 8007eee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef0:	69b9      	ldr	r1, [r7, #24]
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	e841 2300 	strex	r3, r2, [r1]
 8007ef8:	617b      	str	r3, [r7, #20]
   return(result);
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d1e3      	bne.n	8007ec8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007f06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f844 	bl	8007f9a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f12:	e023      	b.n	8007f5c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d009      	beq.n	8007f34 <HAL_UART_IRQHandler+0x4f4>
 8007f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d003      	beq.n	8007f34 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f000 f90e 	bl	800814e <UART_Transmit_IT>
    return;
 8007f32:	e014      	b.n	8007f5e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d00e      	beq.n	8007f5e <HAL_UART_IRQHandler+0x51e>
 8007f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d008      	beq.n	8007f5e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 f94d 	bl	80081ec <UART_EndTransmit_IT>
    return;
 8007f52:	e004      	b.n	8007f5e <HAL_UART_IRQHandler+0x51e>
    return;
 8007f54:	bf00      	nop
 8007f56:	e002      	b.n	8007f5e <HAL_UART_IRQHandler+0x51e>
      return;
 8007f58:	bf00      	nop
 8007f5a:	e000      	b.n	8007f5e <HAL_UART_IRQHandler+0x51e>
      return;
 8007f5c:	bf00      	nop
  }
}
 8007f5e:	37e8      	adds	r7, #232	@ 0xe8
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bc80      	pop	{r7}
 8007f74:	4770      	bx	lr

08007f76 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007f76:	b480      	push	{r7}
 8007f78:	b083      	sub	sp, #12
 8007f7a:	af00      	add	r7, sp, #0
 8007f7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007f7e:	bf00      	nop
 8007f80:	370c      	adds	r7, #12
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bc80      	pop	{r7}
 8007f86:	4770      	bx	lr

08007f88 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bc80      	pop	{r7}
 8007f98:	4770      	bx	lr

08007f9a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b083      	sub	sp, #12
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007fa6:	bf00      	nop
 8007fa8:	370c      	adds	r7, #12
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bc80      	pop	{r7}
 8007fae:	4770      	bx	lr

08007fb0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	60f8      	str	r0, [r7, #12]
 8007fb8:	60b9      	str	r1, [r7, #8]
 8007fba:	603b      	str	r3, [r7, #0]
 8007fbc:	4613      	mov	r3, r2
 8007fbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fc0:	e03b      	b.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fc2:	6a3b      	ldr	r3, [r7, #32]
 8007fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fc8:	d037      	beq.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fca:	f7fb fb6f 	bl	80036ac <HAL_GetTick>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	6a3a      	ldr	r2, [r7, #32]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	d302      	bcc.n	8007fe0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007fda:	6a3b      	ldr	r3, [r7, #32]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d101      	bne.n	8007fe4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007fe0:	2303      	movs	r3, #3
 8007fe2:	e03a      	b.n	800805a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	f003 0304 	and.w	r3, r3, #4
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d023      	beq.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	2b80      	cmp	r3, #128	@ 0x80
 8007ff6:	d020      	beq.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	2b40      	cmp	r3, #64	@ 0x40
 8007ffc:	d01d      	beq.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0308 	and.w	r3, r3, #8
 8008008:	2b08      	cmp	r3, #8
 800800a:	d116      	bne.n	800803a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800800c:	2300      	movs	r3, #0
 800800e:	617b      	str	r3, [r7, #20]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	617b      	str	r3, [r7, #20]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	617b      	str	r3, [r7, #20]
 8008020:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008022:	68f8      	ldr	r0, [r7, #12]
 8008024:	f000 f81d 	bl	8008062 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2208      	movs	r2, #8
 800802c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e00f      	b.n	800805a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	4013      	ands	r3, r2
 8008044:	68ba      	ldr	r2, [r7, #8]
 8008046:	429a      	cmp	r2, r3
 8008048:	bf0c      	ite	eq
 800804a:	2301      	moveq	r3, #1
 800804c:	2300      	movne	r3, #0
 800804e:	b2db      	uxtb	r3, r3
 8008050:	461a      	mov	r2, r3
 8008052:	79fb      	ldrb	r3, [r7, #7]
 8008054:	429a      	cmp	r2, r3
 8008056:	d0b4      	beq.n	8007fc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3718      	adds	r7, #24
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}

08008062 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008062:	b480      	push	{r7}
 8008064:	b095      	sub	sp, #84	@ 0x54
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	330c      	adds	r3, #12
 8008070:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008074:	e853 3f00 	ldrex	r3, [r3]
 8008078:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800807a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008080:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	330c      	adds	r3, #12
 8008088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800808a:	643a      	str	r2, [r7, #64]	@ 0x40
 800808c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008090:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008092:	e841 2300 	strex	r3, r2, [r1]
 8008096:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1e5      	bne.n	800806a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	3314      	adds	r3, #20
 80080a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6a3b      	ldr	r3, [r7, #32]
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	f023 0301 	bic.w	r3, r3, #1
 80080b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	3314      	adds	r3, #20
 80080bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e5      	bne.n	800809e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d119      	bne.n	800810e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	330c      	adds	r3, #12
 80080e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	e853 3f00 	ldrex	r3, [r3]
 80080e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f023 0310 	bic.w	r3, r3, #16
 80080f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	330c      	adds	r3, #12
 80080f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080fa:	61ba      	str	r2, [r7, #24]
 80080fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fe:	6979      	ldr	r1, [r7, #20]
 8008100:	69ba      	ldr	r2, [r7, #24]
 8008102:	e841 2300 	strex	r3, r2, [r1]
 8008106:	613b      	str	r3, [r7, #16]
   return(result);
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d1e5      	bne.n	80080da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2220      	movs	r2, #32
 8008112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800811c:	bf00      	nop
 800811e:	3754      	adds	r7, #84	@ 0x54
 8008120:	46bd      	mov	sp, r7
 8008122:	bc80      	pop	{r7}
 8008124:	4770      	bx	lr

08008126 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008126:	b580      	push	{r7, lr}
 8008128:	b084      	sub	sp, #16
 800812a:	af00      	add	r7, sp, #0
 800812c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008132:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2200      	movs	r2, #0
 800813e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f7ff ff21 	bl	8007f88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008146:	bf00      	nop
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}

0800814e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800814e:	b480      	push	{r7}
 8008150:	b085      	sub	sp, #20
 8008152:	af00      	add	r7, sp, #0
 8008154:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b21      	cmp	r3, #33	@ 0x21
 8008160:	d13e      	bne.n	80081e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800816a:	d114      	bne.n	8008196 <UART_Transmit_IT+0x48>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d110      	bne.n	8008196 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a1b      	ldr	r3, [r3, #32]
 8008178:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	881b      	ldrh	r3, [r3, #0]
 800817e:	461a      	mov	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008188:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	1c9a      	adds	r2, r3, #2
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	621a      	str	r2, [r3, #32]
 8008194:	e008      	b.n	80081a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a1b      	ldr	r3, [r3, #32]
 800819a:	1c59      	adds	r1, r3, #1
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	6211      	str	r1, [r2, #32]
 80081a0:	781a      	ldrb	r2, [r3, #0]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	3b01      	subs	r3, #1
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	687a      	ldr	r2, [r7, #4]
 80081b4:	4619      	mov	r1, r3
 80081b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10f      	bne.n	80081dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	68da      	ldr	r2, [r3, #12]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80081ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	68da      	ldr	r2, [r3, #12]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80081dc:	2300      	movs	r3, #0
 80081de:	e000      	b.n	80081e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80081e0:	2302      	movs	r3, #2
  }
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3714      	adds	r7, #20
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bc80      	pop	{r7}
 80081ea:	4770      	bx	lr

080081ec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b082      	sub	sp, #8
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68da      	ldr	r2, [r3, #12]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008202:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2220      	movs	r2, #32
 8008208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f7ff fea9 	bl	8007f64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b08c      	sub	sp, #48	@ 0x30
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800822a:	b2db      	uxtb	r3, r3
 800822c:	2b22      	cmp	r3, #34	@ 0x22
 800822e:	f040 80ae 	bne.w	800838e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800823a:	d117      	bne.n	800826c <UART_Receive_IT+0x50>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	691b      	ldr	r3, [r3, #16]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d113      	bne.n	800826c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008244:	2300      	movs	r3, #0
 8008246:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800824c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	b29b      	uxth	r3, r3
 8008256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800825a:	b29a      	uxth	r2, r3
 800825c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800825e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008264:	1c9a      	adds	r2, r3, #2
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	629a      	str	r2, [r3, #40]	@ 0x28
 800826a:	e026      	b.n	80082ba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008270:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008272:	2300      	movs	r3, #0
 8008274:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800827e:	d007      	beq.n	8008290 <UART_Receive_IT+0x74>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d10a      	bne.n	800829e <UART_Receive_IT+0x82>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	691b      	ldr	r3, [r3, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d106      	bne.n	800829e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	685b      	ldr	r3, [r3, #4]
 8008296:	b2da      	uxtb	r2, r3
 8008298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829a:	701a      	strb	r2, [r3, #0]
 800829c:	e008      	b.n	80082b0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	b2db      	uxtb	r3, r3
 80082a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082aa:	b2da      	uxtb	r2, r3
 80082ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082b4:	1c5a      	adds	r2, r3, #1
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082be:	b29b      	uxth	r3, r3
 80082c0:	3b01      	subs	r3, #1
 80082c2:	b29b      	uxth	r3, r3
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	4619      	mov	r1, r3
 80082c8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d15d      	bne.n	800838a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68da      	ldr	r2, [r3, #12]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f022 0220 	bic.w	r2, r2, #32
 80082dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	68da      	ldr	r2, [r3, #12]
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082ec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	695a      	ldr	r2, [r3, #20]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f022 0201 	bic.w	r2, r2, #1
 80082fc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2220      	movs	r2, #32
 8008302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008310:	2b01      	cmp	r3, #1
 8008312:	d135      	bne.n	8008380 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	330c      	adds	r3, #12
 8008320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	e853 3f00 	ldrex	r3, [r3]
 8008328:	613b      	str	r3, [r7, #16]
   return(result);
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	f023 0310 	bic.w	r3, r3, #16
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	330c      	adds	r3, #12
 8008338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800833a:	623a      	str	r2, [r7, #32]
 800833c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833e:	69f9      	ldr	r1, [r7, #28]
 8008340:	6a3a      	ldr	r2, [r7, #32]
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	61bb      	str	r3, [r7, #24]
   return(result);
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d1e5      	bne.n	800831a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0310 	and.w	r3, r3, #16
 8008358:	2b10      	cmp	r3, #16
 800835a:	d10a      	bne.n	8008372 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800835c:	2300      	movs	r3, #0
 800835e:	60fb      	str	r3, [r7, #12]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	60fb      	str	r3, [r7, #12]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	60fb      	str	r3, [r7, #12]
 8008370:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008376:	4619      	mov	r1, r3
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fe0e 	bl	8007f9a <HAL_UARTEx_RxEventCallback>
 800837e:	e002      	b.n	8008386 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	f7ff fdf8 	bl	8007f76 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	e002      	b.n	8008390 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	e000      	b.n	8008390 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800838e:	2302      	movs	r3, #2
  }
}
 8008390:	4618      	mov	r0, r3
 8008392:	3730      	adds	r7, #48	@ 0x30
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	68da      	ldr	r2, [r3, #12]
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	430a      	orrs	r2, r1
 80083b4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	689a      	ldr	r2, [r3, #8]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	431a      	orrs	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80083d2:	f023 030c 	bic.w	r3, r3, #12
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	6812      	ldr	r2, [r2, #0]
 80083da:	68b9      	ldr	r1, [r7, #8]
 80083dc:	430b      	orrs	r3, r1
 80083de:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	695b      	ldr	r3, [r3, #20]
 80083e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	699a      	ldr	r2, [r3, #24]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	430a      	orrs	r2, r1
 80083f4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a2c      	ldr	r2, [pc, #176]	@ (80084ac <UART_SetConfig+0x114>)
 80083fc:	4293      	cmp	r3, r2
 80083fe:	d103      	bne.n	8008408 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008400:	f7fd fe9e 	bl	8006140 <HAL_RCC_GetPCLK2Freq>
 8008404:	60f8      	str	r0, [r7, #12]
 8008406:	e002      	b.n	800840e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008408:	f7fd fe86 	bl	8006118 <HAL_RCC_GetPCLK1Freq>
 800840c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800840e:	68fa      	ldr	r2, [r7, #12]
 8008410:	4613      	mov	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4413      	add	r3, r2
 8008416:	009a      	lsls	r2, r3, #2
 8008418:	441a      	add	r2, r3
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	fbb2 f3f3 	udiv	r3, r2, r3
 8008424:	4a22      	ldr	r2, [pc, #136]	@ (80084b0 <UART_SetConfig+0x118>)
 8008426:	fba2 2303 	umull	r2, r3, r2, r3
 800842a:	095b      	lsrs	r3, r3, #5
 800842c:	0119      	lsls	r1, r3, #4
 800842e:	68fa      	ldr	r2, [r7, #12]
 8008430:	4613      	mov	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	009a      	lsls	r2, r3, #2
 8008438:	441a      	add	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	fbb2 f2f3 	udiv	r2, r2, r3
 8008444:	4b1a      	ldr	r3, [pc, #104]	@ (80084b0 <UART_SetConfig+0x118>)
 8008446:	fba3 0302 	umull	r0, r3, r3, r2
 800844a:	095b      	lsrs	r3, r3, #5
 800844c:	2064      	movs	r0, #100	@ 0x64
 800844e:	fb00 f303 	mul.w	r3, r0, r3
 8008452:	1ad3      	subs	r3, r2, r3
 8008454:	011b      	lsls	r3, r3, #4
 8008456:	3332      	adds	r3, #50	@ 0x32
 8008458:	4a15      	ldr	r2, [pc, #84]	@ (80084b0 <UART_SetConfig+0x118>)
 800845a:	fba2 2303 	umull	r2, r3, r2, r3
 800845e:	095b      	lsrs	r3, r3, #5
 8008460:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008464:	4419      	add	r1, r3
 8008466:	68fa      	ldr	r2, [r7, #12]
 8008468:	4613      	mov	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	4413      	add	r3, r2
 800846e:	009a      	lsls	r2, r3, #2
 8008470:	441a      	add	r2, r3
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	fbb2 f2f3 	udiv	r2, r2, r3
 800847c:	4b0c      	ldr	r3, [pc, #48]	@ (80084b0 <UART_SetConfig+0x118>)
 800847e:	fba3 0302 	umull	r0, r3, r3, r2
 8008482:	095b      	lsrs	r3, r3, #5
 8008484:	2064      	movs	r0, #100	@ 0x64
 8008486:	fb00 f303 	mul.w	r3, r0, r3
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	011b      	lsls	r3, r3, #4
 800848e:	3332      	adds	r3, #50	@ 0x32
 8008490:	4a07      	ldr	r2, [pc, #28]	@ (80084b0 <UART_SetConfig+0x118>)
 8008492:	fba2 2303 	umull	r2, r3, r2, r3
 8008496:	095b      	lsrs	r3, r3, #5
 8008498:	f003 020f 	and.w	r2, r3, #15
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	440a      	add	r2, r1
 80084a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80084a4:	bf00      	nop
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	40013800 	.word	0x40013800
 80084b0:	51eb851f 	.word	0x51eb851f

080084b4 <std>:
 80084b4:	2300      	movs	r3, #0
 80084b6:	b510      	push	{r4, lr}
 80084b8:	4604      	mov	r4, r0
 80084ba:	e9c0 3300 	strd	r3, r3, [r0]
 80084be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084c2:	6083      	str	r3, [r0, #8]
 80084c4:	8181      	strh	r1, [r0, #12]
 80084c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80084c8:	81c2      	strh	r2, [r0, #14]
 80084ca:	6183      	str	r3, [r0, #24]
 80084cc:	4619      	mov	r1, r3
 80084ce:	2208      	movs	r2, #8
 80084d0:	305c      	adds	r0, #92	@ 0x5c
 80084d2:	f000 f9e7 	bl	80088a4 <memset>
 80084d6:	4b0d      	ldr	r3, [pc, #52]	@ (800850c <std+0x58>)
 80084d8:	6224      	str	r4, [r4, #32]
 80084da:	6263      	str	r3, [r4, #36]	@ 0x24
 80084dc:	4b0c      	ldr	r3, [pc, #48]	@ (8008510 <std+0x5c>)
 80084de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80084e0:	4b0c      	ldr	r3, [pc, #48]	@ (8008514 <std+0x60>)
 80084e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80084e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008518 <std+0x64>)
 80084e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80084e8:	4b0c      	ldr	r3, [pc, #48]	@ (800851c <std+0x68>)
 80084ea:	429c      	cmp	r4, r3
 80084ec:	d006      	beq.n	80084fc <std+0x48>
 80084ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80084f2:	4294      	cmp	r4, r2
 80084f4:	d002      	beq.n	80084fc <std+0x48>
 80084f6:	33d0      	adds	r3, #208	@ 0xd0
 80084f8:	429c      	cmp	r4, r3
 80084fa:	d105      	bne.n	8008508 <std+0x54>
 80084fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008504:	f000 ba46 	b.w	8008994 <__retarget_lock_init_recursive>
 8008508:	bd10      	pop	{r4, pc}
 800850a:	bf00      	nop
 800850c:	080086f5 	.word	0x080086f5
 8008510:	08008717 	.word	0x08008717
 8008514:	0800874f 	.word	0x0800874f
 8008518:	08008773 	.word	0x08008773
 800851c:	200003c0 	.word	0x200003c0

08008520 <stdio_exit_handler>:
 8008520:	4a02      	ldr	r2, [pc, #8]	@ (800852c <stdio_exit_handler+0xc>)
 8008522:	4903      	ldr	r1, [pc, #12]	@ (8008530 <stdio_exit_handler+0x10>)
 8008524:	4803      	ldr	r0, [pc, #12]	@ (8008534 <stdio_exit_handler+0x14>)
 8008526:	f000 b869 	b.w	80085fc <_fwalk_sglue>
 800852a:	bf00      	nop
 800852c:	20000078 	.word	0x20000078
 8008530:	08008ca5 	.word	0x08008ca5
 8008534:	20000088 	.word	0x20000088

08008538 <cleanup_stdio>:
 8008538:	6841      	ldr	r1, [r0, #4]
 800853a:	4b0c      	ldr	r3, [pc, #48]	@ (800856c <cleanup_stdio+0x34>)
 800853c:	b510      	push	{r4, lr}
 800853e:	4299      	cmp	r1, r3
 8008540:	4604      	mov	r4, r0
 8008542:	d001      	beq.n	8008548 <cleanup_stdio+0x10>
 8008544:	f000 fbae 	bl	8008ca4 <_fflush_r>
 8008548:	68a1      	ldr	r1, [r4, #8]
 800854a:	4b09      	ldr	r3, [pc, #36]	@ (8008570 <cleanup_stdio+0x38>)
 800854c:	4299      	cmp	r1, r3
 800854e:	d002      	beq.n	8008556 <cleanup_stdio+0x1e>
 8008550:	4620      	mov	r0, r4
 8008552:	f000 fba7 	bl	8008ca4 <_fflush_r>
 8008556:	68e1      	ldr	r1, [r4, #12]
 8008558:	4b06      	ldr	r3, [pc, #24]	@ (8008574 <cleanup_stdio+0x3c>)
 800855a:	4299      	cmp	r1, r3
 800855c:	d004      	beq.n	8008568 <cleanup_stdio+0x30>
 800855e:	4620      	mov	r0, r4
 8008560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008564:	f000 bb9e 	b.w	8008ca4 <_fflush_r>
 8008568:	bd10      	pop	{r4, pc}
 800856a:	bf00      	nop
 800856c:	200003c0 	.word	0x200003c0
 8008570:	20000428 	.word	0x20000428
 8008574:	20000490 	.word	0x20000490

08008578 <global_stdio_init.part.0>:
 8008578:	b510      	push	{r4, lr}
 800857a:	4b0b      	ldr	r3, [pc, #44]	@ (80085a8 <global_stdio_init.part.0+0x30>)
 800857c:	4c0b      	ldr	r4, [pc, #44]	@ (80085ac <global_stdio_init.part.0+0x34>)
 800857e:	4a0c      	ldr	r2, [pc, #48]	@ (80085b0 <global_stdio_init.part.0+0x38>)
 8008580:	4620      	mov	r0, r4
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	2104      	movs	r1, #4
 8008586:	2200      	movs	r2, #0
 8008588:	f7ff ff94 	bl	80084b4 <std>
 800858c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008590:	2201      	movs	r2, #1
 8008592:	2109      	movs	r1, #9
 8008594:	f7ff ff8e 	bl	80084b4 <std>
 8008598:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800859c:	2202      	movs	r2, #2
 800859e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085a2:	2112      	movs	r1, #18
 80085a4:	f7ff bf86 	b.w	80084b4 <std>
 80085a8:	200004f8 	.word	0x200004f8
 80085ac:	200003c0 	.word	0x200003c0
 80085b0:	08008521 	.word	0x08008521

080085b4 <__sfp_lock_acquire>:
 80085b4:	4801      	ldr	r0, [pc, #4]	@ (80085bc <__sfp_lock_acquire+0x8>)
 80085b6:	f000 b9ee 	b.w	8008996 <__retarget_lock_acquire_recursive>
 80085ba:	bf00      	nop
 80085bc:	20000501 	.word	0x20000501

080085c0 <__sfp_lock_release>:
 80085c0:	4801      	ldr	r0, [pc, #4]	@ (80085c8 <__sfp_lock_release+0x8>)
 80085c2:	f000 b9e9 	b.w	8008998 <__retarget_lock_release_recursive>
 80085c6:	bf00      	nop
 80085c8:	20000501 	.word	0x20000501

080085cc <__sinit>:
 80085cc:	b510      	push	{r4, lr}
 80085ce:	4604      	mov	r4, r0
 80085d0:	f7ff fff0 	bl	80085b4 <__sfp_lock_acquire>
 80085d4:	6a23      	ldr	r3, [r4, #32]
 80085d6:	b11b      	cbz	r3, 80085e0 <__sinit+0x14>
 80085d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085dc:	f7ff bff0 	b.w	80085c0 <__sfp_lock_release>
 80085e0:	4b04      	ldr	r3, [pc, #16]	@ (80085f4 <__sinit+0x28>)
 80085e2:	6223      	str	r3, [r4, #32]
 80085e4:	4b04      	ldr	r3, [pc, #16]	@ (80085f8 <__sinit+0x2c>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d1f5      	bne.n	80085d8 <__sinit+0xc>
 80085ec:	f7ff ffc4 	bl	8008578 <global_stdio_init.part.0>
 80085f0:	e7f2      	b.n	80085d8 <__sinit+0xc>
 80085f2:	bf00      	nop
 80085f4:	08008539 	.word	0x08008539
 80085f8:	200004f8 	.word	0x200004f8

080085fc <_fwalk_sglue>:
 80085fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008600:	4607      	mov	r7, r0
 8008602:	4688      	mov	r8, r1
 8008604:	4614      	mov	r4, r2
 8008606:	2600      	movs	r6, #0
 8008608:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800860c:	f1b9 0901 	subs.w	r9, r9, #1
 8008610:	d505      	bpl.n	800861e <_fwalk_sglue+0x22>
 8008612:	6824      	ldr	r4, [r4, #0]
 8008614:	2c00      	cmp	r4, #0
 8008616:	d1f7      	bne.n	8008608 <_fwalk_sglue+0xc>
 8008618:	4630      	mov	r0, r6
 800861a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800861e:	89ab      	ldrh	r3, [r5, #12]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d907      	bls.n	8008634 <_fwalk_sglue+0x38>
 8008624:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008628:	3301      	adds	r3, #1
 800862a:	d003      	beq.n	8008634 <_fwalk_sglue+0x38>
 800862c:	4629      	mov	r1, r5
 800862e:	4638      	mov	r0, r7
 8008630:	47c0      	blx	r8
 8008632:	4306      	orrs	r6, r0
 8008634:	3568      	adds	r5, #104	@ 0x68
 8008636:	e7e9      	b.n	800860c <_fwalk_sglue+0x10>

08008638 <_puts_r>:
 8008638:	6a03      	ldr	r3, [r0, #32]
 800863a:	b570      	push	{r4, r5, r6, lr}
 800863c:	4605      	mov	r5, r0
 800863e:	460e      	mov	r6, r1
 8008640:	6884      	ldr	r4, [r0, #8]
 8008642:	b90b      	cbnz	r3, 8008648 <_puts_r+0x10>
 8008644:	f7ff ffc2 	bl	80085cc <__sinit>
 8008648:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800864a:	07db      	lsls	r3, r3, #31
 800864c:	d405      	bmi.n	800865a <_puts_r+0x22>
 800864e:	89a3      	ldrh	r3, [r4, #12]
 8008650:	0598      	lsls	r0, r3, #22
 8008652:	d402      	bmi.n	800865a <_puts_r+0x22>
 8008654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008656:	f000 f99e 	bl	8008996 <__retarget_lock_acquire_recursive>
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	0719      	lsls	r1, r3, #28
 800865e:	d502      	bpl.n	8008666 <_puts_r+0x2e>
 8008660:	6923      	ldr	r3, [r4, #16]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d135      	bne.n	80086d2 <_puts_r+0x9a>
 8008666:	4621      	mov	r1, r4
 8008668:	4628      	mov	r0, r5
 800866a:	f000 f8c5 	bl	80087f8 <__swsetup_r>
 800866e:	b380      	cbz	r0, 80086d2 <_puts_r+0x9a>
 8008670:	f04f 35ff 	mov.w	r5, #4294967295
 8008674:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008676:	07da      	lsls	r2, r3, #31
 8008678:	d405      	bmi.n	8008686 <_puts_r+0x4e>
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	059b      	lsls	r3, r3, #22
 800867e:	d402      	bmi.n	8008686 <_puts_r+0x4e>
 8008680:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008682:	f000 f989 	bl	8008998 <__retarget_lock_release_recursive>
 8008686:	4628      	mov	r0, r5
 8008688:	bd70      	pop	{r4, r5, r6, pc}
 800868a:	2b00      	cmp	r3, #0
 800868c:	da04      	bge.n	8008698 <_puts_r+0x60>
 800868e:	69a2      	ldr	r2, [r4, #24]
 8008690:	429a      	cmp	r2, r3
 8008692:	dc17      	bgt.n	80086c4 <_puts_r+0x8c>
 8008694:	290a      	cmp	r1, #10
 8008696:	d015      	beq.n	80086c4 <_puts_r+0x8c>
 8008698:	6823      	ldr	r3, [r4, #0]
 800869a:	1c5a      	adds	r2, r3, #1
 800869c:	6022      	str	r2, [r4, #0]
 800869e:	7019      	strb	r1, [r3, #0]
 80086a0:	68a3      	ldr	r3, [r4, #8]
 80086a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80086a6:	3b01      	subs	r3, #1
 80086a8:	60a3      	str	r3, [r4, #8]
 80086aa:	2900      	cmp	r1, #0
 80086ac:	d1ed      	bne.n	800868a <_puts_r+0x52>
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	da11      	bge.n	80086d6 <_puts_r+0x9e>
 80086b2:	4622      	mov	r2, r4
 80086b4:	210a      	movs	r1, #10
 80086b6:	4628      	mov	r0, r5
 80086b8:	f000 f85f 	bl	800877a <__swbuf_r>
 80086bc:	3001      	adds	r0, #1
 80086be:	d0d7      	beq.n	8008670 <_puts_r+0x38>
 80086c0:	250a      	movs	r5, #10
 80086c2:	e7d7      	b.n	8008674 <_puts_r+0x3c>
 80086c4:	4622      	mov	r2, r4
 80086c6:	4628      	mov	r0, r5
 80086c8:	f000 f857 	bl	800877a <__swbuf_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	d1e7      	bne.n	80086a0 <_puts_r+0x68>
 80086d0:	e7ce      	b.n	8008670 <_puts_r+0x38>
 80086d2:	3e01      	subs	r6, #1
 80086d4:	e7e4      	b.n	80086a0 <_puts_r+0x68>
 80086d6:	6823      	ldr	r3, [r4, #0]
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	6022      	str	r2, [r4, #0]
 80086dc:	220a      	movs	r2, #10
 80086de:	701a      	strb	r2, [r3, #0]
 80086e0:	e7ee      	b.n	80086c0 <_puts_r+0x88>
	...

080086e4 <puts>:
 80086e4:	4b02      	ldr	r3, [pc, #8]	@ (80086f0 <puts+0xc>)
 80086e6:	4601      	mov	r1, r0
 80086e8:	6818      	ldr	r0, [r3, #0]
 80086ea:	f7ff bfa5 	b.w	8008638 <_puts_r>
 80086ee:	bf00      	nop
 80086f0:	20000084 	.word	0x20000084

080086f4 <__sread>:
 80086f4:	b510      	push	{r4, lr}
 80086f6:	460c      	mov	r4, r1
 80086f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086fc:	f000 f8fc 	bl	80088f8 <_read_r>
 8008700:	2800      	cmp	r0, #0
 8008702:	bfab      	itete	ge
 8008704:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008706:	89a3      	ldrhlt	r3, [r4, #12]
 8008708:	181b      	addge	r3, r3, r0
 800870a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800870e:	bfac      	ite	ge
 8008710:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008712:	81a3      	strhlt	r3, [r4, #12]
 8008714:	bd10      	pop	{r4, pc}

08008716 <__swrite>:
 8008716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800871a:	461f      	mov	r7, r3
 800871c:	898b      	ldrh	r3, [r1, #12]
 800871e:	4605      	mov	r5, r0
 8008720:	05db      	lsls	r3, r3, #23
 8008722:	460c      	mov	r4, r1
 8008724:	4616      	mov	r6, r2
 8008726:	d505      	bpl.n	8008734 <__swrite+0x1e>
 8008728:	2302      	movs	r3, #2
 800872a:	2200      	movs	r2, #0
 800872c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008730:	f000 f8d0 	bl	80088d4 <_lseek_r>
 8008734:	89a3      	ldrh	r3, [r4, #12]
 8008736:	4632      	mov	r2, r6
 8008738:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	4628      	mov	r0, r5
 8008740:	463b      	mov	r3, r7
 8008742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800874a:	f000 b8e7 	b.w	800891c <_write_r>

0800874e <__sseek>:
 800874e:	b510      	push	{r4, lr}
 8008750:	460c      	mov	r4, r1
 8008752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008756:	f000 f8bd 	bl	80088d4 <_lseek_r>
 800875a:	1c43      	adds	r3, r0, #1
 800875c:	89a3      	ldrh	r3, [r4, #12]
 800875e:	bf15      	itete	ne
 8008760:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008762:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008766:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800876a:	81a3      	strheq	r3, [r4, #12]
 800876c:	bf18      	it	ne
 800876e:	81a3      	strhne	r3, [r4, #12]
 8008770:	bd10      	pop	{r4, pc}

08008772 <__sclose>:
 8008772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008776:	f000 b89d 	b.w	80088b4 <_close_r>

0800877a <__swbuf_r>:
 800877a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800877c:	460e      	mov	r6, r1
 800877e:	4614      	mov	r4, r2
 8008780:	4605      	mov	r5, r0
 8008782:	b118      	cbz	r0, 800878c <__swbuf_r+0x12>
 8008784:	6a03      	ldr	r3, [r0, #32]
 8008786:	b90b      	cbnz	r3, 800878c <__swbuf_r+0x12>
 8008788:	f7ff ff20 	bl	80085cc <__sinit>
 800878c:	69a3      	ldr	r3, [r4, #24]
 800878e:	60a3      	str	r3, [r4, #8]
 8008790:	89a3      	ldrh	r3, [r4, #12]
 8008792:	071a      	lsls	r2, r3, #28
 8008794:	d501      	bpl.n	800879a <__swbuf_r+0x20>
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	b943      	cbnz	r3, 80087ac <__swbuf_r+0x32>
 800879a:	4621      	mov	r1, r4
 800879c:	4628      	mov	r0, r5
 800879e:	f000 f82b 	bl	80087f8 <__swsetup_r>
 80087a2:	b118      	cbz	r0, 80087ac <__swbuf_r+0x32>
 80087a4:	f04f 37ff 	mov.w	r7, #4294967295
 80087a8:	4638      	mov	r0, r7
 80087aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087ac:	6823      	ldr	r3, [r4, #0]
 80087ae:	6922      	ldr	r2, [r4, #16]
 80087b0:	b2f6      	uxtb	r6, r6
 80087b2:	1a98      	subs	r0, r3, r2
 80087b4:	6963      	ldr	r3, [r4, #20]
 80087b6:	4637      	mov	r7, r6
 80087b8:	4283      	cmp	r3, r0
 80087ba:	dc05      	bgt.n	80087c8 <__swbuf_r+0x4e>
 80087bc:	4621      	mov	r1, r4
 80087be:	4628      	mov	r0, r5
 80087c0:	f000 fa70 	bl	8008ca4 <_fflush_r>
 80087c4:	2800      	cmp	r0, #0
 80087c6:	d1ed      	bne.n	80087a4 <__swbuf_r+0x2a>
 80087c8:	68a3      	ldr	r3, [r4, #8]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	60a3      	str	r3, [r4, #8]
 80087ce:	6823      	ldr	r3, [r4, #0]
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	6022      	str	r2, [r4, #0]
 80087d4:	701e      	strb	r6, [r3, #0]
 80087d6:	6962      	ldr	r2, [r4, #20]
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	429a      	cmp	r2, r3
 80087dc:	d004      	beq.n	80087e8 <__swbuf_r+0x6e>
 80087de:	89a3      	ldrh	r3, [r4, #12]
 80087e0:	07db      	lsls	r3, r3, #31
 80087e2:	d5e1      	bpl.n	80087a8 <__swbuf_r+0x2e>
 80087e4:	2e0a      	cmp	r6, #10
 80087e6:	d1df      	bne.n	80087a8 <__swbuf_r+0x2e>
 80087e8:	4621      	mov	r1, r4
 80087ea:	4628      	mov	r0, r5
 80087ec:	f000 fa5a 	bl	8008ca4 <_fflush_r>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d0d9      	beq.n	80087a8 <__swbuf_r+0x2e>
 80087f4:	e7d6      	b.n	80087a4 <__swbuf_r+0x2a>
	...

080087f8 <__swsetup_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4b29      	ldr	r3, [pc, #164]	@ (80088a0 <__swsetup_r+0xa8>)
 80087fc:	4605      	mov	r5, r0
 80087fe:	6818      	ldr	r0, [r3, #0]
 8008800:	460c      	mov	r4, r1
 8008802:	b118      	cbz	r0, 800880c <__swsetup_r+0x14>
 8008804:	6a03      	ldr	r3, [r0, #32]
 8008806:	b90b      	cbnz	r3, 800880c <__swsetup_r+0x14>
 8008808:	f7ff fee0 	bl	80085cc <__sinit>
 800880c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008810:	0719      	lsls	r1, r3, #28
 8008812:	d422      	bmi.n	800885a <__swsetup_r+0x62>
 8008814:	06da      	lsls	r2, r3, #27
 8008816:	d407      	bmi.n	8008828 <__swsetup_r+0x30>
 8008818:	2209      	movs	r2, #9
 800881a:	602a      	str	r2, [r5, #0]
 800881c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008820:	f04f 30ff 	mov.w	r0, #4294967295
 8008824:	81a3      	strh	r3, [r4, #12]
 8008826:	e033      	b.n	8008890 <__swsetup_r+0x98>
 8008828:	0758      	lsls	r0, r3, #29
 800882a:	d512      	bpl.n	8008852 <__swsetup_r+0x5a>
 800882c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800882e:	b141      	cbz	r1, 8008842 <__swsetup_r+0x4a>
 8008830:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008834:	4299      	cmp	r1, r3
 8008836:	d002      	beq.n	800883e <__swsetup_r+0x46>
 8008838:	4628      	mov	r0, r5
 800883a:	f000 f8bd 	bl	80089b8 <_free_r>
 800883e:	2300      	movs	r3, #0
 8008840:	6363      	str	r3, [r4, #52]	@ 0x34
 8008842:	89a3      	ldrh	r3, [r4, #12]
 8008844:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008848:	81a3      	strh	r3, [r4, #12]
 800884a:	2300      	movs	r3, #0
 800884c:	6063      	str	r3, [r4, #4]
 800884e:	6923      	ldr	r3, [r4, #16]
 8008850:	6023      	str	r3, [r4, #0]
 8008852:	89a3      	ldrh	r3, [r4, #12]
 8008854:	f043 0308 	orr.w	r3, r3, #8
 8008858:	81a3      	strh	r3, [r4, #12]
 800885a:	6923      	ldr	r3, [r4, #16]
 800885c:	b94b      	cbnz	r3, 8008872 <__swsetup_r+0x7a>
 800885e:	89a3      	ldrh	r3, [r4, #12]
 8008860:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008868:	d003      	beq.n	8008872 <__swsetup_r+0x7a>
 800886a:	4621      	mov	r1, r4
 800886c:	4628      	mov	r0, r5
 800886e:	f000 fa66 	bl	8008d3e <__smakebuf_r>
 8008872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008876:	f013 0201 	ands.w	r2, r3, #1
 800887a:	d00a      	beq.n	8008892 <__swsetup_r+0x9a>
 800887c:	2200      	movs	r2, #0
 800887e:	60a2      	str	r2, [r4, #8]
 8008880:	6962      	ldr	r2, [r4, #20]
 8008882:	4252      	negs	r2, r2
 8008884:	61a2      	str	r2, [r4, #24]
 8008886:	6922      	ldr	r2, [r4, #16]
 8008888:	b942      	cbnz	r2, 800889c <__swsetup_r+0xa4>
 800888a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800888e:	d1c5      	bne.n	800881c <__swsetup_r+0x24>
 8008890:	bd38      	pop	{r3, r4, r5, pc}
 8008892:	0799      	lsls	r1, r3, #30
 8008894:	bf58      	it	pl
 8008896:	6962      	ldrpl	r2, [r4, #20]
 8008898:	60a2      	str	r2, [r4, #8]
 800889a:	e7f4      	b.n	8008886 <__swsetup_r+0x8e>
 800889c:	2000      	movs	r0, #0
 800889e:	e7f7      	b.n	8008890 <__swsetup_r+0x98>
 80088a0:	20000084 	.word	0x20000084

080088a4 <memset>:
 80088a4:	4603      	mov	r3, r0
 80088a6:	4402      	add	r2, r0
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d100      	bne.n	80088ae <memset+0xa>
 80088ac:	4770      	bx	lr
 80088ae:	f803 1b01 	strb.w	r1, [r3], #1
 80088b2:	e7f9      	b.n	80088a8 <memset+0x4>

080088b4 <_close_r>:
 80088b4:	b538      	push	{r3, r4, r5, lr}
 80088b6:	2300      	movs	r3, #0
 80088b8:	4d05      	ldr	r5, [pc, #20]	@ (80088d0 <_close_r+0x1c>)
 80088ba:	4604      	mov	r4, r0
 80088bc:	4608      	mov	r0, r1
 80088be:	602b      	str	r3, [r5, #0]
 80088c0:	f7fa fd05 	bl	80032ce <_close>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d102      	bne.n	80088ce <_close_r+0x1a>
 80088c8:	682b      	ldr	r3, [r5, #0]
 80088ca:	b103      	cbz	r3, 80088ce <_close_r+0x1a>
 80088cc:	6023      	str	r3, [r4, #0]
 80088ce:	bd38      	pop	{r3, r4, r5, pc}
 80088d0:	200004fc 	.word	0x200004fc

080088d4 <_lseek_r>:
 80088d4:	b538      	push	{r3, r4, r5, lr}
 80088d6:	4604      	mov	r4, r0
 80088d8:	4608      	mov	r0, r1
 80088da:	4611      	mov	r1, r2
 80088dc:	2200      	movs	r2, #0
 80088de:	4d05      	ldr	r5, [pc, #20]	@ (80088f4 <_lseek_r+0x20>)
 80088e0:	602a      	str	r2, [r5, #0]
 80088e2:	461a      	mov	r2, r3
 80088e4:	f7fa fd17 	bl	8003316 <_lseek>
 80088e8:	1c43      	adds	r3, r0, #1
 80088ea:	d102      	bne.n	80088f2 <_lseek_r+0x1e>
 80088ec:	682b      	ldr	r3, [r5, #0]
 80088ee:	b103      	cbz	r3, 80088f2 <_lseek_r+0x1e>
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	bd38      	pop	{r3, r4, r5, pc}
 80088f4:	200004fc 	.word	0x200004fc

080088f8 <_read_r>:
 80088f8:	b538      	push	{r3, r4, r5, lr}
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	4611      	mov	r1, r2
 8008900:	2200      	movs	r2, #0
 8008902:	4d05      	ldr	r5, [pc, #20]	@ (8008918 <_read_r+0x20>)
 8008904:	602a      	str	r2, [r5, #0]
 8008906:	461a      	mov	r2, r3
 8008908:	f7fa fcc4 	bl	8003294 <_read>
 800890c:	1c43      	adds	r3, r0, #1
 800890e:	d102      	bne.n	8008916 <_read_r+0x1e>
 8008910:	682b      	ldr	r3, [r5, #0]
 8008912:	b103      	cbz	r3, 8008916 <_read_r+0x1e>
 8008914:	6023      	str	r3, [r4, #0]
 8008916:	bd38      	pop	{r3, r4, r5, pc}
 8008918:	200004fc 	.word	0x200004fc

0800891c <_write_r>:
 800891c:	b538      	push	{r3, r4, r5, lr}
 800891e:	4604      	mov	r4, r0
 8008920:	4608      	mov	r0, r1
 8008922:	4611      	mov	r1, r2
 8008924:	2200      	movs	r2, #0
 8008926:	4d05      	ldr	r5, [pc, #20]	@ (800893c <_write_r+0x20>)
 8008928:	602a      	str	r2, [r5, #0]
 800892a:	461a      	mov	r2, r3
 800892c:	f7f9 fe16 	bl	800255c <_write>
 8008930:	1c43      	adds	r3, r0, #1
 8008932:	d102      	bne.n	800893a <_write_r+0x1e>
 8008934:	682b      	ldr	r3, [r5, #0]
 8008936:	b103      	cbz	r3, 800893a <_write_r+0x1e>
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	bd38      	pop	{r3, r4, r5, pc}
 800893c:	200004fc 	.word	0x200004fc

08008940 <__errno>:
 8008940:	4b01      	ldr	r3, [pc, #4]	@ (8008948 <__errno+0x8>)
 8008942:	6818      	ldr	r0, [r3, #0]
 8008944:	4770      	bx	lr
 8008946:	bf00      	nop
 8008948:	20000084 	.word	0x20000084

0800894c <__libc_init_array>:
 800894c:	b570      	push	{r4, r5, r6, lr}
 800894e:	2600      	movs	r6, #0
 8008950:	4d0c      	ldr	r5, [pc, #48]	@ (8008984 <__libc_init_array+0x38>)
 8008952:	4c0d      	ldr	r4, [pc, #52]	@ (8008988 <__libc_init_array+0x3c>)
 8008954:	1b64      	subs	r4, r4, r5
 8008956:	10a4      	asrs	r4, r4, #2
 8008958:	42a6      	cmp	r6, r4
 800895a:	d109      	bne.n	8008970 <__libc_init_array+0x24>
 800895c:	f000 fc4a 	bl	80091f4 <_init>
 8008960:	2600      	movs	r6, #0
 8008962:	4d0a      	ldr	r5, [pc, #40]	@ (800898c <__libc_init_array+0x40>)
 8008964:	4c0a      	ldr	r4, [pc, #40]	@ (8008990 <__libc_init_array+0x44>)
 8008966:	1b64      	subs	r4, r4, r5
 8008968:	10a4      	asrs	r4, r4, #2
 800896a:	42a6      	cmp	r6, r4
 800896c:	d105      	bne.n	800897a <__libc_init_array+0x2e>
 800896e:	bd70      	pop	{r4, r5, r6, pc}
 8008970:	f855 3b04 	ldr.w	r3, [r5], #4
 8008974:	4798      	blx	r3
 8008976:	3601      	adds	r6, #1
 8008978:	e7ee      	b.n	8008958 <__libc_init_array+0xc>
 800897a:	f855 3b04 	ldr.w	r3, [r5], #4
 800897e:	4798      	blx	r3
 8008980:	3601      	adds	r6, #1
 8008982:	e7f2      	b.n	800896a <__libc_init_array+0x1e>
 8008984:	080096a0 	.word	0x080096a0
 8008988:	080096a0 	.word	0x080096a0
 800898c:	080096a0 	.word	0x080096a0
 8008990:	080096a4 	.word	0x080096a4

08008994 <__retarget_lock_init_recursive>:
 8008994:	4770      	bx	lr

08008996 <__retarget_lock_acquire_recursive>:
 8008996:	4770      	bx	lr

08008998 <__retarget_lock_release_recursive>:
 8008998:	4770      	bx	lr

0800899a <memcpy>:
 800899a:	440a      	add	r2, r1
 800899c:	4291      	cmp	r1, r2
 800899e:	f100 33ff 	add.w	r3, r0, #4294967295
 80089a2:	d100      	bne.n	80089a6 <memcpy+0xc>
 80089a4:	4770      	bx	lr
 80089a6:	b510      	push	{r4, lr}
 80089a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ac:	4291      	cmp	r1, r2
 80089ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089b2:	d1f9      	bne.n	80089a8 <memcpy+0xe>
 80089b4:	bd10      	pop	{r4, pc}
	...

080089b8 <_free_r>:
 80089b8:	b538      	push	{r3, r4, r5, lr}
 80089ba:	4605      	mov	r5, r0
 80089bc:	2900      	cmp	r1, #0
 80089be:	d040      	beq.n	8008a42 <_free_r+0x8a>
 80089c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089c4:	1f0c      	subs	r4, r1, #4
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	bfb8      	it	lt
 80089ca:	18e4      	addlt	r4, r4, r3
 80089cc:	f000 f8de 	bl	8008b8c <__malloc_lock>
 80089d0:	4a1c      	ldr	r2, [pc, #112]	@ (8008a44 <_free_r+0x8c>)
 80089d2:	6813      	ldr	r3, [r2, #0]
 80089d4:	b933      	cbnz	r3, 80089e4 <_free_r+0x2c>
 80089d6:	6063      	str	r3, [r4, #4]
 80089d8:	6014      	str	r4, [r2, #0]
 80089da:	4628      	mov	r0, r5
 80089dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089e0:	f000 b8da 	b.w	8008b98 <__malloc_unlock>
 80089e4:	42a3      	cmp	r3, r4
 80089e6:	d908      	bls.n	80089fa <_free_r+0x42>
 80089e8:	6820      	ldr	r0, [r4, #0]
 80089ea:	1821      	adds	r1, r4, r0
 80089ec:	428b      	cmp	r3, r1
 80089ee:	bf01      	itttt	eq
 80089f0:	6819      	ldreq	r1, [r3, #0]
 80089f2:	685b      	ldreq	r3, [r3, #4]
 80089f4:	1809      	addeq	r1, r1, r0
 80089f6:	6021      	streq	r1, [r4, #0]
 80089f8:	e7ed      	b.n	80089d6 <_free_r+0x1e>
 80089fa:	461a      	mov	r2, r3
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	b10b      	cbz	r3, 8008a04 <_free_r+0x4c>
 8008a00:	42a3      	cmp	r3, r4
 8008a02:	d9fa      	bls.n	80089fa <_free_r+0x42>
 8008a04:	6811      	ldr	r1, [r2, #0]
 8008a06:	1850      	adds	r0, r2, r1
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d10b      	bne.n	8008a24 <_free_r+0x6c>
 8008a0c:	6820      	ldr	r0, [r4, #0]
 8008a0e:	4401      	add	r1, r0
 8008a10:	1850      	adds	r0, r2, r1
 8008a12:	4283      	cmp	r3, r0
 8008a14:	6011      	str	r1, [r2, #0]
 8008a16:	d1e0      	bne.n	80089da <_free_r+0x22>
 8008a18:	6818      	ldr	r0, [r3, #0]
 8008a1a:	685b      	ldr	r3, [r3, #4]
 8008a1c:	4408      	add	r0, r1
 8008a1e:	6010      	str	r0, [r2, #0]
 8008a20:	6053      	str	r3, [r2, #4]
 8008a22:	e7da      	b.n	80089da <_free_r+0x22>
 8008a24:	d902      	bls.n	8008a2c <_free_r+0x74>
 8008a26:	230c      	movs	r3, #12
 8008a28:	602b      	str	r3, [r5, #0]
 8008a2a:	e7d6      	b.n	80089da <_free_r+0x22>
 8008a2c:	6820      	ldr	r0, [r4, #0]
 8008a2e:	1821      	adds	r1, r4, r0
 8008a30:	428b      	cmp	r3, r1
 8008a32:	bf01      	itttt	eq
 8008a34:	6819      	ldreq	r1, [r3, #0]
 8008a36:	685b      	ldreq	r3, [r3, #4]
 8008a38:	1809      	addeq	r1, r1, r0
 8008a3a:	6021      	streq	r1, [r4, #0]
 8008a3c:	6063      	str	r3, [r4, #4]
 8008a3e:	6054      	str	r4, [r2, #4]
 8008a40:	e7cb      	b.n	80089da <_free_r+0x22>
 8008a42:	bd38      	pop	{r3, r4, r5, pc}
 8008a44:	20000508 	.word	0x20000508

08008a48 <sbrk_aligned>:
 8008a48:	b570      	push	{r4, r5, r6, lr}
 8008a4a:	4e0f      	ldr	r6, [pc, #60]	@ (8008a88 <sbrk_aligned+0x40>)
 8008a4c:	460c      	mov	r4, r1
 8008a4e:	6831      	ldr	r1, [r6, #0]
 8008a50:	4605      	mov	r5, r0
 8008a52:	b911      	cbnz	r1, 8008a5a <sbrk_aligned+0x12>
 8008a54:	f000 f9d2 	bl	8008dfc <_sbrk_r>
 8008a58:	6030      	str	r0, [r6, #0]
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	f000 f9cd 	bl	8008dfc <_sbrk_r>
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	d103      	bne.n	8008a6e <sbrk_aligned+0x26>
 8008a66:	f04f 34ff 	mov.w	r4, #4294967295
 8008a6a:	4620      	mov	r0, r4
 8008a6c:	bd70      	pop	{r4, r5, r6, pc}
 8008a6e:	1cc4      	adds	r4, r0, #3
 8008a70:	f024 0403 	bic.w	r4, r4, #3
 8008a74:	42a0      	cmp	r0, r4
 8008a76:	d0f8      	beq.n	8008a6a <sbrk_aligned+0x22>
 8008a78:	1a21      	subs	r1, r4, r0
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 f9be 	bl	8008dfc <_sbrk_r>
 8008a80:	3001      	adds	r0, #1
 8008a82:	d1f2      	bne.n	8008a6a <sbrk_aligned+0x22>
 8008a84:	e7ef      	b.n	8008a66 <sbrk_aligned+0x1e>
 8008a86:	bf00      	nop
 8008a88:	20000504 	.word	0x20000504

08008a8c <_malloc_r>:
 8008a8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a90:	1ccd      	adds	r5, r1, #3
 8008a92:	f025 0503 	bic.w	r5, r5, #3
 8008a96:	3508      	adds	r5, #8
 8008a98:	2d0c      	cmp	r5, #12
 8008a9a:	bf38      	it	cc
 8008a9c:	250c      	movcc	r5, #12
 8008a9e:	2d00      	cmp	r5, #0
 8008aa0:	4606      	mov	r6, r0
 8008aa2:	db01      	blt.n	8008aa8 <_malloc_r+0x1c>
 8008aa4:	42a9      	cmp	r1, r5
 8008aa6:	d904      	bls.n	8008ab2 <_malloc_r+0x26>
 8008aa8:	230c      	movs	r3, #12
 8008aaa:	6033      	str	r3, [r6, #0]
 8008aac:	2000      	movs	r0, #0
 8008aae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ab2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b88 <_malloc_r+0xfc>
 8008ab6:	f000 f869 	bl	8008b8c <__malloc_lock>
 8008aba:	f8d8 3000 	ldr.w	r3, [r8]
 8008abe:	461c      	mov	r4, r3
 8008ac0:	bb44      	cbnz	r4, 8008b14 <_malloc_r+0x88>
 8008ac2:	4629      	mov	r1, r5
 8008ac4:	4630      	mov	r0, r6
 8008ac6:	f7ff ffbf 	bl	8008a48 <sbrk_aligned>
 8008aca:	1c43      	adds	r3, r0, #1
 8008acc:	4604      	mov	r4, r0
 8008ace:	d158      	bne.n	8008b82 <_malloc_r+0xf6>
 8008ad0:	f8d8 4000 	ldr.w	r4, [r8]
 8008ad4:	4627      	mov	r7, r4
 8008ad6:	2f00      	cmp	r7, #0
 8008ad8:	d143      	bne.n	8008b62 <_malloc_r+0xd6>
 8008ada:	2c00      	cmp	r4, #0
 8008adc:	d04b      	beq.n	8008b76 <_malloc_r+0xea>
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	4639      	mov	r1, r7
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	eb04 0903 	add.w	r9, r4, r3
 8008ae8:	f000 f988 	bl	8008dfc <_sbrk_r>
 8008aec:	4581      	cmp	r9, r0
 8008aee:	d142      	bne.n	8008b76 <_malloc_r+0xea>
 8008af0:	6821      	ldr	r1, [r4, #0]
 8008af2:	4630      	mov	r0, r6
 8008af4:	1a6d      	subs	r5, r5, r1
 8008af6:	4629      	mov	r1, r5
 8008af8:	f7ff ffa6 	bl	8008a48 <sbrk_aligned>
 8008afc:	3001      	adds	r0, #1
 8008afe:	d03a      	beq.n	8008b76 <_malloc_r+0xea>
 8008b00:	6823      	ldr	r3, [r4, #0]
 8008b02:	442b      	add	r3, r5
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	f8d8 3000 	ldr.w	r3, [r8]
 8008b0a:	685a      	ldr	r2, [r3, #4]
 8008b0c:	bb62      	cbnz	r2, 8008b68 <_malloc_r+0xdc>
 8008b0e:	f8c8 7000 	str.w	r7, [r8]
 8008b12:	e00f      	b.n	8008b34 <_malloc_r+0xa8>
 8008b14:	6822      	ldr	r2, [r4, #0]
 8008b16:	1b52      	subs	r2, r2, r5
 8008b18:	d420      	bmi.n	8008b5c <_malloc_r+0xd0>
 8008b1a:	2a0b      	cmp	r2, #11
 8008b1c:	d917      	bls.n	8008b4e <_malloc_r+0xc2>
 8008b1e:	1961      	adds	r1, r4, r5
 8008b20:	42a3      	cmp	r3, r4
 8008b22:	6025      	str	r5, [r4, #0]
 8008b24:	bf18      	it	ne
 8008b26:	6059      	strne	r1, [r3, #4]
 8008b28:	6863      	ldr	r3, [r4, #4]
 8008b2a:	bf08      	it	eq
 8008b2c:	f8c8 1000 	streq.w	r1, [r8]
 8008b30:	5162      	str	r2, [r4, r5]
 8008b32:	604b      	str	r3, [r1, #4]
 8008b34:	4630      	mov	r0, r6
 8008b36:	f000 f82f 	bl	8008b98 <__malloc_unlock>
 8008b3a:	f104 000b 	add.w	r0, r4, #11
 8008b3e:	1d23      	adds	r3, r4, #4
 8008b40:	f020 0007 	bic.w	r0, r0, #7
 8008b44:	1ac2      	subs	r2, r0, r3
 8008b46:	bf1c      	itt	ne
 8008b48:	1a1b      	subne	r3, r3, r0
 8008b4a:	50a3      	strne	r3, [r4, r2]
 8008b4c:	e7af      	b.n	8008aae <_malloc_r+0x22>
 8008b4e:	6862      	ldr	r2, [r4, #4]
 8008b50:	42a3      	cmp	r3, r4
 8008b52:	bf0c      	ite	eq
 8008b54:	f8c8 2000 	streq.w	r2, [r8]
 8008b58:	605a      	strne	r2, [r3, #4]
 8008b5a:	e7eb      	b.n	8008b34 <_malloc_r+0xa8>
 8008b5c:	4623      	mov	r3, r4
 8008b5e:	6864      	ldr	r4, [r4, #4]
 8008b60:	e7ae      	b.n	8008ac0 <_malloc_r+0x34>
 8008b62:	463c      	mov	r4, r7
 8008b64:	687f      	ldr	r7, [r7, #4]
 8008b66:	e7b6      	b.n	8008ad6 <_malloc_r+0x4a>
 8008b68:	461a      	mov	r2, r3
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	42a3      	cmp	r3, r4
 8008b6e:	d1fb      	bne.n	8008b68 <_malloc_r+0xdc>
 8008b70:	2300      	movs	r3, #0
 8008b72:	6053      	str	r3, [r2, #4]
 8008b74:	e7de      	b.n	8008b34 <_malloc_r+0xa8>
 8008b76:	230c      	movs	r3, #12
 8008b78:	4630      	mov	r0, r6
 8008b7a:	6033      	str	r3, [r6, #0]
 8008b7c:	f000 f80c 	bl	8008b98 <__malloc_unlock>
 8008b80:	e794      	b.n	8008aac <_malloc_r+0x20>
 8008b82:	6005      	str	r5, [r0, #0]
 8008b84:	e7d6      	b.n	8008b34 <_malloc_r+0xa8>
 8008b86:	bf00      	nop
 8008b88:	20000508 	.word	0x20000508

08008b8c <__malloc_lock>:
 8008b8c:	4801      	ldr	r0, [pc, #4]	@ (8008b94 <__malloc_lock+0x8>)
 8008b8e:	f7ff bf02 	b.w	8008996 <__retarget_lock_acquire_recursive>
 8008b92:	bf00      	nop
 8008b94:	20000500 	.word	0x20000500

08008b98 <__malloc_unlock>:
 8008b98:	4801      	ldr	r0, [pc, #4]	@ (8008ba0 <__malloc_unlock+0x8>)
 8008b9a:	f7ff befd 	b.w	8008998 <__retarget_lock_release_recursive>
 8008b9e:	bf00      	nop
 8008ba0:	20000500 	.word	0x20000500

08008ba4 <__sflush_r>:
 8008ba4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008baa:	0716      	lsls	r6, r2, #28
 8008bac:	4605      	mov	r5, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	d454      	bmi.n	8008c5c <__sflush_r+0xb8>
 8008bb2:	684b      	ldr	r3, [r1, #4]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dc02      	bgt.n	8008bbe <__sflush_r+0x1a>
 8008bb8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	dd48      	ble.n	8008c50 <__sflush_r+0xac>
 8008bbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bc0:	2e00      	cmp	r6, #0
 8008bc2:	d045      	beq.n	8008c50 <__sflush_r+0xac>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008bca:	682f      	ldr	r7, [r5, #0]
 8008bcc:	6a21      	ldr	r1, [r4, #32]
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	d030      	beq.n	8008c34 <__sflush_r+0x90>
 8008bd2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008bd4:	89a3      	ldrh	r3, [r4, #12]
 8008bd6:	0759      	lsls	r1, r3, #29
 8008bd8:	d505      	bpl.n	8008be6 <__sflush_r+0x42>
 8008bda:	6863      	ldr	r3, [r4, #4]
 8008bdc:	1ad2      	subs	r2, r2, r3
 8008bde:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008be0:	b10b      	cbz	r3, 8008be6 <__sflush_r+0x42>
 8008be2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008be4:	1ad2      	subs	r2, r2, r3
 8008be6:	2300      	movs	r3, #0
 8008be8:	4628      	mov	r0, r5
 8008bea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bec:	6a21      	ldr	r1, [r4, #32]
 8008bee:	47b0      	blx	r6
 8008bf0:	1c43      	adds	r3, r0, #1
 8008bf2:	89a3      	ldrh	r3, [r4, #12]
 8008bf4:	d106      	bne.n	8008c04 <__sflush_r+0x60>
 8008bf6:	6829      	ldr	r1, [r5, #0]
 8008bf8:	291d      	cmp	r1, #29
 8008bfa:	d82b      	bhi.n	8008c54 <__sflush_r+0xb0>
 8008bfc:	4a28      	ldr	r2, [pc, #160]	@ (8008ca0 <__sflush_r+0xfc>)
 8008bfe:	410a      	asrs	r2, r1
 8008c00:	07d6      	lsls	r6, r2, #31
 8008c02:	d427      	bmi.n	8008c54 <__sflush_r+0xb0>
 8008c04:	2200      	movs	r2, #0
 8008c06:	6062      	str	r2, [r4, #4]
 8008c08:	6922      	ldr	r2, [r4, #16]
 8008c0a:	04d9      	lsls	r1, r3, #19
 8008c0c:	6022      	str	r2, [r4, #0]
 8008c0e:	d504      	bpl.n	8008c1a <__sflush_r+0x76>
 8008c10:	1c42      	adds	r2, r0, #1
 8008c12:	d101      	bne.n	8008c18 <__sflush_r+0x74>
 8008c14:	682b      	ldr	r3, [r5, #0]
 8008c16:	b903      	cbnz	r3, 8008c1a <__sflush_r+0x76>
 8008c18:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c1c:	602f      	str	r7, [r5, #0]
 8008c1e:	b1b9      	cbz	r1, 8008c50 <__sflush_r+0xac>
 8008c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c24:	4299      	cmp	r1, r3
 8008c26:	d002      	beq.n	8008c2e <__sflush_r+0x8a>
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f7ff fec5 	bl	80089b8 <_free_r>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c32:	e00d      	b.n	8008c50 <__sflush_r+0xac>
 8008c34:	2301      	movs	r3, #1
 8008c36:	4628      	mov	r0, r5
 8008c38:	47b0      	blx	r6
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	1c50      	adds	r0, r2, #1
 8008c3e:	d1c9      	bne.n	8008bd4 <__sflush_r+0x30>
 8008c40:	682b      	ldr	r3, [r5, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d0c6      	beq.n	8008bd4 <__sflush_r+0x30>
 8008c46:	2b1d      	cmp	r3, #29
 8008c48:	d001      	beq.n	8008c4e <__sflush_r+0xaa>
 8008c4a:	2b16      	cmp	r3, #22
 8008c4c:	d11d      	bne.n	8008c8a <__sflush_r+0xe6>
 8008c4e:	602f      	str	r7, [r5, #0]
 8008c50:	2000      	movs	r0, #0
 8008c52:	e021      	b.n	8008c98 <__sflush_r+0xf4>
 8008c54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c58:	b21b      	sxth	r3, r3
 8008c5a:	e01a      	b.n	8008c92 <__sflush_r+0xee>
 8008c5c:	690f      	ldr	r7, [r1, #16]
 8008c5e:	2f00      	cmp	r7, #0
 8008c60:	d0f6      	beq.n	8008c50 <__sflush_r+0xac>
 8008c62:	0793      	lsls	r3, r2, #30
 8008c64:	bf18      	it	ne
 8008c66:	2300      	movne	r3, #0
 8008c68:	680e      	ldr	r6, [r1, #0]
 8008c6a:	bf08      	it	eq
 8008c6c:	694b      	ldreq	r3, [r1, #20]
 8008c6e:	1bf6      	subs	r6, r6, r7
 8008c70:	600f      	str	r7, [r1, #0]
 8008c72:	608b      	str	r3, [r1, #8]
 8008c74:	2e00      	cmp	r6, #0
 8008c76:	ddeb      	ble.n	8008c50 <__sflush_r+0xac>
 8008c78:	4633      	mov	r3, r6
 8008c7a:	463a      	mov	r2, r7
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	6a21      	ldr	r1, [r4, #32]
 8008c80:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008c84:	47e0      	blx	ip
 8008c86:	2800      	cmp	r0, #0
 8008c88:	dc07      	bgt.n	8008c9a <__sflush_r+0xf6>
 8008c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c92:	f04f 30ff 	mov.w	r0, #4294967295
 8008c96:	81a3      	strh	r3, [r4, #12]
 8008c98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c9a:	4407      	add	r7, r0
 8008c9c:	1a36      	subs	r6, r6, r0
 8008c9e:	e7e9      	b.n	8008c74 <__sflush_r+0xd0>
 8008ca0:	dfbffffe 	.word	0xdfbffffe

08008ca4 <_fflush_r>:
 8008ca4:	b538      	push	{r3, r4, r5, lr}
 8008ca6:	690b      	ldr	r3, [r1, #16]
 8008ca8:	4605      	mov	r5, r0
 8008caa:	460c      	mov	r4, r1
 8008cac:	b913      	cbnz	r3, 8008cb4 <_fflush_r+0x10>
 8008cae:	2500      	movs	r5, #0
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	bd38      	pop	{r3, r4, r5, pc}
 8008cb4:	b118      	cbz	r0, 8008cbe <_fflush_r+0x1a>
 8008cb6:	6a03      	ldr	r3, [r0, #32]
 8008cb8:	b90b      	cbnz	r3, 8008cbe <_fflush_r+0x1a>
 8008cba:	f7ff fc87 	bl	80085cc <__sinit>
 8008cbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d0f3      	beq.n	8008cae <_fflush_r+0xa>
 8008cc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008cc8:	07d0      	lsls	r0, r2, #31
 8008cca:	d404      	bmi.n	8008cd6 <_fflush_r+0x32>
 8008ccc:	0599      	lsls	r1, r3, #22
 8008cce:	d402      	bmi.n	8008cd6 <_fflush_r+0x32>
 8008cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cd2:	f7ff fe60 	bl	8008996 <__retarget_lock_acquire_recursive>
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	4621      	mov	r1, r4
 8008cda:	f7ff ff63 	bl	8008ba4 <__sflush_r>
 8008cde:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	07da      	lsls	r2, r3, #31
 8008ce4:	d4e4      	bmi.n	8008cb0 <_fflush_r+0xc>
 8008ce6:	89a3      	ldrh	r3, [r4, #12]
 8008ce8:	059b      	lsls	r3, r3, #22
 8008cea:	d4e1      	bmi.n	8008cb0 <_fflush_r+0xc>
 8008cec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008cee:	f7ff fe53 	bl	8008998 <__retarget_lock_release_recursive>
 8008cf2:	e7dd      	b.n	8008cb0 <_fflush_r+0xc>

08008cf4 <__swhatbuf_r>:
 8008cf4:	b570      	push	{r4, r5, r6, lr}
 8008cf6:	460c      	mov	r4, r1
 8008cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cfc:	4615      	mov	r5, r2
 8008cfe:	2900      	cmp	r1, #0
 8008d00:	461e      	mov	r6, r3
 8008d02:	b096      	sub	sp, #88	@ 0x58
 8008d04:	da0c      	bge.n	8008d20 <__swhatbuf_r+0x2c>
 8008d06:	89a3      	ldrh	r3, [r4, #12]
 8008d08:	2100      	movs	r1, #0
 8008d0a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d0e:	bf14      	ite	ne
 8008d10:	2340      	movne	r3, #64	@ 0x40
 8008d12:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d16:	2000      	movs	r0, #0
 8008d18:	6031      	str	r1, [r6, #0]
 8008d1a:	602b      	str	r3, [r5, #0]
 8008d1c:	b016      	add	sp, #88	@ 0x58
 8008d1e:	bd70      	pop	{r4, r5, r6, pc}
 8008d20:	466a      	mov	r2, sp
 8008d22:	f000 f849 	bl	8008db8 <_fstat_r>
 8008d26:	2800      	cmp	r0, #0
 8008d28:	dbed      	blt.n	8008d06 <__swhatbuf_r+0x12>
 8008d2a:	9901      	ldr	r1, [sp, #4]
 8008d2c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d30:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d34:	4259      	negs	r1, r3
 8008d36:	4159      	adcs	r1, r3
 8008d38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d3c:	e7eb      	b.n	8008d16 <__swhatbuf_r+0x22>

08008d3e <__smakebuf_r>:
 8008d3e:	898b      	ldrh	r3, [r1, #12]
 8008d40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d42:	079d      	lsls	r5, r3, #30
 8008d44:	4606      	mov	r6, r0
 8008d46:	460c      	mov	r4, r1
 8008d48:	d507      	bpl.n	8008d5a <__smakebuf_r+0x1c>
 8008d4a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d4e:	6023      	str	r3, [r4, #0]
 8008d50:	6123      	str	r3, [r4, #16]
 8008d52:	2301      	movs	r3, #1
 8008d54:	6163      	str	r3, [r4, #20]
 8008d56:	b003      	add	sp, #12
 8008d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d5a:	466a      	mov	r2, sp
 8008d5c:	ab01      	add	r3, sp, #4
 8008d5e:	f7ff ffc9 	bl	8008cf4 <__swhatbuf_r>
 8008d62:	9f00      	ldr	r7, [sp, #0]
 8008d64:	4605      	mov	r5, r0
 8008d66:	4639      	mov	r1, r7
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7ff fe8f 	bl	8008a8c <_malloc_r>
 8008d6e:	b948      	cbnz	r0, 8008d84 <__smakebuf_r+0x46>
 8008d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d74:	059a      	lsls	r2, r3, #22
 8008d76:	d4ee      	bmi.n	8008d56 <__smakebuf_r+0x18>
 8008d78:	f023 0303 	bic.w	r3, r3, #3
 8008d7c:	f043 0302 	orr.w	r3, r3, #2
 8008d80:	81a3      	strh	r3, [r4, #12]
 8008d82:	e7e2      	b.n	8008d4a <__smakebuf_r+0xc>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d8e:	81a3      	strh	r3, [r4, #12]
 8008d90:	9b01      	ldr	r3, [sp, #4]
 8008d92:	6020      	str	r0, [r4, #0]
 8008d94:	b15b      	cbz	r3, 8008dae <__smakebuf_r+0x70>
 8008d96:	4630      	mov	r0, r6
 8008d98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d9c:	f000 f81e 	bl	8008ddc <_isatty_r>
 8008da0:	b128      	cbz	r0, 8008dae <__smakebuf_r+0x70>
 8008da2:	89a3      	ldrh	r3, [r4, #12]
 8008da4:	f023 0303 	bic.w	r3, r3, #3
 8008da8:	f043 0301 	orr.w	r3, r3, #1
 8008dac:	81a3      	strh	r3, [r4, #12]
 8008dae:	89a3      	ldrh	r3, [r4, #12]
 8008db0:	431d      	orrs	r5, r3
 8008db2:	81a5      	strh	r5, [r4, #12]
 8008db4:	e7cf      	b.n	8008d56 <__smakebuf_r+0x18>
	...

08008db8 <_fstat_r>:
 8008db8:	b538      	push	{r3, r4, r5, lr}
 8008dba:	2300      	movs	r3, #0
 8008dbc:	4d06      	ldr	r5, [pc, #24]	@ (8008dd8 <_fstat_r+0x20>)
 8008dbe:	4604      	mov	r4, r0
 8008dc0:	4608      	mov	r0, r1
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	602b      	str	r3, [r5, #0]
 8008dc6:	f7fa fa8d 	bl	80032e4 <_fstat>
 8008dca:	1c43      	adds	r3, r0, #1
 8008dcc:	d102      	bne.n	8008dd4 <_fstat_r+0x1c>
 8008dce:	682b      	ldr	r3, [r5, #0]
 8008dd0:	b103      	cbz	r3, 8008dd4 <_fstat_r+0x1c>
 8008dd2:	6023      	str	r3, [r4, #0]
 8008dd4:	bd38      	pop	{r3, r4, r5, pc}
 8008dd6:	bf00      	nop
 8008dd8:	200004fc 	.word	0x200004fc

08008ddc <_isatty_r>:
 8008ddc:	b538      	push	{r3, r4, r5, lr}
 8008dde:	2300      	movs	r3, #0
 8008de0:	4d05      	ldr	r5, [pc, #20]	@ (8008df8 <_isatty_r+0x1c>)
 8008de2:	4604      	mov	r4, r0
 8008de4:	4608      	mov	r0, r1
 8008de6:	602b      	str	r3, [r5, #0]
 8008de8:	f7fa fa8b 	bl	8003302 <_isatty>
 8008dec:	1c43      	adds	r3, r0, #1
 8008dee:	d102      	bne.n	8008df6 <_isatty_r+0x1a>
 8008df0:	682b      	ldr	r3, [r5, #0]
 8008df2:	b103      	cbz	r3, 8008df6 <_isatty_r+0x1a>
 8008df4:	6023      	str	r3, [r4, #0]
 8008df6:	bd38      	pop	{r3, r4, r5, pc}
 8008df8:	200004fc 	.word	0x200004fc

08008dfc <_sbrk_r>:
 8008dfc:	b538      	push	{r3, r4, r5, lr}
 8008dfe:	2300      	movs	r3, #0
 8008e00:	4d05      	ldr	r5, [pc, #20]	@ (8008e18 <_sbrk_r+0x1c>)
 8008e02:	4604      	mov	r4, r0
 8008e04:	4608      	mov	r0, r1
 8008e06:	602b      	str	r3, [r5, #0]
 8008e08:	f7fa fa92 	bl	8003330 <_sbrk>
 8008e0c:	1c43      	adds	r3, r0, #1
 8008e0e:	d102      	bne.n	8008e16 <_sbrk_r+0x1a>
 8008e10:	682b      	ldr	r3, [r5, #0]
 8008e12:	b103      	cbz	r3, 8008e16 <_sbrk_r+0x1a>
 8008e14:	6023      	str	r3, [r4, #0]
 8008e16:	bd38      	pop	{r3, r4, r5, pc}
 8008e18:	200004fc 	.word	0x200004fc

08008e1c <log>:
 8008e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1e:	4604      	mov	r4, r0
 8008e20:	460d      	mov	r5, r1
 8008e22:	f000 f835 	bl	8008e90 <__ieee754_log>
 8008e26:	4622      	mov	r2, r4
 8008e28:	4606      	mov	r6, r0
 8008e2a:	460f      	mov	r7, r1
 8008e2c:	462b      	mov	r3, r5
 8008e2e:	4620      	mov	r0, r4
 8008e30:	4629      	mov	r1, r5
 8008e32:	f7f7 fe4f 	bl	8000ad4 <__aeabi_dcmpun>
 8008e36:	b998      	cbnz	r0, 8008e60 <log+0x44>
 8008e38:	2200      	movs	r2, #0
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	4620      	mov	r0, r4
 8008e3e:	4629      	mov	r1, r5
 8008e40:	f7f7 fe3e 	bl	8000ac0 <__aeabi_dcmpgt>
 8008e44:	b960      	cbnz	r0, 8008e60 <log+0x44>
 8008e46:	2200      	movs	r2, #0
 8008e48:	2300      	movs	r3, #0
 8008e4a:	4620      	mov	r0, r4
 8008e4c:	4629      	mov	r1, r5
 8008e4e:	f7f7 fe0f 	bl	8000a70 <__aeabi_dcmpeq>
 8008e52:	b140      	cbz	r0, 8008e66 <log+0x4a>
 8008e54:	f7ff fd74 	bl	8008940 <__errno>
 8008e58:	2322      	movs	r3, #34	@ 0x22
 8008e5a:	2600      	movs	r6, #0
 8008e5c:	4f06      	ldr	r7, [pc, #24]	@ (8008e78 <log+0x5c>)
 8008e5e:	6003      	str	r3, [r0, #0]
 8008e60:	4630      	mov	r0, r6
 8008e62:	4639      	mov	r1, r7
 8008e64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e66:	f7ff fd6b 	bl	8008940 <__errno>
 8008e6a:	2321      	movs	r3, #33	@ 0x21
 8008e6c:	6003      	str	r3, [r0, #0]
 8008e6e:	4803      	ldr	r0, [pc, #12]	@ (8008e7c <log+0x60>)
 8008e70:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008e74:	f000 b804 	b.w	8008e80 <nan>
 8008e78:	fff00000 	.word	0xfff00000
 8008e7c:	08009694 	.word	0x08009694

08008e80 <nan>:
 8008e80:	2000      	movs	r0, #0
 8008e82:	4901      	ldr	r1, [pc, #4]	@ (8008e88 <nan+0x8>)
 8008e84:	4770      	bx	lr
 8008e86:	bf00      	nop
 8008e88:	7ff80000 	.word	0x7ff80000
 8008e8c:	00000000 	.word	0x00000000

08008e90 <__ieee754_log>:
 8008e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e94:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8008e98:	4602      	mov	r2, r0
 8008e9a:	460b      	mov	r3, r1
 8008e9c:	460d      	mov	r5, r1
 8008e9e:	b087      	sub	sp, #28
 8008ea0:	da24      	bge.n	8008eec <__ieee754_log+0x5c>
 8008ea2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8008ea6:	4304      	orrs	r4, r0
 8008ea8:	d108      	bne.n	8008ebc <__ieee754_log+0x2c>
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2300      	movs	r3, #0
 8008eae:	2000      	movs	r0, #0
 8008eb0:	49cb      	ldr	r1, [pc, #812]	@ (80091e0 <__ieee754_log+0x350>)
 8008eb2:	f7f7 fc9f 	bl	80007f4 <__aeabi_ddiv>
 8008eb6:	b007      	add	sp, #28
 8008eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ebc:	2900      	cmp	r1, #0
 8008ebe:	da04      	bge.n	8008eca <__ieee754_log+0x3a>
 8008ec0:	f7f7 f9b6 	bl	8000230 <__aeabi_dsub>
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	e7f3      	b.n	8008eb2 <__ieee754_log+0x22>
 8008eca:	2200      	movs	r2, #0
 8008ecc:	4bc5      	ldr	r3, [pc, #788]	@ (80091e4 <__ieee754_log+0x354>)
 8008ece:	f7f7 fb67 	bl	80005a0 <__aeabi_dmul>
 8008ed2:	460b      	mov	r3, r1
 8008ed4:	460d      	mov	r5, r1
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8008edc:	48c2      	ldr	r0, [pc, #776]	@ (80091e8 <__ieee754_log+0x358>)
 8008ede:	4285      	cmp	r5, r0
 8008ee0:	dd06      	ble.n	8008ef0 <__ieee754_log+0x60>
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	f7f7 f9a5 	bl	8000234 <__adddf3>
 8008eea:	e7e4      	b.n	8008eb6 <__ieee754_log+0x26>
 8008eec:	2100      	movs	r1, #0
 8008eee:	e7f5      	b.n	8008edc <__ieee754_log+0x4c>
 8008ef0:	152c      	asrs	r4, r5, #20
 8008ef2:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8008ef6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8008efa:	440c      	add	r4, r1
 8008efc:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8008f00:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8008f04:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8008f08:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 8008f0c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8008f10:	ea41 0305 	orr.w	r3, r1, r5
 8008f14:	4610      	mov	r0, r2
 8008f16:	4619      	mov	r1, r3
 8008f18:	2200      	movs	r2, #0
 8008f1a:	4bb4      	ldr	r3, [pc, #720]	@ (80091ec <__ieee754_log+0x35c>)
 8008f1c:	f7f7 f988 	bl	8000230 <__aeabi_dsub>
 8008f20:	1cab      	adds	r3, r5, #2
 8008f22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f26:	2b02      	cmp	r3, #2
 8008f28:	4682      	mov	sl, r0
 8008f2a:	468b      	mov	fp, r1
 8008f2c:	f04f 0200 	mov.w	r2, #0
 8008f30:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8008f34:	dc53      	bgt.n	8008fde <__ieee754_log+0x14e>
 8008f36:	2300      	movs	r3, #0
 8008f38:	f7f7 fd9a 	bl	8000a70 <__aeabi_dcmpeq>
 8008f3c:	b1d0      	cbz	r0, 8008f74 <__ieee754_log+0xe4>
 8008f3e:	2c00      	cmp	r4, #0
 8008f40:	f000 8120 	beq.w	8009184 <__ieee754_log+0x2f4>
 8008f44:	4620      	mov	r0, r4
 8008f46:	f7f7 fac1 	bl	80004cc <__aeabi_i2d>
 8008f4a:	a391      	add	r3, pc, #580	@ (adr r3, 8009190 <__ieee754_log+0x300>)
 8008f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f50:	4606      	mov	r6, r0
 8008f52:	460f      	mov	r7, r1
 8008f54:	f7f7 fb24 	bl	80005a0 <__aeabi_dmul>
 8008f58:	a38f      	add	r3, pc, #572	@ (adr r3, 8009198 <__ieee754_log+0x308>)
 8008f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f5e:	4604      	mov	r4, r0
 8008f60:	460d      	mov	r5, r1
 8008f62:	4630      	mov	r0, r6
 8008f64:	4639      	mov	r1, r7
 8008f66:	f7f7 fb1b 	bl	80005a0 <__aeabi_dmul>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	4620      	mov	r0, r4
 8008f70:	4629      	mov	r1, r5
 8008f72:	e7b8      	b.n	8008ee6 <__ieee754_log+0x56>
 8008f74:	a38a      	add	r3, pc, #552	@ (adr r3, 80091a0 <__ieee754_log+0x310>)
 8008f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f7a:	4650      	mov	r0, sl
 8008f7c:	4659      	mov	r1, fp
 8008f7e:	f7f7 fb0f 	bl	80005a0 <__aeabi_dmul>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	2000      	movs	r0, #0
 8008f88:	4999      	ldr	r1, [pc, #612]	@ (80091f0 <__ieee754_log+0x360>)
 8008f8a:	f7f7 f951 	bl	8000230 <__aeabi_dsub>
 8008f8e:	4652      	mov	r2, sl
 8008f90:	4606      	mov	r6, r0
 8008f92:	460f      	mov	r7, r1
 8008f94:	465b      	mov	r3, fp
 8008f96:	4650      	mov	r0, sl
 8008f98:	4659      	mov	r1, fp
 8008f9a:	f7f7 fb01 	bl	80005a0 <__aeabi_dmul>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	4630      	mov	r0, r6
 8008fa4:	4639      	mov	r1, r7
 8008fa6:	f7f7 fafb 	bl	80005a0 <__aeabi_dmul>
 8008faa:	4606      	mov	r6, r0
 8008fac:	460f      	mov	r7, r1
 8008fae:	b914      	cbnz	r4, 8008fb6 <__ieee754_log+0x126>
 8008fb0:	4632      	mov	r2, r6
 8008fb2:	463b      	mov	r3, r7
 8008fb4:	e0a0      	b.n	80090f8 <__ieee754_log+0x268>
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f7f7 fa88 	bl	80004cc <__aeabi_i2d>
 8008fbc:	a374      	add	r3, pc, #464	@ (adr r3, 8009190 <__ieee754_log+0x300>)
 8008fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc2:	4680      	mov	r8, r0
 8008fc4:	4689      	mov	r9, r1
 8008fc6:	f7f7 faeb 	bl	80005a0 <__aeabi_dmul>
 8008fca:	a373      	add	r3, pc, #460	@ (adr r3, 8009198 <__ieee754_log+0x308>)
 8008fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	460d      	mov	r5, r1
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	4649      	mov	r1, r9
 8008fd8:	f7f7 fae2 	bl	80005a0 <__aeabi_dmul>
 8008fdc:	e0a5      	b.n	800912a <__ieee754_log+0x29a>
 8008fde:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008fe2:	f7f7 f927 	bl	8000234 <__adddf3>
 8008fe6:	4602      	mov	r2, r0
 8008fe8:	460b      	mov	r3, r1
 8008fea:	4650      	mov	r0, sl
 8008fec:	4659      	mov	r1, fp
 8008fee:	f7f7 fc01 	bl	80007f4 <__aeabi_ddiv>
 8008ff2:	e9cd 0100 	strd	r0, r1, [sp]
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f7f7 fa68 	bl	80004cc <__aeabi_i2d>
 8008ffc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009000:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009004:	4610      	mov	r0, r2
 8009006:	4619      	mov	r1, r3
 8009008:	f7f7 faca 	bl	80005a0 <__aeabi_dmul>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009014:	f7f7 fac4 	bl	80005a0 <__aeabi_dmul>
 8009018:	a363      	add	r3, pc, #396	@ (adr r3, 80091a8 <__ieee754_log+0x318>)
 800901a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901e:	4680      	mov	r8, r0
 8009020:	4689      	mov	r9, r1
 8009022:	f7f7 fabd 	bl	80005a0 <__aeabi_dmul>
 8009026:	a362      	add	r3, pc, #392	@ (adr r3, 80091b0 <__ieee754_log+0x320>)
 8009028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902c:	f7f7 f902 	bl	8000234 <__adddf3>
 8009030:	4642      	mov	r2, r8
 8009032:	464b      	mov	r3, r9
 8009034:	f7f7 fab4 	bl	80005a0 <__aeabi_dmul>
 8009038:	a35f      	add	r3, pc, #380	@ (adr r3, 80091b8 <__ieee754_log+0x328>)
 800903a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903e:	f7f7 f8f9 	bl	8000234 <__adddf3>
 8009042:	4642      	mov	r2, r8
 8009044:	464b      	mov	r3, r9
 8009046:	f7f7 faab 	bl	80005a0 <__aeabi_dmul>
 800904a:	a35d      	add	r3, pc, #372	@ (adr r3, 80091c0 <__ieee754_log+0x330>)
 800904c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009050:	f7f7 f8f0 	bl	8000234 <__adddf3>
 8009054:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009058:	f7f7 faa2 	bl	80005a0 <__aeabi_dmul>
 800905c:	a35a      	add	r3, pc, #360	@ (adr r3, 80091c8 <__ieee754_log+0x338>)
 800905e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009062:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009066:	4640      	mov	r0, r8
 8009068:	4649      	mov	r1, r9
 800906a:	f7f7 fa99 	bl	80005a0 <__aeabi_dmul>
 800906e:	a358      	add	r3, pc, #352	@ (adr r3, 80091d0 <__ieee754_log+0x340>)
 8009070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009074:	f7f7 f8de 	bl	8000234 <__adddf3>
 8009078:	4642      	mov	r2, r8
 800907a:	464b      	mov	r3, r9
 800907c:	f7f7 fa90 	bl	80005a0 <__aeabi_dmul>
 8009080:	a355      	add	r3, pc, #340	@ (adr r3, 80091d8 <__ieee754_log+0x348>)
 8009082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009086:	f7f7 f8d5 	bl	8000234 <__adddf3>
 800908a:	4642      	mov	r2, r8
 800908c:	464b      	mov	r3, r9
 800908e:	f7f7 fa87 	bl	80005a0 <__aeabi_dmul>
 8009092:	4602      	mov	r2, r0
 8009094:	460b      	mov	r3, r1
 8009096:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800909a:	f7f7 f8cb 	bl	8000234 <__adddf3>
 800909e:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 80090a2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 80090a6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 80090aa:	3551      	adds	r5, #81	@ 0x51
 80090ac:	4335      	orrs	r5, r6
 80090ae:	2d00      	cmp	r5, #0
 80090b0:	4680      	mov	r8, r0
 80090b2:	4689      	mov	r9, r1
 80090b4:	dd48      	ble.n	8009148 <__ieee754_log+0x2b8>
 80090b6:	2200      	movs	r2, #0
 80090b8:	4b4d      	ldr	r3, [pc, #308]	@ (80091f0 <__ieee754_log+0x360>)
 80090ba:	4650      	mov	r0, sl
 80090bc:	4659      	mov	r1, fp
 80090be:	f7f7 fa6f 	bl	80005a0 <__aeabi_dmul>
 80090c2:	4652      	mov	r2, sl
 80090c4:	465b      	mov	r3, fp
 80090c6:	f7f7 fa6b 	bl	80005a0 <__aeabi_dmul>
 80090ca:	4602      	mov	r2, r0
 80090cc:	460b      	mov	r3, r1
 80090ce:	4606      	mov	r6, r0
 80090d0:	460f      	mov	r7, r1
 80090d2:	4640      	mov	r0, r8
 80090d4:	4649      	mov	r1, r9
 80090d6:	f7f7 f8ad 	bl	8000234 <__adddf3>
 80090da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090de:	f7f7 fa5f 	bl	80005a0 <__aeabi_dmul>
 80090e2:	4680      	mov	r8, r0
 80090e4:	4689      	mov	r9, r1
 80090e6:	b964      	cbnz	r4, 8009102 <__ieee754_log+0x272>
 80090e8:	4602      	mov	r2, r0
 80090ea:	460b      	mov	r3, r1
 80090ec:	4630      	mov	r0, r6
 80090ee:	4639      	mov	r1, r7
 80090f0:	f7f7 f89e 	bl	8000230 <__aeabi_dsub>
 80090f4:	4602      	mov	r2, r0
 80090f6:	460b      	mov	r3, r1
 80090f8:	4650      	mov	r0, sl
 80090fa:	4659      	mov	r1, fp
 80090fc:	f7f7 f898 	bl	8000230 <__aeabi_dsub>
 8009100:	e6d9      	b.n	8008eb6 <__ieee754_log+0x26>
 8009102:	a323      	add	r3, pc, #140	@ (adr r3, 8009190 <__ieee754_log+0x300>)
 8009104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009108:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800910c:	f7f7 fa48 	bl	80005a0 <__aeabi_dmul>
 8009110:	a321      	add	r3, pc, #132	@ (adr r3, 8009198 <__ieee754_log+0x308>)
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	4604      	mov	r4, r0
 8009118:	460d      	mov	r5, r1
 800911a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800911e:	f7f7 fa3f 	bl	80005a0 <__aeabi_dmul>
 8009122:	4642      	mov	r2, r8
 8009124:	464b      	mov	r3, r9
 8009126:	f7f7 f885 	bl	8000234 <__adddf3>
 800912a:	4602      	mov	r2, r0
 800912c:	460b      	mov	r3, r1
 800912e:	4630      	mov	r0, r6
 8009130:	4639      	mov	r1, r7
 8009132:	f7f7 f87d 	bl	8000230 <__aeabi_dsub>
 8009136:	4652      	mov	r2, sl
 8009138:	465b      	mov	r3, fp
 800913a:	f7f7 f879 	bl	8000230 <__aeabi_dsub>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4620      	mov	r0, r4
 8009144:	4629      	mov	r1, r5
 8009146:	e7d9      	b.n	80090fc <__ieee754_log+0x26c>
 8009148:	4602      	mov	r2, r0
 800914a:	460b      	mov	r3, r1
 800914c:	4650      	mov	r0, sl
 800914e:	4659      	mov	r1, fp
 8009150:	f7f7 f86e 	bl	8000230 <__aeabi_dsub>
 8009154:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009158:	f7f7 fa22 	bl	80005a0 <__aeabi_dmul>
 800915c:	4606      	mov	r6, r0
 800915e:	460f      	mov	r7, r1
 8009160:	2c00      	cmp	r4, #0
 8009162:	f43f af25 	beq.w	8008fb0 <__ieee754_log+0x120>
 8009166:	a30a      	add	r3, pc, #40	@ (adr r3, 8009190 <__ieee754_log+0x300>)
 8009168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800916c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009170:	f7f7 fa16 	bl	80005a0 <__aeabi_dmul>
 8009174:	a308      	add	r3, pc, #32	@ (adr r3, 8009198 <__ieee754_log+0x308>)
 8009176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917a:	4604      	mov	r4, r0
 800917c:	460d      	mov	r5, r1
 800917e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009182:	e729      	b.n	8008fd8 <__ieee754_log+0x148>
 8009184:	2000      	movs	r0, #0
 8009186:	2100      	movs	r1, #0
 8009188:	e695      	b.n	8008eb6 <__ieee754_log+0x26>
 800918a:	bf00      	nop
 800918c:	f3af 8000 	nop.w
 8009190:	fee00000 	.word	0xfee00000
 8009194:	3fe62e42 	.word	0x3fe62e42
 8009198:	35793c76 	.word	0x35793c76
 800919c:	3dea39ef 	.word	0x3dea39ef
 80091a0:	55555555 	.word	0x55555555
 80091a4:	3fd55555 	.word	0x3fd55555
 80091a8:	df3e5244 	.word	0xdf3e5244
 80091ac:	3fc2f112 	.word	0x3fc2f112
 80091b0:	96cb03de 	.word	0x96cb03de
 80091b4:	3fc74664 	.word	0x3fc74664
 80091b8:	94229359 	.word	0x94229359
 80091bc:	3fd24924 	.word	0x3fd24924
 80091c0:	55555593 	.word	0x55555593
 80091c4:	3fe55555 	.word	0x3fe55555
 80091c8:	d078c69f 	.word	0xd078c69f
 80091cc:	3fc39a09 	.word	0x3fc39a09
 80091d0:	1d8e78af 	.word	0x1d8e78af
 80091d4:	3fcc71c5 	.word	0x3fcc71c5
 80091d8:	9997fa04 	.word	0x9997fa04
 80091dc:	3fd99999 	.word	0x3fd99999
 80091e0:	c3500000 	.word	0xc3500000
 80091e4:	43500000 	.word	0x43500000
 80091e8:	7fefffff 	.word	0x7fefffff
 80091ec:	3ff00000 	.word	0x3ff00000
 80091f0:	3fe00000 	.word	0x3fe00000

080091f4 <_init>:
 80091f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091f6:	bf00      	nop
 80091f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091fa:	bc08      	pop	{r3}
 80091fc:	469e      	mov	lr, r3
 80091fe:	4770      	bx	lr

08009200 <_fini>:
 8009200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009202:	bf00      	nop
 8009204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009206:	bc08      	pop	{r3}
 8009208:	469e      	mov	lr, r3
 800920a:	4770      	bx	lr
