Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 15 22:06:13 2019
| Host         : Lenovo-XiaoXin-CHAO7000 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                25855        0.035        0.000                      0                25855        3.750        0.000                       0                  9016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.162        0.000                      0                25855        0.035        0.000                      0                25855        3.750        0.000                       0                  9016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 2.730ns (34.133%)  route 5.268ns (65.867%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.679 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.296     8.975    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[9]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.301     9.276 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_3__6/O
                         net (fo=8, routed)           1.773    11.049    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[11]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 2.694ns (33.771%)  route 5.283ns (66.229%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.637 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/O[3]
                         net (fo=2, routed)           0.344     8.981    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[6]
    SLICE_X13Y7          LUT3 (Prop_lut3_I2_O)        0.307     9.288 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_6__6/O
                         net (fo=8, routed)           1.740    11.028    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[8]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.934ns  (logic 2.700ns (34.032%)  route 5.234ns (65.968%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.655 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.454     9.110    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[7]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.295     9.405 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_5__6/O
                         net (fo=8, routed)           1.580    10.985    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 2.730ns (34.667%)  route 5.145ns (65.333%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.679 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.296     8.975    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[9]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.301     9.276 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_3__6/O
                         net (fo=8, routed)           1.650    10.926    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.528    12.707    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.216    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 2.613ns (33.394%)  route 5.212ns (66.606%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.562 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/O[2]
                         net (fo=2, routed)           0.341     8.904    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[5]
    SLICE_X13Y7          LUT3 (Prop_lut3_I2_O)        0.301     9.205 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_7__6/O
                         net (fo=8, routed)           1.671    10.876    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[7]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 2.699ns (34.583%)  route 5.106ns (65.417%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.643 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/O[1]
                         net (fo=2, routed)           0.300     8.943    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[4]
    SLICE_X13Y7          LUT3 (Prop_lut3_I2_O)        0.306     9.249 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_8__6/O
                         net (fo=8, routed)           1.606    10.856    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[6]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.809ns  (logic 2.694ns (34.498%)  route 5.115ns (65.502%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.637 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/O[3]
                         net (fo=2, routed)           0.344     8.981    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[6]
    SLICE_X13Y7          LUT3 (Prop_lut3_I2_O)        0.307     9.288 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_6__6/O
                         net (fo=8, routed)           1.572    10.860    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[8]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.528    12.707    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.216    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 2.816ns (36.359%)  route 4.929ns (63.641%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.760 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.295     9.055    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[8]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.306     9.361 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_4__6/O
                         net (fo=8, routed)           1.435    10.796    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[10]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.523    12.702    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.211    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 2.700ns (34.701%)  route 5.081ns (65.299%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.655 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.454     9.110    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[7]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.295     9.405 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_5__6/O
                         net (fo=8, routed)           1.427    10.832    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[9]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.606    12.785    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.230    13.014    
                         clock uncertainty           -0.154    12.860    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.294    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_0_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 2.816ns (36.632%)  route 4.871ns (63.368%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.757     3.051    design_1_i/yolo_max_pool_top_0/inst/ap_clk
    SLICE_X13Y5          FDRE                                         r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.419     3.470 r  design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460_reg[0]/Q
                         net (fo=41, routed)          1.205     4.675    design_1_i/yolo_max_pool_top_0/inst/or_ln209_1_reg_2460
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.325     5.000 f  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23/O
                         net (fo=1, routed)           0.165     5.165    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_23_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.328     5.493 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21/O
                         net (fo=5, routed)           0.469     5.962    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_21_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I4_O)        0.124     6.086 r  design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10/O
                         net (fo=2, routed)           0.738     6.824    design_1_i/yolo_max_pool_top_0/inst/select_ln209_35_reg_2587[0]_i_10_n_0
    SLICE_X10Y6          LUT5 (Prop_lut5_I4_O)        0.153     6.977 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7/O
                         net (fo=3, routed)           0.622     7.599    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_7_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.331     7.930 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2/O
                         net (fo=1, routed)           0.000     7.930    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611[2]_i_2_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.306 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[2]_i_1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.423 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.423    design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[5]_i_1_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.760 r  design_1_i/yolo_max_pool_top_0/inst/sext_ln203_reg_2611_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.295     9.055    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_1[8]
    SLICE_X13Y8          LUT3 (Prop_lut3_I2_O)        0.306     9.361 r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0_i_4__6/O
                         net (fo=8, routed)           1.377    10.738    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/addr0[10]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        1.528    12.707    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ap_clk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.230    12.936    
                         clock uncertainty           -0.154    12.782    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    12.216    design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         12.216    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.576     0.912    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X55Y55         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.217     1.270    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X54Y55         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.845     1.211    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X54Y55         RAMS32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.286     0.925    
    SLICE_X54Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.235    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.590     0.926    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y46         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.858     1.224    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y46         RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.672%)  route 0.221ns (63.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.549     0.885    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X49Y26         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[8]/Q
                         net (fo=1, routed)           0.221     1.234    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0[8]
    SLICE_X50Y25         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9017, routed)        0.809     1.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y25         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y0    design_1_i/yolo_max_pool_top_0/inst/mul_ln209_5_reg_2304_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y0    design_1_i/yolo_max_pool_top_0/inst/mul_ln209_3_reg_2260_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_1_va_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_2_va_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   design_1_i/yolo_max_pool_top_0/inst/line_buff_group_3_va_1_U/yolo_max_pool_top_line_buff_group_0_va_ram_U/ram_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y50  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y50  design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y38  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y39  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK



