$date
	Thu Nov  2 14:13:28 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_ALU_Control $end
$var wire 3 ! ALU_Cnt [2:0] $end
$upscope $end
$scope module test_ALU_Control $end
$var reg 2 " ALUOp [1:0] $end
$upscope $end
$scope module test_ALU_Control $end
$var reg 4 # Opcode [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bx "
bx !
$end
#50000
b0 !
b10 "
#110000
b1 !
b1 "
#180000
b0 !
b10 "
#260000
b0 "
b10 #
#350000
b1 !
b11 #
#450000
b10 !
b100 #
#560000
b11 !
b101 #
#680000
b100 !
b110 #
#810000
b101 !
b111 #
#950000
b110 !
b1000 #
#1100000
b111 !
b1001 #
#1400000
