#10 address = 0; // set the row to 1
22 #10 datain = 23;
23 #10 rw = 0; // set the rw to 0
24 #10 address = 1; // set the row to //////////testbench file**************//

module SRAM_V_tb ();
reg i_clk ;
reg [7:0] d_in ;
reg rw ;
reg clr_n ;
reg en ;
reg [9:0] addr_in ;
wire [7:0] data_out ;

///////instantiation of top module /////////
SRAM_V DUT 
	   (
      d_in , 
		i_clk , 
		rw , 
		en , 
		clr_n  , 
		addr_in , 
	   data_out ) ;
	initial
    begin
	  i_clk = 1'b0 ;
	 clr_n = 1'b0 ;
	en = 1'b0 ;
   end
 

always #5 i_clk = ~i_clk ;



initial
   begin

  #3 clr_n = 1'b1 ;
  #1 en = 1'b1 ;
  #2 rw = 1'b1 ;
 #10 addr_in = 0; // set the row to 1
22 #10 d_in = 8'b0100_1011;
23 #10 rw = 0; // set the rw to 0
24 #10 addr_in = 1; // set the row to 
  ////set rw ==1                 it should have written the data 75 at 0:1 address location///
  
  #2 rw = 1'b1 ;
  /* #10 address = 0; // set the row to 1
32 #10 datain = 47; // set the data to 47
33 #10 address = 2; // set the row to 2
34 #10 rw = 0; // set the rw to 0
 */
 
		