0.6
2018.3
Dec  7 2018
00:33:28
D:/Github/2019_FPGA_Design_Group5/test1/test1.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Github/2019_FPGA_Design_Group5/test1/test1.srcs/sources_1/imports/src/adder.v,1569050247,verilog,,D:/Github/2019_FPGA_Design_Group5/test1/test1.srcs/sources_1/imports/src/tb.v,,adder,,,,,,,,
D:/Github/2019_FPGA_Design_Group5/test1/test1.srcs/sources_1/imports/src/tb.v,1569050247,verilog,,,,tb,,,,,,,,
