

================================================================
== Vivado HLS Report for 'compute_pro_1'
================================================================
* Date:           Sun Apr 28 16:07:37 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |    ?|     ?|         ?|          -|          -|       ?|    no    |
        | + Loop 1.1  |    ?|     ?|         1|          -|          -|       ?|    no    |
        | + mloop     |   18|  1312| 18 ~ 328 |          -|          -|  1 ~ 4 |    no    |
        |  ++ nloop   |   10|   320|        10|          -|          -| 1 ~ 32 |    no    |
        +-------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     356|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      4|     197|     146|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     227|    -|
|Register         |        -|      -|     346|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      4|     543|     729|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |moblie_net_hadd_1bkb_U2945  |moblie_net_hadd_1bkb  |        0|      2|  106|  112|
    |moblie_net_hmul_1cud_U2946  |moblie_net_hmul_1cud  |        0|      2|   91|   34|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      4|  197|  146|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |input_regs_U   |compute_pro_1_inpcmv  |        1|  0|   0|    32|   16|     1|          512|
    |output_temp_U  |compute_pro_1_outcnw  |        1|  0|   0|     4|   16|     1|           64|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    36|   32|     2|          576|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tm_2_fu_366_p2    |     +    |      0|  0|  38|          31|           1|
    |tmp_40_fu_336_p2  |     +    |      0|  0|  39|          32|           6|
    |tn_2_fu_392_p2    |     +    |      0|  0|  15|           6|           1|
    |tmp_36_fu_298_p2  |     -    |      0|  0|  39|           3|          32|
    |tmp_37_fu_312_p2  |     -    |      0|  0|  39|          10|          32|
    |icmp_fu_351_p2    |   icmp   |      0|  0|  20|          23|           1|
    |tmp_38_fu_317_p2  |   icmp   |      0|  0|  20|          32|           6|
    |tmp_39_fu_331_p2  |   icmp   |      0|  0|  20|          32|           1|
    |tmp_42_fu_361_p2  |   icmp   |      0|  0|  20|          32|          32|
    |tmp_44_fu_372_p2  |   icmp   |      0|  0|  20|          31|           1|
    |tmp_45_fu_387_p2  |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    |mLoops_fu_304_p3  |  select  |      0|  0|  32|           1|           3|
    |nLoops_fu_323_p3  |  select  |      0|  0|  32|           1|           6|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 356|         267|         155|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  125|         27|    1|         27|
    |ap_done               |    9|          2|    1|          2|
    |grp_fu_272_p0         |   21|          4|   16|         64|
    |mac_dat_reg_248       |    9|          2|   16|         32|
    |output_buffer_V_din   |   15|          3|   16|         48|
    |output_temp_address1  |   15|          3|    2|          6|
    |output_temp_d1        |   15|          3|   16|         48|
    |tm_reg_236            |    9|          2|   31|         62|
    |tn_reg_260            |    9|          2|    6|         12|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  227|         48|  105|        301|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  26|   0|   26|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |icmp_reg_464              |   1|   0|    1|          0|
    |mLoops_reg_450            |  32|   0|   32|          0|
    |mac_dat_reg_248           |  16|   0|   16|          0|
    |mul_dat_reg_517           |  16|   0|   16|          0|
    |nLoops_reg_455            |  32|   0|   32|          0|
    |output_temp_addr_reg_491  |   2|   0|    2|          0|
    |output_temp_load_reg_527  |  16|   0|   16|          0|
    |tm_2_reg_471              |  31|   0|   31|          0|
    |tm_reg_236                |  31|   0|   31|          0|
    |tmp_1338_reg_445          |  32|   0|   32|          0|
    |tmp_1339_reg_437          |  32|   0|   32|          0|
    |tmp_1341_reg_502          |  16|   0|   16|          0|
    |tmp_1342_reg_497          |  16|   0|   16|          0|
    |tmp_39_reg_460            |   1|   0|    1|          0|
    |tmp_44_reg_476            |   1|   0|    1|          0|
    |tmp_49_reg_538            |  16|   0|   16|          0|
    |tmp_51_reg_532            |  16|   0|   16|          0|
    |tn_2_reg_486              |   6|   0|    6|          0|
    |tn_reg_260                |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 346|   0|  346|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  compute_pro.1  | return value |
|input_buffer_V_dout      |  in |   16|   ap_fifo  |  input_buffer_V |    pointer   |
|input_buffer_V_empty_n   |  in |    1|   ap_fifo  |  input_buffer_V |    pointer   |
|input_buffer_V_read      | out |    1|   ap_fifo  |  input_buffer_V |    pointer   |
|weight_buffer_V_dout     |  in |   16|   ap_fifo  | weight_buffer_V |    pointer   |
|weight_buffer_V_empty_n  |  in |    1|   ap_fifo  | weight_buffer_V |    pointer   |
|weight_buffer_V_read     | out |    1|   ap_fifo  | weight_buffer_V |    pointer   |
|beta_buffer_V_dout       |  in |   16|   ap_fifo  |  beta_buffer_V  |    pointer   |
|beta_buffer_V_empty_n    |  in |    1|   ap_fifo  |  beta_buffer_V  |    pointer   |
|beta_buffer_V_read       | out |    1|   ap_fifo  |  beta_buffer_V  |    pointer   |
|output_buffer_V_din      | out |   16|   ap_fifo  | output_buffer_V |    pointer   |
|output_buffer_V_full_n   |  in |    1|   ap_fifo  | output_buffer_V |    pointer   |
|output_buffer_V_write    | out |    1|   ap_fifo  | output_buffer_V |    pointer   |
|data_buffer_V_dout       |  in |    1|   ap_fifo  |  data_buffer_V  |    pointer   |
|data_buffer_V_empty_n    |  in |    1|   ap_fifo  |  data_buffer_V  |    pointer   |
|data_buffer_V_read       | out |    1|   ap_fifo  |  data_buffer_V  |    pointer   |
|result_buffer_V_din      | out |    1|   ap_fifo  | result_buffer_V |    pointer   |
|result_buffer_V_full_n   |  in |    1|   ap_fifo  | result_buffer_V |    pointer   |
|result_buffer_V_write    | out |    1|   ap_fifo  | result_buffer_V |    pointer   |
|data_m_V_dout            |  in |   32|   ap_fifo  |     data_m_V    |    pointer   |
|data_m_V_empty_n         |  in |    1|   ap_fifo  |     data_m_V    |    pointer   |
|data_m_V_read            | out |    1|   ap_fifo  |     data_m_V    |    pointer   |
|data_n_V_dout            |  in |   32|   ap_fifo  |     data_n_V    |    pointer   |
|data_n_V_empty_n         |  in |    1|   ap_fifo  |     data_n_V    |    pointer   |
|data_n_V_read            | out |    1|   ap_fifo  |     data_n_V    |    pointer   |
|result_m_V_din           | out |   32|   ap_fifo  |    result_m_V   |    pointer   |
|result_m_V_full_n        |  in |    1|   ap_fifo  |    result_m_V   |    pointer   |
|result_m_V_write         | out |    1|   ap_fifo  |    result_m_V   |    pointer   |
|result_n_V_din           | out |   32|   ap_fifo  |    result_n_V   |    pointer   |
|result_n_V_full_n        |  in |    1|   ap_fifo  |    result_n_V   |    pointer   |
|result_n_V_write         | out |    1|   ap_fifo  |    result_n_V   |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

