# RISC_V_32_BIT_AT
A Verilog-based single-cycle RISC-V processor implementing the RV32I instruction set. Features include ALU, control unit, register file, and memory modules. Designed for educational purposes to demonstrate instruction fetch, decode, execute, memory access, and write-back in one cycle.
