vhdl xil_defaultlib  \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_0/sim/design_ocr_axi_gpio_0_0.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_1_0/sim/design_ocr_axi_gpio_1_0.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_2_0/sim/design_ocr_axi_gpio_2_0.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_1/sim/design_ocr_axi_gpio_0_1.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_0/sim/design_ocr_axi_gpio_out1_0.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_1/sim/design_ocr_axi_gpio_out1_1.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_out1_2/sim/design_ocr_axi_gpio_out1_2.vhd" \
"../../../bd/design_ocr/ip/design_ocr_axi_gpio_0_2/sim/design_ocr_axi_gpio_0_2.vhd" \
"../../../bd/design_ocr/ip/design_ocr_rst_ps7_0_100M_0/sim/design_ocr_rst_ps7_0_100M_0.vhd" \

nosort
