[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18795       tick       1964036        806173        761792       1964036 
      2  18795       tick       4855819       2197194       2178838       4855819 
      3  18795       tick       4845579       2196199       2177734       4845579 
      4  18795       tick       4838684       2191595       2163398       4838684 
      5  18795       tick       4827408       2185787       2146789       4827408 
      6  18795       tick       4811989       2180904       2144146       4811989 
      7  18795       tick       4841613       2194741       2175492       4841613 
      8  18795       tick       4848196       2194523       2177641       4848196 
      9  18795       tick       4851121       2197750       2182358       4851121 
     10  18795       tick       4847695       2197081       2178622       4847695 
     11  18795       tick       4837034       2192529       2170633       4837034 
     12  18795       tick       4848339       2195181       2173515       4848339 
     13  18795       tick       4843628       2196067       2180454       4843628 
     14  18795       tick       4842284       2193010       2169947       4842284 
     15  18795       tick       4846295       2196508       2180083       4846295 
     16  18795       tick       4849147       2195312       2174696       4849147 
     17  18795       tick       4837926       2193070       2171162       4837926 
     18  18795       tick       4852075       2197363       2181555       4852075 
     19  18795       tick       4831702       2191824       2169188       4831702 
     20  18795       tick       4849993       2196143       2175151       4849993 
     21  18795       tick       4852281       2196355       2177040       4852281 
     22  18795       exit        924715        418807        413755        924715 
