

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Tue Dec  6 11:35:07 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_ctr_encrypt_Pipeline_1_fu_202                   |ctr_encrypt_Pipeline_1                   |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_ctr_encrypt_Pipeline_2_fu_211                   |ctr_encrypt_Pipeline_2                   |       14|       14|   0.140 us|  0.140 us|   14|   14|       no|
        |grp_aes_encrypt_block_fu_218                        |aes_encrypt_block                        |      192|      192|   1.920 us|  1.920 us|  192|  192|       no|
        |grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_227  |ctr_encrypt_Pipeline_loop_ctr_xor_block  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_ctr_encrypt_Pipeline_4_fu_234                   |ctr_encrypt_Pipeline_4                   |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    808|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     994|   3112|    0|
|Memory           |        0|    -|      32|      4|    0|
|Multiplexer      |        -|    -|       -|    731|    -|
|Register         |        -|    -|     673|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|    1699|   4655|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |grp_aes_encrypt_block_fu_218                        |aes_encrypt_block                        |        1|   0|  621|  2648|    0|
    |grp_ctr_encrypt_Pipeline_1_fu_202                   |ctr_encrypt_Pipeline_1                   |        0|   0|  206|   158|    0|
    |grp_ctr_encrypt_Pipeline_2_fu_211                   |ctr_encrypt_Pipeline_2                   |        0|   0|   11|    60|    0|
    |grp_ctr_encrypt_Pipeline_4_fu_234                   |ctr_encrypt_Pipeline_4                   |        0|   0|  144|   158|    0|
    |grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_227  |ctr_encrypt_Pipeline_loop_ctr_xor_block  |        0|   0|   12|    88|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        1|   0|  994|  3112|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |block_U        |aes_encrypt_block_temp_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |block_nonce_U  |ctr_encrypt_block_nonce_RAM_AUTO_1R1W  |        0|  16|   2|    0|    16|    8|     1|          128|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                       |        0|  32|   4|    0|    32|   16|     2|          256|
    +---------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_406_p2                |         +|   0|  0|  71|          64|           5|
    |add_ln24_1_fu_314_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln24_2_fu_319_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln24_3_fu_295_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln24_fu_284_p2                |         +|   0|  0|  71|          64|          64|
    |i_5_fu_401_p2                     |         +|   0|  0|  71|          64|           5|
    |ap_block_state11_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state25                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_275_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln23_fu_329_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln24_fu_289_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln25_fu_324_p2               |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln23_fu_341_p3             |    select|   0|  0|  64|           1|          64|
    |select_ln24_fu_306_p3             |    select|   0|  0|  32|           1|          32|
    |xor_ln23_1_fu_335_p2              |       xor|   0|  0|  64|          64|           2|
    |xor_ln23_fu_250_p2                |       xor|   0|  0|  64|          64|           2|
    |xor_ln24_1_fu_300_p2              |       xor|   0|  0|  32|           2|          32|
    |xor_ln24_fu_256_p2                |       xor|   0|  0|  32|          32|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 808|         777|         513|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  117|         26|    1|         26|
    |ap_done                 |    9|          2|    1|          2|
    |block_address0          |   20|          4|    4|         16|
    |block_ce0               |   20|          4|    1|          4|
    |block_ce1               |    9|          2|    1|          2|
    |block_d0                |   14|          3|    8|         24|
    |block_nonce_address0    |   31|          6|    4|         24|
    |block_nonce_address1    |   20|          4|    4|         16|
    |block_nonce_ce0         |   25|          5|    1|          5|
    |block_nonce_ce1         |   14|          3|    1|          3|
    |block_nonce_d0          |   25|          5|    8|         40|
    |block_nonce_d1          |   20|          4|    8|         32|
    |block_nonce_we0         |   20|          4|    1|          4|
    |block_nonce_we1         |   14|          3|    1|          3|
    |block_we0               |   14|          3|    1|          3|
    |ciphertext_blk_n        |    9|          2|    1|          2|
    |gmem_blk_n_AR           |    9|          2|    1|          2|
    |gmem_blk_n_AW           |    9|          2|    1|          2|
    |gmem_blk_n_B            |    9|          2|    1|          2|
    |i_fu_102                |    9|          2|   64|        128|
    |icmp_ln25_pr_reg_190    |    9|          2|    1|          2|
    |indvars_iv6_fu_106      |    9|          2|   64|        128|
    |m_axi_gmem_ARADDR       |   14|          3|   64|        192|
    |m_axi_gmem_ARBURST      |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE      |    9|          2|    4|          8|
    |m_axi_gmem_ARID         |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN        |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK       |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT       |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS        |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION     |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE       |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER       |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID      |   14|          3|    1|          3|
    |m_axi_gmem_AWADDR       |   14|          3|   64|        192|
    |m_axi_gmem_AWBURST      |    9|          2|    2|          4|
    |m_axi_gmem_AWCACHE      |    9|          2|    4|          8|
    |m_axi_gmem_AWID         |    9|          2|    1|          2|
    |m_axi_gmem_AWLEN        |   14|          3|   32|         96|
    |m_axi_gmem_AWLOCK       |    9|          2|    2|          4|
    |m_axi_gmem_AWPROT       |    9|          2|    3|          6|
    |m_axi_gmem_AWQOS        |    9|          2|    4|          8|
    |m_axi_gmem_AWREGION     |    9|          2|    4|          8|
    |m_axi_gmem_AWSIZE       |    9|          2|    3|          6|
    |m_axi_gmem_AWUSER       |    9|          2|    1|          2|
    |m_axi_gmem_AWVALID      |   14|          3|    1|          3|
    |m_axi_gmem_BREADY       |   14|          3|    1|          3|
    |m_axi_gmem_RREADY       |    9|          2|    1|          2|
    |m_axi_gmem_WVALID       |    9|          2|    1|          2|
    |plaintext_blk_n         |    9|          2|    1|          2|
    |plaintext_length_blk_n  |    9|          2|    1|          2|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  731|        157|  425|       1159|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_494                                               |  64|   0|   64|          0|
    |add_ln24_2_reg_500                                               |  64|   0|   64|          0|
    |ap_CS_fsm                                                        |  25|   0|   25|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |ciphertext_read_reg_436                                          |  64|   0|   64|          0|
    |grp_aes_encrypt_block_fu_218_ap_start_reg                        |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_1_fu_202_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_2_fu_211_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_4_fu_234_ap_start_reg                   |   1|   0|    1|          0|
    |grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_102                                                         |  64|   0|   64|          0|
    |icmp_ln25_pr_reg_190                                             |   1|   0|    1|          0|
    |icmp_ln25_reg_506                                                |   1|   0|    1|          0|
    |indvars_iv6_fu_106                                               |  64|   0|   64|          0|
    |plaintext_length_read_reg_446                                    |  64|   0|   64|          0|
    |plaintext_read_reg_441                                           |  64|   0|   64|          0|
    |select_ln23_reg_511                                              |  64|   0|   64|          0|
    |select_ln24_reg_488                                              |  32|   0|   32|          0|
    |xor_ln23_reg_472                                                 |  64|   0|   64|          0|
    |xor_ln24_reg_477                                                 |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 673|   0|  673|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|          ctr_encrypt|  return value|
|this_nonce_address0              |  out|    4|   ap_memory|           this_nonce|         array|
|this_nonce_ce0                   |  out|    1|   ap_memory|           this_nonce|         array|
|this_nonce_q0                    |   in|    8|   ap_memory|           this_nonce|         array|
|pynqrypt_round_keys_address0     |  out|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce0          |  out|    1|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_q0           |   in|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_address1     |  out|    8|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_ce1          |  out|    1|   ap_memory|  pynqrypt_round_keys|         array|
|pynqrypt_round_keys_q1           |   in|    8|   ap_memory|  pynqrypt_round_keys|         array|
|plaintext_length_dout            |   in|   64|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_num_data_valid  |   in|    3|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_fifo_cap        |   in|    3|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_empty_n         |   in|    1|     ap_fifo|     plaintext_length|       pointer|
|plaintext_length_read            |  out|    1|     ap_fifo|     plaintext_length|       pointer|
|m_axi_gmem_AWVALID               |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY               |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR                |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID                  |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN                 |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST               |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK                |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE               |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS                 |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION              |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA                 |  out|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WID                   |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER                 |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID               |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY               |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR                |  out|   64|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID                  |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN                 |  out|   32|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST               |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK                |  out|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE               |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT                |  out|    3|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS                 |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION              |  out|    4|       m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA                 |   in|    8|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST                 |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RID                   |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RFIFONUM              |   in|   11|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER                 |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP                 |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID                |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY                |  out|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP                 |   in|    2|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BID                   |   in|    1|       m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER                 |   in|    1|       m_axi|                 gmem|       pointer|
|plaintext_dout                   |   in|   64|     ap_fifo|            plaintext|       pointer|
|plaintext_num_data_valid         |   in|    3|     ap_fifo|            plaintext|       pointer|
|plaintext_fifo_cap               |   in|    3|     ap_fifo|            plaintext|       pointer|
|plaintext_empty_n                |   in|    1|     ap_fifo|            plaintext|       pointer|
|plaintext_read                   |  out|    1|     ap_fifo|            plaintext|       pointer|
|ciphertext_dout                  |   in|   64|     ap_fifo|           ciphertext|       pointer|
|ciphertext_num_data_valid        |   in|    3|     ap_fifo|           ciphertext|       pointer|
|ciphertext_fifo_cap              |   in|    3|     ap_fifo|           ciphertext|       pointer|
|ciphertext_empty_n               |   in|    1|     ap_fifo|           ciphertext|       pointer|
|ciphertext_read                  |  out|    1|     ap_fifo|           ciphertext|       pointer|
+---------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 25 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv6 = alloca i32 1"   --->   Operation 27 'alloca' 'indvars_iv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 29 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext"   --->   Operation 31 'read' 'plaintext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext_length"   --->   Operation 33 'read' 'plaintext_length_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16384, void @empty_11, void @empty_3, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 35 'alloca' 'block_nonce' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (2.32ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 36 'alloca' 'block' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 37 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 38 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 39 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 40 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 41 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln23 = xor i64 %plaintext_length_read, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 42 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln24 = xor i32 %trunc_ln23, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 43 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %xor_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 44 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 0, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 45 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 46 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_4 = load i64 %i" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 47 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.77ns)   --->   "%icmp_ln23_1 = icmp_ult  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 48 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %for.end.loopexit, void %for.body.split" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 49 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 50 'trunc' 'trunc_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %i_4, i64 %xor_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 51 'add' 'add_ln24' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.77ns)   --->   "%icmp_ln24 = icmp_ugt  i64 %add_ln24, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 52 'icmp' 'icmp_ln24' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln24_3 = add i32 %trunc_ln24, i32 %xor_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 53 'add' 'add_ln24_3' <Predicate = (icmp_ln23_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln24_1 = xor i32 %add_ln24_3, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 54 'xor' 'xor_ln24_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %icmp_ln24, i32 %xor_ln24_1, i32 16" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 55 'select' 'select_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (3.52ns)   --->   "%add_ln24_1 = add i64 %ciphertext_read, i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 56 'add' 'add_ln24_1' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln24_2 = add i64 %plaintext_read, i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 57 'add' 'add_ln24_2' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_ne  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 58 'icmp' 'icmp_ln25' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 59 'ret' 'ret_ln31' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%indvars_iv6_load_1 = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 60 'load' 'indvars_iv6_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.77ns)   --->   "%icmp_ln23 = icmp_ugt  i64 %indvars_iv6_load_1, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%xor_ln23_1 = xor i64 %indvars_iv6_load_1, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 62 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %icmp_ln23, i64 %xor_ln23_1, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 63 'select' 'select_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 64 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %post-loop-memcpy-expansion1, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 65 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln24_2" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 67 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 67 'readreq' 'empty' <Predicate = (icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 69 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 71 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 73 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 74 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 75 'call' 'call_ln24' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>
ST_11 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 28, i32 35" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 79 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 %trunc_ln2, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 20, i32 27" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 81 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 %trunc_ln3, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 82 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 12, i32 19" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 83 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln39 = store i8 %trunc_ln4, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 84 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 85 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %trunc_ln5, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %aes_sbox2" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 87 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %aes_sbox2" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 88 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 89 [2/2] (4.36ns)   --->   "%call_ln23 = call void @ctr_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 89 'call' 'call_ln23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%icmp_ln25_pr = phi i1 0, void %for.body.split, i1 %icmp_ln25, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 90 'phi' 'icmp_ln25_pr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln23 = call void @ctr_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 91 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln25_pr, void %for.inc, void %loop-memcpy-expansion.preheader" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 92 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln24_1" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (7.30ns)   --->   "%empty_31 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_1, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 94 'writereq' 'empty_31' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 95 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 96 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 97 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 97 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 98 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 98 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 99 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 99 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 100 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 100 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 101 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 101 'writeresp' 'empty_32' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 102 'br' 'br_ln23' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv6_load = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 103 'load' 'indvars_iv6_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 104 [1/1] (3.52ns)   --->   "%i_5 = add i64 %i_4, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 104 'add' 'i_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %indvars_iv6_load, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 105 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 106 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %i_5, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 107 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 108 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_nonce]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pynqrypt_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ plaintext_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ plaintext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ciphertext]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ aes_sbox2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca       ) [ 01111111111111111111111111]
indvars_iv6           (alloca       ) [ 01111111111111111111111111]
specinterface_ln0     (specinterface) [ 00000000000000000000000000]
ciphertext_read       (read         ) [ 00111111111111111111111111]
specinterface_ln0     (specinterface) [ 00000000000000000000000000]
plaintext_read        (read         ) [ 00111111111111111111111111]
specinterface_ln0     (specinterface) [ 00000000000000000000000000]
plaintext_length_read (read         ) [ 00111111111111111111111111]
specinterface_ln0     (specinterface) [ 00000000000000000000000000]
block_nonce           (alloca       ) [ 00111111111111111111111111]
block                 (alloca       ) [ 00111111111111111111111111]
block_nonce_addr      (getelementptr) [ 00111111111111111111111111]
block_nonce_addr_1    (getelementptr) [ 00111111111111111111111111]
block_nonce_addr_2    (getelementptr) [ 00111111111111111111111111]
block_nonce_addr_3    (getelementptr) [ 00111111111111111111111111]
trunc_ln23            (trunc        ) [ 00000000000000000000000000]
xor_ln23              (xor          ) [ 00111111111111111111111111]
xor_ln24              (xor          ) [ 00111111111111111111111111]
store_ln23            (store        ) [ 00000000000000000000000000]
store_ln23            (store        ) [ 00000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000]
i_4                   (load         ) [ 00011111111111111111111111]
icmp_ln23_1           (icmp         ) [ 00111111111111111111111111]
br_ln23               (br           ) [ 00000000000000000000000000]
trunc_ln24            (trunc        ) [ 00000000000000000000000000]
add_ln24              (add          ) [ 00000000000000000000000000]
icmp_ln24             (icmp         ) [ 00000000000000000000000000]
add_ln24_3            (add          ) [ 00000000000000000000000000]
xor_ln24_1            (xor          ) [ 00000000000000000000000000]
select_ln24           (select       ) [ 00011111111111111110000000]
add_ln24_1            (add          ) [ 00011111111111111111100000]
add_ln24_2            (add          ) [ 00011111111100000000000000]
icmp_ln25             (icmp         ) [ 00011111111111111110000000]
ret_ln31              (ret          ) [ 00000000000000000000000000]
indvars_iv6_load_1    (load         ) [ 00000000000000000000000000]
icmp_ln23             (icmp         ) [ 00000000000000000000000000]
xor_ln23_1            (xor          ) [ 00000000000000000000000000]
select_ln23           (select       ) [ 00001111111111111111100000]
specloopname_ln23     (specloopname ) [ 00000000000000000000000000]
br_ln25               (br           ) [ 00111111111111111111111111]
gmem_addr             (getelementptr) [ 00001111110000000000000000]
empty                 (readreq      ) [ 00000000000000000000000000]
call_ln24             (call         ) [ 00000000000000000000000000]
br_ln0                (br           ) [ 00111111111111111111111111]
call_ln0              (call         ) [ 00000000000000000000000000]
trunc_ln2             (partselect   ) [ 00000000000000000000000000]
store_ln37            (store        ) [ 00000000000000000000000000]
trunc_ln3             (partselect   ) [ 00000000000000000000000000]
store_ln38            (store        ) [ 00000000000000000000000000]
trunc_ln4             (partselect   ) [ 00000000000000000000000000]
store_ln39            (store        ) [ 00000000000000000000000000]
trunc_ln5             (partselect   ) [ 00000000000000000000000000]
store_ln40            (store        ) [ 00000000000000000000000000]
call_ln27             (call         ) [ 00000000000000000000000000]
icmp_ln25_pr          (phi          ) [ 00111111111111111111111111]
call_ln23             (call         ) [ 00000000000000000000000000]
br_ln29               (br           ) [ 00000000000000000000000000]
gmem_addr_1           (getelementptr) [ 00000000000000000001111111]
empty_31              (writereq     ) [ 00000000000000000000000000]
call_ln24             (call         ) [ 00000000000000000000000000]
empty_32              (writeresp    ) [ 00000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000]
indvars_iv6_load      (load         ) [ 00000000000000000000000000]
i_5                   (add          ) [ 00000000000000000000000000]
add_ln23              (add          ) [ 00000000000000000000000000]
store_ln23            (store        ) [ 00000000000000000000000000]
store_ln23            (store        ) [ 00000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_nonce">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_nonce"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pynqrypt_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_round_keys"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plaintext_length">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="aes_sbox2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_sbox2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_loop_ctr_xor_block"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctr_encrypt_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvars_iv6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="block_nonce_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_nonce/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="block_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ciphertext_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="plaintext_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="plaintext_length_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_readreq_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="16"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_31/18 empty_32/21 "/>
</bind>
</comp>

<comp id="149" class="1004" name="block_nonce_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="block_nonce_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_1/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="block_nonce_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="block_nonce_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_3/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="12"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="0" index="2" bw="0" slack="12"/>
<pin id="186" dir="0" index="4" bw="4" slack="0"/>
<pin id="187" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="189" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/13 store_ln38/13 store_ln39/14 store_ln40/14 "/>
</bind>
</comp>

<comp id="190" class="1005" name="icmp_ln25_pr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="7"/>
<pin id="192" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln25_pr (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln25_pr_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="15"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="1" slack="16"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln25_pr/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_ctr_encrypt_Pipeline_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="64" slack="8"/>
<pin id="206" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="4" bw="64" slack="7"/>
<pin id="208" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_ctr_encrypt_Pipeline_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_aes_encrypt_block_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="3" bw="8" slack="0"/>
<pin id="223" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="14"/>
<pin id="230" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/17 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_ctr_encrypt_Pipeline_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="64" slack="17"/>
<pin id="238" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="64" slack="16"/>
<pin id="240" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/19 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="2"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv6_load_1/3 indvars_iv6_load/25 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln23_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln23_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xor_ln24_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln23_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln23_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_4_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln23_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln24_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln24_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="0" index="1" bw="64" slack="1"/>
<pin id="287" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln24_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln24_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln24_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln24_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln24_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln24_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln25_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln23_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln23_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_1/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln23_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="1" index="3" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="gmem_addr_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="1"/>
<pin id="352" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="0" index="3" bw="7" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/13 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/13 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln4_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="6" slack="0"/>
<pin id="380" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="4" slack="0"/>
<pin id="389" dir="0" index="3" bw="5" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/14 "/>
</bind>
</comp>

<comp id="395" class="1004" name="gmem_addr_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="16"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="403" dir="0" index="1" bw="6" slack="0"/>
<pin id="404" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/25 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln23_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="0"/>
<pin id="408" dir="0" index="1" bw="6" slack="0"/>
<pin id="409" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/25 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln23_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="24"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/25 "/>
</bind>
</comp>

<comp id="417" class="1004" name="store_ln23_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="24"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/25 "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="429" class="1005" name="indvars_iv6_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv6 "/>
</bind>
</comp>

<comp id="436" class="1005" name="ciphertext_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="441" class="1005" name="plaintext_read_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="64" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="plaintext_length_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="1"/>
<pin id="448" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_length_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="block_nonce_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="12"/>
<pin id="454" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="block_nonce_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="block_nonce_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="12"/>
<pin id="459" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="block_nonce_addr_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="block_nonce_addr_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="13"/>
<pin id="464" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr_2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="block_nonce_addr_3_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="13"/>
<pin id="469" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr_3 "/>
</bind>
</comp>

<comp id="472" class="1005" name="xor_ln23_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln23 "/>
</bind>
</comp>

<comp id="477" class="1005" name="xor_ln24_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln24 "/>
</bind>
</comp>

<comp id="488" class="1005" name="select_ln24_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="494" class="1005" name="add_ln24_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="16"/>
<pin id="496" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln24_2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="1"/>
<pin id="502" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="icmp_ln25_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="511" class="1005" name="select_ln23_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="7"/>
<pin id="513" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="518" class="1005" name="gmem_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="gmem_addr_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="3"/>
<pin id="525" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="96" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="110" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="110" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="110" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="110" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="90" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="98" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="249"><net_src comp="130" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="130" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="56" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="246" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="272" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="272" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="58" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="280" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="289" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="272" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="272" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="272" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="243" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="243" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="56" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="329" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="6" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="349" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="76" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="364"><net_src comp="355" pin="4"/><net_sink comp="181" pin=4"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="374"><net_src comp="365" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="384"><net_src comp="375" pin="4"/><net_sink comp="181" pin=4"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="86" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="88" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="394"><net_src comp="385" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="399"><net_src comp="6" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="395" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="243" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="60" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="401" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="102" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="432"><net_src comp="106" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="439"><net_src comp="118" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="444"><net_src comp="124" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="449"><net_src comp="130" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="455"><net_src comp="149" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="460"><net_src comp="157" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="465"><net_src comp="165" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="470"><net_src comp="173" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="475"><net_src comp="250" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="480"><net_src comp="256" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="491"><net_src comp="306" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="497"><net_src comp="314" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="503"><net_src comp="319" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="509"><net_src comp="324" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="514"><net_src comp="341" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="517"><net_src comp="511" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="521"><net_src comp="349" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="526"><net_src comp="395" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="142" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {18 19 20 21 22 23 24 25 }
	Port: aes_sbox2 | {}
 - Input state : 
	Port: ctr_encrypt : this_nonce | {11 12 }
	Port: ctr_encrypt : pynqrypt_round_keys | {15 16 }
	Port: ctr_encrypt : plaintext_length | {1 }
	Port: ctr_encrypt : gmem | {3 4 5 6 7 8 9 10 11 }
	Port: ctr_encrypt : plaintext | {1 }
	Port: ctr_encrypt : ciphertext | {1 }
	Port: ctr_encrypt : aes_sbox2 | {15 16 }
  - Chain level:
	State 1
		block_nonce_addr : 1
		block_nonce_addr_1 : 1
		block_nonce_addr_2 : 1
		block_nonce_addr_3 : 1
		xor_ln24 : 1
		store_ln23 : 1
	State 2
		icmp_ln23_1 : 1
		br_ln23 : 2
		trunc_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 2
		add_ln24_3 : 2
		xor_ln24_1 : 3
		select_ln24 : 3
		add_ln24_1 : 1
		add_ln24_2 : 1
		icmp_ln25 : 1
	State 3
		icmp_ln23 : 1
		xor_ln23_1 : 1
		select_ln23 : 1
		empty : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln37 : 1
		store_ln38 : 1
	State 14
		store_ln39 : 1
		store_ln40 : 1
	State 15
	State 16
	State 17
	State 18
		br_ln29 : 1
		empty_31 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		add_ln23 : 1
		store_ln23 : 2
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_ctr_encrypt_Pipeline_1_fu_202         |    0    |    0    |   329   |   100   |    0    |
|          |          grp_ctr_encrypt_Pipeline_2_fu_211         |    0    |  1.588  |    72   |    31   |    0    |
|   call   |            grp_aes_encrypt_block_fu_218            |    0    | 51.3798 |   1585  |   2381  |    0    |
|          | grp_ctr_encrypt_Pipeline_loop_ctr_xor_block_fu_227 |    0    |  3.176  |    13   |    68   |    0    |
|          |          grp_ctr_encrypt_Pipeline_4_fu_234         |    0    |  1.588  |   277   |   109   |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   add_ln24_fu_284                  |    0    |    0    |    0    |    71   |    0    |
|          |                  add_ln24_3_fu_295                 |    0    |    0    |    0    |    39   |    0    |
|    add   |                  add_ln24_1_fu_314                 |    0    |    0    |    0    |    71   |    0    |
|          |                  add_ln24_2_fu_319                 |    0    |    0    |    0    |    71   |    0    |
|          |                     i_5_fu_401                     |    0    |    0    |    0    |    71   |    0    |
|          |                   add_ln23_fu_406                  |    0    |    0    |    0    |    71   |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |                   xor_ln23_fu_250                  |    0    |    0    |    0    |    64   |    0    |
|    xor   |                   xor_ln24_fu_256                  |    0    |    0    |    0    |    32   |    0    |
|          |                  xor_ln24_1_fu_300                 |    0    |    0    |    0    |    32   |    0    |
|          |                  xor_ln23_1_fu_335                 |    0    |    0    |    0    |    64   |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 icmp_ln23_1_fu_275                 |    0    |    0    |    0    |    29   |    0    |
|   icmp   |                  icmp_ln24_fu_289                  |    0    |    0    |    0    |    29   |    0    |
|          |                  icmp_ln25_fu_324                  |    0    |    0    |    0    |    29   |    0    |
|          |                  icmp_ln23_fu_329                  |    0    |    0    |    0    |    29   |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|  select  |                 select_ln24_fu_306                 |    0    |    0    |    0    |    32   |    0    |
|          |                 select_ln23_fu_341                 |    0    |    0    |    0    |    64   |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |             ciphertext_read_read_fu_118            |    0    |    0    |    0    |    0    |    0    |
|   read   |             plaintext_read_read_fu_124             |    0    |    0    |    0    |    0    |    0    |
|          |          plaintext_length_read_read_fu_130         |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                 grp_readreq_fu_136                 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                grp_writeresp_fu_142                |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln23_fu_246                 |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln24_fu_280                 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  trunc_ln2_fu_355                  |    0    |    0    |    0    |    0    |    0    |
|partselect|                  trunc_ln3_fu_365                  |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln4_fu_375                  |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln5_fu_385                  |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                    |    0    | 57.7318 |   2276  |   3487  |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|   block   |    0   |   16   |    2   |    0   |
|block_nonce|    0   |   16   |    2   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   32   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_1_reg_494     |   64   |
|      add_ln24_2_reg_500     |   64   |
|  block_nonce_addr_1_reg_457 |    4   |
|  block_nonce_addr_2_reg_462 |    4   |
|  block_nonce_addr_3_reg_467 |    4   |
|   block_nonce_addr_reg_452  |    4   |
|   ciphertext_read_reg_436   |   64   |
|     gmem_addr_1_reg_523     |    8   |
|      gmem_addr_reg_518      |    8   |
|          i_reg_422          |   64   |
|     icmp_ln25_pr_reg_190    |    1   |
|      icmp_ln25_reg_506      |    1   |
|     indvars_iv6_reg_429     |   64   |
|plaintext_length_read_reg_446|   64   |
|    plaintext_read_reg_441   |   64   |
|     select_ln23_reg_511     |   64   |
|     select_ln24_reg_488     |   32   |
|       xor_ln23_reg_472      |   64   |
|       xor_ln24_reg_477      |   32   |
+-----------------------------+--------+
|            Total            |   674  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_136  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_142 |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_181  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_181  |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_181  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_181  |  p4  |   2  |   4  |    8   ||    9    |
| icmp_ln25_pr_reg_190 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   68   ||  12.704 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   57   |  2276  |  3487  |    0   |
|   Memory  |    0   |    -   |   32   |    4   |    0   |
|Multiplexer|    -   |   12   |    -   |   63   |    -   |
|  Register |    -   |    -   |   674  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   70   |  2982  |  3554  |    0   |
+-----------+--------+--------+--------+--------+--------+
