

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Thu Mar 14 10:22:29 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        axi_stream_tutorial
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1003|  1003|  1003|  1003|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1001|  1001|         3|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    231|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    402|
|Register         |        -|      -|     376|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     450|    737|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+-------------------+---------+-------+----+-----+
    |       Instance      |       Module      | BRAM_18K| DSP48E| FF | LUT |
    +---------------------+-------------------+---------+-------+----+-----+
    |doGain_CTRL_s_axi_U  |doGain_CTRL_s_axi  |        0|      0|  74|  104|
    +---------------------+-------------------+---------+-------+----+-----+
    |Total                |                   |        0|      0|  74|  104|
    +---------------------+-------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |valOut_data_V_fu_178_p2              |     *    |      3|  0|  20|          32|          32|
    |idx_1_fu_144_p2                      |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                   |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_138_p2                   |   icmp   |      0|  0|  13|          10|           6|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      3|  0| 231|         117|          90|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |idx_reg_127                    |   9|          2|   10|         20|
    |inStream_TDATA_blk_n           |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |   9|          2|   32|         64|
    |inStream_V_data_V_0_state      |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state      |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out     |   9|          2|    5|         10|
    |inStream_V_id_V_0_state        |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |inStream_V_keep_V_0_state      |  15|          3|    2|          6|
    |inStream_V_last_V_0_data_out   |   9|          2|    1|          2|
    |inStream_V_last_V_0_state      |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |inStream_V_strb_V_0_state      |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out   |   9|          2|    2|          4|
    |inStream_V_user_V_0_state      |  15|          3|    2|          6|
    |outStream_TDATA_blk_n          |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |   9|          2|   32|         64|
    |outStream_V_data_V_1_state     |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state     |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_out    |   9|          2|    5|         10|
    |outStream_V_id_V_1_state       |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |outStream_V_keep_V_1_state     |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   9|          2|    1|          2|
    |outStream_V_last_V_1_state     |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |outStream_V_strb_V_1_state     |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out  |   9|          2|    2|          4|
    |outStream_V_user_V_1_state     |  15|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 402|         84|  151|        332|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |exitcond_reg_188                |   1|   0|    1|          0|
    |exitcond_reg_188_pp0_iter1_reg  |   1|   0|    1|          0|
    |gain_read_reg_183               |  32|   0|   32|          0|
    |idx_reg_127                     |  10|   0|   10|          0|
    |inStream_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_id_V_0_state         |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |inStream_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |inStream_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state       |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_last_V_0_state       |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |inStream_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |inStream_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state       |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_user_V_0_state       |   2|   0|    2|          0|
    |outStream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |outStream_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |outStream_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_dest_V_reg_222              |   6|   0|    6|          0|
    |tmp_id_V_reg_217                |   5|   0|    5|          0|
    |tmp_keep_V_reg_197              |   4|   0|    4|          0|
    |tmp_last_V_reg_212              |   1|   0|    1|          0|
    |tmp_strb_V_reg_202              |   4|   0|    4|          0|
    |tmp_user_V_reg_207              |   2|   0|    2|          0|
    |valOut_data_V_reg_227           |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 376|   0|  376|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_AWADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_ARADDR   |  in |    5|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |        CTRL        |    scalar    |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |        CTRL        |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |       doGain       | return value |
|interrupt           | out |    1| ap_ctrl_hs |       doGain       | return value |
|inStream_TDATA      |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY     | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID        |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA     | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY    |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID    | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST     | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP     | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB     | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER     | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST     | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID       | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------+-----+-----+------------+--------------------+--------------+

