<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='619' ll='621' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildSExtInReg(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op, int64_t ImmOp)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='618'>/// Build and insert \p Res = G_SEXT_INREG \p Op, ImmOp</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2897' u='c' c='_ZN4llvm14CombinerHelper22applyAshShlToSextInregERNS_12MachineInstrERSt5tupleIJNS_8RegisterElEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3957' u='c' c='_ZN4llvm15LegalizerHelper28fewerElementsVectorSextInRegERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1616' u='c' c='_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2483' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2490' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
