// Seed: 3729633175
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, id_8, id_9, id_10;
  assign id_5 = id_8;
  wor id_11, id_12, id_13, id_14 = 1, id_15, id_16;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  wand id_5;
  assign id_5 = 1;
  wire id_6;
  assign id_1 = id_5;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  );
  tri0 id_7 = (1);
endmodule
