Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto e5cf6d8dd1bc43e29cc5f816dc706ca9 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_tb_updated_behav xil_defaultlib.cordic_tb_updated xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/sonal/Desktop/vlsi-arch/project/cordic_implementation/verilog_files/pipeline/shift_accumulate.v" Line 1. Module shift_accumulate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shift_accumulate
Compiling module xil_defaultlib.cordic_updated
Compiling module xil_defaultlib.cordic_tb_updated
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_tb_updated_behav
