// Seed: 1882086999
module module_0 (
    input wor id_0,
    output tri id_1#(.id_66(id_0 !== id_46)),
    output tri0 id_2,
    output tri id_3,
    output supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri id_11,
    output supply0 id_12,
    input uwire id_13,
    id_67,
    input uwire id_14,
    input wire id_15,
    input wire id_16,
    input tri id_17,
    input tri1 id_18,
    input tri0 id_19,
    id_68,
    input supply1 id_20,
    output wire id_21,
    input wire id_22,
    input wire id_23,
    input wor id_24,
    output supply1 id_25,
    input wor id_26,
    output supply1 id_27,
    output tri id_28,
    input wire id_29,
    input wand id_30,
    output wire id_31,
    input supply1 id_32,
    input supply1 id_33,
    output supply0 id_34,
    input supply1 id_35,
    input wire id_36,
    output tri id_37,
    input tri1 id_38,
    input tri1 id_39,
    output wor id_40,
    output supply1 id_41,
    input wor id_42,
    input wire id_43,
    input uwire id_44,
    output supply0 id_45,
    input tri0 id_46,
    input tri0 id_47,
    id_69,
    output wire id_48,
    output wand id_49,
    input wire id_50,
    output tri0 id_51,
    input wand id_52,
    output tri1 id_53,
    input tri0 id_54,
    input wand id_55,
    output tri0 id_56,
    output tri id_57,
    input wire id_58,
    input tri id_59,
    input tri0 id_60,
    input uwire id_61,
    output tri0 id_62,
    input wire id_63,
    input uwire id_64
);
  wire id_70;
  wire id_71;
  assign id_62 = id_44;
  id_72(
      1
  );
  wire id_73;
  assign id_41 = 1;
  wire id_74, id_75, id_76, id_77, id_78, id_79;
  assign module_1.id_4 = 0;
  assign id_27 = -1;
endmodule
module module_1 (
    output wor id_0,
    inout supply0 id_1,
    id_6,
    input wand id_2,
    output wor id_3,
    input wire id_4
);
  wire id_7, id_8 = id_8;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_4,
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_4,
      id_4,
      id_4,
      id_2,
      id_0,
      id_2,
      id_4
  );
  wire id_10, id_11, id_12;
  nor primCall (id_3, id_2, id_8, id_1, id_7);
endmodule
