{"sha": "cc9b241b51c485a746284bf583a99ec68008fc31", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Y2M5YjI0MWI1MWM0ODVhNzQ2Mjg0YmY1ODNhOTllYzY4MDA4ZmMzMQ==", "commit": {"author": {"name": "Kito Cheng", "email": "kito.cheng@gmail.com", "date": "2018-02-26T07:01:08Z"}, "committer": {"name": "Chung-Ju Wu", "email": "jasonwucj@gcc.gnu.org", "date": "2018-02-26T07:01:08Z"}, "message": "[NDS32] Do not use multiple load/store instructions for volatile memory access.\n\ngcc/\n\t* config/nds32/nds32-multiple.md(load_multiple): Disallow\n\tvolatile memory.\n\t(store_multiple): Ditto.\n\nCo-Authored-By: Chung-Ju Wu <jasonwucj@gmail.com>\n\nFrom-SVN: r257983", "tree": {"sha": "9a9264da79b27b19a6596542602fdf9e31b41816", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9a9264da79b27b19a6596542602fdf9e31b41816"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/cc9b241b51c485a746284bf583a99ec68008fc31", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cc9b241b51c485a746284bf583a99ec68008fc31", "html_url": "https://github.com/Rust-GCC/gccrs/commit/cc9b241b51c485a746284bf583a99ec68008fc31", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/cc9b241b51c485a746284bf583a99ec68008fc31/comments", "author": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7f3101c0a87f5be1dcf1811e8e54fb4b32cd2397", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7f3101c0a87f5be1dcf1811e8e54fb4b32cd2397", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7f3101c0a87f5be1dcf1811e8e54fb4b32cd2397"}], "stats": {"total": 17, "additions": 14, "deletions": 3}, "files": [{"sha": "bc2bde03e584c086f075ea61469b41173e88bd2c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 1, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cc9b241b51c485a746284bf583a99ec68008fc31/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cc9b241b51c485a746284bf583a99ec68008fc31/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=cc9b241b51c485a746284bf583a99ec68008fc31", "patch": "@@ -1,7 +1,14 @@\n+2018-02-26  Kito Cheng  <kito.cheng@gmail.com>\n+\t    Chung-Ju Wu  <jasonwucj@gmail.com>\n+\n+\t* config/nds32/nds32-multiple.md (load_multiple): Disallow\n+\tvolatile memory.\n+\t(store_multiple): Ditto.\n+\n 2018-02-26  Kito Cheng  <kito.cheng@gmail.com>\n \n \t* config.gcc: Add --with-cpu support for nds32 target.\n-\t* config/nds32/nds32-opts.h(nds32_cpu_type): New.\n+\t* config/nds32/nds32-opts.h (nds32_cpu_type): New.\n \t* config/nds32/nds32.opt: Add -mcpu= option.\n \n 2018-02-25  Segher Boessenkool  <segher@kernel.crashing.org>"}, {"sha": "238e8c272499429941af7203d2107e24187402e6", "filename": "gcc/config/nds32/nds32-multiple.md", "status": "modified", "additions": 6, "deletions": 2, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/cc9b241b51c485a746284bf583a99ec68008fc31/gcc%2Fconfig%2Fnds32%2Fnds32-multiple.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/cc9b241b51c485a746284bf583a99ec68008fc31/gcc%2Fconfig%2Fnds32%2Fnds32-multiple.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32-multiple.md?ref=cc9b241b51c485a746284bf583a99ec68008fc31", "patch": "@@ -54,12 +54,14 @@\n \t  (based on this nds32-multiple.md design).\n        4. operands[0] must be register for sure.\n        5. operands[1] must be memory for sure.\n-       6. Do not cross $r15 register because it is not allocatable.  */\n+       6. operands[1] is not volatile memory access.\n+       7. Do not cross $r15 register because it is not allocatable.  */\n   if (GET_CODE (operands[2]) != CONST_INT\n       || INTVAL (operands[2]) > maximum\n       || INTVAL (operands[2]) < 2\n       || GET_CODE (operands[0]) != REG\n       || GET_CODE (operands[1]) != MEM\n+      || MEM_VOLATILE_P (operands[1])\n       || REGNO (operands[0]) + INTVAL (operands[2]) > TA_REGNUM)\n     FAIL;\n \n@@ -236,12 +238,14 @@\n \t  (based on this nds32-multiple.md design).\n        4. operands[0] must be memory for sure.\n        5. operands[1] must be register for sure.\n-       6. Do not cross $r15 register because it is not allocatable.  */\n+       6. operands[0] is not volatile memory access.\n+       7. Do not cross $r15 register because it is not allocatable.  */\n   if (GET_CODE (operands[2]) != CONST_INT\n       || INTVAL (operands[2]) > maximum\n       || INTVAL (operands[2]) < 2\n       || GET_CODE (operands[0]) != MEM\n       || GET_CODE (operands[1]) != REG\n+      || MEM_VOLATILE_P (operands[0])\n       || REGNO (operands[1]) + INTVAL (operands[2]) > TA_REGNUM)\n     FAIL;\n "}]}