Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: product_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "product_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "product_top"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : product_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "shiftAdd.v" in library work
Compiling verilog file "Multiplexer.v" in library work
Module <shiftAdd> compiled
Compiling verilog file "hex_to_7_seg_1.v" in library work
Module <Multiplexer> compiled
Compiling verilog file "counter.v" in library work
Module <hex_to_7_seg_1> compiled
Compiling verilog file "Anode_Driver.v" in library work
Module <counter> compiled
Compiling verilog file "product_top.v" in library work
Module <Anode_Driver> compiled
Module <product_top> compiled
No errors in compilation
Analysis of file <"product_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
WARNING:Xst:2616 - "product_top.v" line 26: Name conflict. (<a> and <A>, renaming a as a_rnm0).
WARNING:Xst:2616 - "product_top.v" line 27: Name conflict. (<b> and <B>, renaming b as b_rnm0).
Analyzing hierarchy for module <product_top> in library <work>.

Analyzing hierarchy for module <counter> in library <work> with parameters.
	N = "00000000000000000000000000010000"

Analyzing hierarchy for module <Anode_Driver> in library <work>.

Analyzing hierarchy for module <shiftAdd> in library <work>.

Analyzing hierarchy for module <Multiplexer> in library <work>.

Analyzing hierarchy for module <hex_to_7_seg_1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <product_top>.
WARNING:Xst:863 - "product_top.v" line 22: Name conflict (<a> and <A>, renaming a as a_rnm0).
WARNING:Xst:863 - "product_top.v" line 23: Name conflict (<b> and <B>, renaming b as b_rnm0).
Module <product_top> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
	N = 32'sb00000000000000000000000000010000
Module <counter> is correct for synthesis.
 
Analyzing module <Anode_Driver> in library <work>.
Module <Anode_Driver> is correct for synthesis.
 
Analyzing module <shiftAdd> in library <work>.
Module <shiftAdd> is correct for synthesis.
 
Analyzing module <Multiplexer> in library <work>.
Module <Multiplexer> is correct for synthesis.
 
Analyzing module <hex_to_7_seg_1> in library <work>.
Module <hex_to_7_seg_1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "counter.v".
    Found 16-bit up counter for signal <slowclk>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <Anode_Driver>.
    Related source file is "Anode_Driver.v".
    Found 2-bit up counter for signal <mux_selection_signal>.
    Found 4-bit register for signal <anode_selection_signal>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <Anode_Driver> synthesized.


Synthesizing Unit <shiftAdd>.
    Related source file is "shiftAdd.v".
WARNING:Xst:646 - Signal <p4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <P>.
    Found 8-bit adder for signal <P$add0000> created at line 60.
    Found 8-bit adder for signal <P$addsub0000> created at line 60.
    Found 8-bit adder for signal <P$addsub0001> created at line 60.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <shiftAdd> synthesized.


Synthesizing Unit <Multiplexer>.
    Related source file is "Multiplexer.v".
    Found 4-bit 4-to-1 multiplexer for signal <Y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Multiplexer> synthesized.


Synthesizing Unit <hex_to_7_seg_1>.
    Related source file is "hex_to_7_seg_1.v".
    Found 16x3-bit ROM for signal <x$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <hex_to_7_seg_1> synthesized.


Synthesizing Unit <product_top>.
    Related source file is "product_top.v".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <B> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <counter<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <counter<5:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <anodeClock> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <product_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 3
# Counters                                             : 2
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <product_top> ...

Optimizing unit <Anode_Driver> ...

Optimizing unit <shiftAdd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block product_top, actual ratio is 0.
FlipFlop sa/P_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sa/P_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : product_top.ngr
Top Level Output File Name         : product_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 38

Cell Usage :
# BELS                             : 108
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 6
#      LUT3                        : 12
#      LUT4                        : 32
#      MUXCY                       : 15
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 38
#      FDR                         : 35
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 1
#      OBUF                        : 28
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       36  out of   4656     0%  
 Number of Slice Flip Flops:             30  out of   9312     0%  
 Number of 4 input LUTs:                 67  out of   9312     0%  
 Number of IOs:                          38
 Number of bonded IOBs:                  30  out of    232    12%  
    IOB Flip Flops:                       8
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk                                | BUFGP                             | 16    |
count/slowclk_14                   | NONE(anode/mux_selection_signal_1)| 6     |
count/slowclk_6                    | NONE(sa/P_7)                      | 16    |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.969ns (Maximum Frequency: 251.965MHz)
   Minimum input arrival time before clock: 4.443ns
   Maximum output required time after clock: 7.204ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.969ns (frequency: 251.965MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.969ns (Levels of Logic = 11)
  Source:            count/slowclk_6 (FF)
  Destination:       count/slowclk_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count/slowclk_6 to count/slowclk_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.514   1.060  count/slowclk_6 (count/slowclk_6)
     LUT1:I0->O            1   0.612   0.000  count/Mcount_slowclk_cy<6>_rt (count/Mcount_slowclk_cy<6>_rt)
     MUXCY:S->O            1   0.404   0.000  count/Mcount_slowclk_cy<6> (count/Mcount_slowclk_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<7> (count/Mcount_slowclk_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<8> (count/Mcount_slowclk_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<9> (count/Mcount_slowclk_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<10> (count/Mcount_slowclk_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<11> (count/Mcount_slowclk_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<12> (count/Mcount_slowclk_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  count/Mcount_slowclk_cy<13> (count/Mcount_slowclk_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  count/Mcount_slowclk_cy<14> (count/Mcount_slowclk_cy<14>)
     XORCY:CI->O           1   0.699   0.000  count/Mcount_slowclk_xor<15> (Result<15>)
     FDR:D                     0.268          count/slowclk_15
    ----------------------------------------
    Total                      3.969ns (2.909ns logic, 1.060ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count/slowclk_14'
  Clock period: 2.501ns (frequency: 399.888MHz)
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Delay:               2.501ns (Levels of Logic = 1)
  Source:            anode/mux_selection_signal_0 (FF)
  Destination:       anode/mux_selection_signal_0 (FF)
  Source Clock:      count/slowclk_14 rising
  Destination Clock: count/slowclk_14 rising

  Data Path: anode/mux_selection_signal_0 to anode/mux_selection_signal_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.750  anode/mux_selection_signal_0 (anode/mux_selection_signal_0)
     INV:I->O              1   0.612   0.357  anode/Mcount_mux_selection_signal_xor<0>11_INV_0 (anode/Result<0>)
     FDR:D                     0.268          anode/mux_selection_signal_0
    ----------------------------------------
    Total                      2.501ns (1.394ns logic, 1.107ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.923ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       count/slowclk_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to count/slowclk_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  reset_IBUF (reset_IBUF)
     FDR:R                     0.795          count/slowclk_0
    ----------------------------------------
    Total                      2.923ns (1.901ns logic, 1.022ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count/slowclk_14'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.923ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       anode/mux_selection_signal_1 (FF)
  Destination Clock: count/slowclk_14 rising

  Data Path: reset to anode/mux_selection_signal_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  reset_IBUF (reset_IBUF)
     FDR:R                     0.795          anode/mux_selection_signal_0
    ----------------------------------------
    Total                      2.923ns (1.901ns logic, 1.022ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count/slowclk_6'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.443ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       sa/P_7 (FF)
  Destination Clock: count/slowclk_6 rising

  Data Path: reset to sa/P_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.106   1.022  reset_IBUF (reset_IBUF)
     MUXF5:S->O           16   0.641   0.879  sa/P_or0000_f5 (sa/P_or0000)
     FDR:R                     0.795          sa/P_0
    ----------------------------------------
    Total                      4.443ns (2.542ns logic, 1.901ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 16
-------------------------------------------------------------------------
Offset:              7.204ns (Levels of Logic = 4)
  Source:            count/slowclk_14 (FF)
  Destination:       d (PAD)
  Source Clock:      clk rising

  Data Path: count/slowclk_14 to d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.514   0.991  count/slowclk_14 (count/slowclk_14)
     LUT3:I1->O            1   0.612   0.000  mux/Mmux_Y_42 (mux/Mmux_Y_42)
     MUXF5:I0->O           7   0.278   0.671  mux/Mmux_Y_2_f5_1 (out<2>)
     LUT4:I1->O            1   0.612   0.357  decod/g_or00001 (g_OBUF)
     OBUF:I->O                 3.169          g_OBUF (g)
    ----------------------------------------
    Total                      7.204ns (5.185ns logic, 2.019ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count/slowclk_14'
  Total number of paths / destination ports: 88 / 11
-------------------------------------------------------------------------
Offset:              7.197ns (Levels of Logic = 4)
  Source:            anode/mux_selection_signal_0 (FF)
  Destination:       c (PAD)
  Source Clock:      count/slowclk_14 rising

  Data Path: anode/mux_selection_signal_0 to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.514   0.902  anode/mux_selection_signal_0 (anode/mux_selection_signal_0)
     LUT3:I0->O            1   0.612   0.000  mux/Mmux_Y_3 (mux/Mmux_Y_3)
     MUXF5:I1->O           7   0.278   0.754  mux/Mmux_Y_2_f5 (out<0>)
     LUT4:I0->O            1   0.612   0.357  decod/Mrom_x_rom000011 (d_OBUF)
     OBUF:I->O                 3.169          d_OBUF (d)
    ----------------------------------------
    Total                      7.197ns (5.185ns logic, 2.013ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count/slowclk_6'
  Total number of paths / destination ports: 64 / 15
-------------------------------------------------------------------------
Offset:              6.722ns (Levels of Logic = 4)
  Source:            sa/P_5 (FF)
  Destination:       c (PAD)
  Source Clock:      count/slowclk_6 rising

  Data Path: sa/P_5 to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.426  sa/P_5 (sa/P_5)
     LUT3:I1->O            1   0.612   0.000  mux/Mmux_Y_31 (mux/Mmux_Y_31)
     MUXF5:I1->O           7   0.278   0.754  mux/Mmux_Y_2_f5_0 (out<1>)
     LUT4:I0->O            1   0.612   0.357  decod/Mrom_x_rom0000111 (c_OBUF)
     OBUF:I->O                 3.169          c_OBUF (c)
    ----------------------------------------
    Total                      6.722ns (5.185ns logic, 1.537ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.12 secs
 
--> 

Total memory usage is 252228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

