# Common features found on all timers.

"TIMER*":
  CTL0:
    ARSE:
      Disabled: [0, "The shadow register for CAR is disabled"]
      Enabled: [1, "The shadow register for CAR is enabled"]
    UPS:
      AnyEvent: [0, "Any of counter overflow/underflow, setting UG, or update through slave mode, generates an update interrupt or DMA request"]
      CounterOnly: [1, "Only counter overflow/underflow generates an update interrupt or DMA request"]
    UPDIS:
      Enabled: [0, "Update event enabled"]
      Disabled: [1, "Update event disabled"]
    CEN:
      Disabled: [0, "Counter disabled"]
      Enabled: [1, "Counter enabled"]
  DMAINTEN:
    UPIE:
      Disabled: [0, "Update interrupt disabled"]
      Enabled: [1, "Update interrupt enabled"]
  INTF:
    UPIF:
      Clear: [0, "No update interrupt occurred"]
      UpdatePending: [1, "Update interrupt pending."]
  SWEVG:
    UPG:
      Update: [1, "Re-initializes the timer counter and generates an update of the registers."]
  CNT:
    CNT:
  PSC:
    PSC: [0, 0xFFFF]
  CAR:
    CARL:

"TIMER?,TIMER1[4-6]":
  CTL0:
    SPM:
      Disabled: [0, "Counter is not stopped at update event"]
      Enabled: [1, "Counter stops counting at the next update event (clearing the CEN bit)"]
  DMAINTEN:
    UPDEN:
      Disabled: [0, "Update DMA request disabled"]
      Enabled: [1, "Update DMA request enabled"]

"TIMER?,TIMER14":
  CTL1:
    MMC:
      Reset: [0, "Use UPG bit from SWEVG register"]
      Enable: [1, "Use CEN bit from CTL0 register"]
      Update: [2, "Use the update event"]
