m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/rajesh/projects/APBREG/sim
T_opt
!s110 1750327462
VB]_OP<j`i5X`TK[j]8`4R0
04 6 4 work tb_top fast 0
=1-d89ef38639aa-6853e0a4-d57c6-53292
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
Yapb_if
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
Z4 DXx4 work 14 tb_top_sv_unit 0 22 @o]B;i6F?CWJ`ZWd@:mPI2
Z5 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 MAYTcF4<V9KFU;gz4CR;A1
IKTJgRkIMem[oOGUaVTJ]51
Z6 !s105 tb_top_sv_unit
S1
R0
w1750308869
8../tb/apb_if.sv
Z7 F../tb/apb_if.sv
L0 4
Z8 OL;L;10.7c;67
31
Z9 !s108 1750327442.000000
Z10 !s107 ../tb/dut_wrapper.sv|../tb/apb_test.sv|../tb/apb_sequence.sv|../tb/apb_env.sv|../tb/apb_agent.sv|../tb/apb_seqencer.sv|../tb/apb_monitor.sv|../tb/apb_driver.sv|../tb/apb_adapter.sv|../tb/regmodel.sv|../tb/apb_if.sv|../tb/apb_txn.sv|../rtl/apbreg.v|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/cadtools/questasim/verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/tb_top.sv|
Z11 !s90 +incdir+/cadtools/questasim/verilog_src/uvm-1.1d/src|+incdir+../rtl|+incdir+../tb|+cover|../tb/tb_top.sv|
!i113 0
Z12 !s102 +cover
Z13 o+cover -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z14 !s92 +incdir+/cadtools/questasim/verilog_src/uvm-1.1d/src +incdir+../rtl +incdir+../tb +cover -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vapb_register_block
R2
R3
R4
R5
r1
!s85 0
!i10b 1
!s100 5zf>8eZfVA22db`NN_>A_1
IJdNWAgfYmIXJDR^kV^NTL0
R6
S1
R0
w1750308802
8../rtl/apbreg.v
Z15 F../rtl/apbreg.v
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R14
R1
vdut_wrapper
R2
R3
R4
R5
r1
!s85 0
!i10b 1
!s100 7me3S3T31KZ[VLk_KC[J93
Id=noH0343fnn[Xkc;f=0H0
R6
S1
R0
w1750165034
8../tb/dut_wrapper.sv
Z16 F../tb/dut_wrapper.sv
L0 7
R8
31
R9
R10
R11
!i113 0
R12
R13
R14
R1
vtb_top
R2
R3
R4
R5
r1
!s85 0
!i10b 1
!s100 c`LQDM<XR3z@1;i_R<=ga1
IFk0d0H3d?TDXDJGA<^1@Q0
R6
S1
R0
w1750315770
Z17 8../tb/tb_top.sv
Z18 F../tb/tb_top.sv
L0 18
R8
31
R9
R10
R11
!i113 0
R12
R13
R14
R1
Xtb_top_sv_unit
!s115 apb_if
R2
R3
V@o]B;i6F?CWJ`ZWd@:mPI2
r1
!s85 0
!i10b 1
!s100 ^C4?D?eNKQ0gk_Zz]_jQ_0
I@o]B;i6F?CWJ`ZWd@:mPI2
!i103 1
S1
R0
w1750327405
R17
R18
F/cadtools/questasim/verilog_src/uvm-1.1d/src/uvm_macros.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/cadtools/questasim/verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
R15
F../tb/apb_txn.sv
R7
F../tb/regmodel.sv
F../tb/apb_adapter.sv
F../tb/apb_driver.sv
F../tb/apb_monitor.sv
F../tb/apb_seqencer.sv
F../tb/apb_agent.sv
F../tb/apb_env.sv
F../tb/apb_sequence.sv
F../tb/apb_test.sv
R16
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R14
R1
