{"vcs1":{"timestamp_begin":1681594088.963555856, "rt":0.77, "ut":0.17, "st":0.17}}
{"vcselab":{"timestamp_begin":1681594089.810383070, "rt":0.82, "ut":0.31, "st":0.12}}
{"link":{"timestamp_begin":1681594090.692017783, "rt":0.49, "ut":0.10, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681594088.560451782}
{"VCS_COMP_START_TIME": 1681594088.560451782}
{"VCS_COMP_END_TIME": 1681594757.496178909}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv -gui"}
{"vcs1": {"peak_mem": 337556}}
{"stitch_vcselab": {"peak_mem": 222584}}
