//--------------------------------------------------------------------------------
// Auto-generated by Migen (bee558c) & LiteX (756503ab) on 2021-12-01 02:31:37
//--------------------------------------------------------------------------------
module colorlight_5a_75b(
	input wire clk25,
	input wire user_btn_n0,
	output wire sdram_clock,
	output wire eth_clocks_tx,
	input wire eth_clocks_rx,
	output wire eth_rst_n,
	input wire eth_mdio,
	output wire eth_mdc,
	input wire eth_rx_ctl,
	input wire [3:0] eth_rx_data,
	output wire eth_tx_ctl,
	output wire [3:0] eth_tx_data,
	output wire stepgenJ10_step,
	output wire stepgenJ10_dir,
	output wire stepgenJ21_step,
	output wire stepgenJ21_dir,
	output wire stepgenJ32_step,
	output wire stepgenJ32_dir,
	output wire stepgenJ43_step,
	output wire stepgenJ43_dir,
	output wire stepgenJ54_step,
	output wire stepgenJ54_dir,
	output wire stepgenJ65_step,
	output wire stepgenJ65_dir,
	input wire gpio_in0,
	input wire gpio_in1,
	input wire gpio_in2,
	input wire gpio_in3,
	input wire gpio_in4,
	input wire gpio_in5,
	input wire gpio_in6,
	input wire gpio_in7,
	input wire gpio_in8,
	input wire gpio_in9,
	input wire gpio_in10,
	input wire gpio_in11,
	input wire gpio_in12,
	input wire gpio_in13,
	input wire gpio_in14,
	input wire gpio_in15,
	input wire gpio_in16,
	input wire gpio_in17,
	input wire gpio_in18,
	input wire gpio_in19,
	input wire gpio_in20,
	input wire gpio_in21,
	input wire gpio_in22,
	input wire gpio_in23,
	output reg gpio_out0,
	output reg gpio_out1,
	output reg gpio_out2,
	output reg gpio_out3,
	output reg gpio_out4,
	output reg gpio_out5,
	output reg gpio_out6,
	output reg gpio_out7,
	output reg gpio_out8,
	output reg gpio_out9,
	output reg gpio_out10,
	output reg gpio_out11,
	output reg pwm_out0,
	output reg pwm_out1,
	output reg pwm_out2,
	output reg en_out,
	output reg user_led_n0
);

reg benchsoc_soc_rst = 1'd0;
wire benchsoc_cpu_rst;
reg [1:0] benchsoc_reset_storage = 2'd0;
reg benchsoc_reset_re = 1'd0;
reg [31:0] benchsoc_scratch_storage = 32'd305419896;
reg benchsoc_scratch_re = 1'd0;
wire [31:0] benchsoc_bus_errors_status;
wire benchsoc_bus_errors_we;
reg benchsoc_bus_errors_re = 1'd0;
reg benchsoc_bus_error = 1'd0;
reg [31:0] benchsoc_bus_errors = 32'd0;
wire crg_rst;
(* keep = "true" *) wire sys_clk;
wire sys_rst;
wire sys_ps_clk;
wire crg_reset;
wire crg_locked;
wire crg_clkin;
wire crg_clkout0;
wire crg_clkout1;
reg ethphy_reset_storage = 1'd0;
reg ethphy_reset_re = 1'd0;
(* keep = "true" *) wire eth_rx_clk;
wire eth_rx_rst;
(* keep = "true" *) wire eth_tx_clk;
wire eth_tx_rst;
wire ethphy_eth_tx_clk_o;
wire ethphy_reset;
wire ethphy_sink_valid;
wire ethphy_sink_ready;
wire ethphy_sink_first;
wire ethphy_sink_last;
wire [7:0] ethphy_sink_payload_data;
wire ethphy_sink_payload_last_be;
wire ethphy_sink_payload_error;
wire ethphy_tx_ctl_oddrx1f;
wire [3:0] ethphy_tx_data_oddrx1f;
reg ethphy_source_valid = 1'd0;
wire ethphy_source_ready;
reg ethphy_source_first = 1'd0;
wire ethphy_source_last;
reg [7:0] ethphy_source_payload_data = 8'd0;
reg ethphy_source_payload_last_be = 1'd0;
reg ethphy_source_payload_error = 1'd0;
reg ethphy_link_status = 1'd0;
reg ethphy_clock_speed = 1'd0;
reg ethphy_duplex_status = 1'd0;
reg [2:0] ethphy_status = 3'd0;
wire ethphy_we;
reg ethphy_re = 1'd0;
wire ethphy_rx_ctl_delayf;
wire [1:0] ethphy_rx_ctl;
reg [1:0] ethphy_rx_ctl_reg = 2'd0;
wire [3:0] ethphy_rx_data_delayf;
wire [7:0] ethphy_rx_data;
reg [7:0] ethphy_rx_data_reg = 8'd0;
reg [1:0] ethphy_rx_ctl_reg_d = 2'd0;
wire ethphy_last;
wire ethphy_mdc;
wire ethphy_oe;
wire ethphy_w;
reg [2:0] ethphy__w_storage = 3'd0;
reg ethphy__w_re = 1'd0;
reg ethphy_r = 1'd0;
reg ethphy__r_status = 1'd0;
wire ethphy__r_we;
reg ethphy__r_re = 1'd0;
wire ethphy_data_w;
wire ethphy_data_oe;
wire ethphy_data_r;
wire benchsoc_ethcore_mac_tx_gap_inserter_sink_valid;
reg benchsoc_ethcore_mac_tx_gap_inserter_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_tx_gap_inserter_sink_first;
wire benchsoc_ethcore_mac_tx_gap_inserter_sink_last;
wire [7:0] benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_data;
wire benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_last_be;
wire benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_error;
reg benchsoc_ethcore_mac_tx_gap_inserter_source_valid = 1'd0;
wire benchsoc_ethcore_mac_tx_gap_inserter_source_ready;
reg benchsoc_ethcore_mac_tx_gap_inserter_source_first = 1'd0;
reg benchsoc_ethcore_mac_tx_gap_inserter_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_tx_gap_inserter_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_tx_gap_inserter_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_tx_gap_inserter_source_payload_error = 1'd0;
reg [3:0] benchsoc_ethcore_mac_tx_gap_inserter_counter = 4'd0;
reg [31:0] benchsoc_ethcore_mac_preamble_errors_status = 32'd0;
reg [31:0] benchsoc_ethcore_mac_crc_errors_status = 32'd0;
wire benchsoc_ethcore_mac_preamble_inserter_sink_valid;
reg benchsoc_ethcore_mac_preamble_inserter_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_preamble_inserter_sink_first;
wire benchsoc_ethcore_mac_preamble_inserter_sink_last;
wire [7:0] benchsoc_ethcore_mac_preamble_inserter_sink_payload_data;
wire benchsoc_ethcore_mac_preamble_inserter_sink_payload_last_be;
wire benchsoc_ethcore_mac_preamble_inserter_sink_payload_error;
reg benchsoc_ethcore_mac_preamble_inserter_source_valid = 1'd0;
wire benchsoc_ethcore_mac_preamble_inserter_source_ready;
reg benchsoc_ethcore_mac_preamble_inserter_source_first = 1'd0;
reg benchsoc_ethcore_mac_preamble_inserter_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_preamble_inserter_source_payload_data = 8'd0;
wire benchsoc_ethcore_mac_preamble_inserter_source_payload_last_be;
reg benchsoc_ethcore_mac_preamble_inserter_source_payload_error = 1'd0;
reg [63:0] benchsoc_ethcore_mac_preamble_inserter_preamble = 64'd15372286728091293013;
reg [2:0] benchsoc_ethcore_mac_preamble_inserter_count = 3'd0;
wire benchsoc_ethcore_mac_preamble_checker_sink_valid;
reg benchsoc_ethcore_mac_preamble_checker_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_preamble_checker_sink_first;
wire benchsoc_ethcore_mac_preamble_checker_sink_last;
wire [7:0] benchsoc_ethcore_mac_preamble_checker_sink_payload_data;
wire benchsoc_ethcore_mac_preamble_checker_sink_payload_last_be;
wire benchsoc_ethcore_mac_preamble_checker_sink_payload_error;
reg benchsoc_ethcore_mac_preamble_checker_source_valid = 1'd0;
wire benchsoc_ethcore_mac_preamble_checker_source_ready;
reg benchsoc_ethcore_mac_preamble_checker_source_first = 1'd0;
reg benchsoc_ethcore_mac_preamble_checker_source_last = 1'd0;
wire [7:0] benchsoc_ethcore_mac_preamble_checker_source_payload_data;
wire benchsoc_ethcore_mac_preamble_checker_source_payload_last_be;
reg benchsoc_ethcore_mac_preamble_checker_source_payload_error = 1'd0;
reg benchsoc_ethcore_mac_preamble_checker_error = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_first;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_error;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_source_valid = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_source_first = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_error = 1'd0;
reg [7:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_data0 = 8'd0;
wire [31:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_value;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_error;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_data1;
wire [31:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_last;
reg [31:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_next = 32'd0;
reg [31:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_reg = 32'd4294967295;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_ce = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_reset = 1'd0;
reg [1:0] benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt = 2'd3;
wire benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt_done;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing0 = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing1 = 1'd0;
wire benchsoc_ethcore_mac_crc32_inserter_sink_valid;
wire benchsoc_ethcore_mac_crc32_inserter_sink_ready;
wire benchsoc_ethcore_mac_crc32_inserter_sink_first;
wire benchsoc_ethcore_mac_crc32_inserter_sink_last;
wire [7:0] benchsoc_ethcore_mac_crc32_inserter_sink_payload_data;
wire benchsoc_ethcore_mac_crc32_inserter_sink_payload_last_be;
wire benchsoc_ethcore_mac_crc32_inserter_sink_payload_error;
reg benchsoc_ethcore_mac_crc32_inserter_source_valid = 1'd0;
wire benchsoc_ethcore_mac_crc32_inserter_source_ready;
reg benchsoc_ethcore_mac_crc32_inserter_source_first = 1'd0;
reg benchsoc_ethcore_mac_crc32_inserter_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_crc32_inserter_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_crc32_inserter_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_crc32_inserter_source_payload_error = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_first;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_error;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_valid;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_ready;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_first = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_last_be;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_error = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_error;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data0;
wire [31:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_value;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_crc_error;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1;
wire [31:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last;
reg [31:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next = 32'd0;
reg [31:0] benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg = 32'd4294967295;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_crc_ce = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reset = 1'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_valid = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_ready;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_first;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_error;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_valid;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_ready;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_first;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_error;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_we;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_re;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_readable;
wire [11:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_din;
wire [11:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_dout;
reg [2:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level = 3'd0;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_replace = 1'd0;
reg [2:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce = 3'd0;
reg [2:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume = 3'd0;
reg [2:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr = 3'd0;
wire [11:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_dat_r;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_we;
wire [11:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_dat_w;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_do_read;
wire [2:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_adr;
wire [11:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_dat_r;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_first;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_last;
wire [7:0] benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_first;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_last;
reg benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_reset = 1'd0;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_in;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_out;
wire benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_full;
wire benchsoc_ethcore_mac_crc32_checker_sink_valid;
wire benchsoc_ethcore_mac_crc32_checker_sink_ready;
wire benchsoc_ethcore_mac_crc32_checker_sink_first;
wire benchsoc_ethcore_mac_crc32_checker_sink_last;
wire [7:0] benchsoc_ethcore_mac_crc32_checker_sink_payload_data;
wire benchsoc_ethcore_mac_crc32_checker_sink_payload_last_be;
wire benchsoc_ethcore_mac_crc32_checker_sink_payload_error;
reg benchsoc_ethcore_mac_crc32_checker_source_valid = 1'd0;
wire benchsoc_ethcore_mac_crc32_checker_source_ready;
reg benchsoc_ethcore_mac_crc32_checker_source_first = 1'd0;
reg benchsoc_ethcore_mac_crc32_checker_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_crc32_checker_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_crc32_checker_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_crc32_checker_source_payload_error = 1'd0;
wire benchsoc_ethcore_mac_ps_preamble_error_i;
wire benchsoc_ethcore_mac_ps_preamble_error_o;
reg benchsoc_ethcore_mac_ps_preamble_error_toggle_i = 1'd0;
wire benchsoc_ethcore_mac_ps_preamble_error_toggle_o;
reg benchsoc_ethcore_mac_ps_preamble_error_toggle_o_r = 1'd0;
wire benchsoc_ethcore_mac_ps_crc_error_i;
wire benchsoc_ethcore_mac_ps_crc_error_o;
reg benchsoc_ethcore_mac_ps_crc_error_toggle_i = 1'd0;
wire benchsoc_ethcore_mac_ps_crc_error_toggle_o;
reg benchsoc_ethcore_mac_ps_crc_error_toggle_o_r = 1'd0;
wire benchsoc_ethcore_mac_padding_inserter_sink_valid;
reg benchsoc_ethcore_mac_padding_inserter_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_padding_inserter_sink_first;
wire benchsoc_ethcore_mac_padding_inserter_sink_last;
wire [7:0] benchsoc_ethcore_mac_padding_inserter_sink_payload_data;
wire benchsoc_ethcore_mac_padding_inserter_sink_payload_last_be;
wire benchsoc_ethcore_mac_padding_inserter_sink_payload_error;
reg benchsoc_ethcore_mac_padding_inserter_source_valid = 1'd0;
wire benchsoc_ethcore_mac_padding_inserter_source_ready;
reg benchsoc_ethcore_mac_padding_inserter_source_first = 1'd0;
reg benchsoc_ethcore_mac_padding_inserter_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_padding_inserter_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_padding_inserter_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_padding_inserter_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_mac_padding_inserter_counter = 16'd0;
wire benchsoc_ethcore_mac_padding_inserter_counter_done;
wire benchsoc_ethcore_mac_padding_checker_sink_valid;
wire benchsoc_ethcore_mac_padding_checker_sink_ready;
wire benchsoc_ethcore_mac_padding_checker_sink_first;
wire benchsoc_ethcore_mac_padding_checker_sink_last;
wire [7:0] benchsoc_ethcore_mac_padding_checker_sink_payload_data;
wire benchsoc_ethcore_mac_padding_checker_sink_payload_last_be;
wire benchsoc_ethcore_mac_padding_checker_sink_payload_error;
wire benchsoc_ethcore_mac_padding_checker_source_valid;
wire benchsoc_ethcore_mac_padding_checker_source_ready;
wire benchsoc_ethcore_mac_padding_checker_source_first;
wire benchsoc_ethcore_mac_padding_checker_source_last;
wire [7:0] benchsoc_ethcore_mac_padding_checker_source_payload_data;
wire benchsoc_ethcore_mac_padding_checker_source_payload_last_be;
wire benchsoc_ethcore_mac_padding_checker_source_payload_error;
wire benchsoc_ethcore_mac_tx_cdc_sink_valid;
wire benchsoc_ethcore_mac_tx_cdc_sink_ready;
wire benchsoc_ethcore_mac_tx_cdc_sink_first;
wire benchsoc_ethcore_mac_tx_cdc_sink_last;
wire [7:0] benchsoc_ethcore_mac_tx_cdc_sink_payload_data;
wire benchsoc_ethcore_mac_tx_cdc_sink_payload_last_be;
wire benchsoc_ethcore_mac_tx_cdc_sink_payload_error;
wire benchsoc_ethcore_mac_tx_cdc_source_valid;
wire benchsoc_ethcore_mac_tx_cdc_source_ready;
wire benchsoc_ethcore_mac_tx_cdc_source_first;
wire benchsoc_ethcore_mac_tx_cdc_source_last;
wire [7:0] benchsoc_ethcore_mac_tx_cdc_source_payload_data;
wire benchsoc_ethcore_mac_tx_cdc_source_payload_last_be;
wire benchsoc_ethcore_mac_tx_cdc_source_payload_error;
wire benchsoc_ethcore_mac_tx_cdc_asyncfifo_we;
wire benchsoc_ethcore_mac_tx_cdc_asyncfifo_writable;
wire benchsoc_ethcore_mac_tx_cdc_asyncfifo_re;
wire benchsoc_ethcore_mac_tx_cdc_asyncfifo_readable;
wire [11:0] benchsoc_ethcore_mac_tx_cdc_asyncfifo_din;
wire [11:0] benchsoc_ethcore_mac_tx_cdc_asyncfifo_dout;
wire benchsoc_ethcore_mac_tx_cdc_graycounter0_ce;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter0_q = 7'd0;
wire [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary = 7'd0;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary = 7'd0;
wire benchsoc_ethcore_mac_tx_cdc_graycounter1_ce;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter1_q = 7'd0;
wire [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter1_q_binary = 7'd0;
reg [6:0] benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary = 7'd0;
wire [6:0] benchsoc_ethcore_mac_tx_cdc_produce_rdomain;
wire [6:0] benchsoc_ethcore_mac_tx_cdc_consume_wdomain;
wire [5:0] benchsoc_ethcore_mac_tx_cdc_wrport_adr;
wire [11:0] benchsoc_ethcore_mac_tx_cdc_wrport_dat_r;
wire benchsoc_ethcore_mac_tx_cdc_wrport_we;
wire [11:0] benchsoc_ethcore_mac_tx_cdc_wrport_dat_w;
wire [5:0] benchsoc_ethcore_mac_tx_cdc_rdport_adr;
wire [11:0] benchsoc_ethcore_mac_tx_cdc_rdport_dat_r;
wire [7:0] benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_data;
wire benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_last_be;
wire benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_error;
wire benchsoc_ethcore_mac_tx_cdc_fifo_in_first;
wire benchsoc_ethcore_mac_tx_cdc_fifo_in_last;
wire [7:0] benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_data;
wire benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_last_be;
wire benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_error;
wire benchsoc_ethcore_mac_tx_cdc_fifo_out_first;
wire benchsoc_ethcore_mac_tx_cdc_fifo_out_last;
wire benchsoc_ethcore_mac_rx_cdc_sink_valid;
wire benchsoc_ethcore_mac_rx_cdc_sink_ready;
wire benchsoc_ethcore_mac_rx_cdc_sink_first;
wire benchsoc_ethcore_mac_rx_cdc_sink_last;
wire [7:0] benchsoc_ethcore_mac_rx_cdc_sink_payload_data;
wire benchsoc_ethcore_mac_rx_cdc_sink_payload_last_be;
wire benchsoc_ethcore_mac_rx_cdc_sink_payload_error;
wire benchsoc_ethcore_mac_rx_cdc_source_valid;
wire benchsoc_ethcore_mac_rx_cdc_source_ready;
wire benchsoc_ethcore_mac_rx_cdc_source_first;
wire benchsoc_ethcore_mac_rx_cdc_source_last;
wire [7:0] benchsoc_ethcore_mac_rx_cdc_source_payload_data;
wire benchsoc_ethcore_mac_rx_cdc_source_payload_last_be;
wire benchsoc_ethcore_mac_rx_cdc_source_payload_error;
wire benchsoc_ethcore_mac_rx_cdc_asyncfifo_we;
wire benchsoc_ethcore_mac_rx_cdc_asyncfifo_writable;
wire benchsoc_ethcore_mac_rx_cdc_asyncfifo_re;
wire benchsoc_ethcore_mac_rx_cdc_asyncfifo_readable;
wire [11:0] benchsoc_ethcore_mac_rx_cdc_asyncfifo_din;
wire [11:0] benchsoc_ethcore_mac_rx_cdc_asyncfifo_dout;
wire benchsoc_ethcore_mac_rx_cdc_graycounter0_ce;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter0_q = 7'd0;
wire [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary = 7'd0;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary = 7'd0;
wire benchsoc_ethcore_mac_rx_cdc_graycounter1_ce;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter1_q = 7'd0;
wire [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter1_q_binary = 7'd0;
reg [6:0] benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary = 7'd0;
wire [6:0] benchsoc_ethcore_mac_rx_cdc_produce_rdomain;
wire [6:0] benchsoc_ethcore_mac_rx_cdc_consume_wdomain;
wire [5:0] benchsoc_ethcore_mac_rx_cdc_wrport_adr;
wire [11:0] benchsoc_ethcore_mac_rx_cdc_wrport_dat_r;
wire benchsoc_ethcore_mac_rx_cdc_wrport_we;
wire [11:0] benchsoc_ethcore_mac_rx_cdc_wrport_dat_w;
wire [5:0] benchsoc_ethcore_mac_rx_cdc_rdport_adr;
wire [11:0] benchsoc_ethcore_mac_rx_cdc_rdport_dat_r;
wire [7:0] benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_data;
wire benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_last_be;
wire benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_error;
wire benchsoc_ethcore_mac_rx_cdc_fifo_in_first;
wire benchsoc_ethcore_mac_rx_cdc_fifo_in_last;
wire [7:0] benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_data;
wire benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_last_be;
wire benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_error;
wire benchsoc_ethcore_mac_rx_cdc_fifo_out_first;
wire benchsoc_ethcore_mac_rx_cdc_fifo_out_last;
reg benchsoc_ethcore_mac_crossbar_source_valid = 1'd0;
wire benchsoc_ethcore_mac_crossbar_source_ready;
reg benchsoc_ethcore_mac_crossbar_source_first = 1'd0;
reg benchsoc_ethcore_mac_crossbar_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_mac_crossbar_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_mac_crossbar_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_mac_crossbar_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_mac_crossbar_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_crossbar_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_crossbar_source_payload_error = 1'd0;
wire benchsoc_ethcore_mac_crossbar_sink_valid;
reg benchsoc_ethcore_mac_crossbar_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_crossbar_sink_first;
wire benchsoc_ethcore_mac_crossbar_sink_last;
wire [15:0] benchsoc_ethcore_mac_crossbar_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_mac_crossbar_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_mac_crossbar_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_mac_crossbar_sink_payload_data;
wire benchsoc_ethcore_mac_crossbar_sink_payload_last_be;
wire benchsoc_ethcore_mac_crossbar_sink_payload_error;
wire benchsoc_ethcore_mac_packetizer_sink_valid;
reg benchsoc_ethcore_mac_packetizer_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_packetizer_sink_first;
wire benchsoc_ethcore_mac_packetizer_sink_last;
wire [15:0] benchsoc_ethcore_mac_packetizer_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_mac_packetizer_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_mac_packetizer_sink_payload_data;
wire benchsoc_ethcore_mac_packetizer_sink_payload_last_be;
wire benchsoc_ethcore_mac_packetizer_sink_payload_error;
reg benchsoc_ethcore_mac_packetizer_source_valid = 1'd0;
wire benchsoc_ethcore_mac_packetizer_source_ready;
reg benchsoc_ethcore_mac_packetizer_source_first = 1'd0;
reg benchsoc_ethcore_mac_packetizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_packetizer_source_payload_data = 8'd0;
reg benchsoc_ethcore_mac_packetizer_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_mac_packetizer_source_payload_error;
reg [111:0] benchsoc_ethcore_mac_packetizer_header = 112'd0;
reg [111:0] benchsoc_ethcore_mac_packetizer_sr = 112'd0;
reg benchsoc_ethcore_mac_packetizer_sr_load = 1'd0;
reg benchsoc_ethcore_mac_packetizer_sr_shift = 1'd0;
reg [3:0] benchsoc_ethcore_mac_packetizer_count = 4'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_last = 1'd0;
reg [15:0] benchsoc_ethcore_mac_packetizer_sink_d_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_mac_packetizer_sink_d_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_mac_packetizer_sink_d_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_mac_packetizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_packetizer_sink_d_payload_error = 1'd0;
wire benchsoc_ethcore_mac_packetizer_last_be;
reg benchsoc_ethcore_mac_packetizer_last_be_d = 1'd0;
reg benchsoc_ethcore_mac_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_ethcore_mac_depacketizer_sink_valid;
reg benchsoc_ethcore_mac_depacketizer_sink_ready = 1'd0;
wire benchsoc_ethcore_mac_depacketizer_sink_first;
wire benchsoc_ethcore_mac_depacketizer_sink_last;
wire [7:0] benchsoc_ethcore_mac_depacketizer_sink_payload_data;
wire benchsoc_ethcore_mac_depacketizer_sink_payload_last_be;
wire benchsoc_ethcore_mac_depacketizer_sink_payload_error;
reg benchsoc_ethcore_mac_depacketizer_source_valid = 1'd0;
wire benchsoc_ethcore_mac_depacketizer_source_ready;
reg benchsoc_ethcore_mac_depacketizer_source_first = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_source_last = 1'd0;
wire [15:0] benchsoc_ethcore_mac_depacketizer_source_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_mac_depacketizer_source_payload_sender_mac;
wire [47:0] benchsoc_ethcore_mac_depacketizer_source_payload_target_mac;
reg [7:0] benchsoc_ethcore_mac_depacketizer_source_payload_data = 8'd0;
wire benchsoc_ethcore_mac_depacketizer_source_payload_last_be;
wire benchsoc_ethcore_mac_depacketizer_source_payload_error;
wire [111:0] benchsoc_ethcore_mac_depacketizer_header;
reg [111:0] benchsoc_ethcore_mac_depacketizer_sr = 112'd0;
reg benchsoc_ethcore_mac_depacketizer_sr_shift = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_sr_shift_leftover = 1'd0;
reg [3:0] benchsoc_ethcore_mac_depacketizer_count = 4'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_mac_depacketizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_sink_d_payload_error = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_fsm_from_idle = 1'd0;
wire benchsoc_ethcore_arp_tx_sink_sink_valid;
reg benchsoc_ethcore_arp_tx_sink_sink_ready = 1'd0;
wire benchsoc_ethcore_arp_tx_sink_sink_first;
wire benchsoc_ethcore_arp_tx_sink_sink_last;
wire benchsoc_ethcore_arp_tx_sink_sink_payload_reply;
wire benchsoc_ethcore_arp_tx_sink_sink_payload_request;
wire [31:0] benchsoc_ethcore_arp_tx_sink_sink_payload_ip_address;
wire [47:0] benchsoc_ethcore_arp_tx_sink_sink_payload_mac_address;
reg benchsoc_ethcore_arp_tx_source_source_valid = 1'd0;
wire benchsoc_ethcore_arp_tx_source_source_ready;
reg benchsoc_ethcore_arp_tx_source_source_first = 1'd0;
reg benchsoc_ethcore_arp_tx_source_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_arp_tx_source_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_arp_tx_source_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_arp_tx_source_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_arp_tx_source_source_payload_data = 8'd0;
reg benchsoc_ethcore_arp_tx_source_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_arp_tx_source_source_payload_error = 1'd0;
reg [5:0] benchsoc_ethcore_arp_tx_counter = 6'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_valid = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_ready = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_first = 1'd0;
wire benchsoc_ethcore_arp_tx_packetizer_sink_last;
reg [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_payload_data = 8'd0;
wire benchsoc_ethcore_arp_tx_packetizer_sink_payload_last_be;
reg benchsoc_ethcore_arp_tx_packetizer_sink_payload_error = 1'd0;
wire [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_hwsize;
wire [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_hwtype;
reg [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode = 16'd0;
wire [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_proto;
wire [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_protosize;
wire [31:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip;
wire [47:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac;
reg [31:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip = 32'd0;
reg [47:0] benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac = 48'd0;
reg benchsoc_ethcore_arp_tx_packetizer_source_valid = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_source_ready = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_source_first = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_arp_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_arp_tx_packetizer_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_arp_tx_packetizer_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_arp_tx_packetizer_source_payload_data = 8'd0;
reg benchsoc_ethcore_arp_tx_packetizer_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_arp_tx_packetizer_source_payload_error;
reg [223:0] benchsoc_ethcore_arp_tx_packetizer_header = 224'd0;
reg [223:0] benchsoc_ethcore_arp_tx_packetizer_sr = 224'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sr_load = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sr_shift = 1'd0;
reg [4:0] benchsoc_ethcore_arp_tx_packetizer_count = 5'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_error = 1'd0;
reg [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_hwsize = 8'd0;
reg [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_hwtype = 16'd0;
reg [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_opcode = 16'd0;
reg [15:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_proto = 16'd0;
reg [7:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_protosize = 8'd0;
reg [31:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_sender_ip = 32'd0;
reg [47:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_sender_mac = 48'd0;
reg [31:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_target_ip = 32'd0;
reg [47:0] benchsoc_ethcore_arp_tx_packetizer_sink_d_param_target_mac = 48'd0;
wire benchsoc_ethcore_arp_tx_packetizer_last_be;
reg benchsoc_ethcore_arp_tx_packetizer_last_be_d = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_ethcore_arp_rx_sink_sink_valid;
wire benchsoc_ethcore_arp_rx_sink_sink_ready;
wire benchsoc_ethcore_arp_rx_sink_sink_first;
wire benchsoc_ethcore_arp_rx_sink_sink_last;
wire [15:0] benchsoc_ethcore_arp_rx_sink_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_arp_rx_sink_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_arp_rx_sink_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_arp_rx_sink_sink_payload_data;
wire benchsoc_ethcore_arp_rx_sink_sink_payload_last_be;
wire benchsoc_ethcore_arp_rx_sink_sink_payload_error;
reg benchsoc_ethcore_arp_rx_source_source_valid = 1'd0;
wire benchsoc_ethcore_arp_rx_source_source_ready;
reg benchsoc_ethcore_arp_rx_source_source_first = 1'd0;
reg benchsoc_ethcore_arp_rx_source_source_last = 1'd0;
reg benchsoc_ethcore_arp_rx_source_source_payload_reply = 1'd0;
reg benchsoc_ethcore_arp_rx_source_source_payload_request = 1'd0;
wire [31:0] benchsoc_ethcore_arp_rx_source_source_payload_ip_address;
wire [47:0] benchsoc_ethcore_arp_rx_source_source_payload_mac_address;
wire benchsoc_ethcore_arp_rx_depacketizer_sink_valid;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_ready = 1'd0;
wire benchsoc_ethcore_arp_rx_depacketizer_sink_first;
wire benchsoc_ethcore_arp_rx_depacketizer_sink_last;
wire [15:0] benchsoc_ethcore_arp_rx_depacketizer_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_arp_rx_depacketizer_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_arp_rx_depacketizer_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data;
wire benchsoc_ethcore_arp_rx_depacketizer_sink_payload_last_be;
wire benchsoc_ethcore_arp_rx_depacketizer_sink_payload_error;
reg benchsoc_ethcore_arp_rx_depacketizer_source_valid = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_source_ready = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_arp_rx_depacketizer_source_payload_data = 8'd0;
wire benchsoc_ethcore_arp_rx_depacketizer_source_payload_last_be;
wire benchsoc_ethcore_arp_rx_depacketizer_source_payload_error;
wire [7:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_hwsize;
wire [15:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_hwtype;
wire [15:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_opcode;
wire [15:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_proto;
wire [7:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_protosize;
wire [31:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_ip;
wire [47:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_mac;
wire [31:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_target_ip;
wire [47:0] benchsoc_ethcore_arp_rx_depacketizer_source_param_target_mac;
wire [223:0] benchsoc_ethcore_arp_rx_depacketizer_header;
reg [223:0] benchsoc_ethcore_arp_rx_depacketizer_sr = 224'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sr_shift = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg [4:0] benchsoc_ethcore_arp_rx_depacketizer_count = 5'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_last = 1'd0;
reg [15:0] benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_error = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle = 1'd0;
reg benchsoc_ethcore_arp_rx_valid = 1'd0;
reg benchsoc_ethcore_arp_rx_reply = 1'd0;
reg benchsoc_ethcore_arp_rx_request = 1'd0;
wire benchsoc_ethcore_arp_table_sink_valid;
reg benchsoc_ethcore_arp_table_sink_ready = 1'd0;
wire benchsoc_ethcore_arp_table_sink_first;
wire benchsoc_ethcore_arp_table_sink_last;
wire benchsoc_ethcore_arp_table_sink_payload_reply;
wire benchsoc_ethcore_arp_table_sink_payload_request;
wire [31:0] benchsoc_ethcore_arp_table_sink_payload_ip_address;
wire [47:0] benchsoc_ethcore_arp_table_sink_payload_mac_address;
reg benchsoc_ethcore_arp_table_source_valid = 1'd0;
wire benchsoc_ethcore_arp_table_source_ready;
reg benchsoc_ethcore_arp_table_source_first = 1'd0;
reg benchsoc_ethcore_arp_table_source_last = 1'd0;
reg benchsoc_ethcore_arp_table_source_payload_reply = 1'd0;
reg benchsoc_ethcore_arp_table_source_payload_request = 1'd0;
reg [31:0] benchsoc_ethcore_arp_table_source_payload_ip_address = 32'd0;
reg [47:0] benchsoc_ethcore_arp_table_source_payload_mac_address = 48'd0;
reg benchsoc_ethcore_arp_table_request_valid = 1'd0;
reg benchsoc_ethcore_arp_table_request_ready = 1'd0;
wire [31:0] benchsoc_ethcore_arp_table_request_payload_ip_address;
reg benchsoc_ethcore_arp_table_response_valid = 1'd0;
reg benchsoc_ethcore_arp_table_response_ready = 1'd0;
reg benchsoc_ethcore_arp_table_response_payload_failed = 1'd0;
wire [47:0] benchsoc_ethcore_arp_table_response_payload_mac_address;
reg benchsoc_ethcore_arp_table_request_pending = 1'd0;
reg benchsoc_ethcore_arp_table_request_pending_clr = 1'd0;
reg benchsoc_ethcore_arp_table_request_pending_set = 1'd0;
reg [31:0] benchsoc_ethcore_arp_table_request_ip_address = 32'd0;
reg benchsoc_ethcore_arp_table_request_ip_address_reset = 1'd0;
reg benchsoc_ethcore_arp_table_request_ip_address_update = 1'd0;
wire benchsoc_ethcore_arp_table_request_timer_wait;
wire benchsoc_ethcore_arp_table_request_timer_done;
reg [22:0] benchsoc_ethcore_arp_table_request_timer_count = 23'd5000000;
reg [2:0] benchsoc_ethcore_arp_table_request_counter = 3'd0;
reg benchsoc_ethcore_arp_table_request_counter_reset = 1'd0;
reg benchsoc_ethcore_arp_table_request_counter_ce = 1'd0;
reg benchsoc_ethcore_arp_table_update = 1'd0;
reg benchsoc_ethcore_arp_table_cached_valid = 1'd0;
reg [31:0] benchsoc_ethcore_arp_table_cached_ip_address = 32'd0;
reg [47:0] benchsoc_ethcore_arp_table_cached_mac_address = 48'd0;
wire benchsoc_ethcore_arp_table_cached_timer_wait;
wire benchsoc_ethcore_arp_table_cached_timer_done;
reg [28:0] benchsoc_ethcore_arp_table_cached_timer_count = 29'd500000000;
wire benchsoc_ethcore_arp_mac_port_sink_valid;
reg benchsoc_ethcore_arp_mac_port_sink_ready = 1'd0;
wire benchsoc_ethcore_arp_mac_port_sink_first;
wire benchsoc_ethcore_arp_mac_port_sink_last;
wire [15:0] benchsoc_ethcore_arp_mac_port_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_arp_mac_port_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_arp_mac_port_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_arp_mac_port_sink_payload_data;
wire benchsoc_ethcore_arp_mac_port_sink_payload_last_be;
wire benchsoc_ethcore_arp_mac_port_sink_payload_error;
reg benchsoc_ethcore_arp_mac_port_source_valid = 1'd0;
wire benchsoc_ethcore_arp_mac_port_source_ready;
reg benchsoc_ethcore_arp_mac_port_source_first = 1'd0;
reg benchsoc_ethcore_arp_mac_port_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_arp_mac_port_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_arp_mac_port_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_arp_mac_port_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_arp_mac_port_source_payload_data = 8'd0;
reg benchsoc_ethcore_arp_mac_port_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_arp_mac_port_source_payload_error = 1'd0;
wire benchsoc_ethcore_ip_tx_sink_sink_valid;
wire benchsoc_ethcore_ip_tx_sink_sink_ready;
wire benchsoc_ethcore_ip_tx_sink_sink_first;
wire benchsoc_ethcore_ip_tx_sink_sink_last;
wire [7:0] benchsoc_ethcore_ip_tx_sink_sink_payload_data;
wire benchsoc_ethcore_ip_tx_sink_sink_payload_last_be;
wire benchsoc_ethcore_ip_tx_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_ip_tx_sink_sink_param_length;
wire [7:0] benchsoc_ethcore_ip_tx_sink_sink_param_protocol;
wire [31:0] benchsoc_ethcore_ip_tx_sink_sink_param_ip_address;
reg benchsoc_ethcore_ip_tx_source_source_valid = 1'd0;
wire benchsoc_ethcore_ip_tx_source_source_ready;
reg benchsoc_ethcore_ip_tx_source_source_first = 1'd0;
reg benchsoc_ethcore_ip_tx_source_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_ip_tx_source_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_ip_tx_source_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_ip_tx_source_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_ip_tx_source_source_payload_data = 8'd0;
reg benchsoc_ethcore_ip_tx_source_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_tx_source_source_payload_error = 1'd0;
reg benchsoc_ethcore_ip_tx_target_unreachable = 1'd0;
wire [159:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_header;
wire [15:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_value;
wire benchsoc_ethcore_ip_tx_liteethipv4checksum_done;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r = 17'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next0;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next0 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum0 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next1;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next1 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum1 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next2;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next2 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum2 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next3;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next3 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum3 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next4;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next4 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum4 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next5;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next5 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum5 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next6;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next6 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum6 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next7;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next7 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum7 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next8;
reg [16:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next8 = 17'd0;
reg benchsoc_ethcore_ip_tx_liteethipv4checksum8 = 1'd0;
reg [3:0] benchsoc_ethcore_ip_tx_liteethipv4checksum_counter = 4'd0;
wire benchsoc_ethcore_ip_tx_liteethipv4checksum_counter_ce;
wire benchsoc_ethcore_ip_tx_ce;
wire benchsoc_ethcore_ip_tx_reset;
wire benchsoc_ethcore_ip_tx_packetizer_sink_valid;
reg benchsoc_ethcore_ip_tx_packetizer_sink_ready = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_first = 1'd0;
wire benchsoc_ethcore_ip_tx_packetizer_sink_last;
wire [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_payload_data;
wire benchsoc_ethcore_ip_tx_packetizer_sink_payload_last_be;
reg benchsoc_ethcore_ip_tx_packetizer_sink_payload_error = 1'd0;
wire [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_checksum;
wire [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_identification;
wire [3:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_ihl;
wire [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_protocol;
wire [31:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip;
wire [31:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip;
wire [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_total_length;
wire [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_ttl;
wire [3:0] benchsoc_ethcore_ip_tx_packetizer_sink_param_version;
reg benchsoc_ethcore_ip_tx_packetizer_source_valid = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_source_ready = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_source_first = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_ip_tx_packetizer_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_ip_tx_packetizer_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_ip_tx_packetizer_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_ip_tx_packetizer_source_payload_data = 8'd0;
reg benchsoc_ethcore_ip_tx_packetizer_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_ip_tx_packetizer_source_payload_error;
reg [159:0] benchsoc_ethcore_ip_tx_packetizer_header = 160'd0;
reg [159:0] benchsoc_ethcore_ip_tx_packetizer_sr = 160'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sr_load = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sr_shift = 1'd0;
reg [4:0] benchsoc_ethcore_ip_tx_packetizer_count = 5'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_checksum = 16'd0;
reg [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_identification = 16'd0;
reg [3:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_ihl = 4'd0;
reg [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_sender_ip = 32'd0;
reg [31:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_target_ip = 32'd0;
reg [15:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_total_length = 16'd0;
reg [7:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_ttl = 8'd0;
reg [3:0] benchsoc_ethcore_ip_tx_packetizer_sink_d_param_version = 4'd0;
wire benchsoc_ethcore_ip_tx_packetizer_last_be;
reg benchsoc_ethcore_ip_tx_packetizer_last_be_d = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle = 1'd0;
reg [47:0] benchsoc_ethcore_ip_tx_target_mac = 48'd0;
wire benchsoc_ethcore_ip_rx_sink_sink_valid;
wire benchsoc_ethcore_ip_rx_sink_sink_ready;
wire benchsoc_ethcore_ip_rx_sink_sink_first;
wire benchsoc_ethcore_ip_rx_sink_sink_last;
wire [15:0] benchsoc_ethcore_ip_rx_sink_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_ip_rx_sink_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_ip_rx_sink_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_ip_rx_sink_sink_payload_data;
wire benchsoc_ethcore_ip_rx_sink_sink_payload_last_be;
wire benchsoc_ethcore_ip_rx_sink_sink_payload_error;
reg benchsoc_ethcore_ip_rx_source_source_valid = 1'd0;
wire benchsoc_ethcore_ip_rx_source_source_ready;
reg benchsoc_ethcore_ip_rx_source_source_first = 1'd0;
wire benchsoc_ethcore_ip_rx_source_source_last;
wire [7:0] benchsoc_ethcore_ip_rx_source_source_payload_data;
wire benchsoc_ethcore_ip_rx_source_source_payload_last_be;
wire benchsoc_ethcore_ip_rx_source_source_payload_error;
wire [15:0] benchsoc_ethcore_ip_rx_source_source_param_length;
wire [7:0] benchsoc_ethcore_ip_rx_source_source_param_protocol;
wire [31:0] benchsoc_ethcore_ip_rx_source_source_param_ip_address;
wire benchsoc_ethcore_ip_rx_depacketizer_sink_valid;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_ready = 1'd0;
wire benchsoc_ethcore_ip_rx_depacketizer_sink_first;
wire benchsoc_ethcore_ip_rx_depacketizer_sink_last;
wire [15:0] benchsoc_ethcore_ip_rx_depacketizer_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_ip_rx_depacketizer_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_ip_rx_depacketizer_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data;
wire benchsoc_ethcore_ip_rx_depacketizer_sink_payload_last_be;
wire benchsoc_ethcore_ip_rx_depacketizer_sink_payload_error;
reg benchsoc_ethcore_ip_rx_depacketizer_source_valid = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_source_ready = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_ip_rx_depacketizer_source_payload_data = 8'd0;
wire benchsoc_ethcore_ip_rx_depacketizer_source_payload_last_be;
wire benchsoc_ethcore_ip_rx_depacketizer_source_payload_error;
wire [15:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_checksum;
wire [15:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_identification;
wire [3:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_ihl;
wire [7:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_protocol;
wire [31:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_sender_ip;
wire [31:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_target_ip;
wire [15:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_total_length;
wire [7:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_ttl;
wire [3:0] benchsoc_ethcore_ip_rx_depacketizer_source_param_version;
wire [159:0] benchsoc_ethcore_ip_rx_depacketizer_header;
reg [159:0] benchsoc_ethcore_ip_rx_depacketizer_sr = 160'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sr_shift = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sr_shift_leftover = 1'd0;
reg [4:0] benchsoc_ethcore_ip_rx_depacketizer_count = 5'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_last = 1'd0;
reg [15:0] benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_error = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle = 1'd0;
wire [159:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_header;
wire [15:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_value;
wire benchsoc_ethcore_ip_rx_liteethipv4checksum_done;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r = 17'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next0;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next0 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum0 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next1;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next1 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum1 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next2;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next2 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum2 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next3;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next3 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum3 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next4;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next4 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum4 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next5;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next5 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum5 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next6;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next6 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum6 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next7;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next7 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum7 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next8;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next8 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum8 = 1'd0;
wire [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next9;
reg [16:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next9 = 17'd0;
reg benchsoc_ethcore_ip_rx_liteethipv4checksum9 = 1'd0;
reg [3:0] benchsoc_ethcore_ip_rx_liteethipv4checksum_counter = 4'd0;
wire benchsoc_ethcore_ip_rx_liteethipv4checksum_counter_ce;
wire benchsoc_ethcore_ip_rx_ce;
wire benchsoc_ethcore_ip_rx_reset;
reg benchsoc_ethcore_ip_rx_valid = 1'd0;
wire benchsoc_ethcore_ip_mac_port_sink_valid;
reg benchsoc_ethcore_ip_mac_port_sink_ready = 1'd0;
wire benchsoc_ethcore_ip_mac_port_sink_first;
wire benchsoc_ethcore_ip_mac_port_sink_last;
wire [15:0] benchsoc_ethcore_ip_mac_port_sink_payload_ethernet_type;
wire [47:0] benchsoc_ethcore_ip_mac_port_sink_payload_sender_mac;
wire [47:0] benchsoc_ethcore_ip_mac_port_sink_payload_target_mac;
wire [7:0] benchsoc_ethcore_ip_mac_port_sink_payload_data;
wire benchsoc_ethcore_ip_mac_port_sink_payload_last_be;
wire benchsoc_ethcore_ip_mac_port_sink_payload_error;
reg benchsoc_ethcore_ip_mac_port_source_valid = 1'd0;
wire benchsoc_ethcore_ip_mac_port_source_ready;
reg benchsoc_ethcore_ip_mac_port_source_first = 1'd0;
reg benchsoc_ethcore_ip_mac_port_source_last = 1'd0;
reg [15:0] benchsoc_ethcore_ip_mac_port_source_payload_ethernet_type = 16'd0;
reg [47:0] benchsoc_ethcore_ip_mac_port_source_payload_sender_mac = 48'd0;
reg [47:0] benchsoc_ethcore_ip_mac_port_source_payload_target_mac = 48'd0;
reg [7:0] benchsoc_ethcore_ip_mac_port_source_payload_data = 8'd0;
reg benchsoc_ethcore_ip_mac_port_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_mac_port_source_payload_error = 1'd0;
reg benchsoc_ethcore_ip_crossbar_source_valid = 1'd0;
wire benchsoc_ethcore_ip_crossbar_source_ready;
reg benchsoc_ethcore_ip_crossbar_source_first = 1'd0;
reg benchsoc_ethcore_ip_crossbar_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_ip_crossbar_source_payload_data = 8'd0;
reg benchsoc_ethcore_ip_crossbar_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_crossbar_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_ip_crossbar_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_ip_crossbar_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_ip_crossbar_source_param_ip_address = 32'd0;
wire benchsoc_ethcore_ip_crossbar_sink_valid;
reg benchsoc_ethcore_ip_crossbar_sink_ready = 1'd0;
wire benchsoc_ethcore_ip_crossbar_sink_first;
wire benchsoc_ethcore_ip_crossbar_sink_last;
wire [7:0] benchsoc_ethcore_ip_crossbar_sink_payload_data;
wire benchsoc_ethcore_ip_crossbar_sink_payload_last_be;
wire benchsoc_ethcore_ip_crossbar_sink_payload_error;
wire [15:0] benchsoc_ethcore_ip_crossbar_sink_param_length;
wire [7:0] benchsoc_ethcore_ip_crossbar_sink_param_protocol;
wire [31:0] benchsoc_ethcore_ip_crossbar_sink_param_ip_address;
wire benchsoc_ethcore_icmp_tx_sink_sink_valid;
wire benchsoc_ethcore_icmp_tx_sink_sink_ready;
wire benchsoc_ethcore_icmp_tx_sink_sink_first;
wire benchsoc_ethcore_icmp_tx_sink_sink_last;
wire [7:0] benchsoc_ethcore_icmp_tx_sink_sink_payload_data;
wire benchsoc_ethcore_icmp_tx_sink_sink_payload_last_be;
wire benchsoc_ethcore_icmp_tx_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_tx_sink_sink_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_tx_sink_sink_param_code;
wire [7:0] benchsoc_ethcore_icmp_tx_sink_sink_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_tx_sink_sink_param_quench;
wire [31:0] benchsoc_ethcore_icmp_tx_sink_sink_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_tx_sink_sink_param_length;
reg benchsoc_ethcore_icmp_tx_source_source_valid = 1'd0;
wire benchsoc_ethcore_icmp_tx_source_source_ready;
reg benchsoc_ethcore_icmp_tx_source_source_first = 1'd0;
reg benchsoc_ethcore_icmp_tx_source_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_source_source_payload_data = 8'd0;
reg benchsoc_ethcore_icmp_tx_source_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_icmp_tx_source_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_icmp_tx_source_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_source_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_icmp_tx_source_source_param_ip_address = 32'd0;
wire benchsoc_ethcore_icmp_tx_packetizer_sink_valid;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_ready = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_first = 1'd0;
wire benchsoc_ethcore_icmp_tx_packetizer_sink_last;
wire [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_payload_data;
wire benchsoc_ethcore_icmp_tx_packetizer_sink_payload_last_be;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_payload_error = 1'd0;
wire [15:0] benchsoc_ethcore_icmp_tx_packetizer_sink_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_param_code;
wire [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench;
reg benchsoc_ethcore_icmp_tx_packetizer_source_valid = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_source_ready = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_source_first = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_packetizer_source_payload_data = 8'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_icmp_tx_packetizer_source_payload_error;
reg [15:0] benchsoc_ethcore_icmp_tx_packetizer_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_packetizer_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_icmp_tx_packetizer_source_param_ip_address = 32'd0;
reg [63:0] benchsoc_ethcore_icmp_tx_packetizer_header = 64'd0;
reg [63:0] benchsoc_ethcore_icmp_tx_packetizer_sr = 64'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sr_load = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sr_shift = 1'd0;
reg [2:0] benchsoc_ethcore_icmp_tx_packetizer_count = 3'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_checksum = 16'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_code = 8'd0;
reg [7:0] benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_msgtype = 8'd0;
reg [31:0] benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_quench = 32'd0;
wire benchsoc_ethcore_icmp_tx_packetizer_last_be;
reg benchsoc_ethcore_icmp_tx_packetizer_last_be_d = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_ethcore_icmp_rx_sink_sink_valid;
wire benchsoc_ethcore_icmp_rx_sink_sink_ready;
wire benchsoc_ethcore_icmp_rx_sink_sink_first;
wire benchsoc_ethcore_icmp_rx_sink_sink_last;
wire [7:0] benchsoc_ethcore_icmp_rx_sink_sink_payload_data;
wire benchsoc_ethcore_icmp_rx_sink_sink_payload_last_be;
wire benchsoc_ethcore_icmp_rx_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_rx_sink_sink_param_length;
wire [7:0] benchsoc_ethcore_icmp_rx_sink_sink_param_protocol;
wire [31:0] benchsoc_ethcore_icmp_rx_sink_sink_param_ip_address;
reg benchsoc_ethcore_icmp_rx_source_source_valid = 1'd0;
wire benchsoc_ethcore_icmp_rx_source_source_ready;
reg benchsoc_ethcore_icmp_rx_source_source_first = 1'd0;
wire benchsoc_ethcore_icmp_rx_source_source_last;
wire [7:0] benchsoc_ethcore_icmp_rx_source_source_payload_data;
wire benchsoc_ethcore_icmp_rx_source_source_payload_last_be;
wire benchsoc_ethcore_icmp_rx_source_source_payload_error;
wire [15:0] benchsoc_ethcore_icmp_rx_source_source_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_rx_source_source_param_code;
wire [7:0] benchsoc_ethcore_icmp_rx_source_source_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_rx_source_source_param_quench;
wire [31:0] benchsoc_ethcore_icmp_rx_source_source_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_rx_source_source_param_length;
wire benchsoc_ethcore_icmp_rx_depacketizer_sink_valid;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_ready = 1'd0;
wire benchsoc_ethcore_icmp_rx_depacketizer_sink_first;
wire benchsoc_ethcore_icmp_rx_depacketizer_sink_last;
wire [7:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data;
wire benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_last_be;
wire benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_param_length;
wire [7:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_param_protocol;
wire [31:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_param_ip_address;
reg benchsoc_ethcore_icmp_rx_depacketizer_source_valid = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_source_ready = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data = 8'd0;
wire benchsoc_ethcore_icmp_rx_depacketizer_source_payload_last_be;
wire benchsoc_ethcore_icmp_rx_depacketizer_source_payload_error;
wire [15:0] benchsoc_ethcore_icmp_rx_depacketizer_source_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_rx_depacketizer_source_param_code;
wire [7:0] benchsoc_ethcore_icmp_rx_depacketizer_source_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_rx_depacketizer_source_param_quench;
wire [63:0] benchsoc_ethcore_icmp_rx_depacketizer_header;
reg [63:0] benchsoc_ethcore_icmp_rx_depacketizer_sr = 64'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sr_shift = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sr_shift_leftover = 1'd0;
reg [2:0] benchsoc_ethcore_icmp_rx_depacketizer_count = 3'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_ip_address = 32'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle = 1'd0;
reg benchsoc_ethcore_icmp_rx_valid = 1'd0;
wire benchsoc_ethcore_icmp_echo_sink_sink_valid;
wire benchsoc_ethcore_icmp_echo_sink_sink_ready;
wire benchsoc_ethcore_icmp_echo_sink_sink_first;
wire benchsoc_ethcore_icmp_echo_sink_sink_last;
wire [7:0] benchsoc_ethcore_icmp_echo_sink_sink_payload_data;
wire benchsoc_ethcore_icmp_echo_sink_sink_payload_last_be;
wire benchsoc_ethcore_icmp_echo_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_echo_sink_sink_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_echo_sink_sink_param_code;
wire [7:0] benchsoc_ethcore_icmp_echo_sink_sink_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_echo_sink_sink_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_sink_sink_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_sink_sink_param_length;
wire benchsoc_ethcore_icmp_echo_source_source_valid;
wire benchsoc_ethcore_icmp_echo_source_source_ready;
wire benchsoc_ethcore_icmp_echo_source_source_first;
wire benchsoc_ethcore_icmp_echo_source_source_last;
wire [7:0] benchsoc_ethcore_icmp_echo_source_source_payload_data;
wire benchsoc_ethcore_icmp_echo_source_source_payload_last_be;
wire benchsoc_ethcore_icmp_echo_source_source_payload_error;
reg [15:0] benchsoc_ethcore_icmp_echo_source_source_param_checksum = 16'd0;
wire [7:0] benchsoc_ethcore_icmp_echo_source_source_param_code;
reg [7:0] benchsoc_ethcore_icmp_echo_source_source_param_msgtype = 8'd0;
wire [31:0] benchsoc_ethcore_icmp_echo_source_source_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_source_source_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_source_source_param_length;
wire benchsoc_ethcore_icmp_echo_buffer_sink_valid;
wire benchsoc_ethcore_icmp_echo_buffer_sink_ready;
wire benchsoc_ethcore_icmp_echo_buffer_sink_first;
wire benchsoc_ethcore_icmp_echo_buffer_sink_last;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_sink_payload_data;
wire benchsoc_ethcore_icmp_echo_buffer_sink_payload_last_be;
wire benchsoc_ethcore_icmp_echo_buffer_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_code;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_sink_param_length;
wire benchsoc_ethcore_icmp_echo_buffer_source_valid;
wire benchsoc_ethcore_icmp_echo_buffer_source_ready;
wire benchsoc_ethcore_icmp_echo_buffer_source_first;
wire benchsoc_ethcore_icmp_echo_buffer_source_last;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_source_payload_data;
wire benchsoc_ethcore_icmp_echo_buffer_source_payload_last_be;
wire benchsoc_ethcore_icmp_echo_buffer_source_payload_error;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_source_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_source_param_code;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_source_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_source_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_source_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_source_param_length;
wire benchsoc_ethcore_icmp_echo_buffer_re;
reg benchsoc_ethcore_icmp_echo_buffer_readable = 1'd0;
wire benchsoc_ethcore_icmp_echo_buffer_syncfifo_we;
wire benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable;
wire benchsoc_ethcore_icmp_echo_buffer_syncfifo_re;
wire benchsoc_ethcore_icmp_echo_buffer_syncfifo_readable;
wire [123:0] benchsoc_ethcore_icmp_echo_buffer_syncfifo_din;
wire [123:0] benchsoc_ethcore_icmp_echo_buffer_syncfifo_dout;
reg [7:0] benchsoc_ethcore_icmp_echo_buffer_level0 = 8'd0;
reg benchsoc_ethcore_icmp_echo_buffer_replace = 1'd0;
reg [6:0] benchsoc_ethcore_icmp_echo_buffer_produce = 7'd0;
reg [6:0] benchsoc_ethcore_icmp_echo_buffer_consume = 7'd0;
reg [6:0] benchsoc_ethcore_icmp_echo_buffer_wrport_adr = 7'd0;
wire [123:0] benchsoc_ethcore_icmp_echo_buffer_wrport_dat_r;
wire benchsoc_ethcore_icmp_echo_buffer_wrport_we;
wire [123:0] benchsoc_ethcore_icmp_echo_buffer_wrport_dat_w;
wire benchsoc_ethcore_icmp_echo_buffer_do_read;
wire [6:0] benchsoc_ethcore_icmp_echo_buffer_rdport_adr;
wire [123:0] benchsoc_ethcore_icmp_echo_buffer_rdport_dat_r;
wire benchsoc_ethcore_icmp_echo_buffer_rdport_re;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_level1;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_data;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_last_be;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_error;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_code;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_length;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_in_first;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_in_last;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_data;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_last_be;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_error;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_checksum;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_code;
wire [7:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_msgtype;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_quench;
wire [31:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_ip_address;
wire [15:0] benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_length;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_out_first;
wire benchsoc_ethcore_icmp_echo_buffer_fifo_out_last;
wire benchsoc_ethcore_icmp_sink_valid;
reg benchsoc_ethcore_icmp_sink_ready = 1'd0;
wire benchsoc_ethcore_icmp_sink_first;
wire benchsoc_ethcore_icmp_sink_last;
wire [7:0] benchsoc_ethcore_icmp_sink_payload_data;
wire benchsoc_ethcore_icmp_sink_payload_last_be;
wire benchsoc_ethcore_icmp_sink_payload_error;
wire [15:0] benchsoc_ethcore_icmp_sink_param_length;
wire [7:0] benchsoc_ethcore_icmp_sink_param_protocol;
wire [31:0] benchsoc_ethcore_icmp_sink_param_ip_address;
reg benchsoc_ethcore_icmp_source_valid = 1'd0;
wire benchsoc_ethcore_icmp_source_ready;
reg benchsoc_ethcore_icmp_source_first = 1'd0;
reg benchsoc_ethcore_icmp_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_icmp_source_payload_data = 8'd0;
reg benchsoc_ethcore_icmp_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_icmp_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_icmp_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_icmp_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_icmp_source_param_ip_address = 32'd0;
wire benchsoc_ethcore_tx_sink_sink_valid;
wire benchsoc_ethcore_tx_sink_sink_ready;
wire benchsoc_ethcore_tx_sink_sink_first;
wire benchsoc_ethcore_tx_sink_sink_last;
wire [7:0] benchsoc_ethcore_tx_sink_sink_payload_data;
wire benchsoc_ethcore_tx_sink_sink_payload_last_be;
wire benchsoc_ethcore_tx_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_tx_sink_sink_param_src_port;
wire [15:0] benchsoc_ethcore_tx_sink_sink_param_dst_port;
wire [31:0] benchsoc_ethcore_tx_sink_sink_param_ip_address;
wire [15:0] benchsoc_ethcore_tx_sink_sink_param_length;
reg benchsoc_ethcore_tx_source_source_valid = 1'd0;
wire benchsoc_ethcore_tx_source_source_ready;
reg benchsoc_ethcore_tx_source_source_first = 1'd0;
reg benchsoc_ethcore_tx_source_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_tx_source_source_payload_data = 8'd0;
reg benchsoc_ethcore_tx_source_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_tx_source_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_tx_source_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_tx_source_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_tx_source_source_param_ip_address = 32'd0;
wire benchsoc_ethcore_tx_packetizer_sink_valid;
reg benchsoc_ethcore_tx_packetizer_sink_ready = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sink_first = 1'd0;
wire benchsoc_ethcore_tx_packetizer_sink_last;
wire [7:0] benchsoc_ethcore_tx_packetizer_sink_payload_data;
wire benchsoc_ethcore_tx_packetizer_sink_payload_last_be;
reg benchsoc_ethcore_tx_packetizer_sink_payload_error = 1'd0;
wire [15:0] benchsoc_ethcore_tx_packetizer_sink_param_checksum;
wire [15:0] benchsoc_ethcore_tx_packetizer_sink_param_dst_port;
wire [15:0] benchsoc_ethcore_tx_packetizer_sink_param_length;
wire [15:0] benchsoc_ethcore_tx_packetizer_sink_param_src_port;
reg benchsoc_ethcore_tx_packetizer_source_valid = 1'd0;
reg benchsoc_ethcore_tx_packetizer_source_ready = 1'd0;
reg benchsoc_ethcore_tx_packetizer_source_first = 1'd0;
reg benchsoc_ethcore_tx_packetizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_tx_packetizer_source_payload_data = 8'd0;
reg benchsoc_ethcore_tx_packetizer_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_tx_packetizer_source_payload_error;
reg [15:0] benchsoc_ethcore_tx_packetizer_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_tx_packetizer_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_tx_packetizer_source_param_ip_address = 32'd0;
reg [63:0] benchsoc_ethcore_tx_packetizer_header = 64'd0;
reg [63:0] benchsoc_ethcore_tx_packetizer_sr = 64'd0;
reg benchsoc_ethcore_tx_packetizer_sr_load = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sr_shift = 1'd0;
reg [2:0] benchsoc_ethcore_tx_packetizer_count = 3'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_tx_packetizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_tx_packetizer_sink_d_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_tx_packetizer_sink_d_param_checksum = 16'd0;
reg [15:0] benchsoc_ethcore_tx_packetizer_sink_d_param_dst_port = 16'd0;
reg [15:0] benchsoc_ethcore_tx_packetizer_sink_d_param_length = 16'd0;
reg [15:0] benchsoc_ethcore_tx_packetizer_sink_d_param_src_port = 16'd0;
wire benchsoc_ethcore_tx_packetizer_last_be;
reg benchsoc_ethcore_tx_packetizer_last_be_d = 1'd0;
reg benchsoc_ethcore_tx_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_ethcore_rx_sink_sink_valid;
wire benchsoc_ethcore_rx_sink_sink_ready;
wire benchsoc_ethcore_rx_sink_sink_first;
wire benchsoc_ethcore_rx_sink_sink_last;
wire [7:0] benchsoc_ethcore_rx_sink_sink_payload_data;
wire benchsoc_ethcore_rx_sink_sink_payload_last_be;
wire benchsoc_ethcore_rx_sink_sink_payload_error;
wire [15:0] benchsoc_ethcore_rx_sink_sink_param_length;
wire [7:0] benchsoc_ethcore_rx_sink_sink_param_protocol;
wire [31:0] benchsoc_ethcore_rx_sink_sink_param_ip_address;
reg benchsoc_ethcore_rx_source_source_valid = 1'd0;
wire benchsoc_ethcore_rx_source_source_ready;
reg benchsoc_ethcore_rx_source_source_first = 1'd0;
wire benchsoc_ethcore_rx_source_source_last;
wire [7:0] benchsoc_ethcore_rx_source_source_payload_data;
reg benchsoc_ethcore_rx_source_source_payload_last_be = 1'd0;
wire benchsoc_ethcore_rx_source_source_payload_error;
wire [15:0] benchsoc_ethcore_rx_source_source_param_src_port;
wire [15:0] benchsoc_ethcore_rx_source_source_param_dst_port;
wire [31:0] benchsoc_ethcore_rx_source_source_param_ip_address;
wire [15:0] benchsoc_ethcore_rx_source_source_param_length;
wire benchsoc_ethcore_rx_depacketizer_sink_valid;
reg benchsoc_ethcore_rx_depacketizer_sink_ready = 1'd0;
wire benchsoc_ethcore_rx_depacketizer_sink_first;
wire benchsoc_ethcore_rx_depacketizer_sink_last;
wire [7:0] benchsoc_ethcore_rx_depacketizer_sink_payload_data;
wire benchsoc_ethcore_rx_depacketizer_sink_payload_last_be;
wire benchsoc_ethcore_rx_depacketizer_sink_payload_error;
wire [15:0] benchsoc_ethcore_rx_depacketizer_sink_param_length;
wire [7:0] benchsoc_ethcore_rx_depacketizer_sink_param_protocol;
wire [31:0] benchsoc_ethcore_rx_depacketizer_sink_param_ip_address;
reg benchsoc_ethcore_rx_depacketizer_source_valid = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_source_ready = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_rx_depacketizer_source_payload_data = 8'd0;
wire benchsoc_ethcore_rx_depacketizer_source_payload_last_be;
wire benchsoc_ethcore_rx_depacketizer_source_payload_error;
wire [15:0] benchsoc_ethcore_rx_depacketizer_source_param_checksum;
wire [15:0] benchsoc_ethcore_rx_depacketizer_source_param_dst_port;
wire [15:0] benchsoc_ethcore_rx_depacketizer_source_param_length;
wire [15:0] benchsoc_ethcore_rx_depacketizer_source_param_src_port;
wire [63:0] benchsoc_ethcore_rx_depacketizer_header;
reg [63:0] benchsoc_ethcore_rx_depacketizer_sr = 64'd0;
reg benchsoc_ethcore_rx_depacketizer_sr_shift = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_sr_shift_leftover = 1'd0;
reg [2:0] benchsoc_ethcore_rx_depacketizer_count = 3'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_first = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_last = 1'd0;
reg [7:0] benchsoc_ethcore_rx_depacketizer_sink_d_payload_data = 8'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_payload_last_be = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_sink_d_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_rx_depacketizer_sink_d_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_rx_depacketizer_sink_d_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_rx_depacketizer_sink_d_param_ip_address = 32'd0;
reg benchsoc_ethcore_rx_depacketizer_fsm_from_idle = 1'd0;
reg benchsoc_ethcore_rx_valid = 1'd0;
wire benchsoc_ethcore_ip_port_sink_valid;
reg benchsoc_ethcore_ip_port_sink_ready = 1'd0;
wire benchsoc_ethcore_ip_port_sink_first;
wire benchsoc_ethcore_ip_port_sink_last;
wire [7:0] benchsoc_ethcore_ip_port_sink_payload_data;
wire benchsoc_ethcore_ip_port_sink_payload_last_be;
wire benchsoc_ethcore_ip_port_sink_payload_error;
wire [15:0] benchsoc_ethcore_ip_port_sink_param_length;
wire [7:0] benchsoc_ethcore_ip_port_sink_param_protocol;
wire [31:0] benchsoc_ethcore_ip_port_sink_param_ip_address;
reg benchsoc_ethcore_ip_port_source_valid = 1'd0;
wire benchsoc_ethcore_ip_port_source_ready;
reg benchsoc_ethcore_ip_port_source_first = 1'd0;
reg benchsoc_ethcore_ip_port_source_last = 1'd0;
reg [7:0] benchsoc_ethcore_ip_port_source_payload_data = 8'd0;
reg benchsoc_ethcore_ip_port_source_payload_last_be = 1'd0;
reg benchsoc_ethcore_ip_port_source_payload_error = 1'd0;
reg [15:0] benchsoc_ethcore_ip_port_source_param_length = 16'd0;
reg [7:0] benchsoc_ethcore_ip_port_source_param_protocol = 8'd0;
reg [31:0] benchsoc_ethcore_ip_port_source_param_ip_address = 32'd0;
wire benchsoc_ethcore_crossbar_source_valid;
wire benchsoc_ethcore_crossbar_source_ready;
wire benchsoc_ethcore_crossbar_source_first;
wire benchsoc_ethcore_crossbar_source_last;
wire [7:0] benchsoc_ethcore_crossbar_source_payload_data;
wire benchsoc_ethcore_crossbar_source_payload_last_be;
wire benchsoc_ethcore_crossbar_source_payload_error;
wire [15:0] benchsoc_ethcore_crossbar_source_param_src_port;
wire [15:0] benchsoc_ethcore_crossbar_source_param_dst_port;
wire [31:0] benchsoc_ethcore_crossbar_source_param_ip_address;
wire [15:0] benchsoc_ethcore_crossbar_source_param_length;
wire benchsoc_ethcore_crossbar_sink_valid;
wire benchsoc_ethcore_crossbar_sink_ready;
wire benchsoc_ethcore_crossbar_sink_first;
wire benchsoc_ethcore_crossbar_sink_last;
wire [7:0] benchsoc_ethcore_crossbar_sink_payload_data;
wire benchsoc_ethcore_crossbar_sink_payload_last_be;
wire benchsoc_ethcore_crossbar_sink_payload_error;
wire [15:0] benchsoc_ethcore_crossbar_sink_param_src_port;
wire [15:0] benchsoc_ethcore_crossbar_sink_param_dst_port;
wire [31:0] benchsoc_ethcore_crossbar_sink_param_ip_address;
wire [15:0] benchsoc_ethcore_crossbar_sink_param_length;
wire etherbone_clk;
wire etherbone_rst;
reg benchsoc_etherbone_tx_sink_sink_valid = 1'd0;
wire benchsoc_etherbone_tx_sink_sink_ready;
reg benchsoc_etherbone_tx_sink_sink_first = 1'd0;
reg benchsoc_etherbone_tx_sink_sink_last = 1'd0;
reg [31:0] benchsoc_etherbone_tx_sink_sink_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_tx_sink_sink_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_tx_sink_sink_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_tx_sink_sink_param_addr_size = 4'd0;
reg benchsoc_etherbone_tx_sink_sink_param_nr = 1'd0;
reg benchsoc_etherbone_tx_sink_sink_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_tx_sink_sink_param_port_size = 4'd0;
reg benchsoc_etherbone_tx_sink_sink_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_tx_sink_sink_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_tx_sink_sink_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_tx_sink_sink_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_tx_sink_sink_param_length = 16'd0;
reg benchsoc_etherbone_tx_source_source_valid = 1'd0;
wire benchsoc_etherbone_tx_source_source_ready;
reg benchsoc_etherbone_tx_source_source_first = 1'd0;
reg benchsoc_etherbone_tx_source_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_tx_source_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_tx_source_source_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_tx_source_source_payload_error = 4'd0;
reg [15:0] benchsoc_etherbone_tx_source_source_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_tx_source_source_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_tx_source_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_tx_source_source_param_length = 16'd0;
wire benchsoc_etherbone_tx_packetizer_sink_valid;
reg benchsoc_etherbone_tx_packetizer_sink_ready = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_first = 1'd0;
wire benchsoc_etherbone_tx_packetizer_sink_last;
wire [31:0] benchsoc_etherbone_tx_packetizer_sink_payload_data;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_payload_error = 4'd0;
wire [3:0] benchsoc_etherbone_tx_packetizer_sink_param_addr_size;
wire [15:0] benchsoc_etherbone_tx_packetizer_sink_param_magic;
wire benchsoc_etherbone_tx_packetizer_sink_param_nr;
wire benchsoc_etherbone_tx_packetizer_sink_param_pf;
wire [3:0] benchsoc_etherbone_tx_packetizer_sink_param_port_size;
wire benchsoc_etherbone_tx_packetizer_sink_param_pr;
wire [3:0] benchsoc_etherbone_tx_packetizer_sink_param_version;
reg benchsoc_etherbone_tx_packetizer_source_valid = 1'd0;
reg benchsoc_etherbone_tx_packetizer_source_ready = 1'd0;
reg benchsoc_etherbone_tx_packetizer_source_first = 1'd0;
reg benchsoc_etherbone_tx_packetizer_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_tx_packetizer_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_source_payload_last_be = 4'd0;
wire [3:0] benchsoc_etherbone_tx_packetizer_source_payload_error;
reg [15:0] benchsoc_etherbone_tx_packetizer_source_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_tx_packetizer_source_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_tx_packetizer_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_tx_packetizer_source_param_length = 16'd0;
reg [63:0] benchsoc_etherbone_tx_packetizer_header = 64'd0;
reg [63:0] benchsoc_etherbone_tx_packetizer_sr = 64'd0;
reg benchsoc_etherbone_tx_packetizer_sr_load = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sr_shift = 1'd0;
reg benchsoc_etherbone_tx_packetizer_count = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_valid = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_ready = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_first = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_last = 1'd0;
reg [31:0] benchsoc_etherbone_tx_packetizer_sink_d_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_d_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_d_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_d_param_addr_size = 4'd0;
reg [15:0] benchsoc_etherbone_tx_packetizer_sink_d_param_magic = 16'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_param_nr = 1'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_d_param_port_size = 4'd0;
reg benchsoc_etherbone_tx_packetizer_sink_d_param_pr = 1'd0;
reg [3:0] benchsoc_etherbone_tx_packetizer_sink_d_param_version = 4'd0;
wire [3:0] benchsoc_etherbone_tx_packetizer_last_be;
reg [3:0] benchsoc_etherbone_tx_packetizer_last_be_d = 4'd0;
reg benchsoc_etherbone_tx_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_etherbone_rx_sink_sink_valid;
wire benchsoc_etherbone_rx_sink_sink_ready;
wire benchsoc_etherbone_rx_sink_sink_first;
wire benchsoc_etherbone_rx_sink_sink_last;
wire [31:0] benchsoc_etherbone_rx_sink_sink_payload_data;
wire [3:0] benchsoc_etherbone_rx_sink_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_sink_sink_payload_error;
wire [15:0] benchsoc_etherbone_rx_sink_sink_param_src_port;
wire [15:0] benchsoc_etherbone_rx_sink_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_sink_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_sink_sink_param_length;
reg benchsoc_etherbone_rx_source_source_valid = 1'd0;
reg benchsoc_etherbone_rx_source_source_ready = 1'd0;
reg benchsoc_etherbone_rx_source_source_first = 1'd0;
wire benchsoc_etherbone_rx_source_source_last;
wire [31:0] benchsoc_etherbone_rx_source_source_payload_data;
reg [3:0] benchsoc_etherbone_rx_source_source_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_rx_source_source_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_rx_source_source_param_addr_size = 4'd0;
wire benchsoc_etherbone_rx_source_source_param_nr;
wire benchsoc_etherbone_rx_source_source_param_pf;
reg [3:0] benchsoc_etherbone_rx_source_source_param_port_size = 4'd0;
wire benchsoc_etherbone_rx_source_source_param_pr;
wire [15:0] benchsoc_etherbone_rx_source_source_param_src_port;
wire [15:0] benchsoc_etherbone_rx_source_source_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_source_source_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_source_source_param_length;
wire benchsoc_etherbone_rx_depacketizer_sink_valid;
reg benchsoc_etherbone_rx_depacketizer_sink_ready = 1'd0;
wire benchsoc_etherbone_rx_depacketizer_sink_first;
wire benchsoc_etherbone_rx_depacketizer_sink_last;
wire [31:0] benchsoc_etherbone_rx_depacketizer_sink_payload_data;
wire [3:0] benchsoc_etherbone_rx_depacketizer_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_depacketizer_sink_payload_error;
wire [15:0] benchsoc_etherbone_rx_depacketizer_sink_param_src_port;
wire [15:0] benchsoc_etherbone_rx_depacketizer_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_depacketizer_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_depacketizer_sink_param_length;
reg benchsoc_etherbone_rx_depacketizer_source_valid = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_source_ready = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_rx_depacketizer_source_payload_data = 32'd0;
wire [3:0] benchsoc_etherbone_rx_depacketizer_source_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_depacketizer_source_payload_error;
wire [3:0] benchsoc_etherbone_rx_depacketizer_source_param_addr_size;
wire [15:0] benchsoc_etherbone_rx_depacketizer_source_param_magic;
wire benchsoc_etherbone_rx_depacketizer_source_param_nr;
wire benchsoc_etherbone_rx_depacketizer_source_param_pf;
wire [3:0] benchsoc_etherbone_rx_depacketizer_source_param_port_size;
wire benchsoc_etherbone_rx_depacketizer_source_param_pr;
wire [3:0] benchsoc_etherbone_rx_depacketizer_source_param_version;
wire [63:0] benchsoc_etherbone_rx_depacketizer_header;
reg [63:0] benchsoc_etherbone_rx_depacketizer_sr = 64'd0;
reg benchsoc_etherbone_rx_depacketizer_sr_shift = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_sr_shift_leftover = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_count = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_sink_d_first = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_sink_d_last = 1'd0;
reg [31:0] benchsoc_etherbone_rx_depacketizer_sink_d_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_rx_depacketizer_sink_d_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_rx_depacketizer_sink_d_payload_error = 4'd0;
reg [15:0] benchsoc_etherbone_rx_depacketizer_sink_d_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_rx_depacketizer_sink_d_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_rx_depacketizer_sink_d_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_rx_depacketizer_sink_d_param_length = 16'd0;
reg benchsoc_etherbone_rx_depacketizer_fsm_from_idle = 1'd0;
reg benchsoc_etherbone_rx_valid = 1'd0;
wire benchsoc_etherbone_user_port_sink_valid;
wire benchsoc_etherbone_user_port_sink_ready;
wire benchsoc_etherbone_user_port_sink_first;
wire benchsoc_etherbone_user_port_sink_last;
wire [31:0] benchsoc_etherbone_user_port_sink_payload_data;
wire [3:0] benchsoc_etherbone_user_port_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_user_port_sink_payload_error;
wire [15:0] benchsoc_etherbone_user_port_sink_param_src_port;
wire [15:0] benchsoc_etherbone_user_port_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_user_port_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_user_port_sink_param_length;
wire benchsoc_etherbone_user_port_source_valid;
wire benchsoc_etherbone_user_port_source_ready;
wire benchsoc_etherbone_user_port_source_first;
wire benchsoc_etherbone_user_port_source_last;
wire [31:0] benchsoc_etherbone_user_port_source_payload_data;
wire [3:0] benchsoc_etherbone_user_port_source_payload_last_be;
wire [3:0] benchsoc_etherbone_user_port_source_payload_error;
wire [15:0] benchsoc_etherbone_user_port_source_param_src_port;
wire [15:0] benchsoc_etherbone_user_port_source_param_dst_port;
wire [31:0] benchsoc_etherbone_user_port_source_param_ip_address;
wire [15:0] benchsoc_etherbone_user_port_source_param_length;
wire benchsoc_etherbone_internal_port_sink_valid;
wire benchsoc_etherbone_internal_port_sink_ready;
wire benchsoc_etherbone_internal_port_sink_first;
wire benchsoc_etherbone_internal_port_sink_last;
wire [7:0] benchsoc_etherbone_internal_port_sink_payload_data;
wire benchsoc_etherbone_internal_port_sink_payload_last_be;
wire benchsoc_etherbone_internal_port_sink_payload_error;
wire [15:0] benchsoc_etherbone_internal_port_sink_param_src_port;
wire [15:0] benchsoc_etherbone_internal_port_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_internal_port_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_internal_port_sink_param_length;
wire benchsoc_etherbone_internal_port_source_valid;
wire benchsoc_etherbone_internal_port_source_ready;
wire benchsoc_etherbone_internal_port_source_first;
wire benchsoc_etherbone_internal_port_source_last;
wire [7:0] benchsoc_etherbone_internal_port_source_payload_data;
wire benchsoc_etherbone_internal_port_source_payload_last_be;
wire benchsoc_etherbone_internal_port_source_payload_error;
wire [15:0] benchsoc_etherbone_internal_port_source_param_src_port;
wire [15:0] benchsoc_etherbone_internal_port_source_param_dst_port;
wire [31:0] benchsoc_etherbone_internal_port_source_param_ip_address;
wire [15:0] benchsoc_etherbone_internal_port_source_param_length;
wire benchsoc_etherbone_tx_cdc_sink_valid;
wire benchsoc_etherbone_tx_cdc_sink_ready;
wire benchsoc_etherbone_tx_cdc_sink_first;
wire benchsoc_etherbone_tx_cdc_sink_last;
wire [31:0] benchsoc_etherbone_tx_cdc_sink_payload_data;
wire [3:0] benchsoc_etherbone_tx_cdc_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_tx_cdc_sink_payload_error;
wire [15:0] benchsoc_etherbone_tx_cdc_sink_param_src_port;
wire [15:0] benchsoc_etherbone_tx_cdc_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_cdc_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_cdc_sink_param_length;
wire benchsoc_etherbone_tx_cdc_source_valid;
wire benchsoc_etherbone_tx_cdc_source_ready;
wire benchsoc_etherbone_tx_cdc_source_first;
wire benchsoc_etherbone_tx_cdc_source_last;
wire [31:0] benchsoc_etherbone_tx_cdc_source_payload_data;
wire [3:0] benchsoc_etherbone_tx_cdc_source_payload_last_be;
wire [3:0] benchsoc_etherbone_tx_cdc_source_payload_error;
wire [15:0] benchsoc_etherbone_tx_cdc_source_param_src_port;
wire [15:0] benchsoc_etherbone_tx_cdc_source_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_cdc_source_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_cdc_source_param_length;
wire benchsoc_etherbone_tx_cdc_asyncfifo_we;
wire benchsoc_etherbone_tx_cdc_asyncfifo_writable;
wire benchsoc_etherbone_tx_cdc_asyncfifo_re;
wire benchsoc_etherbone_tx_cdc_asyncfifo_readable;
wire [121:0] benchsoc_etherbone_tx_cdc_asyncfifo_din;
wire [121:0] benchsoc_etherbone_tx_cdc_asyncfifo_dout;
wire benchsoc_etherbone_tx_cdc_graycounter0_ce;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter0_q = 3'd0;
wire [2:0] benchsoc_etherbone_tx_cdc_graycounter0_q_next;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter0_q_binary = 3'd0;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary = 3'd0;
wire benchsoc_etherbone_tx_cdc_graycounter1_ce;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter1_q = 3'd0;
wire [2:0] benchsoc_etherbone_tx_cdc_graycounter1_q_next;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter1_q_binary = 3'd0;
reg [2:0] benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary = 3'd0;
wire [2:0] benchsoc_etherbone_tx_cdc_produce_rdomain;
wire [2:0] benchsoc_etherbone_tx_cdc_consume_wdomain;
wire [1:0] benchsoc_etherbone_tx_cdc_wrport_adr;
wire [121:0] benchsoc_etherbone_tx_cdc_wrport_dat_r;
wire benchsoc_etherbone_tx_cdc_wrport_we;
wire [121:0] benchsoc_etherbone_tx_cdc_wrport_dat_w;
wire [1:0] benchsoc_etherbone_tx_cdc_rdport_adr;
wire [121:0] benchsoc_etherbone_tx_cdc_rdport_dat_r;
wire [31:0] benchsoc_etherbone_tx_cdc_fifo_in_payload_data;
wire [3:0] benchsoc_etherbone_tx_cdc_fifo_in_payload_last_be;
wire [3:0] benchsoc_etherbone_tx_cdc_fifo_in_payload_error;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_in_param_src_port;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_in_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_cdc_fifo_in_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_in_param_length;
wire benchsoc_etherbone_tx_cdc_fifo_in_first;
wire benchsoc_etherbone_tx_cdc_fifo_in_last;
wire [31:0] benchsoc_etherbone_tx_cdc_fifo_out_payload_data;
wire [3:0] benchsoc_etherbone_tx_cdc_fifo_out_payload_last_be;
wire [3:0] benchsoc_etherbone_tx_cdc_fifo_out_payload_error;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_out_param_src_port;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_out_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_cdc_fifo_out_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_cdc_fifo_out_param_length;
wire benchsoc_etherbone_tx_cdc_fifo_out_first;
wire benchsoc_etherbone_tx_cdc_fifo_out_last;
wire benchsoc_etherbone_tx_converter_sink_valid;
wire benchsoc_etherbone_tx_converter_sink_ready;
wire benchsoc_etherbone_tx_converter_sink_first;
wire benchsoc_etherbone_tx_converter_sink_last;
wire [31:0] benchsoc_etherbone_tx_converter_sink_payload_data;
wire [3:0] benchsoc_etherbone_tx_converter_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_tx_converter_sink_payload_error;
wire [15:0] benchsoc_etherbone_tx_converter_sink_param_src_port;
wire [15:0] benchsoc_etherbone_tx_converter_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_converter_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_converter_sink_param_length;
wire benchsoc_etherbone_tx_converter_source_valid;
wire benchsoc_etherbone_tx_converter_source_ready;
wire benchsoc_etherbone_tx_converter_source_first;
wire benchsoc_etherbone_tx_converter_source_last;
wire [7:0] benchsoc_etherbone_tx_converter_source_payload_data;
wire benchsoc_etherbone_tx_converter_source_payload_last_be;
wire benchsoc_etherbone_tx_converter_source_payload_error;
wire [15:0] benchsoc_etherbone_tx_converter_source_param_src_port;
wire [15:0] benchsoc_etherbone_tx_converter_source_param_dst_port;
wire [31:0] benchsoc_etherbone_tx_converter_source_param_ip_address;
wire [15:0] benchsoc_etherbone_tx_converter_source_param_length;
wire benchsoc_etherbone_tx_converter_converter_sink_valid;
wire benchsoc_etherbone_tx_converter_converter_sink_ready;
wire benchsoc_etherbone_tx_converter_converter_sink_first;
wire benchsoc_etherbone_tx_converter_converter_sink_last;
reg [39:0] benchsoc_etherbone_tx_converter_converter_sink_payload_data = 40'd0;
wire benchsoc_etherbone_tx_converter_converter_source_valid;
wire benchsoc_etherbone_tx_converter_converter_source_ready;
wire benchsoc_etherbone_tx_converter_converter_source_first;
wire benchsoc_etherbone_tx_converter_converter_source_last;
reg [9:0] benchsoc_etherbone_tx_converter_converter_source_payload_data = 10'd0;
wire benchsoc_etherbone_tx_converter_converter_source_payload_valid_token_count;
reg [1:0] benchsoc_etherbone_tx_converter_converter_mux = 2'd0;
wire benchsoc_etherbone_tx_converter_converter_first;
wire benchsoc_etherbone_tx_converter_converter_last;
wire benchsoc_etherbone_tx_converter_source_source_valid;
wire benchsoc_etherbone_tx_converter_source_source_ready;
wire benchsoc_etherbone_tx_converter_source_source_first;
wire benchsoc_etherbone_tx_converter_source_source_last;
wire [9:0] benchsoc_etherbone_tx_converter_source_source_payload_data;
wire benchsoc_etherbone_rx_converter_sink_valid;
wire benchsoc_etherbone_rx_converter_sink_ready;
wire benchsoc_etherbone_rx_converter_sink_first;
wire benchsoc_etherbone_rx_converter_sink_last;
wire [7:0] benchsoc_etherbone_rx_converter_sink_payload_data;
wire benchsoc_etherbone_rx_converter_sink_payload_last_be;
wire benchsoc_etherbone_rx_converter_sink_payload_error;
wire [15:0] benchsoc_etherbone_rx_converter_sink_param_src_port;
wire [15:0] benchsoc_etherbone_rx_converter_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_converter_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_converter_sink_param_length;
wire benchsoc_etherbone_rx_converter_source_valid;
wire benchsoc_etherbone_rx_converter_source_ready;
wire benchsoc_etherbone_rx_converter_source_first;
wire benchsoc_etherbone_rx_converter_source_last;
reg [31:0] benchsoc_etherbone_rx_converter_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_rx_converter_source_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_rx_converter_source_payload_error = 4'd0;
reg [15:0] benchsoc_etherbone_rx_converter_source_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_rx_converter_source_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_rx_converter_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_rx_converter_source_param_length = 16'd0;
wire benchsoc_etherbone_rx_converter_converter_sink_valid;
wire benchsoc_etherbone_rx_converter_converter_sink_ready;
wire benchsoc_etherbone_rx_converter_converter_sink_first;
wire benchsoc_etherbone_rx_converter_converter_sink_last;
wire [9:0] benchsoc_etherbone_rx_converter_converter_sink_payload_data;
wire benchsoc_etherbone_rx_converter_converter_source_valid;
wire benchsoc_etherbone_rx_converter_converter_source_ready;
reg benchsoc_etherbone_rx_converter_converter_source_first = 1'd0;
reg benchsoc_etherbone_rx_converter_converter_source_last = 1'd0;
reg [39:0] benchsoc_etherbone_rx_converter_converter_source_payload_data = 40'd0;
reg [2:0] benchsoc_etherbone_rx_converter_converter_source_payload_valid_token_count = 3'd0;
reg [1:0] benchsoc_etherbone_rx_converter_converter_demux = 2'd0;
wire benchsoc_etherbone_rx_converter_converter_load_part;
reg benchsoc_etherbone_rx_converter_converter_strobe_all = 1'd0;
wire benchsoc_etherbone_rx_converter_source_source_valid;
wire benchsoc_etherbone_rx_converter_source_source_ready;
wire benchsoc_etherbone_rx_converter_source_source_first;
wire benchsoc_etherbone_rx_converter_source_source_last;
wire [39:0] benchsoc_etherbone_rx_converter_source_source_payload_data;
wire benchsoc_etherbone_rx_cdc_sink_valid;
wire benchsoc_etherbone_rx_cdc_sink_ready;
wire benchsoc_etherbone_rx_cdc_sink_first;
wire benchsoc_etherbone_rx_cdc_sink_last;
wire [31:0] benchsoc_etherbone_rx_cdc_sink_payload_data;
wire [3:0] benchsoc_etherbone_rx_cdc_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_cdc_sink_payload_error;
wire [15:0] benchsoc_etherbone_rx_cdc_sink_param_src_port;
wire [15:0] benchsoc_etherbone_rx_cdc_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_cdc_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_cdc_sink_param_length;
wire benchsoc_etherbone_rx_cdc_source_valid;
wire benchsoc_etherbone_rx_cdc_source_ready;
wire benchsoc_etherbone_rx_cdc_source_first;
wire benchsoc_etherbone_rx_cdc_source_last;
wire [31:0] benchsoc_etherbone_rx_cdc_source_payload_data;
wire [3:0] benchsoc_etherbone_rx_cdc_source_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_cdc_source_payload_error;
wire [15:0] benchsoc_etherbone_rx_cdc_source_param_src_port;
wire [15:0] benchsoc_etherbone_rx_cdc_source_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_cdc_source_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_cdc_source_param_length;
wire benchsoc_etherbone_rx_cdc_asyncfifo_we;
wire benchsoc_etherbone_rx_cdc_asyncfifo_writable;
wire benchsoc_etherbone_rx_cdc_asyncfifo_re;
wire benchsoc_etherbone_rx_cdc_asyncfifo_readable;
wire [121:0] benchsoc_etherbone_rx_cdc_asyncfifo_din;
wire [121:0] benchsoc_etherbone_rx_cdc_asyncfifo_dout;
wire benchsoc_etherbone_rx_cdc_graycounter0_ce;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter0_q = 3'd0;
wire [2:0] benchsoc_etherbone_rx_cdc_graycounter0_q_next;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter0_q_binary = 3'd0;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary = 3'd0;
wire benchsoc_etherbone_rx_cdc_graycounter1_ce;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter1_q = 3'd0;
wire [2:0] benchsoc_etherbone_rx_cdc_graycounter1_q_next;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter1_q_binary = 3'd0;
reg [2:0] benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary = 3'd0;
wire [2:0] benchsoc_etherbone_rx_cdc_produce_rdomain;
wire [2:0] benchsoc_etherbone_rx_cdc_consume_wdomain;
wire [1:0] benchsoc_etherbone_rx_cdc_wrport_adr;
wire [121:0] benchsoc_etherbone_rx_cdc_wrport_dat_r;
wire benchsoc_etherbone_rx_cdc_wrport_we;
wire [121:0] benchsoc_etherbone_rx_cdc_wrport_dat_w;
wire [1:0] benchsoc_etherbone_rx_cdc_rdport_adr;
wire [121:0] benchsoc_etherbone_rx_cdc_rdport_dat_r;
wire [31:0] benchsoc_etherbone_rx_cdc_fifo_in_payload_data;
wire [3:0] benchsoc_etherbone_rx_cdc_fifo_in_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_cdc_fifo_in_payload_error;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_in_param_src_port;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_in_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_cdc_fifo_in_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_in_param_length;
wire benchsoc_etherbone_rx_cdc_fifo_in_first;
wire benchsoc_etherbone_rx_cdc_fifo_in_last;
wire [31:0] benchsoc_etherbone_rx_cdc_fifo_out_payload_data;
wire [3:0] benchsoc_etherbone_rx_cdc_fifo_out_payload_last_be;
wire [3:0] benchsoc_etherbone_rx_cdc_fifo_out_payload_error;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_out_param_src_port;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_out_param_dst_port;
wire [31:0] benchsoc_etherbone_rx_cdc_fifo_out_param_ip_address;
wire [15:0] benchsoc_etherbone_rx_cdc_fifo_out_param_length;
wire benchsoc_etherbone_rx_cdc_fifo_out_first;
wire benchsoc_etherbone_rx_cdc_fifo_out_last;
reg benchsoc_etherbone_probe_sink_valid = 1'd0;
reg benchsoc_etherbone_probe_sink_ready = 1'd0;
reg benchsoc_etherbone_probe_sink_first = 1'd0;
reg benchsoc_etherbone_probe_sink_last = 1'd0;
reg [31:0] benchsoc_etherbone_probe_sink_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_probe_sink_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_probe_sink_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_probe_sink_param_addr_size = 4'd0;
reg benchsoc_etherbone_probe_sink_param_nr = 1'd0;
reg benchsoc_etherbone_probe_sink_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_probe_sink_param_port_size = 4'd0;
reg benchsoc_etherbone_probe_sink_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_probe_sink_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_probe_sink_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_probe_sink_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_probe_sink_param_length = 16'd0;
reg benchsoc_etherbone_probe_source_valid = 1'd0;
reg benchsoc_etherbone_probe_source_ready = 1'd0;
reg benchsoc_etherbone_probe_source_first = 1'd0;
reg benchsoc_etherbone_probe_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_probe_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_probe_source_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_probe_source_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_probe_source_param_addr_size = 4'd0;
reg benchsoc_etherbone_probe_source_param_nr = 1'd0;
reg benchsoc_etherbone_probe_source_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_probe_source_param_port_size = 4'd0;
reg benchsoc_etherbone_probe_source_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_probe_source_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_probe_source_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_probe_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_probe_source_param_length = 16'd0;
reg benchsoc_etherbone_record_sink_sink_valid = 1'd0;
wire benchsoc_etherbone_record_sink_sink_ready;
reg benchsoc_etherbone_record_sink_sink_first = 1'd0;
reg benchsoc_etherbone_record_sink_sink_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_sink_sink_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_record_sink_sink_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_record_sink_sink_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_record_sink_sink_param_addr_size = 4'd0;
reg benchsoc_etherbone_record_sink_sink_param_nr = 1'd0;
reg benchsoc_etherbone_record_sink_sink_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_record_sink_sink_param_port_size = 4'd0;
reg benchsoc_etherbone_record_sink_sink_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_record_sink_sink_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_record_sink_sink_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_record_sink_sink_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_record_sink_sink_param_length = 16'd0;
wire benchsoc_etherbone_record_source_source_valid;
reg benchsoc_etherbone_record_source_source_ready = 1'd0;
wire benchsoc_etherbone_record_source_source_first;
wire benchsoc_etherbone_record_source_source_last;
wire [31:0] benchsoc_etherbone_record_source_source_payload_data;
wire [3:0] benchsoc_etherbone_record_source_source_payload_last_be;
wire [3:0] benchsoc_etherbone_record_source_source_payload_error;
wire [3:0] benchsoc_etherbone_record_source_source_param_addr_size;
wire benchsoc_etherbone_record_source_source_param_nr;
wire benchsoc_etherbone_record_source_source_param_pf;
wire [3:0] benchsoc_etherbone_record_source_source_param_port_size;
wire benchsoc_etherbone_record_source_source_param_pr;
wire [15:0] benchsoc_etherbone_record_source_source_param_src_port;
wire [15:0] benchsoc_etherbone_record_source_source_param_dst_port;
reg [31:0] benchsoc_etherbone_record_source_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_record_source_source_param_length = 16'd0;
wire benchsoc_etherbone_record_depacketizer_sink_valid;
reg benchsoc_etherbone_record_depacketizer_sink_ready = 1'd0;
wire benchsoc_etherbone_record_depacketizer_sink_first;
wire benchsoc_etherbone_record_depacketizer_sink_last;
wire [31:0] benchsoc_etherbone_record_depacketizer_sink_payload_data;
wire [3:0] benchsoc_etherbone_record_depacketizer_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_record_depacketizer_sink_payload_error;
wire [3:0] benchsoc_etherbone_record_depacketizer_sink_param_addr_size;
wire benchsoc_etherbone_record_depacketizer_sink_param_nr;
wire benchsoc_etherbone_record_depacketizer_sink_param_pf;
wire [3:0] benchsoc_etherbone_record_depacketizer_sink_param_port_size;
wire benchsoc_etherbone_record_depacketizer_sink_param_pr;
wire [15:0] benchsoc_etherbone_record_depacketizer_sink_param_src_port;
wire [15:0] benchsoc_etherbone_record_depacketizer_sink_param_dst_port;
wire [31:0] benchsoc_etherbone_record_depacketizer_sink_param_ip_address;
wire [15:0] benchsoc_etherbone_record_depacketizer_sink_param_length;
reg benchsoc_etherbone_record_depacketizer_source_valid = 1'd0;
wire benchsoc_etherbone_record_depacketizer_source_ready;
reg benchsoc_etherbone_record_depacketizer_source_first = 1'd0;
reg benchsoc_etherbone_record_depacketizer_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_depacketizer_source_payload_data = 32'd0;
wire [3:0] benchsoc_etherbone_record_depacketizer_source_payload_last_be;
wire [3:0] benchsoc_etherbone_record_depacketizer_source_payload_error;
wire benchsoc_etherbone_record_depacketizer_source_param_bca;
wire [7:0] benchsoc_etherbone_record_depacketizer_source_param_byte_enable;
wire benchsoc_etherbone_record_depacketizer_source_param_cyc;
wire benchsoc_etherbone_record_depacketizer_source_param_rca;
wire [7:0] benchsoc_etherbone_record_depacketizer_source_param_rcount;
wire benchsoc_etherbone_record_depacketizer_source_param_rff;
wire benchsoc_etherbone_record_depacketizer_source_param_wca;
wire [7:0] benchsoc_etherbone_record_depacketizer_source_param_wcount;
wire benchsoc_etherbone_record_depacketizer_source_param_wff;
wire [31:0] benchsoc_etherbone_record_depacketizer_header;
reg [31:0] benchsoc_etherbone_record_depacketizer_sr = 32'd0;
reg benchsoc_etherbone_record_depacketizer_sr_shift = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sr_shift_leftover = 1'd0;
reg benchsoc_etherbone_record_depacketizer_count = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_valid = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_ready = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_first = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_depacketizer_sink_d_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_record_depacketizer_sink_d_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_record_depacketizer_sink_d_payload_error = 4'd0;
reg [3:0] benchsoc_etherbone_record_depacketizer_sink_d_param_addr_size = 4'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_param_nr = 1'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_record_depacketizer_sink_d_param_port_size = 4'd0;
reg benchsoc_etherbone_record_depacketizer_sink_d_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_record_depacketizer_sink_d_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_record_depacketizer_sink_d_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_record_depacketizer_sink_d_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_record_depacketizer_sink_d_param_length = 16'd0;
reg benchsoc_etherbone_record_depacketizer_fsm_from_idle = 1'd0;
wire benchsoc_etherbone_record_receiver_sink_sink_valid;
wire benchsoc_etherbone_record_receiver_sink_sink_ready;
wire benchsoc_etherbone_record_receiver_sink_sink_first;
wire benchsoc_etherbone_record_receiver_sink_sink_last;
reg [31:0] benchsoc_etherbone_record_receiver_sink_sink_payload_data = 32'd0;
wire [3:0] benchsoc_etherbone_record_receiver_sink_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_record_receiver_sink_sink_payload_error;
wire benchsoc_etherbone_record_receiver_sink_sink_param_bca;
wire [7:0] benchsoc_etherbone_record_receiver_sink_sink_param_byte_enable;
wire benchsoc_etherbone_record_receiver_sink_sink_param_cyc;
wire benchsoc_etherbone_record_receiver_sink_sink_param_rca;
wire [7:0] benchsoc_etherbone_record_receiver_sink_sink_param_rcount;
wire benchsoc_etherbone_record_receiver_sink_sink_param_rff;
wire benchsoc_etherbone_record_receiver_sink_sink_param_wca;
wire [7:0] benchsoc_etherbone_record_receiver_sink_sink_param_wcount;
wire benchsoc_etherbone_record_receiver_sink_sink_param_wff;
reg benchsoc_etherbone_record_receiver_source_source_valid = 1'd0;
wire benchsoc_etherbone_record_receiver_source_source_ready;
reg benchsoc_etherbone_record_receiver_source_source_first = 1'd0;
reg benchsoc_etherbone_record_receiver_source_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_receiver_source_source_payload_addr = 32'd0;
reg [3:0] benchsoc_etherbone_record_receiver_source_source_payload_last_be = 4'd0;
reg [31:0] benchsoc_etherbone_record_receiver_source_source_payload_data = 32'd0;
reg benchsoc_etherbone_record_receiver_source_source_param_we = 1'd0;
reg [7:0] benchsoc_etherbone_record_receiver_source_source_param_count = 8'd0;
reg [31:0] benchsoc_etherbone_record_receiver_source_source_param_base_addr = 32'd0;
reg [3:0] benchsoc_etherbone_record_receiver_source_source_param_be = 4'd0;
wire benchsoc_etherbone_record_receiver_fifo_sink_valid;
wire benchsoc_etherbone_record_receiver_fifo_sink_ready;
wire benchsoc_etherbone_record_receiver_fifo_sink_first;
wire benchsoc_etherbone_record_receiver_fifo_sink_last;
wire [31:0] benchsoc_etherbone_record_receiver_fifo_sink_payload_data;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_sink_payload_error;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_bca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_sink_param_byte_enable;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_cyc;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_rca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_sink_param_rcount;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_rff;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_wca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_sink_param_wcount;
wire benchsoc_etherbone_record_receiver_fifo_sink_param_wff;
wire benchsoc_etherbone_record_receiver_fifo_source_valid;
reg benchsoc_etherbone_record_receiver_fifo_source_ready = 1'd0;
wire benchsoc_etherbone_record_receiver_fifo_source_first;
wire benchsoc_etherbone_record_receiver_fifo_source_last;
wire [31:0] benchsoc_etherbone_record_receiver_fifo_source_payload_data;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_source_payload_last_be;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_source_payload_error;
wire benchsoc_etherbone_record_receiver_fifo_source_param_bca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_source_param_byte_enable;
wire benchsoc_etherbone_record_receiver_fifo_source_param_cyc;
wire benchsoc_etherbone_record_receiver_fifo_source_param_rca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_source_param_rcount;
wire benchsoc_etherbone_record_receiver_fifo_source_param_rff;
wire benchsoc_etherbone_record_receiver_fifo_source_param_wca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_source_param_wcount;
wire benchsoc_etherbone_record_receiver_fifo_source_param_wff;
wire benchsoc_etherbone_record_receiver_fifo_re;
reg benchsoc_etherbone_record_receiver_fifo_readable = 1'd0;
wire benchsoc_etherbone_record_receiver_fifo_syncfifo_we;
wire benchsoc_etherbone_record_receiver_fifo_syncfifo_writable;
wire benchsoc_etherbone_record_receiver_fifo_syncfifo_re;
wire benchsoc_etherbone_record_receiver_fifo_syncfifo_readable;
wire [71:0] benchsoc_etherbone_record_receiver_fifo_syncfifo_din;
wire [71:0] benchsoc_etherbone_record_receiver_fifo_syncfifo_dout;
reg [10:0] benchsoc_etherbone_record_receiver_fifo_level0 = 11'd0;
reg benchsoc_etherbone_record_receiver_fifo_replace = 1'd0;
reg [10:0] benchsoc_etherbone_record_receiver_fifo_produce = 11'd0;
reg [10:0] benchsoc_etherbone_record_receiver_fifo_consume = 11'd0;
reg [10:0] benchsoc_etherbone_record_receiver_fifo_wrport_adr = 11'd0;
wire [71:0] benchsoc_etherbone_record_receiver_fifo_wrport_dat_r;
wire benchsoc_etherbone_record_receiver_fifo_wrport_we;
wire [71:0] benchsoc_etherbone_record_receiver_fifo_wrport_dat_w;
wire benchsoc_etherbone_record_receiver_fifo_do_read;
wire [10:0] benchsoc_etherbone_record_receiver_fifo_rdport_adr;
wire [71:0] benchsoc_etherbone_record_receiver_fifo_rdport_dat_r;
wire benchsoc_etherbone_record_receiver_fifo_rdport_re;
wire [10:0] benchsoc_etherbone_record_receiver_fifo_level1;
wire [31:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_data;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_last_be;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_error;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_bca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_param_byte_enable;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_cyc;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rcount;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rff;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wcount;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wff;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_first;
wire benchsoc_etherbone_record_receiver_fifo_fifo_in_last;
wire [31:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_data;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_last_be;
wire [3:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_error;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_bca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_param_byte_enable;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_cyc;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rcount;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rff;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wca;
wire [7:0] benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wcount;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wff;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_first;
wire benchsoc_etherbone_record_receiver_fifo_fifo_out_last;
reg [31:0] benchsoc_etherbone_record_receiver_base_addr = 32'd0;
reg benchsoc_etherbone_record_receiver_base_addr_update = 1'd0;
reg [8:0] benchsoc_etherbone_record_receiver_count = 9'd0;
reg benchsoc_etherbone_record_first = 1'd1;
reg [31:0] benchsoc_etherbone_record_last_ip_address = 32'd0;
wire benchsoc_etherbone_record_sender_sink_valid;
wire benchsoc_etherbone_record_sender_sink_ready;
wire benchsoc_etherbone_record_sender_sink_first;
wire benchsoc_etherbone_record_sender_sink_last;
wire [31:0] benchsoc_etherbone_record_sender_sink_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_sink_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_sink_payload_data;
wire benchsoc_etherbone_record_sender_sink_param_we;
wire [7:0] benchsoc_etherbone_record_sender_sink_param_count;
wire [31:0] benchsoc_etherbone_record_sender_sink_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_sink_param_be;
reg benchsoc_etherbone_record_sender_source_valid = 1'd0;
wire benchsoc_etherbone_record_sender_source_ready;
reg benchsoc_etherbone_record_sender_source_first = 1'd0;
reg benchsoc_etherbone_record_sender_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_sender_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_record_sender_source_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_record_sender_source_payload_error = 4'd0;
reg benchsoc_etherbone_record_sender_source_param_bca = 1'd0;
wire [7:0] benchsoc_etherbone_record_sender_source_param_byte_enable;
reg benchsoc_etherbone_record_sender_source_param_cyc = 1'd0;
reg benchsoc_etherbone_record_sender_source_param_rca = 1'd0;
reg [7:0] benchsoc_etherbone_record_sender_source_param_rcount = 8'd0;
reg benchsoc_etherbone_record_sender_source_param_rff = 1'd0;
reg benchsoc_etherbone_record_sender_source_param_wca = 1'd0;
reg [7:0] benchsoc_etherbone_record_sender_source_param_wcount = 8'd0;
reg benchsoc_etherbone_record_sender_source_param_wff = 1'd0;
wire benchsoc_etherbone_record_sender_sink_sink_valid;
wire benchsoc_etherbone_record_sender_sink_sink_ready;
wire benchsoc_etherbone_record_sender_sink_sink_first;
wire benchsoc_etherbone_record_sender_sink_sink_last;
wire [31:0] benchsoc_etherbone_record_sender_sink_sink_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_sink_sink_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_sink_sink_payload_data;
wire benchsoc_etherbone_record_sender_sink_sink_param_we;
wire [7:0] benchsoc_etherbone_record_sender_sink_sink_param_count;
wire [31:0] benchsoc_etherbone_record_sender_sink_sink_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_sink_sink_param_be;
reg benchsoc_etherbone_record_sender_source_source_valid = 1'd0;
reg benchsoc_etherbone_record_sender_source_source_ready = 1'd0;
wire benchsoc_etherbone_record_sender_source_source_first;
wire benchsoc_etherbone_record_sender_source_source_last;
wire [31:0] benchsoc_etherbone_record_sender_source_source_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_source_source_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_source_source_payload_data;
wire benchsoc_etherbone_record_sender_source_source_param_we;
wire [7:0] benchsoc_etherbone_record_sender_source_source_param_count;
wire [31:0] benchsoc_etherbone_record_sender_source_source_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_source_source_param_be;
wire benchsoc_etherbone_record_sender_fifo_sink_valid;
wire benchsoc_etherbone_record_sender_fifo_sink_ready;
wire benchsoc_etherbone_record_sender_fifo_sink_first;
wire benchsoc_etherbone_record_sender_fifo_sink_last;
wire [31:0] benchsoc_etherbone_record_sender_fifo_sink_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_sink_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_fifo_sink_payload_data;
wire benchsoc_etherbone_record_sender_fifo_sink_param_we;
wire [7:0] benchsoc_etherbone_record_sender_fifo_sink_param_count;
wire [31:0] benchsoc_etherbone_record_sender_fifo_sink_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_sink_param_be;
wire benchsoc_etherbone_record_sender_fifo_source_valid;
reg benchsoc_etherbone_record_sender_fifo_source_ready = 1'd0;
wire benchsoc_etherbone_record_sender_fifo_source_first;
wire benchsoc_etherbone_record_sender_fifo_source_last;
wire [31:0] benchsoc_etherbone_record_sender_fifo_source_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_source_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_fifo_source_payload_data;
wire benchsoc_etherbone_record_sender_fifo_source_param_we;
wire [7:0] benchsoc_etherbone_record_sender_fifo_source_param_count;
wire [31:0] benchsoc_etherbone_record_sender_fifo_source_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_source_param_be;
wire benchsoc_etherbone_record_sender_fifo_re;
reg benchsoc_etherbone_record_sender_fifo_readable = 1'd0;
wire benchsoc_etherbone_record_sender_fifo_syncfifo_we;
wire benchsoc_etherbone_record_sender_fifo_syncfifo_writable;
wire benchsoc_etherbone_record_sender_fifo_syncfifo_re;
wire benchsoc_etherbone_record_sender_fifo_syncfifo_readable;
wire [114:0] benchsoc_etherbone_record_sender_fifo_syncfifo_din;
wire [114:0] benchsoc_etherbone_record_sender_fifo_syncfifo_dout;
reg [10:0] benchsoc_etherbone_record_sender_fifo_level0 = 11'd0;
reg benchsoc_etherbone_record_sender_fifo_replace = 1'd0;
reg [10:0] benchsoc_etherbone_record_sender_fifo_produce = 11'd0;
reg [10:0] benchsoc_etherbone_record_sender_fifo_consume = 11'd0;
reg [10:0] benchsoc_etherbone_record_sender_fifo_wrport_adr = 11'd0;
wire [114:0] benchsoc_etherbone_record_sender_fifo_wrport_dat_r;
wire benchsoc_etherbone_record_sender_fifo_wrport_we;
wire [114:0] benchsoc_etherbone_record_sender_fifo_wrport_dat_w;
wire benchsoc_etherbone_record_sender_fifo_do_read;
wire [10:0] benchsoc_etherbone_record_sender_fifo_rdport_adr;
wire [114:0] benchsoc_etherbone_record_sender_fifo_rdport_dat_r;
wire benchsoc_etherbone_record_sender_fifo_rdport_re;
wire [10:0] benchsoc_etherbone_record_sender_fifo_level1;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_in_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_fifo_in_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_in_payload_data;
wire benchsoc_etherbone_record_sender_fifo_fifo_in_param_we;
wire [7:0] benchsoc_etherbone_record_sender_fifo_fifo_in_param_count;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_in_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_fifo_in_param_be;
wire benchsoc_etherbone_record_sender_fifo_fifo_in_first;
wire benchsoc_etherbone_record_sender_fifo_fifo_in_last;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_out_payload_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_fifo_out_payload_last_be;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_out_payload_data;
wire benchsoc_etherbone_record_sender_fifo_fifo_out_param_we;
wire [7:0] benchsoc_etherbone_record_sender_fifo_fifo_out_param_count;
wire [31:0] benchsoc_etherbone_record_sender_fifo_fifo_out_param_base_addr;
wire [3:0] benchsoc_etherbone_record_sender_fifo_fifo_out_param_be;
wire benchsoc_etherbone_record_sender_fifo_fifo_out_first;
wire benchsoc_etherbone_record_sender_fifo_fifo_out_last;
reg [10:0] benchsoc_etherbone_record_sender_count = 11'd0;
wire benchsoc_etherbone_record_packetizer_sink_valid;
reg benchsoc_etherbone_record_packetizer_sink_ready = 1'd0;
wire benchsoc_etherbone_record_packetizer_sink_first;
wire benchsoc_etherbone_record_packetizer_sink_last;
reg [31:0] benchsoc_etherbone_record_packetizer_sink_payload_data = 32'd0;
wire [3:0] benchsoc_etherbone_record_packetizer_sink_payload_last_be;
wire [3:0] benchsoc_etherbone_record_packetizer_sink_payload_error;
wire benchsoc_etherbone_record_packetizer_sink_param_bca;
wire [7:0] benchsoc_etherbone_record_packetizer_sink_param_byte_enable;
wire benchsoc_etherbone_record_packetizer_sink_param_cyc;
wire benchsoc_etherbone_record_packetizer_sink_param_rca;
wire [7:0] benchsoc_etherbone_record_packetizer_sink_param_rcount;
wire benchsoc_etherbone_record_packetizer_sink_param_rff;
wire benchsoc_etherbone_record_packetizer_sink_param_wca;
wire [7:0] benchsoc_etherbone_record_packetizer_sink_param_wcount;
wire benchsoc_etherbone_record_packetizer_sink_param_wff;
reg benchsoc_etherbone_record_packetizer_source_valid = 1'd0;
wire benchsoc_etherbone_record_packetizer_source_ready;
reg benchsoc_etherbone_record_packetizer_source_first = 1'd0;
reg benchsoc_etherbone_record_packetizer_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_packetizer_source_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_record_packetizer_source_payload_last_be = 4'd0;
wire [3:0] benchsoc_etherbone_record_packetizer_source_payload_error;
reg [3:0] benchsoc_etherbone_record_packetizer_source_param_addr_size = 4'd0;
reg benchsoc_etherbone_record_packetizer_source_param_nr = 1'd0;
reg benchsoc_etherbone_record_packetizer_source_param_pf = 1'd0;
reg [3:0] benchsoc_etherbone_record_packetizer_source_param_port_size = 4'd0;
reg benchsoc_etherbone_record_packetizer_source_param_pr = 1'd0;
reg [15:0] benchsoc_etherbone_record_packetizer_source_param_src_port = 16'd0;
reg [15:0] benchsoc_etherbone_record_packetizer_source_param_dst_port = 16'd0;
reg [31:0] benchsoc_etherbone_record_packetizer_source_param_ip_address = 32'd0;
reg [15:0] benchsoc_etherbone_record_packetizer_source_param_length = 16'd0;
reg [31:0] benchsoc_etherbone_record_packetizer_header = 32'd0;
reg [31:0] benchsoc_etherbone_record_packetizer_sr = 32'd0;
reg benchsoc_etherbone_record_packetizer_sr_load = 1'd0;
reg benchsoc_etherbone_record_packetizer_sr_shift = 1'd0;
reg benchsoc_etherbone_record_packetizer_count = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_valid = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_ready = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_first = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_last = 1'd0;
reg [31:0] benchsoc_etherbone_record_packetizer_sink_d_payload_data = 32'd0;
reg [3:0] benchsoc_etherbone_record_packetizer_sink_d_payload_last_be = 4'd0;
reg [3:0] benchsoc_etherbone_record_packetizer_sink_d_payload_error = 4'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_bca = 1'd0;
reg [7:0] benchsoc_etherbone_record_packetizer_sink_d_param_byte_enable = 8'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_cyc = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_rca = 1'd0;
reg [7:0] benchsoc_etherbone_record_packetizer_sink_d_param_rcount = 8'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_rff = 1'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_wca = 1'd0;
reg [7:0] benchsoc_etherbone_record_packetizer_sink_d_param_wcount = 8'd0;
reg benchsoc_etherbone_record_packetizer_sink_d_param_wff = 1'd0;
wire [3:0] benchsoc_etherbone_record_packetizer_last_be;
reg [3:0] benchsoc_etherbone_record_packetizer_last_be_d = 4'd0;
reg benchsoc_etherbone_record_packetizer_fsm_from_idle = 1'd0;
wire benchsoc_etherbone_dispatcher_sel0;
reg benchsoc_etherbone_dispatcher_first = 1'd1;
reg benchsoc_etherbone_dispatcher_last = 1'd0;
wire benchsoc_etherbone_dispatcher_ongoing0;
reg benchsoc_etherbone_dispatcher_ongoing1 = 1'd0;
reg benchsoc_etherbone_dispatcher_sel1 = 1'd0;
reg benchsoc_etherbone_dispatcher_sel_ongoing = 1'd0;
reg [1:0] benchsoc_etherbone_request = 2'd0;
reg benchsoc_etherbone_grant = 1'd0;
reg benchsoc_etherbone_status0_first = 1'd1;
reg benchsoc_etherbone_status0_last = 1'd0;
wire benchsoc_etherbone_status0_ongoing0;
reg benchsoc_etherbone_status0_ongoing1 = 1'd0;
reg benchsoc_etherbone_status1_first = 1'd1;
reg benchsoc_etherbone_status1_last = 1'd0;
wire benchsoc_etherbone_status1_ongoing0;
reg benchsoc_etherbone_status1_ongoing1 = 1'd0;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready = 1'd0;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_sink_first;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_sink_last;
wire [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
wire [3:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_last_be;
wire [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_data;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_we;
wire [7:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_count;
wire [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_base_addr;
wire [3:0] benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_be;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_source_valid = 1'd0;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_source_ready;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_source_first = 1'd0;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_source_last = 1'd0;
reg [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr = 32'd0;
reg [3:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_last_be = 4'd0;
reg [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_data = 32'd0;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_we = 1'd0;
reg [7:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_count = 8'd0;
reg [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_base_addr = 32'd0;
reg [3:0] benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_be = 4'd0;
reg [29:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_adr = 30'd0;
reg [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_w = 32'd0;
wire [31:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_r;
reg [3:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_sel = 4'd0;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cyc = 1'd0;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb = 1'd0;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_bus_ack;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_bus_we = 1'd0;
reg [2:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cti = 3'd0;
reg [1:0] benchsoc_etherbone_liteethetherbonewishbonemaster_bus_bte = 2'd0;
wire benchsoc_etherbone_liteethetherbonewishbonemaster_bus_err;
reg benchsoc_etherbone_liteethetherbonewishbonemaster_data_update = 1'd0;
wire [61:0] stepgen1_position;
reg [30:0] stepgen1_velocity = 31'd0;
reg [9:0] stepgen1_dirtime = 10'd0;
reg [9:0] stepgen1_steptime = 10'd0;
reg stepgen1_enable = 1'd0;
reg stepgen1_reset = 1'd0;
reg [9:0] stepgen1_tap = 10'd0;
wire [61:0] stepgen2_position;
reg [30:0] stepgen2_velocity = 31'd0;
reg [9:0] stepgen2_dirtime = 10'd0;
reg [9:0] stepgen2_steptime = 10'd0;
reg stepgen2_enable = 1'd0;
reg stepgen2_reset = 1'd0;
reg [9:0] stepgen2_tap = 10'd0;
wire [61:0] stepgen3_position;
reg [30:0] stepgen3_velocity = 31'd0;
reg [9:0] stepgen3_dirtime = 10'd0;
reg [9:0] stepgen3_steptime = 10'd0;
reg stepgen3_enable = 1'd0;
reg stepgen3_reset = 1'd0;
reg [9:0] stepgen3_tap = 10'd0;
wire [61:0] stepgen4_position;
reg [30:0] stepgen4_velocity = 31'd0;
reg [9:0] stepgen4_dirtime = 10'd0;
reg [9:0] stepgen4_steptime = 10'd0;
reg stepgen4_enable = 1'd0;
reg stepgen4_reset = 1'd0;
reg [9:0] stepgen4_tap = 10'd0;
wire [61:0] stepgen5_position;
reg [30:0] stepgen5_velocity = 31'd0;
reg [9:0] stepgen5_dirtime = 10'd0;
reg [9:0] stepgen5_steptime = 10'd0;
reg stepgen5_enable = 1'd0;
reg stepgen5_reset = 1'd0;
reg [9:0] stepgen5_tap = 10'd0;
wire [61:0] stepgen6_position;
reg [30:0] stepgen6_velocity = 31'd0;
reg [9:0] stepgen6_dirtime = 10'd0;
reg [9:0] stepgen6_steptime = 10'd0;
reg stepgen6_enable = 1'd0;
reg stepgen6_reset = 1'd0;
reg [9:0] stepgen6_tap = 10'd0;
reg [30:0] velocity1_storage = 31'd0;
reg velocity1_re = 1'd0;
reg [30:0] velocity2_storage = 31'd0;
reg velocity2_re = 1'd0;
reg [30:0] velocity3_storage = 31'd0;
reg velocity3_re = 1'd0;
reg [30:0] velocity4_storage = 31'd0;
reg velocity4_re = 1'd0;
reg [30:0] velocity5_storage = 31'd0;
reg velocity5_re = 1'd0;
reg [30:0] velocity6_storage = 31'd0;
reg velocity6_re = 1'd0;
reg [9:0] dirtime_storage = 10'd0;
reg dirtime_re = 1'd0;
reg [9:0] steptime_storage = 10'd0;
reg steptime_re = 1'd0;
reg [2:0] stepgens_ctrlword_storage = 3'd0;
reg stepgens_ctrlword_re = 1'd0;
reg [63:0] apply_time_storage = 64'd0;
reg apply_time_re = 1'd0;
reg apply_time_we = 1'd0;
reg [63:0] apply_time_dat_w = 64'd0;
reg [11:0] gpios_out_storage = 12'd0;
reg gpios_out_re = 1'd0;
reg [31:0] pwm_out0_width_storage = 32'd0;
reg pwm_out0_width_re = 1'd0;
reg [31:0] pwm_out0_period_storage = 32'd0;
reg pwm_out0_period_re = 1'd0;
reg [31:0] pwm_out1_width_storage = 32'd0;
reg pwm_out1_width_re = 1'd0;
reg [31:0] pwm_out1_period_storage = 32'd0;
reg pwm_out1_period_re = 1'd0;
reg [31:0] pwm_out2_width_storage = 32'd0;
reg pwm_out2_width_re = 1'd0;
reg [31:0] pwm_out2_period_storage = 32'd0;
reg pwm_out2_period_re = 1'd0;
reg [61:0] position1_status = 62'd0;
wire position1_we;
reg position1_re = 1'd0;
reg [61:0] position2_status = 62'd0;
wire position2_we;
reg position2_re = 1'd0;
reg [61:0] position3_status = 62'd0;
wire position3_we;
reg position3_re = 1'd0;
reg [61:0] position4_status = 62'd0;
wire position4_we;
reg position4_re = 1'd0;
reg [61:0] position5_status = 62'd0;
wire position5_we;
reg position5_re = 1'd0;
reg [61:0] position6_status = 62'd0;
wire position6_we;
reg position6_re = 1'd0;
reg [63:0] wallclock_status = 64'd0;
wire wallclock_we;
reg wallclock_re = 1'd0;
reg [23:0] gpios_in_status = 24'd0;
wire gpios_in_we;
reg gpios_in_re = 1'd0;
reg pwm0_enable = 1'd1;
reg [31:0] pwm0_width = 32'd32;
reg [31:0] pwm0_period = 32'd32;
reg [31:0] pwm0_counter = 32'd0;
reg pwm1_enable = 1'd1;
reg [31:0] pwm1_width = 32'd32;
reg [31:0] pwm1_period = 32'd32;
reg [31:0] pwm1_counter = 32'd0;
reg pwm2_enable = 1'd1;
reg [31:0] pwm2_width = 32'd32;
reg [31:0] pwm2_period = 32'd32;
reg [31:0] pwm2_counter = 32'd0;
reg leds_storage = 1'd0;
reg leds_re = 1'd0;
reg leds_chaser = 1'd0;
reg leds_mode = 1'd0;
wire leds_wait;
wire leds_done;
reg [24:0] leds_count = 25'd25000000;
reg ledchaser_pwm = 1'd0;
wire ledchaser_enable;
wire [31:0] ledchaser_width;
wire [31:0] ledchaser_period;
reg [31:0] ledchaser_counter = 32'd0;
reg ledchaser_pwm_enable_storage = 1'd1;
reg ledchaser_pwm_enable_re = 1'd0;
reg [31:0] ledchaser_pwm_width_storage = 32'd512;
reg ledchaser_pwm_width_re = 1'd0;
reg [31:0] ledchaser_pwm_period_storage = 32'd1024;
reg ledchaser_pwm_period_re = 1'd0;
wire subfragments_locked;
reg subfragments_liteethmac_liteethmacgap_state = 1'd0;
reg subfragments_liteethmac_liteethmacgap_next_state = 1'd0;
reg [3:0] benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value = 4'd0;
reg benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value_ce = 1'd0;
reg [1:0] subfragments_liteethmac_liteethmacpreambleinserter_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmacpreambleinserter_next_state = 2'd0;
reg [2:0] benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value = 3'd0;
reg benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value_ce = 1'd0;
reg subfragments_liteethmac_liteethmacpreamblechecker_state = 1'd0;
reg subfragments_liteethmac_liteethmacpreamblechecker_next_state = 1'd0;
reg [1:0] subfragments_liteethmac_liteethmaccrc32inserter_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmaccrc32inserter_next_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmaccrc32checker_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmaccrc32checker_next_state = 2'd0;
reg subfragments_liteethmac_liteethmacpaddinginserter_state = 1'd0;
reg subfragments_liteethmac_liteethmacpaddinginserter_next_state = 1'd0;
reg [15:0] benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value = 16'd0;
reg benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce = 1'd0;
reg [1:0] subfragments_liteethmac_request = 2'd0;
reg subfragments_liteethmac_grant = 1'd0;
reg subfragments_liteethmac_status0_first = 1'd1;
reg subfragments_liteethmac_status0_last = 1'd0;
wire subfragments_liteethmac_status0_ongoing0;
reg subfragments_liteethmac_status0_ongoing1 = 1'd0;
reg subfragments_liteethmac_status1_first = 1'd1;
reg subfragments_liteethmac_status1_last = 1'd0;
wire subfragments_liteethmac_status1_ongoing0;
reg subfragments_liteethmac_status1_ongoing1 = 1'd0;
reg [1:0] subfragments_liteethmac_sel0 = 2'd0;
reg subfragments_liteethmac_first = 1'd1;
reg subfragments_liteethmac_last = 1'd0;
wire subfragments_liteethmac_ongoing0;
reg subfragments_liteethmac_ongoing1 = 1'd0;
reg [1:0] subfragments_liteethmac_sel1 = 2'd0;
reg [1:0] subfragments_liteethmac_sel_ongoing = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmacpacketizer_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmacpacketizer_next_state = 2'd0;
reg [3:0] benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0 = 4'd0;
reg benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value1 = 1'd0;
reg benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethmac_liteethmacdepacketizer_state = 2'd0;
reg [1:0] subfragments_liteethmac_liteethmacdepacketizer_next_state = 2'd0;
reg [3:0] benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0 = 4'd0;
reg benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value1 = 1'd0;
reg benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteetharptx_liteetharppacketizer_state = 2'd0;
reg [1:0] subfragments_liteetharptx_liteetharppacketizer_next_state = 2'd0;
reg [4:0] benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0 = 5'd0;
reg benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value1 = 1'd0;
reg benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value_ce1 = 1'd0;
reg subfragments_liteetharptx_fsm_state = 1'd0;
reg subfragments_liteetharptx_fsm_next_state = 1'd0;
reg [5:0] benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value = 6'd0;
reg benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value_ce = 1'd0;
reg [1:0] subfragments_liteetharprx_liteetharpdepacketizer_state = 2'd0;
reg [1:0] subfragments_liteetharprx_liteetharpdepacketizer_next_state = 2'd0;
reg [4:0] benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0 = 5'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value1 = 1'd0;
reg benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteetharprx_fsm_state = 2'd0;
reg [1:0] subfragments_liteetharprx_fsm_next_state = 2'd0;
reg [2:0] subfragments_state = 3'd0;
reg [2:0] subfragments_next_state = 3'd0;
reg [1:0] subfragments_liteethip_liteethiptx_liteethipv4packetizer_state = 2'd0;
reg [1:0] subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state = 2'd0;
reg [4:0] benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0 = 5'd0;
reg benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value1 = 1'd0;
reg benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value_ce1 = 1'd0;
reg [2:0] subfragments_liteethip_liteethiptx_fsm_state = 3'd0;
reg [2:0] subfragments_liteethip_liteethiptx_fsm_next_state = 3'd0;
reg [47:0] benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value = 48'd0;
reg benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value_ce = 1'd0;
reg [1:0] subfragments_liteethip_liteethiprx_liteethipv4depacketizer_state = 2'd0;
reg [1:0] subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state = 2'd0;
reg [4:0] benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0 = 5'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value1 = 1'd0;
reg benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethip_liteethiprx_fsm_state = 2'd0;
reg [1:0] subfragments_liteethip_liteethiprx_fsm_next_state = 2'd0;
reg [1:0] subfragments_liteethip_request = 2'd0;
reg subfragments_liteethip_grant = 1'd0;
reg subfragments_liteethip_status0_first = 1'd1;
reg subfragments_liteethip_status0_last = 1'd0;
wire subfragments_liteethip_status0_ongoing0;
reg subfragments_liteethip_status0_ongoing1 = 1'd0;
reg subfragments_liteethip_status1_first = 1'd1;
reg subfragments_liteethip_status1_last = 1'd0;
wire subfragments_liteethip_status1_ongoing0;
reg subfragments_liteethip_status1_ongoing1 = 1'd0;
reg [1:0] subfragments_liteethip_sel0 = 2'd0;
reg subfragments_liteethip_first = 1'd1;
reg subfragments_liteethip_last = 1'd0;
wire subfragments_liteethip_ongoing0;
reg subfragments_liteethip_ongoing1 = 1'd0;
reg [1:0] subfragments_liteethip_sel1 = 2'd0;
reg [1:0] subfragments_liteethip_sel_ongoing = 2'd0;
reg [1:0] subfragments_liteethicmptx_liteethicmppacketizer_state = 2'd0;
reg [1:0] subfragments_liteethicmptx_liteethicmppacketizer_next_state = 2'd0;
reg [2:0] benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0 = 3'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value1 = 1'd0;
reg benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value_ce1 = 1'd0;
reg subfragments_liteethicmptx_fsm_state = 1'd0;
reg subfragments_liteethicmptx_fsm_next_state = 1'd0;
reg [1:0] subfragments_liteethicmprx_liteethicmpdepacketizer_state = 2'd0;
reg [1:0] subfragments_liteethicmprx_liteethicmpdepacketizer_next_state = 2'd0;
reg [2:0] benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0 = 3'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value1 = 1'd0;
reg benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethicmprx_fsm_state = 2'd0;
reg [1:0] subfragments_liteethicmprx_fsm_next_state = 2'd0;
reg [1:0] subfragments_liteethudp_liteethudptx_liteethudppacketizer_state = 2'd0;
reg [1:0] subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state = 2'd0;
reg [2:0] benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0 = 3'd0;
reg benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value1 = 1'd0;
reg benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value_ce1 = 1'd0;
reg subfragments_liteethudp_liteethudptx_fsm_state = 1'd0;
reg subfragments_liteethudp_liteethudptx_fsm_next_state = 1'd0;
reg [1:0] subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_state = 2'd0;
reg [1:0] subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state = 2'd0;
reg [2:0] benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0 = 3'd0;
reg benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0 = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value1 = 1'd0;
reg benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethudp_liteethudprx_fsm_state = 2'd0;
reg [1:0] subfragments_liteethudp_liteethudprx_fsm_next_state = 2'd0;
reg subfragments_liteethudp_sel = 1'd0;
reg [1:0] subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state = 2'd0;
reg [1:0] subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state = 2'd0;
reg benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0 = 1'd0;
reg benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0 = 1'd0;
reg benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value1 = 1'd0;
reg benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value_ce1 = 1'd0;
reg subfragments_liteethetherbonepackettx_fsm_state = 1'd0;
reg subfragments_liteethetherbonepackettx_fsm_next_state = 1'd0;
reg [1:0] subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state = 2'd0;
reg [1:0] subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state = 2'd0;
reg benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0 = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0 = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value1 = 1'd0;
reg benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethetherbonepacketrx_fsm_state = 2'd0;
reg [1:0] subfragments_liteethetherbonepacketrx_fsm_next_state = 2'd0;
reg subfragments_liteethetherboneprobe_state = 1'd0;
reg subfragments_liteethetherboneprobe_next_state = 1'd0;
reg [1:0] subfragments_liteethetherbonerecorddepacketizer_state = 2'd0;
reg [1:0] subfragments_liteethetherbonerecorddepacketizer_next_state = 2'd0;
reg benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0 = 1'd0;
reg benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0 = 1'd0;
reg benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value1 = 1'd0;
reg benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethetherbonerecordreceiver_state = 2'd0;
reg [1:0] subfragments_liteethetherbonerecordreceiver_next_state = 2'd0;
reg [8:0] benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value = 9'd0;
reg benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce = 1'd0;
reg [1:0] subfragments_liteethetherbonerecordsender_state = 2'd0;
reg [1:0] subfragments_liteethetherbonerecordsender_next_state = 2'd0;
reg [1:0] subfragments_liteethetherbonerecordpacketizer_state = 2'd0;
reg [1:0] subfragments_liteethetherbonerecordpacketizer_next_state = 2'd0;
reg benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0 = 1'd0;
reg benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0 = 1'd0;
reg benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value1 = 1'd0;
reg benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value_ce1 = 1'd0;
reg [1:0] subfragments_liteethetherbonewishbonemaster_state = 2'd0;
reg [1:0] subfragments_liteethetherbonewishbonemaster_next_state = 2'd0;
reg [13:0] benchsoc_benchsoc_adr = 14'd0;
reg benchsoc_benchsoc_we = 1'd0;
reg [31:0] benchsoc_benchsoc_dat_w = 32'd0;
wire [31:0] benchsoc_benchsoc_dat_r;
wire [29:0] benchsoc_benchsoc_wishbone_adr;
wire [31:0] benchsoc_benchsoc_wishbone_dat_w;
reg [31:0] benchsoc_benchsoc_wishbone_dat_r = 32'd0;
wire [3:0] benchsoc_benchsoc_wishbone_sel;
wire benchsoc_benchsoc_wishbone_cyc;
wire benchsoc_benchsoc_wishbone_stb;
reg benchsoc_benchsoc_wishbone_ack = 1'd0;
wire benchsoc_benchsoc_wishbone_we;
wire [2:0] benchsoc_benchsoc_wishbone_cti;
wire [1:0] benchsoc_benchsoc_wishbone_bte;
reg benchsoc_benchsoc_wishbone_err = 1'd0;
wire [13:0] benchsoc_csr_bankarray_interface0_bank_bus_adr;
wire benchsoc_csr_bankarray_interface0_bank_bus_we;
wire [31:0] benchsoc_csr_bankarray_interface0_bank_bus_dat_w;
reg [31:0] benchsoc_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg benchsoc_csr_bankarray_csrbank0_velocity10_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity10_r;
reg benchsoc_csr_bankarray_csrbank0_velocity10_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity10_w;
reg benchsoc_csr_bankarray_csrbank0_velocity20_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity20_r;
reg benchsoc_csr_bankarray_csrbank0_velocity20_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity20_w;
reg benchsoc_csr_bankarray_csrbank0_velocity30_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity30_r;
reg benchsoc_csr_bankarray_csrbank0_velocity30_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity30_w;
reg benchsoc_csr_bankarray_csrbank0_velocity40_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity40_r;
reg benchsoc_csr_bankarray_csrbank0_velocity40_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity40_w;
reg benchsoc_csr_bankarray_csrbank0_velocity50_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity50_r;
reg benchsoc_csr_bankarray_csrbank0_velocity50_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity50_w;
reg benchsoc_csr_bankarray_csrbank0_velocity60_re = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity60_r;
reg benchsoc_csr_bankarray_csrbank0_velocity60_we = 1'd0;
wire [30:0] benchsoc_csr_bankarray_csrbank0_velocity60_w;
reg benchsoc_csr_bankarray_csrbank0_dirtime0_re = 1'd0;
wire [9:0] benchsoc_csr_bankarray_csrbank0_dirtime0_r;
reg benchsoc_csr_bankarray_csrbank0_dirtime0_we = 1'd0;
wire [9:0] benchsoc_csr_bankarray_csrbank0_dirtime0_w;
reg benchsoc_csr_bankarray_csrbank0_steptime0_re = 1'd0;
wire [9:0] benchsoc_csr_bankarray_csrbank0_steptime0_r;
reg benchsoc_csr_bankarray_csrbank0_steptime0_we = 1'd0;
wire [9:0] benchsoc_csr_bankarray_csrbank0_steptime0_w;
reg benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_re = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_r;
reg benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_we = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_w;
reg benchsoc_csr_bankarray_csrbank0_apply_time1_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_apply_time1_r;
reg benchsoc_csr_bankarray_csrbank0_apply_time1_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_apply_time1_w;
reg benchsoc_csr_bankarray_csrbank0_apply_time0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_apply_time0_r;
reg benchsoc_csr_bankarray_csrbank0_apply_time0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_apply_time0_w;
reg benchsoc_csr_bankarray_csrbank0_gpios_out0_re = 1'd0;
wire [11:0] benchsoc_csr_bankarray_csrbank0_gpios_out0_r;
reg benchsoc_csr_bankarray_csrbank0_gpios_out0_we = 1'd0;
wire [11:0] benchsoc_csr_bankarray_csrbank0_gpios_out0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm0_width0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm0_width0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm0_width0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm0_width0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm0_period0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm0_period0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm0_period0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm0_period0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm1_width0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm1_width0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm1_width0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm1_width0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm1_period0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm1_period0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm1_period0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm1_period0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm2_width0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm2_width0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm2_width0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm2_width0_w;
reg benchsoc_csr_bankarray_csrbank0_pwm2_period0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm2_period0_r;
reg benchsoc_csr_bankarray_csrbank0_pwm2_period0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_pwm2_period0_w;
reg benchsoc_csr_bankarray_csrbank0_position11_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position11_r;
reg benchsoc_csr_bankarray_csrbank0_position11_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position11_w;
reg benchsoc_csr_bankarray_csrbank0_position10_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position10_r;
reg benchsoc_csr_bankarray_csrbank0_position10_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position10_w;
reg benchsoc_csr_bankarray_csrbank0_position21_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position21_r;
reg benchsoc_csr_bankarray_csrbank0_position21_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position21_w;
reg benchsoc_csr_bankarray_csrbank0_position20_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position20_r;
reg benchsoc_csr_bankarray_csrbank0_position20_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position20_w;
reg benchsoc_csr_bankarray_csrbank0_position31_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position31_r;
reg benchsoc_csr_bankarray_csrbank0_position31_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position31_w;
reg benchsoc_csr_bankarray_csrbank0_position30_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position30_r;
reg benchsoc_csr_bankarray_csrbank0_position30_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position30_w;
reg benchsoc_csr_bankarray_csrbank0_position41_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position41_r;
reg benchsoc_csr_bankarray_csrbank0_position41_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position41_w;
reg benchsoc_csr_bankarray_csrbank0_position40_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position40_r;
reg benchsoc_csr_bankarray_csrbank0_position40_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position40_w;
reg benchsoc_csr_bankarray_csrbank0_position51_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position51_r;
reg benchsoc_csr_bankarray_csrbank0_position51_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position51_w;
reg benchsoc_csr_bankarray_csrbank0_position50_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position50_r;
reg benchsoc_csr_bankarray_csrbank0_position50_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position50_w;
reg benchsoc_csr_bankarray_csrbank0_position61_re = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position61_r;
reg benchsoc_csr_bankarray_csrbank0_position61_we = 1'd0;
wire [29:0] benchsoc_csr_bankarray_csrbank0_position61_w;
reg benchsoc_csr_bankarray_csrbank0_position60_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position60_r;
reg benchsoc_csr_bankarray_csrbank0_position60_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_position60_w;
reg benchsoc_csr_bankarray_csrbank0_wallclock1_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_wallclock1_r;
reg benchsoc_csr_bankarray_csrbank0_wallclock1_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_wallclock1_w;
reg benchsoc_csr_bankarray_csrbank0_wallclock0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_wallclock0_r;
reg benchsoc_csr_bankarray_csrbank0_wallclock0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank0_wallclock0_w;
reg benchsoc_csr_bankarray_csrbank0_gpios_in_re = 1'd0;
wire [23:0] benchsoc_csr_bankarray_csrbank0_gpios_in_r;
reg benchsoc_csr_bankarray_csrbank0_gpios_in_we = 1'd0;
wire [23:0] benchsoc_csr_bankarray_csrbank0_gpios_in_w;
wire benchsoc_csr_bankarray_csrbank0_sel;
wire [13:0] benchsoc_csr_bankarray_interface1_bank_bus_adr;
wire benchsoc_csr_bankarray_interface1_bank_bus_we;
wire [31:0] benchsoc_csr_bankarray_interface1_bank_bus_dat_w;
reg [31:0] benchsoc_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg benchsoc_csr_bankarray_csrbank1_reset0_re = 1'd0;
wire [1:0] benchsoc_csr_bankarray_csrbank1_reset0_r;
reg benchsoc_csr_bankarray_csrbank1_reset0_we = 1'd0;
wire [1:0] benchsoc_csr_bankarray_csrbank1_reset0_w;
reg benchsoc_csr_bankarray_csrbank1_scratch0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank1_scratch0_r;
reg benchsoc_csr_bankarray_csrbank1_scratch0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank1_scratch0_w;
reg benchsoc_csr_bankarray_csrbank1_bus_errors_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank1_bus_errors_r;
reg benchsoc_csr_bankarray_csrbank1_bus_errors_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank1_bus_errors_w;
wire benchsoc_csr_bankarray_csrbank1_sel;
wire [13:0] benchsoc_csr_bankarray_interface2_bank_bus_adr;
wire benchsoc_csr_bankarray_interface2_bank_bus_we;
wire [31:0] benchsoc_csr_bankarray_interface2_bank_bus_dat_w;
reg [31:0] benchsoc_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg benchsoc_csr_bankarray_csrbank2_crg_reset0_re = 1'd0;
wire benchsoc_csr_bankarray_csrbank2_crg_reset0_r;
reg benchsoc_csr_bankarray_csrbank2_crg_reset0_we = 1'd0;
wire benchsoc_csr_bankarray_csrbank2_crg_reset0_w;
reg benchsoc_csr_bankarray_csrbank2_rx_inband_status_re = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank2_rx_inband_status_r;
reg benchsoc_csr_bankarray_csrbank2_rx_inband_status_we = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank2_rx_inband_status_w;
reg benchsoc_csr_bankarray_csrbank2_mdio_w0_re = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank2_mdio_w0_r;
reg benchsoc_csr_bankarray_csrbank2_mdio_w0_we = 1'd0;
wire [2:0] benchsoc_csr_bankarray_csrbank2_mdio_w0_w;
reg benchsoc_csr_bankarray_csrbank2_mdio_r_re = 1'd0;
wire benchsoc_csr_bankarray_csrbank2_mdio_r_r;
reg benchsoc_csr_bankarray_csrbank2_mdio_r_we = 1'd0;
wire benchsoc_csr_bankarray_csrbank2_mdio_r_w;
wire benchsoc_csr_bankarray_csrbank2_sel;
wire [13:0] benchsoc_csr_bankarray_sram_bus_adr;
wire benchsoc_csr_bankarray_sram_bus_we;
wire [31:0] benchsoc_csr_bankarray_sram_bus_dat_w;
reg [31:0] benchsoc_csr_bankarray_sram_bus_dat_r = 32'd0;
wire [5:0] benchsoc_csr_bankarray_adr;
wire [7:0] benchsoc_csr_bankarray_dat_r;
wire benchsoc_csr_bankarray_sel;
reg benchsoc_csr_bankarray_sel_r = 1'd0;
wire [13:0] benchsoc_csr_bankarray_interface3_bank_bus_adr;
wire benchsoc_csr_bankarray_interface3_bank_bus_we;
wire [31:0] benchsoc_csr_bankarray_interface3_bank_bus_dat_w;
reg [31:0] benchsoc_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg benchsoc_csr_bankarray_csrbank3_out0_re = 1'd0;
wire benchsoc_csr_bankarray_csrbank3_out0_r;
reg benchsoc_csr_bankarray_csrbank3_out0_we = 1'd0;
wire benchsoc_csr_bankarray_csrbank3_out0_w;
reg benchsoc_csr_bankarray_csrbank3_pwm_enable0_re = 1'd0;
wire benchsoc_csr_bankarray_csrbank3_pwm_enable0_r;
reg benchsoc_csr_bankarray_csrbank3_pwm_enable0_we = 1'd0;
wire benchsoc_csr_bankarray_csrbank3_pwm_enable0_w;
reg benchsoc_csr_bankarray_csrbank3_pwm_width0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank3_pwm_width0_r;
reg benchsoc_csr_bankarray_csrbank3_pwm_width0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank3_pwm_width0_w;
reg benchsoc_csr_bankarray_csrbank3_pwm_period0_re = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank3_pwm_period0_r;
reg benchsoc_csr_bankarray_csrbank3_pwm_period0_we = 1'd0;
wire [31:0] benchsoc_csr_bankarray_csrbank3_pwm_period0_w;
wire benchsoc_csr_bankarray_csrbank3_sel;
wire [13:0] benchsoc_csr_interconnect_adr;
wire benchsoc_csr_interconnect_we;
wire [31:0] benchsoc_csr_interconnect_dat_w;
wire [31:0] benchsoc_csr_interconnect_dat_r;
reg benchsoc_state = 1'd0;
reg benchsoc_next_state = 1'd0;
wire [15:0] slice_proxy0;
wire [15:0] slice_proxy1;
wire [47:0] slice_proxy2;
wire [47:0] slice_proxy3;
wire [47:0] slice_proxy4;
wire [47:0] slice_proxy5;
wire [47:0] slice_proxy6;
wire [47:0] slice_proxy7;
wire [47:0] slice_proxy8;
wire [47:0] slice_proxy9;
wire [47:0] slice_proxy10;
wire [47:0] slice_proxy11;
wire [47:0] slice_proxy12;
wire [47:0] slice_proxy13;
wire [7:0] slice_proxy14;
wire [15:0] slice_proxy15;
wire [15:0] slice_proxy16;
wire [15:0] slice_proxy17;
wire [15:0] slice_proxy18;
wire [15:0] slice_proxy19;
wire [15:0] slice_proxy20;
wire [7:0] slice_proxy21;
wire [31:0] slice_proxy22;
wire [31:0] slice_proxy23;
wire [31:0] slice_proxy24;
wire [31:0] slice_proxy25;
wire [47:0] slice_proxy26;
wire [47:0] slice_proxy27;
wire [47:0] slice_proxy28;
wire [47:0] slice_proxy29;
wire [47:0] slice_proxy30;
wire [47:0] slice_proxy31;
wire [31:0] slice_proxy32;
wire [31:0] slice_proxy33;
wire [31:0] slice_proxy34;
wire [31:0] slice_proxy35;
wire [47:0] slice_proxy36;
wire [47:0] slice_proxy37;
wire [47:0] slice_proxy38;
wire [47:0] slice_proxy39;
wire [47:0] slice_proxy40;
wire [47:0] slice_proxy41;
wire [15:0] slice_proxy42;
wire [15:0] slice_proxy43;
wire [15:0] slice_proxy44;
wire [15:0] slice_proxy45;
wire [3:0] slice_proxy46;
wire [7:0] slice_proxy47;
wire [31:0] slice_proxy48;
wire [31:0] slice_proxy49;
wire [31:0] slice_proxy50;
wire [31:0] slice_proxy51;
wire [31:0] slice_proxy52;
wire [31:0] slice_proxy53;
wire [31:0] slice_proxy54;
wire [31:0] slice_proxy55;
wire [15:0] slice_proxy56;
wire [15:0] slice_proxy57;
wire [7:0] slice_proxy58;
wire [3:0] slice_proxy59;
wire [15:0] slice_proxy60;
wire [15:0] slice_proxy61;
wire [7:0] slice_proxy62;
wire [7:0] slice_proxy63;
wire [31:0] slice_proxy64;
wire [31:0] slice_proxy65;
wire [31:0] slice_proxy66;
wire [31:0] slice_proxy67;
wire [15:0] slice_proxy68;
wire [15:0] slice_proxy69;
wire [15:0] slice_proxy70;
wire [15:0] slice_proxy71;
wire [15:0] slice_proxy72;
wire [15:0] slice_proxy73;
wire [15:0] slice_proxy74;
wire [15:0] slice_proxy75;
wire [3:0] slice_proxy76;
wire [15:0] slice_proxy77;
wire [15:0] slice_proxy78;
wire slice_proxy79;
wire slice_proxy80;
wire [3:0] slice_proxy81;
wire slice_proxy82;
wire [3:0] slice_proxy83;
wire slice_proxy84;
wire [7:0] slice_proxy85;
wire slice_proxy86;
wire slice_proxy87;
wire [7:0] slice_proxy88;
wire slice_proxy89;
wire slice_proxy90;
wire [7:0] slice_proxy91;
wire slice_proxy92;
wire latticeecp5asyncresetsynchronizerimpl0_rst1;
wire latticeecp5asyncresetsynchronizerimpl1_rst1;
wire latticeecp5asyncresetsynchronizerimpl1_expr;
wire latticeecp5asyncresetsynchronizerimpl2_rst1;
wire latticeecp5asyncresetsynchronizerimpl3_rst1;
reg multiregimpl0_regs0 = 1'd0;
reg multiregimpl0_regs1 = 1'd0;
reg multiregimpl1_regs0 = 1'd0;
reg multiregimpl1_regs1 = 1'd0;
reg multiregimpl2_regs0 = 1'd0;
reg multiregimpl2_regs1 = 1'd0;
reg [6:0] multiregimpl3_regs0 = 7'd0;
reg [6:0] multiregimpl3_regs1 = 7'd0;
reg [6:0] multiregimpl4_regs0 = 7'd0;
reg [6:0] multiregimpl4_regs1 = 7'd0;
reg [6:0] multiregimpl5_regs0 = 7'd0;
reg [6:0] multiregimpl5_regs1 = 7'd0;
reg [6:0] multiregimpl6_regs0 = 7'd0;
reg [6:0] multiregimpl6_regs1 = 7'd0;
reg [2:0] multiregimpl7_regs0 = 3'd0;
reg [2:0] multiregimpl7_regs1 = 3'd0;
reg [2:0] multiregimpl8_regs0 = 3'd0;
reg [2:0] multiregimpl8_regs1 = 3'd0;
reg [2:0] multiregimpl9_regs0 = 3'd0;
reg [2:0] multiregimpl9_regs1 = 3'd0;
reg [2:0] multiregimpl10_regs0 = 3'd0;
reg [2:0] multiregimpl10_regs1 = 3'd0;

assign etherbone_clk = sys_clk;
assign etherbone_rst = sys_rst;
assign crg_rst = benchsoc_soc_rst;
assign benchsoc_bus_errors_status = benchsoc_bus_errors;
assign crg_reset = ((~user_btn_n0) | crg_rst);
assign crg_clkin = clk25;
assign sys_clk = crg_clkout0;
assign sys_ps_clk = crg_clkout1;
assign crg_locked = (subfragments_locked & (~crg_reset));
assign eth_rx_clk = eth_clocks_rx;
assign eth_tx_clk = eth_rx_clk;
assign ethphy_reset = ethphy_reset_storage;
assign eth_rst_n = (~ethphy_reset);
assign ethphy_sink_ready = 1'd1;
assign ethphy_last = ((~ethphy_rx_ctl_reg[0]) & ethphy_rx_ctl_reg_d[0]);
assign ethphy_source_last = ethphy_last;
assign eth_mdc = ethphy__w_storage[0];
assign ethphy_data_oe = ethphy__w_storage[1];
assign ethphy_data_w = ethphy__w_storage[2];
assign benchsoc_ethcore_mac_packetizer_sink_valid = benchsoc_ethcore_mac_crossbar_source_valid;
assign benchsoc_ethcore_mac_crossbar_source_ready = benchsoc_ethcore_mac_packetizer_sink_ready;
assign benchsoc_ethcore_mac_packetizer_sink_first = benchsoc_ethcore_mac_crossbar_source_first;
assign benchsoc_ethcore_mac_packetizer_sink_last = benchsoc_ethcore_mac_crossbar_source_last;
assign benchsoc_ethcore_mac_packetizer_sink_payload_ethernet_type = benchsoc_ethcore_mac_crossbar_source_payload_ethernet_type;
assign benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac = benchsoc_ethcore_mac_crossbar_source_payload_sender_mac;
assign benchsoc_ethcore_mac_packetizer_sink_payload_target_mac = benchsoc_ethcore_mac_crossbar_source_payload_target_mac;
assign benchsoc_ethcore_mac_packetizer_sink_payload_data = benchsoc_ethcore_mac_crossbar_source_payload_data;
assign benchsoc_ethcore_mac_packetizer_sink_payload_last_be = benchsoc_ethcore_mac_crossbar_source_payload_last_be;
assign benchsoc_ethcore_mac_packetizer_sink_payload_error = benchsoc_ethcore_mac_crossbar_source_payload_error;
assign benchsoc_ethcore_mac_tx_cdc_sink_valid = benchsoc_ethcore_mac_packetizer_source_valid;
assign benchsoc_ethcore_mac_packetizer_source_ready = benchsoc_ethcore_mac_tx_cdc_sink_ready;
assign benchsoc_ethcore_mac_tx_cdc_sink_first = benchsoc_ethcore_mac_packetizer_source_first;
assign benchsoc_ethcore_mac_tx_cdc_sink_last = benchsoc_ethcore_mac_packetizer_source_last;
assign benchsoc_ethcore_mac_tx_cdc_sink_payload_data = benchsoc_ethcore_mac_packetizer_source_payload_data;
assign benchsoc_ethcore_mac_tx_cdc_sink_payload_last_be = benchsoc_ethcore_mac_packetizer_source_payload_last_be;
assign benchsoc_ethcore_mac_tx_cdc_sink_payload_error = benchsoc_ethcore_mac_packetizer_source_payload_error;
assign benchsoc_ethcore_mac_depacketizer_sink_valid = benchsoc_ethcore_mac_rx_cdc_source_valid;
assign benchsoc_ethcore_mac_rx_cdc_source_ready = benchsoc_ethcore_mac_depacketizer_sink_ready;
assign benchsoc_ethcore_mac_depacketizer_sink_first = benchsoc_ethcore_mac_rx_cdc_source_first;
assign benchsoc_ethcore_mac_depacketizer_sink_last = benchsoc_ethcore_mac_rx_cdc_source_last;
assign benchsoc_ethcore_mac_depacketizer_sink_payload_data = benchsoc_ethcore_mac_rx_cdc_source_payload_data;
assign benchsoc_ethcore_mac_depacketizer_sink_payload_last_be = benchsoc_ethcore_mac_rx_cdc_source_payload_last_be;
assign benchsoc_ethcore_mac_depacketizer_sink_payload_error = benchsoc_ethcore_mac_rx_cdc_source_payload_error;
assign benchsoc_ethcore_mac_crossbar_sink_valid = benchsoc_ethcore_mac_depacketizer_source_valid;
assign benchsoc_ethcore_mac_depacketizer_source_ready = benchsoc_ethcore_mac_crossbar_sink_ready;
assign benchsoc_ethcore_mac_crossbar_sink_first = benchsoc_ethcore_mac_depacketizer_source_first;
assign benchsoc_ethcore_mac_crossbar_sink_last = benchsoc_ethcore_mac_depacketizer_source_last;
assign benchsoc_ethcore_mac_crossbar_sink_payload_ethernet_type = benchsoc_ethcore_mac_depacketizer_source_payload_ethernet_type;
assign benchsoc_ethcore_mac_crossbar_sink_payload_sender_mac = benchsoc_ethcore_mac_depacketizer_source_payload_sender_mac;
assign benchsoc_ethcore_mac_crossbar_sink_payload_target_mac = benchsoc_ethcore_mac_depacketizer_source_payload_target_mac;
assign benchsoc_ethcore_mac_crossbar_sink_payload_data = benchsoc_ethcore_mac_depacketizer_source_payload_data;
assign benchsoc_ethcore_mac_crossbar_sink_payload_last_be = benchsoc_ethcore_mac_depacketizer_source_payload_last_be;
assign benchsoc_ethcore_mac_crossbar_sink_payload_error = benchsoc_ethcore_mac_depacketizer_source_payload_error;
assign benchsoc_ethcore_mac_ps_preamble_error_i = benchsoc_ethcore_mac_preamble_checker_error;
assign benchsoc_ethcore_mac_ps_crc_error_i = benchsoc_ethcore_mac_liteethmaccrc32checker_error;
always @(*) begin
	benchsoc_ethcore_mac_tx_gap_inserter_source_valid <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_source_first <= 1'd0;
	subfragments_liteethmac_liteethmacgap_next_state <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value <= 4'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_source_last <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value_ce <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_source_payload_error <= 1'd0;
	benchsoc_ethcore_mac_tx_gap_inserter_sink_ready <= 1'd0;
	subfragments_liteethmac_liteethmacgap_next_state <= subfragments_liteethmac_liteethmacgap_state;
	case (subfragments_liteethmac_liteethmacgap_state)
		1'd1: begin
			benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value <= (benchsoc_ethcore_mac_tx_gap_inserter_counter + 1'd1);
			benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value_ce <= 1'd1;
			if ((benchsoc_ethcore_mac_tx_gap_inserter_counter == 4'd11)) begin
				subfragments_liteethmac_liteethmacgap_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value <= 1'd0;
			benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value_ce <= 1'd1;
			benchsoc_ethcore_mac_tx_gap_inserter_source_valid <= benchsoc_ethcore_mac_tx_gap_inserter_sink_valid;
			benchsoc_ethcore_mac_tx_gap_inserter_sink_ready <= benchsoc_ethcore_mac_tx_gap_inserter_source_ready;
			benchsoc_ethcore_mac_tx_gap_inserter_source_first <= benchsoc_ethcore_mac_tx_gap_inserter_sink_first;
			benchsoc_ethcore_mac_tx_gap_inserter_source_last <= benchsoc_ethcore_mac_tx_gap_inserter_sink_last;
			benchsoc_ethcore_mac_tx_gap_inserter_source_payload_data <= benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_data;
			benchsoc_ethcore_mac_tx_gap_inserter_source_payload_last_be <= benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_last_be;
			benchsoc_ethcore_mac_tx_gap_inserter_source_payload_error <= benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_error;
			if (((benchsoc_ethcore_mac_tx_gap_inserter_sink_valid & benchsoc_ethcore_mac_tx_gap_inserter_sink_last) & benchsoc_ethcore_mac_tx_gap_inserter_sink_ready)) begin
				subfragments_liteethmac_liteethmacgap_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_mac_preamble_inserter_source_payload_last_be = benchsoc_ethcore_mac_preamble_inserter_sink_payload_last_be;
always @(*) begin
	benchsoc_ethcore_mac_preamble_inserter_source_last <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= 8'd0;
	subfragments_liteethmac_liteethmacpreambleinserter_next_state <= 2'd0;
	benchsoc_ethcore_mac_preamble_inserter_source_first <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_source_payload_error <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_source_valid <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value <= 3'd0;
	benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value_ce <= 1'd0;
	benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_sink_payload_data;
	subfragments_liteethmac_liteethmacpreambleinserter_next_state <= subfragments_liteethmac_liteethmacpreambleinserter_state;
	case (subfragments_liteethmac_liteethmacpreambleinserter_state)
		1'd1: begin
			benchsoc_ethcore_mac_preamble_inserter_source_valid <= 1'd1;
			case (benchsoc_ethcore_mac_preamble_inserter_count)
				1'd0: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[7:0];
				end
				1'd1: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[15:8];
				end
				2'd2: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[23:16];
				end
				2'd3: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[31:24];
				end
				3'd4: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[39:32];
				end
				3'd5: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[47:40];
				end
				3'd6: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[55:48];
				end
				default: begin
					benchsoc_ethcore_mac_preamble_inserter_source_payload_data <= benchsoc_ethcore_mac_preamble_inserter_preamble[63:56];
				end
			endcase
			if (benchsoc_ethcore_mac_preamble_inserter_source_ready) begin
				if ((benchsoc_ethcore_mac_preamble_inserter_count == 3'd7)) begin
					subfragments_liteethmac_liteethmacpreambleinserter_next_state <= 2'd2;
				end else begin
					benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value <= (benchsoc_ethcore_mac_preamble_inserter_count + 1'd1);
					benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value_ce <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_mac_preamble_inserter_source_valid <= benchsoc_ethcore_mac_preamble_inserter_sink_valid;
			benchsoc_ethcore_mac_preamble_inserter_sink_ready <= benchsoc_ethcore_mac_preamble_inserter_source_ready;
			benchsoc_ethcore_mac_preamble_inserter_source_first <= benchsoc_ethcore_mac_preamble_inserter_sink_first;
			benchsoc_ethcore_mac_preamble_inserter_source_last <= benchsoc_ethcore_mac_preamble_inserter_sink_last;
			benchsoc_ethcore_mac_preamble_inserter_source_payload_error <= benchsoc_ethcore_mac_preamble_inserter_sink_payload_error;
			if (((benchsoc_ethcore_mac_preamble_inserter_sink_valid & benchsoc_ethcore_mac_preamble_inserter_sink_last) & benchsoc_ethcore_mac_preamble_inserter_source_ready)) begin
				subfragments_liteethmac_liteethmacpreambleinserter_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_mac_preamble_inserter_sink_ready <= 1'd1;
			benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value <= 1'd0;
			benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value_ce <= 1'd1;
			if (benchsoc_ethcore_mac_preamble_inserter_sink_valid) begin
				benchsoc_ethcore_mac_preamble_inserter_sink_ready <= 1'd0;
				subfragments_liteethmac_liteethmacpreambleinserter_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_mac_preamble_checker_source_payload_data = benchsoc_ethcore_mac_preamble_checker_sink_payload_data;
assign benchsoc_ethcore_mac_preamble_checker_source_payload_last_be = benchsoc_ethcore_mac_preamble_checker_sink_payload_last_be;
always @(*) begin
	benchsoc_ethcore_mac_preamble_checker_source_payload_error <= 1'd0;
	subfragments_liteethmac_liteethmacpreamblechecker_next_state <= 1'd0;
	benchsoc_ethcore_mac_preamble_checker_error <= 1'd0;
	benchsoc_ethcore_mac_preamble_checker_source_valid <= 1'd0;
	benchsoc_ethcore_mac_preamble_checker_source_first <= 1'd0;
	benchsoc_ethcore_mac_preamble_checker_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_preamble_checker_source_last <= 1'd0;
	subfragments_liteethmac_liteethmacpreamblechecker_next_state <= subfragments_liteethmac_liteethmacpreamblechecker_state;
	case (subfragments_liteethmac_liteethmacpreamblechecker_state)
		1'd1: begin
			benchsoc_ethcore_mac_preamble_checker_source_valid <= benchsoc_ethcore_mac_preamble_checker_sink_valid;
			benchsoc_ethcore_mac_preamble_checker_sink_ready <= benchsoc_ethcore_mac_preamble_checker_source_ready;
			benchsoc_ethcore_mac_preamble_checker_source_first <= benchsoc_ethcore_mac_preamble_checker_sink_first;
			benchsoc_ethcore_mac_preamble_checker_source_last <= benchsoc_ethcore_mac_preamble_checker_sink_last;
			benchsoc_ethcore_mac_preamble_checker_source_payload_error <= benchsoc_ethcore_mac_preamble_checker_sink_payload_error;
			if (((benchsoc_ethcore_mac_preamble_checker_source_valid & benchsoc_ethcore_mac_preamble_checker_source_last) & benchsoc_ethcore_mac_preamble_checker_source_ready)) begin
				subfragments_liteethmac_liteethmacpreamblechecker_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_mac_preamble_checker_sink_ready <= 1'd1;
			if (((benchsoc_ethcore_mac_preamble_checker_sink_valid & (~benchsoc_ethcore_mac_preamble_checker_sink_last)) & (benchsoc_ethcore_mac_preamble_checker_sink_payload_data == 8'd213))) begin
				subfragments_liteethmac_liteethmacpreamblechecker_next_state <= 1'd1;
			end
			if ((benchsoc_ethcore_mac_preamble_checker_sink_valid & benchsoc_ethcore_mac_preamble_checker_sink_last)) begin
				benchsoc_ethcore_mac_preamble_checker_error <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt_done = (benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt == 1'd0);
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid = benchsoc_ethcore_mac_crc32_inserter_source_valid;
assign benchsoc_ethcore_mac_crc32_inserter_source_ready = benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_first = benchsoc_ethcore_mac_crc32_inserter_source_first;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_last = benchsoc_ethcore_mac_crc32_inserter_source_last;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_data = benchsoc_ethcore_mac_crc32_inserter_source_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_last_be = benchsoc_ethcore_mac_crc32_inserter_source_payload_last_be;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_error = benchsoc_ethcore_mac_crc32_inserter_source_payload_error;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_data1 = benchsoc_ethcore_mac_liteethmaccrc32inserter_data0;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_last = benchsoc_ethcore_mac_liteethmaccrc32inserter_reg;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_value = (~{benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[0], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[1], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[2], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[3], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[4], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[5], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[6], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[7], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[8], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[9], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[10], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[11], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[12], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[13], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[14], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[15], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[16], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[17], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[18], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[19], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[20], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[21], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[22], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[23], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[24], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[25], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[26], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[27], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[28], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[29], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[30], benchsoc_ethcore_mac_liteethmaccrc32inserter_reg[31]});
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_error = (benchsoc_ethcore_mac_liteethmaccrc32inserter_next != 32'd3338984827);
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next <= 32'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[0] <= (((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[1] <= (((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[2] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[3] <= (((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[4] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[5] <= (((((((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[6] <= (((((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[7] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[8] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[0] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[9] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[1] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[10] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[2] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[11] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[3] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[12] <= ((((((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[4] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[13] <= ((((((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[5] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[14] <= ((((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[6] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[15] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[7] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[16] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[8] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[17] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[9] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[18] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[10] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[19] <= ((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[11] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[20] <= ((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[12] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[21] <= ((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[13] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[22] <= ((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[14] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[23] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[15] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[24] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[16] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[25] <= ((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[17] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[26] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[18] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[27] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[19] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[28] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[20] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[29] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[21] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[30] <= ((((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[22] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[3]);
	benchsoc_ethcore_mac_liteethmaccrc32inserter_next[31] <= ((benchsoc_ethcore_mac_liteethmaccrc32inserter_last[23] ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32inserter_data1[2]);
end
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_first <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_error <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_data0 <= 8'd0;
	subfragments_liteethmac_liteethmaccrc32inserter_next_state <= 2'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing0 <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing1 <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_ce <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_reset <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32inserter_source_valid <= 1'd0;
	subfragments_liteethmac_liteethmaccrc32inserter_next_state <= subfragments_liteethmac_liteethmaccrc32inserter_state;
	case (subfragments_liteethmac_liteethmaccrc32inserter_state)
		1'd1: begin
			benchsoc_ethcore_mac_liteethmaccrc32inserter_ce <= (benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid & benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready);
			benchsoc_ethcore_mac_liteethmaccrc32inserter_data0 <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_data;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_valid <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready <= benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_first <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_first;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_last;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_data;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_last_be <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_last_be;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_error <= benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_payload_error;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last <= 1'd0;
			if (((benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid & benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_last) & benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready)) begin
				subfragments_liteethmac_liteethmaccrc32inserter_next_state <= 2'd2;
			end
		end
		2'd2: begin
			benchsoc_ethcore_mac_liteethmaccrc32inserter_source_valid <= 1'd1;
			case (benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt)
				1'd0: begin
					benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= benchsoc_ethcore_mac_liteethmaccrc32inserter_value[31:24];
				end
				1'd1: begin
					benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= benchsoc_ethcore_mac_liteethmaccrc32inserter_value[23:16];
				end
				2'd2: begin
					benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= benchsoc_ethcore_mac_liteethmaccrc32inserter_value[15:8];
				end
				default: begin
					benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data <= benchsoc_ethcore_mac_liteethmaccrc32inserter_value[7:0];
				end
			endcase
			if (benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt_done) begin
				benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last <= 1'd1;
				if (benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready) begin
					subfragments_liteethmac_liteethmaccrc32inserter_next_state <= 1'd0;
				end
			end
			benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing1 <= 1'd1;
		end
		default: begin
			benchsoc_ethcore_mac_liteethmaccrc32inserter_reset <= 1'd1;
			benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready <= 1'd1;
			if (benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_valid) begin
				benchsoc_ethcore_mac_liteethmaccrc32inserter_sink_ready <= 1'd0;
				subfragments_liteethmac_liteethmaccrc32inserter_next_state <= 1'd1;
			end
			benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing0 <= 1'd1;
		end
	endcase
end
assign benchsoc_ethcore_mac_crc32_inserter_sink_ready = ((~benchsoc_ethcore_mac_crc32_inserter_source_valid) | benchsoc_ethcore_mac_crc32_inserter_source_ready);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_full = (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level == 3'd4);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_in = (benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid & ((~benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_full) | benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_out));
assign benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_out = (benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_valid & benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_ready);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_first = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_first;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_last = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_last;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_data = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_last_be;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_error = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_valid <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_valid <= benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid;
	benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_valid <= benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_in;
end
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready <= benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_ready;
	benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready <= benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_in;
end
assign benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_valid = (benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid & benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_full);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_last = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_last;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_ready = benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_out;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_data = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_last_be;
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_error <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_error <= benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_error;
	benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_error <= (benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_error | benchsoc_ethcore_mac_liteethmaccrc32checker_crc_error);
end
assign benchsoc_ethcore_mac_liteethmaccrc32checker_error = ((benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_valid & benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_last) & benchsoc_ethcore_mac_liteethmaccrc32checker_crc_error);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data0 = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid = benchsoc_ethcore_mac_crc32_checker_source_valid;
assign benchsoc_ethcore_mac_crc32_checker_source_ready = benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_first = benchsoc_ethcore_mac_crc32_checker_source_first;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_last = benchsoc_ethcore_mac_crc32_checker_source_last;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_data = benchsoc_ethcore_mac_crc32_checker_source_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_last_be = benchsoc_ethcore_mac_crc32_checker_source_payload_last_be;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_payload_error = benchsoc_ethcore_mac_crc32_checker_source_payload_error;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1 = benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data0;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last = benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_crc_value = (~{benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[0], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[1], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[2], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[3], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[4], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[5], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[6], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[7], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[8], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[9], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[10], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[11], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[12], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[13], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[14], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[15], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[16], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[17], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[18], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[19], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[20], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[21], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[22], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[23], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[24], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[25], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[26], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[27], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[28], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[29], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[30], benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg[31]});
assign benchsoc_ethcore_mac_liteethmaccrc32checker_crc_error = (benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next != 32'd3338984827);
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next <= 32'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[0] <= (((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[1] <= (((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[2] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[3] <= (((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[4] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[5] <= (((((((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[6] <= (((((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[7] <= (((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[8] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[0] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[9] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[1] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[10] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[2] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[11] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[3] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[12] <= ((((((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[4] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[13] <= ((((((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[5] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[14] <= ((((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[6] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[15] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[7] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[16] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[8] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[17] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[9] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[18] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[10] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[19] <= ((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[11] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[20] <= ((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[12] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[21] <= ((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[13] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[22] <= ((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[14] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[23] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[15] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[24] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[16] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[25] <= ((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[17] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[26] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[18] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[24]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[7]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[27] <= ((((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[19] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[25]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[6]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[28] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[20] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[26]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[5]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[29] <= ((((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[21] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[30]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[1]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[27]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[4]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[30] <= ((((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[22] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[31]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[0]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[28]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[3]);
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next[31] <= ((benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[23] ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_last[29]) ^ benchsoc_ethcore_mac_liteethmaccrc32checker_crc_data1[2]);
end
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_din = {benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_last, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_first, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data};
assign {benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_last, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_first, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be, benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data} = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_dout;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_ready = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_we = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_valid;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_first = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_first;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_last = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_last;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_data = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_last_be;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_in_payload_error = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_sink_payload_error;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_valid = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_readable;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_first = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_first;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_last = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_last;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_data = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_data;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_last_be;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_payload_error = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_fifo_out_payload_error;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_re = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_source_ready;
always @(*) begin
	benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr <= 3'd0;
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_replace) begin
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr <= (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce - 1'd1);
	end else begin
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr <= benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce;
	end
end
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_dat_w = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_din;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_we = (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_we & (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable | benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_replace));
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_do_read = (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_readable & benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_re);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_adr = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_dout = benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_dat_r;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable = (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level != 3'd5);
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_readable = (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level != 1'd0);
always @(*) begin
	subfragments_liteethmac_liteethmaccrc32checker_next_state <= 2'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_ce <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reset <= 1'd0;
	benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_reset <= 1'd0;
	subfragments_liteethmac_liteethmaccrc32checker_next_state <= subfragments_liteethmac_liteethmaccrc32checker_state;
	case (subfragments_liteethmac_liteethmaccrc32checker_state)
		1'd1: begin
			if ((benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid & benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready)) begin
				benchsoc_ethcore_mac_liteethmaccrc32checker_crc_ce <= 1'd1;
				subfragments_liteethmac_liteethmaccrc32checker_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if ((benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_valid & benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_ready)) begin
				benchsoc_ethcore_mac_liteethmaccrc32checker_crc_ce <= 1'd1;
				if (benchsoc_ethcore_mac_liteethmaccrc32checker_sink_sink_last) begin
					subfragments_liteethmac_liteethmaccrc32checker_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reset <= 1'd1;
			benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_reset <= 1'd1;
			subfragments_liteethmac_liteethmaccrc32checker_next_state <= 1'd1;
		end
	endcase
end
assign benchsoc_ethcore_mac_crc32_checker_sink_ready = ((~benchsoc_ethcore_mac_crc32_checker_source_valid) | benchsoc_ethcore_mac_crc32_checker_source_ready);
assign benchsoc_ethcore_mac_ps_preamble_error_o = (benchsoc_ethcore_mac_ps_preamble_error_toggle_o ^ benchsoc_ethcore_mac_ps_preamble_error_toggle_o_r);
assign benchsoc_ethcore_mac_ps_crc_error_o = (benchsoc_ethcore_mac_ps_crc_error_toggle_o ^ benchsoc_ethcore_mac_ps_crc_error_toggle_o_r);
assign benchsoc_ethcore_mac_padding_inserter_counter_done = (benchsoc_ethcore_mac_padding_inserter_counter >= 6'd59);
always @(*) begin
	benchsoc_ethcore_mac_padding_inserter_source_first <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_source_last <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_padding_inserter_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_source_payload_error <= 1'd0;
	subfragments_liteethmac_liteethmacpaddinginserter_next_state <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value <= 16'd0;
	benchsoc_ethcore_mac_padding_inserter_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce <= 1'd0;
	benchsoc_ethcore_mac_padding_inserter_source_valid <= 1'd0;
	subfragments_liteethmac_liteethmacpaddinginserter_next_state <= subfragments_liteethmac_liteethmacpaddinginserter_state;
	case (subfragments_liteethmac_liteethmacpaddinginserter_state)
		1'd1: begin
			benchsoc_ethcore_mac_padding_inserter_source_valid <= 1'd1;
			benchsoc_ethcore_mac_padding_inserter_source_last <= benchsoc_ethcore_mac_padding_inserter_counter_done;
			benchsoc_ethcore_mac_padding_inserter_source_payload_data <= 1'd0;
			if ((benchsoc_ethcore_mac_padding_inserter_source_valid & benchsoc_ethcore_mac_padding_inserter_source_ready)) begin
				benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value <= (benchsoc_ethcore_mac_padding_inserter_counter + 1'd1);
				benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
				if (benchsoc_ethcore_mac_padding_inserter_counter_done) begin
					benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value <= 1'd0;
					benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
					subfragments_liteethmac_liteethmacpaddinginserter_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_mac_padding_inserter_source_valid <= benchsoc_ethcore_mac_padding_inserter_sink_valid;
			benchsoc_ethcore_mac_padding_inserter_sink_ready <= benchsoc_ethcore_mac_padding_inserter_source_ready;
			benchsoc_ethcore_mac_padding_inserter_source_first <= benchsoc_ethcore_mac_padding_inserter_sink_first;
			benchsoc_ethcore_mac_padding_inserter_source_last <= benchsoc_ethcore_mac_padding_inserter_sink_last;
			benchsoc_ethcore_mac_padding_inserter_source_payload_data <= benchsoc_ethcore_mac_padding_inserter_sink_payload_data;
			benchsoc_ethcore_mac_padding_inserter_source_payload_last_be <= benchsoc_ethcore_mac_padding_inserter_sink_payload_last_be;
			benchsoc_ethcore_mac_padding_inserter_source_payload_error <= benchsoc_ethcore_mac_padding_inserter_sink_payload_error;
			if ((benchsoc_ethcore_mac_padding_inserter_source_valid & benchsoc_ethcore_mac_padding_inserter_source_ready)) begin
				benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value <= (benchsoc_ethcore_mac_padding_inserter_counter + 1'd1);
				benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
				if (benchsoc_ethcore_mac_padding_inserter_sink_last) begin
					if ((~benchsoc_ethcore_mac_padding_inserter_counter_done)) begin
						benchsoc_ethcore_mac_padding_inserter_source_last <= 1'd0;
						subfragments_liteethmac_liteethmacpaddinginserter_next_state <= 1'd1;
					end else begin
						benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value <= 1'd0;
						benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce <= 1'd1;
					end
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_mac_padding_checker_source_valid = benchsoc_ethcore_mac_padding_checker_sink_valid;
assign benchsoc_ethcore_mac_padding_checker_sink_ready = benchsoc_ethcore_mac_padding_checker_source_ready;
assign benchsoc_ethcore_mac_padding_checker_source_first = benchsoc_ethcore_mac_padding_checker_sink_first;
assign benchsoc_ethcore_mac_padding_checker_source_last = benchsoc_ethcore_mac_padding_checker_sink_last;
assign benchsoc_ethcore_mac_padding_checker_source_payload_data = benchsoc_ethcore_mac_padding_checker_sink_payload_data;
assign benchsoc_ethcore_mac_padding_checker_source_payload_last_be = benchsoc_ethcore_mac_padding_checker_sink_payload_last_be;
assign benchsoc_ethcore_mac_padding_checker_source_payload_error = benchsoc_ethcore_mac_padding_checker_sink_payload_error;
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_din = {benchsoc_ethcore_mac_tx_cdc_fifo_in_last, benchsoc_ethcore_mac_tx_cdc_fifo_in_first, benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_error, benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_last_be, benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_data};
assign {benchsoc_ethcore_mac_tx_cdc_fifo_out_last, benchsoc_ethcore_mac_tx_cdc_fifo_out_first, benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_error, benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_last_be, benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_data} = benchsoc_ethcore_mac_tx_cdc_asyncfifo_dout;
assign benchsoc_ethcore_mac_tx_cdc_sink_ready = benchsoc_ethcore_mac_tx_cdc_asyncfifo_writable;
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_we = benchsoc_ethcore_mac_tx_cdc_sink_valid;
assign benchsoc_ethcore_mac_tx_cdc_fifo_in_first = benchsoc_ethcore_mac_tx_cdc_sink_first;
assign benchsoc_ethcore_mac_tx_cdc_fifo_in_last = benchsoc_ethcore_mac_tx_cdc_sink_last;
assign benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_data = benchsoc_ethcore_mac_tx_cdc_sink_payload_data;
assign benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_last_be = benchsoc_ethcore_mac_tx_cdc_sink_payload_last_be;
assign benchsoc_ethcore_mac_tx_cdc_fifo_in_payload_error = benchsoc_ethcore_mac_tx_cdc_sink_payload_error;
assign benchsoc_ethcore_mac_tx_cdc_source_valid = benchsoc_ethcore_mac_tx_cdc_asyncfifo_readable;
assign benchsoc_ethcore_mac_tx_cdc_source_first = benchsoc_ethcore_mac_tx_cdc_fifo_out_first;
assign benchsoc_ethcore_mac_tx_cdc_source_last = benchsoc_ethcore_mac_tx_cdc_fifo_out_last;
assign benchsoc_ethcore_mac_tx_cdc_source_payload_data = benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_data;
assign benchsoc_ethcore_mac_tx_cdc_source_payload_last_be = benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_last_be;
assign benchsoc_ethcore_mac_tx_cdc_source_payload_error = benchsoc_ethcore_mac_tx_cdc_fifo_out_payload_error;
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_re = benchsoc_ethcore_mac_tx_cdc_source_ready;
assign benchsoc_ethcore_mac_tx_cdc_graycounter0_ce = (benchsoc_ethcore_mac_tx_cdc_asyncfifo_writable & benchsoc_ethcore_mac_tx_cdc_asyncfifo_we);
assign benchsoc_ethcore_mac_tx_cdc_graycounter1_ce = (benchsoc_ethcore_mac_tx_cdc_asyncfifo_readable & benchsoc_ethcore_mac_tx_cdc_asyncfifo_re);
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_writable = (((benchsoc_ethcore_mac_tx_cdc_graycounter0_q[6] == benchsoc_ethcore_mac_tx_cdc_consume_wdomain[6]) | (benchsoc_ethcore_mac_tx_cdc_graycounter0_q[5] == benchsoc_ethcore_mac_tx_cdc_consume_wdomain[5])) | (benchsoc_ethcore_mac_tx_cdc_graycounter0_q[4:0] != benchsoc_ethcore_mac_tx_cdc_consume_wdomain[4:0]));
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_readable = (benchsoc_ethcore_mac_tx_cdc_graycounter1_q != benchsoc_ethcore_mac_tx_cdc_produce_rdomain);
assign benchsoc_ethcore_mac_tx_cdc_wrport_adr = benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary[5:0];
assign benchsoc_ethcore_mac_tx_cdc_wrport_dat_w = benchsoc_ethcore_mac_tx_cdc_asyncfifo_din;
assign benchsoc_ethcore_mac_tx_cdc_wrport_we = benchsoc_ethcore_mac_tx_cdc_graycounter0_ce;
assign benchsoc_ethcore_mac_tx_cdc_rdport_adr = benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary[5:0];
assign benchsoc_ethcore_mac_tx_cdc_asyncfifo_dout = benchsoc_ethcore_mac_tx_cdc_rdport_dat_r;
always @(*) begin
	benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary <= 7'd0;
	if (benchsoc_ethcore_mac_tx_cdc_graycounter0_ce) begin
		benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary <= (benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary <= benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary;
	end
end
assign benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next = (benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary ^ benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary[6:1]);
always @(*) begin
	benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary <= 7'd0;
	if (benchsoc_ethcore_mac_tx_cdc_graycounter1_ce) begin
		benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary <= (benchsoc_ethcore_mac_tx_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary <= benchsoc_ethcore_mac_tx_cdc_graycounter1_q_binary;
	end
end
assign benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next = (benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary ^ benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary[6:1]);
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_din = {benchsoc_ethcore_mac_rx_cdc_fifo_in_last, benchsoc_ethcore_mac_rx_cdc_fifo_in_first, benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_error, benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_last_be, benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_data};
assign {benchsoc_ethcore_mac_rx_cdc_fifo_out_last, benchsoc_ethcore_mac_rx_cdc_fifo_out_first, benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_error, benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_last_be, benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_data} = benchsoc_ethcore_mac_rx_cdc_asyncfifo_dout;
assign benchsoc_ethcore_mac_rx_cdc_sink_ready = benchsoc_ethcore_mac_rx_cdc_asyncfifo_writable;
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_we = benchsoc_ethcore_mac_rx_cdc_sink_valid;
assign benchsoc_ethcore_mac_rx_cdc_fifo_in_first = benchsoc_ethcore_mac_rx_cdc_sink_first;
assign benchsoc_ethcore_mac_rx_cdc_fifo_in_last = benchsoc_ethcore_mac_rx_cdc_sink_last;
assign benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_data = benchsoc_ethcore_mac_rx_cdc_sink_payload_data;
assign benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_last_be = benchsoc_ethcore_mac_rx_cdc_sink_payload_last_be;
assign benchsoc_ethcore_mac_rx_cdc_fifo_in_payload_error = benchsoc_ethcore_mac_rx_cdc_sink_payload_error;
assign benchsoc_ethcore_mac_rx_cdc_source_valid = benchsoc_ethcore_mac_rx_cdc_asyncfifo_readable;
assign benchsoc_ethcore_mac_rx_cdc_source_first = benchsoc_ethcore_mac_rx_cdc_fifo_out_first;
assign benchsoc_ethcore_mac_rx_cdc_source_last = benchsoc_ethcore_mac_rx_cdc_fifo_out_last;
assign benchsoc_ethcore_mac_rx_cdc_source_payload_data = benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_data;
assign benchsoc_ethcore_mac_rx_cdc_source_payload_last_be = benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_last_be;
assign benchsoc_ethcore_mac_rx_cdc_source_payload_error = benchsoc_ethcore_mac_rx_cdc_fifo_out_payload_error;
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_re = benchsoc_ethcore_mac_rx_cdc_source_ready;
assign benchsoc_ethcore_mac_rx_cdc_graycounter0_ce = (benchsoc_ethcore_mac_rx_cdc_asyncfifo_writable & benchsoc_ethcore_mac_rx_cdc_asyncfifo_we);
assign benchsoc_ethcore_mac_rx_cdc_graycounter1_ce = (benchsoc_ethcore_mac_rx_cdc_asyncfifo_readable & benchsoc_ethcore_mac_rx_cdc_asyncfifo_re);
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_writable = (((benchsoc_ethcore_mac_rx_cdc_graycounter0_q[6] == benchsoc_ethcore_mac_rx_cdc_consume_wdomain[6]) | (benchsoc_ethcore_mac_rx_cdc_graycounter0_q[5] == benchsoc_ethcore_mac_rx_cdc_consume_wdomain[5])) | (benchsoc_ethcore_mac_rx_cdc_graycounter0_q[4:0] != benchsoc_ethcore_mac_rx_cdc_consume_wdomain[4:0]));
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_readable = (benchsoc_ethcore_mac_rx_cdc_graycounter1_q != benchsoc_ethcore_mac_rx_cdc_produce_rdomain);
assign benchsoc_ethcore_mac_rx_cdc_wrport_adr = benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary[5:0];
assign benchsoc_ethcore_mac_rx_cdc_wrport_dat_w = benchsoc_ethcore_mac_rx_cdc_asyncfifo_din;
assign benchsoc_ethcore_mac_rx_cdc_wrport_we = benchsoc_ethcore_mac_rx_cdc_graycounter0_ce;
assign benchsoc_ethcore_mac_rx_cdc_rdport_adr = benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary[5:0];
assign benchsoc_ethcore_mac_rx_cdc_asyncfifo_dout = benchsoc_ethcore_mac_rx_cdc_rdport_dat_r;
always @(*) begin
	benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary <= 7'd0;
	if (benchsoc_ethcore_mac_rx_cdc_graycounter0_ce) begin
		benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary <= (benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary <= benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary;
	end
end
assign benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next = (benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary ^ benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary[6:1]);
always @(*) begin
	benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary <= 7'd0;
	if (benchsoc_ethcore_mac_rx_cdc_graycounter1_ce) begin
		benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary <= (benchsoc_ethcore_mac_rx_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary <= benchsoc_ethcore_mac_rx_cdc_graycounter1_q_binary;
	end
end
assign benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next = (benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary ^ benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary[6:1]);
assign benchsoc_ethcore_mac_padding_inserter_sink_valid = benchsoc_ethcore_mac_tx_cdc_source_valid;
assign benchsoc_ethcore_mac_tx_cdc_source_ready = benchsoc_ethcore_mac_padding_inserter_sink_ready;
assign benchsoc_ethcore_mac_padding_inserter_sink_first = benchsoc_ethcore_mac_tx_cdc_source_first;
assign benchsoc_ethcore_mac_padding_inserter_sink_last = benchsoc_ethcore_mac_tx_cdc_source_last;
assign benchsoc_ethcore_mac_padding_inserter_sink_payload_data = benchsoc_ethcore_mac_tx_cdc_source_payload_data;
assign benchsoc_ethcore_mac_padding_inserter_sink_payload_last_be = benchsoc_ethcore_mac_tx_cdc_source_payload_last_be;
assign benchsoc_ethcore_mac_padding_inserter_sink_payload_error = benchsoc_ethcore_mac_tx_cdc_source_payload_error;
assign benchsoc_ethcore_mac_crc32_inserter_sink_valid = benchsoc_ethcore_mac_padding_inserter_source_valid;
assign benchsoc_ethcore_mac_padding_inserter_source_ready = benchsoc_ethcore_mac_crc32_inserter_sink_ready;
assign benchsoc_ethcore_mac_crc32_inserter_sink_first = benchsoc_ethcore_mac_padding_inserter_source_first;
assign benchsoc_ethcore_mac_crc32_inserter_sink_last = benchsoc_ethcore_mac_padding_inserter_source_last;
assign benchsoc_ethcore_mac_crc32_inserter_sink_payload_data = benchsoc_ethcore_mac_padding_inserter_source_payload_data;
assign benchsoc_ethcore_mac_crc32_inserter_sink_payload_last_be = benchsoc_ethcore_mac_padding_inserter_source_payload_last_be;
assign benchsoc_ethcore_mac_crc32_inserter_sink_payload_error = benchsoc_ethcore_mac_padding_inserter_source_payload_error;
assign benchsoc_ethcore_mac_preamble_inserter_sink_valid = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_valid;
assign benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready = benchsoc_ethcore_mac_preamble_inserter_sink_ready;
assign benchsoc_ethcore_mac_preamble_inserter_sink_first = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_first;
assign benchsoc_ethcore_mac_preamble_inserter_sink_last = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_last;
assign benchsoc_ethcore_mac_preamble_inserter_sink_payload_data = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_data;
assign benchsoc_ethcore_mac_preamble_inserter_sink_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_last_be;
assign benchsoc_ethcore_mac_preamble_inserter_sink_payload_error = benchsoc_ethcore_mac_liteethmaccrc32inserter_source_payload_error;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_valid = benchsoc_ethcore_mac_preamble_inserter_source_valid;
assign benchsoc_ethcore_mac_preamble_inserter_source_ready = benchsoc_ethcore_mac_tx_gap_inserter_sink_ready;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_first = benchsoc_ethcore_mac_preamble_inserter_source_first;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_last = benchsoc_ethcore_mac_preamble_inserter_source_last;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_data = benchsoc_ethcore_mac_preamble_inserter_source_payload_data;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_last_be = benchsoc_ethcore_mac_preamble_inserter_source_payload_last_be;
assign benchsoc_ethcore_mac_tx_gap_inserter_sink_payload_error = benchsoc_ethcore_mac_preamble_inserter_source_payload_error;
assign ethphy_sink_valid = benchsoc_ethcore_mac_tx_gap_inserter_source_valid;
assign benchsoc_ethcore_mac_tx_gap_inserter_source_ready = ethphy_sink_ready;
assign ethphy_sink_first = benchsoc_ethcore_mac_tx_gap_inserter_source_first;
assign ethphy_sink_last = benchsoc_ethcore_mac_tx_gap_inserter_source_last;
assign ethphy_sink_payload_data = benchsoc_ethcore_mac_tx_gap_inserter_source_payload_data;
assign ethphy_sink_payload_last_be = benchsoc_ethcore_mac_tx_gap_inserter_source_payload_last_be;
assign ethphy_sink_payload_error = benchsoc_ethcore_mac_tx_gap_inserter_source_payload_error;
assign benchsoc_ethcore_mac_preamble_checker_sink_valid = ethphy_source_valid;
assign ethphy_source_ready = benchsoc_ethcore_mac_preamble_checker_sink_ready;
assign benchsoc_ethcore_mac_preamble_checker_sink_first = ethphy_source_first;
assign benchsoc_ethcore_mac_preamble_checker_sink_last = ethphy_source_last;
assign benchsoc_ethcore_mac_preamble_checker_sink_payload_data = ethphy_source_payload_data;
assign benchsoc_ethcore_mac_preamble_checker_sink_payload_last_be = ethphy_source_payload_last_be;
assign benchsoc_ethcore_mac_preamble_checker_sink_payload_error = ethphy_source_payload_error;
assign benchsoc_ethcore_mac_crc32_checker_sink_valid = benchsoc_ethcore_mac_preamble_checker_source_valid;
assign benchsoc_ethcore_mac_preamble_checker_source_ready = benchsoc_ethcore_mac_crc32_checker_sink_ready;
assign benchsoc_ethcore_mac_crc32_checker_sink_first = benchsoc_ethcore_mac_preamble_checker_source_first;
assign benchsoc_ethcore_mac_crc32_checker_sink_last = benchsoc_ethcore_mac_preamble_checker_source_last;
assign benchsoc_ethcore_mac_crc32_checker_sink_payload_data = benchsoc_ethcore_mac_preamble_checker_source_payload_data;
assign benchsoc_ethcore_mac_crc32_checker_sink_payload_last_be = benchsoc_ethcore_mac_preamble_checker_source_payload_last_be;
assign benchsoc_ethcore_mac_crc32_checker_sink_payload_error = benchsoc_ethcore_mac_preamble_checker_source_payload_error;
assign benchsoc_ethcore_mac_padding_checker_sink_valid = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_valid;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_ready = benchsoc_ethcore_mac_padding_checker_sink_ready;
assign benchsoc_ethcore_mac_padding_checker_sink_first = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_first;
assign benchsoc_ethcore_mac_padding_checker_sink_last = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_last;
assign benchsoc_ethcore_mac_padding_checker_sink_payload_data = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_data;
assign benchsoc_ethcore_mac_padding_checker_sink_payload_last_be = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_last_be;
assign benchsoc_ethcore_mac_padding_checker_sink_payload_error = benchsoc_ethcore_mac_liteethmaccrc32checker_source_source_payload_error;
assign benchsoc_ethcore_mac_rx_cdc_sink_valid = benchsoc_ethcore_mac_padding_checker_source_valid;
assign benchsoc_ethcore_mac_padding_checker_source_ready = benchsoc_ethcore_mac_rx_cdc_sink_ready;
assign benchsoc_ethcore_mac_rx_cdc_sink_first = benchsoc_ethcore_mac_padding_checker_source_first;
assign benchsoc_ethcore_mac_rx_cdc_sink_last = benchsoc_ethcore_mac_padding_checker_source_last;
assign benchsoc_ethcore_mac_rx_cdc_sink_payload_data = benchsoc_ethcore_mac_padding_checker_source_payload_data;
assign benchsoc_ethcore_mac_rx_cdc_sink_payload_last_be = benchsoc_ethcore_mac_padding_checker_source_payload_last_be;
assign benchsoc_ethcore_mac_rx_cdc_sink_payload_error = benchsoc_ethcore_mac_padding_checker_source_payload_error;
always @(*) begin
	subfragments_liteethmac_sel0 <= 2'd0;
	case (benchsoc_ethcore_mac_crossbar_sink_payload_ethernet_type)
		12'd2048: begin
			subfragments_liteethmac_sel0 <= 2'd2;
		end
		12'd2054: begin
			subfragments_liteethmac_sel0 <= 1'd1;
		end
		default: begin
			subfragments_liteethmac_sel0 <= 1'd0;
		end
	endcase
end
always @(*) begin
	subfragments_liteethmac_request <= 2'd0;
	subfragments_liteethmac_request[0] <= subfragments_liteethmac_status0_ongoing0;
	subfragments_liteethmac_request[1] <= subfragments_liteethmac_status1_ongoing0;
end
always @(*) begin
	benchsoc_ethcore_mac_crossbar_source_last <= 1'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_ethernet_type <= 16'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_sender_mac <= 48'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_target_mac <= 48'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_mac_crossbar_source_payload_error <= 1'd0;
	benchsoc_ethcore_arp_mac_port_sink_ready <= 1'd0;
	benchsoc_ethcore_ip_mac_port_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_crossbar_source_valid <= 1'd0;
	benchsoc_ethcore_mac_crossbar_source_first <= 1'd0;
	case (subfragments_liteethmac_grant)
		1'd0: begin
			benchsoc_ethcore_mac_crossbar_source_valid <= benchsoc_ethcore_arp_mac_port_sink_valid;
			benchsoc_ethcore_arp_mac_port_sink_ready <= benchsoc_ethcore_mac_crossbar_source_ready;
			benchsoc_ethcore_mac_crossbar_source_first <= benchsoc_ethcore_arp_mac_port_sink_first;
			benchsoc_ethcore_mac_crossbar_source_last <= benchsoc_ethcore_arp_mac_port_sink_last;
			benchsoc_ethcore_mac_crossbar_source_payload_ethernet_type <= benchsoc_ethcore_arp_mac_port_sink_payload_ethernet_type;
			benchsoc_ethcore_mac_crossbar_source_payload_sender_mac <= benchsoc_ethcore_arp_mac_port_sink_payload_sender_mac;
			benchsoc_ethcore_mac_crossbar_source_payload_target_mac <= benchsoc_ethcore_arp_mac_port_sink_payload_target_mac;
			benchsoc_ethcore_mac_crossbar_source_payload_data <= benchsoc_ethcore_arp_mac_port_sink_payload_data;
			benchsoc_ethcore_mac_crossbar_source_payload_last_be <= benchsoc_ethcore_arp_mac_port_sink_payload_last_be;
			benchsoc_ethcore_mac_crossbar_source_payload_error <= benchsoc_ethcore_arp_mac_port_sink_payload_error;
		end
		1'd1: begin
			benchsoc_ethcore_mac_crossbar_source_valid <= benchsoc_ethcore_ip_mac_port_sink_valid;
			benchsoc_ethcore_ip_mac_port_sink_ready <= benchsoc_ethcore_mac_crossbar_source_ready;
			benchsoc_ethcore_mac_crossbar_source_first <= benchsoc_ethcore_ip_mac_port_sink_first;
			benchsoc_ethcore_mac_crossbar_source_last <= benchsoc_ethcore_ip_mac_port_sink_last;
			benchsoc_ethcore_mac_crossbar_source_payload_ethernet_type <= benchsoc_ethcore_ip_mac_port_sink_payload_ethernet_type;
			benchsoc_ethcore_mac_crossbar_source_payload_sender_mac <= benchsoc_ethcore_ip_mac_port_sink_payload_sender_mac;
			benchsoc_ethcore_mac_crossbar_source_payload_target_mac <= benchsoc_ethcore_ip_mac_port_sink_payload_target_mac;
			benchsoc_ethcore_mac_crossbar_source_payload_data <= benchsoc_ethcore_ip_mac_port_sink_payload_data;
			benchsoc_ethcore_mac_crossbar_source_payload_last_be <= benchsoc_ethcore_ip_mac_port_sink_payload_last_be;
			benchsoc_ethcore_mac_crossbar_source_payload_error <= benchsoc_ethcore_ip_mac_port_sink_payload_error;
		end
	endcase
end
always @(*) begin
	subfragments_liteethmac_status0_last <= 1'd0;
	if (benchsoc_ethcore_arp_mac_port_sink_valid) begin
		subfragments_liteethmac_status0_last <= (benchsoc_ethcore_arp_mac_port_sink_last & benchsoc_ethcore_arp_mac_port_sink_ready);
	end
end
assign subfragments_liteethmac_status0_ongoing0 = ((benchsoc_ethcore_arp_mac_port_sink_valid | subfragments_liteethmac_status0_ongoing1) & (~subfragments_liteethmac_status0_last));
always @(*) begin
	subfragments_liteethmac_status1_last <= 1'd0;
	if (benchsoc_ethcore_ip_mac_port_sink_valid) begin
		subfragments_liteethmac_status1_last <= (benchsoc_ethcore_ip_mac_port_sink_last & benchsoc_ethcore_ip_mac_port_sink_ready);
	end
end
assign subfragments_liteethmac_status1_ongoing0 = ((benchsoc_ethcore_ip_mac_port_sink_valid | subfragments_liteethmac_status1_ongoing1) & (~subfragments_liteethmac_status1_last));
always @(*) begin
	subfragments_liteethmac_sel1 <= 2'd0;
	if (subfragments_liteethmac_first) begin
		subfragments_liteethmac_sel1 <= subfragments_liteethmac_sel0;
	end else begin
		subfragments_liteethmac_sel1 <= subfragments_liteethmac_sel_ongoing;
	end
end
always @(*) begin
	benchsoc_ethcore_arp_mac_port_source_valid <= 1'd0;
	benchsoc_ethcore_arp_mac_port_source_first <= 1'd0;
	benchsoc_ethcore_arp_mac_port_source_last <= 1'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_ethernet_type <= 16'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_sender_mac <= 48'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_target_mac <= 48'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_crossbar_sink_ready <= 1'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_arp_mac_port_source_payload_error <= 1'd0;
	benchsoc_ethcore_ip_mac_port_source_valid <= 1'd0;
	benchsoc_ethcore_ip_mac_port_source_first <= 1'd0;
	benchsoc_ethcore_ip_mac_port_source_last <= 1'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_ethernet_type <= 16'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_sender_mac <= 48'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_target_mac <= 48'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_data <= 8'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_ip_mac_port_source_payload_error <= 1'd0;
	case (subfragments_liteethmac_sel1)
		1'd1: begin
			benchsoc_ethcore_arp_mac_port_source_valid <= benchsoc_ethcore_mac_crossbar_sink_valid;
			benchsoc_ethcore_mac_crossbar_sink_ready <= benchsoc_ethcore_arp_mac_port_source_ready;
			benchsoc_ethcore_arp_mac_port_source_first <= benchsoc_ethcore_mac_crossbar_sink_first;
			benchsoc_ethcore_arp_mac_port_source_last <= benchsoc_ethcore_mac_crossbar_sink_last;
			benchsoc_ethcore_arp_mac_port_source_payload_ethernet_type <= benchsoc_ethcore_mac_crossbar_sink_payload_ethernet_type;
			benchsoc_ethcore_arp_mac_port_source_payload_sender_mac <= benchsoc_ethcore_mac_crossbar_sink_payload_sender_mac;
			benchsoc_ethcore_arp_mac_port_source_payload_target_mac <= benchsoc_ethcore_mac_crossbar_sink_payload_target_mac;
			benchsoc_ethcore_arp_mac_port_source_payload_data <= benchsoc_ethcore_mac_crossbar_sink_payload_data;
			benchsoc_ethcore_arp_mac_port_source_payload_last_be <= benchsoc_ethcore_mac_crossbar_sink_payload_last_be;
			benchsoc_ethcore_arp_mac_port_source_payload_error <= benchsoc_ethcore_mac_crossbar_sink_payload_error;
		end
		2'd2: begin
			benchsoc_ethcore_ip_mac_port_source_valid <= benchsoc_ethcore_mac_crossbar_sink_valid;
			benchsoc_ethcore_mac_crossbar_sink_ready <= benchsoc_ethcore_ip_mac_port_source_ready;
			benchsoc_ethcore_ip_mac_port_source_first <= benchsoc_ethcore_mac_crossbar_sink_first;
			benchsoc_ethcore_ip_mac_port_source_last <= benchsoc_ethcore_mac_crossbar_sink_last;
			benchsoc_ethcore_ip_mac_port_source_payload_ethernet_type <= benchsoc_ethcore_mac_crossbar_sink_payload_ethernet_type;
			benchsoc_ethcore_ip_mac_port_source_payload_sender_mac <= benchsoc_ethcore_mac_crossbar_sink_payload_sender_mac;
			benchsoc_ethcore_ip_mac_port_source_payload_target_mac <= benchsoc_ethcore_mac_crossbar_sink_payload_target_mac;
			benchsoc_ethcore_ip_mac_port_source_payload_data <= benchsoc_ethcore_mac_crossbar_sink_payload_data;
			benchsoc_ethcore_ip_mac_port_source_payload_last_be <= benchsoc_ethcore_mac_crossbar_sink_payload_last_be;
			benchsoc_ethcore_ip_mac_port_source_payload_error <= benchsoc_ethcore_mac_crossbar_sink_payload_error;
		end
		default: begin
			benchsoc_ethcore_mac_crossbar_sink_ready <= 1'd1;
		end
	endcase
end
always @(*) begin
	subfragments_liteethmac_last <= 1'd0;
	if (benchsoc_ethcore_mac_crossbar_sink_valid) begin
		subfragments_liteethmac_last <= (benchsoc_ethcore_mac_crossbar_sink_last & benchsoc_ethcore_mac_crossbar_sink_ready);
	end
end
assign subfragments_liteethmac_ongoing0 = ((benchsoc_ethcore_mac_crossbar_sink_valid | subfragments_liteethmac_ongoing1) & (~subfragments_liteethmac_last));
always @(*) begin
	benchsoc_ethcore_mac_packetizer_header <= 112'd0;
	benchsoc_ethcore_mac_packetizer_header[111:96] <= {benchsoc_ethcore_mac_packetizer_sink_payload_ethernet_type[7:0], benchsoc_ethcore_mac_packetizer_sink_payload_ethernet_type[15:8]};
	benchsoc_ethcore_mac_packetizer_header[95:48] <= {benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[7:0], benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[15:8], benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[23:16], benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[31:24], benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[39:32], benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac[47:40]};
	benchsoc_ethcore_mac_packetizer_header[47:0] <= {benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[7:0], benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[15:8], benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[23:16], benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[31:24], benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[39:32], benchsoc_ethcore_mac_packetizer_sink_payload_target_mac[47:40]};
end
assign benchsoc_ethcore_mac_packetizer_last_be = {benchsoc_ethcore_mac_packetizer_sink_payload_last_be};
assign benchsoc_ethcore_mac_packetizer_source_payload_error = benchsoc_ethcore_mac_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_mac_packetizer_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_mac_packetizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_mac_packetizer_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value1 <= 1'd0;
	benchsoc_ethcore_mac_packetizer_sr_load <= 1'd0;
	benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_mac_packetizer_sr_shift <= 1'd0;
	subfragments_liteethmac_liteethmacpacketizer_next_state <= 2'd0;
	benchsoc_ethcore_mac_packetizer_source_valid <= 1'd0;
	benchsoc_ethcore_mac_packetizer_source_last <= 1'd0;
	benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0 <= 4'd0;
	subfragments_liteethmac_liteethmacpacketizer_next_state <= subfragments_liteethmac_liteethmacpacketizer_state;
	case (subfragments_liteethmac_liteethmacpacketizer_state)
		1'd1: begin
			benchsoc_ethcore_mac_packetizer_source_valid <= 1'd1;
			benchsoc_ethcore_mac_packetizer_source_last <= 1'd0;
			benchsoc_ethcore_mac_packetizer_source_payload_data <= benchsoc_ethcore_mac_packetizer_sr[111:8];
			if ((benchsoc_ethcore_mac_packetizer_source_valid & benchsoc_ethcore_mac_packetizer_source_ready)) begin
				benchsoc_ethcore_mac_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_mac_packetizer_count == 4'd13)) begin
					benchsoc_ethcore_mac_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethmac_liteethmacpacketizer_next_state <= 2'd3;
						benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0 <= (benchsoc_ethcore_mac_packetizer_count + 1'd1);
						benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethmac_liteethmacpacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0 <= (benchsoc_ethcore_mac_packetizer_count + 1'd1);
					benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_mac_packetizer_source_valid <= benchsoc_ethcore_mac_packetizer_sink_valid;
			benchsoc_ethcore_mac_packetizer_source_last <= benchsoc_ethcore_mac_packetizer_sink_last;
			benchsoc_ethcore_mac_packetizer_source_payload_last_be <= benchsoc_ethcore_mac_packetizer_last_be;
			benchsoc_ethcore_mac_packetizer_source_payload_data <= benchsoc_ethcore_mac_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_mac_packetizer_source_valid & benchsoc_ethcore_mac_packetizer_source_ready)) begin
				benchsoc_ethcore_mac_packetizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_mac_packetizer_source_last) begin
					subfragments_liteethmac_liteethmacpacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_mac_packetizer_source_valid <= (benchsoc_ethcore_mac_packetizer_sink_valid | benchsoc_ethcore_mac_packetizer_sink_d_last);
			benchsoc_ethcore_mac_packetizer_source_last <= benchsoc_ethcore_mac_packetizer_sink_d_last;
			benchsoc_ethcore_mac_packetizer_source_payload_last_be <= benchsoc_ethcore_mac_packetizer_last_be_d;
			if (benchsoc_ethcore_mac_packetizer_fsm_from_idle) begin
				benchsoc_ethcore_mac_packetizer_source_payload_data[0] <= benchsoc_ethcore_mac_packetizer_sr[111:16];
			end else begin
				benchsoc_ethcore_mac_packetizer_source_payload_data[0] <= benchsoc_ethcore_mac_packetizer_sink_d_payload_data[7];
			end
			benchsoc_ethcore_mac_packetizer_source_payload_data[7:0] <= benchsoc_ethcore_mac_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_mac_packetizer_source_valid & benchsoc_ethcore_mac_packetizer_source_ready)) begin
				benchsoc_ethcore_mac_packetizer_sink_ready <= (~benchsoc_ethcore_mac_packetizer_source_last);
				benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value1 <= 1'd0;
				benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value_ce1 <= 1'd1;
				if (benchsoc_ethcore_mac_packetizer_source_last) begin
					subfragments_liteethmac_liteethmacpacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_mac_packetizer_sink_ready <= 1'd1;
			benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0 <= 1'd1;
			benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_mac_packetizer_sink_valid) begin
				benchsoc_ethcore_mac_packetizer_sink_ready <= 1'd0;
				benchsoc_ethcore_mac_packetizer_source_valid <= 1'd1;
				benchsoc_ethcore_mac_packetizer_source_last <= 1'd0;
				benchsoc_ethcore_mac_packetizer_source_payload_data <= benchsoc_ethcore_mac_packetizer_header[7:0];
				if ((benchsoc_ethcore_mac_packetizer_source_valid & benchsoc_ethcore_mac_packetizer_source_ready)) begin
					benchsoc_ethcore_mac_packetizer_sr_load <= 1'd1;
					benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value1 <= 1'd1;
					benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteethmac_liteethmacpacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethmac_liteethmacpacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethmac_liteethmacpacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_mac_depacketizer_header = benchsoc_ethcore_mac_depacketizer_sr;
assign benchsoc_ethcore_mac_depacketizer_source_payload_ethernet_type = {slice_proxy1[7:0], slice_proxy0[15:8]};
assign benchsoc_ethcore_mac_depacketizer_source_payload_sender_mac = {slice_proxy7[7:0], slice_proxy6[15:8], slice_proxy5[23:16], slice_proxy4[31:24], slice_proxy3[39:32], slice_proxy2[47:40]};
assign benchsoc_ethcore_mac_depacketizer_source_payload_target_mac = {slice_proxy13[7:0], slice_proxy12[15:8], slice_proxy11[23:16], slice_proxy10[31:24], slice_proxy9[39:32], slice_proxy8[47:40]};
assign benchsoc_ethcore_mac_depacketizer_source_payload_error = benchsoc_ethcore_mac_depacketizer_sink_payload_error;
assign benchsoc_ethcore_mac_depacketizer_source_payload_last_be = {benchsoc_ethcore_mac_depacketizer_sink_payload_last_be};
always @(*) begin
	benchsoc_ethcore_mac_depacketizer_sink_ready <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_sr_shift <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_sr_shift_leftover <= 1'd0;
	subfragments_liteethmac_liteethmacdepacketizer_next_state <= 2'd0;
	benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0 <= 4'd0;
	benchsoc_ethcore_mac_depacketizer_source_valid <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value1 <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_source_last <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_mac_depacketizer_source_payload_data <= 8'd0;
	subfragments_liteethmac_liteethmacdepacketizer_next_state <= subfragments_liteethmac_liteethmacdepacketizer_state;
	case (subfragments_liteethmac_liteethmacdepacketizer_state)
		1'd1: begin
			benchsoc_ethcore_mac_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_ethcore_mac_depacketizer_sink_valid) begin
				benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0 <= (benchsoc_ethcore_mac_depacketizer_count + 1'd1);
				benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0 <= 1'd1;
				benchsoc_ethcore_mac_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_mac_depacketizer_count == 4'd13)) begin
					if (1'd0) begin
						benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0 <= (benchsoc_ethcore_mac_depacketizer_count + 1'd1);
						benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0 <= 1'd1;
						subfragments_liteethmac_liteethmacdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethmac_liteethmacdepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_mac_depacketizer_source_valid <= (benchsoc_ethcore_mac_depacketizer_sink_valid | benchsoc_ethcore_mac_depacketizer_sink_d_last);
			benchsoc_ethcore_mac_depacketizer_source_last <= (benchsoc_ethcore_mac_depacketizer_sink_last | benchsoc_ethcore_mac_depacketizer_sink_d_last);
			benchsoc_ethcore_mac_depacketizer_sink_ready <= benchsoc_ethcore_mac_depacketizer_source_ready;
			benchsoc_ethcore_mac_depacketizer_source_payload_data <= benchsoc_ethcore_mac_depacketizer_sink_d_payload_data[7:0];
			benchsoc_ethcore_mac_depacketizer_source_payload_data[7] <= benchsoc_ethcore_mac_depacketizer_sink_payload_data;
			if (benchsoc_ethcore_mac_depacketizer_fsm_from_idle) begin
				benchsoc_ethcore_mac_depacketizer_source_valid <= benchsoc_ethcore_mac_depacketizer_sink_d_last;
				benchsoc_ethcore_mac_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_mac_depacketizer_sink_valid) begin
					benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value1 <= 1'd0;
					benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value_ce1 <= 1'd1;
					benchsoc_ethcore_mac_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_ethcore_mac_depacketizer_source_valid & benchsoc_ethcore_mac_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_mac_depacketizer_source_last) begin
					subfragments_liteethmac_liteethmacdepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_mac_depacketizer_source_valid <= (benchsoc_ethcore_mac_depacketizer_sink_valid | benchsoc_ethcore_mac_depacketizer_sink_d_last);
			benchsoc_ethcore_mac_depacketizer_source_last <= (benchsoc_ethcore_mac_depacketizer_sink_last | benchsoc_ethcore_mac_depacketizer_sink_d_last);
			benchsoc_ethcore_mac_depacketizer_sink_ready <= benchsoc_ethcore_mac_depacketizer_source_ready;
			benchsoc_ethcore_mac_depacketizer_source_payload_data <= benchsoc_ethcore_mac_depacketizer_sink_payload_data;
			if ((benchsoc_ethcore_mac_depacketizer_source_valid & benchsoc_ethcore_mac_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_mac_depacketizer_source_last) begin
					subfragments_liteethmac_liteethmacdepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_mac_depacketizer_sink_ready <= 1'd1;
			benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0 <= 1'd1;
			benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_mac_depacketizer_sink_valid) begin
				benchsoc_ethcore_mac_depacketizer_sr_shift <= 1'd1;
				benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value1 <= 1'd1;
				benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteethmac_liteethmacdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethmac_liteethmacdepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethmac_liteethmacdepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_arp_table_sink_valid = benchsoc_ethcore_arp_rx_source_source_valid;
assign benchsoc_ethcore_arp_rx_source_source_ready = benchsoc_ethcore_arp_table_sink_ready;
assign benchsoc_ethcore_arp_table_sink_first = benchsoc_ethcore_arp_rx_source_source_first;
assign benchsoc_ethcore_arp_table_sink_last = benchsoc_ethcore_arp_rx_source_source_last;
assign benchsoc_ethcore_arp_table_sink_payload_reply = benchsoc_ethcore_arp_rx_source_source_payload_reply;
assign benchsoc_ethcore_arp_table_sink_payload_request = benchsoc_ethcore_arp_rx_source_source_payload_request;
assign benchsoc_ethcore_arp_table_sink_payload_ip_address = benchsoc_ethcore_arp_rx_source_source_payload_ip_address;
assign benchsoc_ethcore_arp_table_sink_payload_mac_address = benchsoc_ethcore_arp_rx_source_source_payload_mac_address;
assign benchsoc_ethcore_arp_tx_sink_sink_valid = benchsoc_ethcore_arp_table_source_valid;
assign benchsoc_ethcore_arp_table_source_ready = benchsoc_ethcore_arp_tx_sink_sink_ready;
assign benchsoc_ethcore_arp_tx_sink_sink_first = benchsoc_ethcore_arp_table_source_first;
assign benchsoc_ethcore_arp_tx_sink_sink_last = benchsoc_ethcore_arp_table_source_last;
assign benchsoc_ethcore_arp_tx_sink_sink_payload_reply = benchsoc_ethcore_arp_table_source_payload_reply;
assign benchsoc_ethcore_arp_tx_sink_sink_payload_request = benchsoc_ethcore_arp_table_source_payload_request;
assign benchsoc_ethcore_arp_tx_sink_sink_payload_ip_address = benchsoc_ethcore_arp_table_source_payload_ip_address;
assign benchsoc_ethcore_arp_tx_sink_sink_payload_mac_address = benchsoc_ethcore_arp_table_source_payload_mac_address;
assign benchsoc_ethcore_arp_mac_port_sink_valid = benchsoc_ethcore_arp_tx_source_source_valid;
assign benchsoc_ethcore_arp_tx_source_source_ready = benchsoc_ethcore_arp_mac_port_sink_ready;
assign benchsoc_ethcore_arp_mac_port_sink_first = benchsoc_ethcore_arp_tx_source_source_first;
assign benchsoc_ethcore_arp_mac_port_sink_last = benchsoc_ethcore_arp_tx_source_source_last;
assign benchsoc_ethcore_arp_mac_port_sink_payload_ethernet_type = benchsoc_ethcore_arp_tx_source_source_payload_ethernet_type;
assign benchsoc_ethcore_arp_mac_port_sink_payload_sender_mac = benchsoc_ethcore_arp_tx_source_source_payload_sender_mac;
assign benchsoc_ethcore_arp_mac_port_sink_payload_target_mac = benchsoc_ethcore_arp_tx_source_source_payload_target_mac;
assign benchsoc_ethcore_arp_mac_port_sink_payload_data = benchsoc_ethcore_arp_tx_source_source_payload_data;
assign benchsoc_ethcore_arp_mac_port_sink_payload_last_be = benchsoc_ethcore_arp_tx_source_source_payload_last_be;
assign benchsoc_ethcore_arp_mac_port_sink_payload_error = benchsoc_ethcore_arp_tx_source_source_payload_error;
assign benchsoc_ethcore_arp_rx_sink_sink_valid = benchsoc_ethcore_arp_mac_port_source_valid;
assign benchsoc_ethcore_arp_mac_port_source_ready = benchsoc_ethcore_arp_rx_sink_sink_ready;
assign benchsoc_ethcore_arp_rx_sink_sink_first = benchsoc_ethcore_arp_mac_port_source_first;
assign benchsoc_ethcore_arp_rx_sink_sink_last = benchsoc_ethcore_arp_mac_port_source_last;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_ethernet_type = benchsoc_ethcore_arp_mac_port_source_payload_ethernet_type;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_sender_mac = benchsoc_ethcore_arp_mac_port_source_payload_sender_mac;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_target_mac = benchsoc_ethcore_arp_mac_port_source_payload_target_mac;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_data = benchsoc_ethcore_arp_mac_port_source_payload_data;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_last_be = benchsoc_ethcore_arp_mac_port_source_payload_last_be;
assign benchsoc_ethcore_arp_rx_sink_sink_payload_error = benchsoc_ethcore_arp_mac_port_source_payload_error;
assign benchsoc_ethcore_arp_tx_packetizer_sink_last = (benchsoc_ethcore_arp_tx_counter == 6'd45);
assign benchsoc_ethcore_arp_tx_packetizer_sink_payload_last_be = 1'd1;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_hwtype = 1'd1;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_proto = 12'd2048;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_hwsize = 3'd6;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_protosize = 3'd4;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac = 45'd18566422200320;
assign benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip = 32'd3232235570;
always @(*) begin
	benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode <= 16'd0;
	benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip <= 32'd0;
	benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac <= 48'd0;
	if (benchsoc_ethcore_arp_tx_sink_sink_payload_reply) begin
		benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode <= 2'd2;
		benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac <= benchsoc_ethcore_arp_tx_sink_sink_payload_mac_address;
		benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip <= benchsoc_ethcore_arp_tx_sink_sink_payload_ip_address;
	end else begin
		if (benchsoc_ethcore_arp_tx_sink_sink_payload_request) begin
			benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode <= 1'd1;
			benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac <= 48'd281474976710655;
			benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip <= benchsoc_ethcore_arp_tx_sink_sink_payload_ip_address;
		end
	end
end
always @(*) begin
	benchsoc_ethcore_arp_tx_packetizer_header <= 224'd0;
	benchsoc_ethcore_arp_tx_packetizer_header[39:32] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_hwsize[7:0]};
	benchsoc_ethcore_arp_tx_packetizer_header[15:0] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_hwtype[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_hwtype[15:8]};
	benchsoc_ethcore_arp_tx_packetizer_header[63:48] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode[15:8]};
	benchsoc_ethcore_arp_tx_packetizer_header[31:16] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_proto[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_proto[15:8]};
	benchsoc_ethcore_arp_tx_packetizer_header[47:40] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_protosize[7:0]};
	benchsoc_ethcore_arp_tx_packetizer_header[143:112] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip[15:8], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip[23:16], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip[31:24]};
	benchsoc_ethcore_arp_tx_packetizer_header[111:64] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[15:8], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[23:16], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[31:24], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[39:32], benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac[47:40]};
	benchsoc_ethcore_arp_tx_packetizer_header[223:192] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip[15:8], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip[23:16], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip[31:24]};
	benchsoc_ethcore_arp_tx_packetizer_header[191:144] <= {benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[7:0], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[15:8], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[23:16], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[31:24], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[39:32], benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac[47:40]};
end
assign benchsoc_ethcore_arp_tx_packetizer_last_be = {benchsoc_ethcore_arp_tx_packetizer_sink_payload_last_be};
assign benchsoc_ethcore_arp_tx_packetizer_source_payload_error = benchsoc_ethcore_arp_tx_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value1 <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_sr_load <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_sr_shift <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_source_valid <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_sink_ready <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0 <= 5'd0;
	benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_source_last <= 1'd0;
	subfragments_liteetharptx_liteetharppacketizer_next_state <= 2'd0;
	subfragments_liteetharptx_liteetharppacketizer_next_state <= subfragments_liteetharptx_liteetharppacketizer_state;
	case (subfragments_liteetharptx_liteetharppacketizer_state)
		1'd1: begin
			benchsoc_ethcore_arp_tx_packetizer_source_valid <= 1'd1;
			benchsoc_ethcore_arp_tx_packetizer_source_last <= 1'd0;
			benchsoc_ethcore_arp_tx_packetizer_source_payload_data <= benchsoc_ethcore_arp_tx_packetizer_sr[223:8];
			if ((benchsoc_ethcore_arp_tx_packetizer_source_valid & benchsoc_ethcore_arp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_arp_tx_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_arp_tx_packetizer_count == 5'd27)) begin
					benchsoc_ethcore_arp_tx_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteetharptx_liteetharppacketizer_next_state <= 2'd3;
						benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0 <= (benchsoc_ethcore_arp_tx_packetizer_count + 1'd1);
						benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteetharptx_liteetharppacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0 <= (benchsoc_ethcore_arp_tx_packetizer_count + 1'd1);
					benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_arp_tx_packetizer_source_valid <= benchsoc_ethcore_arp_tx_packetizer_sink_valid;
			benchsoc_ethcore_arp_tx_packetizer_source_last <= benchsoc_ethcore_arp_tx_packetizer_sink_last;
			benchsoc_ethcore_arp_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_arp_tx_packetizer_last_be;
			benchsoc_ethcore_arp_tx_packetizer_source_payload_data <= benchsoc_ethcore_arp_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_arp_tx_packetizer_source_valid & benchsoc_ethcore_arp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_arp_tx_packetizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_arp_tx_packetizer_source_last) begin
					subfragments_liteetharptx_liteetharppacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_arp_tx_packetizer_source_valid <= (benchsoc_ethcore_arp_tx_packetizer_sink_valid | benchsoc_ethcore_arp_tx_packetizer_sink_d_last);
			benchsoc_ethcore_arp_tx_packetizer_source_last <= benchsoc_ethcore_arp_tx_packetizer_sink_d_last;
			benchsoc_ethcore_arp_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_arp_tx_packetizer_last_be_d;
			if (benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle) begin
				benchsoc_ethcore_arp_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_arp_tx_packetizer_sr[223:16];
			end else begin
				benchsoc_ethcore_arp_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_data[7];
			end
			benchsoc_ethcore_arp_tx_packetizer_source_payload_data[7:0] <= benchsoc_ethcore_arp_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_arp_tx_packetizer_source_valid & benchsoc_ethcore_arp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_arp_tx_packetizer_sink_ready <= (~benchsoc_ethcore_arp_tx_packetizer_source_last);
				benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value1 <= 1'd0;
				benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value_ce1 <= 1'd1;
				if (benchsoc_ethcore_arp_tx_packetizer_source_last) begin
					subfragments_liteetharptx_liteetharppacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_arp_tx_packetizer_sink_ready <= 1'd1;
			benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0 <= 1'd1;
			benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_arp_tx_packetizer_sink_valid) begin
				benchsoc_ethcore_arp_tx_packetizer_sink_ready <= 1'd0;
				benchsoc_ethcore_arp_tx_packetizer_source_valid <= 1'd1;
				benchsoc_ethcore_arp_tx_packetizer_source_last <= 1'd0;
				benchsoc_ethcore_arp_tx_packetizer_source_payload_data <= benchsoc_ethcore_arp_tx_packetizer_header[7:0];
				if ((benchsoc_ethcore_arp_tx_packetizer_source_valid & benchsoc_ethcore_arp_tx_packetizer_source_ready)) begin
					benchsoc_ethcore_arp_tx_packetizer_sr_load <= 1'd1;
					benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value1 <= 1'd1;
					benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteetharptx_liteetharppacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteetharptx_liteetharppacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteetharptx_liteetharppacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_arp_tx_source_source_valid <= 1'd0;
	benchsoc_ethcore_arp_tx_source_source_first <= 1'd0;
	benchsoc_ethcore_arp_tx_source_source_last <= 1'd0;
	subfragments_liteetharptx_fsm_next_state <= 1'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_ethernet_type <= 16'd0;
	benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value <= 6'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_sender_mac <= 48'd0;
	benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value_ce <= 1'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_target_mac <= 48'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_data <= 8'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_arp_tx_sink_sink_ready <= 1'd0;
	benchsoc_ethcore_arp_tx_source_source_payload_error <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_sink_valid <= 1'd0;
	benchsoc_ethcore_arp_tx_packetizer_source_ready <= 1'd0;
	subfragments_liteetharptx_fsm_next_state <= subfragments_liteetharptx_fsm_state;
	case (subfragments_liteetharptx_fsm_state)
		1'd1: begin
			benchsoc_ethcore_arp_tx_packetizer_sink_valid <= 1'd1;
			benchsoc_ethcore_arp_tx_source_source_valid <= benchsoc_ethcore_arp_tx_packetizer_source_valid;
			benchsoc_ethcore_arp_tx_packetizer_source_ready <= benchsoc_ethcore_arp_tx_source_source_ready;
			benchsoc_ethcore_arp_tx_source_source_first <= benchsoc_ethcore_arp_tx_packetizer_source_first;
			benchsoc_ethcore_arp_tx_source_source_last <= benchsoc_ethcore_arp_tx_packetizer_source_last;
			benchsoc_ethcore_arp_tx_source_source_payload_ethernet_type <= benchsoc_ethcore_arp_tx_packetizer_source_payload_ethernet_type;
			benchsoc_ethcore_arp_tx_source_source_payload_sender_mac <= benchsoc_ethcore_arp_tx_packetizer_source_payload_sender_mac;
			benchsoc_ethcore_arp_tx_source_source_payload_target_mac <= benchsoc_ethcore_arp_tx_packetizer_source_payload_target_mac;
			benchsoc_ethcore_arp_tx_source_source_payload_data <= benchsoc_ethcore_arp_tx_packetizer_source_payload_data;
			benchsoc_ethcore_arp_tx_source_source_payload_last_be <= benchsoc_ethcore_arp_tx_packetizer_source_payload_last_be;
			benchsoc_ethcore_arp_tx_source_source_payload_error <= benchsoc_ethcore_arp_tx_packetizer_source_payload_error;
			benchsoc_ethcore_arp_tx_source_source_payload_target_mac <= benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac;
			benchsoc_ethcore_arp_tx_source_source_payload_sender_mac <= 45'd18566422200320;
			benchsoc_ethcore_arp_tx_source_source_payload_ethernet_type <= 12'd2054;
			if ((benchsoc_ethcore_arp_tx_source_source_valid & benchsoc_ethcore_arp_tx_source_source_ready)) begin
				benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value <= (benchsoc_ethcore_arp_tx_counter + 1'd1);
				benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value_ce <= 1'd1;
				if (benchsoc_ethcore_arp_tx_source_source_last) begin
					benchsoc_ethcore_arp_tx_sink_sink_ready <= 1'd1;
					subfragments_liteetharptx_fsm_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_arp_tx_sink_sink_ready <= 1'd1;
			benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value <= 1'd0;
			benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value_ce <= 1'd1;
			if (benchsoc_ethcore_arp_tx_sink_sink_valid) begin
				benchsoc_ethcore_arp_tx_sink_sink_ready <= 1'd0;
				subfragments_liteetharptx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_arp_rx_depacketizer_sink_valid = benchsoc_ethcore_arp_rx_sink_sink_valid;
assign benchsoc_ethcore_arp_rx_sink_sink_ready = benchsoc_ethcore_arp_rx_depacketizer_sink_ready;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_first = benchsoc_ethcore_arp_rx_sink_sink_first;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_last = benchsoc_ethcore_arp_rx_sink_sink_last;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_ethernet_type = benchsoc_ethcore_arp_rx_sink_sink_payload_ethernet_type;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_sender_mac = benchsoc_ethcore_arp_rx_sink_sink_payload_sender_mac;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_target_mac = benchsoc_ethcore_arp_rx_sink_sink_payload_target_mac;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data = benchsoc_ethcore_arp_rx_sink_sink_payload_data;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_last_be = benchsoc_ethcore_arp_rx_sink_sink_payload_last_be;
assign benchsoc_ethcore_arp_rx_depacketizer_sink_payload_error = benchsoc_ethcore_arp_rx_sink_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_arp_rx_reply <= 1'd0;
	benchsoc_ethcore_arp_rx_request <= 1'd0;
	case (benchsoc_ethcore_arp_rx_depacketizer_source_param_opcode)
		1'd1: begin
			benchsoc_ethcore_arp_rx_request <= 1'd1;
		end
		2'd2: begin
			benchsoc_ethcore_arp_rx_reply <= 1'd1;
		end
		default: begin
		end
	endcase
end
assign benchsoc_ethcore_arp_rx_source_source_payload_ip_address = benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_ip;
assign benchsoc_ethcore_arp_rx_source_source_payload_mac_address = benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_mac;
assign benchsoc_ethcore_arp_rx_depacketizer_header = benchsoc_ethcore_arp_rx_depacketizer_sr;
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_hwsize = {slice_proxy14[7:0]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_hwtype = {slice_proxy16[7:0], slice_proxy15[15:8]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_opcode = {slice_proxy18[7:0], slice_proxy17[15:8]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_proto = {slice_proxy20[7:0], slice_proxy19[15:8]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_protosize = {slice_proxy21[7:0]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_ip = {slice_proxy25[7:0], slice_proxy24[15:8], slice_proxy23[23:16], slice_proxy22[31:24]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_sender_mac = {slice_proxy31[7:0], slice_proxy30[15:8], slice_proxy29[23:16], slice_proxy28[31:24], slice_proxy27[39:32], slice_proxy26[47:40]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_target_ip = {slice_proxy35[7:0], slice_proxy34[15:8], slice_proxy33[23:16], slice_proxy32[31:24]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_param_target_mac = {slice_proxy41[7:0], slice_proxy40[15:8], slice_proxy39[23:16], slice_proxy38[31:24], slice_proxy37[39:32], slice_proxy36[47:40]};
assign benchsoc_ethcore_arp_rx_depacketizer_source_payload_error = benchsoc_ethcore_arp_rx_depacketizer_sink_payload_error;
assign benchsoc_ethcore_arp_rx_depacketizer_source_payload_last_be = {benchsoc_ethcore_arp_rx_depacketizer_sink_payload_last_be};
always @(*) begin
	benchsoc_ethcore_arp_rx_depacketizer_source_last <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_sr_shift_leftover <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value1 <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_source_valid <= 1'd0;
	subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 2'd0;
	benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0 <= 5'd0;
	benchsoc_ethcore_arp_rx_depacketizer_sr_shift <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0 <= 1'd0;
	subfragments_liteetharprx_liteetharpdepacketizer_next_state <= subfragments_liteetharprx_liteetharpdepacketizer_state;
	case (subfragments_liteetharprx_liteetharpdepacketizer_state)
		1'd1: begin
			benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_ethcore_arp_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0 <= (benchsoc_ethcore_arp_rx_depacketizer_count + 1'd1);
				benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0 <= 1'd1;
				benchsoc_ethcore_arp_rx_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_arp_rx_depacketizer_count == 5'd27)) begin
					if (1'd0) begin
						benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0 <= (benchsoc_ethcore_arp_rx_depacketizer_count + 1'd1);
						benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0 <= 1'd1;
						subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_arp_rx_depacketizer_source_valid <= (benchsoc_ethcore_arp_rx_depacketizer_sink_valid | benchsoc_ethcore_arp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_arp_rx_depacketizer_source_last <= (benchsoc_ethcore_arp_rx_depacketizer_sink_last | benchsoc_ethcore_arp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= benchsoc_ethcore_arp_rx_depacketizer_source_ready;
			benchsoc_ethcore_arp_rx_depacketizer_source_payload_data <= benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_data[7:0];
			benchsoc_ethcore_arp_rx_depacketizer_source_payload_data[7] <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data;
			if (benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle) begin
				benchsoc_ethcore_arp_rx_depacketizer_source_valid <= benchsoc_ethcore_arp_rx_depacketizer_sink_d_last;
				benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_arp_rx_depacketizer_sink_valid) begin
					benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value1 <= 1'd0;
					benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value_ce1 <= 1'd1;
					benchsoc_ethcore_arp_rx_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_ethcore_arp_rx_depacketizer_source_valid & benchsoc_ethcore_arp_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_arp_rx_depacketizer_source_last) begin
					subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_arp_rx_depacketizer_source_valid <= (benchsoc_ethcore_arp_rx_depacketizer_sink_valid | benchsoc_ethcore_arp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_arp_rx_depacketizer_source_last <= (benchsoc_ethcore_arp_rx_depacketizer_sink_last | benchsoc_ethcore_arp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= benchsoc_ethcore_arp_rx_depacketizer_source_ready;
			benchsoc_ethcore_arp_rx_depacketizer_source_payload_data <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data;
			if ((benchsoc_ethcore_arp_rx_depacketizer_source_valid & benchsoc_ethcore_arp_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_arp_rx_depacketizer_source_last) begin
					subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_arp_rx_depacketizer_sink_ready <= 1'd1;
			benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0 <= 1'd1;
			benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_arp_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_arp_rx_depacketizer_sr_shift <= 1'd1;
				benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value1 <= 1'd1;
				benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteetharprx_liteetharpdepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_arp_rx_source_source_payload_request <= 1'd0;
	subfragments_liteetharprx_fsm_next_state <= 2'd0;
	benchsoc_ethcore_arp_rx_source_source_valid <= 1'd0;
	benchsoc_ethcore_arp_rx_depacketizer_source_ready <= 1'd0;
	benchsoc_ethcore_arp_rx_source_source_payload_reply <= 1'd0;
	subfragments_liteetharprx_fsm_next_state <= subfragments_liteetharprx_fsm_state;
	case (subfragments_liteetharprx_fsm_state)
		1'd1: begin
			if (benchsoc_ethcore_arp_rx_valid) begin
				benchsoc_ethcore_arp_rx_source_source_valid <= 1'd1;
				benchsoc_ethcore_arp_rx_source_source_payload_reply <= benchsoc_ethcore_arp_rx_reply;
				benchsoc_ethcore_arp_rx_source_source_payload_request <= benchsoc_ethcore_arp_rx_request;
			end
			subfragments_liteetharprx_fsm_next_state <= 2'd2;
		end
		2'd2: begin
			benchsoc_ethcore_arp_rx_depacketizer_source_ready <= 1'd1;
			if ((benchsoc_ethcore_arp_rx_depacketizer_source_valid & benchsoc_ethcore_arp_rx_depacketizer_source_last)) begin
				subfragments_liteetharprx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_arp_rx_depacketizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_arp_rx_depacketizer_source_valid) begin
				benchsoc_ethcore_arp_rx_depacketizer_source_ready <= 1'd0;
				subfragments_liteetharprx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_arp_table_request_timer_wait = (benchsoc_ethcore_arp_table_request_pending & (~benchsoc_ethcore_arp_table_request_counter_ce));
assign benchsoc_ethcore_arp_table_cached_timer_wait = (~benchsoc_ethcore_arp_table_update);
assign benchsoc_ethcore_arp_table_response_payload_mac_address = benchsoc_ethcore_arp_table_cached_mac_address;
assign benchsoc_ethcore_arp_table_request_timer_done = (benchsoc_ethcore_arp_table_request_timer_count == 1'd0);
assign benchsoc_ethcore_arp_table_cached_timer_done = (benchsoc_ethcore_arp_table_cached_timer_count == 1'd0);
always @(*) begin
	benchsoc_ethcore_arp_table_source_payload_ip_address <= 32'd0;
	benchsoc_ethcore_arp_table_source_payload_mac_address <= 48'd0;
	benchsoc_ethcore_arp_table_request_ip_address_reset <= 1'd0;
	benchsoc_ethcore_arp_table_request_ready <= 1'd0;
	benchsoc_ethcore_arp_table_request_ip_address_update <= 1'd0;
	benchsoc_ethcore_arp_table_request_pending_clr <= 1'd0;
	benchsoc_ethcore_arp_table_response_valid <= 1'd0;
	benchsoc_ethcore_arp_table_source_valid <= 1'd0;
	subfragments_next_state <= 3'd0;
	benchsoc_ethcore_arp_table_request_counter_reset <= 1'd0;
	benchsoc_ethcore_arp_table_request_pending_set <= 1'd0;
	benchsoc_ethcore_arp_table_request_counter_ce <= 1'd0;
	benchsoc_ethcore_arp_table_response_payload_failed <= 1'd0;
	benchsoc_ethcore_arp_table_source_payload_reply <= 1'd0;
	benchsoc_ethcore_arp_table_source_payload_request <= 1'd0;
	benchsoc_ethcore_arp_table_update <= 1'd0;
	if ((benchsoc_ethcore_arp_table_request_counter == 3'd7)) begin
		benchsoc_ethcore_arp_table_response_payload_failed <= 1'd1;
		benchsoc_ethcore_arp_table_request_counter_reset <= 1'd1;
		benchsoc_ethcore_arp_table_request_pending_clr <= 1'd1;
	end
	subfragments_next_state <= subfragments_state;
	case (subfragments_state)
		1'd1: begin
			benchsoc_ethcore_arp_table_source_valid <= 1'd1;
			benchsoc_ethcore_arp_table_source_payload_reply <= 1'd1;
			benchsoc_ethcore_arp_table_source_payload_ip_address <= benchsoc_ethcore_arp_table_sink_payload_ip_address;
			benchsoc_ethcore_arp_table_source_payload_mac_address <= benchsoc_ethcore_arp_table_sink_payload_mac_address;
			if (benchsoc_ethcore_arp_table_source_ready) begin
				subfragments_next_state <= 1'd0;
			end
		end
		2'd2: begin
			benchsoc_ethcore_arp_table_request_pending_clr <= 1'd1;
			benchsoc_ethcore_arp_table_update <= 1'd1;
			subfragments_next_state <= 2'd3;
		end
		2'd3: begin
			if (benchsoc_ethcore_arp_table_cached_valid) begin
				if ((benchsoc_ethcore_arp_table_request_ip_address == benchsoc_ethcore_arp_table_cached_ip_address)) begin
					benchsoc_ethcore_arp_table_request_ip_address_reset <= 1'd1;
					subfragments_next_state <= 3'd5;
				end else begin
					if ((benchsoc_ethcore_arp_table_request_payload_ip_address == benchsoc_ethcore_arp_table_cached_ip_address)) begin
						benchsoc_ethcore_arp_table_request_ready <= benchsoc_ethcore_arp_table_request_valid;
						subfragments_next_state <= 3'd5;
					end else begin
						benchsoc_ethcore_arp_table_request_ip_address_update <= benchsoc_ethcore_arp_table_request_valid;
						subfragments_next_state <= 3'd4;
					end
				end
			end else begin
				benchsoc_ethcore_arp_table_request_ip_address_update <= benchsoc_ethcore_arp_table_request_valid;
				subfragments_next_state <= 3'd4;
			end
		end
		3'd4: begin
			benchsoc_ethcore_arp_table_source_valid <= 1'd1;
			benchsoc_ethcore_arp_table_source_payload_request <= 1'd1;
			benchsoc_ethcore_arp_table_source_payload_ip_address <= benchsoc_ethcore_arp_table_request_ip_address;
			if (benchsoc_ethcore_arp_table_source_ready) begin
				benchsoc_ethcore_arp_table_request_counter_reset <= benchsoc_ethcore_arp_table_request_valid;
				benchsoc_ethcore_arp_table_request_counter_ce <= 1'd1;
				benchsoc_ethcore_arp_table_request_pending_set <= 1'd1;
				benchsoc_ethcore_arp_table_request_ready <= 1'd1;
				subfragments_next_state <= 1'd0;
			end
		end
		3'd5: begin
			benchsoc_ethcore_arp_table_response_valid <= 1'd1;
			if (benchsoc_ethcore_arp_table_response_ready) begin
				subfragments_next_state <= 1'd0;
			end
		end
		default: begin
			if ((benchsoc_ethcore_arp_table_sink_valid & benchsoc_ethcore_arp_table_sink_payload_request)) begin
				subfragments_next_state <= 1'd1;
			end else begin
				if (((benchsoc_ethcore_arp_table_sink_valid & benchsoc_ethcore_arp_table_sink_payload_reply) & benchsoc_ethcore_arp_table_request_pending)) begin
					subfragments_next_state <= 2'd2;
				end else begin
					if ((benchsoc_ethcore_arp_table_request_counter == 3'd7)) begin
						subfragments_next_state <= 3'd5;
					end else begin
						if ((benchsoc_ethcore_arp_table_request_valid | (benchsoc_ethcore_arp_table_request_pending & benchsoc_ethcore_arp_table_request_timer_done))) begin
							subfragments_next_state <= 2'd3;
						end
					end
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_ip_mac_port_sink_valid = benchsoc_ethcore_ip_tx_source_source_valid;
assign benchsoc_ethcore_ip_tx_source_source_ready = benchsoc_ethcore_ip_mac_port_sink_ready;
assign benchsoc_ethcore_ip_mac_port_sink_first = benchsoc_ethcore_ip_tx_source_source_first;
assign benchsoc_ethcore_ip_mac_port_sink_last = benchsoc_ethcore_ip_tx_source_source_last;
assign benchsoc_ethcore_ip_mac_port_sink_payload_ethernet_type = benchsoc_ethcore_ip_tx_source_source_payload_ethernet_type;
assign benchsoc_ethcore_ip_mac_port_sink_payload_sender_mac = benchsoc_ethcore_ip_tx_source_source_payload_sender_mac;
assign benchsoc_ethcore_ip_mac_port_sink_payload_target_mac = benchsoc_ethcore_ip_tx_source_source_payload_target_mac;
assign benchsoc_ethcore_ip_mac_port_sink_payload_data = benchsoc_ethcore_ip_tx_source_source_payload_data;
assign benchsoc_ethcore_ip_mac_port_sink_payload_last_be = benchsoc_ethcore_ip_tx_source_source_payload_last_be;
assign benchsoc_ethcore_ip_mac_port_sink_payload_error = benchsoc_ethcore_ip_tx_source_source_payload_error;
assign benchsoc_ethcore_ip_rx_sink_sink_valid = benchsoc_ethcore_ip_mac_port_source_valid;
assign benchsoc_ethcore_ip_mac_port_source_ready = benchsoc_ethcore_ip_rx_sink_sink_ready;
assign benchsoc_ethcore_ip_rx_sink_sink_first = benchsoc_ethcore_ip_mac_port_source_first;
assign benchsoc_ethcore_ip_rx_sink_sink_last = benchsoc_ethcore_ip_mac_port_source_last;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_ethernet_type = benchsoc_ethcore_ip_mac_port_source_payload_ethernet_type;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_sender_mac = benchsoc_ethcore_ip_mac_port_source_payload_sender_mac;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_target_mac = benchsoc_ethcore_ip_mac_port_source_payload_target_mac;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_data = benchsoc_ethcore_ip_mac_port_source_payload_data;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_last_be = benchsoc_ethcore_ip_mac_port_source_payload_last_be;
assign benchsoc_ethcore_ip_rx_sink_sink_payload_error = benchsoc_ethcore_ip_mac_port_source_payload_error;
assign benchsoc_ethcore_ip_tx_sink_sink_valid = benchsoc_ethcore_ip_crossbar_source_valid;
assign benchsoc_ethcore_ip_crossbar_source_ready = benchsoc_ethcore_ip_tx_sink_sink_ready;
assign benchsoc_ethcore_ip_tx_sink_sink_first = benchsoc_ethcore_ip_crossbar_source_first;
assign benchsoc_ethcore_ip_tx_sink_sink_last = benchsoc_ethcore_ip_crossbar_source_last;
assign benchsoc_ethcore_ip_tx_sink_sink_payload_data = benchsoc_ethcore_ip_crossbar_source_payload_data;
assign benchsoc_ethcore_ip_tx_sink_sink_payload_last_be = benchsoc_ethcore_ip_crossbar_source_payload_last_be;
assign benchsoc_ethcore_ip_tx_sink_sink_payload_error = benchsoc_ethcore_ip_crossbar_source_payload_error;
assign benchsoc_ethcore_ip_tx_sink_sink_param_length = benchsoc_ethcore_ip_crossbar_source_param_length;
assign benchsoc_ethcore_ip_tx_sink_sink_param_protocol = benchsoc_ethcore_ip_crossbar_source_param_protocol;
assign benchsoc_ethcore_ip_tx_sink_sink_param_ip_address = benchsoc_ethcore_ip_crossbar_source_param_ip_address;
assign benchsoc_ethcore_ip_crossbar_sink_valid = benchsoc_ethcore_ip_rx_source_source_valid;
assign benchsoc_ethcore_ip_rx_source_source_ready = benchsoc_ethcore_ip_crossbar_sink_ready;
assign benchsoc_ethcore_ip_crossbar_sink_first = benchsoc_ethcore_ip_rx_source_source_first;
assign benchsoc_ethcore_ip_crossbar_sink_last = benchsoc_ethcore_ip_rx_source_source_last;
assign benchsoc_ethcore_ip_crossbar_sink_payload_data = benchsoc_ethcore_ip_rx_source_source_payload_data;
assign benchsoc_ethcore_ip_crossbar_sink_payload_last_be = benchsoc_ethcore_ip_rx_source_source_payload_last_be;
assign benchsoc_ethcore_ip_crossbar_sink_payload_error = benchsoc_ethcore_ip_rx_source_source_payload_error;
assign benchsoc_ethcore_ip_crossbar_sink_param_length = benchsoc_ethcore_ip_rx_source_source_param_length;
assign benchsoc_ethcore_ip_crossbar_sink_param_protocol = benchsoc_ethcore_ip_rx_source_source_param_protocol;
assign benchsoc_ethcore_ip_crossbar_sink_param_ip_address = benchsoc_ethcore_ip_rx_source_source_param_ip_address;
assign benchsoc_ethcore_ip_tx_ce = benchsoc_ethcore_ip_tx_sink_sink_valid;
assign benchsoc_ethcore_ip_tx_reset = ((benchsoc_ethcore_ip_tx_source_source_valid & benchsoc_ethcore_ip_tx_source_source_last) & benchsoc_ethcore_ip_tx_source_source_ready);
assign benchsoc_ethcore_ip_tx_packetizer_sink_valid = (benchsoc_ethcore_ip_tx_sink_sink_valid & benchsoc_ethcore_ip_tx_liteethipv4checksum_done);
assign benchsoc_ethcore_ip_tx_packetizer_sink_last = benchsoc_ethcore_ip_tx_sink_sink_last;
assign benchsoc_ethcore_ip_tx_packetizer_sink_payload_last_be = benchsoc_ethcore_ip_tx_sink_sink_payload_last_be;
assign benchsoc_ethcore_ip_tx_sink_sink_ready = (benchsoc_ethcore_ip_tx_packetizer_sink_ready & benchsoc_ethcore_ip_tx_liteethipv4checksum_done);
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip = benchsoc_ethcore_ip_tx_sink_sink_param_ip_address;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_protocol = benchsoc_ethcore_ip_tx_sink_sink_param_protocol;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_total_length = (5'd20 + benchsoc_ethcore_ip_tx_sink_sink_param_length);
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_version = 3'd4;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_ihl = 3'd5;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_identification = 1'd0;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_ttl = 8'd128;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip = 32'd3232235570;
assign benchsoc_ethcore_ip_tx_packetizer_sink_payload_data = benchsoc_ethcore_ip_tx_sink_sink_payload_data;
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_header = benchsoc_ethcore_ip_tx_packetizer_header;
assign benchsoc_ethcore_ip_tx_packetizer_sink_param_checksum = benchsoc_ethcore_ip_tx_liteethipv4checksum_value;
assign benchsoc_ethcore_arp_table_request_payload_ip_address = benchsoc_ethcore_ip_tx_sink_sink_param_ip_address;
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next0 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[15:0]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next1 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next0 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[31:16]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next2 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next1 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[47:32]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next3 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next2 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[63:48]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next4 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next3 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[79:64]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next5 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next4 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[111:96]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next6 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next5 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[127:112]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next7 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next6 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[143:128]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next8 = (benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next7 + benchsoc_ethcore_ip_tx_liteethipv4checksum_header[159:144]);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_value = (~{benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next8[7:0], benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next8[15:8]});
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_counter_ce = (~benchsoc_ethcore_ip_tx_liteethipv4checksum_done);
assign benchsoc_ethcore_ip_tx_liteethipv4checksum_done = (benchsoc_ethcore_ip_tx_liteethipv4checksum_counter == 4'd9);
always @(*) begin
	benchsoc_ethcore_ip_tx_packetizer_header <= 160'd0;
	benchsoc_ethcore_ip_tx_packetizer_header[95:80] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_checksum[7:0], benchsoc_ethcore_ip_tx_packetizer_sink_param_checksum[15:8]};
	benchsoc_ethcore_ip_tx_packetizer_header[47:32] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_identification[7:0], benchsoc_ethcore_ip_tx_packetizer_sink_param_identification[15:8]};
	benchsoc_ethcore_ip_tx_packetizer_header[3:0] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_ihl[3:0]};
	benchsoc_ethcore_ip_tx_packetizer_header[79:72] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_protocol[7:0]};
	benchsoc_ethcore_ip_tx_packetizer_header[127:96] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip[7:0], benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip[15:8], benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip[23:16], benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip[31:24]};
	benchsoc_ethcore_ip_tx_packetizer_header[159:128] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip[7:0], benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip[15:8], benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip[23:16], benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip[31:24]};
	benchsoc_ethcore_ip_tx_packetizer_header[31:16] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_total_length[7:0], benchsoc_ethcore_ip_tx_packetizer_sink_param_total_length[15:8]};
	benchsoc_ethcore_ip_tx_packetizer_header[71:64] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_ttl[7:0]};
	benchsoc_ethcore_ip_tx_packetizer_header[7:4] <= {benchsoc_ethcore_ip_tx_packetizer_sink_param_version[3:0]};
end
assign benchsoc_ethcore_ip_tx_packetizer_last_be = {benchsoc_ethcore_ip_tx_packetizer_sink_payload_last_be};
assign benchsoc_ethcore_ip_tx_packetizer_source_payload_error = benchsoc_ethcore_ip_tx_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_ip_tx_packetizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_sr_load <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_sr_shift <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_source_valid <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_sink_ready <= 1'd0;
	subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 2'd0;
	benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0 <= 5'd0;
	benchsoc_ethcore_ip_tx_packetizer_source_last <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value1 <= 1'd0;
	subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= subfragments_liteethip_liteethiptx_liteethipv4packetizer_state;
	case (subfragments_liteethip_liteethiptx_liteethipv4packetizer_state)
		1'd1: begin
			benchsoc_ethcore_ip_tx_packetizer_source_valid <= 1'd1;
			benchsoc_ethcore_ip_tx_packetizer_source_last <= 1'd0;
			benchsoc_ethcore_ip_tx_packetizer_source_payload_data <= benchsoc_ethcore_ip_tx_packetizer_sr[159:8];
			if ((benchsoc_ethcore_ip_tx_packetizer_source_valid & benchsoc_ethcore_ip_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_ip_tx_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_ip_tx_packetizer_count == 5'd19)) begin
					benchsoc_ethcore_ip_tx_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 2'd3;
						benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0 <= (benchsoc_ethcore_ip_tx_packetizer_count + 1'd1);
						benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0 <= (benchsoc_ethcore_ip_tx_packetizer_count + 1'd1);
					benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_ip_tx_packetizer_source_valid <= benchsoc_ethcore_ip_tx_packetizer_sink_valid;
			benchsoc_ethcore_ip_tx_packetizer_source_last <= benchsoc_ethcore_ip_tx_packetizer_sink_last;
			benchsoc_ethcore_ip_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_ip_tx_packetizer_last_be;
			benchsoc_ethcore_ip_tx_packetizer_source_payload_data <= benchsoc_ethcore_ip_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_ip_tx_packetizer_source_valid & benchsoc_ethcore_ip_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_ip_tx_packetizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_ip_tx_packetizer_source_last) begin
					subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_ip_tx_packetizer_source_valid <= (benchsoc_ethcore_ip_tx_packetizer_sink_valid | benchsoc_ethcore_ip_tx_packetizer_sink_d_last);
			benchsoc_ethcore_ip_tx_packetizer_source_last <= benchsoc_ethcore_ip_tx_packetizer_sink_d_last;
			benchsoc_ethcore_ip_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_ip_tx_packetizer_last_be_d;
			if (benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle) begin
				benchsoc_ethcore_ip_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_ip_tx_packetizer_sr[159:16];
			end else begin
				benchsoc_ethcore_ip_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_data[7];
			end
			benchsoc_ethcore_ip_tx_packetizer_source_payload_data[7:0] <= benchsoc_ethcore_ip_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_ip_tx_packetizer_source_valid & benchsoc_ethcore_ip_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_ip_tx_packetizer_sink_ready <= (~benchsoc_ethcore_ip_tx_packetizer_source_last);
				benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value1 <= 1'd0;
				benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value_ce1 <= 1'd1;
				if (benchsoc_ethcore_ip_tx_packetizer_source_last) begin
					subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_ip_tx_packetizer_sink_ready <= 1'd1;
			benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0 <= 1'd1;
			benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_ip_tx_packetizer_sink_valid) begin
				benchsoc_ethcore_ip_tx_packetizer_sink_ready <= 1'd0;
				benchsoc_ethcore_ip_tx_packetizer_source_valid <= 1'd1;
				benchsoc_ethcore_ip_tx_packetizer_source_last <= 1'd0;
				benchsoc_ethcore_ip_tx_packetizer_source_payload_data <= benchsoc_ethcore_ip_tx_packetizer_header[7:0];
				if ((benchsoc_ethcore_ip_tx_packetizer_source_valid & benchsoc_ethcore_ip_tx_packetizer_source_ready)) begin
					benchsoc_ethcore_ip_tx_packetizer_sr_load <= 1'd1;
					benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value1 <= 1'd1;
					benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_arp_table_request_valid <= 1'd0;
	benchsoc_ethcore_arp_table_response_ready <= 1'd0;
	subfragments_liteethip_liteethiptx_fsm_next_state <= 3'd0;
	benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value <= 48'd0;
	benchsoc_ethcore_ip_tx_source_source_valid <= 1'd0;
	benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value_ce <= 1'd0;
	benchsoc_ethcore_ip_tx_source_source_first <= 1'd0;
	benchsoc_ethcore_ip_tx_source_source_last <= 1'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_ethernet_type <= 16'd0;
	benchsoc_ethcore_ip_tx_packetizer_source_ready <= 1'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_sender_mac <= 48'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_target_mac <= 48'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_data <= 8'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_ip_tx_source_source_payload_error <= 1'd0;
	benchsoc_ethcore_ip_tx_target_unreachable <= 1'd0;
	subfragments_liteethip_liteethiptx_fsm_next_state <= subfragments_liteethip_liteethiptx_fsm_state;
	case (subfragments_liteethip_liteethiptx_fsm_state)
		1'd1: begin
			benchsoc_ethcore_arp_table_request_valid <= 1'd1;
			if ((benchsoc_ethcore_arp_table_request_valid & benchsoc_ethcore_arp_table_request_ready)) begin
				subfragments_liteethip_liteethiptx_fsm_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (benchsoc_ethcore_arp_table_response_valid) begin
				benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value <= benchsoc_ethcore_arp_table_response_payload_mac_address;
				benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value_ce <= 1'd1;
				benchsoc_ethcore_arp_table_response_ready <= 1'd1;
				if (benchsoc_ethcore_arp_table_response_payload_failed) begin
					benchsoc_ethcore_ip_tx_target_unreachable <= 1'd1;
					subfragments_liteethip_liteethiptx_fsm_next_state <= 3'd4;
				end else begin
					subfragments_liteethip_liteethiptx_fsm_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_ip_tx_source_source_valid <= benchsoc_ethcore_ip_tx_packetizer_source_valid;
			benchsoc_ethcore_ip_tx_packetizer_source_ready <= benchsoc_ethcore_ip_tx_source_source_ready;
			benchsoc_ethcore_ip_tx_source_source_first <= benchsoc_ethcore_ip_tx_packetizer_source_first;
			benchsoc_ethcore_ip_tx_source_source_last <= benchsoc_ethcore_ip_tx_packetizer_source_last;
			benchsoc_ethcore_ip_tx_source_source_payload_ethernet_type <= benchsoc_ethcore_ip_tx_packetizer_source_payload_ethernet_type;
			benchsoc_ethcore_ip_tx_source_source_payload_sender_mac <= benchsoc_ethcore_ip_tx_packetizer_source_payload_sender_mac;
			benchsoc_ethcore_ip_tx_source_source_payload_target_mac <= benchsoc_ethcore_ip_tx_packetizer_source_payload_target_mac;
			benchsoc_ethcore_ip_tx_source_source_payload_data <= benchsoc_ethcore_ip_tx_packetizer_source_payload_data;
			benchsoc_ethcore_ip_tx_source_source_payload_last_be <= benchsoc_ethcore_ip_tx_packetizer_source_payload_last_be;
			benchsoc_ethcore_ip_tx_source_source_payload_error <= benchsoc_ethcore_ip_tx_packetizer_source_payload_error;
			benchsoc_ethcore_ip_tx_source_source_payload_ethernet_type <= 12'd2048;
			benchsoc_ethcore_ip_tx_source_source_payload_target_mac <= benchsoc_ethcore_ip_tx_target_mac;
			benchsoc_ethcore_ip_tx_source_source_payload_sender_mac <= 45'd18566422200320;
			if (((benchsoc_ethcore_ip_tx_source_source_valid & benchsoc_ethcore_ip_tx_source_source_last) & benchsoc_ethcore_ip_tx_source_source_ready)) begin
				subfragments_liteethip_liteethiptx_fsm_next_state <= 1'd0;
			end
		end
		3'd4: begin
			benchsoc_ethcore_ip_tx_packetizer_source_ready <= 1'd1;
			if (((benchsoc_ethcore_ip_tx_packetizer_source_valid & benchsoc_ethcore_ip_tx_packetizer_source_last) & benchsoc_ethcore_ip_tx_packetizer_source_ready)) begin
				subfragments_liteethip_liteethiptx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_ip_tx_packetizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_ip_tx_packetizer_source_valid) begin
				benchsoc_ethcore_ip_tx_packetizer_source_ready <= 1'd0;
				if ((benchsoc_ethcore_ip_tx_sink_sink_param_ip_address[31:28] == 4'd14)) begin
					benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value <= {24'd65630, 1'd0, benchsoc_ethcore_ip_tx_sink_sink_param_ip_address[22:0]};
					benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value_ce <= 1'd1;
					subfragments_liteethip_liteethiptx_fsm_next_state <= 2'd3;
				end else begin
					subfragments_liteethip_liteethiptx_fsm_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_ip_rx_depacketizer_sink_valid = benchsoc_ethcore_ip_rx_sink_sink_valid;
assign benchsoc_ethcore_ip_rx_sink_sink_ready = benchsoc_ethcore_ip_rx_depacketizer_sink_ready;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_first = benchsoc_ethcore_ip_rx_sink_sink_first;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_last = benchsoc_ethcore_ip_rx_sink_sink_last;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_ethernet_type = benchsoc_ethcore_ip_rx_sink_sink_payload_ethernet_type;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_sender_mac = benchsoc_ethcore_ip_rx_sink_sink_payload_sender_mac;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_target_mac = benchsoc_ethcore_ip_rx_sink_sink_payload_target_mac;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data = benchsoc_ethcore_ip_rx_sink_sink_payload_data;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_last_be = benchsoc_ethcore_ip_rx_sink_sink_payload_last_be;
assign benchsoc_ethcore_ip_rx_depacketizer_sink_payload_error = benchsoc_ethcore_ip_rx_sink_sink_payload_error;
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_header = benchsoc_ethcore_ip_rx_depacketizer_header;
assign benchsoc_ethcore_ip_rx_reset = (~benchsoc_ethcore_ip_rx_depacketizer_source_valid);
assign benchsoc_ethcore_ip_rx_ce = 1'd1;
assign benchsoc_ethcore_ip_rx_source_source_last = benchsoc_ethcore_ip_rx_depacketizer_source_last;
assign benchsoc_ethcore_ip_rx_source_source_param_length = (benchsoc_ethcore_ip_rx_depacketizer_source_param_total_length - 5'd20);
assign benchsoc_ethcore_ip_rx_source_source_param_protocol = benchsoc_ethcore_ip_rx_depacketizer_source_param_protocol;
assign benchsoc_ethcore_ip_rx_source_source_param_ip_address = benchsoc_ethcore_ip_rx_depacketizer_source_param_sender_ip;
assign benchsoc_ethcore_ip_rx_source_source_payload_data = benchsoc_ethcore_ip_rx_depacketizer_source_payload_data;
assign benchsoc_ethcore_ip_rx_source_source_payload_error = benchsoc_ethcore_ip_rx_depacketizer_source_payload_error;
assign benchsoc_ethcore_ip_rx_source_source_payload_last_be = benchsoc_ethcore_ip_rx_depacketizer_source_payload_last_be;
assign benchsoc_ethcore_ip_rx_depacketizer_header = benchsoc_ethcore_ip_rx_depacketizer_sr;
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_checksum = {slice_proxy43[7:0], slice_proxy42[15:8]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_identification = {slice_proxy45[7:0], slice_proxy44[15:8]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_ihl = {slice_proxy46[3:0]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_protocol = {slice_proxy47[7:0]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_sender_ip = {slice_proxy51[7:0], slice_proxy50[15:8], slice_proxy49[23:16], slice_proxy48[31:24]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_target_ip = {slice_proxy55[7:0], slice_proxy54[15:8], slice_proxy53[23:16], slice_proxy52[31:24]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_total_length = {slice_proxy57[7:0], slice_proxy56[15:8]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_ttl = {slice_proxy58[7:0]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_param_version = {slice_proxy59[3:0]};
assign benchsoc_ethcore_ip_rx_depacketizer_source_payload_error = benchsoc_ethcore_ip_rx_depacketizer_sink_payload_error;
assign benchsoc_ethcore_ip_rx_depacketizer_source_payload_last_be = {benchsoc_ethcore_ip_rx_depacketizer_sink_payload_last_be};
always @(*) begin
	benchsoc_ethcore_ip_rx_depacketizer_source_payload_data <= 8'd0;
	subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 2'd0;
	benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0 <= 5'd0;
	benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value1 <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_sr_shift_leftover <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_source_valid <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_sr_shift <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_source_last <= 1'd0;
	subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= subfragments_liteethip_liteethiprx_liteethipv4depacketizer_state;
	case (subfragments_liteethip_liteethiprx_liteethipv4depacketizer_state)
		1'd1: begin
			benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_ethcore_ip_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0 <= (benchsoc_ethcore_ip_rx_depacketizer_count + 1'd1);
				benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0 <= 1'd1;
				benchsoc_ethcore_ip_rx_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_ip_rx_depacketizer_count == 5'd19)) begin
					if (1'd0) begin
						benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0 <= (benchsoc_ethcore_ip_rx_depacketizer_count + 1'd1);
						benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0 <= 1'd1;
						subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_ip_rx_depacketizer_source_valid <= (benchsoc_ethcore_ip_rx_depacketizer_sink_valid | benchsoc_ethcore_ip_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_ip_rx_depacketizer_source_last <= (benchsoc_ethcore_ip_rx_depacketizer_sink_last | benchsoc_ethcore_ip_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= benchsoc_ethcore_ip_rx_depacketizer_source_ready;
			benchsoc_ethcore_ip_rx_depacketizer_source_payload_data <= benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_data[7:0];
			benchsoc_ethcore_ip_rx_depacketizer_source_payload_data[7] <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data;
			if (benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle) begin
				benchsoc_ethcore_ip_rx_depacketizer_source_valid <= benchsoc_ethcore_ip_rx_depacketizer_sink_d_last;
				benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_ip_rx_depacketizer_sink_valid) begin
					benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value1 <= 1'd0;
					benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value_ce1 <= 1'd1;
					benchsoc_ethcore_ip_rx_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_ethcore_ip_rx_depacketizer_source_valid & benchsoc_ethcore_ip_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_ip_rx_depacketizer_source_last) begin
					subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_ip_rx_depacketizer_source_valid <= (benchsoc_ethcore_ip_rx_depacketizer_sink_valid | benchsoc_ethcore_ip_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_ip_rx_depacketizer_source_last <= (benchsoc_ethcore_ip_rx_depacketizer_sink_last | benchsoc_ethcore_ip_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= benchsoc_ethcore_ip_rx_depacketizer_source_ready;
			benchsoc_ethcore_ip_rx_depacketizer_source_payload_data <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data;
			if ((benchsoc_ethcore_ip_rx_depacketizer_source_valid & benchsoc_ethcore_ip_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_ip_rx_depacketizer_source_last) begin
					subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_ip_rx_depacketizer_sink_ready <= 1'd1;
			benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0 <= 1'd1;
			benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_ip_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_ip_rx_depacketizer_sr_shift <= 1'd1;
				benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value1 <= 1'd1;
				benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next0 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[15:0]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next1 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next0 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[31:16]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next2 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next1 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[47:32]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next3 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next2 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[63:48]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next4 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next3 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[79:64]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next5 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next4 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[95:80]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next6 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next5 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[111:96]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next7 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next6 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[127:112]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next8 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next7 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[143:128]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next9 = (benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next8 + benchsoc_ethcore_ip_rx_liteethipv4checksum_header[159:144]);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_value = (~{benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next9[7:0], benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next9[15:8]});
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_counter_ce = (~benchsoc_ethcore_ip_rx_liteethipv4checksum_done);
assign benchsoc_ethcore_ip_rx_liteethipv4checksum_done = (benchsoc_ethcore_ip_rx_liteethipv4checksum_counter == 4'd11);
always @(*) begin
	subfragments_liteethip_liteethiprx_fsm_next_state <= 2'd0;
	benchsoc_ethcore_ip_rx_source_source_valid <= 1'd0;
	benchsoc_ethcore_ip_rx_depacketizer_source_ready <= 1'd0;
	subfragments_liteethip_liteethiprx_fsm_next_state <= subfragments_liteethip_liteethiprx_fsm_state;
	case (subfragments_liteethip_liteethiprx_fsm_state)
		1'd1: begin
			if (benchsoc_ethcore_ip_rx_liteethipv4checksum_done) begin
				if (benchsoc_ethcore_ip_rx_valid) begin
					subfragments_liteethip_liteethiprx_fsm_next_state <= 2'd2;
				end else begin
					subfragments_liteethip_liteethiprx_fsm_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_ip_rx_source_source_valid <= benchsoc_ethcore_ip_rx_depacketizer_source_valid;
			benchsoc_ethcore_ip_rx_depacketizer_source_ready <= benchsoc_ethcore_ip_rx_source_source_ready;
			if (((benchsoc_ethcore_ip_rx_source_source_valid & benchsoc_ethcore_ip_rx_source_source_last) & benchsoc_ethcore_ip_rx_source_source_ready)) begin
				subfragments_liteethip_liteethiprx_fsm_next_state <= 1'd0;
			end
		end
		2'd3: begin
			benchsoc_ethcore_ip_rx_depacketizer_source_ready <= 1'd1;
			if (((benchsoc_ethcore_ip_rx_depacketizer_source_valid & benchsoc_ethcore_ip_rx_depacketizer_source_last) & benchsoc_ethcore_ip_rx_depacketizer_source_ready)) begin
				subfragments_liteethip_liteethiprx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_ip_rx_depacketizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_ip_rx_depacketizer_source_valid) begin
				benchsoc_ethcore_ip_rx_depacketizer_source_ready <= 1'd0;
				subfragments_liteethip_liteethiprx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	subfragments_liteethip_sel0 <= 2'd0;
	case (benchsoc_ethcore_ip_crossbar_sink_param_protocol)
		1'd1: begin
			subfragments_liteethip_sel0 <= 1'd1;
		end
		5'd17: begin
			subfragments_liteethip_sel0 <= 2'd2;
		end
		default: begin
			subfragments_liteethip_sel0 <= 1'd0;
		end
	endcase
end
always @(*) begin
	subfragments_liteethip_request <= 2'd0;
	subfragments_liteethip_request[0] <= subfragments_liteethip_status0_ongoing0;
	subfragments_liteethip_request[1] <= subfragments_liteethip_status1_ongoing0;
end
always @(*) begin
	benchsoc_ethcore_ip_crossbar_source_payload_data <= 8'd0;
	benchsoc_ethcore_icmp_sink_ready <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_payload_error <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_param_length <= 16'd0;
	benchsoc_ethcore_ip_crossbar_source_param_protocol <= 8'd0;
	benchsoc_ethcore_ip_crossbar_source_param_ip_address <= 32'd0;
	benchsoc_ethcore_ip_port_sink_ready <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_valid <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_first <= 1'd0;
	benchsoc_ethcore_ip_crossbar_source_last <= 1'd0;
	case (subfragments_liteethip_grant)
		1'd0: begin
			benchsoc_ethcore_ip_crossbar_source_valid <= benchsoc_ethcore_icmp_sink_valid;
			benchsoc_ethcore_icmp_sink_ready <= benchsoc_ethcore_ip_crossbar_source_ready;
			benchsoc_ethcore_ip_crossbar_source_first <= benchsoc_ethcore_icmp_sink_first;
			benchsoc_ethcore_ip_crossbar_source_last <= benchsoc_ethcore_icmp_sink_last;
			benchsoc_ethcore_ip_crossbar_source_payload_data <= benchsoc_ethcore_icmp_sink_payload_data;
			benchsoc_ethcore_ip_crossbar_source_payload_last_be <= benchsoc_ethcore_icmp_sink_payload_last_be;
			benchsoc_ethcore_ip_crossbar_source_payload_error <= benchsoc_ethcore_icmp_sink_payload_error;
			benchsoc_ethcore_ip_crossbar_source_param_length <= benchsoc_ethcore_icmp_sink_param_length;
			benchsoc_ethcore_ip_crossbar_source_param_protocol <= benchsoc_ethcore_icmp_sink_param_protocol;
			benchsoc_ethcore_ip_crossbar_source_param_ip_address <= benchsoc_ethcore_icmp_sink_param_ip_address;
		end
		1'd1: begin
			benchsoc_ethcore_ip_crossbar_source_valid <= benchsoc_ethcore_ip_port_sink_valid;
			benchsoc_ethcore_ip_port_sink_ready <= benchsoc_ethcore_ip_crossbar_source_ready;
			benchsoc_ethcore_ip_crossbar_source_first <= benchsoc_ethcore_ip_port_sink_first;
			benchsoc_ethcore_ip_crossbar_source_last <= benchsoc_ethcore_ip_port_sink_last;
			benchsoc_ethcore_ip_crossbar_source_payload_data <= benchsoc_ethcore_ip_port_sink_payload_data;
			benchsoc_ethcore_ip_crossbar_source_payload_last_be <= benchsoc_ethcore_ip_port_sink_payload_last_be;
			benchsoc_ethcore_ip_crossbar_source_payload_error <= benchsoc_ethcore_ip_port_sink_payload_error;
			benchsoc_ethcore_ip_crossbar_source_param_length <= benchsoc_ethcore_ip_port_sink_param_length;
			benchsoc_ethcore_ip_crossbar_source_param_protocol <= benchsoc_ethcore_ip_port_sink_param_protocol;
			benchsoc_ethcore_ip_crossbar_source_param_ip_address <= benchsoc_ethcore_ip_port_sink_param_ip_address;
		end
	endcase
end
always @(*) begin
	subfragments_liteethip_status0_last <= 1'd0;
	if (benchsoc_ethcore_icmp_sink_valid) begin
		subfragments_liteethip_status0_last <= (benchsoc_ethcore_icmp_sink_last & benchsoc_ethcore_icmp_sink_ready);
	end
end
assign subfragments_liteethip_status0_ongoing0 = ((benchsoc_ethcore_icmp_sink_valid | subfragments_liteethip_status0_ongoing1) & (~subfragments_liteethip_status0_last));
always @(*) begin
	subfragments_liteethip_status1_last <= 1'd0;
	if (benchsoc_ethcore_ip_port_sink_valid) begin
		subfragments_liteethip_status1_last <= (benchsoc_ethcore_ip_port_sink_last & benchsoc_ethcore_ip_port_sink_ready);
	end
end
assign subfragments_liteethip_status1_ongoing0 = ((benchsoc_ethcore_ip_port_sink_valid | subfragments_liteethip_status1_ongoing1) & (~subfragments_liteethip_status1_last));
always @(*) begin
	subfragments_liteethip_sel1 <= 2'd0;
	if (subfragments_liteethip_first) begin
		subfragments_liteethip_sel1 <= subfragments_liteethip_sel0;
	end else begin
		subfragments_liteethip_sel1 <= subfragments_liteethip_sel_ongoing;
	end
end
always @(*) begin
	benchsoc_ethcore_ip_crossbar_sink_ready <= 1'd0;
	benchsoc_ethcore_icmp_source_valid <= 1'd0;
	benchsoc_ethcore_icmp_source_first <= 1'd0;
	benchsoc_ethcore_icmp_source_last <= 1'd0;
	benchsoc_ethcore_icmp_source_payload_data <= 8'd0;
	benchsoc_ethcore_icmp_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_icmp_source_payload_error <= 1'd0;
	benchsoc_ethcore_icmp_source_param_length <= 16'd0;
	benchsoc_ethcore_ip_port_source_valid <= 1'd0;
	benchsoc_ethcore_icmp_source_param_protocol <= 8'd0;
	benchsoc_ethcore_icmp_source_param_ip_address <= 32'd0;
	benchsoc_ethcore_ip_port_source_first <= 1'd0;
	benchsoc_ethcore_ip_port_source_last <= 1'd0;
	benchsoc_ethcore_ip_port_source_payload_data <= 8'd0;
	benchsoc_ethcore_ip_port_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_ip_port_source_payload_error <= 1'd0;
	benchsoc_ethcore_ip_port_source_param_length <= 16'd0;
	benchsoc_ethcore_ip_port_source_param_protocol <= 8'd0;
	benchsoc_ethcore_ip_port_source_param_ip_address <= 32'd0;
	case (subfragments_liteethip_sel1)
		1'd1: begin
			benchsoc_ethcore_icmp_source_valid <= benchsoc_ethcore_ip_crossbar_sink_valid;
			benchsoc_ethcore_ip_crossbar_sink_ready <= benchsoc_ethcore_icmp_source_ready;
			benchsoc_ethcore_icmp_source_first <= benchsoc_ethcore_ip_crossbar_sink_first;
			benchsoc_ethcore_icmp_source_last <= benchsoc_ethcore_ip_crossbar_sink_last;
			benchsoc_ethcore_icmp_source_payload_data <= benchsoc_ethcore_ip_crossbar_sink_payload_data;
			benchsoc_ethcore_icmp_source_payload_last_be <= benchsoc_ethcore_ip_crossbar_sink_payload_last_be;
			benchsoc_ethcore_icmp_source_payload_error <= benchsoc_ethcore_ip_crossbar_sink_payload_error;
			benchsoc_ethcore_icmp_source_param_length <= benchsoc_ethcore_ip_crossbar_sink_param_length;
			benchsoc_ethcore_icmp_source_param_protocol <= benchsoc_ethcore_ip_crossbar_sink_param_protocol;
			benchsoc_ethcore_icmp_source_param_ip_address <= benchsoc_ethcore_ip_crossbar_sink_param_ip_address;
		end
		2'd2: begin
			benchsoc_ethcore_ip_port_source_valid <= benchsoc_ethcore_ip_crossbar_sink_valid;
			benchsoc_ethcore_ip_crossbar_sink_ready <= benchsoc_ethcore_ip_port_source_ready;
			benchsoc_ethcore_ip_port_source_first <= benchsoc_ethcore_ip_crossbar_sink_first;
			benchsoc_ethcore_ip_port_source_last <= benchsoc_ethcore_ip_crossbar_sink_last;
			benchsoc_ethcore_ip_port_source_payload_data <= benchsoc_ethcore_ip_crossbar_sink_payload_data;
			benchsoc_ethcore_ip_port_source_payload_last_be <= benchsoc_ethcore_ip_crossbar_sink_payload_last_be;
			benchsoc_ethcore_ip_port_source_payload_error <= benchsoc_ethcore_ip_crossbar_sink_payload_error;
			benchsoc_ethcore_ip_port_source_param_length <= benchsoc_ethcore_ip_crossbar_sink_param_length;
			benchsoc_ethcore_ip_port_source_param_protocol <= benchsoc_ethcore_ip_crossbar_sink_param_protocol;
			benchsoc_ethcore_ip_port_source_param_ip_address <= benchsoc_ethcore_ip_crossbar_sink_param_ip_address;
		end
		default: begin
			benchsoc_ethcore_ip_crossbar_sink_ready <= 1'd1;
		end
	endcase
end
always @(*) begin
	subfragments_liteethip_last <= 1'd0;
	if (benchsoc_ethcore_ip_crossbar_sink_valid) begin
		subfragments_liteethip_last <= (benchsoc_ethcore_ip_crossbar_sink_last & benchsoc_ethcore_ip_crossbar_sink_ready);
	end
end
assign subfragments_liteethip_ongoing0 = ((benchsoc_ethcore_ip_crossbar_sink_valid | subfragments_liteethip_ongoing1) & (~subfragments_liteethip_last));
assign benchsoc_ethcore_icmp_echo_sink_sink_valid = benchsoc_ethcore_icmp_rx_source_source_valid;
assign benchsoc_ethcore_icmp_rx_source_source_ready = benchsoc_ethcore_icmp_echo_sink_sink_ready;
assign benchsoc_ethcore_icmp_echo_sink_sink_first = benchsoc_ethcore_icmp_rx_source_source_first;
assign benchsoc_ethcore_icmp_echo_sink_sink_last = benchsoc_ethcore_icmp_rx_source_source_last;
assign benchsoc_ethcore_icmp_echo_sink_sink_payload_data = benchsoc_ethcore_icmp_rx_source_source_payload_data;
assign benchsoc_ethcore_icmp_echo_sink_sink_payload_last_be = benchsoc_ethcore_icmp_rx_source_source_payload_last_be;
assign benchsoc_ethcore_icmp_echo_sink_sink_payload_error = benchsoc_ethcore_icmp_rx_source_source_payload_error;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_checksum = benchsoc_ethcore_icmp_rx_source_source_param_checksum;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_code = benchsoc_ethcore_icmp_rx_source_source_param_code;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_msgtype = benchsoc_ethcore_icmp_rx_source_source_param_msgtype;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_quench = benchsoc_ethcore_icmp_rx_source_source_param_quench;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_ip_address = benchsoc_ethcore_icmp_rx_source_source_param_ip_address;
assign benchsoc_ethcore_icmp_echo_sink_sink_param_length = benchsoc_ethcore_icmp_rx_source_source_param_length;
assign benchsoc_ethcore_icmp_tx_sink_sink_valid = benchsoc_ethcore_icmp_echo_source_source_valid;
assign benchsoc_ethcore_icmp_echo_source_source_ready = benchsoc_ethcore_icmp_tx_sink_sink_ready;
assign benchsoc_ethcore_icmp_tx_sink_sink_first = benchsoc_ethcore_icmp_echo_source_source_first;
assign benchsoc_ethcore_icmp_tx_sink_sink_last = benchsoc_ethcore_icmp_echo_source_source_last;
assign benchsoc_ethcore_icmp_tx_sink_sink_payload_data = benchsoc_ethcore_icmp_echo_source_source_payload_data;
assign benchsoc_ethcore_icmp_tx_sink_sink_payload_last_be = benchsoc_ethcore_icmp_echo_source_source_payload_last_be;
assign benchsoc_ethcore_icmp_tx_sink_sink_payload_error = benchsoc_ethcore_icmp_echo_source_source_payload_error;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_checksum = benchsoc_ethcore_icmp_echo_source_source_param_checksum;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_code = benchsoc_ethcore_icmp_echo_source_source_param_code;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_msgtype = benchsoc_ethcore_icmp_echo_source_source_param_msgtype;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_quench = benchsoc_ethcore_icmp_echo_source_source_param_quench;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_ip_address = benchsoc_ethcore_icmp_echo_source_source_param_ip_address;
assign benchsoc_ethcore_icmp_tx_sink_sink_param_length = benchsoc_ethcore_icmp_echo_source_source_param_length;
assign benchsoc_ethcore_icmp_sink_valid = benchsoc_ethcore_icmp_tx_source_source_valid;
assign benchsoc_ethcore_icmp_tx_source_source_ready = benchsoc_ethcore_icmp_sink_ready;
assign benchsoc_ethcore_icmp_sink_first = benchsoc_ethcore_icmp_tx_source_source_first;
assign benchsoc_ethcore_icmp_sink_last = benchsoc_ethcore_icmp_tx_source_source_last;
assign benchsoc_ethcore_icmp_sink_payload_data = benchsoc_ethcore_icmp_tx_source_source_payload_data;
assign benchsoc_ethcore_icmp_sink_payload_last_be = benchsoc_ethcore_icmp_tx_source_source_payload_last_be;
assign benchsoc_ethcore_icmp_sink_payload_error = benchsoc_ethcore_icmp_tx_source_source_payload_error;
assign benchsoc_ethcore_icmp_sink_param_length = benchsoc_ethcore_icmp_tx_source_source_param_length;
assign benchsoc_ethcore_icmp_sink_param_protocol = benchsoc_ethcore_icmp_tx_source_source_param_protocol;
assign benchsoc_ethcore_icmp_sink_param_ip_address = benchsoc_ethcore_icmp_tx_source_source_param_ip_address;
assign benchsoc_ethcore_icmp_rx_sink_sink_valid = benchsoc_ethcore_icmp_source_valid;
assign benchsoc_ethcore_icmp_source_ready = benchsoc_ethcore_icmp_rx_sink_sink_ready;
assign benchsoc_ethcore_icmp_rx_sink_sink_first = benchsoc_ethcore_icmp_source_first;
assign benchsoc_ethcore_icmp_rx_sink_sink_last = benchsoc_ethcore_icmp_source_last;
assign benchsoc_ethcore_icmp_rx_sink_sink_payload_data = benchsoc_ethcore_icmp_source_payload_data;
assign benchsoc_ethcore_icmp_rx_sink_sink_payload_last_be = benchsoc_ethcore_icmp_source_payload_last_be;
assign benchsoc_ethcore_icmp_rx_sink_sink_payload_error = benchsoc_ethcore_icmp_source_payload_error;
assign benchsoc_ethcore_icmp_rx_sink_sink_param_length = benchsoc_ethcore_icmp_source_param_length;
assign benchsoc_ethcore_icmp_rx_sink_sink_param_protocol = benchsoc_ethcore_icmp_source_param_protocol;
assign benchsoc_ethcore_icmp_rx_sink_sink_param_ip_address = benchsoc_ethcore_icmp_source_param_ip_address;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_valid = benchsoc_ethcore_icmp_tx_sink_sink_valid;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_last = benchsoc_ethcore_icmp_tx_sink_sink_last;
assign benchsoc_ethcore_icmp_tx_sink_sink_ready = benchsoc_ethcore_icmp_tx_packetizer_sink_ready;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_param_msgtype = benchsoc_ethcore_icmp_tx_sink_sink_param_msgtype;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_param_code = benchsoc_ethcore_icmp_tx_sink_sink_param_code;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_param_checksum = benchsoc_ethcore_icmp_tx_sink_sink_param_checksum;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench = benchsoc_ethcore_icmp_tx_sink_sink_param_quench;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_payload_data = benchsoc_ethcore_icmp_tx_sink_sink_payload_data;
assign benchsoc_ethcore_icmp_tx_packetizer_sink_payload_last_be = benchsoc_ethcore_icmp_tx_sink_sink_payload_last_be;
always @(*) begin
	benchsoc_ethcore_icmp_tx_packetizer_header <= 64'd0;
	benchsoc_ethcore_icmp_tx_packetizer_header[31:16] <= {benchsoc_ethcore_icmp_tx_packetizer_sink_param_checksum[7:0], benchsoc_ethcore_icmp_tx_packetizer_sink_param_checksum[15:8]};
	benchsoc_ethcore_icmp_tx_packetizer_header[15:8] <= {benchsoc_ethcore_icmp_tx_packetizer_sink_param_code[7:0]};
	benchsoc_ethcore_icmp_tx_packetizer_header[7:0] <= {benchsoc_ethcore_icmp_tx_packetizer_sink_param_msgtype[7:0]};
	benchsoc_ethcore_icmp_tx_packetizer_header[63:32] <= {benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench[7:0], benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench[15:8], benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench[23:16], benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench[31:24]};
end
assign benchsoc_ethcore_icmp_tx_packetizer_last_be = {benchsoc_ethcore_icmp_tx_packetizer_sink_payload_last_be};
assign benchsoc_ethcore_icmp_tx_packetizer_source_payload_error = benchsoc_ethcore_icmp_tx_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value1 <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_source_valid <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_source_last <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_icmp_tx_packetizer_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_sink_ready <= 1'd0;
	subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 2'd0;
	benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0 <= 3'd0;
	benchsoc_ethcore_icmp_tx_packetizer_sr_load <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_sr_shift <= 1'd0;
	subfragments_liteethicmptx_liteethicmppacketizer_next_state <= subfragments_liteethicmptx_liteethicmppacketizer_state;
	case (subfragments_liteethicmptx_liteethicmppacketizer_state)
		1'd1: begin
			benchsoc_ethcore_icmp_tx_packetizer_source_valid <= 1'd1;
			benchsoc_ethcore_icmp_tx_packetizer_source_last <= 1'd0;
			benchsoc_ethcore_icmp_tx_packetizer_source_payload_data <= benchsoc_ethcore_icmp_tx_packetizer_sr[63:8];
			if ((benchsoc_ethcore_icmp_tx_packetizer_source_valid & benchsoc_ethcore_icmp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_icmp_tx_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_icmp_tx_packetizer_count == 3'd7)) begin
					benchsoc_ethcore_icmp_tx_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 2'd3;
						benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0 <= (benchsoc_ethcore_icmp_tx_packetizer_count + 1'd1);
						benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0 <= (benchsoc_ethcore_icmp_tx_packetizer_count + 1'd1);
					benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_icmp_tx_packetizer_source_valid <= benchsoc_ethcore_icmp_tx_packetizer_sink_valid;
			benchsoc_ethcore_icmp_tx_packetizer_source_last <= benchsoc_ethcore_icmp_tx_packetizer_sink_last;
			benchsoc_ethcore_icmp_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_icmp_tx_packetizer_last_be;
			benchsoc_ethcore_icmp_tx_packetizer_source_payload_data <= benchsoc_ethcore_icmp_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_icmp_tx_packetizer_source_valid & benchsoc_ethcore_icmp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_icmp_tx_packetizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_icmp_tx_packetizer_source_last) begin
					subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_icmp_tx_packetizer_source_valid <= (benchsoc_ethcore_icmp_tx_packetizer_sink_valid | benchsoc_ethcore_icmp_tx_packetizer_sink_d_last);
			benchsoc_ethcore_icmp_tx_packetizer_source_last <= benchsoc_ethcore_icmp_tx_packetizer_sink_d_last;
			benchsoc_ethcore_icmp_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_icmp_tx_packetizer_last_be_d;
			if (benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle) begin
				benchsoc_ethcore_icmp_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_icmp_tx_packetizer_sr[63:16];
			end else begin
				benchsoc_ethcore_icmp_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_data[7];
			end
			benchsoc_ethcore_icmp_tx_packetizer_source_payload_data[7:0] <= benchsoc_ethcore_icmp_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_icmp_tx_packetizer_source_valid & benchsoc_ethcore_icmp_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_icmp_tx_packetizer_sink_ready <= (~benchsoc_ethcore_icmp_tx_packetizer_source_last);
				benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value1 <= 1'd0;
				benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value_ce1 <= 1'd1;
				if (benchsoc_ethcore_icmp_tx_packetizer_source_last) begin
					subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_icmp_tx_packetizer_sink_ready <= 1'd1;
			benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0 <= 1'd1;
			benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_icmp_tx_packetizer_sink_valid) begin
				benchsoc_ethcore_icmp_tx_packetizer_sink_ready <= 1'd0;
				benchsoc_ethcore_icmp_tx_packetizer_source_valid <= 1'd1;
				benchsoc_ethcore_icmp_tx_packetizer_source_last <= 1'd0;
				benchsoc_ethcore_icmp_tx_packetizer_source_payload_data <= benchsoc_ethcore_icmp_tx_packetizer_header[7:0];
				if ((benchsoc_ethcore_icmp_tx_packetizer_source_valid & benchsoc_ethcore_icmp_tx_packetizer_source_ready)) begin
					benchsoc_ethcore_icmp_tx_packetizer_sr_load <= 1'd1;
					benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value1 <= 1'd1;
					benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethicmptx_liteethicmppacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_icmp_tx_source_source_last <= 1'd0;
	benchsoc_ethcore_icmp_tx_source_source_payload_data <= 8'd0;
	benchsoc_ethcore_icmp_tx_source_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_icmp_tx_packetizer_source_ready <= 1'd0;
	benchsoc_ethcore_icmp_tx_source_source_payload_error <= 1'd0;
	benchsoc_ethcore_icmp_tx_source_source_param_length <= 16'd0;
	subfragments_liteethicmptx_fsm_next_state <= 1'd0;
	benchsoc_ethcore_icmp_tx_source_source_param_protocol <= 8'd0;
	benchsoc_ethcore_icmp_tx_source_source_param_ip_address <= 32'd0;
	benchsoc_ethcore_icmp_tx_source_source_valid <= 1'd0;
	benchsoc_ethcore_icmp_tx_source_source_first <= 1'd0;
	subfragments_liteethicmptx_fsm_next_state <= subfragments_liteethicmptx_fsm_state;
	case (subfragments_liteethicmptx_fsm_state)
		1'd1: begin
			benchsoc_ethcore_icmp_tx_source_source_valid <= benchsoc_ethcore_icmp_tx_packetizer_source_valid;
			benchsoc_ethcore_icmp_tx_packetizer_source_ready <= benchsoc_ethcore_icmp_tx_source_source_ready;
			benchsoc_ethcore_icmp_tx_source_source_first <= benchsoc_ethcore_icmp_tx_packetizer_source_first;
			benchsoc_ethcore_icmp_tx_source_source_last <= benchsoc_ethcore_icmp_tx_packetizer_source_last;
			benchsoc_ethcore_icmp_tx_source_source_payload_data <= benchsoc_ethcore_icmp_tx_packetizer_source_payload_data;
			benchsoc_ethcore_icmp_tx_source_source_payload_last_be <= benchsoc_ethcore_icmp_tx_packetizer_source_payload_last_be;
			benchsoc_ethcore_icmp_tx_source_source_payload_error <= benchsoc_ethcore_icmp_tx_packetizer_source_payload_error;
			benchsoc_ethcore_icmp_tx_source_source_param_length <= benchsoc_ethcore_icmp_tx_packetizer_source_param_length;
			benchsoc_ethcore_icmp_tx_source_source_param_protocol <= benchsoc_ethcore_icmp_tx_packetizer_source_param_protocol;
			benchsoc_ethcore_icmp_tx_source_source_param_ip_address <= benchsoc_ethcore_icmp_tx_packetizer_source_param_ip_address;
			benchsoc_ethcore_icmp_tx_source_source_param_length <= (benchsoc_ethcore_icmp_tx_sink_sink_param_length + 4'd8);
			benchsoc_ethcore_icmp_tx_source_source_param_protocol <= 1'd1;
			benchsoc_ethcore_icmp_tx_source_source_param_ip_address <= benchsoc_ethcore_icmp_tx_sink_sink_param_ip_address;
			if (((benchsoc_ethcore_icmp_tx_source_source_valid & benchsoc_ethcore_icmp_tx_source_source_last) & benchsoc_ethcore_icmp_tx_source_source_ready)) begin
				subfragments_liteethicmptx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_icmp_tx_packetizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_icmp_tx_packetizer_source_valid) begin
				benchsoc_ethcore_icmp_tx_packetizer_source_ready <= 1'd0;
				subfragments_liteethicmptx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_valid = benchsoc_ethcore_icmp_rx_sink_sink_valid;
assign benchsoc_ethcore_icmp_rx_sink_sink_ready = benchsoc_ethcore_icmp_rx_depacketizer_sink_ready;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_first = benchsoc_ethcore_icmp_rx_sink_sink_first;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_last = benchsoc_ethcore_icmp_rx_sink_sink_last;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data = benchsoc_ethcore_icmp_rx_sink_sink_payload_data;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_last_be = benchsoc_ethcore_icmp_rx_sink_sink_payload_last_be;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_error = benchsoc_ethcore_icmp_rx_sink_sink_payload_error;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_param_length = benchsoc_ethcore_icmp_rx_sink_sink_param_length;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_param_protocol = benchsoc_ethcore_icmp_rx_sink_sink_param_protocol;
assign benchsoc_ethcore_icmp_rx_depacketizer_sink_param_ip_address = benchsoc_ethcore_icmp_rx_sink_sink_param_ip_address;
assign benchsoc_ethcore_icmp_rx_source_source_last = benchsoc_ethcore_icmp_rx_depacketizer_source_last;
assign benchsoc_ethcore_icmp_rx_source_source_param_msgtype = benchsoc_ethcore_icmp_rx_depacketizer_source_param_msgtype;
assign benchsoc_ethcore_icmp_rx_source_source_param_code = benchsoc_ethcore_icmp_rx_depacketizer_source_param_code;
assign benchsoc_ethcore_icmp_rx_source_source_param_checksum = benchsoc_ethcore_icmp_rx_depacketizer_source_param_checksum;
assign benchsoc_ethcore_icmp_rx_source_source_param_quench = benchsoc_ethcore_icmp_rx_depacketizer_source_param_quench;
assign benchsoc_ethcore_icmp_rx_source_source_param_ip_address = benchsoc_ethcore_icmp_rx_sink_sink_param_ip_address;
assign benchsoc_ethcore_icmp_rx_source_source_param_length = (benchsoc_ethcore_icmp_rx_sink_sink_param_length - 4'd8);
assign benchsoc_ethcore_icmp_rx_source_source_payload_data = benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data;
assign benchsoc_ethcore_icmp_rx_source_source_payload_error = benchsoc_ethcore_icmp_rx_depacketizer_source_payload_error;
assign benchsoc_ethcore_icmp_rx_source_source_payload_last_be = benchsoc_ethcore_icmp_rx_depacketizer_source_payload_last_be;
assign benchsoc_ethcore_icmp_rx_depacketizer_header = benchsoc_ethcore_icmp_rx_depacketizer_sr;
assign benchsoc_ethcore_icmp_rx_depacketizer_source_param_checksum = {slice_proxy61[7:0], slice_proxy60[15:8]};
assign benchsoc_ethcore_icmp_rx_depacketizer_source_param_code = {slice_proxy62[7:0]};
assign benchsoc_ethcore_icmp_rx_depacketizer_source_param_msgtype = {slice_proxy63[7:0]};
assign benchsoc_ethcore_icmp_rx_depacketizer_source_param_quench = {slice_proxy67[7:0], slice_proxy66[15:8], slice_proxy65[23:16], slice_proxy64[31:24]};
assign benchsoc_ethcore_icmp_rx_depacketizer_source_payload_error = benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_error;
assign benchsoc_ethcore_icmp_rx_depacketizer_source_payload_last_be = {benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_last_be};
always @(*) begin
	benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value1 <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_source_last <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_sr_shift <= 1'd0;
	subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 2'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_sr_shift_leftover <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0 <= 3'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_source_valid <= 1'd0;
	subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= subfragments_liteethicmprx_liteethicmpdepacketizer_state;
	case (subfragments_liteethicmprx_liteethicmpdepacketizer_state)
		1'd1: begin
			benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_ethcore_icmp_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0 <= (benchsoc_ethcore_icmp_rx_depacketizer_count + 1'd1);
				benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0 <= 1'd1;
				benchsoc_ethcore_icmp_rx_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_icmp_rx_depacketizer_count == 3'd7)) begin
					if (1'd0) begin
						benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0 <= (benchsoc_ethcore_icmp_rx_depacketizer_count + 1'd1);
						benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0 <= 1'd1;
						subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_icmp_rx_depacketizer_source_valid <= (benchsoc_ethcore_icmp_rx_depacketizer_sink_valid | benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_icmp_rx_depacketizer_source_last <= (benchsoc_ethcore_icmp_rx_depacketizer_sink_last | benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= benchsoc_ethcore_icmp_rx_depacketizer_source_ready;
			benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data <= benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_data[7:0];
			benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data[7] <= benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data;
			if (benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle) begin
				benchsoc_ethcore_icmp_rx_depacketizer_source_valid <= benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last;
				benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_icmp_rx_depacketizer_sink_valid) begin
					benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value1 <= 1'd0;
					benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value_ce1 <= 1'd1;
					benchsoc_ethcore_icmp_rx_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_ethcore_icmp_rx_depacketizer_source_valid & benchsoc_ethcore_icmp_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_icmp_rx_depacketizer_source_last) begin
					subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_icmp_rx_depacketizer_source_valid <= (benchsoc_ethcore_icmp_rx_depacketizer_sink_valid | benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_icmp_rx_depacketizer_source_last <= (benchsoc_ethcore_icmp_rx_depacketizer_sink_last | benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= benchsoc_ethcore_icmp_rx_depacketizer_source_ready;
			benchsoc_ethcore_icmp_rx_depacketizer_source_payload_data <= benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data;
			if ((benchsoc_ethcore_icmp_rx_depacketizer_source_valid & benchsoc_ethcore_icmp_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_icmp_rx_depacketizer_source_last) begin
					subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_icmp_rx_depacketizer_sink_ready <= 1'd1;
			benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0 <= 1'd1;
			benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_icmp_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_icmp_rx_depacketizer_sr_shift <= 1'd1;
				benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value1 <= 1'd1;
				benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethicmprx_liteethicmpdepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_icmp_rx_source_source_valid <= 1'd0;
	subfragments_liteethicmprx_fsm_next_state <= 2'd0;
	benchsoc_ethcore_icmp_rx_depacketizer_source_ready <= 1'd0;
	subfragments_liteethicmprx_fsm_next_state <= subfragments_liteethicmprx_fsm_state;
	case (subfragments_liteethicmprx_fsm_state)
		1'd1: begin
			if (benchsoc_ethcore_icmp_rx_valid) begin
				subfragments_liteethicmprx_fsm_next_state <= 2'd2;
			end else begin
				subfragments_liteethicmprx_fsm_next_state <= 2'd3;
			end
		end
		2'd2: begin
			benchsoc_ethcore_icmp_rx_source_source_valid <= benchsoc_ethcore_icmp_rx_depacketizer_source_valid;
			benchsoc_ethcore_icmp_rx_depacketizer_source_ready <= benchsoc_ethcore_icmp_rx_source_source_ready;
			if (((benchsoc_ethcore_icmp_rx_source_source_valid & benchsoc_ethcore_icmp_rx_source_source_last) & benchsoc_ethcore_icmp_rx_source_source_ready)) begin
				subfragments_liteethicmprx_fsm_next_state <= 1'd0;
			end
		end
		2'd3: begin
			benchsoc_ethcore_icmp_rx_depacketizer_source_ready <= 1'd1;
			if (((benchsoc_ethcore_icmp_rx_depacketizer_source_valid & benchsoc_ethcore_icmp_rx_depacketizer_source_last) & benchsoc_ethcore_icmp_rx_depacketizer_source_ready)) begin
				subfragments_liteethicmprx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_icmp_rx_depacketizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_icmp_rx_depacketizer_source_valid) begin
				benchsoc_ethcore_icmp_rx_depacketizer_source_ready <= 1'd0;
				subfragments_liteethicmprx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_icmp_echo_buffer_sink_valid = benchsoc_ethcore_icmp_echo_sink_sink_valid;
assign benchsoc_ethcore_icmp_echo_sink_sink_ready = benchsoc_ethcore_icmp_echo_buffer_sink_ready;
assign benchsoc_ethcore_icmp_echo_buffer_sink_first = benchsoc_ethcore_icmp_echo_sink_sink_first;
assign benchsoc_ethcore_icmp_echo_buffer_sink_last = benchsoc_ethcore_icmp_echo_sink_sink_last;
assign benchsoc_ethcore_icmp_echo_buffer_sink_payload_data = benchsoc_ethcore_icmp_echo_sink_sink_payload_data;
assign benchsoc_ethcore_icmp_echo_buffer_sink_payload_last_be = benchsoc_ethcore_icmp_echo_sink_sink_payload_last_be;
assign benchsoc_ethcore_icmp_echo_buffer_sink_payload_error = benchsoc_ethcore_icmp_echo_sink_sink_payload_error;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_checksum = benchsoc_ethcore_icmp_echo_sink_sink_param_checksum;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_code = benchsoc_ethcore_icmp_echo_sink_sink_param_code;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_msgtype = benchsoc_ethcore_icmp_echo_sink_sink_param_msgtype;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_quench = benchsoc_ethcore_icmp_echo_sink_sink_param_quench;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_ip_address = benchsoc_ethcore_icmp_echo_sink_sink_param_ip_address;
assign benchsoc_ethcore_icmp_echo_buffer_sink_param_length = benchsoc_ethcore_icmp_echo_sink_sink_param_length;
assign benchsoc_ethcore_icmp_echo_source_source_valid = benchsoc_ethcore_icmp_echo_buffer_source_valid;
assign benchsoc_ethcore_icmp_echo_buffer_source_ready = benchsoc_ethcore_icmp_echo_source_source_ready;
assign benchsoc_ethcore_icmp_echo_source_source_first = benchsoc_ethcore_icmp_echo_buffer_source_first;
assign benchsoc_ethcore_icmp_echo_source_source_last = benchsoc_ethcore_icmp_echo_buffer_source_last;
assign benchsoc_ethcore_icmp_echo_source_source_payload_data = benchsoc_ethcore_icmp_echo_buffer_source_payload_data;
assign benchsoc_ethcore_icmp_echo_source_source_payload_last_be = benchsoc_ethcore_icmp_echo_buffer_source_payload_last_be;
assign benchsoc_ethcore_icmp_echo_source_source_payload_error = benchsoc_ethcore_icmp_echo_buffer_source_payload_error;
assign benchsoc_ethcore_icmp_echo_source_source_param_code = benchsoc_ethcore_icmp_echo_buffer_source_param_code;
assign benchsoc_ethcore_icmp_echo_source_source_param_quench = benchsoc_ethcore_icmp_echo_buffer_source_param_quench;
assign benchsoc_ethcore_icmp_echo_source_source_param_ip_address = benchsoc_ethcore_icmp_echo_buffer_source_param_ip_address;
assign benchsoc_ethcore_icmp_echo_source_source_param_length = benchsoc_ethcore_icmp_echo_buffer_source_param_length;
always @(*) begin
	benchsoc_ethcore_icmp_echo_source_source_param_msgtype <= 8'd0;
	benchsoc_ethcore_icmp_echo_source_source_param_msgtype <= benchsoc_ethcore_icmp_echo_buffer_source_param_msgtype;
	benchsoc_ethcore_icmp_echo_source_source_param_msgtype <= 1'd0;
end
always @(*) begin
	benchsoc_ethcore_icmp_echo_source_source_param_checksum <= 16'd0;
	benchsoc_ethcore_icmp_echo_source_source_param_checksum <= benchsoc_ethcore_icmp_echo_buffer_source_param_checksum;
	benchsoc_ethcore_icmp_echo_source_source_param_checksum <= ((benchsoc_ethcore_icmp_echo_buffer_source_param_checksum + 12'd2048) + (benchsoc_ethcore_icmp_echo_buffer_source_param_checksum >= 16'd63488));
end
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_din = {benchsoc_ethcore_icmp_echo_buffer_fifo_in_last, benchsoc_ethcore_icmp_echo_buffer_fifo_in_first, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_length, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_ip_address, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_quench, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_msgtype, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_code, benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_checksum, benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_error, benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_last_be, benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_data};
assign {benchsoc_ethcore_icmp_echo_buffer_fifo_out_last, benchsoc_ethcore_icmp_echo_buffer_fifo_out_first, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_length, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_ip_address, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_quench, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_msgtype, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_code, benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_checksum, benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_error, benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_last_be, benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_data} = benchsoc_ethcore_icmp_echo_buffer_syncfifo_dout;
assign benchsoc_ethcore_icmp_echo_buffer_sink_ready = benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable;
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_we = benchsoc_ethcore_icmp_echo_buffer_sink_valid;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_first = benchsoc_ethcore_icmp_echo_buffer_sink_first;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_last = benchsoc_ethcore_icmp_echo_buffer_sink_last;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_data = benchsoc_ethcore_icmp_echo_buffer_sink_payload_data;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_last_be = benchsoc_ethcore_icmp_echo_buffer_sink_payload_last_be;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_payload_error = benchsoc_ethcore_icmp_echo_buffer_sink_payload_error;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_checksum = benchsoc_ethcore_icmp_echo_buffer_sink_param_checksum;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_code = benchsoc_ethcore_icmp_echo_buffer_sink_param_code;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_msgtype = benchsoc_ethcore_icmp_echo_buffer_sink_param_msgtype;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_quench = benchsoc_ethcore_icmp_echo_buffer_sink_param_quench;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_ip_address = benchsoc_ethcore_icmp_echo_buffer_sink_param_ip_address;
assign benchsoc_ethcore_icmp_echo_buffer_fifo_in_param_length = benchsoc_ethcore_icmp_echo_buffer_sink_param_length;
assign benchsoc_ethcore_icmp_echo_buffer_source_valid = benchsoc_ethcore_icmp_echo_buffer_readable;
assign benchsoc_ethcore_icmp_echo_buffer_source_first = benchsoc_ethcore_icmp_echo_buffer_fifo_out_first;
assign benchsoc_ethcore_icmp_echo_buffer_source_last = benchsoc_ethcore_icmp_echo_buffer_fifo_out_last;
assign benchsoc_ethcore_icmp_echo_buffer_source_payload_data = benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_data;
assign benchsoc_ethcore_icmp_echo_buffer_source_payload_last_be = benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_last_be;
assign benchsoc_ethcore_icmp_echo_buffer_source_payload_error = benchsoc_ethcore_icmp_echo_buffer_fifo_out_payload_error;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_checksum = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_checksum;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_code = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_code;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_msgtype = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_msgtype;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_quench = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_quench;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_ip_address = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_ip_address;
assign benchsoc_ethcore_icmp_echo_buffer_source_param_length = benchsoc_ethcore_icmp_echo_buffer_fifo_out_param_length;
assign benchsoc_ethcore_icmp_echo_buffer_re = benchsoc_ethcore_icmp_echo_buffer_source_ready;
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_re = (benchsoc_ethcore_icmp_echo_buffer_syncfifo_readable & ((~benchsoc_ethcore_icmp_echo_buffer_readable) | benchsoc_ethcore_icmp_echo_buffer_re));
assign benchsoc_ethcore_icmp_echo_buffer_level1 = (benchsoc_ethcore_icmp_echo_buffer_level0 + benchsoc_ethcore_icmp_echo_buffer_readable);
always @(*) begin
	benchsoc_ethcore_icmp_echo_buffer_wrport_adr <= 7'd0;
	if (benchsoc_ethcore_icmp_echo_buffer_replace) begin
		benchsoc_ethcore_icmp_echo_buffer_wrport_adr <= (benchsoc_ethcore_icmp_echo_buffer_produce - 1'd1);
	end else begin
		benchsoc_ethcore_icmp_echo_buffer_wrport_adr <= benchsoc_ethcore_icmp_echo_buffer_produce;
	end
end
assign benchsoc_ethcore_icmp_echo_buffer_wrport_dat_w = benchsoc_ethcore_icmp_echo_buffer_syncfifo_din;
assign benchsoc_ethcore_icmp_echo_buffer_wrport_we = (benchsoc_ethcore_icmp_echo_buffer_syncfifo_we & (benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable | benchsoc_ethcore_icmp_echo_buffer_replace));
assign benchsoc_ethcore_icmp_echo_buffer_do_read = (benchsoc_ethcore_icmp_echo_buffer_syncfifo_readable & benchsoc_ethcore_icmp_echo_buffer_syncfifo_re);
assign benchsoc_ethcore_icmp_echo_buffer_rdport_adr = benchsoc_ethcore_icmp_echo_buffer_consume;
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_dout = benchsoc_ethcore_icmp_echo_buffer_rdport_dat_r;
assign benchsoc_ethcore_icmp_echo_buffer_rdport_re = benchsoc_ethcore_icmp_echo_buffer_do_read;
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable = (benchsoc_ethcore_icmp_echo_buffer_level0 != 8'd128);
assign benchsoc_ethcore_icmp_echo_buffer_syncfifo_readable = (benchsoc_ethcore_icmp_echo_buffer_level0 != 1'd0);
assign benchsoc_ethcore_ip_port_sink_valid = benchsoc_ethcore_tx_source_source_valid;
assign benchsoc_ethcore_tx_source_source_ready = benchsoc_ethcore_ip_port_sink_ready;
assign benchsoc_ethcore_ip_port_sink_first = benchsoc_ethcore_tx_source_source_first;
assign benchsoc_ethcore_ip_port_sink_last = benchsoc_ethcore_tx_source_source_last;
assign benchsoc_ethcore_ip_port_sink_payload_data = benchsoc_ethcore_tx_source_source_payload_data;
assign benchsoc_ethcore_ip_port_sink_payload_last_be = benchsoc_ethcore_tx_source_source_payload_last_be;
assign benchsoc_ethcore_ip_port_sink_payload_error = benchsoc_ethcore_tx_source_source_payload_error;
assign benchsoc_ethcore_ip_port_sink_param_length = benchsoc_ethcore_tx_source_source_param_length;
assign benchsoc_ethcore_ip_port_sink_param_protocol = benchsoc_ethcore_tx_source_source_param_protocol;
assign benchsoc_ethcore_ip_port_sink_param_ip_address = benchsoc_ethcore_tx_source_source_param_ip_address;
assign benchsoc_ethcore_rx_sink_sink_valid = benchsoc_ethcore_ip_port_source_valid;
assign benchsoc_ethcore_ip_port_source_ready = benchsoc_ethcore_rx_sink_sink_ready;
assign benchsoc_ethcore_rx_sink_sink_first = benchsoc_ethcore_ip_port_source_first;
assign benchsoc_ethcore_rx_sink_sink_last = benchsoc_ethcore_ip_port_source_last;
assign benchsoc_ethcore_rx_sink_sink_payload_data = benchsoc_ethcore_ip_port_source_payload_data;
assign benchsoc_ethcore_rx_sink_sink_payload_last_be = benchsoc_ethcore_ip_port_source_payload_last_be;
assign benchsoc_ethcore_rx_sink_sink_payload_error = benchsoc_ethcore_ip_port_source_payload_error;
assign benchsoc_ethcore_rx_sink_sink_param_length = benchsoc_ethcore_ip_port_source_param_length;
assign benchsoc_ethcore_rx_sink_sink_param_protocol = benchsoc_ethcore_ip_port_source_param_protocol;
assign benchsoc_ethcore_rx_sink_sink_param_ip_address = benchsoc_ethcore_ip_port_source_param_ip_address;
assign benchsoc_ethcore_tx_sink_sink_valid = benchsoc_ethcore_crossbar_source_valid;
assign benchsoc_ethcore_crossbar_source_ready = benchsoc_ethcore_tx_sink_sink_ready;
assign benchsoc_ethcore_tx_sink_sink_first = benchsoc_ethcore_crossbar_source_first;
assign benchsoc_ethcore_tx_sink_sink_last = benchsoc_ethcore_crossbar_source_last;
assign benchsoc_ethcore_tx_sink_sink_payload_data = benchsoc_ethcore_crossbar_source_payload_data;
assign benchsoc_ethcore_tx_sink_sink_payload_last_be = benchsoc_ethcore_crossbar_source_payload_last_be;
assign benchsoc_ethcore_tx_sink_sink_payload_error = benchsoc_ethcore_crossbar_source_payload_error;
assign benchsoc_ethcore_tx_sink_sink_param_src_port = benchsoc_ethcore_crossbar_source_param_src_port;
assign benchsoc_ethcore_tx_sink_sink_param_dst_port = benchsoc_ethcore_crossbar_source_param_dst_port;
assign benchsoc_ethcore_tx_sink_sink_param_ip_address = benchsoc_ethcore_crossbar_source_param_ip_address;
assign benchsoc_ethcore_tx_sink_sink_param_length = benchsoc_ethcore_crossbar_source_param_length;
assign benchsoc_ethcore_crossbar_sink_valid = benchsoc_ethcore_rx_source_source_valid;
assign benchsoc_ethcore_rx_source_source_ready = benchsoc_ethcore_crossbar_sink_ready;
assign benchsoc_ethcore_crossbar_sink_first = benchsoc_ethcore_rx_source_source_first;
assign benchsoc_ethcore_crossbar_sink_last = benchsoc_ethcore_rx_source_source_last;
assign benchsoc_ethcore_crossbar_sink_payload_data = benchsoc_ethcore_rx_source_source_payload_data;
assign benchsoc_ethcore_crossbar_sink_payload_last_be = benchsoc_ethcore_rx_source_source_payload_last_be;
assign benchsoc_ethcore_crossbar_sink_payload_error = benchsoc_ethcore_rx_source_source_payload_error;
assign benchsoc_ethcore_crossbar_sink_param_src_port = benchsoc_ethcore_rx_source_source_param_src_port;
assign benchsoc_ethcore_crossbar_sink_param_dst_port = benchsoc_ethcore_rx_source_source_param_dst_port;
assign benchsoc_ethcore_crossbar_sink_param_ip_address = benchsoc_ethcore_rx_source_source_param_ip_address;
assign benchsoc_ethcore_crossbar_sink_param_length = benchsoc_ethcore_rx_source_source_param_length;
assign benchsoc_ethcore_tx_packetizer_sink_valid = benchsoc_ethcore_tx_sink_sink_valid;
assign benchsoc_ethcore_tx_packetizer_sink_last = benchsoc_ethcore_tx_sink_sink_last;
assign benchsoc_ethcore_tx_packetizer_sink_payload_last_be = benchsoc_ethcore_tx_sink_sink_payload_last_be;
assign benchsoc_ethcore_tx_sink_sink_ready = benchsoc_ethcore_tx_packetizer_sink_ready;
assign benchsoc_ethcore_tx_packetizer_sink_param_src_port = benchsoc_ethcore_tx_sink_sink_param_src_port;
assign benchsoc_ethcore_tx_packetizer_sink_param_dst_port = benchsoc_ethcore_tx_sink_sink_param_dst_port;
assign benchsoc_ethcore_tx_packetizer_sink_param_length = (benchsoc_ethcore_tx_sink_sink_param_length + 4'd8);
assign benchsoc_ethcore_tx_packetizer_sink_param_checksum = 1'd0;
assign benchsoc_ethcore_tx_packetizer_sink_payload_data = benchsoc_ethcore_tx_sink_sink_payload_data;
always @(*) begin
	benchsoc_ethcore_tx_packetizer_header <= 64'd0;
	benchsoc_ethcore_tx_packetizer_header[63:48] <= {benchsoc_ethcore_tx_packetizer_sink_param_checksum[7:0], benchsoc_ethcore_tx_packetizer_sink_param_checksum[15:8]};
	benchsoc_ethcore_tx_packetizer_header[31:16] <= {benchsoc_ethcore_tx_packetizer_sink_param_dst_port[7:0], benchsoc_ethcore_tx_packetizer_sink_param_dst_port[15:8]};
	benchsoc_ethcore_tx_packetizer_header[47:32] <= {benchsoc_ethcore_tx_packetizer_sink_param_length[7:0], benchsoc_ethcore_tx_packetizer_sink_param_length[15:8]};
	benchsoc_ethcore_tx_packetizer_header[15:0] <= {benchsoc_ethcore_tx_packetizer_sink_param_src_port[7:0], benchsoc_ethcore_tx_packetizer_sink_param_src_port[15:8]};
end
assign benchsoc_ethcore_tx_packetizer_last_be = {benchsoc_ethcore_tx_packetizer_sink_payload_last_be};
assign benchsoc_ethcore_tx_packetizer_source_payload_error = benchsoc_ethcore_tx_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_ethcore_tx_packetizer_sr_load <= 1'd0;
	benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value1 <= 1'd0;
	benchsoc_ethcore_tx_packetizer_sr_shift <= 1'd0;
	benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value_ce1 <= 1'd0;
	benchsoc_ethcore_tx_packetizer_source_valid <= 1'd0;
	benchsoc_ethcore_tx_packetizer_source_last <= 1'd0;
	benchsoc_ethcore_tx_packetizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_tx_packetizer_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_tx_packetizer_sink_ready <= 1'd0;
	subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 2'd0;
	benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0 <= 3'd0;
	benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0 <= 1'd0;
	subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= subfragments_liteethudp_liteethudptx_liteethudppacketizer_state;
	case (subfragments_liteethudp_liteethudptx_liteethudppacketizer_state)
		1'd1: begin
			benchsoc_ethcore_tx_packetizer_source_valid <= 1'd1;
			benchsoc_ethcore_tx_packetizer_source_last <= 1'd0;
			benchsoc_ethcore_tx_packetizer_source_payload_data <= benchsoc_ethcore_tx_packetizer_sr[63:8];
			if ((benchsoc_ethcore_tx_packetizer_source_valid & benchsoc_ethcore_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_tx_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_tx_packetizer_count == 3'd7)) begin
					benchsoc_ethcore_tx_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 2'd3;
						benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0 <= (benchsoc_ethcore_tx_packetizer_count + 1'd1);
						benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0 <= (benchsoc_ethcore_tx_packetizer_count + 1'd1);
					benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_tx_packetizer_source_valid <= benchsoc_ethcore_tx_packetizer_sink_valid;
			benchsoc_ethcore_tx_packetizer_source_last <= benchsoc_ethcore_tx_packetizer_sink_last;
			benchsoc_ethcore_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_tx_packetizer_last_be;
			benchsoc_ethcore_tx_packetizer_source_payload_data <= benchsoc_ethcore_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_tx_packetizer_source_valid & benchsoc_ethcore_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_tx_packetizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_tx_packetizer_source_last) begin
					subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_tx_packetizer_source_valid <= (benchsoc_ethcore_tx_packetizer_sink_valid | benchsoc_ethcore_tx_packetizer_sink_d_last);
			benchsoc_ethcore_tx_packetizer_source_last <= benchsoc_ethcore_tx_packetizer_sink_d_last;
			benchsoc_ethcore_tx_packetizer_source_payload_last_be <= benchsoc_ethcore_tx_packetizer_last_be_d;
			if (benchsoc_ethcore_tx_packetizer_fsm_from_idle) begin
				benchsoc_ethcore_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_tx_packetizer_sr[63:16];
			end else begin
				benchsoc_ethcore_tx_packetizer_source_payload_data[0] <= benchsoc_ethcore_tx_packetizer_sink_d_payload_data[7];
			end
			benchsoc_ethcore_tx_packetizer_source_payload_data[7:0] <= benchsoc_ethcore_tx_packetizer_sink_payload_data;
			if ((benchsoc_ethcore_tx_packetizer_source_valid & benchsoc_ethcore_tx_packetizer_source_ready)) begin
				benchsoc_ethcore_tx_packetizer_sink_ready <= (~benchsoc_ethcore_tx_packetizer_source_last);
				benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value1 <= 1'd0;
				benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value_ce1 <= 1'd1;
				if (benchsoc_ethcore_tx_packetizer_source_last) begin
					subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_tx_packetizer_sink_ready <= 1'd1;
			benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0 <= 1'd1;
			benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_tx_packetizer_sink_valid) begin
				benchsoc_ethcore_tx_packetizer_sink_ready <= 1'd0;
				benchsoc_ethcore_tx_packetizer_source_valid <= 1'd1;
				benchsoc_ethcore_tx_packetizer_source_last <= 1'd0;
				benchsoc_ethcore_tx_packetizer_source_payload_data <= benchsoc_ethcore_tx_packetizer_header[7:0];
				if ((benchsoc_ethcore_tx_packetizer_source_valid & benchsoc_ethcore_tx_packetizer_source_ready)) begin
					benchsoc_ethcore_tx_packetizer_sr_load <= 1'd1;
					benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value1 <= 1'd1;
					benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_tx_source_source_first <= 1'd0;
	benchsoc_ethcore_tx_source_source_last <= 1'd0;
	benchsoc_ethcore_tx_source_source_payload_data <= 8'd0;
	subfragments_liteethudp_liteethudptx_fsm_next_state <= 1'd0;
	benchsoc_ethcore_tx_source_source_payload_last_be <= 1'd0;
	benchsoc_ethcore_tx_packetizer_source_ready <= 1'd0;
	benchsoc_ethcore_tx_source_source_payload_error <= 1'd0;
	benchsoc_ethcore_tx_source_source_param_length <= 16'd0;
	benchsoc_ethcore_tx_source_source_param_protocol <= 8'd0;
	benchsoc_ethcore_tx_source_source_param_ip_address <= 32'd0;
	benchsoc_ethcore_tx_source_source_valid <= 1'd0;
	subfragments_liteethudp_liteethudptx_fsm_next_state <= subfragments_liteethudp_liteethudptx_fsm_state;
	case (subfragments_liteethudp_liteethudptx_fsm_state)
		1'd1: begin
			benchsoc_ethcore_tx_source_source_valid <= benchsoc_ethcore_tx_packetizer_source_valid;
			benchsoc_ethcore_tx_packetizer_source_ready <= benchsoc_ethcore_tx_source_source_ready;
			benchsoc_ethcore_tx_source_source_first <= benchsoc_ethcore_tx_packetizer_source_first;
			benchsoc_ethcore_tx_source_source_last <= benchsoc_ethcore_tx_packetizer_source_last;
			benchsoc_ethcore_tx_source_source_payload_data <= benchsoc_ethcore_tx_packetizer_source_payload_data;
			benchsoc_ethcore_tx_source_source_payload_last_be <= benchsoc_ethcore_tx_packetizer_source_payload_last_be;
			benchsoc_ethcore_tx_source_source_payload_error <= benchsoc_ethcore_tx_packetizer_source_payload_error;
			benchsoc_ethcore_tx_source_source_param_length <= benchsoc_ethcore_tx_packetizer_source_param_length;
			benchsoc_ethcore_tx_source_source_param_protocol <= benchsoc_ethcore_tx_packetizer_source_param_protocol;
			benchsoc_ethcore_tx_source_source_param_ip_address <= benchsoc_ethcore_tx_packetizer_source_param_ip_address;
			benchsoc_ethcore_tx_source_source_param_length <= benchsoc_ethcore_tx_packetizer_sink_param_length;
			benchsoc_ethcore_tx_source_source_param_protocol <= 5'd17;
			benchsoc_ethcore_tx_source_source_param_ip_address <= benchsoc_ethcore_tx_sink_sink_param_ip_address;
			if (((benchsoc_ethcore_tx_source_source_valid & benchsoc_ethcore_tx_source_source_last) & benchsoc_ethcore_tx_source_source_ready)) begin
				subfragments_liteethudp_liteethudptx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_tx_packetizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_tx_packetizer_source_valid) begin
				benchsoc_ethcore_tx_packetizer_source_ready <= 1'd0;
				subfragments_liteethudp_liteethudptx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_ethcore_rx_depacketizer_sink_valid = benchsoc_ethcore_rx_sink_sink_valid;
assign benchsoc_ethcore_rx_sink_sink_ready = benchsoc_ethcore_rx_depacketizer_sink_ready;
assign benchsoc_ethcore_rx_depacketizer_sink_first = benchsoc_ethcore_rx_sink_sink_first;
assign benchsoc_ethcore_rx_depacketizer_sink_last = benchsoc_ethcore_rx_sink_sink_last;
assign benchsoc_ethcore_rx_depacketizer_sink_payload_data = benchsoc_ethcore_rx_sink_sink_payload_data;
assign benchsoc_ethcore_rx_depacketizer_sink_payload_last_be = benchsoc_ethcore_rx_sink_sink_payload_last_be;
assign benchsoc_ethcore_rx_depacketizer_sink_payload_error = benchsoc_ethcore_rx_sink_sink_payload_error;
assign benchsoc_ethcore_rx_depacketizer_sink_param_length = benchsoc_ethcore_rx_sink_sink_param_length;
assign benchsoc_ethcore_rx_depacketizer_sink_param_protocol = benchsoc_ethcore_rx_sink_sink_param_protocol;
assign benchsoc_ethcore_rx_depacketizer_sink_param_ip_address = benchsoc_ethcore_rx_sink_sink_param_ip_address;
assign benchsoc_ethcore_rx_source_source_last = benchsoc_ethcore_rx_depacketizer_source_last;
assign benchsoc_ethcore_rx_source_source_param_src_port = benchsoc_ethcore_rx_depacketizer_source_param_src_port;
assign benchsoc_ethcore_rx_source_source_param_dst_port = benchsoc_ethcore_rx_depacketizer_source_param_dst_port;
assign benchsoc_ethcore_rx_source_source_param_ip_address = benchsoc_ethcore_rx_sink_sink_param_ip_address;
assign benchsoc_ethcore_rx_source_source_param_length = (benchsoc_ethcore_rx_depacketizer_source_param_length - 4'd8);
assign benchsoc_ethcore_rx_source_source_payload_data = benchsoc_ethcore_rx_depacketizer_source_payload_data;
assign benchsoc_ethcore_rx_source_source_payload_error = benchsoc_ethcore_rx_depacketizer_source_payload_error;
assign benchsoc_ethcore_rx_depacketizer_header = benchsoc_ethcore_rx_depacketizer_sr;
assign benchsoc_ethcore_rx_depacketizer_source_param_checksum = {slice_proxy69[7:0], slice_proxy68[15:8]};
assign benchsoc_ethcore_rx_depacketizer_source_param_dst_port = {slice_proxy71[7:0], slice_proxy70[15:8]};
assign benchsoc_ethcore_rx_depacketizer_source_param_length = {slice_proxy73[7:0], slice_proxy72[15:8]};
assign benchsoc_ethcore_rx_depacketizer_source_param_src_port = {slice_proxy75[7:0], slice_proxy74[15:8]};
assign benchsoc_ethcore_rx_depacketizer_source_payload_error = benchsoc_ethcore_rx_depacketizer_sink_payload_error;
assign benchsoc_ethcore_rx_depacketizer_source_payload_last_be = {benchsoc_ethcore_rx_depacketizer_sink_payload_last_be};
always @(*) begin
	benchsoc_ethcore_rx_depacketizer_source_last <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_source_payload_data <= 8'd0;
	benchsoc_ethcore_rx_depacketizer_sink_ready <= 1'd0;
	subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 2'd0;
	benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0 <= 3'd0;
	benchsoc_ethcore_rx_depacketizer_sr_shift <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0 <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_sr_shift_leftover <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value1 <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_source_valid <= 1'd0;
	benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value_ce1 <= 1'd0;
	subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_state;
	case (subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_state)
		1'd1: begin
			benchsoc_ethcore_rx_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_ethcore_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0 <= (benchsoc_ethcore_rx_depacketizer_count + 1'd1);
				benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0 <= 1'd1;
				benchsoc_ethcore_rx_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_ethcore_rx_depacketizer_count == 3'd7)) begin
					if (1'd0) begin
						benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0 <= (benchsoc_ethcore_rx_depacketizer_count + 1'd1);
						benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0 <= 1'd1;
						subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_ethcore_rx_depacketizer_source_valid <= (benchsoc_ethcore_rx_depacketizer_sink_valid | benchsoc_ethcore_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_rx_depacketizer_source_last <= (benchsoc_ethcore_rx_depacketizer_sink_last | benchsoc_ethcore_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_rx_depacketizer_sink_ready <= benchsoc_ethcore_rx_depacketizer_source_ready;
			benchsoc_ethcore_rx_depacketizer_source_payload_data <= benchsoc_ethcore_rx_depacketizer_sink_d_payload_data[7:0];
			benchsoc_ethcore_rx_depacketizer_source_payload_data[7] <= benchsoc_ethcore_rx_depacketizer_sink_payload_data;
			if (benchsoc_ethcore_rx_depacketizer_fsm_from_idle) begin
				benchsoc_ethcore_rx_depacketizer_source_valid <= benchsoc_ethcore_rx_depacketizer_sink_d_last;
				benchsoc_ethcore_rx_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_ethcore_rx_depacketizer_sink_valid) begin
					benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value1 <= 1'd0;
					benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value_ce1 <= 1'd1;
					benchsoc_ethcore_rx_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_ethcore_rx_depacketizer_source_valid & benchsoc_ethcore_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_rx_depacketizer_source_last) begin
					subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_ethcore_rx_depacketizer_source_valid <= (benchsoc_ethcore_rx_depacketizer_sink_valid | benchsoc_ethcore_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_rx_depacketizer_source_last <= (benchsoc_ethcore_rx_depacketizer_sink_last | benchsoc_ethcore_rx_depacketizer_sink_d_last);
			benchsoc_ethcore_rx_depacketizer_sink_ready <= benchsoc_ethcore_rx_depacketizer_source_ready;
			benchsoc_ethcore_rx_depacketizer_source_payload_data <= benchsoc_ethcore_rx_depacketizer_sink_payload_data;
			if ((benchsoc_ethcore_rx_depacketizer_source_valid & benchsoc_ethcore_rx_depacketizer_source_ready)) begin
				if (benchsoc_ethcore_rx_depacketizer_source_last) begin
					subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_ethcore_rx_depacketizer_sink_ready <= 1'd1;
			benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0 <= 1'd1;
			benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0 <= 1'd1;
			if (benchsoc_ethcore_rx_depacketizer_sink_valid) begin
				benchsoc_ethcore_rx_depacketizer_sr_shift <= 1'd1;
				benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value1 <= 1'd1;
				benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_ethcore_rx_source_source_valid <= 1'd0;
	subfragments_liteethudp_liteethudprx_fsm_next_state <= 2'd0;
	benchsoc_ethcore_rx_depacketizer_source_ready <= 1'd0;
	subfragments_liteethudp_liteethudprx_fsm_next_state <= subfragments_liteethudp_liteethudprx_fsm_state;
	case (subfragments_liteethudp_liteethudprx_fsm_state)
		1'd1: begin
			if (benchsoc_ethcore_rx_valid) begin
				subfragments_liteethudp_liteethudprx_fsm_next_state <= 2'd2;
			end else begin
				subfragments_liteethudp_liteethudprx_fsm_next_state <= 2'd3;
			end
		end
		2'd2: begin
			benchsoc_ethcore_rx_source_source_valid <= benchsoc_ethcore_rx_depacketizer_source_valid;
			benchsoc_ethcore_rx_depacketizer_source_ready <= benchsoc_ethcore_rx_source_source_ready;
			if (((benchsoc_ethcore_rx_source_source_valid & benchsoc_ethcore_rx_source_source_last) & benchsoc_ethcore_rx_source_source_ready)) begin
				subfragments_liteethudp_liteethudprx_fsm_next_state <= 1'd0;
			end
		end
		2'd3: begin
			benchsoc_ethcore_rx_depacketizer_source_ready <= 1'd1;
			if (((benchsoc_ethcore_rx_depacketizer_source_valid & benchsoc_ethcore_rx_depacketizer_source_last) & benchsoc_ethcore_rx_depacketizer_source_ready)) begin
				subfragments_liteethudp_liteethudprx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_ethcore_rx_depacketizer_source_ready <= 1'd1;
			if (benchsoc_ethcore_rx_depacketizer_source_valid) begin
				benchsoc_ethcore_rx_depacketizer_source_ready <= 1'd0;
				subfragments_liteethudp_liteethudprx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_etherbone_tx_cdc_sink_valid = benchsoc_etherbone_user_port_sink_valid;
assign benchsoc_etherbone_user_port_sink_ready = benchsoc_etherbone_tx_cdc_sink_ready;
assign benchsoc_etherbone_tx_cdc_sink_first = benchsoc_etherbone_user_port_sink_first;
assign benchsoc_etherbone_tx_cdc_sink_last = benchsoc_etherbone_user_port_sink_last;
assign benchsoc_etherbone_tx_cdc_sink_payload_data = benchsoc_etherbone_user_port_sink_payload_data;
assign benchsoc_etherbone_tx_cdc_sink_payload_last_be = benchsoc_etherbone_user_port_sink_payload_last_be;
assign benchsoc_etherbone_tx_cdc_sink_payload_error = benchsoc_etherbone_user_port_sink_payload_error;
assign benchsoc_etherbone_tx_cdc_sink_param_src_port = benchsoc_etherbone_user_port_sink_param_src_port;
assign benchsoc_etherbone_tx_cdc_sink_param_dst_port = benchsoc_etherbone_user_port_sink_param_dst_port;
assign benchsoc_etherbone_tx_cdc_sink_param_ip_address = benchsoc_etherbone_user_port_sink_param_ip_address;
assign benchsoc_etherbone_tx_cdc_sink_param_length = benchsoc_etherbone_user_port_sink_param_length;
assign benchsoc_etherbone_tx_converter_sink_valid = benchsoc_etherbone_tx_cdc_source_valid;
assign benchsoc_etherbone_tx_cdc_source_ready = benchsoc_etherbone_tx_converter_sink_ready;
assign benchsoc_etherbone_tx_converter_sink_first = benchsoc_etherbone_tx_cdc_source_first;
assign benchsoc_etherbone_tx_converter_sink_last = benchsoc_etherbone_tx_cdc_source_last;
assign benchsoc_etherbone_tx_converter_sink_payload_data = benchsoc_etherbone_tx_cdc_source_payload_data;
assign benchsoc_etherbone_tx_converter_sink_payload_last_be = benchsoc_etherbone_tx_cdc_source_payload_last_be;
assign benchsoc_etherbone_tx_converter_sink_payload_error = benchsoc_etherbone_tx_cdc_source_payload_error;
assign benchsoc_etherbone_tx_converter_sink_param_src_port = benchsoc_etherbone_tx_cdc_source_param_src_port;
assign benchsoc_etherbone_tx_converter_sink_param_dst_port = benchsoc_etherbone_tx_cdc_source_param_dst_port;
assign benchsoc_etherbone_tx_converter_sink_param_ip_address = benchsoc_etherbone_tx_cdc_source_param_ip_address;
assign benchsoc_etherbone_tx_converter_sink_param_length = benchsoc_etherbone_tx_cdc_source_param_length;
assign benchsoc_etherbone_internal_port_sink_valid = benchsoc_etherbone_tx_converter_source_valid;
assign benchsoc_etherbone_tx_converter_source_ready = benchsoc_etherbone_internal_port_sink_ready;
assign benchsoc_etherbone_internal_port_sink_first = benchsoc_etherbone_tx_converter_source_first;
assign benchsoc_etherbone_internal_port_sink_last = benchsoc_etherbone_tx_converter_source_last;
assign benchsoc_etherbone_internal_port_sink_payload_data = benchsoc_etherbone_tx_converter_source_payload_data;
assign benchsoc_etherbone_internal_port_sink_payload_last_be = benchsoc_etherbone_tx_converter_source_payload_last_be;
assign benchsoc_etherbone_internal_port_sink_payload_error = benchsoc_etherbone_tx_converter_source_payload_error;
assign benchsoc_etherbone_internal_port_sink_param_src_port = benchsoc_etherbone_tx_converter_source_param_src_port;
assign benchsoc_etherbone_internal_port_sink_param_dst_port = benchsoc_etherbone_tx_converter_source_param_dst_port;
assign benchsoc_etherbone_internal_port_sink_param_ip_address = benchsoc_etherbone_tx_converter_source_param_ip_address;
assign benchsoc_etherbone_internal_port_sink_param_length = benchsoc_etherbone_tx_converter_source_param_length;
assign benchsoc_etherbone_rx_converter_sink_valid = benchsoc_etherbone_internal_port_source_valid;
assign benchsoc_etherbone_internal_port_source_ready = benchsoc_etherbone_rx_converter_sink_ready;
assign benchsoc_etherbone_rx_converter_sink_first = benchsoc_etherbone_internal_port_source_first;
assign benchsoc_etherbone_rx_converter_sink_last = benchsoc_etherbone_internal_port_source_last;
assign benchsoc_etherbone_rx_converter_sink_payload_data = benchsoc_etherbone_internal_port_source_payload_data;
assign benchsoc_etherbone_rx_converter_sink_payload_last_be = benchsoc_etherbone_internal_port_source_payload_last_be;
assign benchsoc_etherbone_rx_converter_sink_payload_error = benchsoc_etherbone_internal_port_source_payload_error;
assign benchsoc_etherbone_rx_converter_sink_param_src_port = benchsoc_etherbone_internal_port_source_param_src_port;
assign benchsoc_etherbone_rx_converter_sink_param_dst_port = benchsoc_etherbone_internal_port_source_param_dst_port;
assign benchsoc_etherbone_rx_converter_sink_param_ip_address = benchsoc_etherbone_internal_port_source_param_ip_address;
assign benchsoc_etherbone_rx_converter_sink_param_length = benchsoc_etherbone_internal_port_source_param_length;
assign benchsoc_etherbone_rx_cdc_sink_valid = benchsoc_etherbone_rx_converter_source_valid;
assign benchsoc_etherbone_rx_converter_source_ready = benchsoc_etherbone_rx_cdc_sink_ready;
assign benchsoc_etherbone_rx_cdc_sink_first = benchsoc_etherbone_rx_converter_source_first;
assign benchsoc_etherbone_rx_cdc_sink_last = benchsoc_etherbone_rx_converter_source_last;
assign benchsoc_etherbone_rx_cdc_sink_payload_data = benchsoc_etherbone_rx_converter_source_payload_data;
assign benchsoc_etherbone_rx_cdc_sink_payload_last_be = benchsoc_etherbone_rx_converter_source_payload_last_be;
assign benchsoc_etherbone_rx_cdc_sink_payload_error = benchsoc_etherbone_rx_converter_source_payload_error;
assign benchsoc_etherbone_rx_cdc_sink_param_src_port = benchsoc_etherbone_rx_converter_source_param_src_port;
assign benchsoc_etherbone_rx_cdc_sink_param_dst_port = benchsoc_etherbone_rx_converter_source_param_dst_port;
assign benchsoc_etherbone_rx_cdc_sink_param_ip_address = benchsoc_etherbone_rx_converter_source_param_ip_address;
assign benchsoc_etherbone_rx_cdc_sink_param_length = benchsoc_etherbone_rx_converter_source_param_length;
assign benchsoc_etherbone_user_port_source_valid = benchsoc_etherbone_rx_cdc_source_valid;
assign benchsoc_etherbone_rx_cdc_source_ready = benchsoc_etherbone_user_port_source_ready;
assign benchsoc_etherbone_user_port_source_first = benchsoc_etherbone_rx_cdc_source_first;
assign benchsoc_etherbone_user_port_source_last = benchsoc_etherbone_rx_cdc_source_last;
assign benchsoc_etherbone_user_port_source_payload_data = benchsoc_etherbone_rx_cdc_source_payload_data;
assign benchsoc_etherbone_user_port_source_payload_last_be = benchsoc_etherbone_rx_cdc_source_payload_last_be;
assign benchsoc_etherbone_user_port_source_payload_error = benchsoc_etherbone_rx_cdc_source_payload_error;
assign benchsoc_etherbone_user_port_source_param_src_port = benchsoc_etherbone_rx_cdc_source_param_src_port;
assign benchsoc_etherbone_user_port_source_param_dst_port = benchsoc_etherbone_rx_cdc_source_param_dst_port;
assign benchsoc_etherbone_user_port_source_param_ip_address = benchsoc_etherbone_rx_cdc_source_param_ip_address;
assign benchsoc_etherbone_user_port_source_param_length = benchsoc_etherbone_rx_cdc_source_param_length;
always @(*) begin
	subfragments_liteethudp_sel <= 1'd0;
	case (benchsoc_ethcore_crossbar_sink_param_dst_port)
		11'd1234: begin
			subfragments_liteethudp_sel <= 1'd1;
		end
		default: begin
			subfragments_liteethudp_sel <= 1'd0;
		end
	endcase
end
assign benchsoc_etherbone_tx_cdc_asyncfifo_din = {benchsoc_etherbone_tx_cdc_fifo_in_last, benchsoc_etherbone_tx_cdc_fifo_in_first, benchsoc_etherbone_tx_cdc_fifo_in_param_length, benchsoc_etherbone_tx_cdc_fifo_in_param_ip_address, benchsoc_etherbone_tx_cdc_fifo_in_param_dst_port, benchsoc_etherbone_tx_cdc_fifo_in_param_src_port, benchsoc_etherbone_tx_cdc_fifo_in_payload_error, benchsoc_etherbone_tx_cdc_fifo_in_payload_last_be, benchsoc_etherbone_tx_cdc_fifo_in_payload_data};
assign {benchsoc_etherbone_tx_cdc_fifo_out_last, benchsoc_etherbone_tx_cdc_fifo_out_first, benchsoc_etherbone_tx_cdc_fifo_out_param_length, benchsoc_etherbone_tx_cdc_fifo_out_param_ip_address, benchsoc_etherbone_tx_cdc_fifo_out_param_dst_port, benchsoc_etherbone_tx_cdc_fifo_out_param_src_port, benchsoc_etherbone_tx_cdc_fifo_out_payload_error, benchsoc_etherbone_tx_cdc_fifo_out_payload_last_be, benchsoc_etherbone_tx_cdc_fifo_out_payload_data} = benchsoc_etherbone_tx_cdc_asyncfifo_dout;
assign benchsoc_etherbone_tx_cdc_sink_ready = benchsoc_etherbone_tx_cdc_asyncfifo_writable;
assign benchsoc_etherbone_tx_cdc_asyncfifo_we = benchsoc_etherbone_tx_cdc_sink_valid;
assign benchsoc_etherbone_tx_cdc_fifo_in_first = benchsoc_etherbone_tx_cdc_sink_first;
assign benchsoc_etherbone_tx_cdc_fifo_in_last = benchsoc_etherbone_tx_cdc_sink_last;
assign benchsoc_etherbone_tx_cdc_fifo_in_payload_data = benchsoc_etherbone_tx_cdc_sink_payload_data;
assign benchsoc_etherbone_tx_cdc_fifo_in_payload_last_be = benchsoc_etherbone_tx_cdc_sink_payload_last_be;
assign benchsoc_etherbone_tx_cdc_fifo_in_payload_error = benchsoc_etherbone_tx_cdc_sink_payload_error;
assign benchsoc_etherbone_tx_cdc_fifo_in_param_src_port = benchsoc_etherbone_tx_cdc_sink_param_src_port;
assign benchsoc_etherbone_tx_cdc_fifo_in_param_dst_port = benchsoc_etherbone_tx_cdc_sink_param_dst_port;
assign benchsoc_etherbone_tx_cdc_fifo_in_param_ip_address = benchsoc_etherbone_tx_cdc_sink_param_ip_address;
assign benchsoc_etherbone_tx_cdc_fifo_in_param_length = benchsoc_etherbone_tx_cdc_sink_param_length;
assign benchsoc_etherbone_tx_cdc_source_valid = benchsoc_etherbone_tx_cdc_asyncfifo_readable;
assign benchsoc_etherbone_tx_cdc_source_first = benchsoc_etherbone_tx_cdc_fifo_out_first;
assign benchsoc_etherbone_tx_cdc_source_last = benchsoc_etherbone_tx_cdc_fifo_out_last;
assign benchsoc_etherbone_tx_cdc_source_payload_data = benchsoc_etherbone_tx_cdc_fifo_out_payload_data;
assign benchsoc_etherbone_tx_cdc_source_payload_last_be = benchsoc_etherbone_tx_cdc_fifo_out_payload_last_be;
assign benchsoc_etherbone_tx_cdc_source_payload_error = benchsoc_etherbone_tx_cdc_fifo_out_payload_error;
assign benchsoc_etherbone_tx_cdc_source_param_src_port = benchsoc_etherbone_tx_cdc_fifo_out_param_src_port;
assign benchsoc_etherbone_tx_cdc_source_param_dst_port = benchsoc_etherbone_tx_cdc_fifo_out_param_dst_port;
assign benchsoc_etherbone_tx_cdc_source_param_ip_address = benchsoc_etherbone_tx_cdc_fifo_out_param_ip_address;
assign benchsoc_etherbone_tx_cdc_source_param_length = benchsoc_etherbone_tx_cdc_fifo_out_param_length;
assign benchsoc_etherbone_tx_cdc_asyncfifo_re = benchsoc_etherbone_tx_cdc_source_ready;
assign benchsoc_etherbone_tx_cdc_graycounter0_ce = (benchsoc_etherbone_tx_cdc_asyncfifo_writable & benchsoc_etherbone_tx_cdc_asyncfifo_we);
assign benchsoc_etherbone_tx_cdc_graycounter1_ce = (benchsoc_etherbone_tx_cdc_asyncfifo_readable & benchsoc_etherbone_tx_cdc_asyncfifo_re);
assign benchsoc_etherbone_tx_cdc_asyncfifo_writable = (((benchsoc_etherbone_tx_cdc_graycounter0_q[2] == benchsoc_etherbone_tx_cdc_consume_wdomain[2]) | (benchsoc_etherbone_tx_cdc_graycounter0_q[1] == benchsoc_etherbone_tx_cdc_consume_wdomain[1])) | (benchsoc_etherbone_tx_cdc_graycounter0_q[0] != benchsoc_etherbone_tx_cdc_consume_wdomain[0]));
assign benchsoc_etherbone_tx_cdc_asyncfifo_readable = (benchsoc_etherbone_tx_cdc_graycounter1_q != benchsoc_etherbone_tx_cdc_produce_rdomain);
assign benchsoc_etherbone_tx_cdc_wrport_adr = benchsoc_etherbone_tx_cdc_graycounter0_q_binary[1:0];
assign benchsoc_etherbone_tx_cdc_wrport_dat_w = benchsoc_etherbone_tx_cdc_asyncfifo_din;
assign benchsoc_etherbone_tx_cdc_wrport_we = benchsoc_etherbone_tx_cdc_graycounter0_ce;
assign benchsoc_etherbone_tx_cdc_rdport_adr = benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary[1:0];
assign benchsoc_etherbone_tx_cdc_asyncfifo_dout = benchsoc_etherbone_tx_cdc_rdport_dat_r;
always @(*) begin
	benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary <= 3'd0;
	if (benchsoc_etherbone_tx_cdc_graycounter0_ce) begin
		benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary <= (benchsoc_etherbone_tx_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary <= benchsoc_etherbone_tx_cdc_graycounter0_q_binary;
	end
end
assign benchsoc_etherbone_tx_cdc_graycounter0_q_next = (benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary ^ benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
	benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary <= 3'd0;
	if (benchsoc_etherbone_tx_cdc_graycounter1_ce) begin
		benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary <= (benchsoc_etherbone_tx_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary <= benchsoc_etherbone_tx_cdc_graycounter1_q_binary;
	end
end
assign benchsoc_etherbone_tx_cdc_graycounter1_q_next = (benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary ^ benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary[2:1]);
assign benchsoc_etherbone_tx_converter_converter_sink_valid = benchsoc_etherbone_tx_converter_sink_valid;
assign benchsoc_etherbone_tx_converter_converter_sink_first = benchsoc_etherbone_tx_converter_sink_first;
assign benchsoc_etherbone_tx_converter_converter_sink_last = benchsoc_etherbone_tx_converter_sink_last;
assign benchsoc_etherbone_tx_converter_sink_ready = benchsoc_etherbone_tx_converter_converter_sink_ready;
always @(*) begin
	benchsoc_etherbone_tx_converter_converter_sink_payload_data <= 40'd0;
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[7:0] <= benchsoc_etherbone_tx_converter_sink_payload_data[7:0];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[8] <= benchsoc_etherbone_tx_converter_sink_payload_last_be[0];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[9] <= benchsoc_etherbone_tx_converter_sink_payload_error[0];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[17:10] <= benchsoc_etherbone_tx_converter_sink_payload_data[15:8];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[18] <= benchsoc_etherbone_tx_converter_sink_payload_last_be[1];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[19] <= benchsoc_etherbone_tx_converter_sink_payload_error[1];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[27:20] <= benchsoc_etherbone_tx_converter_sink_payload_data[23:16];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[28] <= benchsoc_etherbone_tx_converter_sink_payload_last_be[2];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[29] <= benchsoc_etherbone_tx_converter_sink_payload_error[2];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[37:30] <= benchsoc_etherbone_tx_converter_sink_payload_data[31:24];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[38] <= benchsoc_etherbone_tx_converter_sink_payload_last_be[3];
	benchsoc_etherbone_tx_converter_converter_sink_payload_data[39] <= benchsoc_etherbone_tx_converter_sink_payload_error[3];
end
assign benchsoc_etherbone_tx_converter_source_valid = benchsoc_etherbone_tx_converter_source_source_valid;
assign benchsoc_etherbone_tx_converter_source_first = benchsoc_etherbone_tx_converter_source_source_first;
assign benchsoc_etherbone_tx_converter_source_last = benchsoc_etherbone_tx_converter_source_source_last;
assign benchsoc_etherbone_tx_converter_source_source_ready = benchsoc_etherbone_tx_converter_source_ready;
assign {benchsoc_etherbone_tx_converter_source_payload_error, benchsoc_etherbone_tx_converter_source_payload_last_be, benchsoc_etherbone_tx_converter_source_payload_data} = benchsoc_etherbone_tx_converter_source_source_payload_data;
assign benchsoc_etherbone_tx_converter_source_param_src_port = benchsoc_etherbone_tx_converter_sink_param_src_port;
assign benchsoc_etherbone_tx_converter_source_param_dst_port = benchsoc_etherbone_tx_converter_sink_param_dst_port;
assign benchsoc_etherbone_tx_converter_source_param_ip_address = benchsoc_etherbone_tx_converter_sink_param_ip_address;
assign benchsoc_etherbone_tx_converter_source_param_length = benchsoc_etherbone_tx_converter_sink_param_length;
assign benchsoc_etherbone_tx_converter_source_source_valid = benchsoc_etherbone_tx_converter_converter_source_valid;
assign benchsoc_etherbone_tx_converter_converter_source_ready = benchsoc_etherbone_tx_converter_source_source_ready;
assign benchsoc_etherbone_tx_converter_source_source_first = benchsoc_etherbone_tx_converter_converter_source_first;
assign benchsoc_etherbone_tx_converter_source_source_last = benchsoc_etherbone_tx_converter_converter_source_last;
assign benchsoc_etherbone_tx_converter_source_source_payload_data = benchsoc_etherbone_tx_converter_converter_source_payload_data;
assign benchsoc_etherbone_tx_converter_converter_first = (benchsoc_etherbone_tx_converter_converter_mux == 1'd0);
assign benchsoc_etherbone_tx_converter_converter_last = (benchsoc_etherbone_tx_converter_converter_mux == 2'd3);
assign benchsoc_etherbone_tx_converter_converter_source_valid = benchsoc_etherbone_tx_converter_converter_sink_valid;
assign benchsoc_etherbone_tx_converter_converter_source_first = (benchsoc_etherbone_tx_converter_converter_sink_first & benchsoc_etherbone_tx_converter_converter_first);
assign benchsoc_etherbone_tx_converter_converter_source_last = (benchsoc_etherbone_tx_converter_converter_sink_last & benchsoc_etherbone_tx_converter_converter_last);
assign benchsoc_etherbone_tx_converter_converter_sink_ready = (benchsoc_etherbone_tx_converter_converter_last & benchsoc_etherbone_tx_converter_converter_source_ready);
always @(*) begin
	benchsoc_etherbone_tx_converter_converter_source_payload_data <= 10'd0;
	case (benchsoc_etherbone_tx_converter_converter_mux)
		1'd0: begin
			benchsoc_etherbone_tx_converter_converter_source_payload_data <= benchsoc_etherbone_tx_converter_converter_sink_payload_data[9:0];
		end
		1'd1: begin
			benchsoc_etherbone_tx_converter_converter_source_payload_data <= benchsoc_etherbone_tx_converter_converter_sink_payload_data[19:10];
		end
		2'd2: begin
			benchsoc_etherbone_tx_converter_converter_source_payload_data <= benchsoc_etherbone_tx_converter_converter_sink_payload_data[29:20];
		end
		default: begin
			benchsoc_etherbone_tx_converter_converter_source_payload_data <= benchsoc_etherbone_tx_converter_converter_sink_payload_data[39:30];
		end
	endcase
end
assign benchsoc_etherbone_tx_converter_converter_source_payload_valid_token_count = benchsoc_etherbone_tx_converter_converter_last;
assign benchsoc_etherbone_rx_converter_converter_sink_valid = benchsoc_etherbone_rx_converter_sink_valid;
assign benchsoc_etherbone_rx_converter_converter_sink_first = benchsoc_etherbone_rx_converter_sink_first;
assign benchsoc_etherbone_rx_converter_converter_sink_last = benchsoc_etherbone_rx_converter_sink_last;
assign benchsoc_etherbone_rx_converter_sink_ready = benchsoc_etherbone_rx_converter_converter_sink_ready;
assign benchsoc_etherbone_rx_converter_converter_sink_payload_data = {benchsoc_etherbone_rx_converter_sink_payload_error, benchsoc_etherbone_rx_converter_sink_payload_last_be, benchsoc_etherbone_rx_converter_sink_payload_data};
assign benchsoc_etherbone_rx_converter_source_valid = benchsoc_etherbone_rx_converter_source_source_valid;
assign benchsoc_etherbone_rx_converter_source_first = benchsoc_etherbone_rx_converter_source_source_first;
assign benchsoc_etherbone_rx_converter_source_last = benchsoc_etherbone_rx_converter_source_source_last;
assign benchsoc_etherbone_rx_converter_source_source_ready = benchsoc_etherbone_rx_converter_source_ready;
always @(*) begin
	benchsoc_etherbone_rx_converter_source_payload_data <= 32'd0;
	benchsoc_etherbone_rx_converter_source_payload_data[7:0] <= benchsoc_etherbone_rx_converter_source_source_payload_data[7:0];
	benchsoc_etherbone_rx_converter_source_payload_data[15:8] <= benchsoc_etherbone_rx_converter_source_source_payload_data[17:10];
	benchsoc_etherbone_rx_converter_source_payload_data[23:16] <= benchsoc_etherbone_rx_converter_source_source_payload_data[27:20];
	benchsoc_etherbone_rx_converter_source_payload_data[31:24] <= benchsoc_etherbone_rx_converter_source_source_payload_data[37:30];
end
always @(*) begin
	benchsoc_etherbone_rx_converter_source_payload_last_be <= 4'd0;
	benchsoc_etherbone_rx_converter_source_payload_last_be[0] <= benchsoc_etherbone_rx_converter_source_source_payload_data[8];
	benchsoc_etherbone_rx_converter_source_payload_last_be[1] <= benchsoc_etherbone_rx_converter_source_source_payload_data[18];
	benchsoc_etherbone_rx_converter_source_payload_last_be[2] <= benchsoc_etherbone_rx_converter_source_source_payload_data[28];
	benchsoc_etherbone_rx_converter_source_payload_last_be[3] <= benchsoc_etherbone_rx_converter_source_source_payload_data[38];
end
always @(*) begin
	benchsoc_etherbone_rx_converter_source_payload_error <= 4'd0;
	benchsoc_etherbone_rx_converter_source_payload_error[0] <= benchsoc_etherbone_rx_converter_source_source_payload_data[9];
	benchsoc_etherbone_rx_converter_source_payload_error[1] <= benchsoc_etherbone_rx_converter_source_source_payload_data[19];
	benchsoc_etherbone_rx_converter_source_payload_error[2] <= benchsoc_etherbone_rx_converter_source_source_payload_data[29];
	benchsoc_etherbone_rx_converter_source_payload_error[3] <= benchsoc_etherbone_rx_converter_source_source_payload_data[39];
end
assign benchsoc_etherbone_rx_converter_source_source_valid = benchsoc_etherbone_rx_converter_converter_source_valid;
assign benchsoc_etherbone_rx_converter_converter_source_ready = benchsoc_etherbone_rx_converter_source_source_ready;
assign benchsoc_etherbone_rx_converter_source_source_first = benchsoc_etherbone_rx_converter_converter_source_first;
assign benchsoc_etherbone_rx_converter_source_source_last = benchsoc_etherbone_rx_converter_converter_source_last;
assign benchsoc_etherbone_rx_converter_source_source_payload_data = benchsoc_etherbone_rx_converter_converter_source_payload_data;
assign benchsoc_etherbone_rx_converter_converter_sink_ready = ((~benchsoc_etherbone_rx_converter_converter_strobe_all) | benchsoc_etherbone_rx_converter_converter_source_ready);
assign benchsoc_etherbone_rx_converter_converter_source_valid = benchsoc_etherbone_rx_converter_converter_strobe_all;
assign benchsoc_etherbone_rx_converter_converter_load_part = (benchsoc_etherbone_rx_converter_converter_sink_valid & benchsoc_etherbone_rx_converter_converter_sink_ready);
assign benchsoc_etherbone_rx_cdc_asyncfifo_din = {benchsoc_etherbone_rx_cdc_fifo_in_last, benchsoc_etherbone_rx_cdc_fifo_in_first, benchsoc_etherbone_rx_cdc_fifo_in_param_length, benchsoc_etherbone_rx_cdc_fifo_in_param_ip_address, benchsoc_etherbone_rx_cdc_fifo_in_param_dst_port, benchsoc_etherbone_rx_cdc_fifo_in_param_src_port, benchsoc_etherbone_rx_cdc_fifo_in_payload_error, benchsoc_etherbone_rx_cdc_fifo_in_payload_last_be, benchsoc_etherbone_rx_cdc_fifo_in_payload_data};
assign {benchsoc_etherbone_rx_cdc_fifo_out_last, benchsoc_etherbone_rx_cdc_fifo_out_first, benchsoc_etherbone_rx_cdc_fifo_out_param_length, benchsoc_etherbone_rx_cdc_fifo_out_param_ip_address, benchsoc_etherbone_rx_cdc_fifo_out_param_dst_port, benchsoc_etherbone_rx_cdc_fifo_out_param_src_port, benchsoc_etherbone_rx_cdc_fifo_out_payload_error, benchsoc_etherbone_rx_cdc_fifo_out_payload_last_be, benchsoc_etherbone_rx_cdc_fifo_out_payload_data} = benchsoc_etherbone_rx_cdc_asyncfifo_dout;
assign benchsoc_etherbone_rx_cdc_sink_ready = benchsoc_etherbone_rx_cdc_asyncfifo_writable;
assign benchsoc_etherbone_rx_cdc_asyncfifo_we = benchsoc_etherbone_rx_cdc_sink_valid;
assign benchsoc_etherbone_rx_cdc_fifo_in_first = benchsoc_etherbone_rx_cdc_sink_first;
assign benchsoc_etherbone_rx_cdc_fifo_in_last = benchsoc_etherbone_rx_cdc_sink_last;
assign benchsoc_etherbone_rx_cdc_fifo_in_payload_data = benchsoc_etherbone_rx_cdc_sink_payload_data;
assign benchsoc_etherbone_rx_cdc_fifo_in_payload_last_be = benchsoc_etherbone_rx_cdc_sink_payload_last_be;
assign benchsoc_etherbone_rx_cdc_fifo_in_payload_error = benchsoc_etherbone_rx_cdc_sink_payload_error;
assign benchsoc_etherbone_rx_cdc_fifo_in_param_src_port = benchsoc_etherbone_rx_cdc_sink_param_src_port;
assign benchsoc_etherbone_rx_cdc_fifo_in_param_dst_port = benchsoc_etherbone_rx_cdc_sink_param_dst_port;
assign benchsoc_etherbone_rx_cdc_fifo_in_param_ip_address = benchsoc_etherbone_rx_cdc_sink_param_ip_address;
assign benchsoc_etherbone_rx_cdc_fifo_in_param_length = benchsoc_etherbone_rx_cdc_sink_param_length;
assign benchsoc_etherbone_rx_cdc_source_valid = benchsoc_etherbone_rx_cdc_asyncfifo_readable;
assign benchsoc_etherbone_rx_cdc_source_first = benchsoc_etherbone_rx_cdc_fifo_out_first;
assign benchsoc_etherbone_rx_cdc_source_last = benchsoc_etherbone_rx_cdc_fifo_out_last;
assign benchsoc_etherbone_rx_cdc_source_payload_data = benchsoc_etherbone_rx_cdc_fifo_out_payload_data;
assign benchsoc_etherbone_rx_cdc_source_payload_last_be = benchsoc_etherbone_rx_cdc_fifo_out_payload_last_be;
assign benchsoc_etherbone_rx_cdc_source_payload_error = benchsoc_etherbone_rx_cdc_fifo_out_payload_error;
assign benchsoc_etherbone_rx_cdc_source_param_src_port = benchsoc_etherbone_rx_cdc_fifo_out_param_src_port;
assign benchsoc_etherbone_rx_cdc_source_param_dst_port = benchsoc_etherbone_rx_cdc_fifo_out_param_dst_port;
assign benchsoc_etherbone_rx_cdc_source_param_ip_address = benchsoc_etherbone_rx_cdc_fifo_out_param_ip_address;
assign benchsoc_etherbone_rx_cdc_source_param_length = benchsoc_etherbone_rx_cdc_fifo_out_param_length;
assign benchsoc_etherbone_rx_cdc_asyncfifo_re = benchsoc_etherbone_rx_cdc_source_ready;
assign benchsoc_etherbone_rx_cdc_graycounter0_ce = (benchsoc_etherbone_rx_cdc_asyncfifo_writable & benchsoc_etherbone_rx_cdc_asyncfifo_we);
assign benchsoc_etherbone_rx_cdc_graycounter1_ce = (benchsoc_etherbone_rx_cdc_asyncfifo_readable & benchsoc_etherbone_rx_cdc_asyncfifo_re);
assign benchsoc_etherbone_rx_cdc_asyncfifo_writable = (((benchsoc_etherbone_rx_cdc_graycounter0_q[2] == benchsoc_etherbone_rx_cdc_consume_wdomain[2]) | (benchsoc_etherbone_rx_cdc_graycounter0_q[1] == benchsoc_etherbone_rx_cdc_consume_wdomain[1])) | (benchsoc_etherbone_rx_cdc_graycounter0_q[0] != benchsoc_etherbone_rx_cdc_consume_wdomain[0]));
assign benchsoc_etherbone_rx_cdc_asyncfifo_readable = (benchsoc_etherbone_rx_cdc_graycounter1_q != benchsoc_etherbone_rx_cdc_produce_rdomain);
assign benchsoc_etherbone_rx_cdc_wrport_adr = benchsoc_etherbone_rx_cdc_graycounter0_q_binary[1:0];
assign benchsoc_etherbone_rx_cdc_wrport_dat_w = benchsoc_etherbone_rx_cdc_asyncfifo_din;
assign benchsoc_etherbone_rx_cdc_wrport_we = benchsoc_etherbone_rx_cdc_graycounter0_ce;
assign benchsoc_etherbone_rx_cdc_rdport_adr = benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary[1:0];
assign benchsoc_etherbone_rx_cdc_asyncfifo_dout = benchsoc_etherbone_rx_cdc_rdport_dat_r;
always @(*) begin
	benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary <= 3'd0;
	if (benchsoc_etherbone_rx_cdc_graycounter0_ce) begin
		benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary <= (benchsoc_etherbone_rx_cdc_graycounter0_q_binary + 1'd1);
	end else begin
		benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary <= benchsoc_etherbone_rx_cdc_graycounter0_q_binary;
	end
end
assign benchsoc_etherbone_rx_cdc_graycounter0_q_next = (benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary ^ benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
	benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary <= 3'd0;
	if (benchsoc_etherbone_rx_cdc_graycounter1_ce) begin
		benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary <= (benchsoc_etherbone_rx_cdc_graycounter1_q_binary + 1'd1);
	end else begin
		benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary <= benchsoc_etherbone_rx_cdc_graycounter1_q_binary;
	end
end
assign benchsoc_etherbone_rx_cdc_graycounter1_q_next = (benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary ^ benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary[2:1]);
assign benchsoc_ethcore_crossbar_source_valid = benchsoc_etherbone_internal_port_sink_valid;
assign benchsoc_etherbone_internal_port_sink_ready = benchsoc_ethcore_crossbar_source_ready;
assign benchsoc_ethcore_crossbar_source_first = benchsoc_etherbone_internal_port_sink_first;
assign benchsoc_ethcore_crossbar_source_last = benchsoc_etherbone_internal_port_sink_last;
assign benchsoc_ethcore_crossbar_source_payload_data = benchsoc_etherbone_internal_port_sink_payload_data;
assign benchsoc_ethcore_crossbar_source_payload_last_be = benchsoc_etherbone_internal_port_sink_payload_last_be;
assign benchsoc_ethcore_crossbar_source_payload_error = benchsoc_etherbone_internal_port_sink_payload_error;
assign benchsoc_ethcore_crossbar_source_param_src_port = benchsoc_etherbone_internal_port_sink_param_src_port;
assign benchsoc_ethcore_crossbar_source_param_dst_port = benchsoc_etherbone_internal_port_sink_param_dst_port;
assign benchsoc_ethcore_crossbar_source_param_ip_address = benchsoc_etherbone_internal_port_sink_param_ip_address;
assign benchsoc_ethcore_crossbar_source_param_length = benchsoc_etherbone_internal_port_sink_param_length;
assign benchsoc_etherbone_internal_port_source_valid = benchsoc_ethcore_crossbar_sink_valid;
assign benchsoc_ethcore_crossbar_sink_ready = benchsoc_etherbone_internal_port_source_ready;
assign benchsoc_etherbone_internal_port_source_first = benchsoc_ethcore_crossbar_sink_first;
assign benchsoc_etherbone_internal_port_source_last = benchsoc_ethcore_crossbar_sink_last;
assign benchsoc_etherbone_internal_port_source_payload_data = benchsoc_ethcore_crossbar_sink_payload_data;
assign benchsoc_etherbone_internal_port_source_payload_last_be = benchsoc_ethcore_crossbar_sink_payload_last_be;
assign benchsoc_etherbone_internal_port_source_payload_error = benchsoc_ethcore_crossbar_sink_payload_error;
assign benchsoc_etherbone_internal_port_source_param_src_port = benchsoc_ethcore_crossbar_sink_param_src_port;
assign benchsoc_etherbone_internal_port_source_param_dst_port = benchsoc_ethcore_crossbar_sink_param_dst_port;
assign benchsoc_etherbone_internal_port_source_param_ip_address = benchsoc_ethcore_crossbar_sink_param_ip_address;
assign benchsoc_etherbone_internal_port_source_param_length = benchsoc_ethcore_crossbar_sink_param_length;
assign benchsoc_etherbone_dispatcher_sel0 = (~benchsoc_etherbone_rx_source_source_param_pf);
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid = benchsoc_etherbone_record_receiver_source_source_valid;
assign benchsoc_etherbone_record_receiver_source_source_ready = benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_first = benchsoc_etherbone_record_receiver_source_source_first;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_last = benchsoc_etherbone_record_receiver_source_source_last;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_addr = benchsoc_etherbone_record_receiver_source_source_payload_addr;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_last_be = benchsoc_etherbone_record_receiver_source_source_payload_last_be;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_data = benchsoc_etherbone_record_receiver_source_source_payload_data;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_we = benchsoc_etherbone_record_receiver_source_source_param_we;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_count = benchsoc_etherbone_record_receiver_source_source_param_count;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_base_addr = benchsoc_etherbone_record_receiver_source_source_param_base_addr;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_be = benchsoc_etherbone_record_receiver_source_source_param_be;
assign benchsoc_etherbone_record_sender_sink_valid = benchsoc_etherbone_liteethetherbonewishbonemaster_source_valid;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_source_ready = benchsoc_etherbone_record_sender_sink_ready;
assign benchsoc_etherbone_record_sender_sink_first = benchsoc_etherbone_liteethetherbonewishbonemaster_source_first;
assign benchsoc_etherbone_record_sender_sink_last = benchsoc_etherbone_liteethetherbonewishbonemaster_source_last;
assign benchsoc_etherbone_record_sender_sink_payload_addr = benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr;
assign benchsoc_etherbone_record_sender_sink_payload_last_be = benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_last_be;
assign benchsoc_etherbone_record_sender_sink_payload_data = benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_data;
assign benchsoc_etherbone_record_sender_sink_param_we = benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_we;
assign benchsoc_etherbone_record_sender_sink_param_count = benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_count;
assign benchsoc_etherbone_record_sender_sink_param_base_addr = benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_base_addr;
assign benchsoc_etherbone_record_sender_sink_param_be = benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_be;
assign benchsoc_etherbone_user_port_sink_valid = benchsoc_etherbone_tx_source_source_valid;
assign benchsoc_etherbone_tx_source_source_ready = benchsoc_etherbone_user_port_sink_ready;
assign benchsoc_etherbone_user_port_sink_first = benchsoc_etherbone_tx_source_source_first;
assign benchsoc_etherbone_user_port_sink_last = benchsoc_etherbone_tx_source_source_last;
assign benchsoc_etherbone_user_port_sink_payload_data = benchsoc_etherbone_tx_source_source_payload_data;
assign benchsoc_etherbone_user_port_sink_payload_last_be = benchsoc_etherbone_tx_source_source_payload_last_be;
assign benchsoc_etherbone_user_port_sink_payload_error = benchsoc_etherbone_tx_source_source_payload_error;
assign benchsoc_etherbone_user_port_sink_param_src_port = benchsoc_etherbone_tx_source_source_param_src_port;
assign benchsoc_etherbone_user_port_sink_param_dst_port = benchsoc_etherbone_tx_source_source_param_dst_port;
assign benchsoc_etherbone_user_port_sink_param_ip_address = benchsoc_etherbone_tx_source_source_param_ip_address;
assign benchsoc_etherbone_user_port_sink_param_length = benchsoc_etherbone_tx_source_source_param_length;
assign benchsoc_etherbone_rx_sink_sink_valid = benchsoc_etherbone_user_port_source_valid;
assign benchsoc_etherbone_user_port_source_ready = benchsoc_etherbone_rx_sink_sink_ready;
assign benchsoc_etherbone_rx_sink_sink_first = benchsoc_etherbone_user_port_source_first;
assign benchsoc_etherbone_rx_sink_sink_last = benchsoc_etherbone_user_port_source_last;
assign benchsoc_etherbone_rx_sink_sink_payload_data = benchsoc_etherbone_user_port_source_payload_data;
assign benchsoc_etherbone_rx_sink_sink_payload_last_be = benchsoc_etherbone_user_port_source_payload_last_be;
assign benchsoc_etherbone_rx_sink_sink_payload_error = benchsoc_etherbone_user_port_source_payload_error;
assign benchsoc_etherbone_rx_sink_sink_param_src_port = benchsoc_etherbone_user_port_source_param_src_port;
assign benchsoc_etherbone_rx_sink_sink_param_dst_port = benchsoc_etherbone_user_port_source_param_dst_port;
assign benchsoc_etherbone_rx_sink_sink_param_ip_address = benchsoc_etherbone_user_port_source_param_ip_address;
assign benchsoc_etherbone_rx_sink_sink_param_length = benchsoc_etherbone_user_port_source_param_length;
assign benchsoc_etherbone_tx_packetizer_sink_valid = benchsoc_etherbone_tx_sink_sink_valid;
assign benchsoc_etherbone_tx_packetizer_sink_last = benchsoc_etherbone_tx_sink_sink_last;
assign benchsoc_etherbone_tx_sink_sink_ready = benchsoc_etherbone_tx_packetizer_sink_ready;
assign benchsoc_etherbone_tx_packetizer_sink_param_magic = 15'd20079;
assign benchsoc_etherbone_tx_packetizer_sink_param_port_size = 3'd4;
assign benchsoc_etherbone_tx_packetizer_sink_param_addr_size = 3'd4;
assign benchsoc_etherbone_tx_packetizer_sink_param_pf = benchsoc_etherbone_tx_sink_sink_param_pf;
assign benchsoc_etherbone_tx_packetizer_sink_param_pr = benchsoc_etherbone_tx_sink_sink_param_pr;
assign benchsoc_etherbone_tx_packetizer_sink_param_nr = benchsoc_etherbone_tx_sink_sink_param_nr;
assign benchsoc_etherbone_tx_packetizer_sink_param_version = 1'd1;
assign benchsoc_etherbone_tx_packetizer_sink_payload_data = benchsoc_etherbone_tx_sink_sink_payload_data;
always @(*) begin
	benchsoc_etherbone_tx_packetizer_header <= 64'd0;
	benchsoc_etherbone_tx_packetizer_header[31:28] <= {benchsoc_etherbone_tx_packetizer_sink_param_addr_size[3:0]};
	benchsoc_etherbone_tx_packetizer_header[15:0] <= {benchsoc_etherbone_tx_packetizer_sink_param_magic[7:0], benchsoc_etherbone_tx_packetizer_sink_param_magic[15:8]};
	benchsoc_etherbone_tx_packetizer_header[18] <= {benchsoc_etherbone_tx_packetizer_sink_param_nr};
	benchsoc_etherbone_tx_packetizer_header[16] <= {benchsoc_etherbone_tx_packetizer_sink_param_pf};
	benchsoc_etherbone_tx_packetizer_header[27:24] <= {benchsoc_etherbone_tx_packetizer_sink_param_port_size[3:0]};
	benchsoc_etherbone_tx_packetizer_header[17] <= {benchsoc_etherbone_tx_packetizer_sink_param_pr};
	benchsoc_etherbone_tx_packetizer_header[23:20] <= {benchsoc_etherbone_tx_packetizer_sink_param_version[3:0]};
end
assign benchsoc_etherbone_tx_packetizer_last_be = {benchsoc_etherbone_tx_packetizer_sink_payload_last_be[3], benchsoc_etherbone_tx_packetizer_sink_payload_last_be[2], benchsoc_etherbone_tx_packetizer_sink_payload_last_be[1], benchsoc_etherbone_tx_packetizer_sink_payload_last_be[0]};
assign benchsoc_etherbone_tx_packetizer_source_payload_error = benchsoc_etherbone_tx_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_etherbone_tx_packetizer_source_last <= 1'd0;
	benchsoc_etherbone_tx_packetizer_sink_ready <= 1'd0;
	benchsoc_etherbone_tx_packetizer_source_payload_data <= 32'd0;
	benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value1 <= 1'd0;
	benchsoc_etherbone_tx_packetizer_source_payload_last_be <= 4'd0;
	benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value_ce1 <= 1'd0;
	benchsoc_etherbone_tx_packetizer_sr_load <= 1'd0;
	benchsoc_etherbone_tx_packetizer_sr_shift <= 1'd0;
	subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 2'd0;
	benchsoc_etherbone_tx_packetizer_source_valid <= 1'd0;
	benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0 <= 1'd0;
	benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0 <= 1'd0;
	subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state;
	case (subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state)
		1'd1: begin
			benchsoc_etherbone_tx_packetizer_source_valid <= 1'd1;
			benchsoc_etherbone_tx_packetizer_source_last <= 1'd0;
			benchsoc_etherbone_tx_packetizer_source_payload_data <= benchsoc_etherbone_tx_packetizer_sr[63:32];
			if ((benchsoc_etherbone_tx_packetizer_source_valid & benchsoc_etherbone_tx_packetizer_source_ready)) begin
				benchsoc_etherbone_tx_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_etherbone_tx_packetizer_count == 1'd1)) begin
					benchsoc_etherbone_tx_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 2'd3;
						benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0 <= (benchsoc_etherbone_tx_packetizer_count + 1'd1);
						benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0 <= (benchsoc_etherbone_tx_packetizer_count + 1'd1);
					benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_tx_packetizer_source_valid <= benchsoc_etherbone_tx_packetizer_sink_valid;
			benchsoc_etherbone_tx_packetizer_source_last <= benchsoc_etherbone_tx_packetizer_sink_last;
			benchsoc_etherbone_tx_packetizer_source_payload_last_be <= benchsoc_etherbone_tx_packetizer_last_be;
			benchsoc_etherbone_tx_packetizer_source_payload_data <= benchsoc_etherbone_tx_packetizer_sink_payload_data;
			if ((benchsoc_etherbone_tx_packetizer_source_valid & benchsoc_etherbone_tx_packetizer_source_ready)) begin
				benchsoc_etherbone_tx_packetizer_sink_ready <= 1'd1;
				if (benchsoc_etherbone_tx_packetizer_source_last) begin
					subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_etherbone_tx_packetizer_source_valid <= (benchsoc_etherbone_tx_packetizer_sink_valid | benchsoc_etherbone_tx_packetizer_sink_d_last);
			benchsoc_etherbone_tx_packetizer_source_last <= benchsoc_etherbone_tx_packetizer_sink_d_last;
			benchsoc_etherbone_tx_packetizer_source_payload_last_be <= benchsoc_etherbone_tx_packetizer_last_be_d;
			if (benchsoc_etherbone_tx_packetizer_fsm_from_idle) begin
				benchsoc_etherbone_tx_packetizer_source_payload_data[0] <= benchsoc_etherbone_tx_packetizer_sr[63];
			end else begin
				benchsoc_etherbone_tx_packetizer_source_payload_data[0] <= benchsoc_etherbone_tx_packetizer_sink_d_payload_data[31];
			end
			benchsoc_etherbone_tx_packetizer_source_payload_data[31:0] <= benchsoc_etherbone_tx_packetizer_sink_payload_data;
			if ((benchsoc_etherbone_tx_packetizer_source_valid & benchsoc_etherbone_tx_packetizer_source_ready)) begin
				benchsoc_etherbone_tx_packetizer_sink_ready <= (~benchsoc_etherbone_tx_packetizer_source_last);
				benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value1 <= 1'd0;
				benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value_ce1 <= 1'd1;
				if (benchsoc_etherbone_tx_packetizer_source_last) begin
					subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_tx_packetizer_sink_ready <= 1'd1;
			benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0 <= 1'd1;
			benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0 <= 1'd1;
			if (benchsoc_etherbone_tx_packetizer_sink_valid) begin
				benchsoc_etherbone_tx_packetizer_sink_ready <= 1'd0;
				benchsoc_etherbone_tx_packetizer_source_valid <= 1'd1;
				benchsoc_etherbone_tx_packetizer_source_last <= 1'd0;
				benchsoc_etherbone_tx_packetizer_source_payload_data <= benchsoc_etherbone_tx_packetizer_header[31:0];
				if ((benchsoc_etherbone_tx_packetizer_source_valid & benchsoc_etherbone_tx_packetizer_source_ready)) begin
					benchsoc_etherbone_tx_packetizer_sr_load <= 1'd1;
					benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value1 <= 1'd1;
					benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value_ce1 <= 1'd1;
					if (1'd0) begin
						if (1'd0) begin
							subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_tx_source_source_valid <= 1'd0;
	subfragments_liteethetherbonepackettx_fsm_next_state <= 1'd0;
	benchsoc_etherbone_tx_source_source_first <= 1'd0;
	benchsoc_etherbone_tx_source_source_last <= 1'd0;
	benchsoc_etherbone_tx_source_source_payload_data <= 32'd0;
	benchsoc_etherbone_tx_source_source_param_length <= 16'd0;
	benchsoc_etherbone_tx_source_source_payload_last_be <= 4'd0;
	benchsoc_etherbone_tx_source_source_payload_error <= 4'd0;
	benchsoc_etherbone_tx_source_source_param_src_port <= 16'd0;
	benchsoc_etherbone_tx_source_source_param_dst_port <= 16'd0;
	benchsoc_etherbone_tx_source_source_param_ip_address <= 32'd0;
	benchsoc_etherbone_tx_packetizer_source_ready <= 1'd0;
	subfragments_liteethetherbonepackettx_fsm_next_state <= subfragments_liteethetherbonepackettx_fsm_state;
	case (subfragments_liteethetherbonepackettx_fsm_state)
		1'd1: begin
			benchsoc_etherbone_tx_source_source_valid <= benchsoc_etherbone_tx_packetizer_source_valid;
			benchsoc_etherbone_tx_packetizer_source_ready <= benchsoc_etherbone_tx_source_source_ready;
			benchsoc_etherbone_tx_source_source_first <= benchsoc_etherbone_tx_packetizer_source_first;
			benchsoc_etherbone_tx_source_source_last <= benchsoc_etherbone_tx_packetizer_source_last;
			benchsoc_etherbone_tx_source_source_payload_data <= benchsoc_etherbone_tx_packetizer_source_payload_data;
			benchsoc_etherbone_tx_source_source_payload_last_be <= benchsoc_etherbone_tx_packetizer_source_payload_last_be;
			benchsoc_etherbone_tx_source_source_payload_error <= benchsoc_etherbone_tx_packetizer_source_payload_error;
			benchsoc_etherbone_tx_source_source_param_src_port <= benchsoc_etherbone_tx_packetizer_source_param_src_port;
			benchsoc_etherbone_tx_source_source_param_dst_port <= benchsoc_etherbone_tx_packetizer_source_param_dst_port;
			benchsoc_etherbone_tx_source_source_param_ip_address <= benchsoc_etherbone_tx_packetizer_source_param_ip_address;
			benchsoc_etherbone_tx_source_source_param_length <= benchsoc_etherbone_tx_packetizer_source_param_length;
			benchsoc_etherbone_tx_source_source_param_src_port <= 11'd1234;
			benchsoc_etherbone_tx_source_source_param_dst_port <= 11'd1234;
			benchsoc_etherbone_tx_source_source_param_ip_address <= benchsoc_etherbone_tx_sink_sink_param_ip_address;
			benchsoc_etherbone_tx_source_source_param_length <= (benchsoc_etherbone_tx_sink_sink_param_length + 4'd8);
			if (((benchsoc_etherbone_tx_source_source_valid & benchsoc_etherbone_tx_source_source_last) & benchsoc_etherbone_tx_source_source_ready)) begin
				subfragments_liteethetherbonepackettx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_etherbone_tx_packetizer_source_ready <= 1'd1;
			if (benchsoc_etherbone_tx_packetizer_source_valid) begin
				benchsoc_etherbone_tx_packetizer_source_ready <= 1'd0;
				subfragments_liteethetherbonepackettx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_etherbone_rx_depacketizer_sink_valid = benchsoc_etherbone_rx_sink_sink_valid;
assign benchsoc_etherbone_rx_sink_sink_ready = benchsoc_etherbone_rx_depacketizer_sink_ready;
assign benchsoc_etherbone_rx_depacketizer_sink_first = benchsoc_etherbone_rx_sink_sink_first;
assign benchsoc_etherbone_rx_depacketizer_sink_last = benchsoc_etherbone_rx_sink_sink_last;
assign benchsoc_etherbone_rx_depacketizer_sink_payload_data = benchsoc_etherbone_rx_sink_sink_payload_data;
assign benchsoc_etherbone_rx_depacketizer_sink_payload_last_be = benchsoc_etherbone_rx_sink_sink_payload_last_be;
assign benchsoc_etherbone_rx_depacketizer_sink_payload_error = benchsoc_etherbone_rx_sink_sink_payload_error;
assign benchsoc_etherbone_rx_depacketizer_sink_param_src_port = benchsoc_etherbone_rx_sink_sink_param_src_port;
assign benchsoc_etherbone_rx_depacketizer_sink_param_dst_port = benchsoc_etherbone_rx_sink_sink_param_dst_port;
assign benchsoc_etherbone_rx_depacketizer_sink_param_ip_address = benchsoc_etherbone_rx_sink_sink_param_ip_address;
assign benchsoc_etherbone_rx_depacketizer_sink_param_length = benchsoc_etherbone_rx_sink_sink_param_length;
assign benchsoc_etherbone_rx_source_source_last = benchsoc_etherbone_rx_depacketizer_source_last;
assign benchsoc_etherbone_rx_source_source_param_pf = benchsoc_etherbone_rx_depacketizer_source_param_pf;
assign benchsoc_etherbone_rx_source_source_param_pr = benchsoc_etherbone_rx_depacketizer_source_param_pr;
assign benchsoc_etherbone_rx_source_source_param_nr = benchsoc_etherbone_rx_depacketizer_source_param_nr;
assign benchsoc_etherbone_rx_source_source_payload_data = benchsoc_etherbone_rx_depacketizer_source_payload_data;
assign benchsoc_etherbone_rx_source_source_param_src_port = benchsoc_etherbone_rx_sink_sink_param_src_port;
assign benchsoc_etherbone_rx_source_source_param_dst_port = benchsoc_etherbone_rx_sink_sink_param_dst_port;
assign benchsoc_etherbone_rx_source_source_param_ip_address = benchsoc_etherbone_rx_sink_sink_param_ip_address;
assign benchsoc_etherbone_rx_source_source_param_length = (benchsoc_etherbone_rx_sink_sink_param_length - 4'd8);
assign benchsoc_etherbone_rx_depacketizer_header = benchsoc_etherbone_rx_depacketizer_sr;
assign benchsoc_etherbone_rx_depacketizer_source_param_addr_size = {slice_proxy76[3:0]};
assign benchsoc_etherbone_rx_depacketizer_source_param_magic = {slice_proxy78[7:0], slice_proxy77[15:8]};
assign benchsoc_etherbone_rx_depacketizer_source_param_nr = {slice_proxy79};
assign benchsoc_etherbone_rx_depacketizer_source_param_pf = {slice_proxy80};
assign benchsoc_etherbone_rx_depacketizer_source_param_port_size = {slice_proxy81[3:0]};
assign benchsoc_etherbone_rx_depacketizer_source_param_pr = {slice_proxy82};
assign benchsoc_etherbone_rx_depacketizer_source_param_version = {slice_proxy83[3:0]};
assign benchsoc_etherbone_rx_depacketizer_source_payload_error = benchsoc_etherbone_rx_depacketizer_sink_payload_error;
assign benchsoc_etherbone_rx_depacketizer_source_payload_last_be = {benchsoc_etherbone_rx_depacketizer_sink_payload_last_be[3], benchsoc_etherbone_rx_depacketizer_sink_payload_last_be[2], benchsoc_etherbone_rx_depacketizer_sink_payload_last_be[1], benchsoc_etherbone_rx_depacketizer_sink_payload_last_be[0]};
always @(*) begin
	benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value1 <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value_ce1 <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_sr_shift <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_source_valid <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_sr_shift_leftover <= 1'd0;
	subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 2'd0;
	benchsoc_etherbone_rx_depacketizer_source_last <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0 <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_source_payload_data <= 32'd0;
	benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0 <= 1'd0;
	benchsoc_etherbone_rx_depacketizer_sink_ready <= 1'd0;
	subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state;
	case (subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state)
		1'd1: begin
			benchsoc_etherbone_rx_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_etherbone_rx_depacketizer_sink_valid) begin
				benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0 <= (benchsoc_etherbone_rx_depacketizer_count + 1'd1);
				benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0 <= 1'd1;
				benchsoc_etherbone_rx_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_etherbone_rx_depacketizer_count == 1'd1)) begin
					if (1'd0) begin
						benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0 <= (benchsoc_etherbone_rx_depacketizer_count + 1'd1);
						benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0 <= 1'd1;
						subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_rx_depacketizer_source_valid <= (benchsoc_etherbone_rx_depacketizer_sink_valid | benchsoc_etherbone_rx_depacketizer_sink_d_last);
			benchsoc_etherbone_rx_depacketizer_source_last <= (benchsoc_etherbone_rx_depacketizer_sink_last | benchsoc_etherbone_rx_depacketizer_sink_d_last);
			benchsoc_etherbone_rx_depacketizer_sink_ready <= benchsoc_etherbone_rx_depacketizer_source_ready;
			benchsoc_etherbone_rx_depacketizer_source_payload_data <= benchsoc_etherbone_rx_depacketizer_sink_d_payload_data[31:0];
			benchsoc_etherbone_rx_depacketizer_source_payload_data[31] <= benchsoc_etherbone_rx_depacketizer_sink_payload_data;
			if (benchsoc_etherbone_rx_depacketizer_fsm_from_idle) begin
				benchsoc_etherbone_rx_depacketizer_source_valid <= benchsoc_etherbone_rx_depacketizer_sink_d_last;
				benchsoc_etherbone_rx_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_etherbone_rx_depacketizer_sink_valid) begin
					benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value1 <= 1'd0;
					benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value_ce1 <= 1'd1;
					benchsoc_etherbone_rx_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_etherbone_rx_depacketizer_source_valid & benchsoc_etherbone_rx_depacketizer_source_ready)) begin
				if (benchsoc_etherbone_rx_depacketizer_source_last) begin
					subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_etherbone_rx_depacketizer_source_valid <= (benchsoc_etherbone_rx_depacketizer_sink_valid | benchsoc_etherbone_rx_depacketizer_sink_d_last);
			benchsoc_etherbone_rx_depacketizer_source_last <= (benchsoc_etherbone_rx_depacketizer_sink_last | benchsoc_etherbone_rx_depacketizer_sink_d_last);
			benchsoc_etherbone_rx_depacketizer_sink_ready <= benchsoc_etherbone_rx_depacketizer_source_ready;
			benchsoc_etherbone_rx_depacketizer_source_payload_data <= benchsoc_etherbone_rx_depacketizer_sink_payload_data;
			if ((benchsoc_etherbone_rx_depacketizer_source_valid & benchsoc_etherbone_rx_depacketizer_source_ready)) begin
				if (benchsoc_etherbone_rx_depacketizer_source_last) begin
					subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_rx_depacketizer_sink_ready <= 1'd1;
			benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0 <= 1'd1;
			benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0 <= 1'd1;
			if (benchsoc_etherbone_rx_depacketizer_sink_valid) begin
				benchsoc_etherbone_rx_depacketizer_sr_shift <= 1'd1;
				benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value1 <= 1'd1;
				benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value_ce1 <= 1'd1;
				if (1'd0) begin
					if (1'd0) begin
						subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_rx_source_source_valid <= 1'd0;
	subfragments_liteethetherbonepacketrx_fsm_next_state <= 2'd0;
	benchsoc_etherbone_rx_depacketizer_source_ready <= 1'd0;
	subfragments_liteethetherbonepacketrx_fsm_next_state <= subfragments_liteethetherbonepacketrx_fsm_state;
	case (subfragments_liteethetherbonepacketrx_fsm_state)
		1'd1: begin
			if (benchsoc_etherbone_rx_valid) begin
				subfragments_liteethetherbonepacketrx_fsm_next_state <= 2'd2;
			end else begin
				subfragments_liteethetherbonepacketrx_fsm_next_state <= 2'd3;
			end
		end
		2'd2: begin
			benchsoc_etherbone_rx_source_source_valid <= benchsoc_etherbone_rx_depacketizer_source_valid;
			benchsoc_etherbone_rx_depacketizer_source_ready <= benchsoc_etherbone_rx_source_source_ready;
			if (((benchsoc_etherbone_rx_source_source_valid & benchsoc_etherbone_rx_source_source_last) & benchsoc_etherbone_rx_source_source_ready)) begin
				subfragments_liteethetherbonepacketrx_fsm_next_state <= 1'd0;
			end
		end
		2'd3: begin
			benchsoc_etherbone_rx_depacketizer_source_ready <= 1'd1;
			if (((benchsoc_etherbone_rx_depacketizer_source_valid & benchsoc_etherbone_rx_depacketizer_source_last) & benchsoc_etherbone_rx_depacketizer_source_ready)) begin
				subfragments_liteethetherbonepacketrx_fsm_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_etherbone_rx_depacketizer_source_ready <= 1'd1;
			if (benchsoc_etherbone_rx_depacketizer_source_valid) begin
				benchsoc_etherbone_rx_depacketizer_source_ready <= 1'd0;
				subfragments_liteethetherbonepacketrx_fsm_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	subfragments_liteethetherboneprobe_next_state <= 1'd0;
	benchsoc_etherbone_probe_source_valid <= 1'd0;
	benchsoc_etherbone_probe_source_first <= 1'd0;
	benchsoc_etherbone_probe_source_last <= 1'd0;
	benchsoc_etherbone_probe_source_payload_data <= 32'd0;
	benchsoc_etherbone_probe_source_payload_last_be <= 4'd0;
	benchsoc_etherbone_probe_source_payload_error <= 4'd0;
	benchsoc_etherbone_probe_source_param_addr_size <= 4'd0;
	benchsoc_etherbone_probe_source_param_nr <= 1'd0;
	benchsoc_etherbone_probe_source_param_pf <= 1'd0;
	benchsoc_etherbone_probe_source_param_port_size <= 4'd0;
	benchsoc_etherbone_probe_source_param_pr <= 1'd0;
	benchsoc_etherbone_probe_source_param_src_port <= 16'd0;
	benchsoc_etherbone_probe_source_param_dst_port <= 16'd0;
	benchsoc_etherbone_probe_source_param_ip_address <= 32'd0;
	benchsoc_etherbone_probe_source_param_length <= 16'd0;
	benchsoc_etherbone_probe_sink_ready <= 1'd0;
	subfragments_liteethetherboneprobe_next_state <= subfragments_liteethetherboneprobe_state;
	case (subfragments_liteethetherboneprobe_state)
		1'd1: begin
			benchsoc_etherbone_probe_source_valid <= benchsoc_etherbone_probe_sink_valid;
			benchsoc_etherbone_probe_sink_ready <= benchsoc_etherbone_probe_source_ready;
			benchsoc_etherbone_probe_source_first <= benchsoc_etherbone_probe_sink_first;
			benchsoc_etherbone_probe_source_last <= benchsoc_etherbone_probe_sink_last;
			benchsoc_etherbone_probe_source_payload_data <= benchsoc_etherbone_probe_sink_payload_data;
			benchsoc_etherbone_probe_source_payload_last_be <= benchsoc_etherbone_probe_sink_payload_last_be;
			benchsoc_etherbone_probe_source_payload_error <= benchsoc_etherbone_probe_sink_payload_error;
			benchsoc_etherbone_probe_source_param_addr_size <= benchsoc_etherbone_probe_sink_param_addr_size;
			benchsoc_etherbone_probe_source_param_nr <= benchsoc_etherbone_probe_sink_param_nr;
			benchsoc_etherbone_probe_source_param_pf <= benchsoc_etherbone_probe_sink_param_pf;
			benchsoc_etherbone_probe_source_param_port_size <= benchsoc_etherbone_probe_sink_param_port_size;
			benchsoc_etherbone_probe_source_param_pr <= benchsoc_etherbone_probe_sink_param_pr;
			benchsoc_etherbone_probe_source_param_src_port <= benchsoc_etherbone_probe_sink_param_src_port;
			benchsoc_etherbone_probe_source_param_dst_port <= benchsoc_etherbone_probe_sink_param_dst_port;
			benchsoc_etherbone_probe_source_param_ip_address <= benchsoc_etherbone_probe_sink_param_ip_address;
			benchsoc_etherbone_probe_source_param_length <= benchsoc_etherbone_probe_sink_param_length;
			benchsoc_etherbone_probe_source_param_pf <= 1'd0;
			benchsoc_etherbone_probe_source_param_pr <= 1'd1;
			if (((benchsoc_etherbone_probe_source_valid & benchsoc_etherbone_probe_source_last) & benchsoc_etherbone_probe_source_ready)) begin
				subfragments_liteethetherboneprobe_next_state <= 1'd0;
			end
		end
		default: begin
			benchsoc_etherbone_probe_sink_ready <= 1'd1;
			if (benchsoc_etherbone_probe_sink_valid) begin
				benchsoc_etherbone_probe_sink_ready <= 1'd0;
				subfragments_liteethetherboneprobe_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_etherbone_record_depacketizer_sink_valid = benchsoc_etherbone_record_sink_sink_valid;
assign benchsoc_etherbone_record_sink_sink_ready = benchsoc_etherbone_record_depacketizer_sink_ready;
assign benchsoc_etherbone_record_depacketizer_sink_first = benchsoc_etherbone_record_sink_sink_first;
assign benchsoc_etherbone_record_depacketizer_sink_last = benchsoc_etherbone_record_sink_sink_last;
assign benchsoc_etherbone_record_depacketizer_sink_payload_data = benchsoc_etherbone_record_sink_sink_payload_data;
assign benchsoc_etherbone_record_depacketizer_sink_payload_last_be = benchsoc_etherbone_record_sink_sink_payload_last_be;
assign benchsoc_etherbone_record_depacketizer_sink_payload_error = benchsoc_etherbone_record_sink_sink_payload_error;
assign benchsoc_etherbone_record_depacketizer_sink_param_addr_size = benchsoc_etherbone_record_sink_sink_param_addr_size;
assign benchsoc_etherbone_record_depacketizer_sink_param_nr = benchsoc_etherbone_record_sink_sink_param_nr;
assign benchsoc_etherbone_record_depacketizer_sink_param_pf = benchsoc_etherbone_record_sink_sink_param_pf;
assign benchsoc_etherbone_record_depacketizer_sink_param_port_size = benchsoc_etherbone_record_sink_sink_param_port_size;
assign benchsoc_etherbone_record_depacketizer_sink_param_pr = benchsoc_etherbone_record_sink_sink_param_pr;
assign benchsoc_etherbone_record_depacketizer_sink_param_src_port = benchsoc_etherbone_record_sink_sink_param_src_port;
assign benchsoc_etherbone_record_depacketizer_sink_param_dst_port = benchsoc_etherbone_record_sink_sink_param_dst_port;
assign benchsoc_etherbone_record_depacketizer_sink_param_ip_address = benchsoc_etherbone_record_sink_sink_param_ip_address;
assign benchsoc_etherbone_record_depacketizer_sink_param_length = benchsoc_etherbone_record_sink_sink_param_length;
assign benchsoc_etherbone_record_receiver_sink_sink_valid = benchsoc_etherbone_record_depacketizer_source_valid;
assign benchsoc_etherbone_record_depacketizer_source_ready = benchsoc_etherbone_record_receiver_sink_sink_ready;
assign benchsoc_etherbone_record_receiver_sink_sink_first = benchsoc_etherbone_record_depacketizer_source_first;
assign benchsoc_etherbone_record_receiver_sink_sink_last = benchsoc_etherbone_record_depacketizer_source_last;
assign benchsoc_etherbone_record_receiver_sink_sink_payload_last_be = benchsoc_etherbone_record_depacketizer_source_payload_last_be;
assign benchsoc_etherbone_record_receiver_sink_sink_payload_error = benchsoc_etherbone_record_depacketizer_source_payload_error;
assign benchsoc_etherbone_record_receiver_sink_sink_param_bca = benchsoc_etherbone_record_depacketizer_source_param_bca;
assign benchsoc_etherbone_record_receiver_sink_sink_param_byte_enable = benchsoc_etherbone_record_depacketizer_source_param_byte_enable;
assign benchsoc_etherbone_record_receiver_sink_sink_param_cyc = benchsoc_etherbone_record_depacketizer_source_param_cyc;
assign benchsoc_etherbone_record_receiver_sink_sink_param_rca = benchsoc_etherbone_record_depacketizer_source_param_rca;
assign benchsoc_etherbone_record_receiver_sink_sink_param_rcount = benchsoc_etherbone_record_depacketizer_source_param_rcount;
assign benchsoc_etherbone_record_receiver_sink_sink_param_rff = benchsoc_etherbone_record_depacketizer_source_param_rff;
assign benchsoc_etherbone_record_receiver_sink_sink_param_wca = benchsoc_etherbone_record_depacketizer_source_param_wca;
assign benchsoc_etherbone_record_receiver_sink_sink_param_wcount = benchsoc_etherbone_record_depacketizer_source_param_wcount;
assign benchsoc_etherbone_record_receiver_sink_sink_param_wff = benchsoc_etherbone_record_depacketizer_source_param_wff;
always @(*) begin
	benchsoc_etherbone_record_receiver_sink_sink_payload_data <= 32'd0;
	benchsoc_etherbone_record_receiver_sink_sink_payload_data <= benchsoc_etherbone_record_depacketizer_source_payload_data;
	benchsoc_etherbone_record_receiver_sink_sink_payload_data <= {benchsoc_etherbone_record_depacketizer_source_payload_data[7:0], benchsoc_etherbone_record_depacketizer_source_payload_data[15:8], benchsoc_etherbone_record_depacketizer_source_payload_data[23:16], benchsoc_etherbone_record_depacketizer_source_payload_data[31:24]};
end
assign benchsoc_etherbone_record_packetizer_sink_valid = benchsoc_etherbone_record_sender_source_valid;
assign benchsoc_etherbone_record_sender_source_ready = benchsoc_etherbone_record_packetizer_sink_ready;
assign benchsoc_etherbone_record_packetizer_sink_first = benchsoc_etherbone_record_sender_source_first;
assign benchsoc_etherbone_record_packetizer_sink_last = benchsoc_etherbone_record_sender_source_last;
assign benchsoc_etherbone_record_packetizer_sink_payload_last_be = benchsoc_etherbone_record_sender_source_payload_last_be;
assign benchsoc_etherbone_record_packetizer_sink_payload_error = benchsoc_etherbone_record_sender_source_payload_error;
assign benchsoc_etherbone_record_packetizer_sink_param_bca = benchsoc_etherbone_record_sender_source_param_bca;
assign benchsoc_etherbone_record_packetizer_sink_param_byte_enable = benchsoc_etherbone_record_sender_source_param_byte_enable;
assign benchsoc_etherbone_record_packetizer_sink_param_cyc = benchsoc_etherbone_record_sender_source_param_cyc;
assign benchsoc_etherbone_record_packetizer_sink_param_rca = benchsoc_etherbone_record_sender_source_param_rca;
assign benchsoc_etherbone_record_packetizer_sink_param_rcount = benchsoc_etherbone_record_sender_source_param_rcount;
assign benchsoc_etherbone_record_packetizer_sink_param_rff = benchsoc_etherbone_record_sender_source_param_rff;
assign benchsoc_etherbone_record_packetizer_sink_param_wca = benchsoc_etherbone_record_sender_source_param_wca;
assign benchsoc_etherbone_record_packetizer_sink_param_wcount = benchsoc_etherbone_record_sender_source_param_wcount;
assign benchsoc_etherbone_record_packetizer_sink_param_wff = benchsoc_etherbone_record_sender_source_param_wff;
assign benchsoc_etherbone_record_source_source_valid = benchsoc_etherbone_record_packetizer_source_valid;
assign benchsoc_etherbone_record_packetizer_source_ready = benchsoc_etherbone_record_source_source_ready;
assign benchsoc_etherbone_record_source_source_first = benchsoc_etherbone_record_packetizer_source_first;
assign benchsoc_etherbone_record_source_source_last = benchsoc_etherbone_record_packetizer_source_last;
assign benchsoc_etherbone_record_source_source_payload_data = benchsoc_etherbone_record_packetizer_source_payload_data;
assign benchsoc_etherbone_record_source_source_payload_last_be = benchsoc_etherbone_record_packetizer_source_payload_last_be;
assign benchsoc_etherbone_record_source_source_payload_error = benchsoc_etherbone_record_packetizer_source_payload_error;
assign benchsoc_etherbone_record_source_source_param_addr_size = benchsoc_etherbone_record_packetizer_source_param_addr_size;
assign benchsoc_etherbone_record_source_source_param_nr = benchsoc_etherbone_record_packetizer_source_param_nr;
assign benchsoc_etherbone_record_source_source_param_pf = benchsoc_etherbone_record_packetizer_source_param_pf;
assign benchsoc_etherbone_record_source_source_param_port_size = benchsoc_etherbone_record_packetizer_source_param_port_size;
assign benchsoc_etherbone_record_source_source_param_pr = benchsoc_etherbone_record_packetizer_source_param_pr;
assign benchsoc_etherbone_record_source_source_param_src_port = benchsoc_etherbone_record_packetizer_source_param_src_port;
assign benchsoc_etherbone_record_source_source_param_dst_port = benchsoc_etherbone_record_packetizer_source_param_dst_port;
always @(*) begin
	benchsoc_etherbone_record_source_source_param_length <= 16'd0;
	benchsoc_etherbone_record_source_source_param_length <= benchsoc_etherbone_record_packetizer_source_param_length;
	benchsoc_etherbone_record_source_source_param_length <= ((((3'd4 + ((benchsoc_etherbone_record_sender_source_param_wcount != 1'd0) * 3'd4)) + (benchsoc_etherbone_record_sender_source_param_wcount * 3'd4)) + ((benchsoc_etherbone_record_sender_source_param_rcount != 1'd0) * 3'd4)) + (benchsoc_etherbone_record_sender_source_param_rcount * 3'd4));
end
always @(*) begin
	benchsoc_etherbone_record_source_source_param_ip_address <= 32'd0;
	benchsoc_etherbone_record_source_source_param_ip_address <= benchsoc_etherbone_record_packetizer_source_param_ip_address;
	benchsoc_etherbone_record_source_source_param_ip_address <= benchsoc_etherbone_record_last_ip_address;
end
always @(*) begin
	benchsoc_etherbone_record_packetizer_sink_payload_data <= 32'd0;
	benchsoc_etherbone_record_packetizer_sink_payload_data <= benchsoc_etherbone_record_sender_source_payload_data;
	benchsoc_etherbone_record_packetizer_sink_payload_data <= {benchsoc_etherbone_record_sender_source_payload_data[7:0], benchsoc_etherbone_record_sender_source_payload_data[15:8], benchsoc_etherbone_record_sender_source_payload_data[23:16], benchsoc_etherbone_record_sender_source_payload_data[31:24]};
end
assign benchsoc_etherbone_record_depacketizer_header = benchsoc_etherbone_record_depacketizer_sr;
assign benchsoc_etherbone_record_depacketizer_source_param_bca = {slice_proxy84};
assign benchsoc_etherbone_record_depacketizer_source_param_byte_enable = {slice_proxy85[7:0]};
assign benchsoc_etherbone_record_depacketizer_source_param_cyc = {slice_proxy86};
assign benchsoc_etherbone_record_depacketizer_source_param_rca = {slice_proxy87};
assign benchsoc_etherbone_record_depacketizer_source_param_rcount = {slice_proxy88[7:0]};
assign benchsoc_etherbone_record_depacketizer_source_param_rff = {slice_proxy89};
assign benchsoc_etherbone_record_depacketizer_source_param_wca = {slice_proxy90};
assign benchsoc_etherbone_record_depacketizer_source_param_wcount = {slice_proxy91[7:0]};
assign benchsoc_etherbone_record_depacketizer_source_param_wff = {slice_proxy92};
assign benchsoc_etherbone_record_depacketizer_source_payload_error = benchsoc_etherbone_record_depacketizer_sink_payload_error;
assign benchsoc_etherbone_record_depacketizer_source_payload_last_be = {benchsoc_etherbone_record_depacketizer_sink_payload_last_be[3], benchsoc_etherbone_record_depacketizer_sink_payload_last_be[2], benchsoc_etherbone_record_depacketizer_sink_payload_last_be[1], benchsoc_etherbone_record_depacketizer_sink_payload_last_be[0]};
always @(*) begin
	benchsoc_etherbone_record_depacketizer_sink_ready <= 1'd0;
	benchsoc_etherbone_record_depacketizer_sr_shift <= 1'd0;
	subfragments_liteethetherbonerecorddepacketizer_next_state <= 2'd0;
	benchsoc_etherbone_record_depacketizer_source_last <= 1'd0;
	benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0 <= 1'd0;
	benchsoc_etherbone_record_depacketizer_source_payload_data <= 32'd0;
	benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0 <= 1'd0;
	benchsoc_etherbone_record_depacketizer_sr_shift_leftover <= 1'd0;
	benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value1 <= 1'd0;
	benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value_ce1 <= 1'd0;
	benchsoc_etherbone_record_depacketizer_source_valid <= 1'd0;
	subfragments_liteethetherbonerecorddepacketizer_next_state <= subfragments_liteethetherbonerecorddepacketizer_state;
	case (subfragments_liteethetherbonerecorddepacketizer_state)
		1'd1: begin
			benchsoc_etherbone_record_depacketizer_sink_ready <= 1'd1;
			if (benchsoc_etherbone_record_depacketizer_sink_valid) begin
				benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0 <= (benchsoc_etherbone_record_depacketizer_count + 1'd1);
				benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0 <= 1'd1;
				benchsoc_etherbone_record_depacketizer_sr_shift <= 1'd1;
				if ((benchsoc_etherbone_record_depacketizer_count == 1'd0)) begin
					if (1'd0) begin
						benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0 <= (benchsoc_etherbone_record_depacketizer_count + 1'd1);
						benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0 <= 1'd1;
						subfragments_liteethetherbonerecorddepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethetherbonerecorddepacketizer_next_state <= 2'd3;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_record_depacketizer_source_valid <= (benchsoc_etherbone_record_depacketizer_sink_valid | benchsoc_etherbone_record_depacketizer_sink_d_last);
			benchsoc_etherbone_record_depacketizer_source_last <= (benchsoc_etherbone_record_depacketizer_sink_last | benchsoc_etherbone_record_depacketizer_sink_d_last);
			benchsoc_etherbone_record_depacketizer_sink_ready <= benchsoc_etherbone_record_depacketizer_source_ready;
			benchsoc_etherbone_record_depacketizer_source_payload_data <= benchsoc_etherbone_record_depacketizer_sink_d_payload_data[31:0];
			benchsoc_etherbone_record_depacketizer_source_payload_data[31] <= benchsoc_etherbone_record_depacketizer_sink_payload_data;
			if (benchsoc_etherbone_record_depacketizer_fsm_from_idle) begin
				benchsoc_etherbone_record_depacketizer_source_valid <= benchsoc_etherbone_record_depacketizer_sink_d_last;
				benchsoc_etherbone_record_depacketizer_sink_ready <= 1'd1;
				if (benchsoc_etherbone_record_depacketizer_sink_valid) begin
					benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value1 <= 1'd0;
					benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value_ce1 <= 1'd1;
					benchsoc_etherbone_record_depacketizer_sr_shift_leftover <= 1'd1;
				end
			end
			if ((benchsoc_etherbone_record_depacketizer_source_valid & benchsoc_etherbone_record_depacketizer_source_ready)) begin
				if (benchsoc_etherbone_record_depacketizer_source_last) begin
					subfragments_liteethetherbonerecorddepacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_etherbone_record_depacketizer_source_valid <= (benchsoc_etherbone_record_depacketizer_sink_valid | benchsoc_etherbone_record_depacketizer_sink_d_last);
			benchsoc_etherbone_record_depacketizer_source_last <= (benchsoc_etherbone_record_depacketizer_sink_last | benchsoc_etherbone_record_depacketizer_sink_d_last);
			benchsoc_etherbone_record_depacketizer_sink_ready <= benchsoc_etherbone_record_depacketizer_source_ready;
			benchsoc_etherbone_record_depacketizer_source_payload_data <= benchsoc_etherbone_record_depacketizer_sink_payload_data;
			if ((benchsoc_etherbone_record_depacketizer_source_valid & benchsoc_etherbone_record_depacketizer_source_ready)) begin
				if (benchsoc_etherbone_record_depacketizer_source_last) begin
					subfragments_liteethetherbonerecorddepacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_record_depacketizer_sink_ready <= 1'd1;
			benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0 <= 1'd1;
			benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0 <= 1'd1;
			if (benchsoc_etherbone_record_depacketizer_sink_valid) begin
				benchsoc_etherbone_record_depacketizer_sr_shift <= 1'd1;
				benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value1 <= 1'd1;
				benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value_ce1 <= 1'd1;
				if (1'd1) begin
					if (1'd0) begin
						subfragments_liteethetherbonerecorddepacketizer_next_state <= 2'd2;
					end else begin
						subfragments_liteethetherbonerecorddepacketizer_next_state <= 2'd3;
					end
				end else begin
					subfragments_liteethetherbonerecorddepacketizer_next_state <= 1'd1;
				end
			end
		end
	endcase
end
assign benchsoc_etherbone_record_receiver_fifo_sink_valid = benchsoc_etherbone_record_receiver_sink_sink_valid;
assign benchsoc_etherbone_record_receiver_sink_sink_ready = benchsoc_etherbone_record_receiver_fifo_sink_ready;
assign benchsoc_etherbone_record_receiver_fifo_sink_first = benchsoc_etherbone_record_receiver_sink_sink_first;
assign benchsoc_etherbone_record_receiver_fifo_sink_last = benchsoc_etherbone_record_receiver_sink_sink_last;
assign benchsoc_etherbone_record_receiver_fifo_sink_payload_data = benchsoc_etherbone_record_receiver_sink_sink_payload_data;
assign benchsoc_etherbone_record_receiver_fifo_sink_payload_last_be = benchsoc_etherbone_record_receiver_sink_sink_payload_last_be;
assign benchsoc_etherbone_record_receiver_fifo_sink_payload_error = benchsoc_etherbone_record_receiver_sink_sink_payload_error;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_bca = benchsoc_etherbone_record_receiver_sink_sink_param_bca;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_byte_enable = benchsoc_etherbone_record_receiver_sink_sink_param_byte_enable;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_cyc = benchsoc_etherbone_record_receiver_sink_sink_param_cyc;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_rca = benchsoc_etherbone_record_receiver_sink_sink_param_rca;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_rcount = benchsoc_etherbone_record_receiver_sink_sink_param_rcount;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_rff = benchsoc_etherbone_record_receiver_sink_sink_param_rff;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_wca = benchsoc_etherbone_record_receiver_sink_sink_param_wca;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_wcount = benchsoc_etherbone_record_receiver_sink_sink_param_wcount;
assign benchsoc_etherbone_record_receiver_fifo_sink_param_wff = benchsoc_etherbone_record_receiver_sink_sink_param_wff;
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_din = {benchsoc_etherbone_record_receiver_fifo_fifo_in_last, benchsoc_etherbone_record_receiver_fifo_fifo_in_first, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wff, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wcount, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wca, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rff, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rcount, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rca, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_cyc, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_byte_enable, benchsoc_etherbone_record_receiver_fifo_fifo_in_param_bca, benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_error, benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_last_be, benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_data};
assign {benchsoc_etherbone_record_receiver_fifo_fifo_out_last, benchsoc_etherbone_record_receiver_fifo_fifo_out_first, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wff, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wcount, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wca, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rff, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rcount, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rca, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_cyc, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_byte_enable, benchsoc_etherbone_record_receiver_fifo_fifo_out_param_bca, benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_error, benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_last_be, benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_data} = benchsoc_etherbone_record_receiver_fifo_syncfifo_dout;
assign benchsoc_etherbone_record_receiver_fifo_sink_ready = benchsoc_etherbone_record_receiver_fifo_syncfifo_writable;
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_we = benchsoc_etherbone_record_receiver_fifo_sink_valid;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_first = benchsoc_etherbone_record_receiver_fifo_sink_first;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_last = benchsoc_etherbone_record_receiver_fifo_sink_last;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_data = benchsoc_etherbone_record_receiver_fifo_sink_payload_data;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_last_be = benchsoc_etherbone_record_receiver_fifo_sink_payload_last_be;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_payload_error = benchsoc_etherbone_record_receiver_fifo_sink_payload_error;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_bca = benchsoc_etherbone_record_receiver_fifo_sink_param_bca;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_byte_enable = benchsoc_etherbone_record_receiver_fifo_sink_param_byte_enable;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_cyc = benchsoc_etherbone_record_receiver_fifo_sink_param_cyc;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rca = benchsoc_etherbone_record_receiver_fifo_sink_param_rca;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rcount = benchsoc_etherbone_record_receiver_fifo_sink_param_rcount;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_rff = benchsoc_etherbone_record_receiver_fifo_sink_param_rff;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wca = benchsoc_etherbone_record_receiver_fifo_sink_param_wca;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wcount = benchsoc_etherbone_record_receiver_fifo_sink_param_wcount;
assign benchsoc_etherbone_record_receiver_fifo_fifo_in_param_wff = benchsoc_etherbone_record_receiver_fifo_sink_param_wff;
assign benchsoc_etherbone_record_receiver_fifo_source_valid = benchsoc_etherbone_record_receiver_fifo_readable;
assign benchsoc_etherbone_record_receiver_fifo_source_first = benchsoc_etherbone_record_receiver_fifo_fifo_out_first;
assign benchsoc_etherbone_record_receiver_fifo_source_last = benchsoc_etherbone_record_receiver_fifo_fifo_out_last;
assign benchsoc_etherbone_record_receiver_fifo_source_payload_data = benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_data;
assign benchsoc_etherbone_record_receiver_fifo_source_payload_last_be = benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_last_be;
assign benchsoc_etherbone_record_receiver_fifo_source_payload_error = benchsoc_etherbone_record_receiver_fifo_fifo_out_payload_error;
assign benchsoc_etherbone_record_receiver_fifo_source_param_bca = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_bca;
assign benchsoc_etherbone_record_receiver_fifo_source_param_byte_enable = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_byte_enable;
assign benchsoc_etherbone_record_receiver_fifo_source_param_cyc = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_cyc;
assign benchsoc_etherbone_record_receiver_fifo_source_param_rca = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rca;
assign benchsoc_etherbone_record_receiver_fifo_source_param_rcount = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rcount;
assign benchsoc_etherbone_record_receiver_fifo_source_param_rff = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_rff;
assign benchsoc_etherbone_record_receiver_fifo_source_param_wca = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wca;
assign benchsoc_etherbone_record_receiver_fifo_source_param_wcount = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wcount;
assign benchsoc_etherbone_record_receiver_fifo_source_param_wff = benchsoc_etherbone_record_receiver_fifo_fifo_out_param_wff;
assign benchsoc_etherbone_record_receiver_fifo_re = benchsoc_etherbone_record_receiver_fifo_source_ready;
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_re = (benchsoc_etherbone_record_receiver_fifo_syncfifo_readable & ((~benchsoc_etherbone_record_receiver_fifo_readable) | benchsoc_etherbone_record_receiver_fifo_re));
assign benchsoc_etherbone_record_receiver_fifo_level1 = (benchsoc_etherbone_record_receiver_fifo_level0 + benchsoc_etherbone_record_receiver_fifo_readable);
always @(*) begin
	benchsoc_etherbone_record_receiver_fifo_wrport_adr <= 11'd0;
	if (benchsoc_etherbone_record_receiver_fifo_replace) begin
		benchsoc_etherbone_record_receiver_fifo_wrport_adr <= (benchsoc_etherbone_record_receiver_fifo_produce - 1'd1);
	end else begin
		benchsoc_etherbone_record_receiver_fifo_wrport_adr <= benchsoc_etherbone_record_receiver_fifo_produce;
	end
end
assign benchsoc_etherbone_record_receiver_fifo_wrport_dat_w = benchsoc_etherbone_record_receiver_fifo_syncfifo_din;
assign benchsoc_etherbone_record_receiver_fifo_wrport_we = (benchsoc_etherbone_record_receiver_fifo_syncfifo_we & (benchsoc_etherbone_record_receiver_fifo_syncfifo_writable | benchsoc_etherbone_record_receiver_fifo_replace));
assign benchsoc_etherbone_record_receiver_fifo_do_read = (benchsoc_etherbone_record_receiver_fifo_syncfifo_readable & benchsoc_etherbone_record_receiver_fifo_syncfifo_re);
assign benchsoc_etherbone_record_receiver_fifo_rdport_adr = benchsoc_etherbone_record_receiver_fifo_consume;
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_dout = benchsoc_etherbone_record_receiver_fifo_rdport_dat_r;
assign benchsoc_etherbone_record_receiver_fifo_rdport_re = benchsoc_etherbone_record_receiver_fifo_do_read;
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_writable = (benchsoc_etherbone_record_receiver_fifo_level0 != 11'd1060);
assign benchsoc_etherbone_record_receiver_fifo_syncfifo_readable = (benchsoc_etherbone_record_receiver_fifo_level0 != 1'd0);
always @(*) begin
	benchsoc_etherbone_record_receiver_source_source_valid <= 1'd0;
	benchsoc_etherbone_record_receiver_source_source_last <= 1'd0;
	benchsoc_etherbone_record_receiver_source_source_payload_addr <= 32'd0;
	subfragments_liteethetherbonerecordreceiver_next_state <= 2'd0;
	benchsoc_etherbone_record_receiver_base_addr_update <= 1'd0;
	benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value <= 9'd0;
	benchsoc_etherbone_record_receiver_source_source_param_we <= 1'd0;
	benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce <= 1'd0;
	benchsoc_etherbone_record_receiver_source_source_param_count <= 8'd0;
	benchsoc_etherbone_record_receiver_source_source_payload_data <= 32'd0;
	benchsoc_etherbone_record_receiver_source_source_param_base_addr <= 32'd0;
	benchsoc_etherbone_record_receiver_source_source_param_be <= 4'd0;
	benchsoc_etherbone_record_receiver_fifo_source_ready <= 1'd0;
	subfragments_liteethetherbonerecordreceiver_next_state <= subfragments_liteethetherbonerecordreceiver_state;
	case (subfragments_liteethetherbonerecordreceiver_state)
		1'd1: begin
			benchsoc_etherbone_record_receiver_source_source_valid <= benchsoc_etherbone_record_receiver_fifo_source_valid;
			benchsoc_etherbone_record_receiver_source_source_last <= (benchsoc_etherbone_record_receiver_count == (benchsoc_etherbone_record_receiver_fifo_source_param_wcount - 1'd1));
			benchsoc_etherbone_record_receiver_source_source_param_count <= benchsoc_etherbone_record_receiver_fifo_source_param_wcount;
			benchsoc_etherbone_record_receiver_source_source_param_be <= benchsoc_etherbone_record_receiver_fifo_source_param_byte_enable;
			benchsoc_etherbone_record_receiver_source_source_payload_addr <= (benchsoc_etherbone_record_receiver_base_addr[31:2] + benchsoc_etherbone_record_receiver_count);
			benchsoc_etherbone_record_receiver_source_source_param_we <= 1'd1;
			benchsoc_etherbone_record_receiver_source_source_payload_data <= benchsoc_etherbone_record_receiver_fifo_source_payload_data;
			benchsoc_etherbone_record_receiver_fifo_source_ready <= benchsoc_etherbone_record_receiver_source_source_ready;
			if ((benchsoc_etherbone_record_receiver_source_source_valid & benchsoc_etherbone_record_receiver_source_source_ready)) begin
				benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value <= (benchsoc_etherbone_record_receiver_count + 1'd1);
				benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce <= 1'd1;
				if (benchsoc_etherbone_record_receiver_source_source_last) begin
					if (benchsoc_etherbone_record_receiver_fifo_source_param_rcount) begin
						subfragments_liteethetherbonerecordreceiver_next_state <= 2'd2;
					end else begin
						subfragments_liteethetherbonerecordreceiver_next_state <= 1'd0;
					end
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value <= 1'd0;
			benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce <= 1'd1;
			if (benchsoc_etherbone_record_receiver_fifo_source_valid) begin
				benchsoc_etherbone_record_receiver_base_addr_update <= 1'd1;
				subfragments_liteethetherbonerecordreceiver_next_state <= 2'd3;
			end
		end
		2'd3: begin
			benchsoc_etherbone_record_receiver_source_source_valid <= benchsoc_etherbone_record_receiver_fifo_source_valid;
			benchsoc_etherbone_record_receiver_source_source_last <= (benchsoc_etherbone_record_receiver_count == (benchsoc_etherbone_record_receiver_fifo_source_param_rcount - 1'd1));
			benchsoc_etherbone_record_receiver_source_source_param_count <= benchsoc_etherbone_record_receiver_fifo_source_param_rcount;
			benchsoc_etherbone_record_receiver_source_source_param_base_addr <= benchsoc_etherbone_record_receiver_base_addr;
			benchsoc_etherbone_record_receiver_source_source_payload_addr <= benchsoc_etherbone_record_receiver_fifo_source_payload_data[31:2];
			benchsoc_etherbone_record_receiver_fifo_source_ready <= benchsoc_etherbone_record_receiver_source_source_ready;
			if ((benchsoc_etherbone_record_receiver_source_source_valid & benchsoc_etherbone_record_receiver_source_source_ready)) begin
				benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value <= (benchsoc_etherbone_record_receiver_count + 1'd1);
				benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce <= 1'd1;
				if (benchsoc_etherbone_record_receiver_source_source_last) begin
					subfragments_liteethetherbonerecordreceiver_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_record_receiver_fifo_source_ready <= 1'd1;
			benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value <= 1'd0;
			benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce <= 1'd1;
			if (benchsoc_etherbone_record_receiver_fifo_source_valid) begin
				benchsoc_etherbone_record_receiver_base_addr_update <= 1'd1;
				if (benchsoc_etherbone_record_receiver_fifo_source_param_wcount) begin
					subfragments_liteethetherbonerecordreceiver_next_state <= 1'd1;
				end else begin
					if (benchsoc_etherbone_record_receiver_fifo_source_param_rcount) begin
						subfragments_liteethetherbonerecordreceiver_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign benchsoc_etherbone_record_sender_sink_sink_valid = benchsoc_etherbone_record_sender_sink_valid;
assign benchsoc_etherbone_record_sender_sink_ready = benchsoc_etherbone_record_sender_sink_sink_ready;
assign benchsoc_etherbone_record_sender_sink_sink_first = benchsoc_etherbone_record_sender_sink_first;
assign benchsoc_etherbone_record_sender_sink_sink_last = benchsoc_etherbone_record_sender_sink_last;
assign benchsoc_etherbone_record_sender_sink_sink_payload_addr = benchsoc_etherbone_record_sender_sink_payload_addr;
assign benchsoc_etherbone_record_sender_sink_sink_payload_last_be = benchsoc_etherbone_record_sender_sink_payload_last_be;
assign benchsoc_etherbone_record_sender_sink_sink_payload_data = benchsoc_etherbone_record_sender_sink_payload_data;
assign benchsoc_etherbone_record_sender_sink_sink_param_we = benchsoc_etherbone_record_sender_sink_param_we;
assign benchsoc_etherbone_record_sender_sink_sink_param_count = benchsoc_etherbone_record_sender_sink_param_count;
assign benchsoc_etherbone_record_sender_sink_sink_param_base_addr = benchsoc_etherbone_record_sender_sink_param_base_addr;
assign benchsoc_etherbone_record_sender_sink_sink_param_be = benchsoc_etherbone_record_sender_sink_param_be;
assign benchsoc_etherbone_record_sender_source_param_byte_enable = benchsoc_etherbone_record_sender_source_source_param_be;
always @(*) begin
	benchsoc_etherbone_record_sender_source_param_wcount <= 8'd0;
	benchsoc_etherbone_record_sender_source_param_rcount <= 8'd0;
	if (benchsoc_etherbone_record_sender_source_source_param_we) begin
		benchsoc_etherbone_record_sender_source_param_wcount <= benchsoc_etherbone_record_sender_source_source_param_count;
	end else begin
		benchsoc_etherbone_record_sender_source_param_rcount <= benchsoc_etherbone_record_sender_source_source_param_count;
	end
end
assign benchsoc_etherbone_record_sender_fifo_sink_valid = benchsoc_etherbone_record_sender_sink_sink_valid;
assign benchsoc_etherbone_record_sender_sink_sink_ready = benchsoc_etherbone_record_sender_fifo_sink_ready;
assign benchsoc_etherbone_record_sender_fifo_sink_first = benchsoc_etherbone_record_sender_sink_sink_first;
assign benchsoc_etherbone_record_sender_fifo_sink_last = benchsoc_etherbone_record_sender_sink_sink_last;
assign benchsoc_etherbone_record_sender_fifo_sink_payload_addr = benchsoc_etherbone_record_sender_sink_sink_payload_addr;
assign benchsoc_etherbone_record_sender_fifo_sink_payload_last_be = benchsoc_etherbone_record_sender_sink_sink_payload_last_be;
assign benchsoc_etherbone_record_sender_fifo_sink_payload_data = benchsoc_etherbone_record_sender_sink_sink_payload_data;
assign benchsoc_etherbone_record_sender_fifo_sink_param_we = benchsoc_etherbone_record_sender_sink_sink_param_we;
assign benchsoc_etherbone_record_sender_fifo_sink_param_count = benchsoc_etherbone_record_sender_sink_sink_param_count;
assign benchsoc_etherbone_record_sender_fifo_sink_param_base_addr = benchsoc_etherbone_record_sender_sink_sink_param_base_addr;
assign benchsoc_etherbone_record_sender_fifo_sink_param_be = benchsoc_etherbone_record_sender_sink_sink_param_be;
assign benchsoc_etherbone_record_sender_source_source_first = benchsoc_etherbone_record_sender_fifo_source_first;
assign benchsoc_etherbone_record_sender_source_source_last = benchsoc_etherbone_record_sender_fifo_source_last;
assign benchsoc_etherbone_record_sender_source_source_payload_addr = benchsoc_etherbone_record_sender_fifo_source_payload_addr;
assign benchsoc_etherbone_record_sender_source_source_payload_last_be = benchsoc_etherbone_record_sender_fifo_source_payload_last_be;
assign benchsoc_etherbone_record_sender_source_source_payload_data = benchsoc_etherbone_record_sender_fifo_source_payload_data;
assign benchsoc_etherbone_record_sender_source_source_param_we = benchsoc_etherbone_record_sender_fifo_source_param_we;
assign benchsoc_etherbone_record_sender_source_source_param_count = benchsoc_etherbone_record_sender_fifo_source_param_count;
assign benchsoc_etherbone_record_sender_source_source_param_base_addr = benchsoc_etherbone_record_sender_fifo_source_param_base_addr;
assign benchsoc_etherbone_record_sender_source_source_param_be = benchsoc_etherbone_record_sender_fifo_source_param_be;
always @(*) begin
	benchsoc_etherbone_record_sender_fifo_source_ready <= 1'd0;
	benchsoc_etherbone_record_sender_source_source_valid <= 1'd0;
	if ((benchsoc_etherbone_record_sender_count > 1'd0)) begin
		benchsoc_etherbone_record_sender_source_source_valid <= 1'd1;
		benchsoc_etherbone_record_sender_fifo_source_ready <= benchsoc_etherbone_record_sender_source_source_ready;
	end
end
assign benchsoc_etherbone_record_sender_fifo_syncfifo_din = {benchsoc_etherbone_record_sender_fifo_fifo_in_last, benchsoc_etherbone_record_sender_fifo_fifo_in_first, benchsoc_etherbone_record_sender_fifo_fifo_in_param_be, benchsoc_etherbone_record_sender_fifo_fifo_in_param_base_addr, benchsoc_etherbone_record_sender_fifo_fifo_in_param_count, benchsoc_etherbone_record_sender_fifo_fifo_in_param_we, benchsoc_etherbone_record_sender_fifo_fifo_in_payload_data, benchsoc_etherbone_record_sender_fifo_fifo_in_payload_last_be, benchsoc_etherbone_record_sender_fifo_fifo_in_payload_addr};
assign {benchsoc_etherbone_record_sender_fifo_fifo_out_last, benchsoc_etherbone_record_sender_fifo_fifo_out_first, benchsoc_etherbone_record_sender_fifo_fifo_out_param_be, benchsoc_etherbone_record_sender_fifo_fifo_out_param_base_addr, benchsoc_etherbone_record_sender_fifo_fifo_out_param_count, benchsoc_etherbone_record_sender_fifo_fifo_out_param_we, benchsoc_etherbone_record_sender_fifo_fifo_out_payload_data, benchsoc_etherbone_record_sender_fifo_fifo_out_payload_last_be, benchsoc_etherbone_record_sender_fifo_fifo_out_payload_addr} = benchsoc_etherbone_record_sender_fifo_syncfifo_dout;
assign benchsoc_etherbone_record_sender_fifo_sink_ready = benchsoc_etherbone_record_sender_fifo_syncfifo_writable;
assign benchsoc_etherbone_record_sender_fifo_syncfifo_we = benchsoc_etherbone_record_sender_fifo_sink_valid;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_first = benchsoc_etherbone_record_sender_fifo_sink_first;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_last = benchsoc_etherbone_record_sender_fifo_sink_last;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_payload_addr = benchsoc_etherbone_record_sender_fifo_sink_payload_addr;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_payload_last_be = benchsoc_etherbone_record_sender_fifo_sink_payload_last_be;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_payload_data = benchsoc_etherbone_record_sender_fifo_sink_payload_data;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_param_we = benchsoc_etherbone_record_sender_fifo_sink_param_we;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_param_count = benchsoc_etherbone_record_sender_fifo_sink_param_count;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_param_base_addr = benchsoc_etherbone_record_sender_fifo_sink_param_base_addr;
assign benchsoc_etherbone_record_sender_fifo_fifo_in_param_be = benchsoc_etherbone_record_sender_fifo_sink_param_be;
assign benchsoc_etherbone_record_sender_fifo_source_valid = benchsoc_etherbone_record_sender_fifo_readable;
assign benchsoc_etherbone_record_sender_fifo_source_first = benchsoc_etherbone_record_sender_fifo_fifo_out_first;
assign benchsoc_etherbone_record_sender_fifo_source_last = benchsoc_etherbone_record_sender_fifo_fifo_out_last;
assign benchsoc_etherbone_record_sender_fifo_source_payload_addr = benchsoc_etherbone_record_sender_fifo_fifo_out_payload_addr;
assign benchsoc_etherbone_record_sender_fifo_source_payload_last_be = benchsoc_etherbone_record_sender_fifo_fifo_out_payload_last_be;
assign benchsoc_etherbone_record_sender_fifo_source_payload_data = benchsoc_etherbone_record_sender_fifo_fifo_out_payload_data;
assign benchsoc_etherbone_record_sender_fifo_source_param_we = benchsoc_etherbone_record_sender_fifo_fifo_out_param_we;
assign benchsoc_etherbone_record_sender_fifo_source_param_count = benchsoc_etherbone_record_sender_fifo_fifo_out_param_count;
assign benchsoc_etherbone_record_sender_fifo_source_param_base_addr = benchsoc_etherbone_record_sender_fifo_fifo_out_param_base_addr;
assign benchsoc_etherbone_record_sender_fifo_source_param_be = benchsoc_etherbone_record_sender_fifo_fifo_out_param_be;
assign benchsoc_etherbone_record_sender_fifo_re = benchsoc_etherbone_record_sender_fifo_source_ready;
assign benchsoc_etherbone_record_sender_fifo_syncfifo_re = (benchsoc_etherbone_record_sender_fifo_syncfifo_readable & ((~benchsoc_etherbone_record_sender_fifo_readable) | benchsoc_etherbone_record_sender_fifo_re));
assign benchsoc_etherbone_record_sender_fifo_level1 = (benchsoc_etherbone_record_sender_fifo_level0 + benchsoc_etherbone_record_sender_fifo_readable);
always @(*) begin
	benchsoc_etherbone_record_sender_fifo_wrport_adr <= 11'd0;
	if (benchsoc_etherbone_record_sender_fifo_replace) begin
		benchsoc_etherbone_record_sender_fifo_wrport_adr <= (benchsoc_etherbone_record_sender_fifo_produce - 1'd1);
	end else begin
		benchsoc_etherbone_record_sender_fifo_wrport_adr <= benchsoc_etherbone_record_sender_fifo_produce;
	end
end
assign benchsoc_etherbone_record_sender_fifo_wrport_dat_w = benchsoc_etherbone_record_sender_fifo_syncfifo_din;
assign benchsoc_etherbone_record_sender_fifo_wrport_we = (benchsoc_etherbone_record_sender_fifo_syncfifo_we & (benchsoc_etherbone_record_sender_fifo_syncfifo_writable | benchsoc_etherbone_record_sender_fifo_replace));
assign benchsoc_etherbone_record_sender_fifo_do_read = (benchsoc_etherbone_record_sender_fifo_syncfifo_readable & benchsoc_etherbone_record_sender_fifo_syncfifo_re);
assign benchsoc_etherbone_record_sender_fifo_rdport_adr = benchsoc_etherbone_record_sender_fifo_consume;
assign benchsoc_etherbone_record_sender_fifo_syncfifo_dout = benchsoc_etherbone_record_sender_fifo_rdport_dat_r;
assign benchsoc_etherbone_record_sender_fifo_rdport_re = benchsoc_etherbone_record_sender_fifo_do_read;
assign benchsoc_etherbone_record_sender_fifo_syncfifo_writable = (benchsoc_etherbone_record_sender_fifo_level0 != 11'd1060);
assign benchsoc_etherbone_record_sender_fifo_syncfifo_readable = (benchsoc_etherbone_record_sender_fifo_level0 != 1'd0);
always @(*) begin
	benchsoc_etherbone_record_sender_source_source_ready <= 1'd0;
	subfragments_liteethetherbonerecordsender_next_state <= 2'd0;
	benchsoc_etherbone_record_sender_source_valid <= 1'd0;
	benchsoc_etherbone_record_sender_source_last <= 1'd0;
	benchsoc_etherbone_record_sender_source_payload_data <= 32'd0;
	subfragments_liteethetherbonerecordsender_next_state <= subfragments_liteethetherbonerecordsender_state;
	case (subfragments_liteethetherbonerecordsender_state)
		1'd1: begin
			benchsoc_etherbone_record_sender_source_valid <= 1'd1;
			benchsoc_etherbone_record_sender_source_last <= 1'd0;
			benchsoc_etherbone_record_sender_source_payload_data <= benchsoc_etherbone_record_sender_source_source_param_base_addr;
			if (benchsoc_etherbone_record_sender_source_ready) begin
				subfragments_liteethetherbonerecordsender_next_state <= 2'd2;
			end
		end
		2'd2: begin
			benchsoc_etherbone_record_sender_source_valid <= 1'd1;
			benchsoc_etherbone_record_sender_source_last <= benchsoc_etherbone_record_sender_source_source_last;
			benchsoc_etherbone_record_sender_source_payload_data <= benchsoc_etherbone_record_sender_source_source_payload_data;
			if ((benchsoc_etherbone_record_sender_source_valid & benchsoc_etherbone_record_sender_source_ready)) begin
				benchsoc_etherbone_record_sender_source_source_ready <= 1'd1;
				if (benchsoc_etherbone_record_sender_source_last) begin
					subfragments_liteethetherbonerecordsender_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_record_sender_source_source_ready <= 1'd1;
			if (benchsoc_etherbone_record_sender_source_source_valid) begin
				benchsoc_etherbone_record_sender_source_source_ready <= 1'd0;
				subfragments_liteethetherbonerecordsender_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_record_packetizer_header <= 32'd0;
	benchsoc_etherbone_record_packetizer_header[0] <= {benchsoc_etherbone_record_packetizer_sink_param_bca};
	benchsoc_etherbone_record_packetizer_header[15:8] <= {benchsoc_etherbone_record_packetizer_sink_param_byte_enable[7:0]};
	benchsoc_etherbone_record_packetizer_header[4] <= {benchsoc_etherbone_record_packetizer_sink_param_cyc};
	benchsoc_etherbone_record_packetizer_header[1] <= {benchsoc_etherbone_record_packetizer_sink_param_rca};
	benchsoc_etherbone_record_packetizer_header[31:24] <= {benchsoc_etherbone_record_packetizer_sink_param_rcount[7:0]};
	benchsoc_etherbone_record_packetizer_header[2] <= {benchsoc_etherbone_record_packetizer_sink_param_rff};
	benchsoc_etherbone_record_packetizer_header[5] <= {benchsoc_etherbone_record_packetizer_sink_param_wca};
	benchsoc_etherbone_record_packetizer_header[23:16] <= {benchsoc_etherbone_record_packetizer_sink_param_wcount[7:0]};
	benchsoc_etherbone_record_packetizer_header[6] <= {benchsoc_etherbone_record_packetizer_sink_param_wff};
end
assign benchsoc_etherbone_record_packetizer_last_be = {benchsoc_etherbone_record_packetizer_sink_payload_last_be[3], benchsoc_etherbone_record_packetizer_sink_payload_last_be[2], benchsoc_etherbone_record_packetizer_sink_payload_last_be[1], benchsoc_etherbone_record_packetizer_sink_payload_last_be[0]};
assign benchsoc_etherbone_record_packetizer_source_payload_error = benchsoc_etherbone_record_packetizer_sink_payload_error;
always @(*) begin
	benchsoc_etherbone_record_packetizer_source_payload_data <= 32'd0;
	subfragments_liteethetherbonerecordpacketizer_next_state <= 2'd0;
	benchsoc_etherbone_record_packetizer_source_payload_last_be <= 4'd0;
	benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0 <= 1'd0;
	benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0 <= 1'd0;
	benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value1 <= 1'd0;
	benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value_ce1 <= 1'd0;
	benchsoc_etherbone_record_packetizer_sr_shift <= 1'd0;
	benchsoc_etherbone_record_packetizer_source_valid <= 1'd0;
	benchsoc_etherbone_record_packetizer_sink_ready <= 1'd0;
	benchsoc_etherbone_record_packetizer_sr_load <= 1'd0;
	benchsoc_etherbone_record_packetizer_source_last <= 1'd0;
	subfragments_liteethetherbonerecordpacketizer_next_state <= subfragments_liteethetherbonerecordpacketizer_state;
	case (subfragments_liteethetherbonerecordpacketizer_state)
		1'd1: begin
			benchsoc_etherbone_record_packetizer_source_valid <= 1'd1;
			benchsoc_etherbone_record_packetizer_source_last <= 1'd0;
			benchsoc_etherbone_record_packetizer_source_payload_data <= benchsoc_etherbone_record_packetizer_sr[31];
			if ((benchsoc_etherbone_record_packetizer_source_valid & benchsoc_etherbone_record_packetizer_source_ready)) begin
				benchsoc_etherbone_record_packetizer_sr_shift <= 1'd1;
				if ((benchsoc_etherbone_record_packetizer_count == 1'd0)) begin
					benchsoc_etherbone_record_packetizer_sr_shift <= 1'd0;
					if (1'd0) begin
						subfragments_liteethetherbonerecordpacketizer_next_state <= 2'd3;
						benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0 <= (benchsoc_etherbone_record_packetizer_count + 1'd1);
						benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0 <= 1'd1;
					end else begin
						subfragments_liteethetherbonerecordpacketizer_next_state <= 2'd2;
					end
				end else begin
					benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0 <= (benchsoc_etherbone_record_packetizer_count + 1'd1);
					benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0 <= 1'd1;
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_record_packetizer_source_valid <= benchsoc_etherbone_record_packetizer_sink_valid;
			benchsoc_etherbone_record_packetizer_source_last <= benchsoc_etherbone_record_packetizer_sink_last;
			benchsoc_etherbone_record_packetizer_source_payload_last_be <= benchsoc_etherbone_record_packetizer_last_be;
			benchsoc_etherbone_record_packetizer_source_payload_data <= benchsoc_etherbone_record_packetizer_sink_payload_data;
			if ((benchsoc_etherbone_record_packetizer_source_valid & benchsoc_etherbone_record_packetizer_source_ready)) begin
				benchsoc_etherbone_record_packetizer_sink_ready <= 1'd1;
				if (benchsoc_etherbone_record_packetizer_source_last) begin
					subfragments_liteethetherbonerecordpacketizer_next_state <= 1'd0;
				end
			end
		end
		2'd3: begin
			benchsoc_etherbone_record_packetizer_source_valid <= (benchsoc_etherbone_record_packetizer_sink_valid | benchsoc_etherbone_record_packetizer_sink_d_last);
			benchsoc_etherbone_record_packetizer_source_last <= benchsoc_etherbone_record_packetizer_sink_d_last;
			benchsoc_etherbone_record_packetizer_source_payload_last_be <= benchsoc_etherbone_record_packetizer_last_be_d;
			if (benchsoc_etherbone_record_packetizer_fsm_from_idle) begin
				benchsoc_etherbone_record_packetizer_source_payload_data[0] <= benchsoc_etherbone_record_packetizer_sr[31];
			end else begin
				benchsoc_etherbone_record_packetizer_source_payload_data[0] <= benchsoc_etherbone_record_packetizer_sink_d_payload_data[31];
			end
			benchsoc_etherbone_record_packetizer_source_payload_data[31:0] <= benchsoc_etherbone_record_packetizer_sink_payload_data;
			if ((benchsoc_etherbone_record_packetizer_source_valid & benchsoc_etherbone_record_packetizer_source_ready)) begin
				benchsoc_etherbone_record_packetizer_sink_ready <= (~benchsoc_etherbone_record_packetizer_source_last);
				benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value1 <= 1'd0;
				benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value_ce1 <= 1'd1;
				if (benchsoc_etherbone_record_packetizer_source_last) begin
					subfragments_liteethetherbonerecordpacketizer_next_state <= 1'd0;
				end
			end
		end
		default: begin
			benchsoc_etherbone_record_packetizer_sink_ready <= 1'd1;
			benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0 <= 1'd1;
			benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0 <= 1'd1;
			if (benchsoc_etherbone_record_packetizer_sink_valid) begin
				benchsoc_etherbone_record_packetizer_sink_ready <= 1'd0;
				benchsoc_etherbone_record_packetizer_source_valid <= 1'd1;
				benchsoc_etherbone_record_packetizer_source_last <= 1'd0;
				benchsoc_etherbone_record_packetizer_source_payload_data <= benchsoc_etherbone_record_packetizer_header[31:0];
				if ((benchsoc_etherbone_record_packetizer_source_valid & benchsoc_etherbone_record_packetizer_source_ready)) begin
					benchsoc_etherbone_record_packetizer_sr_load <= 1'd1;
					benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value1 <= 1'd1;
					benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value_ce1 <= 1'd1;
					if (1'd1) begin
						if (1'd0) begin
							subfragments_liteethetherbonerecordpacketizer_next_state <= 2'd3;
						end else begin
							subfragments_liteethetherbonerecordpacketizer_next_state <= 2'd2;
						end
					end else begin
						subfragments_liteethetherbonerecordpacketizer_next_state <= 1'd1;
					end
				end
			end
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_dispatcher_sel1 <= 1'd0;
	if (benchsoc_etherbone_dispatcher_first) begin
		benchsoc_etherbone_dispatcher_sel1 <= benchsoc_etherbone_dispatcher_sel0;
	end else begin
		benchsoc_etherbone_dispatcher_sel1 <= benchsoc_etherbone_dispatcher_sel_ongoing;
	end
end
always @(*) begin
	benchsoc_etherbone_probe_sink_payload_data <= 32'd0;
	benchsoc_etherbone_record_sink_sink_valid <= 1'd0;
	benchsoc_etherbone_record_sink_sink_first <= 1'd0;
	benchsoc_etherbone_probe_sink_payload_last_be <= 4'd0;
	benchsoc_etherbone_record_sink_sink_last <= 1'd0;
	benchsoc_etherbone_probe_sink_payload_error <= 4'd0;
	benchsoc_etherbone_record_sink_sink_payload_data <= 32'd0;
	benchsoc_etherbone_probe_sink_param_addr_size <= 4'd0;
	benchsoc_etherbone_record_sink_sink_payload_last_be <= 4'd0;
	benchsoc_etherbone_probe_sink_param_nr <= 1'd0;
	benchsoc_etherbone_record_sink_sink_payload_error <= 4'd0;
	benchsoc_etherbone_probe_sink_param_pf <= 1'd0;
	benchsoc_etherbone_record_sink_sink_param_addr_size <= 4'd0;
	benchsoc_etherbone_probe_sink_param_port_size <= 4'd0;
	benchsoc_etherbone_record_sink_sink_param_nr <= 1'd0;
	benchsoc_etherbone_probe_sink_param_pr <= 1'd0;
	benchsoc_etherbone_record_sink_sink_param_pf <= 1'd0;
	benchsoc_etherbone_probe_sink_param_src_port <= 16'd0;
	benchsoc_etherbone_record_sink_sink_param_port_size <= 4'd0;
	benchsoc_etherbone_probe_sink_param_dst_port <= 16'd0;
	benchsoc_etherbone_record_sink_sink_param_pr <= 1'd0;
	benchsoc_etherbone_probe_sink_param_ip_address <= 32'd0;
	benchsoc_etherbone_record_sink_sink_param_src_port <= 16'd0;
	benchsoc_etherbone_probe_sink_param_length <= 16'd0;
	benchsoc_etherbone_record_sink_sink_param_dst_port <= 16'd0;
	benchsoc_etherbone_record_sink_sink_param_ip_address <= 32'd0;
	benchsoc_etherbone_record_sink_sink_param_length <= 16'd0;
	benchsoc_etherbone_rx_source_source_ready <= 1'd0;
	benchsoc_etherbone_probe_sink_valid <= 1'd0;
	benchsoc_etherbone_probe_sink_first <= 1'd0;
	benchsoc_etherbone_probe_sink_last <= 1'd0;
	case (benchsoc_etherbone_dispatcher_sel1)
		1'd0: begin
			benchsoc_etherbone_probe_sink_valid <= benchsoc_etherbone_rx_source_source_valid;
			benchsoc_etherbone_rx_source_source_ready <= benchsoc_etherbone_probe_sink_ready;
			benchsoc_etherbone_probe_sink_first <= benchsoc_etherbone_rx_source_source_first;
			benchsoc_etherbone_probe_sink_last <= benchsoc_etherbone_rx_source_source_last;
			benchsoc_etherbone_probe_sink_payload_data <= benchsoc_etherbone_rx_source_source_payload_data;
			benchsoc_etherbone_probe_sink_payload_last_be <= benchsoc_etherbone_rx_source_source_payload_last_be;
			benchsoc_etherbone_probe_sink_payload_error <= benchsoc_etherbone_rx_source_source_payload_error;
			benchsoc_etherbone_probe_sink_param_addr_size <= benchsoc_etherbone_rx_source_source_param_addr_size;
			benchsoc_etherbone_probe_sink_param_nr <= benchsoc_etherbone_rx_source_source_param_nr;
			benchsoc_etherbone_probe_sink_param_pf <= benchsoc_etherbone_rx_source_source_param_pf;
			benchsoc_etherbone_probe_sink_param_port_size <= benchsoc_etherbone_rx_source_source_param_port_size;
			benchsoc_etherbone_probe_sink_param_pr <= benchsoc_etherbone_rx_source_source_param_pr;
			benchsoc_etherbone_probe_sink_param_src_port <= benchsoc_etherbone_rx_source_source_param_src_port;
			benchsoc_etherbone_probe_sink_param_dst_port <= benchsoc_etherbone_rx_source_source_param_dst_port;
			benchsoc_etherbone_probe_sink_param_ip_address <= benchsoc_etherbone_rx_source_source_param_ip_address;
			benchsoc_etherbone_probe_sink_param_length <= benchsoc_etherbone_rx_source_source_param_length;
		end
		1'd1: begin
			benchsoc_etherbone_record_sink_sink_valid <= benchsoc_etherbone_rx_source_source_valid;
			benchsoc_etherbone_rx_source_source_ready <= benchsoc_etherbone_record_sink_sink_ready;
			benchsoc_etherbone_record_sink_sink_first <= benchsoc_etherbone_rx_source_source_first;
			benchsoc_etherbone_record_sink_sink_last <= benchsoc_etherbone_rx_source_source_last;
			benchsoc_etherbone_record_sink_sink_payload_data <= benchsoc_etherbone_rx_source_source_payload_data;
			benchsoc_etherbone_record_sink_sink_payload_last_be <= benchsoc_etherbone_rx_source_source_payload_last_be;
			benchsoc_etherbone_record_sink_sink_payload_error <= benchsoc_etherbone_rx_source_source_payload_error;
			benchsoc_etherbone_record_sink_sink_param_addr_size <= benchsoc_etherbone_rx_source_source_param_addr_size;
			benchsoc_etherbone_record_sink_sink_param_nr <= benchsoc_etherbone_rx_source_source_param_nr;
			benchsoc_etherbone_record_sink_sink_param_pf <= benchsoc_etherbone_rx_source_source_param_pf;
			benchsoc_etherbone_record_sink_sink_param_port_size <= benchsoc_etherbone_rx_source_source_param_port_size;
			benchsoc_etherbone_record_sink_sink_param_pr <= benchsoc_etherbone_rx_source_source_param_pr;
			benchsoc_etherbone_record_sink_sink_param_src_port <= benchsoc_etherbone_rx_source_source_param_src_port;
			benchsoc_etherbone_record_sink_sink_param_dst_port <= benchsoc_etherbone_rx_source_source_param_dst_port;
			benchsoc_etherbone_record_sink_sink_param_ip_address <= benchsoc_etherbone_rx_source_source_param_ip_address;
			benchsoc_etherbone_record_sink_sink_param_length <= benchsoc_etherbone_rx_source_source_param_length;
		end
		default: begin
			benchsoc_etherbone_rx_source_source_ready <= 1'd1;
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_dispatcher_last <= 1'd0;
	if (benchsoc_etherbone_rx_source_source_valid) begin
		benchsoc_etherbone_dispatcher_last <= (benchsoc_etherbone_rx_source_source_last & benchsoc_etherbone_rx_source_source_ready);
	end
end
assign benchsoc_etherbone_dispatcher_ongoing0 = ((benchsoc_etherbone_rx_source_source_valid | benchsoc_etherbone_dispatcher_ongoing1) & (~benchsoc_etherbone_dispatcher_last));
always @(*) begin
	benchsoc_etherbone_request <= 2'd0;
	benchsoc_etherbone_request[0] <= benchsoc_etherbone_status0_ongoing0;
	benchsoc_etherbone_request[1] <= benchsoc_etherbone_status1_ongoing0;
end
always @(*) begin
	benchsoc_etherbone_tx_sink_sink_param_src_port <= 16'd0;
	benchsoc_etherbone_tx_sink_sink_param_dst_port <= 16'd0;
	benchsoc_etherbone_tx_sink_sink_param_ip_address <= 32'd0;
	benchsoc_etherbone_tx_sink_sink_param_length <= 16'd0;
	benchsoc_etherbone_probe_source_ready <= 1'd0;
	benchsoc_etherbone_record_source_source_ready <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_valid <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_first <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_last <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_payload_data <= 32'd0;
	benchsoc_etherbone_tx_sink_sink_payload_last_be <= 4'd0;
	benchsoc_etherbone_tx_sink_sink_payload_error <= 4'd0;
	benchsoc_etherbone_tx_sink_sink_param_addr_size <= 4'd0;
	benchsoc_etherbone_tx_sink_sink_param_nr <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_param_pf <= 1'd0;
	benchsoc_etherbone_tx_sink_sink_param_port_size <= 4'd0;
	benchsoc_etherbone_tx_sink_sink_param_pr <= 1'd0;
	case (benchsoc_etherbone_grant)
		1'd0: begin
			benchsoc_etherbone_tx_sink_sink_valid <= benchsoc_etherbone_probe_source_valid;
			benchsoc_etherbone_probe_source_ready <= benchsoc_etherbone_tx_sink_sink_ready;
			benchsoc_etherbone_tx_sink_sink_first <= benchsoc_etherbone_probe_source_first;
			benchsoc_etherbone_tx_sink_sink_last <= benchsoc_etherbone_probe_source_last;
			benchsoc_etherbone_tx_sink_sink_payload_data <= benchsoc_etherbone_probe_source_payload_data;
			benchsoc_etherbone_tx_sink_sink_payload_last_be <= benchsoc_etherbone_probe_source_payload_last_be;
			benchsoc_etherbone_tx_sink_sink_payload_error <= benchsoc_etherbone_probe_source_payload_error;
			benchsoc_etherbone_tx_sink_sink_param_addr_size <= benchsoc_etherbone_probe_source_param_addr_size;
			benchsoc_etherbone_tx_sink_sink_param_nr <= benchsoc_etherbone_probe_source_param_nr;
			benchsoc_etherbone_tx_sink_sink_param_pf <= benchsoc_etherbone_probe_source_param_pf;
			benchsoc_etherbone_tx_sink_sink_param_port_size <= benchsoc_etherbone_probe_source_param_port_size;
			benchsoc_etherbone_tx_sink_sink_param_pr <= benchsoc_etherbone_probe_source_param_pr;
			benchsoc_etherbone_tx_sink_sink_param_src_port <= benchsoc_etherbone_probe_source_param_src_port;
			benchsoc_etherbone_tx_sink_sink_param_dst_port <= benchsoc_etherbone_probe_source_param_dst_port;
			benchsoc_etherbone_tx_sink_sink_param_ip_address <= benchsoc_etherbone_probe_source_param_ip_address;
			benchsoc_etherbone_tx_sink_sink_param_length <= benchsoc_etherbone_probe_source_param_length;
		end
		1'd1: begin
			benchsoc_etherbone_tx_sink_sink_valid <= benchsoc_etherbone_record_source_source_valid;
			benchsoc_etherbone_record_source_source_ready <= benchsoc_etherbone_tx_sink_sink_ready;
			benchsoc_etherbone_tx_sink_sink_first <= benchsoc_etherbone_record_source_source_first;
			benchsoc_etherbone_tx_sink_sink_last <= benchsoc_etherbone_record_source_source_last;
			benchsoc_etherbone_tx_sink_sink_payload_data <= benchsoc_etherbone_record_source_source_payload_data;
			benchsoc_etherbone_tx_sink_sink_payload_last_be <= benchsoc_etherbone_record_source_source_payload_last_be;
			benchsoc_etherbone_tx_sink_sink_payload_error <= benchsoc_etherbone_record_source_source_payload_error;
			benchsoc_etherbone_tx_sink_sink_param_addr_size <= benchsoc_etherbone_record_source_source_param_addr_size;
			benchsoc_etherbone_tx_sink_sink_param_nr <= benchsoc_etherbone_record_source_source_param_nr;
			benchsoc_etherbone_tx_sink_sink_param_pf <= benchsoc_etherbone_record_source_source_param_pf;
			benchsoc_etherbone_tx_sink_sink_param_port_size <= benchsoc_etherbone_record_source_source_param_port_size;
			benchsoc_etherbone_tx_sink_sink_param_pr <= benchsoc_etherbone_record_source_source_param_pr;
			benchsoc_etherbone_tx_sink_sink_param_src_port <= benchsoc_etherbone_record_source_source_param_src_port;
			benchsoc_etherbone_tx_sink_sink_param_dst_port <= benchsoc_etherbone_record_source_source_param_dst_port;
			benchsoc_etherbone_tx_sink_sink_param_ip_address <= benchsoc_etherbone_record_source_source_param_ip_address;
			benchsoc_etherbone_tx_sink_sink_param_length <= benchsoc_etherbone_record_source_source_param_length;
		end
	endcase
end
always @(*) begin
	benchsoc_etherbone_status0_last <= 1'd0;
	if (benchsoc_etherbone_probe_source_valid) begin
		benchsoc_etherbone_status0_last <= (benchsoc_etherbone_probe_source_last & benchsoc_etherbone_probe_source_ready);
	end
end
assign benchsoc_etherbone_status0_ongoing0 = ((benchsoc_etherbone_probe_source_valid | benchsoc_etherbone_status0_ongoing1) & (~benchsoc_etherbone_status0_last));
always @(*) begin
	benchsoc_etherbone_status1_last <= 1'd0;
	if (benchsoc_etherbone_record_source_source_valid) begin
		benchsoc_etherbone_status1_last <= (benchsoc_etherbone_record_source_source_last & benchsoc_etherbone_record_source_source_ready);
	end
end
assign benchsoc_etherbone_status1_ongoing0 = ((benchsoc_etherbone_record_source_source_valid | benchsoc_etherbone_status1_ongoing1) & (~benchsoc_etherbone_status1_last));
always @(*) begin
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_w <= 32'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_sel <= 4'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_valid <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_we <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_last <= 1'd0;
	subfragments_liteethetherbonewishbonemaster_next_state <= 2'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_data_update <= 1'd0;
	benchsoc_etherbone_liteethetherbonewishbonemaster_bus_adr <= 30'd0;
	subfragments_liteethetherbonewishbonemaster_next_state <= subfragments_liteethetherbonewishbonemaster_state;
	case (subfragments_liteethetherbonewishbonemaster_state)
		1'd1: begin
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_adr <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_w <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_data;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_sel <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_be;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_we <= 1'd1;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd1;
			if ((benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb & benchsoc_etherbone_liteethetherbonewishbonemaster_bus_ack)) begin
				benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd1;
				if (benchsoc_etherbone_liteethetherbonewishbonemaster_sink_last) begin
					subfragments_liteethetherbonewishbonemaster_next_state <= 1'd0;
				end
			end
		end
		2'd2: begin
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_adr <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_sel <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_be;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid;
			benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cyc <= 1'd1;
			if ((benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb & benchsoc_etherbone_liteethetherbonewishbonemaster_bus_ack)) begin
				benchsoc_etherbone_liteethetherbonewishbonemaster_data_update <= 1'd1;
				subfragments_liteethetherbonewishbonemaster_next_state <= 2'd3;
			end
		end
		2'd3: begin
			benchsoc_etherbone_liteethetherbonewishbonemaster_source_valid <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid;
			benchsoc_etherbone_liteethetherbonewishbonemaster_source_last <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_last;
			if ((benchsoc_etherbone_liteethetherbonewishbonemaster_source_valid & benchsoc_etherbone_liteethetherbonewishbonemaster_source_ready)) begin
				benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd1;
				if (benchsoc_etherbone_liteethetherbonewishbonemaster_source_last) begin
					subfragments_liteethetherbonewishbonemaster_next_state <= 1'd0;
				end else begin
					subfragments_liteethetherbonewishbonemaster_next_state <= 2'd2;
				end
			end
		end
		default: begin
			benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd1;
			if (benchsoc_etherbone_liteethetherbonewishbonemaster_sink_valid) begin
				benchsoc_etherbone_liteethetherbonewishbonemaster_sink_ready <= 1'd0;
				if (benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_we) begin
					subfragments_liteethetherbonewishbonemaster_next_state <= 1'd1;
				end else begin
					subfragments_liteethetherbonewishbonemaster_next_state <= 2'd2;
				end
			end
		end
	endcase
end
assign leds_wait = (~leds_done);
always @(*) begin
	user_led_n0 <= 1'd0;
	if ((leds_mode == 1'd1)) begin
		{user_led_n0} <= leds_storage;
	end else begin
		{user_led_n0} <= leds_chaser;
	end
	if ((~ledchaser_pwm)) begin
		{user_led_n0} <= 1'd0;
	end
end
assign leds_done = (leds_count == 1'd0);
always @(*) begin
	benchsoc_benchsoc_adr <= 14'd0;
	benchsoc_benchsoc_we <= 1'd0;
	benchsoc_benchsoc_dat_w <= 32'd0;
	benchsoc_benchsoc_wishbone_ack <= 1'd0;
	benchsoc_next_state <= 1'd0;
	benchsoc_benchsoc_wishbone_dat_r <= 32'd0;
	benchsoc_next_state <= benchsoc_state;
	case (benchsoc_state)
		1'd1: begin
			benchsoc_benchsoc_wishbone_ack <= 1'd1;
			benchsoc_benchsoc_wishbone_dat_r <= benchsoc_benchsoc_dat_r;
			benchsoc_next_state <= 1'd0;
		end
		default: begin
			benchsoc_benchsoc_dat_w <= benchsoc_benchsoc_wishbone_dat_w;
			if ((benchsoc_benchsoc_wishbone_cyc & benchsoc_benchsoc_wishbone_stb)) begin
				benchsoc_benchsoc_adr <= benchsoc_benchsoc_wishbone_adr;
				benchsoc_benchsoc_we <= (benchsoc_benchsoc_wishbone_we & (benchsoc_benchsoc_wishbone_sel != 1'd0));
				benchsoc_next_state <= 1'd1;
			end
		end
	endcase
end
assign benchsoc_benchsoc_wishbone_adr = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_adr;
assign benchsoc_benchsoc_wishbone_dat_w = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_w;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_r = benchsoc_benchsoc_wishbone_dat_r;
assign benchsoc_benchsoc_wishbone_sel = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_sel;
assign benchsoc_benchsoc_wishbone_cyc = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cyc;
assign benchsoc_benchsoc_wishbone_stb = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_stb;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_bus_ack = benchsoc_benchsoc_wishbone_ack;
assign benchsoc_benchsoc_wishbone_we = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_we;
assign benchsoc_benchsoc_wishbone_cti = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_cti;
assign benchsoc_benchsoc_wishbone_bte = benchsoc_etherbone_liteethetherbonewishbonemaster_bus_bte;
assign benchsoc_etherbone_liteethetherbonewishbonemaster_bus_err = benchsoc_benchsoc_wishbone_err;
assign benchsoc_csr_bankarray_csrbank0_sel = (benchsoc_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign benchsoc_csr_bankarray_csrbank0_velocity10_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity10_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity10_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
		benchsoc_csr_bankarray_csrbank0_velocity10_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity10_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity20_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity20_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity20_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
		benchsoc_csr_bankarray_csrbank0_velocity20_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity20_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity30_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity30_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity30_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
		benchsoc_csr_bankarray_csrbank0_velocity30_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity30_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity40_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity40_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity40_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd3))) begin
		benchsoc_csr_bankarray_csrbank0_velocity40_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity40_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity50_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity50_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity50_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd4))) begin
		benchsoc_csr_bankarray_csrbank0_velocity50_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity50_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity60_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[30:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_velocity60_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_velocity60_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd5))) begin
		benchsoc_csr_bankarray_csrbank0_velocity60_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_velocity60_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_dirtime0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[9:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_dirtime0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_dirtime0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd6))) begin
		benchsoc_csr_bankarray_csrbank0_dirtime0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_dirtime0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_steptime0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[9:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_steptime0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_steptime0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd7))) begin
		benchsoc_csr_bankarray_csrbank0_steptime0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_steptime0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[2:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd8))) begin
		benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_apply_time1_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_apply_time1_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_apply_time1_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd9))) begin
		benchsoc_csr_bankarray_csrbank0_apply_time1_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_apply_time1_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_apply_time0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_apply_time0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_apply_time0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd10))) begin
		benchsoc_csr_bankarray_csrbank0_apply_time0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_apply_time0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_gpios_out0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[11:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_gpios_out0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_gpios_out0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd11))) begin
		benchsoc_csr_bankarray_csrbank0_gpios_out0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_gpios_out0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm0_width0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm0_width0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm0_width0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd12))) begin
		benchsoc_csr_bankarray_csrbank0_pwm0_width0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm0_width0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm0_period0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm0_period0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm0_period0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd13))) begin
		benchsoc_csr_bankarray_csrbank0_pwm0_period0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm0_period0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm1_width0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm1_width0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm1_width0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd14))) begin
		benchsoc_csr_bankarray_csrbank0_pwm1_width0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm1_width0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm1_period0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm1_period0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm1_period0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd15))) begin
		benchsoc_csr_bankarray_csrbank0_pwm1_period0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm1_period0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm2_width0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm2_width0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm2_width0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd16))) begin
		benchsoc_csr_bankarray_csrbank0_pwm2_width0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm2_width0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_pwm2_period0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_pwm2_period0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_pwm2_period0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd17))) begin
		benchsoc_csr_bankarray_csrbank0_pwm2_period0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_pwm2_period0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position11_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position11_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position11_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd18))) begin
		benchsoc_csr_bankarray_csrbank0_position11_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position11_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position10_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position10_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position10_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd19))) begin
		benchsoc_csr_bankarray_csrbank0_position10_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position10_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position21_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position21_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position21_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd20))) begin
		benchsoc_csr_bankarray_csrbank0_position21_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position21_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position20_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position20_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position20_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd21))) begin
		benchsoc_csr_bankarray_csrbank0_position20_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position20_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position31_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position31_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position31_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd22))) begin
		benchsoc_csr_bankarray_csrbank0_position31_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position31_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position30_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position30_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position30_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd23))) begin
		benchsoc_csr_bankarray_csrbank0_position30_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position30_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position41_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position41_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position41_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd24))) begin
		benchsoc_csr_bankarray_csrbank0_position41_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position41_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position40_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position40_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position40_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd25))) begin
		benchsoc_csr_bankarray_csrbank0_position40_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position40_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position51_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position51_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position51_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd26))) begin
		benchsoc_csr_bankarray_csrbank0_position51_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position51_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position50_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position50_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position50_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd27))) begin
		benchsoc_csr_bankarray_csrbank0_position50_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position50_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position61_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[29:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position61_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position61_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd28))) begin
		benchsoc_csr_bankarray_csrbank0_position61_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position61_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_position60_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_position60_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_position60_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd29))) begin
		benchsoc_csr_bankarray_csrbank0_position60_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_position60_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_wallclock1_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_wallclock1_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_wallclock1_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd30))) begin
		benchsoc_csr_bankarray_csrbank0_wallclock1_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_wallclock1_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_wallclock0_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_wallclock0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_wallclock0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd31))) begin
		benchsoc_csr_bankarray_csrbank0_wallclock0_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_wallclock0_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_gpios_in_r = benchsoc_csr_bankarray_interface0_bank_bus_dat_w[23:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank0_gpios_in_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank0_gpios_in_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank0_sel & (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0] == 6'd32))) begin
		benchsoc_csr_bankarray_csrbank0_gpios_in_re <= benchsoc_csr_bankarray_interface0_bank_bus_we;
		benchsoc_csr_bankarray_csrbank0_gpios_in_we <= (~benchsoc_csr_bankarray_interface0_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank0_velocity10_w = velocity1_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_velocity20_w = velocity2_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_velocity30_w = velocity3_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_velocity40_w = velocity4_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_velocity50_w = velocity5_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_velocity60_w = velocity6_storage[30:0];
assign benchsoc_csr_bankarray_csrbank0_dirtime0_w = dirtime_storage[9:0];
assign benchsoc_csr_bankarray_csrbank0_steptime0_w = steptime_storage[9:0];
assign benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_w = stepgens_ctrlword_storage[2:0];
assign benchsoc_csr_bankarray_csrbank0_apply_time1_w = apply_time_storage[63:32];
assign benchsoc_csr_bankarray_csrbank0_apply_time0_w = apply_time_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_gpios_out0_w = gpios_out_storage[11:0];
assign benchsoc_csr_bankarray_csrbank0_pwm0_width0_w = pwm_out0_width_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_pwm0_period0_w = pwm_out0_period_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_pwm1_width0_w = pwm_out1_width_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_pwm1_period0_w = pwm_out1_period_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_pwm2_width0_w = pwm_out2_width_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_pwm2_period0_w = pwm_out2_period_storage[31:0];
assign benchsoc_csr_bankarray_csrbank0_position11_w = position1_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position10_w = position1_status[31:0];
assign position1_we = benchsoc_csr_bankarray_csrbank0_position10_we;
assign benchsoc_csr_bankarray_csrbank0_position21_w = position2_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position20_w = position2_status[31:0];
assign position2_we = benchsoc_csr_bankarray_csrbank0_position20_we;
assign benchsoc_csr_bankarray_csrbank0_position31_w = position3_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position30_w = position3_status[31:0];
assign position3_we = benchsoc_csr_bankarray_csrbank0_position30_we;
assign benchsoc_csr_bankarray_csrbank0_position41_w = position4_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position40_w = position4_status[31:0];
assign position4_we = benchsoc_csr_bankarray_csrbank0_position40_we;
assign benchsoc_csr_bankarray_csrbank0_position51_w = position5_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position50_w = position5_status[31:0];
assign position5_we = benchsoc_csr_bankarray_csrbank0_position50_we;
assign benchsoc_csr_bankarray_csrbank0_position61_w = position6_status[61:32];
assign benchsoc_csr_bankarray_csrbank0_position60_w = position6_status[31:0];
assign position6_we = benchsoc_csr_bankarray_csrbank0_position60_we;
assign benchsoc_csr_bankarray_csrbank0_wallclock1_w = wallclock_status[63:32];
assign benchsoc_csr_bankarray_csrbank0_wallclock0_w = wallclock_status[31:0];
assign wallclock_we = benchsoc_csr_bankarray_csrbank0_wallclock0_we;
assign benchsoc_csr_bankarray_csrbank0_gpios_in_w = gpios_in_status[23:0];
assign gpios_in_we = benchsoc_csr_bankarray_csrbank0_gpios_in_we;
assign benchsoc_csr_bankarray_csrbank1_sel = (benchsoc_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign benchsoc_csr_bankarray_csrbank1_reset0_r = benchsoc_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank1_reset0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank1_reset0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank1_sel & (benchsoc_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
		benchsoc_csr_bankarray_csrbank1_reset0_re <= benchsoc_csr_bankarray_interface1_bank_bus_we;
		benchsoc_csr_bankarray_csrbank1_reset0_we <= (~benchsoc_csr_bankarray_interface1_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank1_scratch0_r = benchsoc_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank1_scratch0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank1_scratch0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank1_sel & (benchsoc_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
		benchsoc_csr_bankarray_csrbank1_scratch0_re <= benchsoc_csr_bankarray_interface1_bank_bus_we;
		benchsoc_csr_bankarray_csrbank1_scratch0_we <= (~benchsoc_csr_bankarray_interface1_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank1_bus_errors_r = benchsoc_csr_bankarray_interface1_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank1_bus_errors_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank1_bus_errors_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank1_sel & (benchsoc_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
		benchsoc_csr_bankarray_csrbank1_bus_errors_re <= benchsoc_csr_bankarray_interface1_bank_bus_we;
		benchsoc_csr_bankarray_csrbank1_bus_errors_we <= (~benchsoc_csr_bankarray_interface1_bank_bus_we);
	end
end
always @(*) begin
	benchsoc_soc_rst <= 1'd0;
	if (benchsoc_reset_re) begin
		benchsoc_soc_rst <= benchsoc_reset_storage[0];
	end
end
assign benchsoc_cpu_rst = benchsoc_reset_storage[1];
assign benchsoc_csr_bankarray_csrbank1_reset0_w = benchsoc_reset_storage[1:0];
assign benchsoc_csr_bankarray_csrbank1_scratch0_w = benchsoc_scratch_storage[31:0];
assign benchsoc_csr_bankarray_csrbank1_bus_errors_w = benchsoc_bus_errors_status[31:0];
assign benchsoc_bus_errors_we = benchsoc_csr_bankarray_csrbank1_bus_errors_we;
assign benchsoc_csr_bankarray_csrbank2_sel = (benchsoc_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd2);
assign benchsoc_csr_bankarray_csrbank2_crg_reset0_r = benchsoc_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank2_crg_reset0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank2_crg_reset0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank2_sel & (benchsoc_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
		benchsoc_csr_bankarray_csrbank2_crg_reset0_re <= benchsoc_csr_bankarray_interface2_bank_bus_we;
		benchsoc_csr_bankarray_csrbank2_crg_reset0_we <= (~benchsoc_csr_bankarray_interface2_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank2_rx_inband_status_r = benchsoc_csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank2_rx_inband_status_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank2_rx_inband_status_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank2_sel & (benchsoc_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
		benchsoc_csr_bankarray_csrbank2_rx_inband_status_re <= benchsoc_csr_bankarray_interface2_bank_bus_we;
		benchsoc_csr_bankarray_csrbank2_rx_inband_status_we <= (~benchsoc_csr_bankarray_interface2_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank2_mdio_w0_r = benchsoc_csr_bankarray_interface2_bank_bus_dat_w[2:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank2_mdio_w0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank2_mdio_w0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank2_sel & (benchsoc_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
		benchsoc_csr_bankarray_csrbank2_mdio_w0_re <= benchsoc_csr_bankarray_interface2_bank_bus_we;
		benchsoc_csr_bankarray_csrbank2_mdio_w0_we <= (~benchsoc_csr_bankarray_interface2_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank2_mdio_r_r = benchsoc_csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank2_mdio_r_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank2_mdio_r_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank2_sel & (benchsoc_csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
		benchsoc_csr_bankarray_csrbank2_mdio_r_re <= benchsoc_csr_bankarray_interface2_bank_bus_we;
		benchsoc_csr_bankarray_csrbank2_mdio_r_we <= (~benchsoc_csr_bankarray_interface2_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank2_crg_reset0_w = ethphy_reset_storage;
always @(*) begin
	ethphy_status <= 3'd0;
	ethphy_status[0] <= ethphy_link_status;
	ethphy_status[1] <= ethphy_clock_speed;
	ethphy_status[2] <= ethphy_duplex_status;
end
assign benchsoc_csr_bankarray_csrbank2_rx_inband_status_w = ethphy_status[2:0];
assign ethphy_we = benchsoc_csr_bankarray_csrbank2_rx_inband_status_we;
assign ethphy_mdc = ethphy__w_storage[0];
assign ethphy_oe = ethphy__w_storage[1];
assign ethphy_w = ethphy__w_storage[2];
assign benchsoc_csr_bankarray_csrbank2_mdio_w0_w = ethphy__w_storage[2:0];
assign benchsoc_csr_bankarray_csrbank2_mdio_r_w = ethphy__r_status;
assign ethphy__r_we = benchsoc_csr_bankarray_csrbank2_mdio_r_we;
assign benchsoc_csr_bankarray_sel = (benchsoc_csr_bankarray_sram_bus_adr[13:9] == 2'd3);
always @(*) begin
	benchsoc_csr_bankarray_sram_bus_dat_r <= 32'd0;
	if (benchsoc_csr_bankarray_sel_r) begin
		benchsoc_csr_bankarray_sram_bus_dat_r <= benchsoc_csr_bankarray_dat_r;
	end
end
assign benchsoc_csr_bankarray_adr = benchsoc_csr_bankarray_sram_bus_adr[5:0];
assign benchsoc_csr_bankarray_csrbank3_sel = (benchsoc_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign benchsoc_csr_bankarray_csrbank3_out0_r = benchsoc_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank3_out0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank3_out0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank3_sel & (benchsoc_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
		benchsoc_csr_bankarray_csrbank3_out0_re <= benchsoc_csr_bankarray_interface3_bank_bus_we;
		benchsoc_csr_bankarray_csrbank3_out0_we <= (~benchsoc_csr_bankarray_interface3_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank3_pwm_enable0_r = benchsoc_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank3_pwm_enable0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank3_pwm_enable0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank3_sel & (benchsoc_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
		benchsoc_csr_bankarray_csrbank3_pwm_enable0_re <= benchsoc_csr_bankarray_interface3_bank_bus_we;
		benchsoc_csr_bankarray_csrbank3_pwm_enable0_we <= (~benchsoc_csr_bankarray_interface3_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank3_pwm_width0_r = benchsoc_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank3_pwm_width0_we <= 1'd0;
	benchsoc_csr_bankarray_csrbank3_pwm_width0_re <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank3_sel & (benchsoc_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
		benchsoc_csr_bankarray_csrbank3_pwm_width0_re <= benchsoc_csr_bankarray_interface3_bank_bus_we;
		benchsoc_csr_bankarray_csrbank3_pwm_width0_we <= (~benchsoc_csr_bankarray_interface3_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank3_pwm_period0_r = benchsoc_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
	benchsoc_csr_bankarray_csrbank3_pwm_period0_re <= 1'd0;
	benchsoc_csr_bankarray_csrbank3_pwm_period0_we <= 1'd0;
	if ((benchsoc_csr_bankarray_csrbank3_sel & (benchsoc_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
		benchsoc_csr_bankarray_csrbank3_pwm_period0_re <= benchsoc_csr_bankarray_interface3_bank_bus_we;
		benchsoc_csr_bankarray_csrbank3_pwm_period0_we <= (~benchsoc_csr_bankarray_interface3_bank_bus_we);
	end
end
assign benchsoc_csr_bankarray_csrbank3_out0_w = leds_storage;
assign benchsoc_csr_bankarray_csrbank3_pwm_enable0_w = ledchaser_pwm_enable_storage;
assign benchsoc_csr_bankarray_csrbank3_pwm_width0_w = ledchaser_pwm_width_storage[31:0];
assign benchsoc_csr_bankarray_csrbank3_pwm_period0_w = ledchaser_pwm_period_storage[31:0];
assign benchsoc_csr_interconnect_adr = benchsoc_benchsoc_adr;
assign benchsoc_csr_interconnect_we = benchsoc_benchsoc_we;
assign benchsoc_csr_interconnect_dat_w = benchsoc_benchsoc_dat_w;
assign benchsoc_benchsoc_dat_r = benchsoc_csr_interconnect_dat_r;
assign benchsoc_csr_bankarray_interface0_bank_bus_adr = benchsoc_csr_interconnect_adr;
assign benchsoc_csr_bankarray_interface1_bank_bus_adr = benchsoc_csr_interconnect_adr;
assign benchsoc_csr_bankarray_interface2_bank_bus_adr = benchsoc_csr_interconnect_adr;
assign benchsoc_csr_bankarray_interface3_bank_bus_adr = benchsoc_csr_interconnect_adr;
assign benchsoc_csr_bankarray_sram_bus_adr = benchsoc_csr_interconnect_adr;
assign benchsoc_csr_bankarray_interface0_bank_bus_we = benchsoc_csr_interconnect_we;
assign benchsoc_csr_bankarray_interface1_bank_bus_we = benchsoc_csr_interconnect_we;
assign benchsoc_csr_bankarray_interface2_bank_bus_we = benchsoc_csr_interconnect_we;
assign benchsoc_csr_bankarray_interface3_bank_bus_we = benchsoc_csr_interconnect_we;
assign benchsoc_csr_bankarray_sram_bus_we = benchsoc_csr_interconnect_we;
assign benchsoc_csr_bankarray_interface0_bank_bus_dat_w = benchsoc_csr_interconnect_dat_w;
assign benchsoc_csr_bankarray_interface1_bank_bus_dat_w = benchsoc_csr_interconnect_dat_w;
assign benchsoc_csr_bankarray_interface2_bank_bus_dat_w = benchsoc_csr_interconnect_dat_w;
assign benchsoc_csr_bankarray_interface3_bank_bus_dat_w = benchsoc_csr_interconnect_dat_w;
assign benchsoc_csr_bankarray_sram_bus_dat_w = benchsoc_csr_interconnect_dat_w;
assign benchsoc_csr_interconnect_dat_r = ((((benchsoc_csr_bankarray_interface0_bank_bus_dat_r | benchsoc_csr_bankarray_interface1_bank_bus_dat_r) | benchsoc_csr_bankarray_interface2_bank_bus_dat_r) | benchsoc_csr_bankarray_interface3_bank_bus_dat_r) | benchsoc_csr_bankarray_sram_bus_dat_r);
assign slice_proxy0 = benchsoc_ethcore_mac_depacketizer_header[111:96];
assign slice_proxy1 = benchsoc_ethcore_mac_depacketizer_header[111:96];
assign slice_proxy2 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy3 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy4 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy5 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy6 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy7 = benchsoc_ethcore_mac_depacketizer_header[95:48];
assign slice_proxy8 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy9 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy10 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy11 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy12 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy13 = benchsoc_ethcore_mac_depacketizer_header[47:0];
assign slice_proxy14 = benchsoc_ethcore_arp_rx_depacketizer_header[39:32];
assign slice_proxy15 = benchsoc_ethcore_arp_rx_depacketizer_header[15:0];
assign slice_proxy16 = benchsoc_ethcore_arp_rx_depacketizer_header[15:0];
assign slice_proxy17 = benchsoc_ethcore_arp_rx_depacketizer_header[63:48];
assign slice_proxy18 = benchsoc_ethcore_arp_rx_depacketizer_header[63:48];
assign slice_proxy19 = benchsoc_ethcore_arp_rx_depacketizer_header[31:16];
assign slice_proxy20 = benchsoc_ethcore_arp_rx_depacketizer_header[31:16];
assign slice_proxy21 = benchsoc_ethcore_arp_rx_depacketizer_header[47:40];
assign slice_proxy22 = benchsoc_ethcore_arp_rx_depacketizer_header[143:112];
assign slice_proxy23 = benchsoc_ethcore_arp_rx_depacketizer_header[143:112];
assign slice_proxy24 = benchsoc_ethcore_arp_rx_depacketizer_header[143:112];
assign slice_proxy25 = benchsoc_ethcore_arp_rx_depacketizer_header[143:112];
assign slice_proxy26 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy27 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy28 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy29 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy30 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy31 = benchsoc_ethcore_arp_rx_depacketizer_header[111:64];
assign slice_proxy32 = benchsoc_ethcore_arp_rx_depacketizer_header[223:192];
assign slice_proxy33 = benchsoc_ethcore_arp_rx_depacketizer_header[223:192];
assign slice_proxy34 = benchsoc_ethcore_arp_rx_depacketizer_header[223:192];
assign slice_proxy35 = benchsoc_ethcore_arp_rx_depacketizer_header[223:192];
assign slice_proxy36 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy37 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy38 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy39 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy40 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy41 = benchsoc_ethcore_arp_rx_depacketizer_header[191:144];
assign slice_proxy42 = benchsoc_ethcore_ip_rx_depacketizer_header[95:80];
assign slice_proxy43 = benchsoc_ethcore_ip_rx_depacketizer_header[95:80];
assign slice_proxy44 = benchsoc_ethcore_ip_rx_depacketizer_header[47:32];
assign slice_proxy45 = benchsoc_ethcore_ip_rx_depacketizer_header[47:32];
assign slice_proxy46 = benchsoc_ethcore_ip_rx_depacketizer_header[3:0];
assign slice_proxy47 = benchsoc_ethcore_ip_rx_depacketizer_header[79:72];
assign slice_proxy48 = benchsoc_ethcore_ip_rx_depacketizer_header[127:96];
assign slice_proxy49 = benchsoc_ethcore_ip_rx_depacketizer_header[127:96];
assign slice_proxy50 = benchsoc_ethcore_ip_rx_depacketizer_header[127:96];
assign slice_proxy51 = benchsoc_ethcore_ip_rx_depacketizer_header[127:96];
assign slice_proxy52 = benchsoc_ethcore_ip_rx_depacketizer_header[159:128];
assign slice_proxy53 = benchsoc_ethcore_ip_rx_depacketizer_header[159:128];
assign slice_proxy54 = benchsoc_ethcore_ip_rx_depacketizer_header[159:128];
assign slice_proxy55 = benchsoc_ethcore_ip_rx_depacketizer_header[159:128];
assign slice_proxy56 = benchsoc_ethcore_ip_rx_depacketizer_header[31:16];
assign slice_proxy57 = benchsoc_ethcore_ip_rx_depacketizer_header[31:16];
assign slice_proxy58 = benchsoc_ethcore_ip_rx_depacketizer_header[71:64];
assign slice_proxy59 = benchsoc_ethcore_ip_rx_depacketizer_header[7:4];
assign slice_proxy60 = benchsoc_ethcore_icmp_rx_depacketizer_header[31:16];
assign slice_proxy61 = benchsoc_ethcore_icmp_rx_depacketizer_header[31:16];
assign slice_proxy62 = benchsoc_ethcore_icmp_rx_depacketizer_header[15:8];
assign slice_proxy63 = benchsoc_ethcore_icmp_rx_depacketizer_header[7:0];
assign slice_proxy64 = benchsoc_ethcore_icmp_rx_depacketizer_header[63:32];
assign slice_proxy65 = benchsoc_ethcore_icmp_rx_depacketizer_header[63:32];
assign slice_proxy66 = benchsoc_ethcore_icmp_rx_depacketizer_header[63:32];
assign slice_proxy67 = benchsoc_ethcore_icmp_rx_depacketizer_header[63:32];
assign slice_proxy68 = benchsoc_ethcore_rx_depacketizer_header[63:48];
assign slice_proxy69 = benchsoc_ethcore_rx_depacketizer_header[63:48];
assign slice_proxy70 = benchsoc_ethcore_rx_depacketizer_header[31:16];
assign slice_proxy71 = benchsoc_ethcore_rx_depacketizer_header[31:16];
assign slice_proxy72 = benchsoc_ethcore_rx_depacketizer_header[47:32];
assign slice_proxy73 = benchsoc_ethcore_rx_depacketizer_header[47:32];
assign slice_proxy74 = benchsoc_ethcore_rx_depacketizer_header[15:0];
assign slice_proxy75 = benchsoc_ethcore_rx_depacketizer_header[15:0];
assign slice_proxy76 = benchsoc_etherbone_rx_depacketizer_header[31:28];
assign slice_proxy77 = benchsoc_etherbone_rx_depacketizer_header[15:0];
assign slice_proxy78 = benchsoc_etherbone_rx_depacketizer_header[15:0];
assign slice_proxy79 = benchsoc_etherbone_rx_depacketizer_header[18];
assign slice_proxy80 = benchsoc_etherbone_rx_depacketizer_header[16];
assign slice_proxy81 = benchsoc_etherbone_rx_depacketizer_header[27:24];
assign slice_proxy82 = benchsoc_etherbone_rx_depacketizer_header[17];
assign slice_proxy83 = benchsoc_etherbone_rx_depacketizer_header[23:20];
assign slice_proxy84 = benchsoc_etherbone_record_depacketizer_header[0];
assign slice_proxy85 = benchsoc_etherbone_record_depacketizer_header[15:8];
assign slice_proxy86 = benchsoc_etherbone_record_depacketizer_header[4];
assign slice_proxy87 = benchsoc_etherbone_record_depacketizer_header[1];
assign slice_proxy88 = benchsoc_etherbone_record_depacketizer_header[31:24];
assign slice_proxy89 = benchsoc_etherbone_record_depacketizer_header[2];
assign slice_proxy90 = benchsoc_etherbone_record_depacketizer_header[5];
assign slice_proxy91 = benchsoc_etherbone_record_depacketizer_header[23:16];
assign slice_proxy92 = benchsoc_etherbone_record_depacketizer_header[6];
always @(*) begin
	ethphy__r_status <= 1'd0;
	ethphy__r_status <= ethphy_r;
	ethphy__r_status <= multiregimpl0_regs1;
end
assign benchsoc_ethcore_mac_ps_preamble_error_toggle_o = multiregimpl1_regs1;
assign benchsoc_ethcore_mac_ps_crc_error_toggle_o = multiregimpl2_regs1;
assign benchsoc_ethcore_mac_tx_cdc_produce_rdomain = multiregimpl3_regs1;
assign benchsoc_ethcore_mac_tx_cdc_consume_wdomain = multiregimpl4_regs1;
assign benchsoc_ethcore_mac_rx_cdc_produce_rdomain = multiregimpl5_regs1;
assign benchsoc_ethcore_mac_rx_cdc_consume_wdomain = multiregimpl6_regs1;
assign benchsoc_etherbone_tx_cdc_produce_rdomain = multiregimpl7_regs1;
assign benchsoc_etherbone_tx_cdc_consume_wdomain = multiregimpl8_regs1;
assign benchsoc_etherbone_rx_cdc_produce_rdomain = multiregimpl9_regs1;
assign benchsoc_etherbone_rx_cdc_consume_wdomain = multiregimpl10_regs1;
assign ledchaser_enable = ledchaser_pwm_enable_storage;
assign ledchaser_width = ledchaser_pwm_width_storage;
assign ledchaser_period = ledchaser_pwm_period_storage;

always @(posedge eth_rx_clk) begin
	ethphy_rx_ctl_reg <= ethphy_rx_ctl;
	ethphy_rx_data_reg <= ethphy_rx_data;
	ethphy_rx_ctl_reg_d <= ethphy_rx_ctl_reg;
	ethphy_source_valid <= ethphy_rx_ctl_reg[0];
	ethphy_source_payload_data <= ethphy_rx_data_reg;
	if ((ethphy_rx_ctl == 1'd0)) begin
		ethphy_link_status <= ethphy_rx_data[0];
		ethphy_clock_speed <= ethphy_rx_data[2:1];
		ethphy_duplex_status <= ethphy_rx_data[3];
	end
	subfragments_liteethmac_liteethmacpreamblechecker_state <= subfragments_liteethmac_liteethmacpreamblechecker_next_state;
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_crc_ce) begin
		benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg <= benchsoc_ethcore_mac_liteethmaccrc32checker_crc_next;
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reset) begin
		benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
	end
	if (((benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_we & benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_replace))) begin
		if ((benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce == 3'd4)) begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce <= 1'd0;
		end else begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce <= (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce + 1'd1);
		end
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_do_read) begin
		if ((benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume == 3'd4)) begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume <= 1'd0;
		end else begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume <= (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume + 1'd1);
		end
	end
	if (((benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_we & benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_syncfifo_writable) & (~benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_replace))) begin
		if ((~benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_do_read)) begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level <= (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level + 1'd1);
		end
	end else begin
		if (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_do_read) begin
			benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level <= (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level - 1'd1);
		end
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_fifo_reset) begin
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level <= 3'd0;
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
	end
	subfragments_liteethmac_liteethmaccrc32checker_state <= subfragments_liteethmac_liteethmaccrc32checker_next_state;
	if (((~benchsoc_ethcore_mac_crc32_checker_source_valid) | benchsoc_ethcore_mac_crc32_checker_source_ready)) begin
		benchsoc_ethcore_mac_crc32_checker_source_valid <= benchsoc_ethcore_mac_crc32_checker_sink_valid;
		benchsoc_ethcore_mac_crc32_checker_source_first <= benchsoc_ethcore_mac_crc32_checker_sink_first;
		benchsoc_ethcore_mac_crc32_checker_source_last <= benchsoc_ethcore_mac_crc32_checker_sink_last;
		benchsoc_ethcore_mac_crc32_checker_source_payload_data <= benchsoc_ethcore_mac_crc32_checker_sink_payload_data;
		benchsoc_ethcore_mac_crc32_checker_source_payload_last_be <= benchsoc_ethcore_mac_crc32_checker_sink_payload_last_be;
		benchsoc_ethcore_mac_crc32_checker_source_payload_error <= benchsoc_ethcore_mac_crc32_checker_sink_payload_error;
	end
	if (benchsoc_ethcore_mac_ps_preamble_error_i) begin
		benchsoc_ethcore_mac_ps_preamble_error_toggle_i <= (~benchsoc_ethcore_mac_ps_preamble_error_toggle_i);
	end
	if (benchsoc_ethcore_mac_ps_crc_error_i) begin
		benchsoc_ethcore_mac_ps_crc_error_toggle_i <= (~benchsoc_ethcore_mac_ps_crc_error_toggle_i);
	end
	benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary <= benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next_binary;
	benchsoc_ethcore_mac_rx_cdc_graycounter0_q <= benchsoc_ethcore_mac_rx_cdc_graycounter0_q_next;
	if (benchsoc_ethcore_mac_ps_preamble_error_o) begin
		benchsoc_ethcore_mac_preamble_errors_status <= (benchsoc_ethcore_mac_preamble_errors_status + 1'd1);
	end
	if (benchsoc_ethcore_mac_ps_crc_error_o) begin
		benchsoc_ethcore_mac_crc_errors_status <= (benchsoc_ethcore_mac_crc_errors_status + 1'd1);
	end
	benchsoc_ethcore_mac_ps_preamble_error_toggle_o_r <= benchsoc_ethcore_mac_ps_preamble_error_toggle_o;
	benchsoc_ethcore_mac_ps_crc_error_toggle_o_r <= benchsoc_ethcore_mac_ps_crc_error_toggle_o;
	benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary <= benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next_binary;
	benchsoc_ethcore_mac_tx_cdc_graycounter0_q <= benchsoc_ethcore_mac_tx_cdc_graycounter0_q_next;
	benchsoc_ethcore_mac_rx_cdc_graycounter1_q_binary <= benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next_binary;
	benchsoc_ethcore_mac_rx_cdc_graycounter1_q <= benchsoc_ethcore_mac_rx_cdc_graycounter1_q_next;
	case (subfragments_liteethmac_grant)
		1'd0: begin
			if ((~subfragments_liteethmac_request[0])) begin
				if (subfragments_liteethmac_request[1]) begin
					subfragments_liteethmac_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~subfragments_liteethmac_request[1])) begin
				if (subfragments_liteethmac_request[0]) begin
					subfragments_liteethmac_grant <= 1'd0;
				end
			end
		end
	endcase
	subfragments_liteethmac_status0_ongoing1 <= ((benchsoc_ethcore_arp_mac_port_sink_valid | subfragments_liteethmac_status0_ongoing1) & (~subfragments_liteethmac_status0_last));
	if (subfragments_liteethmac_status0_last) begin
		subfragments_liteethmac_status0_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_arp_mac_port_sink_valid & benchsoc_ethcore_arp_mac_port_sink_ready)) begin
			subfragments_liteethmac_status0_first <= 1'd0;
		end
	end
	subfragments_liteethmac_status1_ongoing1 <= ((benchsoc_ethcore_ip_mac_port_sink_valid | subfragments_liteethmac_status1_ongoing1) & (~subfragments_liteethmac_status1_last));
	if (subfragments_liteethmac_status1_last) begin
		subfragments_liteethmac_status1_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_ip_mac_port_sink_valid & benchsoc_ethcore_ip_mac_port_sink_ready)) begin
			subfragments_liteethmac_status1_first <= 1'd0;
		end
	end
	if (subfragments_liteethmac_first) begin
		subfragments_liteethmac_sel_ongoing <= subfragments_liteethmac_sel0;
	end
	subfragments_liteethmac_ongoing1 <= ((benchsoc_ethcore_mac_crossbar_sink_valid | subfragments_liteethmac_ongoing1) & (~subfragments_liteethmac_last));
	if (subfragments_liteethmac_last) begin
		subfragments_liteethmac_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_mac_crossbar_sink_valid & benchsoc_ethcore_mac_crossbar_sink_ready)) begin
			subfragments_liteethmac_first <= 1'd0;
		end
	end
	if (benchsoc_ethcore_mac_packetizer_sr_load) begin
		benchsoc_ethcore_mac_packetizer_sr <= benchsoc_ethcore_mac_packetizer_header;
	end
	if (benchsoc_ethcore_mac_packetizer_sr_shift) begin
		benchsoc_ethcore_mac_packetizer_sr <= benchsoc_ethcore_mac_packetizer_sr[111:8];
	end
	benchsoc_ethcore_mac_packetizer_last_be_d <= benchsoc_ethcore_mac_packetizer_last_be;
	if (benchsoc_ethcore_mac_packetizer_source_ready) begin
		benchsoc_ethcore_mac_packetizer_sink_d_valid <= benchsoc_ethcore_mac_packetizer_sink_valid;
		benchsoc_ethcore_mac_packetizer_sink_d_ready <= benchsoc_ethcore_mac_packetizer_sink_ready;
		benchsoc_ethcore_mac_packetizer_sink_d_first <= benchsoc_ethcore_mac_packetizer_sink_first;
		benchsoc_ethcore_mac_packetizer_sink_d_last <= benchsoc_ethcore_mac_packetizer_sink_last;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_ethernet_type <= benchsoc_ethcore_mac_packetizer_sink_payload_ethernet_type;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_sender_mac <= benchsoc_ethcore_mac_packetizer_sink_payload_sender_mac;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_target_mac <= benchsoc_ethcore_mac_packetizer_sink_payload_target_mac;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_data <= benchsoc_ethcore_mac_packetizer_sink_payload_data;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_last_be <= benchsoc_ethcore_mac_packetizer_sink_payload_last_be;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_error <= benchsoc_ethcore_mac_packetizer_sink_payload_error;
	end
	subfragments_liteethmac_liteethmacpacketizer_state <= subfragments_liteethmac_liteethmacpacketizer_next_state;
	if (benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value_ce0) begin
		benchsoc_ethcore_mac_packetizer_count <= benchsoc_ethcore_mac_packetizer_count_liteethmacpacketizer_next_value0;
	end
	if (benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value_ce1) begin
		benchsoc_ethcore_mac_packetizer_fsm_from_idle <= benchsoc_ethcore_mac_packetizer_fsm_from_idle_liteethmacpacketizer_next_value1;
	end
	if (benchsoc_ethcore_mac_depacketizer_sr_shift) begin
		benchsoc_ethcore_mac_depacketizer_sr <= {benchsoc_ethcore_mac_depacketizer_sink_payload_data, benchsoc_ethcore_mac_depacketizer_sr[111:8]};
	end
	if (benchsoc_ethcore_mac_depacketizer_sr_shift_leftover) begin
		benchsoc_ethcore_mac_depacketizer_sr <= {benchsoc_ethcore_mac_depacketizer_sink_payload_data, benchsoc_ethcore_mac_depacketizer_sr[111:0]};
	end
	if ((benchsoc_ethcore_mac_depacketizer_sink_valid & benchsoc_ethcore_mac_depacketizer_sink_ready)) begin
		benchsoc_ethcore_mac_depacketizer_sink_d_valid <= benchsoc_ethcore_mac_depacketizer_sink_valid;
		benchsoc_ethcore_mac_depacketizer_sink_d_ready <= benchsoc_ethcore_mac_depacketizer_sink_ready;
		benchsoc_ethcore_mac_depacketizer_sink_d_first <= benchsoc_ethcore_mac_depacketizer_sink_first;
		benchsoc_ethcore_mac_depacketizer_sink_d_last <= benchsoc_ethcore_mac_depacketizer_sink_last;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_data <= benchsoc_ethcore_mac_depacketizer_sink_payload_data;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_last_be <= benchsoc_ethcore_mac_depacketizer_sink_payload_last_be;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_error <= benchsoc_ethcore_mac_depacketizer_sink_payload_error;
	end
	subfragments_liteethmac_liteethmacdepacketizer_state <= subfragments_liteethmac_liteethmacdepacketizer_next_state;
	if (benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value_ce0) begin
		benchsoc_ethcore_mac_depacketizer_count <= benchsoc_ethcore_mac_depacketizer_count_liteethmacdepacketizer_next_value0;
	end
	if (benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value_ce1) begin
		benchsoc_ethcore_mac_depacketizer_fsm_from_idle <= benchsoc_ethcore_mac_depacketizer_fsm_from_idle_liteethmacdepacketizer_next_value1;
	end
	if (benchsoc_ethcore_arp_tx_packetizer_sr_load) begin
		benchsoc_ethcore_arp_tx_packetizer_sr <= benchsoc_ethcore_arp_tx_packetizer_header;
	end
	if (benchsoc_ethcore_arp_tx_packetizer_sr_shift) begin
		benchsoc_ethcore_arp_tx_packetizer_sr <= benchsoc_ethcore_arp_tx_packetizer_sr[223:8];
	end
	benchsoc_ethcore_arp_tx_packetizer_last_be_d <= benchsoc_ethcore_arp_tx_packetizer_last_be;
	if (benchsoc_ethcore_arp_tx_packetizer_source_ready) begin
		benchsoc_ethcore_arp_tx_packetizer_sink_d_valid <= benchsoc_ethcore_arp_tx_packetizer_sink_valid;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_ready <= benchsoc_ethcore_arp_tx_packetizer_sink_ready;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_first <= benchsoc_ethcore_arp_tx_packetizer_sink_first;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_last <= benchsoc_ethcore_arp_tx_packetizer_sink_last;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_data <= benchsoc_ethcore_arp_tx_packetizer_sink_payload_data;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_last_be <= benchsoc_ethcore_arp_tx_packetizer_sink_payload_last_be;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_error <= benchsoc_ethcore_arp_tx_packetizer_sink_payload_error;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_hwsize <= benchsoc_ethcore_arp_tx_packetizer_sink_param_hwsize;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_hwtype <= benchsoc_ethcore_arp_tx_packetizer_sink_param_hwtype;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_opcode <= benchsoc_ethcore_arp_tx_packetizer_sink_param_opcode;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_proto <= benchsoc_ethcore_arp_tx_packetizer_sink_param_proto;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_protosize <= benchsoc_ethcore_arp_tx_packetizer_sink_param_protosize;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_sender_ip <= benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_ip;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_sender_mac <= benchsoc_ethcore_arp_tx_packetizer_sink_param_sender_mac;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_target_ip <= benchsoc_ethcore_arp_tx_packetizer_sink_param_target_ip;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_param_target_mac <= benchsoc_ethcore_arp_tx_packetizer_sink_param_target_mac;
	end
	subfragments_liteetharptx_liteetharppacketizer_state <= subfragments_liteetharptx_liteetharppacketizer_next_state;
	if (benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value_ce0) begin
		benchsoc_ethcore_arp_tx_packetizer_count <= benchsoc_ethcore_arp_tx_packetizer_count_liteetharp_liteetharppacketizer_next_value0;
	end
	if (benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value_ce1) begin
		benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle <= benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle_liteetharp_liteetharppacketizer_next_value1;
	end
	subfragments_liteetharptx_fsm_state <= subfragments_liteetharptx_fsm_next_state;
	if (benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value_ce) begin
		benchsoc_ethcore_arp_tx_counter <= benchsoc_ethcore_arp_tx_counter_liteetharp_fsm_next_value;
	end
	benchsoc_ethcore_arp_rx_valid <= (((((benchsoc_ethcore_arp_rx_depacketizer_source_valid & (benchsoc_ethcore_arp_rx_depacketizer_source_param_hwtype == 1'd1)) & (benchsoc_ethcore_arp_rx_depacketizer_source_param_proto == 12'd2048)) & (benchsoc_ethcore_arp_rx_depacketizer_source_param_hwsize == 3'd6)) & (benchsoc_ethcore_arp_rx_depacketizer_source_param_protosize == 3'd4)) & (benchsoc_ethcore_arp_rx_depacketizer_source_param_target_ip == 32'd3232235570));
	if (benchsoc_ethcore_arp_rx_depacketizer_sr_shift) begin
		benchsoc_ethcore_arp_rx_depacketizer_sr <= {benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data, benchsoc_ethcore_arp_rx_depacketizer_sr[223:8]};
	end
	if (benchsoc_ethcore_arp_rx_depacketizer_sr_shift_leftover) begin
		benchsoc_ethcore_arp_rx_depacketizer_sr <= {benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data, benchsoc_ethcore_arp_rx_depacketizer_sr[223:0]};
	end
	if ((benchsoc_ethcore_arp_rx_depacketizer_sink_valid & benchsoc_ethcore_arp_rx_depacketizer_sink_ready)) begin
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_valid <= benchsoc_ethcore_arp_rx_depacketizer_sink_valid;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_ready <= benchsoc_ethcore_arp_rx_depacketizer_sink_ready;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_first <= benchsoc_ethcore_arp_rx_depacketizer_sink_first;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_last <= benchsoc_ethcore_arp_rx_depacketizer_sink_last;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_ethernet_type <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_ethernet_type;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_sender_mac <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_sender_mac;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_target_mac <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_target_mac;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_data <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_data;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_last_be <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_last_be;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_error <= benchsoc_ethcore_arp_rx_depacketizer_sink_payload_error;
	end
	subfragments_liteetharprx_liteetharpdepacketizer_state <= subfragments_liteetharprx_liteetharpdepacketizer_next_state;
	if (benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value_ce0) begin
		benchsoc_ethcore_arp_rx_depacketizer_count <= benchsoc_ethcore_arp_rx_depacketizer_count_liteetharp_next_value0;
	end
	if (benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value_ce1) begin
		benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle <= benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle_liteetharp_next_value1;
	end
	subfragments_liteetharprx_fsm_state <= subfragments_liteetharprx_fsm_next_state;
	if (benchsoc_ethcore_arp_table_request_pending_clr) begin
		benchsoc_ethcore_arp_table_request_pending <= 1'd0;
	end else begin
		if (benchsoc_ethcore_arp_table_request_pending_set) begin
			benchsoc_ethcore_arp_table_request_pending <= 1'd1;
		end
	end
	if (benchsoc_ethcore_arp_table_request_ip_address_reset) begin
		benchsoc_ethcore_arp_table_request_ip_address <= 1'd0;
	end else begin
		if (benchsoc_ethcore_arp_table_request_ip_address_update) begin
			benchsoc_ethcore_arp_table_request_ip_address <= benchsoc_ethcore_arp_table_request_payload_ip_address;
		end
	end
	if (benchsoc_ethcore_arp_table_request_counter_reset) begin
		benchsoc_ethcore_arp_table_request_counter <= 1'd0;
	end else begin
		if (benchsoc_ethcore_arp_table_request_counter_ce) begin
			benchsoc_ethcore_arp_table_request_counter <= (benchsoc_ethcore_arp_table_request_counter + 1'd1);
		end
	end
	if (benchsoc_ethcore_arp_table_update) begin
		benchsoc_ethcore_arp_table_cached_valid <= 1'd1;
		benchsoc_ethcore_arp_table_cached_ip_address <= benchsoc_ethcore_arp_table_sink_payload_ip_address;
		benchsoc_ethcore_arp_table_cached_mac_address <= benchsoc_ethcore_arp_table_sink_payload_mac_address;
	end else begin
		if (benchsoc_ethcore_arp_table_cached_timer_done) begin
			benchsoc_ethcore_arp_table_cached_valid <= 1'd0;
		end
	end
	if (benchsoc_ethcore_arp_table_request_timer_wait) begin
		if ((~benchsoc_ethcore_arp_table_request_timer_done)) begin
			benchsoc_ethcore_arp_table_request_timer_count <= (benchsoc_ethcore_arp_table_request_timer_count - 1'd1);
		end
	end else begin
		benchsoc_ethcore_arp_table_request_timer_count <= 23'd5000000;
	end
	if (benchsoc_ethcore_arp_table_cached_timer_wait) begin
		if ((~benchsoc_ethcore_arp_table_cached_timer_done)) begin
			benchsoc_ethcore_arp_table_cached_timer_count <= (benchsoc_ethcore_arp_table_cached_timer_count - 1'd1);
		end
	end else begin
		benchsoc_ethcore_arp_table_cached_timer_count <= 29'd500000000;
	end
	subfragments_state <= subfragments_next_state;
	if (benchsoc_ethcore_ip_tx_ce) begin
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next0 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum0, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next0[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next0[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next1 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum1, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next1[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next1[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next2 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum2, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next2[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next2[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next3 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum3, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next3[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next3[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next4 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum4, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next4[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next4[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next5 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum5, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next5[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next5[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next6 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum6, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next6[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next6[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next7 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum7, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next7[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next7[16])};
		end
		if ((~benchsoc_ethcore_ip_tx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_r_next8 <= {benchsoc_ethcore_ip_tx_liteethipv4checksum8, (benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next8[15:0] + benchsoc_ethcore_ip_tx_liteethipv4checksum_s_next8[16])};
		end
		if (benchsoc_ethcore_ip_tx_liteethipv4checksum_counter_ce) begin
			benchsoc_ethcore_ip_tx_liteethipv4checksum_counter <= (benchsoc_ethcore_ip_tx_liteethipv4checksum_counter + 1'd1);
		end
	end
	if (benchsoc_ethcore_ip_tx_reset) begin
		benchsoc_ethcore_ip_tx_liteethipv4checksum_counter <= 4'd0;
	end
	if (benchsoc_ethcore_ip_tx_packetizer_sr_load) begin
		benchsoc_ethcore_ip_tx_packetizer_sr <= benchsoc_ethcore_ip_tx_packetizer_header;
	end
	if (benchsoc_ethcore_ip_tx_packetizer_sr_shift) begin
		benchsoc_ethcore_ip_tx_packetizer_sr <= benchsoc_ethcore_ip_tx_packetizer_sr[159:8];
	end
	benchsoc_ethcore_ip_tx_packetizer_last_be_d <= benchsoc_ethcore_ip_tx_packetizer_last_be;
	if (benchsoc_ethcore_ip_tx_packetizer_source_ready) begin
		benchsoc_ethcore_ip_tx_packetizer_sink_d_valid <= benchsoc_ethcore_ip_tx_packetizer_sink_valid;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_ready <= benchsoc_ethcore_ip_tx_packetizer_sink_ready;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_first <= benchsoc_ethcore_ip_tx_packetizer_sink_first;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_last <= benchsoc_ethcore_ip_tx_packetizer_sink_last;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_data <= benchsoc_ethcore_ip_tx_packetizer_sink_payload_data;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_last_be <= benchsoc_ethcore_ip_tx_packetizer_sink_payload_last_be;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_error <= benchsoc_ethcore_ip_tx_packetizer_sink_payload_error;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_checksum <= benchsoc_ethcore_ip_tx_packetizer_sink_param_checksum;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_identification <= benchsoc_ethcore_ip_tx_packetizer_sink_param_identification;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_ihl <= benchsoc_ethcore_ip_tx_packetizer_sink_param_ihl;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_protocol <= benchsoc_ethcore_ip_tx_packetizer_sink_param_protocol;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_sender_ip <= benchsoc_ethcore_ip_tx_packetizer_sink_param_sender_ip;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_target_ip <= benchsoc_ethcore_ip_tx_packetizer_sink_param_target_ip;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_total_length <= benchsoc_ethcore_ip_tx_packetizer_sink_param_total_length;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_ttl <= benchsoc_ethcore_ip_tx_packetizer_sink_param_ttl;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_param_version <= benchsoc_ethcore_ip_tx_packetizer_sink_param_version;
	end
	subfragments_liteethip_liteethiptx_liteethipv4packetizer_state <= subfragments_liteethip_liteethiptx_liteethipv4packetizer_next_state;
	if (benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value_ce0) begin
		benchsoc_ethcore_ip_tx_packetizer_count <= benchsoc_ethcore_ip_tx_packetizer_count_liteethip_liteethipv4packetizer_next_value0;
	end
	if (benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value_ce1) begin
		benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle <= benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle_liteethip_liteethipv4packetizer_next_value1;
	end
	subfragments_liteethip_liteethiptx_fsm_state <= subfragments_liteethip_liteethiptx_fsm_next_state;
	if (benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value_ce) begin
		benchsoc_ethcore_ip_tx_target_mac <= benchsoc_ethcore_ip_tx_target_mac_liteethip_fsm_next_value;
	end
	benchsoc_ethcore_ip_rx_valid <= ((((benchsoc_ethcore_ip_rx_depacketizer_source_valid & (benchsoc_ethcore_ip_rx_depacketizer_source_param_target_ip == 32'd3232235570)) & (benchsoc_ethcore_ip_rx_depacketizer_source_param_version == 3'd4)) & (benchsoc_ethcore_ip_rx_depacketizer_source_param_ihl == 3'd5)) & (benchsoc_ethcore_ip_rx_liteethipv4checksum_value == 1'd0));
	if (benchsoc_ethcore_ip_rx_depacketizer_sr_shift) begin
		benchsoc_ethcore_ip_rx_depacketizer_sr <= {benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data, benchsoc_ethcore_ip_rx_depacketizer_sr[159:8]};
	end
	if (benchsoc_ethcore_ip_rx_depacketizer_sr_shift_leftover) begin
		benchsoc_ethcore_ip_rx_depacketizer_sr <= {benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data, benchsoc_ethcore_ip_rx_depacketizer_sr[159:0]};
	end
	if ((benchsoc_ethcore_ip_rx_depacketizer_sink_valid & benchsoc_ethcore_ip_rx_depacketizer_sink_ready)) begin
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_valid <= benchsoc_ethcore_ip_rx_depacketizer_sink_valid;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_ready <= benchsoc_ethcore_ip_rx_depacketizer_sink_ready;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_first <= benchsoc_ethcore_ip_rx_depacketizer_sink_first;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_last <= benchsoc_ethcore_ip_rx_depacketizer_sink_last;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_ethernet_type <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_ethernet_type;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_sender_mac <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_sender_mac;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_target_mac <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_target_mac;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_data <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_data;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_last_be <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_last_be;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_error <= benchsoc_ethcore_ip_rx_depacketizer_sink_payload_error;
	end
	subfragments_liteethip_liteethiprx_liteethipv4depacketizer_state <= subfragments_liteethip_liteethiprx_liteethipv4depacketizer_next_state;
	if (benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value_ce0) begin
		benchsoc_ethcore_ip_rx_depacketizer_count <= benchsoc_ethcore_ip_rx_depacketizer_count_liteethip_next_value0;
	end
	if (benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value_ce1) begin
		benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle <= benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle_liteethip_next_value1;
	end
	if (benchsoc_ethcore_ip_rx_ce) begin
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next0 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum0, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next0[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next0[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next1 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum1, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next1[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next1[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next2 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum2, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next2[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next2[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next3 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum3, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next3[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next3[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next4 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum4, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next4[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next4[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next5 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum5, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next5[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next5[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next6 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum6, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next6[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next6[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next7 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum7, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next7[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next7[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next8 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum8, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next8[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next8[16])};
		end
		if ((~benchsoc_ethcore_ip_rx_liteethipv4checksum_done)) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_r_next9 <= {benchsoc_ethcore_ip_rx_liteethipv4checksum9, (benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next9[15:0] + benchsoc_ethcore_ip_rx_liteethipv4checksum_s_next9[16])};
		end
		if (benchsoc_ethcore_ip_rx_liteethipv4checksum_counter_ce) begin
			benchsoc_ethcore_ip_rx_liteethipv4checksum_counter <= (benchsoc_ethcore_ip_rx_liteethipv4checksum_counter + 1'd1);
		end
	end
	if (benchsoc_ethcore_ip_rx_reset) begin
		benchsoc_ethcore_ip_rx_liteethipv4checksum_counter <= 4'd0;
	end
	subfragments_liteethip_liteethiprx_fsm_state <= subfragments_liteethip_liteethiprx_fsm_next_state;
	case (subfragments_liteethip_grant)
		1'd0: begin
			if ((~subfragments_liteethip_request[0])) begin
				if (subfragments_liteethip_request[1]) begin
					subfragments_liteethip_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~subfragments_liteethip_request[1])) begin
				if (subfragments_liteethip_request[0]) begin
					subfragments_liteethip_grant <= 1'd0;
				end
			end
		end
	endcase
	subfragments_liteethip_status0_ongoing1 <= ((benchsoc_ethcore_icmp_sink_valid | subfragments_liteethip_status0_ongoing1) & (~subfragments_liteethip_status0_last));
	if (subfragments_liteethip_status0_last) begin
		subfragments_liteethip_status0_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_icmp_sink_valid & benchsoc_ethcore_icmp_sink_ready)) begin
			subfragments_liteethip_status0_first <= 1'd0;
		end
	end
	subfragments_liteethip_status1_ongoing1 <= ((benchsoc_ethcore_ip_port_sink_valid | subfragments_liteethip_status1_ongoing1) & (~subfragments_liteethip_status1_last));
	if (subfragments_liteethip_status1_last) begin
		subfragments_liteethip_status1_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_ip_port_sink_valid & benchsoc_ethcore_ip_port_sink_ready)) begin
			subfragments_liteethip_status1_first <= 1'd0;
		end
	end
	if (subfragments_liteethip_first) begin
		subfragments_liteethip_sel_ongoing <= subfragments_liteethip_sel0;
	end
	subfragments_liteethip_ongoing1 <= ((benchsoc_ethcore_ip_crossbar_sink_valid | subfragments_liteethip_ongoing1) & (~subfragments_liteethip_last));
	if (subfragments_liteethip_last) begin
		subfragments_liteethip_first <= 1'd1;
	end else begin
		if ((benchsoc_ethcore_ip_crossbar_sink_valid & benchsoc_ethcore_ip_crossbar_sink_ready)) begin
			subfragments_liteethip_first <= 1'd0;
		end
	end
	if (benchsoc_ethcore_icmp_tx_packetizer_sr_load) begin
		benchsoc_ethcore_icmp_tx_packetizer_sr <= benchsoc_ethcore_icmp_tx_packetizer_header;
	end
	if (benchsoc_ethcore_icmp_tx_packetizer_sr_shift) begin
		benchsoc_ethcore_icmp_tx_packetizer_sr <= benchsoc_ethcore_icmp_tx_packetizer_sr[63:8];
	end
	benchsoc_ethcore_icmp_tx_packetizer_last_be_d <= benchsoc_ethcore_icmp_tx_packetizer_last_be;
	if (benchsoc_ethcore_icmp_tx_packetizer_source_ready) begin
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_valid <= benchsoc_ethcore_icmp_tx_packetizer_sink_valid;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_ready <= benchsoc_ethcore_icmp_tx_packetizer_sink_ready;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_first <= benchsoc_ethcore_icmp_tx_packetizer_sink_first;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_last <= benchsoc_ethcore_icmp_tx_packetizer_sink_last;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_data <= benchsoc_ethcore_icmp_tx_packetizer_sink_payload_data;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_last_be <= benchsoc_ethcore_icmp_tx_packetizer_sink_payload_last_be;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_error <= benchsoc_ethcore_icmp_tx_packetizer_sink_payload_error;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_checksum <= benchsoc_ethcore_icmp_tx_packetizer_sink_param_checksum;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_code <= benchsoc_ethcore_icmp_tx_packetizer_sink_param_code;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_msgtype <= benchsoc_ethcore_icmp_tx_packetizer_sink_param_msgtype;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_param_quench <= benchsoc_ethcore_icmp_tx_packetizer_sink_param_quench;
	end
	subfragments_liteethicmptx_liteethicmppacketizer_state <= subfragments_liteethicmptx_liteethicmppacketizer_next_state;
	if (benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value_ce0) begin
		benchsoc_ethcore_icmp_tx_packetizer_count <= benchsoc_ethcore_icmp_tx_packetizer_count_liteethicmptx_next_value0;
	end
	if (benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value_ce1) begin
		benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle <= benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle_liteethicmptx_next_value1;
	end
	subfragments_liteethicmptx_fsm_state <= subfragments_liteethicmptx_fsm_next_state;
	benchsoc_ethcore_icmp_rx_valid <= (benchsoc_ethcore_icmp_rx_depacketizer_source_valid & (benchsoc_ethcore_icmp_rx_sink_sink_param_protocol == 1'd1));
	if (benchsoc_ethcore_icmp_rx_depacketizer_sr_shift) begin
		benchsoc_ethcore_icmp_rx_depacketizer_sr <= {benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data, benchsoc_ethcore_icmp_rx_depacketizer_sr[63:8]};
	end
	if (benchsoc_ethcore_icmp_rx_depacketizer_sr_shift_leftover) begin
		benchsoc_ethcore_icmp_rx_depacketizer_sr <= {benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data, benchsoc_ethcore_icmp_rx_depacketizer_sr[63:0]};
	end
	if ((benchsoc_ethcore_icmp_rx_depacketizer_sink_valid & benchsoc_ethcore_icmp_rx_depacketizer_sink_ready)) begin
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_valid <= benchsoc_ethcore_icmp_rx_depacketizer_sink_valid;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_ready <= benchsoc_ethcore_icmp_rx_depacketizer_sink_ready;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_first <= benchsoc_ethcore_icmp_rx_depacketizer_sink_first;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_last <= benchsoc_ethcore_icmp_rx_depacketizer_sink_last;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_data <= benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_data;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_last_be <= benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_last_be;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_error <= benchsoc_ethcore_icmp_rx_depacketizer_sink_payload_error;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_length <= benchsoc_ethcore_icmp_rx_depacketizer_sink_param_length;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_protocol <= benchsoc_ethcore_icmp_rx_depacketizer_sink_param_protocol;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_param_ip_address <= benchsoc_ethcore_icmp_rx_depacketizer_sink_param_ip_address;
	end
	subfragments_liteethicmprx_liteethicmpdepacketizer_state <= subfragments_liteethicmprx_liteethicmpdepacketizer_next_state;
	if (benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value_ce0) begin
		benchsoc_ethcore_icmp_rx_depacketizer_count <= benchsoc_ethcore_icmp_rx_depacketizer_count_liteethicmprx_next_value0;
	end
	if (benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value_ce1) begin
		benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle <= benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle_liteethicmprx_next_value1;
	end
	subfragments_liteethicmprx_fsm_state <= subfragments_liteethicmprx_fsm_next_state;
	if (benchsoc_ethcore_icmp_echo_buffer_syncfifo_re) begin
		benchsoc_ethcore_icmp_echo_buffer_readable <= 1'd1;
	end else begin
		if (benchsoc_ethcore_icmp_echo_buffer_re) begin
			benchsoc_ethcore_icmp_echo_buffer_readable <= 1'd0;
		end
	end
	if (((benchsoc_ethcore_icmp_echo_buffer_syncfifo_we & benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable) & (~benchsoc_ethcore_icmp_echo_buffer_replace))) begin
		benchsoc_ethcore_icmp_echo_buffer_produce <= (benchsoc_ethcore_icmp_echo_buffer_produce + 1'd1);
	end
	if (benchsoc_ethcore_icmp_echo_buffer_do_read) begin
		benchsoc_ethcore_icmp_echo_buffer_consume <= (benchsoc_ethcore_icmp_echo_buffer_consume + 1'd1);
	end
	if (((benchsoc_ethcore_icmp_echo_buffer_syncfifo_we & benchsoc_ethcore_icmp_echo_buffer_syncfifo_writable) & (~benchsoc_ethcore_icmp_echo_buffer_replace))) begin
		if ((~benchsoc_ethcore_icmp_echo_buffer_do_read)) begin
			benchsoc_ethcore_icmp_echo_buffer_level0 <= (benchsoc_ethcore_icmp_echo_buffer_level0 + 1'd1);
		end
	end else begin
		if (benchsoc_ethcore_icmp_echo_buffer_do_read) begin
			benchsoc_ethcore_icmp_echo_buffer_level0 <= (benchsoc_ethcore_icmp_echo_buffer_level0 - 1'd1);
		end
	end
	if (benchsoc_ethcore_tx_packetizer_sr_load) begin
		benchsoc_ethcore_tx_packetizer_sr <= benchsoc_ethcore_tx_packetizer_header;
	end
	if (benchsoc_ethcore_tx_packetizer_sr_shift) begin
		benchsoc_ethcore_tx_packetizer_sr <= benchsoc_ethcore_tx_packetizer_sr[63:8];
	end
	benchsoc_ethcore_tx_packetizer_last_be_d <= benchsoc_ethcore_tx_packetizer_last_be;
	if (benchsoc_ethcore_tx_packetizer_source_ready) begin
		benchsoc_ethcore_tx_packetizer_sink_d_valid <= benchsoc_ethcore_tx_packetizer_sink_valid;
		benchsoc_ethcore_tx_packetizer_sink_d_ready <= benchsoc_ethcore_tx_packetizer_sink_ready;
		benchsoc_ethcore_tx_packetizer_sink_d_first <= benchsoc_ethcore_tx_packetizer_sink_first;
		benchsoc_ethcore_tx_packetizer_sink_d_last <= benchsoc_ethcore_tx_packetizer_sink_last;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_data <= benchsoc_ethcore_tx_packetizer_sink_payload_data;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_last_be <= benchsoc_ethcore_tx_packetizer_sink_payload_last_be;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_error <= benchsoc_ethcore_tx_packetizer_sink_payload_error;
		benchsoc_ethcore_tx_packetizer_sink_d_param_checksum <= benchsoc_ethcore_tx_packetizer_sink_param_checksum;
		benchsoc_ethcore_tx_packetizer_sink_d_param_dst_port <= benchsoc_ethcore_tx_packetizer_sink_param_dst_port;
		benchsoc_ethcore_tx_packetizer_sink_d_param_length <= benchsoc_ethcore_tx_packetizer_sink_param_length;
		benchsoc_ethcore_tx_packetizer_sink_d_param_src_port <= benchsoc_ethcore_tx_packetizer_sink_param_src_port;
	end
	subfragments_liteethudp_liteethudptx_liteethudppacketizer_state <= subfragments_liteethudp_liteethudptx_liteethudppacketizer_next_state;
	if (benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value_ce0) begin
		benchsoc_ethcore_tx_packetizer_count <= benchsoc_ethcore_tx_packetizer_count_liteethudptx_next_value0;
	end
	if (benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value_ce1) begin
		benchsoc_ethcore_tx_packetizer_fsm_from_idle <= benchsoc_ethcore_tx_packetizer_fsm_from_idle_liteethudptx_next_value1;
	end
	subfragments_liteethudp_liteethudptx_fsm_state <= subfragments_liteethudp_liteethudptx_fsm_next_state;
	benchsoc_ethcore_rx_valid <= (benchsoc_ethcore_rx_depacketizer_source_valid & (benchsoc_ethcore_rx_sink_sink_param_protocol == 5'd17));
	if (benchsoc_ethcore_rx_depacketizer_sr_shift) begin
		benchsoc_ethcore_rx_depacketizer_sr <= {benchsoc_ethcore_rx_depacketizer_sink_payload_data, benchsoc_ethcore_rx_depacketizer_sr[63:8]};
	end
	if (benchsoc_ethcore_rx_depacketizer_sr_shift_leftover) begin
		benchsoc_ethcore_rx_depacketizer_sr <= {benchsoc_ethcore_rx_depacketizer_sink_payload_data, benchsoc_ethcore_rx_depacketizer_sr[63:0]};
	end
	if ((benchsoc_ethcore_rx_depacketizer_sink_valid & benchsoc_ethcore_rx_depacketizer_sink_ready)) begin
		benchsoc_ethcore_rx_depacketizer_sink_d_valid <= benchsoc_ethcore_rx_depacketizer_sink_valid;
		benchsoc_ethcore_rx_depacketizer_sink_d_ready <= benchsoc_ethcore_rx_depacketizer_sink_ready;
		benchsoc_ethcore_rx_depacketizer_sink_d_first <= benchsoc_ethcore_rx_depacketizer_sink_first;
		benchsoc_ethcore_rx_depacketizer_sink_d_last <= benchsoc_ethcore_rx_depacketizer_sink_last;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_data <= benchsoc_ethcore_rx_depacketizer_sink_payload_data;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_last_be <= benchsoc_ethcore_rx_depacketizer_sink_payload_last_be;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_error <= benchsoc_ethcore_rx_depacketizer_sink_payload_error;
		benchsoc_ethcore_rx_depacketizer_sink_d_param_length <= benchsoc_ethcore_rx_depacketizer_sink_param_length;
		benchsoc_ethcore_rx_depacketizer_sink_d_param_protocol <= benchsoc_ethcore_rx_depacketizer_sink_param_protocol;
		benchsoc_ethcore_rx_depacketizer_sink_d_param_ip_address <= benchsoc_ethcore_rx_depacketizer_sink_param_ip_address;
	end
	subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_state <= subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_next_state;
	if (benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value_ce0) begin
		benchsoc_ethcore_rx_depacketizer_count <= benchsoc_ethcore_rx_depacketizer_count_liteethudprx_next_value0;
	end
	if (benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value_ce1) begin
		benchsoc_ethcore_rx_depacketizer_fsm_from_idle <= benchsoc_ethcore_rx_depacketizer_fsm_from_idle_liteethudprx_next_value1;
	end
	subfragments_liteethudp_liteethudprx_fsm_state <= subfragments_liteethudp_liteethudprx_fsm_next_state;
	benchsoc_etherbone_tx_cdc_graycounter1_q_binary <= benchsoc_etherbone_tx_cdc_graycounter1_q_next_binary;
	benchsoc_etherbone_tx_cdc_graycounter1_q <= benchsoc_etherbone_tx_cdc_graycounter1_q_next;
	if ((benchsoc_etherbone_tx_converter_converter_source_valid & benchsoc_etherbone_tx_converter_converter_source_ready)) begin
		if (benchsoc_etherbone_tx_converter_converter_last) begin
			benchsoc_etherbone_tx_converter_converter_mux <= 1'd0;
		end else begin
			benchsoc_etherbone_tx_converter_converter_mux <= (benchsoc_etherbone_tx_converter_converter_mux + 1'd1);
		end
	end
	benchsoc_etherbone_rx_converter_source_param_src_port <= benchsoc_etherbone_rx_converter_sink_param_src_port;
	benchsoc_etherbone_rx_converter_source_param_dst_port <= benchsoc_etherbone_rx_converter_sink_param_dst_port;
	benchsoc_etherbone_rx_converter_source_param_ip_address <= benchsoc_etherbone_rx_converter_sink_param_ip_address;
	benchsoc_etherbone_rx_converter_source_param_length <= benchsoc_etherbone_rx_converter_sink_param_length;
	if (benchsoc_etherbone_rx_converter_converter_source_ready) begin
		benchsoc_etherbone_rx_converter_converter_strobe_all <= 1'd0;
	end
	if (benchsoc_etherbone_rx_converter_converter_load_part) begin
		if (((benchsoc_etherbone_rx_converter_converter_demux == 2'd3) | benchsoc_etherbone_rx_converter_converter_sink_last)) begin
			benchsoc_etherbone_rx_converter_converter_demux <= 1'd0;
			benchsoc_etherbone_rx_converter_converter_strobe_all <= 1'd1;
		end else begin
			benchsoc_etherbone_rx_converter_converter_demux <= (benchsoc_etherbone_rx_converter_converter_demux + 1'd1);
		end
	end
	if ((benchsoc_etherbone_rx_converter_converter_source_valid & benchsoc_etherbone_rx_converter_converter_source_ready)) begin
		if ((benchsoc_etherbone_rx_converter_converter_sink_valid & benchsoc_etherbone_rx_converter_converter_sink_ready)) begin
			benchsoc_etherbone_rx_converter_converter_source_first <= benchsoc_etherbone_rx_converter_converter_sink_first;
			benchsoc_etherbone_rx_converter_converter_source_last <= benchsoc_etherbone_rx_converter_converter_sink_last;
		end else begin
			benchsoc_etherbone_rx_converter_converter_source_first <= 1'd0;
			benchsoc_etherbone_rx_converter_converter_source_last <= 1'd0;
		end
	end else begin
		if ((benchsoc_etherbone_rx_converter_converter_sink_valid & benchsoc_etherbone_rx_converter_converter_sink_ready)) begin
			benchsoc_etherbone_rx_converter_converter_source_first <= (benchsoc_etherbone_rx_converter_converter_sink_first | benchsoc_etherbone_rx_converter_converter_source_first);
			benchsoc_etherbone_rx_converter_converter_source_last <= (benchsoc_etherbone_rx_converter_converter_sink_last | benchsoc_etherbone_rx_converter_converter_source_last);
		end
	end
	if (benchsoc_etherbone_rx_converter_converter_load_part) begin
		case (benchsoc_etherbone_rx_converter_converter_demux)
			1'd0: begin
				benchsoc_etherbone_rx_converter_converter_source_payload_data[9:0] <= benchsoc_etherbone_rx_converter_converter_sink_payload_data;
			end
			1'd1: begin
				benchsoc_etherbone_rx_converter_converter_source_payload_data[19:10] <= benchsoc_etherbone_rx_converter_converter_sink_payload_data;
			end
			2'd2: begin
				benchsoc_etherbone_rx_converter_converter_source_payload_data[29:20] <= benchsoc_etherbone_rx_converter_converter_sink_payload_data;
			end
			2'd3: begin
				benchsoc_etherbone_rx_converter_converter_source_payload_data[39:30] <= benchsoc_etherbone_rx_converter_converter_sink_payload_data;
			end
		endcase
	end
	if (benchsoc_etherbone_rx_converter_converter_load_part) begin
		benchsoc_etherbone_rx_converter_converter_source_payload_valid_token_count <= (benchsoc_etherbone_rx_converter_converter_demux + 1'd1);
	end
	benchsoc_etherbone_rx_cdc_graycounter0_q_binary <= benchsoc_etherbone_rx_cdc_graycounter0_q_next_binary;
	benchsoc_etherbone_rx_cdc_graycounter0_q <= benchsoc_etherbone_rx_cdc_graycounter0_q_next;
	if (eth_rx_rst) begin
		ethphy_source_valid <= 1'd0;
		ethphy_source_payload_data <= 8'd0;
		ethphy_link_status <= 1'd0;
		ethphy_clock_speed <= 1'd0;
		ethphy_duplex_status <= 1'd0;
		ethphy_rx_ctl_reg <= 2'd0;
		ethphy_rx_data_reg <= 8'd0;
		ethphy_rx_ctl_reg_d <= 2'd0;
		benchsoc_ethcore_mac_preamble_errors_status <= 32'd0;
		benchsoc_ethcore_mac_crc_errors_status <= 32'd0;
		benchsoc_ethcore_mac_liteethmaccrc32checker_crc_reg <= 32'd4294967295;
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_level <= 3'd0;
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_produce <= 3'd0;
		benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_consume <= 3'd0;
		benchsoc_ethcore_mac_crc32_checker_source_valid <= 1'd0;
		benchsoc_ethcore_mac_crc32_checker_source_payload_data <= 8'd0;
		benchsoc_ethcore_mac_crc32_checker_source_payload_last_be <= 1'd0;
		benchsoc_ethcore_mac_crc32_checker_source_payload_error <= 1'd0;
		benchsoc_ethcore_mac_tx_cdc_graycounter0_q <= 7'd0;
		benchsoc_ethcore_mac_tx_cdc_graycounter0_q_binary <= 7'd0;
		benchsoc_ethcore_mac_rx_cdc_graycounter0_q <= 7'd0;
		benchsoc_ethcore_mac_rx_cdc_graycounter0_q_binary <= 7'd0;
		benchsoc_ethcore_mac_rx_cdc_graycounter1_q <= 7'd0;
		benchsoc_ethcore_mac_rx_cdc_graycounter1_q_binary <= 7'd0;
		benchsoc_ethcore_mac_packetizer_count <= 4'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_ethernet_type <= 16'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_sender_mac <= 48'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_target_mac <= 48'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_mac_packetizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_mac_packetizer_last_be_d <= 1'd0;
		benchsoc_ethcore_mac_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_mac_depacketizer_count <= 4'd0;
		benchsoc_ethcore_mac_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_mac_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_mac_depacketizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_mac_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_count <= 5'd0;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_last_be_d <= 1'd0;
		benchsoc_ethcore_arp_tx_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_arp_rx_depacketizer_count <= 5'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_ethernet_type <= 16'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_sender_mac <= 48'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_target_mac <= 48'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_arp_rx_depacketizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_arp_rx_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_arp_table_request_pending <= 1'd0;
		benchsoc_ethcore_arp_table_request_timer_count <= 23'd5000000;
		benchsoc_ethcore_arp_table_request_counter <= 3'd0;
		benchsoc_ethcore_arp_table_cached_valid <= 1'd0;
		benchsoc_ethcore_arp_table_cached_timer_count <= 29'd500000000;
		benchsoc_ethcore_ip_tx_liteethipv4checksum_counter <= 4'd0;
		benchsoc_ethcore_ip_tx_packetizer_count <= 5'd0;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_ip_tx_packetizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_ip_tx_packetizer_last_be_d <= 1'd0;
		benchsoc_ethcore_ip_tx_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_ip_rx_depacketizer_count <= 5'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_ethernet_type <= 16'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_sender_mac <= 48'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_target_mac <= 48'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_ip_rx_depacketizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_ip_rx_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_ip_rx_liteethipv4checksum_counter <= 4'd0;
		benchsoc_ethcore_icmp_tx_packetizer_count <= 3'd0;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_icmp_tx_packetizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_icmp_tx_packetizer_last_be_d <= 1'd0;
		benchsoc_ethcore_icmp_tx_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_count <= 3'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_icmp_rx_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_icmp_echo_buffer_readable <= 1'd0;
		benchsoc_ethcore_icmp_echo_buffer_level0 <= 8'd0;
		benchsoc_ethcore_icmp_echo_buffer_produce <= 7'd0;
		benchsoc_ethcore_icmp_echo_buffer_consume <= 7'd0;
		benchsoc_ethcore_tx_packetizer_count <= 3'd0;
		benchsoc_ethcore_tx_packetizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_tx_packetizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_tx_packetizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_tx_packetizer_last_be_d <= 1'd0;
		benchsoc_ethcore_tx_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_ethcore_rx_depacketizer_count <= 3'd0;
		benchsoc_ethcore_rx_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_ethcore_rx_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_data <= 8'd0;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_last_be <= 1'd0;
		benchsoc_ethcore_rx_depacketizer_sink_d_payload_error <= 1'd0;
		benchsoc_ethcore_rx_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_etherbone_tx_cdc_graycounter1_q <= 3'd0;
		benchsoc_etherbone_tx_cdc_graycounter1_q_binary <= 3'd0;
		benchsoc_etherbone_tx_converter_converter_mux <= 2'd0;
		benchsoc_etherbone_rx_converter_converter_source_payload_data <= 40'd0;
		benchsoc_etherbone_rx_converter_converter_source_payload_valid_token_count <= 3'd0;
		benchsoc_etherbone_rx_converter_converter_demux <= 2'd0;
		benchsoc_etherbone_rx_converter_converter_strobe_all <= 1'd0;
		benchsoc_etherbone_rx_cdc_graycounter0_q <= 3'd0;
		benchsoc_etherbone_rx_cdc_graycounter0_q_binary <= 3'd0;
		subfragments_liteethmac_liteethmacpreamblechecker_state <= 1'd0;
		subfragments_liteethmac_liteethmaccrc32checker_state <= 2'd0;
		subfragments_liteethmac_grant <= 1'd0;
		subfragments_liteethmac_status0_first <= 1'd1;
		subfragments_liteethmac_status0_ongoing1 <= 1'd0;
		subfragments_liteethmac_status1_first <= 1'd1;
		subfragments_liteethmac_status1_ongoing1 <= 1'd0;
		subfragments_liteethmac_first <= 1'd1;
		subfragments_liteethmac_ongoing1 <= 1'd0;
		subfragments_liteethmac_sel_ongoing <= 2'd0;
		subfragments_liteethmac_liteethmacpacketizer_state <= 2'd0;
		subfragments_liteethmac_liteethmacdepacketizer_state <= 2'd0;
		subfragments_liteetharptx_liteetharppacketizer_state <= 2'd0;
		subfragments_liteetharptx_fsm_state <= 1'd0;
		subfragments_liteetharprx_liteetharpdepacketizer_state <= 2'd0;
		subfragments_liteetharprx_fsm_state <= 2'd0;
		subfragments_state <= 3'd0;
		subfragments_liteethip_liteethiptx_liteethipv4packetizer_state <= 2'd0;
		subfragments_liteethip_liteethiptx_fsm_state <= 3'd0;
		subfragments_liteethip_liteethiprx_liteethipv4depacketizer_state <= 2'd0;
		subfragments_liteethip_liteethiprx_fsm_state <= 2'd0;
		subfragments_liteethip_grant <= 1'd0;
		subfragments_liteethip_status0_first <= 1'd1;
		subfragments_liteethip_status0_ongoing1 <= 1'd0;
		subfragments_liteethip_status1_first <= 1'd1;
		subfragments_liteethip_status1_ongoing1 <= 1'd0;
		subfragments_liteethip_first <= 1'd1;
		subfragments_liteethip_ongoing1 <= 1'd0;
		subfragments_liteethip_sel_ongoing <= 2'd0;
		subfragments_liteethicmptx_liteethicmppacketizer_state <= 2'd0;
		subfragments_liteethicmptx_fsm_state <= 1'd0;
		subfragments_liteethicmprx_liteethicmpdepacketizer_state <= 2'd0;
		subfragments_liteethicmprx_fsm_state <= 2'd0;
		subfragments_liteethudp_liteethudptx_liteethudppacketizer_state <= 2'd0;
		subfragments_liteethudp_liteethudptx_fsm_state <= 1'd0;
		subfragments_liteethudp_liteethudprx_liteethudpdepacketizer_state <= 2'd0;
		subfragments_liteethudp_liteethudprx_fsm_state <= 2'd0;
	end
	multiregimpl1_regs0 <= benchsoc_ethcore_mac_ps_preamble_error_toggle_i;
	multiregimpl1_regs1 <= multiregimpl1_regs0;
	multiregimpl2_regs0 <= benchsoc_ethcore_mac_ps_crc_error_toggle_i;
	multiregimpl2_regs1 <= multiregimpl2_regs0;
	multiregimpl4_regs0 <= benchsoc_ethcore_mac_tx_cdc_graycounter1_q;
	multiregimpl4_regs1 <= multiregimpl4_regs0;
	multiregimpl5_regs0 <= benchsoc_ethcore_mac_rx_cdc_graycounter0_q;
	multiregimpl5_regs1 <= multiregimpl5_regs0;
	multiregimpl6_regs0 <= benchsoc_ethcore_mac_rx_cdc_graycounter1_q;
	multiregimpl6_regs1 <= multiregimpl6_regs0;
	multiregimpl7_regs0 <= benchsoc_etherbone_tx_cdc_graycounter0_q;
	multiregimpl7_regs1 <= multiregimpl7_regs0;
	multiregimpl10_regs0 <= benchsoc_etherbone_rx_cdc_graycounter1_q;
	multiregimpl10_regs1 <= multiregimpl10_regs0;
end

always @(posedge eth_tx_clk) begin
	subfragments_liteethmac_liteethmacgap_state <= subfragments_liteethmac_liteethmacgap_next_state;
	if (benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value_ce) begin
		benchsoc_ethcore_mac_tx_gap_inserter_counter <= benchsoc_ethcore_mac_tx_gap_inserter_counter_liteethmacgap_next_value;
	end
	subfragments_liteethmac_liteethmacpreambleinserter_state <= subfragments_liteethmac_liteethmacpreambleinserter_next_state;
	if (benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value_ce) begin
		benchsoc_ethcore_mac_preamble_inserter_count <= benchsoc_ethcore_mac_preamble_inserter_count_liteethmacpreambleinserter_next_value;
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing0) begin
		benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt <= 2'd3;
	end else begin
		if ((benchsoc_ethcore_mac_liteethmaccrc32inserter_is_ongoing1 & (~benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt_done))) begin
			benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt <= (benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt - benchsoc_ethcore_mac_liteethmaccrc32inserter_source_ready);
		end
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32inserter_ce) begin
		benchsoc_ethcore_mac_liteethmaccrc32inserter_reg <= benchsoc_ethcore_mac_liteethmaccrc32inserter_next;
	end
	if (benchsoc_ethcore_mac_liteethmaccrc32inserter_reset) begin
		benchsoc_ethcore_mac_liteethmaccrc32inserter_reg <= 32'd4294967295;
	end
	subfragments_liteethmac_liteethmaccrc32inserter_state <= subfragments_liteethmac_liteethmaccrc32inserter_next_state;
	if (((~benchsoc_ethcore_mac_crc32_inserter_source_valid) | benchsoc_ethcore_mac_crc32_inserter_source_ready)) begin
		benchsoc_ethcore_mac_crc32_inserter_source_valid <= benchsoc_ethcore_mac_crc32_inserter_sink_valid;
		benchsoc_ethcore_mac_crc32_inserter_source_first <= benchsoc_ethcore_mac_crc32_inserter_sink_first;
		benchsoc_ethcore_mac_crc32_inserter_source_last <= benchsoc_ethcore_mac_crc32_inserter_sink_last;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_data <= benchsoc_ethcore_mac_crc32_inserter_sink_payload_data;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_last_be <= benchsoc_ethcore_mac_crc32_inserter_sink_payload_last_be;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_error <= benchsoc_ethcore_mac_crc32_inserter_sink_payload_error;
	end
	subfragments_liteethmac_liteethmacpaddinginserter_state <= subfragments_liteethmac_liteethmacpaddinginserter_next_state;
	if (benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value_ce) begin
		benchsoc_ethcore_mac_padding_inserter_counter <= benchsoc_ethcore_mac_padding_inserter_counter_liteethmacpaddinginserter_next_value;
	end
	benchsoc_ethcore_mac_tx_cdc_graycounter1_q_binary <= benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next_binary;
	benchsoc_ethcore_mac_tx_cdc_graycounter1_q <= benchsoc_ethcore_mac_tx_cdc_graycounter1_q_next;
	if (eth_tx_rst) begin
		benchsoc_ethcore_mac_liteethmaccrc32inserter_reg <= 32'd4294967295;
		benchsoc_ethcore_mac_liteethmaccrc32inserter_cnt <= 2'd3;
		benchsoc_ethcore_mac_crc32_inserter_source_valid <= 1'd0;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_data <= 8'd0;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_last_be <= 1'd0;
		benchsoc_ethcore_mac_crc32_inserter_source_payload_error <= 1'd0;
		benchsoc_ethcore_mac_padding_inserter_counter <= 16'd0;
		benchsoc_ethcore_mac_tx_cdc_graycounter1_q <= 7'd0;
		benchsoc_ethcore_mac_tx_cdc_graycounter1_q_binary <= 7'd0;
		subfragments_liteethmac_liteethmacgap_state <= 1'd0;
		subfragments_liteethmac_liteethmacpreambleinserter_state <= 2'd0;
		subfragments_liteethmac_liteethmaccrc32inserter_state <= 2'd0;
		subfragments_liteethmac_liteethmacpaddinginserter_state <= 1'd0;
	end
	multiregimpl3_regs0 <= benchsoc_ethcore_mac_tx_cdc_graycounter0_q;
	multiregimpl3_regs1 <= multiregimpl3_regs0;
end

always @(posedge etherbone_clk) begin
	benchsoc_etherbone_tx_cdc_graycounter0_q_binary <= benchsoc_etherbone_tx_cdc_graycounter0_q_next_binary;
	benchsoc_etherbone_tx_cdc_graycounter0_q <= benchsoc_etherbone_tx_cdc_graycounter0_q_next;
	benchsoc_etherbone_rx_cdc_graycounter1_q_binary <= benchsoc_etherbone_rx_cdc_graycounter1_q_next_binary;
	benchsoc_etherbone_rx_cdc_graycounter1_q <= benchsoc_etherbone_rx_cdc_graycounter1_q_next;
	if (etherbone_rst) begin
		benchsoc_etherbone_tx_cdc_graycounter0_q <= 3'd0;
		benchsoc_etherbone_tx_cdc_graycounter0_q_binary <= 3'd0;
		benchsoc_etherbone_rx_cdc_graycounter1_q <= 3'd0;
		benchsoc_etherbone_rx_cdc_graycounter1_q_binary <= 3'd0;
	end
	multiregimpl8_regs0 <= benchsoc_etherbone_tx_cdc_graycounter1_q;
	multiregimpl8_regs1 <= multiregimpl8_regs0;
	multiregimpl9_regs0 <= benchsoc_etherbone_rx_cdc_graycounter0_q;
	multiregimpl9_regs1 <= multiregimpl9_regs0;
end

always @(posedge sys_clk) begin
	gpios_in_status <= {gpio_in23, gpio_in22, gpio_in21, gpio_in20, gpio_in19, gpio_in18, gpio_in17, gpio_in16, gpio_in15, gpio_in14, gpio_in13, gpio_in12, gpio_in11, gpio_in10, gpio_in9, gpio_in8, gpio_in7, gpio_in6, gpio_in5, gpio_in4, gpio_in3, gpio_in2, gpio_in1, gpio_in0};
	gpios_in_we <= 1'd1;
	position1_status <= stepgen1_position;
	position1_we <= 1'd1;
	position2_status <= stepgen2_position;
	position2_we <= 1'd1;
	position3_status <= stepgen3_position;
	position3_we <= 1'd1;
	position4_status <= stepgen4_position;
	position4_we <= 1'd1;
	position5_status <= stepgen5_position;
	position5_we <= 1'd1;
	position6_status <= stepgen6_position;
	position6_we <= 1'd1;
	stepgen1_enable <= stepgens_ctrlword_storage[0];
	stepgen1_reset <= stepgens_ctrlword_storage[1];
	stepgen2_enable <= stepgens_ctrlword_storage[0];
	stepgen2_reset <= stepgens_ctrlword_storage[1];
	stepgen3_enable <= stepgens_ctrlword_storage[0];
	stepgen3_reset <= stepgens_ctrlword_storage[1];
	stepgen4_enable <= stepgens_ctrlword_storage[0];
	stepgen4_reset <= stepgens_ctrlword_storage[1];
	stepgen5_enable <= stepgens_ctrlword_storage[0];
	stepgen5_reset <= stepgens_ctrlword_storage[1];
	stepgen6_enable <= stepgens_ctrlword_storage[0];
	stepgen6_reset <= stepgens_ctrlword_storage[1];
	stepgen1_dirtime <= dirtime_storage;
	stepgen1_steptime <= steptime_storage;
	stepgen2_dirtime <= dirtime_storage;
	stepgen2_steptime <= steptime_storage;
	stepgen3_dirtime <= dirtime_storage;
	stepgen3_steptime <= steptime_storage;
	stepgen4_dirtime <= dirtime_storage;
	stepgen4_steptime <= steptime_storage;
	stepgen5_dirtime <= dirtime_storage;
	stepgen5_steptime <= steptime_storage;
	stepgen6_dirtime <= dirtime_storage;
	stepgen6_steptime <= steptime_storage;
	wallclock_status <= (wallclock_status + 1'd1);
	en_out <= stepgens_ctrlword_storage[0];
	if (stepgens_ctrlword_storage[2]) begin
		if ((wallclock_status >= apply_time_storage)) begin
			apply_time_dat_w <= 1'd0;
			apply_time_we <= 1'd1;
			stepgen1_velocity <= velocity1_storage;
			stepgen2_velocity <= velocity2_storage;
			stepgen3_velocity <= velocity3_storage;
			stepgen4_velocity <= velocity4_storage;
			stepgen5_velocity <= velocity5_storage;
			stepgen6_velocity <= velocity6_storage;
		end else begin
			apply_time_we <= 1'd0;
		end
	end else begin
		stepgen1_velocity <= velocity1_storage;
		stepgen2_velocity <= velocity2_storage;
		stepgen3_velocity <= velocity3_storage;
		stepgen4_velocity <= velocity4_storage;
		stepgen5_velocity <= velocity5_storage;
		stepgen6_velocity <= velocity6_storage;
	end
	gpio_out0 <= gpios_out_storage[0];
	gpio_out1 <= gpios_out_storage[1];
	gpio_out2 <= gpios_out_storage[2];
	gpio_out3 <= gpios_out_storage[3];
	gpio_out4 <= gpios_out_storage[4];
	gpio_out5 <= gpios_out_storage[5];
	gpio_out6 <= gpios_out_storage[6];
	gpio_out7 <= gpios_out_storage[7];
	gpio_out8 <= gpios_out_storage[8];
	gpio_out9 <= gpios_out_storage[9];
	gpio_out10 <= gpios_out_storage[10];
	gpio_out11 <= gpios_out_storage[11];
	pwm0_width <= pwm_out0_width_storage;
	pwm0_period <= pwm_out0_period_storage;
	pwm1_width <= pwm_out1_width_storage;
	pwm1_period <= pwm_out1_period_storage;
	pwm2_width <= pwm_out2_width_storage;
	pwm2_period <= pwm_out2_period_storage;
	if ((benchsoc_bus_errors != 32'd4294967295)) begin
		if (benchsoc_bus_error) begin
			benchsoc_bus_errors <= (benchsoc_bus_errors + 1'd1);
		end
	end
	if (benchsoc_etherbone_tx_packetizer_sr_load) begin
		benchsoc_etherbone_tx_packetizer_sr <= benchsoc_etherbone_tx_packetizer_header;
	end
	if (benchsoc_etherbone_tx_packetizer_sr_shift) begin
		benchsoc_etherbone_tx_packetizer_sr <= benchsoc_etherbone_tx_packetizer_sr[63:32];
	end
	benchsoc_etherbone_tx_packetizer_last_be_d <= benchsoc_etherbone_tx_packetizer_last_be;
	if (benchsoc_etherbone_tx_packetizer_source_ready) begin
		benchsoc_etherbone_tx_packetizer_sink_d_valid <= benchsoc_etherbone_tx_packetizer_sink_valid;
		benchsoc_etherbone_tx_packetizer_sink_d_ready <= benchsoc_etherbone_tx_packetizer_sink_ready;
		benchsoc_etherbone_tx_packetizer_sink_d_first <= benchsoc_etherbone_tx_packetizer_sink_first;
		benchsoc_etherbone_tx_packetizer_sink_d_last <= benchsoc_etherbone_tx_packetizer_sink_last;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_data <= benchsoc_etherbone_tx_packetizer_sink_payload_data;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_last_be <= benchsoc_etherbone_tx_packetizer_sink_payload_last_be;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_error <= benchsoc_etherbone_tx_packetizer_sink_payload_error;
		benchsoc_etherbone_tx_packetizer_sink_d_param_addr_size <= benchsoc_etherbone_tx_packetizer_sink_param_addr_size;
		benchsoc_etherbone_tx_packetizer_sink_d_param_magic <= benchsoc_etherbone_tx_packetizer_sink_param_magic;
		benchsoc_etherbone_tx_packetizer_sink_d_param_nr <= benchsoc_etherbone_tx_packetizer_sink_param_nr;
		benchsoc_etherbone_tx_packetizer_sink_d_param_pf <= benchsoc_etherbone_tx_packetizer_sink_param_pf;
		benchsoc_etherbone_tx_packetizer_sink_d_param_port_size <= benchsoc_etherbone_tx_packetizer_sink_param_port_size;
		benchsoc_etherbone_tx_packetizer_sink_d_param_pr <= benchsoc_etherbone_tx_packetizer_sink_param_pr;
		benchsoc_etherbone_tx_packetizer_sink_d_param_version <= benchsoc_etherbone_tx_packetizer_sink_param_version;
	end
	subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state <= subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_next_state;
	if (benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value_ce0) begin
		benchsoc_etherbone_tx_packetizer_count <= benchsoc_etherbone_tx_packetizer_count_liteethetherbonepackettx_next_value0;
	end
	if (benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value_ce1) begin
		benchsoc_etherbone_tx_packetizer_fsm_from_idle <= benchsoc_etherbone_tx_packetizer_fsm_from_idle_liteethetherbonepackettx_next_value1;
	end
	subfragments_liteethetherbonepackettx_fsm_state <= subfragments_liteethetherbonepackettx_fsm_next_state;
	benchsoc_etherbone_rx_valid <= (benchsoc_etherbone_rx_depacketizer_source_valid & (benchsoc_etherbone_rx_depacketizer_source_param_magic == 15'd20079));
	if (benchsoc_etherbone_rx_depacketizer_sr_shift) begin
		benchsoc_etherbone_rx_depacketizer_sr <= {benchsoc_etherbone_rx_depacketizer_sink_payload_data, benchsoc_etherbone_rx_depacketizer_sr[63:32]};
	end
	if (benchsoc_etherbone_rx_depacketizer_sr_shift_leftover) begin
		benchsoc_etherbone_rx_depacketizer_sr <= {benchsoc_etherbone_rx_depacketizer_sink_payload_data, benchsoc_etherbone_rx_depacketizer_sr[63:0]};
	end
	if ((benchsoc_etherbone_rx_depacketizer_sink_valid & benchsoc_etherbone_rx_depacketizer_sink_ready)) begin
		benchsoc_etherbone_rx_depacketizer_sink_d_valid <= benchsoc_etherbone_rx_depacketizer_sink_valid;
		benchsoc_etherbone_rx_depacketizer_sink_d_ready <= benchsoc_etherbone_rx_depacketizer_sink_ready;
		benchsoc_etherbone_rx_depacketizer_sink_d_first <= benchsoc_etherbone_rx_depacketizer_sink_first;
		benchsoc_etherbone_rx_depacketizer_sink_d_last <= benchsoc_etherbone_rx_depacketizer_sink_last;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_data <= benchsoc_etherbone_rx_depacketizer_sink_payload_data;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_last_be <= benchsoc_etherbone_rx_depacketizer_sink_payload_last_be;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_error <= benchsoc_etherbone_rx_depacketizer_sink_payload_error;
		benchsoc_etherbone_rx_depacketizer_sink_d_param_src_port <= benchsoc_etherbone_rx_depacketizer_sink_param_src_port;
		benchsoc_etherbone_rx_depacketizer_sink_d_param_dst_port <= benchsoc_etherbone_rx_depacketizer_sink_param_dst_port;
		benchsoc_etherbone_rx_depacketizer_sink_d_param_ip_address <= benchsoc_etherbone_rx_depacketizer_sink_param_ip_address;
		benchsoc_etherbone_rx_depacketizer_sink_d_param_length <= benchsoc_etherbone_rx_depacketizer_sink_param_length;
	end
	subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state <= subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_next_state;
	if (benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value_ce0) begin
		benchsoc_etherbone_rx_depacketizer_count <= benchsoc_etherbone_rx_depacketizer_count_liteethetherbonepacketrx_next_value0;
	end
	if (benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value_ce1) begin
		benchsoc_etherbone_rx_depacketizer_fsm_from_idle <= benchsoc_etherbone_rx_depacketizer_fsm_from_idle_liteethetherbonepacketrx_next_value1;
	end
	subfragments_liteethetherbonepacketrx_fsm_state <= subfragments_liteethetherbonepacketrx_fsm_next_state;
	subfragments_liteethetherboneprobe_state <= subfragments_liteethetherboneprobe_next_state;
	if ((benchsoc_etherbone_record_sink_sink_valid & benchsoc_etherbone_record_sink_sink_ready)) begin
		if (benchsoc_etherbone_record_first) begin
			benchsoc_etherbone_record_last_ip_address <= benchsoc_etherbone_record_sink_sink_param_ip_address;
		end
		benchsoc_etherbone_record_first <= benchsoc_etherbone_record_sink_sink_last;
	end
	if (benchsoc_etherbone_record_depacketizer_sr_shift) begin
		benchsoc_etherbone_record_depacketizer_sr <= benchsoc_etherbone_record_depacketizer_sink_payload_data;
	end
	if ((benchsoc_etherbone_record_depacketizer_sink_valid & benchsoc_etherbone_record_depacketizer_sink_ready)) begin
		benchsoc_etherbone_record_depacketizer_sink_d_valid <= benchsoc_etherbone_record_depacketizer_sink_valid;
		benchsoc_etherbone_record_depacketizer_sink_d_ready <= benchsoc_etherbone_record_depacketizer_sink_ready;
		benchsoc_etherbone_record_depacketizer_sink_d_first <= benchsoc_etherbone_record_depacketizer_sink_first;
		benchsoc_etherbone_record_depacketizer_sink_d_last <= benchsoc_etherbone_record_depacketizer_sink_last;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_data <= benchsoc_etherbone_record_depacketizer_sink_payload_data;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_last_be <= benchsoc_etherbone_record_depacketizer_sink_payload_last_be;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_error <= benchsoc_etherbone_record_depacketizer_sink_payload_error;
		benchsoc_etherbone_record_depacketizer_sink_d_param_addr_size <= benchsoc_etherbone_record_depacketizer_sink_param_addr_size;
		benchsoc_etherbone_record_depacketizer_sink_d_param_nr <= benchsoc_etherbone_record_depacketizer_sink_param_nr;
		benchsoc_etherbone_record_depacketizer_sink_d_param_pf <= benchsoc_etherbone_record_depacketizer_sink_param_pf;
		benchsoc_etherbone_record_depacketizer_sink_d_param_port_size <= benchsoc_etherbone_record_depacketizer_sink_param_port_size;
		benchsoc_etherbone_record_depacketizer_sink_d_param_pr <= benchsoc_etherbone_record_depacketizer_sink_param_pr;
		benchsoc_etherbone_record_depacketizer_sink_d_param_src_port <= benchsoc_etherbone_record_depacketizer_sink_param_src_port;
		benchsoc_etherbone_record_depacketizer_sink_d_param_dst_port <= benchsoc_etherbone_record_depacketizer_sink_param_dst_port;
		benchsoc_etherbone_record_depacketizer_sink_d_param_ip_address <= benchsoc_etherbone_record_depacketizer_sink_param_ip_address;
		benchsoc_etherbone_record_depacketizer_sink_d_param_length <= benchsoc_etherbone_record_depacketizer_sink_param_length;
	end
	subfragments_liteethetherbonerecorddepacketizer_state <= subfragments_liteethetherbonerecorddepacketizer_next_state;
	if (benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value_ce0) begin
		benchsoc_etherbone_record_depacketizer_count <= benchsoc_etherbone_record_depacketizer_count_liteethetherbonerecorddepacketizer_next_value0;
	end
	if (benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value_ce1) begin
		benchsoc_etherbone_record_depacketizer_fsm_from_idle <= benchsoc_etherbone_record_depacketizer_fsm_from_idle_liteethetherbonerecorddepacketizer_next_value1;
	end
	if (benchsoc_etherbone_record_receiver_base_addr_update) begin
		benchsoc_etherbone_record_receiver_base_addr <= benchsoc_etherbone_record_receiver_fifo_source_payload_data;
	end
	if (benchsoc_etherbone_record_receiver_fifo_syncfifo_re) begin
		benchsoc_etherbone_record_receiver_fifo_readable <= 1'd1;
	end else begin
		if (benchsoc_etherbone_record_receiver_fifo_re) begin
			benchsoc_etherbone_record_receiver_fifo_readable <= 1'd0;
		end
	end
	if (((benchsoc_etherbone_record_receiver_fifo_syncfifo_we & benchsoc_etherbone_record_receiver_fifo_syncfifo_writable) & (~benchsoc_etherbone_record_receiver_fifo_replace))) begin
		if ((benchsoc_etherbone_record_receiver_fifo_produce == 11'd1059)) begin
			benchsoc_etherbone_record_receiver_fifo_produce <= 1'd0;
		end else begin
			benchsoc_etherbone_record_receiver_fifo_produce <= (benchsoc_etherbone_record_receiver_fifo_produce + 1'd1);
		end
	end
	if (benchsoc_etherbone_record_receiver_fifo_do_read) begin
		if ((benchsoc_etherbone_record_receiver_fifo_consume == 11'd1059)) begin
			benchsoc_etherbone_record_receiver_fifo_consume <= 1'd0;
		end else begin
			benchsoc_etherbone_record_receiver_fifo_consume <= (benchsoc_etherbone_record_receiver_fifo_consume + 1'd1);
		end
	end
	if (((benchsoc_etherbone_record_receiver_fifo_syncfifo_we & benchsoc_etherbone_record_receiver_fifo_syncfifo_writable) & (~benchsoc_etherbone_record_receiver_fifo_replace))) begin
		if ((~benchsoc_etherbone_record_receiver_fifo_do_read)) begin
			benchsoc_etherbone_record_receiver_fifo_level0 <= (benchsoc_etherbone_record_receiver_fifo_level0 + 1'd1);
		end
	end else begin
		if (benchsoc_etherbone_record_receiver_fifo_do_read) begin
			benchsoc_etherbone_record_receiver_fifo_level0 <= (benchsoc_etherbone_record_receiver_fifo_level0 - 1'd1);
		end
	end
	subfragments_liteethetherbonerecordreceiver_state <= subfragments_liteethetherbonerecordreceiver_next_state;
	if (benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value_ce) begin
		benchsoc_etherbone_record_receiver_count <= benchsoc_etherbone_record_receiver_count_liteethetherbonerecordreceiver_next_value;
	end
	if ((((benchsoc_etherbone_record_sender_sink_sink_valid & benchsoc_etherbone_record_sender_sink_sink_ready) & benchsoc_etherbone_record_sender_sink_sink_last) & (~((benchsoc_etherbone_record_sender_source_source_valid & benchsoc_etherbone_record_sender_source_source_ready) & benchsoc_etherbone_record_sender_source_source_last)))) begin
		benchsoc_etherbone_record_sender_count <= (benchsoc_etherbone_record_sender_count + 1'd1);
	end
	if (((~((benchsoc_etherbone_record_sender_sink_sink_valid & benchsoc_etherbone_record_sender_sink_sink_ready) & benchsoc_etherbone_record_sender_sink_sink_last)) & ((benchsoc_etherbone_record_sender_source_source_valid & benchsoc_etherbone_record_sender_source_source_ready) & benchsoc_etherbone_record_sender_source_source_last))) begin
		benchsoc_etherbone_record_sender_count <= (benchsoc_etherbone_record_sender_count - 1'd1);
	end
	if (benchsoc_etherbone_record_sender_fifo_syncfifo_re) begin
		benchsoc_etherbone_record_sender_fifo_readable <= 1'd1;
	end else begin
		if (benchsoc_etherbone_record_sender_fifo_re) begin
			benchsoc_etherbone_record_sender_fifo_readable <= 1'd0;
		end
	end
	if (((benchsoc_etherbone_record_sender_fifo_syncfifo_we & benchsoc_etherbone_record_sender_fifo_syncfifo_writable) & (~benchsoc_etherbone_record_sender_fifo_replace))) begin
		if ((benchsoc_etherbone_record_sender_fifo_produce == 11'd1059)) begin
			benchsoc_etherbone_record_sender_fifo_produce <= 1'd0;
		end else begin
			benchsoc_etherbone_record_sender_fifo_produce <= (benchsoc_etherbone_record_sender_fifo_produce + 1'd1);
		end
	end
	if (benchsoc_etherbone_record_sender_fifo_do_read) begin
		if ((benchsoc_etherbone_record_sender_fifo_consume == 11'd1059)) begin
			benchsoc_etherbone_record_sender_fifo_consume <= 1'd0;
		end else begin
			benchsoc_etherbone_record_sender_fifo_consume <= (benchsoc_etherbone_record_sender_fifo_consume + 1'd1);
		end
	end
	if (((benchsoc_etherbone_record_sender_fifo_syncfifo_we & benchsoc_etherbone_record_sender_fifo_syncfifo_writable) & (~benchsoc_etherbone_record_sender_fifo_replace))) begin
		if ((~benchsoc_etherbone_record_sender_fifo_do_read)) begin
			benchsoc_etherbone_record_sender_fifo_level0 <= (benchsoc_etherbone_record_sender_fifo_level0 + 1'd1);
		end
	end else begin
		if (benchsoc_etherbone_record_sender_fifo_do_read) begin
			benchsoc_etherbone_record_sender_fifo_level0 <= (benchsoc_etherbone_record_sender_fifo_level0 - 1'd1);
		end
	end
	subfragments_liteethetherbonerecordsender_state <= subfragments_liteethetherbonerecordsender_next_state;
	if (benchsoc_etherbone_record_packetizer_sr_load) begin
		benchsoc_etherbone_record_packetizer_sr <= benchsoc_etherbone_record_packetizer_header;
	end
	benchsoc_etherbone_record_packetizer_last_be_d <= benchsoc_etherbone_record_packetizer_last_be;
	if (benchsoc_etherbone_record_packetizer_source_ready) begin
		benchsoc_etherbone_record_packetizer_sink_d_valid <= benchsoc_etherbone_record_packetizer_sink_valid;
		benchsoc_etherbone_record_packetizer_sink_d_ready <= benchsoc_etherbone_record_packetizer_sink_ready;
		benchsoc_etherbone_record_packetizer_sink_d_first <= benchsoc_etherbone_record_packetizer_sink_first;
		benchsoc_etherbone_record_packetizer_sink_d_last <= benchsoc_etherbone_record_packetizer_sink_last;
		benchsoc_etherbone_record_packetizer_sink_d_payload_data <= benchsoc_etherbone_record_packetizer_sink_payload_data;
		benchsoc_etherbone_record_packetizer_sink_d_payload_last_be <= benchsoc_etherbone_record_packetizer_sink_payload_last_be;
		benchsoc_etherbone_record_packetizer_sink_d_payload_error <= benchsoc_etherbone_record_packetizer_sink_payload_error;
		benchsoc_etherbone_record_packetizer_sink_d_param_bca <= benchsoc_etherbone_record_packetizer_sink_param_bca;
		benchsoc_etherbone_record_packetizer_sink_d_param_byte_enable <= benchsoc_etherbone_record_packetizer_sink_param_byte_enable;
		benchsoc_etherbone_record_packetizer_sink_d_param_cyc <= benchsoc_etherbone_record_packetizer_sink_param_cyc;
		benchsoc_etherbone_record_packetizer_sink_d_param_rca <= benchsoc_etherbone_record_packetizer_sink_param_rca;
		benchsoc_etherbone_record_packetizer_sink_d_param_rcount <= benchsoc_etherbone_record_packetizer_sink_param_rcount;
		benchsoc_etherbone_record_packetizer_sink_d_param_rff <= benchsoc_etherbone_record_packetizer_sink_param_rff;
		benchsoc_etherbone_record_packetizer_sink_d_param_wca <= benchsoc_etherbone_record_packetizer_sink_param_wca;
		benchsoc_etherbone_record_packetizer_sink_d_param_wcount <= benchsoc_etherbone_record_packetizer_sink_param_wcount;
		benchsoc_etherbone_record_packetizer_sink_d_param_wff <= benchsoc_etherbone_record_packetizer_sink_param_wff;
	end
	subfragments_liteethetherbonerecordpacketizer_state <= subfragments_liteethetherbonerecordpacketizer_next_state;
	if (benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value_ce0) begin
		benchsoc_etherbone_record_packetizer_count <= benchsoc_etherbone_record_packetizer_count_liteethetherbonerecordpacketizer_next_value0;
	end
	if (benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value_ce1) begin
		benchsoc_etherbone_record_packetizer_fsm_from_idle <= benchsoc_etherbone_record_packetizer_fsm_from_idle_liteethetherbonerecordpacketizer_next_value1;
	end
	if (benchsoc_etherbone_dispatcher_first) begin
		benchsoc_etherbone_dispatcher_sel_ongoing <= benchsoc_etherbone_dispatcher_sel0;
	end
	benchsoc_etherbone_dispatcher_ongoing1 <= ((benchsoc_etherbone_rx_source_source_valid | benchsoc_etherbone_dispatcher_ongoing1) & (~benchsoc_etherbone_dispatcher_last));
	if (benchsoc_etherbone_dispatcher_last) begin
		benchsoc_etherbone_dispatcher_first <= 1'd1;
	end else begin
		if ((benchsoc_etherbone_rx_source_source_valid & benchsoc_etherbone_rx_source_source_ready)) begin
			benchsoc_etherbone_dispatcher_first <= 1'd0;
		end
	end
	case (benchsoc_etherbone_grant)
		1'd0: begin
			if ((~benchsoc_etherbone_request[0])) begin
				if (benchsoc_etherbone_request[1]) begin
					benchsoc_etherbone_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~benchsoc_etherbone_request[1])) begin
				if (benchsoc_etherbone_request[0]) begin
					benchsoc_etherbone_grant <= 1'd0;
				end
			end
		end
	endcase
	benchsoc_etherbone_status0_ongoing1 <= ((benchsoc_etherbone_probe_source_valid | benchsoc_etherbone_status0_ongoing1) & (~benchsoc_etherbone_status0_last));
	if (benchsoc_etherbone_status0_last) begin
		benchsoc_etherbone_status0_first <= 1'd1;
	end else begin
		if ((benchsoc_etherbone_probe_source_valid & benchsoc_etherbone_probe_source_ready)) begin
			benchsoc_etherbone_status0_first <= 1'd0;
		end
	end
	benchsoc_etherbone_status1_ongoing1 <= ((benchsoc_etherbone_record_source_source_valid | benchsoc_etherbone_status1_ongoing1) & (~benchsoc_etherbone_status1_last));
	if (benchsoc_etherbone_status1_last) begin
		benchsoc_etherbone_status1_first <= 1'd1;
	end else begin
		if ((benchsoc_etherbone_record_source_source_valid & benchsoc_etherbone_record_source_source_ready)) begin
			benchsoc_etherbone_status1_first <= 1'd0;
		end
	end
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_base_addr <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_base_addr;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_payload_addr;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_count <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_count;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_be <= benchsoc_etherbone_liteethetherbonewishbonemaster_sink_param_be;
	benchsoc_etherbone_liteethetherbonewishbonemaster_source_param_we <= 1'd1;
	if (benchsoc_etherbone_liteethetherbonewishbonemaster_data_update) begin
		benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_data <= benchsoc_etherbone_liteethetherbonewishbonemaster_bus_dat_r;
	end
	subfragments_liteethetherbonewishbonemaster_state <= subfragments_liteethetherbonewishbonemaster_next_state;
	if (pwm0_enable) begin
		pwm0_counter <= (pwm0_counter + 1'd1);
		if ((pwm0_counter < pwm0_width)) begin
			pwm_out0 <= 1'd1;
		end else begin
			pwm_out0 <= 1'd0;
		end
		if ((pwm0_counter >= (pwm0_period - 1'd1))) begin
			pwm0_counter <= 1'd0;
		end
	end else begin
		pwm0_counter <= 1'd0;
		pwm_out0 <= 1'd0;
	end
	if (pwm1_enable) begin
		pwm1_counter <= (pwm1_counter + 1'd1);
		if ((pwm1_counter < pwm1_width)) begin
			pwm_out1 <= 1'd1;
		end else begin
			pwm_out1 <= 1'd0;
		end
		if ((pwm1_counter >= (pwm1_period - 1'd1))) begin
			pwm1_counter <= 1'd0;
		end
	end else begin
		pwm1_counter <= 1'd0;
		pwm_out1 <= 1'd0;
	end
	if (pwm2_enable) begin
		pwm2_counter <= (pwm2_counter + 1'd1);
		if ((pwm2_counter < pwm2_width)) begin
			pwm_out2 <= 1'd1;
		end else begin
			pwm_out2 <= 1'd0;
		end
		if ((pwm2_counter >= (pwm2_period - 1'd1))) begin
			pwm2_counter <= 1'd0;
		end
	end else begin
		pwm2_counter <= 1'd0;
		pwm_out2 <= 1'd0;
	end
	if (leds_done) begin
		leds_chaser <= {leds_chaser, (~leds_chaser)};
	end
	if (leds_re) begin
		leds_mode <= 1'd1;
	end
	if (leds_wait) begin
		if ((~leds_done)) begin
			leds_count <= (leds_count - 1'd1);
		end
	end else begin
		leds_count <= 25'd25000000;
	end
	if (ledchaser_enable) begin
		ledchaser_counter <= (ledchaser_counter + 1'd1);
		if ((ledchaser_counter < ledchaser_width)) begin
			ledchaser_pwm <= 1'd1;
		end else begin
			ledchaser_pwm <= 1'd0;
		end
		if ((ledchaser_counter >= (ledchaser_period - 1'd1))) begin
			ledchaser_counter <= 1'd0;
		end
	end else begin
		ledchaser_counter <= 1'd0;
		ledchaser_pwm <= 1'd0;
	end
	benchsoc_state <= benchsoc_next_state;
	benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
	if (benchsoc_csr_bankarray_csrbank0_sel) begin
		case (benchsoc_csr_bankarray_interface0_bank_bus_adr[8:0])
			1'd0: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity10_w;
			end
			1'd1: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity20_w;
			end
			2'd2: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity30_w;
			end
			2'd3: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity40_w;
			end
			3'd4: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity50_w;
			end
			3'd5: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_velocity60_w;
			end
			3'd6: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_dirtime0_w;
			end
			3'd7: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_steptime0_w;
			end
			4'd8: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_w;
			end
			4'd9: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_apply_time1_w;
			end
			4'd10: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_apply_time0_w;
			end
			4'd11: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_gpios_out0_w;
			end
			4'd12: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm0_width0_w;
			end
			4'd13: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm0_period0_w;
			end
			4'd14: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm1_width0_w;
			end
			4'd15: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm1_period0_w;
			end
			5'd16: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm2_width0_w;
			end
			5'd17: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_pwm2_period0_w;
			end
			5'd18: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position11_w;
			end
			5'd19: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position10_w;
			end
			5'd20: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position21_w;
			end
			5'd21: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position20_w;
			end
			5'd22: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position31_w;
			end
			5'd23: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position30_w;
			end
			5'd24: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position41_w;
			end
			5'd25: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position40_w;
			end
			5'd26: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position51_w;
			end
			5'd27: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position50_w;
			end
			5'd28: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position61_w;
			end
			5'd29: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_position60_w;
			end
			5'd30: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_wallclock1_w;
			end
			5'd31: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_wallclock0_w;
			end
			6'd32: begin
				benchsoc_csr_bankarray_interface0_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank0_gpios_in_w;
			end
		endcase
	end
	if (benchsoc_csr_bankarray_csrbank0_velocity10_re) begin
		velocity1_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity10_r;
	end
	velocity1_re <= benchsoc_csr_bankarray_csrbank0_velocity10_re;
	if (benchsoc_csr_bankarray_csrbank0_velocity20_re) begin
		velocity2_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity20_r;
	end
	velocity2_re <= benchsoc_csr_bankarray_csrbank0_velocity20_re;
	if (benchsoc_csr_bankarray_csrbank0_velocity30_re) begin
		velocity3_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity30_r;
	end
	velocity3_re <= benchsoc_csr_bankarray_csrbank0_velocity30_re;
	if (benchsoc_csr_bankarray_csrbank0_velocity40_re) begin
		velocity4_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity40_r;
	end
	velocity4_re <= benchsoc_csr_bankarray_csrbank0_velocity40_re;
	if (benchsoc_csr_bankarray_csrbank0_velocity50_re) begin
		velocity5_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity50_r;
	end
	velocity5_re <= benchsoc_csr_bankarray_csrbank0_velocity50_re;
	if (benchsoc_csr_bankarray_csrbank0_velocity60_re) begin
		velocity6_storage[30:0] <= benchsoc_csr_bankarray_csrbank0_velocity60_r;
	end
	velocity6_re <= benchsoc_csr_bankarray_csrbank0_velocity60_re;
	if (benchsoc_csr_bankarray_csrbank0_dirtime0_re) begin
		dirtime_storage[9:0] <= benchsoc_csr_bankarray_csrbank0_dirtime0_r;
	end
	dirtime_re <= benchsoc_csr_bankarray_csrbank0_dirtime0_re;
	if (benchsoc_csr_bankarray_csrbank0_steptime0_re) begin
		steptime_storage[9:0] <= benchsoc_csr_bankarray_csrbank0_steptime0_r;
	end
	steptime_re <= benchsoc_csr_bankarray_csrbank0_steptime0_re;
	if (benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_re) begin
		stepgens_ctrlword_storage[2:0] <= benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_r;
	end
	stepgens_ctrlword_re <= benchsoc_csr_bankarray_csrbank0_stepgens_ctrlword0_re;
	if (apply_time_we) begin
		apply_time_storage <= apply_time_dat_w;
	end
	if (benchsoc_csr_bankarray_csrbank0_apply_time1_re) begin
		apply_time_storage[63:32] <= benchsoc_csr_bankarray_csrbank0_apply_time1_r;
	end
	if (benchsoc_csr_bankarray_csrbank0_apply_time0_re) begin
		apply_time_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_apply_time0_r;
	end
	apply_time_re <= benchsoc_csr_bankarray_csrbank0_apply_time0_re;
	if (benchsoc_csr_bankarray_csrbank0_gpios_out0_re) begin
		gpios_out_storage[11:0] <= benchsoc_csr_bankarray_csrbank0_gpios_out0_r;
	end
	gpios_out_re <= benchsoc_csr_bankarray_csrbank0_gpios_out0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm0_width0_re) begin
		pwm_out0_width_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm0_width0_r;
	end
	pwm_out0_width_re <= benchsoc_csr_bankarray_csrbank0_pwm0_width0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm0_period0_re) begin
		pwm_out0_period_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm0_period0_r;
	end
	pwm_out0_period_re <= benchsoc_csr_bankarray_csrbank0_pwm0_period0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm1_width0_re) begin
		pwm_out1_width_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm1_width0_r;
	end
	pwm_out1_width_re <= benchsoc_csr_bankarray_csrbank0_pwm1_width0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm1_period0_re) begin
		pwm_out1_period_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm1_period0_r;
	end
	pwm_out1_period_re <= benchsoc_csr_bankarray_csrbank0_pwm1_period0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm2_width0_re) begin
		pwm_out2_width_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm2_width0_r;
	end
	pwm_out2_width_re <= benchsoc_csr_bankarray_csrbank0_pwm2_width0_re;
	if (benchsoc_csr_bankarray_csrbank0_pwm2_period0_re) begin
		pwm_out2_period_storage[31:0] <= benchsoc_csr_bankarray_csrbank0_pwm2_period0_r;
	end
	pwm_out2_period_re <= benchsoc_csr_bankarray_csrbank0_pwm2_period0_re;
	position1_re <= benchsoc_csr_bankarray_csrbank0_position10_re;
	position2_re <= benchsoc_csr_bankarray_csrbank0_position20_re;
	position3_re <= benchsoc_csr_bankarray_csrbank0_position30_re;
	position4_re <= benchsoc_csr_bankarray_csrbank0_position40_re;
	position5_re <= benchsoc_csr_bankarray_csrbank0_position50_re;
	position6_re <= benchsoc_csr_bankarray_csrbank0_position60_re;
	wallclock_re <= benchsoc_csr_bankarray_csrbank0_wallclock0_re;
	gpios_in_re <= benchsoc_csr_bankarray_csrbank0_gpios_in_re;
	benchsoc_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
	if (benchsoc_csr_bankarray_csrbank1_sel) begin
		case (benchsoc_csr_bankarray_interface1_bank_bus_adr[8:0])
			1'd0: begin
				benchsoc_csr_bankarray_interface1_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank1_reset0_w;
			end
			1'd1: begin
				benchsoc_csr_bankarray_interface1_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank1_scratch0_w;
			end
			2'd2: begin
				benchsoc_csr_bankarray_interface1_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank1_bus_errors_w;
			end
		endcase
	end
	if (benchsoc_csr_bankarray_csrbank1_reset0_re) begin
		benchsoc_reset_storage[1:0] <= benchsoc_csr_bankarray_csrbank1_reset0_r;
	end
	benchsoc_reset_re <= benchsoc_csr_bankarray_csrbank1_reset0_re;
	if (benchsoc_csr_bankarray_csrbank1_scratch0_re) begin
		benchsoc_scratch_storage[31:0] <= benchsoc_csr_bankarray_csrbank1_scratch0_r;
	end
	benchsoc_scratch_re <= benchsoc_csr_bankarray_csrbank1_scratch0_re;
	benchsoc_bus_errors_re <= benchsoc_csr_bankarray_csrbank1_bus_errors_re;
	benchsoc_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
	if (benchsoc_csr_bankarray_csrbank2_sel) begin
		case (benchsoc_csr_bankarray_interface2_bank_bus_adr[8:0])
			1'd0: begin
				benchsoc_csr_bankarray_interface2_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank2_crg_reset0_w;
			end
			1'd1: begin
				benchsoc_csr_bankarray_interface2_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank2_rx_inband_status_w;
			end
			2'd2: begin
				benchsoc_csr_bankarray_interface2_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank2_mdio_w0_w;
			end
			2'd3: begin
				benchsoc_csr_bankarray_interface2_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank2_mdio_r_w;
			end
		endcase
	end
	if (benchsoc_csr_bankarray_csrbank2_crg_reset0_re) begin
		ethphy_reset_storage <= benchsoc_csr_bankarray_csrbank2_crg_reset0_r;
	end
	ethphy_reset_re <= benchsoc_csr_bankarray_csrbank2_crg_reset0_re;
	ethphy_re <= benchsoc_csr_bankarray_csrbank2_rx_inband_status_re;
	if (benchsoc_csr_bankarray_csrbank2_mdio_w0_re) begin
		ethphy__w_storage[2:0] <= benchsoc_csr_bankarray_csrbank2_mdio_w0_r;
	end
	ethphy__w_re <= benchsoc_csr_bankarray_csrbank2_mdio_w0_re;
	ethphy__r_re <= benchsoc_csr_bankarray_csrbank2_mdio_r_re;
	benchsoc_csr_bankarray_sel_r <= benchsoc_csr_bankarray_sel;
	benchsoc_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
	if (benchsoc_csr_bankarray_csrbank3_sel) begin
		case (benchsoc_csr_bankarray_interface3_bank_bus_adr[8:0])
			1'd0: begin
				benchsoc_csr_bankarray_interface3_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank3_out0_w;
			end
			1'd1: begin
				benchsoc_csr_bankarray_interface3_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank3_pwm_enable0_w;
			end
			2'd2: begin
				benchsoc_csr_bankarray_interface3_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank3_pwm_width0_w;
			end
			2'd3: begin
				benchsoc_csr_bankarray_interface3_bank_bus_dat_r <= benchsoc_csr_bankarray_csrbank3_pwm_period0_w;
			end
		endcase
	end
	if (benchsoc_csr_bankarray_csrbank3_out0_re) begin
		leds_storage <= benchsoc_csr_bankarray_csrbank3_out0_r;
	end
	leds_re <= benchsoc_csr_bankarray_csrbank3_out0_re;
	if (benchsoc_csr_bankarray_csrbank3_pwm_enable0_re) begin
		ledchaser_pwm_enable_storage <= benchsoc_csr_bankarray_csrbank3_pwm_enable0_r;
	end
	ledchaser_pwm_enable_re <= benchsoc_csr_bankarray_csrbank3_pwm_enable0_re;
	if (benchsoc_csr_bankarray_csrbank3_pwm_width0_re) begin
		ledchaser_pwm_width_storage[31:0] <= benchsoc_csr_bankarray_csrbank3_pwm_width0_r;
	end
	ledchaser_pwm_width_re <= benchsoc_csr_bankarray_csrbank3_pwm_width0_re;
	if (benchsoc_csr_bankarray_csrbank3_pwm_period0_re) begin
		ledchaser_pwm_period_storage[31:0] <= benchsoc_csr_bankarray_csrbank3_pwm_period0_r;
	end
	ledchaser_pwm_period_re <= benchsoc_csr_bankarray_csrbank3_pwm_period0_re;
	if (sys_rst) begin
		benchsoc_reset_storage <= 2'd0;
		benchsoc_reset_re <= 1'd0;
		benchsoc_scratch_storage <= 32'd305419896;
		benchsoc_scratch_re <= 1'd0;
		benchsoc_bus_errors_re <= 1'd0;
		benchsoc_bus_errors <= 32'd0;
		ethphy_reset_storage <= 1'd0;
		ethphy_reset_re <= 1'd0;
		ethphy_re <= 1'd0;
		ethphy__w_storage <= 3'd0;
		ethphy__w_re <= 1'd0;
		ethphy__r_re <= 1'd0;
		benchsoc_etherbone_tx_packetizer_count <= 1'd0;
		benchsoc_etherbone_tx_packetizer_sink_d_valid <= 1'd0;
		benchsoc_etherbone_tx_packetizer_sink_d_ready <= 1'd0;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_data <= 32'd0;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_last_be <= 4'd0;
		benchsoc_etherbone_tx_packetizer_sink_d_payload_error <= 4'd0;
		benchsoc_etherbone_tx_packetizer_last_be_d <= 4'd0;
		benchsoc_etherbone_tx_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_etherbone_rx_depacketizer_count <= 1'd0;
		benchsoc_etherbone_rx_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_etherbone_rx_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_data <= 32'd0;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_last_be <= 4'd0;
		benchsoc_etherbone_rx_depacketizer_sink_d_payload_error <= 4'd0;
		benchsoc_etherbone_rx_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_etherbone_record_depacketizer_count <= 1'd0;
		benchsoc_etherbone_record_depacketizer_sink_d_valid <= 1'd0;
		benchsoc_etherbone_record_depacketizer_sink_d_ready <= 1'd0;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_data <= 32'd0;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_last_be <= 4'd0;
		benchsoc_etherbone_record_depacketizer_sink_d_payload_error <= 4'd0;
		benchsoc_etherbone_record_depacketizer_fsm_from_idle <= 1'd0;
		benchsoc_etherbone_record_receiver_fifo_readable <= 1'd0;
		benchsoc_etherbone_record_receiver_fifo_level0 <= 11'd0;
		benchsoc_etherbone_record_receiver_fifo_produce <= 11'd0;
		benchsoc_etherbone_record_receiver_fifo_consume <= 11'd0;
		benchsoc_etherbone_record_first <= 1'd1;
		benchsoc_etherbone_record_sender_fifo_readable <= 1'd0;
		benchsoc_etherbone_record_sender_fifo_level0 <= 11'd0;
		benchsoc_etherbone_record_sender_fifo_produce <= 11'd0;
		benchsoc_etherbone_record_sender_fifo_consume <= 11'd0;
		benchsoc_etherbone_record_sender_count <= 11'd0;
		benchsoc_etherbone_record_packetizer_count <= 1'd0;
		benchsoc_etherbone_record_packetizer_sink_d_valid <= 1'd0;
		benchsoc_etherbone_record_packetizer_sink_d_ready <= 1'd0;
		benchsoc_etherbone_record_packetizer_sink_d_payload_data <= 32'd0;
		benchsoc_etherbone_record_packetizer_sink_d_payload_last_be <= 4'd0;
		benchsoc_etherbone_record_packetizer_sink_d_payload_error <= 4'd0;
		benchsoc_etherbone_record_packetizer_last_be_d <= 4'd0;
		benchsoc_etherbone_record_packetizer_fsm_from_idle <= 1'd0;
		benchsoc_etherbone_dispatcher_first <= 1'd1;
		benchsoc_etherbone_dispatcher_ongoing1 <= 1'd0;
		benchsoc_etherbone_dispatcher_sel_ongoing <= 1'd0;
		benchsoc_etherbone_grant <= 1'd0;
		benchsoc_etherbone_status0_first <= 1'd1;
		benchsoc_etherbone_status0_ongoing1 <= 1'd0;
		benchsoc_etherbone_status1_first <= 1'd1;
		benchsoc_etherbone_status1_ongoing1 <= 1'd0;
		benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_addr <= 32'd0;
		benchsoc_etherbone_liteethetherbonewishbonemaster_source_payload_data <= 32'd0;
		stepgen1_velocity <= 31'd0;
		stepgen1_dirtime <= 10'd0;
		stepgen1_steptime <= 10'd0;
		stepgen1_enable <= 1'd0;
		stepgen1_reset <= 1'd0;
		stepgen2_velocity <= 31'd0;
		stepgen2_dirtime <= 10'd0;
		stepgen2_steptime <= 10'd0;
		stepgen2_enable <= 1'd0;
		stepgen2_reset <= 1'd0;
		stepgen3_velocity <= 31'd0;
		stepgen3_dirtime <= 10'd0;
		stepgen3_steptime <= 10'd0;
		stepgen3_enable <= 1'd0;
		stepgen3_reset <= 1'd0;
		stepgen4_velocity <= 31'd0;
		stepgen4_dirtime <= 10'd0;
		stepgen4_steptime <= 10'd0;
		stepgen4_enable <= 1'd0;
		stepgen4_reset <= 1'd0;
		stepgen5_velocity <= 31'd0;
		stepgen5_dirtime <= 10'd0;
		stepgen5_steptime <= 10'd0;
		stepgen5_enable <= 1'd0;
		stepgen5_reset <= 1'd0;
		stepgen6_velocity <= 31'd0;
		stepgen6_dirtime <= 10'd0;
		stepgen6_steptime <= 10'd0;
		stepgen6_enable <= 1'd0;
		stepgen6_reset <= 1'd0;
		velocity1_storage <= 31'd0;
		velocity1_re <= 1'd0;
		velocity2_storage <= 31'd0;
		velocity2_re <= 1'd0;
		velocity3_storage <= 31'd0;
		velocity3_re <= 1'd0;
		velocity4_storage <= 31'd0;
		velocity4_re <= 1'd0;
		velocity5_storage <= 31'd0;
		velocity5_re <= 1'd0;
		velocity6_storage <= 31'd0;
		velocity6_re <= 1'd0;
		dirtime_storage <= 10'd0;
		dirtime_re <= 1'd0;
		steptime_storage <= 10'd0;
		steptime_re <= 1'd0;
		stepgens_ctrlword_storage <= 3'd0;
		stepgens_ctrlword_re <= 1'd0;
		apply_time_storage <= 64'd0;
		apply_time_re <= 1'd0;
		apply_time_we <= 1'd0;
		apply_time_dat_w <= 64'd0;
		gpios_out_storage <= 12'd0;
		gpios_out_re <= 1'd0;
		pwm_out0_width_storage <= 32'd0;
		pwm_out0_width_re <= 1'd0;
		pwm_out0_period_storage <= 32'd0;
		pwm_out0_period_re <= 1'd0;
		pwm_out1_width_storage <= 32'd0;
		pwm_out1_width_re <= 1'd0;
		pwm_out1_period_storage <= 32'd0;
		pwm_out1_period_re <= 1'd0;
		pwm_out2_width_storage <= 32'd0;
		pwm_out2_width_re <= 1'd0;
		pwm_out2_period_storage <= 32'd0;
		pwm_out2_period_re <= 1'd0;
		position1_status <= 62'd0;
		position1_we <= 1'd0;
		position1_re <= 1'd0;
		position2_status <= 62'd0;
		position2_we <= 1'd0;
		position2_re <= 1'd0;
		position3_status <= 62'd0;
		position3_we <= 1'd0;
		position3_re <= 1'd0;
		position4_status <= 62'd0;
		position4_we <= 1'd0;
		position4_re <= 1'd0;
		position5_status <= 62'd0;
		position5_we <= 1'd0;
		position5_re <= 1'd0;
		position6_status <= 62'd0;
		position6_we <= 1'd0;
		position6_re <= 1'd0;
		wallclock_status <= 64'd0;
		wallclock_re <= 1'd0;
		gpios_in_status <= 24'd0;
		gpios_in_we <= 1'd0;
		gpios_in_re <= 1'd0;
		gpio_out0 <= 1'd0;
		gpio_out1 <= 1'd0;
		gpio_out2 <= 1'd0;
		gpio_out3 <= 1'd0;
		gpio_out4 <= 1'd0;
		gpio_out5 <= 1'd0;
		gpio_out6 <= 1'd0;
		gpio_out7 <= 1'd0;
		gpio_out8 <= 1'd0;
		gpio_out9 <= 1'd0;
		gpio_out10 <= 1'd0;
		gpio_out11 <= 1'd0;
		pwm_out0 <= 1'd0;
		pwm_out1 <= 1'd0;
		pwm_out2 <= 1'd0;
		en_out <= 1'd0;
		pwm0_width <= 32'd32;
		pwm0_period <= 32'd32;
		pwm1_width <= 32'd32;
		pwm1_period <= 32'd32;
		pwm2_width <= 32'd32;
		pwm2_period <= 32'd32;
		leds_storage <= 1'd0;
		leds_re <= 1'd0;
		leds_chaser <= 1'd0;
		leds_mode <= 1'd0;
		leds_count <= 25'd25000000;
		ledchaser_pwm <= 1'd0;
		ledchaser_pwm_enable_storage <= 1'd1;
		ledchaser_pwm_enable_re <= 1'd0;
		ledchaser_pwm_width_re <= 1'd0;
		ledchaser_pwm_period_re <= 1'd0;
		subfragments_liteethetherbonepackettx_liteethetherbonepacketpacketizer_state <= 2'd0;
		subfragments_liteethetherbonepackettx_fsm_state <= 1'd0;
		subfragments_liteethetherbonepacketrx_liteethetherbonepacketdepacketizer_state <= 2'd0;
		subfragments_liteethetherbonepacketrx_fsm_state <= 2'd0;
		subfragments_liteethetherboneprobe_state <= 1'd0;
		subfragments_liteethetherbonerecorddepacketizer_state <= 2'd0;
		subfragments_liteethetherbonerecordreceiver_state <= 2'd0;
		subfragments_liteethetherbonerecordsender_state <= 2'd0;
		subfragments_liteethetherbonerecordpacketizer_state <= 2'd0;
		subfragments_liteethetherbonewishbonemaster_state <= 2'd0;
		benchsoc_csr_bankarray_sel_r <= 1'd0;
		benchsoc_state <= 1'd0;
	end
	multiregimpl0_regs0 <= ethphy_data_r;
	multiregimpl0_regs1 <= multiregimpl0_regs0;
end

reg [7:0] mem[0:40];
reg [5:0] memadr;
always @(posedge sys_clk) begin
	memadr <= benchsoc_csr_bankarray_adr;
end

assign benchsoc_csr_bankarray_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG (
	.A(ethphy_eth_tx_clk_o),
	.Z(eth_clocks_tx)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_1 (
	.A(ethphy_tx_ctl_oddrx1f),
	.Z(eth_tx_ctl)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_2 (
	.A(ethphy_tx_data_oddrx1f[0]),
	.Z(eth_tx_data[0])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_3 (
	.A(ethphy_tx_data_oddrx1f[1]),
	.Z(eth_tx_data[1])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_4 (
	.A(ethphy_tx_data_oddrx1f[2]),
	.Z(eth_tx_data[2])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(1'd0)
) DELAYG_5 (
	.A(ethphy_tx_data_oddrx1f[3]),
	.Z(eth_tx_data[3])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_6 (
	.A(eth_rx_ctl),
	.Z(ethphy_rx_ctl_delayf)
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_7 (
	.A(eth_rx_data[0]),
	.Z(ethphy_rx_data_delayf[0])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_8 (
	.A(eth_rx_data[1]),
	.Z(ethphy_rx_data_delayf[1])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_9 (
	.A(eth_rx_data[2]),
	.Z(ethphy_rx_data_delayf[2])
);

DELAYG #(
	.DEL_MODE("SCLK_ALIGNED"),
	.DEL_VALUE(7'd80)
) DELAYG_10 (
	.A(eth_rx_data[3]),
	.Z(ethphy_rx_data_delayf[3])
);

reg [11:0] storage[0:4];
reg [11:0] memdat;
always @(posedge eth_rx_clk) begin
	if (benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_we)
		storage[benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr] <= benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_dat_w;
	memdat <= storage[benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_adr];
end

always @(posedge eth_rx_clk) begin
end

assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_wrport_dat_r = memdat;
assign benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_dat_r = storage[benchsoc_ethcore_mac_liteethmaccrc32checker_syncfifo_rdport_adr];

reg [11:0] storage_1[0:63];
reg [5:0] memadr_1;
reg [5:0] memadr_2;
always @(posedge eth_rx_clk) begin
	if (benchsoc_ethcore_mac_tx_cdc_wrport_we)
		storage_1[benchsoc_ethcore_mac_tx_cdc_wrport_adr] <= benchsoc_ethcore_mac_tx_cdc_wrport_dat_w;
	memadr_1 <= benchsoc_ethcore_mac_tx_cdc_wrport_adr;
end

always @(posedge eth_tx_clk) begin
	memadr_2 <= benchsoc_ethcore_mac_tx_cdc_rdport_adr;
end

assign benchsoc_ethcore_mac_tx_cdc_wrport_dat_r = storage_1[memadr_1];
assign benchsoc_ethcore_mac_tx_cdc_rdport_dat_r = storage_1[memadr_2];

reg [11:0] storage_2[0:63];
reg [5:0] memadr_3;
reg [5:0] memadr_4;
always @(posedge eth_rx_clk) begin
	if (benchsoc_ethcore_mac_rx_cdc_wrport_we)
		storage_2[benchsoc_ethcore_mac_rx_cdc_wrport_adr] <= benchsoc_ethcore_mac_rx_cdc_wrport_dat_w;
	memadr_3 <= benchsoc_ethcore_mac_rx_cdc_wrport_adr;
end

always @(posedge eth_rx_clk) begin
	memadr_4 <= benchsoc_ethcore_mac_rx_cdc_rdport_adr;
end

assign benchsoc_ethcore_mac_rx_cdc_wrport_dat_r = storage_2[memadr_3];
assign benchsoc_ethcore_mac_rx_cdc_rdport_dat_r = storage_2[memadr_4];

reg [123:0] storage_3[0:127];
reg [123:0] memdat_1;
reg [123:0] memdat_2;
always @(posedge eth_rx_clk) begin
	if (benchsoc_ethcore_icmp_echo_buffer_wrport_we)
		storage_3[benchsoc_ethcore_icmp_echo_buffer_wrport_adr] <= benchsoc_ethcore_icmp_echo_buffer_wrport_dat_w;
	memdat_1 <= storage_3[benchsoc_ethcore_icmp_echo_buffer_wrport_adr];
end

always @(posedge eth_rx_clk) begin
	if (benchsoc_ethcore_icmp_echo_buffer_rdport_re)
		memdat_2 <= storage_3[benchsoc_ethcore_icmp_echo_buffer_rdport_adr];
end

assign benchsoc_ethcore_icmp_echo_buffer_wrport_dat_r = memdat_1;
assign benchsoc_ethcore_icmp_echo_buffer_rdport_dat_r = memdat_2;

reg [121:0] storage_4[0:3];
reg [1:0] memadr_5;
reg [1:0] memadr_6;
always @(posedge etherbone_clk) begin
	if (benchsoc_etherbone_tx_cdc_wrport_we)
		storage_4[benchsoc_etherbone_tx_cdc_wrport_adr] <= benchsoc_etherbone_tx_cdc_wrport_dat_w;
	memadr_5 <= benchsoc_etherbone_tx_cdc_wrport_adr;
end

always @(posedge eth_rx_clk) begin
	memadr_6 <= benchsoc_etherbone_tx_cdc_rdport_adr;
end

assign benchsoc_etherbone_tx_cdc_wrport_dat_r = storage_4[memadr_5];
assign benchsoc_etherbone_tx_cdc_rdport_dat_r = storage_4[memadr_6];

reg [121:0] storage_5[0:3];
reg [1:0] memadr_7;
reg [1:0] memadr_8;
always @(posedge eth_rx_clk) begin
	if (benchsoc_etherbone_rx_cdc_wrport_we)
		storage_5[benchsoc_etherbone_rx_cdc_wrport_adr] <= benchsoc_etherbone_rx_cdc_wrport_dat_w;
	memadr_7 <= benchsoc_etherbone_rx_cdc_wrport_adr;
end

always @(posedge etherbone_clk) begin
	memadr_8 <= benchsoc_etherbone_rx_cdc_rdport_adr;
end

assign benchsoc_etherbone_rx_cdc_wrport_dat_r = storage_5[memadr_7];
assign benchsoc_etherbone_rx_cdc_rdport_dat_r = storage_5[memadr_8];

reg [71:0] storage_6[0:1059];
reg [71:0] memdat_3;
reg [71:0] memdat_4;
always @(posedge sys_clk) begin
	if (benchsoc_etherbone_record_receiver_fifo_wrport_we)
		storage_6[benchsoc_etherbone_record_receiver_fifo_wrport_adr] <= benchsoc_etherbone_record_receiver_fifo_wrport_dat_w;
	memdat_3 <= storage_6[benchsoc_etherbone_record_receiver_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (benchsoc_etherbone_record_receiver_fifo_rdport_re)
		memdat_4 <= storage_6[benchsoc_etherbone_record_receiver_fifo_rdport_adr];
end

assign benchsoc_etherbone_record_receiver_fifo_wrport_dat_r = memdat_3;
assign benchsoc_etherbone_record_receiver_fifo_rdport_dat_r = memdat_4;

reg [114:0] storage_7[0:1059];
reg [114:0] memdat_5;
reg [114:0] memdat_6;
always @(posedge sys_clk) begin
	if (benchsoc_etherbone_record_sender_fifo_wrport_we)
		storage_7[benchsoc_etherbone_record_sender_fifo_wrport_adr] <= benchsoc_etherbone_record_sender_fifo_wrport_dat_w;
	memdat_5 <= storage_7[benchsoc_etherbone_record_sender_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (benchsoc_etherbone_record_sender_fifo_rdport_re)
		memdat_6 <= storage_7[benchsoc_etherbone_record_sender_fifo_rdport_adr];
end

assign benchsoc_etherbone_record_sender_fifo_wrport_dat_r = memdat_5;
assign benchsoc_etherbone_record_sender_fifo_rdport_dat_r = memdat_6;

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen (
	.clk(sys_clk),
	.dirtime(stepgen1_dirtime),
	.enable(stepgen1_enable),
	.reset(stepgen1_reset),
	.steptime(stepgen1_steptime),
	.tap(stepgen1_tap),
	.velocity(stepgen1_velocity),
	.dir(stepgenJ10_dir),
	.out_position(stepgen1_position),
	.step(stepgenJ10_step)
);

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen_1 (
	.clk(sys_clk),
	.dirtime(stepgen2_dirtime),
	.enable(stepgen2_enable),
	.reset(stepgen2_reset),
	.steptime(stepgen2_steptime),
	.tap(stepgen2_tap),
	.velocity(stepgen2_velocity),
	.dir(stepgenJ21_dir),
	.out_position(stepgen2_position),
	.step(stepgenJ21_step)
);

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen_2 (
	.clk(sys_clk),
	.dirtime(stepgen3_dirtime),
	.enable(stepgen3_enable),
	.reset(stepgen3_reset),
	.steptime(stepgen3_steptime),
	.tap(stepgen3_tap),
	.velocity(stepgen3_velocity),
	.dir(stepgenJ32_dir),
	.out_position(stepgen3_position),
	.step(stepgenJ32_step)
);

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen_3 (
	.clk(sys_clk),
	.dirtime(stepgen4_dirtime),
	.enable(stepgen4_enable),
	.reset(stepgen4_reset),
	.steptime(stepgen4_steptime),
	.tap(stepgen4_tap),
	.velocity(stepgen4_velocity),
	.dir(stepgenJ43_dir),
	.out_position(stepgen4_position),
	.step(stepgenJ43_step)
);

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen_4 (
	.clk(sys_clk),
	.dirtime(stepgen5_dirtime),
	.enable(stepgen5_enable),
	.reset(stepgen5_reset),
	.steptime(stepgen5_steptime),
	.tap(stepgen5_tap),
	.velocity(stepgen5_velocity),
	.dir(stepgenJ54_dir),
	.out_position(stepgen5_position),
	.step(stepgenJ54_step)
);

stepgen #(
	.F(5'd30),
	.T(4'd10),
	.W(6'd32)
) stepgen_5 (
	.clk(sys_clk),
	.dirtime(stepgen6_dirtime),
	.enable(stepgen6_enable),
	.reset(stepgen6_reset),
	.steptime(stepgen6_steptime),
	.tap(stepgen6_tap),
	.velocity(stepgen6_velocity),
	.dir(stepgenJ65_dir),
	.out_position(stepgen6_position),
	.step(stepgenJ65_step)
);

(* FREQUENCY_PIN_CLKI = "25.0", ICP_CURRENT = "6", LPF_RESISTOR = "16", MFG_ENABLE_FILTEROPAMP = "1", MFG_GMCREF_SEL = "2" *) EHXPLLL #(
	.CLKFB_DIV(5'd16),
	.CLKI_DIV(1'd1),
	.CLKOP_CPHASE(3'd7),
	.CLKOP_DIV(4'd8),
	.CLKOP_ENABLE("ENABLED"),
	.CLKOP_FPHASE(1'd0),
	.CLKOS3_CPHASE(5'd23),
	.CLKOS3_DIV(1'd1),
	.CLKOS3_ENABLE("ENABLED"),
	.CLKOS3_FPHASE(1'd0),
	.CLKOS_CPHASE(4'd11),
	.CLKOS_DIV(4'd8),
	.CLKOS_ENABLE("ENABLED"),
	.CLKOS_FPHASE(1'd0),
	.FEEDBK_PATH("INT_OS3")
) EHXPLLL (
	.CLKI(crg_clkin),
	.RST(crg_reset),
	.CLKOP(crg_clkout0),
	.CLKOS(crg_clkout1),
	.LOCK(subfragments_locked)
);

FD1S3BX FD1S3BX(
	.CK(sys_clk),
	.D(1'd0),
	.PD((~crg_locked)),
	.Q(latticeecp5asyncresetsynchronizerimpl0_rst1)
);

FD1S3BX FD1S3BX_1(
	.CK(sys_clk),
	.D(latticeecp5asyncresetsynchronizerimpl0_rst1),
	.PD((~crg_locked)),
	.Q(sys_rst)
);

FD1S3BX FD1S3BX_2(
	.CK(sys_ps_clk),
	.D(1'd0),
	.PD((~crg_locked)),
	.Q(latticeecp5asyncresetsynchronizerimpl1_rst1)
);

FD1S3BX FD1S3BX_3(
	.CK(sys_ps_clk),
	.D(latticeecp5asyncresetsynchronizerimpl1_rst1),
	.PD((~crg_locked)),
	.Q(latticeecp5asyncresetsynchronizerimpl1_expr)
);

ODDRX1F ODDRX1F(
	.D0(1'd1),
	.D1(1'd0),
	.SCLK(sys_ps_clk),
	.Q(sdram_clock)
);

ODDRX1F ODDRX1F_1(
	.D0(1'd1),
	.D1(1'd0),
	.SCLK(eth_tx_clk),
	.Q(ethphy_eth_tx_clk_o)
);

FD1S3BX FD1S3BX_4(
	.CK(eth_tx_clk),
	.D(1'd0),
	.PD(ethphy_reset),
	.Q(latticeecp5asyncresetsynchronizerimpl2_rst1)
);

FD1S3BX FD1S3BX_5(
	.CK(eth_tx_clk),
	.D(latticeecp5asyncresetsynchronizerimpl2_rst1),
	.PD(ethphy_reset),
	.Q(eth_tx_rst)
);

FD1S3BX FD1S3BX_6(
	.CK(eth_rx_clk),
	.D(1'd0),
	.PD(ethphy_reset),
	.Q(latticeecp5asyncresetsynchronizerimpl3_rst1)
);

FD1S3BX FD1S3BX_7(
	.CK(eth_rx_clk),
	.D(latticeecp5asyncresetsynchronizerimpl3_rst1),
	.PD(ethphy_reset),
	.Q(eth_rx_rst)
);

ODDRX1F ODDRX1F_2(
	.D0(ethphy_sink_valid),
	.D1(ethphy_sink_valid),
	.SCLK(eth_tx_clk),
	.Q(ethphy_tx_ctl_oddrx1f)
);

ODDRX1F ODDRX1F_3(
	.D0(ethphy_sink_payload_data[0]),
	.D1(ethphy_sink_payload_data[4]),
	.SCLK(eth_tx_clk),
	.Q(ethphy_tx_data_oddrx1f[0])
);

ODDRX1F ODDRX1F_4(
	.D0(ethphy_sink_payload_data[1]),
	.D1(ethphy_sink_payload_data[5]),
	.SCLK(eth_tx_clk),
	.Q(ethphy_tx_data_oddrx1f[1])
);

ODDRX1F ODDRX1F_5(
	.D0(ethphy_sink_payload_data[2]),
	.D1(ethphy_sink_payload_data[6]),
	.SCLK(eth_tx_clk),
	.Q(ethphy_tx_data_oddrx1f[2])
);

ODDRX1F ODDRX1F_6(
	.D0(ethphy_sink_payload_data[3]),
	.D1(ethphy_sink_payload_data[7]),
	.SCLK(eth_tx_clk),
	.Q(ethphy_tx_data_oddrx1f[3])
);

IDDRX1F IDDRX1F(
	.D(ethphy_rx_ctl_delayf),
	.SCLK(eth_rx_clk),
	.Q0(ethphy_rx_ctl[0]),
	.Q1(ethphy_rx_ctl[1])
);

IDDRX1F IDDRX1F_1(
	.D(ethphy_rx_data_delayf[0]),
	.SCLK(eth_rx_clk),
	.Q0(ethphy_rx_data[0]),
	.Q1(ethphy_rx_data[4])
);

IDDRX1F IDDRX1F_2(
	.D(ethphy_rx_data_delayf[1]),
	.SCLK(eth_rx_clk),
	.Q0(ethphy_rx_data[1]),
	.Q1(ethphy_rx_data[5])
);

IDDRX1F IDDRX1F_3(
	.D(ethphy_rx_data_delayf[2]),
	.SCLK(eth_rx_clk),
	.Q0(ethphy_rx_data[2]),
	.Q1(ethphy_rx_data[6])
);

IDDRX1F IDDRX1F_4(
	.D(ethphy_rx_data_delayf[3]),
	.SCLK(eth_rx_clk),
	.Q0(ethphy_rx_data[3]),
	.Q1(ethphy_rx_data[7])
);

TRELLIS_IO #(
	.DIR("BIDIR")
) TRELLIS_IO (
	.B(eth_mdio),
	.I(ethphy_data_w),
	.T((~ethphy_data_oe)),
	.O(ethphy_data_r)
);

endmodule
