
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/scripts/impl.tcl
# source ../target.tcl
## set ABS_TOP                         /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-3
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/edge_detector.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/button_parser.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/tone_generator.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/z1top.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_transmitter.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/debouncer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/music_streamer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/rom.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/synchronizer.v /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/uart_receiver.v }
## set CONSTRAINTS { /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc }
# open_checkpoint ${ABS_TOP}/build/synth/${TOP}.dcp
Command: open_checkpoint /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/synth/z1top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1399.750 ; gain = 0.000 ; free physical = 2777 ; free virtual = 21220
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2024.000 ; gain = 0.000 ; free physical = 2069 ; free virtual = 20513
Restored from archive | CPU: 0.190000 secs | Memory: 1.055939 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2024.000 ; gain = 0.000 ; free physical = 2069 ; free virtual = 20513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.000 ; gain = 0.000 ; free physical = 2070 ; free virtual = 20514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2024.000 ; gain = 624.250 ; free physical = 2066 ; free virtual = 20514
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/src/PYNQ-Z1_C.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.609 ; gain = 80.609 ; free physical = 2062 ; free virtual = 20510

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19d0ddaaa

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2162.422 ; gain = 57.812 ; free physical = 2062 ; free virtual = 20509

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d0ddaaa

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19d0ddaaa

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1710ac7b7

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1710ac7b7

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1710ac7b7

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1710ac7b7

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
Ending Logic Optimization Task | Checksum: 2a745068a

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2a745068a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2a745068a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
Ending Netlist Obfuscation Task | Checksum: 2a745068a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2261.422 ; gain = 0.000 ; free physical = 1945 ; free virtual = 20393
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.438 ; gain = 0.000 ; free physical = 1943 ; free virtual = 20391
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d8ea5179

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2293.438 ; gain = 0.000 ; free physical = 1943 ; free virtual = 20391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.438 ; gain = 0.000 ; free physical = 1943 ; free virtual = 20391

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 146e61f6f

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2293.438 ; gain = 0.000 ; free physical = 1925 ; free virtual = 20372

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21172e082

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2320.461 ; gain = 27.023 ; free physical = 1939 ; free virtual = 20386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21172e082

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2320.461 ; gain = 27.023 ; free physical = 1939 ; free virtual = 20386
Phase 1 Placer Initialization | Checksum: 21172e082

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2320.461 ; gain = 27.023 ; free physical = 1939 ; free virtual = 20386

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19196f25e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2320.461 ; gain = 27.023 ; free physical = 1938 ; free virtual = 20385

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.465 ; gain = 0.000 ; free physical = 1927 ; free virtual = 20375

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1692110fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1927 ; free virtual = 20375
Phase 2.2 Global Placement Core | Checksum: 1a70a8101

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1928 ; free virtual = 20375
Phase 2 Global Placement | Checksum: 1a70a8101

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1928 ; free virtual = 20375

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16f35554e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1928 ; free virtual = 20375

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146da8091

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1927 ; free virtual = 20374

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17d6187a6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1927 ; free virtual = 20374

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cbb579ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1927 ; free virtual = 20374

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15e381e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20372

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ec571995

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20372

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23e0b276c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20372
Phase 3 Detail Placement | Checksum: 23e0b276c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20372

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26ba294c9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26ba294c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1924 ; free virtual = 20372
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.271. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 293e14034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373
Phase 4.1 Post Commit Optimization | Checksum: 293e14034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 293e14034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1926 ; free virtual = 20373

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 293e14034

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.465 ; gain = 0.000 ; free physical = 1925 ; free virtual = 20373
Phase 4.4 Final Placement Cleanup | Checksum: 1e2a34a8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e2a34a8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373
Ending Placer Task | Checksum: 101c2e62e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.465 ; gain = 35.027 ; free physical = 1925 ; free virtual = 20373
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_placed.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.465 ; gain = 0.000 ; free physical = 1934 ; free virtual = 20382
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2328.465 ; gain = 0.000 ; free physical = 1932 ; free virtual = 20381
INFO: [Common 17-1381] The checkpoint '/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/impl/z1top_placed.dcp' has been generated.
# report_utilization -file post_place_utilization.rpt
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d63dc120 ConstDB: 0 ShapeSum: 2b85250e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9487d0f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2461.867 ; gain = 66.965 ; free physical = 1767 ; free virtual = 20215
Post Restoration Checksum: NetGraph: 5bd41352 NumContArr: 38b3bda5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9487d0f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2461.867 ; gain = 66.965 ; free physical = 1768 ; free virtual = 20216

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9487d0f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2469.863 ; gain = 74.961 ; free physical = 1751 ; free virtual = 20198

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9487d0f7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2469.863 ; gain = 74.961 ; free physical = 1751 ; free virtual = 20198
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 66b2de60

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1741 ; free virtual = 20189
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.415  | TNS=0.000  | WHS=-0.169 | THS=-6.800 |

Phase 2 Router Initialization | Checksum: cc2934fb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20190

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 415
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 415
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13c8c815d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.932  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11c148cfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191
Phase 4 Rip-up And Reroute | Checksum: 11c148cfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11c148cfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11c148cfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191
Phase 5 Delay and Skew Optimization | Checksum: 11c148cfe

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b56c52f0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.017  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b56c52f0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191
Phase 6 Post Hold Fix | Checksum: 1b56c52f0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0771979 %
  Global Horizontal Routing Utilization  = 0.0673597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 125d0b3e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.918 ; gain = 88.016 ; free physical = 1742 ; free virtual = 20191

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 125d0b3e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.918 ; gain = 90.016 ; free physical = 1741 ; free virtual = 20189

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d6f86752

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.918 ; gain = 90.016 ; free physical = 1741 ; free virtual = 20189

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.017  | TNS=0.000  | WHS=0.114  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d6f86752

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.918 ; gain = 90.016 ; free physical = 1741 ; free virtual = 20190
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2484.918 ; gain = 90.016 ; free physical = 1759 ; free virtual = 20208

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 2484.918 ; gain = 152.516 ; free physical = 1759 ; free virtual = 20208
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}_routed.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2484.918 ; gain = 0.000 ; free physical = 1759 ; free virtual = 20208
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2493.824 ; gain = 8.906 ; free physical = 1757 ; free virtual = 20208
INFO: [Common 17-1381] The checkpoint '/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/impl/z1top_routed.dcp' has been generated.
# write_verilog -force post_route.v
# write_xdc -force post_route.xdc
# report_drc -file post_route_drc.rpt
Command: report_drc -file post_route_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/impl/post_route_drc.rpt.
report_drc completed successfully
# report_timing_summary -warn_on_violation -file post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# write_bitstream -force ${TOP}.bit
Command: write_bitstream -force z1top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z1top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/shillen/Desktop/eecs151/fpga_labs_fa19/lab5/build/impl/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb 27 18:09:53 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2856.129 ; gain = 289.762 ; free physical = 1728 ; free virtual = 20176
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 18:09:53 2020...
