#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  7 11:31:11 2023
# Process ID: 23592
# Current directory: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20304 C:\Users\mafassi\Desktop\13MHz_UART_25Ko_parity\Vivado project\Microblaze5.xpr
# Log file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/vivado.log
# Journal file: C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.xpr}
ipx::edit_ip_in_project -upgrade true -name uart_axifull_v1_0_project -directory {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado\ project/Microblaze5.tmp/uart_axifull_v1_0_project} {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0/component.xml}
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/mafassi/Desktop/13MHz_UART - Copie/Working UART at 13Mhz/ip_repo/uart_axifull_1.0}
open_bd_design {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv Laudren.local:user:uart_axifull:1.0 [get_ips  design_1_uart_axifull_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_uart_axifull_0_3] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_uart_axifull_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_uart_axifull_0_3_synth_1 -jobs 10
wait_on_run design_1_uart_axifull_0_3_synth_1
export_simulation -of_objects [get_files {{C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.ip_user_files} -ipstatic_source_dir {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.cache/compile_simlib/modelsim} {questa=C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.cache/compile_simlib/questa} {riviera=C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.cache/compile_simlib/riviera} {activehdl=C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Microblaze5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file {C:/Users/mafassi/Desktop/13MHz_UART_25Ko_parity/Vivado project/Test_xsa_design3.xsa}
