

================================================================
== Vivado HLS Report for 'BlackScholes'
================================================================
* Date:           Tue Dec  9 15:56:13 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  308|  308|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |                                     |                          |  Latency  |  Interval | Pipeline |
        |               Instance              |          Module          | min | max | min | max |   Type   |
        +-------------------------------------+--------------------------+-----+-----+-----+-----+----------+
        |grp_BlackScholes_CND_fu_159          |BlackScholes_CND          |   68|   68|    1|    1| function |
        |grp_BlackScholes_CND_fu_164          |BlackScholes_CND          |   68|   68|    1|    1| function |
        |grp_BlackScholes_CND_fu_169          |BlackScholes_CND          |   68|   68|    1|    1| function |
        |grp_BlackScholes_CND_fu_174          |BlackScholes_CND          |   68|   68|    1|    1| function |
        |grp_BlackScholes_rand_uint32_fu_179  |BlackScholes_rand_uint32  |    2|    2|    1|    1| function |
        +-------------------------------------+--------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|    3374|
|FIFO             |        -|      -|       -|       -|
|Instance         |       12|   1207|   75782|  125545|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     384|
|Register         |        -|      -|   11400|    2985|
+-----------------+---------+-------+--------+--------+
|Total            |       12|   1207|   87182|  132288|
+-----------------+---------+-------+--------+--------+
|Available        |      280|    220|  106400|   53200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|    548|      81|     248|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------------+---------+-------+-------+-------+
    |                    Instance                    |                   Module                   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------------------------------+--------------------------------------------+---------+-------+-------+-------+
    |grp_BlackScholes_CND_fu_159                     |BlackScholes_CND                            |        0|    223|  11081|  19457|
    |grp_BlackScholes_CND_fu_164                     |BlackScholes_CND                            |        0|    223|  11081|  19457|
    |grp_BlackScholes_CND_fu_169                     |BlackScholes_CND                            |        0|    223|  11081|  19457|
    |grp_BlackScholes_CND_fu_174                     |BlackScholes_CND                            |        0|    223|  11081|  19457|
    |BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U33   |BlackScholes_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U34   |BlackScholes_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U36   |BlackScholes_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U37   |BlackScholes_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dadd_64ns_64ns_64_5_full_dsp_U38   |BlackScholes_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dcmp_64ns_64ns_1_3_U60             |BlackScholes_dcmp_64ns_64ns_1_3             |        0|      0|    130|    469|
    |BlackScholes_dcmp_64ns_64ns_1_3_U61             |BlackScholes_dcmp_64ns_64ns_1_3             |        0|      0|    130|    469|
    |BlackScholes_ddiv_64ns_64ns_64_31_U56           |BlackScholes_ddiv_64ns_64ns_64_31           |        0|      0|   3211|   3658|
    |BlackScholes_ddiv_64ns_64ns_64_31_U57           |BlackScholes_ddiv_64ns_64ns_64_31           |        0|      0|   3211|   3658|
    |BlackScholes_ddiv_64ns_64ns_64_31_U58           |BlackScholes_ddiv_64ns_64ns_64_31           |        0|      0|   3211|   3658|
    |BlackScholes_ddiv_64ns_64ns_64_31_U59           |BlackScholes_ddiv_64ns_64ns_64_31           |        0|      0|   3211|   3658|
    |BlackScholes_dexp_64ns_64ns_64_18_full_dsp_U68  |BlackScholes_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|   1549|   2599|
    |BlackScholes_dexp_64ns_64ns_64_18_full_dsp_U69  |BlackScholes_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|   1549|   2599|
    |BlackScholes_dlog_64ns_64ns_64_31_full_dsp_U67  |BlackScholes_dlog_64ns_64ns_64_31_full_dsp  |        0|     61|   1909|   1510|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U41    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U42    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U43    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U44    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U45    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U46    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U47    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U48    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U49    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U50    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U51    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U52    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U53    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U54    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp_U55    |BlackScholes_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|    317|    578|
    |BlackScholes_dsqrt_64ns_64ns_64_31_U66          |BlackScholes_dsqrt_64ns_64ns_64_31          |        0|      0|   1832|   2180|
    |BlackScholes_dsub_64ns_64ns_64_5_full_dsp_U35   |BlackScholes_dsub_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dsub_64ns_64ns_64_5_full_dsp_U39   |BlackScholes_dsub_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_dsub_64ns_64ns_64_5_full_dsp_U40   |BlackScholes_dsub_64ns_64ns_64_5_full_dsp   |        0|      3|    445|   1149|
    |BlackScholes_flog_32ns_32ns_32_13_full_dsp_U32  |BlackScholes_flog_32ns_32ns_32_13_full_dsp  |        0|     13|    485|    614|
    |BlackScholes_fpext_32ns_64_3_U29                |BlackScholes_fpext_32ns_64_3                |        0|      0|    100|    138|
    |BlackScholes_fpext_32ns_64_3_U30                |BlackScholes_fpext_32ns_64_3                |        0|      0|    100|    138|
    |BlackScholes_fptrunc_64ns_32_3_U27              |BlackScholes_fptrunc_64ns_32_3              |        0|      0|    128|    277|
    |BlackScholes_fptrunc_64ns_32_3_U28              |BlackScholes_fptrunc_64ns_32_3              |        0|      0|    128|    277|
    |BlackScholes_fsqrt_32ns_32ns_32_12_U31          |BlackScholes_fsqrt_32ns_32ns_32_12          |        0|      0|    405|    615|
    |grp_BlackScholes_rand_uint32_fu_179             |BlackScholes_rand_uint32                    |       12|      0|    206|    758|
    |BlackScholes_sitodp_32ns_64_6_U64               |BlackScholes_sitodp_32ns_64_6               |        0|      0|    412|    645|
    |BlackScholes_sitodp_32ns_64_6_U65               |BlackScholes_sitodp_32ns_64_6               |        0|      0|    412|    645|
    |BlackScholes_uitodp_64ns_64_6_U63               |BlackScholes_uitodp_64ns_64_6               |        0|      0|    412|    645|
    |BlackScholes_uitodp_64s_64_6_U62                |BlackScholes_uitodp_64s_64_6                |        0|      0|    412|    645|
    +------------------------------------------------+--------------------------------------------+---------+-------+-------+-------+
    |Total                                           |                                            |       12|   1207|  75782| 125545|
    +------------------------------------------------+--------------------------------------------+---------+-------+-------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_2_fu_643_p2   |     +    |      0|  0|   12|          12|          11|
    |sh_assign_4_fu_734_p2   |     +    |      0|  0|   12|          12|          11|
    |sh_assign_6_fu_845_p2   |     +    |      0|  0|   12|          12|          11|
    |sh_assign_fu_552_p2     |     +    |      0|  0|   12|          12|          11|
    |tmp_i_i1_102_fu_748_p2  |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i2_103_fu_859_p2  |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i9_fu_657_p2      |     -    |      0|  0|   11|          10|          11|
    |tmp_i_i_101_fu_566_p2   |     -    |      0|  0|   11|          10|          11|
    |ap_return               |  Select  |      0|  0|   64|           1|          64|
    |p_Val2_13_fu_793_p3     |  Select  |      0|  0|  136|           1|         136|
    |p_Val2_18_fu_904_p3     |  Select  |      0|  0|  136|           1|         136|
    |p_Val2_3_fu_611_p3      |  Select  |      0|  0|  136|           1|         136|
    |p_Val2_8_fu_702_p3      |  Select  |      0|  0|  136|           1|         136|
    |sh_assign_1_fu_575_p3   |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_3_fu_666_p3   |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_5_fu_757_p3   |  Select  |      0|  0|   12|           1|          12|
    |sh_assign_7_fu_869_p3   |  Select  |      0|  0|   12|           1|          12|
    |ap_sig_bdd_2595         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_3368         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_3582         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_3619         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_3625         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_3946         |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_4055         |    and   |      0|  0|    1|           1|           1|
    |tmp_65_fu_405_p2        |   icmp   |      0|  0|    8|           8|           7|
    |tmp_86_i_i1_fu_686_p2   |   lshr   |      0|  0|  157|          53|          53|
    |tmp_86_i_i2_fu_777_p2   |   lshr   |      0|  0|  157|          53|          53|
    |tmp_86_i_i3_fu_889_p2   |   lshr   |      0|  0|  157|          53|          53|
    |tmp_86_i_i_fu_595_p2    |   lshr   |      0|  0|  157|          53|          53|
    |tmp_88_i_i1_fu_696_p2   |    shl   |      0|  0|  429|         136|         136|
    |tmp_88_i_i2_fu_787_p2   |    shl   |      0|  0|  429|         136|         136|
    |tmp_88_i_i3_fu_895_p2   |    shl   |      0|  0|  429|         136|         136|
    |tmp_88_i_i_fu_605_p2    |    shl   |      0|  0|  429|         136|         136|
    |tmp_61_neg_fu_446_p2    |    xor   |      0|  0|   89|          64|          65|
    |tmp_77_neg_fu_459_p2    |    xor   |      0|  0|   89|          64|          65|
    |tmp_81_neg_fu_473_p2    |    xor   |      0|  0|   89|          64|          65|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 3374|        1060|        1709|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_v_1_reg_146pp0_it153  |  64|          2|   64|        128|
    |ap_reg_phiprechg_v_1_reg_146pp0_it158  |  64|          2|   64|        128|
    |ap_reg_phiprechg_v_1_reg_146pp0_it40   |  64|          2|   64|        128|
    |grp_fu_248_p0                          |  64|          3|   64|        192|
    |grp_fu_248_p1                          |  64|          3|   64|        192|
    |grp_fu_353_p0                          |  32|          3|   32|         96|
    |grp_fu_356_p0                          |  32|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 384|         18|  384|        960|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+-----+-----+-----------+
    |                  Name                 |  FF | LUT | Bits| Const Bits|
    +---------------------------------------+-----+-----+-----+-----------+
    |S_read_reg_954                         |   64|    0|   64|          0|
    |T_read_reg_940                         |   64|    0|   64|          0|
    |U_reg_1007                             |   64|    0|   64|          0|
    |X_read_reg_948                         |   64|    0|   64|          0|
    |ap_CS_fsm                              |    1|    0|    1|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it100  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it101  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it102  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it103  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it104  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it105  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it106  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it107  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it108  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it109  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it110  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it111  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it112  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it113  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it114  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it115  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it116  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it117  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it118  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it119  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it120  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it121  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it122  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it123  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it124  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it125  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it126  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it127  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it128  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it129  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it130  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it131  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it132  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it133  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it134  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it135  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it136  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it137  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it138  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it139  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it140  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it141  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it142  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it143  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it144  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it145  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it146  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it147  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it148  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it149  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it150  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it151  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it152  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it153  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it154  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it155  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it156  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it157  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it158  |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it40   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it41   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it42   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it43   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it44   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it45   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it46   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it47   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it48   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it49   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it50   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it51   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it52   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it53   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it54   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it55   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it56   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it57   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it58   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it59   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it60   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it61   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it62   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it63   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it64   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it65   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it66   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it67   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it68   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it69   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it70   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it71   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it72   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it73   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it74   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it75   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it76   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it77   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it78   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it79   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it80   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it81   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it82   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it83   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it84   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it85   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it86   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it87   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it88   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it89   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it90   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it91   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it92   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it93   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it94   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it95   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it96   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it97   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it98   |   64|    0|   64|          0|
    |ap_reg_phiprechg_v_1_reg_146pp0_it99   |   64|    0|   64|          0|
    |ap_reg_ppiten_pp0_it1                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it10                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it100                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it101                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it102                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it103                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it104                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it105                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it106                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it107                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it108                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it109                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it11                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it110                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it111                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it112                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it113                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it114                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it115                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it116                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it117                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it118                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it119                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it12                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it120                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it121                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it122                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it123                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it124                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it125                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it126                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it127                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it128                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it129                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it13                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it130                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it131                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it132                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it133                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it134                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it135                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it136                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it137                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it138                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it139                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it14                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it140                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it141                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it142                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it143                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it144                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it145                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it146                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it147                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it148                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it149                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it15                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it150                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it151                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it152                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it153                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it154                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it155                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it156                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it157                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it158                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it159                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it16                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it160                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it161                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it162                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it163                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it164                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it165                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it166                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it167                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it168                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it169                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it17                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it170                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it171                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it172                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it173                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it174                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it175                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it176                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it177                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it178                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it179                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it18                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it180                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it181                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it182                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it183                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it184                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it185                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it186                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it187                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it188                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it189                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it19                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it190                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it191                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it192                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it193                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it194                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it195                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it196                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it197                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it198                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it199                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it2                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it20                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it200                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it201                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it202                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it203                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it204                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it205                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it206                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it207                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it208                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it209                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it21                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it210                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it211                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it212                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it213                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it214                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it215                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it216                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it217                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it218                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it219                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it22                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it220                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it221                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it222                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it223                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it224                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it225                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it226                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it227                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it228                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it229                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it23                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it230                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it231                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it232                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it233                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it234                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it235                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it236                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it237                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it238                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it239                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it24                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it240                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it241                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it242                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it243                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it244                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it245                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it246                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it247                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it248                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it249                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it25                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it250                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it251                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it252                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it253                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it254                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it255                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it256                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it257                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it258                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it259                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it26                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it260                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it261                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it262                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it263                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it264                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it265                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it266                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it267                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it268                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it269                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it27                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it270                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it271                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it272                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it273                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it274                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it275                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it276                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it277                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it278                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it279                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it28                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it280                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it281                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it282                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it283                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it284                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it285                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it286                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it287                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it288                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it289                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it29                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it290                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it291                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it292                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it293                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it294                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it295                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it296                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it297                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it298                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it299                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it3                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it30                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it300                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it301                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it302                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it303                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it304                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it305                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it306                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it307                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it308                |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it31                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it32                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it33                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it34                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it35                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it36                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it37                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it38                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it39                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it4                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it40                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it41                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it42                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it43                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it44                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it45                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it46                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it47                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it48                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it49                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it5                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it50                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it51                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it52                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it53                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it54                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it55                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it56                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it57                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it58                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it59                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it6                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it60                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it61                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it62                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it63                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it64                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it65                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it66                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it67                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it68                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it69                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it7                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it70                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it71                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it72                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it73                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it74                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it75                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it76                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it77                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it78                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it79                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it8                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it80                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it81                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it82                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it83                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it84                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it85                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it86                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it87                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it88                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it89                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it9                  |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it90                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it91                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it92                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it93                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it94                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it95                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it96                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it97                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it98                 |    1|    0|    1|          0|
    |ap_reg_ppiten_pp0_it99                 |    1|    0|    1|          0|
    |b_read_reg_928                         |   64|    0|   64|          0|
    |d1_reg_1180                            |   64|    0|   64|          0|
    |d2_reg_1187                            |   64|    0|   64|          0|
    |isNeg_3_reg_1241                       |    1|    0|    1|          0|
    |loc_V_1_reg_1199                       |   52|    0|   52|          0|
    |loc_V_2_reg_1204                       |   11|    0|   11|          0|
    |loc_V_3_reg_1210                       |   52|    0|   52|          0|
    |loc_V_4_reg_1215                       |   11|    0|   11|          0|
    |loc_V_5_reg_1221                       |   52|    0|   52|          0|
    |loc_V_reg_1193                         |   11|    0|   11|          0|
    |r_read_reg_934                         |   64|    0|   64|          0|
    |reg_379                                |   64|    0|   64|          0|
    |reg_384                                |   64|    0|   64|          0|
    |reg_389                                |   64|    0|   64|          0|
    |reg_395                                |   64|    0|   64|          0|
    |reg_401                                |   64|    0|   64|          0|
    |result_V_1_reg_1231                    |   32|    0|   32|          0|
    |result_V_2_reg_1236                    |   32|    0|   32|          0|
    |result_V_reg_1226                      |   32|    0|   32|          0|
    |t1_reg_1113                            |   64|    0|   64|          0|
    |t2_reg_1108                            |   64|    0|   64|          0|
    |tmp_24_reg_1130                        |    1|    0|    1|          0|
    |tmp_32_reg_992                         |   64|    0|   64|          0|
    |tmp_33_reg_997                         |   64|    0|   64|          0|
    |tmp_34_reg_1002                        |   64|    0|   64|          0|
    |tmp_35_reg_1012                        |   64|    0|   64|          0|
    |tmp_36_reg_1024                        |    1|    0|    1|          0|
    |tmp_37_reg_1028                        |   32|    0|   32|          0|
    |tmp_38_reg_1033                        |   32|    0|   32|          0|
    |tmp_39_reg_1038                        |   64|    0|   64|          0|
    |tmp_3_reg_967                          |   27|    0|   27|          0|
    |tmp_40_reg_1043                        |   64|    0|   64|          0|
    |tmp_41_reg_1048                        |   64|    0|   64|          0|
    |tmp_42_reg_1063                        |   32|    0|   32|          0|
    |tmp_43_reg_1083                        |   32|    0|   32|          0|
    |tmp_44_reg_1088                        |   64|    0|   64|          0|
    |tmp_45_reg_1093                        |   64|    0|   64|          0|
    |tmp_46_reg_1068                        |   64|    0|   64|          0|
    |tmp_47_reg_1078                        |   64|    0|   64|          0|
    |tmp_48_reg_1103                        |   64|    0|   64|          0|
    |tmp_50_reg_1073                        |   64|    0|   64|          0|
    |tmp_51_reg_1098                        |   64|    0|   64|          0|
    |tmp_52_reg_1125                        |   64|    0|   64|          0|
    |tmp_53_reg_1159                        |   64|    0|   64|          0|
    |tmp_54_reg_1139                        |   64|    0|   64|          0|
    |tmp_55_reg_1144                        |   64|    0|   64|          0|
    |tmp_56_reg_1149                        |   64|    0|   64|          0|
    |tmp_57_reg_1164                        |   64|    0|   64|          0|
    |tmp_58_reg_1154                        |   64|    0|   64|          0|
    |tmp_5_reg_972                          |   26|    0|   26|          0|
    |tmp_61_neg_reg_1053                    |   64|    0|   64|          0|
    |tmp_65_reg_962                         |    1|    0|    1|          0|
    |tmp_86_i_i3_reg_1246                   |   53|    0|   53|          0|
    |tmp_88_i_i3_reg_1251                   |  136|    0|  136|          0|
    |tmp_s_reg_982                          |   64|    0|   64|          0|
    |v1_reg_1169                            |   64|    0|   64|          0|
    |v2_reg_1174                            |   64|    0|   64|          0|
    |v_1_reg_146                            |   64|    0|   64|          0|
    |v_2_reg_1134                           |   64|    0|   64|          0|
    |v_4_reg_1017                           |   64|    0|   64|          0|
    |v_reg_1118                             |   64|    0|   64|          0|
    |S_read_reg_954                         |    0|  320|   64|          0|
    |T_read_reg_940                         |    0|  384|   64|          0|
    |X_read_reg_948                         |    0|  320|   64|          0|
    |b_read_reg_928                         |    0|  384|   64|          0|
    |d1_reg_1180                            |    0|   64|   64|          0|
    |r_read_reg_934                         |    0|  256|   64|          0|
    |t1_reg_1113                            |    0|  384|   64|          0|
    |t2_reg_1108                            |    0|  384|   64|          0|
    |tmp_24_reg_1130                        |    0|    1|    1|          0|
    |tmp_36_reg_1024                        |    0|    4|    1|          0|
    |tmp_5_reg_972                          |    0|   26|   26|          0|
    |tmp_65_reg_962                         |    0|   10|    1|          0|
    |v2_reg_1174                            |    0|  128|   64|          0|
    |v_1_reg_146                            |    0|   64|   64|          0|
    |v_4_reg_1017                           |    0|  192|   64|          0|
    |v_reg_1118                             |    0|   64|   64|          0|
    +---------------------------------------+-----+-----+-----+-----------+
    |Total                                  |11400| 2985|12197|          0|
    +---------------------------------------+-----+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_start     |  in |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_done      | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_idle      | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_ready     | out |    1| ap_ctrl_hs | BlackScholes | return value |
|ap_return    | out |   64| ap_ctrl_hs | BlackScholes | return value |
|CallPutFlag  |  in |    8|   ap_none  |  CallPutFlag |    scalar    |
|S            |  in |   64|   ap_none  |       S      |    scalar    |
|X            |  in |   64|   ap_none  |       X      |    scalar    |
|T            |  in |   64|   ap_none  |       T      |    scalar    |
|r            |  in |   64|   ap_none  |       r      |    scalar    |
|b            |  in |   64|   ap_none  |       b      |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 309


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 309
* Pipeline: 1
  Pipeline-0: II = 1, D = 309, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	279  / true
279 --> 
	280  / true
280 --> 
	281  / true
281 --> 
	282  / true
282 --> 
	283  / true
283 --> 
	284  / true
284 --> 
	285  / true
285 --> 
	286  / true
286 --> 
	287  / true
287 --> 
	288  / true
288 --> 
	289  / true
289 --> 
	290  / true
290 --> 
	291  / true
291 --> 
	292  / true
292 --> 
	293  / true
293 --> 
	294  / true
294 --> 
	295  / true
295 --> 
	296  / true
296 --> 
	297  / true
297 --> 
	298  / true
298 --> 
	299  / true
299 --> 
	300  / true
300 --> 
	301  / true
301 --> 
	302  / true
302 --> 
	303  / true
303 --> 
	304  / true
304 --> 
	305  / true
305 --> 
	306  / true
306 --> 
	307  / true
307 --> 
	308  / true
308 --> 
	309  / true
309 --> 
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: b_read [1/1] 0.00ns
:8  %b_read = call double @_ssdm_op_Read.ap_auto.double(double %b) nounwind

ST_1: r_read [1/1] 0.00ns
:9  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

ST_1: T_read [1/1] 0.00ns
:10  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

ST_1: X_read [1/1] 0.00ns
:11  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

ST_1: S_read [1/1] 0.00ns
:12  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

ST_1: CallPutFlag_read [1/1] 0.00ns
:13  %CallPutFlag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %CallPutFlag) nounwind

ST_1: tmp [3/3] 0.00ns
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind

ST_1: tmp_65 [1/1] 2.00ns
._crit_edge:118  %tmp_65 = icmp eq i8 %CallPutFlag_read, 99


 <State 2>: 6.85ns
ST_2: tmp [2/3] 6.85ns
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind


 <State 3>: 6.85ns
ST_3: tmp [1/3] 6.85ns
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind

ST_3: tmp_3 [1/1] 0.00ns
:16  %tmp_3 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %tmp, i32 5, i32 31)

ST_3: tmp_5 [1/1] 0.00ns
:18  %tmp_5 = call i26 @_ssdm_op_PartSelect.i26.i64.i32.i32(i64 %tmp, i32 6, i32 31)


 <State 4>: 6.28ns
ST_4: k [1/1] 0.00ns
:17  %k = sext i27 %tmp_3 to i64

ST_4: tmp_s [6/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 5>: 6.28ns
ST_5: tmp_s [5/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 6>: 6.28ns
ST_6: tmp_s [4/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 7>: 6.28ns
ST_7: tmp_s [3/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 8>: 6.28ns
ST_8: tmp_s [2/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 9>: 6.28ns
ST_9: tmp_s [1/6] 6.28ns
:20  %tmp_s = uitofp i64 %k to double


 <State 10>: 7.79ns
ST_10: tmp_6 [1/1] 0.00ns
:19  %tmp_6 = sext i26 %tmp_5 to i63

ST_10: tmp_32 [6/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_10: tmp_66 [1/1] 0.00ns
:22  %tmp_66 = zext i63 %tmp_6 to i64

ST_10: tmp_33 [6/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 11>: 7.79ns
ST_11: tmp_32 [5/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_11: tmp_33 [5/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 12>: 7.79ns
ST_12: tmp_32 [4/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_12: tmp_33 [4/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 13>: 7.79ns
ST_13: tmp_32 [3/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_13: tmp_33 [3/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 14>: 7.79ns
ST_14: tmp_32 [2/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_14: tmp_33 [2/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 15>: 7.79ns
ST_15: tmp_32 [1/6] 7.79ns
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

ST_15: tmp_33 [1/6] 6.28ns
:23  %tmp_33 = uitofp i64 %tmp_66 to double


 <State 16>: 8.23ns
ST_16: tmp_34 [5/5] 8.23ns
:24  %tmp_34 = fadd double %tmp_32, %tmp_33


 <State 17>: 8.23ns
ST_17: tmp_34 [4/5] 8.23ns
:24  %tmp_34 = fadd double %tmp_32, %tmp_33


 <State 18>: 8.23ns
ST_18: tmp_34 [3/5] 8.23ns
:24  %tmp_34 = fadd double %tmp_32, %tmp_33


 <State 19>: 8.23ns
ST_19: tmp_34 [2/5] 8.23ns
:24  %tmp_34 = fadd double %tmp_32, %tmp_33


 <State 20>: 8.23ns
ST_20: tmp_34 [1/5] 8.23ns
:24  %tmp_34 = fadd double %tmp_32, %tmp_33


 <State 21>: 7.79ns
ST_21: U [6/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 22>: 7.79ns
ST_22: U [5/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 23>: 7.79ns
ST_23: U [4/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 24>: 7.79ns
ST_24: U [3/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 25>: 7.79ns
ST_25: U [2/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 26>: 7.79ns
ST_26: U [1/6] 7.79ns
:25  %U = fmul double %tmp_34, 0x3CA0000000000000


 <State 27>: 7.79ns
ST_27: tmp_35 [6/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 28>: 7.79ns
ST_28: tmp_35 [5/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 29>: 7.79ns
ST_29: tmp_35 [4/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 30>: 7.79ns
ST_30: tmp_35 [3/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 31>: 7.79ns
ST_31: tmp_35 [2/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 32>: 7.79ns
ST_32: tmp_35 [1/6] 7.79ns
:26  %tmp_35 = fmul double %U, 2.000000e+00


 <State 33>: 8.23ns
ST_33: v_4 [5/5] 8.23ns
:27  %v_4 = fadd double %tmp_35, -1.000000e+00


 <State 34>: 8.23ns
ST_34: v_4 [4/5] 8.23ns
:27  %v_4 = fadd double %tmp_35, -1.000000e+00


 <State 35>: 8.23ns
ST_35: v_4 [3/5] 8.23ns
:27  %v_4 = fadd double %tmp_35, -1.000000e+00


 <State 36>: 8.23ns
ST_36: v_4 [2/5] 8.23ns
:27  %v_4 = fadd double %tmp_35, -1.000000e+00


 <State 37>: 8.23ns
ST_37: v_4 [1/5] 8.23ns
:27  %v_4 = fadd double %tmp_35, -1.000000e+00


 <State 38>: 4.55ns
ST_38: tmp_36 [3/3] 4.55ns
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00


 <State 39>: 4.55ns
ST_39: tmp_36 [2/3] 4.55ns
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00


 <State 40>: 6.23ns
ST_40: tmp_36 [1/3] 4.55ns
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00

ST_40: stg_368 [1/1] 1.68ns
:29  br i1 %tmp_36, label %._crit_edge, label %1

ST_40: tmp_37 [3/3] 4.33ns
:0  %tmp_37 = fptrunc double %S_read to float


 <State 41>: 4.33ns
ST_41: tmp_37 [2/3] 4.33ns
:0  %tmp_37 = fptrunc double %S_read to float


 <State 42>: 4.33ns
ST_42: tmp_37 [1/3] 4.33ns
:0  %tmp_37 = fptrunc double %S_read to float


 <State 43>: 7.09ns
ST_43: tmp_38 [13/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 44>: 7.09ns
ST_44: tmp_38 [12/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 45>: 7.09ns
ST_45: tmp_38 [11/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 46>: 7.09ns
ST_46: tmp_38 [10/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 47>: 7.09ns
ST_47: tmp_38 [9/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 48>: 7.09ns
ST_48: tmp_38 [8/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 49>: 7.09ns
ST_49: tmp_38 [7/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 50>: 7.09ns
ST_50: tmp_38 [6/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 51>: 7.09ns
ST_51: tmp_38 [5/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 52>: 7.09ns
ST_52: tmp_38 [4/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 53>: 7.09ns
ST_53: tmp_38 [3/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 54>: 7.09ns
ST_54: tmp_38 [2/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 55>: 7.09ns
ST_55: tmp_38 [1/13] 7.09ns
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)


 <State 56>: 3.70ns
ST_56: tmp_39 [3/3] 3.70ns
:2  %tmp_39 = fpext float %tmp_38 to double


 <State 57>: 3.70ns
ST_57: tmp_39 [2/3] 3.70ns
:2  %tmp_39 = fpext float %tmp_38 to double


 <State 58>: 3.70ns
ST_58: tmp_39 [1/3] 3.70ns
:2  %tmp_39 = fpext float %tmp_38 to double


 <State 59>: 7.79ns
ST_59: tmp_40 [6/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 60>: 7.79ns
ST_60: tmp_40 [5/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 61>: 7.79ns
ST_61: tmp_40 [4/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 62>: 7.79ns
ST_62: tmp_40 [3/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 63>: 7.79ns
ST_63: tmp_40 [2/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 64>: 7.79ns
ST_64: tmp_40 [1/6] 7.79ns
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00


 <State 65>: 8.62ns
ST_65: tmp_41 [31/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 66>: 8.62ns
ST_66: tmp_41 [30/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 67>: 8.62ns
ST_67: tmp_41 [29/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 68>: 8.62ns
ST_68: tmp_41 [28/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 69>: 8.62ns
ST_69: tmp_41 [27/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 70>: 8.62ns
ST_70: tmp_41 [26/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 71>: 8.62ns
ST_71: tmp_41 [25/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 72>: 8.62ns
ST_72: tmp_41 [24/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 73>: 8.62ns
ST_73: tmp_41 [23/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 74>: 8.62ns
ST_74: tmp_41 [22/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 75>: 8.62ns
ST_75: tmp_41 [21/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 76>: 8.62ns
ST_76: tmp_41 [20/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 77>: 8.62ns
ST_77: tmp_41 [19/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 78>: 8.62ns
ST_78: tmp_41 [18/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 79>: 8.62ns
ST_79: tmp_41 [17/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 80>: 8.62ns
ST_80: tmp_41 [16/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 81>: 8.62ns
ST_81: tmp_41 [15/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 82>: 8.62ns
ST_82: tmp_41 [14/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 83>: 8.62ns
ST_83: tmp_41 [13/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 84>: 8.62ns
ST_84: tmp_41 [12/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 85>: 8.62ns
ST_85: tmp_41 [11/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 86>: 8.62ns
ST_86: tmp_41 [10/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 87>: 8.62ns
ST_87: tmp_41 [9/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 88>: 8.62ns
ST_88: tmp_41 [8/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 89>: 8.62ns
ST_89: tmp_41 [7/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 90>: 8.62ns
ST_90: tmp_41 [6/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 91>: 8.62ns
ST_91: tmp_41 [5/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 92>: 8.62ns
ST_92: tmp_41 [4/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 93>: 8.62ns
ST_93: tmp_41 [3/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 94>: 8.62ns
ST_94: tmp_41 [2/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read


 <State 95>: 8.62ns
ST_95: tmp_41 [1/31] 8.62ns
:4  %tmp_41 = fdiv double %tmp_40, %S_read

ST_95: tmp_46 [5/5] 8.23ns
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

ST_95: tmp_61_to_int [1/1] 0.00ns
._crit_edge:5  %tmp_61_to_int = bitcast double %r_read to i64

ST_95: tmp_61_neg [1/1] 1.37ns
._crit_edge:6  %tmp_61_neg = xor i64 %tmp_61_to_int, -9223372036854775808


 <State 96>: 8.23ns
ST_96: tmp_42 [3/3] 4.33ns
:5  %tmp_42 = fptrunc double %tmp_41 to float

ST_96: tmp_46 [4/5] 8.23ns
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

ST_96: tmp_49 [1/1] 0.00ns
._crit_edge:7  %tmp_49 = bitcast i64 %tmp_61_neg to double

ST_96: tmp_50 [6/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 97>: 8.23ns
ST_97: tmp_42 [2/3] 4.33ns
:5  %tmp_42 = fptrunc double %tmp_41 to float

ST_97: tmp_46 [3/5] 8.23ns
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

ST_97: tmp_50 [5/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 98>: 8.23ns
ST_98: tmp_42 [1/3] 4.33ns
:5  %tmp_42 = fptrunc double %tmp_41 to float

ST_98: tmp_46 [2/5] 8.23ns
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

ST_98: tmp_50 [4/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 99>: 8.23ns
ST_99: tmp_43 [12/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_99: tmp_46 [1/5] 8.23ns
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

ST_99: tmp_50 [3/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 100>: 8.13ns
ST_100: tmp_43 [11/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_100: tmp_47 [6/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_100: tmp_50 [2/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 101>: 8.13ns
ST_101: tmp_43 [10/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_101: tmp_47 [5/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_101: tmp_50 [1/6] 7.79ns
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read


 <State 102>: 8.13ns
ST_102: tmp_43 [9/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_102: tmp_47 [4/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_102: tmp_51 [18/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 103>: 8.13ns
ST_103: tmp_43 [8/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_103: tmp_47 [3/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_103: tmp_51 [17/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 104>: 8.13ns
ST_104: tmp_43 [7/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_104: tmp_47 [2/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_104: tmp_51 [16/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 105>: 8.13ns
ST_105: tmp_43 [6/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_105: tmp_47 [1/6] 7.79ns
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

ST_105: tmp_51 [15/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 106>: 8.13ns
ST_106: tmp_43 [5/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_106: tmp_48 [18/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_106: tmp_51 [14/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 107>: 8.13ns
ST_107: tmp_43 [4/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_107: tmp_48 [17/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_107: tmp_51 [13/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 108>: 8.13ns
ST_108: tmp_43 [3/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_108: tmp_48 [16/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_108: tmp_51 [12/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 109>: 8.13ns
ST_109: tmp_43 [2/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_109: tmp_48 [15/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_109: tmp_51 [11/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 110>: 8.13ns
ST_110: tmp_43 [1/12] 8.13ns
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

ST_110: tmp_48 [14/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_110: tmp_51 [10/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 111>: 7.32ns
ST_111: tmp_44 [3/3] 3.70ns
:7  %tmp_44 = fpext float %tmp_43 to double

ST_111: tmp_48 [13/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_111: tmp_51 [9/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 112>: 7.32ns
ST_112: tmp_44 [2/3] 3.70ns
:7  %tmp_44 = fpext float %tmp_43 to double

ST_112: tmp_48 [12/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_112: tmp_51 [8/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 113>: 7.32ns
ST_113: tmp_44 [1/3] 3.70ns
:7  %tmp_44 = fpext float %tmp_43 to double

ST_113: tmp_48 [11/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_113: tmp_51 [7/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 114>: 7.79ns
ST_114: tmp_45 [6/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_114: tmp_48 [10/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_114: tmp_51 [6/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 115>: 7.79ns
ST_115: tmp_45 [5/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_115: tmp_48 [9/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_115: tmp_51 [5/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 116>: 7.79ns
ST_116: tmp_45 [4/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_116: tmp_48 [8/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_116: tmp_51 [4/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 117>: 7.79ns
ST_117: tmp_45 [3/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_117: tmp_48 [7/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_117: tmp_51 [3/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 118>: 7.79ns
ST_118: tmp_45 [2/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_118: tmp_48 [6/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_118: tmp_51 [2/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 119>: 7.79ns
ST_119: tmp_45 [1/6] 7.79ns
:8  %tmp_45 = fmul double %v_4, %tmp_44

ST_119: tmp_48 [5/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_119: tmp_51 [1/18] 7.32ns
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)


 <State 120>: 8.62ns
ST_120: v [31/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_120: tmp_48 [4/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_120: t2 [6/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_120: tmp_52 [31/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 121>: 8.62ns
ST_121: v [30/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_121: tmp_48 [3/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_121: t2 [5/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_121: tmp_52 [30/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 122>: 8.62ns
ST_122: v [29/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_122: tmp_48 [2/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_122: t2 [4/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_122: tmp_52 [29/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 123>: 8.62ns
ST_123: v [28/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_123: tmp_48 [1/18] 7.32ns
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

ST_123: t2 [3/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_123: tmp_52 [28/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 124>: 8.62ns
ST_124: v [27/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_124: t1 [6/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_124: t2 [2/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_124: tmp_52 [27/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 125>: 8.62ns
ST_125: v [26/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_125: t1 [5/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_125: t2 [1/6] 7.79ns
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

ST_125: tmp_52 [26/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 126>: 8.62ns
ST_126: v [25/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_126: t1 [4/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_126: tmp_52 [25/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 127>: 8.62ns
ST_127: v [24/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_127: t1 [3/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_127: tmp_52 [24/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 128>: 8.62ns
ST_128: v [23/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_128: t1 [2/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_128: tmp_52 [23/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 129>: 8.62ns
ST_129: v [22/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_129: t1 [1/6] 7.79ns
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

ST_129: tmp_52 [22/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 130>: 8.62ns
ST_130: v [21/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_130: tmp_52 [21/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 131>: 8.62ns
ST_131: v [20/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_131: tmp_52 [20/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 132>: 8.62ns
ST_132: v [19/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_132: tmp_52 [19/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 133>: 8.62ns
ST_133: v [18/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_133: tmp_52 [18/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 134>: 8.62ns
ST_134: v [17/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_134: tmp_52 [17/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 135>: 8.62ns
ST_135: v [16/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_135: tmp_52 [16/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 136>: 8.62ns
ST_136: v [15/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_136: tmp_52 [15/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 137>: 8.62ns
ST_137: v [14/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_137: tmp_52 [14/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 138>: 8.62ns
ST_138: v [13/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_138: tmp_52 [13/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 139>: 8.62ns
ST_139: v [12/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_139: tmp_52 [12/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 140>: 8.62ns
ST_140: v [11/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_140: tmp_52 [11/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 141>: 8.62ns
ST_141: v [10/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_141: tmp_52 [10/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 142>: 8.62ns
ST_142: v [9/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_142: tmp_52 [9/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 143>: 8.62ns
ST_143: v [8/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_143: tmp_52 [8/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 144>: 8.62ns
ST_144: v [7/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_144: tmp_52 [7/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 145>: 8.62ns
ST_145: v [6/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_145: tmp_52 [6/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 146>: 8.62ns
ST_146: v [5/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_146: tmp_52 [5/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 147>: 8.62ns
ST_147: v [4/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_147: tmp_52 [4/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 148>: 8.62ns
ST_148: v [3/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_148: tmp_52 [3/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 149>: 8.62ns
ST_149: v [2/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_149: tmp_52 [2/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read


 <State 150>: 8.62ns
ST_150: v [1/31] 8.62ns
:9  %v = fdiv double %tmp_45, 1.000000e+11

ST_150: tmp_52 [1/31] 8.62ns
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

ST_150: tmp_58 [31/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 151>: 8.62ns
ST_151: tmp_24 [3/3] 4.55ns
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

ST_151: tmp_53 [31/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_151: tmp_58 [30/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 152>: 8.62ns
ST_152: tmp_24 [2/3] 4.55ns
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

ST_152: tmp_53 [30/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_152: tmp_58 [29/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 153>: 8.62ns
ST_153: tmp_24 [1/3] 4.55ns
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

ST_153: stg_587 [1/1] 1.68ns
:11  br i1 %tmp_24, label %2, label %._crit_edge

ST_153: v_2 [5/5] 8.23ns
:0  %v_2 = fadd double %v, -5.000000e-01

ST_153: tmp_53 [29/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_153: tmp_58 [28/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 154>: 8.62ns
ST_154: v_2 [4/5] 8.23ns
:0  %v_2 = fadd double %v, -5.000000e-01

ST_154: tmp_53 [28/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_154: tmp_58 [27/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 155>: 8.62ns
ST_155: v_2 [3/5] 8.23ns
:0  %v_2 = fadd double %v, -5.000000e-01

ST_155: tmp_53 [27/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_155: tmp_58 [26/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 156>: 8.62ns
ST_156: v_2 [2/5] 8.23ns
:0  %v_2 = fadd double %v, -5.000000e-01

ST_156: tmp_53 [26/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_156: tmp_58 [25/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 157>: 8.62ns
ST_157: v_2 [1/5] 8.23ns
:0  %v_2 = fadd double %v, -5.000000e-01

ST_157: tmp_53 [25/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_157: tmp_58 [24/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 158>: 8.62ns
ST_158: stg_603 [1/1] 1.68ns
:1  br label %._crit_edge

ST_158: tmp_53 [24/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_158: tmp_58 [23/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 159>: 8.62ns
ST_159: v_1 [1/1] 0.00ns
._crit_edge:0  %v_1 = phi double [ %v_2, %2 ], [ %v_4, %0 ], [ %v, %1 ]

ST_159: tmp_53 [23/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_159: tmp_54 [6/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_159: tmp_58 [22/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 160>: 8.62ns
ST_160: tmp_53 [22/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_160: tmp_54 [5/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_160: tmp_58 [21/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 161>: 8.62ns
ST_161: tmp_53 [21/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_161: tmp_54 [4/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_161: tmp_58 [20/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 162>: 8.62ns
ST_162: tmp_53 [20/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_162: tmp_54 [3/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_162: tmp_58 [19/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 163>: 8.62ns
ST_163: tmp_53 [19/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_163: tmp_54 [2/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_163: tmp_58 [18/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 164>: 8.62ns
ST_164: tmp_53 [18/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_164: tmp_54 [1/6] 7.79ns
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

ST_164: tmp_58 [17/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 165>: 8.62ns
ST_165: tmp_53 [17/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_165: tmp_55 [6/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_165: tmp_58 [16/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 166>: 8.62ns
ST_166: tmp_53 [16/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_166: tmp_55 [5/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_166: tmp_58 [15/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 167>: 8.62ns
ST_167: tmp_53 [15/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_167: tmp_55 [4/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_167: tmp_58 [14/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 168>: 8.62ns
ST_168: tmp_53 [14/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_168: tmp_55 [3/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_168: tmp_58 [13/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 169>: 8.62ns
ST_169: tmp_53 [13/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_169: tmp_55 [2/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_169: tmp_58 [12/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 170>: 8.62ns
ST_170: tmp_53 [12/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_170: tmp_55 [1/6] 7.79ns
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

ST_170: tmp_58 [11/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 171>: 8.62ns
ST_171: tmp_53 [11/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_171: tmp_56 [5/5] 8.23ns
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

ST_171: tmp_58 [10/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 172>: 8.62ns
ST_172: tmp_53 [10/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_172: tmp_56 [4/5] 8.23ns
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

ST_172: tmp_58 [9/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 173>: 8.62ns
ST_173: tmp_53 [9/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_173: tmp_56 [3/5] 8.23ns
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

ST_173: tmp_58 [8/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 174>: 8.62ns
ST_174: tmp_53 [8/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_174: tmp_56 [2/5] 8.23ns
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

ST_174: tmp_58 [7/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 175>: 8.62ns
ST_175: tmp_53 [7/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_175: tmp_56 [1/5] 8.23ns
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

ST_175: tmp_58 [6/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 176>: 8.62ns
ST_176: tmp_53 [6/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_176: tmp_57 [6/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_176: tmp_58 [5/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 177>: 8.62ns
ST_177: tmp_53 [5/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_177: tmp_57 [5/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_177: tmp_58 [4/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 178>: 8.62ns
ST_178: tmp_53 [4/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_178: tmp_57 [4/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_178: tmp_58 [3/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 179>: 8.62ns
ST_179: tmp_53 [3/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_179: tmp_57 [3/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_179: tmp_58 [2/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 180>: 8.62ns
ST_180: tmp_53 [2/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_180: tmp_57 [2/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_180: tmp_58 [1/31] 8.62ns
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)


 <State 181>: 7.79ns
ST_181: tmp_53 [1/31] 7.39ns
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

ST_181: tmp_57 [1/6] 7.79ns
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

ST_181: v2 [6/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 182>: 8.23ns
ST_182: v1 [5/5] 8.23ns
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

ST_182: v2 [5/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 183>: 8.23ns
ST_183: v1 [4/5] 8.23ns
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

ST_183: v2 [4/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 184>: 8.23ns
ST_184: v1 [3/5] 8.23ns
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

ST_184: v2 [3/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 185>: 8.23ns
ST_185: v1 [2/5] 8.23ns
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

ST_185: v2 [2/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 186>: 8.23ns
ST_186: v1 [1/5] 8.23ns
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

ST_186: v2 [1/6] 7.79ns
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58


 <State 187>: 8.62ns
ST_187: d1 [31/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 188>: 8.62ns
ST_188: d1 [30/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 189>: 8.62ns
ST_189: d1 [29/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 190>: 8.62ns
ST_190: d1 [28/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 191>: 8.62ns
ST_191: d1 [27/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 192>: 8.62ns
ST_192: d1 [26/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 193>: 8.62ns
ST_193: d1 [25/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 194>: 8.62ns
ST_194: d1 [24/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 195>: 8.62ns
ST_195: d1 [23/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 196>: 8.62ns
ST_196: d1 [22/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 197>: 8.62ns
ST_197: d1 [21/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 198>: 8.62ns
ST_198: d1 [20/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 199>: 8.62ns
ST_199: d1 [19/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 200>: 8.62ns
ST_200: d1 [18/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 201>: 8.62ns
ST_201: d1 [17/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 202>: 8.62ns
ST_202: d1 [16/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 203>: 8.62ns
ST_203: d1 [15/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 204>: 8.62ns
ST_204: d1 [14/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 205>: 8.62ns
ST_205: d1 [13/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 206>: 8.62ns
ST_206: d1 [12/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 207>: 8.62ns
ST_207: d1 [11/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 208>: 8.62ns
ST_208: d1 [10/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 209>: 8.62ns
ST_209: d1 [9/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 210>: 8.62ns
ST_210: d1 [8/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 211>: 8.62ns
ST_211: d1 [7/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 212>: 8.62ns
ST_212: d1 [6/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 213>: 8.62ns
ST_213: d1 [5/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 214>: 8.62ns
ST_214: d1 [4/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 215>: 8.62ns
ST_215: d1 [3/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 216>: 8.62ns
ST_216: d1 [2/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 217>: 8.62ns
ST_217: d1 [1/31] 8.62ns
._crit_edge:20  %d1 = fdiv double %v1, %v2


 <State 218>: 8.23ns
ST_218: d2 [5/5] 8.23ns
._crit_edge:21  %d2 = fsub double %d1, %v2


 <State 219>: 8.23ns
ST_219: d2 [4/5] 8.23ns
._crit_edge:21  %d2 = fsub double %d1, %v2


 <State 220>: 8.23ns
ST_220: d2 [3/5] 8.23ns
._crit_edge:21  %d2 = fsub double %d1, %v2


 <State 221>: 8.23ns
ST_221: d2 [2/5] 8.23ns
._crit_edge:21  %d2 = fsub double %d1, %v2


 <State 222>: 8.23ns
ST_222: d2 [1/5] 8.23ns
._crit_edge:21  %d2 = fsub double %d1, %v2

ST_222: x_assign [69/69] 0.00ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_222: x_assign_1 [69/69] 0.00ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_222: tmp_77_to_int [1/1] 0.00ns
._crit_edge:67  %tmp_77_to_int = bitcast double %d1 to i64

ST_222: tmp_77_neg [1/1] 1.37ns
._crit_edge:68  %tmp_77_neg = xor i64 %tmp_77_to_int, -9223372036854775808

ST_222: tmp_61 [1/1] 0.00ns
._crit_edge:69  %tmp_61 = bitcast i64 %tmp_77_neg to double

ST_222: x_assign_2 [69/69] 0.00ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind


 <State 223>: 8.23ns
ST_223: x_assign [68/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_223: x_assign_1 [68/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_223: x_assign_2 [68/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_223: tmp_81_to_int [1/1] 0.00ns
._crit_edge:92  %tmp_81_to_int = bitcast double %d2 to i64

ST_223: tmp_81_neg [1/1] 1.37ns
._crit_edge:93  %tmp_81_neg = xor i64 %tmp_81_to_int, -9223372036854775808

ST_223: tmp_63 [1/1] 0.00ns
._crit_edge:94  %tmp_63 = bitcast i64 %tmp_81_neg to double

ST_223: x_assign_3 [69/69] 0.00ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 224>: 8.23ns
ST_224: x_assign [67/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_224: x_assign_1 [67/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_224: x_assign_2 [67/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_224: x_assign_3 [68/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 225>: 8.23ns
ST_225: x_assign [66/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_225: x_assign_1 [66/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_225: x_assign_2 [66/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_225: x_assign_3 [67/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 226>: 8.23ns
ST_226: x_assign [65/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_226: x_assign_1 [65/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_226: x_assign_2 [65/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_226: x_assign_3 [66/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 227>: 8.23ns
ST_227: x_assign [64/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_227: x_assign_1 [64/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_227: x_assign_2 [64/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_227: x_assign_3 [65/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 228>: 8.23ns
ST_228: x_assign [63/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_228: x_assign_1 [63/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_228: x_assign_2 [63/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_228: x_assign_3 [64/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 229>: 8.23ns
ST_229: x_assign [62/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_229: x_assign_1 [62/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_229: x_assign_2 [62/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_229: x_assign_3 [63/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 230>: 8.23ns
ST_230: x_assign [61/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_230: x_assign_1 [61/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_230: x_assign_2 [61/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_230: x_assign_3 [62/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 231>: 8.23ns
ST_231: x_assign [60/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_231: x_assign_1 [60/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_231: x_assign_2 [60/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_231: x_assign_3 [61/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 232>: 8.23ns
ST_232: x_assign [59/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_232: x_assign_1 [59/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_232: x_assign_2 [59/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_232: x_assign_3 [60/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 233>: 8.23ns
ST_233: x_assign [58/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_233: x_assign_1 [58/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_233: x_assign_2 [58/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_233: x_assign_3 [59/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 234>: 8.23ns
ST_234: x_assign [57/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_234: x_assign_1 [57/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_234: x_assign_2 [57/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_234: x_assign_3 [58/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 235>: 8.23ns
ST_235: x_assign [56/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_235: x_assign_1 [56/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_235: x_assign_2 [56/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_235: x_assign_3 [57/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 236>: 8.23ns
ST_236: x_assign [55/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_236: x_assign_1 [55/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_236: x_assign_2 [55/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_236: x_assign_3 [56/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 237>: 8.23ns
ST_237: x_assign [54/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_237: x_assign_1 [54/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_237: x_assign_2 [54/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_237: x_assign_3 [55/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 238>: 8.23ns
ST_238: x_assign [53/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_238: x_assign_1 [53/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_238: x_assign_2 [53/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_238: x_assign_3 [54/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 239>: 8.23ns
ST_239: x_assign [52/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_239: x_assign_1 [52/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_239: x_assign_2 [52/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_239: x_assign_3 [53/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 240>: 8.23ns
ST_240: x_assign [51/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_240: x_assign_1 [51/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_240: x_assign_2 [51/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_240: x_assign_3 [52/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 241>: 8.23ns
ST_241: x_assign [50/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_241: x_assign_1 [50/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_241: x_assign_2 [50/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_241: x_assign_3 [51/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 242>: 8.23ns
ST_242: x_assign [49/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_242: x_assign_1 [49/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_242: x_assign_2 [49/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_242: x_assign_3 [50/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 243>: 8.23ns
ST_243: x_assign [48/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_243: x_assign_1 [48/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_243: x_assign_2 [48/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_243: x_assign_3 [49/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 244>: 8.23ns
ST_244: x_assign [47/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_244: x_assign_1 [47/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_244: x_assign_2 [47/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_244: x_assign_3 [48/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 245>: 8.23ns
ST_245: x_assign [46/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_245: x_assign_1 [46/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_245: x_assign_2 [46/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_245: x_assign_3 [47/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 246>: 8.23ns
ST_246: x_assign [45/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_246: x_assign_1 [45/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_246: x_assign_2 [45/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_246: x_assign_3 [46/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 247>: 8.23ns
ST_247: x_assign [44/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_247: x_assign_1 [44/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_247: x_assign_2 [44/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_247: x_assign_3 [45/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 248>: 8.23ns
ST_248: x_assign [43/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_248: x_assign_1 [43/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_248: x_assign_2 [43/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_248: x_assign_3 [44/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 249>: 8.23ns
ST_249: x_assign [42/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_249: x_assign_1 [42/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_249: x_assign_2 [42/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_249: x_assign_3 [43/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 250>: 8.23ns
ST_250: x_assign [41/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_250: x_assign_1 [41/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_250: x_assign_2 [41/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_250: x_assign_3 [42/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 251>: 8.23ns
ST_251: x_assign [40/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_251: x_assign_1 [40/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_251: x_assign_2 [40/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_251: x_assign_3 [41/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 252>: 8.23ns
ST_252: x_assign [39/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_252: x_assign_1 [39/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_252: x_assign_2 [39/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_252: x_assign_3 [40/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 253>: 8.23ns
ST_253: x_assign [38/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_253: x_assign_1 [38/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_253: x_assign_2 [38/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_253: x_assign_3 [39/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 254>: 8.23ns
ST_254: x_assign [37/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_254: x_assign_1 [37/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_254: x_assign_2 [37/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_254: x_assign_3 [38/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 255>: 8.23ns
ST_255: x_assign [36/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_255: x_assign_1 [36/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_255: x_assign_2 [36/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_255: x_assign_3 [37/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 256>: 8.23ns
ST_256: x_assign [35/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_256: x_assign_1 [35/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_256: x_assign_2 [35/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_256: x_assign_3 [36/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 257>: 8.23ns
ST_257: x_assign [34/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_257: x_assign_1 [34/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_257: x_assign_2 [34/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_257: x_assign_3 [35/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 258>: 8.23ns
ST_258: x_assign [33/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_258: x_assign_1 [33/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_258: x_assign_2 [33/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_258: x_assign_3 [34/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 259>: 8.23ns
ST_259: x_assign [32/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_259: x_assign_1 [32/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_259: x_assign_2 [32/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_259: x_assign_3 [33/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 260>: 8.23ns
ST_260: x_assign [31/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_260: x_assign_1 [31/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_260: x_assign_2 [31/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_260: x_assign_3 [32/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 261>: 8.23ns
ST_261: x_assign [30/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_261: x_assign_1 [30/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_261: x_assign_2 [30/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_261: x_assign_3 [31/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 262>: 8.23ns
ST_262: x_assign [29/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_262: x_assign_1 [29/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_262: x_assign_2 [29/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_262: x_assign_3 [30/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 263>: 8.23ns
ST_263: x_assign [28/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_263: x_assign_1 [28/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_263: x_assign_2 [28/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_263: x_assign_3 [29/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 264>: 8.23ns
ST_264: x_assign [27/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_264: x_assign_1 [27/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_264: x_assign_2 [27/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_264: x_assign_3 [28/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 265>: 8.23ns
ST_265: x_assign [26/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_265: x_assign_1 [26/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_265: x_assign_2 [26/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_265: x_assign_3 [27/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 266>: 8.23ns
ST_266: x_assign [25/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_266: x_assign_1 [25/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_266: x_assign_2 [25/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_266: x_assign_3 [26/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 267>: 8.23ns
ST_267: x_assign [24/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_267: x_assign_1 [24/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_267: x_assign_2 [24/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_267: x_assign_3 [25/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 268>: 8.23ns
ST_268: x_assign [23/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_268: x_assign_1 [23/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_268: x_assign_2 [23/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_268: x_assign_3 [24/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 269>: 8.23ns
ST_269: x_assign [22/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_269: x_assign_1 [22/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_269: x_assign_2 [22/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_269: x_assign_3 [23/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 270>: 8.23ns
ST_270: x_assign [21/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_270: x_assign_1 [21/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_270: x_assign_2 [21/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_270: x_assign_3 [22/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 271>: 8.23ns
ST_271: x_assign [20/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_271: x_assign_1 [20/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_271: x_assign_2 [20/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_271: x_assign_3 [21/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 272>: 8.23ns
ST_272: x_assign [19/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_272: x_assign_1 [19/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_272: x_assign_2 [19/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_272: x_assign_3 [20/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 273>: 8.23ns
ST_273: x_assign [18/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_273: x_assign_1 [18/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_273: x_assign_2 [18/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_273: x_assign_3 [19/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 274>: 8.23ns
ST_274: x_assign [17/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_274: x_assign_1 [17/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_274: x_assign_2 [17/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_274: x_assign_3 [18/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 275>: 8.23ns
ST_275: x_assign [16/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_275: x_assign_1 [16/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_275: x_assign_2 [16/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_275: x_assign_3 [17/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 276>: 8.23ns
ST_276: x_assign [15/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_276: x_assign_1 [15/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_276: x_assign_2 [15/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_276: x_assign_3 [16/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 277>: 8.23ns
ST_277: x_assign [14/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_277: x_assign_1 [14/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_277: x_assign_2 [14/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_277: x_assign_3 [15/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 278>: 8.23ns
ST_278: x_assign [13/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_278: x_assign_1 [13/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_278: x_assign_2 [13/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_278: x_assign_3 [14/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 279>: 8.23ns
ST_279: x_assign [12/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_279: x_assign_1 [12/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_279: x_assign_2 [12/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_279: x_assign_3 [13/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 280>: 8.23ns
ST_280: x_assign [11/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_280: x_assign_1 [11/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_280: x_assign_2 [11/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_280: x_assign_3 [12/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 281>: 8.23ns
ST_281: x_assign [10/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_281: x_assign_1 [10/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_281: x_assign_2 [10/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_281: x_assign_3 [11/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 282>: 8.23ns
ST_282: x_assign [9/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_282: x_assign_1 [9/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_282: x_assign_2 [9/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_282: x_assign_3 [10/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 283>: 8.23ns
ST_283: x_assign [8/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_283: x_assign_1 [8/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_283: x_assign_2 [8/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_283: x_assign_3 [9/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 284>: 8.23ns
ST_284: x_assign [7/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_284: x_assign_1 [7/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_284: x_assign_2 [7/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_284: x_assign_3 [8/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 285>: 8.23ns
ST_285: x_assign [6/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_285: x_assign_1 [6/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_285: x_assign_2 [6/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_285: x_assign_3 [7/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 286>: 8.23ns
ST_286: x_assign [5/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_286: x_assign_1 [5/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_286: x_assign_2 [5/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_286: x_assign_3 [6/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 287>: 8.23ns
ST_287: x_assign [4/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_287: x_assign_1 [4/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_287: x_assign_2 [4/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_287: x_assign_3 [5/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 288>: 8.23ns
ST_288: x_assign [3/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_288: x_assign_1 [3/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_288: x_assign_2 [3/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_288: x_assign_3 [4/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 289>: 8.23ns
ST_289: x_assign [2/69] 8.23ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_289: x_assign_1 [2/69] 8.23ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_289: x_assign_2 [2/69] 8.23ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_289: x_assign_3 [3/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 290>: 8.23ns
ST_290: x_assign [1/69] 1.37ns
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

ST_290: p_Val2_s [1/1] 0.00ns
._crit_edge:23  %p_Val2_s = bitcast double %x_assign to i64

ST_290: loc_V [1/1] 0.00ns
._crit_edge:24  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_290: loc_V_1 [1/1] 0.00ns
._crit_edge:25  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_290: x_assign_1 [1/69] 1.37ns
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

ST_290: p_Val2_5 [1/1] 0.00ns
._crit_edge:45  %p_Val2_5 = bitcast double %x_assign_1 to i64

ST_290: loc_V_2 [1/1] 0.00ns
._crit_edge:46  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

ST_290: loc_V_3 [1/1] 0.00ns
._crit_edge:47  %loc_V_3 = trunc i64 %p_Val2_5 to i52

ST_290: x_assign_2 [1/69] 1.37ns
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

ST_290: p_Val2_10 [1/1] 0.00ns
._crit_edge:71  %p_Val2_10 = bitcast double %x_assign_2 to i64

ST_290: loc_V_4 [1/1] 0.00ns
._crit_edge:72  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_10, i32 52, i32 62) nounwind

ST_290: loc_V_5 [1/1] 0.00ns
._crit_edge:73  %loc_V_5 = trunc i64 %p_Val2_10 to i52

ST_290: x_assign_3 [2/69] 8.23ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind


 <State 291>: 8.14ns
ST_291: p_Result_s [1/1] 0.00ns
._crit_edge:26  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

ST_291: tmp_i_i [1/1] 0.00ns
._crit_edge:27  %tmp_i_i = zext i53 %p_Result_s to i136

ST_291: tmp_i_i_i_cast [1/1] 0.00ns
._crit_edge:28  %tmp_i_i_i_cast = zext i11 %loc_V to i12

ST_291: sh_assign [1/1] 1.84ns
._crit_edge:29  %sh_assign = add i12 %tmp_i_i_i_cast, -1023

ST_291: isNeg [1/1] 0.00ns
._crit_edge:30  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

ST_291: tmp_i_i_101 [1/1] 1.84ns
._crit_edge:31  %tmp_i_i_101 = sub i11 1023, %loc_V

ST_291: tmp_i_i_cast [1/1] 0.00ns
._crit_edge:32  %tmp_i_i_cast = sext i11 %tmp_i_i_101 to i12

ST_291: sh_assign_1 [1/1] 1.37ns
._crit_edge:33  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

ST_291: sh_assign_1_i_cast [1/1] 0.00ns
._crit_edge:34  %sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32

ST_291: tmp_85_i_i [1/1] 0.00ns
._crit_edge:35  %tmp_85_i_i = zext i32 %sh_assign_1_i_cast to i136

ST_291: tmp_85_i_i_cast [1/1] 0.00ns
._crit_edge:36  %tmp_85_i_i_cast = zext i32 %sh_assign_1_i_cast to i53

ST_291: tmp_86_i_i [1/1] 3.56ns
._crit_edge:37  %tmp_86_i_i = lshr i53 %p_Result_s, %tmp_85_i_i_cast

ST_291: tmp_86_i_i_cast [1/1] 0.00ns
._crit_edge:38  %tmp_86_i_i_cast = zext i53 %tmp_86_i_i to i136

ST_291: tmp_88_i_i [1/1] 3.56ns
._crit_edge:39  %tmp_88_i_i = shl i136 %tmp_i_i, %tmp_85_i_i

ST_291: p_Val2_3 [1/1] 1.37ns
._crit_edge:40  %p_Val2_3 = select i1 %isNeg, i136 %tmp_86_i_i_cast, i136 %tmp_88_i_i

ST_291: result_V [1/1] 0.00ns
._crit_edge:41  %result_V = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_3, i32 52, i32 83)

ST_291: p_Result_4 [1/1] 0.00ns
._crit_edge:48  %p_Result_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

ST_291: tmp_i_i5 [1/1] 0.00ns
._crit_edge:49  %tmp_i_i5 = zext i53 %p_Result_4 to i136

ST_291: tmp_i_i_i6_cast [1/1] 0.00ns
._crit_edge:50  %tmp_i_i_i6_cast = zext i11 %loc_V_2 to i12

ST_291: sh_assign_2 [1/1] 1.84ns
._crit_edge:51  %sh_assign_2 = add i12 %tmp_i_i_i6_cast, -1023

ST_291: isNeg_1 [1/1] 0.00ns
._crit_edge:52  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

ST_291: tmp_i_i9 [1/1] 1.84ns
._crit_edge:53  %tmp_i_i9 = sub i11 1023, %loc_V_2

ST_291: tmp_i_i9_cast [1/1] 0.00ns
._crit_edge:54  %tmp_i_i9_cast = sext i11 %tmp_i_i9 to i12

ST_291: sh_assign_3 [1/1] 1.37ns
._crit_edge:55  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i9_cast, i12 %sh_assign_2

ST_291: sh_assign_1_i10_cast [1/1] 0.00ns
._crit_edge:56  %sh_assign_1_i10_cast = sext i12 %sh_assign_3 to i32

ST_291: tmp_85_i_i1 [1/1] 0.00ns
._crit_edge:57  %tmp_85_i_i1 = zext i32 %sh_assign_1_i10_cast to i136

ST_291: tmp_85_i_i11_cast [1/1] 0.00ns
._crit_edge:58  %tmp_85_i_i11_cast = zext i32 %sh_assign_1_i10_cast to i53

ST_291: tmp_86_i_i1 [1/1] 3.56ns
._crit_edge:59  %tmp_86_i_i1 = lshr i53 %p_Result_4, %tmp_85_i_i11_cast

ST_291: tmp_86_i_i12_cast [1/1] 0.00ns
._crit_edge:60  %tmp_86_i_i12_cast = zext i53 %tmp_86_i_i1 to i136

ST_291: tmp_88_i_i1 [1/1] 3.56ns
._crit_edge:61  %tmp_88_i_i1 = shl i136 %tmp_i_i5, %tmp_85_i_i1

ST_291: p_Val2_8 [1/1] 1.37ns
._crit_edge:62  %p_Val2_8 = select i1 %isNeg_1, i136 %tmp_86_i_i12_cast, i136 %tmp_88_i_i1

ST_291: result_V_1 [1/1] 0.00ns
._crit_edge:63  %result_V_1 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_8, i32 52, i32 83)

ST_291: p_Result_5 [1/1] 0.00ns
._crit_edge:74  %p_Result_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_5) nounwind

ST_291: tmp_i_i1 [1/1] 0.00ns
._crit_edge:75  %tmp_i_i1 = zext i53 %p_Result_5 to i136

ST_291: tmp_i_i_i22_cast [1/1] 0.00ns
._crit_edge:76  %tmp_i_i_i22_cast = zext i11 %loc_V_4 to i12

ST_291: sh_assign_4 [1/1] 1.84ns
._crit_edge:77  %sh_assign_4 = add i12 %tmp_i_i_i22_cast, -1023

ST_291: isNeg_2 [1/1] 0.00ns
._crit_edge:78  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)

ST_291: tmp_i_i1_102 [1/1] 1.84ns
._crit_edge:79  %tmp_i_i1_102 = sub i11 1023, %loc_V_4

ST_291: tmp_i_i25_cast [1/1] 0.00ns
._crit_edge:80  %tmp_i_i25_cast = sext i11 %tmp_i_i1_102 to i12

ST_291: sh_assign_5 [1/1] 1.37ns
._crit_edge:81  %sh_assign_5 = select i1 %isNeg_2, i12 %tmp_i_i25_cast, i12 %sh_assign_4

ST_291: sh_assign_1_i26_cast [1/1] 0.00ns
._crit_edge:82  %sh_assign_1_i26_cast = sext i12 %sh_assign_5 to i32

ST_291: tmp_85_i_i2 [1/1] 0.00ns
._crit_edge:83  %tmp_85_i_i2 = zext i32 %sh_assign_1_i26_cast to i136

ST_291: tmp_85_i_i27_cast [1/1] 0.00ns
._crit_edge:84  %tmp_85_i_i27_cast = zext i32 %sh_assign_1_i26_cast to i53

ST_291: tmp_86_i_i2 [1/1] 3.56ns
._crit_edge:85  %tmp_86_i_i2 = lshr i53 %p_Result_5, %tmp_85_i_i27_cast

ST_291: tmp_86_i_i28_cast [1/1] 0.00ns
._crit_edge:86  %tmp_86_i_i28_cast = zext i53 %tmp_86_i_i2 to i136

ST_291: tmp_88_i_i2 [1/1] 3.56ns
._crit_edge:87  %tmp_88_i_i2 = shl i136 %tmp_i_i1, %tmp_85_i_i2

ST_291: p_Val2_13 [1/1] 1.37ns
._crit_edge:88  %p_Val2_13 = select i1 %isNeg_2, i136 %tmp_86_i_i28_cast, i136 %tmp_88_i_i2

ST_291: result_V_2 [1/1] 0.00ns
._crit_edge:89  %result_V_2 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_13, i32 52, i32 83)

ST_291: x_assign_3 [1/69] 1.37ns
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

ST_291: p_Val2_15 [1/1] 0.00ns
._crit_edge:96  %p_Val2_15 = bitcast double %x_assign_3 to i64

ST_291: loc_V_6 [1/1] 0.00ns
._crit_edge:97  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind

ST_291: loc_V_7 [1/1] 0.00ns
._crit_edge:98  %loc_V_7 = trunc i64 %p_Val2_15 to i52

ST_291: p_Result_6 [1/1] 0.00ns
._crit_edge:99  %p_Result_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_7) nounwind

ST_291: tmp_i_i2 [1/1] 0.00ns
._crit_edge:100  %tmp_i_i2 = zext i53 %p_Result_6 to i136

ST_291: tmp_i_i_i38_cast [1/1] 0.00ns
._crit_edge:101  %tmp_i_i_i38_cast = zext i11 %loc_V_6 to i12

ST_291: sh_assign_6 [1/1] 1.84ns
._crit_edge:102  %sh_assign_6 = add i12 %tmp_i_i_i38_cast, -1023

ST_291: isNeg_3 [1/1] 0.00ns
._crit_edge:103  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)

ST_291: tmp_i_i2_103 [1/1] 1.84ns
._crit_edge:104  %tmp_i_i2_103 = sub i11 1023, %loc_V_6

ST_291: tmp_i_i41_cast [1/1] 0.00ns
._crit_edge:105  %tmp_i_i41_cast = sext i11 %tmp_i_i2_103 to i12

ST_291: sh_assign_7 [1/1] 1.37ns
._crit_edge:106  %sh_assign_7 = select i1 %isNeg_3, i12 %tmp_i_i41_cast, i12 %sh_assign_6

ST_291: sh_assign_1_i42_cast [1/1] 0.00ns
._crit_edge:107  %sh_assign_1_i42_cast = sext i12 %sh_assign_7 to i32

ST_291: tmp_85_i_i3 [1/1] 0.00ns
._crit_edge:108  %tmp_85_i_i3 = zext i32 %sh_assign_1_i42_cast to i136

ST_291: tmp_85_i_i43_cast [1/1] 0.00ns
._crit_edge:109  %tmp_85_i_i43_cast = zext i32 %sh_assign_1_i42_cast to i53

ST_291: tmp_86_i_i3 [1/1] 3.56ns
._crit_edge:110  %tmp_86_i_i3 = lshr i53 %p_Result_6, %tmp_85_i_i43_cast

ST_291: tmp_88_i_i3 [1/1] 3.56ns
._crit_edge:112  %tmp_88_i_i3 = shl i136 %tmp_i_i2, %tmp_85_i_i3


 <State 292>: 7.65ns
ST_292: tmp_59 [6/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_292: tmp_60 [6/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_292: tmp_62 [6/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_292: tmp_86_i_i44_cast [1/1] 0.00ns
._crit_edge:111  %tmp_86_i_i44_cast = zext i53 %tmp_86_i_i3 to i136

ST_292: p_Val2_18 [1/1] 1.37ns
._crit_edge:113  %p_Val2_18 = select i1 %isNeg_3, i136 %tmp_86_i_i44_cast, i136 %tmp_88_i_i3

ST_292: result_V_3 [1/1] 0.00ns
._crit_edge:114  %result_V_3 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_18, i32 52, i32 83)

ST_292: tmp_64 [6/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 293>: 6.28ns
ST_293: tmp_59 [5/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_293: tmp_60 [5/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_293: tmp_62 [5/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_293: tmp_64 [5/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 294>: 6.28ns
ST_294: tmp_59 [4/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_294: tmp_60 [4/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_294: tmp_62 [4/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_294: tmp_64 [4/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 295>: 6.28ns
ST_295: tmp_59 [3/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_295: tmp_60 [3/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_295: tmp_62 [3/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_295: tmp_64 [3/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 296>: 6.28ns
ST_296: tmp_59 [2/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_296: tmp_60 [2/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_296: tmp_62 [2/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_296: tmp_64 [2/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 297>: 6.28ns
ST_297: tmp_59 [1/6] 6.28ns
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

ST_297: tmp_60 [1/6] 6.28ns
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

ST_297: tmp_62 [1/6] 6.28ns
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

ST_297: tmp_64 [1/6] 6.28ns
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double


 <State 298>: 7.79ns
ST_298: vc1 [6/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_298: vc2 [6/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_298: vp1 [6/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_298: vp2 [6/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 299>: 7.79ns
ST_299: vc1 [5/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_299: vc2 [5/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_299: vp1 [5/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_299: vp2 [5/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 300>: 7.79ns
ST_300: vc1 [4/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_300: vc2 [4/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_300: vp1 [4/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_300: vp2 [4/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 301>: 7.79ns
ST_301: vc1 [3/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_301: vc2 [3/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_301: vp1 [3/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_301: vp2 [3/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 302>: 7.79ns
ST_302: vc1 [2/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_302: vc2 [2/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_302: vp1 [2/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_302: vp2 [2/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 303>: 7.79ns
ST_303: vc1 [1/6] 7.79ns
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

ST_303: vc2 [1/6] 7.79ns
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

ST_303: vp1 [1/6] 7.79ns
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

ST_303: vp2 [1/6] 7.79ns
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64


 <State 304>: 8.23ns
ST_304: vc [5/5] 8.23ns
._crit_edge:66  %vc = fsub double %vc1, %vc2

ST_304: vp [5/5] 8.23ns
._crit_edge:117  %vp = fsub double %vp2, %vp1


 <State 305>: 8.23ns
ST_305: vc [4/5] 8.23ns
._crit_edge:66  %vc = fsub double %vc1, %vc2

ST_305: vp [4/5] 8.23ns
._crit_edge:117  %vp = fsub double %vp2, %vp1


 <State 306>: 8.23ns
ST_306: vc [3/5] 8.23ns
._crit_edge:66  %vc = fsub double %vc1, %vc2

ST_306: vp [3/5] 8.23ns
._crit_edge:117  %vp = fsub double %vp2, %vp1


 <State 307>: 8.23ns
ST_307: vc [2/5] 8.23ns
._crit_edge:66  %vc = fsub double %vc1, %vc2

ST_307: vp [2/5] 8.23ns
._crit_edge:117  %vp = fsub double %vp2, %vp1


 <State 308>: 8.23ns
ST_308: vc [1/5] 8.23ns
._crit_edge:66  %vc = fsub double %vc1, %vc2

ST_308: vp [1/5] 8.23ns
._crit_edge:117  %vp = fsub double %vp2, %vp1


 <State 309>: 1.37ns
ST_309: stg_1138 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %CallPutFlag) nounwind, !map !29

ST_309: stg_1139 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !35

ST_309: stg_1140 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(double %X) nounwind, !map !39

ST_309: stg_1141 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !43

ST_309: stg_1142 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !47

ST_309: stg_1143 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(double %b) nounwind, !map !51

ST_309: stg_1144 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !55

ST_309: stg_1145 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_309: stg_1146 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

ST_309: vc_1 [1/1] 1.37ns
._crit_edge:119  %vc_1 = select i1 %tmp_65, double %vc, double %vp

ST_309: stg_1148 [1/1] 0.00ns
._crit_edge:120  ret double %vc_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ CallPutFlag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2df32dc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2caff650; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2d606ed0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2c12c580; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2fb06da0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2c11ecc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x2c383ed0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kk]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x2c5424f0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_p1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x2e0770c0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkp1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x2cb08840; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ kk_pm]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; mode=0x2ca77f80; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ mt_kkpm]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; mode=0x2f8958b0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read               (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_read               (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
T_read               (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
X_read               (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
S_read               (read          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
CallPutFlag_read     (read          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_65               (icmp          ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp                  (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                (partselect    ) [ 0100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                (partselect    ) [ 0100111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                    (sext          ) [ 0100011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                (uitodp        ) [ 0100000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_66               (zext          ) [ 0100000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32               (dmul          ) [ 0100000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_33               (uitodp        ) [ 0100000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34               (dadd          ) [ 0100000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U                    (dmul          ) [ 0100000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35               (dmul          ) [ 0100000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_4                  (dadd          ) [ 0100000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36               (dcmp          ) [ 0100000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_368              (br            ) [ 0100000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37               (fptrunc       ) [ 0100000000000000000000000000000000000000000111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38               (flog          ) [ 0100000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_39               (fpext         ) [ 0100000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_40               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_41               (ddiv          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_to_int        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61_neg           (xor           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_49               (bitcast       ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42               (fptrunc       ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46               (dsub          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_50               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43               (fsqrt         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_44               (fpext         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51               (dexp          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_48               (dexp          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
t2                   (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
t1                   (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
v                    (ddiv          ) [ 0100000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52               (ddiv          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24               (dcmp          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_587              (br            ) [ 0100000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_2                  (dadd          ) [ 0100000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_603              (br            ) [ 0100000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v_1                  (phi           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_55               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56               (dadd          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58               (dsqrt         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53               (dlog          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57               (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v1                   (dadd          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v2                   (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1                   (ddiv          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2                   (dsub          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77_to_int        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_77_neg           (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61               (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81_to_int        (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81_neg           (xor           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63               (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_assign             (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s             (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V                (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
loc_V_1              (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
x_assign_1           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_5             (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_2              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
loc_V_3              (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
x_assign_2           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_10            (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_4              (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
loc_V_5              (trunc         ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000]
p_Result_s           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i              (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i_cast       (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign            (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_101          (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_cast         (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1          (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_i_cast   (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i           (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i_cast      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i           (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i_cast      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88_i_i           (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_3             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V             (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000]
p_Result_4           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i5             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i6_cast      (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_2          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1              (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i9             (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i9_cast        (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_3          (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_i10_cast (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i1          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i11_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i1          (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i12_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88_i_i1          (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_8             (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_1           (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000]
p_Result_5           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i22_cast     (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_4          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_2              (bitselect     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1_102         (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i25_cast       (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_5          (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_i26_cast (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i2          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i27_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i2          (lshr          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i28_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_88_i_i2          (shl           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_13            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2           (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000]
x_assign_3           (call          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_15            (bitcast       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_6              (partselect    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
loc_V_7              (trunc         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_6           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2             (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i38_cast     (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_6          (add           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_3              (bitselect     ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_i_i2_103         (sub           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i41_cast       (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_7          (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_assign_1_i42_cast (sext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i3          (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_85_i_i43_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_86_i_i3          (lshr          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_88_i_i3          (shl           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000]
tmp_86_i_i44_cast    (zext          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_18            (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_3           (partselect    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000]
tmp_59               (sitodp        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
tmp_60               (sitodp        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
tmp_62               (sitodp        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
tmp_64               (sitodp        ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000]
vc1                  (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
vc2                  (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
vp1                  (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
vp2                  (dmul          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110]
vc                   (dsub          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
vp                   (dsub          ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
stg_1138             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1139             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1140             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1141             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1142             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1143             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1144             (specbitsmap   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1145             (spectopmodule ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1146             (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vc_1                 (select        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
stg_1148             (ret           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="CallPutFlag">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CallPutFlag"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="T">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kk">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mt_kk">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kk"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kk_p1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_p1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mt_kkp1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkp1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kk_pm">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kk_pm"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mt_kkpm">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mt_kkpm"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BlackScholes_rand_uint32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.log.f32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.log.f64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BlackScholes_CND"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i136.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="b_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="94"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="94"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="T_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="95"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="T_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="X_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="119"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="S_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="39"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="CallPutFlag_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CallPutFlag_read/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="v_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="22"/>
</pin_list>
<bind>
<opset="v_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="v_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="2"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="64" slack="122"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="64" slack="9"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_1/159 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_BlackScholes_CND_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="5"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x_assign/222 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_BlackScholes_CND_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x_assign_1/222 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_BlackScholes_CND_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x_assign_2/222 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_BlackScholes_CND_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x_assign_3/223 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_BlackScholes_rand_uint32_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="64" slack="0"/>
<pin id="183" dir="0" index="3" bw="16" slack="0"/>
<pin id="184" dir="0" index="4" bw="64" slack="0"/>
<pin id="185" dir="0" index="5" bw="16" slack="0"/>
<pin id="186" dir="0" index="6" bw="64" slack="0"/>
<pin id="187" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="39"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_37/40 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_42/96 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_39/56 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_44/111 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_43/99 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="flog(506) " fcode="flog"/>
<opset="tmp_38/43 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="1"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="1"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v_4/33 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="94"/>
<pin id="228" dir="0" index="1" bw="64" slack="94"/>
<pin id="229" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_46/95 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="3"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v_2/153 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="1"/>
<pin id="237" dir="0" index="1" bw="64" slack="170"/>
<pin id="238" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_56/171 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="0" index="1" bw="64" slack="1"/>
<pin id="242" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="v1/182 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="0" index="1" bw="64" slack="32"/>
<pin id="246" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="d2/218 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="0" index="1" bw="64" slack="1"/>
<pin id="251" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="vc/304 vp/304 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="U/21 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_35/27 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_40/59 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="95"/>
<pin id="275" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_50/96 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="1"/>
<pin id="278" dir="0" index="1" bw="64" slack="99"/>
<pin id="279" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_47/100 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="77"/>
<pin id="282" dir="0" index="1" bw="64" slack="1"/>
<pin id="283" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_45/114 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="0" index="1" bw="64" slack="119"/>
<pin id="287" dir="1" index="2" bw="64" slack="173"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t2/120 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="0" index="1" bw="64" slack="123"/>
<pin id="291" dir="1" index="2" bw="64" slack="169"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="t1/124 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="64" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_54/159 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="0" index="1" bw="64" slack="0"/>
<pin id="301" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_55/165 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="0" index="1" bw="64" slack="175"/>
<pin id="306" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_57/176 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="22"/>
<pin id="309" dir="0" index="1" bw="64" slack="1"/>
<pin id="310" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="v2/181 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="169"/>
<pin id="314" dir="0" index="1" bw="64" slack="1"/>
<pin id="315" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="vc1/298 vp1/298 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="173"/>
<pin id="318" dir="0" index="1" bw="64" slack="1"/>
<pin id="319" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="vc2/298 vp2/298 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="0" index="1" bw="64" slack="64"/>
<pin id="323" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_41/65 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="v/120 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="119"/>
<pin id="331" dir="0" index="1" bw="64" slack="119"/>
<pin id="332" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_52/120 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="0" index="1" bw="64" slack="1"/>
<pin id="336" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="d1/187 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_36/38 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_24/151 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="27" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="63" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_59/292 tmp_62/292 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_60/292 tmp_64/292 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="149"/>
<pin id="362" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_58/150 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="1"/>
<pin id="367" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dlog(521) " fcode="dlog"/>
<opset="tmp_53/151 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="1"/>
<pin id="372" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_51/102 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="1"/>
<pin id="377" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_48/106 "/>
</bind>
</comp>

<comp id="379" class="1005" name="reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 tmp_62 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 tmp_64 "/>
</bind>
</comp>

<comp id="389" class="1005" name="reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vc1 vp1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vc2 vp2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="vc vp "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_65_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="289"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_65/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="27" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="26" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="26" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="k_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="27" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_6_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="26" slack="7"/>
<pin id="437" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_66_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="26" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_61_to_int_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="94"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_61_to_int/95 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_61_neg_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="0"/>
<pin id="448" dir="0" index="1" bw="64" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_61_neg/95 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_49_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_49/96 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_77_to_int_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="5"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_77_to_int/222 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_77_neg_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_77_neg/222 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_61_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_61/222 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_81_to_int_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_81_to_int/223 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_81_neg_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_81_neg/223 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_63_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_63/223 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/290 "/>
</bind>
</comp>

<comp id="488" class="1004" name="loc_V_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="11" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="0" index="2" bw="7" slack="0"/>
<pin id="492" dir="0" index="3" bw="7" slack="0"/>
<pin id="493" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/290 "/>
</bind>
</comp>

<comp id="498" class="1004" name="loc_V_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/290 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Val2_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_5/290 "/>
</bind>
</comp>

<comp id="506" class="1004" name="loc_V_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/290 "/>
</bind>
</comp>

<comp id="516" class="1004" name="loc_V_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/290 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_Val2_10_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_10/290 "/>
</bind>
</comp>

<comp id="524" class="1004" name="loc_V_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="11" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_4/290 "/>
</bind>
</comp>

<comp id="534" class="1004" name="loc_V_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="64" slack="0"/>
<pin id="536" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_5/290 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="53" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="52" slack="1"/>
<pin id="542" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/291 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_i_i_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="53" slack="0"/>
<pin id="547" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i/291 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_i_i_i_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="11" slack="1"/>
<pin id="551" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_cast/291 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sh_assign_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="11" slack="0"/>
<pin id="555" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/291 "/>
</bind>
</comp>

<comp id="558" class="1004" name="isNeg_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="12" slack="0"/>
<pin id="561" dir="0" index="2" bw="5" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/291 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_i_i_101_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="11" slack="0"/>
<pin id="568" dir="0" index="1" bw="11" slack="1"/>
<pin id="569" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_101/291 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_i_i_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_cast/291 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sh_assign_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="12" slack="0"/>
<pin id="578" dir="0" index="2" bw="12" slack="0"/>
<pin id="579" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/291 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sh_assign_1_i_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/291 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_85_i_i_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i/291 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_85_i_i_cast_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i_cast/291 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_86_i_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="53" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_86_i_i/291 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_86_i_i_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="53" slack="0"/>
<pin id="603" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_i_i_cast/291 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_88_i_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="53" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88_i_i/291 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_Val2_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="136" slack="0"/>
<pin id="614" dir="0" index="2" bw="136" slack="0"/>
<pin id="615" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/291 "/>
</bind>
</comp>

<comp id="619" class="1004" name="result_V_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="136" slack="0"/>
<pin id="622" dir="0" index="2" bw="7" slack="0"/>
<pin id="623" dir="0" index="3" bw="8" slack="0"/>
<pin id="624" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/291 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="53" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="52" slack="1"/>
<pin id="633" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/291 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_i_i5_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="53" slack="0"/>
<pin id="638" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i5/291 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_i_i_i6_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="1"/>
<pin id="642" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i6_cast/291 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sh_assign_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="11" slack="0"/>
<pin id="645" dir="0" index="1" bw="11" slack="0"/>
<pin id="646" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/291 "/>
</bind>
</comp>

<comp id="649" class="1004" name="isNeg_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="12" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/291 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_i_i9_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="0"/>
<pin id="659" dir="0" index="1" bw="11" slack="1"/>
<pin id="660" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i9/291 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_i_i9_cast_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i9_cast/291 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sh_assign_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="12" slack="0"/>
<pin id="669" dir="0" index="2" bw="12" slack="0"/>
<pin id="670" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/291 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sh_assign_1_i10_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i10_cast/291 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_85_i_i1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="0"/>
<pin id="680" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i1/291 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_85_i_i11_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i11_cast/291 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_86_i_i1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="53" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_86_i_i1/291 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_86_i_i12_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="53" slack="0"/>
<pin id="694" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_i_i12_cast/291 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_88_i_i1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="53" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88_i_i1/291 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Val2_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="136" slack="0"/>
<pin id="705" dir="0" index="2" bw="136" slack="0"/>
<pin id="706" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_8/291 "/>
</bind>
</comp>

<comp id="710" class="1004" name="result_V_1_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="136" slack="0"/>
<pin id="713" dir="0" index="2" bw="7" slack="0"/>
<pin id="714" dir="0" index="3" bw="8" slack="0"/>
<pin id="715" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_1/291 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Result_5_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="53" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="52" slack="1"/>
<pin id="724" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/291 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_i_i1_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="53" slack="0"/>
<pin id="729" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i1/291 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_i_i_i22_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="11" slack="1"/>
<pin id="733" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i22_cast/291 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sh_assign_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="11" slack="0"/>
<pin id="736" dir="0" index="1" bw="11" slack="0"/>
<pin id="737" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_4/291 "/>
</bind>
</comp>

<comp id="740" class="1004" name="isNeg_2_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="12" slack="0"/>
<pin id="743" dir="0" index="2" bw="5" slack="0"/>
<pin id="744" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_2/291 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_i_i1_102_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="0"/>
<pin id="750" dir="0" index="1" bw="11" slack="1"/>
<pin id="751" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i1_102/291 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_i_i25_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i25_cast/291 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sh_assign_5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="12" slack="0"/>
<pin id="760" dir="0" index="2" bw="12" slack="0"/>
<pin id="761" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_5/291 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sh_assign_1_i26_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i26_cast/291 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_85_i_i2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="12" slack="0"/>
<pin id="771" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i2/291 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_85_i_i27_cast_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="12" slack="0"/>
<pin id="775" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i27_cast/291 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_86_i_i2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="53" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_86_i_i2/291 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_86_i_i28_cast_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="53" slack="0"/>
<pin id="785" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_i_i28_cast/291 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_88_i_i2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="53" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88_i_i2/291 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Val2_13_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="136" slack="0"/>
<pin id="796" dir="0" index="2" bw="136" slack="0"/>
<pin id="797" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/291 "/>
</bind>
</comp>

<comp id="801" class="1004" name="result_V_2_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="136" slack="0"/>
<pin id="804" dir="0" index="2" bw="7" slack="0"/>
<pin id="805" dir="0" index="3" bw="8" slack="0"/>
<pin id="806" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_2/291 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Val2_15_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_15/291 "/>
</bind>
</comp>

<comp id="815" class="1004" name="loc_V_6_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="11" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="0"/>
<pin id="818" dir="0" index="2" bw="7" slack="0"/>
<pin id="819" dir="0" index="3" bw="7" slack="0"/>
<pin id="820" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_6/291 "/>
</bind>
</comp>

<comp id="825" class="1004" name="loc_V_7_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="0"/>
<pin id="827" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_7/291 "/>
</bind>
</comp>

<comp id="829" class="1004" name="p_Result_6_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="53" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="52" slack="0"/>
<pin id="833" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/291 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_i_i2_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="53" slack="0"/>
<pin id="839" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i2/291 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_i_i_i38_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="11" slack="0"/>
<pin id="843" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i38_cast/291 "/>
</bind>
</comp>

<comp id="845" class="1004" name="sh_assign_6_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="0"/>
<pin id="847" dir="0" index="1" bw="11" slack="0"/>
<pin id="848" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_6/291 "/>
</bind>
</comp>

<comp id="851" class="1004" name="isNeg_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="12" slack="0"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_3/291 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_i_i2_103_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="11" slack="0"/>
<pin id="861" dir="0" index="1" bw="11" slack="0"/>
<pin id="862" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i2_103/291 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_i_i41_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="11" slack="0"/>
<pin id="867" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i41_cast/291 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sh_assign_7_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="12" slack="0"/>
<pin id="872" dir="0" index="2" bw="12" slack="0"/>
<pin id="873" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_7/291 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sh_assign_1_i42_cast_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="12" slack="0"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i42_cast/291 "/>
</bind>
</comp>

<comp id="881" class="1004" name="tmp_85_i_i3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="0"/>
<pin id="883" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i3/291 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_85_i_i43_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="12" slack="0"/>
<pin id="887" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_i_i43_cast/291 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_86_i_i3_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="53" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="53" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_86_i_i3/291 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_88_i_i3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="53" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="1" index="2" bw="136" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88_i_i3/291 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_86_i_i44_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="53" slack="1"/>
<pin id="903" dir="1" index="1" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_i_i44_cast/292 "/>
</bind>
</comp>

<comp id="904" class="1004" name="p_Val2_18_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="0" index="1" bw="136" slack="0"/>
<pin id="907" dir="0" index="2" bw="136" slack="1"/>
<pin id="908" dir="1" index="3" bw="136" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/292 "/>
</bind>
</comp>

<comp id="910" class="1004" name="result_V_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="136" slack="0"/>
<pin id="913" dir="0" index="2" bw="7" slack="0"/>
<pin id="914" dir="0" index="3" bw="8" slack="0"/>
<pin id="915" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V_3/292 "/>
</bind>
</comp>

<comp id="921" class="1004" name="vc_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="308"/>
<pin id="923" dir="0" index="1" bw="64" slack="1"/>
<pin id="924" dir="0" index="2" bw="64" slack="1"/>
<pin id="925" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vc_1/309 "/>
</bind>
</comp>

<comp id="928" class="1005" name="b_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="94"/>
<pin id="930" dir="1" index="1" bw="64" slack="94"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="934" class="1005" name="r_read_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="94"/>
<pin id="936" dir="1" index="1" bw="64" slack="94"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="T_read_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="95"/>
<pin id="942" dir="1" index="1" bw="64" slack="95"/>
</pin_list>
<bind>
<opset="T_read "/>
</bind>
</comp>

<comp id="948" class="1005" name="X_read_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="119"/>
<pin id="950" dir="1" index="1" bw="64" slack="119"/>
</pin_list>
<bind>
<opset="X_read "/>
</bind>
</comp>

<comp id="954" class="1005" name="S_read_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="64" slack="39"/>
<pin id="956" dir="1" index="1" bw="64" slack="39"/>
</pin_list>
<bind>
<opset="S_read "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_65_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="289"/>
<pin id="964" dir="1" index="1" bw="1" slack="308"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_3_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="27" slack="1"/>
<pin id="969" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="972" class="1005" name="tmp_5_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="26" slack="7"/>
<pin id="974" dir="1" index="1" bw="26" slack="7"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="977" class="1005" name="k_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="64" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="982" class="1005" name="tmp_s_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_66_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="64" slack="1"/>
<pin id="989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="992" class="1005" name="tmp_32_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_33_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_34_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="1"/>
<pin id="1004" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="U_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="1"/>
<pin id="1009" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_35_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="v_4_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="64" slack="1"/>
<pin id="1019" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_4 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="tmp_36_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_37_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="1"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_38_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="1"/>
<pin id="1035" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_39_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="64" slack="1"/>
<pin id="1040" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_40_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="1"/>
<pin id="1045" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_41_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="64" slack="1"/>
<pin id="1050" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_61_neg_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="1"/>
<pin id="1055" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_neg "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_49_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="64" slack="1"/>
<pin id="1060" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_42_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="tmp_46_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="64" slack="1"/>
<pin id="1070" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="tmp_50_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="64" slack="1"/>
<pin id="1075" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_47_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="1"/>
<pin id="1080" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_43_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="tmp_44_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="64" slack="1"/>
<pin id="1090" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_45_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="64" slack="1"/>
<pin id="1095" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="tmp_51_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="1"/>
<pin id="1100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="tmp_48_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="1"/>
<pin id="1105" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="t2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="64" slack="173"/>
<pin id="1110" dir="1" index="1" bw="64" slack="173"/>
</pin_list>
<bind>
<opset="t2 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="t1_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="64" slack="169"/>
<pin id="1115" dir="1" index="1" bw="64" slack="169"/>
</pin_list>
<bind>
<opset="t1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="v_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="64" slack="1"/>
<pin id="1120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="1125" class="1005" name="tmp_52_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="64" slack="1"/>
<pin id="1127" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_24_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="1"/>
<pin id="1132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="v_2_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="64" slack="2"/>
<pin id="1136" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_2 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp_54_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="64" slack="1"/>
<pin id="1141" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_55_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_56_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="1"/>
<pin id="1151" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_58_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="64" slack="1"/>
<pin id="1156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_53_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="64" slack="1"/>
<pin id="1161" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_57_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="1"/>
<pin id="1166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="v1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="64" slack="1"/>
<pin id="1171" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="v2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="1"/>
<pin id="1176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="d1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="64" slack="1"/>
<pin id="1182" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="d2_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="1"/>
<pin id="1189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d2 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="loc_V_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="11" slack="1"/>
<pin id="1195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1199" class="1005" name="loc_V_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="52" slack="1"/>
<pin id="1201" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="loc_V_2_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="11" slack="1"/>
<pin id="1206" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="loc_V_3_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="52" slack="1"/>
<pin id="1212" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="loc_V_4_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="11" slack="1"/>
<pin id="1217" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_4 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="loc_V_5_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="52" slack="1"/>
<pin id="1223" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_5 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="result_V_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="1"/>
<pin id="1228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1231" class="1005" name="result_V_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_1 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="result_V_2_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="1"/>
<pin id="1238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_2 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="isNeg_3_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="1"/>
<pin id="1243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg_3 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_86_i_i3_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="53" slack="1"/>
<pin id="1248" dir="1" index="1" bw="53" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86_i_i3 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_88_i_i3_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="136" slack="1"/>
<pin id="1253" dir="1" index="1" bw="136" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88_i_i3 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="result_V_3_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="157"><net_src comp="149" pin="6"/><net_sink comp="146" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="179" pin=6"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="247"><net_src comp="243" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="296"><net_src comp="149" pin="6"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="149" pin="6"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="68" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="311"><net_src comp="146" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="328"><net_src comp="60" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="58" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="353" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="387"><net_src comp="356" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="392"><net_src comp="312" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="398"><net_src comp="316" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="404"><net_src comp="248" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="140" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="30" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="32" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="179" pin="7"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="36" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="179" pin="7"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="441"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="54" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="487"><net_src comp="159" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="76" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="501"><net_src comp="484" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="164" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="502" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="169" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="72" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="520" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="78" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="84" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="86" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="558" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="552" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="583" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="538" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="545" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="587" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="558" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="601" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=2"/></net>

<net id="625"><net_src comp="90" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="611" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="74" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="92" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="80" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="82" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="86" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="88" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="657" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="649" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="643" pin="2"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="674" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="629" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="695"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="636" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="678" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="649" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="692" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="696" pin="2"/><net_sink comp="702" pin=2"/></net>

<net id="716"><net_src comp="90" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="702" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="74" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="719"><net_src comp="92" pin="0"/><net_sink comp="710" pin=3"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="80" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="738"><net_src comp="731" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="82" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="84" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="734" pin="2"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="86" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="88" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="740" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="734" pin="2"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="765" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="720" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="786"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="791"><net_src comp="727" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="769" pin="1"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="740" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="783" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="787" pin="2"/><net_sink comp="793" pin=2"/></net>

<net id="807"><net_src comp="90" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="793" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="74" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="92" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="814"><net_src comp="174" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="821"><net_src comp="72" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="811" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="74" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="76" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="828"><net_src comp="811" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="834"><net_src comp="78" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="80" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="825" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="840"><net_src comp="829" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="815" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="841" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="82" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="84" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="845" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="86" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="863"><net_src comp="88" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="815" pin="4"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="874"><net_src comp="851" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="845" pin="2"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="877" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="877" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="829" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="837" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="881" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="916"><net_src comp="90" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="904" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="918"><net_src comp="74" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="919"><net_src comp="92" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="920"><net_src comp="910" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="926"><net_src comp="401" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="401" pin="1"/><net_sink comp="921" pin=2"/></net>

<net id="931"><net_src comp="110" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="937"><net_src comp="116" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="943"><net_src comp="122" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="951"><net_src comp="128" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="957"><net_src comp="134" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="961"><net_src comp="954" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="965"><net_src comp="405" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="970"><net_src comp="411" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="975"><net_src comp="421" pin="4"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="980"><net_src comp="431" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="985"><net_src comp="347" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="990"><net_src comp="438" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="995"><net_src comp="252" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1000"><net_src comp="350" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="1005"><net_src comp="217" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1010"><net_src comp="257" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1015"><net_src comp="262" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1020"><net_src comp="221" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="1027"><net_src comp="337" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="195" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1036"><net_src comp="212" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="1041"><net_src comp="201" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1046"><net_src comp="267" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1051"><net_src comp="320" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="1056"><net_src comp="446" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1061"><net_src comp="452" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1066"><net_src comp="198" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="1071"><net_src comp="226" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1076"><net_src comp="272" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="1081"><net_src comp="276" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="1086"><net_src comp="207" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1091"><net_src comp="204" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1096"><net_src comp="280" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1101"><net_src comp="369" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1106"><net_src comp="374" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1111"><net_src comp="284" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1116"><net_src comp="288" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1121"><net_src comp="324" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="1128"><net_src comp="329" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="1133"><net_src comp="342" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1137"><net_src comp="230" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="1142"><net_src comp="292" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1147"><net_src comp="298" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="1152"><net_src comp="235" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1157"><net_src comp="359" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1162"><net_src comp="364" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1167"><net_src comp="303" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1172"><net_src comp="239" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1177"><net_src comp="307" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="1183"><net_src comp="333" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1190"><net_src comp="243" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="1192"><net_src comp="1187" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1196"><net_src comp="488" pin="4"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1202"><net_src comp="498" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="1207"><net_src comp="506" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1213"><net_src comp="516" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1218"><net_src comp="524" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1224"><net_src comp="534" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1229"><net_src comp="619" pin="4"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1234"><net_src comp="710" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1239"><net_src comp="801" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1244"><net_src comp="851" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1249"><net_src comp="889" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1254"><net_src comp="895" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="1259"><net_src comp="910" pin="4"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="356" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
		tmp_3 : 1
		tmp_5 : 1
	State 4
		tmp_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp_66 : 1
		tmp_33 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		stg_368 : 1
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
		tmp_61_neg : 1
	State 96
		tmp_50 : 1
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
		stg_587 : 1
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
		tmp_54 : 1
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
		x_assign_1 : 1
		tmp_77_neg : 1
		tmp_61 : 1
		x_assign_2 : 2
	State 223
		tmp_81_neg : 1
		tmp_63 : 1
		x_assign_3 : 2
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
		p_Val2_s : 1
		loc_V : 2
		loc_V_1 : 2
		p_Val2_5 : 1
		loc_V_2 : 2
		loc_V_3 : 2
		p_Val2_10 : 1
		loc_V_4 : 2
		loc_V_5 : 2
	State 291
		tmp_i_i : 1
		sh_assign : 1
		isNeg : 2
		tmp_i_i_cast : 1
		sh_assign_1 : 3
		sh_assign_1_i_cast : 4
		tmp_85_i_i : 5
		tmp_85_i_i_cast : 5
		tmp_86_i_i : 6
		tmp_86_i_i_cast : 7
		tmp_88_i_i : 6
		p_Val2_3 : 8
		result_V : 9
		tmp_i_i5 : 1
		sh_assign_2 : 1
		isNeg_1 : 2
		tmp_i_i9_cast : 1
		sh_assign_3 : 3
		sh_assign_1_i10_cast : 4
		tmp_85_i_i1 : 5
		tmp_85_i_i11_cast : 5
		tmp_86_i_i1 : 6
		tmp_86_i_i12_cast : 7
		tmp_88_i_i1 : 6
		p_Val2_8 : 8
		result_V_1 : 9
		tmp_i_i1 : 1
		sh_assign_4 : 1
		isNeg_2 : 2
		tmp_i_i25_cast : 1
		sh_assign_5 : 3
		sh_assign_1_i26_cast : 4
		tmp_85_i_i2 : 5
		tmp_85_i_i27_cast : 5
		tmp_86_i_i2 : 6
		tmp_86_i_i28_cast : 7
		tmp_88_i_i2 : 6
		p_Val2_13 : 8
		result_V_2 : 9
		p_Val2_15 : 1
		loc_V_6 : 2
		loc_V_7 : 2
		p_Result_6 : 3
		tmp_i_i2 : 4
		tmp_i_i_i38_cast : 3
		sh_assign_6 : 4
		isNeg_3 : 5
		tmp_i_i2_103 : 3
		tmp_i_i41_cast : 4
		sh_assign_7 : 6
		sh_assign_1_i42_cast : 7
		tmp_85_i_i3 : 8
		tmp_85_i_i43_cast : 8
		tmp_86_i_i3 : 9
		tmp_88_i_i3 : 9
	State 292
		p_Val2_18 : 1
		result_V_3 : 2
		tmp_64 : 3
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
		stg_1148 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |     grp_BlackScholes_CND_fu_159     |   223   |  1.571  |  11145  |  19199  |
|          |     grp_BlackScholes_CND_fu_164     |   223   |  1.571  |  11145  |  19199  |
|   call   |     grp_BlackScholes_CND_fu_169     |   223   |  1.571  |  11145  |  19199  |
|          |     grp_BlackScholes_CND_fu_174     |   223   |  1.571  |  11145  |  19199  |
|          | grp_BlackScholes_rand_uint32_fu_179 |    0    |  4.179  |   125   |   820   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_320             |    0    |    0    |   3211  |   3658  |
|   ddiv   |              grp_fu_324             |    0    |    0    |   3211  |   3658  |
|          |              grp_fu_329             |    0    |    0    |   3211  |   3658  |
|          |              grp_fu_333             |    0    |    0    |   3211  |   3658  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_252             |    11   |    0    |   317   |   578   |
|          |              grp_fu_257             |    11   |    0    |   317   |   578   |
|          |              grp_fu_262             |    11   |    0    |   317   |   578   |
|          |              grp_fu_267             |    11   |    0    |   317   |   578   |
|          |              grp_fu_272             |    11   |    0    |   317   |   578   |
|          |              grp_fu_276             |    11   |    0    |   317   |   578   |
|          |              grp_fu_280             |    11   |    0    |   317   |   578   |
|   dmul   |              grp_fu_284             |    11   |    0    |   317   |   578   |
|          |              grp_fu_288             |    11   |    0    |   317   |   578   |
|          |              grp_fu_292             |    11   |    0    |   317   |   578   |
|          |              grp_fu_298             |    11   |    0    |   317   |   578   |
|          |              grp_fu_303             |    11   |    0    |   317   |   578   |
|          |              grp_fu_307             |    11   |    0    |   317   |   578   |
|          |              grp_fu_312             |    11   |    0    |   317   |   578   |
|          |              grp_fu_316             |    11   |    0    |   317   |   578   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |              grp_fu_217             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_221             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_226             |    3    |    0    |   445   |   1149  |
|   dadd   |              grp_fu_230             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_235             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_239             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_243             |    3    |    0    |   445   |   1149  |
|          |              grp_fu_248             |    3    |    0    |   445   |   1149  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dexp   |              grp_fu_369             |    26   |    0    |   1549  |   2599  |
|          |              grp_fu_374             |    26   |    0    |   1549  |   2599  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dsqrt  |              grp_fu_359             |    0    |    0    |   1832  |   2180  |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dlog   |              grp_fu_364             |    61   |    0    |   1909  |   1510  |
|----------|-------------------------------------|---------|---------|---------|---------|
|  uitodp  |              grp_fu_347             |    0    |    0    |   412   |   645   |
|          |              grp_fu_350             |    0    |    0    |   412   |   645   |
|----------|-------------------------------------|---------|---------|---------|---------|
|  sitodp  |              grp_fu_353             |    0    |    0    |   412   |   645   |
|          |              grp_fu_356             |    0    |    0    |   412   |   645   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   dcmp   |              grp_fu_337             |    0    |    0    |   130   |   469   |
|          |              grp_fu_342             |    0    |    0    |   130   |   469   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   flog   |              grp_fu_212             |    13   |    0    |   485   |   614   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fsqrt  |              grp_fu_207             |    0    |    0    |   405   |   615   |
|----------|-------------------------------------|---------|---------|---------|---------|
|  fptrunc |              grp_fu_195             |    0    |    0    |   128   |   277   |
|          |              grp_fu_198             |    0    |    0    |   128   |   277   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          sh_assign_1_fu_575         |    0    |    0    |    0    |    12   |
|          |           p_Val2_3_fu_611           |    0    |    0    |    0    |   136   |
|          |          sh_assign_3_fu_666         |    0    |    0    |    0    |    12   |
|          |           p_Val2_8_fu_702           |    0    |    0    |    0    |   136   |
|  select  |          sh_assign_5_fu_757         |    0    |    0    |    0    |    12   |
|          |           p_Val2_13_fu_793          |    0    |    0    |    0    |   136   |
|          |          sh_assign_7_fu_869         |    0    |    0    |    0    |    12   |
|          |           p_Val2_18_fu_904          |    0    |    0    |    0    |   136   |
|          |             vc_1_fu_921             |    0    |    0    |    0    |    64   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_86_i_i_fu_595          |    0    |    0    |    0    |   157   |
|   lshr   |          tmp_86_i_i1_fu_686         |    0    |    0    |    0    |   157   |
|          |          tmp_86_i_i2_fu_777         |    0    |    0    |    0    |   157   |
|          |          tmp_86_i_i3_fu_889         |    0    |    0    |    0    |   157   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_88_i_i_fu_605          |    0    |    0    |    0    |   157   |
|    shl   |          tmp_88_i_i1_fu_696         |    0    |    0    |    0    |   157   |
|          |          tmp_88_i_i2_fu_787         |    0    |    0    |    0    |   157   |
|          |          tmp_88_i_i3_fu_895         |    0    |    0    |    0    |   157   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   fpext  |              grp_fu_201             |    0    |    0    |   100   |   138   |
|          |              grp_fu_204             |    0    |    0    |   100   |   138   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_61_neg_fu_446          |    0    |    0    |    0    |    87   |
|    xor   |          tmp_77_neg_fu_459          |    0    |    0    |    0    |    87   |
|          |          tmp_81_neg_fu_473          |    0    |    0    |    0    |    87   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           sh_assign_fu_552          |    0    |    0    |    0    |    11   |
|    add   |          sh_assign_2_fu_643         |    0    |    0    |    0    |    11   |
|          |          sh_assign_4_fu_734         |    0    |    0    |    0    |    11   |
|          |          sh_assign_6_fu_845         |    0    |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          tmp_i_i_101_fu_566         |    0    |    0    |    0    |    11   |
|    sub   |           tmp_i_i9_fu_657           |    0    |    0    |    0    |    11   |
|          |         tmp_i_i1_102_fu_748         |    0    |    0    |    0    |    11   |
|          |         tmp_i_i2_103_fu_859         |    0    |    0    |    0    |    11   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   icmp   |            tmp_65_fu_405            |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          b_read_read_fu_110         |    0    |    0    |    0    |    0    |
|          |          r_read_read_fu_116         |    0    |    0    |    0    |    0    |
|   read   |          T_read_read_fu_122         |    0    |    0    |    0    |    0    |
|          |          X_read_read_fu_128         |    0    |    0    |    0    |    0    |
|          |          S_read_read_fu_134         |    0    |    0    |    0    |    0    |
|          |     CallPutFlag_read_read_fu_140    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             tmp_3_fu_411            |    0    |    0    |    0    |    0    |
|          |             tmp_5_fu_421            |    0    |    0    |    0    |    0    |
|          |             loc_V_fu_488            |    0    |    0    |    0    |    0    |
|          |            loc_V_2_fu_506           |    0    |    0    |    0    |    0    |
|partselect|            loc_V_4_fu_524           |    0    |    0    |    0    |    0    |
|          |           result_V_fu_619           |    0    |    0    |    0    |    0    |
|          |          result_V_1_fu_710          |    0    |    0    |    0    |    0    |
|          |          result_V_2_fu_801          |    0    |    0    |    0    |    0    |
|          |            loc_V_6_fu_815           |    0    |    0    |    0    |    0    |
|          |          result_V_3_fu_910          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |               k_fu_431              |    0    |    0    |    0    |    0    |
|          |             tmp_6_fu_435            |    0    |    0    |    0    |    0    |
|          |         tmp_i_i_cast_fu_571         |    0    |    0    |    0    |    0    |
|          |      sh_assign_1_i_cast_fu_583      |    0    |    0    |    0    |    0    |
|   sext   |         tmp_i_i9_cast_fu_662        |    0    |    0    |    0    |    0    |
|          |     sh_assign_1_i10_cast_fu_674     |    0    |    0    |    0    |    0    |
|          |        tmp_i_i25_cast_fu_753        |    0    |    0    |    0    |    0    |
|          |     sh_assign_1_i26_cast_fu_765     |    0    |    0    |    0    |    0    |
|          |        tmp_i_i41_cast_fu_865        |    0    |    0    |    0    |    0    |
|          |     sh_assign_1_i42_cast_fu_877     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            tmp_66_fu_438            |    0    |    0    |    0    |    0    |
|          |            tmp_i_i_fu_545           |    0    |    0    |    0    |    0    |
|          |        tmp_i_i_i_cast_fu_549        |    0    |    0    |    0    |    0    |
|          |          tmp_85_i_i_fu_587          |    0    |    0    |    0    |    0    |
|          |        tmp_85_i_i_cast_fu_591       |    0    |    0    |    0    |    0    |
|          |        tmp_86_i_i_cast_fu_601       |    0    |    0    |    0    |    0    |
|          |           tmp_i_i5_fu_636           |    0    |    0    |    0    |    0    |
|          |        tmp_i_i_i6_cast_fu_640       |    0    |    0    |    0    |    0    |
|          |          tmp_85_i_i1_fu_678         |    0    |    0    |    0    |    0    |
|          |       tmp_85_i_i11_cast_fu_682      |    0    |    0    |    0    |    0    |
|   zext   |       tmp_86_i_i12_cast_fu_692      |    0    |    0    |    0    |    0    |
|          |           tmp_i_i1_fu_727           |    0    |    0    |    0    |    0    |
|          |       tmp_i_i_i22_cast_fu_731       |    0    |    0    |    0    |    0    |
|          |          tmp_85_i_i2_fu_769         |    0    |    0    |    0    |    0    |
|          |       tmp_85_i_i27_cast_fu_773      |    0    |    0    |    0    |    0    |
|          |       tmp_86_i_i28_cast_fu_783      |    0    |    0    |    0    |    0    |
|          |           tmp_i_i2_fu_837           |    0    |    0    |    0    |    0    |
|          |       tmp_i_i_i38_cast_fu_841       |    0    |    0    |    0    |    0    |
|          |          tmp_85_i_i3_fu_881         |    0    |    0    |    0    |    0    |
|          |       tmp_85_i_i43_cast_fu_885      |    0    |    0    |    0    |    0    |
|          |       tmp_86_i_i44_cast_fu_901      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |            loc_V_1_fu_498           |    0    |    0    |    0    |    0    |
|   trunc  |            loc_V_3_fu_516           |    0    |    0    |    0    |    0    |
|          |            loc_V_5_fu_534           |    0    |    0    |    0    |    0    |
|          |            loc_V_7_fu_825           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          p_Result_s_fu_538          |    0    |    0    |    0    |    0    |
|bitconcatenate|          p_Result_4_fu_629          |    0    |    0    |    0    |    0    |
|          |          p_Result_5_fu_720          |    0    |    0    |    0    |    0    |
|          |          p_Result_6_fu_829          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             isNeg_fu_558            |    0    |    0    |    0    |    0    |
| bitselect|            isNeg_1_fu_649           |    0    |    0    |    0    |    0    |
|          |            isNeg_2_fu_740           |    0    |    0    |    0    |    0    |
|          |            isNeg_3_fu_851           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   1207  |  10.463 |  75957  |  126844 |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| mt_kk |    4   |    0   |    0   |
|mt_kkp1|    4   |    0   |    0   |
|mt_kkpm|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |   12   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   S_read_reg_954   |   64   |
|   T_read_reg_940   |   64   |
|     U_reg_1007     |   64   |
|   X_read_reg_948   |   64   |
|   b_read_reg_928   |   64   |
|     d1_reg_1180    |   64   |
|     d2_reg_1187    |   64   |
|  isNeg_3_reg_1241  |    1   |
|      k_reg_977     |   64   |
|  loc_V_1_reg_1199  |   52   |
|  loc_V_2_reg_1204  |   11   |
|  loc_V_3_reg_1210  |   52   |
|  loc_V_4_reg_1215  |   11   |
|  loc_V_5_reg_1221  |   52   |
|   loc_V_reg_1193   |   11   |
|   r_read_reg_934   |   64   |
|       reg_379      |   64   |
|       reg_384      |   64   |
|       reg_389      |   64   |
|       reg_395      |   64   |
|       reg_401      |   64   |
| result_V_1_reg_1231|   32   |
| result_V_2_reg_1236|   32   |
| result_V_3_reg_1256|   32   |
|  result_V_reg_1226 |   32   |
|     t1_reg_1113    |   64   |
|     t2_reg_1108    |   64   |
|   tmp_24_reg_1130  |    1   |
|   tmp_32_reg_992   |   64   |
|   tmp_33_reg_997   |   64   |
|   tmp_34_reg_1002  |   64   |
|   tmp_35_reg_1012  |   64   |
|   tmp_36_reg_1024  |    1   |
|   tmp_37_reg_1028  |   32   |
|   tmp_38_reg_1033  |   32   |
|   tmp_39_reg_1038  |   64   |
|    tmp_3_reg_967   |   27   |
|   tmp_40_reg_1043  |   64   |
|   tmp_41_reg_1048  |   64   |
|   tmp_42_reg_1063  |   32   |
|   tmp_43_reg_1083  |   32   |
|   tmp_44_reg_1088  |   64   |
|   tmp_45_reg_1093  |   64   |
|   tmp_46_reg_1068  |   64   |
|   tmp_47_reg_1078  |   64   |
|   tmp_48_reg_1103  |   64   |
|   tmp_49_reg_1058  |   64   |
|   tmp_50_reg_1073  |   64   |
|   tmp_51_reg_1098  |   64   |
|   tmp_52_reg_1125  |   64   |
|   tmp_53_reg_1159  |   64   |
|   tmp_54_reg_1139  |   64   |
|   tmp_55_reg_1144  |   64   |
|   tmp_56_reg_1149  |   64   |
|   tmp_57_reg_1164  |   64   |
|   tmp_58_reg_1154  |   64   |
|    tmp_5_reg_972   |   26   |
| tmp_61_neg_reg_1053|   64   |
|   tmp_65_reg_962   |    1   |
|   tmp_66_reg_987   |   64   |
|tmp_86_i_i3_reg_1246|   53   |
|tmp_88_i_i3_reg_1251|   136  |
|    tmp_s_reg_982   |   64   |
|     v1_reg_1169    |   64   |
|     v2_reg_1174    |   64   |
|     v_1_reg_146    |   64   |
|    v_2_reg_1134    |   64   |
|    v_4_reg_1017    |   64   |
|     v_reg_1118     |   64   |
+--------------------+--------+
|        Total       |  3699  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| grp_BlackScholes_CND_fu_164 |  p1  |   2  |  64  |   128  ||    64   |
|          grp_fu_248         |  p0  |   2  |  64  |   128  ||    64   |
|          grp_fu_248         |  p1  |   2  |  64  |   128  ||    64   |
|          grp_fu_272         |  p0  |   2  |  64  |   128  ||    64   |
|          grp_fu_347         |  p0  |   2  |  27  |   54   ||    27   |
|          grp_fu_350         |  p0  |   2  |  63  |   126  ||    63   |
|          grp_fu_353         |  p0  |   2  |  32  |   64   ||    32   |
|          grp_fu_356         |  p0  |   3  |  32  |   96   ||    32   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   852  || 12.6023 ||   410   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |  1207  |   10   |  75957 | 126844 |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   410  |
|  Register |    -   |    -   |    -   |  3699  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |  1207  |   23   |  79656 | 127254 |
+-----------+--------+--------+--------+--------+--------+
