// Seed: 3490722785
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2, id_3 = id_3;
  always begin
    id_3 <= id_2;
  end
  assign id_3 = ~1;
  assign id_2 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  wor   id_2
);
  tri id_4, id_5;
  wire id_6;
  module_0(
      id_4
  );
  assign id_5 = 1;
endmodule
module module_2 (
    input logic id_0
);
  initial id_2 <= 1;
  assign #1 id_2 = 1;
  assign id_2 = id_0;
  id_3(
      .id_0(1), .id_1()
  );
  wire id_4;
  module_0(
      id_4
  );
  wire id_5;
endmodule
