From 280326a26da91c869fdaa9dafcdd823d2f47b422 Mon Sep 17 00:00:00 2001
From: Han Xu <b45815@freescale.com>
Date: Fri, 5 Jun 2015 12:26:28 -0500
Subject: [PATCH 1204/1594] MLK-11060: Revert "MLK-10766: mtd: qspi: disable
 DDR_EN bit before SW reset"

commit fb1e736a37fe7d58e730a2a394a0e8e8795c8514 from
git://git.freescale.com/imx/linux-2.6-imx.git

This reverts commit cc2500bb20a620e191cbb20c346660d260d1e7d7.

This QSPI ddr setting was changed on i.MX6UL and i.MX7D, refer to the
below commit

commit e168ff92f780b8ef74cf7e50ad5cb9d50b1b8007
Author: Peng Fan <Peng.Fan@freescale.com>
Date:   Fri May 29 09:12:22 2015 +0800

imx: qspi fix ddr delay setting

For i.MX6UL and i.MX7D, ddr delay logic enable bit is changed from
i.MX6SX.
If want to enable qspi ddr mode, ddr delay logic should be enabled.

Signed-off-by: Peng Fan <Peng.Fan@freescale.com>

Signed-off-by: Han Xu <b45815@freescale.com>
---
 drivers/mtd/spi-nor/fsl-quadspi.c |    5 -----
 1 files changed, 0 insertions(+), 5 deletions(-)

diff --git a/drivers/mtd/spi-nor/fsl-quadspi.c b/drivers/mtd/spi-nor/fsl-quadspi.c
index 22fed0a..d68fa89 100644
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
@@ -780,11 +780,6 @@ static int fsl_qspi_nor_setup(struct fsl_qspi *q)
 	if (ret)
 		return ret;
 
-	/* clear the DDR_EN bit */
-	reg = readl(base + QUADSPI_MCR);
-	writel(~(QUADSPI_MCR_DDR_EN_MASK) & reg, base + QUADSPI_MCR);
-	udelay(1);
-
 	/* Reset the module */
 	writel(QUADSPI_MCR_SWRSTSD_MASK | QUADSPI_MCR_SWRSTHD_MASK,
 		base + QUADSPI_MCR);
-- 
1.7.5.4

