
*** Running vivado
    with args -log main_block_design_side_servo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_block_design_side_servo_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source main_block_design_side_servo_0_0.tcl -notrace
Command: synth_design -top main_block_design_side_servo_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28330 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1343.969 ; gain = 82.906 ; free physical = 8336 ; free virtual = 13936
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_block_design_side_servo_0_0' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_side_servo_0_0/synth/main_block_design_side_servo_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'side_servo_v1_0' declared at '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0.vhd:5' bound to instance 'U0' of component 'side_servo_v1_0' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_side_servo_0_0/synth/main_block_design_side_servo_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'side_servo_v1_0' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'side_servo_v1_0_S00_AXI' declared at '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:5' bound to instance 'side_servo_v1_0_S00_AXI_inst' of component 'side_servo_v1_0_S00_AXI' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'side_servo_v1_0_S00_AXI' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:237]
INFO: [Synth 8-226] default block is never used [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:367]
INFO: [Synth 8-3491] module 'main_side_servo' declared at '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/main_side_servo.vhd:5' bound to instance 'main_side_servo_inst' of component 'main_side_servo' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:401]
INFO: [Synth 8-638] synthesizing module 'main_side_servo' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/main_side_servo.vhd:12]
INFO: [Synth 8-4471] merging register 'pwm_right_internal_reg' into 'pwm_left_internal_reg' [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/main_side_servo.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element pwm_right_internal_reg was removed.  [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/main_side_servo.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'main_side_servo' (1#1) [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/main_side_servo.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:233]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'side_servo_v1_0_S00_AXI' (2#1) [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'side_servo_v1_0' (3#1) [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ipshared/7dd4/hdl/side_servo_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'main_block_design_side_servo_0_0' (4#1) [/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.srcs/sources_1/bd/main_block_design/ip/main_block_design_side_servo_0_0/synth/main_block_design_side_servo_0_0.vhd:84]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design side_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1388.594 ; gain = 127.531 ; free physical = 8350 ; free virtual = 13949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1388.594 ; gain = 127.531 ; free physical = 8349 ; free virtual = 13949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1388.594 ; gain = 127.531 ; free physical = 8349 ; free virtual = 13949
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1719.609 ; gain = 2.000 ; free physical = 8078 ; free virtual = 13677
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8149 ; free virtual = 13748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8148 ; free virtual = 13748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8150 ; free virtual = 13750
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pwm_left_internal" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8141 ; free virtual = 13741
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main_side_servo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module side_servo_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/side_servo_v1_0_S00_AXI_inst/main_side_servo_inst/pwm_left_internal" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design main_block_design_side_servo_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/side_servo_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/side_servo_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/side_servo_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/side_servo_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/side_servo_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/side_servo_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/side_servo_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module main_block_design_side_servo_0_0.
INFO: [Synth 8-3332] Sequential element (U0/side_servo_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module main_block_design_side_servo_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8129 ; free virtual = 13731
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8003 ; free virtual = 13605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8003 ; free virtual = 13605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |    43|
|5     |LUT5 |     5|
|6     |LUT6 |     1|
|7     |FDRE |   104|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   160|
|2     |  U0                             |side_servo_v1_0         |   160|
|3     |    side_servo_v1_0_S00_AXI_inst |side_servo_v1_0_S00_AXI |   160|
|4     |      main_side_servo_inst       |main_side_servo         |     5|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.609 ; gain = 458.547 ; free physical = 8002 ; free virtual = 13603
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1719.609 ; gain = 127.531 ; free physical = 8059 ; free virtual = 13661
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1719.617 ; gain = 458.547 ; free physical = 8060 ; free virtual = 13661
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1720.609 ; gain = 471.094 ; free physical = 8052 ; free virtual = 13653
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/saba/Documents/workstation6/2d_ultrasonic_radar/2d_ultrasonic_radar.runs/main_block_design_side_servo_0_0_synth_1/main_block_design_side_servo_0_0.dcp' has been generated.
