<module name="Clock_Control_Reg_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_CLKEN_PLL" acronym="CM_CLKEN_PLL" offset="0x0" width="32" description="This register allows controlling the DPLL3 and DPLL4 modes.">
    <bitfield id="PWRDN_EMU_PERIPH" width="1" begin="31" end="31" resetval="0x0" description="This bit allows to power-down or not the DPLL4_M6X2_CLK HSDIVIDER path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_EMU_PERIPH_0" description="Power-up the DPLL4_M6X2_CLK HSDIVIDER path."/>
      <bitenum value="1" token="PWRDN_EMU_PERIPH_1" description="Power-down the DPLL4_M6X2_CLK HSDIVIDER path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="PWRDN_CAM" width="1" begin="30" end="30" resetval="0x0" description="This bit allows to power-down or not the DPLL4_M5X2_CLK HSDIVIDER path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_CAM_0" description="Power-up the DPLL4_M5X2_CLK HSDIVIDER path."/>
      <bitenum value="1" token="PWRDN_CAM_1" description="Power-down the DPLL4_M5X2_CLK HSDIVIDER path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="PWRDN_DSS1" width="1" begin="29" end="29" resetval="0x0" description="This bit allows to power-down or not the DPLL4_M4X2_CLK HSDIVIDER path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_DSS1_0" description="Power-up the DPLL4_M4X2_CLK HSDIVIDER path."/>
      <bitenum value="1" token="PWRDN_DSS1_1" description="Power-down the DPLL4_M4X2_CLK HSDIVIDER path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="PWRDN_TV" width="1" begin="28" end="28" resetval="0x0" description="This bit allows to power-down or not the DPLL4_M3X2_CLK HSDIVIDER path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_TV_0" description="Power-up the DPLL4_M3X2_CLK HSDIVIDER path."/>
      <bitenum value="1" token="PWRDN_TV_1" description="Power-down the DPLL4_M3X2_CLK HSDIVIDER path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="PWRDN_96M" width="1" begin="27" end="27" resetval="0x0" description="This bit allows to power-down or not the DPLL4_M2X2_CLK path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_96M_0" description="Power-up the DPLL4_M2X2_CLK path."/>
      <bitenum value="1" token="PWRDN_96M_1" description="Power-down the DPLL4_M2X2_CLK path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="EN_PERIPH_DPLL_LPMODE" width="1" begin="26" end="26" resetval="0x0" description="This bit allows to enable or disable the LP mode of the DPLL4. Writting this bit to switch the mode between LP or normal mode will take effect only when the DPLL will have transition into the bypass or stop state, followed by a lock or re-lock of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" token="EN_PERIPH_DPLL_LPMODE_0" description="Disables the DPLL LP mode to re-enter the normal mode at the following lock or re-lock sequence."/>
      <bitenum value="1" token="EN_PERIPH_DPLL_LPMODE_1" description="Enables the DPLL LP mode to enter the LP mode at the following lock or re-lock sequence."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0X0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PERIPH_DPLL_FREQSEL" width="4" begin="23" end="20" resetval="0x1" description="This bit field allows selecting the proper range of the DPLL4 internal frequency depending on the DPLL reference clock and the N divider." range="" rwaccess="RW">
      <bitenum value="3" token="PERIPH_DPLL_FREQSEL_3" description="0.75 MHz 1.0 MHz0x4: 1.0 MHz 1.25 MHz 0x5: 1.25 MHz 1.5 MHz 0x6: 1.5 MHz 1.75 MHz 0x7: 1.75 MHz 2.1 MHz 0xB: 7.5 MHz 10 MHz 0xC: 10 MHz 12.5 MHz 0xD: 12.5 MHz 15 MHz 0xE: 15 MHz 17.5 MHz 0xF: 17.5 MHz 21 MHz"/>
    </bitfield>
    <bitfield id="EN_PERIPH_DPLL_DRIFTGUARD" width="1" begin="19" end="19" resetval="0x0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL4. The DPLL4 will automatically start a recalibration process upon assertion of the recal flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" token="EN_PERIPH_DPLL_DRIFTGUARD_0" description="Disables the DPLL4 automatic recalibration mode"/>
      <bitenum value="1" token="EN_PERIPH_DPLL_DRIFTGUARD_1" description="Enables the DPLL4 automatic recalibration mode"/>
    </bitfield>
    <bitfield id="EN_PERIPH_DPLL" width="3" begin="18" end="16" resetval="0x1" description="DPLL4 control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="EN_PERIPH_DPLL_1" description="Put the DPLL4 in low power stop mode"/>
      <bitenum value="7" token="EN_PERIPH_DPLL_7" description="Enables the DPLL4 in lock mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PWRDN_EMU_CORE" width="1" begin="12" end="12" resetval="0x0" description="This bit allows to power-down or not the DPLL3_M3X2 HSDIVIDER path." range="" rwaccess="RW">
      <bitenum value="0" token="PWRDN_EMU_CORE_0" description="Power-up the DPLL3_M3X2 HSDIVIDER path."/>
      <bitenum value="1" token="PWRDN_EMU_CORE_1" description="Power-down the DPLL3_M3X2 HSDIVIDER path. Writting this bit to 1 will take effect immediatly."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_CORE_DPLL_LPMODE" width="1" begin="10" end="10" resetval="0x0" description="This bit allows to enable or disable the LP mode of the DPLL3. Writting this bit to switch the mode between LP or normal mode will take effect only when the DPLL will have transition into the bypass or stop state, followed by a lock or re-lock of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" token="EN_CORE_DPLL_LPMODE_0" description="Disables the DPLL LP mode to re-enter the normal mode at the following lock or re-lock sequence."/>
      <bitenum value="1" token="EN_CORE_DPLL_LPMODE_1" description="Enables the DPLL LP mode to enter the LP mode at the following lock or re-lock sequence."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CORE_DPLL_FREQSEL" width="4" begin="7" end="4" resetval="0x1" description="This bit field allows selecting the proper range of the DPLL3 internal frequency depending on the DPLL reference clock and the N divider." range="" rwaccess="RW">
      <bitenum value="3" token="CORE_DPLL_FREQSEL_3" description="0.75 MHz 1.0 MHz0x4: 1.0 MHz 1.25 MHz 0x5: 1.25 MHz 1.5 MHz 0x6: 1.5 MHz 1.75 MHz 0x7: 1.75 MHz 2.1 MHz 0xB: 7.5 MHz 10 MHz 0xC: 10 MHz 12.5 MHz 0xD: 12.5 MHz 15 MHz 0xE: 15 MHz 17.5 MHz 0xF: 17.5 MHz 21 MHz"/>
    </bitfield>
    <bitfield id="EN_CORE_DPLL_DRIFTGUARD" width="1" begin="3" end="3" resetval="0x0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL3. The DPLL3 will automatically start a recalibration process upon assertion of the recal flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" token="EN_CORE_DPLL_DRIFTGUARD_0" description="Disables the DPLL3 automatic recalibration mode"/>
      <bitenum value="1" token="EN_CORE_DPLL_DRIFTGUARD_1" description="Enables the DPLL3 automatic recalibration mode"/>
    </bitfield>
    <bitfield id="EN_CORE_DPLL" width="3" begin="2" end="0" resetval="0x5" description="DPLL3 control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="5" token="EN_CORE_DPLL_5" description="Put the DPLL3 in low power bypass"/>
      <bitenum value="6" token="EN_CORE_DPLL_6" description="Put the DPLL3 in fast relock bypass"/>
      <bitenum value="7" token="EN_CORE_DPLL_7" description="Enables the DPLL3 in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_CLKEN2_PLL" acronym="CM_CLKEN2_PLL" offset="0x4" width="32" description="This register controls the DPLL5 modes.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_PERIPH2_DPLL_LPMODE" width="1" begin="10" end="10" resetval="0x0" description="This bit allows to enable or disable the LP mode of the DPLL5. Writting this bit to switch the mode between LP or normal mode will take effect only when the DPLL will have transition into the bypass or stop state, followed by a lock or re-lock of the DPLL." range="" rwaccess="RW">
      <bitenum value="0" token="EN_PERIPH2_DPLL_LPMODE_0" description="Disables the DPLL LP mode to re-enter the normal mode at the following lock or re-lock sequence."/>
      <bitenum value="1" token="EN_PERIPH2_DPLL_LPMODE_1" description="Enables the DPLL LP mode to enter the LP mode at the following lock or re-lock sequence."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PERIPH2_DPLL_FREQSEL" width="4" begin="7" end="4" resetval="0x1" description="This bit field allows selecting the proper range of the second PERIPHERAL DPLL internal frequency depending on the DPLL reference clock and the N divider." range="" rwaccess="RW">
      <bitenum value="3" token="PERIPH2_DPLL_FREQSEL_3" description="0.75 MHz 1.0 MHz0x4: 1.0 MHz 1.25 MHz 0x5: 1.25 MHz 1.5 MHz 0x6: 1.5 MHz 1.75 MHz 0x7: 1.75 MHz 2.1 MHz 0xB: 7.5 MHz 10 MHz 0xC: 10 MHz 12.5 MHz 0xD: 12.5 MHz 15 MHz 0xE: 15 MHz 17.5 MHz 0xF: 17.5 MHz 21 MHz"/>
    </bitfield>
    <bitfield id="EN_PERIPH2_DPLL_DRIFTGUARD" width="1" begin="3" end="3" resetval="0x0" description="This bit allows to enable or disable the automatic recalibration feature of the DPLL5. The DPLL5 will automatically start a recalibration process upon assertion of the recal flag if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" token="EN_PERIPH2_DPLL_DRIFTGUARD_0" description="Disables the DPLL5 automatic recalibration mode"/>
      <bitenum value="1" token="EN_PERIPH2_DPLL_DRIFTGUARD_1" description="Enables the DPLL5 automatic recalibration mode"/>
    </bitfield>
    <bitfield id="EN_PERIPH2_DPLL" width="3" begin="2" end="0" resetval="0x1" description="DPLL5 control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="EN_PERIPH2_DPLL_1" description="Put the second DPLL5 in low power stop mode"/>
      <bitenum value="7" token="EN_PERIPH2_DPLL_7" description="Enables the DPLL5 in lock mode"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST_CKGEN" acronym="CM_IDLEST_CKGEN" offset="0x20" width="32" description="This register allows monitoring the master clock activity. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_EMU_PERIPH_CLK" width="1" begin="13" end="13" resetval="0x0" description="Emulation clock activity at the output stage of the DPLL4" range="" rwaccess="R">
      <bitenum value="0" token="ST_EMU_PERIPH_CLK_0" description="EMU_PER_ALWON_CLK is not active"/>
      <bitenum value="1" token="ST_EMU_PERIPH_CLK_1" description="EMU_PER_ALWON_CLK is active"/>
    </bitfield>
    <bitfield id="ST_CAM_CLK" width="1" begin="12" end="12" resetval="0x0" description="CAMERA functional clock activity at the output stage of the DPLL4" range="" rwaccess="R">
      <bitenum value="0" token="ST_CAM_CLK_0" description="CAM_MCLK is not active"/>
      <bitenum value="1" token="ST_CAM_CLK_1" description="CAM_MCLK is active"/>
    </bitfield>
    <bitfield id="ST_DSS1_CLK" width="1" begin="11" end="11" resetval="0x0" description="DSS functional clock 1 activity at the output stage of the DPLL4" range="" rwaccess="R">
      <bitenum value="0" token="ST_DSS1_CLK_0" description="DSS1_ALWON_FCLK is not active"/>
      <bitenum value="1" token="ST_DSS1_CLK_1" description="DSS1_ALWON_FCLK is active"/>
    </bitfield>
    <bitfield id="ST_TV_CLK" width="1" begin="10" end="10" resetval="0x0" description="TV clock activity at the output stage of the DPLL4" range="" rwaccess="R">
      <bitenum value="0" token="ST_TV_CLK_0" description="DPLL4_M3X2_CLK is not active"/>
      <bitenum value="1" token="ST_TV_CLK_1" description="DPLL4_M3X2_CLK is active"/>
    </bitfield>
    <bitfield id="ST_FUNC96M_CLK" width="1" begin="9" end="9" resetval="0x0" description="96 MHz clock activity at the output stage of the DPLL4" range="" rwaccess="R">
      <bitenum value="0" token="ST_FUNC96M_CLK_0" description="DPLL4_M2X2_CLK is not active"/>
      <bitenum value="1" token="ST_FUNC96M_CLK_1" description="DPLL4_M2X2_CLK is active"/>
    </bitfield>
    <bitfield id="ST_EMU_CORE_CLK" width="1" begin="8" end="8" resetval="0x0" description="Emulation clock activity at the output stage of the DPLL3" range="" rwaccess="R">
      <bitenum value="0" token="ST_EMU_CORE_CLK_0" description="EMU_CORE_ALWON_CLK is not active"/>
      <bitenum value="1" token="ST_EMU_CORE_CLK_1" description="EMU_CORE_ALWON_CLK is active"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_54M_CLK" width="1" begin="5" end="5" resetval="0x0" description="Functional clock 54 MHz activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_54M_CLK_0" description="54MHz clock is not active"/>
      <bitenum value="1" token="ST_54M_CLK_1" description="54MHz clock is active"/>
    </bitfield>
    <bitfield id="ST_12M_CLK" width="1" begin="4" end="4" resetval="0x0" description="Functional clock 12 MHz activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_12M_CLK_0" description="12M_FCLK is not active"/>
      <bitenum value="1" token="ST_12M_CLK_1" description="12M_FCLK is active"/>
    </bitfield>
    <bitfield id="ST_48M_CLK" width="1" begin="3" end="3" resetval="0x0" description="Functional clock 48 MHz activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_48M_CLK_0" description="48M_FCLK is not active"/>
      <bitenum value="1" token="ST_48M_CLK_1" description="48M_FCLK is active"/>
    </bitfield>
    <bitfield id="ST_96M_CLK" width="1" begin="2" end="2" resetval="0x0" description="Functional clock 96 MHz activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_96M_CLK_0" description="96M_FCLK is not active"/>
      <bitenum value="1" token="ST_96M_CLK_1" description="96M_FCLK is active"/>
    </bitfield>
    <bitfield id="ST_PERIPH_CLK" width="1" begin="1" end="1" resetval="0x0" description="DPLL4 clock activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_PERIPH_CLK_0" description="DPLL4 is bypassed"/>
      <bitenum value="1" token="ST_PERIPH_CLK_1" description="DPLL4 is locked"/>
    </bitfield>
    <bitfield id="ST_CORE_CLK" width="1" begin="0" end="0" resetval="0x0" description="DPLL3 clock activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_CORE_CLK_0" description="DPLL3 is bypassed"/>
      <bitenum value="1" token="ST_CORE_CLK_1" description="DPLL3 is locked"/>
    </bitfield>
  </register>
  <register id="CM_IDLEST2_CKGEN" acronym="CM_IDLEST2_CKGEN" offset="0x24" width="32" description="This register allows monitoring the master clock activity. This register is read only and automatically updated.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ST_FUNC120M_CLK" width="1" begin="3" end="3" resetval="0x0" description="120-MHz clock activity at the output stage of the DPLL5" range="" rwaccess="R">
      <bitenum value="0" token="ST_FUNC120M_CLK_0" description="DPLL5_M2_CLK is not active."/>
      <bitenum value="1" token="ST_FUNC120M_CLK_1" description="DPLL5_M2_CLK is active."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved for non-GP devices" range="" rwaccess="R"/>
    <bitfield id="ST_120M_CLK" width="1" begin="1" end="1" resetval="0x0" description="USB HOST functional clock 120-MHz activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_120M_CLK_0" description="USB HOST 120M_FCLK is not active."/>
      <bitenum value="1" token="ST_120M_CLK_1" description="USB HOST 120M_FCLK is active."/>
    </bitfield>
    <bitfield id="ST_PERIPH2_CLK" width="1" begin="0" end="0" resetval="0x0" description="DPLL5 clock activity" range="" rwaccess="R">
      <bitenum value="0" token="ST_PERIPH2_CLK_0" description="DPLL5 is bypassed."/>
      <bitenum value="1" token="ST_PERIPH2_CLK_1" description="DPLL5 is locked."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE_PLL" acronym="CM_AUTOIDLE_PLL" offset="0x30" width="32" description="This register provides automatic control over the DPLL3 and DPLL4 activity.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_PERIPH_DPLL" width="3" begin="5" end="3" resetval="0x0" description="DPLL4 automatic control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_PERIPH_DPLL_0" description="Auto control disabled"/>
      <bitenum value="1" token="AUTO_PERIPH_DPLL_1" description="DPLL4 is automatically put in low power stop mode when none of the 96 MHz and 54 MHz clocks are required anymore. It is also restarted automatically."/>
    </bitfield>
    <bitfield id="AUTO_CORE_DPLL" width="3" begin="2" end="0" resetval="0x0" description="DPLL3 automatic control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_CORE_DPLL_0" description="Auto control disabled"/>
      <bitenum value="1" token="AUTO_CORE_DPLL_1" description="DPLL3 is automatically put in low power stop mode when the CORE clock is not required anymore. It is also restarted automatically."/>
      <bitenum value="5" token="AUTO_CORE_DPLL_5" description="DPLL3 is automatically put in idle bypass low power mode when the CORE clock is not required anymore. It is also restarted automatically."/>
    </bitfield>
  </register>
  <register id="CM_AUTOIDLE2_PLL" acronym="CM_AUTOIDLE2_PLL" offset="0x34" width="32" description="This register provides automatic control over the DPLL5 activity.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="AUTO_PERIPH2_DPLL" width="3" begin="2" end="0" resetval="0x0" description="DPLL5 automatic control; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="AUTO_PERIPH2_DPLL_0" description="Auto control disabled"/>
      <bitenum value="1" token="AUTO_PERIPH2_DPLL_1" description="DPLL5 is automatically put in low power stop mode when the 120 MHz clock is not required anymore. It is also restarted automatically."/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL1_PLL" acronym="CM_CLKSEL1_PLL" offset="0x40" width="32" description="This register controls the selection of the master clock frequencies.">
    <bitfield id="CORE_DPLL_CLKOUT_DIV" width="5" begin="31" end="27" resetval="0x01" description="DPLL3 output clock divider factor M2; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="CORE_DPLL_CLKOUT_DIV_1" description="DPLL3 output clock is divided by 1"/>
      <bitenum value="2" token="CORE_DPLL_CLKOUT_DIV_2" description="DPLL3 output clock is divided by 2"/>
      <bitenum value="3" token="CORE_DPLL_CLKOUT_DIV_3" description="DPLL3 output clock is divided by 3"/>
      <bitenum value="4" token="CORE_DPLL_CLKOUT_DIV_4" description="DPLL3 output clock is divided by 4"/>
      <bitenum value="5" token="CORE_DPLL_CLKOUT_DIV_5" description="DPLL3 output clock is divided by 5"/>
      <bitenum value="6" token="CORE_DPLL_CLKOUT_DIV_6" description="DPLL3 output clock is divided by 6"/>
      <bitenum value="7" token="CORE_DPLL_CLKOUT_DIV_7" description="DPLL3 output clock is divided by 7"/>
      <bitenum value="8" token="CORE_DPLL_CLKOUT_DIV_8" description="DPLL3 output clock is divided by 8"/>
      <bitenum value="9" token="CORE_DPLL_CLKOUT_DIV_9" description="DPLL3 output clock is divided by 9"/>
      <bitenum value="10" token="CORE_DPLL_CLKOUT_DIV_10" description="DPLL3 output clock is divided by 10"/>
      <bitenum value="11" token="CORE_DPLL_CLKOUT_DIV_11" description="DPLL3 output clock is divided by 11"/>
      <bitenum value="12" token="CORE_DPLL_CLKOUT_DIV_12" description="DPLL3 output clock is divided by 12"/>
      <bitenum value="13" token="CORE_DPLL_CLKOUT_DIV_13" description="DPLL3 output clock is divided by 13"/>
      <bitenum value="14" token="CORE_DPLL_CLKOUT_DIV_14" description="DPLL3 output clock is divided by 14"/>
      <bitenum value="15" token="CORE_DPLL_CLKOUT_DIV_15" description="DPLL3 output clock is divided by 15"/>
      <bitenum value="16" token="CORE_DPLL_CLKOUT_DIV_16" description="DPLL3 output clock is divided by 16"/>
      <bitenum value="17" token="CORE_DPLL_CLKOUT_DIV_17" description="DPLL3 output clock is divided by 17"/>
      <bitenum value="18" token="CORE_DPLL_CLKOUT_DIV_18" description="DPLL3 output clock is divided by 18"/>
      <bitenum value="19" token="CORE_DPLL_CLKOUT_DIV_19" description="DPLL3 output clock is divided by 19"/>
      <bitenum value="20" token="CORE_DPLL_CLKOUT_DIV_20" description="DPLL3 output clock is divided by 20"/>
      <bitenum value="21" token="CORE_DPLL_CLKOUT_DIV_21" description="DPLL3 output clock is divided by 21"/>
      <bitenum value="22" token="CORE_DPLL_CLKOUT_DIV_22" description="DPLL3 output clock is divided by 22"/>
      <bitenum value="23" token="CORE_DPLL_CLKOUT_DIV_23" description="DPLL3 output clock is divided by 23"/>
      <bitenum value="24" token="CORE_DPLL_CLKOUT_DIV_24" description="DPLL3 output clock is divided by 24"/>
      <bitenum value="25" token="CORE_DPLL_CLKOUT_DIV_25" description="DPLL3 output clock is divided by 25"/>
      <bitenum value="26" token="CORE_DPLL_CLKOUT_DIV_26" description="DPLL3 output clock is divided by 26"/>
      <bitenum value="27" token="CORE_DPLL_CLKOUT_DIV_27" description="DPLL3 output clock is divided by 27"/>
      <bitenum value="28" token="CORE_DPLL_CLKOUT_DIV_28" description="DPLL3 output clock is divided by 28"/>
      <bitenum value="29" token="CORE_DPLL_CLKOUT_DIV_29" description="DPLL3 output clock is divided by 29"/>
      <bitenum value="30" token="CORE_DPLL_CLKOUT_DIV_30" description="DPLL3 output clock is divided by 30"/>
      <bitenum value="31" token="CORE_DPLL_CLKOUT_DIV_31" description="DPLL3 output clock is divided by 31"/>
    </bitfield>
    <bitfield id="CORE_DPLL_MULT" width="11" begin="26" end="16" resetval="0x000" description="DPLL3 multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CORE_DPLL_DIV" width="7" begin="14" end="8" resetval="0x00" description="DPLL3 divider factor (0 to 127)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SOURCE_96M" width="1" begin="6" end="6" resetval="0x1" description="Selection of 96M_FCLK source" range="" rwaccess="RW">
      <bitenum value="0" token="SOURCE_96M_0" description="source is the CM_96M_FCLK"/>
      <bitenum value="1" token="SOURCE_96M_1" description="source is CM_SYS_CLK"/>
    </bitfield>
    <bitfield id="SOURCE_54M" width="1" begin="5" end="5" resetval="0x0" description="Selection of 54MHz clock source" range="" rwaccess="RW">
      <bitenum value="0" token="SOURCE_54M_0" description="source is the DPLL4_M3X2_CLK"/>
      <bitenum value="1" token="SOURCE_54M_1" description="source is sys_altclk"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="SOURCE_48M" width="1" begin="3" end="3" resetval="0x0" description="Selection of Func_12M_clk and Func_48M_clk source" range="" rwaccess="RW">
      <bitenum value="0" token="SOURCE_48M_0" description="source is the CM_96M_FCLK"/>
      <bitenum value="1" token="SOURCE_48M_1" description="source is sys_altclk"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="CM_CLKSEL2_PLL" acronym="CM_CLKSEL2_PLL" offset="0x44" width="32" description="This register controls the selection of the master clock frequencies.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PERIPH_DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL4 multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PERIPH_DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL4 divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL3_PLL" acronym="CM_CLKSEL3_PLL" offset="0x48" width="32" description="This register controls the selection of the master clock frequencies.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DIV_96M" width="5" begin="4" end="0" resetval="0x01" description="96 MHz clock divider factor M2 (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="DIV_96M_1" description="96 MHz clock is DPLL4 clock divided by 1"/>
      <bitenum value="2" token="DIV_96M_2" description="96 MHz clock is DPLL4 clock divided by 2"/>
      <bitenum value="3" token="DIV_96M_3" description="96 MHz clock is DPLL4 clock divided by 3"/>
      <bitenum value="4" token="DIV_96M_4" description="96 MHz clock is DPLL4 clock divided by 4"/>
      <bitenum value="5" token="DIV_96M_5" description="96 MHz clock is DPLL4 clock divided by 5"/>
      <bitenum value="6" token="DIV_96M_6" description="96 MHz clock is DPLL4 clock divided by 6"/>
      <bitenum value="7" token="DIV_96M_7" description="96 MHz clock is DPLL4 clock divided by 7"/>
      <bitenum value="8" token="DIV_96M_8" description="96 MHz clock is DPLL4 clock divided by 8"/>
      <bitenum value="9" token="DIV_96M_9" description="96 MHz clock is DPLL4 clock divided by 9"/>
      <bitenum value="10" token="DIV_96M_10" description="96 MHz clock is DPLL4 clock divided by 10"/>
      <bitenum value="11" token="DIV_96M_11" description="96 MHz clock is DPLL4 clock divided by 11"/>
      <bitenum value="12" token="DIV_96M_12" description="96 MHz clock is DPLL4 clock divided by 12"/>
      <bitenum value="13" token="DIV_96M_13" description="96 MHz clock is DPLL4 clock divided by 13"/>
      <bitenum value="14" token="DIV_96M_14" description="96 MHz clock is DPLL4 clock divided by 14"/>
      <bitenum value="15" token="DIV_96M_15" description="96 MHz clock is DPLL4 clock divided by 15"/>
      <bitenum value="16" token="DIV_96M_16" description="96 MHz clock is DPLL4 clock divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKSEL4_PLL" acronym="CM_CLKSEL4_PLL" offset="0x4C" width="32" description="This register controls the selection of the master clock frequencies.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PERIPH2_DPLL_MULT" width="11" begin="18" end="8" resetval="0x000" description="DPLL5 multiplier factor (0 to 2047)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PERIPH2_DPLL_DIV" width="7" begin="6" end="0" resetval="0x00" description="DPLL5 divider factor (0 to 127)" range="" rwaccess="RW"/>
  </register>
  <register id="CM_CLKSEL5_PLL" acronym="CM_CLKSEL5_PLL" offset="0x50" width="32" description="This register controls the selection of the master clock frequencies.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="DIV_120M" width="5" begin="4" end="0" resetval="0x01" description="120 MHz clock divider factor M2 (1 up to 16); Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="1" token="DIV_120M_1" description="120 MHz clock is DPLL5 clock divided by 1"/>
      <bitenum value="2" token="DIV_120M_2" description="120 MHz clock is DPLL5 clock divided by 2"/>
      <bitenum value="3" token="DIV_120M_3" description="120 MHz clock is DPLL5 clock divided by 3"/>
      <bitenum value="4" token="DIV_120M_4" description="120 MHz clock is DPLL5 clock divided by 4"/>
      <bitenum value="5" token="DIV_120M_5" description="120 MHz clock is DPLL5 clock divided by 5"/>
      <bitenum value="6" token="DIV_120M_6" description="120 MHz clock is DPLL5 clock divided by 6"/>
      <bitenum value="7" token="DIV_120M_7" description="120 MHz clock is DPLL5 clock divided by 7"/>
      <bitenum value="8" token="DIV_120M_8" description="120 MHz clock is DPLL5 clock divided by 8"/>
      <bitenum value="9" token="DIV_120M_9" description="120 MHz clock is DPLL5 clock divided by 9"/>
      <bitenum value="10" token="DIV_120M_10" description="120 MHz clock is DPLL5 clock divided by 10"/>
      <bitenum value="11" token="DIV_120M_11" description="120 MHz clock is DPLL5 clock divided by 11"/>
      <bitenum value="12" token="DIV_120M_12" description="120 MHz clock is DPLL5 clock divided by 12"/>
      <bitenum value="13" token="DIV_120M_13" description="120 MHz clock is DPLL5 clock divided by 13"/>
      <bitenum value="14" token="DIV_120M_14" description="120 MHz clock is DPLL5 clock divided by 14"/>
      <bitenum value="15" token="DIV_120M_15" description="120 MHz clock is DPLL5 clock divided by 15"/>
      <bitenum value="16" token="DIV_120M_16" description="120 MHz clock is DPLL5 clock divided by 16"/>
    </bitfield>
  </register>
  <register id="CM_CLKOUT_CTRL" acronym="CM_CLKOUT_CTRL" offset="0x70" width="32" description="This register provides control over the SYS_CLKOUT2 output clock.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKOUT2_EN" width="1" begin="7" end="7" resetval="0x0" description="This bit controls the external output clock activity" range="" rwaccess="RW">
      <bitenum value="0" token="CLKOUT2_EN_0" description="sys_clkout2 is disabled"/>
      <bitenum value="1" token="CLKOUT2_EN_1" description="sys_clkout2 is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKOUT2_DIV" width="3" begin="5" end="3" resetval="0x0" description="This field controls the external output clock division; Other enums: Reserved" range="" rwaccess="RW">
      <bitenum value="0" token="CLKOUT2_DIV_0" description="sys_clkout2 / 1"/>
      <bitenum value="1" token="CLKOUT2_DIV_1" description="sys_clkout2 / 2"/>
      <bitenum value="2" token="CLKOUT2_DIV_2" description="sys_clkout2 / 4"/>
      <bitenum value="3" token="CLKOUT2_DIV_3" description="sys_clkout2 / 8"/>
      <bitenum value="4" token="CLKOUT2_DIV_4" description="sys_clkout2 / 16"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKOUT2SOURCE" width="2" begin="1" end="0" resetval="0x3" description="This field selects the external output clock source" range="" rwaccess="RW">
      <bitenum value="0" token="CLKOUT2SOURCE_0" description="source is CORE_CLK"/>
      <bitenum value="1" token="CLKOUT2SOURCE_1" description="source is CM_SYS_CLK"/>
      <bitenum value="2" token="CLKOUT2SOURCE_2" description="source is CM_96M_FCLK"/>
      <bitenum value="3" token="CLKOUT2SOURCE_3" description="source is 54 MHz clock"/>
    </bitfield>
  </register>
</module>
