
SeniorDesign.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3a0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001cc0  0800d5a0  0800d5a0  0001d5a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f260  0800f260  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800f260  0800f260  0001f260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f268  0800f268  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f268  0800f268  0001f268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f26c  0800f26c  0001f26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  0800f270  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053a0  20000230  0800f4a0  00020230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200055d0  0800f4a0  000255d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002025e  2**0
                  CONTENTS, READONLY
 13 .debug_info   000250a8  00000000  00000000  000202a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004fb6  00000000  00000000  00045349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d08  00000000  00000000  0004a300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001670  00000000  00000000  0004c008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cea6  00000000  00000000  0004d678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024566  00000000  00000000  0007a51e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00111deb  00000000  00000000  0009ea84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000089c0  00000000  00000000  001b0870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001b9230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000230 	.word	0x20000230
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d588 	.word	0x0800d588

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000234 	.word	0x20000234
 800023c:	0800d588 	.word	0x0800d588

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <flowControllerADC>:
// Static Functions Declaration	----------------------------------------//


// Public Functions		------------------------------------------------//

void flowControllerADC(ADC_HandleTypeDef* hadc){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 80005f4:	f107 0308 	add.w	r3, r7, #8
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_3;
 8000602:	2303      	movs	r3, #3
 8000604:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000606:	2301      	movs	r3, #1
 8000608:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 800060a:	2302      	movs	r3, #2
 800060c:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 800060e:	f107 0308 	add.w	r3, r7, #8
 8000612:	4619      	mov	r1, r3
 8000614:	6878      	ldr	r0, [r7, #4]
 8000616:	f002 fe1b 	bl	8003250 <HAL_ADC_ConfigChannel>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d002      	beq.n	8000626 <flowControllerADC+0x3a>
	{
	  Error_Handler();
 8000620:	f001 fea8 	bl	8002374 <Error_Handler>
	}
	return;
 8000624:	bf00      	nop
 8000626:	bf00      	nop
}
 8000628:	3718      	adds	r7, #24
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <readFlow>:
float readFlow(float voltage)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	ed87 0a01 	vstr	s0, [r7, #4]
	//	return instFlow;
//	instFlow = (voltage - 0.662)/  0.0132;
//	return instFlow;

	//instFlow = (voltage/voltageDivider - (float)referenceVolt)/scalingFactor;
	instFlow = (voltage - 0.63) / 0.0128;	// calibrated
 800063a:	edd7 7a01 	vldr	s15, [r7, #4]
 800063e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000642:	ed9f 6b0d 	vldr	d6, [pc, #52]	; 8000678 <readFlow+0x48>
 8000646:	ee37 6b46 	vsub.f64	d6, d7, d6
 800064a:	ed9f 5b0d 	vldr	d5, [pc, #52]	; 8000680 <readFlow+0x50>
 800064e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000652:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000656:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <readFlow+0x58>)
 8000658:	edc3 7a00 	vstr	s15, [r3]
	return instFlow;
 800065c:	4b0a      	ldr	r3, [pc, #40]	; (8000688 <readFlow+0x58>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	ee07 3a90 	vmov	s15, r3
}
 8000664:	eeb0 0a67 	vmov.f32	s0, s15
 8000668:	370c      	adds	r7, #12
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	f3af 8000 	nop.w
 8000678:	c28f5c29 	.word	0xc28f5c29
 800067c:	3fe428f5 	.word	0x3fe428f5
 8000680:	eb1c432d 	.word	0xeb1c432d
 8000684:	3f8a36e2 	.word	0x3f8a36e2
 8000688:	2000024c 	.word	0x2000024c

0800068c <setFlowRate>:
//	float outputVoltage = (float)(maxVoltage - referenceVolt) * flowRestriction + (float)referenceVolt;
//
//	return outputVoltage / amp;
//
//}
float setFlowRate(uint8_t targetFlowRate){
 800068c:	b480      	push	{r7}
 800068e:	b083      	sub	sp, #12
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	71fb      	strb	r3, [r7, #7]
	// returns DAC Voltage output
	return ((float)targetFlowRate * scalingFactor + (float)referenceVolt)/amp;
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	ee07 3a90 	vmov	s15, r3
 800069c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006a0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80006d0 <setFlowRate+0x44>
 80006a4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80006a8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80006d4 <setFlowRate+0x48>
 80006ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80006b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006b4:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80006d8 <setFlowRate+0x4c>
 80006b8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006bc:	eef0 7a66 	vmov.f32	s15, s13

}
 80006c0:	eeb0 0a67 	vmov.f32	s0, s15
 80006c4:	370c      	adds	r7, #12
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	3ca3d70a 	.word	0x3ca3d70a
 80006d4:	00000001 	.word	0x00000001
 80006d8:	3fc147ae 	.word	0x3fc147ae

080006dc <flowRateMethod>:

void flowRateMethod(uint8_t method){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
//	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);	// This must change
//


	// This needs to be tested
	if(method == 0){
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d103      	bne.n	80006f4 <flowRateMethod+0x18>
		FlowMethodPin.Mode = GPIO_MODE_INPUT;
 80006ec:	4b08      	ldr	r3, [pc, #32]	; (8000710 <flowRateMethod+0x34>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	e002      	b.n	80006fa <flowRateMethod+0x1e>
	} else{
		FlowMethodPin.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <flowRateMethod+0x34>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	605a      	str	r2, [r3, #4]
	}
	HAL_GPIO_Init(FlowMethodGroup, &FlowMethodPin);
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <flowRateMethod+0x38>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4904      	ldr	r1, [pc, #16]	; (8000710 <flowRateMethod+0x34>)
 8000700:	4618      	mov	r0, r3
 8000702:	f003 fabf 	bl	8003c84 <HAL_GPIO_Init>

}
 8000706:	bf00      	nop
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	20000000 	.word	0x20000000
 8000714:	20000014 	.word	0x20000014

08000718 <flowStateClose>:
			HAL_GPIO_Init(ContactDI3Group, &ContactDI3Pin);
			break;
	}
}

void flowStateClose(void){
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 0);
 800071c:	4b08      	ldr	r3, [pc, #32]	; (8000740 <flowStateClose+0x28>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a08      	ldr	r2, [pc, #32]	; (8000744 <flowStateClose+0x2c>)
 8000722:	8811      	ldrh	r1, [r2, #0]
 8000724:	2200      	movs	r2, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f003 fc58 	bl	8003fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 0);
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <flowStateClose+0x30>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a06      	ldr	r2, [pc, #24]	; (800074c <flowStateClose+0x34>)
 8000732:	8811      	ldrh	r1, [r2, #0]
 8000734:	2200      	movs	r2, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f003 fc50 	bl	8003fdc <HAL_GPIO_WritePin>
return;
 800073c:	bf00      	nop
}
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000020 	.word	0x20000020
 8000744:	20000024 	.word	0x20000024
 8000748:	20000018 	.word	0x20000018
 800074c:	2000001c 	.word	0x2000001c

08000750 <flowStateOpen>:
void flowStateOpen(void){
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 1);
 8000754:	4b08      	ldr	r3, [pc, #32]	; (8000778 <flowStateOpen+0x28>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a08      	ldr	r2, [pc, #32]	; (800077c <flowStateOpen+0x2c>)
 800075a:	8811      	ldrh	r1, [r2, #0]
 800075c:	2201      	movs	r2, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f003 fc3c 	bl	8003fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 0);
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <flowStateOpen+0x30>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a06      	ldr	r2, [pc, #24]	; (8000784 <flowStateOpen+0x34>)
 800076a:	8811      	ldrh	r1, [r2, #0]
 800076c:	2200      	movs	r2, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f003 fc34 	bl	8003fdc <HAL_GPIO_WritePin>
return;
 8000774:	bf00      	nop
}
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000020 	.word	0x20000020
 800077c:	20000024 	.word	0x20000024
 8000780:	20000018 	.word	0x20000018
 8000784:	2000001c 	.word	0x2000001c

08000788 <flowStateControl>:
void flowStateControl(void){
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(ModeInput1Group, ModeInput1Pin, 0);	// PB_6 state is irrelevant
	HAL_GPIO_WritePin(ModeInput2Group, ModeInput2Pin, 1);
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <flowStateControl+0x18>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a04      	ldr	r2, [pc, #16]	; (80007a4 <flowStateControl+0x1c>)
 8000792:	8811      	ldrh	r1, [r2, #0]
 8000794:	2201      	movs	r2, #1
 8000796:	4618      	mov	r0, r3
 8000798:	f003 fc20 	bl	8003fdc <HAL_GPIO_WritePin>
return;
 800079c:	bf00      	nop
}
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000018 	.word	0x20000018
 80007a4:	2000001c 	.word	0x2000001c

080007a8 <stepperClose>:

//void stepperClose();
//void stepperOpen();
//void stepperAngle(uint8_t angle);

void stepperClose(){
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0
	steps = MAX_STEP;
 80007ac:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <stepperClose+0x18>)
 80007ae:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007b2:	801a      	strh	r2, [r3, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	20000254 	.word	0x20000254

080007c4 <stepperOpen>:

void stepperOpen(){
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
	steps = 0;
 80007c8:	4b03      	ldr	r3, [pc, #12]	; (80007d8 <stepperOpen+0x14>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	801a      	strh	r2, [r3, #0]
}
 80007ce:	bf00      	nop
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	20000254 	.word	0x20000254

080007dc <stepperStep>:

void stepperStep(uint16_t num){
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	80fb      	strh	r3, [r7, #6]
	if(num > MAX_STEP){
 80007e6:	88fb      	ldrh	r3, [r7, #6]
 80007e8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80007ec:	d904      	bls.n	80007f8 <stepperStep+0x1c>
		steps = MAX_STEP;
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <stepperStep+0x30>)
 80007f0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80007f4:	801a      	strh	r2, [r3, #0]
	}else{
	steps = num;
	}
}
 80007f6:	e002      	b.n	80007fe <stepperStep+0x22>
	steps = num;
 80007f8:	4a04      	ldr	r2, [pc, #16]	; (800080c <stepperStep+0x30>)
 80007fa:	88fb      	ldrh	r3, [r7, #6]
 80007fc:	8013      	strh	r3, [r2, #0]
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	20000254 	.word	0x20000254

08000810 <recalibrate>:

void recalibrate(){
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
	currPos = MAX_STEP;
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <recalibrate+0x20>)
 8000816:	f44f 7248 	mov.w	r2, #800	; 0x320
 800081a:	801a      	strh	r2, [r3, #0]
	toggleCount = currPos * 2;
 800081c:	4b04      	ldr	r3, [pc, #16]	; (8000830 <recalibrate+0x20>)
 800081e:	881b      	ldrh	r3, [r3, #0]
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	b29a      	uxth	r2, r3
 8000824:	4b03      	ldr	r3, [pc, #12]	; (8000834 <recalibrate+0x24>)
 8000826:	801a      	strh	r2, [r3, #0]
	stepperOpen();
 8000828:	f7ff ffcc 	bl	80007c4 <stepperOpen>
}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20000252 	.word	0x20000252
 8000834:	20000250 	.word	0x20000250

08000838 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	pumpTestsParameters[0].currentState = &pumpTestsParameters[0].stateList[0];
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <main+0x6c>)
 800083e:	4a19      	ldr	r2, [pc, #100]	; (80008a4 <main+0x6c>)
 8000840:	615a      	str	r2, [r3, #20]
	pumpTestsParameters[1].currentState = &pumpTestsParameters[1].stateList[0];
 8000842:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <main+0x6c>)
 8000844:	4a18      	ldr	r2, [pc, #96]	; (80008a8 <main+0x70>)
 8000846:	665a      	str	r2, [r3, #100]	; 0x64
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000848:	f002 fad3 	bl	8002df2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800084c:	f000 f83a 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000850:	f000 f9f6 	bl	8000c40 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000854:	f000 f996 	bl	8000b84 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000858:	f000 f9c4 	bl	8000be4 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 800085c:	f000 f8a4 	bl	80009a8 <MX_ADC1_Init>
  MX_DAC_Init();
 8000860:	f000 f8dc 	bl	8000a1c <MX_DAC_Init>
  MX_TIM10_Init();
 8000864:	f000 f93a 	bl	8000adc <MX_TIM10_Init>
  MX_TIM7_Init();
 8000868:	f000 f902 	bl	8000a70 <MX_TIM7_Init>
  MX_UART5_Init();
 800086c:	f000 f95a 	bl	8000b24 <MX_UART5_Init>
  // HAL_TIM_Base_Start_IT(&htim7);
  // establishConnection(&huart3);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000870:	f006 ffca 	bl	8007808 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of stateMachine */
  stateMachineHandle = osThreadNew(StartDefaultTask, NULL, &stateMachine_attributes);
 8000874:	4a0d      	ldr	r2, [pc, #52]	; (80008ac <main+0x74>)
 8000876:	2100      	movs	r1, #0
 8000878:	480d      	ldr	r0, [pc, #52]	; (80008b0 <main+0x78>)
 800087a:	f007 f82f 	bl	80078dc <osThreadNew>
 800087e:	4603      	mov	r3, r0
 8000880:	4a0c      	ldr	r2, [pc, #48]	; (80008b4 <main+0x7c>)
 8000882:	6013      	str	r3, [r2, #0]

  /* creation of sendData */
  sendDataHandle = osThreadNew(StartTask02, NULL, &sendData_attributes);
 8000884:	4a0c      	ldr	r2, [pc, #48]	; (80008b8 <main+0x80>)
 8000886:	2100      	movs	r1, #0
 8000888:	480c      	ldr	r0, [pc, #48]	; (80008bc <main+0x84>)
 800088a:	f007 f827 	bl	80078dc <osThreadNew>
 800088e:	4603      	mov	r3, r0
 8000890:	4a0b      	ldr	r2, [pc, #44]	; (80008c0 <main+0x88>)
 8000892:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadSuspend(sendDataHandle);
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <main+0x88>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4618      	mov	r0, r3
 800089a:	f007 f8c5 	bl	8007a28 <osThreadSuspend>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800089e:	f006 ffe7 	bl	8007870 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008a2:	e7fe      	b.n	80008a2 <main+0x6a>
 80008a4:	2000096c 	.word	0x2000096c
 80008a8:	200009bc 	.word	0x200009bc
 80008ac:	0800d5d4 	.word	0x0800d5d4
 80008b0:	08000f31 	.word	0x08000f31
 80008b4:	20000964 	.word	0x20000964
 80008b8:	0800d5f8 	.word	0x0800d5f8
 80008bc:	08002011 	.word	0x08002011
 80008c0:	20000968 	.word	0x20000968

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	; 0x50
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	2234      	movs	r2, #52	; 0x34
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f00a fc43 	bl	800b15e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 0308 	add.w	r3, r7, #8
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008e8:	f003 fcf4 	bl	80042d4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ec:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <SystemClock_Config+0xdc>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	4a2b      	ldr	r2, [pc, #172]	; (80009a0 <SystemClock_Config+0xdc>)
 80008f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f6:	6413      	str	r3, [r2, #64]	; 0x40
 80008f8:	4b29      	ldr	r3, [pc, #164]	; (80009a0 <SystemClock_Config+0xdc>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000904:	4b27      	ldr	r3, [pc, #156]	; (80009a4 <SystemClock_Config+0xe0>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800090c:	4a25      	ldr	r2, [pc, #148]	; (80009a4 <SystemClock_Config+0xe0>)
 800090e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000912:	6013      	str	r3, [r2, #0]
 8000914:	4b23      	ldr	r3, [pc, #140]	; (80009a4 <SystemClock_Config+0xe0>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800091c:	603b      	str	r3, [r7, #0]
 800091e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000920:	2301      	movs	r3, #1
 8000922:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000924:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000928:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800092a:	2302      	movs	r3, #2
 800092c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800092e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000934:	2304      	movs	r3, #4
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000938:	2360      	movs	r3, #96	; 0x60
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800093c:	2302      	movs	r3, #2
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000940:	2304      	movs	r3, #4
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000944:	2302      	movs	r3, #2
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	4618      	mov	r0, r3
 800094e:	f003 fd21 	bl	8004394 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000958:	f001 fd0c 	bl	8002374 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800095c:	f003 fcca 	bl	80042f4 <HAL_PWREx_EnableOverDrive>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000966:	f001 fd05 	bl	8002374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096a:	230f      	movs	r3, #15
 800096c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096e:	2302      	movs	r3, #2
 8000970:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000976:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800097a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800097c:	2300      	movs	r3, #0
 800097e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000980:	f107 0308 	add.w	r3, r7, #8
 8000984:	2103      	movs	r1, #3
 8000986:	4618      	mov	r0, r3
 8000988:	f003 ffb2 	bl	80048f0 <HAL_RCC_ClockConfig>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000992:	f001 fcef 	bl	8002374 <Error_Handler>
  }
}
 8000996:	bf00      	nop
 8000998:	3750      	adds	r7, #80	; 0x50
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40007000 	.word	0x40007000

080009a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009ac:	4b18      	ldr	r3, [pc, #96]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009ae:	4a19      	ldr	r2, [pc, #100]	; (8000a14 <MX_ADC1_Init+0x6c>)
 80009b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009b2:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009b4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009cc:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009d4:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009da:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009dc:	4a0e      	ldr	r2, [pc, #56]	; (8000a18 <MX_ADC1_Init+0x70>)
 80009de:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009e0:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009e6:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009ec:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009f4:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_ADC1_Init+0x68>)
 80009fc:	f002 fa4a 	bl	8002e94 <HAL_ADC_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000a06:	f001 fcb5 	bl	8002374 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000258 	.word	0x20000258
 8000a14:	40012000 	.word	0x40012000
 8000a18:	0f000001 	.word	0x0f000001

08000a1c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a22:	463b      	mov	r3, r7
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000a2a:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <MX_DAC_Init+0x4c>)
 8000a2c:	4a0f      	ldr	r2, [pc, #60]	; (8000a6c <MX_DAC_Init+0x50>)
 8000a2e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a30:	480d      	ldr	r0, [pc, #52]	; (8000a68 <MX_DAC_Init+0x4c>)
 8000a32:	f002 ff3f 	bl	80038b4 <HAL_DAC_Init>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d001      	beq.n	8000a40 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a3c:	f001 fc9a 	bl	8002374 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a44:	2300      	movs	r3, #0
 8000a46:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a48:	463b      	mov	r3, r7
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4806      	ldr	r0, [pc, #24]	; (8000a68 <MX_DAC_Init+0x4c>)
 8000a50:	f003 f82d 	bl	8003aae <HAL_DAC_ConfigChannel>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000a5a:	f001 fc8b 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	200002a0 	.word	0x200002a0
 8000a6c:	40007400 	.word	0x40007400

08000a70 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b084      	sub	sp, #16
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a76:	1d3b      	adds	r3, r7, #4
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000a80:	4b14      	ldr	r3, [pc, #80]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000a82:	4a15      	ldr	r2, [pc, #84]	; (8000ad8 <MX_TIM7_Init+0x68>)
 8000a84:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9600 - 1;
 8000a86:	4b13      	ldr	r3, [pc, #76]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000a88:	f242 527f 	movw	r2, #9599	; 0x257f
 8000a8c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a8e:	4b11      	ldr	r3, [pc, #68]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5 - 1;
 8000a94:	4b0f      	ldr	r3, [pc, #60]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000a96:	2204      	movs	r2, #4
 8000a98:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000aa0:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000aa2:	f004 fda5 	bl	80055f0 <HAL_TIM_Base_Init>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8000aac:	f001 fc62 	bl	8002374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	4619      	mov	r1, r3
 8000abc:	4805      	ldr	r0, [pc, #20]	; (8000ad4 <MX_TIM7_Init+0x64>)
 8000abe:	f005 f87d 	bl	8005bbc <HAL_TIMEx_MasterConfigSynchronization>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8000ac8:	f001 fc54 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000acc:	bf00      	nop
 8000ace:	3710      	adds	r7, #16
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	200002b4 	.word	0x200002b4
 8000ad8:	40001400 	.word	0x40001400

08000adc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000ae0:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000ae2:	4a0f      	ldr	r2, [pc, #60]	; (8000b20 <MX_TIM10_Init+0x44>)
 8000ae4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 48000 - 1;
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000ae8:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8000aec:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 2000 - 1;
 8000af4:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000af6:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000afa:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000afc:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b02:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000b04:	2280      	movs	r2, #128	; 0x80
 8000b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000b08:	4804      	ldr	r0, [pc, #16]	; (8000b1c <MX_TIM10_Init+0x40>)
 8000b0a:	f004 fd71 	bl	80055f0 <HAL_TIM_Base_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000b14:	f001 fc2e 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000b18:	bf00      	nop
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000300 	.word	0x20000300
 8000b20:	40014400 	.word	0x40014400

08000b24 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b2a:	4a15      	ldr	r2, [pc, #84]	; (8000b80 <MX_UART5_Init+0x5c>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000b2e:	4b13      	ldr	r3, [pc, #76]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b0c      	ldr	r3, [pc, #48]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000b4e:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b50:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000b54:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b62:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	; (8000b7c <MX_UART5_Init+0x58>)
 8000b6a:	f005 f8d3 	bl	8005d14 <HAL_UART_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_UART5_Init+0x54>
  {
    Error_Handler();
 8000b74:	f001 fbfe 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	2000034c 	.word	0x2000034c
 8000b80:	40005000 	.word	0x40005000

08000b84 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b88:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000b8a:	4a15      	ldr	r2, [pc, #84]	; (8000be0 <MX_USART3_UART_Init+0x5c>)
 8000b8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000b90:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b94:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000baa:	220c      	movs	r2, #12
 8000bac:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bae:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bb4:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bba:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bc0:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bc6:	4805      	ldr	r0, [pc, #20]	; (8000bdc <MX_USART3_UART_Init+0x58>)
 8000bc8:	f005 f8a4 	bl	8005d14 <HAL_UART_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000bd2:	f001 fbcf 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200003d4 	.word	0x200003d4
 8000be0:	40004800 	.word	0x40004800

08000be4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000be8:	4b14      	ldr	r3, [pc, #80]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bea:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bf0:	4b12      	ldr	r3, [pc, #72]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bf2:	2206      	movs	r2, #6
 8000bf4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000bfc:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c04:	2202      	movs	r2, #2
 8000c06:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000c08:	4b0c      	ldr	r3, [pc, #48]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000c0e:	4b0b      	ldr	r3, [pc, #44]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000c14:	4b09      	ldr	r3, [pc, #36]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000c1a:	4b08      	ldr	r3, [pc, #32]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000c26:	4805      	ldr	r0, [pc, #20]	; (8000c3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000c28:	f003 fa0b 	bl	8004042 <HAL_PCD_Init>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000c32:	f001 fb9f 	bl	8002374 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2000045c 	.word	0x2000045c

08000c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08e      	sub	sp, #56	; 0x38
 8000c44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
 8000c54:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c56:	4ba2      	ldr	r3, [pc, #648]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4aa1      	ldr	r2, [pc, #644]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c5c:	f043 0310 	orr.w	r3, r3, #16
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b9f      	ldr	r3, [pc, #636]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0310 	and.w	r3, r3, #16
 8000c6a:	623b      	str	r3, [r7, #32]
 8000c6c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c6e:	4b9c      	ldr	r3, [pc, #624]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c72:	4a9b      	ldr	r2, [pc, #620]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c74:	f043 0304 	orr.w	r3, r3, #4
 8000c78:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7a:	4b99      	ldr	r3, [pc, #612]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7e:	f003 0304 	and.w	r3, r3, #4
 8000c82:	61fb      	str	r3, [r7, #28]
 8000c84:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c86:	4b96      	ldr	r3, [pc, #600]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a95      	ldr	r2, [pc, #596]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c8c:	f043 0320 	orr.w	r3, r3, #32
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b93      	ldr	r3, [pc, #588]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f003 0320 	and.w	r3, r3, #32
 8000c9a:	61bb      	str	r3, [r7, #24]
 8000c9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c9e:	4b90      	ldr	r3, [pc, #576]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ca2:	4a8f      	ldr	r2, [pc, #572]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000ca4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8000caa:	4b8d      	ldr	r3, [pc, #564]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	4b8a      	ldr	r3, [pc, #552]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	4a89      	ldr	r2, [pc, #548]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cbc:	f043 0301 	orr.w	r3, r3, #1
 8000cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cc2:	4b87      	ldr	r3, [pc, #540]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc6:	f003 0301 	and.w	r3, r3, #1
 8000cca:	613b      	str	r3, [r7, #16]
 8000ccc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cce:	4b84      	ldr	r3, [pc, #528]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd2:	4a83      	ldr	r2, [pc, #524]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cd4:	f043 0302 	orr.w	r3, r3, #2
 8000cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cda:	4b81      	ldr	r3, [pc, #516]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ce6:	4b7e      	ldr	r3, [pc, #504]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cea:	4a7d      	ldr	r2, [pc, #500]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cec:	f043 0308 	orr.w	r3, r3, #8
 8000cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cf2:	4b7b      	ldr	r3, [pc, #492]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf6:	f003 0308 	and.w	r3, r3, #8
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cfe:	4b78      	ldr	r3, [pc, #480]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a77      	ldr	r2, [pc, #476]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b75      	ldr	r3, [pc, #468]	; (8000ee0 <MX_GPIO_Init+0x2a0>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2104      	movs	r1, #4
 8000d1a:	4872      	ldr	r0, [pc, #456]	; (8000ee4 <MX_GPIO_Init+0x2a4>)
 8000d1c:	f003 f95e 	bl	8003fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, motor2gpio_Pin|GPIO_PIN_5, GPIO_PIN_RESET);
 8000d20:	2200      	movs	r2, #0
 8000d22:	2130      	movs	r1, #48	; 0x30
 8000d24:	4870      	ldr	r0, [pc, #448]	; (8000ee8 <MX_GPIO_Init+0x2a8>)
 8000d26:	f003 f959 	bl	8003fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2104      	movs	r1, #4
 8000d2e:	486f      	ldr	r0, [pc, #444]	; (8000eec <MX_GPIO_Init+0x2ac>)
 8000d30:	f003 f954 	bl	8003fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_2|LD3_Pin|GPIO_PIN_6
 8000d34:	2200      	movs	r2, #0
 8000d36:	f244 01c5 	movw	r1, #16581	; 0x40c5
 8000d3a:	486d      	ldr	r0, [pc, #436]	; (8000ef0 <MX_GPIO_Init+0x2b0>)
 8000d3c:	f003 f94e 	bl	8003fdc <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_4
 8000d40:	2200      	movs	r2, #0
 8000d42:	f643 01f0 	movw	r1, #14576	; 0x38f0
 8000d46:	486b      	ldr	r0, [pc, #428]	; (8000ef4 <MX_GPIO_Init+0x2b4>)
 8000d48:	f003 f948 	bl	8003fdc <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2148      	movs	r1, #72	; 0x48
 8000d50:	4869      	ldr	r0, [pc, #420]	; (8000ef8 <MX_GPIO_Init+0x2b8>)
 8000d52:	f003 f943 	bl	8003fdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d56:	2304      	movs	r3, #4
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2300      	movs	r3, #0
 8000d64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	485d      	ldr	r0, [pc, #372]	; (8000ee4 <MX_GPIO_Init+0x2a4>)
 8000d6e:	f002 ff89 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d78:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d86:	4619      	mov	r1, r3
 8000d88:	4858      	ldr	r0, [pc, #352]	; (8000eec <MX_GPIO_Init+0x2ac>)
 8000d8a:	f002 ff7b 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : motor2gpio_Pin */
  GPIO_InitStruct.Pin = motor2gpio_Pin;
 8000d8e:	2310      	movs	r3, #16
 8000d90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(motor2gpio_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da2:	4619      	mov	r1, r3
 8000da4:	4850      	ldr	r0, [pc, #320]	; (8000ee8 <MX_GPIO_Init+0x2a8>)
 8000da6:	f002 ff6d 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000daa:	2320      	movs	r3, #32
 8000dac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dae:	2301      	movs	r3, #1
 8000db0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4849      	ldr	r0, [pc, #292]	; (8000ee8 <MX_GPIO_Init+0x2a8>)
 8000dc2:	f002 ff5f 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000dc6:	2332      	movs	r3, #50	; 0x32
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dd6:	230b      	movs	r3, #11
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dde:	4619      	mov	r1, r3
 8000de0:	4842      	ldr	r0, [pc, #264]	; (8000eec <MX_GPIO_Init+0x2ac>)
 8000de2:	f002 ff4f 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000de6:	2304      	movs	r3, #4
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	483b      	ldr	r0, [pc, #236]	; (8000eec <MX_GPIO_Init+0x2ac>)
 8000dfe:	f002 ff41 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e02:	2386      	movs	r3, #134	; 0x86
 8000e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e06:	2302      	movs	r3, #2
 8000e08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e12:	230b      	movs	r3, #11
 8000e14:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4837      	ldr	r0, [pc, #220]	; (8000efc <MX_GPIO_Init+0x2bc>)
 8000e1e:	f002 ff31 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB2 LD3_Pin PB6
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_2|LD3_Pin|GPIO_PIN_6
 8000e22:	f244 03c5 	movw	r3, #16581	; 0x40c5
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e30:	2300      	movs	r3, #0
 8000e32:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e38:	4619      	mov	r1, r3
 8000e3a:	482d      	ldr	r0, [pc, #180]	; (8000ef0 <MX_GPIO_Init+0x2b0>)
 8000e3c:	f002 ff22 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000e40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e46:	2302      	movs	r3, #2
 8000e48:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e52:	230b      	movs	r3, #11
 8000e54:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000e56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	4824      	ldr	r0, [pc, #144]	; (8000ef0 <MX_GPIO_Init+0x2b0>)
 8000e5e:	f002 ff11 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD12 PD13 PD4
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_4
 8000e62:	f643 03f0 	movw	r3, #14576	; 0x38f0
 8000e66:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2300      	movs	r3, #0
 8000e72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e78:	4619      	mov	r1, r3
 8000e7a:	481e      	ldr	r0, [pc, #120]	; (8000ef4 <MX_GPIO_Init+0x2b4>)
 8000e7c:	f002 ff02 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG3 USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|USB_PowerSwitchOn_Pin;
 8000e80:	2348      	movs	r3, #72	; 0x48
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e94:	4619      	mov	r1, r3
 8000e96:	4818      	ldr	r0, [pc, #96]	; (8000ef8 <MX_GPIO_Init+0x2b8>)
 8000e98:	f002 fef4 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eac:	4619      	mov	r1, r3
 8000eae:	4812      	ldr	r0, [pc, #72]	; (8000ef8 <MX_GPIO_Init+0x2b8>)
 8000eb0:	f002 fee8 	bl	8003c84 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000eb4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ec6:	230b      	movs	r3, #11
 8000ec8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000eca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4809      	ldr	r0, [pc, #36]	; (8000ef8 <MX_GPIO_Init+0x2b8>)
 8000ed2:	f002 fed7 	bl	8003c84 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ed6:	bf00      	nop
 8000ed8:	3738      	adds	r7, #56	; 0x38
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40023800 	.word	0x40023800
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	40021400 	.word	0x40021400
 8000eec:	40020800 	.word	0x40020800
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	40020c00 	.word	0x40020c00
 8000ef8:	40021800 	.word	0x40021800
 8000efc:	40020000 	.word	0x40020000

08000f00 <resetTime>:
        //HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, tx_buffer_size, HAL_MAX_DELAY);
        // Start a new receive operation
        //HAL_UART_Receive_IT(&huart3, (uint8_t*)rx_buffer, 5);
    }
}
void resetTime(){
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
	seconds = 0;
 8000f04:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <resetTime+0x20>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	701a      	strb	r2, [r3, #0]
	minutes = 0;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <resetTime+0x24>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
	hours = 0;
 8000f10:	4b05      	ldr	r3, [pc, #20]	; (8000f28 <resetTime+0x28>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	701a      	strb	r2, [r3, #0]
//	HAL_TIM_Base_DeInit(&htim10);
//	HAL_TIM_Base_Init(&htim10);
}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	20000a3c 	.word	0x20000a3c
 8000f24:	20000a3b 	.word	0x20000a3b
 8000f28:	20000a3a 	.word	0x20000a3a
 8000f2c:	00000000 	.word	0x00000000

08000f30 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch(pumpTestsParameters[pump].eNextState) {
 8000f38:	4bc1      	ldr	r3, [pc, #772]	; (8001240 <StartDefaultTask+0x310>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4ac1      	ldr	r2, [pc, #772]	; (8001244 <StartDefaultTask+0x314>)
 8000f40:	460b      	mov	r3, r1
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	440b      	add	r3, r1
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	4413      	add	r3, r2
 8000f4a:	3318      	adds	r3, #24
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	2b0f      	cmp	r3, #15
 8000f50:	f201 803c 	bhi.w	8001fcc <StartDefaultTask+0x109c>
 8000f54:	a201      	add	r2, pc, #4	; (adr r2, 8000f5c <StartDefaultTask+0x2c>)
 8000f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5a:	bf00      	nop
 8000f5c:	08000f9d 	.word	0x08000f9d
 8000f60:	08001065 	.word	0x08001065
 8000f64:	080010df 	.word	0x080010df
 8000f68:	080012fb 	.word	0x080012fb
 8000f6c:	080013a1 	.word	0x080013a1
 8000f70:	080015e7 	.word	0x080015e7
 8000f74:	08001661 	.word	0x08001661
 8000f78:	08001771 	.word	0x08001771
 8000f7c:	08001849 	.word	0x08001849
 8000f80:	08001985 	.word	0x08001985
 8000f84:	080019f9 	.word	0x080019f9
 8000f88:	08001b9d 	.word	0x08001b9d
 8000f8c:	08001c1f 	.word	0x08001c1f
 8000f90:	08001d87 	.word	0x08001d87
 8000f94:	08001f01 	.word	0x08001f01
 8000f98:	08001f8b 	.word	0x08001f8b
	  			case START:
	  				osThreadSuspend(sendDataHandle);
 8000f9c:	4baa      	ldr	r3, [pc, #680]	; (8001248 <StartDefaultTask+0x318>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f006 fd41 	bl	8007a28 <osThreadSuspend>
					volts = setFlowRate(0);					// assigns volts to 0 L/min
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f7ff fb70 	bl	800068c <setFlowRate>
 8000fac:	eef0 7a40 	vmov.f32	s15, s0
 8000fb0:	4ba6      	ldr	r3, [pc, #664]	; (800124c <StartDefaultTask+0x31c>)
 8000fb2:	edc3 7a00 	vstr	s15, [r3]
					dacSet(&hdac, DAC_CHANNEL_1, volts);	// Sets volts
 8000fb6:	4ba5      	ldr	r3, [pc, #660]	; (800124c <StartDefaultTask+0x31c>)
 8000fb8:	edd3 7a00 	vldr	s15, [r3]
 8000fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	48a3      	ldr	r0, [pc, #652]	; (8001250 <StartDefaultTask+0x320>)
 8000fc4:	f001 f9dc 	bl	8002380 <dacSet>
					flowControllerADC(&hadc1);				// Changes ADC mult to read Flow Ctrl
 8000fc8:	48a2      	ldr	r0, [pc, #648]	; (8001254 <StartDefaultTask+0x324>)
 8000fca:	f7ff fb0f 	bl	80005ec <flowControllerADC>
					flowStateOpen();						// Opens Flow Ctrl
 8000fce:	f7ff fbbf 	bl	8000750 <flowStateOpen>
					resetTime();							// Resets Clk
 8000fd2:	f7ff ff95 	bl	8000f00 <resetTime>

					recalibrate();
 8000fd6:	f7ff fc1b 	bl	8000810 <recalibrate>
					HAL_TIM_Base_Start_IT(&htim7);			// Opens Stepper Motor
 8000fda:	489f      	ldr	r0, [pc, #636]	; (8001258 <StartDefaultTask+0x328>)
 8000fdc:	f004 fb60 	bl	80056a0 <HAL_TIM_Base_Start_IT>

					if(pump){
 8000fe0:	4b97      	ldr	r3, [pc, #604]	; (8001240 <StartDefaultTask+0x310>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d002      	beq.n	8000fee <StartDefaultTask+0xbe>
						solenoidTwoOpen();
 8000fe8:	f001 fa58 	bl	800249c <solenoidTwoOpen>
 8000fec:	e001      	b.n	8000ff2 <StartDefaultTask+0xc2>
					}else{
						solenoidOneOpen();
 8000fee:	f001 fa39 	bl	8002464 <solenoidOneOpen>
//	  				pumpTestsParameters[0].stateList[7] = ULTIMATE_MEASURE_TEST_INIT;
//	  				pumpTestsParameters[0].stateList[8] = IDLE;
//	  				pumpTestsParameters[0].stateList[9] = 0;

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8000ff2:	4b93      	ldr	r3, [pc, #588]	; (8001240 <StartDefaultTask+0x310>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	011b      	lsls	r3, r3, #4
 8001000:	3318      	adds	r3, #24
 8001002:	4a90      	ldr	r2, [pc, #576]	; (8001244 <StartDefaultTask+0x314>)
 8001004:	1899      	adds	r1, r3, r2
 8001006:	f04f 33ff 	mov.w	r3, #4294967295
 800100a:	2201      	movs	r2, #1
 800100c:	4893      	ldr	r0, [pc, #588]	; (800125c <StartDefaultTask+0x32c>)
 800100e:	f004 fecf 	bl	8005db0 <HAL_UART_Transmit>

					// Receives State List
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[pump].stateList, 20, HAL_MAX_DELAY);
 8001012:	4b8b      	ldr	r3, [pc, #556]	; (8001240 <StartDefaultTask+0x310>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	4613      	mov	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	4413      	add	r3, r2
 800101e:	011b      	lsls	r3, r3, #4
 8001020:	4a88      	ldr	r2, [pc, #544]	; (8001244 <StartDefaultTask+0x314>)
 8001022:	1899      	adds	r1, r3, r2
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	2214      	movs	r2, #20
 800102a:	488c      	ldr	r0, [pc, #560]	; (800125c <StartDefaultTask+0x32c>)
 800102c:	f004 ff43 	bl	8005eb6 <HAL_UART_Receive>



					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump]).currentState;
 8001030:	4b83      	ldr	r3, [pc, #524]	; (8001240 <StartDefaultTask+0x310>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	4619      	mov	r1, r3
 8001036:	4a83      	ldr	r2, [pc, #524]	; (8001244 <StartDefaultTask+0x314>)
 8001038:	460b      	mov	r3, r1
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	440b      	add	r3, r1
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	4413      	add	r3, r2
 8001042:	3314      	adds	r3, #20
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a7e      	ldr	r2, [pc, #504]	; (8001240 <StartDefaultTask+0x310>)
 8001048:	7812      	ldrb	r2, [r2, #0]
 800104a:	4611      	mov	r1, r2
 800104c:	7818      	ldrb	r0, [r3, #0]
 800104e:	4a7d      	ldr	r2, [pc, #500]	; (8001244 <StartDefaultTask+0x314>)
 8001050:	460b      	mov	r3, r1
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	440b      	add	r3, r1
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	4413      	add	r3, r2
 800105a:	3318      	adds	r3, #24
 800105c:	4602      	mov	r2, r0
 800105e:	701a      	strb	r2, [r3, #0]
	  				break;
 8001060:	f000 bfc0 	b.w	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].VATI[5] = 1;		// flow controller closed
//					pumpTestsParameters[0].VATI[6] = 3;		// mTorr
//					pumpTestsParameters[0].VATI[7] = 50;		// temperature in C

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001064:	4b76      	ldr	r3, [pc, #472]	; (8001240 <StartDefaultTask+0x310>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4613      	mov	r3, r2
 800106c:	009b      	lsls	r3, r3, #2
 800106e:	4413      	add	r3, r2
 8001070:	011b      	lsls	r3, r3, #4
 8001072:	3318      	adds	r3, #24
 8001074:	4a73      	ldr	r2, [pc, #460]	; (8001244 <StartDefaultTask+0x314>)
 8001076:	1899      	adds	r1, r3, r2
 8001078:	f04f 33ff 	mov.w	r3, #4294967295
 800107c:	2201      	movs	r2, #1
 800107e:	4877      	ldr	r0, [pc, #476]	; (800125c <StartDefaultTask+0x32c>)
 8001080:	f004 fe96 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].VATI[0], 8, HAL_MAX_DELAY);
 8001084:	f04f 33ff 	mov.w	r3, #4294967295
 8001088:	2208      	movs	r2, #8
 800108a:	4975      	ldr	r1, [pc, #468]	; (8001260 <StartDefaultTask+0x330>)
 800108c:	4873      	ldr	r0, [pc, #460]	; (800125c <StartDefaultTask+0x32c>)
 800108e:	f004 ff12 	bl	8005eb6 <HAL_UART_Receive>

	  				flowStateClose();
 8001092:	f7ff fb41 	bl	8000718 <flowStateClose>
	  				stepperOpen();
 8001096:	f7ff fb95 	bl	80007c4 <stepperOpen>
	  				//solenoidOneOpen();
	  				//solenoidClose();
	  				vacuumGaugeADC(&hadc1);
 800109a:	486e      	ldr	r0, [pc, #440]	; (8001254 <StartDefaultTask+0x324>)
 800109c:	f001 fe0c 	bl	8002cb8 <vacuumGaugeADC>
	  				pumpTestsParameters[pump].eNextState = VAC_ACHIEVMENT_TEST;
 80010a0:	4b67      	ldr	r3, [pc, #412]	; (8001240 <StartDefaultTask+0x310>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	4a67      	ldr	r2, [pc, #412]	; (8001244 <StartDefaultTask+0x314>)
 80010a8:	460b      	mov	r3, r1
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	440b      	add	r3, r1
 80010ae:	011b      	lsls	r3, r3, #4
 80010b0:	4413      	add	r3, r2
 80010b2:	3318      	adds	r3, #24
 80010b4:	2202      	movs	r2, #2
 80010b6:	701a      	strb	r2, [r3, #0]

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 80010b8:	4b6a      	ldr	r3, [pc, #424]	; (8001264 <StartDefaultTask+0x334>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4b68      	ldr	r3, [pc, #416]	; (8001264 <StartDefaultTask+0x334>)
 80010c4:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80010c6:	4b60      	ldr	r3, [pc, #384]	; (8001248 <StartDefaultTask+0x318>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f006 fce0 	bl	8007a90 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 80010d0:	4865      	ldr	r0, [pc, #404]	; (8001268 <StartDefaultTask+0x338>)
 80010d2:	f004 fae5 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 80010d6:	f7ff ff13 	bl	8000f00 <resetTime>

	  				break;
 80010da:	f000 bf83 	b.w	8001fe4 <StartDefaultTask+0x10b4>
	  			case VAC_ACHIEVMENT_TEST:
	  				volts = adcGet(&hadc1);
 80010de:	485d      	ldr	r0, [pc, #372]	; (8001254 <StartDefaultTask+0x324>)
 80010e0:	f001 f982 	bl	80023e8 <adcGet>
 80010e4:	eef0 7a40 	vmov.f32	s15, s0
 80010e8:	4b58      	ldr	r3, [pc, #352]	; (800124c <StartDefaultTask+0x31c>)
 80010ea:	edc3 7a00 	vstr	s15, [r3]
	  				vacuumScale = readVacuum(volts);
 80010ee:	4b57      	ldr	r3, [pc, #348]	; (800124c <StartDefaultTask+0x31c>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	eeb0 0a67 	vmov.f32	s0, s15
 80010f8:	f001 fe02 	bl	8002d00 <readVacuum>
 80010fc:	eef0 7a40 	vmov.f32	s15, s0
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <StartDefaultTask+0x33c>)
 8001102:	edc3 7a00 	vstr	s15, [r3]

	  				// Remove this once STM is connected to hardware
	  				vacuumScale = 1000;
 8001106:	4b59      	ldr	r3, [pc, #356]	; (800126c <StartDefaultTask+0x33c>)
 8001108:	4a59      	ldr	r2, [pc, #356]	; (8001270 <StartDefaultTask+0x340>)
 800110a:	601a      	str	r2, [r3, #0]
	  				if(seconds >= 10){	// Passes test after 10 seconds
 800110c:	4b59      	ldr	r3, [pc, #356]	; (8001274 <StartDefaultTask+0x344>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b09      	cmp	r3, #9
 8001112:	d903      	bls.n	800111c <StartDefaultTask+0x1ec>
	  					vacuumScale = 0;
 8001114:	4b55      	ldr	r3, [pc, #340]	; (800126c <StartDefaultTask+0x33c>)
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
	  				}
	  				//

	  				if(vacuumScale <= (float)pumpTestsParameters[pump].VATI[6] / 1000.0){	// Success
 800111c:	4b53      	ldr	r3, [pc, #332]	; (800126c <StartDefaultTask+0x33c>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001126:	4b46      	ldr	r3, [pc, #280]	; (8001240 <StartDefaultTask+0x310>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	4619      	mov	r1, r3
 800112c:	4a45      	ldr	r2, [pc, #276]	; (8001244 <StartDefaultTask+0x314>)
 800112e:	460b      	mov	r3, r1
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	440b      	add	r3, r1
 8001134:	011b      	lsls	r3, r3, #4
 8001136:	4413      	add	r3, r2
 8001138:	331f      	adds	r3, #31
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	ee07 3a90 	vmov	s15, r3
 8001140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001144:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8001148:	ed9f 4b3b 	vldr	d4, [pc, #236]	; 8001238 <StartDefaultTask+0x308>
 800114c:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001150:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001154:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001158:	d83b      	bhi.n	80011d2 <StartDefaultTask+0x2a2>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 800115a:	4843      	ldr	r0, [pc, #268]	; (8001268 <StartDefaultTask+0x338>)
 800115c:	f004 fb18 	bl	8005790 <HAL_TIM_Base_Stop_IT>
		  				// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001160:	4b40      	ldr	r3, [pc, #256]	; (8001264 <StartDefaultTask+0x334>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	f023 0301 	bic.w	r3, r3, #1
 8001168:	b2da      	uxtb	r2, r3
 800116a:	4b3e      	ldr	r3, [pc, #248]	; (8001264 <StartDefaultTask+0x334>)
 800116c:	701a      	strb	r2, [r3, #0]
						osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 800116e:	4b42      	ldr	r3, [pc, #264]	; (8001278 <StartDefaultTask+0x348>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4618      	mov	r0, r3
 8001174:	f006 fc58 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001178:	4b31      	ldr	r3, [pc, #196]	; (8001240 <StartDefaultTask+0x310>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	4931      	ldr	r1, [pc, #196]	; (8001244 <StartDefaultTask+0x314>)
 8001180:	4613      	mov	r3, r2
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	011b      	lsls	r3, r3, #4
 8001188:	440b      	add	r3, r1
 800118a:	3314      	adds	r3, #20
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1c59      	adds	r1, r3, #1
 8001190:	482c      	ldr	r0, [pc, #176]	; (8001244 <StartDefaultTask+0x314>)
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	011b      	lsls	r3, r3, #4
 800119a:	4403      	add	r3, r0
 800119c:	3314      	adds	r3, #20
 800119e:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 80011a0:	4b27      	ldr	r3, [pc, #156]	; (8001240 <StartDefaultTask+0x310>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4a27      	ldr	r2, [pc, #156]	; (8001244 <StartDefaultTask+0x314>)
 80011a8:	460b      	mov	r3, r1
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	440b      	add	r3, r1
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	3314      	adds	r3, #20
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a22      	ldr	r2, [pc, #136]	; (8001240 <StartDefaultTask+0x310>)
 80011b8:	7812      	ldrb	r2, [r2, #0]
 80011ba:	4611      	mov	r1, r2
 80011bc:	7818      	ldrb	r0, [r3, #0]
 80011be:	4a21      	ldr	r2, [pc, #132]	; (8001244 <StartDefaultTask+0x314>)
 80011c0:	460b      	mov	r3, r1
 80011c2:	009b      	lsls	r3, r3, #2
 80011c4:	440b      	add	r3, r1
 80011c6:	011b      	lsls	r3, r3, #4
 80011c8:	4413      	add	r3, r2
 80011ca:	3318      	adds	r3, #24
 80011cc:	4602      	mov	r2, r0
 80011ce:	701a      	strb	r2, [r3, #0]
 80011d0:	e08e      	b.n	80012f0 <StartDefaultTask+0x3c0>
	  				}else if(temperature >= pumpTestsParameters[pump].VATI[7]){	// if current temp is >= temp limit
 80011d2:	4b1b      	ldr	r3, [pc, #108]	; (8001240 <StartDefaultTask+0x310>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4a1a      	ldr	r2, [pc, #104]	; (8001244 <StartDefaultTask+0x314>)
 80011da:	460b      	mov	r3, r1
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	440b      	add	r3, r1
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	4413      	add	r3, r2
 80011e4:	3320      	adds	r3, #32
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	ee07 3a90 	vmov	s15, r3
 80011ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f0:	4b22      	ldr	r3, [pc, #136]	; (800127c <StartDefaultTask+0x34c>)
 80011f2:	edd3 7a00 	vldr	s15, [r3]
 80011f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fe:	d83f      	bhi.n	8001280 <StartDefaultTask+0x350>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001200:	4b0f      	ldr	r3, [pc, #60]	; (8001240 <StartDefaultTask+0x310>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4619      	mov	r1, r3
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <StartDefaultTask+0x314>)
 8001208:	460b      	mov	r3, r1
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	440b      	add	r3, r1
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4413      	add	r3, r2
 8001212:	3318      	adds	r3, #24
 8001214:	220e      	movs	r2, #14
 8001216:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001218:	4b09      	ldr	r3, [pc, #36]	; (8001240 <StartDefaultTask+0x310>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	4619      	mov	r1, r3
 800121e:	4a09      	ldr	r2, [pc, #36]	; (8001244 <StartDefaultTask+0x314>)
 8001220:	460b      	mov	r3, r1
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4413      	add	r3, r2
 800122a:	334e      	adds	r3, #78	; 0x4e
 800122c:	2202      	movs	r2, #2
 800122e:	701a      	strb	r2, [r3, #0]
	  					break;
 8001230:	f000 bed8 	b.w	8001fe4 <StartDefaultTask+0x10b4>
 8001234:	f3af 8000 	nop.w
 8001238:	00000000 	.word	0x00000000
 800123c:	408f4000 	.word	0x408f4000
 8001240:	20000a0c 	.word	0x20000a0c
 8001244:	2000096c 	.word	0x2000096c
 8001248:	20000968 	.word	0x20000968
 800124c:	20000a10 	.word	0x20000a10
 8001250:	200002a0 	.word	0x200002a0
 8001254:	20000258 	.word	0x20000258
 8001258:	200002b4 	.word	0x200002b4
 800125c:	200003d4 	.word	0x200003d4
 8001260:	20000985 	.word	0x20000985
 8001264:	20000a39 	.word	0x20000a39
 8001268:	20000300 	.word	0x20000300
 800126c:	20000a20 	.word	0x20000a20
 8001270:	447a0000 	.word	0x447a0000
 8001274:	20000a3c 	.word	0x20000a3c
 8001278:	20000964 	.word	0x20000964
 800127c:	20000038 	.word	0x20000038
	  				}else if(pumpTestsParameters[pump].VATI[2] == hours && pumpTestsParameters[pump].VATI[3] == minutes){
 8001280:	4ba7      	ldr	r3, [pc, #668]	; (8001520 <StartDefaultTask+0x5f0>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	4aa7      	ldr	r2, [pc, #668]	; (8001524 <StartDefaultTask+0x5f4>)
 8001288:	460b      	mov	r3, r1
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	440b      	add	r3, r1
 800128e:	011b      	lsls	r3, r3, #4
 8001290:	4413      	add	r3, r2
 8001292:	331b      	adds	r3, #27
 8001294:	781a      	ldrb	r2, [r3, #0]
 8001296:	4ba4      	ldr	r3, [pc, #656]	; (8001528 <StartDefaultTask+0x5f8>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	429a      	cmp	r2, r3
 800129c:	d128      	bne.n	80012f0 <StartDefaultTask+0x3c0>
 800129e:	4ba0      	ldr	r3, [pc, #640]	; (8001520 <StartDefaultTask+0x5f0>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4a9f      	ldr	r2, [pc, #636]	; (8001524 <StartDefaultTask+0x5f4>)
 80012a6:	460b      	mov	r3, r1
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	440b      	add	r3, r1
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	4413      	add	r3, r2
 80012b0:	331c      	adds	r3, #28
 80012b2:	781a      	ldrb	r2, [r3, #0]
 80012b4:	4b9d      	ldr	r3, [pc, #628]	; (800152c <StartDefaultTask+0x5fc>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d119      	bne.n	80012f0 <StartDefaultTask+0x3c0>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 80012bc:	4b98      	ldr	r3, [pc, #608]	; (8001520 <StartDefaultTask+0x5f0>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4619      	mov	r1, r3
 80012c2:	4a98      	ldr	r2, [pc, #608]	; (8001524 <StartDefaultTask+0x5f4>)
 80012c4:	460b      	mov	r3, r1
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	011b      	lsls	r3, r3, #4
 80012cc:	4413      	add	r3, r2
 80012ce:	3318      	adds	r3, #24
 80012d0:	220e      	movs	r2, #14
 80012d2:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 80012d4:	4b92      	ldr	r3, [pc, #584]	; (8001520 <StartDefaultTask+0x5f0>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	4a92      	ldr	r2, [pc, #584]	; (8001524 <StartDefaultTask+0x5f4>)
 80012dc:	460b      	mov	r3, r1
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	011b      	lsls	r3, r3, #4
 80012e4:	4413      	add	r3, r2
 80012e6:	334e      	adds	r3, #78	; 0x4e
 80012e8:	2202      	movs	r2, #2
 80012ea:	701a      	strb	r2, [r3, #0]
	  					break;
 80012ec:	f000 be7a 	b.w	8001fe4 <StartDefaultTask+0x10b4>
	  				}

	  				osDelay(100); // Checks condition every 100 ms
 80012f0:	2064      	movs	r0, #100	; 0x64
 80012f2:	f006 fc01 	bl	8007af8 <osDelay>

	  				break;
 80012f6:	f000 be75 	b.w	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].STI[6] = 0;		// mTorr
//					pumpTestsParameters[0].STI[7] = 50;		// temperature in C
//					pumpTestsParameters[0].STI[8] = 50;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 80012fa:	4b89      	ldr	r3, [pc, #548]	; (8001520 <StartDefaultTask+0x5f0>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	461a      	mov	r2, r3
 8001300:	4613      	mov	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	4413      	add	r3, r2
 8001306:	011b      	lsls	r3, r3, #4
 8001308:	3318      	adds	r3, #24
 800130a:	4a86      	ldr	r2, [pc, #536]	; (8001524 <StartDefaultTask+0x5f4>)
 800130c:	1899      	adds	r1, r3, r2
 800130e:	f04f 33ff 	mov.w	r3, #4294967295
 8001312:	2201      	movs	r2, #1
 8001314:	4886      	ldr	r0, [pc, #536]	; (8001530 <StartDefaultTask+0x600>)
 8001316:	f004 fd4b 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].STI[0], 9, HAL_MAX_DELAY);
 800131a:	f04f 33ff 	mov.w	r3, #4294967295
 800131e:	2209      	movs	r2, #9
 8001320:	4984      	ldr	r1, [pc, #528]	; (8001534 <StartDefaultTask+0x604>)
 8001322:	4883      	ldr	r0, [pc, #524]	; (8001530 <StartDefaultTask+0x600>)
 8001324:	f004 fdc7 	bl	8005eb6 <HAL_UART_Receive>

	  				flowStateControl();
 8001328:	f7ff fa2e 	bl	8000788 <flowStateControl>
	  				stepperOpen();
 800132c:	f7ff fa4a 	bl	80007c4 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001330:	4881      	ldr	r0, [pc, #516]	; (8001538 <StartDefaultTask+0x608>)
 8001332:	f7ff f95b 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = SPECIAL_TEST;
 8001336:	4b7a      	ldr	r3, [pc, #488]	; (8001520 <StartDefaultTask+0x5f0>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	4619      	mov	r1, r3
 800133c:	4a79      	ldr	r2, [pc, #484]	; (8001524 <StartDefaultTask+0x5f4>)
 800133e:	460b      	mov	r3, r1
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	440b      	add	r3, r1
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	4413      	add	r3, r2
 8001348:	3318      	adds	r3, #24
 800134a:	2204      	movs	r2, #4
 800134c:	701a      	strb	r2, [r3, #0]
	  				dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].STI[8]));
 800134e:	4b74      	ldr	r3, [pc, #464]	; (8001520 <StartDefaultTask+0x5f0>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	4a73      	ldr	r2, [pc, #460]	; (8001524 <StartDefaultTask+0x5f4>)
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	011b      	lsls	r3, r3, #4
 800135e:	4413      	add	r3, r2
 8001360:	3329      	adds	r3, #41	; 0x29
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff f991 	bl	800068c <setFlowRate>
 800136a:	eef0 7a40 	vmov.f32	s15, s0
 800136e:	eeb0 0a67 	vmov.f32	s0, s15
 8001372:	2100      	movs	r1, #0
 8001374:	4871      	ldr	r0, [pc, #452]	; (800153c <StartDefaultTask+0x60c>)
 8001376:	f001 f803 	bl	8002380 <dacSet>

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 800137a:	4b71      	ldr	r3, [pc, #452]	; (8001540 <StartDefaultTask+0x610>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	f043 0301 	orr.w	r3, r3, #1
 8001382:	b2da      	uxtb	r2, r3
 8001384:	4b6e      	ldr	r3, [pc, #440]	; (8001540 <StartDefaultTask+0x610>)
 8001386:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001388:	4b6e      	ldr	r3, [pc, #440]	; (8001544 <StartDefaultTask+0x614>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f006 fb7f 	bl	8007a90 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001392:	486d      	ldr	r0, [pc, #436]	; (8001548 <StartDefaultTask+0x618>)
 8001394:	f004 f984 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001398:	f7ff fdb2 	bl	8000f00 <resetTime>

	  				break;
 800139c:	f000 be22 	b.w	8001fe4 <StartDefaultTask+0x10b4>

	  			case SPECIAL_TEST:
	  				flowControllerADC(&hadc1);
 80013a0:	4865      	ldr	r0, [pc, #404]	; (8001538 <StartDefaultTask+0x608>)
 80013a2:	f7ff f923 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 80013a6:	4864      	ldr	r0, [pc, #400]	; (8001538 <StartDefaultTask+0x608>)
 80013a8:	f001 f81e 	bl	80023e8 <adcGet>
 80013ac:	eef0 7a40 	vmov.f32	s15, s0
 80013b0:	4b66      	ldr	r3, [pc, #408]	; (800154c <StartDefaultTask+0x61c>)
 80013b2:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 80013b6:	4b65      	ldr	r3, [pc, #404]	; (800154c <StartDefaultTask+0x61c>)
 80013b8:	edd3 7a00 	vldr	s15, [r3]
 80013bc:	eeb0 0a67 	vmov.f32	s0, s15
 80013c0:	f7ff f936 	bl	8000630 <readFlow>
 80013c4:	eef0 7a40 	vmov.f32	s15, s0
 80013c8:	4b61      	ldr	r3, [pc, #388]	; (8001550 <StartDefaultTask+0x620>)
 80013ca:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 80013ce:	485a      	ldr	r0, [pc, #360]	; (8001538 <StartDefaultTask+0x608>)
 80013d0:	f001 fc72 	bl	8002cb8 <vacuumGaugeADC>
	  				volts = adcGet(&hadc1);
 80013d4:	4858      	ldr	r0, [pc, #352]	; (8001538 <StartDefaultTask+0x608>)
 80013d6:	f001 f807 	bl	80023e8 <adcGet>
 80013da:	eef0 7a40 	vmov.f32	s15, s0
 80013de:	4b5b      	ldr	r3, [pc, #364]	; (800154c <StartDefaultTask+0x61c>)
 80013e0:	edc3 7a00 	vstr	s15, [r3]
	  				vacuumScale = readVacuum(volts);
 80013e4:	4b59      	ldr	r3, [pc, #356]	; (800154c <StartDefaultTask+0x61c>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	eeb0 0a67 	vmov.f32	s0, s15
 80013ee:	f001 fc87 	bl	8002d00 <readVacuum>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
 80013f6:	4b57      	ldr	r3, [pc, #348]	; (8001554 <StartDefaultTask+0x624>)
 80013f8:	edc3 7a00 	vstr	s15, [r3]

	  				// Remove this Once STM is connected to the hardware
	  				flowRate = 0;
 80013fc:	4b54      	ldr	r3, [pc, #336]	; (8001550 <StartDefaultTask+0x620>)
 80013fe:	f04f 0200 	mov.w	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
	  				vacuumScale = 1000;
 8001404:	4b53      	ldr	r3, [pc, #332]	; (8001554 <StartDefaultTask+0x624>)
 8001406:	4a54      	ldr	r2, [pc, #336]	; (8001558 <StartDefaultTask+0x628>)
 8001408:	601a      	str	r2, [r3, #0]
	  				if(seconds >= 10){	// After 10 sec Test is success
 800140a:	4b54      	ldr	r3, [pc, #336]	; (800155c <StartDefaultTask+0x62c>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	2b09      	cmp	r3, #9
 8001410:	d902      	bls.n	8001418 <StartDefaultTask+0x4e8>
	  					flowRate = 50;
 8001412:	4b4f      	ldr	r3, [pc, #316]	; (8001550 <StartDefaultTask+0x620>)
 8001414:	4a52      	ldr	r2, [pc, #328]	; (8001560 <StartDefaultTask+0x630>)
 8001416:	601a      	str	r2, [r3, #0]
	  				}
	  				//

	  				if((uint8_t)flowRate == pumpTestsParameters[pump].STI[8]){	// success
 8001418:	4b4d      	ldr	r3, [pc, #308]	; (8001550 <StartDefaultTask+0x620>)
 800141a:	edd3 7a00 	vldr	s15, [r3]
 800141e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001422:	edc7 7a00 	vstr	s15, [r7]
 8001426:	783b      	ldrb	r3, [r7, #0]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	4b3d      	ldr	r3, [pc, #244]	; (8001520 <StartDefaultTask+0x5f0>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	493c      	ldr	r1, [pc, #240]	; (8001524 <StartDefaultTask+0x5f4>)
 8001432:	4603      	mov	r3, r0
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4403      	add	r3, r0
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	440b      	add	r3, r1
 800143c:	3329      	adds	r3, #41	; 0x29
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d13b      	bne.n	80014bc <StartDefaultTask+0x58c>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001444:	4840      	ldr	r0, [pc, #256]	; (8001548 <StartDefaultTask+0x618>)
 8001446:	f004 f9a3 	bl	8005790 <HAL_TIM_Base_Stop_IT>
						// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 800144a:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <StartDefaultTask+0x610>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	f023 0301 	bic.w	r3, r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b3a      	ldr	r3, [pc, #232]	; (8001540 <StartDefaultTask+0x610>)
 8001456:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001458:	4b42      	ldr	r3, [pc, #264]	; (8001564 <StartDefaultTask+0x634>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f006 fae3 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001462:	4b2f      	ldr	r3, [pc, #188]	; (8001520 <StartDefaultTask+0x5f0>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	492e      	ldr	r1, [pc, #184]	; (8001524 <StartDefaultTask+0x5f4>)
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	011b      	lsls	r3, r3, #4
 8001472:	440b      	add	r3, r1
 8001474:	3314      	adds	r3, #20
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	1c59      	adds	r1, r3, #1
 800147a:	482a      	ldr	r0, [pc, #168]	; (8001524 <StartDefaultTask+0x5f4>)
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	4403      	add	r3, r0
 8001486:	3314      	adds	r3, #20
 8001488:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 800148a:	4b25      	ldr	r3, [pc, #148]	; (8001520 <StartDefaultTask+0x5f0>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	4619      	mov	r1, r3
 8001490:	4a24      	ldr	r2, [pc, #144]	; (8001524 <StartDefaultTask+0x5f4>)
 8001492:	460b      	mov	r3, r1
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	440b      	add	r3, r1
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	4413      	add	r3, r2
 800149c:	3314      	adds	r3, #20
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a1f      	ldr	r2, [pc, #124]	; (8001520 <StartDefaultTask+0x5f0>)
 80014a2:	7812      	ldrb	r2, [r2, #0]
 80014a4:	4611      	mov	r1, r2
 80014a6:	7818      	ldrb	r0, [r3, #0]
 80014a8:	4a1e      	ldr	r2, [pc, #120]	; (8001524 <StartDefaultTask+0x5f4>)
 80014aa:	460b      	mov	r3, r1
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	011b      	lsls	r3, r3, #4
 80014b2:	4413      	add	r3, r2
 80014b4:	3318      	adds	r3, #24
 80014b6:	4602      	mov	r2, r0
 80014b8:	701a      	strb	r2, [r3, #0]
 80014ba:	e08f      	b.n	80015dc <StartDefaultTask+0x6ac>
	  				}else if(temperature >= pumpTestsParameters[pump].STI[7]){	// if current temp is >= temp limit
 80014bc:	4b18      	ldr	r3, [pc, #96]	; (8001520 <StartDefaultTask+0x5f0>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	4619      	mov	r1, r3
 80014c2:	4a18      	ldr	r2, [pc, #96]	; (8001524 <StartDefaultTask+0x5f4>)
 80014c4:	460b      	mov	r3, r1
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	011b      	lsls	r3, r3, #4
 80014cc:	4413      	add	r3, r2
 80014ce:	3328      	adds	r3, #40	; 0x28
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	ee07 3a90 	vmov	s15, r3
 80014d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <StartDefaultTask+0x638>)
 80014dc:	edd3 7a00 	vldr	s15, [r3]
 80014e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	d840      	bhi.n	800156c <StartDefaultTask+0x63c>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 80014ea:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <StartDefaultTask+0x5f0>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	4619      	mov	r1, r3
 80014f0:	4a0c      	ldr	r2, [pc, #48]	; (8001524 <StartDefaultTask+0x5f4>)
 80014f2:	460b      	mov	r3, r1
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	440b      	add	r3, r1
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	4413      	add	r3, r2
 80014fc:	3318      	adds	r3, #24
 80014fe:	220e      	movs	r2, #14
 8001500:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <StartDefaultTask+0x5f0>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4619      	mov	r1, r3
 8001508:	4a06      	ldr	r2, [pc, #24]	; (8001524 <StartDefaultTask+0x5f4>)
 800150a:	460b      	mov	r3, r1
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	440b      	add	r3, r1
 8001510:	011b      	lsls	r3, r3, #4
 8001512:	4413      	add	r3, r2
 8001514:	334e      	adds	r3, #78	; 0x4e
 8001516:	2202      	movs	r2, #2
 8001518:	701a      	strb	r2, [r3, #0]
	  					break;
 800151a:	f000 bd63 	b.w	8001fe4 <StartDefaultTask+0x10b4>
 800151e:	bf00      	nop
 8001520:	20000a0c 	.word	0x20000a0c
 8001524:	2000096c 	.word	0x2000096c
 8001528:	20000a3a 	.word	0x20000a3a
 800152c:	20000a3b 	.word	0x20000a3b
 8001530:	200003d4 	.word	0x200003d4
 8001534:	2000098d 	.word	0x2000098d
 8001538:	20000258 	.word	0x20000258
 800153c:	200002a0 	.word	0x200002a0
 8001540:	20000a39 	.word	0x20000a39
 8001544:	20000968 	.word	0x20000968
 8001548:	20000300 	.word	0x20000300
 800154c:	20000a10 	.word	0x20000a10
 8001550:	20000a1c 	.word	0x20000a1c
 8001554:	20000a20 	.word	0x20000a20
 8001558:	447a0000 	.word	0x447a0000
 800155c:	20000a3c 	.word	0x20000a3c
 8001560:	42480000 	.word	0x42480000
 8001564:	20000964 	.word	0x20000964
 8001568:	20000038 	.word	0x20000038
	  				}else if(pumpTestsParameters[pump].STI[2] == hours && pumpTestsParameters[pump].STI[3] == minutes){
 800156c:	4ba8      	ldr	r3, [pc, #672]	; (8001810 <StartDefaultTask+0x8e0>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	4aa8      	ldr	r2, [pc, #672]	; (8001814 <StartDefaultTask+0x8e4>)
 8001574:	460b      	mov	r3, r1
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	011b      	lsls	r3, r3, #4
 800157c:	4413      	add	r3, r2
 800157e:	3323      	adds	r3, #35	; 0x23
 8001580:	781a      	ldrb	r2, [r3, #0]
 8001582:	4ba5      	ldr	r3, [pc, #660]	; (8001818 <StartDefaultTask+0x8e8>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d128      	bne.n	80015dc <StartDefaultTask+0x6ac>
 800158a:	4ba1      	ldr	r3, [pc, #644]	; (8001810 <StartDefaultTask+0x8e0>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	4619      	mov	r1, r3
 8001590:	4aa0      	ldr	r2, [pc, #640]	; (8001814 <StartDefaultTask+0x8e4>)
 8001592:	460b      	mov	r3, r1
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	440b      	add	r3, r1
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	4413      	add	r3, r2
 800159c:	3324      	adds	r3, #36	; 0x24
 800159e:	781a      	ldrb	r2, [r3, #0]
 80015a0:	4b9e      	ldr	r3, [pc, #632]	; (800181c <StartDefaultTask+0x8ec>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d119      	bne.n	80015dc <StartDefaultTask+0x6ac>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 80015a8:	4b99      	ldr	r3, [pc, #612]	; (8001810 <StartDefaultTask+0x8e0>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	4a99      	ldr	r2, [pc, #612]	; (8001814 <StartDefaultTask+0x8e4>)
 80015b0:	460b      	mov	r3, r1
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	4413      	add	r3, r2
 80015ba:	3318      	adds	r3, #24
 80015bc:	220e      	movs	r2, #14
 80015be:	701a      	strb	r2, [r3, #0]
						pumpTestsParameters[pump].pumpStatus = FAILURE;
 80015c0:	4b93      	ldr	r3, [pc, #588]	; (8001810 <StartDefaultTask+0x8e0>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	4619      	mov	r1, r3
 80015c6:	4a93      	ldr	r2, [pc, #588]	; (8001814 <StartDefaultTask+0x8e4>)
 80015c8:	460b      	mov	r3, r1
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	4413      	add	r3, r2
 80015d2:	334e      	adds	r3, #78	; 0x4e
 80015d4:	2202      	movs	r2, #2
 80015d6:	701a      	strb	r2, [r3, #0]
						break;
 80015d8:	f000 bd04 	b.w	8001fe4 <StartDefaultTask+0x10b4>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 80015dc:	2064      	movs	r0, #100	; 0x64
 80015de:	f006 fa8b 	bl	8007af8 <osDelay>
					break;
 80015e2:	f000 bcff 	b.w	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].WUI[5] = 0;		// flow controller open
//					pumpTestsParameters[0].WUI[6] = 0;		// mTorr
//					pumpTestsParameters[0].WUI[7] = 100;	// temperature in C

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 80015e6:	4b8a      	ldr	r3, [pc, #552]	; (8001810 <StartDefaultTask+0x8e0>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	4613      	mov	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4413      	add	r3, r2
 80015f2:	011b      	lsls	r3, r3, #4
 80015f4:	3318      	adds	r3, #24
 80015f6:	4a87      	ldr	r2, [pc, #540]	; (8001814 <StartDefaultTask+0x8e4>)
 80015f8:	1899      	adds	r1, r3, r2
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
 80015fe:	2201      	movs	r2, #1
 8001600:	4887      	ldr	r0, [pc, #540]	; (8001820 <StartDefaultTask+0x8f0>)
 8001602:	f004 fbd5 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].WUI[0], 8, HAL_MAX_DELAY);
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	2208      	movs	r2, #8
 800160c:	4985      	ldr	r1, [pc, #532]	; (8001824 <StartDefaultTask+0x8f4>)
 800160e:	4884      	ldr	r0, [pc, #528]	; (8001820 <StartDefaultTask+0x8f0>)
 8001610:	f004 fc51 	bl	8005eb6 <HAL_UART_Receive>

	  				flowStateOpen();
 8001614:	f7ff f89c 	bl	8000750 <flowStateOpen>
	  				stepperOpen();
 8001618:	f7ff f8d4 	bl	80007c4 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				vacuumGaugeADC(&hadc1);
 800161c:	4882      	ldr	r0, [pc, #520]	; (8001828 <StartDefaultTask+0x8f8>)
 800161e:	f001 fb4b 	bl	8002cb8 <vacuumGaugeADC>
	  				pumpTestsParameters[pump].eNextState = WARM_UP;
 8001622:	4b7b      	ldr	r3, [pc, #492]	; (8001810 <StartDefaultTask+0x8e0>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	4619      	mov	r1, r3
 8001628:	4a7a      	ldr	r2, [pc, #488]	; (8001814 <StartDefaultTask+0x8e4>)
 800162a:	460b      	mov	r3, r1
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	011b      	lsls	r3, r3, #4
 8001632:	4413      	add	r3, r2
 8001634:	3318      	adds	r3, #24
 8001636:	2206      	movs	r2, #6
 8001638:	701a      	strb	r2, [r3, #0]

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 800163a:	4b7c      	ldr	r3, [pc, #496]	; (800182c <StartDefaultTask+0x8fc>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	b2da      	uxtb	r2, r3
 8001644:	4b79      	ldr	r3, [pc, #484]	; (800182c <StartDefaultTask+0x8fc>)
 8001646:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001648:	4b79      	ldr	r3, [pc, #484]	; (8001830 <StartDefaultTask+0x900>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4618      	mov	r0, r3
 800164e:	f006 fa1f 	bl	8007a90 <osThreadResume>


	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001652:	4878      	ldr	r0, [pc, #480]	; (8001834 <StartDefaultTask+0x904>)
 8001654:	f004 f824 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001658:	f7ff fc52 	bl	8000f00 <resetTime>


	  				break;
 800165c:	f000 bcc2 	b.w	8001fe4 <StartDefaultTask+0x10b4>
	  			case WARM_UP:
	  				// Remove this once STM is connected to hardware
	  				//

	  				// record internal/external temperatures
	  				if(pumpTestsParameters[pump].WUI[2] == hours && pumpTestsParameters[pump].WUI[3] == minutes){	// Success
 8001660:	4b6b      	ldr	r3, [pc, #428]	; (8001810 <StartDefaultTask+0x8e0>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	4619      	mov	r1, r3
 8001666:	4a6b      	ldr	r2, [pc, #428]	; (8001814 <StartDefaultTask+0x8e4>)
 8001668:	460b      	mov	r3, r1
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	440b      	add	r3, r1
 800166e:	011b      	lsls	r3, r3, #4
 8001670:	4413      	add	r3, r2
 8001672:	332c      	adds	r3, #44	; 0x2c
 8001674:	781a      	ldrb	r2, [r3, #0]
 8001676:	4b68      	ldr	r3, [pc, #416]	; (8001818 <StartDefaultTask+0x8e8>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	429a      	cmp	r2, r3
 800167c:	d14a      	bne.n	8001714 <StartDefaultTask+0x7e4>
 800167e:	4b64      	ldr	r3, [pc, #400]	; (8001810 <StartDefaultTask+0x8e0>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	4619      	mov	r1, r3
 8001684:	4a63      	ldr	r2, [pc, #396]	; (8001814 <StartDefaultTask+0x8e4>)
 8001686:	460b      	mov	r3, r1
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	440b      	add	r3, r1
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	4413      	add	r3, r2
 8001690:	332d      	adds	r3, #45	; 0x2d
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	4b61      	ldr	r3, [pc, #388]	; (800181c <StartDefaultTask+0x8ec>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	429a      	cmp	r2, r3
 800169a:	d13b      	bne.n	8001714 <StartDefaultTask+0x7e4>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 800169c:	4865      	ldr	r0, [pc, #404]	; (8001834 <StartDefaultTask+0x904>)
 800169e:	f004 f877 	bl	8005790 <HAL_TIM_Base_Stop_IT>
	  					//osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 80016a2:	4b62      	ldr	r3, [pc, #392]	; (800182c <StartDefaultTask+0x8fc>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	f023 0301 	bic.w	r3, r3, #1
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	4b5f      	ldr	r3, [pc, #380]	; (800182c <StartDefaultTask+0x8fc>)
 80016ae:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 80016b0:	4b61      	ldr	r3, [pc, #388]	; (8001838 <StartDefaultTask+0x908>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f006 f9b7 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 80016ba:	4b55      	ldr	r3, [pc, #340]	; (8001810 <StartDefaultTask+0x8e0>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	4954      	ldr	r1, [pc, #336]	; (8001814 <StartDefaultTask+0x8e4>)
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	011b      	lsls	r3, r3, #4
 80016ca:	440b      	add	r3, r1
 80016cc:	3314      	adds	r3, #20
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	1c59      	adds	r1, r3, #1
 80016d2:	4850      	ldr	r0, [pc, #320]	; (8001814 <StartDefaultTask+0x8e4>)
 80016d4:	4613      	mov	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	4403      	add	r3, r0
 80016de:	3314      	adds	r3, #20
 80016e0:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 80016e2:	4b4b      	ldr	r3, [pc, #300]	; (8001810 <StartDefaultTask+0x8e0>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	4619      	mov	r1, r3
 80016e8:	4a4a      	ldr	r2, [pc, #296]	; (8001814 <StartDefaultTask+0x8e4>)
 80016ea:	460b      	mov	r3, r1
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	440b      	add	r3, r1
 80016f0:	011b      	lsls	r3, r3, #4
 80016f2:	4413      	add	r3, r2
 80016f4:	3314      	adds	r3, #20
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a45      	ldr	r2, [pc, #276]	; (8001810 <StartDefaultTask+0x8e0>)
 80016fa:	7812      	ldrb	r2, [r2, #0]
 80016fc:	4611      	mov	r1, r2
 80016fe:	7818      	ldrb	r0, [r3, #0]
 8001700:	4a44      	ldr	r2, [pc, #272]	; (8001814 <StartDefaultTask+0x8e4>)
 8001702:	460b      	mov	r3, r1
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	440b      	add	r3, r1
 8001708:	011b      	lsls	r3, r3, #4
 800170a:	4413      	add	r3, r2
 800170c:	3318      	adds	r3, #24
 800170e:	4602      	mov	r2, r0
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	e028      	b.n	8001766 <StartDefaultTask+0x836>
	  				}else if(temperature >= pumpTestsParameters[0].WUI[7]){	// if current temp is >= temp limit
 8001714:	4b3f      	ldr	r3, [pc, #252]	; (8001814 <StartDefaultTask+0x8e4>)
 8001716:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800171a:	ee07 3a90 	vmov	s15, r3
 800171e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001722:	4b46      	ldr	r3, [pc, #280]	; (800183c <StartDefaultTask+0x90c>)
 8001724:	edd3 7a00 	vldr	s15, [r3]
 8001728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	d819      	bhi.n	8001766 <StartDefaultTask+0x836>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001732:	4b37      	ldr	r3, [pc, #220]	; (8001810 <StartDefaultTask+0x8e0>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	4619      	mov	r1, r3
 8001738:	4a36      	ldr	r2, [pc, #216]	; (8001814 <StartDefaultTask+0x8e4>)
 800173a:	460b      	mov	r3, r1
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	440b      	add	r3, r1
 8001740:	011b      	lsls	r3, r3, #4
 8001742:	4413      	add	r3, r2
 8001744:	3318      	adds	r3, #24
 8001746:	220e      	movs	r2, #14
 8001748:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 800174a:	4b31      	ldr	r3, [pc, #196]	; (8001810 <StartDefaultTask+0x8e0>)
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	4619      	mov	r1, r3
 8001750:	4a30      	ldr	r2, [pc, #192]	; (8001814 <StartDefaultTask+0x8e4>)
 8001752:	460b      	mov	r3, r1
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	440b      	add	r3, r1
 8001758:	011b      	lsls	r3, r3, #4
 800175a:	4413      	add	r3, r2
 800175c:	334e      	adds	r3, #78	; 0x4e
 800175e:	2202      	movs	r2, #2
 8001760:	701a      	strb	r2, [r3, #0]
	  					break;
 8001762:	f000 bc3f 	b.w	8001fe4 <StartDefaultTask+0x10b4>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 8001766:	2064      	movs	r0, #100	; 0x64
 8001768:	f006 f9c6 	bl	8007af8 <osDelay>
	  				break;
 800176c:	f000 bc3a 	b.w	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].LTI[6] = 0;		// mTorr
//					pumpTestsParameters[0].LTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].LTI[8] = 50;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001770:	4b27      	ldr	r3, [pc, #156]	; (8001810 <StartDefaultTask+0x8e0>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	461a      	mov	r2, r3
 8001776:	4613      	mov	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4413      	add	r3, r2
 800177c:	011b      	lsls	r3, r3, #4
 800177e:	3318      	adds	r3, #24
 8001780:	4a24      	ldr	r2, [pc, #144]	; (8001814 <StartDefaultTask+0x8e4>)
 8001782:	1899      	adds	r1, r3, r2
 8001784:	f04f 33ff 	mov.w	r3, #4294967295
 8001788:	2201      	movs	r2, #1
 800178a:	4825      	ldr	r0, [pc, #148]	; (8001820 <StartDefaultTask+0x8f0>)
 800178c:	f004 fb10 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].LTI[0], 8, HAL_MAX_DELAY);
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	2208      	movs	r2, #8
 8001796:	492a      	ldr	r1, [pc, #168]	; (8001840 <StartDefaultTask+0x910>)
 8001798:	4821      	ldr	r0, [pc, #132]	; (8001820 <StartDefaultTask+0x8f0>)
 800179a:	f004 fb8c 	bl	8005eb6 <HAL_UART_Receive>

	  				stepperOpen();
 800179e:	f7ff f811 	bl	80007c4 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 80017a2:	4821      	ldr	r0, [pc, #132]	; (8001828 <StartDefaultTask+0x8f8>)
 80017a4:	f7fe ff22 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = LOAD_TEST;
 80017a8:	4b19      	ldr	r3, [pc, #100]	; (8001810 <StartDefaultTask+0x8e0>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	4a19      	ldr	r2, [pc, #100]	; (8001814 <StartDefaultTask+0x8e4>)
 80017b0:	460b      	mov	r3, r1
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	011b      	lsls	r3, r3, #4
 80017b8:	4413      	add	r3, r2
 80017ba:	3318      	adds	r3, #24
 80017bc:	2208      	movs	r2, #8
 80017be:	701a      	strb	r2, [r3, #0]
	  				dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));
 80017c0:	4b13      	ldr	r3, [pc, #76]	; (8001810 <StartDefaultTask+0x8e0>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4a13      	ldr	r2, [pc, #76]	; (8001814 <StartDefaultTask+0x8e4>)
 80017c8:	460b      	mov	r3, r1
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	011b      	lsls	r3, r3, #4
 80017d0:	4413      	add	r3, r2
 80017d2:	333a      	adds	r3, #58	; 0x3a
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7fe ff58 	bl	800068c <setFlowRate>
 80017dc:	eef0 7a40 	vmov.f32	s15, s0
 80017e0:	eeb0 0a67 	vmov.f32	s0, s15
 80017e4:	2100      	movs	r1, #0
 80017e6:	4817      	ldr	r0, [pc, #92]	; (8001844 <StartDefaultTask+0x914>)
 80017e8:	f000 fdca 	bl	8002380 <dacSet>

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <StartDefaultTask+0x8fc>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	4b0d      	ldr	r3, [pc, #52]	; (800182c <StartDefaultTask+0x8fc>)
 80017f8:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80017fa:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <StartDefaultTask+0x900>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f006 f946 	bl	8007a90 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001804:	480b      	ldr	r0, [pc, #44]	; (8001834 <StartDefaultTask+0x904>)
 8001806:	f003 ff4b 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 800180a:	f7ff fb79 	bl	8000f00 <resetTime>

	  				break;
 800180e:	e3e9      	b.n	8001fe4 <StartDefaultTask+0x10b4>
 8001810:	20000a0c 	.word	0x20000a0c
 8001814:	2000096c 	.word	0x2000096c
 8001818:	20000a3a 	.word	0x20000a3a
 800181c:	20000a3b 	.word	0x20000a3b
 8001820:	200003d4 	.word	0x200003d4
 8001824:	20000996 	.word	0x20000996
 8001828:	20000258 	.word	0x20000258
 800182c:	20000a39 	.word	0x20000a39
 8001830:	20000968 	.word	0x20000968
 8001834:	20000300 	.word	0x20000300
 8001838:	20000964 	.word	0x20000964
 800183c:	20000038 	.word	0x20000038
 8001840:	2000099e 	.word	0x2000099e
 8001844:	200002a0 	.word	0x200002a0
	  			case LOAD_TEST:

					volts = adcGet(&hadc1);
 8001848:	48af      	ldr	r0, [pc, #700]	; (8001b08 <StartDefaultTask+0xbd8>)
 800184a:	f000 fdcd 	bl	80023e8 <adcGet>
 800184e:	eef0 7a40 	vmov.f32	s15, s0
 8001852:	4bae      	ldr	r3, [pc, #696]	; (8001b0c <StartDefaultTask+0xbdc>)
 8001854:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001858:	4bac      	ldr	r3, [pc, #688]	; (8001b0c <StartDefaultTask+0xbdc>)
 800185a:	edd3 7a00 	vldr	s15, [r3]
 800185e:	eeb0 0a67 	vmov.f32	s0, s15
 8001862:	f7fe fee5 	bl	8000630 <readFlow>
 8001866:	eef0 7a40 	vmov.f32	s15, s0
 800186a:	4ba9      	ldr	r3, [pc, #676]	; (8001b10 <StartDefaultTask+0xbe0>)
 800186c:	edc3 7a00 	vstr	s15, [r3]

					// Remove this Once STM is connected to the hardware
					flowRate = 0;
 8001870:	4ba7      	ldr	r3, [pc, #668]	; (8001b10 <StartDefaultTask+0xbe0>)
 8001872:	f04f 0200 	mov.w	r2, #0
 8001876:	601a      	str	r2, [r3, #0]
					//

	  				if(pumpTestsParameters[pump].LTI[2] == hours && pumpTestsParameters[pump].LTI[3] == minutes){	// Success
 8001878:	4ba6      	ldr	r3, [pc, #664]	; (8001b14 <StartDefaultTask+0xbe4>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	4619      	mov	r1, r3
 800187e:	4aa6      	ldr	r2, [pc, #664]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001880:	460b      	mov	r3, r1
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	440b      	add	r3, r1
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	4413      	add	r3, r2
 800188a:	3334      	adds	r3, #52	; 0x34
 800188c:	781a      	ldrb	r2, [r3, #0]
 800188e:	4ba3      	ldr	r3, [pc, #652]	; (8001b1c <StartDefaultTask+0xbec>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	429a      	cmp	r2, r3
 8001894:	d14a      	bne.n	800192c <StartDefaultTask+0x9fc>
 8001896:	4b9f      	ldr	r3, [pc, #636]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	4619      	mov	r1, r3
 800189c:	4a9e      	ldr	r2, [pc, #632]	; (8001b18 <StartDefaultTask+0xbe8>)
 800189e:	460b      	mov	r3, r1
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	440b      	add	r3, r1
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	4413      	add	r3, r2
 80018a8:	3335      	adds	r3, #53	; 0x35
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	4b9c      	ldr	r3, [pc, #624]	; (8001b20 <StartDefaultTask+0xbf0>)
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d13b      	bne.n	800192c <StartDefaultTask+0x9fc>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 80018b4:	489b      	ldr	r0, [pc, #620]	; (8001b24 <StartDefaultTask+0xbf4>)
 80018b6:	f003 ff6b 	bl	8005790 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 80018ba:	4b9b      	ldr	r3, [pc, #620]	; (8001b28 <StartDefaultTask+0xbf8>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	f023 0301 	bic.w	r3, r3, #1
 80018c2:	b2da      	uxtb	r2, r3
 80018c4:	4b98      	ldr	r3, [pc, #608]	; (8001b28 <StartDefaultTask+0xbf8>)
 80018c6:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 80018c8:	4b98      	ldr	r3, [pc, #608]	; (8001b2c <StartDefaultTask+0xbfc>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f006 f8ab 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 80018d2:	4b90      	ldr	r3, [pc, #576]	; (8001b14 <StartDefaultTask+0xbe4>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	498f      	ldr	r1, [pc, #572]	; (8001b18 <StartDefaultTask+0xbe8>)
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	011b      	lsls	r3, r3, #4
 80018e2:	440b      	add	r3, r1
 80018e4:	3314      	adds	r3, #20
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	1c59      	adds	r1, r3, #1
 80018ea:	488b      	ldr	r0, [pc, #556]	; (8001b18 <StartDefaultTask+0xbe8>)
 80018ec:	4613      	mov	r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	4413      	add	r3, r2
 80018f2:	011b      	lsls	r3, r3, #4
 80018f4:	4403      	add	r3, r0
 80018f6:	3314      	adds	r3, #20
 80018f8:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 80018fa:	4b86      	ldr	r3, [pc, #536]	; (8001b14 <StartDefaultTask+0xbe4>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	4619      	mov	r1, r3
 8001900:	4a85      	ldr	r2, [pc, #532]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001902:	460b      	mov	r3, r1
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	011b      	lsls	r3, r3, #4
 800190a:	4413      	add	r3, r2
 800190c:	3314      	adds	r3, #20
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a80      	ldr	r2, [pc, #512]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001912:	7812      	ldrb	r2, [r2, #0]
 8001914:	4611      	mov	r1, r2
 8001916:	7818      	ldrb	r0, [r3, #0]
 8001918:	4a7f      	ldr	r2, [pc, #508]	; (8001b18 <StartDefaultTask+0xbe8>)
 800191a:	460b      	mov	r3, r1
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	440b      	add	r3, r1
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	4413      	add	r3, r2
 8001924:	3318      	adds	r3, #24
 8001926:	4602      	mov	r2, r0
 8001928:	701a      	strb	r2, [r3, #0]
 800192a:	e027      	b.n	800197c <StartDefaultTask+0xa4c>
	  				}else if(temperature >= pumpTestsParameters[0].LTI[7]){	// if current temp is >= temp limit
 800192c:	4b7a      	ldr	r3, [pc, #488]	; (8001b18 <StartDefaultTask+0xbe8>)
 800192e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001932:	ee07 3a90 	vmov	s15, r3
 8001936:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800193a:	4b7d      	ldr	r3, [pc, #500]	; (8001b30 <StartDefaultTask+0xc00>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001948:	d818      	bhi.n	800197c <StartDefaultTask+0xa4c>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 800194a:	4b72      	ldr	r3, [pc, #456]	; (8001b14 <StartDefaultTask+0xbe4>)
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	4619      	mov	r1, r3
 8001950:	4a71      	ldr	r2, [pc, #452]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001952:	460b      	mov	r3, r1
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	440b      	add	r3, r1
 8001958:	011b      	lsls	r3, r3, #4
 800195a:	4413      	add	r3, r2
 800195c:	3318      	adds	r3, #24
 800195e:	220e      	movs	r2, #14
 8001960:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001962:	4b6c      	ldr	r3, [pc, #432]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	4619      	mov	r1, r3
 8001968:	4a6b      	ldr	r2, [pc, #428]	; (8001b18 <StartDefaultTask+0xbe8>)
 800196a:	460b      	mov	r3, r1
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	011b      	lsls	r3, r3, #4
 8001972:	4413      	add	r3, r2
 8001974:	334e      	adds	r3, #78	; 0x4e
 8001976:	2202      	movs	r2, #2
 8001978:	701a      	strb	r2, [r3, #0]
	  					break;
 800197a:	e333      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  				}

	  				osDelay(100);	// Checks condition every 100 ms
 800197c:	2064      	movs	r0, #100	; 0x64
 800197e:	f006 f8bb 	bl	8007af8 <osDelay>
	  				break;
 8001982:	e32f      	b.n	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].OTI[6] = 0;		// mTorr
//					pumpTestsParameters[0].OTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].OTI[8] = 0;		// Flow Rate

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001984:	4b63      	ldr	r3, [pc, #396]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	461a      	mov	r2, r3
 800198a:	4613      	mov	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	011b      	lsls	r3, r3, #4
 8001992:	3318      	adds	r3, #24
 8001994:	4a60      	ldr	r2, [pc, #384]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001996:	1899      	adds	r1, r3, r2
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	2201      	movs	r2, #1
 800199e:	4865      	ldr	r0, [pc, #404]	; (8001b34 <StartDefaultTask+0xc04>)
 80019a0:	f004 fa06 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].OTI[0], 8, HAL_MAX_DELAY);
 80019a4:	f04f 33ff 	mov.w	r3, #4294967295
 80019a8:	2208      	movs	r2, #8
 80019aa:	4963      	ldr	r1, [pc, #396]	; (8001b38 <StartDefaultTask+0xc08>)
 80019ac:	4861      	ldr	r0, [pc, #388]	; (8001b34 <StartDefaultTask+0xc04>)
 80019ae:	f004 fa82 	bl	8005eb6 <HAL_UART_Receive>

	  				stepperOpen();
 80019b2:	f7fe ff07 	bl	80007c4 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 80019b6:	4854      	ldr	r0, [pc, #336]	; (8001b08 <StartDefaultTask+0xbd8>)
 80019b8:	f7fe fe18 	bl	80005ec <flowControllerADC>
	  				pumpTestsParameters[pump].eNextState = OPERATION_TEST;
 80019bc:	4b55      	ldr	r3, [pc, #340]	; (8001b14 <StartDefaultTask+0xbe4>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	4619      	mov	r1, r3
 80019c2:	4a55      	ldr	r2, [pc, #340]	; (8001b18 <StartDefaultTask+0xbe8>)
 80019c4:	460b      	mov	r3, r1
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	440b      	add	r3, r1
 80019ca:	011b      	lsls	r3, r3, #4
 80019cc:	4413      	add	r3, r2
 80019ce:	3318      	adds	r3, #24
 80019d0:	220a      	movs	r2, #10
 80019d2:	701a      	strb	r2, [r3, #0]
	  				//dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 80019d4:	4b54      	ldr	r3, [pc, #336]	; (8001b28 <StartDefaultTask+0xbf8>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	b2da      	uxtb	r2, r3
 80019de:	4b52      	ldr	r3, [pc, #328]	; (8001b28 <StartDefaultTask+0xbf8>)
 80019e0:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 80019e2:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <StartDefaultTask+0xc0c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f006 f852 	bl	8007a90 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 80019ec:	484d      	ldr	r0, [pc, #308]	; (8001b24 <StartDefaultTask+0xbf4>)
 80019ee:	f003 fe57 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 80019f2:	f7ff fa85 	bl	8000f00 <resetTime>

	  				break;
 80019f6:	e2f5      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			case OPERATION_TEST:
	  				flowControllerADC(&hadc1);
 80019f8:	4843      	ldr	r0, [pc, #268]	; (8001b08 <StartDefaultTask+0xbd8>)
 80019fa:	f7fe fdf7 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 80019fe:	4842      	ldr	r0, [pc, #264]	; (8001b08 <StartDefaultTask+0xbd8>)
 8001a00:	f000 fcf2 	bl	80023e8 <adcGet>
 8001a04:	eef0 7a40 	vmov.f32	s15, s0
 8001a08:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <StartDefaultTask+0xbdc>)
 8001a0a:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001a0e:	4b3f      	ldr	r3, [pc, #252]	; (8001b0c <StartDefaultTask+0xbdc>)
 8001a10:	edd3 7a00 	vldr	s15, [r3]
 8001a14:	eeb0 0a67 	vmov.f32	s0, s15
 8001a18:	f7fe fe0a 	bl	8000630 <readFlow>
 8001a1c:	eef0 7a40 	vmov.f32	s15, s0
 8001a20:	4b3b      	ldr	r3, [pc, #236]	; (8001b10 <StartDefaultTask+0xbe0>)
 8001a22:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001a26:	4838      	ldr	r0, [pc, #224]	; (8001b08 <StartDefaultTask+0xbd8>)
 8001a28:	f001 f946 	bl	8002cb8 <vacuumGaugeADC>
					volts = adcGet(&hadc1);
 8001a2c:	4836      	ldr	r0, [pc, #216]	; (8001b08 <StartDefaultTask+0xbd8>)
 8001a2e:	f000 fcdb 	bl	80023e8 <adcGet>
 8001a32:	eef0 7a40 	vmov.f32	s15, s0
 8001a36:	4b35      	ldr	r3, [pc, #212]	; (8001b0c <StartDefaultTask+0xbdc>)
 8001a38:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(volts);
 8001a3c:	4b33      	ldr	r3, [pc, #204]	; (8001b0c <StartDefaultTask+0xbdc>)
 8001a3e:	edd3 7a00 	vldr	s15, [r3]
 8001a42:	eeb0 0a67 	vmov.f32	s0, s15
 8001a46:	f001 f95b 	bl	8002d00 <readVacuum>
 8001a4a:	eef0 7a40 	vmov.f32	s15, s0
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	; (8001b40 <StartDefaultTask+0xc10>)
 8001a50:	edc3 7a00 	vstr	s15, [r3]

					// Remove this once STM is connected to Hardware
					//

	  				if(pumpTestsParameters[pump].OTI[2] == hours && pumpTestsParameters[pump].OTI[3] == minutes){	// Success
 8001a54:	4b2f      	ldr	r3, [pc, #188]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4a2f      	ldr	r2, [pc, #188]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	440b      	add	r3, r1
 8001a62:	011b      	lsls	r3, r3, #4
 8001a64:	4413      	add	r3, r2
 8001a66:	333d      	adds	r3, #61	; 0x3d
 8001a68:	781a      	ldrb	r2, [r3, #0]
 8001a6a:	4b2c      	ldr	r3, [pc, #176]	; (8001b1c <StartDefaultTask+0xbec>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d168      	bne.n	8001b44 <StartDefaultTask+0xc14>
 8001a72:	4b28      	ldr	r3, [pc, #160]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	4619      	mov	r1, r3
 8001a78:	4a27      	ldr	r2, [pc, #156]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	440b      	add	r3, r1
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	4413      	add	r3, r2
 8001a84:	333e      	adds	r3, #62	; 0x3e
 8001a86:	781a      	ldrb	r2, [r3, #0]
 8001a88:	4b25      	ldr	r3, [pc, #148]	; (8001b20 <StartDefaultTask+0xbf0>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d159      	bne.n	8001b44 <StartDefaultTask+0xc14>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001a90:	4824      	ldr	r0, [pc, #144]	; (8001b24 <StartDefaultTask+0xbf4>)
 8001a92:	f003 fe7d 	bl	8005790 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001a96:	4b24      	ldr	r3, [pc, #144]	; (8001b28 <StartDefaultTask+0xbf8>)
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	f023 0301 	bic.w	r3, r3, #1
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	4b21      	ldr	r3, [pc, #132]	; (8001b28 <StartDefaultTask+0xbf8>)
 8001aa2:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001aa4:	4b21      	ldr	r3, [pc, #132]	; (8001b2c <StartDefaultTask+0xbfc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f005 ffbd 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001aae:	4b19      	ldr	r3, [pc, #100]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	4918      	ldr	r1, [pc, #96]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	011b      	lsls	r3, r3, #4
 8001abe:	440b      	add	r3, r1
 8001ac0:	3314      	adds	r3, #20
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	1c59      	adds	r1, r3, #1
 8001ac6:	4814      	ldr	r0, [pc, #80]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	011b      	lsls	r3, r3, #4
 8001ad0:	4403      	add	r3, r0
 8001ad2:	3314      	adds	r3, #20
 8001ad4:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	4619      	mov	r1, r3
 8001adc:	4a0e      	ldr	r2, [pc, #56]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001ade:	460b      	mov	r3, r1
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	440b      	add	r3, r1
 8001ae4:	011b      	lsls	r3, r3, #4
 8001ae6:	4413      	add	r3, r2
 8001ae8:	3314      	adds	r3, #20
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a09      	ldr	r2, [pc, #36]	; (8001b14 <StartDefaultTask+0xbe4>)
 8001aee:	7812      	ldrb	r2, [r2, #0]
 8001af0:	4611      	mov	r1, r2
 8001af2:	7818      	ldrb	r0, [r3, #0]
 8001af4:	4a08      	ldr	r2, [pc, #32]	; (8001b18 <StartDefaultTask+0xbe8>)
 8001af6:	460b      	mov	r3, r1
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	4413      	add	r3, r2
 8001b00:	3318      	adds	r3, #24
 8001b02:	4602      	mov	r2, r0
 8001b04:	701a      	strb	r2, [r3, #0]
 8001b06:	e045      	b.n	8001b94 <StartDefaultTask+0xc64>
 8001b08:	20000258 	.word	0x20000258
 8001b0c:	20000a10 	.word	0x20000a10
 8001b10:	20000a1c 	.word	0x20000a1c
 8001b14:	20000a0c 	.word	0x20000a0c
 8001b18:	2000096c 	.word	0x2000096c
 8001b1c:	20000a3a 	.word	0x20000a3a
 8001b20:	20000a3b 	.word	0x20000a3b
 8001b24:	20000300 	.word	0x20000300
 8001b28:	20000a39 	.word	0x20000a39
 8001b2c:	20000964 	.word	0x20000964
 8001b30:	20000038 	.word	0x20000038
 8001b34:	200003d4 	.word	0x200003d4
 8001b38:	200009a7 	.word	0x200009a7
 8001b3c:	20000968 	.word	0x20000968
 8001b40:	20000a20 	.word	0x20000a20
	  				}else if(temperature >= pumpTestsParameters[0].OTI[7]){	// if current temp is >= temp limit
 8001b44:	4bba      	ldr	r3, [pc, #744]	; (8001e30 <StartDefaultTask+0xf00>)
 8001b46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001b4a:	ee07 3a90 	vmov	s15, r3
 8001b4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b52:	4bb8      	ldr	r3, [pc, #736]	; (8001e34 <StartDefaultTask+0xf04>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b60:	d818      	bhi.n	8001b94 <StartDefaultTask+0xc64>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001b62:	4bb5      	ldr	r3, [pc, #724]	; (8001e38 <StartDefaultTask+0xf08>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	4619      	mov	r1, r3
 8001b68:	4ab1      	ldr	r2, [pc, #708]	; (8001e30 <StartDefaultTask+0xf00>)
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	4413      	add	r3, r2
 8001b74:	3318      	adds	r3, #24
 8001b76:	220e      	movs	r2, #14
 8001b78:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001b7a:	4baf      	ldr	r3, [pc, #700]	; (8001e38 <StartDefaultTask+0xf08>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4aab      	ldr	r2, [pc, #684]	; (8001e30 <StartDefaultTask+0xf00>)
 8001b82:	460b      	mov	r3, r1
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	440b      	add	r3, r1
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	4413      	add	r3, r2
 8001b8c:	334e      	adds	r3, #78	; 0x4e
 8001b8e:	2202      	movs	r2, #2
 8001b90:	701a      	strb	r2, [r3, #0]
	  					break;
 8001b92:	e227      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  				}
	  				osDelay(100);
 8001b94:	2064      	movs	r0, #100	; 0x64
 8001b96:	f005 ffaf 	bl	8007af8 <osDelay>
	  				break;
 8001b9a:	e223      	b.n	8001fe4 <StartDefaultTask+0x10b4>
//					pumpTestsParameters[0].UMTI[7] = 100;	// temperature in C
//	  				pumpTestsParameters[0].UMI[8] = 50;		// Flow Rate
//					pumpTestsParameters[0].UMTI[9] = 15;	// Pressure in kPA

					// sends current State
					HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001b9c:	4ba6      	ldr	r3, [pc, #664]	; (8001e38 <StartDefaultTask+0xf08>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	4613      	mov	r3, r2
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	4413      	add	r3, r2
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	3318      	adds	r3, #24
 8001bac:	4aa0      	ldr	r2, [pc, #640]	; (8001e30 <StartDefaultTask+0xf00>)
 8001bae:	1899      	adds	r1, r3, r2
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	48a1      	ldr	r0, [pc, #644]	; (8001e3c <StartDefaultTask+0xf0c>)
 8001bb8:	f004 f8fa 	bl	8005db0 <HAL_UART_Transmit>

					// Receives Parameters
					HAL_UART_Receive(&huart3, (uint8_t*)&pumpTestsParameters[0].UMTI[0], 9, HAL_MAX_DELAY);
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc0:	2209      	movs	r2, #9
 8001bc2:	499f      	ldr	r1, [pc, #636]	; (8001e40 <StartDefaultTask+0xf10>)
 8001bc4:	489d      	ldr	r0, [pc, #628]	; (8001e3c <StartDefaultTask+0xf0c>)
 8001bc6:	f004 f976 	bl	8005eb6 <HAL_UART_Receive>

					stepperStep(800);				// close valve half way
 8001bca:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001bce:	f7fe fe05 	bl	80007dc <stepperStep>
					HAL_TIM_Base_Start_IT(&htim7);	// starts closing
 8001bd2:	489c      	ldr	r0, [pc, #624]	; (8001e44 <StartDefaultTask+0xf14>)
 8001bd4:	f003 fd64 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				stepperOpen();
 8001bd8:	f7fe fdf4 	bl	80007c4 <stepperOpen>
//	  				solenoidOpen();
//	  				solenoidClose();
	  				flowControllerADC(&hadc1);
 8001bdc:	489a      	ldr	r0, [pc, #616]	; (8001e48 <StartDefaultTask+0xf18>)
 8001bde:	f7fe fd05 	bl	80005ec <flowControllerADC>
					pumpTestsParameters[pump].eNextState = ULTIMATE_MEASURE_TEST;
 8001be2:	4b95      	ldr	r3, [pc, #596]	; (8001e38 <StartDefaultTask+0xf08>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	4619      	mov	r1, r3
 8001be8:	4a91      	ldr	r2, [pc, #580]	; (8001e30 <StartDefaultTask+0xf00>)
 8001bea:	460b      	mov	r3, r1
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	440b      	add	r3, r1
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	4413      	add	r3, r2
 8001bf4:	3318      	adds	r3, #24
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	701a      	strb	r2, [r3, #0]
	  				//dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(pumpTestsParameters[pump].LTI[8]));

	  				// Starts data Transfer
	  				SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 8001bfa:	4b94      	ldr	r3, [pc, #592]	; (8001e4c <StartDefaultTask+0xf1c>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	b2da      	uxtb	r2, r3
 8001c04:	4b91      	ldr	r3, [pc, #580]	; (8001e4c <StartDefaultTask+0xf1c>)
 8001c06:	701a      	strb	r2, [r3, #0]
	  				osThreadResume(sendDataHandle);
 8001c08:	4b91      	ldr	r3, [pc, #580]	; (8001e50 <StartDefaultTask+0xf20>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f005 ff3f 	bl	8007a90 <osThreadResume>

	  				// Starts this timer
	  				HAL_TIM_Base_Start_IT(&htim10);
 8001c12:	4890      	ldr	r0, [pc, #576]	; (8001e54 <StartDefaultTask+0xf24>)
 8001c14:	f003 fd44 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	  				resetTime();
 8001c18:	f7ff f972 	bl	8000f00 <resetTime>

	  				break;
 8001c1c:	e1e2      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			case ULTIMATE_MEASURE_TEST:
	  				flowControllerADC(&hadc1);
 8001c1e:	488a      	ldr	r0, [pc, #552]	; (8001e48 <StartDefaultTask+0xf18>)
 8001c20:	f7fe fce4 	bl	80005ec <flowControllerADC>
					volts = adcGet(&hadc1);
 8001c24:	4888      	ldr	r0, [pc, #544]	; (8001e48 <StartDefaultTask+0xf18>)
 8001c26:	f000 fbdf 	bl	80023e8 <adcGet>
 8001c2a:	eef0 7a40 	vmov.f32	s15, s0
 8001c2e:	4b8a      	ldr	r3, [pc, #552]	; (8001e58 <StartDefaultTask+0xf28>)
 8001c30:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(volts);
 8001c34:	4b88      	ldr	r3, [pc, #544]	; (8001e58 <StartDefaultTask+0xf28>)
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3e:	f7fe fcf7 	bl	8000630 <readFlow>
 8001c42:	eef0 7a40 	vmov.f32	s15, s0
 8001c46:	4b85      	ldr	r3, [pc, #532]	; (8001e5c <StartDefaultTask+0xf2c>)
 8001c48:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001c4c:	487e      	ldr	r0, [pc, #504]	; (8001e48 <StartDefaultTask+0xf18>)
 8001c4e:	f001 f833 	bl	8002cb8 <vacuumGaugeADC>
					volts = adcGet(&hadc1);
 8001c52:	487d      	ldr	r0, [pc, #500]	; (8001e48 <StartDefaultTask+0xf18>)
 8001c54:	f000 fbc8 	bl	80023e8 <adcGet>
 8001c58:	eef0 7a40 	vmov.f32	s15, s0
 8001c5c:	4b7e      	ldr	r3, [pc, #504]	; (8001e58 <StartDefaultTask+0xf28>)
 8001c5e:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(volts);
 8001c62:	4b7d      	ldr	r3, [pc, #500]	; (8001e58 <StartDefaultTask+0xf28>)
 8001c64:	edd3 7a00 	vldr	s15, [r3]
 8001c68:	eeb0 0a67 	vmov.f32	s0, s15
 8001c6c:	f001 f848 	bl	8002d00 <readVacuum>
 8001c70:	eef0 7a40 	vmov.f32	s15, s0
 8001c74:	4b7a      	ldr	r3, [pc, #488]	; (8001e60 <StartDefaultTask+0xf30>)
 8001c76:	edc3 7a00 	vstr	s15, [r3]

					// Remove this once STM is connected to Hardware
					//

	  				if(pumpTestsParameters[pump].UMTI[2] == hours && pumpTestsParameters[pump].UMTI[3] == minutes){	// Success
 8001c7a:	4b6f      	ldr	r3, [pc, #444]	; (8001e38 <StartDefaultTask+0xf08>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4a6b      	ldr	r2, [pc, #428]	; (8001e30 <StartDefaultTask+0xf00>)
 8001c82:	460b      	mov	r3, r1
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3346      	adds	r3, #70	; 0x46
 8001c8e:	781a      	ldrb	r2, [r3, #0]
 8001c90:	4b74      	ldr	r3, [pc, #464]	; (8001e64 <StartDefaultTask+0xf34>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d14a      	bne.n	8001d2e <StartDefaultTask+0xdfe>
 8001c98:	4b67      	ldr	r3, [pc, #412]	; (8001e38 <StartDefaultTask+0xf08>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4a64      	ldr	r2, [pc, #400]	; (8001e30 <StartDefaultTask+0xf00>)
 8001ca0:	460b      	mov	r3, r1
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	440b      	add	r3, r1
 8001ca6:	011b      	lsls	r3, r3, #4
 8001ca8:	4413      	add	r3, r2
 8001caa:	3347      	adds	r3, #71	; 0x47
 8001cac:	781a      	ldrb	r2, [r3, #0]
 8001cae:	4b6e      	ldr	r3, [pc, #440]	; (8001e68 <StartDefaultTask+0xf38>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d13b      	bne.n	8001d2e <StartDefaultTask+0xdfe>
	  					HAL_TIM_Base_Stop_IT(&htim10);
 8001cb6:	4867      	ldr	r0, [pc, #412]	; (8001e54 <StartDefaultTask+0xf24>)
 8001cb8:	f003 fd6a 	bl	8005790 <HAL_TIM_Base_Stop_IT>
	  					// osThreadSuspend(sendDataHandle);
	  					CLEAR_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);	// Suspends Data Transfer
 8001cbc:	4b63      	ldr	r3, [pc, #396]	; (8001e4c <StartDefaultTask+0xf1c>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	f023 0301 	bic.w	r3, r3, #1
 8001cc4:	b2da      	uxtb	r2, r3
 8001cc6:	4b61      	ldr	r3, [pc, #388]	; (8001e4c <StartDefaultTask+0xf1c>)
 8001cc8:	701a      	strb	r2, [r3, #0]
	  					osThreadSuspend(stateMachineHandle);			// Pause Testing until Final Message is sent
 8001cca:	4b68      	ldr	r3, [pc, #416]	; (8001e6c <StartDefaultTask+0xf3c>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f005 feaa 	bl	8007a28 <osThreadSuspend>
	  					pumpTestsParameters[pump].currentState++;
 8001cd4:	4b58      	ldr	r3, [pc, #352]	; (8001e38 <StartDefaultTask+0xf08>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	461a      	mov	r2, r3
 8001cda:	4955      	ldr	r1, [pc, #340]	; (8001e30 <StartDefaultTask+0xf00>)
 8001cdc:	4613      	mov	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	440b      	add	r3, r1
 8001ce6:	3314      	adds	r3, #20
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	1c59      	adds	r1, r3, #1
 8001cec:	4850      	ldr	r0, [pc, #320]	; (8001e30 <StartDefaultTask+0xf00>)
 8001cee:	4613      	mov	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	4413      	add	r3, r2
 8001cf4:	011b      	lsls	r3, r3, #4
 8001cf6:	4403      	add	r3, r0
 8001cf8:	3314      	adds	r3, #20
 8001cfa:	6019      	str	r1, [r3, #0]
	  					pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001cfc:	4b4e      	ldr	r3, [pc, #312]	; (8001e38 <StartDefaultTask+0xf08>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	4619      	mov	r1, r3
 8001d02:	4a4b      	ldr	r2, [pc, #300]	; (8001e30 <StartDefaultTask+0xf00>)
 8001d04:	460b      	mov	r3, r1
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	011b      	lsls	r3, r3, #4
 8001d0c:	4413      	add	r3, r2
 8001d0e:	3314      	adds	r3, #20
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a49      	ldr	r2, [pc, #292]	; (8001e38 <StartDefaultTask+0xf08>)
 8001d14:	7812      	ldrb	r2, [r2, #0]
 8001d16:	4611      	mov	r1, r2
 8001d18:	7818      	ldrb	r0, [r3, #0]
 8001d1a:	4a45      	ldr	r2, [pc, #276]	; (8001e30 <StartDefaultTask+0xf00>)
 8001d1c:	460b      	mov	r3, r1
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	011b      	lsls	r3, r3, #4
 8001d24:	4413      	add	r3, r2
 8001d26:	3318      	adds	r3, #24
 8001d28:	4602      	mov	r2, r0
 8001d2a:	701a      	strb	r2, [r3, #0]
 8001d2c:	e027      	b.n	8001d7e <StartDefaultTask+0xe4e>
	  				}else if(temperature >= pumpTestsParameters[0].UMTI[7]){	// if current temp is >= temp limit
 8001d2e:	4b40      	ldr	r3, [pc, #256]	; (8001e30 <StartDefaultTask+0xf00>)
 8001d30:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8001d34:	ee07 3a90 	vmov	s15, r3
 8001d38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d3c:	4b3d      	ldr	r3, [pc, #244]	; (8001e34 <StartDefaultTask+0xf04>)
 8001d3e:	edd3 7a00 	vldr	s15, [r3]
 8001d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4a:	d818      	bhi.n	8001d7e <StartDefaultTask+0xe4e>
	  					pumpTestsParameters[pump].eNextState = FAIL_STATE;
 8001d4c:	4b3a      	ldr	r3, [pc, #232]	; (8001e38 <StartDefaultTask+0xf08>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	4619      	mov	r1, r3
 8001d52:	4a37      	ldr	r2, [pc, #220]	; (8001e30 <StartDefaultTask+0xf00>)
 8001d54:	460b      	mov	r3, r1
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3318      	adds	r3, #24
 8001d60:	220e      	movs	r2, #14
 8001d62:	701a      	strb	r2, [r3, #0]
	  					pumpTestsParameters[pump].pumpStatus = FAILURE;
 8001d64:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <StartDefaultTask+0xf08>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4a31      	ldr	r2, [pc, #196]	; (8001e30 <StartDefaultTask+0xf00>)
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	440b      	add	r3, r1
 8001d72:	011b      	lsls	r3, r3, #4
 8001d74:	4413      	add	r3, r2
 8001d76:	334e      	adds	r3, #78	; 0x4e
 8001d78:	2202      	movs	r2, #2
 8001d7a:	701a      	strb	r2, [r3, #0]
	  					break;
 8001d7c:	e132      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  				}
	  				osDelay(100);	// Checks condition every 100 ms
 8001d7e:	2064      	movs	r0, #100	; 0x64
 8001d80:	f005 feba 	bl	8007af8 <osDelay>
	  				break;
 8001d84:	e12e      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			case IDLE:
	  				flowControllerADC(&hadc1);
 8001d86:	4830      	ldr	r0, [pc, #192]	; (8001e48 <StartDefaultTask+0xf18>)
 8001d88:	f7fe fc30 	bl	80005ec <flowControllerADC>
					flowVolts = adcGet(&hadc1);
 8001d8c:	482e      	ldr	r0, [pc, #184]	; (8001e48 <StartDefaultTask+0xf18>)
 8001d8e:	f000 fb2b 	bl	80023e8 <adcGet>
 8001d92:	eef0 7a40 	vmov.f32	s15, s0
 8001d96:	4b36      	ldr	r3, [pc, #216]	; (8001e70 <StartDefaultTask+0xf40>)
 8001d98:	edc3 7a00 	vstr	s15, [r3]
					flowRate = readFlow(flowVolts);
 8001d9c:	4b34      	ldr	r3, [pc, #208]	; (8001e70 <StartDefaultTask+0xf40>)
 8001d9e:	edd3 7a00 	vldr	s15, [r3]
 8001da2:	eeb0 0a67 	vmov.f32	s0, s15
 8001da6:	f7fe fc43 	bl	8000630 <readFlow>
 8001daa:	eef0 7a40 	vmov.f32	s15, s0
 8001dae:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <StartDefaultTask+0xf2c>)
 8001db0:	edc3 7a00 	vstr	s15, [r3]
					vacuumGaugeADC(&hadc1);
 8001db4:	4824      	ldr	r0, [pc, #144]	; (8001e48 <StartDefaultTask+0xf18>)
 8001db6:	f000 ff7f 	bl	8002cb8 <vacuumGaugeADC>
					vacVolts = adcGet(&hadc1);
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <StartDefaultTask+0xf18>)
 8001dbc:	f000 fb14 	bl	80023e8 <adcGet>
 8001dc0:	eef0 7a40 	vmov.f32	s15, s0
 8001dc4:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <StartDefaultTask+0xf44>)
 8001dc6:	edc3 7a00 	vstr	s15, [r3]
					vacuumScale = readVacuum(vacVolts);
 8001dca:	4b2a      	ldr	r3, [pc, #168]	; (8001e74 <StartDefaultTask+0xf44>)
 8001dcc:	edd3 7a00 	vldr	s15, [r3]
 8001dd0:	eeb0 0a67 	vmov.f32	s0, s15
 8001dd4:	f000 ff94 	bl	8002d00 <readVacuum>
 8001dd8:	eef0 7a40 	vmov.f32	s15, s0
 8001ddc:	4b20      	ldr	r3, [pc, #128]	; (8001e60 <StartDefaultTask+0xf30>)
 8001dde:	edc3 7a00 	vstr	s15, [r3]

					// This is the tests for the Flow Controller
					flowRateMethod(0);
 8001de2:	2000      	movs	r0, #0
 8001de4:	f7fe fc7a 	bl	80006dc <flowRateMethod>
					//flowStateControl();
					//flowStateClose();
					flowStateOpen();
 8001de8:	f7fe fcb2 	bl	8000750 <flowStateOpen>
					dacSet(&hdac, DAC_CHANNEL_1, setFlowRate(10));
 8001dec:	200a      	movs	r0, #10
 8001dee:	f7fe fc4d 	bl	800068c <setFlowRate>
 8001df2:	eef0 7a40 	vmov.f32	s15, s0
 8001df6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	481e      	ldr	r0, [pc, #120]	; (8001e78 <StartDefaultTask+0xf48>)
 8001dfe:	f000 fabf 	bl	8002380 <dacSet>

					solenoidTwoOpen();
 8001e02:	f000 fb4b 	bl	800249c <solenoidTwoOpen>
					// This is testing the Stepper Moter
					if(seconds%10 == 0){
 8001e06:	4b1d      	ldr	r3, [pc, #116]	; (8001e7c <StartDefaultTask+0xf4c>)
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	4b1d      	ldr	r3, [pc, #116]	; (8001e80 <StartDefaultTask+0xf50>)
 8001e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e10:	08d9      	lsrs	r1, r3, #3
 8001e12:	460b      	mov	r3, r1
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	440b      	add	r3, r1
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d130      	bne.n	8001e84 <StartDefaultTask+0xf54>
						stepperClose();
 8001e22:	f7fe fcc1 	bl	80007a8 <stepperClose>
						HAL_TIM_Base_Start_IT(&htim7);
 8001e26:	4807      	ldr	r0, [pc, #28]	; (8001e44 <StartDefaultTask+0xf14>)
 8001e28:	f003 fc3a 	bl	80056a0 <HAL_TIM_Base_Start_IT>
 8001e2c:	e03d      	b.n	8001eaa <StartDefaultTask+0xf7a>
 8001e2e:	bf00      	nop
 8001e30:	2000096c 	.word	0x2000096c
 8001e34:	20000038 	.word	0x20000038
 8001e38:	20000a0c 	.word	0x20000a0c
 8001e3c:	200003d4 	.word	0x200003d4
 8001e40:	200009b0 	.word	0x200009b0
 8001e44:	200002b4 	.word	0x200002b4
 8001e48:	20000258 	.word	0x20000258
 8001e4c:	20000a39 	.word	0x20000a39
 8001e50:	20000968 	.word	0x20000968
 8001e54:	20000300 	.word	0x20000300
 8001e58:	20000a10 	.word	0x20000a10
 8001e5c:	20000a1c 	.word	0x20000a1c
 8001e60:	20000a20 	.word	0x20000a20
 8001e64:	20000a3a 	.word	0x20000a3a
 8001e68:	20000a3b 	.word	0x20000a3b
 8001e6c:	20000964 	.word	0x20000964
 8001e70:	20000a14 	.word	0x20000a14
 8001e74:	20000a18 	.word	0x20000a18
 8001e78:	200002a0 	.word	0x200002a0
 8001e7c:	20000a3c 	.word	0x20000a3c
 8001e80:	cccccccd 	.word	0xcccccccd
					}else if(seconds%10 == 5){
 8001e84:	4b58      	ldr	r3, [pc, #352]	; (8001fe8 <StartDefaultTask+0x10b8>)
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	4b58      	ldr	r3, [pc, #352]	; (8001fec <StartDefaultTask+0x10bc>)
 8001e8a:	fba3 1302 	umull	r1, r3, r3, r2
 8001e8e:	08d9      	lsrs	r1, r3, #3
 8001e90:	460b      	mov	r3, r1
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b05      	cmp	r3, #5
 8001e9e:	d104      	bne.n	8001eaa <StartDefaultTask+0xf7a>
						stepperOpen();
 8001ea0:	f7fe fc90 	bl	80007c4 <stepperOpen>
						HAL_TIM_Base_Start_IT(&htim7);
 8001ea4:	4852      	ldr	r0, [pc, #328]	; (8001ff0 <StartDefaultTask+0x10c0>)
 8001ea6:	f003 fbfb 	bl	80056a0 <HAL_TIM_Base_Start_IT>
					}

					if(seconds%2 == 0){
 8001eaa:	4b4f      	ldr	r3, [pc, #316]	; (8001fe8 <StartDefaultTask+0x10b8>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d107      	bne.n	8001ec8 <StartDefaultTask+0xf98>
						HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_6);
 8001eb8:	2140      	movs	r1, #64	; 0x40
 8001eba:	484e      	ldr	r0, [pc, #312]	; (8001ff4 <StartDefaultTask+0x10c4>)
 8001ebc:	f002 f8a7 	bl	800400e <HAL_GPIO_TogglePin>
						HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_5);
 8001ec0:	2120      	movs	r1, #32
 8001ec2:	484c      	ldr	r0, [pc, #304]	; (8001ff4 <StartDefaultTask+0x10c4>)
 8001ec4:	f002 f8a3 	bl	800400e <HAL_GPIO_TogglePin>
					}

	  				if(!GET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT)){
 8001ec8:	4b4b      	ldr	r3, [pc, #300]	; (8001ff8 <StartDefaultTask+0x10c8>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	f003 0301 	and.w	r3, r3, #1
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d110      	bne.n	8001ef6 <StartDefaultTask+0xfc6>
						// Starts data Transfer
						SET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT);
 8001ed4:	4b48      	ldr	r3, [pc, #288]	; (8001ff8 <StartDefaultTask+0x10c8>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4b46      	ldr	r3, [pc, #280]	; (8001ff8 <StartDefaultTask+0x10c8>)
 8001ee0:	701a      	strb	r2, [r3, #0]
						osThreadResume(sendDataHandle);
 8001ee2:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <StartDefaultTask+0x10cc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f005 fdd2 	bl	8007a90 <osThreadResume>

						// Starts this timer
						HAL_TIM_Base_Start_IT(&htim10);
 8001eec:	4844      	ldr	r0, [pc, #272]	; (8002000 <StartDefaultTask+0x10d0>)
 8001eee:	f003 fbd7 	bl	80056a0 <HAL_TIM_Base_Start_IT>
						resetTime();
 8001ef2:	f7ff f805 	bl	8000f00 <resetTime>
	  				}
					osDelay(1000);
 8001ef6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001efa:	f005 fdfd 	bl	8007af8 <osDelay>
	  				break;
 8001efe:	e071      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			case FAIL_STATE:
	  				HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001f00:	4b40      	ldr	r3, [pc, #256]	; (8002004 <StartDefaultTask+0x10d4>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4613      	mov	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	011b      	lsls	r3, r3, #4
 8001f0e:	3318      	adds	r3, #24
 8001f10:	4a3d      	ldr	r2, [pc, #244]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f12:	1899      	adds	r1, r3, r2
 8001f14:	f04f 33ff 	mov.w	r3, #4294967295
 8001f18:	2201      	movs	r2, #1
 8001f1a:	483c      	ldr	r0, [pc, #240]	; (800200c <StartDefaultTask+0x10dc>)
 8001f1c:	f003 ff48 	bl	8005db0 <HAL_UART_Transmit>
	  				HAL_TIM_Base_Stop_IT(&htim10);
 8001f20:	4837      	ldr	r0, [pc, #220]	; (8002000 <StartDefaultTask+0x10d0>)
 8001f22:	f003 fc35 	bl	8005790 <HAL_TIM_Base_Stop_IT>
	  				osThreadSuspend(sendDataHandle);
 8001f26:	4b35      	ldr	r3, [pc, #212]	; (8001ffc <StartDefaultTask+0x10cc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f005 fd7c 	bl	8007a28 <osThreadSuspend>
	  				pumpTestsParameters[pump].currentState++;
 8001f30:	4b34      	ldr	r3, [pc, #208]	; (8002004 <StartDefaultTask+0x10d4>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4934      	ldr	r1, [pc, #208]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f38:	4613      	mov	r3, r2
 8001f3a:	009b      	lsls	r3, r3, #2
 8001f3c:	4413      	add	r3, r2
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	440b      	add	r3, r1
 8001f42:	3314      	adds	r3, #20
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	1c59      	adds	r1, r3, #1
 8001f48:	482f      	ldr	r0, [pc, #188]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	4413      	add	r3, r2
 8001f50:	011b      	lsls	r3, r3, #4
 8001f52:	4403      	add	r3, r0
 8001f54:	3314      	adds	r3, #20
 8001f56:	6019      	str	r1, [r3, #0]
	  				pumpTestsParameters[pump].eNextState = *(pumpTestsParameters[pump].currentState);
 8001f58:	4b2a      	ldr	r3, [pc, #168]	; (8002004 <StartDefaultTask+0x10d4>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4a2a      	ldr	r2, [pc, #168]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f60:	460b      	mov	r3, r1
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	011b      	lsls	r3, r3, #4
 8001f68:	4413      	add	r3, r2
 8001f6a:	3314      	adds	r3, #20
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a25      	ldr	r2, [pc, #148]	; (8002004 <StartDefaultTask+0x10d4>)
 8001f70:	7812      	ldrb	r2, [r2, #0]
 8001f72:	4611      	mov	r1, r2
 8001f74:	7818      	ldrb	r0, [r3, #0]
 8001f76:	4a24      	ldr	r2, [pc, #144]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f78:	460b      	mov	r3, r1
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	440b      	add	r3, r1
 8001f7e:	011b      	lsls	r3, r3, #4
 8001f80:	4413      	add	r3, r2
 8001f82:	3318      	adds	r3, #24
 8001f84:	4602      	mov	r2, r0
 8001f86:	701a      	strb	r2, [r3, #0]
	  				break;
 8001f88:	e02c      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			case STOP:
	  				HAL_UART_Transmit(&huart3, (uint8_t*)&pumpTestsParameters[pump].eNextState, 1, HAL_MAX_DELAY);
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	; (8002004 <StartDefaultTask+0x10d4>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	4613      	mov	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	3318      	adds	r3, #24
 8001f9a:	4a1b      	ldr	r2, [pc, #108]	; (8002008 <StartDefaultTask+0x10d8>)
 8001f9c:	1899      	adds	r1, r3, r2
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4819      	ldr	r0, [pc, #100]	; (800200c <StartDefaultTask+0x10dc>)
 8001fa6:	f003 ff03 	bl	8005db0 <HAL_UART_Transmit>
	  				pumpTestsParameters[pump].eNextState = STOP;
 8001faa:	4b16      	ldr	r3, [pc, #88]	; (8002004 <StartDefaultTask+0x10d4>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4a15      	ldr	r2, [pc, #84]	; (8002008 <StartDefaultTask+0x10d8>)
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	011b      	lsls	r3, r3, #4
 8001fba:	4413      	add	r3, r2
 8001fbc:	3318      	adds	r3, #24
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	701a      	strb	r2, [r3, #0]
	  				HAL_Delay(5000);
 8001fc2:	f241 3088 	movw	r0, #5000	; 0x1388
 8001fc6:	f000 ff41 	bl	8002e4c <HAL_Delay>
	  				break;
 8001fca:	e00b      	b.n	8001fe4 <StartDefaultTask+0x10b4>
	  			default:
	  				pumpTestsParameters[pump].eNextState = START;
 8001fcc:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <StartDefaultTask+0x10d4>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4a0d      	ldr	r2, [pc, #52]	; (8002008 <StartDefaultTask+0x10d8>)
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	011b      	lsls	r3, r3, #4
 8001fdc:	4413      	add	r3, r2
 8001fde:	3318      	adds	r3, #24
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]
	  switch(pumpTestsParameters[pump].eNextState) {
 8001fe4:	f7fe bfa8 	b.w	8000f38 <StartDefaultTask+0x8>
 8001fe8:	20000a3c 	.word	0x20000a3c
 8001fec:	cccccccd 	.word	0xcccccccd
 8001ff0:	200002b4 	.word	0x200002b4
 8001ff4:	40020c00 	.word	0x40020c00
 8001ff8:	20000a39 	.word	0x20000a39
 8001ffc:	20000968 	.word	0x20000968
 8002000:	20000300 	.word	0x20000300
 8002004:	20000a0c 	.word	0x20000a0c
 8002008:	2000096c 	.word	0x2000096c
 800200c:	200003d4 	.word	0x200003d4

08002010 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {

	  uint8_t *vacuumScaleBytes = (uint8_t *) &vacuumScale;
 8002018:	4b7b      	ldr	r3, [pc, #492]	; (8002208 <StartTask02+0x1f8>)
 800201a:	617b      	str	r3, [r7, #20]
	  uint8_t *temperatureBytes = (uint8_t *) &temperature;
 800201c:	4b7b      	ldr	r3, [pc, #492]	; (800220c <StartTask02+0x1fc>)
 800201e:	613b      	str	r3, [r7, #16]
	  uint8_t *flowRateBytes = (uint8_t *) &flowRate;
 8002020:	4b7b      	ldr	r3, [pc, #492]	; (8002210 <StartTask02+0x200>)
 8002022:	60fb      	str	r3, [r7, #12]

    switch(pumpTestsParameters[pump].eNextState){
 8002024:	4b7b      	ldr	r3, [pc, #492]	; (8002214 <StartTask02+0x204>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	4619      	mov	r1, r3
 800202a:	4a7b      	ldr	r2, [pc, #492]	; (8002218 <StartTask02+0x208>)
 800202c:	460b      	mov	r3, r1
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	4413      	add	r3, r2
 8002036:	3318      	adds	r3, #24
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	d873      	bhi.n	8002126 <StartTask02+0x116>
 800203e:	a201      	add	r2, pc, #4	; (adr r2, 8002044 <StartTask02+0x34>)
 8002040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002044:	080021c9 	.word	0x080021c9
 8002048:	08002127 	.word	0x08002127
 800204c:	08002127 	.word	0x08002127
 8002050:	08002127 	.word	0x08002127
 8002054:	08002127 	.word	0x08002127
 8002058:	08002127 	.word	0x08002127
 800205c:	08002127 	.word	0x08002127
 8002060:	08002127 	.word	0x08002127
 8002064:	08002127 	.word	0x08002127
 8002068:	08002127 	.word	0x08002127
 800206c:	08002127 	.word	0x08002127
 8002070:	08002127 	.word	0x08002127
 8002074:	08002127 	.word	0x08002127
 8002078:	08002085 	.word	0x08002085
 800207c:	080021c9 	.word	0x080021c9
 8002080:	080021c9 	.word	0x080021c9
		case START:
			break;
		case IDLE:
			tx_buffer[0] = pumpTestsParameters[pump].eNextState;
 8002084:	4b63      	ldr	r3, [pc, #396]	; (8002214 <StartTask02+0x204>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4619      	mov	r1, r3
 800208a:	4a63      	ldr	r2, [pc, #396]	; (8002218 <StartTask02+0x208>)
 800208c:	460b      	mov	r3, r1
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	440b      	add	r3, r1
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	4413      	add	r3, r2
 8002096:	3318      	adds	r3, #24
 8002098:	781a      	ldrb	r2, [r3, #0]
 800209a:	4b60      	ldr	r3, [pc, #384]	; (800221c <StartTask02+0x20c>)
 800209c:	701a      	strb	r2, [r3, #0]
			tx_buffer[1] = pump;
 800209e:	4b5d      	ldr	r3, [pc, #372]	; (8002214 <StartTask02+0x204>)
 80020a0:	781a      	ldrb	r2, [r3, #0]
 80020a2:	4b5e      	ldr	r3, [pc, #376]	; (800221c <StartTask02+0x20c>)
 80020a4:	705a      	strb	r2, [r3, #1]
			tx_buffer[2] = hours;
 80020a6:	4b5e      	ldr	r3, [pc, #376]	; (8002220 <StartTask02+0x210>)
 80020a8:	781a      	ldrb	r2, [r3, #0]
 80020aa:	4b5c      	ldr	r3, [pc, #368]	; (800221c <StartTask02+0x20c>)
 80020ac:	709a      	strb	r2, [r3, #2]
			tx_buffer[3] = minutes;
 80020ae:	4b5d      	ldr	r3, [pc, #372]	; (8002224 <StartTask02+0x214>)
 80020b0:	781a      	ldrb	r2, [r3, #0]
 80020b2:	4b5a      	ldr	r3, [pc, #360]	; (800221c <StartTask02+0x20c>)
 80020b4:	70da      	strb	r2, [r3, #3]
			tx_buffer[4] = seconds;
 80020b6:	4b5c      	ldr	r3, [pc, #368]	; (8002228 <StartTask02+0x218>)
 80020b8:	781a      	ldrb	r2, [r3, #0]
 80020ba:	4b58      	ldr	r3, [pc, #352]	; (800221c <StartTask02+0x20c>)
 80020bc:	711a      	strb	r2, [r3, #4]
			tx_buffer[5] = vacuumScaleBytes[0];	// Torr
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	781a      	ldrb	r2, [r3, #0]
 80020c2:	4b56      	ldr	r3, [pc, #344]	; (800221c <StartTask02+0x20c>)
 80020c4:	715a      	strb	r2, [r3, #5]
			tx_buffer[6] = vacuumScaleBytes[1];
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	785a      	ldrb	r2, [r3, #1]
 80020ca:	4b54      	ldr	r3, [pc, #336]	; (800221c <StartTask02+0x20c>)
 80020cc:	719a      	strb	r2, [r3, #6]
			tx_buffer[7] = vacuumScaleBytes[2];
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	789a      	ldrb	r2, [r3, #2]
 80020d2:	4b52      	ldr	r3, [pc, #328]	; (800221c <StartTask02+0x20c>)
 80020d4:	71da      	strb	r2, [r3, #7]
			tx_buffer[8] = vacuumScaleBytes[3];
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	78da      	ldrb	r2, [r3, #3]
 80020da:	4b50      	ldr	r3, [pc, #320]	; (800221c <StartTask02+0x20c>)
 80020dc:	721a      	strb	r2, [r3, #8]
			tx_buffer[9] = temperatureBytes[0];	// Temperature in C
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	781a      	ldrb	r2, [r3, #0]
 80020e2:	4b4e      	ldr	r3, [pc, #312]	; (800221c <StartTask02+0x20c>)
 80020e4:	725a      	strb	r2, [r3, #9]
			tx_buffer[10] = temperatureBytes[1];
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	785a      	ldrb	r2, [r3, #1]
 80020ea:	4b4c      	ldr	r3, [pc, #304]	; (800221c <StartTask02+0x20c>)
 80020ec:	729a      	strb	r2, [r3, #10]
			tx_buffer[11] = temperatureBytes[2];
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	789a      	ldrb	r2, [r3, #2]
 80020f2:	4b4a      	ldr	r3, [pc, #296]	; (800221c <StartTask02+0x20c>)
 80020f4:	72da      	strb	r2, [r3, #11]
			tx_buffer[12] = temperatureBytes[3];
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	78da      	ldrb	r2, [r3, #3]
 80020fa:	4b48      	ldr	r3, [pc, #288]	; (800221c <StartTask02+0x20c>)
 80020fc:	731a      	strb	r2, [r3, #12]
			tx_buffer[13] = flowRateBytes[0];	// L/min
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	781a      	ldrb	r2, [r3, #0]
 8002102:	4b46      	ldr	r3, [pc, #280]	; (800221c <StartTask02+0x20c>)
 8002104:	735a      	strb	r2, [r3, #13]
			tx_buffer[14] = flowRateBytes[1];
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	785a      	ldrb	r2, [r3, #1]
 800210a:	4b44      	ldr	r3, [pc, #272]	; (800221c <StartTask02+0x20c>)
 800210c:	739a      	strb	r2, [r3, #14]
			tx_buffer[15] = flowRateBytes[2];
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	789a      	ldrb	r2, [r3, #2]
 8002112:	4b42      	ldr	r3, [pc, #264]	; (800221c <StartTask02+0x20c>)
 8002114:	73da      	strb	r2, [r3, #15]
			tx_buffer[16] = flowRateBytes[3];
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	78da      	ldrb	r2, [r3, #3]
 800211a:	4b40      	ldr	r3, [pc, #256]	; (800221c <StartTask02+0x20c>)
 800211c:	741a      	strb	r2, [r3, #16]
			tx_buffer_size = 17;
 800211e:	4b43      	ldr	r3, [pc, #268]	; (800222c <StartTask02+0x21c>)
 8002120:	2211      	movs	r2, #17
 8002122:	701a      	strb	r2, [r3, #0]
			break;
 8002124:	e051      	b.n	80021ca <StartTask02+0x1ba>
		case FAIL_STATE:
			break;
		case STOP:
			break;
		default:
			tx_buffer[0] = pumpTestsParameters[pump].eNextState;
 8002126:	4b3b      	ldr	r3, [pc, #236]	; (8002214 <StartTask02+0x204>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	4619      	mov	r1, r3
 800212c:	4a3a      	ldr	r2, [pc, #232]	; (8002218 <StartTask02+0x208>)
 800212e:	460b      	mov	r3, r1
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	011b      	lsls	r3, r3, #4
 8002136:	4413      	add	r3, r2
 8002138:	3318      	adds	r3, #24
 800213a:	781a      	ldrb	r2, [r3, #0]
 800213c:	4b37      	ldr	r3, [pc, #220]	; (800221c <StartTask02+0x20c>)
 800213e:	701a      	strb	r2, [r3, #0]
			tx_buffer[1] = pump;
 8002140:	4b34      	ldr	r3, [pc, #208]	; (8002214 <StartTask02+0x204>)
 8002142:	781a      	ldrb	r2, [r3, #0]
 8002144:	4b35      	ldr	r3, [pc, #212]	; (800221c <StartTask02+0x20c>)
 8002146:	705a      	strb	r2, [r3, #1]
			tx_buffer[2] = hours;
 8002148:	4b35      	ldr	r3, [pc, #212]	; (8002220 <StartTask02+0x210>)
 800214a:	781a      	ldrb	r2, [r3, #0]
 800214c:	4b33      	ldr	r3, [pc, #204]	; (800221c <StartTask02+0x20c>)
 800214e:	709a      	strb	r2, [r3, #2]
			tx_buffer[3] = minutes;
 8002150:	4b34      	ldr	r3, [pc, #208]	; (8002224 <StartTask02+0x214>)
 8002152:	781a      	ldrb	r2, [r3, #0]
 8002154:	4b31      	ldr	r3, [pc, #196]	; (800221c <StartTask02+0x20c>)
 8002156:	70da      	strb	r2, [r3, #3]
			tx_buffer[4] = seconds;
 8002158:	4b33      	ldr	r3, [pc, #204]	; (8002228 <StartTask02+0x218>)
 800215a:	781a      	ldrb	r2, [r3, #0]
 800215c:	4b2f      	ldr	r3, [pc, #188]	; (800221c <StartTask02+0x20c>)
 800215e:	711a      	strb	r2, [r3, #4]
			tx_buffer[5] = vacuumScaleBytes[0];	// Torr
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	781a      	ldrb	r2, [r3, #0]
 8002164:	4b2d      	ldr	r3, [pc, #180]	; (800221c <StartTask02+0x20c>)
 8002166:	715a      	strb	r2, [r3, #5]
			tx_buffer[6] = vacuumScaleBytes[1];
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	785a      	ldrb	r2, [r3, #1]
 800216c:	4b2b      	ldr	r3, [pc, #172]	; (800221c <StartTask02+0x20c>)
 800216e:	719a      	strb	r2, [r3, #6]
			tx_buffer[7] = vacuumScaleBytes[2];
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	789a      	ldrb	r2, [r3, #2]
 8002174:	4b29      	ldr	r3, [pc, #164]	; (800221c <StartTask02+0x20c>)
 8002176:	71da      	strb	r2, [r3, #7]
			tx_buffer[8] = vacuumScaleBytes[3];
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	78da      	ldrb	r2, [r3, #3]
 800217c:	4b27      	ldr	r3, [pc, #156]	; (800221c <StartTask02+0x20c>)
 800217e:	721a      	strb	r2, [r3, #8]
			tx_buffer[9] = temperatureBytes[0];	// Temperature in C
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	781a      	ldrb	r2, [r3, #0]
 8002184:	4b25      	ldr	r3, [pc, #148]	; (800221c <StartTask02+0x20c>)
 8002186:	725a      	strb	r2, [r3, #9]
			tx_buffer[10] = temperatureBytes[1];
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	785a      	ldrb	r2, [r3, #1]
 800218c:	4b23      	ldr	r3, [pc, #140]	; (800221c <StartTask02+0x20c>)
 800218e:	729a      	strb	r2, [r3, #10]
			tx_buffer[11] = temperatureBytes[2];
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	789a      	ldrb	r2, [r3, #2]
 8002194:	4b21      	ldr	r3, [pc, #132]	; (800221c <StartTask02+0x20c>)
 8002196:	72da      	strb	r2, [r3, #11]
			tx_buffer[12] = temperatureBytes[3];
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	78da      	ldrb	r2, [r3, #3]
 800219c:	4b1f      	ldr	r3, [pc, #124]	; (800221c <StartTask02+0x20c>)
 800219e:	731a      	strb	r2, [r3, #12]
			tx_buffer[13] = flowRateBytes[0];	// L/min
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	781a      	ldrb	r2, [r3, #0]
 80021a4:	4b1d      	ldr	r3, [pc, #116]	; (800221c <StartTask02+0x20c>)
 80021a6:	735a      	strb	r2, [r3, #13]
			tx_buffer[14] = flowRateBytes[1];
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	785a      	ldrb	r2, [r3, #1]
 80021ac:	4b1b      	ldr	r3, [pc, #108]	; (800221c <StartTask02+0x20c>)
 80021ae:	739a      	strb	r2, [r3, #14]
			tx_buffer[15] = flowRateBytes[2];
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	789a      	ldrb	r2, [r3, #2]
 80021b4:	4b19      	ldr	r3, [pc, #100]	; (800221c <StartTask02+0x20c>)
 80021b6:	73da      	strb	r2, [r3, #15]
			tx_buffer[16] = flowRateBytes[3];
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	78da      	ldrb	r2, [r3, #3]
 80021bc:	4b17      	ldr	r3, [pc, #92]	; (800221c <StartTask02+0x20c>)
 80021be:	741a      	strb	r2, [r3, #16]
			tx_buffer_size = 17;
 80021c0:	4b1a      	ldr	r3, [pc, #104]	; (800222c <StartTask02+0x21c>)
 80021c2:	2211      	movs	r2, #17
 80021c4:	701a      	strb	r2, [r3, #0]
			break;
 80021c6:	e000      	b.n	80021ca <StartTask02+0x1ba>
			break;
 80021c8:	bf00      	nop
    }
    HAL_UART_Transmit_IT(&huart3, (uint8_t*)tx_buffer, tx_buffer_size);
 80021ca:	4b18      	ldr	r3, [pc, #96]	; (800222c <StartTask02+0x21c>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	461a      	mov	r2, r3
 80021d2:	4912      	ldr	r1, [pc, #72]	; (800221c <StartTask02+0x20c>)
 80021d4:	4816      	ldr	r0, [pc, #88]	; (8002230 <StartTask02+0x220>)
 80021d6:	f003 ff33 	bl	8006040 <HAL_UART_Transmit_IT>
    //HAL_UART_Transmit(&huart3, (uint8_t*)tx_buffer, tx_buffer_size, HAL_MAX_DELAY);

    // If data no longer needs to be sent
	if(!GET_FLAG_BIT(dataTransmitFlags, SEND_DATA_BIT)){
 80021da:	4b16      	ldr	r3, [pc, #88]	; (8002234 <StartTask02+0x224>)
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d10a      	bne.n	80021fc <StartTask02+0x1ec>
		osThreadResume(stateMachineHandle);
 80021e6:	4b14      	ldr	r3, [pc, #80]	; (8002238 <StartTask02+0x228>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f005 fc50 	bl	8007a90 <osThreadResume>
		osThreadSuspend(sendDataHandle);
 80021f0:	4b12      	ldr	r3, [pc, #72]	; (800223c <StartTask02+0x22c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f005 fc17 	bl	8007a28 <osThreadSuspend>
 80021fa:	e70d      	b.n	8002018 <StartTask02+0x8>
	}else{
		osDelay(1000);
 80021fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002200:	f005 fc7a 	bl	8007af8 <osDelay>
  {
 8002204:	e708      	b.n	8002018 <StartTask02+0x8>
 8002206:	bf00      	nop
 8002208:	20000a20 	.word	0x20000a20
 800220c:	20000038 	.word	0x20000038
 8002210:	20000a1c 	.word	0x20000a1c
 8002214:	20000a0c 	.word	0x20000a0c
 8002218:	2000096c 	.word	0x2000096c
 800221c:	20000a24 	.word	0x20000a24
 8002220:	20000a3a 	.word	0x20000a3a
 8002224:	20000a3b 	.word	0x20000a3b
 8002228:	20000a3c 	.word	0x20000a3c
 800222c:	20000a38 	.word	0x20000a38
 8002230:	200003d4 	.word	0x200003d4
 8002234:	20000a39 	.word	0x20000a39
 8002238:	20000964 	.word	0x20000964
 800223c:	20000968 	.word	0x20000968

08002240 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a3b      	ldr	r2, [pc, #236]	; (800233c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d101      	bne.n	8002256 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002252:	f000 fddb 	bl	8002e0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim == &htim10) { // This a timer period = 1 sec
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a39      	ldr	r2, [pc, #228]	; (8002340 <HAL_TIM_PeriodElapsedCallback+0x100>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d11f      	bne.n	800229e <HAL_TIM_PeriodElapsedCallback+0x5e>
  		seconds++;
 800225e:	4b39      	ldr	r3, [pc, #228]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	3301      	adds	r3, #1
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b37      	ldr	r3, [pc, #220]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002268:	701a      	strb	r2, [r3, #0]
  		if(seconds == 60){
 800226a:	4b36      	ldr	r3, [pc, #216]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b3c      	cmp	r3, #60	; 0x3c
 8002270:	d115      	bne.n	800229e <HAL_TIM_PeriodElapsedCallback+0x5e>
  			seconds = 0;
 8002272:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002274:	2200      	movs	r2, #0
 8002276:	701a      	strb	r2, [r3, #0]
  			minutes++;
 8002278:	4b33      	ldr	r3, [pc, #204]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	3301      	adds	r3, #1
 800227e:	b2da      	uxtb	r2, r3
 8002280:	4b31      	ldr	r3, [pc, #196]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002282:	701a      	strb	r2, [r3, #0]
  			if(minutes == 60){
 8002284:	4b30      	ldr	r3, [pc, #192]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b3c      	cmp	r3, #60	; 0x3c
 800228a:	d108      	bne.n	800229e <HAL_TIM_PeriodElapsedCallback+0x5e>
  				minutes = 0;
 800228c:	4b2e      	ldr	r3, [pc, #184]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800228e:	2200      	movs	r2, #0
 8002290:	701a      	strb	r2, [r3, #0]
  				hours++;
 8002292:	4b2e      	ldr	r3, [pc, #184]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	3301      	adds	r3, #1
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4b2c      	ldr	r3, [pc, #176]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800229c:	701a      	strb	r2, [r3, #0]
  			}
  		}
  	}
  if(htim->Instance == TIM7) { // This is for PWM
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a2b      	ldr	r2, [pc, #172]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x110>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d144      	bne.n	8002332 <HAL_TIM_PeriodElapsedCallback+0xf2>
	  currPos = toggleCount/2;
 80022a8:	4b2a      	ldr	r3, [pc, #168]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80022aa:	881b      	ldrh	r3, [r3, #0]
 80022ac:	085b      	lsrs	r3, r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	4b29      	ldr	r3, [pc, #164]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80022b2:	801a      	strh	r2, [r3, #0]
	if(steps != currPos || ((toggleCount%2) != 0)){
 80022b4:	4b29      	ldr	r3, [pc, #164]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80022b6:	881a      	ldrh	r2, [r3, #0]
 80022b8:	4b27      	ldr	r3, [pc, #156]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d106      	bne.n	80022ce <HAL_TIM_PeriodElapsedCallback+0x8e>
 80022c0:	4b24      	ldr	r3, [pc, #144]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80022c2:	881b      	ldrh	r3, [r3, #0]
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d02e      	beq.n	800232c <HAL_TIM_PeriodElapsedCallback+0xec>
		if(steps > currPos ){
 80022ce:	4b23      	ldr	r3, [pc, #140]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80022d0:	881a      	ldrh	r2, [r3, #0]
 80022d2:	4b21      	ldr	r3, [pc, #132]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d90e      	bls.n	80022f8 <HAL_TIM_PeriodElapsedCallback+0xb8>
			HAL_GPIO_WritePin(dirGroup, dirPin, SET);
 80022da:	4b21      	ldr	r3, [pc, #132]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a21      	ldr	r2, [pc, #132]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80022e0:	8811      	ldrh	r1, [r2, #0]
 80022e2:	2201      	movs	r2, #1
 80022e4:	4618      	mov	r0, r3
 80022e6:	f001 fe79 	bl	8003fdc <HAL_GPIO_WritePin>
			toggleCount++;
 80022ea:	4b1a      	ldr	r3, [pc, #104]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	3301      	adds	r3, #1
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	4b18      	ldr	r3, [pc, #96]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80022f4:	801a      	strh	r2, [r3, #0]
 80022f6:	e00d      	b.n	8002314 <HAL_TIM_PeriodElapsedCallback+0xd4>
		}
		else {
			HAL_GPIO_WritePin(dirGroup, dirPin, RESET);
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x120>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a19      	ldr	r2, [pc, #100]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80022fe:	8811      	ldrh	r1, [r2, #0]
 8002300:	2200      	movs	r2, #0
 8002302:	4618      	mov	r0, r3
 8002304:	f001 fe6a 	bl	8003fdc <HAL_GPIO_WritePin>
			toggleCount--;
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	3b01      	subs	r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	4b10      	ldr	r3, [pc, #64]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002312:	801a      	strh	r2, [r3, #0]
		}
		HAL_GPIO_TogglePin(pulGroup, pulPin);
 8002314:	4b14      	ldr	r3, [pc, #80]	; (8002368 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a14      	ldr	r2, [pc, #80]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800231a:	8812      	ldrh	r2, [r2, #0]
 800231c:	4611      	mov	r1, r2
 800231e:	4618      	mov	r0, r3
 8002320:	f001 fe75 	bl	800400e <HAL_GPIO_TogglePin>
		HAL_TIM_Base_Start_IT(&htim7);
 8002324:	4812      	ldr	r0, [pc, #72]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002326:	f003 f9bb 	bl	80056a0 <HAL_TIM_Base_Start_IT>
	}
	 //HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_5);
  }

  /* USER CODE END Callback 1 */
}
 800232a:	e002      	b.n	8002332 <HAL_TIM_PeriodElapsedCallback+0xf2>
		HAL_TIM_Base_Stop_IT(&htim7);
 800232c:	4810      	ldr	r0, [pc, #64]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x130>)
 800232e:	f003 fa2f 	bl	8005790 <HAL_TIM_Base_Stop_IT>
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40001000 	.word	0x40001000
 8002340:	20000300 	.word	0x20000300
 8002344:	20000a3c 	.word	0x20000a3c
 8002348:	20000a3b 	.word	0x20000a3b
 800234c:	20000a3a 	.word	0x20000a3a
 8002350:	40001400 	.word	0x40001400
 8002354:	20000250 	.word	0x20000250
 8002358:	20000252 	.word	0x20000252
 800235c:	20000254 	.word	0x20000254
 8002360:	20000030 	.word	0x20000030
 8002364:	20000034 	.word	0x20000034
 8002368:	20000028 	.word	0x20000028
 800236c:	2000002c 	.word	0x2000002c
 8002370:	200002b4 	.word	0x200002b4

08002374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002378:	b672      	cpsid	i
}
 800237a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800237c:	e7fe      	b.n	800237c <Error_Handler+0x8>
	...

08002380 <dacSet>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void dacSet(DAC_HandleTypeDef *dac, uint32_t channel, float volts){
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	ed87 0a01 	vstr	s0, [r7, #4]
	HAL_DAC_Start(dac, channel);
 800238e:	68b9      	ldr	r1, [r7, #8]
 8002390:	68f8      	ldr	r0, [r7, #12]
 8002392:	f001 fab1 	bl	80038f8 <HAL_DAC_Start>
	dacBitVal = (volts/3.3)*4095;
 8002396:	edd7 7a01 	vldr	s15, [r7, #4]
 800239a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800239e:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 80023d0 <dacSet+0x50>
 80023a2:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80023a6:	ed9f 6b0c 	vldr	d6, [pc, #48]	; 80023d8 <dacSet+0x58>
 80023aa:	ee27 7b06 	vmul.f64	d7, d7, d6
 80023ae:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80023b2:	ee17 2a90 	vmov	r2, s15
 80023b6:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <dacSet+0x60>)
 80023b8:	601a      	str	r2, [r3, #0]
	HAL_DAC_SetValue(dac, channel, DAC_ALIGN_12B_R, dacBitVal);
 80023ba:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <dacSet+0x60>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2200      	movs	r2, #0
 80023c0:	68b9      	ldr	r1, [r7, #8]
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f001 fb44 	bl	8003a50 <HAL_DAC_SetValue>
}
 80023c8:	bf00      	nop
 80023ca:	3710      	adds	r7, #16
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	66666666 	.word	0x66666666
 80023d4:	400a6666 	.word	0x400a6666
 80023d8:	00000000 	.word	0x00000000
 80023dc:	40affe00 	.word	0x40affe00
 80023e0:	20000a40 	.word	0x20000a40
 80023e4:	00000000 	.word	0x00000000

080023e8 <adcGet>:

float adcGet(ADC_HandleTypeDef *hadc1){
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(hadc1);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f000 fd93 	bl	8002f1c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc1, 1000);
 80023f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 fe90 	bl	8003120 <HAL_ADC_PollForConversion>
	adcBitVal = HAL_ADC_GetValue(hadc1);
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 ff18 	bl	8003236 <HAL_ADC_GetValue>
 8002406:	4603      	mov	r3, r0
 8002408:	b29a      	uxth	r2, r3
 800240a:	4b13      	ldr	r3, [pc, #76]	; (8002458 <adcGet+0x70>)
 800240c:	801a      	strh	r2, [r3, #0]
	adcVolts = (float)adcBitVal/4095 * 3.3;
 800240e:	4b12      	ldr	r3, [pc, #72]	; (8002458 <adcGet+0x70>)
 8002410:	881b      	ldrh	r3, [r3, #0]
 8002412:	ee07 3a90 	vmov	s15, r3
 8002416:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800241a:	eddf 6a10 	vldr	s13, [pc, #64]	; 800245c <adcGet+0x74>
 800241e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002422:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002426:	ed9f 6b0a 	vldr	d6, [pc, #40]	; 8002450 <adcGet+0x68>
 800242a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800242e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002432:	4b0b      	ldr	r3, [pc, #44]	; (8002460 <adcGet+0x78>)
 8002434:	edc3 7a00 	vstr	s15, [r3]
	HAL_ADC_Stop(hadc1);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f000 fe3d 	bl	80030b8 <HAL_ADC_Stop>
	return adcVolts;
 800243e:	4b08      	ldr	r3, [pc, #32]	; (8002460 <adcGet+0x78>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	ee07 3a90 	vmov	s15, r3
}
 8002446:	eeb0 0a67 	vmov.f32	s0, s15
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	66666666 	.word	0x66666666
 8002454:	400a6666 	.word	0x400a6666
 8002458:	20000a44 	.word	0x20000a44
 800245c:	457ff000 	.word	0x457ff000
 8002460:	20000a48 	.word	0x20000a48

08002464 <solenoidOneOpen>:
    // Now you can use buffer as a string
    //HAL_UART_Transmit(huart, buffer, strlen((char *)buffer), HAL_MAX_DELAY);

}

void solenoidOneOpen(){
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(solenoidOneGroup, solenoidOnePin, 1);	// 3.3 V
 8002468:	4b08      	ldr	r3, [pc, #32]	; (800248c <solenoidOneOpen+0x28>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a08      	ldr	r2, [pc, #32]	; (8002490 <solenoidOneOpen+0x2c>)
 800246e:	8811      	ldrh	r1, [r2, #0]
 8002470:	2201      	movs	r2, #1
 8002472:	4618      	mov	r0, r3
 8002474:	f001 fdb2 	bl	8003fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(solenoidTwoGroup, solenoidTwoPin, 0);
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <solenoidOneOpen+0x30>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a06      	ldr	r2, [pc, #24]	; (8002498 <solenoidOneOpen+0x34>)
 800247e:	8811      	ldrh	r1, [r2, #0]
 8002480:	2200      	movs	r2, #0
 8002482:	4618      	mov	r0, r3
 8002484:	f001 fdaa 	bl	8003fdc <HAL_GPIO_WritePin>
	return;
 8002488:	bf00      	nop
}
 800248a:	bd80      	pop	{r7, pc}
 800248c:	2000003c 	.word	0x2000003c
 8002490:	20000040 	.word	0x20000040
 8002494:	20000044 	.word	0x20000044
 8002498:	20000048 	.word	0x20000048

0800249c <solenoidTwoOpen>:
void solenoidTwoOpen(){
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(solenoidOneGroup, solenoidOnePin, 0);
 80024a0:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <solenoidTwoOpen+0x28>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a08      	ldr	r2, [pc, #32]	; (80024c8 <solenoidTwoOpen+0x2c>)
 80024a6:	8811      	ldrh	r1, [r2, #0]
 80024a8:	2200      	movs	r2, #0
 80024aa:	4618      	mov	r0, r3
 80024ac:	f001 fd96 	bl	8003fdc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(solenoidTwoGroup, solenoidTwoPin, 1);
 80024b0:	4b06      	ldr	r3, [pc, #24]	; (80024cc <solenoidTwoOpen+0x30>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a06      	ldr	r2, [pc, #24]	; (80024d0 <solenoidTwoOpen+0x34>)
 80024b6:	8811      	ldrh	r1, [r2, #0]
 80024b8:	2201      	movs	r2, #1
 80024ba:	4618      	mov	r0, r3
 80024bc:	f001 fd8e 	bl	8003fdc <HAL_GPIO_WritePin>
	return;
 80024c0:	bf00      	nop
}
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	2000003c 	.word	0x2000003c
 80024c8:	20000040 	.word	0x20000040
 80024cc:	20000044 	.word	0x20000044
 80024d0:	20000048 	.word	0x20000048

080024d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	4b11      	ldr	r3, [pc, #68]	; (8002520 <HAL_MspInit+0x4c>)
 80024dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024de:	4a10      	ldr	r2, [pc, #64]	; (8002520 <HAL_MspInit+0x4c>)
 80024e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024e4:	6413      	str	r3, [r2, #64]	; 0x40
 80024e6:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <HAL_MspInit+0x4c>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ee:	607b      	str	r3, [r7, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_MspInit+0x4c>)
 80024f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f6:	4a0a      	ldr	r2, [pc, #40]	; (8002520 <HAL_MspInit+0x4c>)
 80024f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024fc:	6453      	str	r3, [r2, #68]	; 0x44
 80024fe:	4b08      	ldr	r3, [pc, #32]	; (8002520 <HAL_MspInit+0x4c>)
 8002500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002502:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002506:	603b      	str	r3, [r7, #0]
 8002508:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800250a:	2200      	movs	r2, #0
 800250c:	210f      	movs	r1, #15
 800250e:	f06f 0001 	mvn.w	r0, #1
 8002512:	f001 f9a5 	bl	8003860 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	40023800 	.word	0x40023800

08002524 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	; 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a21      	ldr	r2, [pc, #132]	; (80025c8 <HAL_ADC_MspInit+0xa4>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d13b      	bne.n	80025be <HAL_ADC_MspInit+0x9a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002546:	4b21      	ldr	r3, [pc, #132]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	4a20      	ldr	r2, [pc, #128]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 800254c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002550:	6453      	str	r3, [r2, #68]	; 0x44
 8002552:	4b1e      	ldr	r3, [pc, #120]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800255e:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	4a1a      	ldr	r2, [pc, #104]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	6313      	str	r3, [r2, #48]	; 0x30
 800256a:	4b18      	ldr	r3, [pc, #96]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	4b15      	ldr	r3, [pc, #84]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	4a14      	ldr	r2, [pc, #80]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	6313      	str	r3, [r2, #48]	; 0x30
 8002582:	4b12      	ldr	r3, [pc, #72]	; (80025cc <HAL_ADC_MspInit+0xa8>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800258e:	2301      	movs	r3, #1
 8002590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002592:	2303      	movs	r3, #3
 8002594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800259a:	f107 0314 	add.w	r3, r7, #20
 800259e:	4619      	mov	r1, r3
 80025a0:	480b      	ldr	r0, [pc, #44]	; (80025d0 <HAL_ADC_MspInit+0xac>)
 80025a2:	f001 fb6f 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80025a6:	2368      	movs	r3, #104	; 0x68
 80025a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80025aa:	2303      	movs	r3, #3
 80025ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ae:	2300      	movs	r3, #0
 80025b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b2:	f107 0314 	add.w	r3, r7, #20
 80025b6:	4619      	mov	r1, r3
 80025b8:	4806      	ldr	r0, [pc, #24]	; (80025d4 <HAL_ADC_MspInit+0xb0>)
 80025ba:	f001 fb63 	bl	8003c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80025be:	bf00      	nop
 80025c0:	3728      	adds	r7, #40	; 0x28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40012000 	.word	0x40012000
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020000 	.word	0x40020000

080025d8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	; 0x28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e0:	f107 0314 	add.w	r3, r7, #20
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a19      	ldr	r2, [pc, #100]	; (800265c <HAL_DAC_MspInit+0x84>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d12b      	bne.n	8002652 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <HAL_DAC_MspInit+0x88>)
 80025fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fe:	4a18      	ldr	r2, [pc, #96]	; (8002660 <HAL_DAC_MspInit+0x88>)
 8002600:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002604:	6413      	str	r3, [r2, #64]	; 0x40
 8002606:	4b16      	ldr	r3, [pc, #88]	; (8002660 <HAL_DAC_MspInit+0x88>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002612:	4b13      	ldr	r3, [pc, #76]	; (8002660 <HAL_DAC_MspInit+0x88>)
 8002614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002616:	4a12      	ldr	r2, [pc, #72]	; (8002660 <HAL_DAC_MspInit+0x88>)
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	6313      	str	r3, [r2, #48]	; 0x30
 800261e:	4b10      	ldr	r3, [pc, #64]	; (8002660 <HAL_DAC_MspInit+0x88>)
 8002620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800262a:	2310      	movs	r3, #16
 800262c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800262e:	2303      	movs	r3, #3
 8002630:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	f107 0314 	add.w	r3, r7, #20
 800263a:	4619      	mov	r1, r3
 800263c:	4809      	ldr	r0, [pc, #36]	; (8002664 <HAL_DAC_MspInit+0x8c>)
 800263e:	f001 fb21 	bl	8003c84 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	210f      	movs	r1, #15
 8002646:	2036      	movs	r0, #54	; 0x36
 8002648:	f001 f90a 	bl	8003860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800264c:	2036      	movs	r0, #54	; 0x36
 800264e:	f001 f923 	bl	8003898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002652:	bf00      	nop
 8002654:	3728      	adds	r7, #40	; 0x28
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40007400 	.word	0x40007400
 8002660:	40023800 	.word	0x40023800
 8002664:	40020000 	.word	0x40020000

08002668 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a1a      	ldr	r2, [pc, #104]	; (80026e0 <HAL_TIM_Base_MspInit+0x78>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d114      	bne.n	80026a4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800267a:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267e:	4a19      	ldr	r2, [pc, #100]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 8002680:	f043 0320 	orr.w	r3, r3, #32
 8002684:	6413      	str	r3, [r2, #64]	; 0x40
 8002686:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2105      	movs	r1, #5
 8002696:	2037      	movs	r0, #55	; 0x37
 8002698:	f001 f8e2 	bl	8003860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800269c:	2037      	movs	r0, #55	; 0x37
 800269e:	f001 f8fb 	bl	8003898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 80026a2:	e018      	b.n	80026d6 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM10)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0f      	ldr	r2, [pc, #60]	; (80026e8 <HAL_TIM_Base_MspInit+0x80>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d113      	bne.n	80026d6 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM10_CLK_ENABLE();
 80026ae:	4b0d      	ldr	r3, [pc, #52]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b2:	4a0c      	ldr	r2, [pc, #48]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 80026b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026b8:	6453      	str	r3, [r2, #68]	; 0x44
 80026ba:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <HAL_TIM_Base_MspInit+0x7c>)
 80026bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c2:	60bb      	str	r3, [r7, #8]
 80026c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2105      	movs	r1, #5
 80026ca:	2019      	movs	r0, #25
 80026cc:	f001 f8c8 	bl	8003860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80026d0:	2019      	movs	r0, #25
 80026d2:	f001 f8e1 	bl	8003898 <HAL_NVIC_EnableIRQ>
}
 80026d6:	bf00      	nop
 80026d8:	3710      	adds	r7, #16
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40001400 	.word	0x40001400
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40014400 	.word	0x40014400

080026ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b0b0      	sub	sp, #192	; 0xc0
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002704:	f107 031c 	add.w	r3, r7, #28
 8002708:	2290      	movs	r2, #144	; 0x90
 800270a:	2100      	movs	r1, #0
 800270c:	4618      	mov	r0, r3
 800270e:	f008 fd26 	bl	800b15e <memset>
  if(huart->Instance==UART5)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a58      	ldr	r2, [pc, #352]	; (8002878 <HAL_UART_MspInit+0x18c>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d15f      	bne.n	80027dc <HAL_UART_MspInit+0xf0>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800271c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002720:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002722:	2300      	movs	r3, #0
 8002724:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002726:	f107 031c 	add.w	r3, r7, #28
 800272a:	4618      	mov	r0, r3
 800272c:	f002 fb38 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	d001      	beq.n	800273a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002736:	f7ff fe1d 	bl	8002374 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800273a:	4b50      	ldr	r3, [pc, #320]	; (800287c <HAL_UART_MspInit+0x190>)
 800273c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273e:	4a4f      	ldr	r2, [pc, #316]	; (800287c <HAL_UART_MspInit+0x190>)
 8002740:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002744:	6413      	str	r3, [r2, #64]	; 0x40
 8002746:	4b4d      	ldr	r3, [pc, #308]	; (800287c <HAL_UART_MspInit+0x190>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800274e:	61bb      	str	r3, [r7, #24]
 8002750:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002752:	4b4a      	ldr	r3, [pc, #296]	; (800287c <HAL_UART_MspInit+0x190>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	4a49      	ldr	r2, [pc, #292]	; (800287c <HAL_UART_MspInit+0x190>)
 8002758:	f043 0304 	orr.w	r3, r3, #4
 800275c:	6313      	str	r3, [r2, #48]	; 0x30
 800275e:	4b47      	ldr	r3, [pc, #284]	; (800287c <HAL_UART_MspInit+0x190>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276a:	4b44      	ldr	r3, [pc, #272]	; (800287c <HAL_UART_MspInit+0x190>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	4a43      	ldr	r2, [pc, #268]	; (800287c <HAL_UART_MspInit+0x190>)
 8002770:	f043 0302 	orr.w	r3, r3, #2
 8002774:	6313      	str	r3, [r2, #48]	; 0x30
 8002776:	4b41      	ldr	r3, [pc, #260]	; (800287c <HAL_UART_MspInit+0x190>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	f003 0302 	and.w	r3, r3, #2
 800277e:	613b      	str	r3, [r7, #16]
 8002780:	693b      	ldr	r3, [r7, #16]
    PC8     ------> UART5_RTS
    PC9     ------> UART5_CTS
    PB8     ------> UART5_RX
    PB9     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002782:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002786:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002796:	2303      	movs	r3, #3
 8002798:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 800279c:	2307      	movs	r3, #7
 800279e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027a2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80027a6:	4619      	mov	r1, r3
 80027a8:	4835      	ldr	r0, [pc, #212]	; (8002880 <HAL_UART_MspInit+0x194>)
 80027aa:	f001 fa6b 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80027ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80027b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c2:	2303      	movs	r3, #3
 80027c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 80027c8:	2307      	movs	r3, #7
 80027ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ce:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80027d2:	4619      	mov	r1, r3
 80027d4:	482b      	ldr	r0, [pc, #172]	; (8002884 <HAL_UART_MspInit+0x198>)
 80027d6:	f001 fa55 	bl	8003c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80027da:	e049      	b.n	8002870 <HAL_UART_MspInit+0x184>
  else if(huart->Instance==USART3)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a29      	ldr	r2, [pc, #164]	; (8002888 <HAL_UART_MspInit+0x19c>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d144      	bne.n	8002870 <HAL_UART_MspInit+0x184>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80027e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80027ec:	2300      	movs	r3, #0
 80027ee:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	4618      	mov	r0, r3
 80027f6:	f002 fad3 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_UART_MspInit+0x118>
      Error_Handler();
 8002800:	f7ff fdb8 	bl	8002374 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002804:	4b1d      	ldr	r3, [pc, #116]	; (800287c <HAL_UART_MspInit+0x190>)
 8002806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002808:	4a1c      	ldr	r2, [pc, #112]	; (800287c <HAL_UART_MspInit+0x190>)
 800280a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800280e:	6413      	str	r3, [r2, #64]	; 0x40
 8002810:	4b1a      	ldr	r3, [pc, #104]	; (800287c <HAL_UART_MspInit+0x190>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800281c:	4b17      	ldr	r3, [pc, #92]	; (800287c <HAL_UART_MspInit+0x190>)
 800281e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002820:	4a16      	ldr	r2, [pc, #88]	; (800287c <HAL_UART_MspInit+0x190>)
 8002822:	f043 0308 	orr.w	r3, r3, #8
 8002826:	6313      	str	r3, [r2, #48]	; 0x30
 8002828:	4b14      	ldr	r3, [pc, #80]	; (800287c <HAL_UART_MspInit+0x190>)
 800282a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282c:	f003 0308 	and.w	r3, r3, #8
 8002830:	60bb      	str	r3, [r7, #8]
 8002832:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002834:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002838:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283c:	2302      	movs	r3, #2
 800283e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002848:	2303      	movs	r3, #3
 800284a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800284e:	2307      	movs	r3, #7
 8002850:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002854:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002858:	4619      	mov	r1, r3
 800285a:	480c      	ldr	r0, [pc, #48]	; (800288c <HAL_UART_MspInit+0x1a0>)
 800285c:	f001 fa12 	bl	8003c84 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002860:	2200      	movs	r2, #0
 8002862:	2105      	movs	r1, #5
 8002864:	2027      	movs	r0, #39	; 0x27
 8002866:	f000 fffb 	bl	8003860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800286a:	2027      	movs	r0, #39	; 0x27
 800286c:	f001 f814 	bl	8003898 <HAL_NVIC_EnableIRQ>
}
 8002870:	bf00      	nop
 8002872:	37c0      	adds	r7, #192	; 0xc0
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40005000 	.word	0x40005000
 800287c:	40023800 	.word	0x40023800
 8002880:	40020800 	.word	0x40020800
 8002884:	40020400 	.word	0x40020400
 8002888:	40004800 	.word	0x40004800
 800288c:	40020c00 	.word	0x40020c00

08002890 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b0ae      	sub	sp, #184	; 0xb8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]
 80028a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	2290      	movs	r2, #144	; 0x90
 80028ae:	2100      	movs	r1, #0
 80028b0:	4618      	mov	r0, r3
 80028b2:	f008 fc54 	bl	800b15e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028be:	d159      	bne.n	8002974 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80028c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028c4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028cc:	f107 0314 	add.w	r3, r7, #20
 80028d0:	4618      	mov	r0, r3
 80028d2:	f002 fa65 	bl	8004da0 <HAL_RCCEx_PeriphCLKConfig>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80028dc:	f7ff fd4a 	bl	8002374 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e0:	4b26      	ldr	r3, [pc, #152]	; (800297c <HAL_PCD_MspInit+0xec>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4a25      	ldr	r2, [pc, #148]	; (800297c <HAL_PCD_MspInit+0xec>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6313      	str	r3, [r2, #48]	; 0x30
 80028ec:	4b23      	ldr	r3, [pc, #140]	; (800297c <HAL_PCD_MspInit+0xec>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	613b      	str	r3, [r7, #16]
 80028f6:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80028f8:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80028fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002906:	2300      	movs	r3, #0
 8002908:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290c:	2303      	movs	r3, #3
 800290e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002912:	230a      	movs	r3, #10
 8002914:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002918:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800291c:	4619      	mov	r1, r3
 800291e:	4818      	ldr	r0, [pc, #96]	; (8002980 <HAL_PCD_MspInit+0xf0>)
 8002920:	f001 f9b0 	bl	8003c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002928:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292c:	2300      	movs	r3, #0
 800292e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002932:	2300      	movs	r3, #0
 8002934:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002938:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800293c:	4619      	mov	r1, r3
 800293e:	4810      	ldr	r0, [pc, #64]	; (8002980 <HAL_PCD_MspInit+0xf0>)
 8002940:	f001 f9a0 	bl	8003c84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002944:	4b0d      	ldr	r3, [pc, #52]	; (800297c <HAL_PCD_MspInit+0xec>)
 8002946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002948:	4a0c      	ldr	r2, [pc, #48]	; (800297c <HAL_PCD_MspInit+0xec>)
 800294a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800294e:	6353      	str	r3, [r2, #52]	; 0x34
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_PCD_MspInit+0xec>)
 8002952:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4b07      	ldr	r3, [pc, #28]	; (800297c <HAL_PCD_MspInit+0xec>)
 800295e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002960:	4a06      	ldr	r2, [pc, #24]	; (800297c <HAL_PCD_MspInit+0xec>)
 8002962:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002966:	6453      	str	r3, [r2, #68]	; 0x44
 8002968:	4b04      	ldr	r3, [pc, #16]	; (800297c <HAL_PCD_MspInit+0xec>)
 800296a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002974:	bf00      	nop
 8002976:	37b8      	adds	r7, #184	; 0xb8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40023800 	.word	0x40023800
 8002980:	40020000 	.word	0x40020000

08002984 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08e      	sub	sp, #56	; 0x38
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800298c:	2300      	movs	r3, #0
 800298e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002990:	2300      	movs	r3, #0
 8002992:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002994:	4b33      	ldr	r3, [pc, #204]	; (8002a64 <HAL_InitTick+0xe0>)
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	4a32      	ldr	r2, [pc, #200]	; (8002a64 <HAL_InitTick+0xe0>)
 800299a:	f043 0310 	orr.w	r3, r3, #16
 800299e:	6413      	str	r3, [r2, #64]	; 0x40
 80029a0:	4b30      	ldr	r3, [pc, #192]	; (8002a64 <HAL_InitTick+0xe0>)
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	f003 0310 	and.w	r3, r3, #16
 80029a8:	60fb      	str	r3, [r7, #12]
 80029aa:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80029ac:	f107 0210 	add.w	r2, r7, #16
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	4611      	mov	r1, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	f002 f9c0 	bl	8004d3c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80029c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d103      	bne.n	80029ce <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80029c6:	f002 f991 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 80029ca:	6378      	str	r0, [r7, #52]	; 0x34
 80029cc:	e004      	b.n	80029d8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80029ce:	f002 f98d 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 80029d2:	4603      	mov	r3, r0
 80029d4:	005b      	lsls	r3, r3, #1
 80029d6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80029d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029da:	4a23      	ldr	r2, [pc, #140]	; (8002a68 <HAL_InitTick+0xe4>)
 80029dc:	fba2 2303 	umull	r2, r3, r2, r3
 80029e0:	0c9b      	lsrs	r3, r3, #18
 80029e2:	3b01      	subs	r3, #1
 80029e4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80029e6:	4b21      	ldr	r3, [pc, #132]	; (8002a6c <HAL_InitTick+0xe8>)
 80029e8:	4a21      	ldr	r2, [pc, #132]	; (8002a70 <HAL_InitTick+0xec>)
 80029ea:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80029ec:	4b1f      	ldr	r3, [pc, #124]	; (8002a6c <HAL_InitTick+0xe8>)
 80029ee:	f240 32e7 	movw	r2, #999	; 0x3e7
 80029f2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <HAL_InitTick+0xe8>)
 80029f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029f8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80029fa:	4b1c      	ldr	r3, [pc, #112]	; (8002a6c <HAL_InitTick+0xe8>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a00:	4b1a      	ldr	r3, [pc, #104]	; (8002a6c <HAL_InitTick+0xe8>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a06:	4b19      	ldr	r3, [pc, #100]	; (8002a6c <HAL_InitTick+0xe8>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002a0c:	4817      	ldr	r0, [pc, #92]	; (8002a6c <HAL_InitTick+0xe8>)
 8002a0e:	f002 fdef 	bl	80055f0 <HAL_TIM_Base_Init>
 8002a12:	4603      	mov	r3, r0
 8002a14:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002a18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d11b      	bne.n	8002a58 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002a20:	4812      	ldr	r0, [pc, #72]	; (8002a6c <HAL_InitTick+0xe8>)
 8002a22:	f002 fe3d 	bl	80056a0 <HAL_TIM_Base_Start_IT>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002a2c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d111      	bne.n	8002a58 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002a34:	2036      	movs	r0, #54	; 0x36
 8002a36:	f000 ff2f 	bl	8003898 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b0f      	cmp	r3, #15
 8002a3e:	d808      	bhi.n	8002a52 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002a40:	2200      	movs	r2, #0
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	2036      	movs	r0, #54	; 0x36
 8002a46:	f000 ff0b 	bl	8003860 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a4a:	4a0a      	ldr	r2, [pc, #40]	; (8002a74 <HAL_InitTick+0xf0>)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6013      	str	r3, [r2, #0]
 8002a50:	e002      	b.n	8002a58 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002a58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	3738      	adds	r7, #56	; 0x38
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	40023800 	.word	0x40023800
 8002a68:	431bde83 	.word	0x431bde83
 8002a6c:	20000a4c 	.word	0x20000a4c
 8002a70:	40001000 	.word	0x40001000
 8002a74:	2000005c 	.word	0x2000005c

08002a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a7c:	e7fe      	b.n	8002a7c <NMI_Handler+0x4>

08002a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a82:	e7fe      	b.n	8002a82 <HardFault_Handler+0x4>

08002a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a88:	e7fe      	b.n	8002a88 <MemManage_Handler+0x4>

08002a8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a8e:	e7fe      	b.n	8002a8e <BusFault_Handler+0x4>

08002a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a94:	e7fe      	b.n	8002a94 <UsageFault_Handler+0x4>

08002a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a9a:	bf00      	nop
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002aa8:	4802      	ldr	r0, [pc, #8]	; (8002ab4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002aaa:	f002 fea0 	bl	80057ee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000300 	.word	0x20000300

08002ab8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002abc:	4802      	ldr	r0, [pc, #8]	; (8002ac8 <USART3_IRQHandler+0x10>)
 8002abe:	f003 fb1d 	bl	80060fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	200003d4 	.word	0x200003d4

08002acc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <TIM6_DAC_IRQHandler+0x20>)
 8002ad2:	791b      	ldrb	r3, [r3, #4]
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d002      	beq.n	8002ae0 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8002ada:	4804      	ldr	r0, [pc, #16]	; (8002aec <TIM6_DAC_IRQHandler+0x20>)
 8002adc:	f000 ff5e 	bl	800399c <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002ae0:	4803      	ldr	r0, [pc, #12]	; (8002af0 <TIM6_DAC_IRQHandler+0x24>)
 8002ae2:	f002 fe84 	bl	80057ee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200002a0 	.word	0x200002a0
 8002af0:	20000a4c 	.word	0x20000a4c

08002af4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002af8:	4802      	ldr	r0, [pc, #8]	; (8002b04 <TIM7_IRQHandler+0x10>)
 8002afa:	f002 fe78 	bl	80057ee <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002afe:	bf00      	nop
 8002b00:	bd80      	pop	{r7, pc}
 8002b02:	bf00      	nop
 8002b04:	200002b4 	.word	0x200002b4

08002b08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return 1;
 8002b0c:	2301      	movs	r3, #1
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <_kill>:

int _kill(int pid, int sig)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b22:	f008 fbc5 	bl	800b2b0 <__errno>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2216      	movs	r2, #22
 8002b2a:	601a      	str	r2, [r3, #0]
  return -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3708      	adds	r7, #8
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <_exit>:

void _exit (int status)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b40:	f04f 31ff 	mov.w	r1, #4294967295
 8002b44:	6878      	ldr	r0, [r7, #4]
 8002b46:	f7ff ffe7 	bl	8002b18 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b4a:	e7fe      	b.n	8002b4a <_exit+0x12>

08002b4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	60f8      	str	r0, [r7, #12]
 8002b54:	60b9      	str	r1, [r7, #8]
 8002b56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]
 8002b5c:	e00a      	b.n	8002b74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b5e:	f3af 8000 	nop.w
 8002b62:	4601      	mov	r1, r0
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	1c5a      	adds	r2, r3, #1
 8002b68:	60ba      	str	r2, [r7, #8]
 8002b6a:	b2ca      	uxtb	r2, r1
 8002b6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	3301      	adds	r3, #1
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	dbf0      	blt.n	8002b5e <_read+0x12>
  }

  return len;
 8002b7c:	687b      	ldr	r3, [r7, #4]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b086      	sub	sp, #24
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	60f8      	str	r0, [r7, #12]
 8002b8e:	60b9      	str	r1, [r7, #8]
 8002b90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
 8002b96:	e009      	b.n	8002bac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	1c5a      	adds	r2, r3, #1
 8002b9c:	60ba      	str	r2, [r7, #8]
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	429a      	cmp	r2, r3
 8002bb2:	dbf1      	blt.n	8002b98 <_write+0x12>
  }
  return len;
 8002bb4:	687b      	ldr	r3, [r7, #4]
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3718      	adds	r7, #24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <_close>:

int _close(int file)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
 8002bde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002be6:	605a      	str	r2, [r3, #4]
  return 0;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <_isatty>:

int _isatty(int file)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002bfe:	2301      	movs	r3, #1
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3714      	adds	r7, #20
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c30:	4a14      	ldr	r2, [pc, #80]	; (8002c84 <_sbrk+0x5c>)
 8002c32:	4b15      	ldr	r3, [pc, #84]	; (8002c88 <_sbrk+0x60>)
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c3c:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <_sbrk+0x64>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d102      	bne.n	8002c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c44:	4b11      	ldr	r3, [pc, #68]	; (8002c8c <_sbrk+0x64>)
 8002c46:	4a12      	ldr	r2, [pc, #72]	; (8002c90 <_sbrk+0x68>)
 8002c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <_sbrk+0x64>)
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4413      	add	r3, r2
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d207      	bcs.n	8002c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c58:	f008 fb2a 	bl	800b2b0 <__errno>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	220c      	movs	r2, #12
 8002c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c62:	f04f 33ff 	mov.w	r3, #4294967295
 8002c66:	e009      	b.n	8002c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <_sbrk+0x64>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c6e:	4b07      	ldr	r3, [pc, #28]	; (8002c8c <_sbrk+0x64>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4413      	add	r3, r2
 8002c76:	4a05      	ldr	r2, [pc, #20]	; (8002c8c <_sbrk+0x64>)
 8002c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3718      	adds	r7, #24
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20080000 	.word	0x20080000
 8002c88:	00000400 	.word	0x00000400
 8002c8c:	20000a98 	.word	0x20000a98
 8002c90:	200055d0 	.word	0x200055d0

08002c94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <SystemInit+0x20>)
 8002c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9e:	4a05      	ldr	r2, [pc, #20]	; (8002cb4 <SystemInit+0x20>)
 8002ca0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ca4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ca8:	bf00      	nop
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	e000ed00 	.word	0xe000ed00

08002cb8 <vacuumGaugeADC>:
// Static Functions Declaration	----------------------------------------//



// Public Functions		------------------------------------------------//
void vacuumGaugeADC(ADC_HandleTypeDef* hadc){
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
	ADC_ChannelConfTypeDef sConfig = {0};
 8002cc0:	f107 0308 	add.w	r3, r7, #8
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	601a      	str	r2, [r3, #0]
 8002cc8:	605a      	str	r2, [r3, #4]
 8002cca:	609a      	str	r2, [r3, #8]
 8002ccc:	60da      	str	r2, [r3, #12]

	sConfig.Channel = ADC_CHANNEL_10;
 8002cce:	230a      	movs	r3, #10
 8002cd0:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	60fb      	str	r3, [r7, #12]
	sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	613b      	str	r3, [r7, #16]

	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8002cda:	f107 0308 	add.w	r3, r7, #8
 8002cde:	4619      	mov	r1, r3
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 fab5 	bl	8003250 <HAL_ADC_ConfigChannel>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d002      	beq.n	8002cf2 <vacuumGaugeADC+0x3a>
	{
	  Error_Handler();
 8002cec:	f7ff fb42 	bl	8002374 <Error_Handler>
	}
	return;
 8002cf0:	bf00      	nop
 8002cf2:	bf00      	nop
}
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	0000      	movs	r0, r0
 8002cfc:	0000      	movs	r0, r0
	...

08002d00 <readVacuum>:

float readVacuum(float voltage){
 8002d00:	b580      	push	{r7, lr}
 8002d02:	ed2d 8b02 	vpush	{d8}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	ed87 0a01 	vstr	s0, [r7, #4]

	float exponent = (voltage * 3.13 - referenceVoltage)/scalingFactor;
 8002d0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d12:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d16:	ed9f 6b1c 	vldr	d6, [pc, #112]	; 8002d88 <readVacuum+0x88>
 8002d1a:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002d1e:	4b1c      	ldr	r3, [pc, #112]	; (8002d90 <readVacuum+0x90>)
 8002d20:	edd3 7a00 	vldr	s15, [r3]
 8002d24:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d28:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002d2c:	4b19      	ldr	r3, [pc, #100]	; (8002d94 <readVacuum+0x94>)
 8002d2e:	edd3 7a00 	vldr	s15, [r3]
 8002d32:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002d36:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002d3a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002d3e:	edc7 7a03 	vstr	s15, [r7, #12]
	pressure = referencePressure * pow(10, exponent);
 8002d42:	4b15      	ldr	r3, [pc, #84]	; (8002d98 <readVacuum+0x98>)
 8002d44:	edd3 7a00 	vldr	s15, [r3]
 8002d48:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8002d4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002d50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d54:	eeb0 1b47 	vmov.f64	d1, d7
 8002d58:	eeb2 0b04 	vmov.f64	d0, #36	; 0x41200000  10.0
 8002d5c:	f00a f954 	bl	800d008 <pow>
 8002d60:	eeb0 7b40 	vmov.f64	d7, d0
 8002d64:	ee28 7b07 	vmul.f64	d7, d8, d7
 8002d68:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002d6c:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <readVacuum+0x9c>)
 8002d6e:	edc3 7a00 	vstr	s15, [r3]

	return pressure;
 8002d72:	4b0a      	ldr	r3, [pc, #40]	; (8002d9c <readVacuum+0x9c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	ee07 3a90 	vmov	s15, r3
}
 8002d7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d7e:	3710      	adds	r7, #16
 8002d80:	46bd      	mov	sp, r7
 8002d82:	ecbd 8b02 	vpop	{d8}
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	70a3d70a 	.word	0x70a3d70a
 8002d8c:	40090a3d 	.word	0x40090a3d
 8002d90:	20000054 	.word	0x20000054
 8002d94:	20000058 	.word	0x20000058
 8002d98:	20000050 	.word	0x20000050
 8002d9c:	20000a9c 	.word	0x20000a9c

08002da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002da0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002dd8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002da4:	480d      	ldr	r0, [pc, #52]	; (8002ddc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002da6:	490e      	ldr	r1, [pc, #56]	; (8002de0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002da8:	4a0e      	ldr	r2, [pc, #56]	; (8002de4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002daa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dac:	e002      	b.n	8002db4 <LoopCopyDataInit>

08002dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db2:	3304      	adds	r3, #4

08002db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002db8:	d3f9      	bcc.n	8002dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002dbc:	4c0b      	ldr	r4, [pc, #44]	; (8002dec <LoopFillZerobss+0x26>)
  movs r3, #0
 8002dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc0:	e001      	b.n	8002dc6 <LoopFillZerobss>

08002dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc4:	3204      	adds	r2, #4

08002dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dc8:	d3fb      	bcc.n	8002dc2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002dca:	f7ff ff63 	bl	8002c94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dce:	f008 fa75 	bl	800b2bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd2:	f7fd fd31 	bl	8000838 <main>
  bx  lr    
 8002dd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002dd8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002ddc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de0:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8002de4:	0800f270 	.word	0x0800f270
  ldr r2, =_sbss
 8002de8:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8002dec:	200055d0 	.word	0x200055d0

08002df0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df0:	e7fe      	b.n	8002df0 <ADC_IRQHandler>

08002df2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002df6:	2003      	movs	r0, #3
 8002df8:	f000 fd27 	bl	800384a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dfc:	200f      	movs	r0, #15
 8002dfe:	f7ff fdc1 	bl	8002984 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e02:	f7ff fb67 	bl	80024d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e06:	2300      	movs	r3, #0
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <HAL_IncTick+0x20>)
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	461a      	mov	r2, r3
 8002e16:	4b06      	ldr	r3, [pc, #24]	; (8002e30 <HAL_IncTick+0x24>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	4a04      	ldr	r2, [pc, #16]	; (8002e30 <HAL_IncTick+0x24>)
 8002e1e:	6013      	str	r3, [r2, #0]
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	20000060 	.word	0x20000060
 8002e30:	20000aa0 	.word	0x20000aa0

08002e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  return uwTick;
 8002e38:	4b03      	ldr	r3, [pc, #12]	; (8002e48 <HAL_GetTick+0x14>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
 8002e46:	bf00      	nop
 8002e48:	20000aa0 	.word	0x20000aa0

08002e4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b084      	sub	sp, #16
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e54:	f7ff ffee 	bl	8002e34 <HAL_GetTick>
 8002e58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e64:	d005      	beq.n	8002e72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e66:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <HAL_Delay+0x44>)
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4413      	add	r3, r2
 8002e70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e72:	bf00      	nop
 8002e74:	f7ff ffde 	bl	8002e34 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d8f7      	bhi.n	8002e74 <HAL_Delay+0x28>
  {
  }
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop
 8002e88:	3710      	adds	r7, #16
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000060 	.word	0x20000060

08002e94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e031      	b.n	8002f0e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d109      	bne.n	8002ec6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7ff fb36 	bl	8002524 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f003 0310 	and.w	r3, r3, #16
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d116      	bne.n	8002f00 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ed6:	4b10      	ldr	r3, [pc, #64]	; (8002f18 <HAL_ADC_Init+0x84>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	f043 0202 	orr.w	r2, r3, #2
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 fb0a 	bl	80034fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef2:	f023 0303 	bic.w	r3, r3, #3
 8002ef6:	f043 0201 	orr.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	641a      	str	r2, [r3, #64]	; 0x40
 8002efe:	e001      	b.n	8002f04 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	ffffeefd 	.word	0xffffeefd

08002f1c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b085      	sub	sp, #20
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_ADC_Start+0x1a>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e0ad      	b.n	8003092 <HAL_ADC_Start+0x176>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d018      	beq.n	8002f7e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002f5c:	4b50      	ldr	r3, [pc, #320]	; (80030a0 <HAL_ADC_Start+0x184>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a50      	ldr	r2, [pc, #320]	; (80030a4 <HAL_ADC_Start+0x188>)
 8002f62:	fba2 2303 	umull	r2, r3, r2, r3
 8002f66:	0c9a      	lsrs	r2, r3, #18
 8002f68:	4613      	mov	r3, r2
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	4413      	add	r3, r2
 8002f6e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002f70:	e002      	b.n	8002f78 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	3b01      	subs	r3, #1
 8002f76:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1f9      	bne.n	8002f72 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d175      	bne.n	8003078 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f90:	4b45      	ldr	r3, [pc, #276]	; (80030a8 <HAL_ADC_Start+0x18c>)
 8002f92:	4013      	ands	r3, r2
 8002f94:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d007      	beq.n	8002fba <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002fb2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fc6:	d106      	bne.n	8002fd6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fcc:	f023 0206 	bic.w	r2, r3, #6
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	645a      	str	r2, [r3, #68]	; 0x44
 8002fd4:	e002      	b.n	8002fdc <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002fec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002fee:	4b2f      	ldr	r3, [pc, #188]	; (80030ac <HAL_ADC_Start+0x190>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f003 031f 	and.w	r3, r3, #31
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10f      	bne.n	800301a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003004:	2b00      	cmp	r3, #0
 8003006:	d143      	bne.n	8003090 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	e03a      	b.n	8003090 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a24      	ldr	r2, [pc, #144]	; (80030b0 <HAL_ADC_Start+0x194>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d10e      	bne.n	8003042 <HAL_ADC_Start+0x126>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d107      	bne.n	8003042 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	689a      	ldr	r2, [r3, #8]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003040:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003042:	4b1a      	ldr	r3, [pc, #104]	; (80030ac <HAL_ADC_Start+0x190>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 0310 	and.w	r3, r3, #16
 800304a:	2b00      	cmp	r3, #0
 800304c:	d120      	bne.n	8003090 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a18      	ldr	r2, [pc, #96]	; (80030b4 <HAL_ADC_Start+0x198>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d11b      	bne.n	8003090 <HAL_ADC_Start+0x174>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d114      	bne.n	8003090 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003074:	609a      	str	r2, [r3, #8]
 8003076:	e00b      	b.n	8003090 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307c:	f043 0210 	orr.w	r2, r3, #16
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003088:	f043 0201 	orr.w	r2, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3714      	adds	r7, #20
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	2000004c 	.word	0x2000004c
 80030a4:	431bde83 	.word	0x431bde83
 80030a8:	fffff8fe 	.word	0xfffff8fe
 80030ac:	40012300 	.word	0x40012300
 80030b0:	40012000 	.word	0x40012000
 80030b4:	40012200 	.word	0x40012200

080030b8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_Stop+0x16>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e01f      	b.n	800310e <HAL_ADC_Stop+0x56>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f022 0201 	bic.w	r2, r2, #1
 80030e4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030f8:	4b08      	ldr	r3, [pc, #32]	; (800311c <HAL_ADC_Stop+0x64>)
 80030fa:	4013      	ands	r3, r2
 80030fc:	f043 0201 	orr.w	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	370c      	adds	r7, #12
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	ffffeefe 	.word	0xffffeefe

08003120 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800312a:	2300      	movs	r3, #0
 800312c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800313c:	d113      	bne.n	8003166 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800314c:	d10b      	bne.n	8003166 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f043 0220 	orr.w	r2, r3, #32
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e063      	b.n	800322e <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003166:	f7ff fe65 	bl	8002e34 <HAL_GetTick>
 800316a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800316c:	e021      	b.n	80031b2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003174:	d01d      	beq.n	80031b2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <HAL_ADC_PollForConversion+0x6c>
 800317c:	f7ff fe5a 	bl	8002e34 <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	683a      	ldr	r2, [r7, #0]
 8003188:	429a      	cmp	r2, r3
 800318a:	d212      	bcs.n	80031b2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b02      	cmp	r3, #2
 8003198:	d00b      	beq.n	80031b2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	f043 0204 	orr.w	r2, r3, #4
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e03d      	b.n	800322e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d1d6      	bne.n	800316e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f06f 0212 	mvn.w	r2, #18
 80031c8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d123      	bne.n	800322c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d11f      	bne.n	800322c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d006      	beq.n	8003208 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003204:	2b00      	cmp	r3, #0
 8003206:	d111      	bne.n	800322c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d105      	bne.n	800322c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	f043 0201 	orr.w	r2, r3, #1
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003244:	4618      	mov	r0, r3
 8003246:	370c      	adds	r7, #12
 8003248:	46bd      	mov	sp, r7
 800324a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324e:	4770      	bx	lr

08003250 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800325a:	2300      	movs	r3, #0
 800325c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003264:	2b01      	cmp	r3, #1
 8003266:	d101      	bne.n	800326c <HAL_ADC_ConfigChannel+0x1c>
 8003268:	2302      	movs	r3, #2
 800326a:	e136      	b.n	80034da <HAL_ADC_ConfigChannel+0x28a>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2b09      	cmp	r3, #9
 800327a:	d93a      	bls.n	80032f2 <HAL_ADC_ConfigChannel+0xa2>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003284:	d035      	beq.n	80032f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68d9      	ldr	r1, [r3, #12]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	b29b      	uxth	r3, r3
 8003292:	461a      	mov	r2, r3
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	3b1e      	subs	r3, #30
 800329c:	2207      	movs	r2, #7
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	43da      	mvns	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	400a      	ands	r2, r1
 80032aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a8d      	ldr	r2, [pc, #564]	; (80034e8 <HAL_ADC_ConfigChannel+0x298>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d10a      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68d9      	ldr	r1, [r3, #12]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	061a      	lsls	r2, r3, #24
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ca:	e035      	b.n	8003338 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	68d9      	ldr	r1, [r3, #12]
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	689a      	ldr	r2, [r3, #8]
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4618      	mov	r0, r3
 80032de:	4603      	mov	r3, r0
 80032e0:	005b      	lsls	r3, r3, #1
 80032e2:	4403      	add	r3, r0
 80032e4:	3b1e      	subs	r3, #30
 80032e6:	409a      	lsls	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032f0:	e022      	b.n	8003338 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6919      	ldr	r1, [r3, #16]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	461a      	mov	r2, r3
 8003300:	4613      	mov	r3, r2
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	4413      	add	r3, r2
 8003306:	2207      	movs	r2, #7
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43da      	mvns	r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	400a      	ands	r2, r1
 8003314:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6919      	ldr	r1, [r3, #16]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	b29b      	uxth	r3, r3
 8003326:	4618      	mov	r0, r3
 8003328:	4603      	mov	r3, r0
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4403      	add	r3, r0
 800332e:	409a      	lsls	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	430a      	orrs	r2, r1
 8003336:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	2b06      	cmp	r3, #6
 800333e:	d824      	bhi.n	800338a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	3b05      	subs	r3, #5
 8003352:	221f      	movs	r2, #31
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	43da      	mvns	r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	400a      	ands	r2, r1
 8003360:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	b29b      	uxth	r3, r3
 800336e:	4618      	mov	r0, r3
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685a      	ldr	r2, [r3, #4]
 8003374:	4613      	mov	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	4413      	add	r3, r2
 800337a:	3b05      	subs	r3, #5
 800337c:	fa00 f203 	lsl.w	r2, r0, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	635a      	str	r2, [r3, #52]	; 0x34
 8003388:	e04c      	b.n	8003424 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	2b0c      	cmp	r3, #12
 8003390:	d824      	bhi.n	80033dc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	4613      	mov	r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	4413      	add	r3, r2
 80033a2:	3b23      	subs	r3, #35	; 0x23
 80033a4:	221f      	movs	r2, #31
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	43da      	mvns	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	400a      	ands	r2, r1
 80033b2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	b29b      	uxth	r3, r3
 80033c0:	4618      	mov	r0, r3
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	3b23      	subs	r3, #35	; 0x23
 80033ce:	fa00 f203 	lsl.w	r2, r0, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	631a      	str	r2, [r3, #48]	; 0x30
 80033da:	e023      	b.n	8003424 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b41      	subs	r3, #65	; 0x41
 80033ee:	221f      	movs	r2, #31
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43da      	mvns	r2, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	400a      	ands	r2, r1
 80033fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b29b      	uxth	r3, r3
 800340a:	4618      	mov	r0, r3
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	4613      	mov	r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	4413      	add	r3, r2
 8003416:	3b41      	subs	r3, #65	; 0x41
 8003418:	fa00 f203 	lsl.w	r2, r0, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a30      	ldr	r2, [pc, #192]	; (80034ec <HAL_ADC_ConfigChannel+0x29c>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d10a      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1f4>
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003436:	d105      	bne.n	8003444 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003438:	4b2d      	ldr	r3, [pc, #180]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	4a2c      	ldr	r2, [pc, #176]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800343e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003442:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a28      	ldr	r2, [pc, #160]	; (80034ec <HAL_ADC_ConfigChannel+0x29c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d10f      	bne.n	800346e <HAL_ADC_ConfigChannel+0x21e>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b12      	cmp	r3, #18
 8003454:	d10b      	bne.n	800346e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003456:	4b26      	ldr	r3, [pc, #152]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	4a25      	ldr	r2, [pc, #148]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800345c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003460:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003462:	4b23      	ldr	r3, [pc, #140]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	4a22      	ldr	r2, [pc, #136]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003468:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800346c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a1e      	ldr	r2, [pc, #120]	; (80034ec <HAL_ADC_ConfigChannel+0x29c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d12b      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x280>
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a1a      	ldr	r2, [pc, #104]	; (80034e8 <HAL_ADC_ConfigChannel+0x298>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d003      	beq.n	800348a <HAL_ADC_ConfigChannel+0x23a>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2b11      	cmp	r3, #17
 8003488:	d122      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800348a:	4b19      	ldr	r3, [pc, #100]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	4a18      	ldr	r2, [pc, #96]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003490:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003494:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003496:	4b16      	ldr	r3, [pc, #88]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	4a15      	ldr	r2, [pc, #84]	; (80034f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800349c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a10      	ldr	r2, [pc, #64]	; (80034e8 <HAL_ADC_ConfigChannel+0x298>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d111      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80034ac:	4b11      	ldr	r3, [pc, #68]	; (80034f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a11      	ldr	r2, [pc, #68]	; (80034f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80034b2:	fba2 2303 	umull	r2, r3, r2, r3
 80034b6:	0c9a      	lsrs	r2, r3, #18
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80034c2:	e002      	b.n	80034ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1f9      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	10000012 	.word	0x10000012
 80034ec:	40012000 	.word	0x40012000
 80034f0:	40012300 	.word	0x40012300
 80034f4:	2000004c 	.word	0x2000004c
 80034f8:	431bde83 	.word	0x431bde83

080034fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003504:	4b78      	ldr	r3, [pc, #480]	; (80036e8 <ADC_Init+0x1ec>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	4a77      	ldr	r2, [pc, #476]	; (80036e8 <ADC_Init+0x1ec>)
 800350a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800350e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003510:	4b75      	ldr	r3, [pc, #468]	; (80036e8 <ADC_Init+0x1ec>)
 8003512:	685a      	ldr	r2, [r3, #4]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	4973      	ldr	r1, [pc, #460]	; (80036e8 <ADC_Init+0x1ec>)
 800351a:	4313      	orrs	r3, r2
 800351c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800352c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	6859      	ldr	r1, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	021a      	lsls	r2, r3, #8
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003550:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689a      	ldr	r2, [r3, #8]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	689a      	ldr	r2, [r3, #8]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003572:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6899      	ldr	r1, [r3, #8]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	4a58      	ldr	r2, [pc, #352]	; (80036ec <ADC_Init+0x1f0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d022      	beq.n	80035d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800359e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	6899      	ldr	r1, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	430a      	orrs	r2, r1
 80035b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	689a      	ldr	r2, [r3, #8]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6899      	ldr	r1, [r3, #8]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	430a      	orrs	r2, r1
 80035d2:	609a      	str	r2, [r3, #8]
 80035d4:	e00f      	b.n	80035f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 0202 	bic.w	r2, r2, #2
 8003604:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	6899      	ldr	r1, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	005a      	lsls	r2, r3, #1
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d01b      	beq.n	800365c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685a      	ldr	r2, [r3, #4]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003632:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003642:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	6859      	ldr	r1, [r3, #4]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	3b01      	subs	r3, #1
 8003650:	035a      	lsls	r2, r3, #13
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	430a      	orrs	r2, r1
 8003658:	605a      	str	r2, [r3, #4]
 800365a:	e007      	b.n	800366c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800366a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800367a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	3b01      	subs	r3, #1
 8003688:	051a      	lsls	r2, r3, #20
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	430a      	orrs	r2, r1
 8003690:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6899      	ldr	r1, [r3, #8]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036ae:	025a      	lsls	r2, r3, #9
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689a      	ldr	r2, [r3, #8]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6899      	ldr	r1, [r3, #8]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	029a      	lsls	r2, r3, #10
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	430a      	orrs	r2, r1
 80036da:	609a      	str	r2, [r3, #8]
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	40012300 	.word	0x40012300
 80036ec:	0f000001 	.word	0x0f000001

080036f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f003 0307 	and.w	r3, r3, #7
 80036fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <__NVIC_SetPriorityGrouping+0x40>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800370c:	4013      	ands	r3, r2
 800370e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003718:	4b06      	ldr	r3, [pc, #24]	; (8003734 <__NVIC_SetPriorityGrouping+0x44>)
 800371a:	4313      	orrs	r3, r2
 800371c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800371e:	4a04      	ldr	r2, [pc, #16]	; (8003730 <__NVIC_SetPriorityGrouping+0x40>)
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	60d3      	str	r3, [r2, #12]
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	e000ed00 	.word	0xe000ed00
 8003734:	05fa0000 	.word	0x05fa0000

08003738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <__NVIC_GetPriorityGrouping+0x18>)
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	0a1b      	lsrs	r3, r3, #8
 8003742:	f003 0307 	and.w	r3, r3, #7
}
 8003746:	4618      	mov	r0, r3
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00

08003754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003754:	b480      	push	{r7}
 8003756:	b083      	sub	sp, #12
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003762:	2b00      	cmp	r3, #0
 8003764:	db0b      	blt.n	800377e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	f003 021f 	and.w	r2, r3, #31
 800376c:	4907      	ldr	r1, [pc, #28]	; (800378c <__NVIC_EnableIRQ+0x38>)
 800376e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003772:	095b      	lsrs	r3, r3, #5
 8003774:	2001      	movs	r0, #1
 8003776:	fa00 f202 	lsl.w	r2, r0, r2
 800377a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	e000e100 	.word	0xe000e100

08003790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	6039      	str	r1, [r7, #0]
 800379a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800379c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	db0a      	blt.n	80037ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	490c      	ldr	r1, [pc, #48]	; (80037dc <__NVIC_SetPriority+0x4c>)
 80037aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ae:	0112      	lsls	r2, r2, #4
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	440b      	add	r3, r1
 80037b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037b8:	e00a      	b.n	80037d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	4908      	ldr	r1, [pc, #32]	; (80037e0 <__NVIC_SetPriority+0x50>)
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	f003 030f 	and.w	r3, r3, #15
 80037c6:	3b04      	subs	r3, #4
 80037c8:	0112      	lsls	r2, r2, #4
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	440b      	add	r3, r1
 80037ce:	761a      	strb	r2, [r3, #24]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	e000e100 	.word	0xe000e100
 80037e0:	e000ed00 	.word	0xe000ed00

080037e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b089      	sub	sp, #36	; 0x24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	f1c3 0307 	rsb	r3, r3, #7
 80037fe:	2b04      	cmp	r3, #4
 8003800:	bf28      	it	cs
 8003802:	2304      	movcs	r3, #4
 8003804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	3304      	adds	r3, #4
 800380a:	2b06      	cmp	r3, #6
 800380c:	d902      	bls.n	8003814 <NVIC_EncodePriority+0x30>
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	3b03      	subs	r3, #3
 8003812:	e000      	b.n	8003816 <NVIC_EncodePriority+0x32>
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003818:	f04f 32ff 	mov.w	r2, #4294967295
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43da      	mvns	r2, r3
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	401a      	ands	r2, r3
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800382c:	f04f 31ff 	mov.w	r1, #4294967295
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	fa01 f303 	lsl.w	r3, r1, r3
 8003836:	43d9      	mvns	r1, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800383c:	4313      	orrs	r3, r2
         );
}
 800383e:	4618      	mov	r0, r3
 8003840:	3724      	adds	r7, #36	; 0x24
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b082      	sub	sp, #8
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff ff4c 	bl	80036f0 <__NVIC_SetPriorityGrouping>
}
 8003858:	bf00      	nop
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003860:	b580      	push	{r7, lr}
 8003862:	b086      	sub	sp, #24
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]
 800386c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003872:	f7ff ff61 	bl	8003738 <__NVIC_GetPriorityGrouping>
 8003876:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003878:	687a      	ldr	r2, [r7, #4]
 800387a:	68b9      	ldr	r1, [r7, #8]
 800387c:	6978      	ldr	r0, [r7, #20]
 800387e:	f7ff ffb1 	bl	80037e4 <NVIC_EncodePriority>
 8003882:	4602      	mov	r2, r0
 8003884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003888:	4611      	mov	r1, r2
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff ff80 	bl	8003790 <__NVIC_SetPriority>
}
 8003890:	bf00      	nop
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	4603      	mov	r3, r0
 80038a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7ff ff54 	bl	8003754 <__NVIC_EnableIRQ>
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e014      	b.n	80038f0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	791b      	ldrb	r3, [r3, #4]
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d105      	bne.n	80038dc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7fe fe7e 	bl	80025d8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	795b      	ldrb	r3, [r3, #5]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_DAC_Start+0x16>
 800390a:	2302      	movs	r3, #2
 800390c:	e040      	b.n	8003990 <HAL_DAC_Start+0x98>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2202      	movs	r2, #2
 8003918:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	6819      	ldr	r1, [r3, #0]
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	f003 0310 	and.w	r3, r3, #16
 8003926:	2201      	movs	r2, #1
 8003928:	409a      	lsls	r2, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10f      	bne.n	8003958 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8003942:	2b3c      	cmp	r3, #60	; 0x3c
 8003944:	d11d      	bne.n	8003982 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0201 	orr.w	r2, r2, #1
 8003954:	605a      	str	r2, [r3, #4]
 8003956:	e014      	b.n	8003982 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	213c      	movs	r1, #60	; 0x3c
 800396a:	fa01 f303 	lsl.w	r3, r1, r3
 800396e:	429a      	cmp	r2, r3
 8003970:	d107      	bne.n	8003982 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685a      	ldr	r2, [r3, #4]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f042 0202 	orr.w	r2, r2, #2
 8003980:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
}
 8003990:	4618      	mov	r0, r3
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039b2:	d120      	bne.n	80039f6 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039c2:	d118      	bne.n	80039f6 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2204      	movs	r2, #4
 80039c8:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	f043 0201 	orr.w	r2, r3, #1
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039de:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80039ee:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f852 	bl	8003a9a <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a04:	d120      	bne.n	8003a48 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a14:	d118      	bne.n	8003a48 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2204      	movs	r2, #4
 8003a1a:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	f043 0202 	orr.w	r2, r3, #2
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003a30:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8003a40:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f882 	bl	8003b4c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8003a48:	bf00      	nop
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b087      	sub	sp, #28
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	60f8      	str	r0, [r7, #12]
 8003a58:	60b9      	str	r1, [r7, #8]
 8003a5a:	607a      	str	r2, [r7, #4]
 8003a5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d105      	bne.n	8003a7a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4413      	add	r3, r2
 8003a74:	3308      	adds	r3, #8
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e004      	b.n	8003a84 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003a7a:	697a      	ldr	r2, [r7, #20]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4413      	add	r3, r2
 8003a80:	3314      	adds	r3, #20
 8003a82:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	461a      	mov	r2, r3
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	371c      	adds	r7, #28
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	b083      	sub	sp, #12
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8003aa2:	bf00      	nop
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b087      	sub	sp, #28
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	795b      	ldrb	r3, [r3, #5]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d101      	bne.n	8003ac6 <HAL_DAC_ConfigChannel+0x18>
 8003ac2:	2302      	movs	r3, #2
 8003ac4:	e03c      	b.n	8003b40 <HAL_DAC_ConfigChannel+0x92>
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	697a      	ldr	r2, [r7, #20]
 8003aec:	4013      	ands	r3, r2
 8003aee:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f003 0310 	and.w	r3, r3, #16
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	fa02 f303 	lsl.w	r3, r2, r3
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	697a      	ldr	r2, [r7, #20]
 8003b14:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6819      	ldr	r1, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f003 0310 	and.w	r3, r3, #16
 8003b22:	22c0      	movs	r2, #192	; 0xc0
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	43da      	mvns	r2, r3
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	400a      	ands	r2, r1
 8003b30:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2201      	movs	r2, #1
 8003b36:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	371c      	adds	r7, #28
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b6e:	f7ff f961 	bl	8002e34 <HAL_GetTick>
 8003b72:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d008      	beq.n	8003b92 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2280      	movs	r2, #128	; 0x80
 8003b84:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e052      	b.n	8003c38 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f022 0216 	bic.w	r2, r2, #22
 8003ba0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695a      	ldr	r2, [r3, #20]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bb0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d103      	bne.n	8003bc2 <HAL_DMA_Abort+0x62>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0208 	bic.w	r2, r2, #8
 8003bd0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0201 	bic.w	r2, r2, #1
 8003be0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003be2:	e013      	b.n	8003c0c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003be4:	f7ff f926 	bl	8002e34 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b05      	cmp	r3, #5
 8003bf0:	d90c      	bls.n	8003c0c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2203      	movs	r2, #3
 8003bfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e015      	b.n	8003c38 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1e4      	bne.n	8003be4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c1e:	223f      	movs	r2, #63	; 0x3f
 8003c20:	409a      	lsls	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d004      	beq.n	8003c5e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2280      	movs	r2, #128	; 0x80
 8003c58:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e00c      	b.n	8003c78 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2205      	movs	r2, #5
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0201 	bic.w	r2, r2, #1
 8003c74:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b089      	sub	sp, #36	; 0x24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c96:	2300      	movs	r3, #0
 8003c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	61fb      	str	r3, [r7, #28]
 8003ca2:	e175      	b.n	8003f90 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	697a      	ldr	r2, [r7, #20]
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	f040 8164 	bne.w	8003f8a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d005      	beq.n	8003cda <HAL_GPIO_Init+0x56>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 0303 	and.w	r3, r3, #3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d130      	bne.n	8003d3c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	005b      	lsls	r3, r3, #1
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cea:	43db      	mvns	r3, r3
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d10:	2201      	movs	r2, #1
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	091b      	lsrs	r3, r3, #4
 8003d26:	f003 0201 	and.w	r2, r3, #1
 8003d2a:	69fb      	ldr	r3, [r7, #28]
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69ba      	ldr	r2, [r7, #24]
 8003d3a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 0303 	and.w	r3, r3, #3
 8003d44:	2b03      	cmp	r3, #3
 8003d46:	d017      	beq.n	8003d78 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	2203      	movs	r2, #3
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69ba      	ldr	r2, [r7, #24]
 8003d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f003 0303 	and.w	r3, r3, #3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d123      	bne.n	8003dcc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	08da      	lsrs	r2, r3, #3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3208      	adds	r2, #8
 8003d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f003 0307 	and.w	r3, r3, #7
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	220f      	movs	r2, #15
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	43db      	mvns	r3, r3
 8003da2:	69ba      	ldr	r2, [r7, #24]
 8003da4:	4013      	ands	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	fa02 f303 	lsl.w	r3, r2, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	08da      	lsrs	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	3208      	adds	r2, #8
 8003dc6:	69b9      	ldr	r1, [r7, #24]
 8003dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	2203      	movs	r2, #3
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	43db      	mvns	r3, r3
 8003dde:	69ba      	ldr	r2, [r7, #24]
 8003de0:	4013      	ands	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	f003 0203 	and.w	r2, r3, #3
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	005b      	lsls	r3, r3, #1
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80be 	beq.w	8003f8a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e0e:	4b66      	ldr	r3, [pc, #408]	; (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e12:	4a65      	ldr	r2, [pc, #404]	; (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e18:	6453      	str	r3, [r2, #68]	; 0x44
 8003e1a:	4b63      	ldr	r3, [pc, #396]	; (8003fa8 <HAL_GPIO_Init+0x324>)
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003e26:	4a61      	ldr	r2, [pc, #388]	; (8003fac <HAL_GPIO_Init+0x328>)
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	089b      	lsrs	r3, r3, #2
 8003e2c:	3302      	adds	r3, #2
 8003e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	220f      	movs	r2, #15
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	43db      	mvns	r3, r3
 8003e44:	69ba      	ldr	r2, [r7, #24]
 8003e46:	4013      	ands	r3, r2
 8003e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a58      	ldr	r2, [pc, #352]	; (8003fb0 <HAL_GPIO_Init+0x32c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d037      	beq.n	8003ec2 <HAL_GPIO_Init+0x23e>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	4a57      	ldr	r2, [pc, #348]	; (8003fb4 <HAL_GPIO_Init+0x330>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d031      	beq.n	8003ebe <HAL_GPIO_Init+0x23a>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a56      	ldr	r2, [pc, #344]	; (8003fb8 <HAL_GPIO_Init+0x334>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02b      	beq.n	8003eba <HAL_GPIO_Init+0x236>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a55      	ldr	r2, [pc, #340]	; (8003fbc <HAL_GPIO_Init+0x338>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d025      	beq.n	8003eb6 <HAL_GPIO_Init+0x232>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a54      	ldr	r2, [pc, #336]	; (8003fc0 <HAL_GPIO_Init+0x33c>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d01f      	beq.n	8003eb2 <HAL_GPIO_Init+0x22e>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a53      	ldr	r2, [pc, #332]	; (8003fc4 <HAL_GPIO_Init+0x340>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d019      	beq.n	8003eae <HAL_GPIO_Init+0x22a>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a52      	ldr	r2, [pc, #328]	; (8003fc8 <HAL_GPIO_Init+0x344>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d013      	beq.n	8003eaa <HAL_GPIO_Init+0x226>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a51      	ldr	r2, [pc, #324]	; (8003fcc <HAL_GPIO_Init+0x348>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d00d      	beq.n	8003ea6 <HAL_GPIO_Init+0x222>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a50      	ldr	r2, [pc, #320]	; (8003fd0 <HAL_GPIO_Init+0x34c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d007      	beq.n	8003ea2 <HAL_GPIO_Init+0x21e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4f      	ldr	r2, [pc, #316]	; (8003fd4 <HAL_GPIO_Init+0x350>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d101      	bne.n	8003e9e <HAL_GPIO_Init+0x21a>
 8003e9a:	2309      	movs	r3, #9
 8003e9c:	e012      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003e9e:	230a      	movs	r3, #10
 8003ea0:	e010      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ea2:	2308      	movs	r3, #8
 8003ea4:	e00e      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ea6:	2307      	movs	r3, #7
 8003ea8:	e00c      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eaa:	2306      	movs	r3, #6
 8003eac:	e00a      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eae:	2305      	movs	r3, #5
 8003eb0:	e008      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eb2:	2304      	movs	r3, #4
 8003eb4:	e006      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e004      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	e002      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e000      	b.n	8003ec4 <HAL_GPIO_Init+0x240>
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	69fa      	ldr	r2, [r7, #28]
 8003ec6:	f002 0203 	and.w	r2, r2, #3
 8003eca:	0092      	lsls	r2, r2, #2
 8003ecc:	4093      	lsls	r3, r2
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ed4:	4935      	ldr	r1, [pc, #212]	; (8003fac <HAL_GPIO_Init+0x328>)
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	089b      	lsrs	r3, r3, #2
 8003eda:	3302      	adds	r3, #2
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003ee2:	4b3d      	ldr	r3, [pc, #244]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f06:	4a34      	ldr	r2, [pc, #208]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f0c:	4b32      	ldr	r3, [pc, #200]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	43db      	mvns	r3, r3
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f30:	4a29      	ldr	r2, [pc, #164]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f36:	4b28      	ldr	r3, [pc, #160]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	43db      	mvns	r3, r3
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	4013      	ands	r3, r2
 8003f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f5a:	4a1f      	ldr	r2, [pc, #124]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f60:	4b1d      	ldr	r3, [pc, #116]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f84:	4a14      	ldr	r2, [pc, #80]	; (8003fd8 <HAL_GPIO_Init+0x354>)
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	61fb      	str	r3, [r7, #28]
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	2b0f      	cmp	r3, #15
 8003f94:	f67f ae86 	bls.w	8003ca4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	3724      	adds	r7, #36	; 0x24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa4:	4770      	bx	lr
 8003fa6:	bf00      	nop
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	40013800 	.word	0x40013800
 8003fb0:	40020000 	.word	0x40020000
 8003fb4:	40020400 	.word	0x40020400
 8003fb8:	40020800 	.word	0x40020800
 8003fbc:	40020c00 	.word	0x40020c00
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40021400 	.word	0x40021400
 8003fc8:	40021800 	.word	0x40021800
 8003fcc:	40021c00 	.word	0x40021c00
 8003fd0:	40022000 	.word	0x40022000
 8003fd4:	40022400 	.word	0x40022400
 8003fd8:	40013c00 	.word	0x40013c00

08003fdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	807b      	strh	r3, [r7, #2]
 8003fe8:	4613      	mov	r3, r2
 8003fea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003fec:	787b      	ldrb	r3, [r7, #1]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ff2:	887a      	ldrh	r2, [r7, #2]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ff8:	e003      	b.n	8004002 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ffa:	887b      	ldrh	r3, [r7, #2]
 8003ffc:	041a      	lsls	r2, r3, #16
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	619a      	str	r2, [r3, #24]
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr

0800400e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800400e:	b480      	push	{r7}
 8004010:	b085      	sub	sp, #20
 8004012:	af00      	add	r7, sp, #0
 8004014:	6078      	str	r0, [r7, #4]
 8004016:	460b      	mov	r3, r1
 8004018:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004020:	887a      	ldrh	r2, [r7, #2]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	4013      	ands	r3, r2
 8004026:	041a      	lsls	r2, r3, #16
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	43d9      	mvns	r1, r3
 800402c:	887b      	ldrh	r3, [r7, #2]
 800402e:	400b      	ands	r3, r1
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	619a      	str	r2, [r3, #24]
}
 8004036:	bf00      	nop
 8004038:	3714      	adds	r7, #20
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr

08004042 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004042:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004044:	b08f      	sub	sp, #60	; 0x3c
 8004046:	af0a      	add	r7, sp, #40	; 0x28
 8004048:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e116      	b.n	8004282 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fe fc0e 	bl	8002890 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2203      	movs	r2, #3
 8004078:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004080:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004084:	2b00      	cmp	r3, #0
 8004086:	d102      	bne.n	800408e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f003 f914 	bl	80072c0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	603b      	str	r3, [r7, #0]
 800409e:	687e      	ldr	r6, [r7, #4]
 80040a0:	466d      	mov	r5, sp
 80040a2:	f106 0410 	add.w	r4, r6, #16
 80040a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040ae:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040b2:	e885 0003 	stmia.w	r5, {r0, r1}
 80040b6:	1d33      	adds	r3, r6, #4
 80040b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040ba:	6838      	ldr	r0, [r7, #0]
 80040bc:	f003 f8a8 	bl	8007210 <USB_CoreInit>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d005      	beq.n	80040d2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2202      	movs	r2, #2
 80040ca:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e0d7      	b.n	8004282 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2100      	movs	r1, #0
 80040d8:	4618      	mov	r0, r3
 80040da:	f003 f902 	bl	80072e2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040de:	2300      	movs	r3, #0
 80040e0:	73fb      	strb	r3, [r7, #15]
 80040e2:	e04a      	b.n	800417a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80040e4:	7bfa      	ldrb	r2, [r7, #15]
 80040e6:	6879      	ldr	r1, [r7, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	00db      	lsls	r3, r3, #3
 80040ec:	4413      	add	r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	333d      	adds	r3, #61	; 0x3d
 80040f4:	2201      	movs	r2, #1
 80040f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80040f8:	7bfa      	ldrb	r2, [r7, #15]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	4413      	add	r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	333c      	adds	r3, #60	; 0x3c
 8004108:	7bfa      	ldrb	r2, [r7, #15]
 800410a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800410c:	7bfa      	ldrb	r2, [r7, #15]
 800410e:	7bfb      	ldrb	r3, [r7, #15]
 8004110:	b298      	uxth	r0, r3
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	4613      	mov	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	4413      	add	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	440b      	add	r3, r1
 800411e:	3344      	adds	r3, #68	; 0x44
 8004120:	4602      	mov	r2, r0
 8004122:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004124:	7bfa      	ldrb	r2, [r7, #15]
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	4413      	add	r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	3340      	adds	r3, #64	; 0x40
 8004134:	2200      	movs	r2, #0
 8004136:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004138:	7bfa      	ldrb	r2, [r7, #15]
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	00db      	lsls	r3, r3, #3
 8004140:	4413      	add	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	3348      	adds	r3, #72	; 0x48
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800414c:	7bfa      	ldrb	r2, [r7, #15]
 800414e:	6879      	ldr	r1, [r7, #4]
 8004150:	4613      	mov	r3, r2
 8004152:	00db      	lsls	r3, r3, #3
 8004154:	4413      	add	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	440b      	add	r3, r1
 800415a:	334c      	adds	r3, #76	; 0x4c
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004160:	7bfa      	ldrb	r2, [r7, #15]
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	3354      	adds	r3, #84	; 0x54
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004174:	7bfb      	ldrb	r3, [r7, #15]
 8004176:	3301      	adds	r3, #1
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	7bfa      	ldrb	r2, [r7, #15]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	429a      	cmp	r2, r3
 8004182:	d3af      	bcc.n	80040e4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004184:	2300      	movs	r3, #0
 8004186:	73fb      	strb	r3, [r7, #15]
 8004188:	e044      	b.n	8004214 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800418a:	7bfa      	ldrb	r2, [r7, #15]
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	4613      	mov	r3, r2
 8004190:	00db      	lsls	r3, r3, #3
 8004192:	4413      	add	r3, r2
 8004194:	009b      	lsls	r3, r3, #2
 8004196:	440b      	add	r3, r1
 8004198:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800419c:	2200      	movs	r2, #0
 800419e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80041a0:	7bfa      	ldrb	r2, [r7, #15]
 80041a2:	6879      	ldr	r1, [r7, #4]
 80041a4:	4613      	mov	r3, r2
 80041a6:	00db      	lsls	r3, r3, #3
 80041a8:	4413      	add	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80041b2:	7bfa      	ldrb	r2, [r7, #15]
 80041b4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80041b6:	7bfa      	ldrb	r2, [r7, #15]
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	4613      	mov	r3, r2
 80041bc:	00db      	lsls	r3, r3, #3
 80041be:	4413      	add	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	440b      	add	r3, r1
 80041c4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80041c8:	2200      	movs	r2, #0
 80041ca:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80041cc:	7bfa      	ldrb	r2, [r7, #15]
 80041ce:	6879      	ldr	r1, [r7, #4]
 80041d0:	4613      	mov	r3, r2
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	4413      	add	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80041e2:	7bfa      	ldrb	r2, [r7, #15]
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	4613      	mov	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	440b      	add	r3, r1
 80041f0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80041f8:	7bfa      	ldrb	r2, [r7, #15]
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800420a:	2200      	movs	r2, #0
 800420c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800420e:	7bfb      	ldrb	r3, [r7, #15]
 8004210:	3301      	adds	r3, #1
 8004212:	73fb      	strb	r3, [r7, #15]
 8004214:	7bfa      	ldrb	r2, [r7, #15]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	429a      	cmp	r2, r3
 800421c:	d3b5      	bcc.n	800418a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	687e      	ldr	r6, [r7, #4]
 8004226:	466d      	mov	r5, sp
 8004228:	f106 0410 	add.w	r4, r6, #16
 800422c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800422e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004230:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004232:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004234:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004238:	e885 0003 	stmia.w	r5, {r0, r1}
 800423c:	1d33      	adds	r3, r6, #4
 800423e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004240:	6838      	ldr	r0, [r7, #0]
 8004242:	f003 f89b 	bl	800737c <USB_DevInit>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e014      	b.n	8004282 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	2b01      	cmp	r3, #1
 800426e:	d102      	bne.n	8004276 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 f80b 	bl	800428c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f003 fa59 	bl	8007732 <USB_DevDisconnect>

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800428c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80042ba:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <HAL_PCDEx_ActivateLPM+0x44>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80042c2:	2300      	movs	r3, #0
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3714      	adds	r7, #20
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	10000003 	.word	0x10000003

080042d4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80042d4:	b480      	push	{r7}
 80042d6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042d8:	4b05      	ldr	r3, [pc, #20]	; (80042f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a04      	ldr	r2, [pc, #16]	; (80042f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80042de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042e2:	6013      	str	r3, [r2, #0]
}
 80042e4:	bf00      	nop
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40007000 	.word	0x40007000

080042f4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80042fe:	4b23      	ldr	r3, [pc, #140]	; (800438c <HAL_PWREx_EnableOverDrive+0x98>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	4a22      	ldr	r2, [pc, #136]	; (800438c <HAL_PWREx_EnableOverDrive+0x98>)
 8004304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004308:	6413      	str	r3, [r2, #64]	; 0x40
 800430a:	4b20      	ldr	r3, [pc, #128]	; (800438c <HAL_PWREx_EnableOverDrive+0x98>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004312:	603b      	str	r3, [r7, #0]
 8004314:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004316:	4b1e      	ldr	r3, [pc, #120]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a1d      	ldr	r2, [pc, #116]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 800431c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004320:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004322:	f7fe fd87 	bl	8002e34 <HAL_GetTick>
 8004326:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004328:	e009      	b.n	800433e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800432a:	f7fe fd83 	bl	8002e34 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004338:	d901      	bls.n	800433e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e022      	b.n	8004384 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800433e:	4b14      	ldr	r3, [pc, #80]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004346:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800434a:	d1ee      	bne.n	800432a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800434c:	4b10      	ldr	r3, [pc, #64]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a0f      	ldr	r2, [pc, #60]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004356:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004358:	f7fe fd6c 	bl	8002e34 <HAL_GetTick>
 800435c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800435e:	e009      	b.n	8004374 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004360:	f7fe fd68 	bl	8002e34 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800436e:	d901      	bls.n	8004374 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e007      	b.n	8004384 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004374:	4b06      	ldr	r3, [pc, #24]	; (8004390 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800437c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004380:	d1ee      	bne.n	8004360 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004382:	2300      	movs	r3, #0
}
 8004384:	4618      	mov	r0, r3
 8004386:	3708      	adds	r7, #8
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	40023800 	.word	0x40023800
 8004390:	40007000 	.word	0x40007000

08004394 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800439c:	2300      	movs	r3, #0
 800439e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e29b      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 8087 	beq.w	80044c6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80043b8:	4b96      	ldr	r3, [pc, #600]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f003 030c 	and.w	r3, r3, #12
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	d00c      	beq.n	80043de <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80043c4:	4b93      	ldr	r3, [pc, #588]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f003 030c 	and.w	r3, r3, #12
 80043cc:	2b08      	cmp	r3, #8
 80043ce:	d112      	bne.n	80043f6 <HAL_RCC_OscConfig+0x62>
 80043d0:	4b90      	ldr	r3, [pc, #576]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043dc:	d10b      	bne.n	80043f6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043de:	4b8d      	ldr	r3, [pc, #564]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d06c      	beq.n	80044c4 <HAL_RCC_OscConfig+0x130>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d168      	bne.n	80044c4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e275      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043fe:	d106      	bne.n	800440e <HAL_RCC_OscConfig+0x7a>
 8004400:	4b84      	ldr	r3, [pc, #528]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a83      	ldr	r2, [pc, #524]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	e02e      	b.n	800446c <HAL_RCC_OscConfig+0xd8>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d10c      	bne.n	8004430 <HAL_RCC_OscConfig+0x9c>
 8004416:	4b7f      	ldr	r3, [pc, #508]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4a7e      	ldr	r2, [pc, #504]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800441c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004420:	6013      	str	r3, [r2, #0]
 8004422:	4b7c      	ldr	r3, [pc, #496]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a7b      	ldr	r2, [pc, #492]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004428:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	e01d      	b.n	800446c <HAL_RCC_OscConfig+0xd8>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004438:	d10c      	bne.n	8004454 <HAL_RCC_OscConfig+0xc0>
 800443a:	4b76      	ldr	r3, [pc, #472]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a75      	ldr	r2, [pc, #468]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004440:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	4b73      	ldr	r3, [pc, #460]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a72      	ldr	r2, [pc, #456]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800444c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	e00b      	b.n	800446c <HAL_RCC_OscConfig+0xd8>
 8004454:	4b6f      	ldr	r3, [pc, #444]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a6e      	ldr	r2, [pc, #440]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800445a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800445e:	6013      	str	r3, [r2, #0]
 8004460:	4b6c      	ldr	r3, [pc, #432]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a6b      	ldr	r2, [pc, #428]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004466:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800446a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d013      	beq.n	800449c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004474:	f7fe fcde 	bl	8002e34 <HAL_GetTick>
 8004478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800447c:	f7fe fcda 	bl	8002e34 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b64      	cmp	r3, #100	; 0x64
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e229      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800448e:	4b61      	ldr	r3, [pc, #388]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0xe8>
 800449a:	e014      	b.n	80044c6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449c:	f7fe fcca 	bl	8002e34 <HAL_GetTick>
 80044a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044a2:	e008      	b.n	80044b6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044a4:	f7fe fcc6 	bl	8002e34 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	2b64      	cmp	r3, #100	; 0x64
 80044b0:	d901      	bls.n	80044b6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e215      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044b6:	4b57      	ldr	r3, [pc, #348]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d1f0      	bne.n	80044a4 <HAL_RCC_OscConfig+0x110>
 80044c2:	e000      	b.n	80044c6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d069      	beq.n	80045a6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044d2:	4b50      	ldr	r3, [pc, #320]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 030c 	and.w	r3, r3, #12
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d00b      	beq.n	80044f6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80044de:	4b4d      	ldr	r3, [pc, #308]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	f003 030c 	and.w	r3, r3, #12
 80044e6:	2b08      	cmp	r3, #8
 80044e8:	d11c      	bne.n	8004524 <HAL_RCC_OscConfig+0x190>
 80044ea:	4b4a      	ldr	r3, [pc, #296]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d116      	bne.n	8004524 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044f6:	4b47      	ldr	r3, [pc, #284]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d005      	beq.n	800450e <HAL_RCC_OscConfig+0x17a>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d001      	beq.n	800450e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e1e9      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800450e:	4b41      	ldr	r3, [pc, #260]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	493d      	ldr	r1, [pc, #244]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800451e:	4313      	orrs	r3, r2
 8004520:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004522:	e040      	b.n	80045a6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d023      	beq.n	8004574 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800452c:	4b39      	ldr	r3, [pc, #228]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a38      	ldr	r2, [pc, #224]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004538:	f7fe fc7c 	bl	8002e34 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004540:	f7fe fc78 	bl	8002e34 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e1c7      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004552:	4b30      	ldr	r3, [pc, #192]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800455e:	4b2d      	ldr	r3, [pc, #180]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	691b      	ldr	r3, [r3, #16]
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	4929      	ldr	r1, [pc, #164]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800456e:	4313      	orrs	r3, r2
 8004570:	600b      	str	r3, [r1, #0]
 8004572:	e018      	b.n	80045a6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004574:	4b27      	ldr	r3, [pc, #156]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a26      	ldr	r2, [pc, #152]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800457a:	f023 0301 	bic.w	r3, r3, #1
 800457e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004580:	f7fe fc58 	bl	8002e34 <HAL_GetTick>
 8004584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004586:	e008      	b.n	800459a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004588:	f7fe fc54 	bl	8002e34 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	2b02      	cmp	r3, #2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e1a3      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800459a:	4b1e      	ldr	r3, [pc, #120]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0302 	and.w	r3, r3, #2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1f0      	bne.n	8004588 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0308 	and.w	r3, r3, #8
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d038      	beq.n	8004624 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d019      	beq.n	80045ee <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ba:	4b16      	ldr	r3, [pc, #88]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80045bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045be:	4a15      	ldr	r2, [pc, #84]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80045c0:	f043 0301 	orr.w	r3, r3, #1
 80045c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c6:	f7fe fc35 	bl	8002e34 <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045ce:	f7fe fc31 	bl	8002e34 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e180      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045e0:	4b0c      	ldr	r3, [pc, #48]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80045e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0f0      	beq.n	80045ce <HAL_RCC_OscConfig+0x23a>
 80045ec:	e01a      	b.n	8004624 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80045ee:	4b09      	ldr	r3, [pc, #36]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80045f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80045f2:	4a08      	ldr	r2, [pc, #32]	; (8004614 <HAL_RCC_OscConfig+0x280>)
 80045f4:	f023 0301 	bic.w	r3, r3, #1
 80045f8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045fa:	f7fe fc1b 	bl	8002e34 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004600:	e00a      	b.n	8004618 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004602:	f7fe fc17 	bl	8002e34 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b02      	cmp	r3, #2
 800460e:	d903      	bls.n	8004618 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004610:	2303      	movs	r3, #3
 8004612:	e166      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
 8004614:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004618:	4b92      	ldr	r3, [pc, #584]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 800461a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ee      	bne.n	8004602 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 80a4 	beq.w	800477a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004632:	4b8c      	ldr	r3, [pc, #560]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10d      	bne.n	800465a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	4b89      	ldr	r3, [pc, #548]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	4a88      	ldr	r2, [pc, #544]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004644:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004648:	6413      	str	r3, [r2, #64]	; 0x40
 800464a:	4b86      	ldr	r3, [pc, #536]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004652:	60bb      	str	r3, [r7, #8]
 8004654:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004656:	2301      	movs	r3, #1
 8004658:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800465a:	4b83      	ldr	r3, [pc, #524]	; (8004868 <HAL_RCC_OscConfig+0x4d4>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004662:	2b00      	cmp	r3, #0
 8004664:	d118      	bne.n	8004698 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004666:	4b80      	ldr	r3, [pc, #512]	; (8004868 <HAL_RCC_OscConfig+0x4d4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a7f      	ldr	r2, [pc, #508]	; (8004868 <HAL_RCC_OscConfig+0x4d4>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004670:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004672:	f7fe fbdf 	bl	8002e34 <HAL_GetTick>
 8004676:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004678:	e008      	b.n	800468c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467a:	f7fe fbdb 	bl	8002e34 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b64      	cmp	r3, #100	; 0x64
 8004686:	d901      	bls.n	800468c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e12a      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800468c:	4b76      	ldr	r3, [pc, #472]	; (8004868 <HAL_RCC_OscConfig+0x4d4>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0f0      	beq.n	800467a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	2b01      	cmp	r3, #1
 800469e:	d106      	bne.n	80046ae <HAL_RCC_OscConfig+0x31a>
 80046a0:	4b70      	ldr	r3, [pc, #448]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046a4:	4a6f      	ldr	r2, [pc, #444]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6713      	str	r3, [r2, #112]	; 0x70
 80046ac:	e02d      	b.n	800470a <HAL_RCC_OscConfig+0x376>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d10c      	bne.n	80046d0 <HAL_RCC_OscConfig+0x33c>
 80046b6:	4b6b      	ldr	r3, [pc, #428]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046ba:	4a6a      	ldr	r2, [pc, #424]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046bc:	f023 0301 	bic.w	r3, r3, #1
 80046c0:	6713      	str	r3, [r2, #112]	; 0x70
 80046c2:	4b68      	ldr	r3, [pc, #416]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c6:	4a67      	ldr	r2, [pc, #412]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046c8:	f023 0304 	bic.w	r3, r3, #4
 80046cc:	6713      	str	r3, [r2, #112]	; 0x70
 80046ce:	e01c      	b.n	800470a <HAL_RCC_OscConfig+0x376>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	2b05      	cmp	r3, #5
 80046d6:	d10c      	bne.n	80046f2 <HAL_RCC_OscConfig+0x35e>
 80046d8:	4b62      	ldr	r3, [pc, #392]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046dc:	4a61      	ldr	r2, [pc, #388]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046de:	f043 0304 	orr.w	r3, r3, #4
 80046e2:	6713      	str	r3, [r2, #112]	; 0x70
 80046e4:	4b5f      	ldr	r3, [pc, #380]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e8:	4a5e      	ldr	r2, [pc, #376]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046ea:	f043 0301 	orr.w	r3, r3, #1
 80046ee:	6713      	str	r3, [r2, #112]	; 0x70
 80046f0:	e00b      	b.n	800470a <HAL_RCC_OscConfig+0x376>
 80046f2:	4b5c      	ldr	r3, [pc, #368]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f6:	4a5b      	ldr	r2, [pc, #364]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80046f8:	f023 0301 	bic.w	r3, r3, #1
 80046fc:	6713      	str	r3, [r2, #112]	; 0x70
 80046fe:	4b59      	ldr	r3, [pc, #356]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004702:	4a58      	ldr	r2, [pc, #352]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004704:	f023 0304 	bic.w	r3, r3, #4
 8004708:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d015      	beq.n	800473e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004712:	f7fe fb8f 	bl	8002e34 <HAL_GetTick>
 8004716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004718:	e00a      	b.n	8004730 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800471a:	f7fe fb8b 	bl	8002e34 <HAL_GetTick>
 800471e:	4602      	mov	r2, r0
 8004720:	693b      	ldr	r3, [r7, #16]
 8004722:	1ad3      	subs	r3, r2, r3
 8004724:	f241 3288 	movw	r2, #5000	; 0x1388
 8004728:	4293      	cmp	r3, r2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e0d8      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004730:	4b4c      	ldr	r3, [pc, #304]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004734:	f003 0302 	and.w	r3, r3, #2
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0ee      	beq.n	800471a <HAL_RCC_OscConfig+0x386>
 800473c:	e014      	b.n	8004768 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800473e:	f7fe fb79 	bl	8002e34 <HAL_GetTick>
 8004742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004744:	e00a      	b.n	800475c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004746:	f7fe fb75 	bl	8002e34 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	f241 3288 	movw	r2, #5000	; 0x1388
 8004754:	4293      	cmp	r3, r2
 8004756:	d901      	bls.n	800475c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004758:	2303      	movs	r3, #3
 800475a:	e0c2      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800475c:	4b41      	ldr	r3, [pc, #260]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 800475e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1ee      	bne.n	8004746 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004768:	7dfb      	ldrb	r3, [r7, #23]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d105      	bne.n	800477a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800476e:	4b3d      	ldr	r3, [pc, #244]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004772:	4a3c      	ldr	r2, [pc, #240]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004774:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004778:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 80ae 	beq.w	80048e0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004784:	4b37      	ldr	r3, [pc, #220]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f003 030c 	and.w	r3, r3, #12
 800478c:	2b08      	cmp	r3, #8
 800478e:	d06d      	beq.n	800486c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	2b02      	cmp	r3, #2
 8004796:	d14b      	bne.n	8004830 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004798:	4b32      	ldr	r3, [pc, #200]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a31      	ldr	r2, [pc, #196]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 800479e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a4:	f7fe fb46 	bl	8002e34 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ac:	f7fe fb42 	bl	8002e34 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e091      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047be:	4b29      	ldr	r3, [pc, #164]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	69da      	ldr	r2, [r3, #28]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	431a      	orrs	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d8:	019b      	lsls	r3, r3, #6
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e0:	085b      	lsrs	r3, r3, #1
 80047e2:	3b01      	subs	r3, #1
 80047e4:	041b      	lsls	r3, r3, #16
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ec:	061b      	lsls	r3, r3, #24
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047f4:	071b      	lsls	r3, r3, #28
 80047f6:	491b      	ldr	r1, [pc, #108]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047fc:	4b19      	ldr	r3, [pc, #100]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a18      	ldr	r2, [pc, #96]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004802:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004806:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004808:	f7fe fb14 	bl	8002e34 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004810:	f7fe fb10 	bl	8002e34 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e05f      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	4b10      	ldr	r3, [pc, #64]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0f0      	beq.n	8004810 <HAL_RCC_OscConfig+0x47c>
 800482e:	e057      	b.n	80048e0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004830:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a0b      	ldr	r2, [pc, #44]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004836:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800483a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483c:	f7fe fafa 	bl	8002e34 <HAL_GetTick>
 8004840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004844:	f7fe faf6 	bl	8002e34 <HAL_GetTick>
 8004848:	4602      	mov	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b02      	cmp	r3, #2
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e045      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004856:	4b03      	ldr	r3, [pc, #12]	; (8004864 <HAL_RCC_OscConfig+0x4d0>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f0      	bne.n	8004844 <HAL_RCC_OscConfig+0x4b0>
 8004862:	e03d      	b.n	80048e0 <HAL_RCC_OscConfig+0x54c>
 8004864:	40023800 	.word	0x40023800
 8004868:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800486c:	4b1f      	ldr	r3, [pc, #124]	; (80048ec <HAL_RCC_OscConfig+0x558>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	2b01      	cmp	r3, #1
 8004878:	d030      	beq.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004884:	429a      	cmp	r2, r3
 8004886:	d129      	bne.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004892:	429a      	cmp	r2, r3
 8004894:	d122      	bne.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800489c:	4013      	ands	r3, r2
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048a2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d119      	bne.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b2:	085b      	lsrs	r3, r3, #1
 80048b4:	3b01      	subs	r3, #1
 80048b6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d10f      	bne.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d107      	bne.n	80048dc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048d8:	429a      	cmp	r2, r3
 80048da:	d001      	beq.n	80048e0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e000      	b.n	80048e2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800

080048f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d101      	bne.n	8004908 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	e0d0      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004908:	4b6a      	ldr	r3, [pc, #424]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 030f 	and.w	r3, r3, #15
 8004910:	683a      	ldr	r2, [r7, #0]
 8004912:	429a      	cmp	r2, r3
 8004914:	d910      	bls.n	8004938 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004916:	4b67      	ldr	r3, [pc, #412]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f023 020f 	bic.w	r2, r3, #15
 800491e:	4965      	ldr	r1, [pc, #404]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	4313      	orrs	r3, r2
 8004924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004926:	4b63      	ldr	r3, [pc, #396]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	429a      	cmp	r2, r3
 8004932:	d001      	beq.n	8004938 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e0b8      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d020      	beq.n	8004986 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f003 0304 	and.w	r3, r3, #4
 800494c:	2b00      	cmp	r3, #0
 800494e:	d005      	beq.n	800495c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004950:	4b59      	ldr	r3, [pc, #356]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	4a58      	ldr	r2, [pc, #352]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004956:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800495a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0308 	and.w	r3, r3, #8
 8004964:	2b00      	cmp	r3, #0
 8004966:	d005      	beq.n	8004974 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004968:	4b53      	ldr	r3, [pc, #332]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	4a52      	ldr	r2, [pc, #328]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 800496e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004972:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004974:	4b50      	ldr	r3, [pc, #320]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	494d      	ldr	r1, [pc, #308]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004982:	4313      	orrs	r3, r2
 8004984:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d040      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	2b01      	cmp	r3, #1
 8004998:	d107      	bne.n	80049aa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499a:	4b47      	ldr	r3, [pc, #284]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d115      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e07f      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	2b02      	cmp	r3, #2
 80049b0:	d107      	bne.n	80049c2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049b2:	4b41      	ldr	r3, [pc, #260]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d109      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e073      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c2:	4b3d      	ldr	r3, [pc, #244]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d101      	bne.n	80049d2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e06b      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049d2:	4b39      	ldr	r3, [pc, #228]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	f023 0203 	bic.w	r2, r3, #3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	4936      	ldr	r1, [pc, #216]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 80049e0:	4313      	orrs	r3, r2
 80049e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049e4:	f7fe fa26 	bl	8002e34 <HAL_GetTick>
 80049e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049ea:	e00a      	b.n	8004a02 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ec:	f7fe fa22 	bl	8002e34 <HAL_GetTick>
 80049f0:	4602      	mov	r2, r0
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e053      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a02:	4b2d      	ldr	r3, [pc, #180]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 020c 	and.w	r2, r3, #12
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d1eb      	bne.n	80049ec <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a14:	4b27      	ldr	r3, [pc, #156]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 030f 	and.w	r3, r3, #15
 8004a1c:	683a      	ldr	r2, [r7, #0]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	d210      	bcs.n	8004a44 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a22:	4b24      	ldr	r3, [pc, #144]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f023 020f 	bic.w	r2, r3, #15
 8004a2a:	4922      	ldr	r1, [pc, #136]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a32:	4b20      	ldr	r3, [pc, #128]	; (8004ab4 <HAL_RCC_ClockConfig+0x1c4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 030f 	and.w	r3, r3, #15
 8004a3a:	683a      	ldr	r2, [r7, #0]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d001      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e032      	b.n	8004aaa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d008      	beq.n	8004a62 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a50:	4b19      	ldr	r3, [pc, #100]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	4916      	ldr	r1, [pc, #88]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0308 	and.w	r3, r3, #8
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a6e:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	00db      	lsls	r3, r3, #3
 8004a7c:	490e      	ldr	r1, [pc, #56]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a82:	f000 f821 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8004a86:	4602      	mov	r2, r0
 8004a88:	4b0b      	ldr	r3, [pc, #44]	; (8004ab8 <HAL_RCC_ClockConfig+0x1c8>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	091b      	lsrs	r3, r3, #4
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	490a      	ldr	r1, [pc, #40]	; (8004abc <HAL_RCC_ClockConfig+0x1cc>)
 8004a94:	5ccb      	ldrb	r3, [r1, r3]
 8004a96:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9a:	4a09      	ldr	r2, [pc, #36]	; (8004ac0 <HAL_RCC_ClockConfig+0x1d0>)
 8004a9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004a9e:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <HAL_RCC_ClockConfig+0x1d4>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fd ff6e 	bl	8002984 <HAL_InitTick>

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40023c00 	.word	0x40023c00
 8004ab8:	40023800 	.word	0x40023800
 8004abc:	0800d61c 	.word	0x0800d61c
 8004ac0:	2000004c 	.word	0x2000004c
 8004ac4:	2000005c 	.word	0x2000005c

08004ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ac8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004acc:	b094      	sub	sp, #80	; 0x50
 8004ace:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	647b      	str	r3, [r7, #68]	; 0x44
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ad8:	2300      	movs	r3, #0
 8004ada:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8004adc:	2300      	movs	r3, #0
 8004ade:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ae0:	4b79      	ldr	r3, [pc, #484]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	f003 030c 	and.w	r3, r3, #12
 8004ae8:	2b08      	cmp	r3, #8
 8004aea:	d00d      	beq.n	8004b08 <HAL_RCC_GetSysClockFreq+0x40>
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	f200 80e1 	bhi.w	8004cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d002      	beq.n	8004afc <HAL_RCC_GetSysClockFreq+0x34>
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d003      	beq.n	8004b02 <HAL_RCC_GetSysClockFreq+0x3a>
 8004afa:	e0db      	b.n	8004cb4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004afc:	4b73      	ldr	r3, [pc, #460]	; (8004ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8004afe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b00:	e0db      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b02:	4b73      	ldr	r3, [pc, #460]	; (8004cd0 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b04:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b06:	e0d8      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b08:	4b6f      	ldr	r3, [pc, #444]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b10:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b12:	4b6d      	ldr	r3, [pc, #436]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d063      	beq.n	8004be6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b1e:	4b6a      	ldr	r3, [pc, #424]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	099b      	lsrs	r3, r3, #6
 8004b24:	2200      	movs	r2, #0
 8004b26:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b28:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b30:	633b      	str	r3, [r7, #48]	; 0x30
 8004b32:	2300      	movs	r3, #0
 8004b34:	637b      	str	r3, [r7, #52]	; 0x34
 8004b36:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b3a:	4622      	mov	r2, r4
 8004b3c:	462b      	mov	r3, r5
 8004b3e:	f04f 0000 	mov.w	r0, #0
 8004b42:	f04f 0100 	mov.w	r1, #0
 8004b46:	0159      	lsls	r1, r3, #5
 8004b48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b4c:	0150      	lsls	r0, r2, #5
 8004b4e:	4602      	mov	r2, r0
 8004b50:	460b      	mov	r3, r1
 8004b52:	4621      	mov	r1, r4
 8004b54:	1a51      	subs	r1, r2, r1
 8004b56:	6139      	str	r1, [r7, #16]
 8004b58:	4629      	mov	r1, r5
 8004b5a:	eb63 0301 	sbc.w	r3, r3, r1
 8004b5e:	617b      	str	r3, [r7, #20]
 8004b60:	f04f 0200 	mov.w	r2, #0
 8004b64:	f04f 0300 	mov.w	r3, #0
 8004b68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	018b      	lsls	r3, r1, #6
 8004b70:	4651      	mov	r1, sl
 8004b72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b76:	4651      	mov	r1, sl
 8004b78:	018a      	lsls	r2, r1, #6
 8004b7a:	4651      	mov	r1, sl
 8004b7c:	ebb2 0801 	subs.w	r8, r2, r1
 8004b80:	4659      	mov	r1, fp
 8004b82:	eb63 0901 	sbc.w	r9, r3, r1
 8004b86:	f04f 0200 	mov.w	r2, #0
 8004b8a:	f04f 0300 	mov.w	r3, #0
 8004b8e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b92:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b96:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b9a:	4690      	mov	r8, r2
 8004b9c:	4699      	mov	r9, r3
 8004b9e:	4623      	mov	r3, r4
 8004ba0:	eb18 0303 	adds.w	r3, r8, r3
 8004ba4:	60bb      	str	r3, [r7, #8]
 8004ba6:	462b      	mov	r3, r5
 8004ba8:	eb49 0303 	adc.w	r3, r9, r3
 8004bac:	60fb      	str	r3, [r7, #12]
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bba:	4629      	mov	r1, r5
 8004bbc:	024b      	lsls	r3, r1, #9
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bc4:	4621      	mov	r1, r4
 8004bc6:	024a      	lsls	r2, r1, #9
 8004bc8:	4610      	mov	r0, r2
 8004bca:	4619      	mov	r1, r3
 8004bcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bce:	2200      	movs	r2, #0
 8004bd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bd2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bd4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004bd8:	f7fb fb8a 	bl	80002f0 <__aeabi_uldivmod>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	460b      	mov	r3, r1
 8004be0:	4613      	mov	r3, r2
 8004be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004be4:	e058      	b.n	8004c98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be6:	4b38      	ldr	r3, [pc, #224]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	099b      	lsrs	r3, r3, #6
 8004bec:	2200      	movs	r2, #0
 8004bee:	4618      	mov	r0, r3
 8004bf0:	4611      	mov	r1, r2
 8004bf2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004bf6:	623b      	str	r3, [r7, #32]
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8004bfc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c00:	4642      	mov	r2, r8
 8004c02:	464b      	mov	r3, r9
 8004c04:	f04f 0000 	mov.w	r0, #0
 8004c08:	f04f 0100 	mov.w	r1, #0
 8004c0c:	0159      	lsls	r1, r3, #5
 8004c0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c12:	0150      	lsls	r0, r2, #5
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	4641      	mov	r1, r8
 8004c1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c1e:	4649      	mov	r1, r9
 8004c20:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c24:	f04f 0200 	mov.w	r2, #0
 8004c28:	f04f 0300 	mov.w	r3, #0
 8004c2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c38:	ebb2 040a 	subs.w	r4, r2, sl
 8004c3c:	eb63 050b 	sbc.w	r5, r3, fp
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	00eb      	lsls	r3, r5, #3
 8004c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c4e:	00e2      	lsls	r2, r4, #3
 8004c50:	4614      	mov	r4, r2
 8004c52:	461d      	mov	r5, r3
 8004c54:	4643      	mov	r3, r8
 8004c56:	18e3      	adds	r3, r4, r3
 8004c58:	603b      	str	r3, [r7, #0]
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	eb45 0303 	adc.w	r3, r5, r3
 8004c60:	607b      	str	r3, [r7, #4]
 8004c62:	f04f 0200 	mov.w	r2, #0
 8004c66:	f04f 0300 	mov.w	r3, #0
 8004c6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c6e:	4629      	mov	r1, r5
 8004c70:	028b      	lsls	r3, r1, #10
 8004c72:	4621      	mov	r1, r4
 8004c74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c78:	4621      	mov	r1, r4
 8004c7a:	028a      	lsls	r2, r1, #10
 8004c7c:	4610      	mov	r0, r2
 8004c7e:	4619      	mov	r1, r3
 8004c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c82:	2200      	movs	r2, #0
 8004c84:	61bb      	str	r3, [r7, #24]
 8004c86:	61fa      	str	r2, [r7, #28]
 8004c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c8c:	f7fb fb30 	bl	80002f0 <__aeabi_uldivmod>
 8004c90:	4602      	mov	r2, r0
 8004c92:	460b      	mov	r3, r1
 8004c94:	4613      	mov	r3, r2
 8004c96:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004c98:	4b0b      	ldr	r3, [pc, #44]	; (8004cc8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	0c1b      	lsrs	r3, r3, #16
 8004c9e:	f003 0303 	and.w	r3, r3, #3
 8004ca2:	3301      	adds	r3, #1
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8004ca8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004caa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cb2:	e002      	b.n	8004cba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cb4:	4b05      	ldr	r3, [pc, #20]	; (8004ccc <HAL_RCC_GetSysClockFreq+0x204>)
 8004cb6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cb8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3750      	adds	r7, #80	; 0x50
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cc6:	bf00      	nop
 8004cc8:	40023800 	.word	0x40023800
 8004ccc:	00f42400 	.word	0x00f42400
 8004cd0:	007a1200 	.word	0x007a1200

08004cd4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cd8:	4b03      	ldr	r3, [pc, #12]	; (8004ce8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cda:	681b      	ldr	r3, [r3, #0]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	2000004c 	.word	0x2000004c

08004cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cf0:	f7ff fff0 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	4b05      	ldr	r3, [pc, #20]	; (8004d0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	0a9b      	lsrs	r3, r3, #10
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	4903      	ldr	r1, [pc, #12]	; (8004d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d02:	5ccb      	ldrb	r3, [r1, r3]
 8004d04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	0800d62c 	.word	0x0800d62c

08004d14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d18:	f7ff ffdc 	bl	8004cd4 <HAL_RCC_GetHCLKFreq>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	0b5b      	lsrs	r3, r3, #13
 8004d24:	f003 0307 	and.w	r3, r3, #7
 8004d28:	4903      	ldr	r1, [pc, #12]	; (8004d38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d2a:	5ccb      	ldrb	r3, [r1, r3]
 8004d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40023800 	.word	0x40023800
 8004d38:	0800d62c 	.word	0x0800d62c

08004d3c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	220f      	movs	r2, #15
 8004d4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004d4c:	4b12      	ldr	r3, [pc, #72]	; (8004d98 <HAL_RCC_GetClockConfig+0x5c>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f003 0203 	and.w	r2, r3, #3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004d58:	4b0f      	ldr	r3, [pc, #60]	; (8004d98 <HAL_RCC_GetClockConfig+0x5c>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004d64:	4b0c      	ldr	r3, [pc, #48]	; (8004d98 <HAL_RCC_GetClockConfig+0x5c>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004d70:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <HAL_RCC_GetClockConfig+0x5c>)
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	08db      	lsrs	r3, r3, #3
 8004d76:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004d7e:	4b07      	ldr	r3, [pc, #28]	; (8004d9c <HAL_RCC_GetClockConfig+0x60>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 020f 	and.w	r2, r3, #15
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	601a      	str	r2, [r3, #0]
}
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	40023c00 	.word	0x40023c00

08004da0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004db4:	2300      	movs	r3, #0
 8004db6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d012      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dc8:	4b69      	ldr	r3, [pc, #420]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	4a68      	ldr	r2, [pc, #416]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004dd2:	6093      	str	r3, [r2, #8]
 8004dd4:	4b66      	ldr	r3, [pc, #408]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd6:	689a      	ldr	r2, [r3, #8]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ddc:	4964      	ldr	r1, [pc, #400]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004dea:	2301      	movs	r3, #1
 8004dec:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d017      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dfa:	4b5d      	ldr	r3, [pc, #372]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e00:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e08:	4959      	ldr	r1, [pc, #356]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004e18:	d101      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e26:	2301      	movs	r3, #1
 8004e28:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d017      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e36:	4b4e      	ldr	r3, [pc, #312]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e3c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e44:	494a      	ldr	r1, [pc, #296]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e54:	d101      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e56:	2301      	movs	r3, #1
 8004e58:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d101      	bne.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004e62:	2301      	movs	r3, #1
 8004e64:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e72:	2301      	movs	r3, #1
 8004e74:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0320 	and.w	r3, r3, #32
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f000 808b 	beq.w	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e84:	4b3a      	ldr	r3, [pc, #232]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e88:	4a39      	ldr	r2, [pc, #228]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8004e90:	4b37      	ldr	r3, [pc, #220]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e98:	60bb      	str	r3, [r7, #8]
 8004e9a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e9c:	4b35      	ldr	r3, [pc, #212]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a34      	ldr	r2, [pc, #208]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ea6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea8:	f7fd ffc4 	bl	8002e34 <HAL_GetTick>
 8004eac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb0:	f7fd ffc0 	bl	8002e34 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b64      	cmp	r3, #100	; 0x64
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e38f      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ec2:	4b2c      	ldr	r3, [pc, #176]	; (8004f74 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d0f0      	beq.n	8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ece:	4b28      	ldr	r3, [pc, #160]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ed6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d035      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d02e      	beq.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004eec:	4b20      	ldr	r3, [pc, #128]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ef4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ef6:	4b1e      	ldr	r3, [pc, #120]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004efa:	4a1d      	ldr	r2, [pc, #116]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f00:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f02:	4b1b      	ldr	r3, [pc, #108]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f06:	4a1a      	ldr	r2, [pc, #104]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f0e:	4a18      	ldr	r2, [pc, #96]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f14:	4b16      	ldr	r3, [pc, #88]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d114      	bne.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f20:	f7fd ff88 	bl	8002e34 <HAL_GetTick>
 8004f24:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f26:	e00a      	b.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f28:	f7fd ff84 	bl	8002e34 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d901      	bls.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e351      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f3e:	4b0c      	ldr	r3, [pc, #48]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0ee      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f52:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f56:	d111      	bne.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f58:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004f64:	4b04      	ldr	r3, [pc, #16]	; (8004f78 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f66:	400b      	ands	r3, r1
 8004f68:	4901      	ldr	r1, [pc, #4]	; (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	608b      	str	r3, [r1, #8]
 8004f6e:	e00b      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f70:	40023800 	.word	0x40023800
 8004f74:	40007000 	.word	0x40007000
 8004f78:	0ffffcff 	.word	0x0ffffcff
 8004f7c:	4bac      	ldr	r3, [pc, #688]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	4aab      	ldr	r2, [pc, #684]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f82:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004f86:	6093      	str	r3, [r2, #8]
 8004f88:	4ba9      	ldr	r3, [pc, #676]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f8a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f94:	49a6      	ldr	r1, [pc, #664]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f96:	4313      	orrs	r3, r2
 8004f98:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0310 	and.w	r3, r3, #16
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d010      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004fa6:	4ba2      	ldr	r3, [pc, #648]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fac:	4aa0      	ldr	r2, [pc, #640]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fb2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004fb6:	4b9e      	ldr	r3, [pc, #632]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc0:	499b      	ldr	r1, [pc, #620]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d00a      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fd4:	4b96      	ldr	r3, [pc, #600]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fda:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004fe2:	4993      	ldr	r1, [pc, #588]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d00a      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ff6:	4b8e      	ldr	r3, [pc, #568]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ffc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005004:	498a      	ldr	r1, [pc, #552]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005006:	4313      	orrs	r3, r2
 8005008:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005014:	2b00      	cmp	r3, #0
 8005016:	d00a      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005018:	4b85      	ldr	r3, [pc, #532]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800501e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005026:	4982      	ldr	r1, [pc, #520]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005028:	4313      	orrs	r3, r2
 800502a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d00a      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800503a:	4b7d      	ldr	r3, [pc, #500]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800503c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005040:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005048:	4979      	ldr	r1, [pc, #484]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00a      	beq.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800505c:	4b74      	ldr	r3, [pc, #464]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800505e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005062:	f023 0203 	bic.w	r2, r3, #3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506a:	4971      	ldr	r1, [pc, #452]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800506c:	4313      	orrs	r3, r2
 800506e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00a      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800507e:	4b6c      	ldr	r3, [pc, #432]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005084:	f023 020c 	bic.w	r2, r3, #12
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800508c:	4968      	ldr	r1, [pc, #416]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050a0:	4b63      	ldr	r3, [pc, #396]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050ae:	4960      	ldr	r1, [pc, #384]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00a      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050c2:	4b5b      	ldr	r3, [pc, #364]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050c8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050d0:	4957      	ldr	r1, [pc, #348]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050e4:	4b52      	ldr	r3, [pc, #328]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050ea:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f2:	494f      	ldr	r1, [pc, #316]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005106:	4b4a      	ldr	r3, [pc, #296]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800510c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005114:	4946      	ldr	r1, [pc, #280]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005128:	4b41      	ldr	r3, [pc, #260]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800512e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005136:	493e      	ldr	r1, [pc, #248]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800514a:	4b39      	ldr	r3, [pc, #228]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800514c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005150:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005158:	4935      	ldr	r1, [pc, #212]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800516c:	4b30      	ldr	r3, [pc, #192]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005172:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800517a:	492d      	ldr	r1, [pc, #180]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d011      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800518e:	4b28      	ldr	r3, [pc, #160]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005194:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800519c:	4924      	ldr	r1, [pc, #144]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051ac:	d101      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051ae:	2301      	movs	r3, #1
 80051b0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0308 	and.w	r3, r3, #8
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80051be:	2301      	movs	r3, #1
 80051c0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00a      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051ce:	4b18      	ldr	r3, [pc, #96]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051dc:	4914      	ldr	r1, [pc, #80]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00b      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051f0:	4b0f      	ldr	r3, [pc, #60]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005200:	490b      	ldr	r1, [pc, #44]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00f      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005214:	4b06      	ldr	r3, [pc, #24]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005216:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800521a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005224:	4902      	ldr	r1, [pc, #8]	; (8005230 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800522c:	e002      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800522e:	bf00      	nop
 8005230:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800523c:	2b00      	cmp	r3, #0
 800523e:	d00b      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005240:	4b8a      	ldr	r3, [pc, #552]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005242:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005246:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005250:	4986      	ldr	r1, [pc, #536]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005252:	4313      	orrs	r3, r2
 8005254:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005260:	2b00      	cmp	r3, #0
 8005262:	d00b      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005264:	4b81      	ldr	r3, [pc, #516]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005266:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800526a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005274:	497d      	ldr	r1, [pc, #500]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005276:	4313      	orrs	r3, r2
 8005278:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2b01      	cmp	r3, #1
 8005280:	d006      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800528a:	2b00      	cmp	r3, #0
 800528c:	f000 80d6 	beq.w	800543c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005290:	4b76      	ldr	r3, [pc, #472]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a75      	ldr	r2, [pc, #468]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005296:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800529a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800529c:	f7fd fdca 	bl	8002e34 <HAL_GetTick>
 80052a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052a2:	e008      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80052a4:	f7fd fdc6 	bl	8002e34 <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b64      	cmp	r3, #100	; 0x64
 80052b0:	d901      	bls.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052b2:	2303      	movs	r3, #3
 80052b4:	e195      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052b6:	4b6d      	ldr	r3, [pc, #436]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f0      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d021      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d11d      	bne.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052d6:	4b65      	ldr	r3, [pc, #404]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052dc:	0c1b      	lsrs	r3, r3, #16
 80052de:	f003 0303 	and.w	r3, r3, #3
 80052e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052e4:	4b61      	ldr	r3, [pc, #388]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052ea:	0e1b      	lsrs	r3, r3, #24
 80052ec:	f003 030f 	and.w	r3, r3, #15
 80052f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	019a      	lsls	r2, r3, #6
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	041b      	lsls	r3, r3, #16
 80052fc:	431a      	orrs	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	061b      	lsls	r3, r3, #24
 8005302:	431a      	orrs	r2, r3
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	071b      	lsls	r3, r3, #28
 800530a:	4958      	ldr	r1, [pc, #352]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800530c:	4313      	orrs	r3, r2
 800530e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d004      	beq.n	8005328 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005322:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005326:	d00a      	beq.n	800533e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005330:	2b00      	cmp	r3, #0
 8005332:	d02e      	beq.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005338:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800533c:	d129      	bne.n	8005392 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800533e:	4b4b      	ldr	r3, [pc, #300]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005344:	0c1b      	lsrs	r3, r3, #16
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800534c:	4b47      	ldr	r3, [pc, #284]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800534e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005352:	0f1b      	lsrs	r3, r3, #28
 8005354:	f003 0307 	and.w	r3, r3, #7
 8005358:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	019a      	lsls	r2, r3, #6
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	061b      	lsls	r3, r3, #24
 800536c:	431a      	orrs	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	071b      	lsls	r3, r3, #28
 8005372:	493e      	ldr	r1, [pc, #248]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005374:	4313      	orrs	r3, r2
 8005376:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800537a:	4b3c      	ldr	r3, [pc, #240]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800537c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005380:	f023 021f 	bic.w	r2, r3, #31
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	3b01      	subs	r3, #1
 800538a:	4938      	ldr	r1, [pc, #224]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800538c:	4313      	orrs	r3, r2
 800538e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800539a:	2b00      	cmp	r3, #0
 800539c:	d01d      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800539e:	4b33      	ldr	r3, [pc, #204]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053a4:	0e1b      	lsrs	r3, r3, #24
 80053a6:	f003 030f 	and.w	r3, r3, #15
 80053aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053ac:	4b2f      	ldr	r3, [pc, #188]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053b2:	0f1b      	lsrs	r3, r3, #28
 80053b4:	f003 0307 	and.w	r3, r3, #7
 80053b8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	019a      	lsls	r2, r3, #6
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	691b      	ldr	r3, [r3, #16]
 80053c4:	041b      	lsls	r3, r3, #16
 80053c6:	431a      	orrs	r2, r3
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	061b      	lsls	r3, r3, #24
 80053cc:	431a      	orrs	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	071b      	lsls	r3, r3, #28
 80053d2:	4926      	ldr	r1, [pc, #152]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d011      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	019a      	lsls	r2, r3, #6
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	041b      	lsls	r3, r3, #16
 80053f2:	431a      	orrs	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	061b      	lsls	r3, r3, #24
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	071b      	lsls	r3, r3, #28
 8005402:	491a      	ldr	r1, [pc, #104]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005404:	4313      	orrs	r3, r2
 8005406:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800540a:	4b18      	ldr	r3, [pc, #96]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a17      	ldr	r2, [pc, #92]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005410:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005414:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005416:	f7fd fd0d 	bl	8002e34 <HAL_GetTick>
 800541a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800541c:	e008      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800541e:	f7fd fd09 	bl	8002e34 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b64      	cmp	r3, #100	; 0x64
 800542a:	d901      	bls.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e0d8      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005430:	4b0e      	ldr	r3, [pc, #56]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0f0      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	2b01      	cmp	r3, #1
 8005440:	f040 80ce 	bne.w	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005444:	4b09      	ldr	r3, [pc, #36]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a08      	ldr	r2, [pc, #32]	; (800546c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800544a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800544e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005450:	f7fd fcf0 	bl	8002e34 <HAL_GetTick>
 8005454:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005456:	e00b      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005458:	f7fd fcec 	bl	8002e34 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	; 0x64
 8005464:	d904      	bls.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e0bb      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800546a:	bf00      	nop
 800546c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005470:	4b5e      	ldr	r3, [pc, #376]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005478:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800547c:	d0ec      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548e:	2b00      	cmp	r3, #0
 8005490:	d009      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800549a:	2b00      	cmp	r3, #0
 800549c:	d02e      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d12a      	bne.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80054a6:	4b51      	ldr	r3, [pc, #324]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ac:	0c1b      	lsrs	r3, r3, #16
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054b4:	4b4d      	ldr	r3, [pc, #308]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ba:	0f1b      	lsrs	r3, r3, #28
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	019a      	lsls	r2, r3, #6
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	041b      	lsls	r3, r3, #16
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	061b      	lsls	r3, r3, #24
 80054d4:	431a      	orrs	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	071b      	lsls	r3, r3, #28
 80054da:	4944      	ldr	r1, [pc, #272]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054e2:	4b42      	ldr	r3, [pc, #264]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054e8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f0:	3b01      	subs	r3, #1
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	493d      	ldr	r1, [pc, #244]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d022      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800550c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005510:	d11d      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005512:	4b36      	ldr	r3, [pc, #216]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005518:	0e1b      	lsrs	r3, r3, #24
 800551a:	f003 030f 	and.w	r3, r3, #15
 800551e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005520:	4b32      	ldr	r3, [pc, #200]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005526:	0f1b      	lsrs	r3, r3, #28
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	019a      	lsls	r2, r3, #6
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a1b      	ldr	r3, [r3, #32]
 8005538:	041b      	lsls	r3, r3, #16
 800553a:	431a      	orrs	r2, r3
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	061b      	lsls	r3, r3, #24
 8005540:	431a      	orrs	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	071b      	lsls	r3, r3, #28
 8005546:	4929      	ldr	r1, [pc, #164]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0308 	and.w	r3, r3, #8
 8005556:	2b00      	cmp	r3, #0
 8005558:	d028      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800555a:	4b24      	ldr	r3, [pc, #144]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005560:	0e1b      	lsrs	r3, r3, #24
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005568:	4b20      	ldr	r3, [pc, #128]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800556a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800556e:	0c1b      	lsrs	r3, r3, #16
 8005570:	f003 0303 	and.w	r3, r3, #3
 8005574:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	019a      	lsls	r2, r3, #6
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	041b      	lsls	r3, r3, #16
 8005580:	431a      	orrs	r2, r3
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	061b      	lsls	r3, r3, #24
 8005586:	431a      	orrs	r2, r3
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	69db      	ldr	r3, [r3, #28]
 800558c:	071b      	lsls	r3, r3, #28
 800558e:	4917      	ldr	r1, [pc, #92]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005590:	4313      	orrs	r3, r2
 8005592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005596:	4b15      	ldr	r3, [pc, #84]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005598:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800559c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a4:	4911      	ldr	r1, [pc, #68]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055ac:	4b0f      	ldr	r3, [pc, #60]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a0e      	ldr	r2, [pc, #56]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055b8:	f7fd fc3c 	bl	8002e34 <HAL_GetTick>
 80055bc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055be:	e008      	b.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055c0:	f7fd fc38 	bl	8002e34 <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b64      	cmp	r3, #100	; 0x64
 80055cc:	d901      	bls.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e007      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055d2:	4b06      	ldr	r3, [pc, #24]	; (80055ec <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055de:	d1ef      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3720      	adds	r7, #32
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	40023800 	.word	0x40023800

080055f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e049      	b.n	8005696 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d106      	bne.n	800561c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7fd f826 	bl	8002668 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	3304      	adds	r3, #4
 800562c:	4619      	mov	r1, r3
 800562e:	4610      	mov	r0, r2
 8005630:	f000 fa24 	bl	8005a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3708      	adds	r7, #8
 800569a:	46bd      	mov	sp, r7
 800569c:	bd80      	pop	{r7, pc}
	...

080056a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d001      	beq.n	80056b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	e054      	b.n	8005762 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2202      	movs	r2, #2
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68da      	ldr	r2, [r3, #12]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f042 0201 	orr.w	r2, r2, #1
 80056ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a26      	ldr	r2, [pc, #152]	; (8005770 <HAL_TIM_Base_Start_IT+0xd0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d022      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056e2:	d01d      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a22      	ldr	r2, [pc, #136]	; (8005774 <HAL_TIM_Base_Start_IT+0xd4>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d018      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a21      	ldr	r2, [pc, #132]	; (8005778 <HAL_TIM_Base_Start_IT+0xd8>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d013      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a1f      	ldr	r2, [pc, #124]	; (800577c <HAL_TIM_Base_Start_IT+0xdc>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d00e      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a1e      	ldr	r2, [pc, #120]	; (8005780 <HAL_TIM_Base_Start_IT+0xe0>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d009      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a1c      	ldr	r2, [pc, #112]	; (8005784 <HAL_TIM_Base_Start_IT+0xe4>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d004      	beq.n	8005720 <HAL_TIM_Base_Start_IT+0x80>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a1b      	ldr	r2, [pc, #108]	; (8005788 <HAL_TIM_Base_Start_IT+0xe8>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d115      	bne.n	800574c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	4b19      	ldr	r3, [pc, #100]	; (800578c <HAL_TIM_Base_Start_IT+0xec>)
 8005728:	4013      	ands	r3, r2
 800572a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b06      	cmp	r3, #6
 8005730:	d015      	beq.n	800575e <HAL_TIM_Base_Start_IT+0xbe>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005738:	d011      	beq.n	800575e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f042 0201 	orr.w	r2, r2, #1
 8005748:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800574a:	e008      	b.n	800575e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0201 	orr.w	r2, r2, #1
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	e000      	b.n	8005760 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800575e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3714      	adds	r7, #20
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	40010000 	.word	0x40010000
 8005774:	40000400 	.word	0x40000400
 8005778:	40000800 	.word	0x40000800
 800577c:	40000c00 	.word	0x40000c00
 8005780:	40010400 	.word	0x40010400
 8005784:	40014000 	.word	0x40014000
 8005788:	40001800 	.word	0x40001800
 800578c:	00010007 	.word	0x00010007

08005790 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005790:	b480      	push	{r7}
 8005792:	b083      	sub	sp, #12
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68da      	ldr	r2, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	f241 1311 	movw	r3, #4369	; 0x1111
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10f      	bne.n	80057d8 <HAL_TIM_Base_Stop_IT+0x48>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	f240 4344 	movw	r3, #1092	; 0x444
 80057c2:	4013      	ands	r3, r2
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d107      	bne.n	80057d8 <HAL_TIM_Base_Stop_IT+0x48>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f022 0201 	bic.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057ee:	b580      	push	{r7, lr}
 80057f0:	b082      	sub	sp, #8
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	691b      	ldr	r3, [r3, #16]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b02      	cmp	r3, #2
 8005802:	d122      	bne.n	800584a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b02      	cmp	r3, #2
 8005810:	d11b      	bne.n	800584a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f06f 0202 	mvn.w	r2, #2
 800581a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f003 0303 	and.w	r3, r3, #3
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f000 f905 	bl	8005a40 <HAL_TIM_IC_CaptureCallback>
 8005836:	e005      	b.n	8005844 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f8f7 	bl	8005a2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 f908 	bl	8005a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	691b      	ldr	r3, [r3, #16]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b04      	cmp	r3, #4
 8005856:	d122      	bne.n	800589e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b04      	cmp	r3, #4
 8005864:	d11b      	bne.n	800589e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f06f 0204 	mvn.w	r2, #4
 800586e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2202      	movs	r2, #2
 8005874:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f8db 	bl	8005a40 <HAL_TIM_IC_CaptureCallback>
 800588a:	e005      	b.n	8005898 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f8cd 	bl	8005a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 f8de 	bl	8005a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	691b      	ldr	r3, [r3, #16]
 80058a4:	f003 0308 	and.w	r3, r3, #8
 80058a8:	2b08      	cmp	r3, #8
 80058aa:	d122      	bne.n	80058f2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d11b      	bne.n	80058f2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f06f 0208 	mvn.w	r2, #8
 80058c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2204      	movs	r2, #4
 80058c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f8b1 	bl	8005a40 <HAL_TIM_IC_CaptureCallback>
 80058de:	e005      	b.n	80058ec <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f8a3 	bl	8005a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f8b4 	bl	8005a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2200      	movs	r2, #0
 80058f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	f003 0310 	and.w	r3, r3, #16
 80058fc:	2b10      	cmp	r3, #16
 80058fe:	d122      	bne.n	8005946 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68db      	ldr	r3, [r3, #12]
 8005906:	f003 0310 	and.w	r3, r3, #16
 800590a:	2b10      	cmp	r3, #16
 800590c:	d11b      	bne.n	8005946 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f06f 0210 	mvn.w	r2, #16
 8005916:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2208      	movs	r2, #8
 800591c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	69db      	ldr	r3, [r3, #28]
 8005924:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005928:	2b00      	cmp	r3, #0
 800592a:	d003      	beq.n	8005934 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f887 	bl	8005a40 <HAL_TIM_IC_CaptureCallback>
 8005932:	e005      	b.n	8005940 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f879 	bl	8005a2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f88a 	bl	8005a54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	691b      	ldr	r3, [r3, #16]
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b01      	cmp	r3, #1
 8005952:	d10e      	bne.n	8005972 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b01      	cmp	r3, #1
 8005960:	d107      	bne.n	8005972 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f06f 0201 	mvn.w	r2, #1
 800596a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f7fc fc67 	bl	8002240 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800597c:	2b80      	cmp	r3, #128	; 0x80
 800597e:	d10e      	bne.n	800599e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800598a:	2b80      	cmp	r3, #128	; 0x80
 800598c:	d107      	bne.n	800599e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005996:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f9a7 	bl	8005cec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	691b      	ldr	r3, [r3, #16]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059ac:	d10e      	bne.n	80059cc <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b8:	2b80      	cmp	r3, #128	; 0x80
 80059ba:	d107      	bne.n	80059cc <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80059c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f99a 	bl	8005d00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d6:	2b40      	cmp	r3, #64	; 0x40
 80059d8:	d10e      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e4:	2b40      	cmp	r3, #64	; 0x40
 80059e6:	d107      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f838 	bl	8005a68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0320 	and.w	r3, r3, #32
 8005a02:	2b20      	cmp	r3, #32
 8005a04:	d10e      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0320 	and.w	r3, r3, #32
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	d107      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0220 	mvn.w	r2, #32
 8005a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f95a 	bl	8005cd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a24:	bf00      	nop
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a40      	ldr	r2, [pc, #256]	; (8005b90 <TIM_Base_SetConfig+0x114>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d013      	beq.n	8005abc <TIM_Base_SetConfig+0x40>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a9a:	d00f      	beq.n	8005abc <TIM_Base_SetConfig+0x40>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a3d      	ldr	r2, [pc, #244]	; (8005b94 <TIM_Base_SetConfig+0x118>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00b      	beq.n	8005abc <TIM_Base_SetConfig+0x40>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	4a3c      	ldr	r2, [pc, #240]	; (8005b98 <TIM_Base_SetConfig+0x11c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d007      	beq.n	8005abc <TIM_Base_SetConfig+0x40>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a3b      	ldr	r2, [pc, #236]	; (8005b9c <TIM_Base_SetConfig+0x120>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d003      	beq.n	8005abc <TIM_Base_SetConfig+0x40>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a3a      	ldr	r2, [pc, #232]	; (8005ba0 <TIM_Base_SetConfig+0x124>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d108      	bne.n	8005ace <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a2f      	ldr	r2, [pc, #188]	; (8005b90 <TIM_Base_SetConfig+0x114>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d02b      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005adc:	d027      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a2c      	ldr	r2, [pc, #176]	; (8005b94 <TIM_Base_SetConfig+0x118>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d023      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a2b      	ldr	r2, [pc, #172]	; (8005b98 <TIM_Base_SetConfig+0x11c>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d01f      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	4a2a      	ldr	r2, [pc, #168]	; (8005b9c <TIM_Base_SetConfig+0x120>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d01b      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	4a29      	ldr	r2, [pc, #164]	; (8005ba0 <TIM_Base_SetConfig+0x124>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d017      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a28      	ldr	r2, [pc, #160]	; (8005ba4 <TIM_Base_SetConfig+0x128>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d013      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4a27      	ldr	r2, [pc, #156]	; (8005ba8 <TIM_Base_SetConfig+0x12c>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d00f      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	4a26      	ldr	r2, [pc, #152]	; (8005bac <TIM_Base_SetConfig+0x130>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d00b      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a25      	ldr	r2, [pc, #148]	; (8005bb0 <TIM_Base_SetConfig+0x134>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d007      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a24      	ldr	r2, [pc, #144]	; (8005bb4 <TIM_Base_SetConfig+0x138>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d003      	beq.n	8005b2e <TIM_Base_SetConfig+0xb2>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a23      	ldr	r2, [pc, #140]	; (8005bb8 <TIM_Base_SetConfig+0x13c>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d108      	bne.n	8005b40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	695b      	ldr	r3, [r3, #20]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a0a      	ldr	r2, [pc, #40]	; (8005b90 <TIM_Base_SetConfig+0x114>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_Base_SetConfig+0xf8>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a0c      	ldr	r2, [pc, #48]	; (8005ba0 <TIM_Base_SetConfig+0x124>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d103      	bne.n	8005b7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	691a      	ldr	r2, [r3, #16]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	615a      	str	r2, [r3, #20]
}
 8005b82:	bf00      	nop
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	40010000 	.word	0x40010000
 8005b94:	40000400 	.word	0x40000400
 8005b98:	40000800 	.word	0x40000800
 8005b9c:	40000c00 	.word	0x40000c00
 8005ba0:	40010400 	.word	0x40010400
 8005ba4:	40014000 	.word	0x40014000
 8005ba8:	40014400 	.word	0x40014400
 8005bac:	40014800 	.word	0x40014800
 8005bb0:	40001800 	.word	0x40001800
 8005bb4:	40001c00 	.word	0x40001c00
 8005bb8:	40002000 	.word	0x40002000

08005bbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e06d      	b.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a30      	ldr	r2, [pc, #192]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d004      	beq.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a2f      	ldr	r2, [pc, #188]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d108      	bne.n	8005c1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005c0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a20      	ldr	r2, [pc, #128]	; (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c46:	d01d      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a1d      	ldr	r2, [pc, #116]	; (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a1c      	ldr	r2, [pc, #112]	; (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1a      	ldr	r2, [pc, #104]	; (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a15      	ldr	r2, [pc, #84]	; (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a16      	ldr	r2, [pc, #88]	; (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a15      	ldr	r2, [pc, #84]	; (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d10c      	bne.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	40010000 	.word	0x40010000
 8005cc0:	40010400 	.word	0x40010400
 8005cc4:	40000400 	.word	0x40000400
 8005cc8:	40000800 	.word	0x40000800
 8005ccc:	40000c00 	.word	0x40000c00
 8005cd0:	40014000 	.word	0x40014000
 8005cd4:	40001800 	.word	0x40001800

08005cd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e040      	b.n	8005da8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fc fcd8 	bl	80026ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	; 0x24
 8005d40:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0201 	bic.w	r2, r2, #1
 8005d50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f000 fce4 	bl	8006720 <UART_SetConfig>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e022      	b.n	8005da8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d002      	beq.n	8005d70 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 ff3c 	bl	8006be8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005d7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f042 0201 	orr.w	r2, r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 ffc3 	bl	8006d2c <UART_CheckIdleState>
 8005da6:	4603      	mov	r3, r0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b08a      	sub	sp, #40	; 0x28
 8005db4:	af02      	add	r7, sp, #8
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	603b      	str	r3, [r7, #0]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d171      	bne.n	8005eac <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <HAL_UART_Transmit+0x24>
 8005dce:	88fb      	ldrh	r3, [r7, #6]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e06a      	b.n	8005eae <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2221      	movs	r2, #33	; 0x21
 8005de4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005de6:	f7fd f825 	bl	8002e34 <HAL_GetTick>
 8005dea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	88fa      	ldrh	r2, [r7, #6]
 8005df0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	88fa      	ldrh	r2, [r7, #6]
 8005df8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e04:	d108      	bne.n	8005e18 <HAL_UART_Transmit+0x68>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d104      	bne.n	8005e18 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	e003      	b.n	8005e20 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e20:	e02c      	b.n	8005e7c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2180      	movs	r1, #128	; 0x80
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f000 ffca 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d001      	beq.n	8005e3c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e038      	b.n	8005eae <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d10b      	bne.n	8005e5a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	881b      	ldrh	r3, [r3, #0]
 8005e46:	461a      	mov	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e50:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	3302      	adds	r3, #2
 8005e56:	61bb      	str	r3, [r7, #24]
 8005e58:	e007      	b.n	8005e6a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	781a      	ldrb	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	3301      	adds	r3, #1
 8005e68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1cc      	bne.n	8005e22 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	2140      	movs	r1, #64	; 0x40
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f000 ff97 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e005      	b.n	8005eae <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e000      	b.n	8005eae <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005eac:	2302      	movs	r3, #2
  }
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3720      	adds	r7, #32
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}

08005eb6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b08a      	sub	sp, #40	; 0x28
 8005eba:	af02      	add	r7, sp, #8
 8005ebc:	60f8      	str	r0, [r7, #12]
 8005ebe:	60b9      	str	r1, [r7, #8]
 8005ec0:	603b      	str	r3, [r7, #0]
 8005ec2:	4613      	mov	r3, r2
 8005ec4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ecc:	2b20      	cmp	r3, #32
 8005ece:	f040 80b1 	bne.w	8006034 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d002      	beq.n	8005ede <HAL_UART_Receive+0x28>
 8005ed8:	88fb      	ldrh	r3, [r7, #6]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e0a9      	b.n	8006036 <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2222      	movs	r2, #34	; 0x22
 8005eee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ef8:	f7fc ff9c 	bl	8002e34 <HAL_GetTick>
 8005efc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	88fa      	ldrh	r2, [r7, #6]
 8005f02:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	88fa      	ldrh	r2, [r7, #6]
 8005f0a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f16:	d10e      	bne.n	8005f36 <HAL_UART_Receive+0x80>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	691b      	ldr	r3, [r3, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d105      	bne.n	8005f2c <HAL_UART_Receive+0x76>
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005f26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f2a:	e02d      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	22ff      	movs	r2, #255	; 0xff
 8005f30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f34:	e028      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10d      	bne.n	8005f5a <HAL_UART_Receive+0xa4>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d104      	bne.n	8005f50 <HAL_UART_Receive+0x9a>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	22ff      	movs	r2, #255	; 0xff
 8005f4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f4e:	e01b      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	227f      	movs	r2, #127	; 0x7f
 8005f54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f58:	e016      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f62:	d10d      	bne.n	8005f80 <HAL_UART_Receive+0xca>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d104      	bne.n	8005f76 <HAL_UART_Receive+0xc0>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	227f      	movs	r2, #127	; 0x7f
 8005f70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f74:	e008      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	223f      	movs	r2, #63	; 0x3f
 8005f7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005f7e:	e003      	b.n	8005f88 <HAL_UART_Receive+0xd2>
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f8e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f98:	d108      	bne.n	8005fac <HAL_UART_Receive+0xf6>
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d104      	bne.n	8005fac <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	61bb      	str	r3, [r7, #24]
 8005faa:	e003      	b.n	8005fb4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8005fb4:	e032      	b.n	800601c <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	2120      	movs	r1, #32
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 ff00 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d001      	beq.n	8005fd0 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8005fcc:	2303      	movs	r3, #3
 8005fce:	e032      	b.n	8006036 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8005fd0:	69fb      	ldr	r3, [r7, #28]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10c      	bne.n	8005ff0 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	8a7b      	ldrh	r3, [r7, #18]
 8005fe0:	4013      	ands	r3, r2
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	3302      	adds	r3, #2
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	e00c      	b.n	800600a <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	b2da      	uxtb	r2, r3
 8005ff8:	8a7b      	ldrh	r3, [r7, #18]
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	b2da      	uxtb	r2, r3
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3301      	adds	r3, #1
 8006008:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006010:	b29b      	uxth	r3, r3
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006022:	b29b      	uxth	r3, r3
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1c6      	bne.n	8005fb6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2220      	movs	r2, #32
 800602c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006030:	2300      	movs	r3, #0
 8006032:	e000      	b.n	8006036 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8006034:	2302      	movs	r3, #2
  }
}
 8006036:	4618      	mov	r0, r3
 8006038:	3720      	adds	r7, #32
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
	...

08006040 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006040:	b480      	push	{r7}
 8006042:	b08b      	sub	sp, #44	; 0x2c
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	4613      	mov	r3, r2
 800604c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006052:	2b20      	cmp	r3, #32
 8006054:	d147      	bne.n	80060e6 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <HAL_UART_Transmit_IT+0x22>
 800605c:	88fb      	ldrh	r3, [r7, #6]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d101      	bne.n	8006066 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e040      	b.n	80060e8 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	88fa      	ldrh	r2, [r7, #6]
 8006070:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	88fa      	ldrh	r2, [r7, #6]
 8006078:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2200      	movs	r2, #0
 8006080:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2221      	movs	r2, #33	; 0x21
 800608e:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006098:	d107      	bne.n	80060aa <HAL_UART_Transmit_IT+0x6a>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d103      	bne.n	80060aa <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	4a13      	ldr	r2, [pc, #76]	; (80060f4 <HAL_UART_Transmit_IT+0xb4>)
 80060a6:	66da      	str	r2, [r3, #108]	; 0x6c
 80060a8:	e002      	b.n	80060b0 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <HAL_UART_Transmit_IT+0xb8>)
 80060ae:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	e853 3f00 	ldrex	r3, [r3]
 80060bc:	613b      	str	r3, [r7, #16]
   return(result);
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060c4:	627b      	str	r3, [r7, #36]	; 0x24
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	461a      	mov	r2, r3
 80060cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ce:	623b      	str	r3, [r7, #32]
 80060d0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d2:	69f9      	ldr	r1, [r7, #28]
 80060d4:	6a3a      	ldr	r2, [r7, #32]
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	61bb      	str	r3, [r7, #24]
   return(result);
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1e6      	bne.n	80060b0 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	e000      	b.n	80060e8 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80060e6:	2302      	movs	r3, #2
  }
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	372c      	adds	r7, #44	; 0x2c
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	080070fd 	.word	0x080070fd
 80060f8:	08007047 	.word	0x08007047

080060fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b0ba      	sub	sp, #232	; 0xe8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006122:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006126:	f640 030f 	movw	r3, #2063	; 0x80f
 800612a:	4013      	ands	r3, r2
 800612c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006130:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006134:	2b00      	cmp	r3, #0
 8006136:	d115      	bne.n	8006164 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006138:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800613c:	f003 0320 	and.w	r3, r3, #32
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00f      	beq.n	8006164 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006144:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006148:	f003 0320 	and.w	r3, r3, #32
 800614c:	2b00      	cmp	r3, #0
 800614e:	d009      	beq.n	8006164 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 82ac 	beq.w	80066b2 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	4798      	blx	r3
      }
      return;
 8006162:	e2a6      	b.n	80066b2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006164:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006168:	2b00      	cmp	r3, #0
 800616a:	f000 8117 	beq.w	800639c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800616e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	2b00      	cmp	r3, #0
 8006178:	d106      	bne.n	8006188 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800617a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800617e:	4b85      	ldr	r3, [pc, #532]	; (8006394 <HAL_UART_IRQHandler+0x298>)
 8006180:	4013      	ands	r3, r2
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 810a 	beq.w	800639c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006188:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d011      	beq.n	80061b8 <HAL_UART_IRQHandler+0xbc>
 8006194:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00b      	beq.n	80061b8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2201      	movs	r2, #1
 80061a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ae:	f043 0201 	orr.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d011      	beq.n	80061e8 <HAL_UART_IRQHandler+0xec>
 80061c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061c8:	f003 0301 	and.w	r3, r3, #1
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d00b      	beq.n	80061e8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2202      	movs	r2, #2
 80061d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061de:	f043 0204 	orr.w	r2, r3, #4
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80061e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ec:	f003 0304 	and.w	r3, r3, #4
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d011      	beq.n	8006218 <HAL_UART_IRQHandler+0x11c>
 80061f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00b      	beq.n	8006218 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2204      	movs	r2, #4
 8006206:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800620e:	f043 0202 	orr.w	r2, r3, #2
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800621c:	f003 0308 	and.w	r3, r3, #8
 8006220:	2b00      	cmp	r3, #0
 8006222:	d017      	beq.n	8006254 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006224:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006228:	f003 0320 	and.w	r3, r3, #32
 800622c:	2b00      	cmp	r3, #0
 800622e:	d105      	bne.n	800623c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006234:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00b      	beq.n	8006254 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2208      	movs	r2, #8
 8006242:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800624a:	f043 0208 	orr.w	r2, r3, #8
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006254:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006258:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800625c:	2b00      	cmp	r3, #0
 800625e:	d012      	beq.n	8006286 <HAL_UART_IRQHandler+0x18a>
 8006260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006264:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00c      	beq.n	8006286 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006274:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800627c:	f043 0220 	orr.w	r2, r3, #32
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800628c:	2b00      	cmp	r3, #0
 800628e:	f000 8212 	beq.w	80066b6 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006296:	f003 0320 	and.w	r3, r3, #32
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00d      	beq.n	80062ba <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800629e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062a2:	f003 0320 	and.w	r3, r3, #32
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d007      	beq.n	80062ba <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ce:	2b40      	cmp	r3, #64	; 0x40
 80062d0:	d005      	beq.n	80062de <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80062d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80062d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d04f      	beq.n	800637e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 fe37 	bl	8006f52 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062ee:	2b40      	cmp	r3, #64	; 0x40
 80062f0:	d141      	bne.n	8006376 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	3308      	adds	r3, #8
 80062f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006300:	e853 3f00 	ldrex	r3, [r3]
 8006304:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006308:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800630c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006310:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3308      	adds	r3, #8
 800631a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800631e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006322:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006326:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800632a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006336:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800633a:	2b00      	cmp	r3, #0
 800633c:	d1d9      	bne.n	80062f2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006342:	2b00      	cmp	r3, #0
 8006344:	d013      	beq.n	800636e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800634a:	4a13      	ldr	r2, [pc, #76]	; (8006398 <HAL_UART_IRQHandler+0x29c>)
 800634c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006352:	4618      	mov	r0, r3
 8006354:	f7fd fc74 	bl	8003c40 <HAL_DMA_Abort_IT>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d017      	beq.n	800638e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006362:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006368:	4610      	mov	r0, r2
 800636a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800636c:	e00f      	b.n	800638e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f9b6 	bl	80066e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006374:	e00b      	b.n	800638e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 f9b2 	bl	80066e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800637c:	e007      	b.n	800638e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	f000 f9ae 	bl	80066e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800638c:	e193      	b.n	80066b6 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800638e:	bf00      	nop
    return;
 8006390:	e191      	b.n	80066b6 <HAL_UART_IRQHandler+0x5ba>
 8006392:	bf00      	nop
 8006394:	04000120 	.word	0x04000120
 8006398:	0800701b 	.word	0x0800701b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	f040 814c 	bne.w	800663e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80063a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063aa:	f003 0310 	and.w	r3, r3, #16
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 8145 	beq.w	800663e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063b8:	f003 0310 	and.w	r3, r3, #16
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 813e 	beq.w	800663e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2210      	movs	r2, #16
 80063c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d4:	2b40      	cmp	r3, #64	; 0x40
 80063d6:	f040 80b6 	bne.w	8006546 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80063e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 8165 	beq.w	80066ba <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80063f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80063fa:	429a      	cmp	r2, r3
 80063fc:	f080 815d 	bcs.w	80066ba <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006406:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800640e:	69db      	ldr	r3, [r3, #28]
 8006410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006414:	f000 8086 	beq.w	8006524 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006420:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006424:	e853 3f00 	ldrex	r3, [r3]
 8006428:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800642c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006430:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006434:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	461a      	mov	r2, r3
 800643e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006442:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006446:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800644e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006452:	e841 2300 	strex	r3, r2, [r1]
 8006456:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800645a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800645e:	2b00      	cmp	r3, #0
 8006460:	d1da      	bne.n	8006418 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	3308      	adds	r3, #8
 8006468:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800646c:	e853 3f00 	ldrex	r3, [r3]
 8006470:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006472:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006474:	f023 0301 	bic.w	r3, r3, #1
 8006478:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	3308      	adds	r3, #8
 8006482:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006486:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800648a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800648e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006498:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e1      	bne.n	8006462 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	3308      	adds	r3, #8
 80064a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064a8:	e853 3f00 	ldrex	r3, [r3]
 80064ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3308      	adds	r3, #8
 80064be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80064c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80064c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80064ca:	e841 2300 	strex	r3, r2, [r1]
 80064ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80064d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d1e3      	bne.n	800649e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80064f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064f4:	f023 0310 	bic.w	r3, r3, #16
 80064f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	461a      	mov	r2, r3
 8006502:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006506:	65bb      	str	r3, [r7, #88]	; 0x58
 8006508:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800650c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006514:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e4      	bne.n	80064e4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800651e:	4618      	mov	r0, r3
 8006520:	f7fd fb1e 	bl	8003b60 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2202      	movs	r2, #2
 8006528:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006536:	b29b      	uxth	r3, r3
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	b29b      	uxth	r3, r3
 800653c:	4619      	mov	r1, r3
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f8d8 	bl	80066f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006544:	e0b9      	b.n	80066ba <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006552:	b29b      	uxth	r3, r3
 8006554:	1ad3      	subs	r3, r2, r3
 8006556:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006560:	b29b      	uxth	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 80ab 	beq.w	80066be <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8006568:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800656c:	2b00      	cmp	r3, #0
 800656e:	f000 80a6 	beq.w	80066be <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006582:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006586:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	461a      	mov	r2, r3
 8006590:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006594:	647b      	str	r3, [r7, #68]	; 0x44
 8006596:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006598:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800659a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800659c:	e841 2300 	strex	r3, r2, [r1]
 80065a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1e4      	bne.n	8006572 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	3308      	adds	r3, #8
 80065ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b2:	e853 3f00 	ldrex	r3, [r3]
 80065b6:	623b      	str	r3, [r7, #32]
   return(result);
 80065b8:	6a3b      	ldr	r3, [r7, #32]
 80065ba:	f023 0301 	bic.w	r3, r3, #1
 80065be:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3308      	adds	r3, #8
 80065c8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80065cc:	633a      	str	r2, [r7, #48]	; 0x30
 80065ce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80065d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065d4:	e841 2300 	strex	r3, r2, [r1]
 80065d8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1e3      	bne.n	80065a8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2220      	movs	r2, #32
 80065e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	e853 3f00 	ldrex	r3, [r3]
 8006600:	60fb      	str	r3, [r7, #12]
   return(result);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f023 0310 	bic.w	r3, r3, #16
 8006608:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	461a      	mov	r2, r3
 8006612:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006616:	61fb      	str	r3, [r7, #28]
 8006618:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661a:	69b9      	ldr	r1, [r7, #24]
 800661c:	69fa      	ldr	r2, [r7, #28]
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	617b      	str	r3, [r7, #20]
   return(result);
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e4      	bne.n	80065f4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2202      	movs	r2, #2
 800662e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006630:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006634:	4619      	mov	r1, r3
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f85c 	bl	80066f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800663c:	e03f      	b.n	80066be <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800663e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00e      	beq.n	8006668 <HAL_UART_IRQHandler+0x56c>
 800664a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800664e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d008      	beq.n	8006668 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800665e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006660:	6878      	ldr	r0, [r7, #4]
 8006662:	f000 f853 	bl	800670c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006666:	e02d      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800666c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00e      	beq.n	8006692 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006674:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006678:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667c:	2b00      	cmp	r3, #0
 800667e:	d008      	beq.n	8006692 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006684:	2b00      	cmp	r3, #0
 8006686:	d01c      	beq.n	80066c2 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	4798      	blx	r3
    }
    return;
 8006690:	e017      	b.n	80066c2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669a:	2b00      	cmp	r3, #0
 800669c:	d012      	beq.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
 800669e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80066a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d00c      	beq.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f000 fd86 	bl	80071bc <UART_EndTransmit_IT>
    return;
 80066b0:	e008      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80066b2:	bf00      	nop
 80066b4:	e006      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80066b6:	bf00      	nop
 80066b8:	e004      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80066ba:	bf00      	nop
 80066bc:	e002      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
      return;
 80066be:	bf00      	nop
 80066c0:	e000      	b.n	80066c4 <HAL_UART_IRQHandler+0x5c8>
    return;
 80066c2:	bf00      	nop
  }

}
 80066c4:	37e8      	adds	r7, #232	; 0xe8
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop

080066cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066d4:	bf00      	nop
 80066d6:	370c      	adds	r7, #12
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b083      	sub	sp, #12
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	460b      	mov	r3, r1
 80066fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b088      	sub	sp, #32
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006728:	2300      	movs	r3, #0
 800672a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	431a      	orrs	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	695b      	ldr	r3, [r3, #20]
 800673a:	431a      	orrs	r2, r3
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	4ba6      	ldr	r3, [pc, #664]	; (80069e4 <UART_SetConfig+0x2c4>)
 800674c:	4013      	ands	r3, r2
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	6812      	ldr	r2, [r2, #0]
 8006752:	6979      	ldr	r1, [r7, #20]
 8006754:	430b      	orrs	r3, r1
 8006756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	68da      	ldr	r2, [r3, #12]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	430a      	orrs	r2, r1
 800676c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a1b      	ldr	r3, [r3, #32]
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	4313      	orrs	r3, r2
 800677c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	697a      	ldr	r2, [r7, #20]
 800678e:	430a      	orrs	r2, r1
 8006790:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a94      	ldr	r2, [pc, #592]	; (80069e8 <UART_SetConfig+0x2c8>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d120      	bne.n	80067de <UART_SetConfig+0xbe>
 800679c:	4b93      	ldr	r3, [pc, #588]	; (80069ec <UART_SetConfig+0x2cc>)
 800679e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067a2:	f003 0303 	and.w	r3, r3, #3
 80067a6:	2b03      	cmp	r3, #3
 80067a8:	d816      	bhi.n	80067d8 <UART_SetConfig+0xb8>
 80067aa:	a201      	add	r2, pc, #4	; (adr r2, 80067b0 <UART_SetConfig+0x90>)
 80067ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b0:	080067c1 	.word	0x080067c1
 80067b4:	080067cd 	.word	0x080067cd
 80067b8:	080067c7 	.word	0x080067c7
 80067bc:	080067d3 	.word	0x080067d3
 80067c0:	2301      	movs	r3, #1
 80067c2:	77fb      	strb	r3, [r7, #31]
 80067c4:	e150      	b.n	8006a68 <UART_SetConfig+0x348>
 80067c6:	2302      	movs	r3, #2
 80067c8:	77fb      	strb	r3, [r7, #31]
 80067ca:	e14d      	b.n	8006a68 <UART_SetConfig+0x348>
 80067cc:	2304      	movs	r3, #4
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e14a      	b.n	8006a68 <UART_SetConfig+0x348>
 80067d2:	2308      	movs	r3, #8
 80067d4:	77fb      	strb	r3, [r7, #31]
 80067d6:	e147      	b.n	8006a68 <UART_SetConfig+0x348>
 80067d8:	2310      	movs	r3, #16
 80067da:	77fb      	strb	r3, [r7, #31]
 80067dc:	e144      	b.n	8006a68 <UART_SetConfig+0x348>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a83      	ldr	r2, [pc, #524]	; (80069f0 <UART_SetConfig+0x2d0>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d132      	bne.n	800684e <UART_SetConfig+0x12e>
 80067e8:	4b80      	ldr	r3, [pc, #512]	; (80069ec <UART_SetConfig+0x2cc>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ee:	f003 030c 	and.w	r3, r3, #12
 80067f2:	2b0c      	cmp	r3, #12
 80067f4:	d828      	bhi.n	8006848 <UART_SetConfig+0x128>
 80067f6:	a201      	add	r2, pc, #4	; (adr r2, 80067fc <UART_SetConfig+0xdc>)
 80067f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fc:	08006831 	.word	0x08006831
 8006800:	08006849 	.word	0x08006849
 8006804:	08006849 	.word	0x08006849
 8006808:	08006849 	.word	0x08006849
 800680c:	0800683d 	.word	0x0800683d
 8006810:	08006849 	.word	0x08006849
 8006814:	08006849 	.word	0x08006849
 8006818:	08006849 	.word	0x08006849
 800681c:	08006837 	.word	0x08006837
 8006820:	08006849 	.word	0x08006849
 8006824:	08006849 	.word	0x08006849
 8006828:	08006849 	.word	0x08006849
 800682c:	08006843 	.word	0x08006843
 8006830:	2300      	movs	r3, #0
 8006832:	77fb      	strb	r3, [r7, #31]
 8006834:	e118      	b.n	8006a68 <UART_SetConfig+0x348>
 8006836:	2302      	movs	r3, #2
 8006838:	77fb      	strb	r3, [r7, #31]
 800683a:	e115      	b.n	8006a68 <UART_SetConfig+0x348>
 800683c:	2304      	movs	r3, #4
 800683e:	77fb      	strb	r3, [r7, #31]
 8006840:	e112      	b.n	8006a68 <UART_SetConfig+0x348>
 8006842:	2308      	movs	r3, #8
 8006844:	77fb      	strb	r3, [r7, #31]
 8006846:	e10f      	b.n	8006a68 <UART_SetConfig+0x348>
 8006848:	2310      	movs	r3, #16
 800684a:	77fb      	strb	r3, [r7, #31]
 800684c:	e10c      	b.n	8006a68 <UART_SetConfig+0x348>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	4a68      	ldr	r2, [pc, #416]	; (80069f4 <UART_SetConfig+0x2d4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d120      	bne.n	800689a <UART_SetConfig+0x17a>
 8006858:	4b64      	ldr	r3, [pc, #400]	; (80069ec <UART_SetConfig+0x2cc>)
 800685a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800685e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006862:	2b30      	cmp	r3, #48	; 0x30
 8006864:	d013      	beq.n	800688e <UART_SetConfig+0x16e>
 8006866:	2b30      	cmp	r3, #48	; 0x30
 8006868:	d814      	bhi.n	8006894 <UART_SetConfig+0x174>
 800686a:	2b20      	cmp	r3, #32
 800686c:	d009      	beq.n	8006882 <UART_SetConfig+0x162>
 800686e:	2b20      	cmp	r3, #32
 8006870:	d810      	bhi.n	8006894 <UART_SetConfig+0x174>
 8006872:	2b00      	cmp	r3, #0
 8006874:	d002      	beq.n	800687c <UART_SetConfig+0x15c>
 8006876:	2b10      	cmp	r3, #16
 8006878:	d006      	beq.n	8006888 <UART_SetConfig+0x168>
 800687a:	e00b      	b.n	8006894 <UART_SetConfig+0x174>
 800687c:	2300      	movs	r3, #0
 800687e:	77fb      	strb	r3, [r7, #31]
 8006880:	e0f2      	b.n	8006a68 <UART_SetConfig+0x348>
 8006882:	2302      	movs	r3, #2
 8006884:	77fb      	strb	r3, [r7, #31]
 8006886:	e0ef      	b.n	8006a68 <UART_SetConfig+0x348>
 8006888:	2304      	movs	r3, #4
 800688a:	77fb      	strb	r3, [r7, #31]
 800688c:	e0ec      	b.n	8006a68 <UART_SetConfig+0x348>
 800688e:	2308      	movs	r3, #8
 8006890:	77fb      	strb	r3, [r7, #31]
 8006892:	e0e9      	b.n	8006a68 <UART_SetConfig+0x348>
 8006894:	2310      	movs	r3, #16
 8006896:	77fb      	strb	r3, [r7, #31]
 8006898:	e0e6      	b.n	8006a68 <UART_SetConfig+0x348>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a56      	ldr	r2, [pc, #344]	; (80069f8 <UART_SetConfig+0x2d8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d120      	bne.n	80068e6 <UART_SetConfig+0x1c6>
 80068a4:	4b51      	ldr	r3, [pc, #324]	; (80069ec <UART_SetConfig+0x2cc>)
 80068a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068aa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80068ae:	2bc0      	cmp	r3, #192	; 0xc0
 80068b0:	d013      	beq.n	80068da <UART_SetConfig+0x1ba>
 80068b2:	2bc0      	cmp	r3, #192	; 0xc0
 80068b4:	d814      	bhi.n	80068e0 <UART_SetConfig+0x1c0>
 80068b6:	2b80      	cmp	r3, #128	; 0x80
 80068b8:	d009      	beq.n	80068ce <UART_SetConfig+0x1ae>
 80068ba:	2b80      	cmp	r3, #128	; 0x80
 80068bc:	d810      	bhi.n	80068e0 <UART_SetConfig+0x1c0>
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d002      	beq.n	80068c8 <UART_SetConfig+0x1a8>
 80068c2:	2b40      	cmp	r3, #64	; 0x40
 80068c4:	d006      	beq.n	80068d4 <UART_SetConfig+0x1b4>
 80068c6:	e00b      	b.n	80068e0 <UART_SetConfig+0x1c0>
 80068c8:	2300      	movs	r3, #0
 80068ca:	77fb      	strb	r3, [r7, #31]
 80068cc:	e0cc      	b.n	8006a68 <UART_SetConfig+0x348>
 80068ce:	2302      	movs	r3, #2
 80068d0:	77fb      	strb	r3, [r7, #31]
 80068d2:	e0c9      	b.n	8006a68 <UART_SetConfig+0x348>
 80068d4:	2304      	movs	r3, #4
 80068d6:	77fb      	strb	r3, [r7, #31]
 80068d8:	e0c6      	b.n	8006a68 <UART_SetConfig+0x348>
 80068da:	2308      	movs	r3, #8
 80068dc:	77fb      	strb	r3, [r7, #31]
 80068de:	e0c3      	b.n	8006a68 <UART_SetConfig+0x348>
 80068e0:	2310      	movs	r3, #16
 80068e2:	77fb      	strb	r3, [r7, #31]
 80068e4:	e0c0      	b.n	8006a68 <UART_SetConfig+0x348>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a44      	ldr	r2, [pc, #272]	; (80069fc <UART_SetConfig+0x2dc>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d125      	bne.n	800693c <UART_SetConfig+0x21c>
 80068f0:	4b3e      	ldr	r3, [pc, #248]	; (80069ec <UART_SetConfig+0x2cc>)
 80068f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068fa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80068fe:	d017      	beq.n	8006930 <UART_SetConfig+0x210>
 8006900:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006904:	d817      	bhi.n	8006936 <UART_SetConfig+0x216>
 8006906:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800690a:	d00b      	beq.n	8006924 <UART_SetConfig+0x204>
 800690c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006910:	d811      	bhi.n	8006936 <UART_SetConfig+0x216>
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <UART_SetConfig+0x1fe>
 8006916:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800691a:	d006      	beq.n	800692a <UART_SetConfig+0x20a>
 800691c:	e00b      	b.n	8006936 <UART_SetConfig+0x216>
 800691e:	2300      	movs	r3, #0
 8006920:	77fb      	strb	r3, [r7, #31]
 8006922:	e0a1      	b.n	8006a68 <UART_SetConfig+0x348>
 8006924:	2302      	movs	r3, #2
 8006926:	77fb      	strb	r3, [r7, #31]
 8006928:	e09e      	b.n	8006a68 <UART_SetConfig+0x348>
 800692a:	2304      	movs	r3, #4
 800692c:	77fb      	strb	r3, [r7, #31]
 800692e:	e09b      	b.n	8006a68 <UART_SetConfig+0x348>
 8006930:	2308      	movs	r3, #8
 8006932:	77fb      	strb	r3, [r7, #31]
 8006934:	e098      	b.n	8006a68 <UART_SetConfig+0x348>
 8006936:	2310      	movs	r3, #16
 8006938:	77fb      	strb	r3, [r7, #31]
 800693a:	e095      	b.n	8006a68 <UART_SetConfig+0x348>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a2f      	ldr	r2, [pc, #188]	; (8006a00 <UART_SetConfig+0x2e0>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d125      	bne.n	8006992 <UART_SetConfig+0x272>
 8006946:	4b29      	ldr	r3, [pc, #164]	; (80069ec <UART_SetConfig+0x2cc>)
 8006948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800694c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006950:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006954:	d017      	beq.n	8006986 <UART_SetConfig+0x266>
 8006956:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800695a:	d817      	bhi.n	800698c <UART_SetConfig+0x26c>
 800695c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006960:	d00b      	beq.n	800697a <UART_SetConfig+0x25a>
 8006962:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006966:	d811      	bhi.n	800698c <UART_SetConfig+0x26c>
 8006968:	2b00      	cmp	r3, #0
 800696a:	d003      	beq.n	8006974 <UART_SetConfig+0x254>
 800696c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006970:	d006      	beq.n	8006980 <UART_SetConfig+0x260>
 8006972:	e00b      	b.n	800698c <UART_SetConfig+0x26c>
 8006974:	2301      	movs	r3, #1
 8006976:	77fb      	strb	r3, [r7, #31]
 8006978:	e076      	b.n	8006a68 <UART_SetConfig+0x348>
 800697a:	2302      	movs	r3, #2
 800697c:	77fb      	strb	r3, [r7, #31]
 800697e:	e073      	b.n	8006a68 <UART_SetConfig+0x348>
 8006980:	2304      	movs	r3, #4
 8006982:	77fb      	strb	r3, [r7, #31]
 8006984:	e070      	b.n	8006a68 <UART_SetConfig+0x348>
 8006986:	2308      	movs	r3, #8
 8006988:	77fb      	strb	r3, [r7, #31]
 800698a:	e06d      	b.n	8006a68 <UART_SetConfig+0x348>
 800698c:	2310      	movs	r3, #16
 800698e:	77fb      	strb	r3, [r7, #31]
 8006990:	e06a      	b.n	8006a68 <UART_SetConfig+0x348>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a1b      	ldr	r2, [pc, #108]	; (8006a04 <UART_SetConfig+0x2e4>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d138      	bne.n	8006a0e <UART_SetConfig+0x2ee>
 800699c:	4b13      	ldr	r3, [pc, #76]	; (80069ec <UART_SetConfig+0x2cc>)
 800699e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80069a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80069aa:	d017      	beq.n	80069dc <UART_SetConfig+0x2bc>
 80069ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80069b0:	d82a      	bhi.n	8006a08 <UART_SetConfig+0x2e8>
 80069b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069b6:	d00b      	beq.n	80069d0 <UART_SetConfig+0x2b0>
 80069b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069bc:	d824      	bhi.n	8006a08 <UART_SetConfig+0x2e8>
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d003      	beq.n	80069ca <UART_SetConfig+0x2aa>
 80069c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069c6:	d006      	beq.n	80069d6 <UART_SetConfig+0x2b6>
 80069c8:	e01e      	b.n	8006a08 <UART_SetConfig+0x2e8>
 80069ca:	2300      	movs	r3, #0
 80069cc:	77fb      	strb	r3, [r7, #31]
 80069ce:	e04b      	b.n	8006a68 <UART_SetConfig+0x348>
 80069d0:	2302      	movs	r3, #2
 80069d2:	77fb      	strb	r3, [r7, #31]
 80069d4:	e048      	b.n	8006a68 <UART_SetConfig+0x348>
 80069d6:	2304      	movs	r3, #4
 80069d8:	77fb      	strb	r3, [r7, #31]
 80069da:	e045      	b.n	8006a68 <UART_SetConfig+0x348>
 80069dc:	2308      	movs	r3, #8
 80069de:	77fb      	strb	r3, [r7, #31]
 80069e0:	e042      	b.n	8006a68 <UART_SetConfig+0x348>
 80069e2:	bf00      	nop
 80069e4:	efff69f3 	.word	0xefff69f3
 80069e8:	40011000 	.word	0x40011000
 80069ec:	40023800 	.word	0x40023800
 80069f0:	40004400 	.word	0x40004400
 80069f4:	40004800 	.word	0x40004800
 80069f8:	40004c00 	.word	0x40004c00
 80069fc:	40005000 	.word	0x40005000
 8006a00:	40011400 	.word	0x40011400
 8006a04:	40007800 	.word	0x40007800
 8006a08:	2310      	movs	r3, #16
 8006a0a:	77fb      	strb	r3, [r7, #31]
 8006a0c:	e02c      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a72      	ldr	r2, [pc, #456]	; (8006bdc <UART_SetConfig+0x4bc>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d125      	bne.n	8006a64 <UART_SetConfig+0x344>
 8006a18:	4b71      	ldr	r3, [pc, #452]	; (8006be0 <UART_SetConfig+0x4c0>)
 8006a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a1e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006a22:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a26:	d017      	beq.n	8006a58 <UART_SetConfig+0x338>
 8006a28:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006a2c:	d817      	bhi.n	8006a5e <UART_SetConfig+0x33e>
 8006a2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a32:	d00b      	beq.n	8006a4c <UART_SetConfig+0x32c>
 8006a34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a38:	d811      	bhi.n	8006a5e <UART_SetConfig+0x33e>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d003      	beq.n	8006a46 <UART_SetConfig+0x326>
 8006a3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a42:	d006      	beq.n	8006a52 <UART_SetConfig+0x332>
 8006a44:	e00b      	b.n	8006a5e <UART_SetConfig+0x33e>
 8006a46:	2300      	movs	r3, #0
 8006a48:	77fb      	strb	r3, [r7, #31]
 8006a4a:	e00d      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a4c:	2302      	movs	r3, #2
 8006a4e:	77fb      	strb	r3, [r7, #31]
 8006a50:	e00a      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a52:	2304      	movs	r3, #4
 8006a54:	77fb      	strb	r3, [r7, #31]
 8006a56:	e007      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a58:	2308      	movs	r3, #8
 8006a5a:	77fb      	strb	r3, [r7, #31]
 8006a5c:	e004      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a5e:	2310      	movs	r3, #16
 8006a60:	77fb      	strb	r3, [r7, #31]
 8006a62:	e001      	b.n	8006a68 <UART_SetConfig+0x348>
 8006a64:	2310      	movs	r3, #16
 8006a66:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	69db      	ldr	r3, [r3, #28]
 8006a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a70:	d15b      	bne.n	8006b2a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006a72:	7ffb      	ldrb	r3, [r7, #31]
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d828      	bhi.n	8006aca <UART_SetConfig+0x3aa>
 8006a78:	a201      	add	r2, pc, #4	; (adr r2, 8006a80 <UART_SetConfig+0x360>)
 8006a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7e:	bf00      	nop
 8006a80:	08006aa5 	.word	0x08006aa5
 8006a84:	08006aad 	.word	0x08006aad
 8006a88:	08006ab5 	.word	0x08006ab5
 8006a8c:	08006acb 	.word	0x08006acb
 8006a90:	08006abb 	.word	0x08006abb
 8006a94:	08006acb 	.word	0x08006acb
 8006a98:	08006acb 	.word	0x08006acb
 8006a9c:	08006acb 	.word	0x08006acb
 8006aa0:	08006ac3 	.word	0x08006ac3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aa4:	f7fe f922 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 8006aa8:	61b8      	str	r0, [r7, #24]
        break;
 8006aaa:	e013      	b.n	8006ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006aac:	f7fe f932 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 8006ab0:	61b8      	str	r0, [r7, #24]
        break;
 8006ab2:	e00f      	b.n	8006ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ab4:	4b4b      	ldr	r3, [pc, #300]	; (8006be4 <UART_SetConfig+0x4c4>)
 8006ab6:	61bb      	str	r3, [r7, #24]
        break;
 8006ab8:	e00c      	b.n	8006ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006aba:	f7fe f805 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8006abe:	61b8      	str	r0, [r7, #24]
        break;
 8006ac0:	e008      	b.n	8006ad4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ac2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ac6:	61bb      	str	r3, [r7, #24]
        break;
 8006ac8:	e004      	b.n	8006ad4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006aca:	2300      	movs	r3, #0
 8006acc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006ace:	2301      	movs	r3, #1
 8006ad0:	77bb      	strb	r3, [r7, #30]
        break;
 8006ad2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ad4:	69bb      	ldr	r3, [r7, #24]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d074      	beq.n	8006bc4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	005a      	lsls	r2, r3, #1
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	085b      	lsrs	r3, r3, #1
 8006ae4:	441a      	add	r2, r3
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	2b0f      	cmp	r3, #15
 8006af4:	d916      	bls.n	8006b24 <UART_SetConfig+0x404>
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006afc:	d212      	bcs.n	8006b24 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	f023 030f 	bic.w	r3, r3, #15
 8006b06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	085b      	lsrs	r3, r3, #1
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	f003 0307 	and.w	r3, r3, #7
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	89fb      	ldrh	r3, [r7, #14]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	89fa      	ldrh	r2, [r7, #14]
 8006b20:	60da      	str	r2, [r3, #12]
 8006b22:	e04f      	b.n	8006bc4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	77bb      	strb	r3, [r7, #30]
 8006b28:	e04c      	b.n	8006bc4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b2a:	7ffb      	ldrb	r3, [r7, #31]
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d828      	bhi.n	8006b82 <UART_SetConfig+0x462>
 8006b30:	a201      	add	r2, pc, #4	; (adr r2, 8006b38 <UART_SetConfig+0x418>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b5d 	.word	0x08006b5d
 8006b3c:	08006b65 	.word	0x08006b65
 8006b40:	08006b6d 	.word	0x08006b6d
 8006b44:	08006b83 	.word	0x08006b83
 8006b48:	08006b73 	.word	0x08006b73
 8006b4c:	08006b83 	.word	0x08006b83
 8006b50:	08006b83 	.word	0x08006b83
 8006b54:	08006b83 	.word	0x08006b83
 8006b58:	08006b7b 	.word	0x08006b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b5c:	f7fe f8c6 	bl	8004cec <HAL_RCC_GetPCLK1Freq>
 8006b60:	61b8      	str	r0, [r7, #24]
        break;
 8006b62:	e013      	b.n	8006b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b64:	f7fe f8d6 	bl	8004d14 <HAL_RCC_GetPCLK2Freq>
 8006b68:	61b8      	str	r0, [r7, #24]
        break;
 8006b6a:	e00f      	b.n	8006b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b6c:	4b1d      	ldr	r3, [pc, #116]	; (8006be4 <UART_SetConfig+0x4c4>)
 8006b6e:	61bb      	str	r3, [r7, #24]
        break;
 8006b70:	e00c      	b.n	8006b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b72:	f7fd ffa9 	bl	8004ac8 <HAL_RCC_GetSysClockFreq>
 8006b76:	61b8      	str	r0, [r7, #24]
        break;
 8006b78:	e008      	b.n	8006b8c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006b7e:	61bb      	str	r3, [r7, #24]
        break;
 8006b80:	e004      	b.n	8006b8c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006b82:	2300      	movs	r3, #0
 8006b84:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	77bb      	strb	r3, [r7, #30]
        break;
 8006b8a:	bf00      	nop
    }

    if (pclk != 0U)
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d018      	beq.n	8006bc4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	085a      	lsrs	r2, r3, #1
 8006b98:	69bb      	ldr	r3, [r7, #24]
 8006b9a:	441a      	add	r2, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	685b      	ldr	r3, [r3, #4]
 8006ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	2b0f      	cmp	r3, #15
 8006baa:	d909      	bls.n	8006bc0 <UART_SetConfig+0x4a0>
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bb2:	d205      	bcs.n	8006bc0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	60da      	str	r2, [r3, #12]
 8006bbe:	e001      	b.n	8006bc4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006bd0:	7fbb      	ldrb	r3, [r7, #30]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3720      	adds	r7, #32
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}
 8006bda:	bf00      	nop
 8006bdc:	40007c00 	.word	0x40007c00
 8006be0:	40023800 	.word	0x40023800
 8006be4:	00f42400 	.word	0x00f42400

08006be8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00a      	beq.n	8006c12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c16:	f003 0302 	and.w	r3, r3, #2
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c38:	f003 0304 	and.w	r3, r3, #4
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00a      	beq.n	8006c56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	685b      	ldr	r3, [r3, #4]
 8006c46:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	430a      	orrs	r2, r1
 8006c54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d00a      	beq.n	8006c78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	430a      	orrs	r2, r1
 8006c76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7c:	f003 0310 	and.w	r3, r3, #16
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	430a      	orrs	r2, r1
 8006c98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d00a      	beq.n	8006cbc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d01a      	beq.n	8006cfe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	430a      	orrs	r2, r1
 8006cdc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ce2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006ce6:	d10a      	bne.n	8006cfe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00a      	beq.n	8006d20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	605a      	str	r2, [r3, #4]
  }
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b086      	sub	sp, #24
 8006d30:	af02      	add	r7, sp, #8
 8006d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d3c:	f7fc f87a 	bl	8002e34 <HAL_GetTick>
 8006d40:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0308 	and.w	r3, r3, #8
 8006d4c:	2b08      	cmp	r3, #8
 8006d4e:	d10e      	bne.n	8006d6e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d50:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 f831 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e027      	b.n	8006dbe <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b04      	cmp	r3, #4
 8006d7a:	d10e      	bne.n	8006d9a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d7c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f81b 	bl	8006dc6 <UART_WaitOnFlagUntilTimeout>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d001      	beq.n	8006d9a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e011      	b.n	8006dbe <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2220      	movs	r2, #32
 8006da4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006dbc:	2300      	movs	r3, #0
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}

08006dc6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b09c      	sub	sp, #112	; 0x70
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	603b      	str	r3, [r7, #0]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dd6:	e0a7      	b.n	8006f28 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dde:	f000 80a3 	beq.w	8006f28 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006de2:	f7fc f827 	bl	8002e34 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d302      	bcc.n	8006df8 <UART_WaitOnFlagUntilTimeout+0x32>
 8006df2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d13f      	bne.n	8006e78 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006e0c:	667b      	str	r3, [r7, #100]	; 0x64
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	461a      	mov	r2, r3
 8006e14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e18:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006e1c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e1e:	e841 2300 	strex	r3, r2, [r1]
 8006e22:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006e24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1e6      	bne.n	8006df8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3308      	adds	r3, #8
 8006e30:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e34:	e853 3f00 	ldrex	r3, [r3]
 8006e38:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e3c:	f023 0301 	bic.w	r3, r3, #1
 8006e40:	663b      	str	r3, [r7, #96]	; 0x60
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3308      	adds	r3, #8
 8006e48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006e4a:	64ba      	str	r2, [r7, #72]	; 0x48
 8006e4c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006e50:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006e52:	e841 2300 	strex	r3, r2, [r1]
 8006e56:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006e58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1e5      	bne.n	8006e2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2220      	movs	r2, #32
 8006e62:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2220      	movs	r2, #32
 8006e68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e068      	b.n	8006f4a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0304 	and.w	r3, r3, #4
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d050      	beq.n	8006f28 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69db      	ldr	r3, [r3, #28]
 8006e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e94:	d148      	bne.n	8006f28 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e9e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea8:	e853 3f00 	ldrex	r3, [r3]
 8006eac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ebe:	637b      	str	r3, [r7, #52]	; 0x34
 8006ec0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ec4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ec6:	e841 2300 	strex	r3, r2, [r1]
 8006eca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1e6      	bne.n	8006ea0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	613b      	str	r3, [r7, #16]
   return(result);
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f023 0301 	bic.w	r3, r3, #1
 8006ee8:	66bb      	str	r3, [r7, #104]	; 0x68
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	3308      	adds	r3, #8
 8006ef0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006ef2:	623a      	str	r2, [r7, #32]
 8006ef4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ef6:	69f9      	ldr	r1, [r7, #28]
 8006ef8:	6a3a      	ldr	r2, [r7, #32]
 8006efa:	e841 2300 	strex	r3, r2, [r1]
 8006efe:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1e5      	bne.n	8006ed2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	2220      	movs	r2, #32
 8006f0a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2220      	movs	r2, #32
 8006f18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e010      	b.n	8006f4a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	69da      	ldr	r2, [r3, #28]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	4013      	ands	r3, r2
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	bf0c      	ite	eq
 8006f38:	2301      	moveq	r3, #1
 8006f3a:	2300      	movne	r3, #0
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	461a      	mov	r2, r3
 8006f40:	79fb      	ldrb	r3, [r7, #7]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	f43f af48 	beq.w	8006dd8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f48:	2300      	movs	r3, #0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3770      	adds	r7, #112	; 0x70
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b095      	sub	sp, #84	; 0x54
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f78:	643b      	str	r3, [r7, #64]	; 0x40
 8006f7a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006f7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006f80:	e841 2300 	strex	r3, r2, [r1]
 8006f84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1e6      	bne.n	8006f5a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	3308      	adds	r3, #8
 8006f92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	e853 3f00 	ldrex	r3, [r3]
 8006f9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f9c:	69fb      	ldr	r3, [r7, #28]
 8006f9e:	f023 0301 	bic.w	r3, r3, #1
 8006fa2:	64bb      	str	r3, [r7, #72]	; 0x48
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	3308      	adds	r3, #8
 8006faa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006fae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006fb4:	e841 2300 	strex	r3, r2, [r1]
 8006fb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d1e5      	bne.n	8006f8c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d118      	bne.n	8006ffa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	e853 3f00 	ldrex	r3, [r3]
 8006fd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	f023 0310 	bic.w	r3, r3, #16
 8006fdc:	647b      	str	r3, [r7, #68]	; 0x44
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fe6:	61bb      	str	r3, [r7, #24]
 8006fe8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	6979      	ldr	r1, [r7, #20]
 8006fec:	69ba      	ldr	r2, [r7, #24]
 8006fee:	e841 2300 	strex	r3, r2, [r1]
 8006ff2:	613b      	str	r3, [r7, #16]
   return(result);
 8006ff4:	693b      	ldr	r3, [r7, #16]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e6      	bne.n	8006fc8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2200      	movs	r2, #0
 800700c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800700e:	bf00      	nop
 8007010:	3754      	adds	r7, #84	; 0x54
 8007012:	46bd      	mov	sp, r7
 8007014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007018:	4770      	bx	lr

0800701a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800701a:	b580      	push	{r7, lr}
 800701c:	b084      	sub	sp, #16
 800701e:	af00      	add	r7, sp, #0
 8007020:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007026:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2200      	movs	r2, #0
 800702c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f7ff fb51 	bl	80066e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800703e:	bf00      	nop
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007046:	b480      	push	{r7}
 8007048:	b08f      	sub	sp, #60	; 0x3c
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007052:	2b21      	cmp	r3, #33	; 0x21
 8007054:	d14c      	bne.n	80070f0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800705c:	b29b      	uxth	r3, r3
 800705e:	2b00      	cmp	r3, #0
 8007060:	d132      	bne.n	80070c8 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	6a3b      	ldr	r3, [r7, #32]
 800706a:	e853 3f00 	ldrex	r3, [r3]
 800706e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007076:	637b      	str	r3, [r7, #52]	; 0x34
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007080:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007082:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007086:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007088:	e841 2300 	strex	r3, r2, [r1]
 800708c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800708e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1e6      	bne.n	8007062 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	e853 3f00 	ldrex	r3, [r3]
 80070a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070a8:	633b      	str	r3, [r7, #48]	; 0x30
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	461a      	mov	r2, r3
 80070b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b2:	61bb      	str	r3, [r7, #24]
 80070b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b6:	6979      	ldr	r1, [r7, #20]
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	e841 2300 	strex	r3, r2, [r1]
 80070be:	613b      	str	r3, [r7, #16]
   return(result);
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d1e6      	bne.n	8007094 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80070c6:	e013      	b.n	80070f0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070cc:	781a      	ldrb	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070d8:	1c5a      	adds	r2, r3, #1
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80070f0:	bf00      	nop
 80070f2:	373c      	adds	r7, #60	; 0x3c
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b091      	sub	sp, #68	; 0x44
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007108:	2b21      	cmp	r3, #33	; 0x21
 800710a:	d151      	bne.n	80071b0 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007112:	b29b      	uxth	r3, r3
 8007114:	2b00      	cmp	r3, #0
 8007116:	d132      	bne.n	800717e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007120:	e853 3f00 	ldrex	r3, [r3]
 8007124:	623b      	str	r3, [r7, #32]
   return(result);
 8007126:	6a3b      	ldr	r3, [r7, #32]
 8007128:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800712c:	63bb      	str	r3, [r7, #56]	; 0x38
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	461a      	mov	r2, r3
 8007134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007136:	633b      	str	r3, [r7, #48]	; 0x30
 8007138:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800713c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800713e:	e841 2300 	strex	r3, r2, [r1]
 8007142:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1e6      	bne.n	8007118 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	e853 3f00 	ldrex	r3, [r3]
 8007156:	60fb      	str	r3, [r7, #12]
   return(result);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800715e:	637b      	str	r3, [r7, #52]	; 0x34
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	461a      	mov	r2, r3
 8007166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007168:	61fb      	str	r3, [r7, #28]
 800716a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800716c:	69b9      	ldr	r1, [r7, #24]
 800716e:	69fa      	ldr	r2, [r7, #28]
 8007170:	e841 2300 	strex	r3, r2, [r1]
 8007174:	617b      	str	r3, [r7, #20]
   return(result);
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1e6      	bne.n	800714a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800717c:	e018      	b.n	80071b0 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007182:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007186:	881b      	ldrh	r3, [r3, #0]
 8007188:	461a      	mov	r2, r3
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007192:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007198:	1c9a      	adds	r2, r3, #2
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80071a4:	b29b      	uxth	r3, r3
 80071a6:	3b01      	subs	r3, #1
 80071a8:	b29a      	uxth	r2, r3
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80071b0:	bf00      	nop
 80071b2:	3744      	adds	r7, #68	; 0x44
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b088      	sub	sp, #32
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	e853 3f00 	ldrex	r3, [r3]
 80071d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071d8:	61fb      	str	r3, [r7, #28]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	461a      	mov	r2, r3
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	61bb      	str	r3, [r7, #24]
 80071e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e6:	6979      	ldr	r1, [r7, #20]
 80071e8:	69ba      	ldr	r2, [r7, #24]
 80071ea:	e841 2300 	strex	r3, r2, [r1]
 80071ee:	613b      	str	r3, [r7, #16]
   return(result);
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d1e6      	bne.n	80071c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2220      	movs	r2, #32
 80071fa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f7ff fa62 	bl	80066cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007208:	bf00      	nop
 800720a:	3720      	adds	r7, #32
 800720c:	46bd      	mov	sp, r7
 800720e:	bd80      	pop	{r7, pc}

08007210 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007210:	b084      	sub	sp, #16
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
 800721a:	f107 001c 	add.w	r0, r7, #28
 800721e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007224:	2b01      	cmp	r3, #1
 8007226:	d120      	bne.n	800726a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800722c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	68da      	ldr	r2, [r3, #12]
 8007238:	4b20      	ldr	r3, [pc, #128]	; (80072bc <USB_CoreInit+0xac>)
 800723a:	4013      	ands	r3, r2
 800723c:	687a      	ldr	r2, [r7, #4]
 800723e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800724c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800724e:	2b01      	cmp	r3, #1
 8007250:	d105      	bne.n	800725e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 fa96 	bl	8007790 <USB_CoreReset>
 8007264:	4603      	mov	r3, r0
 8007266:	73fb      	strb	r3, [r7, #15]
 8007268:	e010      	b.n	800728c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fa8a 	bl	8007790 <USB_CoreReset>
 800727c:	4603      	mov	r3, r0
 800727e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007284:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800728c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800728e:	2b01      	cmp	r3, #1
 8007290:	d10b      	bne.n	80072aa <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f043 0206 	orr.w	r2, r3, #6
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f043 0220 	orr.w	r2, r3, #32
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80072aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3710      	adds	r7, #16
 80072b0:	46bd      	mov	sp, r7
 80072b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072b6:	b004      	add	sp, #16
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	ffbdffbf 	.word	0xffbdffbf

080072c0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f023 0201 	bic.w	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80072d4:	2300      	movs	r3, #0
}
 80072d6:	4618      	mov	r0, r3
 80072d8:	370c      	adds	r7, #12
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr

080072e2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80072e2:	b580      	push	{r7, lr}
 80072e4:	b084      	sub	sp, #16
 80072e6:	af00      	add	r7, sp, #0
 80072e8:	6078      	str	r0, [r7, #4]
 80072ea:	460b      	mov	r3, r1
 80072ec:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80072fe:	78fb      	ldrb	r3, [r7, #3]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d115      	bne.n	8007330 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007310:	2001      	movs	r0, #1
 8007312:	f7fb fd9b 	bl	8002e4c <HAL_Delay>
      ms++;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	3301      	adds	r3, #1
 800731a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 fa29 	bl	8007774 <USB_GetMode>
 8007322:	4603      	mov	r3, r0
 8007324:	2b01      	cmp	r3, #1
 8007326:	d01e      	beq.n	8007366 <USB_SetCurrentMode+0x84>
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b31      	cmp	r3, #49	; 0x31
 800732c:	d9f0      	bls.n	8007310 <USB_SetCurrentMode+0x2e>
 800732e:	e01a      	b.n	8007366 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007330:	78fb      	ldrb	r3, [r7, #3]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d115      	bne.n	8007362 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007342:	2001      	movs	r0, #1
 8007344:	f7fb fd82 	bl	8002e4c <HAL_Delay>
      ms++;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	3301      	adds	r3, #1
 800734c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 fa10 	bl	8007774 <USB_GetMode>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d005      	beq.n	8007366 <USB_SetCurrentMode+0x84>
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b31      	cmp	r3, #49	; 0x31
 800735e:	d9f0      	bls.n	8007342 <USB_SetCurrentMode+0x60>
 8007360:	e001      	b.n	8007366 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e005      	b.n	8007372 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2b32      	cmp	r3, #50	; 0x32
 800736a:	d101      	bne.n	8007370 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e000      	b.n	8007372 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	4618      	mov	r0, r3
 8007374:	3710      	adds	r7, #16
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
	...

0800737c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800737c:	b084      	sub	sp, #16
 800737e:	b580      	push	{r7, lr}
 8007380:	b086      	sub	sp, #24
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800738a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800738e:	2300      	movs	r3, #0
 8007390:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007396:	2300      	movs	r3, #0
 8007398:	613b      	str	r3, [r7, #16]
 800739a:	e009      	b.n	80073b0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	3340      	adds	r3, #64	; 0x40
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	4413      	add	r3, r2
 80073a6:	2200      	movs	r2, #0
 80073a8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	3301      	adds	r3, #1
 80073ae:	613b      	str	r3, [r7, #16]
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	2b0e      	cmp	r3, #14
 80073b4:	d9f2      	bls.n	800739c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80073b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d11c      	bne.n	80073f6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	68fa      	ldr	r2, [r7, #12]
 80073c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80073ca:	f043 0302 	orr.w	r3, r3, #2
 80073ce:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073d4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	601a      	str	r2, [r3, #0]
 80073f4:	e005      	b.n	8007402 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007408:	461a      	mov	r2, r3
 800740a:	2300      	movs	r3, #0
 800740c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007414:	4619      	mov	r1, r3
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800741c:	461a      	mov	r2, r3
 800741e:	680b      	ldr	r3, [r1, #0]
 8007420:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007424:	2b01      	cmp	r3, #1
 8007426:	d10c      	bne.n	8007442 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007428:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800742a:	2b00      	cmp	r3, #0
 800742c:	d104      	bne.n	8007438 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800742e:	2100      	movs	r1, #0
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f965 	bl	8007700 <USB_SetDevSpeed>
 8007436:	e008      	b.n	800744a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007438:	2101      	movs	r1, #1
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f960 	bl	8007700 <USB_SetDevSpeed>
 8007440:	e003      	b.n	800744a <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007442:	2103      	movs	r1, #3
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f000 f95b 	bl	8007700 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800744a:	2110      	movs	r1, #16
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f8f3 	bl	8007638 <USB_FlushTxFifo>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 f91f 	bl	80076a0 <USB_FlushRxFifo>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007472:	461a      	mov	r2, r3
 8007474:	2300      	movs	r3, #0
 8007476:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800747e:	461a      	mov	r2, r3
 8007480:	2300      	movs	r3, #0
 8007482:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800748a:	461a      	mov	r2, r3
 800748c:	2300      	movs	r3, #0
 800748e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007490:	2300      	movs	r3, #0
 8007492:	613b      	str	r3, [r7, #16]
 8007494:	e043      	b.n	800751e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	015a      	lsls	r2, r3, #5
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	4413      	add	r3, r2
 800749e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80074a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80074ac:	d118      	bne.n	80074e0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d10a      	bne.n	80074ca <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c0:	461a      	mov	r2, r3
 80074c2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80074c6:	6013      	str	r3, [r2, #0]
 80074c8:	e013      	b.n	80074f2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	015a      	lsls	r2, r3, #5
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	4413      	add	r3, r2
 80074d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074d6:	461a      	mov	r2, r3
 80074d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80074dc:	6013      	str	r3, [r2, #0]
 80074de:	e008      	b.n	80074f2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	015a      	lsls	r2, r3, #5
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	4413      	add	r3, r2
 80074e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074ec:	461a      	mov	r2, r3
 80074ee:	2300      	movs	r3, #0
 80074f0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	015a      	lsls	r2, r3, #5
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	4413      	add	r3, r2
 80074fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074fe:	461a      	mov	r2, r3
 8007500:	2300      	movs	r3, #0
 8007502:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	015a      	lsls	r2, r3, #5
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	4413      	add	r3, r2
 800750c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007510:	461a      	mov	r2, r3
 8007512:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007516:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	3301      	adds	r3, #1
 800751c:	613b      	str	r3, [r7, #16]
 800751e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	429a      	cmp	r2, r3
 8007524:	d3b7      	bcc.n	8007496 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007526:	2300      	movs	r3, #0
 8007528:	613b      	str	r3, [r7, #16]
 800752a:	e043      	b.n	80075b4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	015a      	lsls	r2, r3, #5
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	4413      	add	r3, r2
 8007534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800753e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007542:	d118      	bne.n	8007576 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10a      	bne.n	8007560 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800754a:	693b      	ldr	r3, [r7, #16]
 800754c:	015a      	lsls	r2, r3, #5
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	4413      	add	r3, r2
 8007552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007556:	461a      	mov	r2, r3
 8007558:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800755c:	6013      	str	r3, [r2, #0]
 800755e:	e013      	b.n	8007588 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	015a      	lsls	r2, r3, #5
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	4413      	add	r3, r2
 8007568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800756c:	461a      	mov	r2, r3
 800756e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007572:	6013      	str	r3, [r2, #0]
 8007574:	e008      	b.n	8007588 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007582:	461a      	mov	r2, r3
 8007584:	2300      	movs	r3, #0
 8007586:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007594:	461a      	mov	r2, r3
 8007596:	2300      	movs	r3, #0
 8007598:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800759a:	693b      	ldr	r3, [r7, #16]
 800759c:	015a      	lsls	r2, r3, #5
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	4413      	add	r3, r2
 80075a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a6:	461a      	mov	r2, r3
 80075a8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80075ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	3301      	adds	r3, #1
 80075b2:	613b      	str	r3, [r7, #16]
 80075b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b6:	693a      	ldr	r2, [r7, #16]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d3b7      	bcc.n	800752c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075c2:	691b      	ldr	r3, [r3, #16]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80075ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075ce:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80075dc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80075de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d105      	bne.n	80075f0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	699b      	ldr	r3, [r3, #24]
 80075e8:	f043 0210 	orr.w	r2, r3, #16
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	699a      	ldr	r2, [r3, #24]
 80075f4:	4b0e      	ldr	r3, [pc, #56]	; (8007630 <USB_DevInit+0x2b4>)
 80075f6:	4313      	orrs	r3, r2
 80075f8:	687a      	ldr	r2, [r7, #4]
 80075fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80075fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d005      	beq.n	800760e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	f043 0208 	orr.w	r2, r3, #8
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800760e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007610:	2b01      	cmp	r3, #1
 8007612:	d105      	bne.n	8007620 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	699a      	ldr	r2, [r3, #24]
 8007618:	4b06      	ldr	r3, [pc, #24]	; (8007634 <USB_DevInit+0x2b8>)
 800761a:	4313      	orrs	r3, r2
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007620:	7dfb      	ldrb	r3, [r7, #23]
}
 8007622:	4618      	mov	r0, r3
 8007624:	3718      	adds	r7, #24
 8007626:	46bd      	mov	sp, r7
 8007628:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800762c:	b004      	add	sp, #16
 800762e:	4770      	bx	lr
 8007630:	803c3800 	.word	0x803c3800
 8007634:	40000004 	.word	0x40000004

08007638 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007638:	b480      	push	{r7}
 800763a:	b085      	sub	sp, #20
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007642:	2300      	movs	r3, #0
 8007644:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	3301      	adds	r3, #1
 800764a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	4a13      	ldr	r2, [pc, #76]	; (800769c <USB_FlushTxFifo+0x64>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d901      	bls.n	8007658 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007654:	2303      	movs	r3, #3
 8007656:	e01b      	b.n	8007690 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	2b00      	cmp	r3, #0
 800765e:	daf2      	bge.n	8007646 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007660:	2300      	movs	r3, #0
 8007662:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	019b      	lsls	r3, r3, #6
 8007668:	f043 0220 	orr.w	r2, r3, #32
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	3301      	adds	r3, #1
 8007674:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	4a08      	ldr	r2, [pc, #32]	; (800769c <USB_FlushTxFifo+0x64>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d901      	bls.n	8007682 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800767e:	2303      	movs	r3, #3
 8007680:	e006      	b.n	8007690 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	691b      	ldr	r3, [r3, #16]
 8007686:	f003 0320 	and.w	r3, r3, #32
 800768a:	2b20      	cmp	r3, #32
 800768c:	d0f0      	beq.n	8007670 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3714      	adds	r7, #20
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr
 800769c:	00030d40 	.word	0x00030d40

080076a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	3301      	adds	r3, #1
 80076b0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	4a11      	ldr	r2, [pc, #68]	; (80076fc <USB_FlushRxFifo+0x5c>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d901      	bls.n	80076be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e018      	b.n	80076f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	daf2      	bge.n	80076ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2210      	movs	r2, #16
 80076ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	3301      	adds	r3, #1
 80076d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	4a08      	ldr	r2, [pc, #32]	; (80076fc <USB_FlushRxFifo+0x5c>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d901      	bls.n	80076e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e006      	b.n	80076f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	f003 0310 	and.w	r3, r3, #16
 80076ea:	2b10      	cmp	r3, #16
 80076ec:	d0f0      	beq.n	80076d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3714      	adds	r7, #20
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr
 80076fc:	00030d40 	.word	0x00030d40

08007700 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	460b      	mov	r3, r1
 800770a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	78fb      	ldrb	r3, [r7, #3]
 800771a:	68f9      	ldr	r1, [r7, #12]
 800771c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007720:	4313      	orrs	r3, r2
 8007722:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3714      	adds	r7, #20
 800772a:	46bd      	mov	sp, r7
 800772c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007730:	4770      	bx	lr

08007732 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007732:	b480      	push	{r7}
 8007734:	b085      	sub	sp, #20
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68fa      	ldr	r2, [r7, #12]
 8007748:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800774c:	f023 0303 	bic.w	r3, r3, #3
 8007750:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007760:	f043 0302 	orr.w	r3, r3, #2
 8007764:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	f003 0301 	and.w	r3, r3, #1
}
 8007784:	4618      	mov	r0, r3
 8007786:	370c      	adds	r7, #12
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007798:	2300      	movs	r3, #0
 800779a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	3301      	adds	r3, #1
 80077a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	4a13      	ldr	r2, [pc, #76]	; (80077f4 <USB_CoreReset+0x64>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d901      	bls.n	80077ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80077aa:	2303      	movs	r3, #3
 80077ac:	e01b      	b.n	80077e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	daf2      	bge.n	800779c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80077b6:	2300      	movs	r3, #0
 80077b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	f043 0201 	orr.w	r2, r3, #1
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	3301      	adds	r3, #1
 80077ca:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	4a09      	ldr	r2, [pc, #36]	; (80077f4 <USB_CoreReset+0x64>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d901      	bls.n	80077d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80077d4:	2303      	movs	r3, #3
 80077d6:	e006      	b.n	80077e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	691b      	ldr	r3, [r3, #16]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d0f0      	beq.n	80077c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80077e4:	2300      	movs	r3, #0
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	00030d40 	.word	0x00030d40

080077f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80077f8:	b480      	push	{r7}
 80077fa:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80077fc:	bf00      	nop
 80077fe:	46bd      	mov	sp, r7
 8007800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007804:	4770      	bx	lr
	...

08007808 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800780e:	f3ef 8305 	mrs	r3, IPSR
 8007812:	60bb      	str	r3, [r7, #8]
  return(result);
 8007814:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10f      	bne.n	800783a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800781a:	f3ef 8310 	mrs	r3, PRIMASK
 800781e:	607b      	str	r3, [r7, #4]
  return(result);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d105      	bne.n	8007832 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007826:	f3ef 8311 	mrs	r3, BASEPRI
 800782a:	603b      	str	r3, [r7, #0]
  return(result);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d007      	beq.n	8007842 <osKernelInitialize+0x3a>
 8007832:	4b0e      	ldr	r3, [pc, #56]	; (800786c <osKernelInitialize+0x64>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2b02      	cmp	r3, #2
 8007838:	d103      	bne.n	8007842 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800783a:	f06f 0305 	mvn.w	r3, #5
 800783e:	60fb      	str	r3, [r7, #12]
 8007840:	e00c      	b.n	800785c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007842:	4b0a      	ldr	r3, [pc, #40]	; (800786c <osKernelInitialize+0x64>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d105      	bne.n	8007856 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800784a:	4b08      	ldr	r3, [pc, #32]	; (800786c <osKernelInitialize+0x64>)
 800784c:	2201      	movs	r2, #1
 800784e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007850:	2300      	movs	r3, #0
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	e002      	b.n	800785c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007856:	f04f 33ff 	mov.w	r3, #4294967295
 800785a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800785c:	68fb      	ldr	r3, [r7, #12]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3714      	adds	r7, #20
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	20000aa4 	.word	0x20000aa4

08007870 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007876:	f3ef 8305 	mrs	r3, IPSR
 800787a:	60bb      	str	r3, [r7, #8]
  return(result);
 800787c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800787e:	2b00      	cmp	r3, #0
 8007880:	d10f      	bne.n	80078a2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007882:	f3ef 8310 	mrs	r3, PRIMASK
 8007886:	607b      	str	r3, [r7, #4]
  return(result);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d105      	bne.n	800789a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800788e:	f3ef 8311 	mrs	r3, BASEPRI
 8007892:	603b      	str	r3, [r7, #0]
  return(result);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d007      	beq.n	80078aa <osKernelStart+0x3a>
 800789a:	4b0f      	ldr	r3, [pc, #60]	; (80078d8 <osKernelStart+0x68>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d103      	bne.n	80078aa <osKernelStart+0x3a>
    stat = osErrorISR;
 80078a2:	f06f 0305 	mvn.w	r3, #5
 80078a6:	60fb      	str	r3, [r7, #12]
 80078a8:	e010      	b.n	80078cc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80078aa:	4b0b      	ldr	r3, [pc, #44]	; (80078d8 <osKernelStart+0x68>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d109      	bne.n	80078c6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80078b2:	f7ff ffa1 	bl	80077f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80078b6:	4b08      	ldr	r3, [pc, #32]	; (80078d8 <osKernelStart+0x68>)
 80078b8:	2202      	movs	r2, #2
 80078ba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80078bc:	f001 fa3e 	bl	8008d3c <vTaskStartScheduler>
      stat = osOK;
 80078c0:	2300      	movs	r3, #0
 80078c2:	60fb      	str	r3, [r7, #12]
 80078c4:	e002      	b.n	80078cc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80078c6:	f04f 33ff 	mov.w	r3, #4294967295
 80078ca:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80078cc:	68fb      	ldr	r3, [r7, #12]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	20000aa4 	.word	0x20000aa4

080078dc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80078dc:	b580      	push	{r7, lr}
 80078de:	b090      	sub	sp, #64	; 0x40
 80078e0:	af04      	add	r7, sp, #16
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80078e8:	2300      	movs	r3, #0
 80078ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078ec:	f3ef 8305 	mrs	r3, IPSR
 80078f0:	61fb      	str	r3, [r7, #28]
  return(result);
 80078f2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f040 808f 	bne.w	8007a18 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078fa:	f3ef 8310 	mrs	r3, PRIMASK
 80078fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d105      	bne.n	8007912 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007906:	f3ef 8311 	mrs	r3, BASEPRI
 800790a:	617b      	str	r3, [r7, #20]
  return(result);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d003      	beq.n	800791a <osThreadNew+0x3e>
 8007912:	4b44      	ldr	r3, [pc, #272]	; (8007a24 <osThreadNew+0x148>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b02      	cmp	r3, #2
 8007918:	d07e      	beq.n	8007a18 <osThreadNew+0x13c>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d07b      	beq.n	8007a18 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007920:	2380      	movs	r3, #128	; 0x80
 8007922:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007924:	2318      	movs	r3, #24
 8007926:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007928:	2300      	movs	r3, #0
 800792a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800792c:	f04f 33ff 	mov.w	r3, #4294967295
 8007930:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d045      	beq.n	80079c4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d002      	beq.n	8007946 <osThreadNew+0x6a>
        name = attr->name;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d002      	beq.n	8007954 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	699b      	ldr	r3, [r3, #24]
 8007952:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007956:	2b00      	cmp	r3, #0
 8007958:	d008      	beq.n	800796c <osThreadNew+0x90>
 800795a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795c:	2b38      	cmp	r3, #56	; 0x38
 800795e:	d805      	bhi.n	800796c <osThreadNew+0x90>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	685b      	ldr	r3, [r3, #4]
 8007964:	f003 0301 	and.w	r3, r3, #1
 8007968:	2b00      	cmp	r3, #0
 800796a:	d001      	beq.n	8007970 <osThreadNew+0x94>
        return (NULL);
 800796c:	2300      	movs	r3, #0
 800796e:	e054      	b.n	8007a1a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	695b      	ldr	r3, [r3, #20]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d003      	beq.n	8007980 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	695b      	ldr	r3, [r3, #20]
 800797c:	089b      	lsrs	r3, r3, #2
 800797e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d00e      	beq.n	80079a6 <osThreadNew+0xca>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	2ba7      	cmp	r3, #167	; 0xa7
 800798e:	d90a      	bls.n	80079a6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007994:	2b00      	cmp	r3, #0
 8007996:	d006      	beq.n	80079a6 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <osThreadNew+0xca>
        mem = 1;
 80079a0:	2301      	movs	r3, #1
 80079a2:	623b      	str	r3, [r7, #32]
 80079a4:	e010      	b.n	80079c8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10c      	bne.n	80079c8 <osThreadNew+0xec>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d108      	bne.n	80079c8 <osThreadNew+0xec>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d104      	bne.n	80079c8 <osThreadNew+0xec>
          mem = 0;
 80079be:	2300      	movs	r3, #0
 80079c0:	623b      	str	r3, [r7, #32]
 80079c2:	e001      	b.n	80079c8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d110      	bne.n	80079f0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80079d6:	9202      	str	r2, [sp, #8]
 80079d8:	9301      	str	r3, [sp, #4]
 80079da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079dc:	9300      	str	r3, [sp, #0]
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f000 fea7 	bl	8008738 <xTaskCreateStatic>
 80079ea:	4603      	mov	r3, r0
 80079ec:	613b      	str	r3, [r7, #16]
 80079ee:	e013      	b.n	8007a18 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80079f0:	6a3b      	ldr	r3, [r7, #32]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d110      	bne.n	8007a18 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80079f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	f107 0310 	add.w	r3, r7, #16
 80079fe:	9301      	str	r3, [sp, #4]
 8007a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f000 fef8 	bl	80087fe <xTaskCreate>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d001      	beq.n	8007a18 <osThreadNew+0x13c>
          hTask = NULL;
 8007a14:	2300      	movs	r3, #0
 8007a16:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007a18:	693b      	ldr	r3, [r7, #16]
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3730      	adds	r7, #48	; 0x30
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bd80      	pop	{r7, pc}
 8007a22:	bf00      	nop
 8007a24:	20000aa4 	.word	0x20000aa4

08007a28 <osThreadSuspend>:
  }

  return (stat);
}

osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b088      	sub	sp, #32
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a34:	f3ef 8305 	mrs	r3, IPSR
 8007a38:	617b      	str	r3, [r7, #20]
  return(result);
 8007a3a:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10f      	bne.n	8007a60 <osThreadSuspend+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a40:	f3ef 8310 	mrs	r3, PRIMASK
 8007a44:	613b      	str	r3, [r7, #16]
  return(result);
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d105      	bne.n	8007a58 <osThreadSuspend+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007a4c:	f3ef 8311 	mrs	r3, BASEPRI
 8007a50:	60fb      	str	r3, [r7, #12]
  return(result);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d007      	beq.n	8007a68 <osThreadSuspend+0x40>
 8007a58:	4b0c      	ldr	r3, [pc, #48]	; (8007a8c <osThreadSuspend+0x64>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	d103      	bne.n	8007a68 <osThreadSuspend+0x40>
    stat = osErrorISR;
 8007a60:	f06f 0305 	mvn.w	r3, #5
 8007a64:	61fb      	str	r3, [r7, #28]
 8007a66:	e00b      	b.n	8007a80 <osThreadSuspend+0x58>
  }
  else if (hTask == NULL) {
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d103      	bne.n	8007a76 <osThreadSuspend+0x4e>
    stat = osErrorParameter;
 8007a6e:	f06f 0303 	mvn.w	r3, #3
 8007a72:	61fb      	str	r3, [r7, #28]
 8007a74:	e004      	b.n	8007a80 <osThreadSuspend+0x58>
  }
  else {
    stat = osOK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	61fb      	str	r3, [r7, #28]
    vTaskSuspend (hTask);
 8007a7a:	69b8      	ldr	r0, [r7, #24]
 8007a7c:	f001 f852 	bl	8008b24 <vTaskSuspend>
  }

  return (stat);
 8007a80:	69fb      	ldr	r3, [r7, #28]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3720      	adds	r7, #32
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	20000aa4 	.word	0x20000aa4

08007a90 <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b088      	sub	sp, #32
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a9c:	f3ef 8305 	mrs	r3, IPSR
 8007aa0:	617b      	str	r3, [r7, #20]
  return(result);
 8007aa2:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10f      	bne.n	8007ac8 <osThreadResume+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa8:	f3ef 8310 	mrs	r3, PRIMASK
 8007aac:	613b      	str	r3, [r7, #16]
  return(result);
 8007aae:	693b      	ldr	r3, [r7, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d105      	bne.n	8007ac0 <osThreadResume+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007ab4:	f3ef 8311 	mrs	r3, BASEPRI
 8007ab8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d007      	beq.n	8007ad0 <osThreadResume+0x40>
 8007ac0:	4b0c      	ldr	r3, [pc, #48]	; (8007af4 <osThreadResume+0x64>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d103      	bne.n	8007ad0 <osThreadResume+0x40>
    stat = osErrorISR;
 8007ac8:	f06f 0305 	mvn.w	r3, #5
 8007acc:	61fb      	str	r3, [r7, #28]
 8007ace:	e00b      	b.n	8007ae8 <osThreadResume+0x58>
  }
  else if (hTask == NULL) {
 8007ad0:	69bb      	ldr	r3, [r7, #24]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d103      	bne.n	8007ade <osThreadResume+0x4e>
    stat = osErrorParameter;
 8007ad6:	f06f 0303 	mvn.w	r3, #3
 8007ada:	61fb      	str	r3, [r7, #28]
 8007adc:	e004      	b.n	8007ae8 <osThreadResume+0x58>
  }
  else {
    stat = osOK;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	61fb      	str	r3, [r7, #28]
    vTaskResume (hTask);
 8007ae2:	69b8      	ldr	r0, [r7, #24]
 8007ae4:	f001 f8ca 	bl	8008c7c <vTaskResume>
  }

  return (stat);
 8007ae8:	69fb      	ldr	r3, [r7, #28]
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3720      	adds	r7, #32
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	20000aa4 	.word	0x20000aa4

08007af8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b086      	sub	sp, #24
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b00:	f3ef 8305 	mrs	r3, IPSR
 8007b04:	613b      	str	r3, [r7, #16]
  return(result);
 8007b06:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10f      	bne.n	8007b2c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b10:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d105      	bne.n	8007b24 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007b18:	f3ef 8311 	mrs	r3, BASEPRI
 8007b1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d007      	beq.n	8007b34 <osDelay+0x3c>
 8007b24:	4b0a      	ldr	r3, [pc, #40]	; (8007b50 <osDelay+0x58>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d103      	bne.n	8007b34 <osDelay+0x3c>
    stat = osErrorISR;
 8007b2c:	f06f 0305 	mvn.w	r3, #5
 8007b30:	617b      	str	r3, [r7, #20]
 8007b32:	e007      	b.n	8007b44 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007b34:	2300      	movs	r3, #0
 8007b36:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <osDelay+0x4c>
      vTaskDelay(ticks);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 ffba 	bl	8008ab8 <vTaskDelay>
    }
  }

  return (stat);
 8007b44:	697b      	ldr	r3, [r7, #20]
}
 8007b46:	4618      	mov	r0, r3
 8007b48:	3718      	adds	r7, #24
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}
 8007b4e:	bf00      	nop
 8007b50:	20000aa4 	.word	0x20000aa4

08007b54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	4a07      	ldr	r2, [pc, #28]	; (8007b80 <vApplicationGetIdleTaskMemory+0x2c>)
 8007b64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	4a06      	ldr	r2, [pc, #24]	; (8007b84 <vApplicationGetIdleTaskMemory+0x30>)
 8007b6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2280      	movs	r2, #128	; 0x80
 8007b70:	601a      	str	r2, [r3, #0]
}
 8007b72:	bf00      	nop
 8007b74:	3714      	adds	r7, #20
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20000aa8 	.word	0x20000aa8
 8007b84:	20000b50 	.word	0x20000b50

08007b88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007b88:	b480      	push	{r7}
 8007b8a:	b085      	sub	sp, #20
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4a07      	ldr	r2, [pc, #28]	; (8007bb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8007b98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	4a06      	ldr	r2, [pc, #24]	; (8007bb8 <vApplicationGetTimerTaskMemory+0x30>)
 8007b9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007ba6:	601a      	str	r2, [r3, #0]
}
 8007ba8:	bf00      	nop
 8007baa:	3714      	adds	r7, #20
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr
 8007bb4:	20000d50 	.word	0x20000d50
 8007bb8:	20000df8 	.word	0x20000df8

08007bbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b083      	sub	sp, #12
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f103 0208 	add.w	r2, r3, #8
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8007bd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f103 0208 	add.w	r2, r3, #8
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f103 0208 	add.w	r2, r3, #8
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007bf0:	bf00      	nop
 8007bf2:	370c      	adds	r7, #12
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b083      	sub	sp, #12
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2200      	movs	r2, #0
 8007c08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007c0a:	bf00      	nop
 8007c0c:	370c      	adds	r7, #12
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c16:	b480      	push	{r7}
 8007c18:	b085      	sub	sp, #20
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
 8007c1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	685b      	ldr	r3, [r3, #4]
 8007c24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	683a      	ldr	r2, [r7, #0]
 8007c3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	683a      	ldr	r2, [r7, #0]
 8007c40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	601a      	str	r2, [r3, #0]
}
 8007c52:	bf00      	nop
 8007c54:	3714      	adds	r7, #20
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c74:	d103      	bne.n	8007c7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	e00c      	b.n	8007c98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3308      	adds	r3, #8
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	e002      	b.n	8007c8c <vListInsert+0x2e>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	60fb      	str	r3, [r7, #12]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	685b      	ldr	r3, [r3, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68ba      	ldr	r2, [r7, #8]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d2f6      	bcs.n	8007c86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	685b      	ldr	r3, [r3, #4]
 8007ca4:	683a      	ldr	r2, [r7, #0]
 8007ca6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	68fa      	ldr	r2, [r7, #12]
 8007cac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	1c5a      	adds	r2, r3, #1
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	601a      	str	r2, [r3, #0]
}
 8007cc4:	bf00      	nop
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	685b      	ldr	r3, [r3, #4]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	6892      	ldr	r2, [r2, #8]
 8007ce6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	6852      	ldr	r2, [r2, #4]
 8007cf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	687a      	ldr	r2, [r7, #4]
 8007cf8:	429a      	cmp	r2, r3
 8007cfa:	d103      	bne.n	8007d04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689a      	ldr	r2, [r3, #8]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2200      	movs	r2, #0
 8007d08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	1e5a      	subs	r2, r3, #1
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10c      	bne.n	8007d52 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3c:	b672      	cpsid	i
 8007d3e:	f383 8811 	msr	BASEPRI, r3
 8007d42:	f3bf 8f6f 	isb	sy
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	b662      	cpsie	i
 8007d4c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d4e:	bf00      	nop
 8007d50:	e7fe      	b.n	8007d50 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8007d52:	f002 f9b3 	bl	800a0bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d5e:	68f9      	ldr	r1, [r7, #12]
 8007d60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d62:	fb01 f303 	mul.w	r3, r1, r3
 8007d66:	441a      	add	r2, r3
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d82:	3b01      	subs	r3, #1
 8007d84:	68f9      	ldr	r1, [r7, #12]
 8007d86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007d88:	fb01 f303 	mul.w	r3, r1, r3
 8007d8c:	441a      	add	r2, r3
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	22ff      	movs	r2, #255	; 0xff
 8007d96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	22ff      	movs	r2, #255	; 0xff
 8007d9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d114      	bne.n	8007dd2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d01a      	beq.n	8007de6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	3310      	adds	r3, #16
 8007db4:	4618      	mov	r0, r3
 8007db6:	f001 fa69 	bl	800928c <xTaskRemoveFromEventList>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d012      	beq.n	8007de6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007dc0:	4b0c      	ldr	r3, [pc, #48]	; (8007df4 <xQueueGenericReset+0xd0>)
 8007dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dc6:	601a      	str	r2, [r3, #0]
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	f3bf 8f6f 	isb	sy
 8007dd0:	e009      	b.n	8007de6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	3310      	adds	r3, #16
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f7ff fef0 	bl	8007bbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3324      	adds	r3, #36	; 0x24
 8007de0:	4618      	mov	r0, r3
 8007de2:	f7ff feeb 	bl	8007bbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007de6:	f002 f99d 	bl	800a124 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007dea:	2301      	movs	r3, #1
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3710      	adds	r7, #16
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	e000ed04 	.word	0xe000ed04

08007df8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b08e      	sub	sp, #56	; 0x38
 8007dfc:	af02      	add	r7, sp, #8
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	607a      	str	r2, [r7, #4]
 8007e04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10c      	bne.n	8007e26 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8007e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e10:	b672      	cpsid	i
 8007e12:	f383 8811 	msr	BASEPRI, r3
 8007e16:	f3bf 8f6f 	isb	sy
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	b662      	cpsie	i
 8007e20:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007e22:	bf00      	nop
 8007e24:	e7fe      	b.n	8007e24 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10c      	bne.n	8007e46 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8007e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e30:	b672      	cpsid	i
 8007e32:	f383 8811 	msr	BASEPRI, r3
 8007e36:	f3bf 8f6f 	isb	sy
 8007e3a:	f3bf 8f4f 	dsb	sy
 8007e3e:	b662      	cpsie	i
 8007e40:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007e42:	bf00      	nop
 8007e44:	e7fe      	b.n	8007e44 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <xQueueGenericCreateStatic+0x5a>
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d001      	beq.n	8007e56 <xQueueGenericCreateStatic+0x5e>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e000      	b.n	8007e58 <xQueueGenericCreateStatic+0x60>
 8007e56:	2300      	movs	r3, #0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10c      	bne.n	8007e76 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8007e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e60:	b672      	cpsid	i
 8007e62:	f383 8811 	msr	BASEPRI, r3
 8007e66:	f3bf 8f6f 	isb	sy
 8007e6a:	f3bf 8f4f 	dsb	sy
 8007e6e:	b662      	cpsie	i
 8007e70:	623b      	str	r3, [r7, #32]
}
 8007e72:	bf00      	nop
 8007e74:	e7fe      	b.n	8007e74 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d102      	bne.n	8007e82 <xQueueGenericCreateStatic+0x8a>
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d101      	bne.n	8007e86 <xQueueGenericCreateStatic+0x8e>
 8007e82:	2301      	movs	r3, #1
 8007e84:	e000      	b.n	8007e88 <xQueueGenericCreateStatic+0x90>
 8007e86:	2300      	movs	r3, #0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d10c      	bne.n	8007ea6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8007e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e90:	b672      	cpsid	i
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	b662      	cpsie	i
 8007ea0:	61fb      	str	r3, [r7, #28]
}
 8007ea2:	bf00      	nop
 8007ea4:	e7fe      	b.n	8007ea4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007ea6:	2350      	movs	r3, #80	; 0x50
 8007ea8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b50      	cmp	r3, #80	; 0x50
 8007eae:	d00c      	beq.n	8007eca <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8007eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb4:	b672      	cpsid	i
 8007eb6:	f383 8811 	msr	BASEPRI, r3
 8007eba:	f3bf 8f6f 	isb	sy
 8007ebe:	f3bf 8f4f 	dsb	sy
 8007ec2:	b662      	cpsie	i
 8007ec4:	61bb      	str	r3, [r7, #24]
}
 8007ec6:	bf00      	nop
 8007ec8:	e7fe      	b.n	8007ec8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007eca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00d      	beq.n	8007ef2 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007ede:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	68b9      	ldr	r1, [r7, #8]
 8007eec:	68f8      	ldr	r0, [r7, #12]
 8007eee:	f000 f805 	bl	8007efc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3730      	adds	r7, #48	; 0x30
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	60f8      	str	r0, [r7, #12]
 8007f04:	60b9      	str	r1, [r7, #8]
 8007f06:	607a      	str	r2, [r7, #4]
 8007f08:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d103      	bne.n	8007f18 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007f10:	69bb      	ldr	r3, [r7, #24]
 8007f12:	69ba      	ldr	r2, [r7, #24]
 8007f14:	601a      	str	r2, [r3, #0]
 8007f16:	e002      	b.n	8007f1e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007f18:	69bb      	ldr	r3, [r7, #24]
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007f24:	69bb      	ldr	r3, [r7, #24]
 8007f26:	68ba      	ldr	r2, [r7, #8]
 8007f28:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	69b8      	ldr	r0, [r7, #24]
 8007f2e:	f7ff fef9 	bl	8007d24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	78fa      	ldrb	r2, [r7, #3]
 8007f36:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007f3a:	bf00      	nop
 8007f3c:	3710      	adds	r7, #16
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
	...

08007f44 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b08e      	sub	sp, #56	; 0x38
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
 8007f50:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007f52:	2300      	movs	r3, #0
 8007f54:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d10c      	bne.n	8007f7a <xQueueGenericSend+0x36>
	__asm volatile
 8007f60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f64:	b672      	cpsid	i
 8007f66:	f383 8811 	msr	BASEPRI, r3
 8007f6a:	f3bf 8f6f 	isb	sy
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	b662      	cpsie	i
 8007f74:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007f76:	bf00      	nop
 8007f78:	e7fe      	b.n	8007f78 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d103      	bne.n	8007f88 <xQueueGenericSend+0x44>
 8007f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d101      	bne.n	8007f8c <xQueueGenericSend+0x48>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e000      	b.n	8007f8e <xQueueGenericSend+0x4a>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10c      	bne.n	8007fac <xQueueGenericSend+0x68>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f96:	b672      	cpsid	i
 8007f98:	f383 8811 	msr	BASEPRI, r3
 8007f9c:	f3bf 8f6f 	isb	sy
 8007fa0:	f3bf 8f4f 	dsb	sy
 8007fa4:	b662      	cpsie	i
 8007fa6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007fa8:	bf00      	nop
 8007faa:	e7fe      	b.n	8007faa <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	2b02      	cmp	r3, #2
 8007fb0:	d103      	bne.n	8007fba <xQueueGenericSend+0x76>
 8007fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d101      	bne.n	8007fbe <xQueueGenericSend+0x7a>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e000      	b.n	8007fc0 <xQueueGenericSend+0x7c>
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10c      	bne.n	8007fde <xQueueGenericSend+0x9a>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc8:	b672      	cpsid	i
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	b662      	cpsie	i
 8007fd8:	623b      	str	r3, [r7, #32]
}
 8007fda:	bf00      	nop
 8007fdc:	e7fe      	b.n	8007fdc <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fde:	f001 fb1f 	bl	8009620 <xTaskGetSchedulerState>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d102      	bne.n	8007fee <xQueueGenericSend+0xaa>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <xQueueGenericSend+0xae>
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e000      	b.n	8007ff4 <xQueueGenericSend+0xb0>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10c      	bne.n	8008012 <xQueueGenericSend+0xce>
	__asm volatile
 8007ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ffc:	b672      	cpsid	i
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	b662      	cpsie	i
 800800c:	61fb      	str	r3, [r7, #28]
}
 800800e:	bf00      	nop
 8008010:	e7fe      	b.n	8008010 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008012:	f002 f853 	bl	800a0bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008018:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800801e:	429a      	cmp	r2, r3
 8008020:	d302      	bcc.n	8008028 <xQueueGenericSend+0xe4>
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	2b02      	cmp	r3, #2
 8008026:	d129      	bne.n	800807c <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	68b9      	ldr	r1, [r7, #8]
 800802c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800802e:	f000 fa15 	bl	800845c <prvCopyDataToQueue>
 8008032:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008038:	2b00      	cmp	r3, #0
 800803a:	d010      	beq.n	800805e <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800803c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803e:	3324      	adds	r3, #36	; 0x24
 8008040:	4618      	mov	r0, r3
 8008042:	f001 f923 	bl	800928c <xTaskRemoveFromEventList>
 8008046:	4603      	mov	r3, r0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d013      	beq.n	8008074 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800804c:	4b3f      	ldr	r3, [pc, #252]	; (800814c <xQueueGenericSend+0x208>)
 800804e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008052:	601a      	str	r2, [r3, #0]
 8008054:	f3bf 8f4f 	dsb	sy
 8008058:	f3bf 8f6f 	isb	sy
 800805c:	e00a      	b.n	8008074 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800805e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008060:	2b00      	cmp	r3, #0
 8008062:	d007      	beq.n	8008074 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008064:	4b39      	ldr	r3, [pc, #228]	; (800814c <xQueueGenericSend+0x208>)
 8008066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800806a:	601a      	str	r2, [r3, #0]
 800806c:	f3bf 8f4f 	dsb	sy
 8008070:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008074:	f002 f856 	bl	800a124 <vPortExitCritical>
				return pdPASS;
 8008078:	2301      	movs	r3, #1
 800807a:	e063      	b.n	8008144 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d103      	bne.n	800808a <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008082:	f002 f84f 	bl	800a124 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008086:	2300      	movs	r3, #0
 8008088:	e05c      	b.n	8008144 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800808a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800808c:	2b00      	cmp	r3, #0
 800808e:	d106      	bne.n	800809e <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008090:	f107 0314 	add.w	r3, r7, #20
 8008094:	4618      	mov	r0, r3
 8008096:	f001 f95f 	bl	8009358 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800809a:	2301      	movs	r3, #1
 800809c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800809e:	f002 f841 	bl	800a124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080a2:	f000 febf 	bl	8008e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080a6:	f002 f809 	bl	800a0bc <vPortEnterCritical>
 80080aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80080b0:	b25b      	sxtb	r3, r3
 80080b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b6:	d103      	bne.n	80080c0 <xQueueGenericSend+0x17c>
 80080b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80080c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80080c6:	b25b      	sxtb	r3, r3
 80080c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080cc:	d103      	bne.n	80080d6 <xQueueGenericSend+0x192>
 80080ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d0:	2200      	movs	r2, #0
 80080d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080d6:	f002 f825 	bl	800a124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080da:	1d3a      	adds	r2, r7, #4
 80080dc:	f107 0314 	add.w	r3, r7, #20
 80080e0:	4611      	mov	r1, r2
 80080e2:	4618      	mov	r0, r3
 80080e4:	f001 f94e 	bl	8009384 <xTaskCheckForTimeOut>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d124      	bne.n	8008138 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80080ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80080f0:	f000 faac 	bl	800864c <prvIsQueueFull>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d018      	beq.n	800812c <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80080fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080fc:	3310      	adds	r3, #16
 80080fe:	687a      	ldr	r2, [r7, #4]
 8008100:	4611      	mov	r1, r2
 8008102:	4618      	mov	r0, r3
 8008104:	f001 f86e 	bl	80091e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008108:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800810a:	f000 fa37 	bl	800857c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800810e:	f000 fe97 	bl	8008e40 <xTaskResumeAll>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	f47f af7c 	bne.w	8008012 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800811a:	4b0c      	ldr	r3, [pc, #48]	; (800814c <xQueueGenericSend+0x208>)
 800811c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008120:	601a      	str	r2, [r3, #0]
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	e772      	b.n	8008012 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800812c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800812e:	f000 fa25 	bl	800857c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008132:	f000 fe85 	bl	8008e40 <xTaskResumeAll>
 8008136:	e76c      	b.n	8008012 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800813a:	f000 fa1f 	bl	800857c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800813e:	f000 fe7f 	bl	8008e40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008142:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008144:	4618      	mov	r0, r3
 8008146:	3738      	adds	r7, #56	; 0x38
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}
 800814c:	e000ed04 	.word	0xe000ed04

08008150 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b08e      	sub	sp, #56	; 0x38
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]
 800815c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008164:	2b00      	cmp	r3, #0
 8008166:	d10c      	bne.n	8008182 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800816c:	b672      	cpsid	i
 800816e:	f383 8811 	msr	BASEPRI, r3
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	b662      	cpsie	i
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800817e:	bf00      	nop
 8008180:	e7fe      	b.n	8008180 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d103      	bne.n	8008190 <xQueueGenericSendFromISR+0x40>
 8008188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800818a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <xQueueGenericSendFromISR+0x44>
 8008190:	2301      	movs	r3, #1
 8008192:	e000      	b.n	8008196 <xQueueGenericSendFromISR+0x46>
 8008194:	2300      	movs	r3, #0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10c      	bne.n	80081b4 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800819a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800819e:	b672      	cpsid	i
 80081a0:	f383 8811 	msr	BASEPRI, r3
 80081a4:	f3bf 8f6f 	isb	sy
 80081a8:	f3bf 8f4f 	dsb	sy
 80081ac:	b662      	cpsie	i
 80081ae:	623b      	str	r3, [r7, #32]
}
 80081b0:	bf00      	nop
 80081b2:	e7fe      	b.n	80081b2 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d103      	bne.n	80081c2 <xQueueGenericSendFromISR+0x72>
 80081ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <xQueueGenericSendFromISR+0x76>
 80081c2:	2301      	movs	r3, #1
 80081c4:	e000      	b.n	80081c8 <xQueueGenericSendFromISR+0x78>
 80081c6:	2300      	movs	r3, #0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10c      	bne.n	80081e6 <xQueueGenericSendFromISR+0x96>
	__asm volatile
 80081cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d0:	b672      	cpsid	i
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	b662      	cpsie	i
 80081e0:	61fb      	str	r3, [r7, #28]
}
 80081e2:	bf00      	nop
 80081e4:	e7fe      	b.n	80081e4 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80081e6:	f002 f851 	bl	800a28c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80081ea:	f3ef 8211 	mrs	r2, BASEPRI
 80081ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f2:	b672      	cpsid	i
 80081f4:	f383 8811 	msr	BASEPRI, r3
 80081f8:	f3bf 8f6f 	isb	sy
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	b662      	cpsie	i
 8008202:	61ba      	str	r2, [r7, #24]
 8008204:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008206:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008208:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800820a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800820c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800820e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008212:	429a      	cmp	r2, r3
 8008214:	d302      	bcc.n	800821c <xQueueGenericSendFromISR+0xcc>
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b02      	cmp	r3, #2
 800821a:	d12c      	bne.n	8008276 <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800821c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800821e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008226:	683a      	ldr	r2, [r7, #0]
 8008228:	68b9      	ldr	r1, [r7, #8]
 800822a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800822c:	f000 f916 	bl	800845c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008230:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008238:	d112      	bne.n	8008260 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800823a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800823c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800823e:	2b00      	cmp	r3, #0
 8008240:	d016      	beq.n	8008270 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008244:	3324      	adds	r3, #36	; 0x24
 8008246:	4618      	mov	r0, r3
 8008248:	f001 f820 	bl	800928c <xTaskRemoveFromEventList>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00e      	beq.n	8008270 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d00b      	beq.n	8008270 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2201      	movs	r2, #1
 800825c:	601a      	str	r2, [r3, #0]
 800825e:	e007      	b.n	8008270 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008260:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008264:	3301      	adds	r3, #1
 8008266:	b2db      	uxtb	r3, r3
 8008268:	b25a      	sxtb	r2, r3
 800826a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800826c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008270:	2301      	movs	r3, #1
 8008272:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008274:	e001      	b.n	800827a <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008276:	2300      	movs	r3, #0
 8008278:	637b      	str	r3, [r7, #52]	; 0x34
 800827a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800827c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008284:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008286:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008288:	4618      	mov	r0, r3
 800828a:	3738      	adds	r7, #56	; 0x38
 800828c:	46bd      	mov	sp, r7
 800828e:	bd80      	pop	{r7, pc}

08008290 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b08c      	sub	sp, #48	; 0x30
 8008294:	af00      	add	r7, sp, #0
 8008296:	60f8      	str	r0, [r7, #12]
 8008298:	60b9      	str	r1, [r7, #8]
 800829a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800829c:	2300      	movs	r3, #0
 800829e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80082a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d10c      	bne.n	80082c4 <xQueueReceive+0x34>
	__asm volatile
 80082aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ae:	b672      	cpsid	i
 80082b0:	f383 8811 	msr	BASEPRI, r3
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	f3bf 8f4f 	dsb	sy
 80082bc:	b662      	cpsie	i
 80082be:	623b      	str	r3, [r7, #32]
}
 80082c0:	bf00      	nop
 80082c2:	e7fe      	b.n	80082c2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d103      	bne.n	80082d2 <xQueueReceive+0x42>
 80082ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d101      	bne.n	80082d6 <xQueueReceive+0x46>
 80082d2:	2301      	movs	r3, #1
 80082d4:	e000      	b.n	80082d8 <xQueueReceive+0x48>
 80082d6:	2300      	movs	r3, #0
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10c      	bne.n	80082f6 <xQueueReceive+0x66>
	__asm volatile
 80082dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e0:	b672      	cpsid	i
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	b662      	cpsie	i
 80082f0:	61fb      	str	r3, [r7, #28]
}
 80082f2:	bf00      	nop
 80082f4:	e7fe      	b.n	80082f4 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80082f6:	f001 f993 	bl	8009620 <xTaskGetSchedulerState>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d102      	bne.n	8008306 <xQueueReceive+0x76>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <xQueueReceive+0x7a>
 8008306:	2301      	movs	r3, #1
 8008308:	e000      	b.n	800830c <xQueueReceive+0x7c>
 800830a:	2300      	movs	r3, #0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10c      	bne.n	800832a <xQueueReceive+0x9a>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008314:	b672      	cpsid	i
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	b662      	cpsie	i
 8008324:	61bb      	str	r3, [r7, #24]
}
 8008326:	bf00      	nop
 8008328:	e7fe      	b.n	8008328 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800832a:	f001 fec7 	bl	800a0bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800832e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008332:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008336:	2b00      	cmp	r3, #0
 8008338:	d01f      	beq.n	800837a <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800833a:	68b9      	ldr	r1, [r7, #8]
 800833c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800833e:	f000 f8f7 	bl	8008530 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008344:	1e5a      	subs	r2, r3, #1
 8008346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008348:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800834a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00f      	beq.n	8008372 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008354:	3310      	adds	r3, #16
 8008356:	4618      	mov	r0, r3
 8008358:	f000 ff98 	bl	800928c <xTaskRemoveFromEventList>
 800835c:	4603      	mov	r3, r0
 800835e:	2b00      	cmp	r3, #0
 8008360:	d007      	beq.n	8008372 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008362:	4b3d      	ldr	r3, [pc, #244]	; (8008458 <xQueueReceive+0x1c8>)
 8008364:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008368:	601a      	str	r2, [r3, #0]
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008372:	f001 fed7 	bl	800a124 <vPortExitCritical>
				return pdPASS;
 8008376:	2301      	movs	r3, #1
 8008378:	e069      	b.n	800844e <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d103      	bne.n	8008388 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008380:	f001 fed0 	bl	800a124 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008384:	2300      	movs	r3, #0
 8008386:	e062      	b.n	800844e <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d106      	bne.n	800839c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800838e:	f107 0310 	add.w	r3, r7, #16
 8008392:	4618      	mov	r0, r3
 8008394:	f000 ffe0 	bl	8009358 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008398:	2301      	movs	r3, #1
 800839a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800839c:	f001 fec2 	bl	800a124 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083a0:	f000 fd40 	bl	8008e24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083a4:	f001 fe8a 	bl	800a0bc <vPortEnterCritical>
 80083a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083ae:	b25b      	sxtb	r3, r3
 80083b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083b4:	d103      	bne.n	80083be <xQueueReceive+0x12e>
 80083b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083c4:	b25b      	sxtb	r3, r3
 80083c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ca:	d103      	bne.n	80083d4 <xQueueReceive+0x144>
 80083cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ce:	2200      	movs	r2, #0
 80083d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083d4:	f001 fea6 	bl	800a124 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083d8:	1d3a      	adds	r2, r7, #4
 80083da:	f107 0310 	add.w	r3, r7, #16
 80083de:	4611      	mov	r1, r2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f000 ffcf 	bl	8009384 <xTaskCheckForTimeOut>
 80083e6:	4603      	mov	r3, r0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d123      	bne.n	8008434 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80083ee:	f000 f917 	bl	8008620 <prvIsQueueEmpty>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d017      	beq.n	8008428 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	3324      	adds	r3, #36	; 0x24
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	4611      	mov	r1, r2
 8008400:	4618      	mov	r0, r3
 8008402:	f000 feef 	bl	80091e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008406:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008408:	f000 f8b8 	bl	800857c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800840c:	f000 fd18 	bl	8008e40 <xTaskResumeAll>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d189      	bne.n	800832a <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 8008416:	4b10      	ldr	r3, [pc, #64]	; (8008458 <xQueueReceive+0x1c8>)
 8008418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	f3bf 8f6f 	isb	sy
 8008426:	e780      	b.n	800832a <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800842a:	f000 f8a7 	bl	800857c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800842e:	f000 fd07 	bl	8008e40 <xTaskResumeAll>
 8008432:	e77a      	b.n	800832a <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008434:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008436:	f000 f8a1 	bl	800857c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800843a:	f000 fd01 	bl	8008e40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800843e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008440:	f000 f8ee 	bl	8008620 <prvIsQueueEmpty>
 8008444:	4603      	mov	r3, r0
 8008446:	2b00      	cmp	r3, #0
 8008448:	f43f af6f 	beq.w	800832a <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800844c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800844e:	4618      	mov	r0, r3
 8008450:	3730      	adds	r7, #48	; 0x30
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	e000ed04 	.word	0xe000ed04

0800845c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b086      	sub	sp, #24
 8008460:	af00      	add	r7, sp, #0
 8008462:	60f8      	str	r0, [r7, #12]
 8008464:	60b9      	str	r1, [r7, #8]
 8008466:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008468:	2300      	movs	r3, #0
 800846a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008470:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10d      	bne.n	8008496 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d14d      	bne.n	800851e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	689b      	ldr	r3, [r3, #8]
 8008486:	4618      	mov	r0, r3
 8008488:	f001 f8e8 	bl	800965c <xTaskPriorityDisinherit>
 800848c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	609a      	str	r2, [r3, #8]
 8008494:	e043      	b.n	800851e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d119      	bne.n	80084d0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6858      	ldr	r0, [r3, #4]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a4:	461a      	mov	r2, r3
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	f002 ff2f 	bl	800b30a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084b4:	441a      	add	r2, r3
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	685a      	ldr	r2, [r3, #4]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d32b      	bcc.n	800851e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	605a      	str	r2, [r3, #4]
 80084ce:	e026      	b.n	800851e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	68d8      	ldr	r0, [r3, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084d8:	461a      	mov	r2, r3
 80084da:	68b9      	ldr	r1, [r7, #8]
 80084dc:	f002 ff15 	bl	800b30a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	68da      	ldr	r2, [r3, #12]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e8:	425b      	negs	r3, r3
 80084ea:	441a      	add	r2, r3
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	429a      	cmp	r2, r3
 80084fa:	d207      	bcs.n	800850c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	689a      	ldr	r2, [r3, #8]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008504:	425b      	negs	r3, r3
 8008506:	441a      	add	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2b02      	cmp	r3, #2
 8008510:	d105      	bne.n	800851e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008518:	693b      	ldr	r3, [r7, #16]
 800851a:	3b01      	subs	r3, #1
 800851c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	1c5a      	adds	r2, r3, #1
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008526:	697b      	ldr	r3, [r7, #20]
}
 8008528:	4618      	mov	r0, r3
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800853e:	2b00      	cmp	r3, #0
 8008540:	d018      	beq.n	8008574 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854a:	441a      	add	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	68da      	ldr	r2, [r3, #12]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	429a      	cmp	r2, r3
 800855a:	d303      	bcc.n	8008564 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681a      	ldr	r2, [r3, #0]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	68d9      	ldr	r1, [r3, #12]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856c:	461a      	mov	r2, r3
 800856e:	6838      	ldr	r0, [r7, #0]
 8008570:	f002 fecb 	bl	800b30a <memcpy>
	}
}
 8008574:	bf00      	nop
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008584:	f001 fd9a 	bl	800a0bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800858e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008590:	e011      	b.n	80085b6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008596:	2b00      	cmp	r3, #0
 8008598:	d012      	beq.n	80085c0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	3324      	adds	r3, #36	; 0x24
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fe74 	bl	800928c <xTaskRemoveFromEventList>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d001      	beq.n	80085ae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085aa:	f000 ff51 	bl	8009450 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	3b01      	subs	r3, #1
 80085b2:	b2db      	uxtb	r3, r3
 80085b4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	dce9      	bgt.n	8008592 <prvUnlockQueue+0x16>
 80085be:	e000      	b.n	80085c2 <prvUnlockQueue+0x46>
					break;
 80085c0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	22ff      	movs	r2, #255	; 0xff
 80085c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80085ca:	f001 fdab 	bl	800a124 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085ce:	f001 fd75 	bl	800a0bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085d8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085da:	e011      	b.n	8008600 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d012      	beq.n	800860a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	3310      	adds	r3, #16
 80085e8:	4618      	mov	r0, r3
 80085ea:	f000 fe4f 	bl	800928c <xTaskRemoveFromEventList>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d001      	beq.n	80085f8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80085f4:	f000 ff2c 	bl	8009450 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80085f8:	7bbb      	ldrb	r3, [r7, #14]
 80085fa:	3b01      	subs	r3, #1
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008600:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008604:	2b00      	cmp	r3, #0
 8008606:	dce9      	bgt.n	80085dc <prvUnlockQueue+0x60>
 8008608:	e000      	b.n	800860c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800860a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	22ff      	movs	r2, #255	; 0xff
 8008610:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008614:	f001 fd86 	bl	800a124 <vPortExitCritical>
}
 8008618:	bf00      	nop
 800861a:	3710      	adds	r7, #16
 800861c:	46bd      	mov	sp, r7
 800861e:	bd80      	pop	{r7, pc}

08008620 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b084      	sub	sp, #16
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008628:	f001 fd48 	bl	800a0bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008630:	2b00      	cmp	r3, #0
 8008632:	d102      	bne.n	800863a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008634:	2301      	movs	r3, #1
 8008636:	60fb      	str	r3, [r7, #12]
 8008638:	e001      	b.n	800863e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800863a:	2300      	movs	r3, #0
 800863c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800863e:	f001 fd71 	bl	800a124 <vPortExitCritical>

	return xReturn;
 8008642:	68fb      	ldr	r3, [r7, #12]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008654:	f001 fd32 	bl	800a0bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008660:	429a      	cmp	r2, r3
 8008662:	d102      	bne.n	800866a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008664:	2301      	movs	r3, #1
 8008666:	60fb      	str	r3, [r7, #12]
 8008668:	e001      	b.n	800866e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800866a:	2300      	movs	r3, #0
 800866c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800866e:	f001 fd59 	bl	800a124 <vPortExitCritical>

	return xReturn;
 8008672:	68fb      	ldr	r3, [r7, #12]
}
 8008674:	4618      	mov	r0, r3
 8008676:	3710      	adds	r7, #16
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800867c:	b480      	push	{r7}
 800867e:	b085      	sub	sp, #20
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]
 800868a:	e014      	b.n	80086b6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800868c:	4a0f      	ldr	r2, [pc, #60]	; (80086cc <vQueueAddToRegistry+0x50>)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d10b      	bne.n	80086b0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008698:	490c      	ldr	r1, [pc, #48]	; (80086cc <vQueueAddToRegistry+0x50>)
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	683a      	ldr	r2, [r7, #0]
 800869e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086a2:	4a0a      	ldr	r2, [pc, #40]	; (80086cc <vQueueAddToRegistry+0x50>)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	00db      	lsls	r3, r3, #3
 80086a8:	4413      	add	r3, r2
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80086ae:	e006      	b.n	80086be <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	3301      	adds	r3, #1
 80086b4:	60fb      	str	r3, [r7, #12]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2b07      	cmp	r3, #7
 80086ba:	d9e7      	bls.n	800868c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80086bc:	bf00      	nop
 80086be:	bf00      	nop
 80086c0:	3714      	adds	r7, #20
 80086c2:	46bd      	mov	sp, r7
 80086c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	200011f8 	.word	0x200011f8

080086d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b086      	sub	sp, #24
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086e0:	f001 fcec 	bl	800a0bc <vPortEnterCritical>
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086ea:	b25b      	sxtb	r3, r3
 80086ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086f0:	d103      	bne.n	80086fa <vQueueWaitForMessageRestricted+0x2a>
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	2200      	movs	r2, #0
 80086f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008700:	b25b      	sxtb	r3, r3
 8008702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008706:	d103      	bne.n	8008710 <vQueueWaitForMessageRestricted+0x40>
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	2200      	movs	r2, #0
 800870c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008710:	f001 fd08 	bl	800a124 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008718:	2b00      	cmp	r3, #0
 800871a:	d106      	bne.n	800872a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800871c:	697b      	ldr	r3, [r7, #20]
 800871e:	3324      	adds	r3, #36	; 0x24
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	68b9      	ldr	r1, [r7, #8]
 8008724:	4618      	mov	r0, r3
 8008726:	f000 fd83 	bl	8009230 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800872a:	6978      	ldr	r0, [r7, #20]
 800872c:	f7ff ff26 	bl	800857c <prvUnlockQueue>
	}
 8008730:	bf00      	nop
 8008732:	3718      	adds	r7, #24
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}

08008738 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008738:	b580      	push	{r7, lr}
 800873a:	b08e      	sub	sp, #56	; 0x38
 800873c:	af04      	add	r7, sp, #16
 800873e:	60f8      	str	r0, [r7, #12]
 8008740:	60b9      	str	r1, [r7, #8]
 8008742:	607a      	str	r2, [r7, #4]
 8008744:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10c      	bne.n	8008766 <xTaskCreateStatic+0x2e>
	__asm volatile
 800874c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008750:	b672      	cpsid	i
 8008752:	f383 8811 	msr	BASEPRI, r3
 8008756:	f3bf 8f6f 	isb	sy
 800875a:	f3bf 8f4f 	dsb	sy
 800875e:	b662      	cpsie	i
 8008760:	623b      	str	r3, [r7, #32]
}
 8008762:	bf00      	nop
 8008764:	e7fe      	b.n	8008764 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10c      	bne.n	8008786 <xTaskCreateStatic+0x4e>
	__asm volatile
 800876c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008770:	b672      	cpsid	i
 8008772:	f383 8811 	msr	BASEPRI, r3
 8008776:	f3bf 8f6f 	isb	sy
 800877a:	f3bf 8f4f 	dsb	sy
 800877e:	b662      	cpsie	i
 8008780:	61fb      	str	r3, [r7, #28]
}
 8008782:	bf00      	nop
 8008784:	e7fe      	b.n	8008784 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008786:	23a8      	movs	r3, #168	; 0xa8
 8008788:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	2ba8      	cmp	r3, #168	; 0xa8
 800878e:	d00c      	beq.n	80087aa <xTaskCreateStatic+0x72>
	__asm volatile
 8008790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008794:	b672      	cpsid	i
 8008796:	f383 8811 	msr	BASEPRI, r3
 800879a:	f3bf 8f6f 	isb	sy
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	b662      	cpsie	i
 80087a4:	61bb      	str	r3, [r7, #24]
}
 80087a6:	bf00      	nop
 80087a8:	e7fe      	b.n	80087a8 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d01e      	beq.n	80087f0 <xTaskCreateStatic+0xb8>
 80087b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d01b      	beq.n	80087f0 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80087c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c4:	2202      	movs	r2, #2
 80087c6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80087ca:	2300      	movs	r3, #0
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087d0:	9302      	str	r3, [sp, #8]
 80087d2:	f107 0314 	add.w	r3, r7, #20
 80087d6:	9301      	str	r3, [sp, #4]
 80087d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087da:	9300      	str	r3, [sp, #0]
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	68b9      	ldr	r1, [r7, #8]
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f000 f850 	bl	8008888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80087e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80087ea:	f000 f8f5 	bl	80089d8 <prvAddNewTaskToReadyList>
 80087ee:	e001      	b.n	80087f4 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80087f4:	697b      	ldr	r3, [r7, #20]
	}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3728      	adds	r7, #40	; 0x28
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b08c      	sub	sp, #48	; 0x30
 8008802:	af04      	add	r7, sp, #16
 8008804:	60f8      	str	r0, [r7, #12]
 8008806:	60b9      	str	r1, [r7, #8]
 8008808:	603b      	str	r3, [r7, #0]
 800880a:	4613      	mov	r3, r2
 800880c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800880e:	88fb      	ldrh	r3, [r7, #6]
 8008810:	009b      	lsls	r3, r3, #2
 8008812:	4618      	mov	r0, r3
 8008814:	f001 fd7e 	bl	800a314 <pvPortMalloc>
 8008818:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00e      	beq.n	800883e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008820:	20a8      	movs	r0, #168	; 0xa8
 8008822:	f001 fd77 	bl	800a314 <pvPortMalloc>
 8008826:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	631a      	str	r2, [r3, #48]	; 0x30
 8008834:	e005      	b.n	8008842 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008836:	6978      	ldr	r0, [r7, #20]
 8008838:	f001 fe36 	bl	800a4a8 <vPortFree>
 800883c:	e001      	b.n	8008842 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800883e:	2300      	movs	r3, #0
 8008840:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008842:	69fb      	ldr	r3, [r7, #28]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d017      	beq.n	8008878 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008848:	69fb      	ldr	r3, [r7, #28]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008850:	88fa      	ldrh	r2, [r7, #6]
 8008852:	2300      	movs	r3, #0
 8008854:	9303      	str	r3, [sp, #12]
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	9302      	str	r3, [sp, #8]
 800885a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885c:	9301      	str	r3, [sp, #4]
 800885e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008860:	9300      	str	r3, [sp, #0]
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	68b9      	ldr	r1, [r7, #8]
 8008866:	68f8      	ldr	r0, [r7, #12]
 8008868:	f000 f80e 	bl	8008888 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800886c:	69f8      	ldr	r0, [r7, #28]
 800886e:	f000 f8b3 	bl	80089d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008872:	2301      	movs	r3, #1
 8008874:	61bb      	str	r3, [r7, #24]
 8008876:	e002      	b.n	800887e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008878:	f04f 33ff 	mov.w	r3, #4294967295
 800887c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800887e:	69bb      	ldr	r3, [r7, #24]
	}
 8008880:	4618      	mov	r0, r3
 8008882:	3720      	adds	r7, #32
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b088      	sub	sp, #32
 800888c:	af00      	add	r7, sp, #0
 800888e:	60f8      	str	r0, [r7, #12]
 8008890:	60b9      	str	r1, [r7, #8]
 8008892:	607a      	str	r2, [r7, #4]
 8008894:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008898:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	461a      	mov	r2, r3
 80088a0:	21a5      	movs	r1, #165	; 0xa5
 80088a2:	f002 fc5c 	bl	800b15e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80088b0:	440b      	add	r3, r1
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4413      	add	r3, r2
 80088b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	f023 0307 	bic.w	r3, r3, #7
 80088be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	f003 0307 	and.w	r3, r3, #7
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00c      	beq.n	80088e4 <prvInitialiseNewTask+0x5c>
	__asm volatile
 80088ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ce:	b672      	cpsid	i
 80088d0:	f383 8811 	msr	BASEPRI, r3
 80088d4:	f3bf 8f6f 	isb	sy
 80088d8:	f3bf 8f4f 	dsb	sy
 80088dc:	b662      	cpsie	i
 80088de:	617b      	str	r3, [r7, #20]
}
 80088e0:	bf00      	nop
 80088e2:	e7fe      	b.n	80088e2 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d01f      	beq.n	800892a <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80088ea:	2300      	movs	r3, #0
 80088ec:	61fb      	str	r3, [r7, #28]
 80088ee:	e012      	b.n	8008916 <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	4413      	add	r3, r2
 80088f6:	7819      	ldrb	r1, [r3, #0]
 80088f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	3334      	adds	r3, #52	; 0x34
 8008900:	460a      	mov	r2, r1
 8008902:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008904:	68ba      	ldr	r2, [r7, #8]
 8008906:	69fb      	ldr	r3, [r7, #28]
 8008908:	4413      	add	r3, r2
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d006      	beq.n	800891e <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	3301      	adds	r3, #1
 8008914:	61fb      	str	r3, [r7, #28]
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	2b0f      	cmp	r3, #15
 800891a:	d9e9      	bls.n	80088f0 <prvInitialiseNewTask+0x68>
 800891c:	e000      	b.n	8008920 <prvInitialiseNewTask+0x98>
			{
				break;
 800891e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008922:	2200      	movs	r2, #0
 8008924:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008928:	e003      	b.n	8008932 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800892a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800892c:	2200      	movs	r2, #0
 800892e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008934:	2b37      	cmp	r3, #55	; 0x37
 8008936:	d901      	bls.n	800893c <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008938:	2337      	movs	r3, #55	; 0x37
 800893a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800893c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800893e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008940:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008944:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008946:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894a:	2200      	movs	r2, #0
 800894c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800894e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008950:	3304      	adds	r3, #4
 8008952:	4618      	mov	r0, r3
 8008954:	f7ff f952 	bl	8007bfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800895a:	3318      	adds	r3, #24
 800895c:	4618      	mov	r0, r3
 800895e:	f7ff f94d 	bl	8007bfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008966:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800896a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800896e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008970:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008976:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800897a:	2200      	movs	r2, #0
 800897c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008982:	2200      	movs	r2, #0
 8008984:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898a:	3354      	adds	r3, #84	; 0x54
 800898c:	224c      	movs	r2, #76	; 0x4c
 800898e:	2100      	movs	r1, #0
 8008990:	4618      	mov	r0, r3
 8008992:	f002 fbe4 	bl	800b15e <memset>
 8008996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008998:	4a0c      	ldr	r2, [pc, #48]	; (80089cc <prvInitialiseNewTask+0x144>)
 800899a:	659a      	str	r2, [r3, #88]	; 0x58
 800899c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800899e:	4a0c      	ldr	r2, [pc, #48]	; (80089d0 <prvInitialiseNewTask+0x148>)
 80089a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80089a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a4:	4a0b      	ldr	r2, [pc, #44]	; (80089d4 <prvInitialiseNewTask+0x14c>)
 80089a6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	68f9      	ldr	r1, [r7, #12]
 80089ac:	69b8      	ldr	r0, [r7, #24]
 80089ae:	f001 fa77 	bl	8009ea0 <pxPortInitialiseStack>
 80089b2:	4602      	mov	r2, r0
 80089b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089b6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80089b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d002      	beq.n	80089c4 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089c2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089c4:	bf00      	nop
 80089c6:	3720      	adds	r7, #32
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20005484 	.word	0x20005484
 80089d0:	200054ec 	.word	0x200054ec
 80089d4:	20005554 	.word	0x20005554

080089d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b082      	sub	sp, #8
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089e0:	f001 fb6c 	bl	800a0bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089e4:	4b2d      	ldr	r3, [pc, #180]	; (8008a9c <prvAddNewTaskToReadyList+0xc4>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	3301      	adds	r3, #1
 80089ea:	4a2c      	ldr	r2, [pc, #176]	; (8008a9c <prvAddNewTaskToReadyList+0xc4>)
 80089ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80089ee:	4b2c      	ldr	r3, [pc, #176]	; (8008aa0 <prvAddNewTaskToReadyList+0xc8>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d109      	bne.n	8008a0a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80089f6:	4a2a      	ldr	r2, [pc, #168]	; (8008aa0 <prvAddNewTaskToReadyList+0xc8>)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80089fc:	4b27      	ldr	r3, [pc, #156]	; (8008a9c <prvAddNewTaskToReadyList+0xc4>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d110      	bne.n	8008a26 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008a04:	f000 fd48 	bl	8009498 <prvInitialiseTaskLists>
 8008a08:	e00d      	b.n	8008a26 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008a0a:	4b26      	ldr	r3, [pc, #152]	; (8008aa4 <prvAddNewTaskToReadyList+0xcc>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d109      	bne.n	8008a26 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a12:	4b23      	ldr	r3, [pc, #140]	; (8008aa0 <prvAddNewTaskToReadyList+0xc8>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d802      	bhi.n	8008a26 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a20:	4a1f      	ldr	r2, [pc, #124]	; (8008aa0 <prvAddNewTaskToReadyList+0xc8>)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a26:	4b20      	ldr	r3, [pc, #128]	; (8008aa8 <prvAddNewTaskToReadyList+0xd0>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	4a1e      	ldr	r2, [pc, #120]	; (8008aa8 <prvAddNewTaskToReadyList+0xd0>)
 8008a2e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a30:	4b1d      	ldr	r3, [pc, #116]	; (8008aa8 <prvAddNewTaskToReadyList+0xd0>)
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a3c:	4b1b      	ldr	r3, [pc, #108]	; (8008aac <prvAddNewTaskToReadyList+0xd4>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d903      	bls.n	8008a4c <prvAddNewTaskToReadyList+0x74>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a48:	4a18      	ldr	r2, [pc, #96]	; (8008aac <prvAddNewTaskToReadyList+0xd4>)
 8008a4a:	6013      	str	r3, [r2, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a50:	4613      	mov	r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	4413      	add	r3, r2
 8008a56:	009b      	lsls	r3, r3, #2
 8008a58:	4a15      	ldr	r2, [pc, #84]	; (8008ab0 <prvAddNewTaskToReadyList+0xd8>)
 8008a5a:	441a      	add	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	3304      	adds	r3, #4
 8008a60:	4619      	mov	r1, r3
 8008a62:	4610      	mov	r0, r2
 8008a64:	f7ff f8d7 	bl	8007c16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a68:	f001 fb5c 	bl	800a124 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a6c:	4b0d      	ldr	r3, [pc, #52]	; (8008aa4 <prvAddNewTaskToReadyList+0xcc>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d00e      	beq.n	8008a92 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a74:	4b0a      	ldr	r3, [pc, #40]	; (8008aa0 <prvAddNewTaskToReadyList+0xc8>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a7e:	429a      	cmp	r2, r3
 8008a80:	d207      	bcs.n	8008a92 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a82:	4b0c      	ldr	r3, [pc, #48]	; (8008ab4 <prvAddNewTaskToReadyList+0xdc>)
 8008a84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a88:	601a      	str	r2, [r3, #0]
 8008a8a:	f3bf 8f4f 	dsb	sy
 8008a8e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a92:	bf00      	nop
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	2000170c 	.word	0x2000170c
 8008aa0:	20001238 	.word	0x20001238
 8008aa4:	20001718 	.word	0x20001718
 8008aa8:	20001728 	.word	0x20001728
 8008aac:	20001714 	.word	0x20001714
 8008ab0:	2000123c 	.word	0x2000123c
 8008ab4:	e000ed04 	.word	0xe000ed04

08008ab8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d019      	beq.n	8008afe <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008aca:	4b14      	ldr	r3, [pc, #80]	; (8008b1c <vTaskDelay+0x64>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00c      	beq.n	8008aec <vTaskDelay+0x34>
	__asm volatile
 8008ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ad6:	b672      	cpsid	i
 8008ad8:	f383 8811 	msr	BASEPRI, r3
 8008adc:	f3bf 8f6f 	isb	sy
 8008ae0:	f3bf 8f4f 	dsb	sy
 8008ae4:	b662      	cpsie	i
 8008ae6:	60bb      	str	r3, [r7, #8]
}
 8008ae8:	bf00      	nop
 8008aea:	e7fe      	b.n	8008aea <vTaskDelay+0x32>
			vTaskSuspendAll();
 8008aec:	f000 f99a 	bl	8008e24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008af0:	2100      	movs	r1, #0
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 fe24 	bl	8009740 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008af8:	f000 f9a2 	bl	8008e40 <xTaskResumeAll>
 8008afc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d107      	bne.n	8008b14 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 8008b04:	4b06      	ldr	r3, [pc, #24]	; (8008b20 <vTaskDelay+0x68>)
 8008b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008b0a:	601a      	str	r2, [r3, #0]
 8008b0c:	f3bf 8f4f 	dsb	sy
 8008b10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	20001734 	.word	0x20001734
 8008b20:	e000ed04 	.word	0xe000ed04

08008b24 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008b2c:	f001 fac6 	bl	800a0bc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d102      	bne.n	8008b3c <vTaskSuspend+0x18>
 8008b36:	4b31      	ldr	r3, [pc, #196]	; (8008bfc <vTaskSuspend+0xd8>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	e000      	b.n	8008b3e <vTaskSuspend+0x1a>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	3304      	adds	r3, #4
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7ff f8c3 	bl	8007cd0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d004      	beq.n	8008b5c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	3318      	adds	r3, #24
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7ff f8ba 	bl	8007cd0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	3304      	adds	r3, #4
 8008b60:	4619      	mov	r1, r3
 8008b62:	4827      	ldr	r0, [pc, #156]	; (8008c00 <vTaskSuspend+0xdc>)
 8008b64:	f7ff f857 	bl	8007c16 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8008b6e:	b2db      	uxtb	r3, r3
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d103      	bne.n	8008b7c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008b7c:	f001 fad2 	bl	800a124 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008b80:	4b20      	ldr	r3, [pc, #128]	; (8008c04 <vTaskSuspend+0xe0>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d005      	beq.n	8008b94 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8008b88:	f001 fa98 	bl	800a0bc <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008b8c:	f000 fd28 	bl	80095e0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008b90:	f001 fac8 	bl	800a124 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8008b94:	4b19      	ldr	r3, [pc, #100]	; (8008bfc <vTaskSuspend+0xd8>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	68fa      	ldr	r2, [r7, #12]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d129      	bne.n	8008bf2 <vTaskSuspend+0xce>
		{
			if( xSchedulerRunning != pdFALSE )
 8008b9e:	4b19      	ldr	r3, [pc, #100]	; (8008c04 <vTaskSuspend+0xe0>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d019      	beq.n	8008bda <vTaskSuspend+0xb6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8008ba6:	4b18      	ldr	r3, [pc, #96]	; (8008c08 <vTaskSuspend+0xe4>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00c      	beq.n	8008bc8 <vTaskSuspend+0xa4>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb2:	b672      	cpsid	i
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	b662      	cpsie	i
 8008bc2:	60bb      	str	r3, [r7, #8]
}
 8008bc4:	bf00      	nop
 8008bc6:	e7fe      	b.n	8008bc6 <vTaskSuspend+0xa2>
				portYIELD_WITHIN_API();
 8008bc8:	4b10      	ldr	r3, [pc, #64]	; (8008c0c <vTaskSuspend+0xe8>)
 8008bca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bce:	601a      	str	r2, [r3, #0]
 8008bd0:	f3bf 8f4f 	dsb	sy
 8008bd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008bd8:	e00b      	b.n	8008bf2 <vTaskSuspend+0xce>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8008bda:	4b09      	ldr	r3, [pc, #36]	; (8008c00 <vTaskSuspend+0xdc>)
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	4b0c      	ldr	r3, [pc, #48]	; (8008c10 <vTaskSuspend+0xec>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d103      	bne.n	8008bee <vTaskSuspend+0xca>
					pxCurrentTCB = NULL;
 8008be6:	4b05      	ldr	r3, [pc, #20]	; (8008bfc <vTaskSuspend+0xd8>)
 8008be8:	2200      	movs	r2, #0
 8008bea:	601a      	str	r2, [r3, #0]
	}
 8008bec:	e001      	b.n	8008bf2 <vTaskSuspend+0xce>
					vTaskSwitchContext();
 8008bee:	f000 fa93 	bl	8009118 <vTaskSwitchContext>
	}
 8008bf2:	bf00      	nop
 8008bf4:	3710      	adds	r7, #16
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	bd80      	pop	{r7, pc}
 8008bfa:	bf00      	nop
 8008bfc:	20001238 	.word	0x20001238
 8008c00:	200016f8 	.word	0x200016f8
 8008c04:	20001718 	.word	0x20001718
 8008c08:	20001734 	.word	0x20001734
 8008c0c:	e000ed04 	.word	0xe000ed04
 8008c10:	2000170c 	.word	0x2000170c

08008c14 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008c14:	b480      	push	{r7}
 8008c16:	b087      	sub	sp, #28
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10c      	bne.n	8008c44 <prvTaskIsTaskSuspended+0x30>
	__asm volatile
 8008c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c2e:	b672      	cpsid	i
 8008c30:	f383 8811 	msr	BASEPRI, r3
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	f3bf 8f4f 	dsb	sy
 8008c3c:	b662      	cpsie	i
 8008c3e:	60fb      	str	r3, [r7, #12]
}
 8008c40:	bf00      	nop
 8008c42:	e7fe      	b.n	8008c42 <prvTaskIsTaskSuspended+0x2e>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	695b      	ldr	r3, [r3, #20]
 8008c48:	4a0a      	ldr	r2, [pc, #40]	; (8008c74 <prvTaskIsTaskSuspended+0x60>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d10a      	bne.n	8008c64 <prvTaskIsTaskSuspended+0x50>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c52:	4a09      	ldr	r2, [pc, #36]	; (8008c78 <prvTaskIsTaskSuspended+0x64>)
 8008c54:	4293      	cmp	r3, r2
 8008c56:	d005      	beq.n	8008c64 <prvTaskIsTaskSuspended+0x50>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d101      	bne.n	8008c64 <prvTaskIsTaskSuspended+0x50>
				{
					xReturn = pdTRUE;
 8008c60:	2301      	movs	r3, #1
 8008c62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008c64:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008c66:	4618      	mov	r0, r3
 8008c68:	371c      	adds	r7, #28
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	200016f8 	.word	0x200016f8
 8008c78:	200016cc 	.word	0x200016cc

08008c7c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b084      	sub	sp, #16
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d10c      	bne.n	8008ca8 <vTaskResume+0x2c>
	__asm volatile
 8008c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c92:	b672      	cpsid	i
 8008c94:	f383 8811 	msr	BASEPRI, r3
 8008c98:	f3bf 8f6f 	isb	sy
 8008c9c:	f3bf 8f4f 	dsb	sy
 8008ca0:	b662      	cpsie	i
 8008ca2:	60bb      	str	r3, [r7, #8]
}
 8008ca4:	bf00      	nop
 8008ca6:	e7fe      	b.n	8008ca6 <vTaskResume+0x2a>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8008ca8:	4b20      	ldr	r3, [pc, #128]	; (8008d2c <vTaskResume+0xb0>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68fa      	ldr	r2, [r7, #12]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d038      	beq.n	8008d24 <vTaskResume+0xa8>
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d035      	beq.n	8008d24 <vTaskResume+0xa8>
		{
			taskENTER_CRITICAL();
 8008cb8:	f001 fa00 	bl	800a0bc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f7ff ffa9 	bl	8008c14 <prvTaskIsTaskSuspended>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d02b      	beq.n	8008d20 <vTaskResume+0xa4>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	3304      	adds	r3, #4
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7fe ffff 	bl	8007cd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd6:	4b16      	ldr	r3, [pc, #88]	; (8008d30 <vTaskResume+0xb4>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d903      	bls.n	8008ce6 <vTaskResume+0x6a>
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce2:	4a13      	ldr	r2, [pc, #76]	; (8008d30 <vTaskResume+0xb4>)
 8008ce4:	6013      	str	r3, [r2, #0]
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cea:	4613      	mov	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	4a10      	ldr	r2, [pc, #64]	; (8008d34 <vTaskResume+0xb8>)
 8008cf4:	441a      	add	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	3304      	adds	r3, #4
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	4610      	mov	r0, r2
 8008cfe:	f7fe ff8a 	bl	8007c16 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d06:	4b09      	ldr	r3, [pc, #36]	; (8008d2c <vTaskResume+0xb0>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d307      	bcc.n	8008d20 <vTaskResume+0xa4>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008d10:	4b09      	ldr	r3, [pc, #36]	; (8008d38 <vTaskResume+0xbc>)
 8008d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d16:	601a      	str	r2, [r3, #0]
 8008d18:	f3bf 8f4f 	dsb	sy
 8008d1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008d20:	f001 fa00 	bl	800a124 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008d24:	bf00      	nop
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	20001238 	.word	0x20001238
 8008d30:	20001714 	.word	0x20001714
 8008d34:	2000123c 	.word	0x2000123c
 8008d38:	e000ed04 	.word	0xe000ed04

08008d3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08a      	sub	sp, #40	; 0x28
 8008d40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008d42:	2300      	movs	r3, #0
 8008d44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008d4a:	463a      	mov	r2, r7
 8008d4c:	1d39      	adds	r1, r7, #4
 8008d4e:	f107 0308 	add.w	r3, r7, #8
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fefe 	bl	8007b54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008d58:	6839      	ldr	r1, [r7, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	68ba      	ldr	r2, [r7, #8]
 8008d5e:	9202      	str	r2, [sp, #8]
 8008d60:	9301      	str	r3, [sp, #4]
 8008d62:	2300      	movs	r3, #0
 8008d64:	9300      	str	r3, [sp, #0]
 8008d66:	2300      	movs	r3, #0
 8008d68:	460a      	mov	r2, r1
 8008d6a:	4926      	ldr	r1, [pc, #152]	; (8008e04 <vTaskStartScheduler+0xc8>)
 8008d6c:	4826      	ldr	r0, [pc, #152]	; (8008e08 <vTaskStartScheduler+0xcc>)
 8008d6e:	f7ff fce3 	bl	8008738 <xTaskCreateStatic>
 8008d72:	4603      	mov	r3, r0
 8008d74:	4a25      	ldr	r2, [pc, #148]	; (8008e0c <vTaskStartScheduler+0xd0>)
 8008d76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008d78:	4b24      	ldr	r3, [pc, #144]	; (8008e0c <vTaskStartScheduler+0xd0>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d002      	beq.n	8008d86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008d80:	2301      	movs	r3, #1
 8008d82:	617b      	str	r3, [r7, #20]
 8008d84:	e001      	b.n	8008d8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008d86:	2300      	movs	r3, #0
 8008d88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d102      	bne.n	8008d96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008d90:	f000 fd2a 	bl	80097e8 <xTimerCreateTimerTask>
 8008d94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	2b01      	cmp	r3, #1
 8008d9a:	d11d      	bne.n	8008dd8 <vTaskStartScheduler+0x9c>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da0:	b672      	cpsid	i
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	b662      	cpsie	i
 8008db0:	613b      	str	r3, [r7, #16]
}
 8008db2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008db4:	4b16      	ldr	r3, [pc, #88]	; (8008e10 <vTaskStartScheduler+0xd4>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3354      	adds	r3, #84	; 0x54
 8008dba:	4a16      	ldr	r2, [pc, #88]	; (8008e14 <vTaskStartScheduler+0xd8>)
 8008dbc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008dbe:	4b16      	ldr	r3, [pc, #88]	; (8008e18 <vTaskStartScheduler+0xdc>)
 8008dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8008dc4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008dc6:	4b15      	ldr	r3, [pc, #84]	; (8008e1c <vTaskStartScheduler+0xe0>)
 8008dc8:	2201      	movs	r2, #1
 8008dca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008dcc:	4b14      	ldr	r3, [pc, #80]	; (8008e20 <vTaskStartScheduler+0xe4>)
 8008dce:	2200      	movs	r2, #0
 8008dd0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008dd2:	f001 f8f5 	bl	8009fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008dd6:	e010      	b.n	8008dfa <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dde:	d10c      	bne.n	8008dfa <vTaskStartScheduler+0xbe>
	__asm volatile
 8008de0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008de4:	b672      	cpsid	i
 8008de6:	f383 8811 	msr	BASEPRI, r3
 8008dea:	f3bf 8f6f 	isb	sy
 8008dee:	f3bf 8f4f 	dsb	sy
 8008df2:	b662      	cpsie	i
 8008df4:	60fb      	str	r3, [r7, #12]
}
 8008df6:	bf00      	nop
 8008df8:	e7fe      	b.n	8008df8 <vTaskStartScheduler+0xbc>
}
 8008dfa:	bf00      	nop
 8008dfc:	3718      	adds	r7, #24
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	bd80      	pop	{r7, pc}
 8008e02:	bf00      	nop
 8008e04:	0800d5bc 	.word	0x0800d5bc
 8008e08:	08009469 	.word	0x08009469
 8008e0c:	20001730 	.word	0x20001730
 8008e10:	20001238 	.word	0x20001238
 8008e14:	200000c0 	.word	0x200000c0
 8008e18:	2000172c 	.word	0x2000172c
 8008e1c:	20001718 	.word	0x20001718
 8008e20:	20001710 	.word	0x20001710

08008e24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e24:	b480      	push	{r7}
 8008e26:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008e28:	4b04      	ldr	r3, [pc, #16]	; (8008e3c <vTaskSuspendAll+0x18>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	4a03      	ldr	r2, [pc, #12]	; (8008e3c <vTaskSuspendAll+0x18>)
 8008e30:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8008e32:	bf00      	nop
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr
 8008e3c:	20001734 	.word	0x20001734

08008e40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e46:	2300      	movs	r3, #0
 8008e48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e4e:	4b43      	ldr	r3, [pc, #268]	; (8008f5c <xTaskResumeAll+0x11c>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d10c      	bne.n	8008e70 <xTaskResumeAll+0x30>
	__asm volatile
 8008e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5a:	b672      	cpsid	i
 8008e5c:	f383 8811 	msr	BASEPRI, r3
 8008e60:	f3bf 8f6f 	isb	sy
 8008e64:	f3bf 8f4f 	dsb	sy
 8008e68:	b662      	cpsie	i
 8008e6a:	603b      	str	r3, [r7, #0]
}
 8008e6c:	bf00      	nop
 8008e6e:	e7fe      	b.n	8008e6e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008e70:	f001 f924 	bl	800a0bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008e74:	4b39      	ldr	r3, [pc, #228]	; (8008f5c <xTaskResumeAll+0x11c>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3b01      	subs	r3, #1
 8008e7a:	4a38      	ldr	r2, [pc, #224]	; (8008f5c <xTaskResumeAll+0x11c>)
 8008e7c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e7e:	4b37      	ldr	r3, [pc, #220]	; (8008f5c <xTaskResumeAll+0x11c>)
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d162      	bne.n	8008f4c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008e86:	4b36      	ldr	r3, [pc, #216]	; (8008f60 <xTaskResumeAll+0x120>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d05e      	beq.n	8008f4c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e8e:	e02f      	b.n	8008ef0 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e90:	4b34      	ldr	r3, [pc, #208]	; (8008f64 <xTaskResumeAll+0x124>)
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	68db      	ldr	r3, [r3, #12]
 8008e96:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	3318      	adds	r3, #24
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	f7fe ff17 	bl	8007cd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	3304      	adds	r3, #4
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe ff12 	bl	8007cd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008eb0:	4b2d      	ldr	r3, [pc, #180]	; (8008f68 <xTaskResumeAll+0x128>)
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	429a      	cmp	r2, r3
 8008eb6:	d903      	bls.n	8008ec0 <xTaskResumeAll+0x80>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ebc:	4a2a      	ldr	r2, [pc, #168]	; (8008f68 <xTaskResumeAll+0x128>)
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	009b      	lsls	r3, r3, #2
 8008ec8:	4413      	add	r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	4a27      	ldr	r2, [pc, #156]	; (8008f6c <xTaskResumeAll+0x12c>)
 8008ece:	441a      	add	r2, r3
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	3304      	adds	r3, #4
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	4610      	mov	r0, r2
 8008ed8:	f7fe fe9d 	bl	8007c16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ee0:	4b23      	ldr	r3, [pc, #140]	; (8008f70 <xTaskResumeAll+0x130>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d302      	bcc.n	8008ef0 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 8008eea:	4b22      	ldr	r3, [pc, #136]	; (8008f74 <xTaskResumeAll+0x134>)
 8008eec:	2201      	movs	r2, #1
 8008eee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ef0:	4b1c      	ldr	r3, [pc, #112]	; (8008f64 <xTaskResumeAll+0x124>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1cb      	bne.n	8008e90 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d001      	beq.n	8008f02 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008efe:	f000 fb6f 	bl	80095e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f02:	4b1d      	ldr	r3, [pc, #116]	; (8008f78 <xTaskResumeAll+0x138>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d010      	beq.n	8008f30 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f0e:	f000 f847 	bl	8008fa0 <xTaskIncrementTick>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d002      	beq.n	8008f1e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 8008f18:	4b16      	ldr	r3, [pc, #88]	; (8008f74 <xTaskResumeAll+0x134>)
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	3b01      	subs	r3, #1
 8008f22:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d1f1      	bne.n	8008f0e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8008f2a:	4b13      	ldr	r3, [pc, #76]	; (8008f78 <xTaskResumeAll+0x138>)
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f30:	4b10      	ldr	r3, [pc, #64]	; (8008f74 <xTaskResumeAll+0x134>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d009      	beq.n	8008f4c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f3c:	4b0f      	ldr	r3, [pc, #60]	; (8008f7c <xTaskResumeAll+0x13c>)
 8008f3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008f42:	601a      	str	r2, [r3, #0]
 8008f44:	f3bf 8f4f 	dsb	sy
 8008f48:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f4c:	f001 f8ea 	bl	800a124 <vPortExitCritical>

	return xAlreadyYielded;
 8008f50:	68bb      	ldr	r3, [r7, #8]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	20001734 	.word	0x20001734
 8008f60:	2000170c 	.word	0x2000170c
 8008f64:	200016cc 	.word	0x200016cc
 8008f68:	20001714 	.word	0x20001714
 8008f6c:	2000123c 	.word	0x2000123c
 8008f70:	20001238 	.word	0x20001238
 8008f74:	20001720 	.word	0x20001720
 8008f78:	2000171c 	.word	0x2000171c
 8008f7c:	e000ed04 	.word	0xe000ed04

08008f80 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008f86:	4b05      	ldr	r3, [pc, #20]	; (8008f9c <xTaskGetTickCount+0x1c>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008f8c:	687b      	ldr	r3, [r7, #4]
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	370c      	adds	r7, #12
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	20001710 	.word	0x20001710

08008fa0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b086      	sub	sp, #24
 8008fa4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008faa:	4b50      	ldr	r3, [pc, #320]	; (80090ec <xTaskIncrementTick+0x14c>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	f040 808b 	bne.w	80090ca <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008fb4:	4b4e      	ldr	r3, [pc, #312]	; (80090f0 <xTaskIncrementTick+0x150>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008fbc:	4a4c      	ldr	r2, [pc, #304]	; (80090f0 <xTaskIncrementTick+0x150>)
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d122      	bne.n	800900e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8008fc8:	4b4a      	ldr	r3, [pc, #296]	; (80090f4 <xTaskIncrementTick+0x154>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d00c      	beq.n	8008fec <xTaskIncrementTick+0x4c>
	__asm volatile
 8008fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd6:	b672      	cpsid	i
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	b662      	cpsie	i
 8008fe6:	603b      	str	r3, [r7, #0]
}
 8008fe8:	bf00      	nop
 8008fea:	e7fe      	b.n	8008fea <xTaskIncrementTick+0x4a>
 8008fec:	4b41      	ldr	r3, [pc, #260]	; (80090f4 <xTaskIncrementTick+0x154>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	60fb      	str	r3, [r7, #12]
 8008ff2:	4b41      	ldr	r3, [pc, #260]	; (80090f8 <xTaskIncrementTick+0x158>)
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a3f      	ldr	r2, [pc, #252]	; (80090f4 <xTaskIncrementTick+0x154>)
 8008ff8:	6013      	str	r3, [r2, #0]
 8008ffa:	4a3f      	ldr	r2, [pc, #252]	; (80090f8 <xTaskIncrementTick+0x158>)
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6013      	str	r3, [r2, #0]
 8009000:	4b3e      	ldr	r3, [pc, #248]	; (80090fc <xTaskIncrementTick+0x15c>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3301      	adds	r3, #1
 8009006:	4a3d      	ldr	r2, [pc, #244]	; (80090fc <xTaskIncrementTick+0x15c>)
 8009008:	6013      	str	r3, [r2, #0]
 800900a:	f000 fae9 	bl	80095e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800900e:	4b3c      	ldr	r3, [pc, #240]	; (8009100 <xTaskIncrementTick+0x160>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	693a      	ldr	r2, [r7, #16]
 8009014:	429a      	cmp	r2, r3
 8009016:	d349      	bcc.n	80090ac <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009018:	4b36      	ldr	r3, [pc, #216]	; (80090f4 <xTaskIncrementTick+0x154>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d104      	bne.n	800902c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009022:	4b37      	ldr	r3, [pc, #220]	; (8009100 <xTaskIncrementTick+0x160>)
 8009024:	f04f 32ff 	mov.w	r2, #4294967295
 8009028:	601a      	str	r2, [r3, #0]
					break;
 800902a:	e03f      	b.n	80090ac <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800902c:	4b31      	ldr	r3, [pc, #196]	; (80090f4 <xTaskIncrementTick+0x154>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800903c:	693a      	ldr	r2, [r7, #16]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	429a      	cmp	r2, r3
 8009042:	d203      	bcs.n	800904c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009044:	4a2e      	ldr	r2, [pc, #184]	; (8009100 <xTaskIncrementTick+0x160>)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800904a:	e02f      	b.n	80090ac <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	3304      	adds	r3, #4
 8009050:	4618      	mov	r0, r3
 8009052:	f7fe fe3d 	bl	8007cd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800905a:	2b00      	cmp	r3, #0
 800905c:	d004      	beq.n	8009068 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3318      	adds	r3, #24
 8009062:	4618      	mov	r0, r3
 8009064:	f7fe fe34 	bl	8007cd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800906c:	4b25      	ldr	r3, [pc, #148]	; (8009104 <xTaskIncrementTick+0x164>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	429a      	cmp	r2, r3
 8009072:	d903      	bls.n	800907c <xTaskIncrementTick+0xdc>
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009078:	4a22      	ldr	r2, [pc, #136]	; (8009104 <xTaskIncrementTick+0x164>)
 800907a:	6013      	str	r3, [r2, #0]
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009080:	4613      	mov	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	4413      	add	r3, r2
 8009086:	009b      	lsls	r3, r3, #2
 8009088:	4a1f      	ldr	r2, [pc, #124]	; (8009108 <xTaskIncrementTick+0x168>)
 800908a:	441a      	add	r2, r3
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	3304      	adds	r3, #4
 8009090:	4619      	mov	r1, r3
 8009092:	4610      	mov	r0, r2
 8009094:	f7fe fdbf 	bl	8007c16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009098:	68bb      	ldr	r3, [r7, #8]
 800909a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800909c:	4b1b      	ldr	r3, [pc, #108]	; (800910c <xTaskIncrementTick+0x16c>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d3b8      	bcc.n	8009018 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80090a6:	2301      	movs	r3, #1
 80090a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090aa:	e7b5      	b.n	8009018 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80090ac:	4b17      	ldr	r3, [pc, #92]	; (800910c <xTaskIncrementTick+0x16c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090b2:	4915      	ldr	r1, [pc, #84]	; (8009108 <xTaskIncrementTick+0x168>)
 80090b4:	4613      	mov	r3, r2
 80090b6:	009b      	lsls	r3, r3, #2
 80090b8:	4413      	add	r3, r2
 80090ba:	009b      	lsls	r3, r3, #2
 80090bc:	440b      	add	r3, r1
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2b01      	cmp	r3, #1
 80090c2:	d907      	bls.n	80090d4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80090c4:	2301      	movs	r3, #1
 80090c6:	617b      	str	r3, [r7, #20]
 80090c8:	e004      	b.n	80090d4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80090ca:	4b11      	ldr	r3, [pc, #68]	; (8009110 <xTaskIncrementTick+0x170>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3301      	adds	r3, #1
 80090d0:	4a0f      	ldr	r2, [pc, #60]	; (8009110 <xTaskIncrementTick+0x170>)
 80090d2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80090d4:	4b0f      	ldr	r3, [pc, #60]	; (8009114 <xTaskIncrementTick+0x174>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d001      	beq.n	80090e0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80090dc:	2301      	movs	r3, #1
 80090de:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80090e0:	697b      	ldr	r3, [r7, #20]
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3718      	adds	r7, #24
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	20001734 	.word	0x20001734
 80090f0:	20001710 	.word	0x20001710
 80090f4:	200016c4 	.word	0x200016c4
 80090f8:	200016c8 	.word	0x200016c8
 80090fc:	20001724 	.word	0x20001724
 8009100:	2000172c 	.word	0x2000172c
 8009104:	20001714 	.word	0x20001714
 8009108:	2000123c 	.word	0x2000123c
 800910c:	20001238 	.word	0x20001238
 8009110:	2000171c 	.word	0x2000171c
 8009114:	20001720 	.word	0x20001720

08009118 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800911e:	4b2b      	ldr	r3, [pc, #172]	; (80091cc <vTaskSwitchContext+0xb4>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	2b00      	cmp	r3, #0
 8009124:	d003      	beq.n	800912e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009126:	4b2a      	ldr	r3, [pc, #168]	; (80091d0 <vTaskSwitchContext+0xb8>)
 8009128:	2201      	movs	r2, #1
 800912a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800912c:	e048      	b.n	80091c0 <vTaskSwitchContext+0xa8>
		xYieldPending = pdFALSE;
 800912e:	4b28      	ldr	r3, [pc, #160]	; (80091d0 <vTaskSwitchContext+0xb8>)
 8009130:	2200      	movs	r2, #0
 8009132:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009134:	4b27      	ldr	r3, [pc, #156]	; (80091d4 <vTaskSwitchContext+0xbc>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	e012      	b.n	8009162 <vTaskSwitchContext+0x4a>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d10c      	bne.n	800915c <vTaskSwitchContext+0x44>
	__asm volatile
 8009142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009146:	b672      	cpsid	i
 8009148:	f383 8811 	msr	BASEPRI, r3
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f3bf 8f4f 	dsb	sy
 8009154:	b662      	cpsie	i
 8009156:	607b      	str	r3, [r7, #4]
}
 8009158:	bf00      	nop
 800915a:	e7fe      	b.n	800915a <vTaskSwitchContext+0x42>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	3b01      	subs	r3, #1
 8009160:	60fb      	str	r3, [r7, #12]
 8009162:	491d      	ldr	r1, [pc, #116]	; (80091d8 <vTaskSwitchContext+0xc0>)
 8009164:	68fa      	ldr	r2, [r7, #12]
 8009166:	4613      	mov	r3, r2
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	4413      	add	r3, r2
 800916c:	009b      	lsls	r3, r3, #2
 800916e:	440b      	add	r3, r1
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d0e2      	beq.n	800913c <vTaskSwitchContext+0x24>
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	4613      	mov	r3, r2
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	4413      	add	r3, r2
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	4a15      	ldr	r2, [pc, #84]	; (80091d8 <vTaskSwitchContext+0xc0>)
 8009182:	4413      	add	r3, r2
 8009184:	60bb      	str	r3, [r7, #8]
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	605a      	str	r2, [r3, #4]
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	685a      	ldr	r2, [r3, #4]
 8009194:	68bb      	ldr	r3, [r7, #8]
 8009196:	3308      	adds	r3, #8
 8009198:	429a      	cmp	r2, r3
 800919a:	d104      	bne.n	80091a6 <vTaskSwitchContext+0x8e>
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	605a      	str	r2, [r3, #4]
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	68db      	ldr	r3, [r3, #12]
 80091ac:	4a0b      	ldr	r2, [pc, #44]	; (80091dc <vTaskSwitchContext+0xc4>)
 80091ae:	6013      	str	r3, [r2, #0]
 80091b0:	4a08      	ldr	r2, [pc, #32]	; (80091d4 <vTaskSwitchContext+0xbc>)
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80091b6:	4b09      	ldr	r3, [pc, #36]	; (80091dc <vTaskSwitchContext+0xc4>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	3354      	adds	r3, #84	; 0x54
 80091bc:	4a08      	ldr	r2, [pc, #32]	; (80091e0 <vTaskSwitchContext+0xc8>)
 80091be:	6013      	str	r3, [r2, #0]
}
 80091c0:	bf00      	nop
 80091c2:	3714      	adds	r7, #20
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr
 80091cc:	20001734 	.word	0x20001734
 80091d0:	20001720 	.word	0x20001720
 80091d4:	20001714 	.word	0x20001714
 80091d8:	2000123c 	.word	0x2000123c
 80091dc:	20001238 	.word	0x20001238
 80091e0:	200000c0 	.word	0x200000c0

080091e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d10c      	bne.n	800920e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 80091f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091f8:	b672      	cpsid	i
 80091fa:	f383 8811 	msr	BASEPRI, r3
 80091fe:	f3bf 8f6f 	isb	sy
 8009202:	f3bf 8f4f 	dsb	sy
 8009206:	b662      	cpsie	i
 8009208:	60fb      	str	r3, [r7, #12]
}
 800920a:	bf00      	nop
 800920c:	e7fe      	b.n	800920c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800920e:	4b07      	ldr	r3, [pc, #28]	; (800922c <vTaskPlaceOnEventList+0x48>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	3318      	adds	r3, #24
 8009214:	4619      	mov	r1, r3
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f7fe fd21 	bl	8007c5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800921c:	2101      	movs	r1, #1
 800921e:	6838      	ldr	r0, [r7, #0]
 8009220:	f000 fa8e 	bl	8009740 <prvAddCurrentTaskToDelayedList>
}
 8009224:	bf00      	nop
 8009226:	3710      	adds	r7, #16
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}
 800922c:	20001238 	.word	0x20001238

08009230 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	60f8      	str	r0, [r7, #12]
 8009238:	60b9      	str	r1, [r7, #8]
 800923a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d10c      	bne.n	800925c <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 8009242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009246:	b672      	cpsid	i
 8009248:	f383 8811 	msr	BASEPRI, r3
 800924c:	f3bf 8f6f 	isb	sy
 8009250:	f3bf 8f4f 	dsb	sy
 8009254:	b662      	cpsie	i
 8009256:	617b      	str	r3, [r7, #20]
}
 8009258:	bf00      	nop
 800925a:	e7fe      	b.n	800925a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800925c:	4b0a      	ldr	r3, [pc, #40]	; (8009288 <vTaskPlaceOnEventListRestricted+0x58>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	3318      	adds	r3, #24
 8009262:	4619      	mov	r1, r3
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f7fe fcd6 	bl	8007c16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d002      	beq.n	8009276 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 8009270:	f04f 33ff 	mov.w	r3, #4294967295
 8009274:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009276:	6879      	ldr	r1, [r7, #4]
 8009278:	68b8      	ldr	r0, [r7, #8]
 800927a:	f000 fa61 	bl	8009740 <prvAddCurrentTaskToDelayedList>
	}
 800927e:	bf00      	nop
 8009280:	3718      	adds	r7, #24
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20001238 	.word	0x20001238

0800928c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b086      	sub	sp, #24
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	68db      	ldr	r3, [r3, #12]
 800929a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d10c      	bne.n	80092bc <xTaskRemoveFromEventList+0x30>
	__asm volatile
 80092a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092a6:	b672      	cpsid	i
 80092a8:	f383 8811 	msr	BASEPRI, r3
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	f3bf 8f4f 	dsb	sy
 80092b4:	b662      	cpsie	i
 80092b6:	60fb      	str	r3, [r7, #12]
}
 80092b8:	bf00      	nop
 80092ba:	e7fe      	b.n	80092ba <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	3318      	adds	r3, #24
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7fe fd05 	bl	8007cd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092c6:	4b1e      	ldr	r3, [pc, #120]	; (8009340 <xTaskRemoveFromEventList+0xb4>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d11d      	bne.n	800930a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	3304      	adds	r3, #4
 80092d2:	4618      	mov	r0, r3
 80092d4:	f7fe fcfc 	bl	8007cd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80092d8:	693b      	ldr	r3, [r7, #16]
 80092da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092dc:	4b19      	ldr	r3, [pc, #100]	; (8009344 <xTaskRemoveFromEventList+0xb8>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d903      	bls.n	80092ec <xTaskRemoveFromEventList+0x60>
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092e8:	4a16      	ldr	r2, [pc, #88]	; (8009344 <xTaskRemoveFromEventList+0xb8>)
 80092ea:	6013      	str	r3, [r2, #0]
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80092f0:	4613      	mov	r3, r2
 80092f2:	009b      	lsls	r3, r3, #2
 80092f4:	4413      	add	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4a13      	ldr	r2, [pc, #76]	; (8009348 <xTaskRemoveFromEventList+0xbc>)
 80092fa:	441a      	add	r2, r3
 80092fc:	693b      	ldr	r3, [r7, #16]
 80092fe:	3304      	adds	r3, #4
 8009300:	4619      	mov	r1, r3
 8009302:	4610      	mov	r0, r2
 8009304:	f7fe fc87 	bl	8007c16 <vListInsertEnd>
 8009308:	e005      	b.n	8009316 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	3318      	adds	r3, #24
 800930e:	4619      	mov	r1, r3
 8009310:	480e      	ldr	r0, [pc, #56]	; (800934c <xTaskRemoveFromEventList+0xc0>)
 8009312:	f7fe fc80 	bl	8007c16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800931a:	4b0d      	ldr	r3, [pc, #52]	; (8009350 <xTaskRemoveFromEventList+0xc4>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009320:	429a      	cmp	r2, r3
 8009322:	d905      	bls.n	8009330 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009324:	2301      	movs	r3, #1
 8009326:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009328:	4b0a      	ldr	r3, [pc, #40]	; (8009354 <xTaskRemoveFromEventList+0xc8>)
 800932a:	2201      	movs	r2, #1
 800932c:	601a      	str	r2, [r3, #0]
 800932e:	e001      	b.n	8009334 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8009330:	2300      	movs	r3, #0
 8009332:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009334:	697b      	ldr	r3, [r7, #20]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20001734 	.word	0x20001734
 8009344:	20001714 	.word	0x20001714
 8009348:	2000123c 	.word	0x2000123c
 800934c:	200016cc 	.word	0x200016cc
 8009350:	20001238 	.word	0x20001238
 8009354:	20001720 	.word	0x20001720

08009358 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009360:	4b06      	ldr	r3, [pc, #24]	; (800937c <vTaskInternalSetTimeOutState+0x24>)
 8009362:	681a      	ldr	r2, [r3, #0]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009368:	4b05      	ldr	r3, [pc, #20]	; (8009380 <vTaskInternalSetTimeOutState+0x28>)
 800936a:	681a      	ldr	r2, [r3, #0]
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	605a      	str	r2, [r3, #4]
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr
 800937c:	20001724 	.word	0x20001724
 8009380:	20001710 	.word	0x20001710

08009384 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b088      	sub	sp, #32
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2b00      	cmp	r3, #0
 8009392:	d10c      	bne.n	80093ae <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8009394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009398:	b672      	cpsid	i
 800939a:	f383 8811 	msr	BASEPRI, r3
 800939e:	f3bf 8f6f 	isb	sy
 80093a2:	f3bf 8f4f 	dsb	sy
 80093a6:	b662      	cpsie	i
 80093a8:	613b      	str	r3, [r7, #16]
}
 80093aa:	bf00      	nop
 80093ac:	e7fe      	b.n	80093ac <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d10c      	bne.n	80093ce <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 80093b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b8:	b672      	cpsid	i
 80093ba:	f383 8811 	msr	BASEPRI, r3
 80093be:	f3bf 8f6f 	isb	sy
 80093c2:	f3bf 8f4f 	dsb	sy
 80093c6:	b662      	cpsie	i
 80093c8:	60fb      	str	r3, [r7, #12]
}
 80093ca:	bf00      	nop
 80093cc:	e7fe      	b.n	80093cc <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 80093ce:	f000 fe75 	bl	800a0bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80093d2:	4b1d      	ldr	r3, [pc, #116]	; (8009448 <xTaskCheckForTimeOut+0xc4>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	69ba      	ldr	r2, [r7, #24]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ea:	d102      	bne.n	80093f2 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80093ec:	2300      	movs	r3, #0
 80093ee:	61fb      	str	r3, [r7, #28]
 80093f0:	e023      	b.n	800943a <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	4b15      	ldr	r3, [pc, #84]	; (800944c <xTaskCheckForTimeOut+0xc8>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d007      	beq.n	800940e <xTaskCheckForTimeOut+0x8a>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	69ba      	ldr	r2, [r7, #24]
 8009404:	429a      	cmp	r2, r3
 8009406:	d302      	bcc.n	800940e <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009408:	2301      	movs	r3, #1
 800940a:	61fb      	str	r3, [r7, #28]
 800940c:	e015      	b.n	800943a <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	697a      	ldr	r2, [r7, #20]
 8009414:	429a      	cmp	r2, r3
 8009416:	d20b      	bcs.n	8009430 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	697b      	ldr	r3, [r7, #20]
 800941e:	1ad2      	subs	r2, r2, r3
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	f7ff ff97 	bl	8009358 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800942a:	2300      	movs	r3, #0
 800942c:	61fb      	str	r3, [r7, #28]
 800942e:	e004      	b.n	800943a <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8009430:	683b      	ldr	r3, [r7, #0]
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009436:	2301      	movs	r3, #1
 8009438:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800943a:	f000 fe73 	bl	800a124 <vPortExitCritical>

	return xReturn;
 800943e:	69fb      	ldr	r3, [r7, #28]
}
 8009440:	4618      	mov	r0, r3
 8009442:	3720      	adds	r7, #32
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}
 8009448:	20001710 	.word	0x20001710
 800944c:	20001724 	.word	0x20001724

08009450 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009450:	b480      	push	{r7}
 8009452:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009454:	4b03      	ldr	r3, [pc, #12]	; (8009464 <vTaskMissedYield+0x14>)
 8009456:	2201      	movs	r2, #1
 8009458:	601a      	str	r2, [r3, #0]
}
 800945a:	bf00      	nop
 800945c:	46bd      	mov	sp, r7
 800945e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009462:	4770      	bx	lr
 8009464:	20001720 	.word	0x20001720

08009468 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b082      	sub	sp, #8
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009470:	f000 f852 	bl	8009518 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009474:	4b06      	ldr	r3, [pc, #24]	; (8009490 <prvIdleTask+0x28>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	2b01      	cmp	r3, #1
 800947a:	d9f9      	bls.n	8009470 <prvIdleTask+0x8>
			{
				taskYIELD();
 800947c:	4b05      	ldr	r3, [pc, #20]	; (8009494 <prvIdleTask+0x2c>)
 800947e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009482:	601a      	str	r2, [r3, #0]
 8009484:	f3bf 8f4f 	dsb	sy
 8009488:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800948c:	e7f0      	b.n	8009470 <prvIdleTask+0x8>
 800948e:	bf00      	nop
 8009490:	2000123c 	.word	0x2000123c
 8009494:	e000ed04 	.word	0xe000ed04

08009498 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800949e:	2300      	movs	r3, #0
 80094a0:	607b      	str	r3, [r7, #4]
 80094a2:	e00c      	b.n	80094be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	4613      	mov	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4413      	add	r3, r2
 80094ac:	009b      	lsls	r3, r3, #2
 80094ae:	4a12      	ldr	r2, [pc, #72]	; (80094f8 <prvInitialiseTaskLists+0x60>)
 80094b0:	4413      	add	r3, r2
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7fe fb82 	bl	8007bbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	3301      	adds	r3, #1
 80094bc:	607b      	str	r3, [r7, #4]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2b37      	cmp	r3, #55	; 0x37
 80094c2:	d9ef      	bls.n	80094a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80094c4:	480d      	ldr	r0, [pc, #52]	; (80094fc <prvInitialiseTaskLists+0x64>)
 80094c6:	f7fe fb79 	bl	8007bbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80094ca:	480d      	ldr	r0, [pc, #52]	; (8009500 <prvInitialiseTaskLists+0x68>)
 80094cc:	f7fe fb76 	bl	8007bbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80094d0:	480c      	ldr	r0, [pc, #48]	; (8009504 <prvInitialiseTaskLists+0x6c>)
 80094d2:	f7fe fb73 	bl	8007bbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80094d6:	480c      	ldr	r0, [pc, #48]	; (8009508 <prvInitialiseTaskLists+0x70>)
 80094d8:	f7fe fb70 	bl	8007bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80094dc:	480b      	ldr	r0, [pc, #44]	; (800950c <prvInitialiseTaskLists+0x74>)
 80094de:	f7fe fb6d 	bl	8007bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80094e2:	4b0b      	ldr	r3, [pc, #44]	; (8009510 <prvInitialiseTaskLists+0x78>)
 80094e4:	4a05      	ldr	r2, [pc, #20]	; (80094fc <prvInitialiseTaskLists+0x64>)
 80094e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80094e8:	4b0a      	ldr	r3, [pc, #40]	; (8009514 <prvInitialiseTaskLists+0x7c>)
 80094ea:	4a05      	ldr	r2, [pc, #20]	; (8009500 <prvInitialiseTaskLists+0x68>)
 80094ec:	601a      	str	r2, [r3, #0]
}
 80094ee:	bf00      	nop
 80094f0:	3708      	adds	r7, #8
 80094f2:	46bd      	mov	sp, r7
 80094f4:	bd80      	pop	{r7, pc}
 80094f6:	bf00      	nop
 80094f8:	2000123c 	.word	0x2000123c
 80094fc:	2000169c 	.word	0x2000169c
 8009500:	200016b0 	.word	0x200016b0
 8009504:	200016cc 	.word	0x200016cc
 8009508:	200016e0 	.word	0x200016e0
 800950c:	200016f8 	.word	0x200016f8
 8009510:	200016c4 	.word	0x200016c4
 8009514:	200016c8 	.word	0x200016c8

08009518 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b082      	sub	sp, #8
 800951c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800951e:	e019      	b.n	8009554 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009520:	f000 fdcc 	bl	800a0bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009524:	4b10      	ldr	r3, [pc, #64]	; (8009568 <prvCheckTasksWaitingTermination+0x50>)
 8009526:	68db      	ldr	r3, [r3, #12]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	3304      	adds	r3, #4
 8009530:	4618      	mov	r0, r3
 8009532:	f7fe fbcd 	bl	8007cd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009536:	4b0d      	ldr	r3, [pc, #52]	; (800956c <prvCheckTasksWaitingTermination+0x54>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	3b01      	subs	r3, #1
 800953c:	4a0b      	ldr	r2, [pc, #44]	; (800956c <prvCheckTasksWaitingTermination+0x54>)
 800953e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009540:	4b0b      	ldr	r3, [pc, #44]	; (8009570 <prvCheckTasksWaitingTermination+0x58>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	3b01      	subs	r3, #1
 8009546:	4a0a      	ldr	r2, [pc, #40]	; (8009570 <prvCheckTasksWaitingTermination+0x58>)
 8009548:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800954a:	f000 fdeb 	bl	800a124 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f000 f810 	bl	8009574 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009554:	4b06      	ldr	r3, [pc, #24]	; (8009570 <prvCheckTasksWaitingTermination+0x58>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d1e1      	bne.n	8009520 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800955c:	bf00      	nop
 800955e:	bf00      	nop
 8009560:	3708      	adds	r7, #8
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	200016e0 	.word	0x200016e0
 800956c:	2000170c 	.word	0x2000170c
 8009570:	200016f4 	.word	0x200016f4

08009574 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	3354      	adds	r3, #84	; 0x54
 8009580:	4618      	mov	r0, r3
 8009582:	f001 fe09 	bl	800b198 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800958c:	2b00      	cmp	r3, #0
 800958e:	d108      	bne.n	80095a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009594:	4618      	mov	r0, r3
 8009596:	f000 ff87 	bl	800a4a8 <vPortFree>
				vPortFree( pxTCB );
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 ff84 	bl	800a4a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80095a0:	e01a      	b.n	80095d8 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	d103      	bne.n	80095b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f000 ff7b 	bl	800a4a8 <vPortFree>
	}
 80095b2:	e011      	b.n	80095d8 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80095ba:	2b02      	cmp	r3, #2
 80095bc:	d00c      	beq.n	80095d8 <prvDeleteTCB+0x64>
	__asm volatile
 80095be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c2:	b672      	cpsid	i
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	b662      	cpsie	i
 80095d2:	60fb      	str	r3, [r7, #12]
}
 80095d4:	bf00      	nop
 80095d6:	e7fe      	b.n	80095d6 <prvDeleteTCB+0x62>
	}
 80095d8:	bf00      	nop
 80095da:	3710      	adds	r7, #16
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80095e0:	b480      	push	{r7}
 80095e2:	b083      	sub	sp, #12
 80095e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095e6:	4b0c      	ldr	r3, [pc, #48]	; (8009618 <prvResetNextTaskUnblockTime+0x38>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d104      	bne.n	80095fa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80095f0:	4b0a      	ldr	r3, [pc, #40]	; (800961c <prvResetNextTaskUnblockTime+0x3c>)
 80095f2:	f04f 32ff 	mov.w	r2, #4294967295
 80095f6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80095f8:	e008      	b.n	800960c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095fa:	4b07      	ldr	r3, [pc, #28]	; (8009618 <prvResetNextTaskUnblockTime+0x38>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	685b      	ldr	r3, [r3, #4]
 8009608:	4a04      	ldr	r2, [pc, #16]	; (800961c <prvResetNextTaskUnblockTime+0x3c>)
 800960a:	6013      	str	r3, [r2, #0]
}
 800960c:	bf00      	nop
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr
 8009618:	200016c4 	.word	0x200016c4
 800961c:	2000172c 	.word	0x2000172c

08009620 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009626:	4b0b      	ldr	r3, [pc, #44]	; (8009654 <xTaskGetSchedulerState+0x34>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d102      	bne.n	8009634 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800962e:	2301      	movs	r3, #1
 8009630:	607b      	str	r3, [r7, #4]
 8009632:	e008      	b.n	8009646 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009634:	4b08      	ldr	r3, [pc, #32]	; (8009658 <xTaskGetSchedulerState+0x38>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d102      	bne.n	8009642 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800963c:	2302      	movs	r3, #2
 800963e:	607b      	str	r3, [r7, #4]
 8009640:	e001      	b.n	8009646 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009642:	2300      	movs	r3, #0
 8009644:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009646:	687b      	ldr	r3, [r7, #4]
	}
 8009648:	4618      	mov	r0, r3
 800964a:	370c      	adds	r7, #12
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr
 8009654:	20001718 	.word	0x20001718
 8009658:	20001734 	.word	0x20001734

0800965c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800965c:	b580      	push	{r7, lr}
 800965e:	b086      	sub	sp, #24
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009668:	2300      	movs	r3, #0
 800966a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d05a      	beq.n	8009728 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009672:	4b30      	ldr	r3, [pc, #192]	; (8009734 <xTaskPriorityDisinherit+0xd8>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	693a      	ldr	r2, [r7, #16]
 8009678:	429a      	cmp	r2, r3
 800967a:	d00c      	beq.n	8009696 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800967c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009680:	b672      	cpsid	i
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	b662      	cpsie	i
 8009690:	60fb      	str	r3, [r7, #12]
}
 8009692:	bf00      	nop
 8009694:	e7fe      	b.n	8009694 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800969a:	2b00      	cmp	r3, #0
 800969c:	d10c      	bne.n	80096b8 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800969e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096a2:	b672      	cpsid	i
 80096a4:	f383 8811 	msr	BASEPRI, r3
 80096a8:	f3bf 8f6f 	isb	sy
 80096ac:	f3bf 8f4f 	dsb	sy
 80096b0:	b662      	cpsie	i
 80096b2:	60bb      	str	r3, [r7, #8]
}
 80096b4:	bf00      	nop
 80096b6:	e7fe      	b.n	80096b6 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096bc:	1e5a      	subs	r2, r3, #1
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d02c      	beq.n	8009728 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80096ce:	693b      	ldr	r3, [r7, #16]
 80096d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d128      	bne.n	8009728 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096d6:	693b      	ldr	r3, [r7, #16]
 80096d8:	3304      	adds	r3, #4
 80096da:	4618      	mov	r0, r3
 80096dc:	f7fe faf8 	bl	8007cd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096ec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80096f8:	4b0f      	ldr	r3, [pc, #60]	; (8009738 <xTaskPriorityDisinherit+0xdc>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	429a      	cmp	r2, r3
 80096fe:	d903      	bls.n	8009708 <xTaskPriorityDisinherit+0xac>
 8009700:	693b      	ldr	r3, [r7, #16]
 8009702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009704:	4a0c      	ldr	r2, [pc, #48]	; (8009738 <xTaskPriorityDisinherit+0xdc>)
 8009706:	6013      	str	r3, [r2, #0]
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800970c:	4613      	mov	r3, r2
 800970e:	009b      	lsls	r3, r3, #2
 8009710:	4413      	add	r3, r2
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	4a09      	ldr	r2, [pc, #36]	; (800973c <xTaskPriorityDisinherit+0xe0>)
 8009716:	441a      	add	r2, r3
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	3304      	adds	r3, #4
 800971c:	4619      	mov	r1, r3
 800971e:	4610      	mov	r0, r2
 8009720:	f7fe fa79 	bl	8007c16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009724:	2301      	movs	r3, #1
 8009726:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009728:	697b      	ldr	r3, [r7, #20]
	}
 800972a:	4618      	mov	r0, r3
 800972c:	3718      	adds	r7, #24
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop
 8009734:	20001238 	.word	0x20001238
 8009738:	20001714 	.word	0x20001714
 800973c:	2000123c 	.word	0x2000123c

08009740 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800974a:	4b21      	ldr	r3, [pc, #132]	; (80097d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009750:	4b20      	ldr	r3, [pc, #128]	; (80097d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	3304      	adds	r3, #4
 8009756:	4618      	mov	r0, r3
 8009758:	f7fe faba 	bl	8007cd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009762:	d10a      	bne.n	800977a <prvAddCurrentTaskToDelayedList+0x3a>
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d007      	beq.n	800977a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800976a:	4b1a      	ldr	r3, [pc, #104]	; (80097d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	3304      	adds	r3, #4
 8009770:	4619      	mov	r1, r3
 8009772:	4819      	ldr	r0, [pc, #100]	; (80097d8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009774:	f7fe fa4f 	bl	8007c16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009778:	e026      	b.n	80097c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4413      	add	r3, r2
 8009780:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009782:	4b14      	ldr	r3, [pc, #80]	; (80097d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68ba      	ldr	r2, [r7, #8]
 8009788:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800978a:	68ba      	ldr	r2, [r7, #8]
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	429a      	cmp	r2, r3
 8009790:	d209      	bcs.n	80097a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009792:	4b12      	ldr	r3, [pc, #72]	; (80097dc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009794:	681a      	ldr	r2, [r3, #0]
 8009796:	4b0f      	ldr	r3, [pc, #60]	; (80097d4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	3304      	adds	r3, #4
 800979c:	4619      	mov	r1, r3
 800979e:	4610      	mov	r0, r2
 80097a0:	f7fe fa5d 	bl	8007c5e <vListInsert>
}
 80097a4:	e010      	b.n	80097c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097a6:	4b0e      	ldr	r3, [pc, #56]	; (80097e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	4b0a      	ldr	r3, [pc, #40]	; (80097d4 <prvAddCurrentTaskToDelayedList+0x94>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	3304      	adds	r3, #4
 80097b0:	4619      	mov	r1, r3
 80097b2:	4610      	mov	r0, r2
 80097b4:	f7fe fa53 	bl	8007c5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80097b8:	4b0a      	ldr	r3, [pc, #40]	; (80097e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	68ba      	ldr	r2, [r7, #8]
 80097be:	429a      	cmp	r2, r3
 80097c0:	d202      	bcs.n	80097c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80097c2:	4a08      	ldr	r2, [pc, #32]	; (80097e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	6013      	str	r3, [r2, #0]
}
 80097c8:	bf00      	nop
 80097ca:	3710      	adds	r7, #16
 80097cc:	46bd      	mov	sp, r7
 80097ce:	bd80      	pop	{r7, pc}
 80097d0:	20001710 	.word	0x20001710
 80097d4:	20001238 	.word	0x20001238
 80097d8:	200016f8 	.word	0x200016f8
 80097dc:	200016c8 	.word	0x200016c8
 80097e0:	200016c4 	.word	0x200016c4
 80097e4:	2000172c 	.word	0x2000172c

080097e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b08a      	sub	sp, #40	; 0x28
 80097ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80097ee:	2300      	movs	r3, #0
 80097f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80097f2:	f000 fb15 	bl	8009e20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80097f6:	4b1d      	ldr	r3, [pc, #116]	; (800986c <xTimerCreateTimerTask+0x84>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d021      	beq.n	8009842 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80097fe:	2300      	movs	r3, #0
 8009800:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009802:	2300      	movs	r3, #0
 8009804:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009806:	1d3a      	adds	r2, r7, #4
 8009808:	f107 0108 	add.w	r1, r7, #8
 800980c:	f107 030c 	add.w	r3, r7, #12
 8009810:	4618      	mov	r0, r3
 8009812:	f7fe f9b9 	bl	8007b88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009816:	6879      	ldr	r1, [r7, #4]
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	68fa      	ldr	r2, [r7, #12]
 800981c:	9202      	str	r2, [sp, #8]
 800981e:	9301      	str	r3, [sp, #4]
 8009820:	2302      	movs	r3, #2
 8009822:	9300      	str	r3, [sp, #0]
 8009824:	2300      	movs	r3, #0
 8009826:	460a      	mov	r2, r1
 8009828:	4911      	ldr	r1, [pc, #68]	; (8009870 <xTimerCreateTimerTask+0x88>)
 800982a:	4812      	ldr	r0, [pc, #72]	; (8009874 <xTimerCreateTimerTask+0x8c>)
 800982c:	f7fe ff84 	bl	8008738 <xTaskCreateStatic>
 8009830:	4603      	mov	r3, r0
 8009832:	4a11      	ldr	r2, [pc, #68]	; (8009878 <xTimerCreateTimerTask+0x90>)
 8009834:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009836:	4b10      	ldr	r3, [pc, #64]	; (8009878 <xTimerCreateTimerTask+0x90>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d001      	beq.n	8009842 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800983e:	2301      	movs	r3, #1
 8009840:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d10c      	bne.n	8009862 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 8009848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800984c:	b672      	cpsid	i
 800984e:	f383 8811 	msr	BASEPRI, r3
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	b662      	cpsie	i
 800985c:	613b      	str	r3, [r7, #16]
}
 800985e:	bf00      	nop
 8009860:	e7fe      	b.n	8009860 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8009862:	697b      	ldr	r3, [r7, #20]
}
 8009864:	4618      	mov	r0, r3
 8009866:	3718      	adds	r7, #24
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	20001768 	.word	0x20001768
 8009870:	0800d5c4 	.word	0x0800d5c4
 8009874:	080099b9 	.word	0x080099b9
 8009878:	2000176c 	.word	0x2000176c

0800987c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08a      	sub	sp, #40	; 0x28
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
 8009888:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800988a:	2300      	movs	r3, #0
 800988c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d10c      	bne.n	80098ae <xTimerGenericCommand+0x32>
	__asm volatile
 8009894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009898:	b672      	cpsid	i
 800989a:	f383 8811 	msr	BASEPRI, r3
 800989e:	f3bf 8f6f 	isb	sy
 80098a2:	f3bf 8f4f 	dsb	sy
 80098a6:	b662      	cpsie	i
 80098a8:	623b      	str	r3, [r7, #32]
}
 80098aa:	bf00      	nop
 80098ac:	e7fe      	b.n	80098ac <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098ae:	4b1a      	ldr	r3, [pc, #104]	; (8009918 <xTimerGenericCommand+0x9c>)
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d02a      	beq.n	800990c <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80098b6:	68bb      	ldr	r3, [r7, #8]
 80098b8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	2b05      	cmp	r3, #5
 80098c6:	dc18      	bgt.n	80098fa <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80098c8:	f7ff feaa 	bl	8009620 <xTaskGetSchedulerState>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b02      	cmp	r3, #2
 80098d0:	d109      	bne.n	80098e6 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80098d2:	4b11      	ldr	r3, [pc, #68]	; (8009918 <xTimerGenericCommand+0x9c>)
 80098d4:	6818      	ldr	r0, [r3, #0]
 80098d6:	f107 0110 	add.w	r1, r7, #16
 80098da:	2300      	movs	r3, #0
 80098dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098de:	f7fe fb31 	bl	8007f44 <xQueueGenericSend>
 80098e2:	6278      	str	r0, [r7, #36]	; 0x24
 80098e4:	e012      	b.n	800990c <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80098e6:	4b0c      	ldr	r3, [pc, #48]	; (8009918 <xTimerGenericCommand+0x9c>)
 80098e8:	6818      	ldr	r0, [r3, #0]
 80098ea:	f107 0110 	add.w	r1, r7, #16
 80098ee:	2300      	movs	r3, #0
 80098f0:	2200      	movs	r2, #0
 80098f2:	f7fe fb27 	bl	8007f44 <xQueueGenericSend>
 80098f6:	6278      	str	r0, [r7, #36]	; 0x24
 80098f8:	e008      	b.n	800990c <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80098fa:	4b07      	ldr	r3, [pc, #28]	; (8009918 <xTimerGenericCommand+0x9c>)
 80098fc:	6818      	ldr	r0, [r3, #0]
 80098fe:	f107 0110 	add.w	r1, r7, #16
 8009902:	2300      	movs	r3, #0
 8009904:	683a      	ldr	r2, [r7, #0]
 8009906:	f7fe fc23 	bl	8008150 <xQueueGenericSendFromISR>
 800990a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800990c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800990e:	4618      	mov	r0, r3
 8009910:	3728      	adds	r7, #40	; 0x28
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	20001768 	.word	0x20001768

0800991c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b088      	sub	sp, #32
 8009920:	af02      	add	r7, sp, #8
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009926:	4b23      	ldr	r3, [pc, #140]	; (80099b4 <prvProcessExpiredTimer+0x98>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	68db      	ldr	r3, [r3, #12]
 800992c:	68db      	ldr	r3, [r3, #12]
 800992e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	3304      	adds	r3, #4
 8009934:	4618      	mov	r0, r3
 8009936:	f7fe f9cb 	bl	8007cd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b00      	cmp	r3, #0
 8009946:	d024      	beq.n	8009992 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	699a      	ldr	r2, [r3, #24]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	18d1      	adds	r1, r2, r3
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	683a      	ldr	r2, [r7, #0]
 8009954:	6978      	ldr	r0, [r7, #20]
 8009956:	f000 f8d3 	bl	8009b00 <prvInsertTimerInActiveList>
 800995a:	4603      	mov	r3, r0
 800995c:	2b00      	cmp	r3, #0
 800995e:	d021      	beq.n	80099a4 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009960:	2300      	movs	r3, #0
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	2300      	movs	r3, #0
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	2100      	movs	r1, #0
 800996a:	6978      	ldr	r0, [r7, #20]
 800996c:	f7ff ff86 	bl	800987c <xTimerGenericCommand>
 8009970:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009972:	693b      	ldr	r3, [r7, #16]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d115      	bne.n	80099a4 <prvProcessExpiredTimer+0x88>
	__asm volatile
 8009978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800997c:	b672      	cpsid	i
 800997e:	f383 8811 	msr	BASEPRI, r3
 8009982:	f3bf 8f6f 	isb	sy
 8009986:	f3bf 8f4f 	dsb	sy
 800998a:	b662      	cpsie	i
 800998c:	60fb      	str	r3, [r7, #12]
}
 800998e:	bf00      	nop
 8009990:	e7fe      	b.n	8009990 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009992:	697b      	ldr	r3, [r7, #20]
 8009994:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009998:	f023 0301 	bic.w	r3, r3, #1
 800999c:	b2da      	uxtb	r2, r3
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	6a1b      	ldr	r3, [r3, #32]
 80099a8:	6978      	ldr	r0, [r7, #20]
 80099aa:	4798      	blx	r3
}
 80099ac:	bf00      	nop
 80099ae:	3718      	adds	r7, #24
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	20001760 	.word	0x20001760

080099b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b084      	sub	sp, #16
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099c0:	f107 0308 	add.w	r3, r7, #8
 80099c4:	4618      	mov	r0, r3
 80099c6:	f000 f857 	bl	8009a78 <prvGetNextExpireTime>
 80099ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	4619      	mov	r1, r3
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f000 f803 	bl	80099dc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80099d6:	f000 f8d5 	bl	8009b84 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099da:	e7f1      	b.n	80099c0 <prvTimerTask+0x8>

080099dc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b084      	sub	sp, #16
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80099e6:	f7ff fa1d 	bl	8008e24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099ea:	f107 0308 	add.w	r3, r7, #8
 80099ee:	4618      	mov	r0, r3
 80099f0:	f000 f866 	bl	8009ac0 <prvSampleTimeNow>
 80099f4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d130      	bne.n	8009a5e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d10a      	bne.n	8009a18 <prvProcessTimerOrBlockTask+0x3c>
 8009a02:	687a      	ldr	r2, [r7, #4]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d806      	bhi.n	8009a18 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a0a:	f7ff fa19 	bl	8008e40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a0e:	68f9      	ldr	r1, [r7, #12]
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f7ff ff83 	bl	800991c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a16:	e024      	b.n	8009a62 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d008      	beq.n	8009a30 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a1e:	4b13      	ldr	r3, [pc, #76]	; (8009a6c <prvProcessTimerOrBlockTask+0x90>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d101      	bne.n	8009a2c <prvProcessTimerOrBlockTask+0x50>
 8009a28:	2301      	movs	r3, #1
 8009a2a:	e000      	b.n	8009a2e <prvProcessTimerOrBlockTask+0x52>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a30:	4b0f      	ldr	r3, [pc, #60]	; (8009a70 <prvProcessTimerOrBlockTask+0x94>)
 8009a32:	6818      	ldr	r0, [r3, #0]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	1ad3      	subs	r3, r2, r3
 8009a3a:	683a      	ldr	r2, [r7, #0]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	f7fe fe47 	bl	80086d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a42:	f7ff f9fd 	bl	8008e40 <xTaskResumeAll>
 8009a46:	4603      	mov	r3, r0
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d10a      	bne.n	8009a62 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a4c:	4b09      	ldr	r3, [pc, #36]	; (8009a74 <prvProcessTimerOrBlockTask+0x98>)
 8009a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a52:	601a      	str	r2, [r3, #0]
 8009a54:	f3bf 8f4f 	dsb	sy
 8009a58:	f3bf 8f6f 	isb	sy
}
 8009a5c:	e001      	b.n	8009a62 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a5e:	f7ff f9ef 	bl	8008e40 <xTaskResumeAll>
}
 8009a62:	bf00      	nop
 8009a64:	3710      	adds	r7, #16
 8009a66:	46bd      	mov	sp, r7
 8009a68:	bd80      	pop	{r7, pc}
 8009a6a:	bf00      	nop
 8009a6c:	20001764 	.word	0x20001764
 8009a70:	20001768 	.word	0x20001768
 8009a74:	e000ed04 	.word	0xe000ed04

08009a78 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a80:	4b0e      	ldr	r3, [pc, #56]	; (8009abc <prvGetNextExpireTime+0x44>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d101      	bne.n	8009a8e <prvGetNextExpireTime+0x16>
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	e000      	b.n	8009a90 <prvGetNextExpireTime+0x18>
 8009a8e:	2200      	movs	r2, #0
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d105      	bne.n	8009aa8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a9c:	4b07      	ldr	r3, [pc, #28]	; (8009abc <prvGetNextExpireTime+0x44>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	60fb      	str	r3, [r7, #12]
 8009aa6:	e001      	b.n	8009aac <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009aac:	68fb      	ldr	r3, [r7, #12]
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3714      	adds	r7, #20
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr
 8009aba:	bf00      	nop
 8009abc:	20001760 	.word	0x20001760

08009ac0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ac8:	f7ff fa5a 	bl	8008f80 <xTaskGetTickCount>
 8009acc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ace:	4b0b      	ldr	r3, [pc, #44]	; (8009afc <prvSampleTimeNow+0x3c>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d205      	bcs.n	8009ae4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009ad8:	f000 f93c 	bl	8009d54 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	601a      	str	r2, [r3, #0]
 8009ae2:	e002      	b.n	8009aea <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009aea:	4a04      	ldr	r2, [pc, #16]	; (8009afc <prvSampleTimeNow+0x3c>)
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009af0:	68fb      	ldr	r3, [r7, #12]
}
 8009af2:	4618      	mov	r0, r3
 8009af4:	3710      	adds	r7, #16
 8009af6:	46bd      	mov	sp, r7
 8009af8:	bd80      	pop	{r7, pc}
 8009afa:	bf00      	nop
 8009afc:	20001770 	.word	0x20001770

08009b00 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b086      	sub	sp, #24
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	607a      	str	r2, [r7, #4]
 8009b0c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	68fa      	ldr	r2, [r7, #12]
 8009b1c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b1e:	68ba      	ldr	r2, [r7, #8]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	d812      	bhi.n	8009b4c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	1ad2      	subs	r2, r2, r3
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	699b      	ldr	r3, [r3, #24]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d302      	bcc.n	8009b3a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b34:	2301      	movs	r3, #1
 8009b36:	617b      	str	r3, [r7, #20]
 8009b38:	e01b      	b.n	8009b72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b3a:	4b10      	ldr	r3, [pc, #64]	; (8009b7c <prvInsertTimerInActiveList+0x7c>)
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	3304      	adds	r3, #4
 8009b42:	4619      	mov	r1, r3
 8009b44:	4610      	mov	r0, r2
 8009b46:	f7fe f88a 	bl	8007c5e <vListInsert>
 8009b4a:	e012      	b.n	8009b72 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b4c:	687a      	ldr	r2, [r7, #4]
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d206      	bcs.n	8009b62 <prvInsertTimerInActiveList+0x62>
 8009b54:	68ba      	ldr	r2, [r7, #8]
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d302      	bcc.n	8009b62 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	617b      	str	r3, [r7, #20]
 8009b60:	e007      	b.n	8009b72 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b62:	4b07      	ldr	r3, [pc, #28]	; (8009b80 <prvInsertTimerInActiveList+0x80>)
 8009b64:	681a      	ldr	r2, [r3, #0]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	3304      	adds	r3, #4
 8009b6a:	4619      	mov	r1, r3
 8009b6c:	4610      	mov	r0, r2
 8009b6e:	f7fe f876 	bl	8007c5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b72:	697b      	ldr	r3, [r7, #20]
}
 8009b74:	4618      	mov	r0, r3
 8009b76:	3718      	adds	r7, #24
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	20001764 	.word	0x20001764
 8009b80:	20001760 	.word	0x20001760

08009b84 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b08e      	sub	sp, #56	; 0x38
 8009b88:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b8a:	e0d0      	b.n	8009d2e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	da1a      	bge.n	8009bc8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009b92:	1d3b      	adds	r3, r7, #4
 8009b94:	3304      	adds	r3, #4
 8009b96:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d10c      	bne.n	8009bb8 <prvProcessReceivedCommands+0x34>
	__asm volatile
 8009b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba2:	b672      	cpsid	i
 8009ba4:	f383 8811 	msr	BASEPRI, r3
 8009ba8:	f3bf 8f6f 	isb	sy
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	b662      	cpsie	i
 8009bb2:	61fb      	str	r3, [r7, #28]
}
 8009bb4:	bf00      	nop
 8009bb6:	e7fe      	b.n	8009bb6 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bbe:	6850      	ldr	r0, [r2, #4]
 8009bc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009bc2:	6892      	ldr	r2, [r2, #8]
 8009bc4:	4611      	mov	r1, r2
 8009bc6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	f2c0 80af 	blt.w	8009d2e <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bd6:	695b      	ldr	r3, [r3, #20]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d004      	beq.n	8009be6 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bde:	3304      	adds	r3, #4
 8009be0:	4618      	mov	r0, r3
 8009be2:	f7fe f875 	bl	8007cd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009be6:	463b      	mov	r3, r7
 8009be8:	4618      	mov	r0, r3
 8009bea:	f7ff ff69 	bl	8009ac0 <prvSampleTimeNow>
 8009bee:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2b09      	cmp	r3, #9
 8009bf4:	f200 809a 	bhi.w	8009d2c <prvProcessReceivedCommands+0x1a8>
 8009bf8:	a201      	add	r2, pc, #4	; (adr r2, 8009c00 <prvProcessReceivedCommands+0x7c>)
 8009bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bfe:	bf00      	nop
 8009c00:	08009c29 	.word	0x08009c29
 8009c04:	08009c29 	.word	0x08009c29
 8009c08:	08009c29 	.word	0x08009c29
 8009c0c:	08009ca1 	.word	0x08009ca1
 8009c10:	08009cb5 	.word	0x08009cb5
 8009c14:	08009d03 	.word	0x08009d03
 8009c18:	08009c29 	.word	0x08009c29
 8009c1c:	08009c29 	.word	0x08009c29
 8009c20:	08009ca1 	.word	0x08009ca1
 8009c24:	08009cb5 	.word	0x08009cb5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c2e:	f043 0301 	orr.w	r3, r3, #1
 8009c32:	b2da      	uxtb	r2, r3
 8009c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c3a:	68ba      	ldr	r2, [r7, #8]
 8009c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c3e:	699b      	ldr	r3, [r3, #24]
 8009c40:	18d1      	adds	r1, r2, r3
 8009c42:	68bb      	ldr	r3, [r7, #8]
 8009c44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c48:	f7ff ff5a 	bl	8009b00 <prvInsertTimerInActiveList>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d06d      	beq.n	8009d2e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c54:	6a1b      	ldr	r3, [r3, #32]
 8009c56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c58:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c60:	f003 0304 	and.w	r3, r3, #4
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d062      	beq.n	8009d2e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c68:	68ba      	ldr	r2, [r7, #8]
 8009c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c6c:	699b      	ldr	r3, [r3, #24]
 8009c6e:	441a      	add	r2, r3
 8009c70:	2300      	movs	r3, #0
 8009c72:	9300      	str	r3, [sp, #0]
 8009c74:	2300      	movs	r3, #0
 8009c76:	2100      	movs	r1, #0
 8009c78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c7a:	f7ff fdff 	bl	800987c <xTimerGenericCommand>
 8009c7e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009c80:	6a3b      	ldr	r3, [r7, #32]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d153      	bne.n	8009d2e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 8009c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c8a:	b672      	cpsid	i
 8009c8c:	f383 8811 	msr	BASEPRI, r3
 8009c90:	f3bf 8f6f 	isb	sy
 8009c94:	f3bf 8f4f 	dsb	sy
 8009c98:	b662      	cpsie	i
 8009c9a:	61bb      	str	r3, [r7, #24]
}
 8009c9c:	bf00      	nop
 8009c9e:	e7fe      	b.n	8009c9e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ca6:	f023 0301 	bic.w	r3, r3, #1
 8009caa:	b2da      	uxtb	r2, r3
 8009cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009cb2:	e03c      	b.n	8009d2e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cba:	f043 0301 	orr.w	r3, r3, #1
 8009cbe:	b2da      	uxtb	r2, r3
 8009cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cce:	699b      	ldr	r3, [r3, #24]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10c      	bne.n	8009cee <prvProcessReceivedCommands+0x16a>
	__asm volatile
 8009cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd8:	b672      	cpsid	i
 8009cda:	f383 8811 	msr	BASEPRI, r3
 8009cde:	f3bf 8f6f 	isb	sy
 8009ce2:	f3bf 8f4f 	dsb	sy
 8009ce6:	b662      	cpsie	i
 8009ce8:	617b      	str	r3, [r7, #20]
}
 8009cea:	bf00      	nop
 8009cec:	e7fe      	b.n	8009cec <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009cee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cf0:	699a      	ldr	r2, [r3, #24]
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf4:	18d1      	adds	r1, r2, r3
 8009cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cfc:	f7ff ff00 	bl	8009b00 <prvInsertTimerInActiveList>
					break;
 8009d00:	e015      	b.n	8009d2e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d08:	f003 0302 	and.w	r3, r3, #2
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d103      	bne.n	8009d18 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 8009d10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d12:	f000 fbc9 	bl	800a4a8 <vPortFree>
 8009d16:	e00a      	b.n	8009d2e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d1e:	f023 0301 	bic.w	r3, r3, #1
 8009d22:	b2da      	uxtb	r2, r3
 8009d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d2a:	e000      	b.n	8009d2e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 8009d2c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d2e:	4b08      	ldr	r3, [pc, #32]	; (8009d50 <prvProcessReceivedCommands+0x1cc>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	1d39      	adds	r1, r7, #4
 8009d34:	2200      	movs	r2, #0
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe faaa 	bl	8008290 <xQueueReceive>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f47f af24 	bne.w	8009b8c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop
 8009d48:	3730      	adds	r7, #48	; 0x30
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	bf00      	nop
 8009d50:	20001768 	.word	0x20001768

08009d54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b088      	sub	sp, #32
 8009d58:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d5a:	e04a      	b.n	8009df2 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d5c:	4b2e      	ldr	r3, [pc, #184]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d66:	4b2c      	ldr	r3, [pc, #176]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	68db      	ldr	r3, [r3, #12]
 8009d6e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	3304      	adds	r3, #4
 8009d74:	4618      	mov	r0, r3
 8009d76:	f7fd ffab 	bl	8007cd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	6a1b      	ldr	r3, [r3, #32]
 8009d7e:	68f8      	ldr	r0, [r7, #12]
 8009d80:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d88:	f003 0304 	and.w	r3, r3, #4
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d030      	beq.n	8009df2 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	699b      	ldr	r3, [r3, #24]
 8009d94:	693a      	ldr	r2, [r7, #16]
 8009d96:	4413      	add	r3, r2
 8009d98:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d9a:	68ba      	ldr	r2, [r7, #8]
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	429a      	cmp	r2, r3
 8009da0:	d90e      	bls.n	8009dc0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	68ba      	ldr	r2, [r7, #8]
 8009da6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	68fa      	ldr	r2, [r7, #12]
 8009dac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dae:	4b1a      	ldr	r3, [pc, #104]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	3304      	adds	r3, #4
 8009db6:	4619      	mov	r1, r3
 8009db8:	4610      	mov	r0, r2
 8009dba:	f7fd ff50 	bl	8007c5e <vListInsert>
 8009dbe:	e018      	b.n	8009df2 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	9300      	str	r3, [sp, #0]
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	693a      	ldr	r2, [r7, #16]
 8009dc8:	2100      	movs	r1, #0
 8009dca:	68f8      	ldr	r0, [r7, #12]
 8009dcc:	f7ff fd56 	bl	800987c <xTimerGenericCommand>
 8009dd0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d10c      	bne.n	8009df2 <prvSwitchTimerLists+0x9e>
	__asm volatile
 8009dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ddc:	b672      	cpsid	i
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	b662      	cpsie	i
 8009dec:	603b      	str	r3, [r7, #0]
}
 8009dee:	bf00      	nop
 8009df0:	e7fe      	b.n	8009df0 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009df2:	4b09      	ldr	r3, [pc, #36]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d1af      	bne.n	8009d5c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009dfc:	4b06      	ldr	r3, [pc, #24]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e02:	4b06      	ldr	r3, [pc, #24]	; (8009e1c <prvSwitchTimerLists+0xc8>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a04      	ldr	r2, [pc, #16]	; (8009e18 <prvSwitchTimerLists+0xc4>)
 8009e08:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e0a:	4a04      	ldr	r2, [pc, #16]	; (8009e1c <prvSwitchTimerLists+0xc8>)
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	6013      	str	r3, [r2, #0]
}
 8009e10:	bf00      	nop
 8009e12:	3718      	adds	r7, #24
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bd80      	pop	{r7, pc}
 8009e18:	20001760 	.word	0x20001760
 8009e1c:	20001764 	.word	0x20001764

08009e20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b082      	sub	sp, #8
 8009e24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e26:	f000 f949 	bl	800a0bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e2a:	4b15      	ldr	r3, [pc, #84]	; (8009e80 <prvCheckForValidListAndQueue+0x60>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d120      	bne.n	8009e74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e32:	4814      	ldr	r0, [pc, #80]	; (8009e84 <prvCheckForValidListAndQueue+0x64>)
 8009e34:	f7fd fec2 	bl	8007bbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e38:	4813      	ldr	r0, [pc, #76]	; (8009e88 <prvCheckForValidListAndQueue+0x68>)
 8009e3a:	f7fd febf 	bl	8007bbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e3e:	4b13      	ldr	r3, [pc, #76]	; (8009e8c <prvCheckForValidListAndQueue+0x6c>)
 8009e40:	4a10      	ldr	r2, [pc, #64]	; (8009e84 <prvCheckForValidListAndQueue+0x64>)
 8009e42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e44:	4b12      	ldr	r3, [pc, #72]	; (8009e90 <prvCheckForValidListAndQueue+0x70>)
 8009e46:	4a10      	ldr	r2, [pc, #64]	; (8009e88 <prvCheckForValidListAndQueue+0x68>)
 8009e48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	9300      	str	r3, [sp, #0]
 8009e4e:	4b11      	ldr	r3, [pc, #68]	; (8009e94 <prvCheckForValidListAndQueue+0x74>)
 8009e50:	4a11      	ldr	r2, [pc, #68]	; (8009e98 <prvCheckForValidListAndQueue+0x78>)
 8009e52:	2110      	movs	r1, #16
 8009e54:	200a      	movs	r0, #10
 8009e56:	f7fd ffcf 	bl	8007df8 <xQueueGenericCreateStatic>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	4a08      	ldr	r2, [pc, #32]	; (8009e80 <prvCheckForValidListAndQueue+0x60>)
 8009e5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e60:	4b07      	ldr	r3, [pc, #28]	; (8009e80 <prvCheckForValidListAndQueue+0x60>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d005      	beq.n	8009e74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e68:	4b05      	ldr	r3, [pc, #20]	; (8009e80 <prvCheckForValidListAndQueue+0x60>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	490b      	ldr	r1, [pc, #44]	; (8009e9c <prvCheckForValidListAndQueue+0x7c>)
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f7fe fc04 	bl	800867c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e74:	f000 f956 	bl	800a124 <vPortExitCritical>
}
 8009e78:	bf00      	nop
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20001768 	.word	0x20001768
 8009e84:	20001738 	.word	0x20001738
 8009e88:	2000174c 	.word	0x2000174c
 8009e8c:	20001760 	.word	0x20001760
 8009e90:	20001764 	.word	0x20001764
 8009e94:	20001814 	.word	0x20001814
 8009e98:	20001774 	.word	0x20001774
 8009e9c:	0800d5cc 	.word	0x0800d5cc

08009ea0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b085      	sub	sp, #20
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	60b9      	str	r1, [r7, #8]
 8009eaa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3b04      	subs	r3, #4
 8009eb0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009eb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	3b04      	subs	r3, #4
 8009ebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	f023 0201 	bic.w	r2, r3, #1
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	3b04      	subs	r3, #4
 8009ece:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009ed0:	4a0c      	ldr	r2, [pc, #48]	; (8009f04 <pxPortInitialiseStack+0x64>)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	3b14      	subs	r3, #20
 8009eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009edc:	687a      	ldr	r2, [r7, #4]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	3b04      	subs	r3, #4
 8009ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f06f 0202 	mvn.w	r2, #2
 8009eee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	3b20      	subs	r3, #32
 8009ef4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
}
 8009ef8:	4618      	mov	r0, r3
 8009efa:	3714      	adds	r7, #20
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr
 8009f04:	08009f09 	.word	0x08009f09

08009f08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f08:	b480      	push	{r7}
 8009f0a:	b085      	sub	sp, #20
 8009f0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f12:	4b14      	ldr	r3, [pc, #80]	; (8009f64 <prvTaskExitError+0x5c>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f1a:	d00c      	beq.n	8009f36 <prvTaskExitError+0x2e>
	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f20:	b672      	cpsid	i
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	b662      	cpsie	i
 8009f30:	60fb      	str	r3, [r7, #12]
}
 8009f32:	bf00      	nop
 8009f34:	e7fe      	b.n	8009f34 <prvTaskExitError+0x2c>
	__asm volatile
 8009f36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f3a:	b672      	cpsid	i
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	b662      	cpsie	i
 8009f4a:	60bb      	str	r3, [r7, #8]
}
 8009f4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f4e:	bf00      	nop
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0fc      	beq.n	8009f50 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f56:	bf00      	nop
 8009f58:	bf00      	nop
 8009f5a:	3714      	adds	r7, #20
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr
 8009f64:	20000064 	.word	0x20000064
	...

08009f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f70:	4b07      	ldr	r3, [pc, #28]	; (8009f90 <pxCurrentTCBConst2>)
 8009f72:	6819      	ldr	r1, [r3, #0]
 8009f74:	6808      	ldr	r0, [r1, #0]
 8009f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7a:	f380 8809 	msr	PSP, r0
 8009f7e:	f3bf 8f6f 	isb	sy
 8009f82:	f04f 0000 	mov.w	r0, #0
 8009f86:	f380 8811 	msr	BASEPRI, r0
 8009f8a:	4770      	bx	lr
 8009f8c:	f3af 8000 	nop.w

08009f90 <pxCurrentTCBConst2>:
 8009f90:	20001238 	.word	0x20001238
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f94:	bf00      	nop
 8009f96:	bf00      	nop

08009f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f98:	4808      	ldr	r0, [pc, #32]	; (8009fbc <prvPortStartFirstTask+0x24>)
 8009f9a:	6800      	ldr	r0, [r0, #0]
 8009f9c:	6800      	ldr	r0, [r0, #0]
 8009f9e:	f380 8808 	msr	MSP, r0
 8009fa2:	f04f 0000 	mov.w	r0, #0
 8009fa6:	f380 8814 	msr	CONTROL, r0
 8009faa:	b662      	cpsie	i
 8009fac:	b661      	cpsie	f
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	df00      	svc	0
 8009fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009fba:	bf00      	nop
 8009fbc:	e000ed08 	.word	0xe000ed08

08009fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009fc6:	4b37      	ldr	r3, [pc, #220]	; (800a0a4 <xPortStartScheduler+0xe4>)
 8009fc8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	781b      	ldrb	r3, [r3, #0]
 8009fce:	b2db      	uxtb	r3, r3
 8009fd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	22ff      	movs	r2, #255	; 0xff
 8009fd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	b2db      	uxtb	r3, r3
 8009fde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009fe0:	78fb      	ldrb	r3, [r7, #3]
 8009fe2:	b2db      	uxtb	r3, r3
 8009fe4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009fe8:	b2da      	uxtb	r2, r3
 8009fea:	4b2f      	ldr	r3, [pc, #188]	; (800a0a8 <xPortStartScheduler+0xe8>)
 8009fec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009fee:	4b2f      	ldr	r3, [pc, #188]	; (800a0ac <xPortStartScheduler+0xec>)
 8009ff0:	2207      	movs	r2, #7
 8009ff2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ff4:	e009      	b.n	800a00a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009ff6:	4b2d      	ldr	r3, [pc, #180]	; (800a0ac <xPortStartScheduler+0xec>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	4a2b      	ldr	r2, [pc, #172]	; (800a0ac <xPortStartScheduler+0xec>)
 8009ffe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a000:	78fb      	ldrb	r3, [r7, #3]
 800a002:	b2db      	uxtb	r3, r3
 800a004:	005b      	lsls	r3, r3, #1
 800a006:	b2db      	uxtb	r3, r3
 800a008:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a00a:	78fb      	ldrb	r3, [r7, #3]
 800a00c:	b2db      	uxtb	r3, r3
 800a00e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a012:	2b80      	cmp	r3, #128	; 0x80
 800a014:	d0ef      	beq.n	8009ff6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a016:	4b25      	ldr	r3, [pc, #148]	; (800a0ac <xPortStartScheduler+0xec>)
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f1c3 0307 	rsb	r3, r3, #7
 800a01e:	2b04      	cmp	r3, #4
 800a020:	d00c      	beq.n	800a03c <xPortStartScheduler+0x7c>
	__asm volatile
 800a022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a026:	b672      	cpsid	i
 800a028:	f383 8811 	msr	BASEPRI, r3
 800a02c:	f3bf 8f6f 	isb	sy
 800a030:	f3bf 8f4f 	dsb	sy
 800a034:	b662      	cpsie	i
 800a036:	60bb      	str	r3, [r7, #8]
}
 800a038:	bf00      	nop
 800a03a:	e7fe      	b.n	800a03a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a03c:	4b1b      	ldr	r3, [pc, #108]	; (800a0ac <xPortStartScheduler+0xec>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	021b      	lsls	r3, r3, #8
 800a042:	4a1a      	ldr	r2, [pc, #104]	; (800a0ac <xPortStartScheduler+0xec>)
 800a044:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a046:	4b19      	ldr	r3, [pc, #100]	; (800a0ac <xPortStartScheduler+0xec>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a04e:	4a17      	ldr	r2, [pc, #92]	; (800a0ac <xPortStartScheduler+0xec>)
 800a050:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	b2da      	uxtb	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a05a:	4b15      	ldr	r3, [pc, #84]	; (800a0b0 <xPortStartScheduler+0xf0>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a14      	ldr	r2, [pc, #80]	; (800a0b0 <xPortStartScheduler+0xf0>)
 800a060:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a064:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a066:	4b12      	ldr	r3, [pc, #72]	; (800a0b0 <xPortStartScheduler+0xf0>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a11      	ldr	r2, [pc, #68]	; (800a0b0 <xPortStartScheduler+0xf0>)
 800a06c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a070:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a072:	f000 f8dd 	bl	800a230 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a076:	4b0f      	ldr	r3, [pc, #60]	; (800a0b4 <xPortStartScheduler+0xf4>)
 800a078:	2200      	movs	r2, #0
 800a07a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a07c:	f000 f8fc 	bl	800a278 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a080:	4b0d      	ldr	r3, [pc, #52]	; (800a0b8 <xPortStartScheduler+0xf8>)
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4a0c      	ldr	r2, [pc, #48]	; (800a0b8 <xPortStartScheduler+0xf8>)
 800a086:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a08a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a08c:	f7ff ff84 	bl	8009f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a090:	f7ff f842 	bl	8009118 <vTaskSwitchContext>
	prvTaskExitError();
 800a094:	f7ff ff38 	bl	8009f08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}
 800a0a2:	bf00      	nop
 800a0a4:	e000e400 	.word	0xe000e400
 800a0a8:	20001864 	.word	0x20001864
 800a0ac:	20001868 	.word	0x20001868
 800a0b0:	e000ed20 	.word	0xe000ed20
 800a0b4:	20000064 	.word	0x20000064
 800a0b8:	e000ef34 	.word	0xe000ef34

0800a0bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c6:	b672      	cpsid	i
 800a0c8:	f383 8811 	msr	BASEPRI, r3
 800a0cc:	f3bf 8f6f 	isb	sy
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	b662      	cpsie	i
 800a0d6:	607b      	str	r3, [r7, #4]
}
 800a0d8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a0da:	4b10      	ldr	r3, [pc, #64]	; (800a11c <vPortEnterCritical+0x60>)
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3301      	adds	r3, #1
 800a0e0:	4a0e      	ldr	r2, [pc, #56]	; (800a11c <vPortEnterCritical+0x60>)
 800a0e2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a0e4:	4b0d      	ldr	r3, [pc, #52]	; (800a11c <vPortEnterCritical+0x60>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d111      	bne.n	800a110 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a0ec:	4b0c      	ldr	r3, [pc, #48]	; (800a120 <vPortEnterCritical+0x64>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	b2db      	uxtb	r3, r3
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d00c      	beq.n	800a110 <vPortEnterCritical+0x54>
	__asm volatile
 800a0f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fa:	b672      	cpsid	i
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	b662      	cpsie	i
 800a10a:	603b      	str	r3, [r7, #0]
}
 800a10c:	bf00      	nop
 800a10e:	e7fe      	b.n	800a10e <vPortEnterCritical+0x52>
	}
}
 800a110:	bf00      	nop
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr
 800a11c:	20000064 	.word	0x20000064
 800a120:	e000ed04 	.word	0xe000ed04

0800a124 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a12a:	4b13      	ldr	r3, [pc, #76]	; (800a178 <vPortExitCritical+0x54>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d10c      	bne.n	800a14c <vPortExitCritical+0x28>
	__asm volatile
 800a132:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a136:	b672      	cpsid	i
 800a138:	f383 8811 	msr	BASEPRI, r3
 800a13c:	f3bf 8f6f 	isb	sy
 800a140:	f3bf 8f4f 	dsb	sy
 800a144:	b662      	cpsie	i
 800a146:	607b      	str	r3, [r7, #4]
}
 800a148:	bf00      	nop
 800a14a:	e7fe      	b.n	800a14a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a14c:	4b0a      	ldr	r3, [pc, #40]	; (800a178 <vPortExitCritical+0x54>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	3b01      	subs	r3, #1
 800a152:	4a09      	ldr	r2, [pc, #36]	; (800a178 <vPortExitCritical+0x54>)
 800a154:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a156:	4b08      	ldr	r3, [pc, #32]	; (800a178 <vPortExitCritical+0x54>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d105      	bne.n	800a16a <vPortExitCritical+0x46>
 800a15e:	2300      	movs	r3, #0
 800a160:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	f383 8811 	msr	BASEPRI, r3
}
 800a168:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a16a:	bf00      	nop
 800a16c:	370c      	adds	r7, #12
 800a16e:	46bd      	mov	sp, r7
 800a170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop
 800a178:	20000064 	.word	0x20000064
 800a17c:	00000000 	.word	0x00000000

0800a180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a180:	f3ef 8009 	mrs	r0, PSP
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	4b15      	ldr	r3, [pc, #84]	; (800a1e0 <pxCurrentTCBConst>)
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	f01e 0f10 	tst.w	lr, #16
 800a190:	bf08      	it	eq
 800a192:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a196:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a19a:	6010      	str	r0, [r2, #0]
 800a19c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a1a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a1a4:	b672      	cpsid	i
 800a1a6:	f380 8811 	msr	BASEPRI, r0
 800a1aa:	f3bf 8f4f 	dsb	sy
 800a1ae:	f3bf 8f6f 	isb	sy
 800a1b2:	b662      	cpsie	i
 800a1b4:	f7fe ffb0 	bl	8009118 <vTaskSwitchContext>
 800a1b8:	f04f 0000 	mov.w	r0, #0
 800a1bc:	f380 8811 	msr	BASEPRI, r0
 800a1c0:	bc09      	pop	{r0, r3}
 800a1c2:	6819      	ldr	r1, [r3, #0]
 800a1c4:	6808      	ldr	r0, [r1, #0]
 800a1c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1ca:	f01e 0f10 	tst.w	lr, #16
 800a1ce:	bf08      	it	eq
 800a1d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a1d4:	f380 8809 	msr	PSP, r0
 800a1d8:	f3bf 8f6f 	isb	sy
 800a1dc:	4770      	bx	lr
 800a1de:	bf00      	nop

0800a1e0 <pxCurrentTCBConst>:
 800a1e0:	20001238 	.word	0x20001238
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a1e4:	bf00      	nop
 800a1e6:	bf00      	nop

0800a1e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1f2:	b672      	cpsid	i
 800a1f4:	f383 8811 	msr	BASEPRI, r3
 800a1f8:	f3bf 8f6f 	isb	sy
 800a1fc:	f3bf 8f4f 	dsb	sy
 800a200:	b662      	cpsie	i
 800a202:	607b      	str	r3, [r7, #4]
}
 800a204:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a206:	f7fe fecb 	bl	8008fa0 <xTaskIncrementTick>
 800a20a:	4603      	mov	r3, r0
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d003      	beq.n	800a218 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a210:	4b06      	ldr	r3, [pc, #24]	; (800a22c <SysTick_Handler+0x44>)
 800a212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a216:	601a      	str	r2, [r3, #0]
 800a218:	2300      	movs	r3, #0
 800a21a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	f383 8811 	msr	BASEPRI, r3
}
 800a222:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a224:	bf00      	nop
 800a226:	3708      	adds	r7, #8
 800a228:	46bd      	mov	sp, r7
 800a22a:	bd80      	pop	{r7, pc}
 800a22c:	e000ed04 	.word	0xe000ed04

0800a230 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a230:	b480      	push	{r7}
 800a232:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a234:	4b0b      	ldr	r3, [pc, #44]	; (800a264 <vPortSetupTimerInterrupt+0x34>)
 800a236:	2200      	movs	r2, #0
 800a238:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a23a:	4b0b      	ldr	r3, [pc, #44]	; (800a268 <vPortSetupTimerInterrupt+0x38>)
 800a23c:	2200      	movs	r2, #0
 800a23e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a240:	4b0a      	ldr	r3, [pc, #40]	; (800a26c <vPortSetupTimerInterrupt+0x3c>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a0a      	ldr	r2, [pc, #40]	; (800a270 <vPortSetupTimerInterrupt+0x40>)
 800a246:	fba2 2303 	umull	r2, r3, r2, r3
 800a24a:	099b      	lsrs	r3, r3, #6
 800a24c:	4a09      	ldr	r2, [pc, #36]	; (800a274 <vPortSetupTimerInterrupt+0x44>)
 800a24e:	3b01      	subs	r3, #1
 800a250:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a252:	4b04      	ldr	r3, [pc, #16]	; (800a264 <vPortSetupTimerInterrupt+0x34>)
 800a254:	2207      	movs	r2, #7
 800a256:	601a      	str	r2, [r3, #0]
}
 800a258:	bf00      	nop
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
 800a262:	bf00      	nop
 800a264:	e000e010 	.word	0xe000e010
 800a268:	e000e018 	.word	0xe000e018
 800a26c:	2000004c 	.word	0x2000004c
 800a270:	10624dd3 	.word	0x10624dd3
 800a274:	e000e014 	.word	0xe000e014

0800a278 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a278:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a288 <vPortEnableVFP+0x10>
 800a27c:	6801      	ldr	r1, [r0, #0]
 800a27e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a282:	6001      	str	r1, [r0, #0]
 800a284:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a286:	bf00      	nop
 800a288:	e000ed88 	.word	0xe000ed88

0800a28c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a28c:	b480      	push	{r7}
 800a28e:	b085      	sub	sp, #20
 800a290:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a292:	f3ef 8305 	mrs	r3, IPSR
 800a296:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2b0f      	cmp	r3, #15
 800a29c:	d916      	bls.n	800a2cc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a29e:	4a19      	ldr	r2, [pc, #100]	; (800a304 <vPortValidateInterruptPriority+0x78>)
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	781b      	ldrb	r3, [r3, #0]
 800a2a6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a2a8:	4b17      	ldr	r3, [pc, #92]	; (800a308 <vPortValidateInterruptPriority+0x7c>)
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	7afa      	ldrb	r2, [r7, #11]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d20c      	bcs.n	800a2cc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800a2b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b6:	b672      	cpsid	i
 800a2b8:	f383 8811 	msr	BASEPRI, r3
 800a2bc:	f3bf 8f6f 	isb	sy
 800a2c0:	f3bf 8f4f 	dsb	sy
 800a2c4:	b662      	cpsie	i
 800a2c6:	607b      	str	r3, [r7, #4]
}
 800a2c8:	bf00      	nop
 800a2ca:	e7fe      	b.n	800a2ca <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a2cc:	4b0f      	ldr	r3, [pc, #60]	; (800a30c <vPortValidateInterruptPriority+0x80>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a2d4:	4b0e      	ldr	r3, [pc, #56]	; (800a310 <vPortValidateInterruptPriority+0x84>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d90c      	bls.n	800a2f6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800a2dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e0:	b672      	cpsid	i
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	b662      	cpsie	i
 800a2f0:	603b      	str	r3, [r7, #0]
}
 800a2f2:	bf00      	nop
 800a2f4:	e7fe      	b.n	800a2f4 <vPortValidateInterruptPriority+0x68>
	}
 800a2f6:	bf00      	nop
 800a2f8:	3714      	adds	r7, #20
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a300:	4770      	bx	lr
 800a302:	bf00      	nop
 800a304:	e000e3f0 	.word	0xe000e3f0
 800a308:	20001864 	.word	0x20001864
 800a30c:	e000ed0c 	.word	0xe000ed0c
 800a310:	20001868 	.word	0x20001868

0800a314 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b08a      	sub	sp, #40	; 0x28
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a31c:	2300      	movs	r3, #0
 800a31e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a320:	f7fe fd80 	bl	8008e24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a324:	4b5b      	ldr	r3, [pc, #364]	; (800a494 <pvPortMalloc+0x180>)
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d101      	bne.n	800a330 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a32c:	f000 f91a 	bl	800a564 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a330:	4b59      	ldr	r3, [pc, #356]	; (800a498 <pvPortMalloc+0x184>)
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	4013      	ands	r3, r2
 800a338:	2b00      	cmp	r3, #0
 800a33a:	f040 8092 	bne.w	800a462 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d01f      	beq.n	800a384 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800a344:	2208      	movs	r2, #8
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	4413      	add	r3, r2
 800a34a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f003 0307 	and.w	r3, r3, #7
 800a352:	2b00      	cmp	r3, #0
 800a354:	d016      	beq.n	800a384 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f023 0307 	bic.w	r3, r3, #7
 800a35c:	3308      	adds	r3, #8
 800a35e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f003 0307 	and.w	r3, r3, #7
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00c      	beq.n	800a384 <pvPortMalloc+0x70>
	__asm volatile
 800a36a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a36e:	b672      	cpsid	i
 800a370:	f383 8811 	msr	BASEPRI, r3
 800a374:	f3bf 8f6f 	isb	sy
 800a378:	f3bf 8f4f 	dsb	sy
 800a37c:	b662      	cpsie	i
 800a37e:	617b      	str	r3, [r7, #20]
}
 800a380:	bf00      	nop
 800a382:	e7fe      	b.n	800a382 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d06b      	beq.n	800a462 <pvPortMalloc+0x14e>
 800a38a:	4b44      	ldr	r3, [pc, #272]	; (800a49c <pvPortMalloc+0x188>)
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	429a      	cmp	r2, r3
 800a392:	d866      	bhi.n	800a462 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a394:	4b42      	ldr	r3, [pc, #264]	; (800a4a0 <pvPortMalloc+0x18c>)
 800a396:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a398:	4b41      	ldr	r3, [pc, #260]	; (800a4a0 <pvPortMalloc+0x18c>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a39e:	e004      	b.n	800a3aa <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800a3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3ac:	685b      	ldr	r3, [r3, #4]
 800a3ae:	687a      	ldr	r2, [r7, #4]
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d903      	bls.n	800a3bc <pvPortMalloc+0xa8>
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d1f1      	bne.n	800a3a0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a3bc:	4b35      	ldr	r3, [pc, #212]	; (800a494 <pvPortMalloc+0x180>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	d04d      	beq.n	800a462 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a3c6:	6a3b      	ldr	r3, [r7, #32]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	2208      	movs	r2, #8
 800a3cc:	4413      	add	r3, r2
 800a3ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a3d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d2:	681a      	ldr	r2, [r3, #0]
 800a3d4:	6a3b      	ldr	r3, [r7, #32]
 800a3d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a3d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3da:	685a      	ldr	r2, [r3, #4]
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	1ad2      	subs	r2, r2, r3
 800a3e0:	2308      	movs	r3, #8
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	429a      	cmp	r2, r3
 800a3e6:	d921      	bls.n	800a42c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a3e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	4413      	add	r3, r2
 800a3ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	f003 0307 	and.w	r3, r3, #7
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00c      	beq.n	800a414 <pvPortMalloc+0x100>
	__asm volatile
 800a3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fe:	b672      	cpsid	i
 800a400:	f383 8811 	msr	BASEPRI, r3
 800a404:	f3bf 8f6f 	isb	sy
 800a408:	f3bf 8f4f 	dsb	sy
 800a40c:	b662      	cpsie	i
 800a40e:	613b      	str	r3, [r7, #16]
}
 800a410:	bf00      	nop
 800a412:	e7fe      	b.n	800a412 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a416:	685a      	ldr	r2, [r3, #4]
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	1ad2      	subs	r2, r2, r3
 800a41c:	69bb      	ldr	r3, [r7, #24]
 800a41e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a426:	69b8      	ldr	r0, [r7, #24]
 800a428:	f000 f8fe 	bl	800a628 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a42c:	4b1b      	ldr	r3, [pc, #108]	; (800a49c <pvPortMalloc+0x188>)
 800a42e:	681a      	ldr	r2, [r3, #0]
 800a430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	1ad3      	subs	r3, r2, r3
 800a436:	4a19      	ldr	r2, [pc, #100]	; (800a49c <pvPortMalloc+0x188>)
 800a438:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a43a:	4b18      	ldr	r3, [pc, #96]	; (800a49c <pvPortMalloc+0x188>)
 800a43c:	681a      	ldr	r2, [r3, #0]
 800a43e:	4b19      	ldr	r3, [pc, #100]	; (800a4a4 <pvPortMalloc+0x190>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	429a      	cmp	r2, r3
 800a444:	d203      	bcs.n	800a44e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a446:	4b15      	ldr	r3, [pc, #84]	; (800a49c <pvPortMalloc+0x188>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	4a16      	ldr	r2, [pc, #88]	; (800a4a4 <pvPortMalloc+0x190>)
 800a44c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	4b11      	ldr	r3, [pc, #68]	; (800a498 <pvPortMalloc+0x184>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	431a      	orrs	r2, r3
 800a458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a45a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a45c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a45e:	2200      	movs	r2, #0
 800a460:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a462:	f7fe fced 	bl	8008e40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a466:	69fb      	ldr	r3, [r7, #28]
 800a468:	f003 0307 	and.w	r3, r3, #7
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d00c      	beq.n	800a48a <pvPortMalloc+0x176>
	__asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a474:	b672      	cpsid	i
 800a476:	f383 8811 	msr	BASEPRI, r3
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	f3bf 8f4f 	dsb	sy
 800a482:	b662      	cpsie	i
 800a484:	60fb      	str	r3, [r7, #12]
}
 800a486:	bf00      	nop
 800a488:	e7fe      	b.n	800a488 <pvPortMalloc+0x174>
	return pvReturn;
 800a48a:	69fb      	ldr	r3, [r7, #28]
}
 800a48c:	4618      	mov	r0, r3
 800a48e:	3728      	adds	r7, #40	; 0x28
 800a490:	46bd      	mov	sp, r7
 800a492:	bd80      	pop	{r7, pc}
 800a494:	20005474 	.word	0x20005474
 800a498:	20005480 	.word	0x20005480
 800a49c:	20005478 	.word	0x20005478
 800a4a0:	2000546c 	.word	0x2000546c
 800a4a4:	2000547c 	.word	0x2000547c

0800a4a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d04c      	beq.n	800a554 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a4ba:	2308      	movs	r3, #8
 800a4bc:	425b      	negs	r3, r3
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	4b23      	ldr	r3, [pc, #140]	; (800a55c <vPortFree+0xb4>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10c      	bne.n	800a4f0 <vPortFree+0x48>
	__asm volatile
 800a4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4da:	b672      	cpsid	i
 800a4dc:	f383 8811 	msr	BASEPRI, r3
 800a4e0:	f3bf 8f6f 	isb	sy
 800a4e4:	f3bf 8f4f 	dsb	sy
 800a4e8:	b662      	cpsie	i
 800a4ea:	60fb      	str	r3, [r7, #12]
}
 800a4ec:	bf00      	nop
 800a4ee:	e7fe      	b.n	800a4ee <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00c      	beq.n	800a512 <vPortFree+0x6a>
	__asm volatile
 800a4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4fc:	b672      	cpsid	i
 800a4fe:	f383 8811 	msr	BASEPRI, r3
 800a502:	f3bf 8f6f 	isb	sy
 800a506:	f3bf 8f4f 	dsb	sy
 800a50a:	b662      	cpsie	i
 800a50c:	60bb      	str	r3, [r7, #8]
}
 800a50e:	bf00      	nop
 800a510:	e7fe      	b.n	800a510 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	685a      	ldr	r2, [r3, #4]
 800a516:	4b11      	ldr	r3, [pc, #68]	; (800a55c <vPortFree+0xb4>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4013      	ands	r3, r2
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d019      	beq.n	800a554 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d115      	bne.n	800a554 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	685a      	ldr	r2, [r3, #4]
 800a52c:	4b0b      	ldr	r3, [pc, #44]	; (800a55c <vPortFree+0xb4>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	43db      	mvns	r3, r3
 800a532:	401a      	ands	r2, r3
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a538:	f7fe fc74 	bl	8008e24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	685a      	ldr	r2, [r3, #4]
 800a540:	4b07      	ldr	r3, [pc, #28]	; (800a560 <vPortFree+0xb8>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	4413      	add	r3, r2
 800a546:	4a06      	ldr	r2, [pc, #24]	; (800a560 <vPortFree+0xb8>)
 800a548:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a54a:	6938      	ldr	r0, [r7, #16]
 800a54c:	f000 f86c 	bl	800a628 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a550:	f7fe fc76 	bl	8008e40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a554:	bf00      	nop
 800a556:	3718      	adds	r7, #24
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}
 800a55c:	20005480 	.word	0x20005480
 800a560:	20005478 	.word	0x20005478

0800a564 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a564:	b480      	push	{r7}
 800a566:	b085      	sub	sp, #20
 800a568:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a56a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800a56e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a570:	4b27      	ldr	r3, [pc, #156]	; (800a610 <prvHeapInit+0xac>)
 800a572:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f003 0307 	and.w	r3, r3, #7
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d00c      	beq.n	800a598 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	3307      	adds	r3, #7
 800a582:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	f023 0307 	bic.w	r3, r3, #7
 800a58a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	4a1f      	ldr	r2, [pc, #124]	; (800a610 <prvHeapInit+0xac>)
 800a594:	4413      	add	r3, r2
 800a596:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a59c:	4a1d      	ldr	r2, [pc, #116]	; (800a614 <prvHeapInit+0xb0>)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a5a2:	4b1c      	ldr	r3, [pc, #112]	; (800a614 <prvHeapInit+0xb0>)
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a5b0:	2208      	movs	r2, #8
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	1a9b      	subs	r3, r3, r2
 800a5b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f023 0307 	bic.w	r3, r3, #7
 800a5be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	4a15      	ldr	r2, [pc, #84]	; (800a618 <prvHeapInit+0xb4>)
 800a5c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a5c6:	4b14      	ldr	r3, [pc, #80]	; (800a618 <prvHeapInit+0xb4>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a5ce:	4b12      	ldr	r3, [pc, #72]	; (800a618 <prvHeapInit+0xb4>)
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	1ad2      	subs	r2, r2, r3
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a5e4:	4b0c      	ldr	r3, [pc, #48]	; (800a618 <prvHeapInit+0xb4>)
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	685b      	ldr	r3, [r3, #4]
 800a5f0:	4a0a      	ldr	r2, [pc, #40]	; (800a61c <prvHeapInit+0xb8>)
 800a5f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	4a09      	ldr	r2, [pc, #36]	; (800a620 <prvHeapInit+0xbc>)
 800a5fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a5fc:	4b09      	ldr	r3, [pc, #36]	; (800a624 <prvHeapInit+0xc0>)
 800a5fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a602:	601a      	str	r2, [r3, #0]
}
 800a604:	bf00      	nop
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr
 800a610:	2000186c 	.word	0x2000186c
 800a614:	2000546c 	.word	0x2000546c
 800a618:	20005474 	.word	0x20005474
 800a61c:	2000547c 	.word	0x2000547c
 800a620:	20005478 	.word	0x20005478
 800a624:	20005480 	.word	0x20005480

0800a628 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a628:	b480      	push	{r7}
 800a62a:	b085      	sub	sp, #20
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a630:	4b28      	ldr	r3, [pc, #160]	; (800a6d4 <prvInsertBlockIntoFreeList+0xac>)
 800a632:	60fb      	str	r3, [r7, #12]
 800a634:	e002      	b.n	800a63c <prvInsertBlockIntoFreeList+0x14>
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	60fb      	str	r3, [r7, #12]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	429a      	cmp	r2, r3
 800a644:	d8f7      	bhi.n	800a636 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	4413      	add	r3, r2
 800a652:	687a      	ldr	r2, [r7, #4]
 800a654:	429a      	cmp	r2, r3
 800a656:	d108      	bne.n	800a66a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	685a      	ldr	r2, [r3, #4]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	441a      	add	r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	685b      	ldr	r3, [r3, #4]
 800a672:	68ba      	ldr	r2, [r7, #8]
 800a674:	441a      	add	r2, r3
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d118      	bne.n	800a6b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681a      	ldr	r2, [r3, #0]
 800a682:	4b15      	ldr	r3, [pc, #84]	; (800a6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	429a      	cmp	r2, r3
 800a688:	d00d      	beq.n	800a6a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	685a      	ldr	r2, [r3, #4]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	441a      	add	r2, r3
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	681a      	ldr	r2, [r3, #0]
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	601a      	str	r2, [r3, #0]
 800a6a4:	e008      	b.n	800a6b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a6a6:	4b0c      	ldr	r3, [pc, #48]	; (800a6d8 <prvInsertBlockIntoFreeList+0xb0>)
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	601a      	str	r2, [r3, #0]
 800a6ae:	e003      	b.n	800a6b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a6b8:	68fa      	ldr	r2, [r7, #12]
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d002      	beq.n	800a6c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	687a      	ldr	r2, [r7, #4]
 800a6c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6c6:	bf00      	nop
 800a6c8:	3714      	adds	r7, #20
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	2000546c 	.word	0x2000546c
 800a6d8:	20005474 	.word	0x20005474

0800a6dc <__cvt>:
 800a6dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6de:	ed2d 8b02 	vpush	{d8}
 800a6e2:	eeb0 8b40 	vmov.f64	d8, d0
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	4617      	mov	r7, r2
 800a6ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a6ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a6ee:	ee18 2a90 	vmov	r2, s17
 800a6f2:	f025 0520 	bic.w	r5, r5, #32
 800a6f6:	2a00      	cmp	r2, #0
 800a6f8:	bfb6      	itet	lt
 800a6fa:	222d      	movlt	r2, #45	; 0x2d
 800a6fc:	2200      	movge	r2, #0
 800a6fe:	eeb1 8b40 	vneglt.f64	d8, d0
 800a702:	2d46      	cmp	r5, #70	; 0x46
 800a704:	460c      	mov	r4, r1
 800a706:	701a      	strb	r2, [r3, #0]
 800a708:	d004      	beq.n	800a714 <__cvt+0x38>
 800a70a:	2d45      	cmp	r5, #69	; 0x45
 800a70c:	d100      	bne.n	800a710 <__cvt+0x34>
 800a70e:	3401      	adds	r4, #1
 800a710:	2102      	movs	r1, #2
 800a712:	e000      	b.n	800a716 <__cvt+0x3a>
 800a714:	2103      	movs	r1, #3
 800a716:	ab03      	add	r3, sp, #12
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	ab02      	add	r3, sp, #8
 800a71c:	9300      	str	r3, [sp, #0]
 800a71e:	4622      	mov	r2, r4
 800a720:	4633      	mov	r3, r6
 800a722:	eeb0 0b48 	vmov.f64	d0, d8
 800a726:	f000 fe87 	bl	800b438 <_dtoa_r>
 800a72a:	2d47      	cmp	r5, #71	; 0x47
 800a72c:	d101      	bne.n	800a732 <__cvt+0x56>
 800a72e:	07fb      	lsls	r3, r7, #31
 800a730:	d51a      	bpl.n	800a768 <__cvt+0x8c>
 800a732:	2d46      	cmp	r5, #70	; 0x46
 800a734:	eb00 0204 	add.w	r2, r0, r4
 800a738:	d10c      	bne.n	800a754 <__cvt+0x78>
 800a73a:	7803      	ldrb	r3, [r0, #0]
 800a73c:	2b30      	cmp	r3, #48	; 0x30
 800a73e:	d107      	bne.n	800a750 <__cvt+0x74>
 800a740:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a748:	bf1c      	itt	ne
 800a74a:	f1c4 0401 	rsbne	r4, r4, #1
 800a74e:	6034      	strne	r4, [r6, #0]
 800a750:	6833      	ldr	r3, [r6, #0]
 800a752:	441a      	add	r2, r3
 800a754:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a75c:	bf08      	it	eq
 800a75e:	9203      	streq	r2, [sp, #12]
 800a760:	2130      	movs	r1, #48	; 0x30
 800a762:	9b03      	ldr	r3, [sp, #12]
 800a764:	4293      	cmp	r3, r2
 800a766:	d307      	bcc.n	800a778 <__cvt+0x9c>
 800a768:	9b03      	ldr	r3, [sp, #12]
 800a76a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a76c:	1a1b      	subs	r3, r3, r0
 800a76e:	6013      	str	r3, [r2, #0]
 800a770:	b005      	add	sp, #20
 800a772:	ecbd 8b02 	vpop	{d8}
 800a776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a778:	1c5c      	adds	r4, r3, #1
 800a77a:	9403      	str	r4, [sp, #12]
 800a77c:	7019      	strb	r1, [r3, #0]
 800a77e:	e7f0      	b.n	800a762 <__cvt+0x86>

0800a780 <__exponent>:
 800a780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a782:	4603      	mov	r3, r0
 800a784:	2900      	cmp	r1, #0
 800a786:	bfb8      	it	lt
 800a788:	4249      	neglt	r1, r1
 800a78a:	f803 2b02 	strb.w	r2, [r3], #2
 800a78e:	bfb4      	ite	lt
 800a790:	222d      	movlt	r2, #45	; 0x2d
 800a792:	222b      	movge	r2, #43	; 0x2b
 800a794:	2909      	cmp	r1, #9
 800a796:	7042      	strb	r2, [r0, #1]
 800a798:	dd2a      	ble.n	800a7f0 <__exponent+0x70>
 800a79a:	f10d 0207 	add.w	r2, sp, #7
 800a79e:	4617      	mov	r7, r2
 800a7a0:	260a      	movs	r6, #10
 800a7a2:	4694      	mov	ip, r2
 800a7a4:	fb91 f5f6 	sdiv	r5, r1, r6
 800a7a8:	fb06 1415 	mls	r4, r6, r5, r1
 800a7ac:	3430      	adds	r4, #48	; 0x30
 800a7ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a7b2:	460c      	mov	r4, r1
 800a7b4:	2c63      	cmp	r4, #99	; 0x63
 800a7b6:	f102 32ff 	add.w	r2, r2, #4294967295
 800a7ba:	4629      	mov	r1, r5
 800a7bc:	dcf1      	bgt.n	800a7a2 <__exponent+0x22>
 800a7be:	3130      	adds	r1, #48	; 0x30
 800a7c0:	f1ac 0402 	sub.w	r4, ip, #2
 800a7c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a7c8:	1c41      	adds	r1, r0, #1
 800a7ca:	4622      	mov	r2, r4
 800a7cc:	42ba      	cmp	r2, r7
 800a7ce:	d30a      	bcc.n	800a7e6 <__exponent+0x66>
 800a7d0:	f10d 0209 	add.w	r2, sp, #9
 800a7d4:	eba2 020c 	sub.w	r2, r2, ip
 800a7d8:	42bc      	cmp	r4, r7
 800a7da:	bf88      	it	hi
 800a7dc:	2200      	movhi	r2, #0
 800a7de:	4413      	add	r3, r2
 800a7e0:	1a18      	subs	r0, r3, r0
 800a7e2:	b003      	add	sp, #12
 800a7e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a7ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a7ee:	e7ed      	b.n	800a7cc <__exponent+0x4c>
 800a7f0:	2330      	movs	r3, #48	; 0x30
 800a7f2:	3130      	adds	r1, #48	; 0x30
 800a7f4:	7083      	strb	r3, [r0, #2]
 800a7f6:	70c1      	strb	r1, [r0, #3]
 800a7f8:	1d03      	adds	r3, r0, #4
 800a7fa:	e7f1      	b.n	800a7e0 <__exponent+0x60>
 800a7fc:	0000      	movs	r0, r0
	...

0800a800 <_printf_float>:
 800a800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a804:	b08b      	sub	sp, #44	; 0x2c
 800a806:	460c      	mov	r4, r1
 800a808:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a80c:	4616      	mov	r6, r2
 800a80e:	461f      	mov	r7, r3
 800a810:	4605      	mov	r5, r0
 800a812:	f000 fcad 	bl	800b170 <_localeconv_r>
 800a816:	f8d0 b000 	ldr.w	fp, [r0]
 800a81a:	4658      	mov	r0, fp
 800a81c:	f7f5 fd60 	bl	80002e0 <strlen>
 800a820:	2300      	movs	r3, #0
 800a822:	9308      	str	r3, [sp, #32]
 800a824:	f8d8 3000 	ldr.w	r3, [r8]
 800a828:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a82c:	6822      	ldr	r2, [r4, #0]
 800a82e:	3307      	adds	r3, #7
 800a830:	f023 0307 	bic.w	r3, r3, #7
 800a834:	f103 0108 	add.w	r1, r3, #8
 800a838:	f8c8 1000 	str.w	r1, [r8]
 800a83c:	ed93 0b00 	vldr	d0, [r3]
 800a840:	ed9f 6b97 	vldr	d6, [pc, #604]	; 800aaa0 <_printf_float+0x2a0>
 800a844:	eeb0 7bc0 	vabs.f64	d7, d0
 800a848:	eeb4 7b46 	vcmp.f64	d7, d6
 800a84c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a850:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 800a854:	4682      	mov	sl, r0
 800a856:	dd24      	ble.n	800a8a2 <_printf_float+0xa2>
 800a858:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800a85c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a860:	d502      	bpl.n	800a868 <_printf_float+0x68>
 800a862:	232d      	movs	r3, #45	; 0x2d
 800a864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a868:	498f      	ldr	r1, [pc, #572]	; (800aaa8 <_printf_float+0x2a8>)
 800a86a:	4b90      	ldr	r3, [pc, #576]	; (800aaac <_printf_float+0x2ac>)
 800a86c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a870:	bf94      	ite	ls
 800a872:	4688      	movls	r8, r1
 800a874:	4698      	movhi	r8, r3
 800a876:	2303      	movs	r3, #3
 800a878:	6123      	str	r3, [r4, #16]
 800a87a:	f022 0204 	bic.w	r2, r2, #4
 800a87e:	2300      	movs	r3, #0
 800a880:	6022      	str	r2, [r4, #0]
 800a882:	9304      	str	r3, [sp, #16]
 800a884:	9700      	str	r7, [sp, #0]
 800a886:	4633      	mov	r3, r6
 800a888:	aa09      	add	r2, sp, #36	; 0x24
 800a88a:	4621      	mov	r1, r4
 800a88c:	4628      	mov	r0, r5
 800a88e:	f000 f9d1 	bl	800ac34 <_printf_common>
 800a892:	3001      	adds	r0, #1
 800a894:	f040 808a 	bne.w	800a9ac <_printf_float+0x1ac>
 800a898:	f04f 30ff 	mov.w	r0, #4294967295
 800a89c:	b00b      	add	sp, #44	; 0x2c
 800a89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8a2:	eeb4 0b40 	vcmp.f64	d0, d0
 800a8a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8aa:	d709      	bvc.n	800a8c0 <_printf_float+0xc0>
 800a8ac:	ee10 3a90 	vmov	r3, s1
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	bfbc      	itt	lt
 800a8b4:	232d      	movlt	r3, #45	; 0x2d
 800a8b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a8ba:	497d      	ldr	r1, [pc, #500]	; (800aab0 <_printf_float+0x2b0>)
 800a8bc:	4b7d      	ldr	r3, [pc, #500]	; (800aab4 <_printf_float+0x2b4>)
 800a8be:	e7d5      	b.n	800a86c <_printf_float+0x6c>
 800a8c0:	6863      	ldr	r3, [r4, #4]
 800a8c2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a8c6:	9104      	str	r1, [sp, #16]
 800a8c8:	1c59      	adds	r1, r3, #1
 800a8ca:	d13c      	bne.n	800a946 <_printf_float+0x146>
 800a8cc:	2306      	movs	r3, #6
 800a8ce:	6063      	str	r3, [r4, #4]
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	9303      	str	r3, [sp, #12]
 800a8d4:	ab08      	add	r3, sp, #32
 800a8d6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800a8da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a8de:	ab07      	add	r3, sp, #28
 800a8e0:	6861      	ldr	r1, [r4, #4]
 800a8e2:	9300      	str	r3, [sp, #0]
 800a8e4:	6022      	str	r2, [r4, #0]
 800a8e6:	f10d 031b 	add.w	r3, sp, #27
 800a8ea:	4628      	mov	r0, r5
 800a8ec:	f7ff fef6 	bl	800a6dc <__cvt>
 800a8f0:	9b04      	ldr	r3, [sp, #16]
 800a8f2:	9907      	ldr	r1, [sp, #28]
 800a8f4:	2b47      	cmp	r3, #71	; 0x47
 800a8f6:	4680      	mov	r8, r0
 800a8f8:	d108      	bne.n	800a90c <_printf_float+0x10c>
 800a8fa:	1cc8      	adds	r0, r1, #3
 800a8fc:	db02      	blt.n	800a904 <_printf_float+0x104>
 800a8fe:	6863      	ldr	r3, [r4, #4]
 800a900:	4299      	cmp	r1, r3
 800a902:	dd41      	ble.n	800a988 <_printf_float+0x188>
 800a904:	f1a9 0902 	sub.w	r9, r9, #2
 800a908:	fa5f f989 	uxtb.w	r9, r9
 800a90c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a910:	d820      	bhi.n	800a954 <_printf_float+0x154>
 800a912:	3901      	subs	r1, #1
 800a914:	464a      	mov	r2, r9
 800a916:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a91a:	9107      	str	r1, [sp, #28]
 800a91c:	f7ff ff30 	bl	800a780 <__exponent>
 800a920:	9a08      	ldr	r2, [sp, #32]
 800a922:	9004      	str	r0, [sp, #16]
 800a924:	1813      	adds	r3, r2, r0
 800a926:	2a01      	cmp	r2, #1
 800a928:	6123      	str	r3, [r4, #16]
 800a92a:	dc02      	bgt.n	800a932 <_printf_float+0x132>
 800a92c:	6822      	ldr	r2, [r4, #0]
 800a92e:	07d2      	lsls	r2, r2, #31
 800a930:	d501      	bpl.n	800a936 <_printf_float+0x136>
 800a932:	3301      	adds	r3, #1
 800a934:	6123      	str	r3, [r4, #16]
 800a936:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d0a2      	beq.n	800a884 <_printf_float+0x84>
 800a93e:	232d      	movs	r3, #45	; 0x2d
 800a940:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a944:	e79e      	b.n	800a884 <_printf_float+0x84>
 800a946:	9904      	ldr	r1, [sp, #16]
 800a948:	2947      	cmp	r1, #71	; 0x47
 800a94a:	d1c1      	bne.n	800a8d0 <_printf_float+0xd0>
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d1bf      	bne.n	800a8d0 <_printf_float+0xd0>
 800a950:	2301      	movs	r3, #1
 800a952:	e7bc      	b.n	800a8ce <_printf_float+0xce>
 800a954:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a958:	d118      	bne.n	800a98c <_printf_float+0x18c>
 800a95a:	2900      	cmp	r1, #0
 800a95c:	6863      	ldr	r3, [r4, #4]
 800a95e:	dd0b      	ble.n	800a978 <_printf_float+0x178>
 800a960:	6121      	str	r1, [r4, #16]
 800a962:	b913      	cbnz	r3, 800a96a <_printf_float+0x16a>
 800a964:	6822      	ldr	r2, [r4, #0]
 800a966:	07d0      	lsls	r0, r2, #31
 800a968:	d502      	bpl.n	800a970 <_printf_float+0x170>
 800a96a:	3301      	adds	r3, #1
 800a96c:	440b      	add	r3, r1
 800a96e:	6123      	str	r3, [r4, #16]
 800a970:	2300      	movs	r3, #0
 800a972:	65a1      	str	r1, [r4, #88]	; 0x58
 800a974:	9304      	str	r3, [sp, #16]
 800a976:	e7de      	b.n	800a936 <_printf_float+0x136>
 800a978:	b913      	cbnz	r3, 800a980 <_printf_float+0x180>
 800a97a:	6822      	ldr	r2, [r4, #0]
 800a97c:	07d2      	lsls	r2, r2, #31
 800a97e:	d501      	bpl.n	800a984 <_printf_float+0x184>
 800a980:	3302      	adds	r3, #2
 800a982:	e7f4      	b.n	800a96e <_printf_float+0x16e>
 800a984:	2301      	movs	r3, #1
 800a986:	e7f2      	b.n	800a96e <_printf_float+0x16e>
 800a988:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a98c:	9b08      	ldr	r3, [sp, #32]
 800a98e:	4299      	cmp	r1, r3
 800a990:	db05      	blt.n	800a99e <_printf_float+0x19e>
 800a992:	6823      	ldr	r3, [r4, #0]
 800a994:	6121      	str	r1, [r4, #16]
 800a996:	07d8      	lsls	r0, r3, #31
 800a998:	d5ea      	bpl.n	800a970 <_printf_float+0x170>
 800a99a:	1c4b      	adds	r3, r1, #1
 800a99c:	e7e7      	b.n	800a96e <_printf_float+0x16e>
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	bfd4      	ite	le
 800a9a2:	f1c1 0202 	rsble	r2, r1, #2
 800a9a6:	2201      	movgt	r2, #1
 800a9a8:	4413      	add	r3, r2
 800a9aa:	e7e0      	b.n	800a96e <_printf_float+0x16e>
 800a9ac:	6823      	ldr	r3, [r4, #0]
 800a9ae:	055a      	lsls	r2, r3, #21
 800a9b0:	d407      	bmi.n	800a9c2 <_printf_float+0x1c2>
 800a9b2:	6923      	ldr	r3, [r4, #16]
 800a9b4:	4642      	mov	r2, r8
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	47b8      	blx	r7
 800a9bc:	3001      	adds	r0, #1
 800a9be:	d12a      	bne.n	800aa16 <_printf_float+0x216>
 800a9c0:	e76a      	b.n	800a898 <_printf_float+0x98>
 800a9c2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a9c6:	f240 80e0 	bls.w	800ab8a <_printf_float+0x38a>
 800a9ca:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800a9ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a9d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9d6:	d133      	bne.n	800aa40 <_printf_float+0x240>
 800a9d8:	4a37      	ldr	r2, [pc, #220]	; (800aab8 <_printf_float+0x2b8>)
 800a9da:	2301      	movs	r3, #1
 800a9dc:	4631      	mov	r1, r6
 800a9de:	4628      	mov	r0, r5
 800a9e0:	47b8      	blx	r7
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	f43f af58 	beq.w	800a898 <_printf_float+0x98>
 800a9e8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800a9ec:	429a      	cmp	r2, r3
 800a9ee:	db02      	blt.n	800a9f6 <_printf_float+0x1f6>
 800a9f0:	6823      	ldr	r3, [r4, #0]
 800a9f2:	07d8      	lsls	r0, r3, #31
 800a9f4:	d50f      	bpl.n	800aa16 <_printf_float+0x216>
 800a9f6:	4653      	mov	r3, sl
 800a9f8:	465a      	mov	r2, fp
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	4628      	mov	r0, r5
 800a9fe:	47b8      	blx	r7
 800aa00:	3001      	adds	r0, #1
 800aa02:	f43f af49 	beq.w	800a898 <_printf_float+0x98>
 800aa06:	f04f 0800 	mov.w	r8, #0
 800aa0a:	f104 091a 	add.w	r9, r4, #26
 800aa0e:	9b08      	ldr	r3, [sp, #32]
 800aa10:	3b01      	subs	r3, #1
 800aa12:	4543      	cmp	r3, r8
 800aa14:	dc09      	bgt.n	800aa2a <_printf_float+0x22a>
 800aa16:	6823      	ldr	r3, [r4, #0]
 800aa18:	079b      	lsls	r3, r3, #30
 800aa1a:	f100 8106 	bmi.w	800ac2a <_printf_float+0x42a>
 800aa1e:	68e0      	ldr	r0, [r4, #12]
 800aa20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa22:	4298      	cmp	r0, r3
 800aa24:	bfb8      	it	lt
 800aa26:	4618      	movlt	r0, r3
 800aa28:	e738      	b.n	800a89c <_printf_float+0x9c>
 800aa2a:	2301      	movs	r3, #1
 800aa2c:	464a      	mov	r2, r9
 800aa2e:	4631      	mov	r1, r6
 800aa30:	4628      	mov	r0, r5
 800aa32:	47b8      	blx	r7
 800aa34:	3001      	adds	r0, #1
 800aa36:	f43f af2f 	beq.w	800a898 <_printf_float+0x98>
 800aa3a:	f108 0801 	add.w	r8, r8, #1
 800aa3e:	e7e6      	b.n	800aa0e <_printf_float+0x20e>
 800aa40:	9b07      	ldr	r3, [sp, #28]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	dc3a      	bgt.n	800aabc <_printf_float+0x2bc>
 800aa46:	4a1c      	ldr	r2, [pc, #112]	; (800aab8 <_printf_float+0x2b8>)
 800aa48:	2301      	movs	r3, #1
 800aa4a:	4631      	mov	r1, r6
 800aa4c:	4628      	mov	r0, r5
 800aa4e:	47b8      	blx	r7
 800aa50:	3001      	adds	r0, #1
 800aa52:	f43f af21 	beq.w	800a898 <_printf_float+0x98>
 800aa56:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	d102      	bne.n	800aa64 <_printf_float+0x264>
 800aa5e:	6823      	ldr	r3, [r4, #0]
 800aa60:	07d9      	lsls	r1, r3, #31
 800aa62:	d5d8      	bpl.n	800aa16 <_printf_float+0x216>
 800aa64:	4653      	mov	r3, sl
 800aa66:	465a      	mov	r2, fp
 800aa68:	4631      	mov	r1, r6
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	47b8      	blx	r7
 800aa6e:	3001      	adds	r0, #1
 800aa70:	f43f af12 	beq.w	800a898 <_printf_float+0x98>
 800aa74:	f04f 0900 	mov.w	r9, #0
 800aa78:	f104 0a1a 	add.w	sl, r4, #26
 800aa7c:	9b07      	ldr	r3, [sp, #28]
 800aa7e:	425b      	negs	r3, r3
 800aa80:	454b      	cmp	r3, r9
 800aa82:	dc01      	bgt.n	800aa88 <_printf_float+0x288>
 800aa84:	9b08      	ldr	r3, [sp, #32]
 800aa86:	e795      	b.n	800a9b4 <_printf_float+0x1b4>
 800aa88:	2301      	movs	r3, #1
 800aa8a:	4652      	mov	r2, sl
 800aa8c:	4631      	mov	r1, r6
 800aa8e:	4628      	mov	r0, r5
 800aa90:	47b8      	blx	r7
 800aa92:	3001      	adds	r0, #1
 800aa94:	f43f af00 	beq.w	800a898 <_printf_float+0x98>
 800aa98:	f109 0901 	add.w	r9, r9, #1
 800aa9c:	e7ee      	b.n	800aa7c <_printf_float+0x27c>
 800aa9e:	bf00      	nop
 800aaa0:	ffffffff 	.word	0xffffffff
 800aaa4:	7fefffff 	.word	0x7fefffff
 800aaa8:	0800d634 	.word	0x0800d634
 800aaac:	0800d638 	.word	0x0800d638
 800aab0:	0800d63c 	.word	0x0800d63c
 800aab4:	0800d640 	.word	0x0800d640
 800aab8:	0800d644 	.word	0x0800d644
 800aabc:	9a08      	ldr	r2, [sp, #32]
 800aabe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aac0:	429a      	cmp	r2, r3
 800aac2:	bfa8      	it	ge
 800aac4:	461a      	movge	r2, r3
 800aac6:	2a00      	cmp	r2, #0
 800aac8:	4691      	mov	r9, r2
 800aaca:	dc38      	bgt.n	800ab3e <_printf_float+0x33e>
 800aacc:	2300      	movs	r3, #0
 800aace:	9305      	str	r3, [sp, #20]
 800aad0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aad4:	f104 021a 	add.w	r2, r4, #26
 800aad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800aada:	9905      	ldr	r1, [sp, #20]
 800aadc:	9304      	str	r3, [sp, #16]
 800aade:	eba3 0309 	sub.w	r3, r3, r9
 800aae2:	428b      	cmp	r3, r1
 800aae4:	dc33      	bgt.n	800ab4e <_printf_float+0x34e>
 800aae6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	db3c      	blt.n	800ab68 <_printf_float+0x368>
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	07da      	lsls	r2, r3, #31
 800aaf2:	d439      	bmi.n	800ab68 <_printf_float+0x368>
 800aaf4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800aaf8:	eba2 0903 	sub.w	r9, r2, r3
 800aafc:	9b04      	ldr	r3, [sp, #16]
 800aafe:	1ad2      	subs	r2, r2, r3
 800ab00:	4591      	cmp	r9, r2
 800ab02:	bfa8      	it	ge
 800ab04:	4691      	movge	r9, r2
 800ab06:	f1b9 0f00 	cmp.w	r9, #0
 800ab0a:	dc35      	bgt.n	800ab78 <_printf_float+0x378>
 800ab0c:	f04f 0800 	mov.w	r8, #0
 800ab10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab14:	f104 0a1a 	add.w	sl, r4, #26
 800ab18:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ab1c:	1a9b      	subs	r3, r3, r2
 800ab1e:	eba3 0309 	sub.w	r3, r3, r9
 800ab22:	4543      	cmp	r3, r8
 800ab24:	f77f af77 	ble.w	800aa16 <_printf_float+0x216>
 800ab28:	2301      	movs	r3, #1
 800ab2a:	4652      	mov	r2, sl
 800ab2c:	4631      	mov	r1, r6
 800ab2e:	4628      	mov	r0, r5
 800ab30:	47b8      	blx	r7
 800ab32:	3001      	adds	r0, #1
 800ab34:	f43f aeb0 	beq.w	800a898 <_printf_float+0x98>
 800ab38:	f108 0801 	add.w	r8, r8, #1
 800ab3c:	e7ec      	b.n	800ab18 <_printf_float+0x318>
 800ab3e:	4613      	mov	r3, r2
 800ab40:	4631      	mov	r1, r6
 800ab42:	4642      	mov	r2, r8
 800ab44:	4628      	mov	r0, r5
 800ab46:	47b8      	blx	r7
 800ab48:	3001      	adds	r0, #1
 800ab4a:	d1bf      	bne.n	800aacc <_printf_float+0x2cc>
 800ab4c:	e6a4      	b.n	800a898 <_printf_float+0x98>
 800ab4e:	2301      	movs	r3, #1
 800ab50:	4631      	mov	r1, r6
 800ab52:	4628      	mov	r0, r5
 800ab54:	9204      	str	r2, [sp, #16]
 800ab56:	47b8      	blx	r7
 800ab58:	3001      	adds	r0, #1
 800ab5a:	f43f ae9d 	beq.w	800a898 <_printf_float+0x98>
 800ab5e:	9b05      	ldr	r3, [sp, #20]
 800ab60:	9a04      	ldr	r2, [sp, #16]
 800ab62:	3301      	adds	r3, #1
 800ab64:	9305      	str	r3, [sp, #20]
 800ab66:	e7b7      	b.n	800aad8 <_printf_float+0x2d8>
 800ab68:	4653      	mov	r3, sl
 800ab6a:	465a      	mov	r2, fp
 800ab6c:	4631      	mov	r1, r6
 800ab6e:	4628      	mov	r0, r5
 800ab70:	47b8      	blx	r7
 800ab72:	3001      	adds	r0, #1
 800ab74:	d1be      	bne.n	800aaf4 <_printf_float+0x2f4>
 800ab76:	e68f      	b.n	800a898 <_printf_float+0x98>
 800ab78:	9a04      	ldr	r2, [sp, #16]
 800ab7a:	464b      	mov	r3, r9
 800ab7c:	4442      	add	r2, r8
 800ab7e:	4631      	mov	r1, r6
 800ab80:	4628      	mov	r0, r5
 800ab82:	47b8      	blx	r7
 800ab84:	3001      	adds	r0, #1
 800ab86:	d1c1      	bne.n	800ab0c <_printf_float+0x30c>
 800ab88:	e686      	b.n	800a898 <_printf_float+0x98>
 800ab8a:	9a08      	ldr	r2, [sp, #32]
 800ab8c:	2a01      	cmp	r2, #1
 800ab8e:	dc01      	bgt.n	800ab94 <_printf_float+0x394>
 800ab90:	07db      	lsls	r3, r3, #31
 800ab92:	d537      	bpl.n	800ac04 <_printf_float+0x404>
 800ab94:	2301      	movs	r3, #1
 800ab96:	4642      	mov	r2, r8
 800ab98:	4631      	mov	r1, r6
 800ab9a:	4628      	mov	r0, r5
 800ab9c:	47b8      	blx	r7
 800ab9e:	3001      	adds	r0, #1
 800aba0:	f43f ae7a 	beq.w	800a898 <_printf_float+0x98>
 800aba4:	4653      	mov	r3, sl
 800aba6:	465a      	mov	r2, fp
 800aba8:	4631      	mov	r1, r6
 800abaa:	4628      	mov	r0, r5
 800abac:	47b8      	blx	r7
 800abae:	3001      	adds	r0, #1
 800abb0:	f43f ae72 	beq.w	800a898 <_printf_float+0x98>
 800abb4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800abb8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800abbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abc0:	9b08      	ldr	r3, [sp, #32]
 800abc2:	d01a      	beq.n	800abfa <_printf_float+0x3fa>
 800abc4:	3b01      	subs	r3, #1
 800abc6:	f108 0201 	add.w	r2, r8, #1
 800abca:	4631      	mov	r1, r6
 800abcc:	4628      	mov	r0, r5
 800abce:	47b8      	blx	r7
 800abd0:	3001      	adds	r0, #1
 800abd2:	d10e      	bne.n	800abf2 <_printf_float+0x3f2>
 800abd4:	e660      	b.n	800a898 <_printf_float+0x98>
 800abd6:	2301      	movs	r3, #1
 800abd8:	464a      	mov	r2, r9
 800abda:	4631      	mov	r1, r6
 800abdc:	4628      	mov	r0, r5
 800abde:	47b8      	blx	r7
 800abe0:	3001      	adds	r0, #1
 800abe2:	f43f ae59 	beq.w	800a898 <_printf_float+0x98>
 800abe6:	f108 0801 	add.w	r8, r8, #1
 800abea:	9b08      	ldr	r3, [sp, #32]
 800abec:	3b01      	subs	r3, #1
 800abee:	4543      	cmp	r3, r8
 800abf0:	dcf1      	bgt.n	800abd6 <_printf_float+0x3d6>
 800abf2:	9b04      	ldr	r3, [sp, #16]
 800abf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800abf8:	e6dd      	b.n	800a9b6 <_printf_float+0x1b6>
 800abfa:	f04f 0800 	mov.w	r8, #0
 800abfe:	f104 091a 	add.w	r9, r4, #26
 800ac02:	e7f2      	b.n	800abea <_printf_float+0x3ea>
 800ac04:	2301      	movs	r3, #1
 800ac06:	4642      	mov	r2, r8
 800ac08:	e7df      	b.n	800abca <_printf_float+0x3ca>
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	464a      	mov	r2, r9
 800ac0e:	4631      	mov	r1, r6
 800ac10:	4628      	mov	r0, r5
 800ac12:	47b8      	blx	r7
 800ac14:	3001      	adds	r0, #1
 800ac16:	f43f ae3f 	beq.w	800a898 <_printf_float+0x98>
 800ac1a:	f108 0801 	add.w	r8, r8, #1
 800ac1e:	68e3      	ldr	r3, [r4, #12]
 800ac20:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac22:	1a5b      	subs	r3, r3, r1
 800ac24:	4543      	cmp	r3, r8
 800ac26:	dcf0      	bgt.n	800ac0a <_printf_float+0x40a>
 800ac28:	e6f9      	b.n	800aa1e <_printf_float+0x21e>
 800ac2a:	f04f 0800 	mov.w	r8, #0
 800ac2e:	f104 0919 	add.w	r9, r4, #25
 800ac32:	e7f4      	b.n	800ac1e <_printf_float+0x41e>

0800ac34 <_printf_common>:
 800ac34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac38:	4616      	mov	r6, r2
 800ac3a:	4699      	mov	r9, r3
 800ac3c:	688a      	ldr	r2, [r1, #8]
 800ac3e:	690b      	ldr	r3, [r1, #16]
 800ac40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ac44:	4293      	cmp	r3, r2
 800ac46:	bfb8      	it	lt
 800ac48:	4613      	movlt	r3, r2
 800ac4a:	6033      	str	r3, [r6, #0]
 800ac4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ac50:	4607      	mov	r7, r0
 800ac52:	460c      	mov	r4, r1
 800ac54:	b10a      	cbz	r2, 800ac5a <_printf_common+0x26>
 800ac56:	3301      	adds	r3, #1
 800ac58:	6033      	str	r3, [r6, #0]
 800ac5a:	6823      	ldr	r3, [r4, #0]
 800ac5c:	0699      	lsls	r1, r3, #26
 800ac5e:	bf42      	ittt	mi
 800ac60:	6833      	ldrmi	r3, [r6, #0]
 800ac62:	3302      	addmi	r3, #2
 800ac64:	6033      	strmi	r3, [r6, #0]
 800ac66:	6825      	ldr	r5, [r4, #0]
 800ac68:	f015 0506 	ands.w	r5, r5, #6
 800ac6c:	d106      	bne.n	800ac7c <_printf_common+0x48>
 800ac6e:	f104 0a19 	add.w	sl, r4, #25
 800ac72:	68e3      	ldr	r3, [r4, #12]
 800ac74:	6832      	ldr	r2, [r6, #0]
 800ac76:	1a9b      	subs	r3, r3, r2
 800ac78:	42ab      	cmp	r3, r5
 800ac7a:	dc26      	bgt.n	800acca <_printf_common+0x96>
 800ac7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ac80:	1e13      	subs	r3, r2, #0
 800ac82:	6822      	ldr	r2, [r4, #0]
 800ac84:	bf18      	it	ne
 800ac86:	2301      	movne	r3, #1
 800ac88:	0692      	lsls	r2, r2, #26
 800ac8a:	d42b      	bmi.n	800ace4 <_printf_common+0xb0>
 800ac8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ac90:	4649      	mov	r1, r9
 800ac92:	4638      	mov	r0, r7
 800ac94:	47c0      	blx	r8
 800ac96:	3001      	adds	r0, #1
 800ac98:	d01e      	beq.n	800acd8 <_printf_common+0xa4>
 800ac9a:	6823      	ldr	r3, [r4, #0]
 800ac9c:	6922      	ldr	r2, [r4, #16]
 800ac9e:	f003 0306 	and.w	r3, r3, #6
 800aca2:	2b04      	cmp	r3, #4
 800aca4:	bf02      	ittt	eq
 800aca6:	68e5      	ldreq	r5, [r4, #12]
 800aca8:	6833      	ldreq	r3, [r6, #0]
 800acaa:	1aed      	subeq	r5, r5, r3
 800acac:	68a3      	ldr	r3, [r4, #8]
 800acae:	bf0c      	ite	eq
 800acb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acb4:	2500      	movne	r5, #0
 800acb6:	4293      	cmp	r3, r2
 800acb8:	bfc4      	itt	gt
 800acba:	1a9b      	subgt	r3, r3, r2
 800acbc:	18ed      	addgt	r5, r5, r3
 800acbe:	2600      	movs	r6, #0
 800acc0:	341a      	adds	r4, #26
 800acc2:	42b5      	cmp	r5, r6
 800acc4:	d11a      	bne.n	800acfc <_printf_common+0xc8>
 800acc6:	2000      	movs	r0, #0
 800acc8:	e008      	b.n	800acdc <_printf_common+0xa8>
 800acca:	2301      	movs	r3, #1
 800accc:	4652      	mov	r2, sl
 800acce:	4649      	mov	r1, r9
 800acd0:	4638      	mov	r0, r7
 800acd2:	47c0      	blx	r8
 800acd4:	3001      	adds	r0, #1
 800acd6:	d103      	bne.n	800ace0 <_printf_common+0xac>
 800acd8:	f04f 30ff 	mov.w	r0, #4294967295
 800acdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ace0:	3501      	adds	r5, #1
 800ace2:	e7c6      	b.n	800ac72 <_printf_common+0x3e>
 800ace4:	18e1      	adds	r1, r4, r3
 800ace6:	1c5a      	adds	r2, r3, #1
 800ace8:	2030      	movs	r0, #48	; 0x30
 800acea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800acee:	4422      	add	r2, r4
 800acf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800acf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800acf8:	3302      	adds	r3, #2
 800acfa:	e7c7      	b.n	800ac8c <_printf_common+0x58>
 800acfc:	2301      	movs	r3, #1
 800acfe:	4622      	mov	r2, r4
 800ad00:	4649      	mov	r1, r9
 800ad02:	4638      	mov	r0, r7
 800ad04:	47c0      	blx	r8
 800ad06:	3001      	adds	r0, #1
 800ad08:	d0e6      	beq.n	800acd8 <_printf_common+0xa4>
 800ad0a:	3601      	adds	r6, #1
 800ad0c:	e7d9      	b.n	800acc2 <_printf_common+0x8e>
	...

0800ad10 <_printf_i>:
 800ad10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad14:	7e0f      	ldrb	r7, [r1, #24]
 800ad16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ad18:	2f78      	cmp	r7, #120	; 0x78
 800ad1a:	4691      	mov	r9, r2
 800ad1c:	4680      	mov	r8, r0
 800ad1e:	460c      	mov	r4, r1
 800ad20:	469a      	mov	sl, r3
 800ad22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ad26:	d807      	bhi.n	800ad38 <_printf_i+0x28>
 800ad28:	2f62      	cmp	r7, #98	; 0x62
 800ad2a:	d80a      	bhi.n	800ad42 <_printf_i+0x32>
 800ad2c:	2f00      	cmp	r7, #0
 800ad2e:	f000 80d4 	beq.w	800aeda <_printf_i+0x1ca>
 800ad32:	2f58      	cmp	r7, #88	; 0x58
 800ad34:	f000 80c0 	beq.w	800aeb8 <_printf_i+0x1a8>
 800ad38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ad40:	e03a      	b.n	800adb8 <_printf_i+0xa8>
 800ad42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ad46:	2b15      	cmp	r3, #21
 800ad48:	d8f6      	bhi.n	800ad38 <_printf_i+0x28>
 800ad4a:	a101      	add	r1, pc, #4	; (adr r1, 800ad50 <_printf_i+0x40>)
 800ad4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad50:	0800ada9 	.word	0x0800ada9
 800ad54:	0800adbd 	.word	0x0800adbd
 800ad58:	0800ad39 	.word	0x0800ad39
 800ad5c:	0800ad39 	.word	0x0800ad39
 800ad60:	0800ad39 	.word	0x0800ad39
 800ad64:	0800ad39 	.word	0x0800ad39
 800ad68:	0800adbd 	.word	0x0800adbd
 800ad6c:	0800ad39 	.word	0x0800ad39
 800ad70:	0800ad39 	.word	0x0800ad39
 800ad74:	0800ad39 	.word	0x0800ad39
 800ad78:	0800ad39 	.word	0x0800ad39
 800ad7c:	0800aec1 	.word	0x0800aec1
 800ad80:	0800ade9 	.word	0x0800ade9
 800ad84:	0800ae7b 	.word	0x0800ae7b
 800ad88:	0800ad39 	.word	0x0800ad39
 800ad8c:	0800ad39 	.word	0x0800ad39
 800ad90:	0800aee3 	.word	0x0800aee3
 800ad94:	0800ad39 	.word	0x0800ad39
 800ad98:	0800ade9 	.word	0x0800ade9
 800ad9c:	0800ad39 	.word	0x0800ad39
 800ada0:	0800ad39 	.word	0x0800ad39
 800ada4:	0800ae83 	.word	0x0800ae83
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	1d1a      	adds	r2, r3, #4
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	602a      	str	r2, [r5, #0]
 800adb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800adb4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800adb8:	2301      	movs	r3, #1
 800adba:	e09f      	b.n	800aefc <_printf_i+0x1ec>
 800adbc:	6820      	ldr	r0, [r4, #0]
 800adbe:	682b      	ldr	r3, [r5, #0]
 800adc0:	0607      	lsls	r7, r0, #24
 800adc2:	f103 0104 	add.w	r1, r3, #4
 800adc6:	6029      	str	r1, [r5, #0]
 800adc8:	d501      	bpl.n	800adce <_printf_i+0xbe>
 800adca:	681e      	ldr	r6, [r3, #0]
 800adcc:	e003      	b.n	800add6 <_printf_i+0xc6>
 800adce:	0646      	lsls	r6, r0, #25
 800add0:	d5fb      	bpl.n	800adca <_printf_i+0xba>
 800add2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800add6:	2e00      	cmp	r6, #0
 800add8:	da03      	bge.n	800ade2 <_printf_i+0xd2>
 800adda:	232d      	movs	r3, #45	; 0x2d
 800addc:	4276      	negs	r6, r6
 800adde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ade2:	485a      	ldr	r0, [pc, #360]	; (800af4c <_printf_i+0x23c>)
 800ade4:	230a      	movs	r3, #10
 800ade6:	e012      	b.n	800ae0e <_printf_i+0xfe>
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	6820      	ldr	r0, [r4, #0]
 800adec:	1d19      	adds	r1, r3, #4
 800adee:	6029      	str	r1, [r5, #0]
 800adf0:	0605      	lsls	r5, r0, #24
 800adf2:	d501      	bpl.n	800adf8 <_printf_i+0xe8>
 800adf4:	681e      	ldr	r6, [r3, #0]
 800adf6:	e002      	b.n	800adfe <_printf_i+0xee>
 800adf8:	0641      	lsls	r1, r0, #25
 800adfa:	d5fb      	bpl.n	800adf4 <_printf_i+0xe4>
 800adfc:	881e      	ldrh	r6, [r3, #0]
 800adfe:	4853      	ldr	r0, [pc, #332]	; (800af4c <_printf_i+0x23c>)
 800ae00:	2f6f      	cmp	r7, #111	; 0x6f
 800ae02:	bf0c      	ite	eq
 800ae04:	2308      	moveq	r3, #8
 800ae06:	230a      	movne	r3, #10
 800ae08:	2100      	movs	r1, #0
 800ae0a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ae0e:	6865      	ldr	r5, [r4, #4]
 800ae10:	60a5      	str	r5, [r4, #8]
 800ae12:	2d00      	cmp	r5, #0
 800ae14:	bfa2      	ittt	ge
 800ae16:	6821      	ldrge	r1, [r4, #0]
 800ae18:	f021 0104 	bicge.w	r1, r1, #4
 800ae1c:	6021      	strge	r1, [r4, #0]
 800ae1e:	b90e      	cbnz	r6, 800ae24 <_printf_i+0x114>
 800ae20:	2d00      	cmp	r5, #0
 800ae22:	d04b      	beq.n	800aebc <_printf_i+0x1ac>
 800ae24:	4615      	mov	r5, r2
 800ae26:	fbb6 f1f3 	udiv	r1, r6, r3
 800ae2a:	fb03 6711 	mls	r7, r3, r1, r6
 800ae2e:	5dc7      	ldrb	r7, [r0, r7]
 800ae30:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ae34:	4637      	mov	r7, r6
 800ae36:	42bb      	cmp	r3, r7
 800ae38:	460e      	mov	r6, r1
 800ae3a:	d9f4      	bls.n	800ae26 <_printf_i+0x116>
 800ae3c:	2b08      	cmp	r3, #8
 800ae3e:	d10b      	bne.n	800ae58 <_printf_i+0x148>
 800ae40:	6823      	ldr	r3, [r4, #0]
 800ae42:	07de      	lsls	r6, r3, #31
 800ae44:	d508      	bpl.n	800ae58 <_printf_i+0x148>
 800ae46:	6923      	ldr	r3, [r4, #16]
 800ae48:	6861      	ldr	r1, [r4, #4]
 800ae4a:	4299      	cmp	r1, r3
 800ae4c:	bfde      	ittt	le
 800ae4e:	2330      	movle	r3, #48	; 0x30
 800ae50:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ae54:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ae58:	1b52      	subs	r2, r2, r5
 800ae5a:	6122      	str	r2, [r4, #16]
 800ae5c:	f8cd a000 	str.w	sl, [sp]
 800ae60:	464b      	mov	r3, r9
 800ae62:	aa03      	add	r2, sp, #12
 800ae64:	4621      	mov	r1, r4
 800ae66:	4640      	mov	r0, r8
 800ae68:	f7ff fee4 	bl	800ac34 <_printf_common>
 800ae6c:	3001      	adds	r0, #1
 800ae6e:	d14a      	bne.n	800af06 <_printf_i+0x1f6>
 800ae70:	f04f 30ff 	mov.w	r0, #4294967295
 800ae74:	b004      	add	sp, #16
 800ae76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae7a:	6823      	ldr	r3, [r4, #0]
 800ae7c:	f043 0320 	orr.w	r3, r3, #32
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	4833      	ldr	r0, [pc, #204]	; (800af50 <_printf_i+0x240>)
 800ae84:	2778      	movs	r7, #120	; 0x78
 800ae86:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ae8a:	6823      	ldr	r3, [r4, #0]
 800ae8c:	6829      	ldr	r1, [r5, #0]
 800ae8e:	061f      	lsls	r7, r3, #24
 800ae90:	f851 6b04 	ldr.w	r6, [r1], #4
 800ae94:	d402      	bmi.n	800ae9c <_printf_i+0x18c>
 800ae96:	065f      	lsls	r7, r3, #25
 800ae98:	bf48      	it	mi
 800ae9a:	b2b6      	uxthmi	r6, r6
 800ae9c:	07df      	lsls	r7, r3, #31
 800ae9e:	bf48      	it	mi
 800aea0:	f043 0320 	orrmi.w	r3, r3, #32
 800aea4:	6029      	str	r1, [r5, #0]
 800aea6:	bf48      	it	mi
 800aea8:	6023      	strmi	r3, [r4, #0]
 800aeaa:	b91e      	cbnz	r6, 800aeb4 <_printf_i+0x1a4>
 800aeac:	6823      	ldr	r3, [r4, #0]
 800aeae:	f023 0320 	bic.w	r3, r3, #32
 800aeb2:	6023      	str	r3, [r4, #0]
 800aeb4:	2310      	movs	r3, #16
 800aeb6:	e7a7      	b.n	800ae08 <_printf_i+0xf8>
 800aeb8:	4824      	ldr	r0, [pc, #144]	; (800af4c <_printf_i+0x23c>)
 800aeba:	e7e4      	b.n	800ae86 <_printf_i+0x176>
 800aebc:	4615      	mov	r5, r2
 800aebe:	e7bd      	b.n	800ae3c <_printf_i+0x12c>
 800aec0:	682b      	ldr	r3, [r5, #0]
 800aec2:	6826      	ldr	r6, [r4, #0]
 800aec4:	6961      	ldr	r1, [r4, #20]
 800aec6:	1d18      	adds	r0, r3, #4
 800aec8:	6028      	str	r0, [r5, #0]
 800aeca:	0635      	lsls	r5, r6, #24
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	d501      	bpl.n	800aed4 <_printf_i+0x1c4>
 800aed0:	6019      	str	r1, [r3, #0]
 800aed2:	e002      	b.n	800aeda <_printf_i+0x1ca>
 800aed4:	0670      	lsls	r0, r6, #25
 800aed6:	d5fb      	bpl.n	800aed0 <_printf_i+0x1c0>
 800aed8:	8019      	strh	r1, [r3, #0]
 800aeda:	2300      	movs	r3, #0
 800aedc:	6123      	str	r3, [r4, #16]
 800aede:	4615      	mov	r5, r2
 800aee0:	e7bc      	b.n	800ae5c <_printf_i+0x14c>
 800aee2:	682b      	ldr	r3, [r5, #0]
 800aee4:	1d1a      	adds	r2, r3, #4
 800aee6:	602a      	str	r2, [r5, #0]
 800aee8:	681d      	ldr	r5, [r3, #0]
 800aeea:	6862      	ldr	r2, [r4, #4]
 800aeec:	2100      	movs	r1, #0
 800aeee:	4628      	mov	r0, r5
 800aef0:	f7f5 f9a6 	bl	8000240 <memchr>
 800aef4:	b108      	cbz	r0, 800aefa <_printf_i+0x1ea>
 800aef6:	1b40      	subs	r0, r0, r5
 800aef8:	6060      	str	r0, [r4, #4]
 800aefa:	6863      	ldr	r3, [r4, #4]
 800aefc:	6123      	str	r3, [r4, #16]
 800aefe:	2300      	movs	r3, #0
 800af00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af04:	e7aa      	b.n	800ae5c <_printf_i+0x14c>
 800af06:	6923      	ldr	r3, [r4, #16]
 800af08:	462a      	mov	r2, r5
 800af0a:	4649      	mov	r1, r9
 800af0c:	4640      	mov	r0, r8
 800af0e:	47d0      	blx	sl
 800af10:	3001      	adds	r0, #1
 800af12:	d0ad      	beq.n	800ae70 <_printf_i+0x160>
 800af14:	6823      	ldr	r3, [r4, #0]
 800af16:	079b      	lsls	r3, r3, #30
 800af18:	d413      	bmi.n	800af42 <_printf_i+0x232>
 800af1a:	68e0      	ldr	r0, [r4, #12]
 800af1c:	9b03      	ldr	r3, [sp, #12]
 800af1e:	4298      	cmp	r0, r3
 800af20:	bfb8      	it	lt
 800af22:	4618      	movlt	r0, r3
 800af24:	e7a6      	b.n	800ae74 <_printf_i+0x164>
 800af26:	2301      	movs	r3, #1
 800af28:	4632      	mov	r2, r6
 800af2a:	4649      	mov	r1, r9
 800af2c:	4640      	mov	r0, r8
 800af2e:	47d0      	blx	sl
 800af30:	3001      	adds	r0, #1
 800af32:	d09d      	beq.n	800ae70 <_printf_i+0x160>
 800af34:	3501      	adds	r5, #1
 800af36:	68e3      	ldr	r3, [r4, #12]
 800af38:	9903      	ldr	r1, [sp, #12]
 800af3a:	1a5b      	subs	r3, r3, r1
 800af3c:	42ab      	cmp	r3, r5
 800af3e:	dcf2      	bgt.n	800af26 <_printf_i+0x216>
 800af40:	e7eb      	b.n	800af1a <_printf_i+0x20a>
 800af42:	2500      	movs	r5, #0
 800af44:	f104 0619 	add.w	r6, r4, #25
 800af48:	e7f5      	b.n	800af36 <_printf_i+0x226>
 800af4a:	bf00      	nop
 800af4c:	0800d646 	.word	0x0800d646
 800af50:	0800d657 	.word	0x0800d657

0800af54 <std>:
 800af54:	2300      	movs	r3, #0
 800af56:	b510      	push	{r4, lr}
 800af58:	4604      	mov	r4, r0
 800af5a:	e9c0 3300 	strd	r3, r3, [r0]
 800af5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af62:	6083      	str	r3, [r0, #8]
 800af64:	8181      	strh	r1, [r0, #12]
 800af66:	6643      	str	r3, [r0, #100]	; 0x64
 800af68:	81c2      	strh	r2, [r0, #14]
 800af6a:	6183      	str	r3, [r0, #24]
 800af6c:	4619      	mov	r1, r3
 800af6e:	2208      	movs	r2, #8
 800af70:	305c      	adds	r0, #92	; 0x5c
 800af72:	f000 f8f4 	bl	800b15e <memset>
 800af76:	4b0d      	ldr	r3, [pc, #52]	; (800afac <std+0x58>)
 800af78:	6263      	str	r3, [r4, #36]	; 0x24
 800af7a:	4b0d      	ldr	r3, [pc, #52]	; (800afb0 <std+0x5c>)
 800af7c:	62a3      	str	r3, [r4, #40]	; 0x28
 800af7e:	4b0d      	ldr	r3, [pc, #52]	; (800afb4 <std+0x60>)
 800af80:	62e3      	str	r3, [r4, #44]	; 0x2c
 800af82:	4b0d      	ldr	r3, [pc, #52]	; (800afb8 <std+0x64>)
 800af84:	6323      	str	r3, [r4, #48]	; 0x30
 800af86:	4b0d      	ldr	r3, [pc, #52]	; (800afbc <std+0x68>)
 800af88:	6224      	str	r4, [r4, #32]
 800af8a:	429c      	cmp	r4, r3
 800af8c:	d006      	beq.n	800af9c <std+0x48>
 800af8e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800af92:	4294      	cmp	r4, r2
 800af94:	d002      	beq.n	800af9c <std+0x48>
 800af96:	33d0      	adds	r3, #208	; 0xd0
 800af98:	429c      	cmp	r4, r3
 800af9a:	d105      	bne.n	800afa8 <std+0x54>
 800af9c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800afa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afa4:	f000 b9ae 	b.w	800b304 <__retarget_lock_init_recursive>
 800afa8:	bd10      	pop	{r4, pc}
 800afaa:	bf00      	nop
 800afac:	0800b0d9 	.word	0x0800b0d9
 800afb0:	0800b0fb 	.word	0x0800b0fb
 800afb4:	0800b133 	.word	0x0800b133
 800afb8:	0800b157 	.word	0x0800b157
 800afbc:	20005484 	.word	0x20005484

0800afc0 <stdio_exit_handler>:
 800afc0:	4a02      	ldr	r2, [pc, #8]	; (800afcc <stdio_exit_handler+0xc>)
 800afc2:	4903      	ldr	r1, [pc, #12]	; (800afd0 <stdio_exit_handler+0x10>)
 800afc4:	4803      	ldr	r0, [pc, #12]	; (800afd4 <stdio_exit_handler+0x14>)
 800afc6:	f000 b869 	b.w	800b09c <_fwalk_sglue>
 800afca:	bf00      	nop
 800afcc:	20000068 	.word	0x20000068
 800afd0:	0800c915 	.word	0x0800c915
 800afd4:	20000074 	.word	0x20000074

0800afd8 <cleanup_stdio>:
 800afd8:	6841      	ldr	r1, [r0, #4]
 800afda:	4b0c      	ldr	r3, [pc, #48]	; (800b00c <cleanup_stdio+0x34>)
 800afdc:	4299      	cmp	r1, r3
 800afde:	b510      	push	{r4, lr}
 800afe0:	4604      	mov	r4, r0
 800afe2:	d001      	beq.n	800afe8 <cleanup_stdio+0x10>
 800afe4:	f001 fc96 	bl	800c914 <_fflush_r>
 800afe8:	68a1      	ldr	r1, [r4, #8]
 800afea:	4b09      	ldr	r3, [pc, #36]	; (800b010 <cleanup_stdio+0x38>)
 800afec:	4299      	cmp	r1, r3
 800afee:	d002      	beq.n	800aff6 <cleanup_stdio+0x1e>
 800aff0:	4620      	mov	r0, r4
 800aff2:	f001 fc8f 	bl	800c914 <_fflush_r>
 800aff6:	68e1      	ldr	r1, [r4, #12]
 800aff8:	4b06      	ldr	r3, [pc, #24]	; (800b014 <cleanup_stdio+0x3c>)
 800affa:	4299      	cmp	r1, r3
 800affc:	d004      	beq.n	800b008 <cleanup_stdio+0x30>
 800affe:	4620      	mov	r0, r4
 800b000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b004:	f001 bc86 	b.w	800c914 <_fflush_r>
 800b008:	bd10      	pop	{r4, pc}
 800b00a:	bf00      	nop
 800b00c:	20005484 	.word	0x20005484
 800b010:	200054ec 	.word	0x200054ec
 800b014:	20005554 	.word	0x20005554

0800b018 <global_stdio_init.part.0>:
 800b018:	b510      	push	{r4, lr}
 800b01a:	4b0b      	ldr	r3, [pc, #44]	; (800b048 <global_stdio_init.part.0+0x30>)
 800b01c:	4c0b      	ldr	r4, [pc, #44]	; (800b04c <global_stdio_init.part.0+0x34>)
 800b01e:	4a0c      	ldr	r2, [pc, #48]	; (800b050 <global_stdio_init.part.0+0x38>)
 800b020:	601a      	str	r2, [r3, #0]
 800b022:	4620      	mov	r0, r4
 800b024:	2200      	movs	r2, #0
 800b026:	2104      	movs	r1, #4
 800b028:	f7ff ff94 	bl	800af54 <std>
 800b02c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b030:	2201      	movs	r2, #1
 800b032:	2109      	movs	r1, #9
 800b034:	f7ff ff8e 	bl	800af54 <std>
 800b038:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b03c:	2202      	movs	r2, #2
 800b03e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b042:	2112      	movs	r1, #18
 800b044:	f7ff bf86 	b.w	800af54 <std>
 800b048:	200055bc 	.word	0x200055bc
 800b04c:	20005484 	.word	0x20005484
 800b050:	0800afc1 	.word	0x0800afc1

0800b054 <__sfp_lock_acquire>:
 800b054:	4801      	ldr	r0, [pc, #4]	; (800b05c <__sfp_lock_acquire+0x8>)
 800b056:	f000 b956 	b.w	800b306 <__retarget_lock_acquire_recursive>
 800b05a:	bf00      	nop
 800b05c:	200055c5 	.word	0x200055c5

0800b060 <__sfp_lock_release>:
 800b060:	4801      	ldr	r0, [pc, #4]	; (800b068 <__sfp_lock_release+0x8>)
 800b062:	f000 b951 	b.w	800b308 <__retarget_lock_release_recursive>
 800b066:	bf00      	nop
 800b068:	200055c5 	.word	0x200055c5

0800b06c <__sinit>:
 800b06c:	b510      	push	{r4, lr}
 800b06e:	4604      	mov	r4, r0
 800b070:	f7ff fff0 	bl	800b054 <__sfp_lock_acquire>
 800b074:	6a23      	ldr	r3, [r4, #32]
 800b076:	b11b      	cbz	r3, 800b080 <__sinit+0x14>
 800b078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b07c:	f7ff bff0 	b.w	800b060 <__sfp_lock_release>
 800b080:	4b04      	ldr	r3, [pc, #16]	; (800b094 <__sinit+0x28>)
 800b082:	6223      	str	r3, [r4, #32]
 800b084:	4b04      	ldr	r3, [pc, #16]	; (800b098 <__sinit+0x2c>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d1f5      	bne.n	800b078 <__sinit+0xc>
 800b08c:	f7ff ffc4 	bl	800b018 <global_stdio_init.part.0>
 800b090:	e7f2      	b.n	800b078 <__sinit+0xc>
 800b092:	bf00      	nop
 800b094:	0800afd9 	.word	0x0800afd9
 800b098:	200055bc 	.word	0x200055bc

0800b09c <_fwalk_sglue>:
 800b09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0a0:	4607      	mov	r7, r0
 800b0a2:	4688      	mov	r8, r1
 800b0a4:	4614      	mov	r4, r2
 800b0a6:	2600      	movs	r6, #0
 800b0a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b0ac:	f1b9 0901 	subs.w	r9, r9, #1
 800b0b0:	d505      	bpl.n	800b0be <_fwalk_sglue+0x22>
 800b0b2:	6824      	ldr	r4, [r4, #0]
 800b0b4:	2c00      	cmp	r4, #0
 800b0b6:	d1f7      	bne.n	800b0a8 <_fwalk_sglue+0xc>
 800b0b8:	4630      	mov	r0, r6
 800b0ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0be:	89ab      	ldrh	r3, [r5, #12]
 800b0c0:	2b01      	cmp	r3, #1
 800b0c2:	d907      	bls.n	800b0d4 <_fwalk_sglue+0x38>
 800b0c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	d003      	beq.n	800b0d4 <_fwalk_sglue+0x38>
 800b0cc:	4629      	mov	r1, r5
 800b0ce:	4638      	mov	r0, r7
 800b0d0:	47c0      	blx	r8
 800b0d2:	4306      	orrs	r6, r0
 800b0d4:	3568      	adds	r5, #104	; 0x68
 800b0d6:	e7e9      	b.n	800b0ac <_fwalk_sglue+0x10>

0800b0d8 <__sread>:
 800b0d8:	b510      	push	{r4, lr}
 800b0da:	460c      	mov	r4, r1
 800b0dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e0:	f000 f8c2 	bl	800b268 <_read_r>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	bfab      	itete	ge
 800b0e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b0ea:	89a3      	ldrhlt	r3, [r4, #12]
 800b0ec:	181b      	addge	r3, r3, r0
 800b0ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b0f2:	bfac      	ite	ge
 800b0f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b0f6:	81a3      	strhlt	r3, [r4, #12]
 800b0f8:	bd10      	pop	{r4, pc}

0800b0fa <__swrite>:
 800b0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0fe:	461f      	mov	r7, r3
 800b100:	898b      	ldrh	r3, [r1, #12]
 800b102:	05db      	lsls	r3, r3, #23
 800b104:	4605      	mov	r5, r0
 800b106:	460c      	mov	r4, r1
 800b108:	4616      	mov	r6, r2
 800b10a:	d505      	bpl.n	800b118 <__swrite+0x1e>
 800b10c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b110:	2302      	movs	r3, #2
 800b112:	2200      	movs	r2, #0
 800b114:	f000 f896 	bl	800b244 <_lseek_r>
 800b118:	89a3      	ldrh	r3, [r4, #12]
 800b11a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b11e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b122:	81a3      	strh	r3, [r4, #12]
 800b124:	4632      	mov	r2, r6
 800b126:	463b      	mov	r3, r7
 800b128:	4628      	mov	r0, r5
 800b12a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b12e:	f000 b8ad 	b.w	800b28c <_write_r>

0800b132 <__sseek>:
 800b132:	b510      	push	{r4, lr}
 800b134:	460c      	mov	r4, r1
 800b136:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b13a:	f000 f883 	bl	800b244 <_lseek_r>
 800b13e:	1c43      	adds	r3, r0, #1
 800b140:	89a3      	ldrh	r3, [r4, #12]
 800b142:	bf15      	itete	ne
 800b144:	6560      	strne	r0, [r4, #84]	; 0x54
 800b146:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b14a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b14e:	81a3      	strheq	r3, [r4, #12]
 800b150:	bf18      	it	ne
 800b152:	81a3      	strhne	r3, [r4, #12]
 800b154:	bd10      	pop	{r4, pc}

0800b156 <__sclose>:
 800b156:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b15a:	f000 b80d 	b.w	800b178 <_close_r>

0800b15e <memset>:
 800b15e:	4402      	add	r2, r0
 800b160:	4603      	mov	r3, r0
 800b162:	4293      	cmp	r3, r2
 800b164:	d100      	bne.n	800b168 <memset+0xa>
 800b166:	4770      	bx	lr
 800b168:	f803 1b01 	strb.w	r1, [r3], #1
 800b16c:	e7f9      	b.n	800b162 <memset+0x4>
	...

0800b170 <_localeconv_r>:
 800b170:	4800      	ldr	r0, [pc, #0]	; (800b174 <_localeconv_r+0x4>)
 800b172:	4770      	bx	lr
 800b174:	200001b4 	.word	0x200001b4

0800b178 <_close_r>:
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	4d06      	ldr	r5, [pc, #24]	; (800b194 <_close_r+0x1c>)
 800b17c:	2300      	movs	r3, #0
 800b17e:	4604      	mov	r4, r0
 800b180:	4608      	mov	r0, r1
 800b182:	602b      	str	r3, [r5, #0]
 800b184:	f7f7 fd1b 	bl	8002bbe <_close>
 800b188:	1c43      	adds	r3, r0, #1
 800b18a:	d102      	bne.n	800b192 <_close_r+0x1a>
 800b18c:	682b      	ldr	r3, [r5, #0]
 800b18e:	b103      	cbz	r3, 800b192 <_close_r+0x1a>
 800b190:	6023      	str	r3, [r4, #0]
 800b192:	bd38      	pop	{r3, r4, r5, pc}
 800b194:	200055c0 	.word	0x200055c0

0800b198 <_reclaim_reent>:
 800b198:	4b29      	ldr	r3, [pc, #164]	; (800b240 <_reclaim_reent+0xa8>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4283      	cmp	r3, r0
 800b19e:	b570      	push	{r4, r5, r6, lr}
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	d04b      	beq.n	800b23c <_reclaim_reent+0xa4>
 800b1a4:	69c3      	ldr	r3, [r0, #28]
 800b1a6:	b143      	cbz	r3, 800b1ba <_reclaim_reent+0x22>
 800b1a8:	68db      	ldr	r3, [r3, #12]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d144      	bne.n	800b238 <_reclaim_reent+0xa0>
 800b1ae:	69e3      	ldr	r3, [r4, #28]
 800b1b0:	6819      	ldr	r1, [r3, #0]
 800b1b2:	b111      	cbz	r1, 800b1ba <_reclaim_reent+0x22>
 800b1b4:	4620      	mov	r0, r4
 800b1b6:	f000 feab 	bl	800bf10 <_free_r>
 800b1ba:	6961      	ldr	r1, [r4, #20]
 800b1bc:	b111      	cbz	r1, 800b1c4 <_reclaim_reent+0x2c>
 800b1be:	4620      	mov	r0, r4
 800b1c0:	f000 fea6 	bl	800bf10 <_free_r>
 800b1c4:	69e1      	ldr	r1, [r4, #28]
 800b1c6:	b111      	cbz	r1, 800b1ce <_reclaim_reent+0x36>
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 fea1 	bl	800bf10 <_free_r>
 800b1ce:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b1d0:	b111      	cbz	r1, 800b1d8 <_reclaim_reent+0x40>
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f000 fe9c 	bl	800bf10 <_free_r>
 800b1d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1da:	b111      	cbz	r1, 800b1e2 <_reclaim_reent+0x4a>
 800b1dc:	4620      	mov	r0, r4
 800b1de:	f000 fe97 	bl	800bf10 <_free_r>
 800b1e2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800b1e4:	b111      	cbz	r1, 800b1ec <_reclaim_reent+0x54>
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f000 fe92 	bl	800bf10 <_free_r>
 800b1ec:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b1ee:	b111      	cbz	r1, 800b1f6 <_reclaim_reent+0x5e>
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	f000 fe8d 	bl	800bf10 <_free_r>
 800b1f6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b1f8:	b111      	cbz	r1, 800b200 <_reclaim_reent+0x68>
 800b1fa:	4620      	mov	r0, r4
 800b1fc:	f000 fe88 	bl	800bf10 <_free_r>
 800b200:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800b202:	b111      	cbz	r1, 800b20a <_reclaim_reent+0x72>
 800b204:	4620      	mov	r0, r4
 800b206:	f000 fe83 	bl	800bf10 <_free_r>
 800b20a:	6a23      	ldr	r3, [r4, #32]
 800b20c:	b1b3      	cbz	r3, 800b23c <_reclaim_reent+0xa4>
 800b20e:	4620      	mov	r0, r4
 800b210:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b214:	4718      	bx	r3
 800b216:	5949      	ldr	r1, [r1, r5]
 800b218:	b941      	cbnz	r1, 800b22c <_reclaim_reent+0x94>
 800b21a:	3504      	adds	r5, #4
 800b21c:	69e3      	ldr	r3, [r4, #28]
 800b21e:	2d80      	cmp	r5, #128	; 0x80
 800b220:	68d9      	ldr	r1, [r3, #12]
 800b222:	d1f8      	bne.n	800b216 <_reclaim_reent+0x7e>
 800b224:	4620      	mov	r0, r4
 800b226:	f000 fe73 	bl	800bf10 <_free_r>
 800b22a:	e7c0      	b.n	800b1ae <_reclaim_reent+0x16>
 800b22c:	680e      	ldr	r6, [r1, #0]
 800b22e:	4620      	mov	r0, r4
 800b230:	f000 fe6e 	bl	800bf10 <_free_r>
 800b234:	4631      	mov	r1, r6
 800b236:	e7ef      	b.n	800b218 <_reclaim_reent+0x80>
 800b238:	2500      	movs	r5, #0
 800b23a:	e7ef      	b.n	800b21c <_reclaim_reent+0x84>
 800b23c:	bd70      	pop	{r4, r5, r6, pc}
 800b23e:	bf00      	nop
 800b240:	200000c0 	.word	0x200000c0

0800b244 <_lseek_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d07      	ldr	r5, [pc, #28]	; (800b264 <_lseek_r+0x20>)
 800b248:	4604      	mov	r4, r0
 800b24a:	4608      	mov	r0, r1
 800b24c:	4611      	mov	r1, r2
 800b24e:	2200      	movs	r2, #0
 800b250:	602a      	str	r2, [r5, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	f7f7 fcda 	bl	8002c0c <_lseek>
 800b258:	1c43      	adds	r3, r0, #1
 800b25a:	d102      	bne.n	800b262 <_lseek_r+0x1e>
 800b25c:	682b      	ldr	r3, [r5, #0]
 800b25e:	b103      	cbz	r3, 800b262 <_lseek_r+0x1e>
 800b260:	6023      	str	r3, [r4, #0]
 800b262:	bd38      	pop	{r3, r4, r5, pc}
 800b264:	200055c0 	.word	0x200055c0

0800b268 <_read_r>:
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	4d07      	ldr	r5, [pc, #28]	; (800b288 <_read_r+0x20>)
 800b26c:	4604      	mov	r4, r0
 800b26e:	4608      	mov	r0, r1
 800b270:	4611      	mov	r1, r2
 800b272:	2200      	movs	r2, #0
 800b274:	602a      	str	r2, [r5, #0]
 800b276:	461a      	mov	r2, r3
 800b278:	f7f7 fc68 	bl	8002b4c <_read>
 800b27c:	1c43      	adds	r3, r0, #1
 800b27e:	d102      	bne.n	800b286 <_read_r+0x1e>
 800b280:	682b      	ldr	r3, [r5, #0]
 800b282:	b103      	cbz	r3, 800b286 <_read_r+0x1e>
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	bd38      	pop	{r3, r4, r5, pc}
 800b288:	200055c0 	.word	0x200055c0

0800b28c <_write_r>:
 800b28c:	b538      	push	{r3, r4, r5, lr}
 800b28e:	4d07      	ldr	r5, [pc, #28]	; (800b2ac <_write_r+0x20>)
 800b290:	4604      	mov	r4, r0
 800b292:	4608      	mov	r0, r1
 800b294:	4611      	mov	r1, r2
 800b296:	2200      	movs	r2, #0
 800b298:	602a      	str	r2, [r5, #0]
 800b29a:	461a      	mov	r2, r3
 800b29c:	f7f7 fc73 	bl	8002b86 <_write>
 800b2a0:	1c43      	adds	r3, r0, #1
 800b2a2:	d102      	bne.n	800b2aa <_write_r+0x1e>
 800b2a4:	682b      	ldr	r3, [r5, #0]
 800b2a6:	b103      	cbz	r3, 800b2aa <_write_r+0x1e>
 800b2a8:	6023      	str	r3, [r4, #0]
 800b2aa:	bd38      	pop	{r3, r4, r5, pc}
 800b2ac:	200055c0 	.word	0x200055c0

0800b2b0 <__errno>:
 800b2b0:	4b01      	ldr	r3, [pc, #4]	; (800b2b8 <__errno+0x8>)
 800b2b2:	6818      	ldr	r0, [r3, #0]
 800b2b4:	4770      	bx	lr
 800b2b6:	bf00      	nop
 800b2b8:	200000c0 	.word	0x200000c0

0800b2bc <__libc_init_array>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	4d0d      	ldr	r5, [pc, #52]	; (800b2f4 <__libc_init_array+0x38>)
 800b2c0:	4c0d      	ldr	r4, [pc, #52]	; (800b2f8 <__libc_init_array+0x3c>)
 800b2c2:	1b64      	subs	r4, r4, r5
 800b2c4:	10a4      	asrs	r4, r4, #2
 800b2c6:	2600      	movs	r6, #0
 800b2c8:	42a6      	cmp	r6, r4
 800b2ca:	d109      	bne.n	800b2e0 <__libc_init_array+0x24>
 800b2cc:	4d0b      	ldr	r5, [pc, #44]	; (800b2fc <__libc_init_array+0x40>)
 800b2ce:	4c0c      	ldr	r4, [pc, #48]	; (800b300 <__libc_init_array+0x44>)
 800b2d0:	f002 f95a 	bl	800d588 <_init>
 800b2d4:	1b64      	subs	r4, r4, r5
 800b2d6:	10a4      	asrs	r4, r4, #2
 800b2d8:	2600      	movs	r6, #0
 800b2da:	42a6      	cmp	r6, r4
 800b2dc:	d105      	bne.n	800b2ea <__libc_init_array+0x2e>
 800b2de:	bd70      	pop	{r4, r5, r6, pc}
 800b2e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2e4:	4798      	blx	r3
 800b2e6:	3601      	adds	r6, #1
 800b2e8:	e7ee      	b.n	800b2c8 <__libc_init_array+0xc>
 800b2ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2ee:	4798      	blx	r3
 800b2f0:	3601      	adds	r6, #1
 800b2f2:	e7f2      	b.n	800b2da <__libc_init_array+0x1e>
 800b2f4:	0800f268 	.word	0x0800f268
 800b2f8:	0800f268 	.word	0x0800f268
 800b2fc:	0800f268 	.word	0x0800f268
 800b300:	0800f26c 	.word	0x0800f26c

0800b304 <__retarget_lock_init_recursive>:
 800b304:	4770      	bx	lr

0800b306 <__retarget_lock_acquire_recursive>:
 800b306:	4770      	bx	lr

0800b308 <__retarget_lock_release_recursive>:
 800b308:	4770      	bx	lr

0800b30a <memcpy>:
 800b30a:	440a      	add	r2, r1
 800b30c:	4291      	cmp	r1, r2
 800b30e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b312:	d100      	bne.n	800b316 <memcpy+0xc>
 800b314:	4770      	bx	lr
 800b316:	b510      	push	{r4, lr}
 800b318:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b31c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b320:	4291      	cmp	r1, r2
 800b322:	d1f9      	bne.n	800b318 <memcpy+0xe>
 800b324:	bd10      	pop	{r4, pc}

0800b326 <quorem>:
 800b326:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b32a:	6903      	ldr	r3, [r0, #16]
 800b32c:	690c      	ldr	r4, [r1, #16]
 800b32e:	42a3      	cmp	r3, r4
 800b330:	4607      	mov	r7, r0
 800b332:	db7e      	blt.n	800b432 <quorem+0x10c>
 800b334:	3c01      	subs	r4, #1
 800b336:	f101 0814 	add.w	r8, r1, #20
 800b33a:	f100 0514 	add.w	r5, r0, #20
 800b33e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b342:	9301      	str	r3, [sp, #4]
 800b344:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b348:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b34c:	3301      	adds	r3, #1
 800b34e:	429a      	cmp	r2, r3
 800b350:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b354:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b358:	fbb2 f6f3 	udiv	r6, r2, r3
 800b35c:	d331      	bcc.n	800b3c2 <quorem+0x9c>
 800b35e:	f04f 0e00 	mov.w	lr, #0
 800b362:	4640      	mov	r0, r8
 800b364:	46ac      	mov	ip, r5
 800b366:	46f2      	mov	sl, lr
 800b368:	f850 2b04 	ldr.w	r2, [r0], #4
 800b36c:	b293      	uxth	r3, r2
 800b36e:	fb06 e303 	mla	r3, r6, r3, lr
 800b372:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b376:	0c1a      	lsrs	r2, r3, #16
 800b378:	b29b      	uxth	r3, r3
 800b37a:	ebaa 0303 	sub.w	r3, sl, r3
 800b37e:	f8dc a000 	ldr.w	sl, [ip]
 800b382:	fa13 f38a 	uxtah	r3, r3, sl
 800b386:	fb06 220e 	mla	r2, r6, lr, r2
 800b38a:	9300      	str	r3, [sp, #0]
 800b38c:	9b00      	ldr	r3, [sp, #0]
 800b38e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b392:	b292      	uxth	r2, r2
 800b394:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b398:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b39c:	f8bd 3000 	ldrh.w	r3, [sp]
 800b3a0:	4581      	cmp	r9, r0
 800b3a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3a6:	f84c 3b04 	str.w	r3, [ip], #4
 800b3aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b3ae:	d2db      	bcs.n	800b368 <quorem+0x42>
 800b3b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b3b4:	b92b      	cbnz	r3, 800b3c2 <quorem+0x9c>
 800b3b6:	9b01      	ldr	r3, [sp, #4]
 800b3b8:	3b04      	subs	r3, #4
 800b3ba:	429d      	cmp	r5, r3
 800b3bc:	461a      	mov	r2, r3
 800b3be:	d32c      	bcc.n	800b41a <quorem+0xf4>
 800b3c0:	613c      	str	r4, [r7, #16]
 800b3c2:	4638      	mov	r0, r7
 800b3c4:	f001 f920 	bl	800c608 <__mcmp>
 800b3c8:	2800      	cmp	r0, #0
 800b3ca:	db22      	blt.n	800b412 <quorem+0xec>
 800b3cc:	3601      	adds	r6, #1
 800b3ce:	4629      	mov	r1, r5
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b3d6:	f8d1 c000 	ldr.w	ip, [r1]
 800b3da:	b293      	uxth	r3, r2
 800b3dc:	1ac3      	subs	r3, r0, r3
 800b3de:	0c12      	lsrs	r2, r2, #16
 800b3e0:	fa13 f38c 	uxtah	r3, r3, ip
 800b3e4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b3e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b3ec:	b29b      	uxth	r3, r3
 800b3ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3f2:	45c1      	cmp	r9, r8
 800b3f4:	f841 3b04 	str.w	r3, [r1], #4
 800b3f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b3fc:	d2e9      	bcs.n	800b3d2 <quorem+0xac>
 800b3fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b402:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b406:	b922      	cbnz	r2, 800b412 <quorem+0xec>
 800b408:	3b04      	subs	r3, #4
 800b40a:	429d      	cmp	r5, r3
 800b40c:	461a      	mov	r2, r3
 800b40e:	d30a      	bcc.n	800b426 <quorem+0x100>
 800b410:	613c      	str	r4, [r7, #16]
 800b412:	4630      	mov	r0, r6
 800b414:	b003      	add	sp, #12
 800b416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b41a:	6812      	ldr	r2, [r2, #0]
 800b41c:	3b04      	subs	r3, #4
 800b41e:	2a00      	cmp	r2, #0
 800b420:	d1ce      	bne.n	800b3c0 <quorem+0x9a>
 800b422:	3c01      	subs	r4, #1
 800b424:	e7c9      	b.n	800b3ba <quorem+0x94>
 800b426:	6812      	ldr	r2, [r2, #0]
 800b428:	3b04      	subs	r3, #4
 800b42a:	2a00      	cmp	r2, #0
 800b42c:	d1f0      	bne.n	800b410 <quorem+0xea>
 800b42e:	3c01      	subs	r4, #1
 800b430:	e7eb      	b.n	800b40a <quorem+0xe4>
 800b432:	2000      	movs	r0, #0
 800b434:	e7ee      	b.n	800b414 <quorem+0xee>
	...

0800b438 <_dtoa_r>:
 800b438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b43c:	ed2d 8b02 	vpush	{d8}
 800b440:	69c5      	ldr	r5, [r0, #28]
 800b442:	b091      	sub	sp, #68	; 0x44
 800b444:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b448:	ec59 8b10 	vmov	r8, r9, d0
 800b44c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800b44e:	9106      	str	r1, [sp, #24]
 800b450:	4606      	mov	r6, r0
 800b452:	9208      	str	r2, [sp, #32]
 800b454:	930c      	str	r3, [sp, #48]	; 0x30
 800b456:	b975      	cbnz	r5, 800b476 <_dtoa_r+0x3e>
 800b458:	2010      	movs	r0, #16
 800b45a:	f000 fda5 	bl	800bfa8 <malloc>
 800b45e:	4602      	mov	r2, r0
 800b460:	61f0      	str	r0, [r6, #28]
 800b462:	b920      	cbnz	r0, 800b46e <_dtoa_r+0x36>
 800b464:	4ba6      	ldr	r3, [pc, #664]	; (800b700 <_dtoa_r+0x2c8>)
 800b466:	21ef      	movs	r1, #239	; 0xef
 800b468:	48a6      	ldr	r0, [pc, #664]	; (800b704 <_dtoa_r+0x2cc>)
 800b46a:	f001 fa8b 	bl	800c984 <__assert_func>
 800b46e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b472:	6005      	str	r5, [r0, #0]
 800b474:	60c5      	str	r5, [r0, #12]
 800b476:	69f3      	ldr	r3, [r6, #28]
 800b478:	6819      	ldr	r1, [r3, #0]
 800b47a:	b151      	cbz	r1, 800b492 <_dtoa_r+0x5a>
 800b47c:	685a      	ldr	r2, [r3, #4]
 800b47e:	604a      	str	r2, [r1, #4]
 800b480:	2301      	movs	r3, #1
 800b482:	4093      	lsls	r3, r2
 800b484:	608b      	str	r3, [r1, #8]
 800b486:	4630      	mov	r0, r6
 800b488:	f000 fe82 	bl	800c190 <_Bfree>
 800b48c:	69f3      	ldr	r3, [r6, #28]
 800b48e:	2200      	movs	r2, #0
 800b490:	601a      	str	r2, [r3, #0]
 800b492:	f1b9 0300 	subs.w	r3, r9, #0
 800b496:	bfbb      	ittet	lt
 800b498:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b49c:	9303      	strlt	r3, [sp, #12]
 800b49e:	2300      	movge	r3, #0
 800b4a0:	2201      	movlt	r2, #1
 800b4a2:	bfac      	ite	ge
 800b4a4:	6023      	strge	r3, [r4, #0]
 800b4a6:	6022      	strlt	r2, [r4, #0]
 800b4a8:	4b97      	ldr	r3, [pc, #604]	; (800b708 <_dtoa_r+0x2d0>)
 800b4aa:	9c03      	ldr	r4, [sp, #12]
 800b4ac:	43a3      	bics	r3, r4
 800b4ae:	d11c      	bne.n	800b4ea <_dtoa_r+0xb2>
 800b4b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800b4b6:	6013      	str	r3, [r2, #0]
 800b4b8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800b4bc:	ea53 0308 	orrs.w	r3, r3, r8
 800b4c0:	f000 84fb 	beq.w	800beba <_dtoa_r+0xa82>
 800b4c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b4c6:	b963      	cbnz	r3, 800b4e2 <_dtoa_r+0xaa>
 800b4c8:	4b90      	ldr	r3, [pc, #576]	; (800b70c <_dtoa_r+0x2d4>)
 800b4ca:	e020      	b.n	800b50e <_dtoa_r+0xd6>
 800b4cc:	4b90      	ldr	r3, [pc, #576]	; (800b710 <_dtoa_r+0x2d8>)
 800b4ce:	9301      	str	r3, [sp, #4]
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b4d4:	6013      	str	r3, [r2, #0]
 800b4d6:	9801      	ldr	r0, [sp, #4]
 800b4d8:	b011      	add	sp, #68	; 0x44
 800b4da:	ecbd 8b02 	vpop	{d8}
 800b4de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4e2:	4b8a      	ldr	r3, [pc, #552]	; (800b70c <_dtoa_r+0x2d4>)
 800b4e4:	9301      	str	r3, [sp, #4]
 800b4e6:	3303      	adds	r3, #3
 800b4e8:	e7f3      	b.n	800b4d2 <_dtoa_r+0x9a>
 800b4ea:	ed9d 8b02 	vldr	d8, [sp, #8]
 800b4ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800b4f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4f6:	d10c      	bne.n	800b512 <_dtoa_r+0xda>
 800b4f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	6013      	str	r3, [r2, #0]
 800b4fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b500:	2b00      	cmp	r3, #0
 800b502:	f000 84d7 	beq.w	800beb4 <_dtoa_r+0xa7c>
 800b506:	4b83      	ldr	r3, [pc, #524]	; (800b714 <_dtoa_r+0x2dc>)
 800b508:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b50a:	6013      	str	r3, [r2, #0]
 800b50c:	3b01      	subs	r3, #1
 800b50e:	9301      	str	r3, [sp, #4]
 800b510:	e7e1      	b.n	800b4d6 <_dtoa_r+0x9e>
 800b512:	aa0e      	add	r2, sp, #56	; 0x38
 800b514:	a90f      	add	r1, sp, #60	; 0x3c
 800b516:	4630      	mov	r0, r6
 800b518:	eeb0 0b48 	vmov.f64	d0, d8
 800b51c:	f001 f91a 	bl	800c754 <__d2b>
 800b520:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800b524:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b526:	4605      	mov	r5, r0
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d046      	beq.n	800b5ba <_dtoa_r+0x182>
 800b52c:	eeb0 7b48 	vmov.f64	d7, d8
 800b530:	ee18 1a90 	vmov	r1, s17
 800b534:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800b538:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800b53c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b540:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b544:	2000      	movs	r0, #0
 800b546:	ee07 1a90 	vmov	s15, r1
 800b54a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 800b54e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b6e8 <_dtoa_r+0x2b0>
 800b552:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b556:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800b6f0 <_dtoa_r+0x2b8>
 800b55a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b55e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 800b6f8 <_dtoa_r+0x2c0>
 800b562:	ee07 3a90 	vmov	s15, r3
 800b566:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800b56a:	eeb0 7b46 	vmov.f64	d7, d6
 800b56e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800b572:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800b576:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800b57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b57e:	ee16 ba90 	vmov	fp, s13
 800b582:	9009      	str	r0, [sp, #36]	; 0x24
 800b584:	d508      	bpl.n	800b598 <_dtoa_r+0x160>
 800b586:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b58a:	eeb4 6b47 	vcmp.f64	d6, d7
 800b58e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b592:	bf18      	it	ne
 800b594:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800b598:	f1bb 0f16 	cmp.w	fp, #22
 800b59c:	d82b      	bhi.n	800b5f6 <_dtoa_r+0x1be>
 800b59e:	495e      	ldr	r1, [pc, #376]	; (800b718 <_dtoa_r+0x2e0>)
 800b5a0:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b5a4:	ed91 7b00 	vldr	d7, [r1]
 800b5a8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800b5ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b0:	d501      	bpl.n	800b5b6 <_dtoa_r+0x17e>
 800b5b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	e01e      	b.n	800b5f8 <_dtoa_r+0x1c0>
 800b5ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b5bc:	4413      	add	r3, r2
 800b5be:	f203 4132 	addw	r1, r3, #1074	; 0x432
 800b5c2:	2920      	cmp	r1, #32
 800b5c4:	bfc1      	itttt	gt
 800b5c6:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 800b5ca:	408c      	lslgt	r4, r1
 800b5cc:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 800b5d0:	fa28 f101 	lsrgt.w	r1, r8, r1
 800b5d4:	bfd6      	itet	le
 800b5d6:	f1c1 0120 	rsble	r1, r1, #32
 800b5da:	4321      	orrgt	r1, r4
 800b5dc:	fa08 f101 	lslle.w	r1, r8, r1
 800b5e0:	ee07 1a90 	vmov	s15, r1
 800b5e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	ee17 1a90 	vmov	r1, s15
 800b5ee:	2001      	movs	r0, #1
 800b5f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b5f4:	e7a7      	b.n	800b546 <_dtoa_r+0x10e>
 800b5f6:	2101      	movs	r1, #1
 800b5f8:	1ad2      	subs	r2, r2, r3
 800b5fa:	1e53      	subs	r3, r2, #1
 800b5fc:	9305      	str	r3, [sp, #20]
 800b5fe:	bf45      	ittet	mi
 800b600:	f1c2 0301 	rsbmi	r3, r2, #1
 800b604:	9304      	strmi	r3, [sp, #16]
 800b606:	2300      	movpl	r3, #0
 800b608:	2300      	movmi	r3, #0
 800b60a:	bf4c      	ite	mi
 800b60c:	9305      	strmi	r3, [sp, #20]
 800b60e:	9304      	strpl	r3, [sp, #16]
 800b610:	f1bb 0f00 	cmp.w	fp, #0
 800b614:	910b      	str	r1, [sp, #44]	; 0x2c
 800b616:	db18      	blt.n	800b64a <_dtoa_r+0x212>
 800b618:	9b05      	ldr	r3, [sp, #20]
 800b61a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b61e:	445b      	add	r3, fp
 800b620:	9305      	str	r3, [sp, #20]
 800b622:	2300      	movs	r3, #0
 800b624:	9a06      	ldr	r2, [sp, #24]
 800b626:	2a09      	cmp	r2, #9
 800b628:	d848      	bhi.n	800b6bc <_dtoa_r+0x284>
 800b62a:	2a05      	cmp	r2, #5
 800b62c:	bfc4      	itt	gt
 800b62e:	3a04      	subgt	r2, #4
 800b630:	9206      	strgt	r2, [sp, #24]
 800b632:	9a06      	ldr	r2, [sp, #24]
 800b634:	f1a2 0202 	sub.w	r2, r2, #2
 800b638:	bfcc      	ite	gt
 800b63a:	2400      	movgt	r4, #0
 800b63c:	2401      	movle	r4, #1
 800b63e:	2a03      	cmp	r2, #3
 800b640:	d847      	bhi.n	800b6d2 <_dtoa_r+0x29a>
 800b642:	e8df f002 	tbb	[pc, r2]
 800b646:	2d0b      	.short	0x2d0b
 800b648:	392b      	.short	0x392b
 800b64a:	9b04      	ldr	r3, [sp, #16]
 800b64c:	2200      	movs	r2, #0
 800b64e:	eba3 030b 	sub.w	r3, r3, fp
 800b652:	9304      	str	r3, [sp, #16]
 800b654:	920a      	str	r2, [sp, #40]	; 0x28
 800b656:	f1cb 0300 	rsb	r3, fp, #0
 800b65a:	e7e3      	b.n	800b624 <_dtoa_r+0x1ec>
 800b65c:	2200      	movs	r2, #0
 800b65e:	9207      	str	r2, [sp, #28]
 800b660:	9a08      	ldr	r2, [sp, #32]
 800b662:	2a00      	cmp	r2, #0
 800b664:	dc38      	bgt.n	800b6d8 <_dtoa_r+0x2a0>
 800b666:	f04f 0a01 	mov.w	sl, #1
 800b66a:	46d1      	mov	r9, sl
 800b66c:	4652      	mov	r2, sl
 800b66e:	f8cd a020 	str.w	sl, [sp, #32]
 800b672:	69f7      	ldr	r7, [r6, #28]
 800b674:	2100      	movs	r1, #0
 800b676:	2004      	movs	r0, #4
 800b678:	f100 0c14 	add.w	ip, r0, #20
 800b67c:	4594      	cmp	ip, r2
 800b67e:	d930      	bls.n	800b6e2 <_dtoa_r+0x2aa>
 800b680:	6079      	str	r1, [r7, #4]
 800b682:	4630      	mov	r0, r6
 800b684:	930d      	str	r3, [sp, #52]	; 0x34
 800b686:	f000 fd43 	bl	800c110 <_Balloc>
 800b68a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b68c:	9001      	str	r0, [sp, #4]
 800b68e:	4602      	mov	r2, r0
 800b690:	2800      	cmp	r0, #0
 800b692:	d145      	bne.n	800b720 <_dtoa_r+0x2e8>
 800b694:	4b21      	ldr	r3, [pc, #132]	; (800b71c <_dtoa_r+0x2e4>)
 800b696:	f240 11af 	movw	r1, #431	; 0x1af
 800b69a:	e6e5      	b.n	800b468 <_dtoa_r+0x30>
 800b69c:	2201      	movs	r2, #1
 800b69e:	e7de      	b.n	800b65e <_dtoa_r+0x226>
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	9207      	str	r2, [sp, #28]
 800b6a4:	9a08      	ldr	r2, [sp, #32]
 800b6a6:	eb0b 0a02 	add.w	sl, fp, r2
 800b6aa:	f10a 0901 	add.w	r9, sl, #1
 800b6ae:	464a      	mov	r2, r9
 800b6b0:	2a01      	cmp	r2, #1
 800b6b2:	bfb8      	it	lt
 800b6b4:	2201      	movlt	r2, #1
 800b6b6:	e7dc      	b.n	800b672 <_dtoa_r+0x23a>
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	e7f2      	b.n	800b6a2 <_dtoa_r+0x26a>
 800b6bc:	2401      	movs	r4, #1
 800b6be:	2200      	movs	r2, #0
 800b6c0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800b6c4:	f04f 3aff 	mov.w	sl, #4294967295
 800b6c8:	2100      	movs	r1, #0
 800b6ca:	46d1      	mov	r9, sl
 800b6cc:	2212      	movs	r2, #18
 800b6ce:	9108      	str	r1, [sp, #32]
 800b6d0:	e7cf      	b.n	800b672 <_dtoa_r+0x23a>
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	9207      	str	r2, [sp, #28]
 800b6d6:	e7f5      	b.n	800b6c4 <_dtoa_r+0x28c>
 800b6d8:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b6dc:	46d1      	mov	r9, sl
 800b6de:	4652      	mov	r2, sl
 800b6e0:	e7c7      	b.n	800b672 <_dtoa_r+0x23a>
 800b6e2:	3101      	adds	r1, #1
 800b6e4:	0040      	lsls	r0, r0, #1
 800b6e6:	e7c7      	b.n	800b678 <_dtoa_r+0x240>
 800b6e8:	636f4361 	.word	0x636f4361
 800b6ec:	3fd287a7 	.word	0x3fd287a7
 800b6f0:	8b60c8b3 	.word	0x8b60c8b3
 800b6f4:	3fc68a28 	.word	0x3fc68a28
 800b6f8:	509f79fb 	.word	0x509f79fb
 800b6fc:	3fd34413 	.word	0x3fd34413
 800b700:	0800d675 	.word	0x0800d675
 800b704:	0800d68c 	.word	0x0800d68c
 800b708:	7ff00000 	.word	0x7ff00000
 800b70c:	0800d671 	.word	0x0800d671
 800b710:	0800d668 	.word	0x0800d668
 800b714:	0800d645 	.word	0x0800d645
 800b718:	0800d778 	.word	0x0800d778
 800b71c:	0800d6e4 	.word	0x0800d6e4
 800b720:	69f2      	ldr	r2, [r6, #28]
 800b722:	9901      	ldr	r1, [sp, #4]
 800b724:	6011      	str	r1, [r2, #0]
 800b726:	f1b9 0f0e 	cmp.w	r9, #14
 800b72a:	d86c      	bhi.n	800b806 <_dtoa_r+0x3ce>
 800b72c:	2c00      	cmp	r4, #0
 800b72e:	d06a      	beq.n	800b806 <_dtoa_r+0x3ce>
 800b730:	f1bb 0f00 	cmp.w	fp, #0
 800b734:	f340 80a0 	ble.w	800b878 <_dtoa_r+0x440>
 800b738:	4ac1      	ldr	r2, [pc, #772]	; (800ba40 <_dtoa_r+0x608>)
 800b73a:	f00b 010f 	and.w	r1, fp, #15
 800b73e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800b742:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b746:	ed92 7b00 	vldr	d7, [r2]
 800b74a:	ea4f 122b 	mov.w	r2, fp, asr #4
 800b74e:	f000 8087 	beq.w	800b860 <_dtoa_r+0x428>
 800b752:	49bc      	ldr	r1, [pc, #752]	; (800ba44 <_dtoa_r+0x60c>)
 800b754:	ed91 6b08 	vldr	d6, [r1, #32]
 800b758:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b75c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b760:	f002 020f 	and.w	r2, r2, #15
 800b764:	2103      	movs	r1, #3
 800b766:	48b7      	ldr	r0, [pc, #732]	; (800ba44 <_dtoa_r+0x60c>)
 800b768:	2a00      	cmp	r2, #0
 800b76a:	d17b      	bne.n	800b864 <_dtoa_r+0x42c>
 800b76c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b770:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b774:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b778:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b77a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b77e:	2a00      	cmp	r2, #0
 800b780:	f000 80a0 	beq.w	800b8c4 <_dtoa_r+0x48c>
 800b784:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b788:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b790:	f140 8098 	bpl.w	800b8c4 <_dtoa_r+0x48c>
 800b794:	f1b9 0f00 	cmp.w	r9, #0
 800b798:	f000 8094 	beq.w	800b8c4 <_dtoa_r+0x48c>
 800b79c:	f1ba 0f00 	cmp.w	sl, #0
 800b7a0:	dd2f      	ble.n	800b802 <_dtoa_r+0x3ca>
 800b7a2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800b7a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b7aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7ae:	f10b 32ff 	add.w	r2, fp, #4294967295
 800b7b2:	3101      	adds	r1, #1
 800b7b4:	4654      	mov	r4, sl
 800b7b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b7ba:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800b7be:	ee07 1a90 	vmov	s15, r1
 800b7c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b7c6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b7ca:	ee15 7a90 	vmov	r7, s11
 800b7ce:	ec51 0b15 	vmov	r0, r1, d5
 800b7d2:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 800b7d6:	2c00      	cmp	r4, #0
 800b7d8:	d177      	bne.n	800b8ca <_dtoa_r+0x492>
 800b7da:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b7de:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b7e2:	ec41 0b17 	vmov	d7, r0, r1
 800b7e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ee:	f300 826a 	bgt.w	800bcc6 <_dtoa_r+0x88e>
 800b7f2:	eeb1 7b47 	vneg.f64	d7, d7
 800b7f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7fe:	f100 8260 	bmi.w	800bcc2 <_dtoa_r+0x88a>
 800b802:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b806:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b808:	2a00      	cmp	r2, #0
 800b80a:	f2c0 811d 	blt.w	800ba48 <_dtoa_r+0x610>
 800b80e:	f1bb 0f0e 	cmp.w	fp, #14
 800b812:	f300 8119 	bgt.w	800ba48 <_dtoa_r+0x610>
 800b816:	4b8a      	ldr	r3, [pc, #552]	; (800ba40 <_dtoa_r+0x608>)
 800b818:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b81c:	ed93 6b00 	vldr	d6, [r3]
 800b820:	9b08      	ldr	r3, [sp, #32]
 800b822:	2b00      	cmp	r3, #0
 800b824:	f280 80b7 	bge.w	800b996 <_dtoa_r+0x55e>
 800b828:	f1b9 0f00 	cmp.w	r9, #0
 800b82c:	f300 80b3 	bgt.w	800b996 <_dtoa_r+0x55e>
 800b830:	f040 8246 	bne.w	800bcc0 <_dtoa_r+0x888>
 800b834:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b838:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b83c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b840:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b848:	464c      	mov	r4, r9
 800b84a:	464f      	mov	r7, r9
 800b84c:	f280 821c 	bge.w	800bc88 <_dtoa_r+0x850>
 800b850:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b854:	2331      	movs	r3, #49	; 0x31
 800b856:	f808 3b01 	strb.w	r3, [r8], #1
 800b85a:	f10b 0b01 	add.w	fp, fp, #1
 800b85e:	e218      	b.n	800bc92 <_dtoa_r+0x85a>
 800b860:	2102      	movs	r1, #2
 800b862:	e780      	b.n	800b766 <_dtoa_r+0x32e>
 800b864:	07d4      	lsls	r4, r2, #31
 800b866:	d504      	bpl.n	800b872 <_dtoa_r+0x43a>
 800b868:	ed90 6b00 	vldr	d6, [r0]
 800b86c:	3101      	adds	r1, #1
 800b86e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b872:	1052      	asrs	r2, r2, #1
 800b874:	3008      	adds	r0, #8
 800b876:	e777      	b.n	800b768 <_dtoa_r+0x330>
 800b878:	d022      	beq.n	800b8c0 <_dtoa_r+0x488>
 800b87a:	f1cb 0200 	rsb	r2, fp, #0
 800b87e:	4970      	ldr	r1, [pc, #448]	; (800ba40 <_dtoa_r+0x608>)
 800b880:	f002 000f 	and.w	r0, r2, #15
 800b884:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800b888:	ed91 7b00 	vldr	d7, [r1]
 800b88c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b890:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b894:	486b      	ldr	r0, [pc, #428]	; (800ba44 <_dtoa_r+0x60c>)
 800b896:	1112      	asrs	r2, r2, #4
 800b898:	2400      	movs	r4, #0
 800b89a:	2102      	movs	r1, #2
 800b89c:	b92a      	cbnz	r2, 800b8aa <_dtoa_r+0x472>
 800b89e:	2c00      	cmp	r4, #0
 800b8a0:	f43f af6a 	beq.w	800b778 <_dtoa_r+0x340>
 800b8a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b8a8:	e766      	b.n	800b778 <_dtoa_r+0x340>
 800b8aa:	07d7      	lsls	r7, r2, #31
 800b8ac:	d505      	bpl.n	800b8ba <_dtoa_r+0x482>
 800b8ae:	ed90 6b00 	vldr	d6, [r0]
 800b8b2:	3101      	adds	r1, #1
 800b8b4:	2401      	movs	r4, #1
 800b8b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b8ba:	1052      	asrs	r2, r2, #1
 800b8bc:	3008      	adds	r0, #8
 800b8be:	e7ed      	b.n	800b89c <_dtoa_r+0x464>
 800b8c0:	2102      	movs	r1, #2
 800b8c2:	e759      	b.n	800b778 <_dtoa_r+0x340>
 800b8c4:	465a      	mov	r2, fp
 800b8c6:	464c      	mov	r4, r9
 800b8c8:	e775      	b.n	800b7b6 <_dtoa_r+0x37e>
 800b8ca:	ec41 0b17 	vmov	d7, r0, r1
 800b8ce:	495c      	ldr	r1, [pc, #368]	; (800ba40 <_dtoa_r+0x608>)
 800b8d0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 800b8d4:	ed11 4b02 	vldr	d4, [r1, #-8]
 800b8d8:	9901      	ldr	r1, [sp, #4]
 800b8da:	440c      	add	r4, r1
 800b8dc:	9907      	ldr	r1, [sp, #28]
 800b8de:	b351      	cbz	r1, 800b936 <_dtoa_r+0x4fe>
 800b8e0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800b8e4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800b8e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b8ec:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b8f0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b8f4:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b8f8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b8fc:	ee14 1a90 	vmov	r1, s9
 800b900:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b904:	3130      	adds	r1, #48	; 0x30
 800b906:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b90a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b90e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b912:	f808 1b01 	strb.w	r1, [r8], #1
 800b916:	d439      	bmi.n	800b98c <_dtoa_r+0x554>
 800b918:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b91c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b924:	d472      	bmi.n	800ba0c <_dtoa_r+0x5d4>
 800b926:	45a0      	cmp	r8, r4
 800b928:	f43f af6b 	beq.w	800b802 <_dtoa_r+0x3ca>
 800b92c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b930:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b934:	e7e0      	b.n	800b8f8 <_dtoa_r+0x4c0>
 800b936:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b93a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b93e:	4620      	mov	r0, r4
 800b940:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b944:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b948:	ee14 1a90 	vmov	r1, s9
 800b94c:	3130      	adds	r1, #48	; 0x30
 800b94e:	f808 1b01 	strb.w	r1, [r8], #1
 800b952:	45a0      	cmp	r8, r4
 800b954:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b958:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b95c:	d118      	bne.n	800b990 <_dtoa_r+0x558>
 800b95e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b962:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b966:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b96a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b96e:	dc4d      	bgt.n	800ba0c <_dtoa_r+0x5d4>
 800b970:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b974:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b97c:	f57f af41 	bpl.w	800b802 <_dtoa_r+0x3ca>
 800b980:	4680      	mov	r8, r0
 800b982:	3801      	subs	r0, #1
 800b984:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800b988:	2b30      	cmp	r3, #48	; 0x30
 800b98a:	d0f9      	beq.n	800b980 <_dtoa_r+0x548>
 800b98c:	4693      	mov	fp, r2
 800b98e:	e02a      	b.n	800b9e6 <_dtoa_r+0x5ae>
 800b990:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b994:	e7d6      	b.n	800b944 <_dtoa_r+0x50c>
 800b996:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b99a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b99e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b9a2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b9a6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b9aa:	ee15 3a10 	vmov	r3, s10
 800b9ae:	3330      	adds	r3, #48	; 0x30
 800b9b0:	f808 3b01 	strb.w	r3, [r8], #1
 800b9b4:	9b01      	ldr	r3, [sp, #4]
 800b9b6:	eba8 0303 	sub.w	r3, r8, r3
 800b9ba:	4599      	cmp	r9, r3
 800b9bc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b9c0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b9c4:	d133      	bne.n	800ba2e <_dtoa_r+0x5f6>
 800b9c6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b9ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b9ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9d2:	dc1a      	bgt.n	800ba0a <_dtoa_r+0x5d2>
 800b9d4:	eeb4 7b46 	vcmp.f64	d7, d6
 800b9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9dc:	d103      	bne.n	800b9e6 <_dtoa_r+0x5ae>
 800b9de:	ee15 3a10 	vmov	r3, s10
 800b9e2:	07d9      	lsls	r1, r3, #31
 800b9e4:	d411      	bmi.n	800ba0a <_dtoa_r+0x5d2>
 800b9e6:	4629      	mov	r1, r5
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f000 fbd1 	bl	800c190 <_Bfree>
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9f2:	f888 3000 	strb.w	r3, [r8]
 800b9f6:	f10b 0301 	add.w	r3, fp, #1
 800b9fa:	6013      	str	r3, [r2, #0]
 800b9fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	f43f ad69 	beq.w	800b4d6 <_dtoa_r+0x9e>
 800ba04:	f8c3 8000 	str.w	r8, [r3]
 800ba08:	e565      	b.n	800b4d6 <_dtoa_r+0x9e>
 800ba0a:	465a      	mov	r2, fp
 800ba0c:	4643      	mov	r3, r8
 800ba0e:	4698      	mov	r8, r3
 800ba10:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 800ba14:	2939      	cmp	r1, #57	; 0x39
 800ba16:	d106      	bne.n	800ba26 <_dtoa_r+0x5ee>
 800ba18:	9901      	ldr	r1, [sp, #4]
 800ba1a:	4299      	cmp	r1, r3
 800ba1c:	d1f7      	bne.n	800ba0e <_dtoa_r+0x5d6>
 800ba1e:	9801      	ldr	r0, [sp, #4]
 800ba20:	2130      	movs	r1, #48	; 0x30
 800ba22:	3201      	adds	r2, #1
 800ba24:	7001      	strb	r1, [r0, #0]
 800ba26:	7819      	ldrb	r1, [r3, #0]
 800ba28:	3101      	adds	r1, #1
 800ba2a:	7019      	strb	r1, [r3, #0]
 800ba2c:	e7ae      	b.n	800b98c <_dtoa_r+0x554>
 800ba2e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800ba32:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ba36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba3a:	d1b2      	bne.n	800b9a2 <_dtoa_r+0x56a>
 800ba3c:	e7d3      	b.n	800b9e6 <_dtoa_r+0x5ae>
 800ba3e:	bf00      	nop
 800ba40:	0800d778 	.word	0x0800d778
 800ba44:	0800d750 	.word	0x0800d750
 800ba48:	9907      	ldr	r1, [sp, #28]
 800ba4a:	2900      	cmp	r1, #0
 800ba4c:	f000 80d0 	beq.w	800bbf0 <_dtoa_r+0x7b8>
 800ba50:	9906      	ldr	r1, [sp, #24]
 800ba52:	2901      	cmp	r1, #1
 800ba54:	f300 80b4 	bgt.w	800bbc0 <_dtoa_r+0x788>
 800ba58:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba5a:	2900      	cmp	r1, #0
 800ba5c:	f000 80ac 	beq.w	800bbb8 <_dtoa_r+0x780>
 800ba60:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ba64:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ba68:	461c      	mov	r4, r3
 800ba6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ba6c:	9b04      	ldr	r3, [sp, #16]
 800ba6e:	4413      	add	r3, r2
 800ba70:	9304      	str	r3, [sp, #16]
 800ba72:	9b05      	ldr	r3, [sp, #20]
 800ba74:	2101      	movs	r1, #1
 800ba76:	4413      	add	r3, r2
 800ba78:	4630      	mov	r0, r6
 800ba7a:	9305      	str	r3, [sp, #20]
 800ba7c:	f000 fc3e 	bl	800c2fc <__i2b>
 800ba80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba82:	4607      	mov	r7, r0
 800ba84:	f1b8 0f00 	cmp.w	r8, #0
 800ba88:	d00d      	beq.n	800baa6 <_dtoa_r+0x66e>
 800ba8a:	9a05      	ldr	r2, [sp, #20]
 800ba8c:	2a00      	cmp	r2, #0
 800ba8e:	dd0a      	ble.n	800baa6 <_dtoa_r+0x66e>
 800ba90:	4542      	cmp	r2, r8
 800ba92:	9904      	ldr	r1, [sp, #16]
 800ba94:	bfa8      	it	ge
 800ba96:	4642      	movge	r2, r8
 800ba98:	1a89      	subs	r1, r1, r2
 800ba9a:	9104      	str	r1, [sp, #16]
 800ba9c:	9905      	ldr	r1, [sp, #20]
 800ba9e:	eba8 0802 	sub.w	r8, r8, r2
 800baa2:	1a8a      	subs	r2, r1, r2
 800baa4:	9205      	str	r2, [sp, #20]
 800baa6:	b303      	cbz	r3, 800baea <_dtoa_r+0x6b2>
 800baa8:	9a07      	ldr	r2, [sp, #28]
 800baaa:	2a00      	cmp	r2, #0
 800baac:	f000 80a5 	beq.w	800bbfa <_dtoa_r+0x7c2>
 800bab0:	2c00      	cmp	r4, #0
 800bab2:	dd13      	ble.n	800badc <_dtoa_r+0x6a4>
 800bab4:	4639      	mov	r1, r7
 800bab6:	4622      	mov	r2, r4
 800bab8:	4630      	mov	r0, r6
 800baba:	930d      	str	r3, [sp, #52]	; 0x34
 800babc:	f000 fcde 	bl	800c47c <__pow5mult>
 800bac0:	462a      	mov	r2, r5
 800bac2:	4601      	mov	r1, r0
 800bac4:	4607      	mov	r7, r0
 800bac6:	4630      	mov	r0, r6
 800bac8:	f000 fc2e 	bl	800c328 <__multiply>
 800bacc:	4629      	mov	r1, r5
 800bace:	9009      	str	r0, [sp, #36]	; 0x24
 800bad0:	4630      	mov	r0, r6
 800bad2:	f000 fb5d 	bl	800c190 <_Bfree>
 800bad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bad8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bada:	4615      	mov	r5, r2
 800badc:	1b1a      	subs	r2, r3, r4
 800bade:	d004      	beq.n	800baea <_dtoa_r+0x6b2>
 800bae0:	4629      	mov	r1, r5
 800bae2:	4630      	mov	r0, r6
 800bae4:	f000 fcca 	bl	800c47c <__pow5mult>
 800bae8:	4605      	mov	r5, r0
 800baea:	2101      	movs	r1, #1
 800baec:	4630      	mov	r0, r6
 800baee:	f000 fc05 	bl	800c2fc <__i2b>
 800baf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	4604      	mov	r4, r0
 800baf8:	f340 8081 	ble.w	800bbfe <_dtoa_r+0x7c6>
 800bafc:	461a      	mov	r2, r3
 800bafe:	4601      	mov	r1, r0
 800bb00:	4630      	mov	r0, r6
 800bb02:	f000 fcbb 	bl	800c47c <__pow5mult>
 800bb06:	9b06      	ldr	r3, [sp, #24]
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	4604      	mov	r4, r0
 800bb0c:	dd7a      	ble.n	800bc04 <_dtoa_r+0x7cc>
 800bb0e:	2300      	movs	r3, #0
 800bb10:	9309      	str	r3, [sp, #36]	; 0x24
 800bb12:	6922      	ldr	r2, [r4, #16]
 800bb14:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800bb18:	6910      	ldr	r0, [r2, #16]
 800bb1a:	f000 fba1 	bl	800c260 <__hi0bits>
 800bb1e:	f1c0 0020 	rsb	r0, r0, #32
 800bb22:	9b05      	ldr	r3, [sp, #20]
 800bb24:	4418      	add	r0, r3
 800bb26:	f010 001f 	ands.w	r0, r0, #31
 800bb2a:	f000 8093 	beq.w	800bc54 <_dtoa_r+0x81c>
 800bb2e:	f1c0 0220 	rsb	r2, r0, #32
 800bb32:	2a04      	cmp	r2, #4
 800bb34:	f340 8085 	ble.w	800bc42 <_dtoa_r+0x80a>
 800bb38:	9b04      	ldr	r3, [sp, #16]
 800bb3a:	f1c0 001c 	rsb	r0, r0, #28
 800bb3e:	4403      	add	r3, r0
 800bb40:	9304      	str	r3, [sp, #16]
 800bb42:	9b05      	ldr	r3, [sp, #20]
 800bb44:	4480      	add	r8, r0
 800bb46:	4403      	add	r3, r0
 800bb48:	9305      	str	r3, [sp, #20]
 800bb4a:	9b04      	ldr	r3, [sp, #16]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	dd05      	ble.n	800bb5c <_dtoa_r+0x724>
 800bb50:	4629      	mov	r1, r5
 800bb52:	461a      	mov	r2, r3
 800bb54:	4630      	mov	r0, r6
 800bb56:	f000 fceb 	bl	800c530 <__lshift>
 800bb5a:	4605      	mov	r5, r0
 800bb5c:	9b05      	ldr	r3, [sp, #20]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	dd05      	ble.n	800bb6e <_dtoa_r+0x736>
 800bb62:	4621      	mov	r1, r4
 800bb64:	461a      	mov	r2, r3
 800bb66:	4630      	mov	r0, r6
 800bb68:	f000 fce2 	bl	800c530 <__lshift>
 800bb6c:	4604      	mov	r4, r0
 800bb6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d071      	beq.n	800bc58 <_dtoa_r+0x820>
 800bb74:	4621      	mov	r1, r4
 800bb76:	4628      	mov	r0, r5
 800bb78:	f000 fd46 	bl	800c608 <__mcmp>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	da6b      	bge.n	800bc58 <_dtoa_r+0x820>
 800bb80:	2300      	movs	r3, #0
 800bb82:	4629      	mov	r1, r5
 800bb84:	220a      	movs	r2, #10
 800bb86:	4630      	mov	r0, r6
 800bb88:	f000 fb24 	bl	800c1d4 <__multadd>
 800bb8c:	9b07      	ldr	r3, [sp, #28]
 800bb8e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bb92:	4605      	mov	r5, r0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f000 8197 	beq.w	800bec8 <_dtoa_r+0xa90>
 800bb9a:	4639      	mov	r1, r7
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	220a      	movs	r2, #10
 800bba0:	4630      	mov	r0, r6
 800bba2:	f000 fb17 	bl	800c1d4 <__multadd>
 800bba6:	f1ba 0f00 	cmp.w	sl, #0
 800bbaa:	4607      	mov	r7, r0
 800bbac:	f300 8093 	bgt.w	800bcd6 <_dtoa_r+0x89e>
 800bbb0:	9b06      	ldr	r3, [sp, #24]
 800bbb2:	2b02      	cmp	r3, #2
 800bbb4:	dc57      	bgt.n	800bc66 <_dtoa_r+0x82e>
 800bbb6:	e08e      	b.n	800bcd6 <_dtoa_r+0x89e>
 800bbb8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bbba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bbbe:	e751      	b.n	800ba64 <_dtoa_r+0x62c>
 800bbc0:	f109 34ff 	add.w	r4, r9, #4294967295
 800bbc4:	42a3      	cmp	r3, r4
 800bbc6:	bfbf      	itttt	lt
 800bbc8:	1ae2      	sublt	r2, r4, r3
 800bbca:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800bbcc:	189b      	addlt	r3, r3, r2
 800bbce:	930a      	strlt	r3, [sp, #40]	; 0x28
 800bbd0:	bfae      	itee	ge
 800bbd2:	1b1c      	subge	r4, r3, r4
 800bbd4:	4623      	movlt	r3, r4
 800bbd6:	2400      	movlt	r4, #0
 800bbd8:	f1b9 0f00 	cmp.w	r9, #0
 800bbdc:	bfb5      	itete	lt
 800bbde:	9a04      	ldrlt	r2, [sp, #16]
 800bbe0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800bbe4:	eba2 0809 	sublt.w	r8, r2, r9
 800bbe8:	464a      	movge	r2, r9
 800bbea:	bfb8      	it	lt
 800bbec:	2200      	movlt	r2, #0
 800bbee:	e73c      	b.n	800ba6a <_dtoa_r+0x632>
 800bbf0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bbf4:	9f07      	ldr	r7, [sp, #28]
 800bbf6:	461c      	mov	r4, r3
 800bbf8:	e744      	b.n	800ba84 <_dtoa_r+0x64c>
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	e770      	b.n	800bae0 <_dtoa_r+0x6a8>
 800bbfe:	9b06      	ldr	r3, [sp, #24]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	dc18      	bgt.n	800bc36 <_dtoa_r+0x7fe>
 800bc04:	9b02      	ldr	r3, [sp, #8]
 800bc06:	b9b3      	cbnz	r3, 800bc36 <_dtoa_r+0x7fe>
 800bc08:	9b03      	ldr	r3, [sp, #12]
 800bc0a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800bc0e:	b9a2      	cbnz	r2, 800bc3a <_dtoa_r+0x802>
 800bc10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bc14:	0d12      	lsrs	r2, r2, #20
 800bc16:	0512      	lsls	r2, r2, #20
 800bc18:	b18a      	cbz	r2, 800bc3e <_dtoa_r+0x806>
 800bc1a:	9b04      	ldr	r3, [sp, #16]
 800bc1c:	3301      	adds	r3, #1
 800bc1e:	9304      	str	r3, [sp, #16]
 800bc20:	9b05      	ldr	r3, [sp, #20]
 800bc22:	3301      	adds	r3, #1
 800bc24:	9305      	str	r3, [sp, #20]
 800bc26:	2301      	movs	r3, #1
 800bc28:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	f47f af70 	bne.w	800bb12 <_dtoa_r+0x6da>
 800bc32:	2001      	movs	r0, #1
 800bc34:	e775      	b.n	800bb22 <_dtoa_r+0x6ea>
 800bc36:	2300      	movs	r3, #0
 800bc38:	e7f6      	b.n	800bc28 <_dtoa_r+0x7f0>
 800bc3a:	9b02      	ldr	r3, [sp, #8]
 800bc3c:	e7f4      	b.n	800bc28 <_dtoa_r+0x7f0>
 800bc3e:	9209      	str	r2, [sp, #36]	; 0x24
 800bc40:	e7f3      	b.n	800bc2a <_dtoa_r+0x7f2>
 800bc42:	d082      	beq.n	800bb4a <_dtoa_r+0x712>
 800bc44:	9b04      	ldr	r3, [sp, #16]
 800bc46:	321c      	adds	r2, #28
 800bc48:	4413      	add	r3, r2
 800bc4a:	9304      	str	r3, [sp, #16]
 800bc4c:	9b05      	ldr	r3, [sp, #20]
 800bc4e:	4490      	add	r8, r2
 800bc50:	4413      	add	r3, r2
 800bc52:	e779      	b.n	800bb48 <_dtoa_r+0x710>
 800bc54:	4602      	mov	r2, r0
 800bc56:	e7f5      	b.n	800bc44 <_dtoa_r+0x80c>
 800bc58:	f1b9 0f00 	cmp.w	r9, #0
 800bc5c:	dc36      	bgt.n	800bccc <_dtoa_r+0x894>
 800bc5e:	9b06      	ldr	r3, [sp, #24]
 800bc60:	2b02      	cmp	r3, #2
 800bc62:	dd33      	ble.n	800bccc <_dtoa_r+0x894>
 800bc64:	46ca      	mov	sl, r9
 800bc66:	f1ba 0f00 	cmp.w	sl, #0
 800bc6a:	d10d      	bne.n	800bc88 <_dtoa_r+0x850>
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	4653      	mov	r3, sl
 800bc70:	2205      	movs	r2, #5
 800bc72:	4630      	mov	r0, r6
 800bc74:	f000 faae 	bl	800c1d4 <__multadd>
 800bc78:	4601      	mov	r1, r0
 800bc7a:	4604      	mov	r4, r0
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	f000 fcc3 	bl	800c608 <__mcmp>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	f73f ade4 	bgt.w	800b850 <_dtoa_r+0x418>
 800bc88:	9b08      	ldr	r3, [sp, #32]
 800bc8a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800bc8e:	ea6f 0b03 	mvn.w	fp, r3
 800bc92:	f04f 0900 	mov.w	r9, #0
 800bc96:	4621      	mov	r1, r4
 800bc98:	4630      	mov	r0, r6
 800bc9a:	f000 fa79 	bl	800c190 <_Bfree>
 800bc9e:	2f00      	cmp	r7, #0
 800bca0:	f43f aea1 	beq.w	800b9e6 <_dtoa_r+0x5ae>
 800bca4:	f1b9 0f00 	cmp.w	r9, #0
 800bca8:	d005      	beq.n	800bcb6 <_dtoa_r+0x87e>
 800bcaa:	45b9      	cmp	r9, r7
 800bcac:	d003      	beq.n	800bcb6 <_dtoa_r+0x87e>
 800bcae:	4649      	mov	r1, r9
 800bcb0:	4630      	mov	r0, r6
 800bcb2:	f000 fa6d 	bl	800c190 <_Bfree>
 800bcb6:	4639      	mov	r1, r7
 800bcb8:	4630      	mov	r0, r6
 800bcba:	f000 fa69 	bl	800c190 <_Bfree>
 800bcbe:	e692      	b.n	800b9e6 <_dtoa_r+0x5ae>
 800bcc0:	2400      	movs	r4, #0
 800bcc2:	4627      	mov	r7, r4
 800bcc4:	e7e0      	b.n	800bc88 <_dtoa_r+0x850>
 800bcc6:	4693      	mov	fp, r2
 800bcc8:	4627      	mov	r7, r4
 800bcca:	e5c1      	b.n	800b850 <_dtoa_r+0x418>
 800bccc:	9b07      	ldr	r3, [sp, #28]
 800bcce:	46ca      	mov	sl, r9
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	f000 8100 	beq.w	800bed6 <_dtoa_r+0xa9e>
 800bcd6:	f1b8 0f00 	cmp.w	r8, #0
 800bcda:	dd05      	ble.n	800bce8 <_dtoa_r+0x8b0>
 800bcdc:	4639      	mov	r1, r7
 800bcde:	4642      	mov	r2, r8
 800bce0:	4630      	mov	r0, r6
 800bce2:	f000 fc25 	bl	800c530 <__lshift>
 800bce6:	4607      	mov	r7, r0
 800bce8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d05d      	beq.n	800bdaa <_dtoa_r+0x972>
 800bcee:	6879      	ldr	r1, [r7, #4]
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	f000 fa0d 	bl	800c110 <_Balloc>
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	b928      	cbnz	r0, 800bd06 <_dtoa_r+0x8ce>
 800bcfa:	4b82      	ldr	r3, [pc, #520]	; (800bf04 <_dtoa_r+0xacc>)
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bd02:	f7ff bbb1 	b.w	800b468 <_dtoa_r+0x30>
 800bd06:	693a      	ldr	r2, [r7, #16]
 800bd08:	3202      	adds	r2, #2
 800bd0a:	0092      	lsls	r2, r2, #2
 800bd0c:	f107 010c 	add.w	r1, r7, #12
 800bd10:	300c      	adds	r0, #12
 800bd12:	f7ff fafa 	bl	800b30a <memcpy>
 800bd16:	2201      	movs	r2, #1
 800bd18:	4641      	mov	r1, r8
 800bd1a:	4630      	mov	r0, r6
 800bd1c:	f000 fc08 	bl	800c530 <__lshift>
 800bd20:	9b01      	ldr	r3, [sp, #4]
 800bd22:	3301      	adds	r3, #1
 800bd24:	9304      	str	r3, [sp, #16]
 800bd26:	9b01      	ldr	r3, [sp, #4]
 800bd28:	4453      	add	r3, sl
 800bd2a:	9308      	str	r3, [sp, #32]
 800bd2c:	9b02      	ldr	r3, [sp, #8]
 800bd2e:	f003 0301 	and.w	r3, r3, #1
 800bd32:	46b9      	mov	r9, r7
 800bd34:	9307      	str	r3, [sp, #28]
 800bd36:	4607      	mov	r7, r0
 800bd38:	9b04      	ldr	r3, [sp, #16]
 800bd3a:	4621      	mov	r1, r4
 800bd3c:	3b01      	subs	r3, #1
 800bd3e:	4628      	mov	r0, r5
 800bd40:	9302      	str	r3, [sp, #8]
 800bd42:	f7ff faf0 	bl	800b326 <quorem>
 800bd46:	4603      	mov	r3, r0
 800bd48:	3330      	adds	r3, #48	; 0x30
 800bd4a:	9005      	str	r0, [sp, #20]
 800bd4c:	4649      	mov	r1, r9
 800bd4e:	4628      	mov	r0, r5
 800bd50:	9309      	str	r3, [sp, #36]	; 0x24
 800bd52:	f000 fc59 	bl	800c608 <__mcmp>
 800bd56:	463a      	mov	r2, r7
 800bd58:	4682      	mov	sl, r0
 800bd5a:	4621      	mov	r1, r4
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	f000 fc6f 	bl	800c640 <__mdiff>
 800bd62:	68c2      	ldr	r2, [r0, #12]
 800bd64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd66:	4680      	mov	r8, r0
 800bd68:	bb0a      	cbnz	r2, 800bdae <_dtoa_r+0x976>
 800bd6a:	4601      	mov	r1, r0
 800bd6c:	4628      	mov	r0, r5
 800bd6e:	f000 fc4b 	bl	800c608 <__mcmp>
 800bd72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd74:	4602      	mov	r2, r0
 800bd76:	4641      	mov	r1, r8
 800bd78:	4630      	mov	r0, r6
 800bd7a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800bd7e:	f000 fa07 	bl	800c190 <_Bfree>
 800bd82:	9b06      	ldr	r3, [sp, #24]
 800bd84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd86:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800bd8a:	ea43 0102 	orr.w	r1, r3, r2
 800bd8e:	9b07      	ldr	r3, [sp, #28]
 800bd90:	4319      	orrs	r1, r3
 800bd92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd94:	d10d      	bne.n	800bdb2 <_dtoa_r+0x97a>
 800bd96:	2b39      	cmp	r3, #57	; 0x39
 800bd98:	d029      	beq.n	800bdee <_dtoa_r+0x9b6>
 800bd9a:	f1ba 0f00 	cmp.w	sl, #0
 800bd9e:	dd01      	ble.n	800bda4 <_dtoa_r+0x96c>
 800bda0:	9b05      	ldr	r3, [sp, #20]
 800bda2:	3331      	adds	r3, #49	; 0x31
 800bda4:	9a02      	ldr	r2, [sp, #8]
 800bda6:	7013      	strb	r3, [r2, #0]
 800bda8:	e775      	b.n	800bc96 <_dtoa_r+0x85e>
 800bdaa:	4638      	mov	r0, r7
 800bdac:	e7b8      	b.n	800bd20 <_dtoa_r+0x8e8>
 800bdae:	2201      	movs	r2, #1
 800bdb0:	e7e1      	b.n	800bd76 <_dtoa_r+0x93e>
 800bdb2:	f1ba 0f00 	cmp.w	sl, #0
 800bdb6:	db06      	blt.n	800bdc6 <_dtoa_r+0x98e>
 800bdb8:	9906      	ldr	r1, [sp, #24]
 800bdba:	ea41 0a0a 	orr.w	sl, r1, sl
 800bdbe:	9907      	ldr	r1, [sp, #28]
 800bdc0:	ea5a 0a01 	orrs.w	sl, sl, r1
 800bdc4:	d120      	bne.n	800be08 <_dtoa_r+0x9d0>
 800bdc6:	2a00      	cmp	r2, #0
 800bdc8:	ddec      	ble.n	800bda4 <_dtoa_r+0x96c>
 800bdca:	4629      	mov	r1, r5
 800bdcc:	2201      	movs	r2, #1
 800bdce:	4630      	mov	r0, r6
 800bdd0:	9304      	str	r3, [sp, #16]
 800bdd2:	f000 fbad 	bl	800c530 <__lshift>
 800bdd6:	4621      	mov	r1, r4
 800bdd8:	4605      	mov	r5, r0
 800bdda:	f000 fc15 	bl	800c608 <__mcmp>
 800bdde:	2800      	cmp	r0, #0
 800bde0:	9b04      	ldr	r3, [sp, #16]
 800bde2:	dc02      	bgt.n	800bdea <_dtoa_r+0x9b2>
 800bde4:	d1de      	bne.n	800bda4 <_dtoa_r+0x96c>
 800bde6:	07da      	lsls	r2, r3, #31
 800bde8:	d5dc      	bpl.n	800bda4 <_dtoa_r+0x96c>
 800bdea:	2b39      	cmp	r3, #57	; 0x39
 800bdec:	d1d8      	bne.n	800bda0 <_dtoa_r+0x968>
 800bdee:	9a02      	ldr	r2, [sp, #8]
 800bdf0:	2339      	movs	r3, #57	; 0x39
 800bdf2:	7013      	strb	r3, [r2, #0]
 800bdf4:	4643      	mov	r3, r8
 800bdf6:	4698      	mov	r8, r3
 800bdf8:	3b01      	subs	r3, #1
 800bdfa:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800bdfe:	2a39      	cmp	r2, #57	; 0x39
 800be00:	d051      	beq.n	800bea6 <_dtoa_r+0xa6e>
 800be02:	3201      	adds	r2, #1
 800be04:	701a      	strb	r2, [r3, #0]
 800be06:	e746      	b.n	800bc96 <_dtoa_r+0x85e>
 800be08:	2a00      	cmp	r2, #0
 800be0a:	dd03      	ble.n	800be14 <_dtoa_r+0x9dc>
 800be0c:	2b39      	cmp	r3, #57	; 0x39
 800be0e:	d0ee      	beq.n	800bdee <_dtoa_r+0x9b6>
 800be10:	3301      	adds	r3, #1
 800be12:	e7c7      	b.n	800bda4 <_dtoa_r+0x96c>
 800be14:	9a04      	ldr	r2, [sp, #16]
 800be16:	9908      	ldr	r1, [sp, #32]
 800be18:	f802 3c01 	strb.w	r3, [r2, #-1]
 800be1c:	428a      	cmp	r2, r1
 800be1e:	d02b      	beq.n	800be78 <_dtoa_r+0xa40>
 800be20:	4629      	mov	r1, r5
 800be22:	2300      	movs	r3, #0
 800be24:	220a      	movs	r2, #10
 800be26:	4630      	mov	r0, r6
 800be28:	f000 f9d4 	bl	800c1d4 <__multadd>
 800be2c:	45b9      	cmp	r9, r7
 800be2e:	4605      	mov	r5, r0
 800be30:	f04f 0300 	mov.w	r3, #0
 800be34:	f04f 020a 	mov.w	r2, #10
 800be38:	4649      	mov	r1, r9
 800be3a:	4630      	mov	r0, r6
 800be3c:	d107      	bne.n	800be4e <_dtoa_r+0xa16>
 800be3e:	f000 f9c9 	bl	800c1d4 <__multadd>
 800be42:	4681      	mov	r9, r0
 800be44:	4607      	mov	r7, r0
 800be46:	9b04      	ldr	r3, [sp, #16]
 800be48:	3301      	adds	r3, #1
 800be4a:	9304      	str	r3, [sp, #16]
 800be4c:	e774      	b.n	800bd38 <_dtoa_r+0x900>
 800be4e:	f000 f9c1 	bl	800c1d4 <__multadd>
 800be52:	4639      	mov	r1, r7
 800be54:	4681      	mov	r9, r0
 800be56:	2300      	movs	r3, #0
 800be58:	220a      	movs	r2, #10
 800be5a:	4630      	mov	r0, r6
 800be5c:	f000 f9ba 	bl	800c1d4 <__multadd>
 800be60:	4607      	mov	r7, r0
 800be62:	e7f0      	b.n	800be46 <_dtoa_r+0xa0e>
 800be64:	f1ba 0f00 	cmp.w	sl, #0
 800be68:	9a01      	ldr	r2, [sp, #4]
 800be6a:	bfcc      	ite	gt
 800be6c:	46d0      	movgt	r8, sl
 800be6e:	f04f 0801 	movle.w	r8, #1
 800be72:	4490      	add	r8, r2
 800be74:	f04f 0900 	mov.w	r9, #0
 800be78:	4629      	mov	r1, r5
 800be7a:	2201      	movs	r2, #1
 800be7c:	4630      	mov	r0, r6
 800be7e:	9302      	str	r3, [sp, #8]
 800be80:	f000 fb56 	bl	800c530 <__lshift>
 800be84:	4621      	mov	r1, r4
 800be86:	4605      	mov	r5, r0
 800be88:	f000 fbbe 	bl	800c608 <__mcmp>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	dcb1      	bgt.n	800bdf4 <_dtoa_r+0x9bc>
 800be90:	d102      	bne.n	800be98 <_dtoa_r+0xa60>
 800be92:	9b02      	ldr	r3, [sp, #8]
 800be94:	07db      	lsls	r3, r3, #31
 800be96:	d4ad      	bmi.n	800bdf4 <_dtoa_r+0x9bc>
 800be98:	4643      	mov	r3, r8
 800be9a:	4698      	mov	r8, r3
 800be9c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bea0:	2a30      	cmp	r2, #48	; 0x30
 800bea2:	d0fa      	beq.n	800be9a <_dtoa_r+0xa62>
 800bea4:	e6f7      	b.n	800bc96 <_dtoa_r+0x85e>
 800bea6:	9a01      	ldr	r2, [sp, #4]
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d1a4      	bne.n	800bdf6 <_dtoa_r+0x9be>
 800beac:	f10b 0b01 	add.w	fp, fp, #1
 800beb0:	2331      	movs	r3, #49	; 0x31
 800beb2:	e778      	b.n	800bda6 <_dtoa_r+0x96e>
 800beb4:	4b14      	ldr	r3, [pc, #80]	; (800bf08 <_dtoa_r+0xad0>)
 800beb6:	f7ff bb2a 	b.w	800b50e <_dtoa_r+0xd6>
 800beba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	f47f ab05 	bne.w	800b4cc <_dtoa_r+0x94>
 800bec2:	4b12      	ldr	r3, [pc, #72]	; (800bf0c <_dtoa_r+0xad4>)
 800bec4:	f7ff bb23 	b.w	800b50e <_dtoa_r+0xd6>
 800bec8:	f1ba 0f00 	cmp.w	sl, #0
 800becc:	dc03      	bgt.n	800bed6 <_dtoa_r+0xa9e>
 800bece:	9b06      	ldr	r3, [sp, #24]
 800bed0:	2b02      	cmp	r3, #2
 800bed2:	f73f aec8 	bgt.w	800bc66 <_dtoa_r+0x82e>
 800bed6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800beda:	4621      	mov	r1, r4
 800bedc:	4628      	mov	r0, r5
 800bede:	f7ff fa22 	bl	800b326 <quorem>
 800bee2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800bee6:	f808 3b01 	strb.w	r3, [r8], #1
 800beea:	9a01      	ldr	r2, [sp, #4]
 800beec:	eba8 0202 	sub.w	r2, r8, r2
 800bef0:	4592      	cmp	sl, r2
 800bef2:	ddb7      	ble.n	800be64 <_dtoa_r+0xa2c>
 800bef4:	4629      	mov	r1, r5
 800bef6:	2300      	movs	r3, #0
 800bef8:	220a      	movs	r2, #10
 800befa:	4630      	mov	r0, r6
 800befc:	f000 f96a 	bl	800c1d4 <__multadd>
 800bf00:	4605      	mov	r5, r0
 800bf02:	e7ea      	b.n	800beda <_dtoa_r+0xaa2>
 800bf04:	0800d6e4 	.word	0x0800d6e4
 800bf08:	0800d644 	.word	0x0800d644
 800bf0c:	0800d668 	.word	0x0800d668

0800bf10 <_free_r>:
 800bf10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bf12:	2900      	cmp	r1, #0
 800bf14:	d044      	beq.n	800bfa0 <_free_r+0x90>
 800bf16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf1a:	9001      	str	r0, [sp, #4]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	f1a1 0404 	sub.w	r4, r1, #4
 800bf22:	bfb8      	it	lt
 800bf24:	18e4      	addlt	r4, r4, r3
 800bf26:	f000 f8e7 	bl	800c0f8 <__malloc_lock>
 800bf2a:	4a1e      	ldr	r2, [pc, #120]	; (800bfa4 <_free_r+0x94>)
 800bf2c:	9801      	ldr	r0, [sp, #4]
 800bf2e:	6813      	ldr	r3, [r2, #0]
 800bf30:	b933      	cbnz	r3, 800bf40 <_free_r+0x30>
 800bf32:	6063      	str	r3, [r4, #4]
 800bf34:	6014      	str	r4, [r2, #0]
 800bf36:	b003      	add	sp, #12
 800bf38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf3c:	f000 b8e2 	b.w	800c104 <__malloc_unlock>
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d908      	bls.n	800bf56 <_free_r+0x46>
 800bf44:	6825      	ldr	r5, [r4, #0]
 800bf46:	1961      	adds	r1, r4, r5
 800bf48:	428b      	cmp	r3, r1
 800bf4a:	bf01      	itttt	eq
 800bf4c:	6819      	ldreq	r1, [r3, #0]
 800bf4e:	685b      	ldreq	r3, [r3, #4]
 800bf50:	1949      	addeq	r1, r1, r5
 800bf52:	6021      	streq	r1, [r4, #0]
 800bf54:	e7ed      	b.n	800bf32 <_free_r+0x22>
 800bf56:	461a      	mov	r2, r3
 800bf58:	685b      	ldr	r3, [r3, #4]
 800bf5a:	b10b      	cbz	r3, 800bf60 <_free_r+0x50>
 800bf5c:	42a3      	cmp	r3, r4
 800bf5e:	d9fa      	bls.n	800bf56 <_free_r+0x46>
 800bf60:	6811      	ldr	r1, [r2, #0]
 800bf62:	1855      	adds	r5, r2, r1
 800bf64:	42a5      	cmp	r5, r4
 800bf66:	d10b      	bne.n	800bf80 <_free_r+0x70>
 800bf68:	6824      	ldr	r4, [r4, #0]
 800bf6a:	4421      	add	r1, r4
 800bf6c:	1854      	adds	r4, r2, r1
 800bf6e:	42a3      	cmp	r3, r4
 800bf70:	6011      	str	r1, [r2, #0]
 800bf72:	d1e0      	bne.n	800bf36 <_free_r+0x26>
 800bf74:	681c      	ldr	r4, [r3, #0]
 800bf76:	685b      	ldr	r3, [r3, #4]
 800bf78:	6053      	str	r3, [r2, #4]
 800bf7a:	440c      	add	r4, r1
 800bf7c:	6014      	str	r4, [r2, #0]
 800bf7e:	e7da      	b.n	800bf36 <_free_r+0x26>
 800bf80:	d902      	bls.n	800bf88 <_free_r+0x78>
 800bf82:	230c      	movs	r3, #12
 800bf84:	6003      	str	r3, [r0, #0]
 800bf86:	e7d6      	b.n	800bf36 <_free_r+0x26>
 800bf88:	6825      	ldr	r5, [r4, #0]
 800bf8a:	1961      	adds	r1, r4, r5
 800bf8c:	428b      	cmp	r3, r1
 800bf8e:	bf04      	itt	eq
 800bf90:	6819      	ldreq	r1, [r3, #0]
 800bf92:	685b      	ldreq	r3, [r3, #4]
 800bf94:	6063      	str	r3, [r4, #4]
 800bf96:	bf04      	itt	eq
 800bf98:	1949      	addeq	r1, r1, r5
 800bf9a:	6021      	streq	r1, [r4, #0]
 800bf9c:	6054      	str	r4, [r2, #4]
 800bf9e:	e7ca      	b.n	800bf36 <_free_r+0x26>
 800bfa0:	b003      	add	sp, #12
 800bfa2:	bd30      	pop	{r4, r5, pc}
 800bfa4:	200055c8 	.word	0x200055c8

0800bfa8 <malloc>:
 800bfa8:	4b02      	ldr	r3, [pc, #8]	; (800bfb4 <malloc+0xc>)
 800bfaa:	4601      	mov	r1, r0
 800bfac:	6818      	ldr	r0, [r3, #0]
 800bfae:	f000 b823 	b.w	800bff8 <_malloc_r>
 800bfb2:	bf00      	nop
 800bfb4:	200000c0 	.word	0x200000c0

0800bfb8 <sbrk_aligned>:
 800bfb8:	b570      	push	{r4, r5, r6, lr}
 800bfba:	4e0e      	ldr	r6, [pc, #56]	; (800bff4 <sbrk_aligned+0x3c>)
 800bfbc:	460c      	mov	r4, r1
 800bfbe:	6831      	ldr	r1, [r6, #0]
 800bfc0:	4605      	mov	r5, r0
 800bfc2:	b911      	cbnz	r1, 800bfca <sbrk_aligned+0x12>
 800bfc4:	f000 fcce 	bl	800c964 <_sbrk_r>
 800bfc8:	6030      	str	r0, [r6, #0]
 800bfca:	4621      	mov	r1, r4
 800bfcc:	4628      	mov	r0, r5
 800bfce:	f000 fcc9 	bl	800c964 <_sbrk_r>
 800bfd2:	1c43      	adds	r3, r0, #1
 800bfd4:	d00a      	beq.n	800bfec <sbrk_aligned+0x34>
 800bfd6:	1cc4      	adds	r4, r0, #3
 800bfd8:	f024 0403 	bic.w	r4, r4, #3
 800bfdc:	42a0      	cmp	r0, r4
 800bfde:	d007      	beq.n	800bff0 <sbrk_aligned+0x38>
 800bfe0:	1a21      	subs	r1, r4, r0
 800bfe2:	4628      	mov	r0, r5
 800bfe4:	f000 fcbe 	bl	800c964 <_sbrk_r>
 800bfe8:	3001      	adds	r0, #1
 800bfea:	d101      	bne.n	800bff0 <sbrk_aligned+0x38>
 800bfec:	f04f 34ff 	mov.w	r4, #4294967295
 800bff0:	4620      	mov	r0, r4
 800bff2:	bd70      	pop	{r4, r5, r6, pc}
 800bff4:	200055cc 	.word	0x200055cc

0800bff8 <_malloc_r>:
 800bff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bffc:	1ccd      	adds	r5, r1, #3
 800bffe:	f025 0503 	bic.w	r5, r5, #3
 800c002:	3508      	adds	r5, #8
 800c004:	2d0c      	cmp	r5, #12
 800c006:	bf38      	it	cc
 800c008:	250c      	movcc	r5, #12
 800c00a:	2d00      	cmp	r5, #0
 800c00c:	4607      	mov	r7, r0
 800c00e:	db01      	blt.n	800c014 <_malloc_r+0x1c>
 800c010:	42a9      	cmp	r1, r5
 800c012:	d905      	bls.n	800c020 <_malloc_r+0x28>
 800c014:	230c      	movs	r3, #12
 800c016:	603b      	str	r3, [r7, #0]
 800c018:	2600      	movs	r6, #0
 800c01a:	4630      	mov	r0, r6
 800c01c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c020:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c0f4 <_malloc_r+0xfc>
 800c024:	f000 f868 	bl	800c0f8 <__malloc_lock>
 800c028:	f8d8 3000 	ldr.w	r3, [r8]
 800c02c:	461c      	mov	r4, r3
 800c02e:	bb5c      	cbnz	r4, 800c088 <_malloc_r+0x90>
 800c030:	4629      	mov	r1, r5
 800c032:	4638      	mov	r0, r7
 800c034:	f7ff ffc0 	bl	800bfb8 <sbrk_aligned>
 800c038:	1c43      	adds	r3, r0, #1
 800c03a:	4604      	mov	r4, r0
 800c03c:	d155      	bne.n	800c0ea <_malloc_r+0xf2>
 800c03e:	f8d8 4000 	ldr.w	r4, [r8]
 800c042:	4626      	mov	r6, r4
 800c044:	2e00      	cmp	r6, #0
 800c046:	d145      	bne.n	800c0d4 <_malloc_r+0xdc>
 800c048:	2c00      	cmp	r4, #0
 800c04a:	d048      	beq.n	800c0de <_malloc_r+0xe6>
 800c04c:	6823      	ldr	r3, [r4, #0]
 800c04e:	4631      	mov	r1, r6
 800c050:	4638      	mov	r0, r7
 800c052:	eb04 0903 	add.w	r9, r4, r3
 800c056:	f000 fc85 	bl	800c964 <_sbrk_r>
 800c05a:	4581      	cmp	r9, r0
 800c05c:	d13f      	bne.n	800c0de <_malloc_r+0xe6>
 800c05e:	6821      	ldr	r1, [r4, #0]
 800c060:	1a6d      	subs	r5, r5, r1
 800c062:	4629      	mov	r1, r5
 800c064:	4638      	mov	r0, r7
 800c066:	f7ff ffa7 	bl	800bfb8 <sbrk_aligned>
 800c06a:	3001      	adds	r0, #1
 800c06c:	d037      	beq.n	800c0de <_malloc_r+0xe6>
 800c06e:	6823      	ldr	r3, [r4, #0]
 800c070:	442b      	add	r3, r5
 800c072:	6023      	str	r3, [r4, #0]
 800c074:	f8d8 3000 	ldr.w	r3, [r8]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d038      	beq.n	800c0ee <_malloc_r+0xf6>
 800c07c:	685a      	ldr	r2, [r3, #4]
 800c07e:	42a2      	cmp	r2, r4
 800c080:	d12b      	bne.n	800c0da <_malloc_r+0xe2>
 800c082:	2200      	movs	r2, #0
 800c084:	605a      	str	r2, [r3, #4]
 800c086:	e00f      	b.n	800c0a8 <_malloc_r+0xb0>
 800c088:	6822      	ldr	r2, [r4, #0]
 800c08a:	1b52      	subs	r2, r2, r5
 800c08c:	d41f      	bmi.n	800c0ce <_malloc_r+0xd6>
 800c08e:	2a0b      	cmp	r2, #11
 800c090:	d917      	bls.n	800c0c2 <_malloc_r+0xca>
 800c092:	1961      	adds	r1, r4, r5
 800c094:	42a3      	cmp	r3, r4
 800c096:	6025      	str	r5, [r4, #0]
 800c098:	bf18      	it	ne
 800c09a:	6059      	strne	r1, [r3, #4]
 800c09c:	6863      	ldr	r3, [r4, #4]
 800c09e:	bf08      	it	eq
 800c0a0:	f8c8 1000 	streq.w	r1, [r8]
 800c0a4:	5162      	str	r2, [r4, r5]
 800c0a6:	604b      	str	r3, [r1, #4]
 800c0a8:	4638      	mov	r0, r7
 800c0aa:	f104 060b 	add.w	r6, r4, #11
 800c0ae:	f000 f829 	bl	800c104 <__malloc_unlock>
 800c0b2:	f026 0607 	bic.w	r6, r6, #7
 800c0b6:	1d23      	adds	r3, r4, #4
 800c0b8:	1af2      	subs	r2, r6, r3
 800c0ba:	d0ae      	beq.n	800c01a <_malloc_r+0x22>
 800c0bc:	1b9b      	subs	r3, r3, r6
 800c0be:	50a3      	str	r3, [r4, r2]
 800c0c0:	e7ab      	b.n	800c01a <_malloc_r+0x22>
 800c0c2:	42a3      	cmp	r3, r4
 800c0c4:	6862      	ldr	r2, [r4, #4]
 800c0c6:	d1dd      	bne.n	800c084 <_malloc_r+0x8c>
 800c0c8:	f8c8 2000 	str.w	r2, [r8]
 800c0cc:	e7ec      	b.n	800c0a8 <_malloc_r+0xb0>
 800c0ce:	4623      	mov	r3, r4
 800c0d0:	6864      	ldr	r4, [r4, #4]
 800c0d2:	e7ac      	b.n	800c02e <_malloc_r+0x36>
 800c0d4:	4634      	mov	r4, r6
 800c0d6:	6876      	ldr	r6, [r6, #4]
 800c0d8:	e7b4      	b.n	800c044 <_malloc_r+0x4c>
 800c0da:	4613      	mov	r3, r2
 800c0dc:	e7cc      	b.n	800c078 <_malloc_r+0x80>
 800c0de:	230c      	movs	r3, #12
 800c0e0:	603b      	str	r3, [r7, #0]
 800c0e2:	4638      	mov	r0, r7
 800c0e4:	f000 f80e 	bl	800c104 <__malloc_unlock>
 800c0e8:	e797      	b.n	800c01a <_malloc_r+0x22>
 800c0ea:	6025      	str	r5, [r4, #0]
 800c0ec:	e7dc      	b.n	800c0a8 <_malloc_r+0xb0>
 800c0ee:	605b      	str	r3, [r3, #4]
 800c0f0:	deff      	udf	#255	; 0xff
 800c0f2:	bf00      	nop
 800c0f4:	200055c8 	.word	0x200055c8

0800c0f8 <__malloc_lock>:
 800c0f8:	4801      	ldr	r0, [pc, #4]	; (800c100 <__malloc_lock+0x8>)
 800c0fa:	f7ff b904 	b.w	800b306 <__retarget_lock_acquire_recursive>
 800c0fe:	bf00      	nop
 800c100:	200055c4 	.word	0x200055c4

0800c104 <__malloc_unlock>:
 800c104:	4801      	ldr	r0, [pc, #4]	; (800c10c <__malloc_unlock+0x8>)
 800c106:	f7ff b8ff 	b.w	800b308 <__retarget_lock_release_recursive>
 800c10a:	bf00      	nop
 800c10c:	200055c4 	.word	0x200055c4

0800c110 <_Balloc>:
 800c110:	b570      	push	{r4, r5, r6, lr}
 800c112:	69c6      	ldr	r6, [r0, #28]
 800c114:	4604      	mov	r4, r0
 800c116:	460d      	mov	r5, r1
 800c118:	b976      	cbnz	r6, 800c138 <_Balloc+0x28>
 800c11a:	2010      	movs	r0, #16
 800c11c:	f7ff ff44 	bl	800bfa8 <malloc>
 800c120:	4602      	mov	r2, r0
 800c122:	61e0      	str	r0, [r4, #28]
 800c124:	b920      	cbnz	r0, 800c130 <_Balloc+0x20>
 800c126:	4b18      	ldr	r3, [pc, #96]	; (800c188 <_Balloc+0x78>)
 800c128:	4818      	ldr	r0, [pc, #96]	; (800c18c <_Balloc+0x7c>)
 800c12a:	216b      	movs	r1, #107	; 0x6b
 800c12c:	f000 fc2a 	bl	800c984 <__assert_func>
 800c130:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c134:	6006      	str	r6, [r0, #0]
 800c136:	60c6      	str	r6, [r0, #12]
 800c138:	69e6      	ldr	r6, [r4, #28]
 800c13a:	68f3      	ldr	r3, [r6, #12]
 800c13c:	b183      	cbz	r3, 800c160 <_Balloc+0x50>
 800c13e:	69e3      	ldr	r3, [r4, #28]
 800c140:	68db      	ldr	r3, [r3, #12]
 800c142:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c146:	b9b8      	cbnz	r0, 800c178 <_Balloc+0x68>
 800c148:	2101      	movs	r1, #1
 800c14a:	fa01 f605 	lsl.w	r6, r1, r5
 800c14e:	1d72      	adds	r2, r6, #5
 800c150:	0092      	lsls	r2, r2, #2
 800c152:	4620      	mov	r0, r4
 800c154:	f000 fc34 	bl	800c9c0 <_calloc_r>
 800c158:	b160      	cbz	r0, 800c174 <_Balloc+0x64>
 800c15a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c15e:	e00e      	b.n	800c17e <_Balloc+0x6e>
 800c160:	2221      	movs	r2, #33	; 0x21
 800c162:	2104      	movs	r1, #4
 800c164:	4620      	mov	r0, r4
 800c166:	f000 fc2b 	bl	800c9c0 <_calloc_r>
 800c16a:	69e3      	ldr	r3, [r4, #28]
 800c16c:	60f0      	str	r0, [r6, #12]
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d1e4      	bne.n	800c13e <_Balloc+0x2e>
 800c174:	2000      	movs	r0, #0
 800c176:	bd70      	pop	{r4, r5, r6, pc}
 800c178:	6802      	ldr	r2, [r0, #0]
 800c17a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c17e:	2300      	movs	r3, #0
 800c180:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c184:	e7f7      	b.n	800c176 <_Balloc+0x66>
 800c186:	bf00      	nop
 800c188:	0800d675 	.word	0x0800d675
 800c18c:	0800d6f5 	.word	0x0800d6f5

0800c190 <_Bfree>:
 800c190:	b570      	push	{r4, r5, r6, lr}
 800c192:	69c6      	ldr	r6, [r0, #28]
 800c194:	4605      	mov	r5, r0
 800c196:	460c      	mov	r4, r1
 800c198:	b976      	cbnz	r6, 800c1b8 <_Bfree+0x28>
 800c19a:	2010      	movs	r0, #16
 800c19c:	f7ff ff04 	bl	800bfa8 <malloc>
 800c1a0:	4602      	mov	r2, r0
 800c1a2:	61e8      	str	r0, [r5, #28]
 800c1a4:	b920      	cbnz	r0, 800c1b0 <_Bfree+0x20>
 800c1a6:	4b09      	ldr	r3, [pc, #36]	; (800c1cc <_Bfree+0x3c>)
 800c1a8:	4809      	ldr	r0, [pc, #36]	; (800c1d0 <_Bfree+0x40>)
 800c1aa:	218f      	movs	r1, #143	; 0x8f
 800c1ac:	f000 fbea 	bl	800c984 <__assert_func>
 800c1b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c1b4:	6006      	str	r6, [r0, #0]
 800c1b6:	60c6      	str	r6, [r0, #12]
 800c1b8:	b13c      	cbz	r4, 800c1ca <_Bfree+0x3a>
 800c1ba:	69eb      	ldr	r3, [r5, #28]
 800c1bc:	6862      	ldr	r2, [r4, #4]
 800c1be:	68db      	ldr	r3, [r3, #12]
 800c1c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c1c4:	6021      	str	r1, [r4, #0]
 800c1c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c1ca:	bd70      	pop	{r4, r5, r6, pc}
 800c1cc:	0800d675 	.word	0x0800d675
 800c1d0:	0800d6f5 	.word	0x0800d6f5

0800c1d4 <__multadd>:
 800c1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1d8:	690d      	ldr	r5, [r1, #16]
 800c1da:	4607      	mov	r7, r0
 800c1dc:	460c      	mov	r4, r1
 800c1de:	461e      	mov	r6, r3
 800c1e0:	f101 0c14 	add.w	ip, r1, #20
 800c1e4:	2000      	movs	r0, #0
 800c1e6:	f8dc 3000 	ldr.w	r3, [ip]
 800c1ea:	b299      	uxth	r1, r3
 800c1ec:	fb02 6101 	mla	r1, r2, r1, r6
 800c1f0:	0c1e      	lsrs	r6, r3, #16
 800c1f2:	0c0b      	lsrs	r3, r1, #16
 800c1f4:	fb02 3306 	mla	r3, r2, r6, r3
 800c1f8:	b289      	uxth	r1, r1
 800c1fa:	3001      	adds	r0, #1
 800c1fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c200:	4285      	cmp	r5, r0
 800c202:	f84c 1b04 	str.w	r1, [ip], #4
 800c206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c20a:	dcec      	bgt.n	800c1e6 <__multadd+0x12>
 800c20c:	b30e      	cbz	r6, 800c252 <__multadd+0x7e>
 800c20e:	68a3      	ldr	r3, [r4, #8]
 800c210:	42ab      	cmp	r3, r5
 800c212:	dc19      	bgt.n	800c248 <__multadd+0x74>
 800c214:	6861      	ldr	r1, [r4, #4]
 800c216:	4638      	mov	r0, r7
 800c218:	3101      	adds	r1, #1
 800c21a:	f7ff ff79 	bl	800c110 <_Balloc>
 800c21e:	4680      	mov	r8, r0
 800c220:	b928      	cbnz	r0, 800c22e <__multadd+0x5a>
 800c222:	4602      	mov	r2, r0
 800c224:	4b0c      	ldr	r3, [pc, #48]	; (800c258 <__multadd+0x84>)
 800c226:	480d      	ldr	r0, [pc, #52]	; (800c25c <__multadd+0x88>)
 800c228:	21ba      	movs	r1, #186	; 0xba
 800c22a:	f000 fbab 	bl	800c984 <__assert_func>
 800c22e:	6922      	ldr	r2, [r4, #16]
 800c230:	3202      	adds	r2, #2
 800c232:	f104 010c 	add.w	r1, r4, #12
 800c236:	0092      	lsls	r2, r2, #2
 800c238:	300c      	adds	r0, #12
 800c23a:	f7ff f866 	bl	800b30a <memcpy>
 800c23e:	4621      	mov	r1, r4
 800c240:	4638      	mov	r0, r7
 800c242:	f7ff ffa5 	bl	800c190 <_Bfree>
 800c246:	4644      	mov	r4, r8
 800c248:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c24c:	3501      	adds	r5, #1
 800c24e:	615e      	str	r6, [r3, #20]
 800c250:	6125      	str	r5, [r4, #16]
 800c252:	4620      	mov	r0, r4
 800c254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c258:	0800d6e4 	.word	0x0800d6e4
 800c25c:	0800d6f5 	.word	0x0800d6f5

0800c260 <__hi0bits>:
 800c260:	0c03      	lsrs	r3, r0, #16
 800c262:	041b      	lsls	r3, r3, #16
 800c264:	b9d3      	cbnz	r3, 800c29c <__hi0bits+0x3c>
 800c266:	0400      	lsls	r0, r0, #16
 800c268:	2310      	movs	r3, #16
 800c26a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c26e:	bf04      	itt	eq
 800c270:	0200      	lsleq	r0, r0, #8
 800c272:	3308      	addeq	r3, #8
 800c274:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c278:	bf04      	itt	eq
 800c27a:	0100      	lsleq	r0, r0, #4
 800c27c:	3304      	addeq	r3, #4
 800c27e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c282:	bf04      	itt	eq
 800c284:	0080      	lsleq	r0, r0, #2
 800c286:	3302      	addeq	r3, #2
 800c288:	2800      	cmp	r0, #0
 800c28a:	db05      	blt.n	800c298 <__hi0bits+0x38>
 800c28c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c290:	f103 0301 	add.w	r3, r3, #1
 800c294:	bf08      	it	eq
 800c296:	2320      	moveq	r3, #32
 800c298:	4618      	mov	r0, r3
 800c29a:	4770      	bx	lr
 800c29c:	2300      	movs	r3, #0
 800c29e:	e7e4      	b.n	800c26a <__hi0bits+0xa>

0800c2a0 <__lo0bits>:
 800c2a0:	6803      	ldr	r3, [r0, #0]
 800c2a2:	f013 0207 	ands.w	r2, r3, #7
 800c2a6:	d00c      	beq.n	800c2c2 <__lo0bits+0x22>
 800c2a8:	07d9      	lsls	r1, r3, #31
 800c2aa:	d422      	bmi.n	800c2f2 <__lo0bits+0x52>
 800c2ac:	079a      	lsls	r2, r3, #30
 800c2ae:	bf49      	itett	mi
 800c2b0:	085b      	lsrmi	r3, r3, #1
 800c2b2:	089b      	lsrpl	r3, r3, #2
 800c2b4:	6003      	strmi	r3, [r0, #0]
 800c2b6:	2201      	movmi	r2, #1
 800c2b8:	bf5c      	itt	pl
 800c2ba:	6003      	strpl	r3, [r0, #0]
 800c2bc:	2202      	movpl	r2, #2
 800c2be:	4610      	mov	r0, r2
 800c2c0:	4770      	bx	lr
 800c2c2:	b299      	uxth	r1, r3
 800c2c4:	b909      	cbnz	r1, 800c2ca <__lo0bits+0x2a>
 800c2c6:	0c1b      	lsrs	r3, r3, #16
 800c2c8:	2210      	movs	r2, #16
 800c2ca:	b2d9      	uxtb	r1, r3
 800c2cc:	b909      	cbnz	r1, 800c2d2 <__lo0bits+0x32>
 800c2ce:	3208      	adds	r2, #8
 800c2d0:	0a1b      	lsrs	r3, r3, #8
 800c2d2:	0719      	lsls	r1, r3, #28
 800c2d4:	bf04      	itt	eq
 800c2d6:	091b      	lsreq	r3, r3, #4
 800c2d8:	3204      	addeq	r2, #4
 800c2da:	0799      	lsls	r1, r3, #30
 800c2dc:	bf04      	itt	eq
 800c2de:	089b      	lsreq	r3, r3, #2
 800c2e0:	3202      	addeq	r2, #2
 800c2e2:	07d9      	lsls	r1, r3, #31
 800c2e4:	d403      	bmi.n	800c2ee <__lo0bits+0x4e>
 800c2e6:	085b      	lsrs	r3, r3, #1
 800c2e8:	f102 0201 	add.w	r2, r2, #1
 800c2ec:	d003      	beq.n	800c2f6 <__lo0bits+0x56>
 800c2ee:	6003      	str	r3, [r0, #0]
 800c2f0:	e7e5      	b.n	800c2be <__lo0bits+0x1e>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	e7e3      	b.n	800c2be <__lo0bits+0x1e>
 800c2f6:	2220      	movs	r2, #32
 800c2f8:	e7e1      	b.n	800c2be <__lo0bits+0x1e>
	...

0800c2fc <__i2b>:
 800c2fc:	b510      	push	{r4, lr}
 800c2fe:	460c      	mov	r4, r1
 800c300:	2101      	movs	r1, #1
 800c302:	f7ff ff05 	bl	800c110 <_Balloc>
 800c306:	4602      	mov	r2, r0
 800c308:	b928      	cbnz	r0, 800c316 <__i2b+0x1a>
 800c30a:	4b05      	ldr	r3, [pc, #20]	; (800c320 <__i2b+0x24>)
 800c30c:	4805      	ldr	r0, [pc, #20]	; (800c324 <__i2b+0x28>)
 800c30e:	f240 1145 	movw	r1, #325	; 0x145
 800c312:	f000 fb37 	bl	800c984 <__assert_func>
 800c316:	2301      	movs	r3, #1
 800c318:	6144      	str	r4, [r0, #20]
 800c31a:	6103      	str	r3, [r0, #16]
 800c31c:	bd10      	pop	{r4, pc}
 800c31e:	bf00      	nop
 800c320:	0800d6e4 	.word	0x0800d6e4
 800c324:	0800d6f5 	.word	0x0800d6f5

0800c328 <__multiply>:
 800c328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c32c:	4691      	mov	r9, r2
 800c32e:	690a      	ldr	r2, [r1, #16]
 800c330:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c334:	429a      	cmp	r2, r3
 800c336:	bfb8      	it	lt
 800c338:	460b      	movlt	r3, r1
 800c33a:	460c      	mov	r4, r1
 800c33c:	bfbc      	itt	lt
 800c33e:	464c      	movlt	r4, r9
 800c340:	4699      	movlt	r9, r3
 800c342:	6927      	ldr	r7, [r4, #16]
 800c344:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c348:	68a3      	ldr	r3, [r4, #8]
 800c34a:	6861      	ldr	r1, [r4, #4]
 800c34c:	eb07 060a 	add.w	r6, r7, sl
 800c350:	42b3      	cmp	r3, r6
 800c352:	b085      	sub	sp, #20
 800c354:	bfb8      	it	lt
 800c356:	3101      	addlt	r1, #1
 800c358:	f7ff feda 	bl	800c110 <_Balloc>
 800c35c:	b930      	cbnz	r0, 800c36c <__multiply+0x44>
 800c35e:	4602      	mov	r2, r0
 800c360:	4b44      	ldr	r3, [pc, #272]	; (800c474 <__multiply+0x14c>)
 800c362:	4845      	ldr	r0, [pc, #276]	; (800c478 <__multiply+0x150>)
 800c364:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c368:	f000 fb0c 	bl	800c984 <__assert_func>
 800c36c:	f100 0514 	add.w	r5, r0, #20
 800c370:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c374:	462b      	mov	r3, r5
 800c376:	2200      	movs	r2, #0
 800c378:	4543      	cmp	r3, r8
 800c37a:	d321      	bcc.n	800c3c0 <__multiply+0x98>
 800c37c:	f104 0314 	add.w	r3, r4, #20
 800c380:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c384:	f109 0314 	add.w	r3, r9, #20
 800c388:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c38c:	9202      	str	r2, [sp, #8]
 800c38e:	1b3a      	subs	r2, r7, r4
 800c390:	3a15      	subs	r2, #21
 800c392:	f022 0203 	bic.w	r2, r2, #3
 800c396:	3204      	adds	r2, #4
 800c398:	f104 0115 	add.w	r1, r4, #21
 800c39c:	428f      	cmp	r7, r1
 800c39e:	bf38      	it	cc
 800c3a0:	2204      	movcc	r2, #4
 800c3a2:	9201      	str	r2, [sp, #4]
 800c3a4:	9a02      	ldr	r2, [sp, #8]
 800c3a6:	9303      	str	r3, [sp, #12]
 800c3a8:	429a      	cmp	r2, r3
 800c3aa:	d80c      	bhi.n	800c3c6 <__multiply+0x9e>
 800c3ac:	2e00      	cmp	r6, #0
 800c3ae:	dd03      	ble.n	800c3b8 <__multiply+0x90>
 800c3b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d05b      	beq.n	800c470 <__multiply+0x148>
 800c3b8:	6106      	str	r6, [r0, #16]
 800c3ba:	b005      	add	sp, #20
 800c3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c0:	f843 2b04 	str.w	r2, [r3], #4
 800c3c4:	e7d8      	b.n	800c378 <__multiply+0x50>
 800c3c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800c3ca:	f1ba 0f00 	cmp.w	sl, #0
 800c3ce:	d024      	beq.n	800c41a <__multiply+0xf2>
 800c3d0:	f104 0e14 	add.w	lr, r4, #20
 800c3d4:	46a9      	mov	r9, r5
 800c3d6:	f04f 0c00 	mov.w	ip, #0
 800c3da:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c3de:	f8d9 1000 	ldr.w	r1, [r9]
 800c3e2:	fa1f fb82 	uxth.w	fp, r2
 800c3e6:	b289      	uxth	r1, r1
 800c3e8:	fb0a 110b 	mla	r1, sl, fp, r1
 800c3ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c3f0:	f8d9 2000 	ldr.w	r2, [r9]
 800c3f4:	4461      	add	r1, ip
 800c3f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c3fa:	fb0a c20b 	mla	r2, sl, fp, ip
 800c3fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c402:	b289      	uxth	r1, r1
 800c404:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c408:	4577      	cmp	r7, lr
 800c40a:	f849 1b04 	str.w	r1, [r9], #4
 800c40e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c412:	d8e2      	bhi.n	800c3da <__multiply+0xb2>
 800c414:	9a01      	ldr	r2, [sp, #4]
 800c416:	f845 c002 	str.w	ip, [r5, r2]
 800c41a:	9a03      	ldr	r2, [sp, #12]
 800c41c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c420:	3304      	adds	r3, #4
 800c422:	f1b9 0f00 	cmp.w	r9, #0
 800c426:	d021      	beq.n	800c46c <__multiply+0x144>
 800c428:	6829      	ldr	r1, [r5, #0]
 800c42a:	f104 0c14 	add.w	ip, r4, #20
 800c42e:	46ae      	mov	lr, r5
 800c430:	f04f 0a00 	mov.w	sl, #0
 800c434:	f8bc b000 	ldrh.w	fp, [ip]
 800c438:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c43c:	fb09 220b 	mla	r2, r9, fp, r2
 800c440:	4452      	add	r2, sl
 800c442:	b289      	uxth	r1, r1
 800c444:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c448:	f84e 1b04 	str.w	r1, [lr], #4
 800c44c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c450:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c454:	f8be 1000 	ldrh.w	r1, [lr]
 800c458:	fb09 110a 	mla	r1, r9, sl, r1
 800c45c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c460:	4567      	cmp	r7, ip
 800c462:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c466:	d8e5      	bhi.n	800c434 <__multiply+0x10c>
 800c468:	9a01      	ldr	r2, [sp, #4]
 800c46a:	50a9      	str	r1, [r5, r2]
 800c46c:	3504      	adds	r5, #4
 800c46e:	e799      	b.n	800c3a4 <__multiply+0x7c>
 800c470:	3e01      	subs	r6, #1
 800c472:	e79b      	b.n	800c3ac <__multiply+0x84>
 800c474:	0800d6e4 	.word	0x0800d6e4
 800c478:	0800d6f5 	.word	0x0800d6f5

0800c47c <__pow5mult>:
 800c47c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c480:	4615      	mov	r5, r2
 800c482:	f012 0203 	ands.w	r2, r2, #3
 800c486:	4606      	mov	r6, r0
 800c488:	460f      	mov	r7, r1
 800c48a:	d007      	beq.n	800c49c <__pow5mult+0x20>
 800c48c:	4c25      	ldr	r4, [pc, #148]	; (800c524 <__pow5mult+0xa8>)
 800c48e:	3a01      	subs	r2, #1
 800c490:	2300      	movs	r3, #0
 800c492:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c496:	f7ff fe9d 	bl	800c1d4 <__multadd>
 800c49a:	4607      	mov	r7, r0
 800c49c:	10ad      	asrs	r5, r5, #2
 800c49e:	d03d      	beq.n	800c51c <__pow5mult+0xa0>
 800c4a0:	69f4      	ldr	r4, [r6, #28]
 800c4a2:	b97c      	cbnz	r4, 800c4c4 <__pow5mult+0x48>
 800c4a4:	2010      	movs	r0, #16
 800c4a6:	f7ff fd7f 	bl	800bfa8 <malloc>
 800c4aa:	4602      	mov	r2, r0
 800c4ac:	61f0      	str	r0, [r6, #28]
 800c4ae:	b928      	cbnz	r0, 800c4bc <__pow5mult+0x40>
 800c4b0:	4b1d      	ldr	r3, [pc, #116]	; (800c528 <__pow5mult+0xac>)
 800c4b2:	481e      	ldr	r0, [pc, #120]	; (800c52c <__pow5mult+0xb0>)
 800c4b4:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c4b8:	f000 fa64 	bl	800c984 <__assert_func>
 800c4bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4c0:	6004      	str	r4, [r0, #0]
 800c4c2:	60c4      	str	r4, [r0, #12]
 800c4c4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c4c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4cc:	b94c      	cbnz	r4, 800c4e2 <__pow5mult+0x66>
 800c4ce:	f240 2171 	movw	r1, #625	; 0x271
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	f7ff ff12 	bl	800c2fc <__i2b>
 800c4d8:	2300      	movs	r3, #0
 800c4da:	f8c8 0008 	str.w	r0, [r8, #8]
 800c4de:	4604      	mov	r4, r0
 800c4e0:	6003      	str	r3, [r0, #0]
 800c4e2:	f04f 0900 	mov.w	r9, #0
 800c4e6:	07eb      	lsls	r3, r5, #31
 800c4e8:	d50a      	bpl.n	800c500 <__pow5mult+0x84>
 800c4ea:	4639      	mov	r1, r7
 800c4ec:	4622      	mov	r2, r4
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	f7ff ff1a 	bl	800c328 <__multiply>
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	4680      	mov	r8, r0
 800c4f8:	4630      	mov	r0, r6
 800c4fa:	f7ff fe49 	bl	800c190 <_Bfree>
 800c4fe:	4647      	mov	r7, r8
 800c500:	106d      	asrs	r5, r5, #1
 800c502:	d00b      	beq.n	800c51c <__pow5mult+0xa0>
 800c504:	6820      	ldr	r0, [r4, #0]
 800c506:	b938      	cbnz	r0, 800c518 <__pow5mult+0x9c>
 800c508:	4622      	mov	r2, r4
 800c50a:	4621      	mov	r1, r4
 800c50c:	4630      	mov	r0, r6
 800c50e:	f7ff ff0b 	bl	800c328 <__multiply>
 800c512:	6020      	str	r0, [r4, #0]
 800c514:	f8c0 9000 	str.w	r9, [r0]
 800c518:	4604      	mov	r4, r0
 800c51a:	e7e4      	b.n	800c4e6 <__pow5mult+0x6a>
 800c51c:	4638      	mov	r0, r7
 800c51e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c522:	bf00      	nop
 800c524:	0800d840 	.word	0x0800d840
 800c528:	0800d675 	.word	0x0800d675
 800c52c:	0800d6f5 	.word	0x0800d6f5

0800c530 <__lshift>:
 800c530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c534:	460c      	mov	r4, r1
 800c536:	6849      	ldr	r1, [r1, #4]
 800c538:	6923      	ldr	r3, [r4, #16]
 800c53a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c53e:	68a3      	ldr	r3, [r4, #8]
 800c540:	4607      	mov	r7, r0
 800c542:	4691      	mov	r9, r2
 800c544:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c548:	f108 0601 	add.w	r6, r8, #1
 800c54c:	42b3      	cmp	r3, r6
 800c54e:	db0b      	blt.n	800c568 <__lshift+0x38>
 800c550:	4638      	mov	r0, r7
 800c552:	f7ff fddd 	bl	800c110 <_Balloc>
 800c556:	4605      	mov	r5, r0
 800c558:	b948      	cbnz	r0, 800c56e <__lshift+0x3e>
 800c55a:	4602      	mov	r2, r0
 800c55c:	4b28      	ldr	r3, [pc, #160]	; (800c600 <__lshift+0xd0>)
 800c55e:	4829      	ldr	r0, [pc, #164]	; (800c604 <__lshift+0xd4>)
 800c560:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c564:	f000 fa0e 	bl	800c984 <__assert_func>
 800c568:	3101      	adds	r1, #1
 800c56a:	005b      	lsls	r3, r3, #1
 800c56c:	e7ee      	b.n	800c54c <__lshift+0x1c>
 800c56e:	2300      	movs	r3, #0
 800c570:	f100 0114 	add.w	r1, r0, #20
 800c574:	f100 0210 	add.w	r2, r0, #16
 800c578:	4618      	mov	r0, r3
 800c57a:	4553      	cmp	r3, sl
 800c57c:	db33      	blt.n	800c5e6 <__lshift+0xb6>
 800c57e:	6920      	ldr	r0, [r4, #16]
 800c580:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c584:	f104 0314 	add.w	r3, r4, #20
 800c588:	f019 091f 	ands.w	r9, r9, #31
 800c58c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c590:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c594:	d02b      	beq.n	800c5ee <__lshift+0xbe>
 800c596:	f1c9 0e20 	rsb	lr, r9, #32
 800c59a:	468a      	mov	sl, r1
 800c59c:	2200      	movs	r2, #0
 800c59e:	6818      	ldr	r0, [r3, #0]
 800c5a0:	fa00 f009 	lsl.w	r0, r0, r9
 800c5a4:	4310      	orrs	r0, r2
 800c5a6:	f84a 0b04 	str.w	r0, [sl], #4
 800c5aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5ae:	459c      	cmp	ip, r3
 800c5b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c5b4:	d8f3      	bhi.n	800c59e <__lshift+0x6e>
 800c5b6:	ebac 0304 	sub.w	r3, ip, r4
 800c5ba:	3b15      	subs	r3, #21
 800c5bc:	f023 0303 	bic.w	r3, r3, #3
 800c5c0:	3304      	adds	r3, #4
 800c5c2:	f104 0015 	add.w	r0, r4, #21
 800c5c6:	4584      	cmp	ip, r0
 800c5c8:	bf38      	it	cc
 800c5ca:	2304      	movcc	r3, #4
 800c5cc:	50ca      	str	r2, [r1, r3]
 800c5ce:	b10a      	cbz	r2, 800c5d4 <__lshift+0xa4>
 800c5d0:	f108 0602 	add.w	r6, r8, #2
 800c5d4:	3e01      	subs	r6, #1
 800c5d6:	4638      	mov	r0, r7
 800c5d8:	612e      	str	r6, [r5, #16]
 800c5da:	4621      	mov	r1, r4
 800c5dc:	f7ff fdd8 	bl	800c190 <_Bfree>
 800c5e0:	4628      	mov	r0, r5
 800c5e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c5ea:	3301      	adds	r3, #1
 800c5ec:	e7c5      	b.n	800c57a <__lshift+0x4a>
 800c5ee:	3904      	subs	r1, #4
 800c5f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c5f8:	459c      	cmp	ip, r3
 800c5fa:	d8f9      	bhi.n	800c5f0 <__lshift+0xc0>
 800c5fc:	e7ea      	b.n	800c5d4 <__lshift+0xa4>
 800c5fe:	bf00      	nop
 800c600:	0800d6e4 	.word	0x0800d6e4
 800c604:	0800d6f5 	.word	0x0800d6f5

0800c608 <__mcmp>:
 800c608:	b530      	push	{r4, r5, lr}
 800c60a:	6902      	ldr	r2, [r0, #16]
 800c60c:	690c      	ldr	r4, [r1, #16]
 800c60e:	1b12      	subs	r2, r2, r4
 800c610:	d10e      	bne.n	800c630 <__mcmp+0x28>
 800c612:	f100 0314 	add.w	r3, r0, #20
 800c616:	3114      	adds	r1, #20
 800c618:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c61c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c620:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c624:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c628:	42a5      	cmp	r5, r4
 800c62a:	d003      	beq.n	800c634 <__mcmp+0x2c>
 800c62c:	d305      	bcc.n	800c63a <__mcmp+0x32>
 800c62e:	2201      	movs	r2, #1
 800c630:	4610      	mov	r0, r2
 800c632:	bd30      	pop	{r4, r5, pc}
 800c634:	4283      	cmp	r3, r0
 800c636:	d3f3      	bcc.n	800c620 <__mcmp+0x18>
 800c638:	e7fa      	b.n	800c630 <__mcmp+0x28>
 800c63a:	f04f 32ff 	mov.w	r2, #4294967295
 800c63e:	e7f7      	b.n	800c630 <__mcmp+0x28>

0800c640 <__mdiff>:
 800c640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c644:	460c      	mov	r4, r1
 800c646:	4606      	mov	r6, r0
 800c648:	4611      	mov	r1, r2
 800c64a:	4620      	mov	r0, r4
 800c64c:	4690      	mov	r8, r2
 800c64e:	f7ff ffdb 	bl	800c608 <__mcmp>
 800c652:	1e05      	subs	r5, r0, #0
 800c654:	d110      	bne.n	800c678 <__mdiff+0x38>
 800c656:	4629      	mov	r1, r5
 800c658:	4630      	mov	r0, r6
 800c65a:	f7ff fd59 	bl	800c110 <_Balloc>
 800c65e:	b930      	cbnz	r0, 800c66e <__mdiff+0x2e>
 800c660:	4b3a      	ldr	r3, [pc, #232]	; (800c74c <__mdiff+0x10c>)
 800c662:	4602      	mov	r2, r0
 800c664:	f240 2137 	movw	r1, #567	; 0x237
 800c668:	4839      	ldr	r0, [pc, #228]	; (800c750 <__mdiff+0x110>)
 800c66a:	f000 f98b 	bl	800c984 <__assert_func>
 800c66e:	2301      	movs	r3, #1
 800c670:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c674:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c678:	bfa4      	itt	ge
 800c67a:	4643      	movge	r3, r8
 800c67c:	46a0      	movge	r8, r4
 800c67e:	4630      	mov	r0, r6
 800c680:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c684:	bfa6      	itte	ge
 800c686:	461c      	movge	r4, r3
 800c688:	2500      	movge	r5, #0
 800c68a:	2501      	movlt	r5, #1
 800c68c:	f7ff fd40 	bl	800c110 <_Balloc>
 800c690:	b920      	cbnz	r0, 800c69c <__mdiff+0x5c>
 800c692:	4b2e      	ldr	r3, [pc, #184]	; (800c74c <__mdiff+0x10c>)
 800c694:	4602      	mov	r2, r0
 800c696:	f240 2145 	movw	r1, #581	; 0x245
 800c69a:	e7e5      	b.n	800c668 <__mdiff+0x28>
 800c69c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c6a0:	6926      	ldr	r6, [r4, #16]
 800c6a2:	60c5      	str	r5, [r0, #12]
 800c6a4:	f104 0914 	add.w	r9, r4, #20
 800c6a8:	f108 0514 	add.w	r5, r8, #20
 800c6ac:	f100 0e14 	add.w	lr, r0, #20
 800c6b0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c6b4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c6b8:	f108 0210 	add.w	r2, r8, #16
 800c6bc:	46f2      	mov	sl, lr
 800c6be:	2100      	movs	r1, #0
 800c6c0:	f859 3b04 	ldr.w	r3, [r9], #4
 800c6c4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c6c8:	fa11 f88b 	uxtah	r8, r1, fp
 800c6cc:	b299      	uxth	r1, r3
 800c6ce:	0c1b      	lsrs	r3, r3, #16
 800c6d0:	eba8 0801 	sub.w	r8, r8, r1
 800c6d4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c6d8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c6dc:	fa1f f888 	uxth.w	r8, r8
 800c6e0:	1419      	asrs	r1, r3, #16
 800c6e2:	454e      	cmp	r6, r9
 800c6e4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c6e8:	f84a 3b04 	str.w	r3, [sl], #4
 800c6ec:	d8e8      	bhi.n	800c6c0 <__mdiff+0x80>
 800c6ee:	1b33      	subs	r3, r6, r4
 800c6f0:	3b15      	subs	r3, #21
 800c6f2:	f023 0303 	bic.w	r3, r3, #3
 800c6f6:	3304      	adds	r3, #4
 800c6f8:	3415      	adds	r4, #21
 800c6fa:	42a6      	cmp	r6, r4
 800c6fc:	bf38      	it	cc
 800c6fe:	2304      	movcc	r3, #4
 800c700:	441d      	add	r5, r3
 800c702:	4473      	add	r3, lr
 800c704:	469e      	mov	lr, r3
 800c706:	462e      	mov	r6, r5
 800c708:	4566      	cmp	r6, ip
 800c70a:	d30e      	bcc.n	800c72a <__mdiff+0xea>
 800c70c:	f10c 0203 	add.w	r2, ip, #3
 800c710:	1b52      	subs	r2, r2, r5
 800c712:	f022 0203 	bic.w	r2, r2, #3
 800c716:	3d03      	subs	r5, #3
 800c718:	45ac      	cmp	ip, r5
 800c71a:	bf38      	it	cc
 800c71c:	2200      	movcc	r2, #0
 800c71e:	4413      	add	r3, r2
 800c720:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c724:	b17a      	cbz	r2, 800c746 <__mdiff+0x106>
 800c726:	6107      	str	r7, [r0, #16]
 800c728:	e7a4      	b.n	800c674 <__mdiff+0x34>
 800c72a:	f856 8b04 	ldr.w	r8, [r6], #4
 800c72e:	fa11 f288 	uxtah	r2, r1, r8
 800c732:	1414      	asrs	r4, r2, #16
 800c734:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c738:	b292      	uxth	r2, r2
 800c73a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c73e:	f84e 2b04 	str.w	r2, [lr], #4
 800c742:	1421      	asrs	r1, r4, #16
 800c744:	e7e0      	b.n	800c708 <__mdiff+0xc8>
 800c746:	3f01      	subs	r7, #1
 800c748:	e7ea      	b.n	800c720 <__mdiff+0xe0>
 800c74a:	bf00      	nop
 800c74c:	0800d6e4 	.word	0x0800d6e4
 800c750:	0800d6f5 	.word	0x0800d6f5

0800c754 <__d2b>:
 800c754:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c758:	460f      	mov	r7, r1
 800c75a:	2101      	movs	r1, #1
 800c75c:	ec59 8b10 	vmov	r8, r9, d0
 800c760:	4616      	mov	r6, r2
 800c762:	f7ff fcd5 	bl	800c110 <_Balloc>
 800c766:	4604      	mov	r4, r0
 800c768:	b930      	cbnz	r0, 800c778 <__d2b+0x24>
 800c76a:	4602      	mov	r2, r0
 800c76c:	4b24      	ldr	r3, [pc, #144]	; (800c800 <__d2b+0xac>)
 800c76e:	4825      	ldr	r0, [pc, #148]	; (800c804 <__d2b+0xb0>)
 800c770:	f240 310f 	movw	r1, #783	; 0x30f
 800c774:	f000 f906 	bl	800c984 <__assert_func>
 800c778:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c77c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c780:	bb2d      	cbnz	r5, 800c7ce <__d2b+0x7a>
 800c782:	9301      	str	r3, [sp, #4]
 800c784:	f1b8 0300 	subs.w	r3, r8, #0
 800c788:	d026      	beq.n	800c7d8 <__d2b+0x84>
 800c78a:	4668      	mov	r0, sp
 800c78c:	9300      	str	r3, [sp, #0]
 800c78e:	f7ff fd87 	bl	800c2a0 <__lo0bits>
 800c792:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c796:	b1e8      	cbz	r0, 800c7d4 <__d2b+0x80>
 800c798:	f1c0 0320 	rsb	r3, r0, #32
 800c79c:	fa02 f303 	lsl.w	r3, r2, r3
 800c7a0:	430b      	orrs	r3, r1
 800c7a2:	40c2      	lsrs	r2, r0
 800c7a4:	6163      	str	r3, [r4, #20]
 800c7a6:	9201      	str	r2, [sp, #4]
 800c7a8:	9b01      	ldr	r3, [sp, #4]
 800c7aa:	61a3      	str	r3, [r4, #24]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	bf14      	ite	ne
 800c7b0:	2202      	movne	r2, #2
 800c7b2:	2201      	moveq	r2, #1
 800c7b4:	6122      	str	r2, [r4, #16]
 800c7b6:	b1bd      	cbz	r5, 800c7e8 <__d2b+0x94>
 800c7b8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c7bc:	4405      	add	r5, r0
 800c7be:	603d      	str	r5, [r7, #0]
 800c7c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c7c4:	6030      	str	r0, [r6, #0]
 800c7c6:	4620      	mov	r0, r4
 800c7c8:	b003      	add	sp, #12
 800c7ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c7d2:	e7d6      	b.n	800c782 <__d2b+0x2e>
 800c7d4:	6161      	str	r1, [r4, #20]
 800c7d6:	e7e7      	b.n	800c7a8 <__d2b+0x54>
 800c7d8:	a801      	add	r0, sp, #4
 800c7da:	f7ff fd61 	bl	800c2a0 <__lo0bits>
 800c7de:	9b01      	ldr	r3, [sp, #4]
 800c7e0:	6163      	str	r3, [r4, #20]
 800c7e2:	3020      	adds	r0, #32
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	e7e5      	b.n	800c7b4 <__d2b+0x60>
 800c7e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c7ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c7f0:	6038      	str	r0, [r7, #0]
 800c7f2:	6918      	ldr	r0, [r3, #16]
 800c7f4:	f7ff fd34 	bl	800c260 <__hi0bits>
 800c7f8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c7fc:	e7e2      	b.n	800c7c4 <__d2b+0x70>
 800c7fe:	bf00      	nop
 800c800:	0800d6e4 	.word	0x0800d6e4
 800c804:	0800d6f5 	.word	0x0800d6f5

0800c808 <__sflush_r>:
 800c808:	898a      	ldrh	r2, [r1, #12]
 800c80a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c80e:	4605      	mov	r5, r0
 800c810:	0710      	lsls	r0, r2, #28
 800c812:	460c      	mov	r4, r1
 800c814:	d458      	bmi.n	800c8c8 <__sflush_r+0xc0>
 800c816:	684b      	ldr	r3, [r1, #4]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	dc05      	bgt.n	800c828 <__sflush_r+0x20>
 800c81c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c81e:	2b00      	cmp	r3, #0
 800c820:	dc02      	bgt.n	800c828 <__sflush_r+0x20>
 800c822:	2000      	movs	r0, #0
 800c824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c828:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c82a:	2e00      	cmp	r6, #0
 800c82c:	d0f9      	beq.n	800c822 <__sflush_r+0x1a>
 800c82e:	2300      	movs	r3, #0
 800c830:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c834:	682f      	ldr	r7, [r5, #0]
 800c836:	6a21      	ldr	r1, [r4, #32]
 800c838:	602b      	str	r3, [r5, #0]
 800c83a:	d032      	beq.n	800c8a2 <__sflush_r+0x9a>
 800c83c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	075a      	lsls	r2, r3, #29
 800c842:	d505      	bpl.n	800c850 <__sflush_r+0x48>
 800c844:	6863      	ldr	r3, [r4, #4]
 800c846:	1ac0      	subs	r0, r0, r3
 800c848:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c84a:	b10b      	cbz	r3, 800c850 <__sflush_r+0x48>
 800c84c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c84e:	1ac0      	subs	r0, r0, r3
 800c850:	2300      	movs	r3, #0
 800c852:	4602      	mov	r2, r0
 800c854:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c856:	6a21      	ldr	r1, [r4, #32]
 800c858:	4628      	mov	r0, r5
 800c85a:	47b0      	blx	r6
 800c85c:	1c43      	adds	r3, r0, #1
 800c85e:	89a3      	ldrh	r3, [r4, #12]
 800c860:	d106      	bne.n	800c870 <__sflush_r+0x68>
 800c862:	6829      	ldr	r1, [r5, #0]
 800c864:	291d      	cmp	r1, #29
 800c866:	d82b      	bhi.n	800c8c0 <__sflush_r+0xb8>
 800c868:	4a29      	ldr	r2, [pc, #164]	; (800c910 <__sflush_r+0x108>)
 800c86a:	410a      	asrs	r2, r1
 800c86c:	07d6      	lsls	r6, r2, #31
 800c86e:	d427      	bmi.n	800c8c0 <__sflush_r+0xb8>
 800c870:	2200      	movs	r2, #0
 800c872:	6062      	str	r2, [r4, #4]
 800c874:	04d9      	lsls	r1, r3, #19
 800c876:	6922      	ldr	r2, [r4, #16]
 800c878:	6022      	str	r2, [r4, #0]
 800c87a:	d504      	bpl.n	800c886 <__sflush_r+0x7e>
 800c87c:	1c42      	adds	r2, r0, #1
 800c87e:	d101      	bne.n	800c884 <__sflush_r+0x7c>
 800c880:	682b      	ldr	r3, [r5, #0]
 800c882:	b903      	cbnz	r3, 800c886 <__sflush_r+0x7e>
 800c884:	6560      	str	r0, [r4, #84]	; 0x54
 800c886:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c888:	602f      	str	r7, [r5, #0]
 800c88a:	2900      	cmp	r1, #0
 800c88c:	d0c9      	beq.n	800c822 <__sflush_r+0x1a>
 800c88e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c892:	4299      	cmp	r1, r3
 800c894:	d002      	beq.n	800c89c <__sflush_r+0x94>
 800c896:	4628      	mov	r0, r5
 800c898:	f7ff fb3a 	bl	800bf10 <_free_r>
 800c89c:	2000      	movs	r0, #0
 800c89e:	6360      	str	r0, [r4, #52]	; 0x34
 800c8a0:	e7c0      	b.n	800c824 <__sflush_r+0x1c>
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	4628      	mov	r0, r5
 800c8a6:	47b0      	blx	r6
 800c8a8:	1c41      	adds	r1, r0, #1
 800c8aa:	d1c8      	bne.n	800c83e <__sflush_r+0x36>
 800c8ac:	682b      	ldr	r3, [r5, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d0c5      	beq.n	800c83e <__sflush_r+0x36>
 800c8b2:	2b1d      	cmp	r3, #29
 800c8b4:	d001      	beq.n	800c8ba <__sflush_r+0xb2>
 800c8b6:	2b16      	cmp	r3, #22
 800c8b8:	d101      	bne.n	800c8be <__sflush_r+0xb6>
 800c8ba:	602f      	str	r7, [r5, #0]
 800c8bc:	e7b1      	b.n	800c822 <__sflush_r+0x1a>
 800c8be:	89a3      	ldrh	r3, [r4, #12]
 800c8c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	e7ad      	b.n	800c824 <__sflush_r+0x1c>
 800c8c8:	690f      	ldr	r7, [r1, #16]
 800c8ca:	2f00      	cmp	r7, #0
 800c8cc:	d0a9      	beq.n	800c822 <__sflush_r+0x1a>
 800c8ce:	0793      	lsls	r3, r2, #30
 800c8d0:	680e      	ldr	r6, [r1, #0]
 800c8d2:	bf08      	it	eq
 800c8d4:	694b      	ldreq	r3, [r1, #20]
 800c8d6:	600f      	str	r7, [r1, #0]
 800c8d8:	bf18      	it	ne
 800c8da:	2300      	movne	r3, #0
 800c8dc:	eba6 0807 	sub.w	r8, r6, r7
 800c8e0:	608b      	str	r3, [r1, #8]
 800c8e2:	f1b8 0f00 	cmp.w	r8, #0
 800c8e6:	dd9c      	ble.n	800c822 <__sflush_r+0x1a>
 800c8e8:	6a21      	ldr	r1, [r4, #32]
 800c8ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8ec:	4643      	mov	r3, r8
 800c8ee:	463a      	mov	r2, r7
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	47b0      	blx	r6
 800c8f4:	2800      	cmp	r0, #0
 800c8f6:	dc06      	bgt.n	800c906 <__sflush_r+0xfe>
 800c8f8:	89a3      	ldrh	r3, [r4, #12]
 800c8fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8fe:	81a3      	strh	r3, [r4, #12]
 800c900:	f04f 30ff 	mov.w	r0, #4294967295
 800c904:	e78e      	b.n	800c824 <__sflush_r+0x1c>
 800c906:	4407      	add	r7, r0
 800c908:	eba8 0800 	sub.w	r8, r8, r0
 800c90c:	e7e9      	b.n	800c8e2 <__sflush_r+0xda>
 800c90e:	bf00      	nop
 800c910:	dfbffffe 	.word	0xdfbffffe

0800c914 <_fflush_r>:
 800c914:	b538      	push	{r3, r4, r5, lr}
 800c916:	690b      	ldr	r3, [r1, #16]
 800c918:	4605      	mov	r5, r0
 800c91a:	460c      	mov	r4, r1
 800c91c:	b913      	cbnz	r3, 800c924 <_fflush_r+0x10>
 800c91e:	2500      	movs	r5, #0
 800c920:	4628      	mov	r0, r5
 800c922:	bd38      	pop	{r3, r4, r5, pc}
 800c924:	b118      	cbz	r0, 800c92e <_fflush_r+0x1a>
 800c926:	6a03      	ldr	r3, [r0, #32]
 800c928:	b90b      	cbnz	r3, 800c92e <_fflush_r+0x1a>
 800c92a:	f7fe fb9f 	bl	800b06c <__sinit>
 800c92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d0f3      	beq.n	800c91e <_fflush_r+0xa>
 800c936:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c938:	07d0      	lsls	r0, r2, #31
 800c93a:	d404      	bmi.n	800c946 <_fflush_r+0x32>
 800c93c:	0599      	lsls	r1, r3, #22
 800c93e:	d402      	bmi.n	800c946 <_fflush_r+0x32>
 800c940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c942:	f7fe fce0 	bl	800b306 <__retarget_lock_acquire_recursive>
 800c946:	4628      	mov	r0, r5
 800c948:	4621      	mov	r1, r4
 800c94a:	f7ff ff5d 	bl	800c808 <__sflush_r>
 800c94e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c950:	07da      	lsls	r2, r3, #31
 800c952:	4605      	mov	r5, r0
 800c954:	d4e4      	bmi.n	800c920 <_fflush_r+0xc>
 800c956:	89a3      	ldrh	r3, [r4, #12]
 800c958:	059b      	lsls	r3, r3, #22
 800c95a:	d4e1      	bmi.n	800c920 <_fflush_r+0xc>
 800c95c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c95e:	f7fe fcd3 	bl	800b308 <__retarget_lock_release_recursive>
 800c962:	e7dd      	b.n	800c920 <_fflush_r+0xc>

0800c964 <_sbrk_r>:
 800c964:	b538      	push	{r3, r4, r5, lr}
 800c966:	4d06      	ldr	r5, [pc, #24]	; (800c980 <_sbrk_r+0x1c>)
 800c968:	2300      	movs	r3, #0
 800c96a:	4604      	mov	r4, r0
 800c96c:	4608      	mov	r0, r1
 800c96e:	602b      	str	r3, [r5, #0]
 800c970:	f7f6 f95a 	bl	8002c28 <_sbrk>
 800c974:	1c43      	adds	r3, r0, #1
 800c976:	d102      	bne.n	800c97e <_sbrk_r+0x1a>
 800c978:	682b      	ldr	r3, [r5, #0]
 800c97a:	b103      	cbz	r3, 800c97e <_sbrk_r+0x1a>
 800c97c:	6023      	str	r3, [r4, #0]
 800c97e:	bd38      	pop	{r3, r4, r5, pc}
 800c980:	200055c0 	.word	0x200055c0

0800c984 <__assert_func>:
 800c984:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c986:	4614      	mov	r4, r2
 800c988:	461a      	mov	r2, r3
 800c98a:	4b09      	ldr	r3, [pc, #36]	; (800c9b0 <__assert_func+0x2c>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4605      	mov	r5, r0
 800c990:	68d8      	ldr	r0, [r3, #12]
 800c992:	b14c      	cbz	r4, 800c9a8 <__assert_func+0x24>
 800c994:	4b07      	ldr	r3, [pc, #28]	; (800c9b4 <__assert_func+0x30>)
 800c996:	9100      	str	r1, [sp, #0]
 800c998:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c99c:	4906      	ldr	r1, [pc, #24]	; (800c9b8 <__assert_func+0x34>)
 800c99e:	462b      	mov	r3, r5
 800c9a0:	f000 f844 	bl	800ca2c <fiprintf>
 800c9a4:	f000 f854 	bl	800ca50 <abort>
 800c9a8:	4b04      	ldr	r3, [pc, #16]	; (800c9bc <__assert_func+0x38>)
 800c9aa:	461c      	mov	r4, r3
 800c9ac:	e7f3      	b.n	800c996 <__assert_func+0x12>
 800c9ae:	bf00      	nop
 800c9b0:	200000c0 	.word	0x200000c0
 800c9b4:	0800d856 	.word	0x0800d856
 800c9b8:	0800d863 	.word	0x0800d863
 800c9bc:	0800d891 	.word	0x0800d891

0800c9c0 <_calloc_r>:
 800c9c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9c2:	fba1 2402 	umull	r2, r4, r1, r2
 800c9c6:	b94c      	cbnz	r4, 800c9dc <_calloc_r+0x1c>
 800c9c8:	4611      	mov	r1, r2
 800c9ca:	9201      	str	r2, [sp, #4]
 800c9cc:	f7ff fb14 	bl	800bff8 <_malloc_r>
 800c9d0:	9a01      	ldr	r2, [sp, #4]
 800c9d2:	4605      	mov	r5, r0
 800c9d4:	b930      	cbnz	r0, 800c9e4 <_calloc_r+0x24>
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	b003      	add	sp, #12
 800c9da:	bd30      	pop	{r4, r5, pc}
 800c9dc:	220c      	movs	r2, #12
 800c9de:	6002      	str	r2, [r0, #0]
 800c9e0:	2500      	movs	r5, #0
 800c9e2:	e7f8      	b.n	800c9d6 <_calloc_r+0x16>
 800c9e4:	4621      	mov	r1, r4
 800c9e6:	f7fe fbba 	bl	800b15e <memset>
 800c9ea:	e7f4      	b.n	800c9d6 <_calloc_r+0x16>

0800c9ec <__ascii_mbtowc>:
 800c9ec:	b082      	sub	sp, #8
 800c9ee:	b901      	cbnz	r1, 800c9f2 <__ascii_mbtowc+0x6>
 800c9f0:	a901      	add	r1, sp, #4
 800c9f2:	b142      	cbz	r2, 800ca06 <__ascii_mbtowc+0x1a>
 800c9f4:	b14b      	cbz	r3, 800ca0a <__ascii_mbtowc+0x1e>
 800c9f6:	7813      	ldrb	r3, [r2, #0]
 800c9f8:	600b      	str	r3, [r1, #0]
 800c9fa:	7812      	ldrb	r2, [r2, #0]
 800c9fc:	1e10      	subs	r0, r2, #0
 800c9fe:	bf18      	it	ne
 800ca00:	2001      	movne	r0, #1
 800ca02:	b002      	add	sp, #8
 800ca04:	4770      	bx	lr
 800ca06:	4610      	mov	r0, r2
 800ca08:	e7fb      	b.n	800ca02 <__ascii_mbtowc+0x16>
 800ca0a:	f06f 0001 	mvn.w	r0, #1
 800ca0e:	e7f8      	b.n	800ca02 <__ascii_mbtowc+0x16>

0800ca10 <__ascii_wctomb>:
 800ca10:	b149      	cbz	r1, 800ca26 <__ascii_wctomb+0x16>
 800ca12:	2aff      	cmp	r2, #255	; 0xff
 800ca14:	bf85      	ittet	hi
 800ca16:	238a      	movhi	r3, #138	; 0x8a
 800ca18:	6003      	strhi	r3, [r0, #0]
 800ca1a:	700a      	strbls	r2, [r1, #0]
 800ca1c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ca20:	bf98      	it	ls
 800ca22:	2001      	movls	r0, #1
 800ca24:	4770      	bx	lr
 800ca26:	4608      	mov	r0, r1
 800ca28:	4770      	bx	lr
	...

0800ca2c <fiprintf>:
 800ca2c:	b40e      	push	{r1, r2, r3}
 800ca2e:	b503      	push	{r0, r1, lr}
 800ca30:	4601      	mov	r1, r0
 800ca32:	ab03      	add	r3, sp, #12
 800ca34:	4805      	ldr	r0, [pc, #20]	; (800ca4c <fiprintf+0x20>)
 800ca36:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca3a:	6800      	ldr	r0, [r0, #0]
 800ca3c:	9301      	str	r3, [sp, #4]
 800ca3e:	f000 f837 	bl	800cab0 <_vfiprintf_r>
 800ca42:	b002      	add	sp, #8
 800ca44:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca48:	b003      	add	sp, #12
 800ca4a:	4770      	bx	lr
 800ca4c:	200000c0 	.word	0x200000c0

0800ca50 <abort>:
 800ca50:	b508      	push	{r3, lr}
 800ca52:	2006      	movs	r0, #6
 800ca54:	f000 fa04 	bl	800ce60 <raise>
 800ca58:	2001      	movs	r0, #1
 800ca5a:	f7f6 f86d 	bl	8002b38 <_exit>

0800ca5e <__sfputc_r>:
 800ca5e:	6893      	ldr	r3, [r2, #8]
 800ca60:	3b01      	subs	r3, #1
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	b410      	push	{r4}
 800ca66:	6093      	str	r3, [r2, #8]
 800ca68:	da08      	bge.n	800ca7c <__sfputc_r+0x1e>
 800ca6a:	6994      	ldr	r4, [r2, #24]
 800ca6c:	42a3      	cmp	r3, r4
 800ca6e:	db01      	blt.n	800ca74 <__sfputc_r+0x16>
 800ca70:	290a      	cmp	r1, #10
 800ca72:	d103      	bne.n	800ca7c <__sfputc_r+0x1e>
 800ca74:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca78:	f000 b934 	b.w	800cce4 <__swbuf_r>
 800ca7c:	6813      	ldr	r3, [r2, #0]
 800ca7e:	1c58      	adds	r0, r3, #1
 800ca80:	6010      	str	r0, [r2, #0]
 800ca82:	7019      	strb	r1, [r3, #0]
 800ca84:	4608      	mov	r0, r1
 800ca86:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca8a:	4770      	bx	lr

0800ca8c <__sfputs_r>:
 800ca8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca8e:	4606      	mov	r6, r0
 800ca90:	460f      	mov	r7, r1
 800ca92:	4614      	mov	r4, r2
 800ca94:	18d5      	adds	r5, r2, r3
 800ca96:	42ac      	cmp	r4, r5
 800ca98:	d101      	bne.n	800ca9e <__sfputs_r+0x12>
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	e007      	b.n	800caae <__sfputs_r+0x22>
 800ca9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caa2:	463a      	mov	r2, r7
 800caa4:	4630      	mov	r0, r6
 800caa6:	f7ff ffda 	bl	800ca5e <__sfputc_r>
 800caaa:	1c43      	adds	r3, r0, #1
 800caac:	d1f3      	bne.n	800ca96 <__sfputs_r+0xa>
 800caae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cab0 <_vfiprintf_r>:
 800cab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab4:	460d      	mov	r5, r1
 800cab6:	b09d      	sub	sp, #116	; 0x74
 800cab8:	4614      	mov	r4, r2
 800caba:	4698      	mov	r8, r3
 800cabc:	4606      	mov	r6, r0
 800cabe:	b118      	cbz	r0, 800cac8 <_vfiprintf_r+0x18>
 800cac0:	6a03      	ldr	r3, [r0, #32]
 800cac2:	b90b      	cbnz	r3, 800cac8 <_vfiprintf_r+0x18>
 800cac4:	f7fe fad2 	bl	800b06c <__sinit>
 800cac8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800caca:	07d9      	lsls	r1, r3, #31
 800cacc:	d405      	bmi.n	800cada <_vfiprintf_r+0x2a>
 800cace:	89ab      	ldrh	r3, [r5, #12]
 800cad0:	059a      	lsls	r2, r3, #22
 800cad2:	d402      	bmi.n	800cada <_vfiprintf_r+0x2a>
 800cad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cad6:	f7fe fc16 	bl	800b306 <__retarget_lock_acquire_recursive>
 800cada:	89ab      	ldrh	r3, [r5, #12]
 800cadc:	071b      	lsls	r3, r3, #28
 800cade:	d501      	bpl.n	800cae4 <_vfiprintf_r+0x34>
 800cae0:	692b      	ldr	r3, [r5, #16]
 800cae2:	b99b      	cbnz	r3, 800cb0c <_vfiprintf_r+0x5c>
 800cae4:	4629      	mov	r1, r5
 800cae6:	4630      	mov	r0, r6
 800cae8:	f000 f93a 	bl	800cd60 <__swsetup_r>
 800caec:	b170      	cbz	r0, 800cb0c <_vfiprintf_r+0x5c>
 800caee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800caf0:	07dc      	lsls	r4, r3, #31
 800caf2:	d504      	bpl.n	800cafe <_vfiprintf_r+0x4e>
 800caf4:	f04f 30ff 	mov.w	r0, #4294967295
 800caf8:	b01d      	add	sp, #116	; 0x74
 800cafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cafe:	89ab      	ldrh	r3, [r5, #12]
 800cb00:	0598      	lsls	r0, r3, #22
 800cb02:	d4f7      	bmi.n	800caf4 <_vfiprintf_r+0x44>
 800cb04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb06:	f7fe fbff 	bl	800b308 <__retarget_lock_release_recursive>
 800cb0a:	e7f3      	b.n	800caf4 <_vfiprintf_r+0x44>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	9309      	str	r3, [sp, #36]	; 0x24
 800cb10:	2320      	movs	r3, #32
 800cb12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb16:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb1a:	2330      	movs	r3, #48	; 0x30
 800cb1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ccd0 <_vfiprintf_r+0x220>
 800cb20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb24:	f04f 0901 	mov.w	r9, #1
 800cb28:	4623      	mov	r3, r4
 800cb2a:	469a      	mov	sl, r3
 800cb2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb30:	b10a      	cbz	r2, 800cb36 <_vfiprintf_r+0x86>
 800cb32:	2a25      	cmp	r2, #37	; 0x25
 800cb34:	d1f9      	bne.n	800cb2a <_vfiprintf_r+0x7a>
 800cb36:	ebba 0b04 	subs.w	fp, sl, r4
 800cb3a:	d00b      	beq.n	800cb54 <_vfiprintf_r+0xa4>
 800cb3c:	465b      	mov	r3, fp
 800cb3e:	4622      	mov	r2, r4
 800cb40:	4629      	mov	r1, r5
 800cb42:	4630      	mov	r0, r6
 800cb44:	f7ff ffa2 	bl	800ca8c <__sfputs_r>
 800cb48:	3001      	adds	r0, #1
 800cb4a:	f000 80a9 	beq.w	800cca0 <_vfiprintf_r+0x1f0>
 800cb4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb50:	445a      	add	r2, fp
 800cb52:	9209      	str	r2, [sp, #36]	; 0x24
 800cb54:	f89a 3000 	ldrb.w	r3, [sl]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	f000 80a1 	beq.w	800cca0 <_vfiprintf_r+0x1f0>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	f04f 32ff 	mov.w	r2, #4294967295
 800cb64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb68:	f10a 0a01 	add.w	sl, sl, #1
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	9307      	str	r3, [sp, #28]
 800cb70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb74:	931a      	str	r3, [sp, #104]	; 0x68
 800cb76:	4654      	mov	r4, sl
 800cb78:	2205      	movs	r2, #5
 800cb7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb7e:	4854      	ldr	r0, [pc, #336]	; (800ccd0 <_vfiprintf_r+0x220>)
 800cb80:	f7f3 fb5e 	bl	8000240 <memchr>
 800cb84:	9a04      	ldr	r2, [sp, #16]
 800cb86:	b9d8      	cbnz	r0, 800cbc0 <_vfiprintf_r+0x110>
 800cb88:	06d1      	lsls	r1, r2, #27
 800cb8a:	bf44      	itt	mi
 800cb8c:	2320      	movmi	r3, #32
 800cb8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb92:	0713      	lsls	r3, r2, #28
 800cb94:	bf44      	itt	mi
 800cb96:	232b      	movmi	r3, #43	; 0x2b
 800cb98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb9c:	f89a 3000 	ldrb.w	r3, [sl]
 800cba0:	2b2a      	cmp	r3, #42	; 0x2a
 800cba2:	d015      	beq.n	800cbd0 <_vfiprintf_r+0x120>
 800cba4:	9a07      	ldr	r2, [sp, #28]
 800cba6:	4654      	mov	r4, sl
 800cba8:	2000      	movs	r0, #0
 800cbaa:	f04f 0c0a 	mov.w	ip, #10
 800cbae:	4621      	mov	r1, r4
 800cbb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbb4:	3b30      	subs	r3, #48	; 0x30
 800cbb6:	2b09      	cmp	r3, #9
 800cbb8:	d94d      	bls.n	800cc56 <_vfiprintf_r+0x1a6>
 800cbba:	b1b0      	cbz	r0, 800cbea <_vfiprintf_r+0x13a>
 800cbbc:	9207      	str	r2, [sp, #28]
 800cbbe:	e014      	b.n	800cbea <_vfiprintf_r+0x13a>
 800cbc0:	eba0 0308 	sub.w	r3, r0, r8
 800cbc4:	fa09 f303 	lsl.w	r3, r9, r3
 800cbc8:	4313      	orrs	r3, r2
 800cbca:	9304      	str	r3, [sp, #16]
 800cbcc:	46a2      	mov	sl, r4
 800cbce:	e7d2      	b.n	800cb76 <_vfiprintf_r+0xc6>
 800cbd0:	9b03      	ldr	r3, [sp, #12]
 800cbd2:	1d19      	adds	r1, r3, #4
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	9103      	str	r1, [sp, #12]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	bfbb      	ittet	lt
 800cbdc:	425b      	neglt	r3, r3
 800cbde:	f042 0202 	orrlt.w	r2, r2, #2
 800cbe2:	9307      	strge	r3, [sp, #28]
 800cbe4:	9307      	strlt	r3, [sp, #28]
 800cbe6:	bfb8      	it	lt
 800cbe8:	9204      	strlt	r2, [sp, #16]
 800cbea:	7823      	ldrb	r3, [r4, #0]
 800cbec:	2b2e      	cmp	r3, #46	; 0x2e
 800cbee:	d10c      	bne.n	800cc0a <_vfiprintf_r+0x15a>
 800cbf0:	7863      	ldrb	r3, [r4, #1]
 800cbf2:	2b2a      	cmp	r3, #42	; 0x2a
 800cbf4:	d134      	bne.n	800cc60 <_vfiprintf_r+0x1b0>
 800cbf6:	9b03      	ldr	r3, [sp, #12]
 800cbf8:	1d1a      	adds	r2, r3, #4
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	9203      	str	r2, [sp, #12]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	bfb8      	it	lt
 800cc02:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc06:	3402      	adds	r4, #2
 800cc08:	9305      	str	r3, [sp, #20]
 800cc0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cce0 <_vfiprintf_r+0x230>
 800cc0e:	7821      	ldrb	r1, [r4, #0]
 800cc10:	2203      	movs	r2, #3
 800cc12:	4650      	mov	r0, sl
 800cc14:	f7f3 fb14 	bl	8000240 <memchr>
 800cc18:	b138      	cbz	r0, 800cc2a <_vfiprintf_r+0x17a>
 800cc1a:	9b04      	ldr	r3, [sp, #16]
 800cc1c:	eba0 000a 	sub.w	r0, r0, sl
 800cc20:	2240      	movs	r2, #64	; 0x40
 800cc22:	4082      	lsls	r2, r0
 800cc24:	4313      	orrs	r3, r2
 800cc26:	3401      	adds	r4, #1
 800cc28:	9304      	str	r3, [sp, #16]
 800cc2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc2e:	4829      	ldr	r0, [pc, #164]	; (800ccd4 <_vfiprintf_r+0x224>)
 800cc30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc34:	2206      	movs	r2, #6
 800cc36:	f7f3 fb03 	bl	8000240 <memchr>
 800cc3a:	2800      	cmp	r0, #0
 800cc3c:	d03f      	beq.n	800ccbe <_vfiprintf_r+0x20e>
 800cc3e:	4b26      	ldr	r3, [pc, #152]	; (800ccd8 <_vfiprintf_r+0x228>)
 800cc40:	bb1b      	cbnz	r3, 800cc8a <_vfiprintf_r+0x1da>
 800cc42:	9b03      	ldr	r3, [sp, #12]
 800cc44:	3307      	adds	r3, #7
 800cc46:	f023 0307 	bic.w	r3, r3, #7
 800cc4a:	3308      	adds	r3, #8
 800cc4c:	9303      	str	r3, [sp, #12]
 800cc4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc50:	443b      	add	r3, r7
 800cc52:	9309      	str	r3, [sp, #36]	; 0x24
 800cc54:	e768      	b.n	800cb28 <_vfiprintf_r+0x78>
 800cc56:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc5a:	460c      	mov	r4, r1
 800cc5c:	2001      	movs	r0, #1
 800cc5e:	e7a6      	b.n	800cbae <_vfiprintf_r+0xfe>
 800cc60:	2300      	movs	r3, #0
 800cc62:	3401      	adds	r4, #1
 800cc64:	9305      	str	r3, [sp, #20]
 800cc66:	4619      	mov	r1, r3
 800cc68:	f04f 0c0a 	mov.w	ip, #10
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc72:	3a30      	subs	r2, #48	; 0x30
 800cc74:	2a09      	cmp	r2, #9
 800cc76:	d903      	bls.n	800cc80 <_vfiprintf_r+0x1d0>
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d0c6      	beq.n	800cc0a <_vfiprintf_r+0x15a>
 800cc7c:	9105      	str	r1, [sp, #20]
 800cc7e:	e7c4      	b.n	800cc0a <_vfiprintf_r+0x15a>
 800cc80:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc84:	4604      	mov	r4, r0
 800cc86:	2301      	movs	r3, #1
 800cc88:	e7f0      	b.n	800cc6c <_vfiprintf_r+0x1bc>
 800cc8a:	ab03      	add	r3, sp, #12
 800cc8c:	9300      	str	r3, [sp, #0]
 800cc8e:	462a      	mov	r2, r5
 800cc90:	4b12      	ldr	r3, [pc, #72]	; (800ccdc <_vfiprintf_r+0x22c>)
 800cc92:	a904      	add	r1, sp, #16
 800cc94:	4630      	mov	r0, r6
 800cc96:	f7fd fdb3 	bl	800a800 <_printf_float>
 800cc9a:	4607      	mov	r7, r0
 800cc9c:	1c78      	adds	r0, r7, #1
 800cc9e:	d1d6      	bne.n	800cc4e <_vfiprintf_r+0x19e>
 800cca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cca2:	07d9      	lsls	r1, r3, #31
 800cca4:	d405      	bmi.n	800ccb2 <_vfiprintf_r+0x202>
 800cca6:	89ab      	ldrh	r3, [r5, #12]
 800cca8:	059a      	lsls	r2, r3, #22
 800ccaa:	d402      	bmi.n	800ccb2 <_vfiprintf_r+0x202>
 800ccac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccae:	f7fe fb2b 	bl	800b308 <__retarget_lock_release_recursive>
 800ccb2:	89ab      	ldrh	r3, [r5, #12]
 800ccb4:	065b      	lsls	r3, r3, #25
 800ccb6:	f53f af1d 	bmi.w	800caf4 <_vfiprintf_r+0x44>
 800ccba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccbc:	e71c      	b.n	800caf8 <_vfiprintf_r+0x48>
 800ccbe:	ab03      	add	r3, sp, #12
 800ccc0:	9300      	str	r3, [sp, #0]
 800ccc2:	462a      	mov	r2, r5
 800ccc4:	4b05      	ldr	r3, [pc, #20]	; (800ccdc <_vfiprintf_r+0x22c>)
 800ccc6:	a904      	add	r1, sp, #16
 800ccc8:	4630      	mov	r0, r6
 800ccca:	f7fe f821 	bl	800ad10 <_printf_i>
 800ccce:	e7e4      	b.n	800cc9a <_vfiprintf_r+0x1ea>
 800ccd0:	0800d993 	.word	0x0800d993
 800ccd4:	0800d99d 	.word	0x0800d99d
 800ccd8:	0800a801 	.word	0x0800a801
 800ccdc:	0800ca8d 	.word	0x0800ca8d
 800cce0:	0800d999 	.word	0x0800d999

0800cce4 <__swbuf_r>:
 800cce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cce6:	460e      	mov	r6, r1
 800cce8:	4614      	mov	r4, r2
 800ccea:	4605      	mov	r5, r0
 800ccec:	b118      	cbz	r0, 800ccf6 <__swbuf_r+0x12>
 800ccee:	6a03      	ldr	r3, [r0, #32]
 800ccf0:	b90b      	cbnz	r3, 800ccf6 <__swbuf_r+0x12>
 800ccf2:	f7fe f9bb 	bl	800b06c <__sinit>
 800ccf6:	69a3      	ldr	r3, [r4, #24]
 800ccf8:	60a3      	str	r3, [r4, #8]
 800ccfa:	89a3      	ldrh	r3, [r4, #12]
 800ccfc:	071a      	lsls	r2, r3, #28
 800ccfe:	d525      	bpl.n	800cd4c <__swbuf_r+0x68>
 800cd00:	6923      	ldr	r3, [r4, #16]
 800cd02:	b31b      	cbz	r3, 800cd4c <__swbuf_r+0x68>
 800cd04:	6823      	ldr	r3, [r4, #0]
 800cd06:	6922      	ldr	r2, [r4, #16]
 800cd08:	1a98      	subs	r0, r3, r2
 800cd0a:	6963      	ldr	r3, [r4, #20]
 800cd0c:	b2f6      	uxtb	r6, r6
 800cd0e:	4283      	cmp	r3, r0
 800cd10:	4637      	mov	r7, r6
 800cd12:	dc04      	bgt.n	800cd1e <__swbuf_r+0x3a>
 800cd14:	4621      	mov	r1, r4
 800cd16:	4628      	mov	r0, r5
 800cd18:	f7ff fdfc 	bl	800c914 <_fflush_r>
 800cd1c:	b9e0      	cbnz	r0, 800cd58 <__swbuf_r+0x74>
 800cd1e:	68a3      	ldr	r3, [r4, #8]
 800cd20:	3b01      	subs	r3, #1
 800cd22:	60a3      	str	r3, [r4, #8]
 800cd24:	6823      	ldr	r3, [r4, #0]
 800cd26:	1c5a      	adds	r2, r3, #1
 800cd28:	6022      	str	r2, [r4, #0]
 800cd2a:	701e      	strb	r6, [r3, #0]
 800cd2c:	6962      	ldr	r2, [r4, #20]
 800cd2e:	1c43      	adds	r3, r0, #1
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d004      	beq.n	800cd3e <__swbuf_r+0x5a>
 800cd34:	89a3      	ldrh	r3, [r4, #12]
 800cd36:	07db      	lsls	r3, r3, #31
 800cd38:	d506      	bpl.n	800cd48 <__swbuf_r+0x64>
 800cd3a:	2e0a      	cmp	r6, #10
 800cd3c:	d104      	bne.n	800cd48 <__swbuf_r+0x64>
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f7ff fde7 	bl	800c914 <_fflush_r>
 800cd46:	b938      	cbnz	r0, 800cd58 <__swbuf_r+0x74>
 800cd48:	4638      	mov	r0, r7
 800cd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd4c:	4621      	mov	r1, r4
 800cd4e:	4628      	mov	r0, r5
 800cd50:	f000 f806 	bl	800cd60 <__swsetup_r>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	d0d5      	beq.n	800cd04 <__swbuf_r+0x20>
 800cd58:	f04f 37ff 	mov.w	r7, #4294967295
 800cd5c:	e7f4      	b.n	800cd48 <__swbuf_r+0x64>
	...

0800cd60 <__swsetup_r>:
 800cd60:	b538      	push	{r3, r4, r5, lr}
 800cd62:	4b2a      	ldr	r3, [pc, #168]	; (800ce0c <__swsetup_r+0xac>)
 800cd64:	4605      	mov	r5, r0
 800cd66:	6818      	ldr	r0, [r3, #0]
 800cd68:	460c      	mov	r4, r1
 800cd6a:	b118      	cbz	r0, 800cd74 <__swsetup_r+0x14>
 800cd6c:	6a03      	ldr	r3, [r0, #32]
 800cd6e:	b90b      	cbnz	r3, 800cd74 <__swsetup_r+0x14>
 800cd70:	f7fe f97c 	bl	800b06c <__sinit>
 800cd74:	89a3      	ldrh	r3, [r4, #12]
 800cd76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd7a:	0718      	lsls	r0, r3, #28
 800cd7c:	d422      	bmi.n	800cdc4 <__swsetup_r+0x64>
 800cd7e:	06d9      	lsls	r1, r3, #27
 800cd80:	d407      	bmi.n	800cd92 <__swsetup_r+0x32>
 800cd82:	2309      	movs	r3, #9
 800cd84:	602b      	str	r3, [r5, #0]
 800cd86:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cd8a:	81a3      	strh	r3, [r4, #12]
 800cd8c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd90:	e034      	b.n	800cdfc <__swsetup_r+0x9c>
 800cd92:	0758      	lsls	r0, r3, #29
 800cd94:	d512      	bpl.n	800cdbc <__swsetup_r+0x5c>
 800cd96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd98:	b141      	cbz	r1, 800cdac <__swsetup_r+0x4c>
 800cd9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cd9e:	4299      	cmp	r1, r3
 800cda0:	d002      	beq.n	800cda8 <__swsetup_r+0x48>
 800cda2:	4628      	mov	r0, r5
 800cda4:	f7ff f8b4 	bl	800bf10 <_free_r>
 800cda8:	2300      	movs	r3, #0
 800cdaa:	6363      	str	r3, [r4, #52]	; 0x34
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cdb2:	81a3      	strh	r3, [r4, #12]
 800cdb4:	2300      	movs	r3, #0
 800cdb6:	6063      	str	r3, [r4, #4]
 800cdb8:	6923      	ldr	r3, [r4, #16]
 800cdba:	6023      	str	r3, [r4, #0]
 800cdbc:	89a3      	ldrh	r3, [r4, #12]
 800cdbe:	f043 0308 	orr.w	r3, r3, #8
 800cdc2:	81a3      	strh	r3, [r4, #12]
 800cdc4:	6923      	ldr	r3, [r4, #16]
 800cdc6:	b94b      	cbnz	r3, 800cddc <__swsetup_r+0x7c>
 800cdc8:	89a3      	ldrh	r3, [r4, #12]
 800cdca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cdce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cdd2:	d003      	beq.n	800cddc <__swsetup_r+0x7c>
 800cdd4:	4621      	mov	r1, r4
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	f000 f884 	bl	800cee4 <__smakebuf_r>
 800cddc:	89a0      	ldrh	r0, [r4, #12]
 800cdde:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cde2:	f010 0301 	ands.w	r3, r0, #1
 800cde6:	d00a      	beq.n	800cdfe <__swsetup_r+0x9e>
 800cde8:	2300      	movs	r3, #0
 800cdea:	60a3      	str	r3, [r4, #8]
 800cdec:	6963      	ldr	r3, [r4, #20]
 800cdee:	425b      	negs	r3, r3
 800cdf0:	61a3      	str	r3, [r4, #24]
 800cdf2:	6923      	ldr	r3, [r4, #16]
 800cdf4:	b943      	cbnz	r3, 800ce08 <__swsetup_r+0xa8>
 800cdf6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cdfa:	d1c4      	bne.n	800cd86 <__swsetup_r+0x26>
 800cdfc:	bd38      	pop	{r3, r4, r5, pc}
 800cdfe:	0781      	lsls	r1, r0, #30
 800ce00:	bf58      	it	pl
 800ce02:	6963      	ldrpl	r3, [r4, #20]
 800ce04:	60a3      	str	r3, [r4, #8]
 800ce06:	e7f4      	b.n	800cdf2 <__swsetup_r+0x92>
 800ce08:	2000      	movs	r0, #0
 800ce0a:	e7f7      	b.n	800cdfc <__swsetup_r+0x9c>
 800ce0c:	200000c0 	.word	0x200000c0

0800ce10 <_raise_r>:
 800ce10:	291f      	cmp	r1, #31
 800ce12:	b538      	push	{r3, r4, r5, lr}
 800ce14:	4604      	mov	r4, r0
 800ce16:	460d      	mov	r5, r1
 800ce18:	d904      	bls.n	800ce24 <_raise_r+0x14>
 800ce1a:	2316      	movs	r3, #22
 800ce1c:	6003      	str	r3, [r0, #0]
 800ce1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ce22:	bd38      	pop	{r3, r4, r5, pc}
 800ce24:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ce26:	b112      	cbz	r2, 800ce2e <_raise_r+0x1e>
 800ce28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce2c:	b94b      	cbnz	r3, 800ce42 <_raise_r+0x32>
 800ce2e:	4620      	mov	r0, r4
 800ce30:	f000 f830 	bl	800ce94 <_getpid_r>
 800ce34:	462a      	mov	r2, r5
 800ce36:	4601      	mov	r1, r0
 800ce38:	4620      	mov	r0, r4
 800ce3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce3e:	f000 b817 	b.w	800ce70 <_kill_r>
 800ce42:	2b01      	cmp	r3, #1
 800ce44:	d00a      	beq.n	800ce5c <_raise_r+0x4c>
 800ce46:	1c59      	adds	r1, r3, #1
 800ce48:	d103      	bne.n	800ce52 <_raise_r+0x42>
 800ce4a:	2316      	movs	r3, #22
 800ce4c:	6003      	str	r3, [r0, #0]
 800ce4e:	2001      	movs	r0, #1
 800ce50:	e7e7      	b.n	800ce22 <_raise_r+0x12>
 800ce52:	2400      	movs	r4, #0
 800ce54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ce58:	4628      	mov	r0, r5
 800ce5a:	4798      	blx	r3
 800ce5c:	2000      	movs	r0, #0
 800ce5e:	e7e0      	b.n	800ce22 <_raise_r+0x12>

0800ce60 <raise>:
 800ce60:	4b02      	ldr	r3, [pc, #8]	; (800ce6c <raise+0xc>)
 800ce62:	4601      	mov	r1, r0
 800ce64:	6818      	ldr	r0, [r3, #0]
 800ce66:	f7ff bfd3 	b.w	800ce10 <_raise_r>
 800ce6a:	bf00      	nop
 800ce6c:	200000c0 	.word	0x200000c0

0800ce70 <_kill_r>:
 800ce70:	b538      	push	{r3, r4, r5, lr}
 800ce72:	4d07      	ldr	r5, [pc, #28]	; (800ce90 <_kill_r+0x20>)
 800ce74:	2300      	movs	r3, #0
 800ce76:	4604      	mov	r4, r0
 800ce78:	4608      	mov	r0, r1
 800ce7a:	4611      	mov	r1, r2
 800ce7c:	602b      	str	r3, [r5, #0]
 800ce7e:	f7f5 fe4b 	bl	8002b18 <_kill>
 800ce82:	1c43      	adds	r3, r0, #1
 800ce84:	d102      	bne.n	800ce8c <_kill_r+0x1c>
 800ce86:	682b      	ldr	r3, [r5, #0]
 800ce88:	b103      	cbz	r3, 800ce8c <_kill_r+0x1c>
 800ce8a:	6023      	str	r3, [r4, #0]
 800ce8c:	bd38      	pop	{r3, r4, r5, pc}
 800ce8e:	bf00      	nop
 800ce90:	200055c0 	.word	0x200055c0

0800ce94 <_getpid_r>:
 800ce94:	f7f5 be38 	b.w	8002b08 <_getpid>

0800ce98 <__swhatbuf_r>:
 800ce98:	b570      	push	{r4, r5, r6, lr}
 800ce9a:	460c      	mov	r4, r1
 800ce9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cea0:	2900      	cmp	r1, #0
 800cea2:	b096      	sub	sp, #88	; 0x58
 800cea4:	4615      	mov	r5, r2
 800cea6:	461e      	mov	r6, r3
 800cea8:	da0d      	bge.n	800cec6 <__swhatbuf_r+0x2e>
 800ceaa:	89a3      	ldrh	r3, [r4, #12]
 800ceac:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ceb0:	f04f 0100 	mov.w	r1, #0
 800ceb4:	bf0c      	ite	eq
 800ceb6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ceba:	2340      	movne	r3, #64	; 0x40
 800cebc:	2000      	movs	r0, #0
 800cebe:	6031      	str	r1, [r6, #0]
 800cec0:	602b      	str	r3, [r5, #0]
 800cec2:	b016      	add	sp, #88	; 0x58
 800cec4:	bd70      	pop	{r4, r5, r6, pc}
 800cec6:	466a      	mov	r2, sp
 800cec8:	f000 f848 	bl	800cf5c <_fstat_r>
 800cecc:	2800      	cmp	r0, #0
 800cece:	dbec      	blt.n	800ceaa <__swhatbuf_r+0x12>
 800ced0:	9901      	ldr	r1, [sp, #4]
 800ced2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ced6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ceda:	4259      	negs	r1, r3
 800cedc:	4159      	adcs	r1, r3
 800cede:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cee2:	e7eb      	b.n	800cebc <__swhatbuf_r+0x24>

0800cee4 <__smakebuf_r>:
 800cee4:	898b      	ldrh	r3, [r1, #12]
 800cee6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cee8:	079d      	lsls	r5, r3, #30
 800ceea:	4606      	mov	r6, r0
 800ceec:	460c      	mov	r4, r1
 800ceee:	d507      	bpl.n	800cf00 <__smakebuf_r+0x1c>
 800cef0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cef4:	6023      	str	r3, [r4, #0]
 800cef6:	6123      	str	r3, [r4, #16]
 800cef8:	2301      	movs	r3, #1
 800cefa:	6163      	str	r3, [r4, #20]
 800cefc:	b002      	add	sp, #8
 800cefe:	bd70      	pop	{r4, r5, r6, pc}
 800cf00:	ab01      	add	r3, sp, #4
 800cf02:	466a      	mov	r2, sp
 800cf04:	f7ff ffc8 	bl	800ce98 <__swhatbuf_r>
 800cf08:	9900      	ldr	r1, [sp, #0]
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	4630      	mov	r0, r6
 800cf0e:	f7ff f873 	bl	800bff8 <_malloc_r>
 800cf12:	b948      	cbnz	r0, 800cf28 <__smakebuf_r+0x44>
 800cf14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf18:	059a      	lsls	r2, r3, #22
 800cf1a:	d4ef      	bmi.n	800cefc <__smakebuf_r+0x18>
 800cf1c:	f023 0303 	bic.w	r3, r3, #3
 800cf20:	f043 0302 	orr.w	r3, r3, #2
 800cf24:	81a3      	strh	r3, [r4, #12]
 800cf26:	e7e3      	b.n	800cef0 <__smakebuf_r+0xc>
 800cf28:	89a3      	ldrh	r3, [r4, #12]
 800cf2a:	6020      	str	r0, [r4, #0]
 800cf2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf30:	81a3      	strh	r3, [r4, #12]
 800cf32:	9b00      	ldr	r3, [sp, #0]
 800cf34:	6163      	str	r3, [r4, #20]
 800cf36:	9b01      	ldr	r3, [sp, #4]
 800cf38:	6120      	str	r0, [r4, #16]
 800cf3a:	b15b      	cbz	r3, 800cf54 <__smakebuf_r+0x70>
 800cf3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf40:	4630      	mov	r0, r6
 800cf42:	f000 f81d 	bl	800cf80 <_isatty_r>
 800cf46:	b128      	cbz	r0, 800cf54 <__smakebuf_r+0x70>
 800cf48:	89a3      	ldrh	r3, [r4, #12]
 800cf4a:	f023 0303 	bic.w	r3, r3, #3
 800cf4e:	f043 0301 	orr.w	r3, r3, #1
 800cf52:	81a3      	strh	r3, [r4, #12]
 800cf54:	89a3      	ldrh	r3, [r4, #12]
 800cf56:	431d      	orrs	r5, r3
 800cf58:	81a5      	strh	r5, [r4, #12]
 800cf5a:	e7cf      	b.n	800cefc <__smakebuf_r+0x18>

0800cf5c <_fstat_r>:
 800cf5c:	b538      	push	{r3, r4, r5, lr}
 800cf5e:	4d07      	ldr	r5, [pc, #28]	; (800cf7c <_fstat_r+0x20>)
 800cf60:	2300      	movs	r3, #0
 800cf62:	4604      	mov	r4, r0
 800cf64:	4608      	mov	r0, r1
 800cf66:	4611      	mov	r1, r2
 800cf68:	602b      	str	r3, [r5, #0]
 800cf6a:	f7f5 fe34 	bl	8002bd6 <_fstat>
 800cf6e:	1c43      	adds	r3, r0, #1
 800cf70:	d102      	bne.n	800cf78 <_fstat_r+0x1c>
 800cf72:	682b      	ldr	r3, [r5, #0]
 800cf74:	b103      	cbz	r3, 800cf78 <_fstat_r+0x1c>
 800cf76:	6023      	str	r3, [r4, #0]
 800cf78:	bd38      	pop	{r3, r4, r5, pc}
 800cf7a:	bf00      	nop
 800cf7c:	200055c0 	.word	0x200055c0

0800cf80 <_isatty_r>:
 800cf80:	b538      	push	{r3, r4, r5, lr}
 800cf82:	4d06      	ldr	r5, [pc, #24]	; (800cf9c <_isatty_r+0x1c>)
 800cf84:	2300      	movs	r3, #0
 800cf86:	4604      	mov	r4, r0
 800cf88:	4608      	mov	r0, r1
 800cf8a:	602b      	str	r3, [r5, #0]
 800cf8c:	f7f5 fe33 	bl	8002bf6 <_isatty>
 800cf90:	1c43      	adds	r3, r0, #1
 800cf92:	d102      	bne.n	800cf9a <_isatty_r+0x1a>
 800cf94:	682b      	ldr	r3, [r5, #0]
 800cf96:	b103      	cbz	r3, 800cf9a <_isatty_r+0x1a>
 800cf98:	6023      	str	r3, [r4, #0]
 800cf9a:	bd38      	pop	{r3, r4, r5, pc}
 800cf9c:	200055c0 	.word	0x200055c0

0800cfa0 <checkint>:
 800cfa0:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cfa4:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	b570      	push	{r4, r5, r6, lr}
 800cfac:	dd2a      	ble.n	800d004 <checkint+0x64>
 800cfae:	f240 4333 	movw	r3, #1075	; 0x433
 800cfb2:	429a      	cmp	r2, r3
 800cfb4:	dc24      	bgt.n	800d000 <checkint+0x60>
 800cfb6:	1a9b      	subs	r3, r3, r2
 800cfb8:	f1a3 0620 	sub.w	r6, r3, #32
 800cfbc:	f04f 32ff 	mov.w	r2, #4294967295
 800cfc0:	fa02 f403 	lsl.w	r4, r2, r3
 800cfc4:	fa02 f606 	lsl.w	r6, r2, r6
 800cfc8:	f1c3 0520 	rsb	r5, r3, #32
 800cfcc:	fa22 f505 	lsr.w	r5, r2, r5
 800cfd0:	4334      	orrs	r4, r6
 800cfd2:	432c      	orrs	r4, r5
 800cfd4:	409a      	lsls	r2, r3
 800cfd6:	ea20 0202 	bic.w	r2, r0, r2
 800cfda:	ea21 0404 	bic.w	r4, r1, r4
 800cfde:	4322      	orrs	r2, r4
 800cfe0:	f1a3 0420 	sub.w	r4, r3, #32
 800cfe4:	f1c3 0220 	rsb	r2, r3, #32
 800cfe8:	d10c      	bne.n	800d004 <checkint+0x64>
 800cfea:	40d8      	lsrs	r0, r3
 800cfec:	fa01 f302 	lsl.w	r3, r1, r2
 800cff0:	4318      	orrs	r0, r3
 800cff2:	40e1      	lsrs	r1, r4
 800cff4:	4308      	orrs	r0, r1
 800cff6:	f000 0001 	and.w	r0, r0, #1
 800cffa:	f1d0 0002 	rsbs	r0, r0, #2
 800cffe:	bd70      	pop	{r4, r5, r6, pc}
 800d000:	2002      	movs	r0, #2
 800d002:	e7fc      	b.n	800cffe <checkint+0x5e>
 800d004:	2000      	movs	r0, #0
 800d006:	e7fa      	b.n	800cffe <checkint+0x5e>

0800d008 <pow>:
 800d008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d00c:	ee10 4a90 	vmov	r4, s1
 800d010:	ed2d 8b0a 	vpush	{d8-d12}
 800d014:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800d018:	ee11 aa90 	vmov	sl, s3
 800d01c:	f108 32ff 	add.w	r2, r8, #4294967295
 800d020:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800d024:	429a      	cmp	r2, r3
 800d026:	ee10 5a10 	vmov	r5, s0
 800d02a:	ee11 0a10 	vmov	r0, s2
 800d02e:	b087      	sub	sp, #28
 800d030:	46c4      	mov	ip, r8
 800d032:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800d036:	d806      	bhi.n	800d046 <pow+0x3e>
 800d038:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800d03c:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800d040:	2b7f      	cmp	r3, #127	; 0x7f
 800d042:	f240 8156 	bls.w	800d2f2 <pow+0x2ea>
 800d046:	1802      	adds	r2, r0, r0
 800d048:	eb4a 010a 	adc.w	r1, sl, sl
 800d04c:	f06f 0b01 	mvn.w	fp, #1
 800d050:	1e57      	subs	r7, r2, #1
 800d052:	f141 33ff 	adc.w	r3, r1, #4294967295
 800d056:	f46f 1e00 	mvn.w	lr, #2097152	; 0x200000
 800d05a:	45bb      	cmp	fp, r7
 800d05c:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d060:	d242      	bcs.n	800d0e8 <pow+0xe0>
 800d062:	ea52 0301 	orrs.w	r3, r2, r1
 800d066:	f04f 0300 	mov.w	r3, #0
 800d06a:	d10c      	bne.n	800d086 <pow+0x7e>
 800d06c:	196d      	adds	r5, r5, r5
 800d06e:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800d072:	4164      	adcs	r4, r4
 800d074:	42ab      	cmp	r3, r5
 800d076:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d07a:	41a3      	sbcs	r3, r4
 800d07c:	f0c0 808f 	bcc.w	800d19e <pow+0x196>
 800d080:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d084:	e02b      	b.n	800d0de <pow+0xd6>
 800d086:	4ed4      	ldr	r6, [pc, #848]	; (800d3d8 <pow+0x3d0>)
 800d088:	42b4      	cmp	r4, r6
 800d08a:	bf08      	it	eq
 800d08c:	429d      	cmpeq	r5, r3
 800d08e:	d109      	bne.n	800d0a4 <pow+0x9c>
 800d090:	1800      	adds	r0, r0, r0
 800d092:	f48a 2a00 	eor.w	sl, sl, #524288	; 0x80000
 800d096:	eb4a 0a0a 	adc.w	sl, sl, sl
 800d09a:	4283      	cmp	r3, r0
 800d09c:	4bcf      	ldr	r3, [pc, #828]	; (800d3dc <pow+0x3d4>)
 800d09e:	eb73 030a 	sbcs.w	r3, r3, sl
 800d0a2:	e7eb      	b.n	800d07c <pow+0x74>
 800d0a4:	196d      	adds	r5, r5, r5
 800d0a6:	48ce      	ldr	r0, [pc, #824]	; (800d3e0 <pow+0x3d8>)
 800d0a8:	4164      	adcs	r4, r4
 800d0aa:	42ab      	cmp	r3, r5
 800d0ac:	eb70 0604 	sbcs.w	r6, r0, r4
 800d0b0:	d375      	bcc.n	800d19e <pow+0x196>
 800d0b2:	4281      	cmp	r1, r0
 800d0b4:	bf08      	it	eq
 800d0b6:	429a      	cmpeq	r2, r3
 800d0b8:	d171      	bne.n	800d19e <pow+0x196>
 800d0ba:	4aca      	ldr	r2, [pc, #808]	; (800d3e4 <pow+0x3dc>)
 800d0bc:	4294      	cmp	r4, r2
 800d0be:	bf08      	it	eq
 800d0c0:	429d      	cmpeq	r5, r3
 800d0c2:	d0dd      	beq.n	800d080 <pow+0x78>
 800d0c4:	4294      	cmp	r4, r2
 800d0c6:	ea6f 0a0a 	mvn.w	sl, sl
 800d0ca:	bf34      	ite	cc
 800d0cc:	2400      	movcc	r4, #0
 800d0ce:	2401      	movcs	r4, #1
 800d0d0:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800d0d4:	4554      	cmp	r4, sl
 800d0d6:	f040 81dc 	bne.w	800d492 <pow+0x48a>
 800d0da:	ee21 0b01 	vmul.f64	d0, d1, d1
 800d0de:	b007      	add	sp, #28
 800d0e0:	ecbd 8b0a 	vpop	{d8-d12}
 800d0e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e8:	196f      	adds	r7, r5, r5
 800d0ea:	eb44 0904 	adc.w	r9, r4, r4
 800d0ee:	1e7a      	subs	r2, r7, #1
 800d0f0:	f169 0300 	sbc.w	r3, r9, #0
 800d0f4:	4593      	cmp	fp, r2
 800d0f6:	eb7e 0303 	sbcs.w	r3, lr, r3
 800d0fa:	d225      	bcs.n	800d148 <pow+0x140>
 800d0fc:	ee20 0b00 	vmul.f64	d0, d0, d0
 800d100:	2c00      	cmp	r4, #0
 800d102:	da13      	bge.n	800d12c <pow+0x124>
 800d104:	4651      	mov	r1, sl
 800d106:	f7ff ff4b 	bl	800cfa0 <checkint>
 800d10a:	2801      	cmp	r0, #1
 800d10c:	d10e      	bne.n	800d12c <pow+0x124>
 800d10e:	eeb1 0b40 	vneg.f64	d0, d0
 800d112:	ea57 0909 	orrs.w	r9, r7, r9
 800d116:	d10b      	bne.n	800d130 <pow+0x128>
 800d118:	f1ba 0f00 	cmp.w	sl, #0
 800d11c:	dadf      	bge.n	800d0de <pow+0xd6>
 800d11e:	b007      	add	sp, #28
 800d120:	ecbd 8b0a 	vpop	{d8-d12}
 800d124:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d128:	f000 b9ea 	b.w	800d500 <__math_divzero>
 800d12c:	2000      	movs	r0, #0
 800d12e:	e7f0      	b.n	800d112 <pow+0x10a>
 800d130:	f1ba 0f00 	cmp.w	sl, #0
 800d134:	dad3      	bge.n	800d0de <pow+0xd6>
 800d136:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d13a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800d13e:	ed8d 7b00 	vstr	d7, [sp]
 800d142:	ed9d 0b00 	vldr	d0, [sp]
 800d146:	e7ca      	b.n	800d0de <pow+0xd6>
 800d148:	2c00      	cmp	r4, #0
 800d14a:	da2b      	bge.n	800d1a4 <pow+0x19c>
 800d14c:	4651      	mov	r1, sl
 800d14e:	f7ff ff27 	bl	800cfa0 <checkint>
 800d152:	b930      	cbnz	r0, 800d162 <pow+0x15a>
 800d154:	b007      	add	sp, #28
 800d156:	ecbd 8b0a 	vpop	{d8-d12}
 800d15a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d15e:	f000 b9e7 	b.w	800d530 <__math_invalid>
 800d162:	1e41      	subs	r1, r0, #1
 800d164:	4248      	negs	r0, r1
 800d166:	4148      	adcs	r0, r1
 800d168:	0480      	lsls	r0, r0, #18
 800d16a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800d16e:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800d172:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800d176:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800d17a:	2b7f      	cmp	r3, #127	; 0x7f
 800d17c:	d92d      	bls.n	800d1da <pow+0x1d2>
 800d17e:	4b96      	ldr	r3, [pc, #600]	; (800d3d8 <pow+0x3d0>)
 800d180:	2000      	movs	r0, #0
 800d182:	429c      	cmp	r4, r3
 800d184:	bf08      	it	eq
 800d186:	4285      	cmpeq	r5, r0
 800d188:	f43f af7a 	beq.w	800d080 <pow+0x78>
 800d18c:	f240 31bd 	movw	r1, #957	; 0x3bd
 800d190:	428a      	cmp	r2, r1
 800d192:	d80c      	bhi.n	800d1ae <pow+0x1a6>
 800d194:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d198:	42a8      	cmp	r0, r5
 800d19a:	41a3      	sbcs	r3, r4
 800d19c:	d204      	bcs.n	800d1a8 <pow+0x1a0>
 800d19e:	ee31 0b00 	vadd.f64	d0, d1, d0
 800d1a2:	e79c      	b.n	800d0de <pow+0xd6>
 800d1a4:	2000      	movs	r0, #0
 800d1a6:	e7e4      	b.n	800d172 <pow+0x16a>
 800d1a8:	ee30 0b41 	vsub.f64	d0, d0, d1
 800d1ac:	e797      	b.n	800d0de <pow+0xd6>
 800d1ae:	2d01      	cmp	r5, #1
 800d1b0:	eb74 0303 	sbcs.w	r3, r4, r3
 800d1b4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d1b8:	bf34      	ite	cc
 800d1ba:	2301      	movcc	r3, #1
 800d1bc:	2300      	movcs	r3, #0
 800d1be:	4296      	cmp	r6, r2
 800d1c0:	bf8c      	ite	hi
 800d1c2:	2600      	movhi	r6, #0
 800d1c4:	2601      	movls	r6, #1
 800d1c6:	42b3      	cmp	r3, r6
 800d1c8:	f000 809b 	beq.w	800d302 <pow+0x2fa>
 800d1cc:	b007      	add	sp, #28
 800d1ce:	ecbd 8b0a 	vpop	{d8-d12}
 800d1d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1d6:	f000 b98b 	b.w	800d4f0 <__math_oflow>
 800d1da:	f1bc 0f00 	cmp.w	ip, #0
 800d1de:	d10b      	bne.n	800d1f8 <pow+0x1f0>
 800d1e0:	ed9f 7b79 	vldr	d7, [pc, #484]	; 800d3c8 <pow+0x3c0>
 800d1e4:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d1e8:	ec53 2b17 	vmov	r2, r3, d7
 800d1ec:	ee17 5a10 	vmov	r5, s14
 800d1f0:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d1f4:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800d1f8:	4b7b      	ldr	r3, [pc, #492]	; (800d3e8 <pow+0x3e0>)
 800d1fa:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d1fe:	4423      	add	r3, r4
 800d200:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800d204:	1519      	asrs	r1, r3, #20
 800d206:	0d1b      	lsrs	r3, r3, #20
 800d208:	051b      	lsls	r3, r3, #20
 800d20a:	1ae7      	subs	r7, r4, r3
 800d20c:	4b77      	ldr	r3, [pc, #476]	; (800d3ec <pow+0x3e4>)
 800d20e:	ee03 1a10 	vmov	s6, r1
 800d212:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800d216:	1e2e      	subs	r6, r5, #0
 800d218:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800d21c:	ec47 6b15 	vmov	d5, r6, r7
 800d220:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800d224:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d228:	ed93 7b00 	vldr	d7, [r3]
 800d22c:	ed93 5b02 	vldr	d5, [r3, #8]
 800d230:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800d234:	eea3 2b07 	vfma.f64	d2, d3, d7
 800d238:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800d23c:	ee36 4b02 	vadd.f64	d4, d6, d2
 800d240:	ee32 2b44 	vsub.f64	d2, d2, d4
 800d244:	eea3 7b05 	vfma.f64	d7, d3, d5
 800d248:	ed93 5b04 	vldr	d5, [r3, #16]
 800d24c:	ee32 2b06 	vadd.f64	d2, d2, d6
 800d250:	ee37 7b02 	vadd.f64	d7, d7, d2
 800d254:	ee26 5b05 	vmul.f64	d5, d6, d5
 800d258:	ee26 0b05 	vmul.f64	d0, d6, d5
 800d25c:	ee34 8b00 	vadd.f64	d8, d4, d0
 800d260:	eeb0 9b40 	vmov.f64	d9, d0
 800d264:	ee34 4b48 	vsub.f64	d4, d4, d8
 800d268:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800d26c:	ee34 ab00 	vadd.f64	d10, d4, d0
 800d270:	ed93 5b06 	vldr	d5, [r3, #24]
 800d274:	ee26 bb00 	vmul.f64	d11, d6, d0
 800d278:	ee37 7b09 	vadd.f64	d7, d7, d9
 800d27c:	ed93 4b08 	vldr	d4, [r3, #32]
 800d280:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800d284:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800d288:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d28c:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800d290:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800d294:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d298:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800d29c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800d2a0:	eea0 4b03 	vfma.f64	d4, d0, d3
 800d2a4:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d2a8:	eeab 7b05 	vfma.f64	d7, d11, d5
 800d2ac:	ee38 4b07 	vadd.f64	d4, d8, d7
 800d2b0:	ee21 6b04 	vmul.f64	d6, d1, d4
 800d2b4:	ee16 3a90 	vmov	r3, s13
 800d2b8:	eeb0 5b46 	vmov.f64	d5, d6
 800d2bc:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800d2c0:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800d2c4:	18b2      	adds	r2, r6, r2
 800d2c6:	2a3e      	cmp	r2, #62	; 0x3e
 800d2c8:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800d2cc:	ee38 8b44 	vsub.f64	d8, d8, d4
 800d2d0:	ee38 8b07 	vadd.f64	d8, d8, d7
 800d2d4:	eea1 5b08 	vfma.f64	d5, d1, d8
 800d2d8:	d91b      	bls.n	800d312 <pow+0x30a>
 800d2da:	2a00      	cmp	r2, #0
 800d2dc:	da0b      	bge.n	800d2f6 <pow+0x2ee>
 800d2de:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d2e2:	ee36 0b00 	vadd.f64	d0, d6, d0
 800d2e6:	2800      	cmp	r0, #0
 800d2e8:	f43f aef9 	beq.w	800d0de <pow+0xd6>
 800d2ec:	eeb1 0b40 	vneg.f64	d0, d0
 800d2f0:	e6f5      	b.n	800d0de <pow+0xd6>
 800d2f2:	2000      	movs	r0, #0
 800d2f4:	e780      	b.n	800d1f8 <pow+0x1f0>
 800d2f6:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800d2fa:	d909      	bls.n	800d310 <pow+0x308>
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	f6bf af65 	bge.w	800d1cc <pow+0x1c4>
 800d302:	b007      	add	sp, #28
 800d304:	ecbd 8b0a 	vpop	{d8-d12}
 800d308:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30c:	f000 b8e8 	b.w	800d4e0 <__math_uflow>
 800d310:	2600      	movs	r6, #0
 800d312:	4937      	ldr	r1, [pc, #220]	; (800d3f0 <pow+0x3e8>)
 800d314:	ed91 4b02 	vldr	d4, [r1, #8]
 800d318:	ed91 3b00 	vldr	d3, [r1]
 800d31c:	eeb0 7b44 	vmov.f64	d7, d4
 800d320:	eea6 7b03 	vfma.f64	d7, d6, d3
 800d324:	ee17 5a10 	vmov	r5, s14
 800d328:	ee37 7b44 	vsub.f64	d7, d7, d4
 800d32c:	ed91 4b04 	vldr	d4, [r1, #16]
 800d330:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800d334:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d338:	ed91 4b06 	vldr	d4, [r1, #24]
 800d33c:	18dc      	adds	r4, r3, r3
 800d33e:	f104 030f 	add.w	r3, r4, #15
 800d342:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d346:	eea7 6b04 	vfma.f64	d6, d7, d4
 800d34a:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 800d34e:	ee35 5b06 	vadd.f64	d5, d5, d6
 800d352:	ee25 6b05 	vmul.f64	d6, d5, d5
 800d356:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800d35a:	ed91 4b08 	vldr	d4, [r1, #32]
 800d35e:	ee35 7b07 	vadd.f64	d7, d5, d7
 800d362:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800d366:	eea5 4b03 	vfma.f64	d4, d5, d3
 800d36a:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 800d36e:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d372:	ee26 6b06 	vmul.f64	d6, d6, d6
 800d376:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 800d37a:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800d37e:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800d382:	eea5 4b03 	vfma.f64	d4, d5, d3
 800d386:	1940      	adds	r0, r0, r5
 800d388:	2700      	movs	r7, #0
 800d38a:	eb17 020c 	adds.w	r2, r7, ip
 800d38e:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800d392:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d396:	2e00      	cmp	r6, #0
 800d398:	d176      	bne.n	800d488 <pow+0x480>
 800d39a:	42bd      	cmp	r5, r7
 800d39c:	db2a      	blt.n	800d3f4 <pow+0x3ec>
 800d39e:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800d3a2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	ec41 0b10 	vmov	d0, r0, r1
 800d3ac:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d3b0:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800d3d0 <pow+0x3c8>
 800d3b4:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d3b8:	b007      	add	sp, #28
 800d3ba:	ecbd 8b0a 	vpop	{d8-d12}
 800d3be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c2:	f000 b8cd 	b.w	800d560 <__math_check_oflow>
 800d3c6:	bf00      	nop
 800d3c8:	00000000 	.word	0x00000000
 800d3cc:	43300000 	.word	0x43300000
 800d3d0:	00000000 	.word	0x00000000
 800d3d4:	7f000000 	.word	0x7f000000
 800d3d8:	3ff00000 	.word	0x3ff00000
 800d3dc:	fff00000 	.word	0xfff00000
 800d3e0:	ffe00000 	.word	0xffe00000
 800d3e4:	7fe00000 	.word	0x7fe00000
 800d3e8:	c0196aab 	.word	0xc0196aab
 800d3ec:	0800d9a8 	.word	0x0800d9a8
 800d3f0:	0800e9f0 	.word	0x0800e9f0
 800d3f4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800d3f8:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800d3fc:	4610      	mov	r0, r2
 800d3fe:	ec41 0b15 	vmov	d5, r0, r1
 800d402:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
 800d406:	ee27 6b05 	vmul.f64	d6, d7, d5
 800d40a:	ee35 7b06 	vadd.f64	d7, d5, d6
 800d40e:	eeb0 4bc7 	vabs.f64	d4, d7
 800d412:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800d416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d41a:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 800d498 <pow+0x490>
 800d41e:	d52a      	bpl.n	800d476 <pow+0x46e>
 800d420:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d424:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d42c:	ee35 5b06 	vadd.f64	d5, d5, d6
 800d430:	eebf 4b00 	vmov.f64	d4, #240	; 0xbf800000 -1.0
 800d434:	bf58      	it	pl
 800d436:	eeb0 4b43 	vmovpl.f64	d4, d3
 800d43a:	ee37 3b04 	vadd.f64	d3, d7, d4
 800d43e:	ee34 6b43 	vsub.f64	d6, d4, d3
 800d442:	ee36 6b07 	vadd.f64	d6, d6, d7
 800d446:	ee36 6b05 	vadd.f64	d6, d6, d5
 800d44a:	ee36 6b03 	vadd.f64	d6, d6, d3
 800d44e:	ee36 7b44 	vsub.f64	d7, d6, d4
 800d452:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d45a:	d104      	bne.n	800d466 <pow+0x45e>
 800d45c:	4632      	mov	r2, r6
 800d45e:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d462:	ec43 2b17 	vmov	d7, r2, r3
 800d466:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d46a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d46e:	ee26 6b00 	vmul.f64	d6, d6, d0
 800d472:	ed8d 6b04 	vstr	d6, [sp, #16]
 800d476:	ee27 0b00 	vmul.f64	d0, d7, d0
 800d47a:	b007      	add	sp, #28
 800d47c:	ecbd 8b0a 	vpop	{d8-d12}
 800d480:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d484:	f000 b863 	b.w	800d54e <__math_check_uflow>
 800d488:	ec43 2b10 	vmov	d0, r2, r3
 800d48c:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d490:	e625      	b.n	800d0de <pow+0xd6>
 800d492:	ed9f 0b03 	vldr	d0, [pc, #12]	; 800d4a0 <pow+0x498>
 800d496:	e622      	b.n	800d0de <pow+0xd6>
 800d498:	00000000 	.word	0x00000000
 800d49c:	00100000 	.word	0x00100000
	...

0800d4a8 <with_errno>:
 800d4a8:	b513      	push	{r0, r1, r4, lr}
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	ed8d 0b00 	vstr	d0, [sp]
 800d4b0:	f7fd fefe 	bl	800b2b0 <__errno>
 800d4b4:	ed9d 0b00 	vldr	d0, [sp]
 800d4b8:	6004      	str	r4, [r0, #0]
 800d4ba:	b002      	add	sp, #8
 800d4bc:	bd10      	pop	{r4, pc}

0800d4be <xflow>:
 800d4be:	b082      	sub	sp, #8
 800d4c0:	b158      	cbz	r0, 800d4da <xflow+0x1c>
 800d4c2:	eeb1 7b40 	vneg.f64	d7, d0
 800d4c6:	ed8d 7b00 	vstr	d7, [sp]
 800d4ca:	ed9d 7b00 	vldr	d7, [sp]
 800d4ce:	2022      	movs	r0, #34	; 0x22
 800d4d0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d4d4:	b002      	add	sp, #8
 800d4d6:	f7ff bfe7 	b.w	800d4a8 <with_errno>
 800d4da:	eeb0 7b40 	vmov.f64	d7, d0
 800d4de:	e7f2      	b.n	800d4c6 <xflow+0x8>

0800d4e0 <__math_uflow>:
 800d4e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d4e8 <__math_uflow+0x8>
 800d4e4:	f7ff bfeb 	b.w	800d4be <xflow>
 800d4e8:	00000000 	.word	0x00000000
 800d4ec:	10000000 	.word	0x10000000

0800d4f0 <__math_oflow>:
 800d4f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d4f8 <__math_oflow+0x8>
 800d4f4:	f7ff bfe3 	b.w	800d4be <xflow>
 800d4f8:	00000000 	.word	0x00000000
 800d4fc:	70000000 	.word	0x70000000

0800d500 <__math_divzero>:
 800d500:	b082      	sub	sp, #8
 800d502:	2800      	cmp	r0, #0
 800d504:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d508:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800d50c:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800d510:	ed8d 7b00 	vstr	d7, [sp]
 800d514:	ed9d 0b00 	vldr	d0, [sp]
 800d518:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800d528 <__math_divzero+0x28>
 800d51c:	2022      	movs	r0, #34	; 0x22
 800d51e:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800d522:	b002      	add	sp, #8
 800d524:	f7ff bfc0 	b.w	800d4a8 <with_errno>
	...

0800d530 <__math_invalid>:
 800d530:	eeb0 7b40 	vmov.f64	d7, d0
 800d534:	eeb4 7b47 	vcmp.f64	d7, d7
 800d538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d53c:	ee30 6b40 	vsub.f64	d6, d0, d0
 800d540:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800d544:	d602      	bvs.n	800d54c <__math_invalid+0x1c>
 800d546:	2021      	movs	r0, #33	; 0x21
 800d548:	f7ff bfae 	b.w	800d4a8 <with_errno>
 800d54c:	4770      	bx	lr

0800d54e <__math_check_uflow>:
 800d54e:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d552:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d556:	d102      	bne.n	800d55e <__math_check_uflow+0x10>
 800d558:	2022      	movs	r0, #34	; 0x22
 800d55a:	f7ff bfa5 	b.w	800d4a8 <with_errno>
 800d55e:	4770      	bx	lr

0800d560 <__math_check_oflow>:
 800d560:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800d580 <__math_check_oflow+0x20>
 800d564:	eeb0 7bc0 	vabs.f64	d7, d0
 800d568:	eeb4 7b46 	vcmp.f64	d7, d6
 800d56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d570:	dd02      	ble.n	800d578 <__math_check_oflow+0x18>
 800d572:	2022      	movs	r0, #34	; 0x22
 800d574:	f7ff bf98 	b.w	800d4a8 <with_errno>
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop
 800d57c:	f3af 8000 	nop.w
 800d580:	ffffffff 	.word	0xffffffff
 800d584:	7fefffff 	.word	0x7fefffff

0800d588 <_init>:
 800d588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d58a:	bf00      	nop
 800d58c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d58e:	bc08      	pop	{r3}
 800d590:	469e      	mov	lr, r3
 800d592:	4770      	bx	lr

0800d594 <_fini>:
 800d594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d596:	bf00      	nop
 800d598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d59a:	bc08      	pop	{r3}
 800d59c:	469e      	mov	lr, r3
 800d59e:	4770      	bx	lr
