Running: fuse.exe -relaunch -intstyle "pa" -incremental -L "work" -L "secureip" -o "mips_top_testbench.exe" --prj "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.sim/sim_1/behav/mips_top_testbench.prj" -top "work.mips_top_testbench" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/imports/I2C_zip/i2c_master_bit_ctrl.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/new/FSMachine.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/imports/new/Task3TriState.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/imports/new/pwmmodul.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/imports/I2C_zip/i2c_master_byte_ctrl.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/new/HWP3.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sources_1/imports/I2C_zip/ads7830.vhd" into library work
Parsing VHDL file "C:/Users/klaus_000/Documents/FPGAProjekt/HWP3/HWP3.srcs/sim_1/imports/mips/mips_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture structural of entity i2c_master_bit_ctrl [i2c_master_bit_ctrl_default]
Compiling architecture structural of entity i2c_master_byte_ctrl [i2c_master_byte_ctrl_default]
Compiling architecture behavioral of entity pwmmodul [pwmmodul_default]
Compiling architecture behavioral of entity Task3TriState [task3tristate_default]
Compiling architecture behavioral of entity FSMachine [fsmachine_default]
Compiling architecture behavioral of entity HWP3 [hwp3_default]
Compiling architecture rtl of entity ADS7830 [ads7830_default]
Compiling architecture test of entity mips_top_testbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable mips_top_testbench.exe
Fuse Memory Usage: 38276 KB
Fuse CPU Usage: 780 ms
