<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.2/css/all.min.css">
  <link rel="stylesheet" href="../../style/style.css">
  <link rel="stylesheet" href="../../style/projects.css">
  <title>Project - CVA6 Processor Upgrade</title>
</head>
<body>
  <header>
    <a href="../../index.html#" class="logo">Emilly</a>

    <div class="menu-icon" id="menu-icon">
      <i class="fa fa-bars" id="hamburger-icon"></i>
      <i class="fa fa-times" id="close-icon" style="display: none;"></i>
    </div>
    
    <nav class="navbar" id="navbar">
      <a href="../../index.html#" class="active">Home</a>
      <a href="../../index.html#about-me" >About Me</a>
      <a href="../../index.html#experience" >Experience</a>
      <a href="../../index.html#projects" >Projects</a>
      <a href="../../index.html#contact" >Contact</a>
    </nav>
  </header>
    

  <section class="projects-page" id="projects-page">
    <div class="project-details">
      <h2 class="heading">Project Details</h2>

      <div class="project-description">
        <h4 class="subheading">Description</h4>  
        <p>This project focuses on the validation and evaluation of the CVA6 processor upgraded to a 128-bit RISC-V architecture. The aim is to ensure robust performance of the new processor design while automating the validation process to enhance efficiency. This entails a detailed analysis of microarchitecture through reverse engineering and meticulous documentation review. The project also involves developing and automating tests in Assembly and C to validate functionality and optimize FPGA performance.</p>
        <ul>
          <li><span class="reference">Context:</span> Project for the course "Projet de Systèmes Embarqués" in the Embedded Systems and Connected Objects master's program.</li>
          <li><span class="reference">Local:</span> Institut Polytechnique de Grenoble (INP Grenoble), Grenoble, France</li>
          <li><span class="reference">Duration:</span> 5 months</li>
          <li><span class="reference">Team Size:</span> 2 people</li>
          <li><span class="reference">Timeline:</span> Sep 2024 - Jan 2025</li>
        </ul>
      </div>

 
      <div class="project-technologies">
        <h4 class="subheading">Technologies Used</h4>
        <ul>
          <li><span class="reference">Programming Languages:</span> C, Assembly, Verilog</li>
          <li><span class="reference">Tools:</span> GCC, GDB, Vivado, Verilator</li>
          <li><span class="reference">Concepts:</span> Microarchitecture Analysis, Validation, Low-Level Software </li>
        </ul>
      </div>

      <div class="results">
        <h4 class="subheading">Tasks</h4>
        <ul>
          <li>Currently upgrading the CVA6 processor to 128-bit architecture, aimed at enhancing performance capabilities.</li>
          <li>Developing an automated testing framework for efficient validation processes.</li>
          <li>In-depth microarchitecture analysis in progress to identify key optimizations for FPGA synthesis and improve area and performance.</li>
          <li>Creating comprehensive documentation to support future enhancements and maintenance.</li>
     
        </ul>
      </div>

  </section> 
 
  
  <script src="../../src/projects.js"></script>
  <script src="../../src/script.js"></script>

</body>
</html>