// Seed: 3404701726
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_20,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    output wire id_14,
    input wire id_15,
    output wire id_16,
    input uwire id_17,
    input uwire id_18
);
  wire id_21;
  wire id_22;
  id_23(
      .id_0(0),
      .id_1(id_22),
      .id_2(id_17 == id_15),
      .id_3(1'b0 - id_12),
      .id_4(id_8),
      .id_5(id_11++),
      .id_6(id_16),
      .id_7(id_5)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output tri id_2,
    input wand id_3,
    output tri1 id_4,
    input wand id_5,
    output wand id_6,
    output supply1 id_7,
    input supply0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    input wire id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri1 id_19
    , id_24,
    output wire id_20,
    input wire id_21,
    input tri0 id_22
);
  wire id_25;
  assign id_17 = id_9 & (1);
  assign id_2  = 1;
  module_0(
      id_20,
      id_6,
      id_3,
      id_19,
      id_2,
      id_18,
      id_0,
      id_17,
      id_16,
      id_9,
      id_3,
      id_5,
      id_16,
      id_7,
      id_7,
      id_21,
      id_17,
      id_3,
      id_19
  );
  wire id_26;
endmodule
