// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_gradient_weight_y (
        ap_clk,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        gradient_x_V_V_dout,
        gradient_x_V_V_empty_n,
        gradient_x_V_V_read,
        gradient_x_1_V_V_dout,
        gradient_x_1_V_V_empty_n,
        gradient_x_1_V_V_read,
        gradient_x_2_V_V_dout,
        gradient_x_2_V_V_empty_n,
        gradient_x_2_V_V_read,
        gradient_x_3_V_V_dout,
        gradient_x_3_V_V_empty_n,
        gradient_x_3_V_V_read,
        gradient_y_V_V_dout,
        gradient_y_V_V_empty_n,
        gradient_y_V_V_read,
        gradient_y_1_V_V_dout,
        gradient_y_1_V_V_empty_n,
        gradient_y_1_V_V_read,
        gradient_y_2_V_V_dout,
        gradient_y_2_V_V_empty_n,
        gradient_y_2_V_V_read,
        gradient_y_3_V_V_dout,
        gradient_y_3_V_V_empty_n,
        gradient_y_3_V_V_read,
        gradient_z_V_V_dout,
        gradient_z_V_V_empty_n,
        gradient_z_V_V_read,
        gradient_z_1_V_V_dout,
        gradient_z_1_V_V_empty_n,
        gradient_z_1_V_V_read,
        gradient_z_2_V_V_dout,
        gradient_z_2_V_V_empty_n,
        gradient_z_2_V_V_read,
        gradient_z_3_V_V_dout,
        gradient_z_3_V_V_empty_n,
        gradient_z_3_V_V_read,
        y_filtered_V_din,
        y_filtered_V_full_n,
        y_filtered_V_write,
        filt_grad_V_1_din,
        filt_grad_V_1_full_n,
        filt_grad_V_1_write,
        filt_grad_V_2_din,
        filt_grad_V_2_full_n,
        filt_grad_V_2_write,
        filt_grad_V_3_din,
        filt_grad_V_3_full_n,
        filt_grad_V_3_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state11 = 4'd4;
parameter    ap_ST_fsm_state12 = 4'd8;

input   ap_clk;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] gradient_x_V_V_dout;
input   gradient_x_V_V_empty_n;
output   gradient_x_V_V_read;
input  [31:0] gradient_x_1_V_V_dout;
input   gradient_x_1_V_V_empty_n;
output   gradient_x_1_V_V_read;
input  [31:0] gradient_x_2_V_V_dout;
input   gradient_x_2_V_V_empty_n;
output   gradient_x_2_V_V_read;
input  [31:0] gradient_x_3_V_V_dout;
input   gradient_x_3_V_V_empty_n;
output   gradient_x_3_V_V_read;
input  [31:0] gradient_y_V_V_dout;
input   gradient_y_V_V_empty_n;
output   gradient_y_V_V_read;
input  [31:0] gradient_y_1_V_V_dout;
input   gradient_y_1_V_V_empty_n;
output   gradient_y_1_V_V_read;
input  [31:0] gradient_y_2_V_V_dout;
input   gradient_y_2_V_V_empty_n;
output   gradient_y_2_V_V_read;
input  [31:0] gradient_y_3_V_V_dout;
input   gradient_y_3_V_V_empty_n;
output   gradient_y_3_V_V_read;
input  [31:0] gradient_z_V_V_dout;
input   gradient_z_V_V_empty_n;
output   gradient_z_V_V_read;
input  [31:0] gradient_z_1_V_V_dout;
input   gradient_z_1_V_V_empty_n;
output   gradient_z_1_V_V_read;
input  [31:0] gradient_z_2_V_V_dout;
input   gradient_z_2_V_V_empty_n;
output   gradient_z_2_V_V_read;
input  [31:0] gradient_z_3_V_V_dout;
input   gradient_z_3_V_V_empty_n;
output   gradient_z_3_V_V_read;
output  [95:0] y_filtered_V_din;
input   y_filtered_V_full_n;
output   y_filtered_V_write;
output  [95:0] filt_grad_V_1_din;
input   filt_grad_V_1_full_n;
output   filt_grad_V_1_write;
output  [95:0] filt_grad_V_2_din;
input   filt_grad_V_2_full_n;
output   filt_grad_V_2_write;
output  [95:0] filt_grad_V_3_din;
input   filt_grad_V_3_full_n;
output   filt_grad_V_3_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg gradient_x_V_V_read;
reg gradient_x_1_V_V_read;
reg gradient_x_2_V_V_read;
reg gradient_x_3_V_V_read;
reg gradient_y_V_V_read;
reg gradient_y_1_V_V_read;
reg gradient_y_2_V_V_read;
reg gradient_y_3_V_V_read;
reg gradient_z_V_V_read;
reg gradient_z_1_V_V_read;
reg gradient_z_2_V_V_read;
reg gradient_z_3_V_V_read;
reg[95:0] y_filtered_V_din;
reg y_filtered_V_write;
reg[95:0] filt_grad_V_1_din;
reg filt_grad_V_1_write;
reg[95:0] filt_grad_V_2_din;
reg filt_grad_V_2_write;
reg[95:0] filt_grad_V_3_din;
reg filt_grad_V_3_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gradient_x_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln189_reg_4326;
reg   [0:0] select_ln189_1_reg_4330;
reg    gradient_x_1_V_V_blk_n;
reg    gradient_x_2_V_V_blk_n;
reg    gradient_x_3_V_V_blk_n;
reg    gradient_y_V_V_blk_n;
reg    gradient_y_1_V_V_blk_n;
reg    gradient_y_2_V_V_blk_n;
reg    gradient_y_3_V_V_blk_n;
reg    gradient_z_V_V_blk_n;
reg    gradient_z_1_V_V_blk_n;
reg    gradient_z_2_V_V_blk_n;
reg    gradient_z_3_V_V_blk_n;
reg    y_filtered_V_blk_n;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] select_ln189_3_reg_4338;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter7_reg;
reg   [0:0] select_ln189_2_reg_4334;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter7_reg;
reg    filt_grad_V_1_blk_n;
reg    filt_grad_V_2_blk_n;
reg    filt_grad_V_3_blk_n;
reg   [17:0] indvar_flatten_reg_402;
reg   [9:0] r_reg_413;
reg   [10:0] c_reg_424;
reg  signed [31:0] tmp_y_V_1_reg_435;
reg  signed [31:0] tmp_y_V_1_reg_435_pp0_iter3_reg;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op86_read_state3;
reg    ap_predicate_op87_read_state3;
reg    ap_predicate_op88_read_state3;
reg    ap_predicate_op91_read_state3;
reg    ap_predicate_op92_read_state3;
reg    ap_predicate_op93_read_state3;
reg    ap_predicate_op96_read_state3;
reg    ap_predicate_op97_read_state3;
reg    ap_predicate_op98_read_state3;
reg    ap_predicate_op101_read_state3;
reg    ap_predicate_op102_read_state3;
reg    ap_predicate_op103_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
reg    ap_predicate_op840_write_state10;
reg    ap_predicate_op845_write_state10;
reg    ap_predicate_op850_write_state10;
reg    ap_predicate_op855_write_state10;
reg    ap_block_state10_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg  signed [31:0] tmp_x_V_1_reg_447;
reg  signed [31:0] tmp_x_V_1_reg_447_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_1_reg_459;
reg  signed [31:0] tmp_z_V_1_reg_459_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_3_reg_471;
reg  signed [31:0] tmp_y_V_3_reg_471_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_3_reg_483;
reg  signed [31:0] tmp_x_V_3_reg_483_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_3_reg_495;
reg  signed [31:0] tmp_z_V_3_reg_495_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_5_reg_507;
reg  signed [31:0] tmp_y_V_5_reg_507_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_5_reg_519;
reg  signed [31:0] tmp_x_V_5_reg_519_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_5_reg_531;
reg  signed [31:0] tmp_z_V_5_reg_531_pp0_iter3_reg;
reg  signed [31:0] tmp_y_V_7_reg_543;
reg  signed [31:0] tmp_y_V_7_reg_543_pp0_iter3_reg;
reg  signed [31:0] tmp_x_V_7_reg_555;
reg  signed [31:0] tmp_x_V_7_reg_555_pp0_iter3_reg;
reg  signed [31:0] tmp_z_V_7_reg_567;
reg  signed [31:0] tmp_z_V_7_reg_567_pp0_iter3_reg;
wire   [17:0] add_ln189_fu_579_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln189_fu_611_p2;
wire   [0:0] select_ln189_1_fu_647_p3;
wire   [0:0] select_ln189_2_fu_661_p3;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter1_reg;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter2_reg;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter3_reg;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter4_reg;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter5_reg;
reg   [0:0] select_ln189_2_reg_4334_pp0_iter6_reg;
wire   [0:0] select_ln189_3_fu_681_p3;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter1_reg;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter2_reg;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter3_reg;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter4_reg;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter5_reg;
reg   [0:0] select_ln189_3_reg_4338_pp0_iter6_reg;
wire   [9:0] select_ln189_4_fu_689_p3;
reg   [7:0] buf_0_addr_reg_4347;
reg   [7:0] buf_0_addr_reg_4347_pp0_iter1_reg;
reg   [7:0] buf_1_addr_reg_4353;
reg   [7:0] buf_1_addr_reg_4353_pp0_iter1_reg;
reg   [7:0] buf_2_addr_reg_4359;
reg   [7:0] buf_2_addr_reg_4359_pp0_iter1_reg;
reg   [7:0] buf_3_addr_reg_4365;
reg   [7:0] buf_3_addr_reg_4365_pp0_iter1_reg;
wire   [10:0] add_ln191_fu_715_p2;
wire   [671:0] buf_0_q1;
reg   [671:0] buf_0_load_reg_4376;
wire   [671:0] buf_1_q1;
reg   [671:0] buf_1_load_reg_4414;
wire   [671:0] buf_2_q1;
reg   [671:0] buf_2_load_reg_4452;
wire   [671:0] buf_3_q1;
reg   [671:0] buf_3_load_reg_4490;
reg  signed [31:0] trunc_ln226_9_reg_4573;
reg  signed [31:0] trunc_ln226_8_reg_4578;
reg  signed [31:0] trunc_ln226_10_reg_4583;
reg  signed [31:0] trunc_ln226_s_reg_4588;
reg  signed [31:0] trunc_ln226_11_reg_4593;
reg  signed [31:0] trunc_ln226_12_reg_4598;
reg   [31:0] trunc_ln226_13_reg_4603;
reg  signed [31:0] trunc_ln226_13_reg_4603_pp0_iter3_reg;
reg   [31:0] trunc_ln226_14_reg_4608;
reg  signed [31:0] trunc_ln226_14_reg_4608_pp0_iter3_reg;
reg   [31:0] trunc_ln226_15_reg_4613;
reg  signed [31:0] trunc_ln226_15_reg_4613_pp0_iter3_reg;
reg  signed [31:0] trunc_ln226_25_reg_4663;
reg  signed [31:0] trunc_ln226_26_reg_4668;
reg  signed [31:0] trunc_ln226_27_reg_4673;
reg  signed [31:0] trunc_ln226_28_reg_4678;
reg  signed [31:0] trunc_ln226_29_reg_4683;
reg  signed [31:0] trunc_ln226_30_reg_4688;
reg   [31:0] trunc_ln226_31_reg_4693;
reg  signed [31:0] trunc_ln226_31_reg_4693_pp0_iter3_reg;
reg   [31:0] trunc_ln226_32_reg_4698;
reg  signed [31:0] trunc_ln226_32_reg_4698_pp0_iter3_reg;
reg   [31:0] trunc_ln226_33_reg_4703;
reg  signed [31:0] trunc_ln226_33_reg_4703_pp0_iter3_reg;
reg  signed [31:0] trunc_ln226_43_reg_4753;
reg  signed [31:0] trunc_ln226_44_reg_4758;
reg  signed [31:0] trunc_ln226_45_reg_4763;
reg  signed [31:0] trunc_ln226_46_reg_4768;
reg  signed [31:0] trunc_ln226_47_reg_4773;
reg  signed [31:0] trunc_ln226_48_reg_4778;
reg   [31:0] trunc_ln226_49_reg_4783;
reg  signed [31:0] trunc_ln226_49_reg_4783_pp0_iter3_reg;
reg   [31:0] trunc_ln226_50_reg_4788;
reg  signed [31:0] trunc_ln226_50_reg_4788_pp0_iter3_reg;
reg   [31:0] trunc_ln226_51_reg_4793;
reg  signed [31:0] trunc_ln226_51_reg_4793_pp0_iter3_reg;
reg  signed [31:0] trunc_ln226_61_reg_4843;
reg  signed [31:0] trunc_ln226_62_reg_4848;
reg  signed [31:0] trunc_ln226_63_reg_4853;
reg  signed [31:0] trunc_ln226_64_reg_4858;
reg  signed [31:0] trunc_ln226_65_reg_4863;
reg  signed [31:0] trunc_ln226_66_reg_4868;
reg   [31:0] trunc_ln226_67_reg_4873;
reg  signed [31:0] trunc_ln226_67_reg_4873_pp0_iter3_reg;
reg   [31:0] trunc_ln226_68_reg_4878;
reg  signed [31:0] trunc_ln226_68_reg_4878_pp0_iter3_reg;
reg   [31:0] trunc_ln226_69_reg_4883;
reg  signed [31:0] trunc_ln226_69_reg_4883_pp0_iter3_reg;
reg   [29:0] trunc_ln5_reg_5008;
reg   [29:0] trunc_ln708_s_reg_5013;
reg   [29:0] trunc_ln708_3_reg_5018;
wire   [49:0] grp_fu_831_p2;
reg   [49:0] mul_ln1118_49_reg_5023;
wire   [49:0] grp_fu_841_p2;
reg   [49:0] mul_ln1118_50_reg_5028;
wire   [49:0] grp_fu_851_p2;
reg   [49:0] mul_ln1118_51_reg_5033;
wire   [49:0] grp_fu_888_p2;
reg   [49:0] mul_ln1118_52_reg_5038;
wire   [49:0] grp_fu_898_p2;
reg   [49:0] mul_ln1118_53_reg_5043;
wire   [49:0] grp_fu_908_p2;
reg   [49:0] mul_ln1118_54_reg_5048;
reg   [29:0] trunc_ln708_7_reg_5083;
reg   [29:0] trunc_ln708_8_reg_5088;
reg   [29:0] trunc_ln708_9_reg_5093;
wire   [49:0] grp_fu_1105_p2;
reg   [49:0] mul_ln1118_67_reg_5098;
wire   [49:0] grp_fu_1115_p2;
reg   [49:0] mul_ln1118_68_reg_5103;
wire   [49:0] grp_fu_1125_p2;
reg   [49:0] mul_ln1118_69_reg_5108;
wire   [49:0] grp_fu_1162_p2;
reg   [49:0] mul_ln1118_70_reg_5113;
wire   [49:0] grp_fu_1172_p2;
reg   [49:0] mul_ln1118_71_reg_5118;
wire   [49:0] grp_fu_1182_p2;
reg   [49:0] mul_ln1118_72_reg_5123;
reg   [29:0] trunc_ln708_11_reg_5158;
reg   [29:0] trunc_ln708_12_reg_5163;
reg   [29:0] trunc_ln708_13_reg_5168;
wire   [49:0] grp_fu_1379_p2;
reg   [49:0] mul_ln1118_85_reg_5173;
wire   [49:0] grp_fu_1389_p2;
reg   [49:0] mul_ln1118_86_reg_5178;
wire   [49:0] grp_fu_1399_p2;
reg   [49:0] mul_ln1118_87_reg_5183;
wire   [49:0] grp_fu_1436_p2;
reg   [49:0] mul_ln1118_88_reg_5188;
wire   [49:0] grp_fu_1446_p2;
reg   [49:0] mul_ln1118_89_reg_5193;
wire   [49:0] grp_fu_1456_p2;
reg   [49:0] mul_ln1118_90_reg_5198;
reg   [29:0] trunc_ln708_17_reg_5233;
reg   [29:0] trunc_ln708_18_reg_5238;
reg   [29:0] trunc_ln708_19_reg_5243;
wire   [49:0] grp_fu_1653_p2;
reg   [49:0] mul_ln1118_103_reg_5248;
wire   [49:0] grp_fu_1663_p2;
reg   [49:0] mul_ln1118_104_reg_5253;
wire   [49:0] grp_fu_1673_p2;
reg   [49:0] mul_ln1118_105_reg_5258;
wire   [49:0] grp_fu_1710_p2;
reg   [49:0] mul_ln1118_106_reg_5263;
wire   [49:0] grp_fu_1720_p2;
reg   [49:0] mul_ln1118_107_reg_5268;
wire   [49:0] grp_fu_1730_p2;
reg   [49:0] mul_ln1118_108_reg_5273;
reg   [31:0] tmp_138_reg_5308;
reg   [31:0] tmp_139_reg_5313;
reg   [31:0] tmp_140_reg_5318;
wire   [50:0] grp_fu_1820_p2;
reg   [50:0] mul_ln703_reg_5323;
wire   [50:0] grp_fu_1829_p2;
reg   [50:0] mul_ln703_95_reg_5328;
wire   [50:0] grp_fu_1838_p2;
reg   [50:0] mul_ln703_96_reg_5333;
wire   [49:0] grp_fu_1847_p2;
reg   [49:0] mul_ln1118_55_reg_5338;
wire   [49:0] grp_fu_1856_p2;
reg   [49:0] mul_ln1118_56_reg_5343;
wire   [49:0] grp_fu_1865_p2;
reg   [49:0] mul_ln1118_57_reg_5348;
reg   [31:0] tmp_153_reg_5353;
reg   [31:0] tmp_154_reg_5358;
reg   [31:0] tmp_155_reg_5363;
wire   [50:0] grp_fu_1874_p2;
reg   [50:0] mul_ln703_97_reg_5368;
wire   [50:0] grp_fu_1883_p2;
reg   [50:0] mul_ln703_98_reg_5373;
wire   [50:0] grp_fu_1892_p2;
reg   [50:0] mul_ln703_99_reg_5378;
wire   [49:0] grp_fu_1901_p2;
reg   [49:0] mul_ln1118_73_reg_5383;
wire   [49:0] grp_fu_1910_p2;
reg   [49:0] mul_ln1118_74_reg_5388;
wire   [49:0] grp_fu_1919_p2;
reg   [49:0] mul_ln1118_75_reg_5393;
reg   [31:0] tmp_168_reg_5398;
reg   [31:0] tmp_169_reg_5403;
reg   [31:0] tmp_170_reg_5408;
wire   [50:0] grp_fu_1928_p2;
reg   [50:0] mul_ln703_100_reg_5413;
wire   [50:0] grp_fu_1937_p2;
reg   [50:0] mul_ln703_101_reg_5418;
wire   [50:0] grp_fu_1946_p2;
reg   [50:0] mul_ln703_102_reg_5423;
wire   [49:0] grp_fu_1955_p2;
reg   [49:0] mul_ln1118_91_reg_5428;
wire   [49:0] grp_fu_1964_p2;
reg   [49:0] mul_ln1118_92_reg_5433;
wire   [49:0] grp_fu_1973_p2;
reg   [49:0] mul_ln1118_93_reg_5438;
reg   [31:0] tmp_183_reg_5443;
reg   [31:0] tmp_184_reg_5448;
reg   [31:0] tmp_185_reg_5453;
wire   [50:0] grp_fu_1982_p2;
reg   [50:0] mul_ln703_103_reg_5458;
wire   [50:0] grp_fu_1991_p2;
reg   [50:0] mul_ln703_104_reg_5463;
wire   [50:0] grp_fu_2000_p2;
reg   [50:0] mul_ln703_105_reg_5468;
wire   [49:0] grp_fu_2009_p2;
reg   [49:0] mul_ln1118_109_reg_5473;
wire   [49:0] grp_fu_2018_p2;
reg   [49:0] mul_ln1118_110_reg_5478;
wire   [49:0] grp_fu_2027_p2;
reg   [49:0] mul_ln1118_111_reg_5483;
reg   [31:0] tmp_144_reg_5488;
reg   [31:0] tmp_145_reg_5493;
reg   [31:0] tmp_146_reg_5498;
wire   [49:0] grp_fu_2066_p2;
reg   [49:0] mul_ln1118_58_reg_5503;
wire   [49:0] grp_fu_2075_p2;
reg   [49:0] mul_ln1118_59_reg_5508;
wire   [49:0] grp_fu_2084_p2;
reg   [49:0] mul_ln1118_60_reg_5513;
wire   [48:0] grp_fu_2094_p2;
reg   [48:0] mul_ln1118_61_reg_5518;
wire   [48:0] grp_fu_2104_p2;
reg   [48:0] mul_ln1118_62_reg_5523;
wire   [48:0] grp_fu_2114_p2;
reg   [48:0] mul_ln1118_63_reg_5528;
reg   [31:0] tmp_159_reg_5533;
reg   [31:0] tmp_160_reg_5538;
reg   [31:0] tmp_161_reg_5543;
wire   [49:0] grp_fu_2153_p2;
reg   [49:0] mul_ln1118_76_reg_5548;
wire   [49:0] grp_fu_2162_p2;
reg   [49:0] mul_ln1118_77_reg_5553;
wire   [49:0] grp_fu_2171_p2;
reg   [49:0] mul_ln1118_78_reg_5558;
wire   [48:0] grp_fu_2181_p2;
reg   [48:0] mul_ln1118_79_reg_5563;
wire   [48:0] grp_fu_2191_p2;
reg   [48:0] mul_ln1118_80_reg_5568;
wire   [48:0] grp_fu_2201_p2;
reg   [48:0] mul_ln1118_81_reg_5573;
reg   [31:0] tmp_174_reg_5578;
reg   [31:0] tmp_175_reg_5583;
reg   [31:0] tmp_176_reg_5588;
wire   [49:0] grp_fu_2240_p2;
reg   [49:0] mul_ln1118_94_reg_5593;
wire   [49:0] grp_fu_2249_p2;
reg   [49:0] mul_ln1118_95_reg_5598;
wire   [49:0] grp_fu_2258_p2;
reg   [49:0] mul_ln1118_96_reg_5603;
wire   [48:0] grp_fu_2268_p2;
reg   [48:0] mul_ln1118_97_reg_5608;
wire   [48:0] grp_fu_2278_p2;
reg   [48:0] mul_ln1118_98_reg_5613;
wire   [48:0] grp_fu_2288_p2;
reg   [48:0] mul_ln1118_99_reg_5618;
reg   [31:0] tmp_189_reg_5623;
reg   [31:0] tmp_190_reg_5628;
reg   [31:0] tmp_191_reg_5633;
wire   [49:0] grp_fu_2327_p2;
reg   [49:0] mul_ln1118_112_reg_5638;
wire   [49:0] grp_fu_2336_p2;
reg   [49:0] mul_ln1118_113_reg_5643;
wire   [49:0] grp_fu_2345_p2;
reg   [49:0] mul_ln1118_114_reg_5648;
wire   [48:0] grp_fu_2355_p2;
reg   [48:0] mul_ln1118_115_reg_5653;
wire   [48:0] grp_fu_2365_p2;
reg   [48:0] mul_ln1118_116_reg_5658;
wire   [48:0] grp_fu_2375_p2;
reg   [48:0] mul_ln1118_117_reg_5663;
reg   [31:0] trunc_ln708_4_reg_5668;
reg   [31:0] trunc_ln708_5_reg_5673;
reg   [31:0] trunc_ln708_6_reg_5678;
reg   [31:0] trunc_ln708_1_reg_5683;
reg   [31:0] trunc_ln708_2_reg_5688;
reg   [31:0] trunc_ln708_10_reg_5693;
reg   [31:0] trunc_ln708_14_reg_5698;
reg   [31:0] trunc_ln708_15_reg_5703;
reg   [31:0] trunc_ln708_16_reg_5708;
reg   [31:0] trunc_ln708_20_reg_5713;
reg   [31:0] trunc_ln708_21_reg_5718;
reg   [31:0] trunc_ln708_22_reg_5723;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
wire   [7:0] buf_0_address0;
reg    buf_0_ce0;
reg    buf_0_we0;
wire   [671:0] buf_0_d0;
wire   [7:0] buf_0_address1;
reg    buf_0_ce1;
wire   [7:0] buf_1_address0;
reg    buf_1_ce0;
reg    buf_1_we0;
wire   [671:0] buf_1_d0;
wire   [7:0] buf_1_address1;
reg    buf_1_ce1;
wire   [7:0] buf_2_address0;
reg    buf_2_ce0;
reg    buf_2_we0;
wire   [671:0] buf_2_d0;
wire   [7:0] buf_2_address1;
reg    buf_2_ce1;
wire   [7:0] buf_3_address0;
reg    buf_3_ce0;
reg    buf_3_we0;
wire   [671:0] buf_3_d0;
wire   [7:0] buf_3_address1;
reg    buf_3_ce1;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_y_V_1_reg_435;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_y_V_1_reg_435;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_y_V_1_reg_435;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_x_V_1_reg_447;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_x_V_1_reg_447;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_x_V_1_reg_447;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_z_V_1_reg_459;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_z_V_1_reg_459;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_z_V_1_reg_459;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_y_V_3_reg_471;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_y_V_3_reg_471;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_y_V_3_reg_471;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_x_V_3_reg_483;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_x_V_3_reg_483;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_x_V_3_reg_483;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_z_V_3_reg_495;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_z_V_3_reg_495;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_z_V_3_reg_495;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_y_V_5_reg_507;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_y_V_5_reg_507;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_y_V_5_reg_507;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_x_V_5_reg_519;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_x_V_5_reg_519;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_x_V_5_reg_519;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_z_V_5_reg_531;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_z_V_5_reg_531;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_z_V_5_reg_531;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_y_V_7_reg_543;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_y_V_7_reg_543;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_y_V_7_reg_543;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_x_V_7_reg_555;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_x_V_7_reg_555;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_x_V_7_reg_555;
wire  signed [31:0] ap_phi_reg_pp0_iter0_tmp_z_V_7_reg_567;
reg  signed [31:0] ap_phi_reg_pp0_iter1_tmp_z_V_7_reg_567;
reg  signed [31:0] ap_phi_reg_pp0_iter2_tmp_z_V_7_reg_567;
wire   [63:0] zext_ln820_fu_707_p1;
wire   [95:0] map_arr83_part_set_fu_4289_p4;
reg    ap_block_pp0_stage0_01001;
wire   [95:0] p_367_part_set_fu_4297_p4;
wire   [95:0] p_551_part_set_fu_4305_p4;
wire   [95:0] p_736_part_set_fu_4313_p4;
wire   [0:0] cmp28_not_fu_599_p2;
wire   [0:0] tmp_fu_585_p3;
wire   [0:0] tmp_195_fu_617_p3;
wire   [9:0] add_ln189_1_fu_633_p2;
wire   [0:0] tmp_197_fu_639_p3;
wire   [0:0] cmp52_mid1_fu_655_p2;
wire   [0:0] cmp52_fu_593_p2;
wire   [0:0] cmp28_not_mid1_fu_669_p2;
wire   [0:0] brmerge_mid1_fu_675_p2;
wire   [0:0] brmerge_fu_605_p2;
wire   [10:0] select_ln189_fu_625_p3;
wire   [7:0] lshr_ln_fu_697_p4;
wire   [575:0] tmp_s_fu_721_p4;
wire  signed [31:0] trunc_ln_fu_743_p4;
wire   [16:0] grp_fu_774_p1;
wire  signed [31:0] trunc_ln4_fu_752_p4;
wire   [16:0] grp_fu_784_p1;
wire  signed [31:0] trunc_ln226_1_fu_761_p4;
wire   [16:0] grp_fu_794_p1;
wire  signed [31:0] trunc_ln226_3_fu_800_p4;
wire   [17:0] grp_fu_831_p1;
wire  signed [31:0] trunc_ln226_2_fu_809_p4;
wire   [17:0] grp_fu_841_p1;
wire  signed [31:0] trunc_ln226_4_fu_818_p4;
wire   [17:0] grp_fu_851_p1;
wire  signed [31:0] trunc_ln226_6_fu_857_p4;
wire   [17:0] grp_fu_888_p1;
wire  signed [31:0] trunc_ln226_5_fu_866_p4;
wire   [17:0] grp_fu_898_p1;
wire  signed [31:0] trunc_ln226_7_fu_875_p4;
wire   [17:0] grp_fu_908_p1;
wire   [575:0] tmp_40_fu_995_p4;
wire  signed [31:0] trunc_ln226_16_fu_1017_p4;
wire   [16:0] grp_fu_1048_p1;
wire  signed [31:0] trunc_ln226_17_fu_1026_p4;
wire   [16:0] grp_fu_1058_p1;
wire  signed [31:0] trunc_ln226_18_fu_1035_p4;
wire   [16:0] grp_fu_1068_p1;
wire  signed [31:0] trunc_ln226_19_fu_1074_p4;
wire   [17:0] grp_fu_1105_p1;
wire  signed [31:0] trunc_ln226_20_fu_1083_p4;
wire   [17:0] grp_fu_1115_p1;
wire  signed [31:0] trunc_ln226_21_fu_1092_p4;
wire   [17:0] grp_fu_1125_p1;
wire  signed [31:0] trunc_ln226_22_fu_1131_p4;
wire   [17:0] grp_fu_1162_p1;
wire  signed [31:0] trunc_ln226_23_fu_1140_p4;
wire   [17:0] grp_fu_1172_p1;
wire  signed [31:0] trunc_ln226_24_fu_1149_p4;
wire   [17:0] grp_fu_1182_p1;
wire   [575:0] tmp_42_fu_1269_p4;
wire  signed [31:0] trunc_ln226_34_fu_1291_p4;
wire   [16:0] grp_fu_1322_p1;
wire  signed [31:0] trunc_ln226_35_fu_1300_p4;
wire   [16:0] grp_fu_1332_p1;
wire  signed [31:0] trunc_ln226_36_fu_1309_p4;
wire   [16:0] grp_fu_1342_p1;
wire  signed [31:0] trunc_ln226_37_fu_1348_p4;
wire   [17:0] grp_fu_1379_p1;
wire  signed [31:0] trunc_ln226_38_fu_1357_p4;
wire   [17:0] grp_fu_1389_p1;
wire  signed [31:0] trunc_ln226_39_fu_1366_p4;
wire   [17:0] grp_fu_1399_p1;
wire  signed [31:0] trunc_ln226_40_fu_1405_p4;
wire   [17:0] grp_fu_1436_p1;
wire  signed [31:0] trunc_ln226_41_fu_1414_p4;
wire   [17:0] grp_fu_1446_p1;
wire  signed [31:0] trunc_ln226_42_fu_1423_p4;
wire   [17:0] grp_fu_1456_p1;
wire   [575:0] tmp_44_fu_1543_p4;
wire  signed [31:0] trunc_ln226_52_fu_1565_p4;
wire   [16:0] grp_fu_1596_p1;
wire  signed [31:0] trunc_ln226_53_fu_1574_p4;
wire   [16:0] grp_fu_1606_p1;
wire  signed [31:0] trunc_ln226_54_fu_1583_p4;
wire   [16:0] grp_fu_1616_p1;
wire  signed [31:0] trunc_ln226_55_fu_1622_p4;
wire   [17:0] grp_fu_1653_p1;
wire  signed [31:0] trunc_ln226_56_fu_1631_p4;
wire   [17:0] grp_fu_1663_p1;
wire  signed [31:0] trunc_ln226_57_fu_1640_p4;
wire   [17:0] grp_fu_1673_p1;
wire  signed [31:0] trunc_ln226_58_fu_1679_p4;
wire   [17:0] grp_fu_1710_p1;
wire  signed [31:0] trunc_ln226_59_fu_1688_p4;
wire   [17:0] grp_fu_1720_p1;
wire  signed [31:0] trunc_ln226_60_fu_1697_p4;
wire   [17:0] grp_fu_1730_p1;
wire   [18:0] grp_fu_1820_p1;
wire   [18:0] grp_fu_1829_p1;
wire   [18:0] grp_fu_1838_p1;
wire   [17:0] grp_fu_1847_p1;
wire   [17:0] grp_fu_1856_p1;
wire   [17:0] grp_fu_1865_p1;
wire   [18:0] grp_fu_1874_p1;
wire   [18:0] grp_fu_1883_p1;
wire   [18:0] grp_fu_1892_p1;
wire   [17:0] grp_fu_1901_p1;
wire   [17:0] grp_fu_1910_p1;
wire   [17:0] grp_fu_1919_p1;
wire   [18:0] grp_fu_1928_p1;
wire   [18:0] grp_fu_1937_p1;
wire   [18:0] grp_fu_1946_p1;
wire   [17:0] grp_fu_1955_p1;
wire   [17:0] grp_fu_1964_p1;
wire   [17:0] grp_fu_1973_p1;
wire   [18:0] grp_fu_1982_p1;
wire   [18:0] grp_fu_1991_p1;
wire   [18:0] grp_fu_2000_p1;
wire   [17:0] grp_fu_2009_p1;
wire   [17:0] grp_fu_2018_p1;
wire   [17:0] grp_fu_2027_p1;
wire   [48:0] grp_fu_774_p2;
wire   [48:0] grp_fu_784_p2;
wire   [48:0] grp_fu_794_p2;
wire   [17:0] grp_fu_2066_p1;
wire   [17:0] grp_fu_2075_p1;
wire   [17:0] grp_fu_2084_p1;
wire   [16:0] grp_fu_2094_p1;
wire   [16:0] grp_fu_2104_p1;
wire   [16:0] grp_fu_2114_p1;
wire   [48:0] grp_fu_1048_p2;
wire   [48:0] grp_fu_1058_p2;
wire   [48:0] grp_fu_1068_p2;
wire   [17:0] grp_fu_2153_p1;
wire   [17:0] grp_fu_2162_p1;
wire   [17:0] grp_fu_2171_p1;
wire   [16:0] grp_fu_2181_p1;
wire   [16:0] grp_fu_2191_p1;
wire   [16:0] grp_fu_2201_p1;
wire   [48:0] grp_fu_1322_p2;
wire   [48:0] grp_fu_1332_p2;
wire   [48:0] grp_fu_1342_p2;
wire   [17:0] grp_fu_2240_p1;
wire   [17:0] grp_fu_2249_p1;
wire   [17:0] grp_fu_2258_p1;
wire   [16:0] grp_fu_2268_p1;
wire   [16:0] grp_fu_2278_p1;
wire   [16:0] grp_fu_2288_p1;
wire   [48:0] grp_fu_1596_p2;
wire   [48:0] grp_fu_1606_p2;
wire   [48:0] grp_fu_1616_p2;
wire   [17:0] grp_fu_2327_p1;
wire   [17:0] grp_fu_2336_p1;
wire   [17:0] grp_fu_2345_p1;
wire   [16:0] grp_fu_2355_p1;
wire   [16:0] grp_fu_2365_p1;
wire   [16:0] grp_fu_2375_p1;
wire   [48:0] tmp_135_fu_2381_p3;
wire  signed [49:0] sext_ln703_fu_2388_p1;
wire   [49:0] add_ln1192_fu_2392_p2;
wire   [30:0] tmp_199_fu_2397_p4;
wire   [49:0] tmp_213_fu_2407_p3;
wire   [48:0] tmp_136_fu_2419_p3;
wire  signed [49:0] sext_ln703_40_fu_2426_p1;
wire   [49:0] add_ln1192_95_fu_2430_p2;
wire   [30:0] tmp_215_fu_2435_p4;
wire   [49:0] tmp_217_fu_2445_p3;
wire   [48:0] tmp_137_fu_2457_p3;
wire  signed [49:0] sext_ln703_41_fu_2464_p1;
wire   [49:0] add_ln1192_96_fu_2468_p2;
wire   [30:0] tmp_230_fu_2473_p4;
wire   [49:0] tmp_231_fu_2483_p3;
wire  signed [50:0] sext_ln728_fu_2415_p1;
wire  signed [50:0] sext_ln703_42_fu_2495_p1;
wire   [50:0] add_ln1192_97_fu_2498_p2;
wire  signed [50:0] sext_ln728_1_fu_2453_p1;
wire  signed [50:0] sext_ln703_43_fu_2514_p1;
wire   [50:0] add_ln1192_98_fu_2517_p2;
wire  signed [50:0] sext_ln728_2_fu_2491_p1;
wire  signed [50:0] sext_ln703_44_fu_2533_p1;
wire   [50:0] add_ln1192_99_fu_2536_p2;
wire   [48:0] tmp_150_fu_2552_p3;
wire  signed [49:0] sext_ln703_54_fu_2559_p1;
wire   [49:0] add_ln1192_112_fu_2563_p2;
wire   [30:0] tmp_232_fu_2568_p4;
wire   [49:0] tmp_233_fu_2578_p3;
wire   [48:0] tmp_151_fu_2590_p3;
wire  signed [49:0] sext_ln703_55_fu_2597_p1;
wire   [49:0] add_ln1192_113_fu_2601_p2;
wire   [30:0] tmp_234_fu_2606_p4;
wire   [49:0] tmp_235_fu_2616_p3;
wire   [48:0] tmp_152_fu_2628_p3;
wire  signed [49:0] sext_ln703_56_fu_2635_p1;
wire   [49:0] add_ln1192_114_fu_2639_p2;
wire   [30:0] tmp_236_fu_2644_p4;
wire   [49:0] tmp_237_fu_2654_p3;
wire  signed [50:0] sext_ln728_3_fu_2586_p1;
wire  signed [50:0] sext_ln703_57_fu_2666_p1;
wire   [50:0] add_ln1192_115_fu_2669_p2;
wire  signed [50:0] sext_ln728_4_fu_2624_p1;
wire  signed [50:0] sext_ln703_58_fu_2685_p1;
wire   [50:0] add_ln1192_116_fu_2688_p2;
wire  signed [50:0] sext_ln728_5_fu_2662_p1;
wire  signed [50:0] sext_ln703_59_fu_2704_p1;
wire   [50:0] add_ln1192_117_fu_2707_p2;
wire   [48:0] tmp_165_fu_2723_p3;
wire  signed [49:0] sext_ln703_69_fu_2730_p1;
wire   [49:0] add_ln1192_130_fu_2734_p2;
wire   [30:0] tmp_238_fu_2739_p4;
wire   [49:0] tmp_239_fu_2749_p3;
wire   [48:0] tmp_166_fu_2761_p3;
wire  signed [49:0] sext_ln703_70_fu_2768_p1;
wire   [49:0] add_ln1192_131_fu_2772_p2;
wire   [30:0] tmp_240_fu_2777_p4;
wire   [49:0] tmp_241_fu_2787_p3;
wire   [48:0] tmp_167_fu_2799_p3;
wire  signed [49:0] sext_ln703_71_fu_2806_p1;
wire   [49:0] add_ln1192_132_fu_2810_p2;
wire   [30:0] tmp_242_fu_2815_p4;
wire   [49:0] tmp_243_fu_2825_p3;
wire  signed [50:0] sext_ln728_6_fu_2757_p1;
wire  signed [50:0] sext_ln703_72_fu_2837_p1;
wire   [50:0] add_ln1192_133_fu_2840_p2;
wire  signed [50:0] sext_ln728_7_fu_2795_p1;
wire  signed [50:0] sext_ln703_73_fu_2856_p1;
wire   [50:0] add_ln1192_134_fu_2859_p2;
wire  signed [50:0] sext_ln728_8_fu_2833_p1;
wire  signed [50:0] sext_ln703_74_fu_2875_p1;
wire   [50:0] add_ln1192_135_fu_2878_p2;
wire   [48:0] tmp_180_fu_2894_p3;
wire  signed [49:0] sext_ln703_84_fu_2901_p1;
wire   [49:0] add_ln1192_148_fu_2905_p2;
wire   [30:0] tmp_244_fu_2910_p4;
wire   [49:0] tmp_245_fu_2920_p3;
wire   [48:0] tmp_181_fu_2932_p3;
wire  signed [49:0] sext_ln703_85_fu_2939_p1;
wire   [49:0] add_ln1192_149_fu_2943_p2;
wire   [30:0] tmp_246_fu_2948_p4;
wire   [49:0] tmp_247_fu_2958_p3;
wire   [48:0] tmp_182_fu_2970_p3;
wire  signed [49:0] sext_ln703_86_fu_2977_p1;
wire   [49:0] add_ln1192_150_fu_2981_p2;
wire   [30:0] tmp_248_fu_2986_p4;
wire   [49:0] tmp_249_fu_2996_p3;
wire  signed [50:0] sext_ln728_9_fu_2928_p1;
wire  signed [50:0] sext_ln703_87_fu_3008_p1;
wire   [50:0] add_ln1192_151_fu_3011_p2;
wire  signed [50:0] sext_ln728_10_fu_2966_p1;
wire  signed [50:0] sext_ln703_88_fu_3027_p1;
wire   [50:0] add_ln1192_152_fu_3030_p2;
wire  signed [50:0] sext_ln728_11_fu_3004_p1;
wire  signed [50:0] sext_ln703_89_fu_3046_p1;
wire   [50:0] add_ln1192_153_fu_3049_p2;
wire   [50:0] and_ln728_s_fu_3065_p3;
wire   [50:0] add_ln1192_100_fu_3086_p2;
wire   [31:0] tmp_141_fu_3091_p4;
wire   [50:0] and_ln728_93_fu_3072_p3;
wire   [50:0] add_ln1192_101_fu_3109_p2;
wire   [31:0] tmp_142_fu_3114_p4;
wire   [50:0] and_ln728_94_fu_3079_p3;
wire   [50:0] add_ln1192_102_fu_3132_p2;
wire   [31:0] tmp_143_fu_3137_p4;
wire   [50:0] and_ln728_95_fu_3101_p3;
wire  signed [50:0] sext_ln703_45_fu_3155_p1;
wire   [50:0] add_ln1192_103_fu_3158_p2;
wire   [50:0] and_ln728_96_fu_3124_p3;
wire  signed [50:0] sext_ln703_46_fu_3174_p1;
wire   [50:0] add_ln1192_104_fu_3177_p2;
wire   [50:0] and_ln728_97_fu_3147_p3;
wire  signed [50:0] sext_ln703_47_fu_3193_p1;
wire   [50:0] add_ln1192_105_fu_3196_p2;
wire   [50:0] and_ln728_104_fu_3212_p3;
wire   [50:0] add_ln1192_118_fu_3233_p2;
wire   [31:0] tmp_156_fu_3238_p4;
wire   [50:0] and_ln728_105_fu_3219_p3;
wire   [50:0] add_ln1192_119_fu_3256_p2;
wire   [31:0] tmp_157_fu_3261_p4;
wire   [50:0] and_ln728_106_fu_3226_p3;
wire   [50:0] add_ln1192_120_fu_3279_p2;
wire   [31:0] tmp_158_fu_3284_p4;
wire   [50:0] and_ln728_107_fu_3248_p3;
wire  signed [50:0] sext_ln703_60_fu_3302_p1;
wire   [50:0] add_ln1192_121_fu_3305_p2;
wire   [50:0] and_ln728_108_fu_3271_p3;
wire  signed [50:0] sext_ln703_61_fu_3321_p1;
wire   [50:0] add_ln1192_122_fu_3324_p2;
wire   [50:0] and_ln728_109_fu_3294_p3;
wire  signed [50:0] sext_ln703_62_fu_3340_p1;
wire   [50:0] add_ln1192_123_fu_3343_p2;
wire   [50:0] and_ln728_116_fu_3359_p3;
wire   [50:0] add_ln1192_136_fu_3380_p2;
wire   [31:0] tmp_171_fu_3385_p4;
wire   [50:0] and_ln728_117_fu_3366_p3;
wire   [50:0] add_ln1192_137_fu_3403_p2;
wire   [31:0] tmp_172_fu_3408_p4;
wire   [50:0] and_ln728_118_fu_3373_p3;
wire   [50:0] add_ln1192_138_fu_3426_p2;
wire   [31:0] tmp_173_fu_3431_p4;
wire   [50:0] and_ln728_119_fu_3395_p3;
wire  signed [50:0] sext_ln703_75_fu_3449_p1;
wire   [50:0] add_ln1192_139_fu_3452_p2;
wire   [50:0] and_ln728_120_fu_3418_p3;
wire  signed [50:0] sext_ln703_76_fu_3468_p1;
wire   [50:0] add_ln1192_140_fu_3471_p2;
wire   [50:0] and_ln728_121_fu_3441_p3;
wire  signed [50:0] sext_ln703_77_fu_3487_p1;
wire   [50:0] add_ln1192_141_fu_3490_p2;
wire   [50:0] and_ln728_128_fu_3506_p3;
wire   [50:0] add_ln1192_154_fu_3527_p2;
wire   [31:0] tmp_186_fu_3532_p4;
wire   [50:0] and_ln728_129_fu_3513_p3;
wire   [50:0] add_ln1192_155_fu_3550_p2;
wire   [31:0] tmp_187_fu_3555_p4;
wire   [50:0] and_ln728_130_fu_3520_p3;
wire   [50:0] add_ln1192_156_fu_3573_p2;
wire   [31:0] tmp_188_fu_3578_p4;
wire   [50:0] and_ln728_131_fu_3542_p3;
wire  signed [50:0] sext_ln703_90_fu_3596_p1;
wire   [50:0] add_ln1192_157_fu_3599_p2;
wire   [50:0] and_ln728_132_fu_3565_p3;
wire  signed [50:0] sext_ln703_91_fu_3615_p1;
wire   [50:0] add_ln1192_158_fu_3618_p2;
wire   [50:0] and_ln728_133_fu_3588_p3;
wire  signed [50:0] sext_ln703_92_fu_3634_p1;
wire   [50:0] add_ln1192_159_fu_3637_p2;
wire   [50:0] and_ln728_98_fu_3653_p3;
wire  signed [50:0] sext_ln703_48_fu_3674_p1;
wire   [50:0] add_ln1192_106_fu_3677_p2;
wire   [31:0] tmp_147_fu_3683_p4;
wire   [50:0] and_ln728_99_fu_3660_p3;
wire  signed [50:0] sext_ln703_49_fu_3701_p1;
wire   [50:0] add_ln1192_107_fu_3704_p2;
wire   [31:0] tmp_148_fu_3710_p4;
wire   [50:0] and_ln728_100_fu_3667_p3;
wire  signed [50:0] sext_ln703_50_fu_3728_p1;
wire   [50:0] add_ln1192_108_fu_3731_p2;
wire   [31:0] tmp_149_fu_3737_p4;
wire   [50:0] and_ln728_101_fu_3693_p3;
wire  signed [50:0] sext_ln703_51_fu_3755_p1;
wire   [50:0] add_ln1192_109_fu_3758_p2;
wire   [50:0] and_ln728_102_fu_3720_p3;
wire  signed [50:0] sext_ln703_52_fu_3774_p1;
wire   [50:0] add_ln1192_110_fu_3777_p2;
wire   [50:0] and_ln728_103_fu_3747_p3;
wire  signed [50:0] sext_ln703_53_fu_3793_p1;
wire   [50:0] add_ln1192_111_fu_3796_p2;
wire   [50:0] and_ln728_110_fu_3812_p3;
wire  signed [50:0] sext_ln703_63_fu_3833_p1;
wire   [50:0] add_ln1192_124_fu_3836_p2;
wire   [31:0] tmp_162_fu_3842_p4;
wire   [50:0] and_ln728_111_fu_3819_p3;
wire  signed [50:0] sext_ln703_64_fu_3860_p1;
wire   [50:0] add_ln1192_125_fu_3863_p2;
wire   [31:0] tmp_163_fu_3869_p4;
wire   [50:0] and_ln728_112_fu_3826_p3;
wire  signed [50:0] sext_ln703_65_fu_3887_p1;
wire   [50:0] add_ln1192_126_fu_3890_p2;
wire   [31:0] tmp_164_fu_3896_p4;
wire   [50:0] and_ln728_113_fu_3852_p3;
wire  signed [50:0] sext_ln703_66_fu_3914_p1;
wire   [50:0] add_ln1192_127_fu_3917_p2;
wire   [50:0] and_ln728_114_fu_3879_p3;
wire  signed [50:0] sext_ln703_67_fu_3933_p1;
wire   [50:0] add_ln1192_128_fu_3936_p2;
wire   [50:0] and_ln728_115_fu_3906_p3;
wire  signed [50:0] sext_ln703_68_fu_3952_p1;
wire   [50:0] add_ln1192_129_fu_3955_p2;
wire   [50:0] and_ln728_122_fu_3971_p3;
wire  signed [50:0] sext_ln703_78_fu_3992_p1;
wire   [50:0] add_ln1192_142_fu_3995_p2;
wire   [31:0] tmp_177_fu_4001_p4;
wire   [50:0] and_ln728_123_fu_3978_p3;
wire  signed [50:0] sext_ln703_79_fu_4019_p1;
wire   [50:0] add_ln1192_143_fu_4022_p2;
wire   [31:0] tmp_178_fu_4028_p4;
wire   [50:0] and_ln728_124_fu_3985_p3;
wire  signed [50:0] sext_ln703_80_fu_4046_p1;
wire   [50:0] add_ln1192_144_fu_4049_p2;
wire   [31:0] tmp_179_fu_4055_p4;
wire   [50:0] and_ln728_125_fu_4011_p3;
wire  signed [50:0] sext_ln703_81_fu_4073_p1;
wire   [50:0] add_ln1192_145_fu_4076_p2;
wire   [50:0] and_ln728_126_fu_4038_p3;
wire  signed [50:0] sext_ln703_82_fu_4092_p1;
wire   [50:0] add_ln1192_146_fu_4095_p2;
wire   [50:0] and_ln728_127_fu_4065_p3;
wire  signed [50:0] sext_ln703_83_fu_4111_p1;
wire   [50:0] add_ln1192_147_fu_4114_p2;
wire   [50:0] and_ln728_134_fu_4130_p3;
wire  signed [50:0] sext_ln703_93_fu_4151_p1;
wire   [50:0] add_ln1192_160_fu_4154_p2;
wire   [31:0] tmp_192_fu_4160_p4;
wire   [50:0] and_ln728_135_fu_4137_p3;
wire  signed [50:0] sext_ln703_94_fu_4178_p1;
wire   [50:0] add_ln1192_161_fu_4181_p2;
wire   [31:0] tmp_193_fu_4187_p4;
wire   [50:0] and_ln728_136_fu_4144_p3;
wire  signed [50:0] sext_ln703_95_fu_4205_p1;
wire   [50:0] add_ln1192_162_fu_4208_p2;
wire   [31:0] tmp_194_fu_4214_p4;
wire   [50:0] and_ln728_137_fu_4170_p3;
wire  signed [50:0] sext_ln703_96_fu_4232_p1;
wire   [50:0] add_ln1192_163_fu_4235_p2;
wire   [50:0] and_ln728_138_fu_4197_p3;
wire  signed [50:0] sext_ln703_97_fu_4251_p1;
wire   [50:0] add_ln1192_164_fu_4254_p2;
wire   [50:0] and_ln728_139_fu_4224_p3;
wire  signed [50:0] sext_ln703_98_fu_4270_p1;
wire   [50:0] add_ln1192_165_fu_4273_p2;
reg    grp_fu_774_ce;
reg    grp_fu_784_ce;
reg    grp_fu_794_ce;
reg    grp_fu_831_ce;
reg    grp_fu_841_ce;
reg    grp_fu_851_ce;
reg    grp_fu_888_ce;
reg    grp_fu_898_ce;
reg    grp_fu_908_ce;
reg    grp_fu_1048_ce;
reg    grp_fu_1058_ce;
reg    grp_fu_1068_ce;
reg    grp_fu_1105_ce;
reg    grp_fu_1115_ce;
reg    grp_fu_1125_ce;
reg    grp_fu_1162_ce;
reg    grp_fu_1172_ce;
reg    grp_fu_1182_ce;
reg    grp_fu_1322_ce;
reg    grp_fu_1332_ce;
reg    grp_fu_1342_ce;
reg    grp_fu_1379_ce;
reg    grp_fu_1389_ce;
reg    grp_fu_1399_ce;
reg    grp_fu_1436_ce;
reg    grp_fu_1446_ce;
reg    grp_fu_1456_ce;
reg    grp_fu_1596_ce;
reg    grp_fu_1606_ce;
reg    grp_fu_1616_ce;
reg    grp_fu_1653_ce;
reg    grp_fu_1663_ce;
reg    grp_fu_1673_ce;
reg    grp_fu_1710_ce;
reg    grp_fu_1720_ce;
reg    grp_fu_1730_ce;
reg    grp_fu_1820_ce;
reg    grp_fu_1829_ce;
reg    grp_fu_1838_ce;
reg    grp_fu_1847_ce;
reg    grp_fu_1856_ce;
reg    grp_fu_1865_ce;
reg    grp_fu_1874_ce;
reg    grp_fu_1883_ce;
reg    grp_fu_1892_ce;
reg    grp_fu_1901_ce;
reg    grp_fu_1910_ce;
reg    grp_fu_1919_ce;
reg    grp_fu_1928_ce;
reg    grp_fu_1937_ce;
reg    grp_fu_1946_ce;
reg    grp_fu_1955_ce;
reg    grp_fu_1964_ce;
reg    grp_fu_1973_ce;
reg    grp_fu_1982_ce;
reg    grp_fu_1991_ce;
reg    grp_fu_2000_ce;
reg    grp_fu_2009_ce;
reg    grp_fu_2018_ce;
reg    grp_fu_2027_ce;
reg    grp_fu_2066_ce;
reg    grp_fu_2075_ce;
reg    grp_fu_2084_ce;
reg    grp_fu_2094_ce;
reg    grp_fu_2104_ce;
reg    grp_fu_2114_ce;
reg    grp_fu_2153_ce;
reg    grp_fu_2162_ce;
reg    grp_fu_2171_ce;
reg    grp_fu_2181_ce;
reg    grp_fu_2191_ce;
reg    grp_fu_2201_ce;
reg    grp_fu_2240_ce;
reg    grp_fu_2249_ce;
reg    grp_fu_2258_ce;
reg    grp_fu_2268_ce;
reg    grp_fu_2278_ce;
reg    grp_fu_2288_ce;
reg    grp_fu_2327_ce;
reg    grp_fu_2336_ce;
reg    grp_fu_2345_ce;
reg    grp_fu_2355_ce;
reg    grp_fu_2365_ce;
reg    grp_fu_2375_ce;
wire    ap_CS_fsm_state12;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_enable_operation_60;
reg    ap_enable_state2_pp0_iter0_stage0;
reg    ap_enable_operation_85;
reg    ap_enable_state3_pp0_iter1_stage0;
wire    ap_enable_operation_110;
reg    ap_enable_state4_pp0_iter2_stage0;
reg    ap_enable_operation_65;
reg    ap_enable_operation_90;
wire    ap_enable_operation_152;
reg    ap_enable_operation_70;
reg    ap_enable_operation_95;
wire    ap_enable_operation_194;
reg    ap_enable_operation_75;
reg    ap_enable_operation_100;
wire    ap_enable_operation_236;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_302;
reg    ap_condition_363;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

optical_flow_gradient_weight_y_buf_0 #(
    .DataWidth( 672 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_0_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_0_address0),
    .ce0(buf_0_ce0),
    .we0(buf_0_we0),
    .d0(buf_0_d0),
    .address1(buf_0_address1),
    .ce1(buf_0_ce1),
    .q1(buf_0_q1)
);

optical_flow_gradient_weight_y_buf_0 #(
    .DataWidth( 672 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_1_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .we0(buf_1_we0),
    .d0(buf_1_d0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .q1(buf_1_q1)
);

optical_flow_gradient_weight_y_buf_0 #(
    .DataWidth( 672 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_2_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .we0(buf_2_we0),
    .d0(buf_2_d0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .q1(buf_2_q1)
);

optical_flow_gradient_weight_y_buf_0 #(
    .DataWidth( 672 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buf_3_U(
    .clk(ap_clk),
    .reset(1'b0),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .we0(buf_3_we0),
    .d0(buf_3_d0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .q1(buf_3_q1)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U81(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln_fu_743_p4),
    .din1(grp_fu_774_p1),
    .ce(grp_fu_774_ce),
    .dout(grp_fu_774_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U82(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln4_fu_752_p4),
    .din1(grp_fu_784_p1),
    .ce(grp_fu_784_ce),
    .dout(grp_fu_784_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U83(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_1_fu_761_p4),
    .din1(grp_fu_794_p1),
    .ce(grp_fu_794_ce),
    .dout(grp_fu_794_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U84(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_3_fu_800_p4),
    .din1(grp_fu_831_p1),
    .ce(grp_fu_831_ce),
    .dout(grp_fu_831_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U85(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_2_fu_809_p4),
    .din1(grp_fu_841_p1),
    .ce(grp_fu_841_ce),
    .dout(grp_fu_841_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U86(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_4_fu_818_p4),
    .din1(grp_fu_851_p1),
    .ce(grp_fu_851_ce),
    .dout(grp_fu_851_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U87(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_6_fu_857_p4),
    .din1(grp_fu_888_p1),
    .ce(grp_fu_888_ce),
    .dout(grp_fu_888_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U88(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_5_fu_866_p4),
    .din1(grp_fu_898_p1),
    .ce(grp_fu_898_ce),
    .dout(grp_fu_898_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U89(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_7_fu_875_p4),
    .din1(grp_fu_908_p1),
    .ce(grp_fu_908_ce),
    .dout(grp_fu_908_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U90(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_16_fu_1017_p4),
    .din1(grp_fu_1048_p1),
    .ce(grp_fu_1048_ce),
    .dout(grp_fu_1048_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U91(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_17_fu_1026_p4),
    .din1(grp_fu_1058_p1),
    .ce(grp_fu_1058_ce),
    .dout(grp_fu_1058_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U92(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_18_fu_1035_p4),
    .din1(grp_fu_1068_p1),
    .ce(grp_fu_1068_ce),
    .dout(grp_fu_1068_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U93(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_19_fu_1074_p4),
    .din1(grp_fu_1105_p1),
    .ce(grp_fu_1105_ce),
    .dout(grp_fu_1105_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U94(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_20_fu_1083_p4),
    .din1(grp_fu_1115_p1),
    .ce(grp_fu_1115_ce),
    .dout(grp_fu_1115_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U95(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_21_fu_1092_p4),
    .din1(grp_fu_1125_p1),
    .ce(grp_fu_1125_ce),
    .dout(grp_fu_1125_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U96(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_22_fu_1131_p4),
    .din1(grp_fu_1162_p1),
    .ce(grp_fu_1162_ce),
    .dout(grp_fu_1162_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U97(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_23_fu_1140_p4),
    .din1(grp_fu_1172_p1),
    .ce(grp_fu_1172_ce),
    .dout(grp_fu_1172_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U98(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_24_fu_1149_p4),
    .din1(grp_fu_1182_p1),
    .ce(grp_fu_1182_ce),
    .dout(grp_fu_1182_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U99(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_34_fu_1291_p4),
    .din1(grp_fu_1322_p1),
    .ce(grp_fu_1322_ce),
    .dout(grp_fu_1322_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U100(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_35_fu_1300_p4),
    .din1(grp_fu_1332_p1),
    .ce(grp_fu_1332_ce),
    .dout(grp_fu_1332_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U101(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_36_fu_1309_p4),
    .din1(grp_fu_1342_p1),
    .ce(grp_fu_1342_ce),
    .dout(grp_fu_1342_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U102(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_37_fu_1348_p4),
    .din1(grp_fu_1379_p1),
    .ce(grp_fu_1379_ce),
    .dout(grp_fu_1379_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U103(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_38_fu_1357_p4),
    .din1(grp_fu_1389_p1),
    .ce(grp_fu_1389_ce),
    .dout(grp_fu_1389_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U104(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_39_fu_1366_p4),
    .din1(grp_fu_1399_p1),
    .ce(grp_fu_1399_ce),
    .dout(grp_fu_1399_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U105(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_40_fu_1405_p4),
    .din1(grp_fu_1436_p1),
    .ce(grp_fu_1436_ce),
    .dout(grp_fu_1436_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U106(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_41_fu_1414_p4),
    .din1(grp_fu_1446_p1),
    .ce(grp_fu_1446_ce),
    .dout(grp_fu_1446_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U107(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_42_fu_1423_p4),
    .din1(grp_fu_1456_p1),
    .ce(grp_fu_1456_ce),
    .dout(grp_fu_1456_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U108(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_52_fu_1565_p4),
    .din1(grp_fu_1596_p1),
    .ce(grp_fu_1596_ce),
    .dout(grp_fu_1596_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U109(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_53_fu_1574_p4),
    .din1(grp_fu_1606_p1),
    .ce(grp_fu_1606_ce),
    .dout(grp_fu_1606_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U110(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_54_fu_1583_p4),
    .din1(grp_fu_1616_p1),
    .ce(grp_fu_1616_ce),
    .dout(grp_fu_1616_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U111(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_55_fu_1622_p4),
    .din1(grp_fu_1653_p1),
    .ce(grp_fu_1653_ce),
    .dout(grp_fu_1653_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U112(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_56_fu_1631_p4),
    .din1(grp_fu_1663_p1),
    .ce(grp_fu_1663_ce),
    .dout(grp_fu_1663_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U113(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_57_fu_1640_p4),
    .din1(grp_fu_1673_p1),
    .ce(grp_fu_1673_ce),
    .dout(grp_fu_1673_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U114(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_58_fu_1679_p4),
    .din1(grp_fu_1710_p1),
    .ce(grp_fu_1710_ce),
    .dout(grp_fu_1710_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U115(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_59_fu_1688_p4),
    .din1(grp_fu_1720_p1),
    .ce(grp_fu_1720_ce),
    .dout(grp_fu_1720_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U116(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_60_fu_1697_p4),
    .din1(grp_fu_1730_p1),
    .ce(grp_fu_1730_ce),
    .dout(grp_fu_1730_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U117(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_9_reg_4573),
    .din1(grp_fu_1820_p1),
    .ce(grp_fu_1820_ce),
    .dout(grp_fu_1820_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U118(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_8_reg_4578),
    .din1(grp_fu_1829_p1),
    .ce(grp_fu_1829_ce),
    .dout(grp_fu_1829_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U119(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_10_reg_4583),
    .din1(grp_fu_1838_p1),
    .ce(grp_fu_1838_ce),
    .dout(grp_fu_1838_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U120(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_s_reg_4588),
    .din1(grp_fu_1847_p1),
    .ce(grp_fu_1847_ce),
    .dout(grp_fu_1847_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U121(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_11_reg_4593),
    .din1(grp_fu_1856_p1),
    .ce(grp_fu_1856_ce),
    .dout(grp_fu_1856_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U122(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_12_reg_4598),
    .din1(grp_fu_1865_p1),
    .ce(grp_fu_1865_ce),
    .dout(grp_fu_1865_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U123(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_25_reg_4663),
    .din1(grp_fu_1874_p1),
    .ce(grp_fu_1874_ce),
    .dout(grp_fu_1874_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U124(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_26_reg_4668),
    .din1(grp_fu_1883_p1),
    .ce(grp_fu_1883_ce),
    .dout(grp_fu_1883_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U125(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_27_reg_4673),
    .din1(grp_fu_1892_p1),
    .ce(grp_fu_1892_ce),
    .dout(grp_fu_1892_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U126(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_28_reg_4678),
    .din1(grp_fu_1901_p1),
    .ce(grp_fu_1901_ce),
    .dout(grp_fu_1901_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U127(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_29_reg_4683),
    .din1(grp_fu_1910_p1),
    .ce(grp_fu_1910_ce),
    .dout(grp_fu_1910_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U128(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_30_reg_4688),
    .din1(grp_fu_1919_p1),
    .ce(grp_fu_1919_ce),
    .dout(grp_fu_1919_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U129(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_43_reg_4753),
    .din1(grp_fu_1928_p1),
    .ce(grp_fu_1928_ce),
    .dout(grp_fu_1928_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U130(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_44_reg_4758),
    .din1(grp_fu_1937_p1),
    .ce(grp_fu_1937_ce),
    .dout(grp_fu_1937_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U131(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_45_reg_4763),
    .din1(grp_fu_1946_p1),
    .ce(grp_fu_1946_ce),
    .dout(grp_fu_1946_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U132(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_46_reg_4768),
    .din1(grp_fu_1955_p1),
    .ce(grp_fu_1955_ce),
    .dout(grp_fu_1955_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U133(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_47_reg_4773),
    .din1(grp_fu_1964_p1),
    .ce(grp_fu_1964_ce),
    .dout(grp_fu_1964_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U134(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_48_reg_4778),
    .din1(grp_fu_1973_p1),
    .ce(grp_fu_1973_ce),
    .dout(grp_fu_1973_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U135(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_61_reg_4843),
    .din1(grp_fu_1982_p1),
    .ce(grp_fu_1982_ce),
    .dout(grp_fu_1982_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U136(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_62_reg_4848),
    .din1(grp_fu_1991_p1),
    .ce(grp_fu_1991_ce),
    .dout(grp_fu_1991_p2)
);

optical_flow_mul_32s_19ns_51_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 51 ))
mul_32s_19ns_51_3_1_U137(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_63_reg_4853),
    .din1(grp_fu_2000_p1),
    .ce(grp_fu_2000_ce),
    .dout(grp_fu_2000_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U138(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_64_reg_4858),
    .din1(grp_fu_2009_p1),
    .ce(grp_fu_2009_ce),
    .dout(grp_fu_2009_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U139(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_65_reg_4863),
    .din1(grp_fu_2018_p1),
    .ce(grp_fu_2018_ce),
    .dout(grp_fu_2018_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U140(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_66_reg_4868),
    .din1(grp_fu_2027_p1),
    .ce(grp_fu_2027_ce),
    .dout(grp_fu_2027_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U141(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_13_reg_4603_pp0_iter3_reg),
    .din1(grp_fu_2066_p1),
    .ce(grp_fu_2066_ce),
    .dout(grp_fu_2066_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U142(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_14_reg_4608_pp0_iter3_reg),
    .din1(grp_fu_2075_p1),
    .ce(grp_fu_2075_ce),
    .dout(grp_fu_2075_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U143(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_15_reg_4613_pp0_iter3_reg),
    .din1(grp_fu_2084_p1),
    .ce(grp_fu_2084_ce),
    .dout(grp_fu_2084_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U144(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_1_reg_447_pp0_iter3_reg),
    .din1(grp_fu_2094_p1),
    .ce(grp_fu_2094_ce),
    .dout(grp_fu_2094_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U145(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_1_reg_435_pp0_iter3_reg),
    .din1(grp_fu_2104_p1),
    .ce(grp_fu_2104_ce),
    .dout(grp_fu_2104_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U146(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_1_reg_459_pp0_iter3_reg),
    .din1(grp_fu_2114_p1),
    .ce(grp_fu_2114_ce),
    .dout(grp_fu_2114_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U147(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_31_reg_4693_pp0_iter3_reg),
    .din1(grp_fu_2153_p1),
    .ce(grp_fu_2153_ce),
    .dout(grp_fu_2153_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U148(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_32_reg_4698_pp0_iter3_reg),
    .din1(grp_fu_2162_p1),
    .ce(grp_fu_2162_ce),
    .dout(grp_fu_2162_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U149(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_33_reg_4703_pp0_iter3_reg),
    .din1(grp_fu_2171_p1),
    .ce(grp_fu_2171_ce),
    .dout(grp_fu_2171_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U150(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_3_reg_483_pp0_iter3_reg),
    .din1(grp_fu_2181_p1),
    .ce(grp_fu_2181_ce),
    .dout(grp_fu_2181_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U151(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_3_reg_471_pp0_iter3_reg),
    .din1(grp_fu_2191_p1),
    .ce(grp_fu_2191_ce),
    .dout(grp_fu_2191_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U152(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_3_reg_495_pp0_iter3_reg),
    .din1(grp_fu_2201_p1),
    .ce(grp_fu_2201_ce),
    .dout(grp_fu_2201_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U153(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_49_reg_4783_pp0_iter3_reg),
    .din1(grp_fu_2240_p1),
    .ce(grp_fu_2240_ce),
    .dout(grp_fu_2240_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U154(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_50_reg_4788_pp0_iter3_reg),
    .din1(grp_fu_2249_p1),
    .ce(grp_fu_2249_ce),
    .dout(grp_fu_2249_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U155(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_51_reg_4793_pp0_iter3_reg),
    .din1(grp_fu_2258_p1),
    .ce(grp_fu_2258_ce),
    .dout(grp_fu_2258_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U156(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_5_reg_519_pp0_iter3_reg),
    .din1(grp_fu_2268_p1),
    .ce(grp_fu_2268_ce),
    .dout(grp_fu_2268_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U157(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_5_reg_507_pp0_iter3_reg),
    .din1(grp_fu_2278_p1),
    .ce(grp_fu_2278_ce),
    .dout(grp_fu_2278_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U158(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_5_reg_531_pp0_iter3_reg),
    .din1(grp_fu_2288_p1),
    .ce(grp_fu_2288_ce),
    .dout(grp_fu_2288_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U159(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_67_reg_4873_pp0_iter3_reg),
    .din1(grp_fu_2327_p1),
    .ce(grp_fu_2327_ce),
    .dout(grp_fu_2327_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U160(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_68_reg_4878_pp0_iter3_reg),
    .din1(grp_fu_2336_p1),
    .ce(grp_fu_2336_ce),
    .dout(grp_fu_2336_p2)
);

optical_flow_mul_32s_18ns_50_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 50 ))
mul_32s_18ns_50_3_1_U161(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(trunc_ln226_69_reg_4883_pp0_iter3_reg),
    .din1(grp_fu_2345_p1),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U162(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_x_V_7_reg_555_pp0_iter3_reg),
    .din1(grp_fu_2355_p1),
    .ce(grp_fu_2355_ce),
    .dout(grp_fu_2355_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U163(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_y_V_7_reg_543_pp0_iter3_reg),
    .din1(grp_fu_2365_p1),
    .ce(grp_fu_2365_ce),
    .dout(grp_fu_2365_p2)
);

optical_flow_mul_32s_17ns_49_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 49 ))
mul_32s_17ns_49_3_1_U164(
    .clk(ap_clk),
    .reset(1'b0),
    .din0(tmp_z_V_7_reg_567_pp0_iter3_reg),
    .din1(grp_fu_2375_p1),
    .ce(grp_fu_2375_ce),
    .dout(grp_fu_2375_p2)
);

always @ (posedge ap_clk) begin
    ap_CS_fsm <= ap_NS_fsm;
end

always @ (posedge ap_clk) begin
    if ((ap_continue == 1'b1)) begin
        ap_done_reg <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done_reg <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter0 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b1 == 1'b1)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_1_reg_447 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_1_reg_447 <= ap_phi_reg_pp0_iter0_tmp_x_V_1_reg_447;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_3_reg_483 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_3_reg_483 <= ap_phi_reg_pp0_iter0_tmp_x_V_3_reg_483;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_5_reg_519 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_5_reg_519 <= ap_phi_reg_pp0_iter0_tmp_x_V_5_reg_519;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_7_reg_555 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_x_V_7_reg_555 <= ap_phi_reg_pp0_iter0_tmp_x_V_7_reg_555;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_1_reg_435 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_1_reg_435 <= ap_phi_reg_pp0_iter0_tmp_y_V_1_reg_435;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_3_reg_471 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_3_reg_471 <= ap_phi_reg_pp0_iter0_tmp_y_V_3_reg_471;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_5_reg_507 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_5_reg_507 <= ap_phi_reg_pp0_iter0_tmp_y_V_5_reg_507;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_7_reg_543 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_y_V_7_reg_543 <= ap_phi_reg_pp0_iter0_tmp_y_V_7_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_1_reg_459 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_1_reg_459 <= ap_phi_reg_pp0_iter0_tmp_z_V_1_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_3_reg_495 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_3_reg_495 <= ap_phi_reg_pp0_iter0_tmp_z_V_3_reg_495;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_5_reg_531 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_5_reg_531 <= ap_phi_reg_pp0_iter0_tmp_z_V_5_reg_531;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if (((select_ln189_1_fu_647_p3 == 1'd1) & (icmp_ln189_fu_611_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_7_reg_567 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_z_V_7_reg_567 <= ap_phi_reg_pp0_iter0_tmp_z_V_7_reg_567;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_1_reg_447 <= gradient_x_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_1_reg_447 <= ap_phi_reg_pp0_iter1_tmp_x_V_1_reg_447;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_3_reg_483 <= gradient_x_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_3_reg_483 <= ap_phi_reg_pp0_iter1_tmp_x_V_3_reg_483;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_5_reg_519 <= gradient_x_2_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_5_reg_519 <= ap_phi_reg_pp0_iter1_tmp_x_V_5_reg_519;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_7_reg_555 <= gradient_x_3_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_x_V_7_reg_555 <= ap_phi_reg_pp0_iter1_tmp_x_V_7_reg_555;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_1_reg_435 <= gradient_y_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_1_reg_435 <= ap_phi_reg_pp0_iter1_tmp_y_V_1_reg_435;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_3_reg_471 <= gradient_y_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_3_reg_471 <= ap_phi_reg_pp0_iter1_tmp_y_V_3_reg_471;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_5_reg_507 <= gradient_y_2_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_5_reg_507 <= ap_phi_reg_pp0_iter1_tmp_y_V_5_reg_507;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_7_reg_543 <= gradient_y_3_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_y_V_7_reg_543 <= ap_phi_reg_pp0_iter1_tmp_y_V_7_reg_543;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_1_reg_459 <= gradient_z_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_1_reg_459 <= ap_phi_reg_pp0_iter1_tmp_z_V_1_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_3_reg_495 <= gradient_z_1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_3_reg_495 <= ap_phi_reg_pp0_iter1_tmp_z_V_3_reg_495;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_5_reg_531 <= gradient_z_2_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_5_reg_531 <= ap_phi_reg_pp0_iter1_tmp_z_V_5_reg_531;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_363)) begin
        if (((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_7_reg_567 <= gradient_z_3_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_z_V_7_reg_567 <= ap_phi_reg_pp0_iter1_tmp_z_V_7_reg_567;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln189_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_424 <= add_ln191_fu_715_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_424 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln189_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_402 <= add_ln189_fu_579_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_402 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln189_fu_611_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_413 <= select_ln189_4_fu_689_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_413 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
        start_once_reg <= 1'b1;
    end else if ((internal_ap_ready == 1'b1)) begin
        start_once_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
        ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln189_fu_611_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_0_addr_reg_4347 <= zext_ln820_fu_707_p1;
        buf_1_addr_reg_4353 <= zext_ln820_fu_707_p1;
        buf_2_addr_reg_4359 <= zext_ln820_fu_707_p1;
        buf_3_addr_reg_4365 <= zext_ln820_fu_707_p1;
        select_ln189_1_reg_4330 <= select_ln189_1_fu_647_p3;
        select_ln189_2_reg_4334 <= select_ln189_2_fu_661_p3;
        select_ln189_3_reg_4338 <= select_ln189_3_fu_681_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_0_addr_reg_4347_pp0_iter1_reg <= buf_0_addr_reg_4347;
        buf_1_addr_reg_4353_pp0_iter1_reg <= buf_1_addr_reg_4353;
        buf_2_addr_reg_4359_pp0_iter1_reg <= buf_2_addr_reg_4359;
        buf_3_addr_reg_4365_pp0_iter1_reg <= buf_3_addr_reg_4365;
        icmp_ln189_reg_4326 <= icmp_ln189_fu_611_p2;
        select_ln189_2_reg_4334_pp0_iter1_reg <= select_ln189_2_reg_4334;
        select_ln189_3_reg_4338_pp0_iter1_reg <= select_ln189_3_reg_4338;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        buf_0_load_reg_4376 <= buf_0_q1;
        buf_1_load_reg_4414 <= buf_1_q1;
        buf_2_load_reg_4452 <= buf_2_q1;
        buf_3_load_reg_4490 <= buf_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln189_3_reg_4338_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_103_reg_5248 <= grp_fu_1653_p2;
        mul_ln1118_104_reg_5253 <= grp_fu_1663_p2;
        mul_ln1118_105_reg_5258 <= grp_fu_1673_p2;
        mul_ln1118_106_reg_5263 <= grp_fu_1710_p2;
        mul_ln1118_107_reg_5268 <= grp_fu_1720_p2;
        mul_ln1118_108_reg_5273 <= grp_fu_1730_p2;
        mul_ln1118_49_reg_5023 <= grp_fu_831_p2;
        mul_ln1118_50_reg_5028 <= grp_fu_841_p2;
        mul_ln1118_51_reg_5033 <= grp_fu_851_p2;
        mul_ln1118_52_reg_5038 <= grp_fu_888_p2;
        mul_ln1118_53_reg_5043 <= grp_fu_898_p2;
        mul_ln1118_54_reg_5048 <= grp_fu_908_p2;
        mul_ln1118_67_reg_5098 <= grp_fu_1105_p2;
        mul_ln1118_68_reg_5103 <= grp_fu_1115_p2;
        mul_ln1118_69_reg_5108 <= grp_fu_1125_p2;
        mul_ln1118_70_reg_5113 <= grp_fu_1162_p2;
        mul_ln1118_71_reg_5118 <= grp_fu_1172_p2;
        mul_ln1118_72_reg_5123 <= grp_fu_1182_p2;
        mul_ln1118_85_reg_5173 <= grp_fu_1379_p2;
        mul_ln1118_86_reg_5178 <= grp_fu_1389_p2;
        mul_ln1118_87_reg_5183 <= grp_fu_1399_p2;
        mul_ln1118_88_reg_5188 <= grp_fu_1436_p2;
        mul_ln1118_89_reg_5193 <= grp_fu_1446_p2;
        mul_ln1118_90_reg_5198 <= grp_fu_1456_p2;
        trunc_ln5_reg_5008 <= {{grp_fu_774_p2[48:19]}};
        trunc_ln708_11_reg_5158 <= {{grp_fu_1322_p2[48:19]}};
        trunc_ln708_12_reg_5163 <= {{grp_fu_1332_p2[48:19]}};
        trunc_ln708_13_reg_5168 <= {{grp_fu_1342_p2[48:19]}};
        trunc_ln708_17_reg_5233 <= {{grp_fu_1596_p2[48:19]}};
        trunc_ln708_18_reg_5238 <= {{grp_fu_1606_p2[48:19]}};
        trunc_ln708_19_reg_5243 <= {{grp_fu_1616_p2[48:19]}};
        trunc_ln708_3_reg_5018 <= {{grp_fu_794_p2[48:19]}};
        trunc_ln708_7_reg_5083 <= {{grp_fu_1048_p2[48:19]}};
        trunc_ln708_8_reg_5088 <= {{grp_fu_1058_p2[48:19]}};
        trunc_ln708_9_reg_5093 <= {{grp_fu_1068_p2[48:19]}};
        trunc_ln708_s_reg_5013 <= {{grp_fu_784_p2[48:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln189_3_reg_4338_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_109_reg_5473 <= grp_fu_2009_p2;
        mul_ln1118_110_reg_5478 <= grp_fu_2018_p2;
        mul_ln1118_111_reg_5483 <= grp_fu_2027_p2;
        mul_ln1118_55_reg_5338 <= grp_fu_1847_p2;
        mul_ln1118_56_reg_5343 <= grp_fu_1856_p2;
        mul_ln1118_57_reg_5348 <= grp_fu_1865_p2;
        mul_ln1118_73_reg_5383 <= grp_fu_1901_p2;
        mul_ln1118_74_reg_5388 <= grp_fu_1910_p2;
        mul_ln1118_75_reg_5393 <= grp_fu_1919_p2;
        mul_ln1118_91_reg_5428 <= grp_fu_1955_p2;
        mul_ln1118_92_reg_5433 <= grp_fu_1964_p2;
        mul_ln1118_93_reg_5438 <= grp_fu_1973_p2;
        mul_ln703_100_reg_5413 <= grp_fu_1928_p2;
        mul_ln703_101_reg_5418 <= grp_fu_1937_p2;
        mul_ln703_102_reg_5423 <= grp_fu_1946_p2;
        mul_ln703_103_reg_5458 <= grp_fu_1982_p2;
        mul_ln703_104_reg_5463 <= grp_fu_1991_p2;
        mul_ln703_105_reg_5468 <= grp_fu_2000_p2;
        mul_ln703_95_reg_5328 <= grp_fu_1829_p2;
        mul_ln703_96_reg_5333 <= grp_fu_1838_p2;
        mul_ln703_97_reg_5368 <= grp_fu_1874_p2;
        mul_ln703_98_reg_5373 <= grp_fu_1883_p2;
        mul_ln703_99_reg_5378 <= grp_fu_1892_p2;
        mul_ln703_reg_5323 <= grp_fu_1820_p2;
        tmp_138_reg_5308 <= {{add_ln1192_97_fu_2498_p2[50:19]}};
        tmp_139_reg_5313 <= {{add_ln1192_98_fu_2517_p2[50:19]}};
        tmp_140_reg_5318 <= {{add_ln1192_99_fu_2536_p2[50:19]}};
        tmp_153_reg_5353 <= {{add_ln1192_115_fu_2669_p2[50:19]}};
        tmp_154_reg_5358 <= {{add_ln1192_116_fu_2688_p2[50:19]}};
        tmp_155_reg_5363 <= {{add_ln1192_117_fu_2707_p2[50:19]}};
        tmp_168_reg_5398 <= {{add_ln1192_133_fu_2840_p2[50:19]}};
        tmp_169_reg_5403 <= {{add_ln1192_134_fu_2859_p2[50:19]}};
        tmp_170_reg_5408 <= {{add_ln1192_135_fu_2878_p2[50:19]}};
        tmp_183_reg_5443 <= {{add_ln1192_151_fu_3011_p2[50:19]}};
        tmp_184_reg_5448 <= {{add_ln1192_152_fu_3030_p2[50:19]}};
        tmp_185_reg_5453 <= {{add_ln1192_153_fu_3049_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln189_3_reg_4338_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_112_reg_5638 <= grp_fu_2327_p2;
        mul_ln1118_113_reg_5643 <= grp_fu_2336_p2;
        mul_ln1118_114_reg_5648 <= grp_fu_2345_p2;
        mul_ln1118_115_reg_5653 <= grp_fu_2355_p2;
        mul_ln1118_116_reg_5658 <= grp_fu_2365_p2;
        mul_ln1118_117_reg_5663 <= grp_fu_2375_p2;
        mul_ln1118_58_reg_5503 <= grp_fu_2066_p2;
        mul_ln1118_59_reg_5508 <= grp_fu_2075_p2;
        mul_ln1118_60_reg_5513 <= grp_fu_2084_p2;
        mul_ln1118_61_reg_5518 <= grp_fu_2094_p2;
        mul_ln1118_62_reg_5523 <= grp_fu_2104_p2;
        mul_ln1118_63_reg_5528 <= grp_fu_2114_p2;
        mul_ln1118_76_reg_5548 <= grp_fu_2153_p2;
        mul_ln1118_77_reg_5553 <= grp_fu_2162_p2;
        mul_ln1118_78_reg_5558 <= grp_fu_2171_p2;
        mul_ln1118_79_reg_5563 <= grp_fu_2181_p2;
        mul_ln1118_80_reg_5568 <= grp_fu_2191_p2;
        mul_ln1118_81_reg_5573 <= grp_fu_2201_p2;
        mul_ln1118_94_reg_5593 <= grp_fu_2240_p2;
        mul_ln1118_95_reg_5598 <= grp_fu_2249_p2;
        mul_ln1118_96_reg_5603 <= grp_fu_2258_p2;
        mul_ln1118_97_reg_5608 <= grp_fu_2268_p2;
        mul_ln1118_98_reg_5613 <= grp_fu_2278_p2;
        mul_ln1118_99_reg_5618 <= grp_fu_2288_p2;
        tmp_144_reg_5488 <= {{add_ln1192_103_fu_3158_p2[50:19]}};
        tmp_145_reg_5493 <= {{add_ln1192_104_fu_3177_p2[50:19]}};
        tmp_146_reg_5498 <= {{add_ln1192_105_fu_3196_p2[50:19]}};
        tmp_159_reg_5533 <= {{add_ln1192_121_fu_3305_p2[50:19]}};
        tmp_160_reg_5538 <= {{add_ln1192_122_fu_3324_p2[50:19]}};
        tmp_161_reg_5543 <= {{add_ln1192_123_fu_3343_p2[50:19]}};
        tmp_174_reg_5578 <= {{add_ln1192_139_fu_3452_p2[50:19]}};
        tmp_175_reg_5583 <= {{add_ln1192_140_fu_3471_p2[50:19]}};
        tmp_176_reg_5588 <= {{add_ln1192_141_fu_3490_p2[50:19]}};
        tmp_189_reg_5623 <= {{add_ln1192_157_fu_3599_p2[50:19]}};
        tmp_190_reg_5628 <= {{add_ln1192_158_fu_3618_p2[50:19]}};
        tmp_191_reg_5633 <= {{add_ln1192_159_fu_3637_p2[50:19]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        select_ln189_2_reg_4334_pp0_iter2_reg <= select_ln189_2_reg_4334_pp0_iter1_reg;
        select_ln189_2_reg_4334_pp0_iter3_reg <= select_ln189_2_reg_4334_pp0_iter2_reg;
        select_ln189_2_reg_4334_pp0_iter4_reg <= select_ln189_2_reg_4334_pp0_iter3_reg;
        select_ln189_2_reg_4334_pp0_iter5_reg <= select_ln189_2_reg_4334_pp0_iter4_reg;
        select_ln189_2_reg_4334_pp0_iter6_reg <= select_ln189_2_reg_4334_pp0_iter5_reg;
        select_ln189_2_reg_4334_pp0_iter7_reg <= select_ln189_2_reg_4334_pp0_iter6_reg;
        select_ln189_3_reg_4338_pp0_iter2_reg <= select_ln189_3_reg_4338_pp0_iter1_reg;
        select_ln189_3_reg_4338_pp0_iter3_reg <= select_ln189_3_reg_4338_pp0_iter2_reg;
        select_ln189_3_reg_4338_pp0_iter4_reg <= select_ln189_3_reg_4338_pp0_iter3_reg;
        select_ln189_3_reg_4338_pp0_iter5_reg <= select_ln189_3_reg_4338_pp0_iter4_reg;
        select_ln189_3_reg_4338_pp0_iter6_reg <= select_ln189_3_reg_4338_pp0_iter5_reg;
        select_ln189_3_reg_4338_pp0_iter7_reg <= select_ln189_3_reg_4338_pp0_iter6_reg;
        tmp_x_V_1_reg_447_pp0_iter3_reg <= tmp_x_V_1_reg_447;
        tmp_x_V_3_reg_483_pp0_iter3_reg <= tmp_x_V_3_reg_483;
        tmp_x_V_5_reg_519_pp0_iter3_reg <= tmp_x_V_5_reg_519;
        tmp_x_V_7_reg_555_pp0_iter3_reg <= tmp_x_V_7_reg_555;
        tmp_y_V_1_reg_435_pp0_iter3_reg <= tmp_y_V_1_reg_435;
        tmp_y_V_3_reg_471_pp0_iter3_reg <= tmp_y_V_3_reg_471;
        tmp_y_V_5_reg_507_pp0_iter3_reg <= tmp_y_V_5_reg_507;
        tmp_y_V_7_reg_543_pp0_iter3_reg <= tmp_y_V_7_reg_543;
        tmp_z_V_1_reg_459_pp0_iter3_reg <= tmp_z_V_1_reg_459;
        tmp_z_V_3_reg_495_pp0_iter3_reg <= tmp_z_V_3_reg_495;
        tmp_z_V_5_reg_531_pp0_iter3_reg <= tmp_z_V_5_reg_531;
        tmp_z_V_7_reg_567_pp0_iter3_reg <= tmp_z_V_7_reg_567;
        trunc_ln226_13_reg_4603_pp0_iter3_reg <= trunc_ln226_13_reg_4603;
        trunc_ln226_14_reg_4608_pp0_iter3_reg <= trunc_ln226_14_reg_4608;
        trunc_ln226_15_reg_4613_pp0_iter3_reg <= trunc_ln226_15_reg_4613;
        trunc_ln226_31_reg_4693_pp0_iter3_reg <= trunc_ln226_31_reg_4693;
        trunc_ln226_32_reg_4698_pp0_iter3_reg <= trunc_ln226_32_reg_4698;
        trunc_ln226_33_reg_4703_pp0_iter3_reg <= trunc_ln226_33_reg_4703;
        trunc_ln226_49_reg_4783_pp0_iter3_reg <= trunc_ln226_49_reg_4783;
        trunc_ln226_50_reg_4788_pp0_iter3_reg <= trunc_ln226_50_reg_4788;
        trunc_ln226_51_reg_4793_pp0_iter3_reg <= trunc_ln226_51_reg_4793;
        trunc_ln226_67_reg_4873_pp0_iter3_reg <= trunc_ln226_67_reg_4873;
        trunc_ln226_68_reg_4878_pp0_iter3_reg <= trunc_ln226_68_reg_4878;
        trunc_ln226_69_reg_4883_pp0_iter3_reg <= trunc_ln226_69_reg_4883;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_x_V_1_reg_447 <= ap_phi_reg_pp0_iter2_tmp_x_V_1_reg_447;
        tmp_x_V_3_reg_483 <= ap_phi_reg_pp0_iter2_tmp_x_V_3_reg_483;
        tmp_x_V_5_reg_519 <= ap_phi_reg_pp0_iter2_tmp_x_V_5_reg_519;
        tmp_x_V_7_reg_555 <= ap_phi_reg_pp0_iter2_tmp_x_V_7_reg_555;
        tmp_y_V_1_reg_435 <= ap_phi_reg_pp0_iter2_tmp_y_V_1_reg_435;
        tmp_y_V_3_reg_471 <= ap_phi_reg_pp0_iter2_tmp_y_V_3_reg_471;
        tmp_y_V_5_reg_507 <= ap_phi_reg_pp0_iter2_tmp_y_V_5_reg_507;
        tmp_y_V_7_reg_543 <= ap_phi_reg_pp0_iter2_tmp_y_V_7_reg_543;
        tmp_z_V_1_reg_459 <= ap_phi_reg_pp0_iter2_tmp_z_V_1_reg_459;
        tmp_z_V_3_reg_495 <= ap_phi_reg_pp0_iter2_tmp_z_V_3_reg_495;
        tmp_z_V_5_reg_531 <= ap_phi_reg_pp0_iter2_tmp_z_V_5_reg_531;
        tmp_z_V_7_reg_567 <= ap_phi_reg_pp0_iter2_tmp_z_V_7_reg_567;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln189_3_reg_4338_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln226_10_reg_4583 <= {{buf_0_load_reg_4376[479:448]}};
        trunc_ln226_11_reg_4593 <= {{buf_0_load_reg_4376[543:512]}};
        trunc_ln226_12_reg_4598 <= {{buf_0_load_reg_4376[575:544]}};
        trunc_ln226_13_reg_4603 <= {{buf_0_load_reg_4376[607:576]}};
        trunc_ln226_14_reg_4608 <= {{buf_0_load_reg_4376[639:608]}};
        trunc_ln226_15_reg_4613 <= {{buf_0_load_reg_4376[671:640]}};
        trunc_ln226_25_reg_4663 <= {{buf_1_load_reg_4414[415:384]}};
        trunc_ln226_26_reg_4668 <= {{buf_1_load_reg_4414[447:416]}};
        trunc_ln226_27_reg_4673 <= {{buf_1_load_reg_4414[479:448]}};
        trunc_ln226_28_reg_4678 <= {{buf_1_load_reg_4414[511:480]}};
        trunc_ln226_29_reg_4683 <= {{buf_1_load_reg_4414[543:512]}};
        trunc_ln226_30_reg_4688 <= {{buf_1_load_reg_4414[575:544]}};
        trunc_ln226_31_reg_4693 <= {{buf_1_load_reg_4414[607:576]}};
        trunc_ln226_32_reg_4698 <= {{buf_1_load_reg_4414[639:608]}};
        trunc_ln226_33_reg_4703 <= {{buf_1_load_reg_4414[671:640]}};
        trunc_ln226_43_reg_4753 <= {{buf_2_load_reg_4452[415:384]}};
        trunc_ln226_44_reg_4758 <= {{buf_2_load_reg_4452[447:416]}};
        trunc_ln226_45_reg_4763 <= {{buf_2_load_reg_4452[479:448]}};
        trunc_ln226_46_reg_4768 <= {{buf_2_load_reg_4452[511:480]}};
        trunc_ln226_47_reg_4773 <= {{buf_2_load_reg_4452[543:512]}};
        trunc_ln226_48_reg_4778 <= {{buf_2_load_reg_4452[575:544]}};
        trunc_ln226_49_reg_4783 <= {{buf_2_load_reg_4452[607:576]}};
        trunc_ln226_50_reg_4788 <= {{buf_2_load_reg_4452[639:608]}};
        trunc_ln226_51_reg_4793 <= {{buf_2_load_reg_4452[671:640]}};
        trunc_ln226_61_reg_4843 <= {{buf_3_load_reg_4490[415:384]}};
        trunc_ln226_62_reg_4848 <= {{buf_3_load_reg_4490[447:416]}};
        trunc_ln226_63_reg_4853 <= {{buf_3_load_reg_4490[479:448]}};
        trunc_ln226_64_reg_4858 <= {{buf_3_load_reg_4490[511:480]}};
        trunc_ln226_65_reg_4863 <= {{buf_3_load_reg_4490[543:512]}};
        trunc_ln226_66_reg_4868 <= {{buf_3_load_reg_4490[575:544]}};
        trunc_ln226_67_reg_4873 <= {{buf_3_load_reg_4490[607:576]}};
        trunc_ln226_68_reg_4878 <= {{buf_3_load_reg_4490[639:608]}};
        trunc_ln226_69_reg_4883 <= {{buf_3_load_reg_4490[671:640]}};
        trunc_ln226_8_reg_4578 <= {{buf_0_load_reg_4376[447:416]}};
        trunc_ln226_9_reg_4573 <= {{buf_0_load_reg_4376[415:384]}};
        trunc_ln226_s_reg_4588 <= {{buf_0_load_reg_4376[511:480]}};
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln189_3_reg_4338_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln708_10_reg_5693 <= {{add_ln1192_129_fu_3955_p2[50:19]}};
        trunc_ln708_14_reg_5698 <= {{add_ln1192_145_fu_4076_p2[50:19]}};
        trunc_ln708_15_reg_5703 <= {{add_ln1192_146_fu_4095_p2[50:19]}};
        trunc_ln708_16_reg_5708 <= {{add_ln1192_147_fu_4114_p2[50:19]}};
        trunc_ln708_1_reg_5683 <= {{add_ln1192_127_fu_3917_p2[50:19]}};
        trunc_ln708_20_reg_5713 <= {{add_ln1192_163_fu_4235_p2[50:19]}};
        trunc_ln708_21_reg_5718 <= {{add_ln1192_164_fu_4254_p2[50:19]}};
        trunc_ln708_22_reg_5723 <= {{add_ln1192_165_fu_4273_p2[50:19]}};
        trunc_ln708_2_reg_5688 <= {{add_ln1192_128_fu_3936_p2[50:19]}};
        trunc_ln708_4_reg_5668 <= {{add_ln1192_109_fu_3758_p2[50:19]}};
        trunc_ln708_5_reg_5673 <= {{add_ln1192_110_fu_3777_p2[50:19]}};
        trunc_ln708_6_reg_5678 <= {{add_ln1192_111_fu_3796_p2[50:19]}};
    end
end

always @ (*) begin
    if ((icmp_ln189_fu_611_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_0_ce0 = 1'b1;
    end else begin
        buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_0_ce1 = 1'b1;
    end else begin
        buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_0_we0 = 1'b1;
    end else begin
        buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_1_ce0 = 1'b1;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_1_ce1 = 1'b1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_1_we0 = 1'b1;
    end else begin
        buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_2_ce0 = 1'b1;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_2_ce1 = 1'b1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_2_we0 = 1'b1;
    end else begin
        buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_3_ce0 = 1'b1;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_3_ce1 = 1'b1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        buf_3_we0 = 1'b1;
    end else begin
        buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        filt_grad_V_1_blk_n = filt_grad_V_1_full_n;
    end else begin
        filt_grad_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op845_write_state10 == 1'b1)) begin
            filt_grad_V_1_din = 96'd0;
        end else if ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) begin
            filt_grad_V_1_din = p_367_part_set_fu_4297_p4;
        end else begin
            filt_grad_V_1_din = 'bx;
        end
    end else begin
        filt_grad_V_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op845_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        filt_grad_V_1_write = 1'b1;
    end else begin
        filt_grad_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        filt_grad_V_2_blk_n = filt_grad_V_2_full_n;
    end else begin
        filt_grad_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op850_write_state10 == 1'b1)) begin
            filt_grad_V_2_din = 96'd0;
        end else if ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) begin
            filt_grad_V_2_din = p_551_part_set_fu_4305_p4;
        end else begin
            filt_grad_V_2_din = 'bx;
        end
    end else begin
        filt_grad_V_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op850_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        filt_grad_V_2_write = 1'b1;
    end else begin
        filt_grad_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        filt_grad_V_3_blk_n = filt_grad_V_3_full_n;
    end else begin
        filt_grad_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op855_write_state10 == 1'b1)) begin
            filt_grad_V_3_din = 96'd0;
        end else if ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) begin
            filt_grad_V_3_din = p_736_part_set_fu_4313_p4;
        end else begin
            filt_grad_V_3_din = 'bx;
        end
    end else begin
        filt_grad_V_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op855_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        filt_grad_V_3_write = 1'b1;
    end else begin
        filt_grad_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_1_V_V_blk_n = gradient_x_1_V_V_empty_n;
    end else begin
        gradient_x_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op91_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_1_V_V_read = 1'b1;
    end else begin
        gradient_x_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_2_V_V_blk_n = gradient_x_2_V_V_empty_n;
    end else begin
        gradient_x_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op96_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_2_V_V_read = 1'b1;
    end else begin
        gradient_x_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_3_V_V_blk_n = gradient_x_3_V_V_empty_n;
    end else begin
        gradient_x_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op101_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_3_V_V_read = 1'b1;
    end else begin
        gradient_x_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_V_V_blk_n = gradient_x_V_V_empty_n;
    end else begin
        gradient_x_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_x_V_V_read = 1'b1;
    end else begin
        gradient_x_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_1_V_V_blk_n = gradient_y_1_V_V_empty_n;
    end else begin
        gradient_y_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op92_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_1_V_V_read = 1'b1;
    end else begin
        gradient_y_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_2_V_V_blk_n = gradient_y_2_V_V_empty_n;
    end else begin
        gradient_y_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op97_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_2_V_V_read = 1'b1;
    end else begin
        gradient_y_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_3_V_V_blk_n = gradient_y_3_V_V_empty_n;
    end else begin
        gradient_y_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op102_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_3_V_V_read = 1'b1;
    end else begin
        gradient_y_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_V_V_blk_n = gradient_y_V_V_empty_n;
    end else begin
        gradient_y_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_y_V_V_read = 1'b1;
    end else begin
        gradient_y_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_1_V_V_blk_n = gradient_z_1_V_V_empty_n;
    end else begin
        gradient_z_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_1_V_V_read = 1'b1;
    end else begin
        gradient_z_1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_2_V_V_blk_n = gradient_z_2_V_V_empty_n;
    end else begin
        gradient_z_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op98_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_2_V_V_read = 1'b1;
    end else begin
        gradient_z_2_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_3_V_V_blk_n = gradient_z_3_V_V_empty_n;
    end else begin
        gradient_z_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op103_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_3_V_V_read = 1'b1;
    end else begin
        gradient_z_3_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_V_V_blk_n = gradient_z_V_V_empty_n;
    end else begin
        gradient_z_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op88_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        gradient_z_V_V_read = 1'b1;
    end else begin
        gradient_z_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1048_ce = 1'b1;
    end else begin
        grp_fu_1048_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1058_ce = 1'b1;
    end else begin
        grp_fu_1058_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1068_ce = 1'b1;
    end else begin
        grp_fu_1068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1105_ce = 1'b1;
    end else begin
        grp_fu_1105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1115_ce = 1'b1;
    end else begin
        grp_fu_1115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1125_ce = 1'b1;
    end else begin
        grp_fu_1125_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1162_ce = 1'b1;
    end else begin
        grp_fu_1162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1172_ce = 1'b1;
    end else begin
        grp_fu_1172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1182_ce = 1'b1;
    end else begin
        grp_fu_1182_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1322_ce = 1'b1;
    end else begin
        grp_fu_1322_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1332_ce = 1'b1;
    end else begin
        grp_fu_1332_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1342_ce = 1'b1;
    end else begin
        grp_fu_1342_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1379_ce = 1'b1;
    end else begin
        grp_fu_1379_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1389_ce = 1'b1;
    end else begin
        grp_fu_1389_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1399_ce = 1'b1;
    end else begin
        grp_fu_1399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1436_ce = 1'b1;
    end else begin
        grp_fu_1436_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1446_ce = 1'b1;
    end else begin
        grp_fu_1446_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1456_ce = 1'b1;
    end else begin
        grp_fu_1456_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1596_ce = 1'b1;
    end else begin
        grp_fu_1596_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1606_ce = 1'b1;
    end else begin
        grp_fu_1606_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1616_ce = 1'b1;
    end else begin
        grp_fu_1616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1653_ce = 1'b1;
    end else begin
        grp_fu_1653_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1663_ce = 1'b1;
    end else begin
        grp_fu_1663_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1673_ce = 1'b1;
    end else begin
        grp_fu_1673_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1710_ce = 1'b1;
    end else begin
        grp_fu_1710_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1720_ce = 1'b1;
    end else begin
        grp_fu_1720_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1730_ce = 1'b1;
    end else begin
        grp_fu_1730_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1820_ce = 1'b1;
    end else begin
        grp_fu_1820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1829_ce = 1'b1;
    end else begin
        grp_fu_1829_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1838_ce = 1'b1;
    end else begin
        grp_fu_1838_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1847_ce = 1'b1;
    end else begin
        grp_fu_1847_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1856_ce = 1'b1;
    end else begin
        grp_fu_1856_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1865_ce = 1'b1;
    end else begin
        grp_fu_1865_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1874_ce = 1'b1;
    end else begin
        grp_fu_1874_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1883_ce = 1'b1;
    end else begin
        grp_fu_1883_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1892_ce = 1'b1;
    end else begin
        grp_fu_1892_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1901_ce = 1'b1;
    end else begin
        grp_fu_1901_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1910_ce = 1'b1;
    end else begin
        grp_fu_1910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1919_ce = 1'b1;
    end else begin
        grp_fu_1919_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1928_ce = 1'b1;
    end else begin
        grp_fu_1928_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1937_ce = 1'b1;
    end else begin
        grp_fu_1937_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1946_ce = 1'b1;
    end else begin
        grp_fu_1946_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1955_ce = 1'b1;
    end else begin
        grp_fu_1955_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1964_ce = 1'b1;
    end else begin
        grp_fu_1964_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1973_ce = 1'b1;
    end else begin
        grp_fu_1973_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1982_ce = 1'b1;
    end else begin
        grp_fu_1982_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1991_ce = 1'b1;
    end else begin
        grp_fu_1991_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2000_ce = 1'b1;
    end else begin
        grp_fu_2000_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2009_ce = 1'b1;
    end else begin
        grp_fu_2009_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2018_ce = 1'b1;
    end else begin
        grp_fu_2018_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2027_ce = 1'b1;
    end else begin
        grp_fu_2027_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2066_ce = 1'b1;
    end else begin
        grp_fu_2066_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2075_ce = 1'b1;
    end else begin
        grp_fu_2075_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2084_ce = 1'b1;
    end else begin
        grp_fu_2084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2094_ce = 1'b1;
    end else begin
        grp_fu_2094_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2104_ce = 1'b1;
    end else begin
        grp_fu_2104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2114_ce = 1'b1;
    end else begin
        grp_fu_2114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2153_ce = 1'b1;
    end else begin
        grp_fu_2153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2162_ce = 1'b1;
    end else begin
        grp_fu_2162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2171_ce = 1'b1;
    end else begin
        grp_fu_2171_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2181_ce = 1'b1;
    end else begin
        grp_fu_2181_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2191_ce = 1'b1;
    end else begin
        grp_fu_2191_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2201_ce = 1'b1;
    end else begin
        grp_fu_2201_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2240_ce = 1'b1;
    end else begin
        grp_fu_2240_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2249_ce = 1'b1;
    end else begin
        grp_fu_2249_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2258_ce = 1'b1;
    end else begin
        grp_fu_2258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2268_ce = 1'b1;
    end else begin
        grp_fu_2268_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2278_ce = 1'b1;
    end else begin
        grp_fu_2278_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2288_ce = 1'b1;
    end else begin
        grp_fu_2288_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2327_ce = 1'b1;
    end else begin
        grp_fu_2327_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2336_ce = 1'b1;
    end else begin
        grp_fu_2336_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2355_ce = 1'b1;
    end else begin
        grp_fu_2355_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2365_ce = 1'b1;
    end else begin
        grp_fu_2365_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2375_ce = 1'b1;
    end else begin
        grp_fu_2375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_774_ce = 1'b1;
    end else begin
        grp_fu_774_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_784_ce = 1'b1;
    end else begin
        grp_fu_784_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_794_ce = 1'b1;
    end else begin
        grp_fu_794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_831_ce = 1'b1;
    end else begin
        grp_fu_831_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_841_ce = 1'b1;
    end else begin
        grp_fu_841_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_851_ce = 1'b1;
    end else begin
        grp_fu_851_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_888_ce = 1'b1;
    end else begin
        grp_fu_888_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_898_ce = 1'b1;
    end else begin
        grp_fu_898_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_908_ce = 1'b1;
    end else begin
        grp_fu_908_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        y_filtered_V_blk_n = y_filtered_V_full_n;
    end else begin
        y_filtered_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op840_write_state10 == 1'b1)) begin
            y_filtered_V_din = 96'd0;
        end else if ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) begin
            y_filtered_V_din = map_arr83_part_set_fu_4289_p4;
        end else begin
            y_filtered_V_din = 'bx;
        end
    end else begin
        y_filtered_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op840_write_state10 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        y_filtered_V_write = 1'b1;
    end else begin
        y_filtered_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln189_fu_611_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter7 == 1'b0)) | ((icmp_ln189_fu_611_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_100_fu_3086_p2 = (mul_ln703_reg_5323 + and_ln728_s_fu_3065_p3);

assign add_ln1192_101_fu_3109_p2 = (mul_ln703_95_reg_5328 + and_ln728_93_fu_3072_p3);

assign add_ln1192_102_fu_3132_p2 = (mul_ln703_96_reg_5333 + and_ln728_94_fu_3079_p3);

assign add_ln1192_103_fu_3158_p2 = ($signed(and_ln728_95_fu_3101_p3) + $signed(sext_ln703_45_fu_3155_p1));

assign add_ln1192_104_fu_3177_p2 = ($signed(and_ln728_96_fu_3124_p3) + $signed(sext_ln703_46_fu_3174_p1));

assign add_ln1192_105_fu_3196_p2 = ($signed(and_ln728_97_fu_3147_p3) + $signed(sext_ln703_47_fu_3193_p1));

assign add_ln1192_106_fu_3677_p2 = ($signed(and_ln728_98_fu_3653_p3) + $signed(sext_ln703_48_fu_3674_p1));

assign add_ln1192_107_fu_3704_p2 = ($signed(and_ln728_99_fu_3660_p3) + $signed(sext_ln703_49_fu_3701_p1));

assign add_ln1192_108_fu_3731_p2 = ($signed(and_ln728_100_fu_3667_p3) + $signed(sext_ln703_50_fu_3728_p1));

assign add_ln1192_109_fu_3758_p2 = ($signed(and_ln728_101_fu_3693_p3) + $signed(sext_ln703_51_fu_3755_p1));

assign add_ln1192_110_fu_3777_p2 = ($signed(and_ln728_102_fu_3720_p3) + $signed(sext_ln703_52_fu_3774_p1));

assign add_ln1192_111_fu_3796_p2 = ($signed(and_ln728_103_fu_3747_p3) + $signed(sext_ln703_53_fu_3793_p1));

assign add_ln1192_112_fu_2563_p2 = ($signed(sext_ln703_54_fu_2559_p1) + $signed(mul_ln1118_67_reg_5098));

assign add_ln1192_113_fu_2601_p2 = ($signed(sext_ln703_55_fu_2597_p1) + $signed(mul_ln1118_68_reg_5103));

assign add_ln1192_114_fu_2639_p2 = ($signed(sext_ln703_56_fu_2635_p1) + $signed(mul_ln1118_69_reg_5108));

assign add_ln1192_115_fu_2669_p2 = ($signed(sext_ln728_3_fu_2586_p1) + $signed(sext_ln703_57_fu_2666_p1));

assign add_ln1192_116_fu_2688_p2 = ($signed(sext_ln728_4_fu_2624_p1) + $signed(sext_ln703_58_fu_2685_p1));

assign add_ln1192_117_fu_2707_p2 = ($signed(sext_ln728_5_fu_2662_p1) + $signed(sext_ln703_59_fu_2704_p1));

assign add_ln1192_118_fu_3233_p2 = (mul_ln703_97_reg_5368 + and_ln728_104_fu_3212_p3);

assign add_ln1192_119_fu_3256_p2 = (mul_ln703_98_reg_5373 + and_ln728_105_fu_3219_p3);

assign add_ln1192_120_fu_3279_p2 = (mul_ln703_99_reg_5378 + and_ln728_106_fu_3226_p3);

assign add_ln1192_121_fu_3305_p2 = ($signed(and_ln728_107_fu_3248_p3) + $signed(sext_ln703_60_fu_3302_p1));

assign add_ln1192_122_fu_3324_p2 = ($signed(and_ln728_108_fu_3271_p3) + $signed(sext_ln703_61_fu_3321_p1));

assign add_ln1192_123_fu_3343_p2 = ($signed(and_ln728_109_fu_3294_p3) + $signed(sext_ln703_62_fu_3340_p1));

assign add_ln1192_124_fu_3836_p2 = ($signed(and_ln728_110_fu_3812_p3) + $signed(sext_ln703_63_fu_3833_p1));

assign add_ln1192_125_fu_3863_p2 = ($signed(and_ln728_111_fu_3819_p3) + $signed(sext_ln703_64_fu_3860_p1));

assign add_ln1192_126_fu_3890_p2 = ($signed(and_ln728_112_fu_3826_p3) + $signed(sext_ln703_65_fu_3887_p1));

assign add_ln1192_127_fu_3917_p2 = ($signed(and_ln728_113_fu_3852_p3) + $signed(sext_ln703_66_fu_3914_p1));

assign add_ln1192_128_fu_3936_p2 = ($signed(and_ln728_114_fu_3879_p3) + $signed(sext_ln703_67_fu_3933_p1));

assign add_ln1192_129_fu_3955_p2 = ($signed(and_ln728_115_fu_3906_p3) + $signed(sext_ln703_68_fu_3952_p1));

assign add_ln1192_130_fu_2734_p2 = ($signed(sext_ln703_69_fu_2730_p1) + $signed(mul_ln1118_85_reg_5173));

assign add_ln1192_131_fu_2772_p2 = ($signed(sext_ln703_70_fu_2768_p1) + $signed(mul_ln1118_86_reg_5178));

assign add_ln1192_132_fu_2810_p2 = ($signed(sext_ln703_71_fu_2806_p1) + $signed(mul_ln1118_87_reg_5183));

assign add_ln1192_133_fu_2840_p2 = ($signed(sext_ln728_6_fu_2757_p1) + $signed(sext_ln703_72_fu_2837_p1));

assign add_ln1192_134_fu_2859_p2 = ($signed(sext_ln728_7_fu_2795_p1) + $signed(sext_ln703_73_fu_2856_p1));

assign add_ln1192_135_fu_2878_p2 = ($signed(sext_ln728_8_fu_2833_p1) + $signed(sext_ln703_74_fu_2875_p1));

assign add_ln1192_136_fu_3380_p2 = (mul_ln703_100_reg_5413 + and_ln728_116_fu_3359_p3);

assign add_ln1192_137_fu_3403_p2 = (mul_ln703_101_reg_5418 + and_ln728_117_fu_3366_p3);

assign add_ln1192_138_fu_3426_p2 = (mul_ln703_102_reg_5423 + and_ln728_118_fu_3373_p3);

assign add_ln1192_139_fu_3452_p2 = ($signed(and_ln728_119_fu_3395_p3) + $signed(sext_ln703_75_fu_3449_p1));

assign add_ln1192_140_fu_3471_p2 = ($signed(and_ln728_120_fu_3418_p3) + $signed(sext_ln703_76_fu_3468_p1));

assign add_ln1192_141_fu_3490_p2 = ($signed(and_ln728_121_fu_3441_p3) + $signed(sext_ln703_77_fu_3487_p1));

assign add_ln1192_142_fu_3995_p2 = ($signed(and_ln728_122_fu_3971_p3) + $signed(sext_ln703_78_fu_3992_p1));

assign add_ln1192_143_fu_4022_p2 = ($signed(and_ln728_123_fu_3978_p3) + $signed(sext_ln703_79_fu_4019_p1));

assign add_ln1192_144_fu_4049_p2 = ($signed(and_ln728_124_fu_3985_p3) + $signed(sext_ln703_80_fu_4046_p1));

assign add_ln1192_145_fu_4076_p2 = ($signed(and_ln728_125_fu_4011_p3) + $signed(sext_ln703_81_fu_4073_p1));

assign add_ln1192_146_fu_4095_p2 = ($signed(and_ln728_126_fu_4038_p3) + $signed(sext_ln703_82_fu_4092_p1));

assign add_ln1192_147_fu_4114_p2 = ($signed(and_ln728_127_fu_4065_p3) + $signed(sext_ln703_83_fu_4111_p1));

assign add_ln1192_148_fu_2905_p2 = ($signed(sext_ln703_84_fu_2901_p1) + $signed(mul_ln1118_103_reg_5248));

assign add_ln1192_149_fu_2943_p2 = ($signed(sext_ln703_85_fu_2939_p1) + $signed(mul_ln1118_104_reg_5253));

assign add_ln1192_150_fu_2981_p2 = ($signed(sext_ln703_86_fu_2977_p1) + $signed(mul_ln1118_105_reg_5258));

assign add_ln1192_151_fu_3011_p2 = ($signed(sext_ln728_9_fu_2928_p1) + $signed(sext_ln703_87_fu_3008_p1));

assign add_ln1192_152_fu_3030_p2 = ($signed(sext_ln728_10_fu_2966_p1) + $signed(sext_ln703_88_fu_3027_p1));

assign add_ln1192_153_fu_3049_p2 = ($signed(sext_ln728_11_fu_3004_p1) + $signed(sext_ln703_89_fu_3046_p1));

assign add_ln1192_154_fu_3527_p2 = (mul_ln703_103_reg_5458 + and_ln728_128_fu_3506_p3);

assign add_ln1192_155_fu_3550_p2 = (mul_ln703_104_reg_5463 + and_ln728_129_fu_3513_p3);

assign add_ln1192_156_fu_3573_p2 = (mul_ln703_105_reg_5468 + and_ln728_130_fu_3520_p3);

assign add_ln1192_157_fu_3599_p2 = ($signed(and_ln728_131_fu_3542_p3) + $signed(sext_ln703_90_fu_3596_p1));

assign add_ln1192_158_fu_3618_p2 = ($signed(and_ln728_132_fu_3565_p3) + $signed(sext_ln703_91_fu_3615_p1));

assign add_ln1192_159_fu_3637_p2 = ($signed(and_ln728_133_fu_3588_p3) + $signed(sext_ln703_92_fu_3634_p1));

assign add_ln1192_160_fu_4154_p2 = ($signed(and_ln728_134_fu_4130_p3) + $signed(sext_ln703_93_fu_4151_p1));

assign add_ln1192_161_fu_4181_p2 = ($signed(and_ln728_135_fu_4137_p3) + $signed(sext_ln703_94_fu_4178_p1));

assign add_ln1192_162_fu_4208_p2 = ($signed(and_ln728_136_fu_4144_p3) + $signed(sext_ln703_95_fu_4205_p1));

assign add_ln1192_163_fu_4235_p2 = ($signed(and_ln728_137_fu_4170_p3) + $signed(sext_ln703_96_fu_4232_p1));

assign add_ln1192_164_fu_4254_p2 = ($signed(and_ln728_138_fu_4197_p3) + $signed(sext_ln703_97_fu_4251_p1));

assign add_ln1192_165_fu_4273_p2 = ($signed(and_ln728_139_fu_4224_p3) + $signed(sext_ln703_98_fu_4270_p1));

assign add_ln1192_95_fu_2430_p2 = ($signed(sext_ln703_40_fu_2426_p1) + $signed(mul_ln1118_50_reg_5028));

assign add_ln1192_96_fu_2468_p2 = ($signed(sext_ln703_41_fu_2464_p1) + $signed(mul_ln1118_51_reg_5033));

assign add_ln1192_97_fu_2498_p2 = ($signed(sext_ln728_fu_2415_p1) + $signed(sext_ln703_42_fu_2495_p1));

assign add_ln1192_98_fu_2517_p2 = ($signed(sext_ln728_1_fu_2453_p1) + $signed(sext_ln703_43_fu_2514_p1));

assign add_ln1192_99_fu_2536_p2 = ($signed(sext_ln728_2_fu_2491_p1) + $signed(sext_ln703_44_fu_2533_p1));

assign add_ln1192_fu_2392_p2 = ($signed(sext_ln703_fu_2388_p1) + $signed(mul_ln1118_49_reg_5023));

assign add_ln189_1_fu_633_p2 = (r_reg_413 + 10'd1);

assign add_ln189_fu_579_p2 = (indvar_flatten_reg_402 + 18'd1);

assign add_ln191_fu_715_p2 = (select_ln189_fu_625_p3 + 11'd4);

assign and_ln728_100_fu_3667_p3 = {{tmp_146_reg_5498}, {19'd0}};

assign and_ln728_101_fu_3693_p3 = {{tmp_147_fu_3683_p4}, {19'd0}};

assign and_ln728_102_fu_3720_p3 = {{tmp_148_fu_3710_p4}, {19'd0}};

assign and_ln728_103_fu_3747_p3 = {{tmp_149_fu_3737_p4}, {19'd0}};

assign and_ln728_104_fu_3212_p3 = {{tmp_153_reg_5353}, {19'd0}};

assign and_ln728_105_fu_3219_p3 = {{tmp_154_reg_5358}, {19'd0}};

assign and_ln728_106_fu_3226_p3 = {{tmp_155_reg_5363}, {19'd0}};

assign and_ln728_107_fu_3248_p3 = {{tmp_156_fu_3238_p4}, {19'd0}};

assign and_ln728_108_fu_3271_p3 = {{tmp_157_fu_3261_p4}, {19'd0}};

assign and_ln728_109_fu_3294_p3 = {{tmp_158_fu_3284_p4}, {19'd0}};

assign and_ln728_110_fu_3812_p3 = {{tmp_159_reg_5533}, {19'd0}};

assign and_ln728_111_fu_3819_p3 = {{tmp_160_reg_5538}, {19'd0}};

assign and_ln728_112_fu_3826_p3 = {{tmp_161_reg_5543}, {19'd0}};

assign and_ln728_113_fu_3852_p3 = {{tmp_162_fu_3842_p4}, {19'd0}};

assign and_ln728_114_fu_3879_p3 = {{tmp_163_fu_3869_p4}, {19'd0}};

assign and_ln728_115_fu_3906_p3 = {{tmp_164_fu_3896_p4}, {19'd0}};

assign and_ln728_116_fu_3359_p3 = {{tmp_168_reg_5398}, {19'd0}};

assign and_ln728_117_fu_3366_p3 = {{tmp_169_reg_5403}, {19'd0}};

assign and_ln728_118_fu_3373_p3 = {{tmp_170_reg_5408}, {19'd0}};

assign and_ln728_119_fu_3395_p3 = {{tmp_171_fu_3385_p4}, {19'd0}};

assign and_ln728_120_fu_3418_p3 = {{tmp_172_fu_3408_p4}, {19'd0}};

assign and_ln728_121_fu_3441_p3 = {{tmp_173_fu_3431_p4}, {19'd0}};

assign and_ln728_122_fu_3971_p3 = {{tmp_174_reg_5578}, {19'd0}};

assign and_ln728_123_fu_3978_p3 = {{tmp_175_reg_5583}, {19'd0}};

assign and_ln728_124_fu_3985_p3 = {{tmp_176_reg_5588}, {19'd0}};

assign and_ln728_125_fu_4011_p3 = {{tmp_177_fu_4001_p4}, {19'd0}};

assign and_ln728_126_fu_4038_p3 = {{tmp_178_fu_4028_p4}, {19'd0}};

assign and_ln728_127_fu_4065_p3 = {{tmp_179_fu_4055_p4}, {19'd0}};

assign and_ln728_128_fu_3506_p3 = {{tmp_183_reg_5443}, {19'd0}};

assign and_ln728_129_fu_3513_p3 = {{tmp_184_reg_5448}, {19'd0}};

assign and_ln728_130_fu_3520_p3 = {{tmp_185_reg_5453}, {19'd0}};

assign and_ln728_131_fu_3542_p3 = {{tmp_186_fu_3532_p4}, {19'd0}};

assign and_ln728_132_fu_3565_p3 = {{tmp_187_fu_3555_p4}, {19'd0}};

assign and_ln728_133_fu_3588_p3 = {{tmp_188_fu_3578_p4}, {19'd0}};

assign and_ln728_134_fu_4130_p3 = {{tmp_189_reg_5623}, {19'd0}};

assign and_ln728_135_fu_4137_p3 = {{tmp_190_reg_5628}, {19'd0}};

assign and_ln728_136_fu_4144_p3 = {{tmp_191_reg_5633}, {19'd0}};

assign and_ln728_137_fu_4170_p3 = {{tmp_192_fu_4160_p4}, {19'd0}};

assign and_ln728_138_fu_4197_p3 = {{tmp_193_fu_4187_p4}, {19'd0}};

assign and_ln728_139_fu_4224_p3 = {{tmp_194_fu_4214_p4}, {19'd0}};

assign and_ln728_93_fu_3072_p3 = {{tmp_139_reg_5313}, {19'd0}};

assign and_ln728_94_fu_3079_p3 = {{tmp_140_reg_5318}, {19'd0}};

assign and_ln728_95_fu_3101_p3 = {{tmp_141_fu_3091_p4}, {19'd0}};

assign and_ln728_96_fu_3124_p3 = {{tmp_142_fu_3114_p4}, {19'd0}};

assign and_ln728_97_fu_3147_p3 = {{tmp_143_fu_3137_p4}, {19'd0}};

assign and_ln728_98_fu_3653_p3 = {{tmp_144_reg_5488}, {19'd0}};

assign and_ln728_99_fu_3660_p3 = {{tmp_145_reg_5493}, {19'd0}};

assign and_ln728_s_fu_3065_p3 = {{tmp_138_reg_5308}, {19'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((ap_predicate_op855_write_state10 == 1'b1) & (filt_grad_V_3_full_n == 1'b0)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op850_write_state10 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op845_write_state10 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((y_filtered_V_full_n == 1'b0) & (ap_predicate_op840_write_state10 == 1'b1)) | ((y_filtered_V_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (filt_grad_V_3_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_3_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((gradient_y_3_V_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)) | ((gradient_x_3_V_V_empty_n == 1'b0) & (ap_predicate_op101_read_state3 == 1'b1)) | ((gradient_z_2_V_V_empty_n == 1'b0) & (ap_predicate_op98_read_state3 == 1'b1)) | ((gradient_y_2_V_V_empty_n == 1'b0) & (ap_predicate_op97_read_state3 == 1'b1)) | ((gradient_x_2_V_V_empty_n == 1'b0) & (ap_predicate_op96_read_state3 == 1'b1)) | ((gradient_z_1_V_V_empty_n == 1'b0) & (ap_predicate_op93_read_state3 == 1'b1)) | ((gradient_y_1_V_V_empty_n == 1'b0) & (ap_predicate_op92_read_state3 == 1'b1)) | ((gradient_x_1_V_V_empty_n == 1'b0) & (ap_predicate_op91_read_state3 == 1'b1)) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op88_read_state3 == 1'b1)) | ((gradient_y_V_V_empty_n == 1'b0) & (ap_predicate_op87_read_state3 == 1'b1)) | ((gradient_x_V_V_empty_n == 1'b0) & (ap_predicate_op86_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((ap_predicate_op855_write_state10 == 1'b1) & (filt_grad_V_3_full_n == 1'b0)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op850_write_state10 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op845_write_state10 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((y_filtered_V_full_n == 1'b0) & (ap_predicate_op840_write_state10 == 1'b1)) | ((y_filtered_V_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (filt_grad_V_3_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_3_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((gradient_y_3_V_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)) | ((gradient_x_3_V_V_empty_n == 1'b0) & (ap_predicate_op101_read_state3 == 1'b1)) | ((gradient_z_2_V_V_empty_n == 1'b0) & (ap_predicate_op98_read_state3 == 1'b1)) | ((gradient_y_2_V_V_empty_n == 1'b0) & (ap_predicate_op97_read_state3 == 1'b1)) | ((gradient_x_2_V_V_empty_n == 1'b0) & (ap_predicate_op96_read_state3 == 1'b1)) | ((gradient_z_1_V_V_empty_n == 1'b0) & (ap_predicate_op93_read_state3 == 1'b1)) | ((gradient_y_1_V_V_empty_n == 1'b0) & (ap_predicate_op92_read_state3 == 1'b1)) | ((gradient_x_1_V_V_empty_n == 1'b0) & (ap_predicate_op91_read_state3 == 1'b1)) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op88_read_state3 == 1'b1)) | ((gradient_y_V_V_empty_n == 1'b0) & (ap_predicate_op87_read_state3 == 1'b1)) | ((gradient_x_V_V_empty_n == 1'b0) & (ap_predicate_op86_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter8 == 1'b1) & (((ap_predicate_op855_write_state10 == 1'b1) & (filt_grad_V_3_full_n == 1'b0)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op850_write_state10 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op845_write_state10 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((y_filtered_V_full_n == 1'b0) & (ap_predicate_op840_write_state10 == 1'b1)) | ((y_filtered_V_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (filt_grad_V_3_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_3_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((gradient_y_3_V_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)) | ((gradient_x_3_V_V_empty_n == 1'b0) & (ap_predicate_op101_read_state3 == 1'b1)) | ((gradient_z_2_V_V_empty_n == 1'b0) & (ap_predicate_op98_read_state3 == 1'b1)) | ((gradient_y_2_V_V_empty_n == 1'b0) & (ap_predicate_op97_read_state3 == 1'b1)) | ((gradient_x_2_V_V_empty_n == 1'b0) & (ap_predicate_op96_read_state3 == 1'b1)) | ((gradient_z_1_V_V_empty_n == 1'b0) & (ap_predicate_op93_read_state3 == 1'b1)) | ((gradient_y_1_V_V_empty_n == 1'b0) & (ap_predicate_op92_read_state3 == 1'b1)) | ((gradient_x_1_V_V_empty_n == 1'b0) & (ap_predicate_op91_read_state3 == 1'b1)) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op88_read_state3 == 1'b1)) | ((gradient_y_V_V_empty_n == 1'b0) & (ap_predicate_op87_read_state3 == 1'b1)) | ((gradient_x_V_V_empty_n == 1'b0) & (ap_predicate_op86_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter8 = (((ap_predicate_op855_write_state10 == 1'b1) & (filt_grad_V_3_full_n == 1'b0)) | ((filt_grad_V_2_full_n == 1'b0) & (ap_predicate_op850_write_state10 == 1'b1)) | ((filt_grad_V_2_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((filt_grad_V_1_full_n == 1'b0) & (ap_predicate_op845_write_state10 == 1'b1)) | ((filt_grad_V_1_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((y_filtered_V_full_n == 1'b0) & (ap_predicate_op840_write_state10 == 1'b1)) | ((y_filtered_V_full_n == 1'b0) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0)) | ((select_ln189_3_reg_4338_pp0_iter7_reg == 1'd0) & (filt_grad_V_3_full_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((gradient_z_3_V_V_empty_n == 1'b0) & (ap_predicate_op103_read_state3 == 1'b1)) | ((gradient_y_3_V_V_empty_n == 1'b0) & (ap_predicate_op102_read_state3 == 1'b1)) | ((gradient_x_3_V_V_empty_n == 1'b0) & (ap_predicate_op101_read_state3 == 1'b1)) | ((gradient_z_2_V_V_empty_n == 1'b0) & (ap_predicate_op98_read_state3 == 1'b1)) | ((gradient_y_2_V_V_empty_n == 1'b0) & (ap_predicate_op97_read_state3 == 1'b1)) | ((gradient_x_2_V_V_empty_n == 1'b0) & (ap_predicate_op96_read_state3 == 1'b1)) | ((gradient_z_1_V_V_empty_n == 1'b0) & (ap_predicate_op93_read_state3 == 1'b1)) | ((gradient_y_1_V_V_empty_n == 1'b0) & (ap_predicate_op92_read_state3 == 1'b1)) | ((gradient_x_1_V_V_empty_n == 1'b0) & (ap_predicate_op91_read_state3 == 1'b1)) | ((gradient_z_V_V_empty_n == 1'b0) & (ap_predicate_op88_read_state3 == 1'b1)) | ((gradient_y_V_V_empty_n == 1'b0) & (ap_predicate_op87_read_state3 == 1'b1)) | ((gradient_x_V_V_empty_n == 1'b0) & (ap_predicate_op86_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_302 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_363 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_100 = (icmp_ln189_reg_4326 == 1'd0);
end

assign ap_enable_operation_110 = (1'b1 == 1'b1);

assign ap_enable_operation_152 = (1'b1 == 1'b1);

assign ap_enable_operation_194 = (1'b1 == 1'b1);

assign ap_enable_operation_236 = (1'b1 == 1'b1);

always @ (*) begin
    ap_enable_operation_60 = (icmp_ln189_fu_611_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_65 = (icmp_ln189_fu_611_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_70 = (icmp_ln189_fu_611_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_75 = (icmp_ln189_fu_611_p2 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_85 = (icmp_ln189_reg_4326 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_90 = (icmp_ln189_reg_4326 == 1'd0);
end

always @ (*) begin
    ap_enable_operation_95 = (icmp_ln189_reg_4326 == 1'd0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state2_pp0_iter0_stage0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter1_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_enable_state4_pp0_iter2_stage0 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_phi_reg_pp0_iter0_tmp_x_V_1_reg_447 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_x_V_3_reg_483 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_x_V_5_reg_519 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_x_V_7_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_y_V_1_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_y_V_3_reg_471 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_y_V_5_reg_507 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_y_V_7_reg_543 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_z_V_1_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_z_V_3_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_z_V_5_reg_531 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_z_V_7_reg_567 = 'bx;

always @ (*) begin
    ap_predicate_op101_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op840_write_state10 = ((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op845_write_state10 = ((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op850_write_state10 = ((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op855_write_state10 = ((select_ln189_2_reg_4334_pp0_iter7_reg == 1'd1) & (select_ln189_3_reg_4338_pp0_iter7_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op86_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op88_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op91_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op97_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

always @ (*) begin
    ap_predicate_op98_read_state3 = ((select_ln189_1_reg_4330 == 1'd0) & (icmp_ln189_reg_4326 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign brmerge_fu_605_p2 = (tmp_fu_585_p3 | cmp28_not_fu_599_p2);

assign brmerge_mid1_fu_675_p2 = (tmp_197_fu_639_p3 | cmp28_not_mid1_fu_669_p2);

assign buf_0_address0 = buf_0_addr_reg_4347_pp0_iter1_reg;

assign buf_0_address1 = zext_ln820_fu_707_p1;

assign buf_0_d0 = {{{{ap_phi_reg_pp0_iter2_tmp_z_V_1_reg_459}, {ap_phi_reg_pp0_iter2_tmp_y_V_1_reg_435}}, {ap_phi_reg_pp0_iter2_tmp_x_V_1_reg_447}}, {tmp_s_fu_721_p4}};

assign buf_1_address0 = buf_1_addr_reg_4353_pp0_iter1_reg;

assign buf_1_address1 = zext_ln820_fu_707_p1;

assign buf_1_d0 = {{{{ap_phi_reg_pp0_iter2_tmp_z_V_3_reg_495}, {ap_phi_reg_pp0_iter2_tmp_y_V_3_reg_471}}, {ap_phi_reg_pp0_iter2_tmp_x_V_3_reg_483}}, {tmp_40_fu_995_p4}};

assign buf_2_address0 = buf_2_addr_reg_4359_pp0_iter1_reg;

assign buf_2_address1 = zext_ln820_fu_707_p1;

assign buf_2_d0 = {{{{ap_phi_reg_pp0_iter2_tmp_z_V_5_reg_531}, {ap_phi_reg_pp0_iter2_tmp_y_V_5_reg_507}}, {ap_phi_reg_pp0_iter2_tmp_x_V_5_reg_519}}, {tmp_42_fu_1269_p4}};

assign buf_3_address0 = buf_3_addr_reg_4365_pp0_iter1_reg;

assign buf_3_address1 = zext_ln820_fu_707_p1;

assign buf_3_d0 = {{{{ap_phi_reg_pp0_iter2_tmp_z_V_7_reg_567}, {ap_phi_reg_pp0_iter2_tmp_y_V_7_reg_543}}, {ap_phi_reg_pp0_iter2_tmp_x_V_7_reg_555}}, {tmp_44_fu_1543_p4}};

assign cmp28_not_fu_599_p2 = ((r_reg_413 < 10'd6) ? 1'b1 : 1'b0);

assign cmp28_not_mid1_fu_669_p2 = ((add_ln189_1_fu_633_p2 < 10'd6) ? 1'b1 : 1'b0);

assign cmp52_fu_593_p2 = ((r_reg_413 > 10'd2) ? 1'b1 : 1'b0);

assign cmp52_mid1_fu_655_p2 = ((add_ln189_1_fu_633_p2 > 10'd2) ? 1'b1 : 1'b0);

assign grp_fu_1048_p1 = 49'd39583;

assign grp_fu_1058_p1 = 49'd39583;

assign grp_fu_1068_p1 = 49'd39583;

assign grp_fu_1105_p1 = 50'd69730;

assign grp_fu_1115_p1 = 50'd69730;

assign grp_fu_1125_p1 = 50'd69730;

assign grp_fu_1162_p1 = 50'd97989;

assign grp_fu_1172_p1 = 50'd97989;

assign grp_fu_1182_p1 = 50'd97989;

assign grp_fu_1322_p1 = 49'd39583;

assign grp_fu_1332_p1 = 49'd39583;

assign grp_fu_1342_p1 = 49'd39583;

assign grp_fu_1379_p1 = 50'd69730;

assign grp_fu_1389_p1 = 50'd69730;

assign grp_fu_1399_p1 = 50'd69730;

assign grp_fu_1436_p1 = 50'd97989;

assign grp_fu_1446_p1 = 50'd97989;

assign grp_fu_1456_p1 = 50'd97989;

assign grp_fu_1596_p1 = 49'd39583;

assign grp_fu_1606_p1 = 49'd39583;

assign grp_fu_1616_p1 = 49'd39583;

assign grp_fu_1653_p1 = 50'd69730;

assign grp_fu_1663_p1 = 50'd69730;

assign grp_fu_1673_p1 = 50'd69730;

assign grp_fu_1710_p1 = 50'd97989;

assign grp_fu_1720_p1 = 50'd97989;

assign grp_fu_1730_p1 = 50'd97989;

assign grp_fu_1820_p1 = 51'd152200;

assign grp_fu_1829_p1 = 51'd152200;

assign grp_fu_1838_p1 = 51'd152200;

assign grp_fu_1847_p1 = 50'd97989;

assign grp_fu_1856_p1 = 50'd97989;

assign grp_fu_1865_p1 = 50'd97989;

assign grp_fu_1874_p1 = 51'd152200;

assign grp_fu_1883_p1 = 51'd152200;

assign grp_fu_1892_p1 = 51'd152200;

assign grp_fu_1901_p1 = 50'd97989;

assign grp_fu_1910_p1 = 50'd97989;

assign grp_fu_1919_p1 = 50'd97989;

assign grp_fu_1928_p1 = 51'd152200;

assign grp_fu_1937_p1 = 51'd152200;

assign grp_fu_1946_p1 = 51'd152200;

assign grp_fu_1955_p1 = 50'd97989;

assign grp_fu_1964_p1 = 50'd97989;

assign grp_fu_1973_p1 = 50'd97989;

assign grp_fu_1982_p1 = 51'd152200;

assign grp_fu_1991_p1 = 51'd152200;

assign grp_fu_2000_p1 = 51'd152200;

assign grp_fu_2009_p1 = 50'd97989;

assign grp_fu_2018_p1 = 50'd97989;

assign grp_fu_2027_p1 = 50'd97989;

assign grp_fu_2066_p1 = 50'd69730;

assign grp_fu_2075_p1 = 50'd69730;

assign grp_fu_2084_p1 = 50'd69730;

assign grp_fu_2094_p1 = 49'd39583;

assign grp_fu_2104_p1 = 49'd39583;

assign grp_fu_2114_p1 = 49'd39583;

assign grp_fu_2153_p1 = 50'd69730;

assign grp_fu_2162_p1 = 50'd69730;

assign grp_fu_2171_p1 = 50'd69730;

assign grp_fu_2181_p1 = 49'd39583;

assign grp_fu_2191_p1 = 49'd39583;

assign grp_fu_2201_p1 = 49'd39583;

assign grp_fu_2240_p1 = 50'd69730;

assign grp_fu_2249_p1 = 50'd69730;

assign grp_fu_2258_p1 = 50'd69730;

assign grp_fu_2268_p1 = 49'd39583;

assign grp_fu_2278_p1 = 49'd39583;

assign grp_fu_2288_p1 = 49'd39583;

assign grp_fu_2327_p1 = 50'd69730;

assign grp_fu_2336_p1 = 50'd69730;

assign grp_fu_2345_p1 = 50'd69730;

assign grp_fu_2355_p1 = 49'd39583;

assign grp_fu_2365_p1 = 49'd39583;

assign grp_fu_2375_p1 = 49'd39583;

assign grp_fu_774_p1 = 49'd39583;

assign grp_fu_784_p1 = 49'd39583;

assign grp_fu_794_p1 = 49'd39583;

assign grp_fu_831_p1 = 50'd69730;

assign grp_fu_841_p1 = 50'd69730;

assign grp_fu_851_p1 = 50'd69730;

assign grp_fu_888_p1 = 50'd97989;

assign grp_fu_898_p1 = 50'd97989;

assign grp_fu_908_p1 = 50'd97989;

assign icmp_ln189_fu_611_p2 = ((indvar_flatten_reg_402 == 18'd131840) ? 1'b1 : 1'b0);

assign lshr_ln_fu_697_p4 = {{select_ln189_fu_625_p3[9:2]}};

assign map_arr83_part_set_fu_4289_p4 = {{{trunc_ln708_6_reg_5678}, {trunc_ln708_5_reg_5673}}, {trunc_ln708_4_reg_5668}};

assign p_367_part_set_fu_4297_p4 = {{{trunc_ln708_10_reg_5693}, {trunc_ln708_2_reg_5688}}, {trunc_ln708_1_reg_5683}};

assign p_551_part_set_fu_4305_p4 = {{{trunc_ln708_16_reg_5708}, {trunc_ln708_15_reg_5703}}, {trunc_ln708_14_reg_5698}};

assign p_736_part_set_fu_4313_p4 = {{{trunc_ln708_22_reg_5723}, {trunc_ln708_21_reg_5718}}, {trunc_ln708_20_reg_5713}};

assign select_ln189_1_fu_647_p3 = ((tmp_195_fu_617_p3[0:0] == 1'b1) ? tmp_197_fu_639_p3 : tmp_fu_585_p3);

assign select_ln189_2_fu_661_p3 = ((tmp_195_fu_617_p3[0:0] == 1'b1) ? cmp52_mid1_fu_655_p2 : cmp52_fu_593_p2);

assign select_ln189_3_fu_681_p3 = ((tmp_195_fu_617_p3[0:0] == 1'b1) ? brmerge_mid1_fu_675_p2 : brmerge_fu_605_p2);

assign select_ln189_4_fu_689_p3 = ((tmp_195_fu_617_p3[0:0] == 1'b1) ? add_ln189_1_fu_633_p2 : r_reg_413);

assign select_ln189_fu_625_p3 = ((tmp_195_fu_617_p3[0:0] == 1'b1) ? 11'd0 : c_reg_424);

assign sext_ln703_40_fu_2426_p1 = $signed(tmp_136_fu_2419_p3);

assign sext_ln703_41_fu_2464_p1 = $signed(tmp_137_fu_2457_p3);

assign sext_ln703_42_fu_2495_p1 = $signed(mul_ln1118_52_reg_5038);

assign sext_ln703_43_fu_2514_p1 = $signed(mul_ln1118_53_reg_5043);

assign sext_ln703_44_fu_2533_p1 = $signed(mul_ln1118_54_reg_5048);

assign sext_ln703_45_fu_3155_p1 = $signed(mul_ln1118_55_reg_5338);

assign sext_ln703_46_fu_3174_p1 = $signed(mul_ln1118_56_reg_5343);

assign sext_ln703_47_fu_3193_p1 = $signed(mul_ln1118_57_reg_5348);

assign sext_ln703_48_fu_3674_p1 = $signed(mul_ln1118_58_reg_5503);

assign sext_ln703_49_fu_3701_p1 = $signed(mul_ln1118_59_reg_5508);

assign sext_ln703_50_fu_3728_p1 = $signed(mul_ln1118_60_reg_5513);

assign sext_ln703_51_fu_3755_p1 = $signed(mul_ln1118_61_reg_5518);

assign sext_ln703_52_fu_3774_p1 = $signed(mul_ln1118_62_reg_5523);

assign sext_ln703_53_fu_3793_p1 = $signed(mul_ln1118_63_reg_5528);

assign sext_ln703_54_fu_2559_p1 = $signed(tmp_150_fu_2552_p3);

assign sext_ln703_55_fu_2597_p1 = $signed(tmp_151_fu_2590_p3);

assign sext_ln703_56_fu_2635_p1 = $signed(tmp_152_fu_2628_p3);

assign sext_ln703_57_fu_2666_p1 = $signed(mul_ln1118_70_reg_5113);

assign sext_ln703_58_fu_2685_p1 = $signed(mul_ln1118_71_reg_5118);

assign sext_ln703_59_fu_2704_p1 = $signed(mul_ln1118_72_reg_5123);

assign sext_ln703_60_fu_3302_p1 = $signed(mul_ln1118_73_reg_5383);

assign sext_ln703_61_fu_3321_p1 = $signed(mul_ln1118_74_reg_5388);

assign sext_ln703_62_fu_3340_p1 = $signed(mul_ln1118_75_reg_5393);

assign sext_ln703_63_fu_3833_p1 = $signed(mul_ln1118_76_reg_5548);

assign sext_ln703_64_fu_3860_p1 = $signed(mul_ln1118_77_reg_5553);

assign sext_ln703_65_fu_3887_p1 = $signed(mul_ln1118_78_reg_5558);

assign sext_ln703_66_fu_3914_p1 = $signed(mul_ln1118_79_reg_5563);

assign sext_ln703_67_fu_3933_p1 = $signed(mul_ln1118_80_reg_5568);

assign sext_ln703_68_fu_3952_p1 = $signed(mul_ln1118_81_reg_5573);

assign sext_ln703_69_fu_2730_p1 = $signed(tmp_165_fu_2723_p3);

assign sext_ln703_70_fu_2768_p1 = $signed(tmp_166_fu_2761_p3);

assign sext_ln703_71_fu_2806_p1 = $signed(tmp_167_fu_2799_p3);

assign sext_ln703_72_fu_2837_p1 = $signed(mul_ln1118_88_reg_5188);

assign sext_ln703_73_fu_2856_p1 = $signed(mul_ln1118_89_reg_5193);

assign sext_ln703_74_fu_2875_p1 = $signed(mul_ln1118_90_reg_5198);

assign sext_ln703_75_fu_3449_p1 = $signed(mul_ln1118_91_reg_5428);

assign sext_ln703_76_fu_3468_p1 = $signed(mul_ln1118_92_reg_5433);

assign sext_ln703_77_fu_3487_p1 = $signed(mul_ln1118_93_reg_5438);

assign sext_ln703_78_fu_3992_p1 = $signed(mul_ln1118_94_reg_5593);

assign sext_ln703_79_fu_4019_p1 = $signed(mul_ln1118_95_reg_5598);

assign sext_ln703_80_fu_4046_p1 = $signed(mul_ln1118_96_reg_5603);

assign sext_ln703_81_fu_4073_p1 = $signed(mul_ln1118_97_reg_5608);

assign sext_ln703_82_fu_4092_p1 = $signed(mul_ln1118_98_reg_5613);

assign sext_ln703_83_fu_4111_p1 = $signed(mul_ln1118_99_reg_5618);

assign sext_ln703_84_fu_2901_p1 = $signed(tmp_180_fu_2894_p3);

assign sext_ln703_85_fu_2939_p1 = $signed(tmp_181_fu_2932_p3);

assign sext_ln703_86_fu_2977_p1 = $signed(tmp_182_fu_2970_p3);

assign sext_ln703_87_fu_3008_p1 = $signed(mul_ln1118_106_reg_5263);

assign sext_ln703_88_fu_3027_p1 = $signed(mul_ln1118_107_reg_5268);

assign sext_ln703_89_fu_3046_p1 = $signed(mul_ln1118_108_reg_5273);

assign sext_ln703_90_fu_3596_p1 = $signed(mul_ln1118_109_reg_5473);

assign sext_ln703_91_fu_3615_p1 = $signed(mul_ln1118_110_reg_5478);

assign sext_ln703_92_fu_3634_p1 = $signed(mul_ln1118_111_reg_5483);

assign sext_ln703_93_fu_4151_p1 = $signed(mul_ln1118_112_reg_5638);

assign sext_ln703_94_fu_4178_p1 = $signed(mul_ln1118_113_reg_5643);

assign sext_ln703_95_fu_4205_p1 = $signed(mul_ln1118_114_reg_5648);

assign sext_ln703_96_fu_4232_p1 = $signed(mul_ln1118_115_reg_5653);

assign sext_ln703_97_fu_4251_p1 = $signed(mul_ln1118_116_reg_5658);

assign sext_ln703_98_fu_4270_p1 = $signed(mul_ln1118_117_reg_5663);

assign sext_ln703_fu_2388_p1 = $signed(tmp_135_fu_2381_p3);

assign sext_ln728_10_fu_2966_p1 = $signed(tmp_247_fu_2958_p3);

assign sext_ln728_11_fu_3004_p1 = $signed(tmp_249_fu_2996_p3);

assign sext_ln728_1_fu_2453_p1 = $signed(tmp_217_fu_2445_p3);

assign sext_ln728_2_fu_2491_p1 = $signed(tmp_231_fu_2483_p3);

assign sext_ln728_3_fu_2586_p1 = $signed(tmp_233_fu_2578_p3);

assign sext_ln728_4_fu_2624_p1 = $signed(tmp_235_fu_2616_p3);

assign sext_ln728_5_fu_2662_p1 = $signed(tmp_237_fu_2654_p3);

assign sext_ln728_6_fu_2757_p1 = $signed(tmp_239_fu_2749_p3);

assign sext_ln728_7_fu_2795_p1 = $signed(tmp_241_fu_2787_p3);

assign sext_ln728_8_fu_2833_p1 = $signed(tmp_243_fu_2825_p3);

assign sext_ln728_9_fu_2928_p1 = $signed(tmp_245_fu_2920_p3);

assign sext_ln728_fu_2415_p1 = $signed(tmp_213_fu_2407_p3);

assign start_out = real_start;

assign tmp_135_fu_2381_p3 = {{trunc_ln5_reg_5008}, {19'd0}};

assign tmp_136_fu_2419_p3 = {{trunc_ln708_s_reg_5013}, {19'd0}};

assign tmp_137_fu_2457_p3 = {{trunc_ln708_3_reg_5018}, {19'd0}};

assign tmp_141_fu_3091_p4 = {{add_ln1192_100_fu_3086_p2[50:19]}};

assign tmp_142_fu_3114_p4 = {{add_ln1192_101_fu_3109_p2[50:19]}};

assign tmp_143_fu_3137_p4 = {{add_ln1192_102_fu_3132_p2[50:19]}};

assign tmp_147_fu_3683_p4 = {{add_ln1192_106_fu_3677_p2[50:19]}};

assign tmp_148_fu_3710_p4 = {{add_ln1192_107_fu_3704_p2[50:19]}};

assign tmp_149_fu_3737_p4 = {{add_ln1192_108_fu_3731_p2[50:19]}};

assign tmp_150_fu_2552_p3 = {{trunc_ln708_7_reg_5083}, {19'd0}};

assign tmp_151_fu_2590_p3 = {{trunc_ln708_8_reg_5088}, {19'd0}};

assign tmp_152_fu_2628_p3 = {{trunc_ln708_9_reg_5093}, {19'd0}};

assign tmp_156_fu_3238_p4 = {{add_ln1192_118_fu_3233_p2[50:19]}};

assign tmp_157_fu_3261_p4 = {{add_ln1192_119_fu_3256_p2[50:19]}};

assign tmp_158_fu_3284_p4 = {{add_ln1192_120_fu_3279_p2[50:19]}};

assign tmp_162_fu_3842_p4 = {{add_ln1192_124_fu_3836_p2[50:19]}};

assign tmp_163_fu_3869_p4 = {{add_ln1192_125_fu_3863_p2[50:19]}};

assign tmp_164_fu_3896_p4 = {{add_ln1192_126_fu_3890_p2[50:19]}};

assign tmp_165_fu_2723_p3 = {{trunc_ln708_11_reg_5158}, {19'd0}};

assign tmp_166_fu_2761_p3 = {{trunc_ln708_12_reg_5163}, {19'd0}};

assign tmp_167_fu_2799_p3 = {{trunc_ln708_13_reg_5168}, {19'd0}};

assign tmp_171_fu_3385_p4 = {{add_ln1192_136_fu_3380_p2[50:19]}};

assign tmp_172_fu_3408_p4 = {{add_ln1192_137_fu_3403_p2[50:19]}};

assign tmp_173_fu_3431_p4 = {{add_ln1192_138_fu_3426_p2[50:19]}};

assign tmp_177_fu_4001_p4 = {{add_ln1192_142_fu_3995_p2[50:19]}};

assign tmp_178_fu_4028_p4 = {{add_ln1192_143_fu_4022_p2[50:19]}};

assign tmp_179_fu_4055_p4 = {{add_ln1192_144_fu_4049_p2[50:19]}};

assign tmp_180_fu_2894_p3 = {{trunc_ln708_17_reg_5233}, {19'd0}};

assign tmp_181_fu_2932_p3 = {{trunc_ln708_18_reg_5238}, {19'd0}};

assign tmp_182_fu_2970_p3 = {{trunc_ln708_19_reg_5243}, {19'd0}};

assign tmp_186_fu_3532_p4 = {{add_ln1192_154_fu_3527_p2[50:19]}};

assign tmp_187_fu_3555_p4 = {{add_ln1192_155_fu_3550_p2[50:19]}};

assign tmp_188_fu_3578_p4 = {{add_ln1192_156_fu_3573_p2[50:19]}};

assign tmp_192_fu_4160_p4 = {{add_ln1192_160_fu_4154_p2[50:19]}};

assign tmp_193_fu_4187_p4 = {{add_ln1192_161_fu_4181_p2[50:19]}};

assign tmp_194_fu_4214_p4 = {{add_ln1192_162_fu_4208_p2[50:19]}};

assign tmp_195_fu_617_p3 = c_reg_424[32'd10];

assign tmp_197_fu_639_p3 = add_ln189_1_fu_633_p2[32'd9];

assign tmp_199_fu_2397_p4 = {{add_ln1192_fu_2392_p2[49:19]}};

assign tmp_213_fu_2407_p3 = {{tmp_199_fu_2397_p4}, {19'd0}};

assign tmp_215_fu_2435_p4 = {{add_ln1192_95_fu_2430_p2[49:19]}};

assign tmp_217_fu_2445_p3 = {{tmp_215_fu_2435_p4}, {19'd0}};

assign tmp_230_fu_2473_p4 = {{add_ln1192_96_fu_2468_p2[49:19]}};

assign tmp_231_fu_2483_p3 = {{tmp_230_fu_2473_p4}, {19'd0}};

assign tmp_232_fu_2568_p4 = {{add_ln1192_112_fu_2563_p2[49:19]}};

assign tmp_233_fu_2578_p3 = {{tmp_232_fu_2568_p4}, {19'd0}};

assign tmp_234_fu_2606_p4 = {{add_ln1192_113_fu_2601_p2[49:19]}};

assign tmp_235_fu_2616_p3 = {{tmp_234_fu_2606_p4}, {19'd0}};

assign tmp_236_fu_2644_p4 = {{add_ln1192_114_fu_2639_p2[49:19]}};

assign tmp_237_fu_2654_p3 = {{tmp_236_fu_2644_p4}, {19'd0}};

assign tmp_238_fu_2739_p4 = {{add_ln1192_130_fu_2734_p2[49:19]}};

assign tmp_239_fu_2749_p3 = {{tmp_238_fu_2739_p4}, {19'd0}};

assign tmp_240_fu_2777_p4 = {{add_ln1192_131_fu_2772_p2[49:19]}};

assign tmp_241_fu_2787_p3 = {{tmp_240_fu_2777_p4}, {19'd0}};

assign tmp_242_fu_2815_p4 = {{add_ln1192_132_fu_2810_p2[49:19]}};

assign tmp_243_fu_2825_p3 = {{tmp_242_fu_2815_p4}, {19'd0}};

assign tmp_244_fu_2910_p4 = {{add_ln1192_148_fu_2905_p2[49:19]}};

assign tmp_245_fu_2920_p3 = {{tmp_244_fu_2910_p4}, {19'd0}};

assign tmp_246_fu_2948_p4 = {{add_ln1192_149_fu_2943_p2[49:19]}};

assign tmp_247_fu_2958_p3 = {{tmp_246_fu_2948_p4}, {19'd0}};

assign tmp_248_fu_2986_p4 = {{add_ln1192_150_fu_2981_p2[49:19]}};

assign tmp_249_fu_2996_p3 = {{tmp_248_fu_2986_p4}, {19'd0}};

assign tmp_40_fu_995_p4 = {{buf_1_load_reg_4414[671:96]}};

assign tmp_42_fu_1269_p4 = {{buf_2_load_reg_4452[671:96]}};

assign tmp_44_fu_1543_p4 = {{buf_3_load_reg_4490[671:96]}};

assign tmp_fu_585_p3 = r_reg_413[32'd9];

assign tmp_s_fu_721_p4 = {{buf_0_load_reg_4376[671:96]}};

assign trunc_ln226_16_fu_1017_p4 = {{buf_1_load_reg_4414[127:96]}};

assign trunc_ln226_17_fu_1026_p4 = {{buf_1_load_reg_4414[159:128]}};

assign trunc_ln226_18_fu_1035_p4 = {{buf_1_load_reg_4414[191:160]}};

assign trunc_ln226_19_fu_1074_p4 = {{buf_1_load_reg_4414[223:192]}};

assign trunc_ln226_1_fu_761_p4 = {{buf_0_load_reg_4376[191:160]}};

assign trunc_ln226_20_fu_1083_p4 = {{buf_1_load_reg_4414[255:224]}};

assign trunc_ln226_21_fu_1092_p4 = {{buf_1_load_reg_4414[287:256]}};

assign trunc_ln226_22_fu_1131_p4 = {{buf_1_load_reg_4414[319:288]}};

assign trunc_ln226_23_fu_1140_p4 = {{buf_1_load_reg_4414[351:320]}};

assign trunc_ln226_24_fu_1149_p4 = {{buf_1_load_reg_4414[383:352]}};

assign trunc_ln226_2_fu_809_p4 = {{buf_0_load_reg_4376[255:224]}};

assign trunc_ln226_34_fu_1291_p4 = {{buf_2_load_reg_4452[127:96]}};

assign trunc_ln226_35_fu_1300_p4 = {{buf_2_load_reg_4452[159:128]}};

assign trunc_ln226_36_fu_1309_p4 = {{buf_2_load_reg_4452[191:160]}};

assign trunc_ln226_37_fu_1348_p4 = {{buf_2_load_reg_4452[223:192]}};

assign trunc_ln226_38_fu_1357_p4 = {{buf_2_load_reg_4452[255:224]}};

assign trunc_ln226_39_fu_1366_p4 = {{buf_2_load_reg_4452[287:256]}};

assign trunc_ln226_3_fu_800_p4 = {{buf_0_load_reg_4376[223:192]}};

assign trunc_ln226_40_fu_1405_p4 = {{buf_2_load_reg_4452[319:288]}};

assign trunc_ln226_41_fu_1414_p4 = {{buf_2_load_reg_4452[351:320]}};

assign trunc_ln226_42_fu_1423_p4 = {{buf_2_load_reg_4452[383:352]}};

assign trunc_ln226_4_fu_818_p4 = {{buf_0_load_reg_4376[287:256]}};

assign trunc_ln226_52_fu_1565_p4 = {{buf_3_load_reg_4490[127:96]}};

assign trunc_ln226_53_fu_1574_p4 = {{buf_3_load_reg_4490[159:128]}};

assign trunc_ln226_54_fu_1583_p4 = {{buf_3_load_reg_4490[191:160]}};

assign trunc_ln226_55_fu_1622_p4 = {{buf_3_load_reg_4490[223:192]}};

assign trunc_ln226_56_fu_1631_p4 = {{buf_3_load_reg_4490[255:224]}};

assign trunc_ln226_57_fu_1640_p4 = {{buf_3_load_reg_4490[287:256]}};

assign trunc_ln226_58_fu_1679_p4 = {{buf_3_load_reg_4490[319:288]}};

assign trunc_ln226_59_fu_1688_p4 = {{buf_3_load_reg_4490[351:320]}};

assign trunc_ln226_5_fu_866_p4 = {{buf_0_load_reg_4376[351:320]}};

assign trunc_ln226_60_fu_1697_p4 = {{buf_3_load_reg_4490[383:352]}};

assign trunc_ln226_6_fu_857_p4 = {{buf_0_load_reg_4376[319:288]}};

assign trunc_ln226_7_fu_875_p4 = {{buf_0_load_reg_4376[383:352]}};

assign trunc_ln4_fu_752_p4 = {{buf_0_load_reg_4376[159:128]}};

assign trunc_ln_fu_743_p4 = {{buf_0_load_reg_4376[127:96]}};

assign zext_ln820_fu_707_p1 = lshr_ln_fu_697_p4;

endmodule //optical_flow_gradient_weight_y
