running mutation 1
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_1. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'last_time': {'read': <dependencyGraph.Statement object at 0x7fa6832f6700>, 'write': <dependencyGraph.Statement object at 0x7fa6832f67f0>}, 'saved_hop': {'read': <dependencyGraph.Statement object at 0x7fa684319bb0>, 'write': <dependencyGraph.Statement object at 0x7fa6832f63d0>}}
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7fa6832f6700>, 'write': <dependencyGraph.Statement object at 0x7fa6832f67f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7fa684319bb0>, 'write': <dependencyGraph.Statement object at 0x7fa6832f63d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7fa6832f6a30>, <dependencyGraph.Codelet object at 0x7fa6832f69d0>, <dependencyGraph.Codelet object at 0x7fa6832f6160>, <dependencyGraph.Codelet object at 0x7fa6832f6040>, <dependencyGraph.Codelet object at 0x7fa6832f68b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7fa6832f6040>, <dependencyGraph.Codelet object at 0x7fa6832f69d0>}
total number of nodes created:  5
state vars {'last_time', 'saved_hop'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out
Stored read, write flank variables
{'pkt_saved_hop01', 'pkt_last_time01', 'pkt_saved_hop00', 'pkt_last_time00'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fa6832f65b0>]
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_saved_hop00', 'pkt_next_hop0']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop01', 'pkt_saved_hop00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fa6832f65b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_saved_hop00', 'pkt_next_hop0']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop01', 'pkt_saved_hop00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['pkt_arrival', 'pkt_last_time00', 'pkt_new_hop', 'saved_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time00', 'pkt_new_hop']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7fa6832f61f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fa6832f66a0>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['last_time', 'pkt_last_time00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fa6832f66a0>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['last_time', 'pkt_last_time00']
		* state_pkt_fields of new component:  ['pkt_last_time01', 'pkt_last_time00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_arrival', 'pkt_last_time00', 'pkt_new_hop']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_1_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fa68332e4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fa68332e4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fa68332e4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fa68332e4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 117 rows, 80 columns and 256 nonzeros
Model fingerprint: 0x85da4ce4
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 1 rows and 18 columns
Presolve time: 0.01s
Presolved: 116 rows, 62 columns, 275 nonzeros
Variable types: 0 continuous, 62 integer (55 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 -0
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  -0.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
alu  3  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7fa68332e760>, 0), (<alus.DominoALU object at 0x7fa68332e730>, 1), (<alus.DominoALU object at 0x7fa68332e850>, 2), (<alus.DominoALU object at 0x7fa68332e610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7fa68332e4c0>, 0), (<alus.DominoGenericSALU object at 0x7fa6832f6670>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 != pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 15, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_arrival', 'operand2': '1', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 7, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '2'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 != pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 15, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_arrival', 'operand2': '1', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 7, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '2'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
Time taken: 7.234468936920166 s
preprocessor time:
running mutation 2
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_2. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f4d15604bb0>, 'write': <dependencyGraph.Statement object at 0x7f4d145e13d0>}, 'last_time': {'read': <dependencyGraph.Statement object at 0x7f4d145e1700>, 'write': <dependencyGraph.Statement object at 0x7f4d145e17f0>}}
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f4d15604bb0>, 'write': <dependencyGraph.Statement object at 0x7f4d145e13d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f4d145e1700>, 'write': <dependencyGraph.Statement object at 0x7f4d145e17f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f4d145e1a30>, <dependencyGraph.Codelet object at 0x7f4d145e19d0>, <dependencyGraph.Codelet object at 0x7f4d145e10a0>, <dependencyGraph.Codelet object at 0x7f4d145e10d0>, <dependencyGraph.Codelet object at 0x7f4d145e18b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f4d145e10d0>, <dependencyGraph.Codelet object at 0x7f4d145e19d0>}
total number of nodes created:  5
state vars {'saved_hop', 'last_time'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out
Stored read, write flank variables
{'pkt_saved_hop00', 'pkt_last_time00', 'pkt_last_time01', 'pkt_saved_hop01'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f4d145e15b0>]
adj_inputs []
redundant outputs ['pkt_saved_hop00', 'pkt_next_hop0', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f4d145e15b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_saved_hop00', 'pkt_next_hop0', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['saved_hop', 'pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_last_time00', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'saved_hop', 'pkt_new_hop', 'pkt__br_tmp00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f4d145e11f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['pkt__br_tmp00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f4d145e16a0>]
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['pkt_last_time00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f4d145e16a0>]
removing two old components
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['pkt_last_time00', 'last_time']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_2_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4d146194c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4d146194c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4d146194c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4d146194c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 116 rows, 80 columns and 254 nonzeros
Model fingerprint: 0xc38999bf
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve added 1 rows and 0 columns
Presolve removed 0 rows and 17 columns
Presolve time: 0.00s
Presolved: 117 rows, 63 columns, 278 nonzeros
Variable types: 0 continuous, 63 integer (56 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 -0
T0_A_4 -0
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  -0.0
action:  3
num stages:  4
stage:  -0.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
alu  3  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
alu  4  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f4d14619760>, 0), (<alus.DominoALU object at 0x7f4d14619730>, 1), (<alus.DominoALU object at 0x7f4d14619850>, 2), (<alus.DominoALU object at 0x7f4d14619610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f4d146194c0>, 0), (<alus.DominoGenericSALU object at 0x7f4d145e1670>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 14, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '31'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '6'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 14, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '31'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '6'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
Time taken: 6.121424674987793 s
preprocessor time:
running mutation 3
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_3. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
RAW pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'last_time': {'read': <dependencyGraph.Statement object at 0x7fd601369700>, 'write': <dependencyGraph.Statement object at 0x7fd6013697f0>}, 'saved_hop': {'read': <dependencyGraph.Statement object at 0x7fd60238bbb0>, 'write': <dependencyGraph.Statement object at 0x7fd6013693d0>}}
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7fd601369700>, 'write': <dependencyGraph.Statement object at 0x7fd6013697f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7fd60238bbb0>, 'write': <dependencyGraph.Statement object at 0x7fd6013693d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7fd601369a30>, <dependencyGraph.Codelet object at 0x7fd6013699d0>, <dependencyGraph.Codelet object at 0x7fd601369040>, <dependencyGraph.Codelet object at 0x7fd6013690d0>, <dependencyGraph.Codelet object at 0x7fd6013698b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7fd6013690d0>, <dependencyGraph.Codelet object at 0x7fd6013699d0>}
total number of nodes created:  5
state vars {'last_time', 'saved_hop'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out
Stored read, write flank variables
{'pkt_saved_hop00', 'pkt_saved_hop01', 'pkt_last_time01', 'pkt_last_time00'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fd6013695b0>]
adj_inputs []
redundant outputs ['pkt_saved_hop00', 'pkt_next_hop0', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fd6013695b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_saved_hop00', 'pkt_next_hop0', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['pkt_last_time00', 'pkt_arrival', 'saved_hop', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_last_time00', 'pkt_arrival', 'pkt_new_hop']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'pkt__br_tmp00', 'saved_hop', 'pkt_new_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_arrival', 'pkt_last_time01']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time01']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7fd6013691f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fd6013696a0>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['last_time', 'pkt_last_time00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fd6013696a0>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['last_time', 'pkt_last_time00']
		* state_pkt_fields of new component:  ['pkt_last_time01', 'pkt_last_time00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_last_time00', 'pkt_arrival', 'pkt_new_hop']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_3_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fd6013a04c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fd6013a04c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fd6013a04c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fd6013a04c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 118 rows, 80 columns and 258 nonzeros
Model fingerprint: 0x37419a21
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 3 rows and 19 columns
Presolve time: 0.01s
Presolved: 115 rows, 61 columns, 272 nonzeros
Variable types: 0 continuous, 61 integer (54 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7fd6013a0760>, 0), (<alus.DominoALU object at 0x7fd6013a0730>, 1), (<alus.DominoALU object at 0x7fd6013a0850>, 2), (<alus.DominoALU object at 0x7fd6013a0610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7fd6013a04c0>, 0), (<alus.DominoGenericSALU object at 0x7fd601369670>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 14, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '28'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12_1', 'immediate_operand': '5'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '1'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 14, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '28'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '5'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12_1', 'immediate_operand': '5'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '1'}]}
Time taken: 5.99364447593689 s
preprocessor time:
running mutation 4
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_4. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f1b1031cbb0>, 'write': <dependencyGraph.Statement object at 0x7f1b0f2f93d0>}, 'last_time': {'read': <dependencyGraph.Statement object at 0x7f1b0f2f9700>, 'write': <dependencyGraph.Statement object at 0x7f1b0f2f97f0>}}
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f1b1031cbb0>, 'write': <dependencyGraph.Statement object at 0x7f1b0f2f93d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f1b0f2f9700>, 'write': <dependencyGraph.Statement object at 0x7f1b0f2f97f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f1b0f2f9a30>, <dependencyGraph.Codelet object at 0x7f1b0f2f99d0>, <dependencyGraph.Codelet object at 0x7f1b0f2f9160>, <dependencyGraph.Codelet object at 0x7f1b0f2f9040>, <dependencyGraph.Codelet object at 0x7f1b0f2f98b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f1b0f2f9040>, <dependencyGraph.Codelet object at 0x7f1b0f2f99d0>}
total number of nodes created:  5
state vars {'saved_hop', 'last_time'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out
Stored read, write flank variables
{'pkt_saved_hop00', 'pkt_last_time00', 'pkt_saved_hop01', 'pkt_last_time01'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f1b0f2f95b0>]
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f1b0f2f95b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['saved_hop', 'pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'pkt_new_hop', 'pkt__br_tmp00', 'saved_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_arrival', 'pkt_last_time01']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time01']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f1b0f2f91f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['pkt_arrival', 'last_time']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f1b0f2f96a0>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['last_time', 'pkt_last_time00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f1b0f2f96a0>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['last_time', 'pkt_last_time00']
		* state_pkt_fields of new component:  ['pkt_last_time01', 'pkt_last_time00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_4_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b0f3314c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b0f3314c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b0f3314c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b0f3314c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 118 rows, 80 columns and 258 nonzeros
Model fingerprint: 0x37419a21
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 3 rows and 19 columns
Presolve time: 0.01s
Presolved: 115 rows, 61 columns, 272 nonzeros
Variable types: 0 continuous, 61 integer (54 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f1b0f331760>, 0), (<alus.DominoALU object at 0x7f1b0f331730>, 1), (<alus.DominoALU object at 0x7f1b0f331850>, 2), (<alus.DominoALU object at 0x7f1b0f331610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f1b0f3314c0>, 0), (<alus.DominoGenericSALU object at 0x7f1b0f2f9670>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 5, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '6'}, {'id': 3, 'opcode': 3, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '0'}, {'id': 4, 'opcode': 27, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_last_time00', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '0'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '4'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 5, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '6'}, {'id': 3, 'opcode': 3, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '0'}, {'id': 4, 'opcode': 27, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_last_time00', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '0'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '4'}]}
Time taken: 6.179942607879639 s
preprocessor time:
running mutation 5
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_5. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'last_time': {'read': <dependencyGraph.Statement object at 0x7f77abc08700>, 'write': <dependencyGraph.Statement object at 0x7f77abc087f0>}, 'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f77acc2bbb0>, 'write': <dependencyGraph.Statement object at 0x7f77abc083d0>}}
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f77abc08700>, 'write': <dependencyGraph.Statement object at 0x7f77abc087f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f77acc2bbb0>, 'write': <dependencyGraph.Statement object at 0x7f77abc083d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f77abc08a30>, <dependencyGraph.Codelet object at 0x7f77abc089d0>, <dependencyGraph.Codelet object at 0x7f77abc08040>, <dependencyGraph.Codelet object at 0x7f77abc080d0>, <dependencyGraph.Codelet object at 0x7f77abc088b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f77abc080d0>, <dependencyGraph.Codelet object at 0x7f77abc089d0>}
total number of nodes created:  5
state vars {'last_time', 'saved_hop'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out
Stored read, write flank variables
{'pkt_saved_hop01', 'pkt_last_time00', 'pkt_last_time01', 'pkt_saved_hop00'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f77abc085b0>]
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_next_hop0', 'pkt_saved_hop00']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop01', 'pkt_saved_hop00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f77abc085b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_next_hop0', 'pkt_saved_hop00']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop01', 'pkt_saved_hop00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['saved_hop', 'pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_last_time00', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt__br_tmp00', 'saved_hop', 'pkt_new_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f77abc081f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f77abc086a0>]
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['last_time', 'pkt_last_time00']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f77abc086a0>]
removing two old components
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['last_time', 'pkt_last_time00']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_5_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f77abc404c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f77abc404c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f77abc404c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f77abc404c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 118 rows, 80 columns and 258 nonzeros
Model fingerprint: 0x37419a21
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 3 rows and 19 columns
Presolve time: 0.01s
Presolved: 115 rows, 61 columns, 272 nonzeros
Variable types: 0 continuous, 61 integer (54 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f77abc40760>, 0), (<alus.DominoALU object at 0x7f77abc40730>, 1), (<alus.DominoALU object at 0x7f77abc40850>, 2), (<alus.DominoALU object at 0x7f77abc40610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f77abc404c0>, 0), (<alus.DominoGenericSALU object at 0x7f77abc08670>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 2, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12', 'immediate_operand': '5'}, {'id': 3, 'opcode': 14, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 22, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_1', 'immediate_operand': '31'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '5'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 2, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12', 'immediate_operand': '5'}, {'id': 3, 'opcode': 14, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 22, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_1', 'immediate_operand': '31'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '5'}]}
Time taken: 5.885072469711304 s
preprocessor time:
running mutation 6
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_6. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;

lhs pkt__br_tmp00 rhs pkt_arrival-pkt_last_time00>5&&1==1
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
RAW pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'last_time': {'read': <dependencyGraph.Statement object at 0x7f0b9c7b6700>, 'write': <dependencyGraph.Statement object at 0x7f0b9c7b67f0>}, 'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f0b9d7d9bb0>, 'write': <dependencyGraph.Statement object at 0x7f0b9c7b63d0>}}
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f0b9c7b6700>, 'write': <dependencyGraph.Statement object at 0x7f0b9c7b67f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f0b9d7d9bb0>, 'write': <dependencyGraph.Statement object at 0x7f0b9c7b63d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1 stmts len 1
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f0b9c7b6a30>, <dependencyGraph.Codelet object at 0x7f0b9c7b69d0>, <dependencyGraph.Codelet object at 0x7f0b9c7b6040>, <dependencyGraph.Codelet object at 0x7f0b9c7b60d0>, <dependencyGraph.Codelet object at 0x7f0b9c7b68b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f0b9c7b60d0>, <dependencyGraph.Codelet object at 0x7f0b9c7b69d0>}
total number of nodes created:  5
state vars {'last_time', 'saved_hop'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out
Stored read, write flank variables
{'pkt_saved_hop01', 'pkt_last_time01', 'pkt_saved_hop00', 'pkt_last_time00'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f0b9c7b65b0>]
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f0b9c7b65b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['saved_hop', 'pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'pkt_new_hop', 'pkt__br_tmp00', 'saved_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f0b9c7b61f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['pkt__br_tmp00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f0b9c7b6490>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['last_time', 'pkt_last_time00']
new component state_pkt_fields:  ['pkt_last_time01', 'pkt_last_time00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time01', 'pkt_last_time00']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f0b9c7b6490>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['last_time', 'pkt_last_time00']
		* state_pkt_fields of new component:  ['pkt_last_time01', 'pkt_last_time00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['last_time', 'pkt_last_time00']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_6_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f0b9c7ee4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f0b9c7ee4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f0b9c7ee4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f0b9c7ee4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 117 rows, 80 columns and 256 nonzeros
Model fingerprint: 0x4ffdd71b
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 1 rows and 18 columns
Presolve time: 0.01s
Presolved: 116 rows, 62 columns, 275 nonzeros
Variable types: 0 continuous, 62 integer (55 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 -0
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  -0.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
alu  4  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f0b9c7ee760>, 0), (<alus.DominoALU object at 0x7f0b9c7ee730>, 1), (<alus.DominoALU object at 0x7f0b9c7ee850>, 2), (<alus.DominoALU object at 0x7f0b9c7ee610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f0b9c7ee4c0>, 0), (<alus.DominoGenericSALU object at 0x7f0b9c7b6730>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(state_0_0 != pkt_0)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 9, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '1'}, {'id': 4, 'opcode': 0, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '6'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['last_time', 'pkt_last_time00'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(state_0_0 != pkt_0)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 9, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '1'}, {'id': 4, 'opcode': 0, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '6'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
Time taken: 6.894463062286377 s
preprocessor time:
running mutation 7
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_7. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;

lhs pkt__br_tmp00 rhs 1==1&&1==1&&pkt_arrival-pkt_last_time00>5
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'last_time', 'saved_hop'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
RAW pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'last_time': {'read': <dependencyGraph.Statement object at 0x7f4e67245700>, 'write': <dependencyGraph.Statement object at 0x7f4e672457f0>}, 'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f4e68268bb0>, 'write': <dependencyGraph.Statement object at 0x7f4e672453d0>}}
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f4e67245700>, 'write': <dependencyGraph.Statement object at 0x7f4e672457f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f4e68268bb0>, 'write': <dependencyGraph.Statement object at 0x7f4e672453d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5 stmts len 1
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f4e67245a30>, <dependencyGraph.Codelet object at 0x7f4e672459d0>, <dependencyGraph.Codelet object at 0x7f4e67245040>, <dependencyGraph.Codelet object at 0x7f4e672450d0>, <dependencyGraph.Codelet object at 0x7f4e672458b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f4e672450d0>, <dependencyGraph.Codelet object at 0x7f4e672459d0>}
total number of nodes created:  5
state vars {'last_time', 'saved_hop'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out
Stored read, write flank variables
{'pkt_saved_hop01', 'pkt_last_time00', 'pkt_last_time01', 'pkt_saved_hop00'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f4e672455b0>]
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_saved_hop00', 'pkt_next_hop0']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop01', 'pkt_saved_hop00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f4e672455b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_saved_hop01', 'pkt_saved_hop00', 'pkt_next_hop0']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop01', 'pkt_saved_hop00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival', 'saved_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'pkt__br_tmp00', 'pkt_new_hop', 'saved_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_arrival', 'pkt_last_time01']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time01']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;  with *************************
[<dependencyGraph.Statement object at 0x7f4e672451f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['pkt__br_tmp00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['pkt_arrival', 'last_time']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f4e67245730>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['pkt_last_time00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f4e67245730>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['pkt_last_time00', 'last_time']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
 --- cannot fold. too many stateless inputs:  ['pkt_last_time00', 'pkt_new_hop', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_7_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4e6727d4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4e6727d4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4e6727d4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f4e6727d4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 117 rows, 80 columns and 256 nonzeros
Model fingerprint: 0x85da4ce4
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 1 rows and 18 columns
Presolve time: 0.01s
Presolved: 116 rows, 62 columns, 275 nonzeros
Variable types: 0 continuous, 62 integer (55 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 -0
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  -0.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
 > get_alu_stage: table  0 , alu_id =  3 :  -0.0
alu  3  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f4e6727d760>, 0), (<alus.DominoALU object at 0x7f4e6727d730>, 1), (<alus.DominoALU object at 0x7f4e6727d850>, 2), (<alus.DominoALU object at 0x7f4e6727d610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f4e6727d4c0>, 0), (<alus.DominoGenericSALU object at 0x7f4e672456a0>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '0'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 14, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '31'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '14'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 == pkt_1)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '0'}, {'id': 3, 'opcode': 4, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 14, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': '1', 'result': '_out_s12_1', 'immediate_operand': '31'}, {'id': 5, 'opcode': 12, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '14'}]}
Time taken: 5.696501016616821 s
preprocessor time:
running mutation 8
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_8. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&pkt_arrival-pkt_last_time00>5&&1==1
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
RAW pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'saved_hop': {'read': <dependencyGraph.Statement object at 0x7fcc4d23abb0>, 'write': <dependencyGraph.Statement object at 0x7fcc4c2173d0>}, 'last_time': {'read': <dependencyGraph.Statement object at 0x7fcc4c217700>, 'write': <dependencyGraph.Statement object at 0x7fcc4c2177f0>}}
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7fcc4d23abb0>, 'write': <dependencyGraph.Statement object at 0x7fcc4c2173d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7fcc4c217700>, 'write': <dependencyGraph.Statement object at 0x7fcc4c2177f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7fcc4c217a30>, <dependencyGraph.Codelet object at 0x7fcc4c2179d0>, <dependencyGraph.Codelet object at 0x7fcc4c217160>, <dependencyGraph.Codelet object at 0x7fcc4c217040>, <dependencyGraph.Codelet object at 0x7fcc4c2178b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7fcc4c217040>, <dependencyGraph.Codelet object at 0x7fcc4c2179d0>}
total number of nodes created:  5
state vars {'saved_hop', 'last_time'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out
Stored read, write flank variables
{'pkt_last_time00', 'pkt_saved_hop00', 'pkt_saved_hop01', 'pkt_last_time01'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt__br_tmp00']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fcc4c2175b0>]
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7fcc4c2175b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['saved_hop', 'pkt_arrival', 'pkt_last_time00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time00', 'pkt_new_hop']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_arrival', 'pkt_last_time00']
 exclude_read_write_flanks: successor inputs:  {'saved_hop', 'pkt_new_hop', 'pkt__br_tmp00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_arrival', 'pkt_last_time01']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival', 'pkt_last_time01']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7fcc4c2171f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['pkt_arrival', 'last_time']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fcc4c217730>]
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['pkt_last_time00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7fcc4c217730>]
removing two old components
adj_inputs ['pkt_arrival', 'pkt_last_time00']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['pkt_last_time00', 'last_time']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_arrival', 'pkt_last_time00'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_arrival', 'pkt_last_time00', 'pkt_new_hop']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&pkt_arrival-pkt_last_time00>5&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_8_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fcc4c24f4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fcc4c24f4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fcc4c24f4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7fcc4c24f4c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 117 rows, 80 columns and 256 nonzeros
Model fingerprint: 0x4ffdd71b
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 1 rows and 18 columns
Presolve time: 0.01s
Presolved: 116 rows, 62 columns, 275 nonzeros
Variable types: 0 continuous, 62 integer (55 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 -0
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  -0.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
alu  4  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7fcc4c24f760>, 0), (<alus.DominoALU object at 0x7fcc4c24f730>, 1), (<alus.DominoALU object at 0x7fcc4c24f850>, 2), (<alus.DominoALU object at 0x7fcc4c24f610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7fcc4c24f4c0>, 0), (<alus.DominoGenericSALU object at 0x7fcc4c2176a0>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 5, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 5, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '7'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '7'}, {'id': 5, 'opcode': 10, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '0'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 5, 'operand0': 'pkt_last_time00', 'operand1': '1', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '1'}, {'id': 3, 'opcode': 5, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12_0', 'immediate_operand': '7'}, {'id': 4, 'opcode': 11, 'operand0': 'pkt_arrival', 'operand1': '1', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '7'}, {'id': 5, 'opcode': 10, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '0'}]}
Time taken: 5.9815309047698975 s
preprocessor time:
running mutation 9
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_9. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f1b341bebb0>, 'write': <dependencyGraph.Statement object at 0x7f1b3319c3d0>}, 'last_time': {'read': <dependencyGraph.Statement object at 0x7f1b3319c700>, 'write': <dependencyGraph.Statement object at 0x7f1b3319c7f0>}}
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f1b341bebb0>, 'write': <dependencyGraph.Statement object at 0x7f1b3319c3d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f1b3319c700>, 'write': <dependencyGraph.Statement object at 0x7f1b3319c7f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f1b3319ca30>, <dependencyGraph.Codelet object at 0x7f1b3319c9d0>, <dependencyGraph.Codelet object at 0x7f1b3319c040>, <dependencyGraph.Codelet object at 0x7f1b3319c0d0>, <dependencyGraph.Codelet object at 0x7f1b3319c8b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f1b3319c0d0>, <dependencyGraph.Codelet object at 0x7f1b3319c9d0>}
total number of nodes created:  5
state vars {'saved_hop', 'last_time'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out
Stored read, write flank variables
{'pkt_last_time00', 'pkt_saved_hop01', 'pkt_saved_hop00', 'pkt_last_time01'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f1b3319c5b0>]
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop01', 'pkt_saved_hop00']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop01', 'pkt_saved_hop00']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop01', 'pkt_saved_hop00']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f1b3319c5b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop01', 'pkt_saved_hop00']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop01', 'pkt_saved_hop00']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['pkt_new_hop', 'pkt_last_time00', 'saved_hop', 'pkt_arrival']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_last_time00', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f1b3319c1f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f1b3319c670>]
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['pkt_last_time00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f1b3319c670>]
removing two old components
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['pkt_last_time00', 'last_time']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_new_hop', 'pkt_last_time00', 'pkt_arrival']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = 1==1&&1==1&&pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_9_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b331d44c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b331d44c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  4
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b331d44c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f1b331d44c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,4,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 118 rows, 80 columns and 258 nonzeros
Model fingerprint: 0x37419a21
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 3 rows and 19 columns
Presolve time: 0.01s
Presolved: 115 rows, 61 columns, 272 nonzeros
Variable types: 0 continuous, 61 integer (54 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 1
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  1.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
 > get_alu_stage: table  0 , alu_id =  4 :  1.0
alu  4  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f1b331d4760>, 0), (<alus.DominoALU object at 0x7f1b331d4730>, 1), (<alus.DominoALU object at 0x7f1b331d4850>, 2), (<alus.DominoALU object at 0x7f1b331d4610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f1b331d44c0>, 0), (<alus.DominoGenericSALU object at 0x7f1b3319c760>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  1  and  4
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12', 'immediate_operand': '6'}, {'id': 3, 'opcode': 13, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '1'}, {'id': 4, 'opcode': 14, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '7'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (1, 4), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  _out0[0] = pkt_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12', 'immediate_operand': '6'}, {'id': 3, 'opcode': 13, 'operand0': 'pkt_last_time00', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '1'}, {'id': 4, 'opcode': 14, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '7'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
Time taken: 6.553667783737183 s
preprocessor time:
running mutation 10
directory: /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets, program name: flowlets_equivalent_10. Grammar: pred_raw. Continue?
------------------------------
Preprocessing done. Continuing
Using stateful ALU pred_raw
Using stateless ALU grammars/stateless_domino/stateless.sk
pkt_saved_hop00 = saved_hop;

lhs pkt_saved_hop00 rhs saved_hop
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop00 = saved_hop;

 is_read_flank: processing rhs_vars =  ['saved_hop']
read flank
pkt_last_time00 = last_time;

lhs pkt_last_time00 rhs last_time
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time00 = last_time;

 is_read_flank: processing rhs_vars =  ['last_time']
read flank
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

lhs pkt__br_tmp00 rhs pkt_arrival-pkt_last_time00>5&&1==1&&1==1
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;

 is_read_flank: processing rhs_vars =  ['pkt_arrival', 'pkt_last_time00']
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

lhs pkt_saved_hop01 rhs (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00)
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);

 is_read_flank: processing rhs_vars =  ['pkt__br_tmp00', 'pkt_new_hop', 'pkt_saved_hop00']
pkt_last_time01 = pkt_arrival;

lhs pkt_last_time01 rhs pkt_arrival
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_last_time01 = pkt_arrival;

 is_read_flank: processing rhs_vars =  ['pkt_arrival']
pkt_next_hop0 = pkt_saved_hop01;

lhs pkt_next_hop0 rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  pkt_next_hop0 = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
saved_hop = pkt_saved_hop01;

lhs saved_hop rhs pkt_saved_hop01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  saved_hop = pkt_saved_hop01;

 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
write flank
last_time = pkt_last_time01;

lhs last_time rhs pkt_last_time01
state_vars {'saved_hop', 'last_time'}
read/write flanks: processing line  last_time = pkt_last_time01;

 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
write flank
finding dependencies
RAW pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_last_time00 = last_time; pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
RAW pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); pkt_next_hop0 = pkt_saved_hop01;
RAW pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
RAW pkt_last_time01 = pkt_arrival; last_time = pkt_last_time01;
read_write_flanks {'saved_hop': {'read': <dependencyGraph.Statement object at 0x7f53114bebb0>, 'write': <dependencyGraph.Statement object at 0x7f531049b3d0>}, 'last_time': {'read': <dependencyGraph.Statement object at 0x7f531049b700>, 'write': <dependencyGraph.Statement object at 0x7f531049b7f0>}}
var:  saved_hop
{'read': <dependencyGraph.Statement object at 0x7f53114bebb0>, 'write': <dependencyGraph.Statement object at 0x7f531049b3d0>}
state_var  saved_hop
read_flank pkt_saved_hop00 = saved_hop
write_flank saved_hop = pkt_saved_hop01
var:  last_time
{'read': <dependencyGraph.Statement object at 0x7f531049b700>, 'write': <dependencyGraph.Statement object at 0x7f531049b7f0>}
state_var  last_time
read_flank pkt_last_time00 = last_time
write_flank last_time = pkt_last_time01
total number of nodes created:  8
SCC 0
v pkt_next_hop0 = pkt_saved_hop01 stmts len 1
pkt_next_hop0 = pkt_saved_hop01;
SCC 1
v pkt_saved_hop00 = saved_hop stmts len 1
pkt_saved_hop00 = saved_hop;
v pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) stmts len 1
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
v saved_hop = pkt_saved_hop01 stmts len 1
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
SCC 2
v pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1 stmts len 1
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
SCC 3
v pkt_last_time00 = last_time stmts len 1
pkt_last_time00 = last_time;
v last_time = pkt_last_time01 stmts len 1
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
SCC 4
v pkt_last_time01 = pkt_arrival stmts len 1
pkt_last_time01 = pkt_arrival;
SCC graph nodes
[<dependencyGraph.Codelet object at 0x7f531049ba30>, <dependencyGraph.Codelet object at 0x7f531049b9d0>, <dependencyGraph.Codelet object at 0x7f531049b040>, <dependencyGraph.Codelet object at 0x7f531049b0d0>, <dependencyGraph.Codelet object at 0x7f531049b8b0>]
pkt_next_hop0 = pkt_saved_hop01;
pkt_saved_hop00 = saved_hop;
pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00);
saved_hop = pkt_saved_hop01;
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
stateful
pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
pkt_last_time00 = last_time;
last_time = pkt_last_time01;
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
stateful
pkt_last_time01 = pkt_arrival;
SCC graph stateful nodes {<dependencyGraph.Codelet object at 0x7f531049b0d0>, <dependencyGraph.Codelet object at 0x7f531049b9d0>}
total number of nodes created:  5
state vars {'saved_hop', 'last_time'}
----calling split_SCC_graph---
 ---- split_SCC_graph ----- 
 -------------- v_outputs:  {'pkt_saved_hop01'}
pkt_saved_hop01  is write flank
everything fits within a stateful ALU. No need to do anything.
 -------------- v_outputs:  {'pkt_last_time00'}
pkt_last_time00  is read flank
everything fits within a stateful ALU. No need to do anything.
number of SCC nodes post splitting:  5
total number of nodes created:  5
TODO: call synthesizer
Output directory /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out could not be created
Synthesizer
output dir /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out
Stored read, write flank variables
{'pkt_last_time01', 'pkt_last_time00', 'pkt_saved_hop00', 'pkt_saved_hop01'}
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
-------------------------------------- stateful codelet vars :  ['last_time'] --------------***
compute_scc_graph: StatefulComponent( comp_0 ): state vars:  ['last_time']
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
-------------------------------------- stateful codelet vars :  ['saved_hop'] --------------***
compute_scc_graph: StatefulComponent( comp_1 ): state vars:  ['saved_hop']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
codelet  pkt_saved_hop00 = saved_hop pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00) saved_hop = pkt_saved_hop01  is stateful
codelet  pkt_last_time00 = last_time last_time = pkt_last_time01  is stateful
number of nodes on SCC_GRAPH:  5
number of nodes in comp_graph:  5
 * recursive_merge strategy: nodes ordered  ['pkt_next_hop0 = pkt_saved_hop01;', 'pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['pkt_next_hop0']
 node inputs:  ['pkt_saved_hop01']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_next_hop0 = pkt_saved_hop01;
     |  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
adj_inputs ['pkt_saved_hop01']
redundant outputs ['pkt_saved_hop00']
state_var ['saved_hop']
redundant outputs []
     | merged inputs:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt__br_tmp00', 'pkt_new_hop']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f531049b5b0>]
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
resultant component: 
pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
new component inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
new component outputs:  ['saved_hop']
new component state_pkt_fields:  ['pkt_saved_hop00', 'pkt_saved_hop01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_0_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 | component b:  pkt_next_hop0 = pkt_saved_hop01;
 | state_pkt_fields of component a:  ['pkt_saved_hop00', 'pkt_saved_hop01']
merge component: component is ----  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01;
 ********************** adding statements from component  pkt_next_hop0 = pkt_saved_hop01;  with *************************
[<dependencyGraph.Statement object at 0x7f531049b5b0>]
removing two old components
adj_inputs []
redundant outputs ['pkt_next_hop0', 'pkt_saved_hop00', 'pkt_saved_hop01']
state_var ['saved_hop']
		* new component :  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
		* new component inputs :  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
		* new component outputs :  ['saved_hop']
		* state_pkt_fields of new component:  ['pkt_saved_hop00', 'pkt_saved_hop01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time00 = last_time; last_time = pkt_last_time01;', 'pkt_last_time01 = pkt_arrival;']
 * recursive_merge: node ::  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 node outputs:  ['saved_hop']
 node inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 exclude_read_write_flanks: successor inputs:  set()
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
     |  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
redundant outputs []
adj_inputs []
redundant outputs []
state_var ['saved_hop']
     | merged inputs:  ['pkt_last_time00', 'saved_hop', 'pkt_arrival', 'pkt_new_hop']
		| merged state vars:  {'saved_hop'}
		| merged stateless vars:  ['pkt_last_time00', 'pkt_arrival', 'pkt_new_hop']
 	| cannot merge: too many inputs.
     | not a merge candidate.
 * recursive_merge: finished processing  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
 * recursive_merge: node ::  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 node outputs:  ['pkt__br_tmp00']
 node inputs:  ['pkt_last_time00', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  []
  - recursive_merge: looking at preds of  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
     |  pkt_last_time00 = last_time; last_time = pkt_last_time01;
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
redundant outputs []
     | merged inputs:  ['pkt_last_time01', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_last_time01', 'pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | b:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 | state_pkt_fields of component a:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;  with *************************
[<dependencyGraph.Statement object at 0x7f531049b1f0>]
adj_inputs ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
redundant outputs ['pkt_last_time00']
state_var ['last_time']
resultant component: 
pkt_last_time00 = last_time; last_time = pkt_last_time01; pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
new component inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
new component outputs:  ['last_time', 'pkt__br_tmp00']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival', 'pkt_last_time01']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 'pkt_last_time01', 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_1_stateful.sk
return code 1
failed
---------- Merge failure. ---------
   | synthesis query failed. Not merging.
   | number of nodes in comp_graph:  4
 * recursive_merge: finished processing  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 * recursive_merge: node ::  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_last_time01']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
  - recursive_merge: looking at preds of  pkt_last_time00 = last_time; last_time = pkt_last_time01;
     |  pkt_last_time01 = pkt_arrival;
redundant outputs []
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs []
state_var ['last_time']
     | merged inputs:  ['last_time', 'pkt_arrival']
		| merged state vars:  {'last_time'}
		| merged stateless vars:  ['pkt_arrival']
		| merge_candidate: Can try merging.
try_merge: trying to merge components: 
 | a:  pkt_last_time01 = pkt_arrival;
 | b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f531049b730>]
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
resultant component: 
pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
new component inputs:  ['last_time', 'pkt_arrival']
new component outputs:  ['pkt_last_time00', 'last_time']
new component state_pkt_fields:  ['pkt_last_time00', 'pkt_last_time01']
-------------- Merging... -------------
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_2_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_2_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_2_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/try_merge_query_2_stateful.sk.out
---------- Merge success. ---------
 mergeing two components...
perform_merge: merging components :
 | component a:  pkt_last_time01 = pkt_arrival;
 | component b:  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 | state_pkt_fields of component b:  ['pkt_last_time00', 'pkt_last_time01']
merge component: component is ----  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 ********************** adding statements from component  pkt_last_time01 = pkt_arrival;  with *************************
[<dependencyGraph.Statement object at 0x7f531049b730>]
removing two old components
adj_inputs ['pkt_last_time00', 'pkt_arrival']
redundant outputs ['pkt_last_time01']
state_var ['last_time']
		* new component :  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
		* new component inputs :  ['last_time', 'pkt_arrival']
		* new component outputs :  ['pkt_last_time00', 'last_time']
		* state_pkt_fields of new component:  ['pkt_last_time00', 'pkt_last_time01']
 * recursive_merge strategy: nodes ordered  ['pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;', 'pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;', 'pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;']
 * recursive_merge: node ::  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 node outputs:  ['pkt_last_time00', 'last_time']
 node inputs:  ['last_time', 'pkt_arrival']
 exclude_read_write_flanks: successor inputs:  {'pkt_last_time00', 'pkt_arrival'}
 exclude_read_write_flanks: filtered outputs (temp filtered):  ['pkt_last_time00']
 * recursive_merge: finished processing  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_last_time00 = last_time; last_time = pkt_last_time01;
 * recursive_merge: finished processing  pkt_next_hop0 = pkt_saved_hop01;
 ----------------- iteratively folding node. folding_idx =  0
trying to fold node:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
trying to fold predecessor:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
 --- cannot fold. too many stateless inputs:  ['pkt_last_time00', 'pkt_arrival', 'pkt_new_hop']
 is_read_flank: processing rhs_vars =  ['saved_hop']
 is_read_flank: processing rhs_vars =  ['pkt_saved_hop01']
 is_read_flank: processing rhs_vars =  ['last_time']
 is_read_flank: processing rhs_vars =  ['pkt_last_time01']
Principal Outputs:  {'pkt__br_tmp00'}
{'pkt__br_tmp00'}
u:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
v:  pkt_saved_hop00 = saved_hop; pkt_saved_hop01 = (1&&(pkt__br_tmp00)) ? (pkt_new_hop) : (pkt_saved_hop00); saved_hop = pkt_saved_hop01; pkt_next_hop0 = pkt_saved_hop01;
u:  pkt_last_time01 = pkt_arrival; pkt_last_time00 = last_time; last_time = pkt_last_time01;
v:  pkt__br_tmp00 = pkt_arrival-pkt_last_time00>5&&1==1&&1==1;
~~~~~~~~~~set_alu_inputs:  ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop']
 ~~~| state var:  ['saved_hop']
salu_inputs {'metadata_lo': 'pkt__br_tmp00', 'metadata_hi': 'pkt_new_hop', 'register_lo': 'saved_hop', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_1_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_1_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_1_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_1_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
>>>>>>>>>> add_new_alu: adding ALU with id  0  and component  comp_1 , type?  STATEFUL
filename_to_compname: filename =  comp_1_stateful.sk.out
['comp_1']
~~~~~~~~~~set_alu_inputs:  ['last_time', 'pkt_arrival']
 ~~~| state var:  ['last_time']
salu_inputs {'metadata_lo': 'pkt_arrival', 'metadata_hi': 0, 'register_lo': 'last_time', 'register_hi': 0}
number of outputs for  pred_raw :  2
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_0_stateful.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_0_stateful.sk.out
running sketch for stateful
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_0_stateful.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_0_stateful.sk.out
 --------- processing stateful output ---------
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
>>>>>>>>>> add_new_alu: adding ALU with id  1  and component  comp_0 , type?  STATEFUL
filename_to_compname: filename =  comp_0_stateful.sk.out
['comp_0']
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk.out
running sketch, bnd = 1
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_1.sk
return code 1
failed
sketch /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk > /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
running sketch, bnd = 2
sketch_filename /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk
return code 0
solved
output is in /home/xiangyug/ruijief/benchmarks/Domino_mutations/flowlets/flowlets_equivalent_10_out/comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
processing: output is stateless.
 --------- processing stateless output pkt__br_tmp00 --------- 
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  2  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  3  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  4  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
>>>>>>>>>> add_new_alu: adding ALU with id  5  and component  comp_5 , type?  STATELESS
filename_to_compname: filename =  comp_5_stateless_pkt__br_tmp00_bnd_2.sk.out
['comp_5']
final_output:  _out_s20
   alu output:  _out_s12
   alu output:  _out_s12_0
   alu output:  _out_s12_1
   alu output:  _out_s20
postprocessing sketch output: finding stateful dependencies
 *** find_stateful_dependencies ***
type of component in graph:  <class 'synthesis.Component'>
 *** Done find_stateful_dependencies ***
postprocessing sketch output: finding stateless dependencies in each component
 *** finding dependencies between stateless ALUs ***
 *** found stateless dependency between ALU  2  and ALU  5
 *** found stateless dependency between ALU  3  and ALU  5
 *** found stateless dependency between ALU  4  and ALU  5
 *** done finding dependencies between stateless ALUs ***
postprocessing sketch output: finding stateless dependencies between components
 *** find stateless dependencies between components *** 
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  2
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f53104d34c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 2 has output _out_s12
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
 *** found stateless dependency between ALU  1  and ALU  3
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f53104d34c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 3 has output _out_s12_0
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f53104d34c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 4 has output _out_s12_1
 *** Done finding stateless+stateful dependencies ***
------predecessor of comp  comp_5  :  comp_0
||| alus_in_a_component  comp_0 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
------successor of comp  comp_5  :  comp_1
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
-------ALU in the component of  comp_1 :  [<alus.DominoGenericSALU object at 0x7f53104d34c0>]
||| alus_in_a_component  comp_1 : self.alu_compnames is  {0: 'comp_1', 1: 'comp_0', 2: 'comp_5', 3: 'comp_5', 4: 'comp_5', 5: 'comp_5'}
Stateless ALU id 5 has output pkt__br_tmp00
 *** found dependency between stateless ALU  5  and stateful ALU  0
 *** Done finding stateless+stateful dependencies ***
postprocessing done!
----- starting ILP Gurobi -----
+---> dependencies of ALU  0 : 

+---> dependencies of ALU  1 : 
2,3,
+---> dependencies of ALU  2 : 
5,
+---> dependencies of ALU  3 : 
5,
+---> dependencies of ALU  4 : 
5,
+---> dependencies of ALU  5 : 
0,
# alus: =  6
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
Set parameter Username
Academic license - for non-commercial use only - expires 2022-10-14
ILP_Gurobi: alu_dic =  {'T0': 6}
ILP_Gurobi: Adding var  T0_A_0
ILP_Gurobi: Adding var  T0_A_1
ILP_Gurobi: Adding var  T0_A_2
ILP_Gurobi: Adding var  T0_A_3
ILP_Gurobi: Adding var  T0_A_4
ILP_Gurobi: Adding var  T0_A_5
ILP_Gurobi: alu_dep_dic:  {'T0': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)]}
Come here------------------------
Gurobi Optimizer version 9.5.0 build v9.5.0rc5 (linux64)
Thread count: 28 physical cores, 56 logical processors, using up to 28 threads
Optimize a model with 117 rows, 80 columns and 256 nonzeros
Model fingerprint: 0x4ffdd71b
Model has 72 general constraints
Variable types: 0 continuous, 80 integer (0 binary)
Coefficient statistics:
  Matrix range     [1e+00, 1e+00]
  Objective range  [1e+00, 1e+00]
  Bounds range     [0e+00, 0e+00]
  RHS range        [1e+00, 2e+01]
  GenCon rhs range [1e+00, 1e+01]
  GenCon coe range [1e+00, 1e+00]
Presolve removed 1 rows and 18 columns
Presolve time: 0.01s
Presolved: 116 rows, 62 columns, 275 nonzeros
Variable types: 0 continuous, 62 integer (55 binary)
Found heuristic solution: objective 11.0000000
Found heuristic solution: objective 7.0000000
Found heuristic solution: objective 3.0000000

Explored 0 nodes (0 simplex iterations) in 0.01 seconds (0.00 work units)
Thread count was 28 (of 56 available processors)

Solution count 3: 3 7 11 

Optimal solution found (tolerance 1.00e-04)
Best objective 3.000000000000e+00, best bound 3.000000000000e+00, gap 0.0000%
Optimal objective: 3
Following is the result we want:*****************
T0_A_0 3
T0_A_1 -0
T0_A_2 1
T0_A_3 1
T0_A_4 -0
T0_A_5 2
************************************************
Obj: 3
number of stages:  4
stage:  3.0
action:  0
num stages:  4
stage:  -0.0
action:  1
num stages:  4
stage:  1.0
action:  2
num stages:  4
stage:  1.0
action:  3
num stages:  4
stage:  -0.0
action:  4
num stages:  4
stage:  2.0
action:  5
num stages:  4
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
 > get_alu_stage: table  0 , alu_id =  0 :  3.0
alu  0  is of type  STATEFUL ; scheduled to stage  3
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
 > get_alu_stage: table  0 , alu_id =  1 :  -0.0
alu  1  is of type  STATEFUL ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
 > get_alu_stage: table  0 , alu_id =  2 :  1.0
alu  2  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
 > get_alu_stage: table  0 , alu_id =  3 :  1.0
alu  3  is of type  STATELESS ; scheduled to stage  1
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
 > get_alu_stage: table  0 , alu_id =  4 :  -0.0
alu  4  is of type  STATELESS ; scheduled to stage  0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
 > get_alu_stage: table  0 , alu_id =  5 :  2.0
alu  5  is of type  STATELESS ; scheduled to stage  2
Codegen processed ALUs:  4  ;  [(<alus.DominoALU object at 0x7f53104d3760>, 0), (<alus.DominoALU object at 0x7f53104d3730>, 1), (<alus.DominoALU object at 0x7f53104d3850>, 2), (<alus.DominoALU object at 0x7f53104d3610>, 3)]
Codegen processed SALUs:  2  ;  [(<alus.DominoGenericSALU object at 0x7f53104d34c0>, 0), (<alus.DominoGenericSALU object at 0x7f531049b6a0>, 1)]
 * gen_dependency_list: dependency between  1  and  2
 * gen_dependency_list: dependency between  1  and  3
 * gen_dependency_list: dependency between  2  and  5
 * gen_dependency_list: dependency between  3  and  5
 * gen_dependency_list: dependency between  4  and  5
 * gen_dependency_list: dependency between  5  and  0
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(state_0_0 != pkt_0)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '7'}, {'id': 3, 'opcode': 17, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 15, 'operand0': '1', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '0'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
----------------------------------------------------
{'num_pipeline_stages': 4, 'alu_dependencies': [(1, 2), (1, 3), (2, 5), (3, 5), (4, 5), (5, 0)], 'stateful_alus': [{'inputs': ['saved_hop', 'pkt__br_tmp00', 'pkt_new_hop'], 'outputs': ['saved_hop'], 'id': 0, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_1_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(0 < pkt_0)/*comp_1_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_1;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0;\n']}, {'inputs': ['last_time', 'pkt_arrival'], 'outputs': ['pkt_last_time00', 'last_time'], 'id': 1, 'body': ['void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_0_..ateful.sk:131*/\n', '{\n', '  _out0 = ((int[2])0);\n', '  int state_0 = state_0_0;\n', '  if(state_0_0 != pkt_0)/*comp_0_..ateful.sk:133*/\n', '  {\n', '    state_0 = pkt_0;\n', '  }\n', '  _out0[0] = state_0;\n', '  _out0[1] = state_0_0;\n']}], 'stateless_alus': [{'id': 2, 'opcode': 3, 'operand0': 'pkt_arrival', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_last_time00', 'result': '_out_s12', 'immediate_operand': '7'}, {'id': 3, 'opcode': 17, 'operand0': '1', 'operand1': 'pkt_last_time00', 'operand2': 'pkt_arrival', 'result': '_out_s12_0', 'immediate_operand': '6'}, {'id': 4, 'opcode': 15, 'operand0': '1', 'operand1': 'pkt_arrival', 'operand2': 'pkt_arrival', 'result': '_out_s12_1', 'immediate_operand': '0'}, {'id': 5, 'opcode': 11, 'operand0': '_out_s12', 'operand1': '_out_s12_0', 'operand2': '_out_s12_1', 'result': 'pkt__br_tmp00', 'immediate_operand': '6'}]}
Time taken: 5.998881578445435 s
preprocessor time:
