INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.srcs/sources_1/new/adder8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/adder_8bit/adder_8bit/adder_8bit.srcs/sim_1/new/adder8_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder8_tb
