
ubuntu-preinstalled/dpkg-deb:     file format elf32-littlearm


Disassembly of section .init:

00002304 <.init>:
    2304:	push	{r3, lr}
    2308:	bl	2b94 <fchmod@plt+0x148>
    230c:	pop	{r3, pc}

Disassembly of section .plt:

00002310 <calloc@plt-0x14>:
    2310:	push	{lr}		; (str lr, [sp, #-4]!)
    2314:	ldr	lr, [pc, #4]	; 2320 <calloc@plt-0x4>
    2318:	add	lr, pc, lr
    231c:	ldr	pc, [lr, #8]!
    2320:	andeq	r6, r2, ip, ror #19

00002324 <calloc@plt>:
    2324:	add	ip, pc, #0, 12
    2328:	add	ip, ip, #155648	; 0x26000
    232c:	ldr	pc, [ip, #2540]!	; 0x9ec

00002330 <ZSTD_CStreamInSize@plt>:
    2330:	add	ip, pc, #0, 12
    2334:	add	ip, ip, #155648	; 0x26000
    2338:	ldr	pc, [ip, #2532]!	; 0x9e4

0000233c <raise@plt>:
    233c:	add	ip, pc, #0, 12
    2340:	add	ip, ip, #155648	; 0x26000
    2344:	ldr	pc, [ip, #2524]!	; 0x9dc

00002348 <ZSTD_compressStream@plt>:
    2348:	add	ip, pc, #0, 12
    234c:	add	ip, ip, #155648	; 0x26000
    2350:	ldr	pc, [ip, #2516]!	; 0x9d4

00002354 <gzclose@plt>:
    2354:	add	ip, pc, #0, 12
    2358:	add	ip, ip, #155648	; 0x26000
    235c:	ldr	pc, [ip, #2508]!	; 0x9cc

00002360 <fsync@plt>:
    2360:	add	ip, pc, #0, 12
    2364:	add	ip, ip, #155648	; 0x26000
    2368:	ldr	pc, [ip, #2500]!	; 0x9c4

0000236c <ZSTD_createDStream@plt>:
    236c:	add	ip, pc, #0, 12
    2370:	add	ip, ip, #155648	; 0x26000
    2374:	ldr	pc, [ip, #2492]!	; 0x9bc

00002378 <strcmp@plt>:
    2378:			; <UNDEFINED> instruction: 0xe7fd4778
    237c:	add	ip, pc, #0, 12
    2380:	add	ip, ip, #155648	; 0x26000
    2384:	ldr	pc, [ip, #2480]!	; 0x9b0

00002388 <__cxa_finalize@plt>:
    2388:	add	ip, pc, #0, 12
    238c:	add	ip, ip, #155648	; 0x26000
    2390:	ldr	pc, [ip, #2472]!	; 0x9a8

00002394 <strtol@plt>:
    2394:	add	ip, pc, #0, 12
    2398:	add	ip, ip, #155648	; 0x26000
    239c:	ldr	pc, [ip, #2464]!	; 0x9a0

000023a0 <strcspn@plt>:
    23a0:	add	ip, pc, #0, 12
    23a4:	add	ip, ip, #155648	; 0x26000
    23a8:	ldr	pc, [ip, #2456]!	; 0x998

000023ac <lzma_code@plt>:
    23ac:	add	ip, pc, #0, 12
    23b0:	add	ip, ip, #155648	; 0x26000
    23b4:	ldr	pc, [ip, #2448]!	; 0x990

000023b8 <__isoc99_fscanf@plt>:
    23b8:	add	ip, pc, #0, 12
    23bc:	add	ip, ip, #155648	; 0x26000
    23c0:	ldr	pc, [ip, #2440]!	; 0x988

000023c4 <read@plt>:
    23c4:	add	ip, pc, #0, 12
    23c8:	add	ip, ip, #155648	; 0x26000
    23cc:	ldr	pc, [ip, #2432]!	; 0x980

000023d0 <fflush@plt>:
    23d0:	add	ip, pc, #0, 12
    23d4:	add	ip, ip, #155648	; 0x26000
    23d8:	ldr	pc, [ip, #2424]!	; 0x978

000023dc <ZSTD_isError@plt>:
    23dc:	add	ip, pc, #0, 12
    23e0:	add	ip, ip, #155648	; 0x26000
    23e4:	ldr	pc, [ip, #2416]!	; 0x970

000023e8 <_setjmp@plt>:
    23e8:	add	ip, pc, #0, 12
    23ec:	add	ip, ip, #155648	; 0x26000
    23f0:	ldr	pc, [ip, #2408]!	; 0x968

000023f4 <strchrnul@plt>:
    23f4:	add	ip, pc, #0, 12
    23f8:	add	ip, ip, #155648	; 0x26000
    23fc:	ldr	pc, [ip, #2400]!	; 0x960

00002400 <free@plt>:
    2400:			; <UNDEFINED> instruction: 0xe7fd4778
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #155648	; 0x26000
    240c:	ldr	pc, [ip, #2388]!	; 0x954

00002410 <ZSTD_initCStream@plt>:
    2410:	add	ip, pc, #0, 12
    2414:	add	ip, ip, #155648	; 0x26000
    2418:	ldr	pc, [ip, #2380]!	; 0x94c

0000241c <fgets@plt>:
    241c:	add	ip, pc, #0, 12
    2420:	add	ip, ip, #155648	; 0x26000
    2424:	ldr	pc, [ip, #2372]!	; 0x944

00002428 <ferror@plt>:
    2428:	add	ip, pc, #0, 12
    242c:	add	ip, ip, #155648	; 0x26000
    2430:	ldr	pc, [ip, #2364]!	; 0x93c

00002434 <strndup@plt>:
    2434:	add	ip, pc, #0, 12
    2438:	add	ip, ip, #155648	; 0x26000
    243c:	ldr	pc, [ip, #2356]!	; 0x934

00002440 <__vsnprintf_chk@plt>:
    2440:	add	ip, pc, #0, 12
    2444:	add	ip, ip, #155648	; 0x26000
    2448:	ldr	pc, [ip, #2348]!	; 0x92c

0000244c <memcpy@plt>:
    244c:			; <UNDEFINED> instruction: 0xe7fd4778
    2450:	add	ip, pc, #0, 12
    2454:	add	ip, ip, #155648	; 0x26000
    2458:	ldr	pc, [ip, #2336]!	; 0x920

0000245c <execvp@plt>:
    245c:	add	ip, pc, #0, 12
    2460:	add	ip, ip, #155648	; 0x26000
    2464:	ldr	pc, [ip, #2328]!	; 0x918

00002468 <execlp@plt>:
    2468:	add	ip, pc, #0, 12
    246c:	add	ip, ip, #155648	; 0x26000
    2470:	ldr	pc, [ip, #2320]!	; 0x910

00002474 <gzdopen@plt>:
    2474:	add	ip, pc, #0, 12
    2478:	add	ip, ip, #155648	; 0x26000
    247c:	ldr	pc, [ip, #2312]!	; 0x908

00002480 <time@plt>:
    2480:	add	ip, pc, #0, 12
    2484:	add	ip, ip, #155648	; 0x26000
    2488:	ldr	pc, [ip, #2304]!	; 0x900

0000248c <rmdir@plt>:
    248c:	add	ip, pc, #0, 12
    2490:	add	ip, ip, #155648	; 0x26000
    2494:	ldr	pc, [ip, #2296]!	; 0x8f8

00002498 <lzma_stream_encoder_mt_memusage@plt>:
    2498:	add	ip, pc, #0, 12
    249c:	add	ip, ip, #155648	; 0x26000
    24a0:	ldr	pc, [ip, #2288]!	; 0x8f0

000024a4 <memcmp@plt>:
    24a4:	add	ip, pc, #0, 12
    24a8:	add	ip, ip, #155648	; 0x26000
    24ac:	ldr	pc, [ip, #2280]!	; 0x8e8

000024b0 <_obstack_newchunk@plt>:
    24b0:	add	ip, pc, #0, 12
    24b4:	add	ip, ip, #155648	; 0x26000
    24b8:	ldr	pc, [ip, #2272]!	; 0x8e0

000024bc <dcgettext@plt>:
    24bc:			; <UNDEFINED> instruction: 0xe7fd4778
    24c0:	add	ip, pc, #0, 12
    24c4:	add	ip, ip, #155648	; 0x26000
    24c8:	ldr	pc, [ip, #2260]!	; 0x8d4

000024cc <strdup@plt>:
    24cc:	add	ip, pc, #0, 12
    24d0:	add	ip, ip, #155648	; 0x26000
    24d4:	ldr	pc, [ip, #2252]!	; 0x8cc

000024d8 <__stack_chk_fail@plt>:
    24d8:	add	ip, pc, #0, 12
    24dc:	add	ip, ip, #155648	; 0x26000
    24e0:	ldr	pc, [ip, #2244]!	; 0x8c4

000024e4 <obstack_free@plt>:
    24e4:	add	ip, pc, #0, 12
    24e8:	add	ip, ip, #155648	; 0x26000
    24ec:	ldr	pc, [ip, #2236]!	; 0x8bc

000024f0 <_obstack_begin@plt>:
    24f0:	add	ip, pc, #0, 12
    24f4:	add	ip, ip, #155648	; 0x26000
    24f8:	ldr	pc, [ip, #2228]!	; 0x8b4

000024fc <unlink@plt>:
    24fc:			; <UNDEFINED> instruction: 0xe7fd4778
    2500:	add	ip, pc, #0, 12
    2504:	add	ip, ip, #155648	; 0x26000
    2508:	ldr	pc, [ip, #2216]!	; 0x8a8

0000250c <BZ2_bzerror@plt>:
    250c:	add	ip, pc, #0, 12
    2510:	add	ip, ip, #155648	; 0x26000
    2514:	ldr	pc, [ip, #2208]!	; 0x8a0

00002518 <dup2@plt>:
    2518:	add	ip, pc, #0, 12
    251c:	add	ip, ip, #155648	; 0x26000
    2520:	ldr	pc, [ip, #2200]!	; 0x898

00002524 <realloc@plt>:
    2524:	add	ip, pc, #0, 12
    2528:	add	ip, ip, #155648	; 0x26000
    252c:	ldr	pc, [ip, #2192]!	; 0x890

00002530 <dup@plt>:
    2530:	add	ip, pc, #0, 12
    2534:	add	ip, ip, #155648	; 0x26000
    2538:	ldr	pc, [ip, #2184]!	; 0x888

0000253c <zError@plt>:
    253c:	add	ip, pc, #0, 12
    2540:	add	ip, ip, #155648	; 0x26000
    2544:	ldr	pc, [ip, #2176]!	; 0x880

00002548 <textdomain@plt>:
    2548:			; <UNDEFINED> instruction: 0xe7fd4778
    254c:	add	ip, pc, #0, 12
    2550:	add	ip, ip, #155648	; 0x26000
    2554:	ldr	pc, [ip, #2164]!	; 0x874

00002558 <chdir@plt>:
    2558:	add	ip, pc, #0, 12
    255c:	add	ip, ip, #155648	; 0x26000
    2560:	ldr	pc, [ip, #2156]!	; 0x86c

00002564 <strcasecmp@plt>:
    2564:	add	ip, pc, #0, 12
    2568:	add	ip, ip, #155648	; 0x26000
    256c:	ldr	pc, [ip, #2148]!	; 0x864

00002570 <strsignal@plt>:
    2570:	add	ip, pc, #0, 12
    2574:	add	ip, ip, #155648	; 0x26000
    2578:	ldr	pc, [ip, #2140]!	; 0x85c

0000257c <__fxstat64@plt>:
    257c:	add	ip, pc, #0, 12
    2580:	add	ip, ip, #155648	; 0x26000
    2584:	ldr	pc, [ip, #2132]!	; 0x854

00002588 <sigaction@plt>:
    2588:	add	ip, pc, #0, 12
    258c:	add	ip, ip, #155648	; 0x26000
    2590:	ldr	pc, [ip, #2124]!	; 0x84c

00002594 <ioctl@plt>:
    2594:	add	ip, pc, #0, 12
    2598:	add	ip, ip, #155648	; 0x26000
    259c:	ldr	pc, [ip, #2116]!	; 0x844

000025a0 <lseek64@plt>:
    25a0:	add	ip, pc, #0, 12
    25a4:	add	ip, ip, #155648	; 0x26000
    25a8:	ldr	pc, [ip, #2108]!	; 0x83c

000025ac <waitpid@plt>:
    25ac:	add	ip, pc, #0, 12
    25b0:	add	ip, ip, #155648	; 0x26000
    25b4:	ldr	pc, [ip, #2100]!	; 0x834

000025b8 <strcpy@plt>:
    25b8:	add	ip, pc, #0, 12
    25bc:	add	ip, ip, #155648	; 0x26000
    25c0:	ldr	pc, [ip, #2092]!	; 0x82c

000025c4 <creat64@plt>:
    25c4:	add	ip, pc, #0, 12
    25c8:	add	ip, ip, #155648	; 0x26000
    25cc:	ldr	pc, [ip, #2084]!	; 0x824

000025d0 <ZSTD_DStreamOutSize@plt>:
    25d0:	add	ip, pc, #0, 12
    25d4:	add	ip, ip, #155648	; 0x26000
    25d8:	ldr	pc, [ip, #2076]!	; 0x81c

000025dc <ZSTD_freeCStream@plt>:
    25dc:	add	ip, pc, #0, 12
    25e0:	add	ip, ip, #155648	; 0x26000
    25e4:	ldr	pc, [ip, #2068]!	; 0x814

000025e8 <opendir@plt>:
    25e8:	add	ip, pc, #0, 12
    25ec:	add	ip, ip, #155648	; 0x26000
    25f0:	ldr	pc, [ip, #2060]!	; 0x80c

000025f4 <fnmatch@plt>:
    25f4:	add	ip, pc, #0, 12
    25f8:	add	ip, ip, #155648	; 0x26000
    25fc:	ldr	pc, [ip, #2052]!	; 0x804

00002600 <open64@plt>:
    2600:	add	ip, pc, #0, 12
    2604:	add	ip, ip, #155648	; 0x26000
    2608:	ldr	pc, [ip, #2044]!	; 0x7fc

0000260c <__asprintf_chk@plt>:
    260c:	add	ip, pc, #0, 12
    2610:	add	ip, ip, #155648	; 0x26000
    2614:	ldr	pc, [ip, #2036]!	; 0x7f4

00002618 <getenv@plt>:
    2618:	add	ip, pc, #0, 12
    261c:	add	ip, ip, #155648	; 0x26000
    2620:	ldr	pc, [ip, #2028]!	; 0x7ec

00002624 <mkstemp64@plt>:
    2624:	add	ip, pc, #0, 12
    2628:	add	ip, ip, #155648	; 0x26000
    262c:	ldr	pc, [ip, #2020]!	; 0x7e4

00002630 <puts@plt>:
    2630:	add	ip, pc, #0, 12
    2634:	add	ip, ip, #155648	; 0x26000
    2638:	ldr	pc, [ip, #2012]!	; 0x7dc

0000263c <malloc@plt>:
    263c:	add	ip, pc, #0, 12
    2640:	add	ip, ip, #155648	; 0x26000
    2644:	ldr	pc, [ip, #2004]!	; 0x7d4

00002648 <__libc_start_main@plt>:
    2648:	add	ip, pc, #0, 12
    264c:	add	ip, ip, #155648	; 0x26000
    2650:	ldr	pc, [ip, #1996]!	; 0x7cc

00002654 <strerror@plt>:
    2654:	add	ip, pc, #0, 12
    2658:	add	ip, ip, #155648	; 0x26000
    265c:	ldr	pc, [ip, #1988]!	; 0x7c4

00002660 <__vfprintf_chk@plt>:
    2660:	add	ip, pc, #0, 12
    2664:	add	ip, ip, #155648	; 0x26000
    2668:	ldr	pc, [ip, #1980]!	; 0x7bc

0000266c <gzread@plt>:
    266c:	add	ip, pc, #0, 12
    2670:	add	ip, ip, #155648	; 0x26000
    2674:	ldr	pc, [ip, #1972]!	; 0x7b4

00002678 <__gmon_start__@plt>:
    2678:	add	ip, pc, #0, 12
    267c:	add	ip, ip, #155648	; 0x26000
    2680:	ldr	pc, [ip, #1964]!	; 0x7ac

00002684 <ZSTD_getErrorName@plt>:
    2684:	add	ip, pc, #0, 12
    2688:	add	ip, ip, #155648	; 0x26000
    268c:	ldr	pc, [ip, #1956]!	; 0x7a4

00002690 <rename@plt>:
    2690:	add	ip, pc, #0, 12
    2694:	add	ip, ip, #155648	; 0x26000
    2698:	ldr	pc, [ip, #1948]!	; 0x79c

0000269c <getpid@plt>:
    269c:	add	ip, pc, #0, 12
    26a0:	add	ip, ip, #155648	; 0x26000
    26a4:	ldr	pc, [ip, #1940]!	; 0x794

000026a8 <exit@plt>:
    26a8:	add	ip, pc, #0, 12
    26ac:	add	ip, ip, #155648	; 0x26000
    26b0:	ldr	pc, [ip, #1932]!	; 0x78c

000026b4 <strlen@plt>:
    26b4:	add	ip, pc, #0, 12
    26b8:	add	ip, ip, #155648	; 0x26000
    26bc:	ldr	pc, [ip, #1924]!	; 0x784

000026c0 <ZSTD_initDStream@plt>:
    26c0:	add	ip, pc, #0, 12
    26c4:	add	ip, ip, #155648	; 0x26000
    26c8:	ldr	pc, [ip, #1916]!	; 0x77c

000026cc <strchr@plt>:
    26cc:	add	ip, pc, #0, 12
    26d0:	add	ip, ip, #155648	; 0x26000
    26d4:	ldr	pc, [ip, #1908]!	; 0x774

000026d8 <BZ2_bzWriteClose@plt>:
    26d8:	add	ip, pc, #0, 12
    26dc:	add	ip, ip, #155648	; 0x26000
    26e0:	ldr	pc, [ip, #1900]!	; 0x76c

000026e4 <setenv@plt>:
    26e4:	add	ip, pc, #0, 12
    26e8:	add	ip, ip, #155648	; 0x26000
    26ec:	ldr	pc, [ip, #1892]!	; 0x764

000026f0 <lzma_stream_decoder@plt>:
    26f0:	add	ip, pc, #0, 12
    26f4:	add	ip, ip, #155648	; 0x26000
    26f8:	ldr	pc, [ip, #1884]!	; 0x75c

000026fc <lzma_alone_decoder@plt>:
    26fc:	add	ip, pc, #0, 12
    2700:	add	ip, ip, #155648	; 0x26000
    2704:	ldr	pc, [ip, #1876]!	; 0x754

00002708 <lzma_end@plt>:
    2708:			; <UNDEFINED> instruction: 0xe7fd4778
    270c:	add	ip, pc, #0, 12
    2710:	add	ip, ip, #155648	; 0x26000
    2714:	ldr	pc, [ip, #1864]!	; 0x748

00002718 <chown@plt>:
    2718:	add	ip, pc, #0, 12
    271c:	add	ip, ip, #155648	; 0x26000
    2720:	ldr	pc, [ip, #1856]!	; 0x740

00002724 <__errno_location@plt>:
    2724:	add	ip, pc, #0, 12
    2728:	add	ip, ip, #155648	; 0x26000
    272c:	ldr	pc, [ip, #1848]!	; 0x738

00002730 <strncasecmp@plt>:
    2730:	add	ip, pc, #0, 12
    2734:	add	ip, ip, #155648	; 0x26000
    2738:	ldr	pc, [ip, #1840]!	; 0x730

0000273c <__sprintf_chk@plt>:
    273c:	add	ip, pc, #0, 12
    2740:	add	ip, ip, #155648	; 0x26000
    2744:	ldr	pc, [ip, #1832]!	; 0x728

00002748 <__isoc99_sscanf@plt>:
    2748:	add	ip, pc, #0, 12
    274c:	add	ip, ip, #155648	; 0x26000
    2750:	ldr	pc, [ip, #1824]!	; 0x720

00002754 <__vasprintf_chk@plt>:
    2754:	add	ip, pc, #0, 12
    2758:	add	ip, ip, #155648	; 0x26000
    275c:	ldr	pc, [ip, #1816]!	; 0x718

00002760 <mkdir@plt>:
    2760:	add	ip, pc, #0, 12
    2764:	add	ip, ip, #155648	; 0x26000
    2768:	ldr	pc, [ip, #1808]!	; 0x710

0000276c <gzerror@plt>:
    276c:	add	ip, pc, #0, 12
    2770:	add	ip, ip, #155648	; 0x26000
    2774:	ldr	pc, [ip, #1800]!	; 0x708

00002778 <setvbuf@plt>:
    2778:			; <UNDEFINED> instruction: 0xe7fd4778
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #155648	; 0x26000
    2784:	ldr	pc, [ip, #1788]!	; 0x6fc

00002788 <memset@plt>:
    2788:			; <UNDEFINED> instruction: 0xe7fd4778
    278c:	add	ip, pc, #0, 12
    2790:	add	ip, ip, #155648	; 0x26000
    2794:	ldr	pc, [ip, #1776]!	; 0x6f0

00002798 <ZSTD_CStreamOutSize@plt>:
    2798:	add	ip, pc, #0, 12
    279c:	add	ip, ip, #155648	; 0x26000
    27a0:	ldr	pc, [ip, #1768]!	; 0x6e8

000027a4 <__printf_chk@plt>:
    27a4:			; <UNDEFINED> instruction: 0xe7fd4778
    27a8:	add	ip, pc, #0, 12
    27ac:	add	ip, ip, #155648	; 0x26000
    27b0:	ldr	pc, [ip, #1756]!	; 0x6dc

000027b4 <link@plt>:
    27b4:	add	ip, pc, #0, 12
    27b8:	add	ip, ip, #155648	; 0x26000
    27bc:	ldr	pc, [ip, #1748]!	; 0x6d4

000027c0 <write@plt>:
    27c0:	add	ip, pc, #0, 12
    27c4:	add	ip, ip, #155648	; 0x26000
    27c8:	ldr	pc, [ip, #1740]!	; 0x6cc

000027cc <fileno@plt>:
    27cc:	add	ip, pc, #0, 12
    27d0:	add	ip, ip, #155648	; 0x26000
    27d4:	ldr	pc, [ip, #1732]!	; 0x6c4

000027d8 <gzwrite@plt>:
    27d8:	add	ip, pc, #0, 12
    27dc:	add	ip, ip, #155648	; 0x26000
    27e0:	ldr	pc, [ip, #1724]!	; 0x6bc

000027e4 <__fprintf_chk@plt>:
    27e4:	add	ip, pc, #0, 12
    27e8:	add	ip, ip, #155648	; 0x26000
    27ec:	ldr	pc, [ip, #1716]!	; 0x6b4

000027f0 <memchr@plt>:
    27f0:	add	ip, pc, #0, 12
    27f4:	add	ip, ip, #155648	; 0x26000
    27f8:	ldr	pc, [ip, #1708]!	; 0x6ac

000027fc <access@plt>:
    27fc:	add	ip, pc, #0, 12
    2800:	add	ip, ip, #155648	; 0x26000
    2804:	ldr	pc, [ip, #1700]!	; 0x6a4

00002808 <fclose@plt>:
    2808:			; <UNDEFINED> instruction: 0xe7fd4778
    280c:	add	ip, pc, #0, 12
    2810:	add	ip, ip, #155648	; 0x26000
    2814:	ldr	pc, [ip, #1688]!	; 0x698

00002818 <pipe@plt>:
    2818:	add	ip, pc, #0, 12
    281c:	add	ip, ip, #155648	; 0x26000
    2820:	ldr	pc, [ip, #1680]!	; 0x690

00002824 <lzma_stream_encoder_mt@plt>:
    2824:	add	ip, pc, #0, 12
    2828:	add	ip, ip, #155648	; 0x26000
    282c:	ldr	pc, [ip, #1672]!	; 0x688

00002830 <lzma_alone_encoder@plt>:
    2830:	add	ip, pc, #0, 12
    2834:	add	ip, ip, #155648	; 0x26000
    2838:	ldr	pc, [ip, #1664]!	; 0x680

0000283c <__longjmp_chk@plt>:
    283c:	add	ip, pc, #0, 12
    2840:	add	ip, ip, #155648	; 0x26000
    2844:	ldr	pc, [ip, #1656]!	; 0x678

00002848 <ZSTD_decompressStream@plt>:
    2848:	add	ip, pc, #0, 12
    284c:	add	ip, ip, #155648	; 0x26000
    2850:	ldr	pc, [ip, #1648]!	; 0x670

00002854 <fcntl64@plt>:
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #155648	; 0x26000
    285c:	ldr	pc, [ip, #1640]!	; 0x668

00002860 <setlocale@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #155648	; 0x26000
    2868:	ldr	pc, [ip, #1632]!	; 0x660

0000286c <sigemptyset@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #155648	; 0x26000
    2874:	ldr	pc, [ip, #1624]!	; 0x658

00002878 <BZ2_bzdopen@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #155648	; 0x26000
    2880:	ldr	pc, [ip, #1616]!	; 0x650

00002884 <fork@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #155648	; 0x26000
    288c:	ldr	pc, [ip, #1608]!	; 0x648

00002890 <strrchr@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #155648	; 0x26000
    2898:	ldr	pc, [ip, #1600]!	; 0x640

0000289c <statfs64@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #155648	; 0x26000
    28a4:	ldr	pc, [ip, #1592]!	; 0x638

000028a8 <lzma_cputhreads@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #155648	; 0x26000
    28b0:	ldr	pc, [ip, #1584]!	; 0x630

000028b4 <readdir64@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #155648	; 0x26000
    28bc:	ldr	pc, [ip, #1576]!	; 0x628

000028c0 <ZSTD_endStream@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #155648	; 0x26000
    28c8:	ldr	pc, [ip, #1568]!	; 0x620

000028cc <mkdtemp@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #155648	; 0x26000
    28d4:	ldr	pc, [ip, #1560]!	; 0x618

000028d8 <lzma_physmem@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #155648	; 0x26000
    28e0:	ldr	pc, [ip, #1552]!	; 0x610

000028e4 <putc@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #155648	; 0x26000
    28ec:	ldr	pc, [ip, #1544]!	; 0x608

000028f0 <dirfd@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #155648	; 0x26000
    28f8:	ldr	pc, [ip, #1536]!	; 0x600

000028fc <ZSTD_DStreamInSize@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #155648	; 0x26000
    2904:	ldr	pc, [ip, #1528]!	; 0x5f8

00002908 <fopen64@plt>:
    2908:	add	ip, pc, #0, 12
    290c:	add	ip, ip, #155648	; 0x26000
    2910:	ldr	pc, [ip, #1520]!	; 0x5f0

00002914 <qsort@plt>:
    2914:			; <UNDEFINED> instruction: 0xe7fd4778
    2918:	add	ip, pc, #0, 12
    291c:	add	ip, ip, #155648	; 0x26000
    2920:	ldr	pc, [ip, #1508]!	; 0x5e4

00002924 <BZ2_bzread@plt>:
    2924:	add	ip, pc, #0, 12
    2928:	add	ip, ip, #155648	; 0x26000
    292c:	ldr	pc, [ip, #1500]!	; 0x5dc

00002930 <strpbrk@plt>:
    2930:	add	ip, pc, #0, 12
    2934:	add	ip, ip, #155648	; 0x26000
    2938:	ldr	pc, [ip, #1492]!	; 0x5d4

0000293c <BZ2_bzwrite@plt>:
    293c:	add	ip, pc, #0, 12
    2940:	add	ip, ip, #155648	; 0x26000
    2944:	ldr	pc, [ip, #1484]!	; 0x5cc

00002948 <bindtextdomain@plt>:
    2948:	add	ip, pc, #0, 12
    294c:	add	ip, ip, #155648	; 0x26000
    2950:	ldr	pc, [ip, #1476]!	; 0x5c4

00002954 <ZSTD_createCStream@plt>:
    2954:	add	ip, pc, #0, 12
    2958:	add	ip, ip, #155648	; 0x26000
    295c:	ldr	pc, [ip, #1468]!	; 0x5bc

00002960 <umask@plt>:
    2960:			; <UNDEFINED> instruction: 0xe7fd4778
    2964:	add	ip, pc, #0, 12
    2968:	add	ip, ip, #155648	; 0x26000
    296c:	ldr	pc, [ip, #1456]!	; 0x5b0

00002970 <chmod@plt>:
    2970:	add	ip, pc, #0, 12
    2974:	add	ip, ip, #155648	; 0x26000
    2978:	ldr	pc, [ip, #1448]!	; 0x5a8

0000297c <scandir64@plt>:
    297c:	add	ip, pc, #0, 12
    2980:	add	ip, ip, #155648	; 0x26000
    2984:	ldr	pc, [ip, #1440]!	; 0x5a0

00002988 <ZSTD_freeDStream@plt>:
    2988:	add	ip, pc, #0, 12
    298c:	add	ip, ip, #155648	; 0x26000
    2990:	ldr	pc, [ip, #1432]!	; 0x598

00002994 <__xstat64@plt>:
    2994:			; <UNDEFINED> instruction: 0xe7fd4778
    2998:	add	ip, pc, #0, 12
    299c:	add	ip, ip, #155648	; 0x26000
    29a0:	ldr	pc, [ip, #1420]!	; 0x58c

000029a4 <isatty@plt>:
    29a4:	add	ip, pc, #0, 12
    29a8:	add	ip, ip, #155648	; 0x26000
    29ac:	ldr	pc, [ip, #1412]!	; 0x584

000029b0 <lzma_lzma_preset@plt>:
    29b0:	add	ip, pc, #0, 12
    29b4:	add	ip, ip, #155648	; 0x26000
    29b8:	ldr	pc, [ip, #1404]!	; 0x57c

000029bc <unsetenv@plt>:
    29bc:	add	ip, pc, #0, 12
    29c0:	add	ip, ip, #155648	; 0x26000
    29c4:	ldr	pc, [ip, #1396]!	; 0x574

000029c8 <fputs@plt>:
    29c8:	add	ip, pc, #0, 12
    29cc:	add	ip, ip, #155648	; 0x26000
    29d0:	ldr	pc, [ip, #1388]!	; 0x56c

000029d4 <strncmp@plt>:
    29d4:	add	ip, pc, #0, 12
    29d8:	add	ip, ip, #155648	; 0x26000
    29dc:	ldr	pc, [ip, #1380]!	; 0x564

000029e0 <abort@plt>:
    29e0:	add	ip, pc, #0, 12
    29e4:	add	ip, ip, #155648	; 0x26000
    29e8:	ldr	pc, [ip, #1372]!	; 0x55c

000029ec <getc@plt>:
    29ec:	add	ip, pc, #0, 12
    29f0:	add	ip, ip, #155648	; 0x26000
    29f4:	ldr	pc, [ip, #1364]!	; 0x554

000029f8 <close@plt>:
    29f8:			; <UNDEFINED> instruction: 0xe7fd4778
    29fc:	add	ip, pc, #0, 12
    2a00:	add	ip, ip, #155648	; 0x26000
    2a04:	ldr	pc, [ip, #1352]!	; 0x548

00002a08 <__lxstat64@plt>:
    2a08:			; <UNDEFINED> instruction: 0xe7fd4778
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #155648	; 0x26000
    2a14:	ldr	pc, [ip, #1340]!	; 0x53c

00002a18 <dcngettext@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #155648	; 0x26000
    2a20:	ldr	pc, [ip, #1332]!	; 0x534

00002a24 <closedir@plt>:
    2a24:			; <UNDEFINED> instruction: 0xe7fd4778
    2a28:	add	ip, pc, #0, 12
    2a2c:	add	ip, ip, #155648	; 0x26000
    2a30:	ldr	pc, [ip, #1320]!	; 0x528

00002a34 <__snprintf_chk@plt>:
    2a34:	add	ip, pc, #0, 12
    2a38:	add	ip, ip, #155648	; 0x26000
    2a3c:	ldr	pc, [ip, #1312]!	; 0x520

00002a40 <strspn@plt>:
    2a40:	add	ip, pc, #0, 12
    2a44:	add	ip, ip, #155648	; 0x26000
    2a48:	ldr	pc, [ip, #1304]!	; 0x518

00002a4c <fchmod@plt>:
    2a4c:	add	ip, pc, #0, 12
    2a50:	add	ip, ip, #155648	; 0x26000
    2a54:	ldr	pc, [ip, #1296]!	; 0x510

Disassembly of section .text:

00002a58 <.text>:
    2a58:	blmi	c1531c <fchmod@plt+0xc128d0>
    2a5c:	ldmdami	r0!, {r1, r3, r4, r5, r6, sl, lr}
    2a60:	addlt	fp, r7, r0, lsr r5
    2a64:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    2a68:	movwls	r6, #22555	; 0x581b
    2a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2a70:			; <UNDEFINED> instruction: 0xf0069101
    2a74:	stmdami	fp!, {r0, r1, r2, sl, fp, ip, sp, lr, pc}
    2a78:			; <UNDEFINED> instruction: 0xf0094478
    2a7c:	bmi	ac2a60 <fchmod@plt+0xac0014>
    2a80:	stmdage	r1, {r1, r3, r5, r8, fp, lr}
    2a84:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    2a88:			; <UNDEFINED> instruction: 0xffdcf006
    2a8c:	bmi	a55734 <fchmod@plt+0xa52ce8>
    2a90:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a94:	stmdacs	r0, {r3, r5, fp, sp, lr}
    2a98:	stcmi	0, cr13, [r7], #-212	; 0xffffff2c
    2a9c:	ldrbtmi	sl, [ip], #-2306	; 0xfffff6fe
    2aa0:			; <UNDEFINED> instruction: 0xf0044620
    2aa4:	teqlt	r0, #45824	; 0xb300	; <UNPREDICTABLE>
    2aa8:			; <UNDEFINED> instruction: 0xb1236963
    2aac:	blcs	15cb40 <fchmod@plt+0x15a0f4>
    2ab0:	blcs	b6abc <fchmod@plt+0xb4070>
    2ab4:	stmdavs	fp!, {r0, r4, fp, ip, lr, pc}
    2ab8:	bvs	6e8ac4 <fchmod@plt+0x6e6078>
    2abc:			; <UNDEFINED> instruction: 0x46044798
    2ac0:			; <UNDEFINED> instruction: 0xffeaf009
    2ac4:	blmi	555340 <fchmod@plt+0x5528f4>
    2ac8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2acc:	blls	15cb3c <fchmod@plt+0x15a0f0>
    2ad0:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    2ad4:	andlt	r4, r7, r0, lsr #12
    2ad8:	ldmdbmi	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
    2adc:	andcs	r2, r0, r5, lsl #4
    2ae0:			; <UNDEFINED> instruction: 0xf7ff4479
    2ae4:	strmi	lr, [r5], -lr, ror #25
    2ae8:			; <UNDEFINED> instruction: 0xf0046820
    2aec:			; <UNDEFINED> instruction: 0x4601fbf5
    2af0:			; <UNDEFINED> instruction: 0xf0064628
    2af4:	ldmdbmi	r3, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2af8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2afc:	stcl	7, cr15, [r0], #1020	; 0x3fc
    2b00:			; <UNDEFINED> instruction: 0xf0069904
    2b04:	ldmdbmi	r0, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2b08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b0c:	ldcl	7, cr15, [r8], {255}	; 0xff
    2b10:	cdp2	0, 12, cr15, cr6, cr6, {0}
    2b14:	stcl	7, cr15, [r0], #1020	; 0x3fc
    2b18:	andeq	r6, r2, ip, lsr #5
    2b1c:	andeq	r0, r0, r4, lsl #5
    2b20:	andeq	r3, r1, sl, lsl #1
    2b24:			; <UNDEFINED> instruction: 0x0000fabc
    2b28:	muleq	r1, r0, r4
    2b2c:	andeq	r5, r2, r6, ror #21
    2b30:	andeq	r6, r2, r8, ror r2
    2b34:	andeq	r0, r0, r8, lsl #5
    2b38:	andeq	r6, r2, r6, ror #10
    2b3c:	andeq	r6, r2, r0, asr #4
    2b40:	strdeq	r1, [r1], -ip
    2b44:			; <UNDEFINED> instruction: 0x000112be
    2b48:	muleq	r1, r6, r2
    2b4c:	bleq	3ec90 <fchmod@plt+0x3c244>
    2b50:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2b54:	strbtmi	fp, [sl], -r2, lsl #24
    2b58:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2b5c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2b60:	ldrmi	sl, [sl], #776	; 0x308
    2b64:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2b68:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2b6c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2b70:			; <UNDEFINED> instruction: 0xf85a4b06
    2b74:	stmdami	r6, {r0, r1, ip, sp}
    2b78:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2b7c:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    2b80:	svc	0x002ef7ff
    2b84:	andeq	r6, r2, r8, lsl #3
    2b88:	andeq	r0, r0, ip, asr r2
    2b8c:	andeq	r0, r0, r0, asr #5
    2b90:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2b94:	ldr	r3, [pc, #20]	; 2bb0 <fchmod@plt+0x164>
    2b98:	ldr	r2, [pc, #20]	; 2bb4 <fchmod@plt+0x168>
    2b9c:	add	r3, pc, r3
    2ba0:	ldr	r2, [r3, r2]
    2ba4:	cmp	r2, #0
    2ba8:	bxeq	lr
    2bac:	b	2678 <__gmon_start__@plt>
    2bb0:	andeq	r6, r2, r8, ror #2
    2bb4:	andeq	r0, r0, ip, lsr #5
    2bb8:	blmi	1d4bd8 <fchmod@plt+0x1d218c>
    2bbc:	bmi	1d3da4 <fchmod@plt+0x1d1358>
    2bc0:	addmi	r4, r3, #2063597568	; 0x7b000000
    2bc4:	andle	r4, r3, sl, ror r4
    2bc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2bcc:	ldrmi	fp, [r8, -r3, lsl #2]
    2bd0:	svclt	0x00004770
    2bd4:	andeq	r6, r2, r4, lsl #10
    2bd8:	andeq	r6, r2, r0, lsl #10
    2bdc:	andeq	r6, r2, r4, asr #2
    2be0:	andeq	r0, r0, r8, ror #4
    2be4:	stmdbmi	r9, {r3, fp, lr}
    2be8:	bmi	253dd0 <fchmod@plt+0x251384>
    2bec:	bne	253dd8 <fchmod@plt+0x25138c>
    2bf0:	svceq	0x00cb447a
    2bf4:			; <UNDEFINED> instruction: 0x01a1eb03
    2bf8:	andle	r1, r3, r9, asr #32
    2bfc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2c00:	ldrmi	fp, [r8, -r3, lsl #2]
    2c04:	svclt	0x00004770
    2c08:	ldrdeq	r6, [r2], -r8
    2c0c:	ldrdeq	r6, [r2], -r4
    2c10:	andeq	r6, r2, r8, lsl r1
    2c14:	andeq	r0, r0, r4, ror #5
    2c18:	blmi	2b0040 <fchmod@plt+0x2ad5f4>
    2c1c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2c20:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2c24:	blmi	2711d8 <fchmod@plt+0x26e78c>
    2c28:	ldrdlt	r5, [r3, -r3]!
    2c2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2c30:			; <UNDEFINED> instruction: 0xf7ff6818
    2c34:			; <UNDEFINED> instruction: 0xf7ffebaa
    2c38:	blmi	1c2b3c <fchmod@plt+0x1c00f0>
    2c3c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2c40:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2c44:	andeq	r6, r2, r2, lsr #9
    2c48:	andeq	r6, r2, r8, ror #1
    2c4c:	andeq	r0, r0, r4, ror #4
    2c50:	ldrdeq	r6, [r2], -r2
    2c54:	andeq	r6, r2, r2, lsl #9
    2c58:	svclt	0x0000e7c4
    2c5c:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    2c60:	strtmi	r4, [r5], -r4, lsl #12
    2c64:	stmdavs	r8!, {r2, r5, fp, sp, lr}^
    2c68:	bl	ff340c6c <fchmod@plt+0xff33e220>
    2c6c:			; <UNDEFINED> instruction: 0xf7ff4628
    2c70:			; <UNDEFINED> instruction: 0x2c00ebca
    2c74:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    2c78:	svclt	0x00004770
    2c7c:	mvnsmi	lr, #737280	; 0xb4000
    2c80:	bmi	1a946cc <fchmod@plt+0x1a91c80>
    2c84:	blmi	1a946ec <fchmod@plt+0x1a91ca0>
    2c88:	ldrbtmi	fp, [sl], #-161	; 0xffffff5f
    2c8c:	stmdage	lr, {r1, r2, r9, sl, lr}
    2c90:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    2c94:	tstls	pc, #1769472	; 0x1b0000
    2c98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c9c:	ldc2	0, cr15, [r6], {6}
    2ca0:			; <UNDEFINED> instruction: 0xf006a810
    2ca4:			; <UNDEFINED> instruction: 0xf00afc13
    2ca8:			; <UNDEFINED> instruction: 0x4604fa57
    2cac:			; <UNDEFINED> instruction: 0x4601bb10
    2cb0:			; <UNDEFINED> instruction: 0xf006980e
    2cb4:	stmdals	lr, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    2cb8:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2cbc:			; <UNDEFINED> instruction: 0xf7ff980f
    2cc0:			; <UNDEFINED> instruction: 0x2101ee9e
    2cc4:			; <UNDEFINED> instruction: 0xf0069811
    2cc8:	ldmdals	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    2ccc:	mrc	7, 4, APSR_nzcv, cr6, cr15, {7}
    2cd0:			; <UNDEFINED> instruction: 0xf7ff9811
    2cd4:			; <UNDEFINED> instruction: 0x4630ee94
    2cd8:	ldc	7, cr15, [lr], #-1020	; 0xfffffc04
    2cdc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2ce0:	ldmdbmi	r4, {r1, r3, r6, ip, lr, pc}^
    2ce4:	andcs	r4, r5, #32, 12	; 0x2000000
    2ce8:			; <UNDEFINED> instruction: 0xf7ff4479
    2cec:	ldrtmi	lr, [r1], -sl, ror #23
    2cf0:			; <UNDEFINED> instruction: 0xffa6f005
    2cf4:			; <UNDEFINED> instruction: 0xf7ff980e
    2cf8:	ldmdals	r1, {r1, r7, r9, sl, fp, sp, lr, pc}
    2cfc:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    2d00:	blx	abed30 <fchmod@plt+0xabc2e4>
    2d04:			; <UNDEFINED> instruction: 0xb3204605
    2d08:			; <UNDEFINED> instruction: 0xf7ff9810
    2d0c:	stmdbls	pc, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2d10:			; <UNDEFINED> instruction: 0x47b84630
    2d14:			; <UNDEFINED> instruction: 0xf7ff980f
    2d18:	stmdbmi	r7, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    2d1c:	andcs	r2, r0, r5, lsl #4
    2d20:			; <UNDEFINED> instruction: 0xf7ff4479
    2d24:	andcs	lr, r0, #210944	; 0x33800
    2d28:	strtmi	r4, [r8], -r1, lsl #12
    2d2c:	blx	10bed5c <fchmod@plt+0x10bc310>
    2d30:	andcs	r4, r0, #1081344	; 0x108000
    2d34:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2d38:	blx	f3ed68 <fchmod@plt+0xf3c31c>
    2d3c:	blmi	f15644 <fchmod@plt+0xf12bf8>
    2d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d44:	blls	7dcdb4 <fchmod@plt+0x7da368>
    2d48:	qdsuble	r4, sl, ip
    2d4c:	pop	{r0, r5, ip, sp, pc}
    2d50:	stmdals	pc, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
    2d54:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
    2d58:	andcs	r4, r5, #950272	; 0xe8000
    2d5c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2d60:			; <UNDEFINED> instruction: 0xf7ff9c10
    2d64:	bls	a3dc24 <fchmod@plt+0xa3b1d8>
    2d68:	strmi	r4, [r3], -r1, lsr #12
    2d6c:			; <UNDEFINED> instruction: 0xf0044640
    2d70:			; <UNDEFINED> instruction: 0x4628fbd7
    2d74:	ldc	7, cr15, [r8], {255}	; 0xff
    2d78:	ldrdne	pc, [r0], -r9
    2d7c:	bmi	cae5cc <fchmod@plt+0xcabb80>
    2d80:	svcmi	0x00322332
    2d84:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    2d88:	andls	r9, r0, #1073741824	; 0x40000000
    2d8c:	andcs	r4, r1, #26214400	; 0x1900000
    2d90:			; <UNDEFINED> instruction: 0xf7ff447f
    2d94:	stcge	14, cr14, [r9], {80}	; 0x50
    2d98:	ldrtmi	r4, [r9], -sp, lsr #20
    2d9c:	strls	r4, [r7, -r0, lsr #12]
    2da0:	svcmi	0x002c447a
    2da4:			; <UNDEFINED> instruction: 0xf8f4f003
    2da8:	blmi	b1565c <fchmod@plt+0xb12c10>
    2dac:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    2db0:	ldrbtmi	r9, [fp], #-2311	; 0xfffff6f9
    2db4:	andcc	lr, r0, #3358720	; 0x334000
    2db8:	strtmi	r4, [r0], -r9, lsr #22
    2dbc:	ldrbtmi	r4, [fp], #-2601	; 0xfffff5d7
    2dc0:	ldrbtmi	r9, [sl], #-1538	; 0xfffff9fe
    2dc4:	strvc	lr, [r3, #-2509]	; 0xfffff633
    2dc8:			; <UNDEFINED> instruction: 0xf98af003
    2dcc:	ldrdcs	pc, [r4], -r9
    2dd0:	stmdbmi	r5!, {r1, r3, r5, r8, ip, sp, pc}
    2dd4:	strtmi	r4, [r0], -fp, lsr #12
    2dd8:			; <UNDEFINED> instruction: 0xf0034479
    2ddc:			; <UNDEFINED> instruction: 0xf899f981
    2de0:	ldmiblt	fp, {r3, ip, sp}
    2de4:	tstcs	r0, r1, lsr #20
    2de8:	strtmi	r4, [r0], -r1, lsr #22
    2dec:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2df0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2df4:	movwls	r4, #2591	; 0xa1f
    2df8:	ldrbtmi	r4, [sl], #-2335	; 0xfffff6e1
    2dfc:	ldrbtmi	r4, [r9], #-2847	; 0xfffff4e1
    2e00:			; <UNDEFINED> instruction: 0xf003447b
    2e04:	strtmi	pc, [r0], -sp, ror #18
    2e08:			; <UNDEFINED> instruction: 0xf990f003
    2e0c:	tstcs	r0, ip, lsl sl
    2e10:			; <UNDEFINED> instruction: 0x46204b1c
    2e14:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2e18:	ldmdbmi	fp, {r8, sp}
    2e1c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2e20:			; <UNDEFINED> instruction: 0xf95ef003
    2e24:			; <UNDEFINED> instruction: 0xf7ffe7de
    2e28:	svclt	0x0000eb58
    2e2c:	andeq	r6, r2, lr, ror r0
    2e30:	andeq	r0, r0, r4, lsl #5
    2e34:	andeq	pc, r0, r8, lsl #3
    2e38:	andeq	pc, r0, r4, lsl #4
    2e3c:	strdeq	pc, [r0], -lr
    2e40:	andeq	r5, r2, r8, asr #31
    2e44:	andeq	pc, r0, lr, lsr #3
    2e48:	andeq	pc, r0, r6, lsl #2
    2e4c:	andeq	pc, r0, r4, lsl #18
    2e50:	muleq	r0, r4, r1
    2e54:	andeq	pc, r0, ip, ror #1
    2e58:	strdeq	pc, [r0], -sl
    2e5c:	strdeq	pc, [r0], -lr
    2e60:	ldrdeq	pc, [r0], -r6
    2e64:	andeq	pc, r0, r6, ror r1	; <UNPREDICTABLE>
    2e68:	andeq	pc, r0, r8, ror #1
    2e6c:	andeq	pc, r0, r8, lsr #1
    2e70:	andeq	pc, r0, r6, lsl r1	; <UNPREDICTABLE>
    2e74:	strdeq	pc, [r0], -r6
    2e78:	andeq	pc, r0, r2, lsl #2
    2e7c:	andeq	pc, r0, r0, ror #1
    2e80:	strheq	pc, [r0], -ip	; <UNPREDICTABLE>
    2e84:	andeq	pc, r0, ip, lsr #1
    2e88:	strheq	pc, [r0], -sl	; <UNPREDICTABLE>
    2e8c:	ldrblt	r2, [r8, #512]!	; 0x200
    2e90:	ldrmi	r4, [r1], -lr, lsl #12
    2e94:	blx	feebeec4 <fchmod@plt+0xfeebc478>
    2e98:			; <UNDEFINED> instruction: 0xf00a4605
    2e9c:	biclt	pc, r8, sp, lsl #22
    2ea0:	ldrbtmi	r4, [pc], #-3863	; 2ea8 <fchmod@plt+0x45c>
    2ea4:	blx	fe7beed4 <fchmod@plt+0xfe7bc488>
    2ea8:	ldrtmi	r4, [r8], -r1, lsl #12
    2eac:			; <UNDEFINED> instruction: 0xffc4f009
    2eb0:			; <UNDEFINED> instruction: 0xf7ff4604
    2eb4:	strtmi	lr, [r1], -r0, lsl #24
    2eb8:	ldrtmi	r1, [r0], -r2, asr #24
    2ebc:			; <UNDEFINED> instruction: 0xf9aef006
    2ec0:	blle	30cec8 <fchmod@plt+0x30a47c>
    2ec4:			; <UNDEFINED> instruction: 0xf7ff4620
    2ec8:			; <UNDEFINED> instruction: 0x4628ea9e
    2ecc:	blx	ffdbeefc <fchmod@plt+0xffdbc4b0>
    2ed0:	mvnle	r2, r0, lsl #16
    2ed4:	pop	{r3, r5, r9, sl, lr}
    2ed8:			; <UNDEFINED> instruction: 0xf00a40f8
    2edc:	stmdbmi	r9, {r0, r1, r6, sl, fp, ip, sp, pc}
    2ee0:	andcs	r2, r0, r5, lsl #4
    2ee4:			; <UNDEFINED> instruction: 0xf7ff4479
    2ee8:	stmdbmi	r7, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2eec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2ef0:	andcs	r4, r0, r4, lsl #12
    2ef4:	b	ff940ef8 <fchmod@plt+0xff93e4ac>
    2ef8:	strtmi	r4, [r0], -r1, lsl #12
    2efc:	cdp2	0, 10, cr15, cr0, cr5, {0}
    2f00:	muleq	r0, sl, r0
    2f04:	andeq	pc, r0, r0, rrx
    2f08:	andeq	pc, r0, r2, lsl #1
    2f0c:	push	{r9, sp}
    2f10:			; <UNDEFINED> instruction: 0x460e4ff0
    2f14:	ldrmi	fp, [r1], -r3, lsl #1
    2f18:	blx	1e3ef48 <fchmod@plt+0x1e3c4fc>
    2f1c:	ldrdhi	pc, [r4, #-143]	; 0xffffff71
    2f20:			; <UNDEFINED> instruction: 0x460544f8
    2f24:	blx	ff23ef54 <fchmod@plt+0xff23c508>
    2f28:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2f2c:	svcmi	0x004ed06e
    2f30:			; <UNDEFINED> instruction: 0xf8df2300
    2f34:	ldrbtmi	r9, [pc], #-312	; 2f3c <fchmod@plt+0x4f0>
    2f38:	ldrbtmi	r9, [r9], #768	; 0x300
    2f3c:	ands	r9, r2, r1, lsl #6
    2f40:			; <UNDEFINED> instruction: 0xf7ff4620
    2f44:			; <UNDEFINED> instruction: 0x4621ebb8
    2f48:	ldrtmi	r1, [r0], -r2, asr #24
    2f4c:			; <UNDEFINED> instruction: 0xf966f006
    2f50:	blle	1c8cf58 <fchmod@plt+0x1c8a50c>
    2f54:			; <UNDEFINED> instruction: 0xf7ff4620
    2f58:			; <UNDEFINED> instruction: 0x4628ea56
    2f5c:	blx	febbef8c <fchmod@plt+0xfebbc540>
    2f60:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    2f64:			; <UNDEFINED> instruction: 0x4658d038
    2f68:	blx	f3ef98 <fchmod@plt+0xf3c54c>
    2f6c:	ldrtmi	r2, [r9], -r6, lsl #4
    2f70:			; <UNDEFINED> instruction: 0xf7ff4604
    2f74:	stmdacs	r0, {r4, r5, r8, sl, fp, sp, lr, pc}
    2f78:	strtmi	sp, [r1], -pc, ror #1
    2f7c:			; <UNDEFINED> instruction: 0xf0094648
    2f80:	bmi	f02cf4 <fchmod@plt+0xf002a8>
    2f84:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    2f88:	ldrdge	pc, [r0], -r2
    2f8c:			; <UNDEFINED> instruction: 0xf1ba4604
    2f90:	tstle	r4, r0, lsl #30
    2f94:			; <UNDEFINED> instruction: 0xf7ff210a
    2f98:	stmdacs	r0, {r1, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    2f9c:			; <UNDEFINED> instruction: 0x4658d158
    2fa0:	blx	8befd0 <fchmod@plt+0x8bc584>
    2fa4:	rsbsmi	pc, r0, r0, lsl #8
    2fa8:	svcmi	0x0020f5b0
    2fac:	andcs	sp, r8, r8, asr #3
    2fb0:			; <UNDEFINED> instruction: 0xf9a0f006
    2fb4:	strtmi	r4, [r0], -r2, lsl #13
    2fb8:			; <UNDEFINED> instruction: 0xf9b4f006
    2fbc:	andcs	r9, r0, #1024	; 0x400
    2fc0:	andcs	lr, r0, sl, asr #19
    2fc4:	blls	2f478 <fchmod@plt+0x2ca2c>
    2fc8:	andge	pc, r0, sp, asr #17
    2fcc:	andge	pc, r0, r3, asr #17
    2fd0:	stmib	sp, {r6, r7, r8, r9, sl, sp, lr, pc}^
    2fd4:	ldr	sl, [sp, r0, lsl #20]!
    2fd8:			; <UNDEFINED> instruction: 0xf00a4628
    2fdc:	blls	81ef0 <fchmod@plt+0x7f4a4>
    2fe0:			; <UNDEFINED> instruction: 0x461cb17b
    2fe4:	strmi	r6, [r8], -r1, ror #16
    2fe8:			; <UNDEFINED> instruction: 0xf7ff9100
    2fec:	stmdbls	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    2ff0:	ldrtmi	r1, [r0], -r2, asr #24
    2ff4:			; <UNDEFINED> instruction: 0xf912f006
    2ff8:	blle	34d000 <fchmod@plt+0x34a5b4>
    2ffc:	stccs	8, cr6, [r0], {36}	; 0x24
    3000:	stmdals	r1, {r4, r5, r6, r7, r8, ip, lr, pc}
    3004:	pop	{r0, r1, ip, sp, pc}
    3008:	qsub8	r4, r7, r0
    300c:			; <UNDEFINED> instruction: 0xf8cd4628
    3010:			; <UNDEFINED> instruction: 0xf00ab004
    3014:	ldrb	pc, [r4, r7, lsr #23]!	; <UNPREDICTABLE>
    3018:	andcs	r4, r5, #360448	; 0x58000
    301c:	ldrbtmi	r2, [r9], #-0
    3020:	b	13c1024 <fchmod@plt+0x13be5d8>
    3024:	andcs	r4, r5, #20, 18	; 0x50000
    3028:			; <UNDEFINED> instruction: 0x46044479
    302c:			; <UNDEFINED> instruction: 0xf7ff2000
    3030:	strmi	lr, [r1], -r8, asr #20
    3034:			; <UNDEFINED> instruction: 0xf0054620
    3038:	ldmdbmi	r0, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    303c:	andcs	r2, r0, r5, lsl #4
    3040:			; <UNDEFINED> instruction: 0xf7ff4479
    3044:	stmdbmi	lr, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    3048:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    304c:	strb	r4, [sp, r4, lsl #12]!
    3050:	ldrbmi	r4, [r0], -ip, lsl #18
    3054:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3058:	b	cc105c <fchmod@plt+0xcbe610>
    305c:			; <UNDEFINED> instruction: 0xf0054621
    3060:	svclt	0x0000fdd1
    3064:	andeq	r5, r2, r8, ror #27
    3068:	andeq	pc, r0, sl, asr #32
    306c:	andeq	pc, r0, r2
    3070:	ldrdeq	r0, [r0], -r8
    3074:	andeq	lr, r0, r6, lsr #30
    3078:	andeq	lr, r0, r8, lsl #31
    307c:	andeq	lr, r0, r4, lsl #30
    3080:	andeq	lr, r0, r6, ror #30
    3084:	andeq	lr, r0, r2, lsr pc
    3088:	svcmi	0x00f0e92d
    308c:	bcs	ffc41410 <fchmod@plt+0xffc3e9c4>
    3090:	blhi	1be54c <fchmod@plt+0x1bbb00>
    3094:	bcc	ffb41418 <fchmod@plt+0xffb3e9cc>
    3098:			; <UNDEFINED> instruction: 0xf8df447a
    309c:	ldmpl	r3, {r2, r3, r5, r6, r7, r9, fp, ip, sp, pc}^
    30a0:	lfmmi	f7, 1, [r4, #692]!	; 0x2b4
    30a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    30a8:	strtcc	pc, [ip], #2253	; 0x8cd
    30ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    30b0:	cdp	8, 0, cr6, cr8, cr3, {0}
    30b4:	blcs	11afc <fchmod@plt+0xf0b0>
    30b8:	strthi	pc, [sl], #0
    30bc:	movwls	r6, #30787	; 0x7843
    30c0:			; <UNDEFINED> instruction: 0xf0002b00
    30c4:	stmvs	r3, {r0, r2, r5, r7, r8, r9, pc}
    30c8:	blcs	27ce8 <fchmod@plt+0x2529c>
    30cc:	ldrthi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
    30d0:	stmdbls	r7, {r2, r4, r9, sl, fp, sp, pc}
    30d4:	ldrtmi	r2, [r2], -r3
    30d8:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    30dc:			; <UNDEFINED> instruction: 0xf0402800
    30e0:	ldmdbvs	r3!, {r2, r3, r6, r8, pc}
    30e4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    30e8:	svcmi	0x0080f5b3
    30ec:	msrhi	SPSR_fsx, r0
    30f0:			; <UNDEFINED> instruction: 0xf0069807
    30f4:			; <UNDEFINED> instruction: 0xf8dff917
    30f8:			; <UNDEFINED> instruction: 0xee182a94
    30fc:	ldrbtmi	r1, [sl], #-2704	; 0xfffff570
    3100:			; <UNDEFINED> instruction: 0xf8df4603
    3104:	movwls	r0, #27276	; 0x6a8c
    3108:			; <UNDEFINED> instruction: 0xf0094478
    310c:			; <UNDEFINED> instruction: 0xf8dffe95
    3110:			; <UNDEFINED> instruction: 0xf85b3a84
    3114:	ldmdavs	fp, {r0, r1, ip, sp}
    3118:	blcs	14b28 <fchmod@plt+0x120dc>
    311c:	msrhi	SPSR_fc, r0
    3120:	blcs	29d40 <fchmod@plt+0x272f4>
    3124:	mvnshi	pc, #0
    3128:	bne	1b414ac <fchmod@plt+0x1b3ea60>
    312c:	andcs	r2, r0, r5, lsl #4
    3130:			; <UNDEFINED> instruction: 0xf7ff4479
    3134:			; <UNDEFINED> instruction: 0xf009e9c6
    3138:			; <UNDEFINED> instruction: 0xf8dffd6b
    313c:	andcs	r1, r5, #96, 20	; 0x60000
    3140:	ldrbtmi	r2, [r9], #-0
    3144:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3148:			; <UNDEFINED> instruction: 0xf0099906
    314c:			; <UNDEFINED> instruction: 0xf8dffddb
    3150:	andcs	r3, r5, #80, 20	; 0x50000
    3154:	bne	13414d8 <fchmod@plt+0x133ea8c>
    3158:			; <UNDEFINED> instruction: 0xf85b2000
    315c:	ldrbtmi	r3, [r9], #-3
    3160:			; <UNDEFINED> instruction: 0xf7ff681c
    3164:	strmi	lr, [r1], -lr, lsr #19
    3168:			; <UNDEFINED> instruction: 0xf0064620
    316c:			; <UNDEFINED> instruction: 0xf8dff9cd
    3170:	ldrbtmi	r0, [r8], #-2616	; 0xfffff5c8
    3174:	b	1441178 <fchmod@plt+0x143e72c>
    3178:	stmdacs	r0, {r2, r9, sl, lr}
    317c:	teqhi	r5, #0	; <UNPREDICTABLE>
    3180:	b	ff441184 <fchmod@plt+0xff43e738>
    3184:	movwcs	sl, #3348	; 0xd14
    3188:	strtmi	r2, [r9], -sl, lsl #4
    318c:	strmi	r6, [r6], -r3
    3190:			; <UNDEFINED> instruction: 0xf7ff4620
    3194:	stmdavs	fp!, {r8, fp, sp, lr, pc}
    3198:	pkhbtmi	r4, r0, ip, lsl #5
    319c:	strhi	pc, [r1], #-0
    31a0:	blcs	21214 <fchmod@plt+0x1e7c8>
    31a4:	mvnshi	pc, #64	; 0x40
    31a8:	blcs	1d27c <fchmod@plt+0x1a830>
    31ac:	mvnshi	pc, #64	; 0x40
    31b0:	bicsvc	pc, r2, pc, asr #8
    31b4:			; <UNDEFINED> instruction: 0xf0029806
    31b8:			; <UNDEFINED> instruction: 0x4641fa1d
    31bc:			; <UNDEFINED> instruction: 0xf0024606
    31c0:			; <UNDEFINED> instruction: 0xf8dffa33
    31c4:	ldrbtmi	r0, [r8], #-2536	; 0xfffff618
    31c8:	bl	ffe411cc <fchmod@plt+0xffe3e780>
    31cc:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    31d0:			; <UNDEFINED> instruction: 0xf0084478
    31d4:			; <UNDEFINED> instruction: 0x4604f9bf
    31d8:	b	9411dc <fchmod@plt+0x93e790>
    31dc:	strmi	r1, [r7], -r2, asr #24
    31e0:	strthi	pc, [r3], #-0
    31e4:			; <UNDEFINED> instruction: 0xf7ff4620
    31e8:	stmdacs	r0, {r2, r3, r7, r8, fp, sp, lr, pc}
    31ec:	mvnhi	pc, #64	; 0x40
    31f0:			; <UNDEFINED> instruction: 0xf7ff4620
    31f4:			; <UNDEFINED> instruction: 0xf8dfe908
    31f8:			; <UNDEFINED> instruction: 0xf85b39bc
    31fc:	ldmdavs	fp, {r0, r1, ip, sp}
    3200:			; <UNDEFINED> instruction: 0xf0002b00
    3204:			; <UNDEFINED> instruction: 0xf8df8274
    3208:			; <UNDEFINED> instruction: 0xf10d39b0
    320c:			; <UNDEFINED> instruction: 0xf85b092c
    3210:	ldm	r3, {r0, r1, ip, sp}
    3214:	stm	r9, {r0, r1, r2}
    3218:	stcge	0, cr0, [lr, #-28]	; 0xffffffe4
    321c:	ldmibmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3220:			; <UNDEFINED> instruction: 0xf8df464b
    3224:			; <UNDEFINED> instruction: 0x462a199c
    3228:	ldrbtmi	r9, [ip], #-1792	; 0xfffff900
    322c:			; <UNDEFINED> instruction: 0x46504479
    3230:	strhi	lr, [r0], #-2501	; 0xfffff63b
    3234:	streq	pc, [r1], #-79	; 0xffffffb1
    3238:	strcs	r7, [r0], #-556	; 0xfffffdd4
    323c:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
    3240:			; <UNDEFINED> instruction: 0xf7ff4650
    3244:	movwcs	lr, #2272	; 0x8e0
    3248:	ldrtmi	r2, [r8], -r0, lsl #4
    324c:			; <UNDEFINED> instruction: 0xf7ff9400
    3250:	b	143d8f8 <fchmod@plt+0x143aeac>
    3254:			; <UNDEFINED> instruction: 0xf0400301
    3258:			; <UNDEFINED> instruction: 0xf8df83bf
    325c:			; <UNDEFINED> instruction: 0xf85b3968
    3260:	ldmdavs	ip, {r0, r1, ip, sp}
    3264:	stccs	3, cr9, [r0], {7}
    3268:	rsbhi	pc, r3, #0
    326c:			; <UNDEFINED> instruction: 0xf0402c02
    3270:			; <UNDEFINED> instruction: 0xf8df83f2
    3274:	bge	c117cc <fchmod@plt+0xc0ed80>
    3278:	beq	fee3f6b4 <fchmod@plt+0xfee3cc68>
    327c:	mcr	4, 0, r4, cr8, cr11, {3}
    3280:	ldm	r3, {r4, r9, fp, sp}
    3284:	eorls	r0, lr, r3
    3288:	ldrdeq	pc, [r0], -r9
    328c:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3290:	adcsne	pc, ip, sp, lsl #17
    3294:			; <UNDEFINED> instruction: 0xf82ef004
    3298:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    329c:			; <UNDEFINED> instruction: 0xf8df2101
    32a0:	ldrbtmi	r3, [sl], #-2352	; 0xfffff6d0
    32a4:	ldrbtmi	r9, [fp], #-512	; 0xfffffe00
    32a8:	andls	r2, r1, r1, lsl r2
    32ac:	beq	43eb14 <fchmod@plt+0x43c0c8>
    32b0:	b	11412b4 <fchmod@plt+0x113e868>
    32b4:			; <UNDEFINED> instruction: 0xf0024630
    32b8:			; <UNDEFINED> instruction: 0x4650fa3b
    32bc:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32c0:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    32c4:			; <UNDEFINED> instruction: 0xf04f4652
    32c8:	ldrbtmi	r3, [r9], #-2815	; 0xfffff501
    32cc:	ldrtmi	r4, [r0], -r3, lsl #12
    32d0:	blx	ff5bf2e0 <fchmod@plt+0xff5bc894>
    32d4:	bne	43eb3c <fchmod@plt+0x43c0f0>
    32d8:			; <UNDEFINED> instruction: 0x4630463a
    32dc:	bls	3da18 <fchmod@plt+0x3afcc>
    32e0:	blx	abf2f2 <fchmod@plt+0xabc8a6>
    32e4:			; <UNDEFINED> instruction: 0xf7ff4638
    32e8:	blls	1fe118 <fchmod@plt+0x1fb6cc>
    32ec:	blcs	1d360 <fchmod@plt+0x1a914>
    32f0:	ldmibvs	r7!, {r0, r1, r4, r6, r8, ip, lr, pc}
    32f4:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    32f8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    32fc:	andhi	pc, r0, r5, asr #17
    3300:			; <UNDEFINED> instruction: 0xf8c5462a
    3304:			; <UNDEFINED> instruction: 0xf85b9004
    3308:			; <UNDEFINED> instruction: 0xf8df1003
    330c:	cdp	8, 1, cr3, cr8, cr12, {5}
    3310:	stmdavs	r9, {r4, r7, r9, fp}
    3314:			; <UNDEFINED> instruction: 0x0109ebb1
    3318:	tstcs	r1, r8, lsl pc
    331c:			; <UNDEFINED> instruction: 0xf85b7229
    3320:			; <UNDEFINED> instruction: 0xf8df5003
    3324:			; <UNDEFINED> instruction: 0x970018b8
    3328:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    332c:	stc2	7, cr15, [r6], #1020	; 0x3fc
    3330:	ldmdavs	fp, {r0, r1, r2, r8, r9, fp, ip, pc}
    3334:			; <UNDEFINED> instruction: 0xf0002b02
    3338:	ldmibvs	r0!, {r1, r2, r3, r5, r7, r8, pc}
    333c:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3340:	stmdacs	r0, {r2, r9, sl, lr}
    3344:	cmphi	r9, #64	; 0x40	; <UNPREDICTABLE>
    3348:			; <UNDEFINED> instruction: 0xf0024630
    334c:	stmdals	r6, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    3350:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3354:	stmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3358:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    335c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3360:			; <UNDEFINED> instruction: 0xf8dd681a
    3364:	subsmi	r3, sl, ip, lsr #9
    3368:	cmphi	r0, #64	; 0x40	; <UNPREDICTABLE>
    336c:	vmax.s8	d4, d13, d16
    3370:	ldc	13, cr4, [sp], #720	; 0x2d0
    3374:	pop	{r1, r2, r8, r9, fp, pc}
    3378:			; <UNDEFINED> instruction: 0xf7ff8ff0
    337c:	stmdavs	r3, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    3380:			; <UNDEFINED> instruction: 0xf43f2b02
    3384:			; <UNDEFINED> instruction: 0xf8dfaeb5
    3388:	andcs	r1, r5, #92, 16	; 0x5c0000
    338c:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    3390:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3394:			; <UNDEFINED> instruction: 0xf0059907
    3398:	blcs	c24ec <fchmod@plt+0xbfaa0>
    339c:	cmnhi	fp, #64	; 0x40	; <UNPREDICTABLE>
    33a0:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    33a4:			; <UNDEFINED> instruction: 0xf0084478
    33a8:	pkhtbmi	pc, r1, r5, asr #17	; <UNPREDICTABLE>
    33ac:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33b0:	strmi	r1, [r7], -r3, asr #24
    33b4:	cmnhi	sp, #0	; <UNPREDICTABLE>
    33b8:			; <UNDEFINED> instruction: 0xf7ff4648
    33bc:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    33c0:	cmphi	r7, #64	; 0x40	; <UNPREDICTABLE>
    33c4:			; <UNDEFINED> instruction: 0xf7ff4648
    33c8:			; <UNDEFINED> instruction: 0xe793e81e
    33cc:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33d0:	ldmdaeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    33d4:	bne	fe43ec3c <fchmod@plt+0xfe43c1f0>
    33d8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    33dc:	stc2	0, cr15, [ip, #-36]!	; 0xffffffdc
    33e0:	sbfxcc	pc, pc, #17, #17
    33e4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    33e8:	pkhbtmi	r6, r2, fp, lsl #16
    33ec:			; <UNDEFINED> instruction: 0xf0402b00
    33f0:			; <UNDEFINED> instruction: 0xf8df8295
    33f4:	ldrbmi	r2, [r1], -r0, lsl #16
    33f8:	ubfxeq	pc, pc, #17, #29
    33fc:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3400:	ldc2	0, cr15, [sl, #-36]	; 0xffffffdc
    3404:	tstcs	r7, r2, lsr r6
    3408:			; <UNDEFINED> instruction: 0xf0074604
    340c:	ldmdavs	r5!, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    3410:	ubfxne	pc, pc, #17, #9
    3414:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    3418:	ldrdhi	pc, [r4], -r3
    341c:			; <UNDEFINED> instruction: 0xf7ff4640
    3420:			; <UNDEFINED> instruction: 0x4607eb10
    3424:			; <UNDEFINED> instruction: 0xf7ff4640
    3428:	addmi	lr, r7, #1146880	; 0x118000
    342c:	orrshi	pc, r8, #64	; 0x40
    3430:	ldmvs	fp, {r0, r1, r3, r5, r7, r8, r9, sl, fp, sp, lr}
    3434:	vqdmulh.s<illegal width 8>	d18, d0, d1
    3438:	stmdbvs	sl!, {r0, r1, r2, r3, r4, r6, r8, r9, pc}^
    343c:			; <UNDEFINED> instruction: 0xf0002a05
    3440:	strtmi	r8, [r0], -r7, asr #4
    3444:			; <UNDEFINED> instruction: 0xf7fead11
    3448:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    344c:	sbfxne	pc, pc, #17, #17
    3450:			; <UNDEFINED> instruction: 0x46284652
    3454:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    3458:	stmib	r5, {r0, r3, r8, r9, ip, pc}^
    345c:	adcvs	r4, ip, r0, lsl #8
    3460:	blx	1e3f490 <fchmod@plt+0x1e3ca44>
    3464:	ldrtmi	r6, [r2], -r9, lsr #17
    3468:			; <UNDEFINED> instruction: 0xf7ff2003
    346c:	stmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
    3470:	msrhi	SPSR_fsx, #64	; 0x40
    3474:	vst2.8	{d6,d8}, [r3 :256], r3
    3478:			; <UNDEFINED> instruction: 0xf5b24270
    347c:			; <UNDEFINED> instruction: 0xf0404f80
    3480:			; <UNDEFINED> instruction: 0xf6408323
    3484:	andsmi	r7, r3, pc, ror #5
    3488:	rscne	pc, sp, #64, 4
    348c:			; <UNDEFINED> instruction: 0xf0404293
    3490:			; <UNDEFINED> instruction: 0xf8df834c
    3494:			; <UNDEFINED> instruction: 0xf6404770
    3498:			; <UNDEFINED> instruction: 0xf8df786f
    349c:	ldrbtmi	r7, [ip], #-1900	; 0xfffff894
    34a0:	ands	r4, r3, pc, ror r4
    34a4:	vst2.8	{d6,d8}, [r3 :256], r3
    34a8:			; <UNDEFINED> instruction: 0xf5b24270
    34ac:	andle	r4, sl, r0, lsr #30
    34b0:	svcmi	0x0000f5b2
    34b4:	subshi	pc, r2, #64	; 0x40
    34b8:	movweq	lr, #35331	; 0x8a03
    34bc:	rsbne	pc, sp, #64, 4
    34c0:			; <UNDEFINED> instruction: 0xf0404293
    34c4:			; <UNDEFINED> instruction: 0xf8548253
    34c8:	mvnslt	r3, r4, lsl #30
    34cc:			; <UNDEFINED> instruction: 0xf00a4628
    34d0:			; <UNDEFINED> instruction: 0x4652f99b
    34d4:	stmdavs	r3!, {r0, r3, r4, r5, r9, sl, lr}
    34d8:			; <UNDEFINED> instruction: 0xf00a4628
    34dc:	stmiavs	r9!, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    34e0:	andcs	r4, r3, r2, lsr r6
    34e4:	b	fe4c14e8 <fchmod@plt+0xfe4bea9c>
    34e8:	sbcsle	r2, fp, r0, lsl #16
    34ec:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    34f0:	blcs	9d504 <fchmod@plt+0x9aab8>
    34f4:			; <UNDEFINED> instruction: 0xf8dfd0e7
    34f8:	andcs	r1, r5, #20, 14	; 0x500000
    34fc:	ldrbtmi	r2, [r9], #-0
    3500:	svc	0x00def7fe
    3504:			; <UNDEFINED> instruction: 0xf0056821
    3508:			; <UNDEFINED> instruction: 0x4628fb9b
    350c:			; <UNDEFINED> instruction: 0xf00a4699
    3510:			; <UNDEFINED> instruction: 0xf8dffab3
    3514:			; <UNDEFINED> instruction: 0xf8df36fc
    3518:			; <UNDEFINED> instruction: 0x465216fc
    351c:			; <UNDEFINED> instruction: 0x4628447b
    3520:	stmib	r5, {r0, r3, r4, r5, r6, sl, lr}^
    3524:			; <UNDEFINED> instruction: 0xf8c59900
    3528:			; <UNDEFINED> instruction: 0xf00a9008
    352c:			; <UNDEFINED> instruction: 0xf8dffa13
    3530:	stmiavs	r8!, {r3, r5, r6, r7, r9, sl, ip}
    3534:			; <UNDEFINED> instruction: 0xf7ff4479
    3538:	vmls.f16	s28, s19, s17
    353c:	stmdacs	r0, {r4, r9, fp}
    3540:			; <UNDEFINED> instruction: 0x81a9f000
    3544:			; <UNDEFINED> instruction: 0x36d4f8df
    3548:	eorls	pc, r0, sp, asr #17
    354c:	mcr	4, 0, r4, cr9, cr11, {3}
    3550:	blge	c11f98 <fchmod@plt+0xc0f54c>
    3554:	bcc	43ed7c <fchmod@plt+0x43c330>
    3558:			; <UNDEFINED> instruction: 0x36c4f8df
    355c:	bmi	43edc4 <fchmod@plt+0x43c378>
    3560:	mcr	4, 0, r4, cr10, cr11, {3}
    3564:			; <UNDEFINED> instruction: 0xf8df3a10
    3568:	ldrbtmi	r3, [fp], #-1724	; 0xfffff944
    356c:	bcc	fe43ed9c <fchmod@plt+0xfe43c350>
    3570:	bcs	43eddc <fchmod@plt+0x43c390>
    3574:	mvncc	pc, r0, asr #4
    3578:			; <UNDEFINED> instruction: 0xf7fe4620
    357c:	stmdacs	r0, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3580:			; <UNDEFINED> instruction: 0x4620d050
    3584:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3588:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    358c:	andhi	pc, r2, #0
    3590:	stclpl	14, cr1, [r2], #268	; 0x10c
    3594:			; <UNDEFINED> instruction: 0xf0402a0a
    3598:			; <UNDEFINED> instruction: 0x462881f4
    359c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    35a0:	andhi	pc, r3, r4, lsl #16
    35a4:			; <UNDEFINED> instruction: 0xf930f00a
    35a8:	bcs	fe43ee10 <fchmod@plt+0xfe43c3c4>
    35ac:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx3
    35b0:			; <UNDEFINED> instruction: 0x46281a90
    35b4:			; <UNDEFINED> instruction: 0xf9cef00a
    35b8:	ldrtmi	r6, [r2], -r9, lsr #17
    35bc:			; <UNDEFINED> instruction: 0xf7ff2003
    35c0:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
    35c4:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    35c8:	vst2.8	{d6,d8}, [r3 :256], r3
    35cc:			; <UNDEFINED> instruction: 0xf5b34370
    35d0:	andle	r4, r7, r0, lsl #30
    35d4:	bne	43ee44 <fchmod@plt+0x43c3f8>
    35d8:			; <UNDEFINED> instruction: 0xf7fe2205
    35dc:	qsub16mi	lr, r1, r2
    35e0:	blx	5bf60e <fchmod@plt+0x5bcbc2>
    35e4:	svceq	0x0000f1b9
    35e8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    35ec:	and	r4, r2, pc, asr #12
    35f0:	svccs	0x0000683f
    35f4:	ldmdavs	r8!, {r6, ip, lr, pc}^
    35f8:			; <UNDEFINED> instruction: 0xf7fe4621
    35fc:	stmdacs	r0, {r6, r7, r9, sl, fp, sp, lr, pc}
    3600:	andcs	sp, r5, #-2147483587	; 0x8000003d
    3604:	bne	fe43ee74 <fchmod@plt+0xfe43c428>
    3608:	svc	0x005af7fe
    360c:			; <UNDEFINED> instruction: 0xf0094621
    3610:	mrc	10, 0, APSR_nzcv, cr9, cr15, {7}
    3614:	vpmin.s8	d18, d0, d0
    3618:	strtmi	r3, [r0], -r9, ror #3
    361c:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    3620:			; <UNDEFINED> instruction: 0xd1ae2800
    3624:	strbmi	r4, [r8], -r7, lsl #12
    3628:	blx	64162e <fchmod@plt+0x63ebe2>
    362c:			; <UNDEFINED> instruction: 0xf00a4628
    3630:	vnmls.f32	s30, s18, s7
    3634:			; <UNDEFINED> instruction: 0xf7fe0a10
    3638:	stmdacs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    363c:	addshi	pc, r8, #64	; 0x40
    3640:	beq	43eeac <fchmod@plt+0x43c460>
    3644:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3648:	blx	fe93f674 <fchmod@plt+0xfe93cc28>
    364c:	stmdacs	r0, {r2, r9, sl, lr}
    3650:	teqhi	r0, r0, asr #32	; <UNPREDICTABLE>
    3654:	blcs	2a274 <fchmod@plt+0x27828>
    3658:	msrhi	SPSR_f, r0
    365c:	strbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    3660:	andcs	r2, r0, r5, lsl #4
    3664:			; <UNDEFINED> instruction: 0xf7fe4479
    3668:	blls	27f320 <fchmod@plt+0x27c8d4>
    366c:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    3670:			; <UNDEFINED> instruction: 0xf0096859
    3674:	strb	pc, [sl, #-2887]!	; 0xfffff4b9	; <UNPREDICTABLE>
    3678:			; <UNDEFINED> instruction: 0xf0052008
    367c:			; <UNDEFINED> instruction: 0x4680fe3b
    3680:			; <UNDEFINED> instruction: 0xf0054620
    3684:	blls	242fc8 <fchmod@plt+0x24057c>
    3688:	eorhi	pc, r0, sp, asr #17
    368c:	andvc	lr, r0, r8, asr #19
    3690:	andhi	pc, r0, r3, asr #17
    3694:	stmdavs	r8!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    3698:	cdp2	0, 2, cr15, cr12, cr3, {0}
    369c:	strpl	pc, [ip, #2271]	; 0x8df
    36a0:	strcc	pc, [ip, #2271]	; 0x8df
    36a4:	tstcs	r1, r1, lsl r2
    36a8:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    36ac:	andls	r9, r1, r0, lsl #10
    36b0:	beq	43ef18 <fchmod@plt+0x43c4cc>
    36b4:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    36b8:	andcs	r2, r0, #0, 6
    36bc:			; <UNDEFINED> instruction: 0xf8cd4638
    36c0:			; <UNDEFINED> instruction: 0xf7fe9000
    36c4:	b	143f484 <fchmod@plt+0x143ca38>
    36c8:			; <UNDEFINED> instruction: 0xf0400301
    36cc:			; <UNDEFINED> instruction: 0xf04f821d
    36d0:			; <UNDEFINED> instruction: 0x463033ff
    36d4:	bne	43ef3c <fchmod@plt+0x43c4f0>
    36d8:	rscscc	pc, pc, #79	; 0x4f
    36dc:	movwcs	lr, #2509	; 0x9cd
    36e0:			; <UNDEFINED> instruction: 0xf002463a
    36e4:	ldrtmi	pc, [r8], -r9, lsr #18	; <UNPREDICTABLE>
    36e8:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36ec:			; <UNDEFINED> instruction: 0xf10de625
    36f0:			; <UNDEFINED> instruction: 0xac11092c
    36f4:			; <UNDEFINED> instruction: 0xf04f2101
    36f8:			; <UNDEFINED> instruction: 0xf8c932ff
    36fc:	strbmi	r1, [r8], -r0
    3700:			; <UNDEFINED> instruction: 0xf8c94621
    3704:			; <UNDEFINED> instruction: 0xf8c92008
    3708:			; <UNDEFINED> instruction: 0xf0033004
    370c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    3710:	cfstrsge	mvf15, [r3, #508]	; 0x1fc
    3714:	vadd.i8	d22, d16, d16
    3718:			; <UNDEFINED> instruction: 0xf8df214a
    371c:			; <UNDEFINED> instruction: 0xf8df3518
    3720:	andls	r2, r0, r8, lsl r5
    3724:			; <UNDEFINED> instruction: 0xf8df447b
    3728:	ldrbtmi	r0, [sl], #-1300	; 0xfffffaec
    372c:			; <UNDEFINED> instruction: 0xf0054478
    3730:			; <UNDEFINED> instruction: 0xf10df9a1
    3734:			; <UNDEFINED> instruction: 0x46390a50
    3738:	ldrbmi	r2, [r2], -r3
    373c:	svc	0x001ef7fe
    3740:	stmdacs	r0, {r0, r7, r9, sl, lr}
    3744:	bichi	pc, r7, r0, asr #32
    3748:	movwcs	lr, #51674	; 0xc9da
    374c:			; <UNDEFINED> instruction: 0xf8dfa930
    3750:	mcr	4, 0, ip, cr8, cr0, {7}
    3754:	tstcs	r1, r0, lsl sl
    3758:	movwcs	lr, #10701	; 0x29cd
    375c:			; <UNDEFINED> instruction: 0xf8df44fc
    3760:	eorcs	r3, r8, #228, 8	; 0xe4000000
    3764:	andgt	pc, r0, sp, asr #17
    3768:	mrc	4, 0, r4, cr8, cr11, {3}
    376c:			; <UNDEFINED> instruction: 0xf7fe0a10
    3770:	cdp	15, 1, cr14, cr8, cr6, {7}
    3774:			; <UNDEFINED> instruction: 0xf7fe0a10
    3778:	mrc	15, 0, lr, cr8, cr14, {4}
    377c:			; <UNDEFINED> instruction: 0x46021a10
    3780:			; <UNDEFINED> instruction: 0xf00569b0
    3784:	stmdacs	r0, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    3788:	bicshi	pc, r9, r0, asr #5
    378c:	rscscc	pc, pc, pc, asr #32
    3790:	mvnscc	pc, pc, asr #32
    3794:	stmib	sp, {r1, r9, sp}^
    3798:	andls	r0, r1, #-2147483648	; 0x80000000
    379c:	beq	113fbd8 <fchmod@plt+0x113d18c>
    37a0:	andsge	pc, r0, sp, asr #17
    37a4:	ldmibvs	r4!, {r2, r8, r9, sp}
    37a8:	strbmi	r4, [r9], -sl, asr #12
    37ac:	strls	r4, [r0], #-1592	; 0xfffff9c8
    37b0:	blx	ffebf7c0 <fchmod@plt+0xffebcd74>
    37b4:			; <UNDEFINED> instruction: 0xf1712800
    37b8:			; <UNDEFINED> instruction: 0xf6bf0300
    37bc:			; <UNDEFINED> instruction: 0xf8dfad93
    37c0:	andcs	r1, r5, #136, 8	; 0x88000000
    37c4:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    37c8:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    37cc:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    37d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    37d4:	strbmi	r4, [r8], -r4, lsl #12
    37d8:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    37dc:	ldrdcc	pc, [r8], -sl
    37e0:			; <UNDEFINED> instruction: 0x46016832
    37e4:			; <UNDEFINED> instruction: 0xf0054620
    37e8:			; <UNDEFINED> instruction: 0xf7fefa0d
    37ec:	strmi	lr, [r0], sl, asr #28
    37f0:	ldrdcs	lr, [r8], -lr	; <UNPREDICTABLE>
    37f4:	ldc2l	0, cr15, [lr, #-20]!	; 0xffffffec
    37f8:	strtmi	r4, [r0], -r1, lsl #13
    37fc:	ldc2	0, cr15, [r2, #20]
    3800:			; <UNDEFINED> instruction: 0xf8cd2300
    3804:			; <UNDEFINED> instruction: 0xf8c99020
    3808:			; <UNDEFINED> instruction: 0xf8c93000
    380c:	strt	r0, [pc], r4
    3810:	beq	fe43f078 <fchmod@plt+0xfe43c62c>
    3814:	svc	0x004ef7fe
    3818:			; <UNDEFINED> instruction: 0xf0053005
    381c:	cdp	13, 1, cr15, cr8, cr11, {3}
    3820:			; <UNDEFINED> instruction: 0x46061a90
    3824:			; <UNDEFINED> instruction: 0xf7fe9006
    3828:	ldrtmi	lr, [r0], -r8, asr #29
    382c:	cdp2	0, 5, cr15, cr10, cr7, {0}
    3830:			; <UNDEFINED> instruction: 0xf7fe4630
    3834:			; <UNDEFINED> instruction: 0xf8dfef40
    3838:			; <UNDEFINED> instruction: 0xf8df1418
    383c:	ldrbtmi	r2, [r9], #-1048	; 0xfffffbe8
    3840:	stmdbvc	sp, {r1, r3, r4, r5, r6, sl, lr}
    3844:	ldmdane	r4!, {r0, r1, r9, sl, lr}
    3848:	cdp	8, 1, cr6, cr8, cr8, {0}
    384c:	smlalspl	r1, r0, r0, sl
    3850:			; <UNDEFINED> instruction: 0xf8dfae14
    3854:			; <UNDEFINED> instruction: 0x71250404
    3858:			; <UNDEFINED> instruction: 0xf0094478
    385c:	blmi	ff382418 <fchmod@plt+0xff37f9cc>
    3860:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3864:	pkhbtmi	r6, r2, fp, lsl #16
    3868:			; <UNDEFINED> instruction: 0xf47f2b00
    386c:	strb	sl, [r0, #3165]	; 0xc5d
    3870:	svc	0x0058f7fe
    3874:	bmi	43f09c <fchmod@plt+0x43c650>
    3878:	blcs	9d88c <fchmod@plt+0x9ae40>
    387c:	svccs	0x0001d133
    3880:	ldmibmi	r6!, {r1, r3, r4, r5, r8, ip, lr, pc}^
    3884:	andcs	r2, r0, r5, lsl #4
    3888:			; <UNDEFINED> instruction: 0xf7fe4479
    388c:	mrc	14, 0, lr, cr8, cr10, {0}
    3890:			; <UNDEFINED> instruction: 0xf0051a10
    3894:			; <UNDEFINED> instruction: 0xf7fef9b7
    3898:	stmdavs	r3, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    389c:			; <UNDEFINED> instruction: 0xf43f2b02
    38a0:	stmibmi	pc!, {r0, r1, r4, r6, r7, r9, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    38a4:	cdp	2, 1, cr2, cr9, cr5, {0}
    38a8:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
    38ac:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    38b0:			; <UNDEFINED> instruction: 0xf9c6f005
    38b4:	stmibmi	fp!, {r0, r2, r9, sp}^
    38b8:	strmi	r9, [r3], -r0, lsl #4
    38bc:	ldrbtmi	r4, [r9], #-2794	; 0xfffff516
    38c0:	ldrbtmi	r2, [sl], #-0
    38c4:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38c8:			; <UNDEFINED> instruction: 0xf0094621
    38cc:	strb	pc, [r1], r1, lsr #19	; <UNPREDICTABLE>
    38d0:	andcs	r4, r0, r6, ror #19
    38d4:			; <UNDEFINED> instruction: 0xf7fe4479
    38d8:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    38dc:	ldmibvs	sl, {r0, r5, r9, sl, lr}
    38e0:			; <UNDEFINED> instruction: 0xf996f009
    38e4:	stmibmi	r2!, {r0, r2, r3, r5, r7, r8, sl, sp, lr, pc}^
    38e8:	andcs	r4, r5, #64, 12	; 0x4000000
    38ec:			; <UNDEFINED> instruction: 0xf7fe4479
    38f0:	strtmi	lr, [r1], -r8, ror #27
    38f4:			; <UNDEFINED> instruction: 0xf9a4f005
    38f8:	tstcs	r4, r7, lsr #8
    38fc:	stceq	8, cr15, [r2], {23}
    3900:	blx	a3f912 <fchmod@plt+0xa3cec6>
    3904:	adcsle	r2, ip, r0, lsl #16
    3908:			; <UNDEFINED> instruction: 0x464049da
    390c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3910:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    3914:			; <UNDEFINED> instruction: 0xf0094621
    3918:			; <UNDEFINED> instruction: 0xe7b2f97b
    391c:	andcs	r4, r5, #3506176	; 0x358000
    3920:	ldrbtmi	r2, [r9], #-0
    3924:	stcl	7, cr15, [ip, #1016]	; 0x3f8
    3928:			; <UNDEFINED> instruction: 0xf96cf005
    392c:	ldrmi	r9, [r9], -r9, lsl #26
    3930:			; <UNDEFINED> instruction: 0x46284cd2
    3934:			; <UNDEFINED> instruction: 0xf850447c
    3938:	ldmdavs	sl, {r3, r4, r7, r8, r9, fp, ip, sp}^
    393c:			; <UNDEFINED> instruction: 0xf0079206
    3940:	strls	pc, [r1], #-2949	; 0xfffff47b
    3944:	ldmib	sp, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr}^
    3948:	stmdavs	r4!, {r1, r2, r8, sp}^
    394c:	strmi	r9, [r3], -r0, lsl #8
    3950:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    3954:	blx	1c3f980 <fchmod@plt+0x1c3cf34>
    3958:	ldrbt	r9, [pc], -r6
    395c:	andcs	r4, r5, #3293184	; 0x324000
    3960:			; <UNDEFINED> instruction: 0xf7fe4479
    3964:	stmdavs	r1!, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    3968:			; <UNDEFINED> instruction: 0xf94cf005
    396c:	andcs	r4, r5, #3244032	; 0x318000
    3970:			; <UNDEFINED> instruction: 0xf7fe4479
    3974:	ldmdbvs	r2!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    3978:	vmlal.u8	q11, d2, d17
    397c:			; <UNDEFINED> instruction: 0xf005020b
    3980:	stmibmi	r2, {r0, r6, r8, fp, ip, sp, lr, pc}^
    3984:	andcs	r2, r0, r5, lsl #4
    3988:			; <UNDEFINED> instruction: 0xf7fe4479
    398c:			; <UNDEFINED> instruction: 0x4621ed9a
    3990:			; <UNDEFINED> instruction: 0xf938f005
    3994:	andcs	r4, r5, #3112960	; 0x2f8000
    3998:			; <UNDEFINED> instruction: 0xf7fe4479
    399c:			; <UNDEFINED> instruction: 0xf005ed92
    39a0:	ldmibmi	ip!, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    39a4:	andcs	r2, r0, r5, lsl #4
    39a8:			; <UNDEFINED> instruction: 0xf7fe4479
    39ac:	strtmi	lr, [r1], -sl, lsl #27
    39b0:			; <UNDEFINED> instruction: 0xf946f005
    39b4:	andcs	r4, r5, #184, 18	; 0x2e0000
    39b8:	ldrbtmi	r2, [r9], #-0
    39bc:	stc	7, cr15, [r0, #1016]	; 0x3f8
    39c0:	andcs	r4, r5, #2981888	; 0x2d8000
    39c4:			; <UNDEFINED> instruction: 0x46054479
    39c8:			; <UNDEFINED> instruction: 0xf7fe2000
    39cc:			; <UNDEFINED> instruction: 0x4622ed7a
    39d0:	strtmi	r4, [r8], -r1, lsl #12
    39d4:			; <UNDEFINED> instruction: 0xf916f005
    39d8:	andcs	r4, r5, #2899968	; 0x2c4000
    39dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    39e0:	stcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    39e4:	andcs	r4, r5, #2867200	; 0x2bc000
    39e8:			; <UNDEFINED> instruction: 0x46054479
    39ec:			; <UNDEFINED> instruction: 0xf7fe4620
    39f0:	strmi	lr, [r1], -r8, ror #26
    39f4:			; <UNDEFINED> instruction: 0xf0054628
    39f8:	stmibmi	fp!, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    39fc:	andcs	r2, r0, r5, lsl #4
    3a00:			; <UNDEFINED> instruction: 0xf7fe4479
    3a04:	ldmdavs	r1!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    3a08:			; <UNDEFINED> instruction: 0xf91af005
    3a0c:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    3a10:	ldrmi	r4, [r8], -r6, lsr #19
    3a14:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a18:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    3a1c:			; <UNDEFINED> instruction: 0xf85b4ba4
    3a20:	ldmdavs	fp, {r0, r1, ip, sp}
    3a24:			; <UNDEFINED> instruction: 0xf0056819
    3a28:	stmibmi	r2!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    3a2c:	andcs	r2, r0, r5, lsl #4
    3a30:			; <UNDEFINED> instruction: 0xf7fe4479
    3a34:	stmibmi	r0!, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    3a38:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a3c:	andcs	r4, r0, r4, lsl #12
    3a40:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    3a44:	strtmi	r4, [r0], -r1, lsl #12
    3a48:			; <UNDEFINED> instruction: 0xf8faf005
    3a4c:	andcs	r4, r5, #2539520	; 0x26c000
    3a50:	ldrbtmi	r2, [r9], #-0
    3a54:	blls	1fd9dc <fchmod@plt+0x1faf90>
    3a58:	cmncs	r3, r0, asr #4	; <UNPREDICTABLE>
    3a5c:	ldmdavs	sl, {r3, r4, r7, fp, lr}^
    3a60:	blmi	fe614c48 <fchmod@plt+0xfe6121fc>
    3a64:	andls	r9, r1, #0, 8
    3a68:	bmi	fe5d4c5c <fchmod@plt+0xfe5d2210>
    3a6c:			; <UNDEFINED> instruction: 0xf005447a
    3a70:	ldmibmi	r6, {r0, fp, ip, sp, lr, pc}
    3a74:	andcs	r2, r0, r5, lsl #4
    3a78:			; <UNDEFINED> instruction: 0xf7fe4479
    3a7c:	ldmibmi	r4, {r1, r5, r8, sl, fp, sp, lr, pc}
    3a80:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a84:	andcs	r4, r0, r4, lsl #12
    3a88:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    3a8c:	strmi	r4, [r1], -sl, asr #12
    3a90:			; <UNDEFINED> instruction: 0xf0054620
    3a94:	bls	201d78 <fchmod@plt+0x1ff32c>
    3a98:	orrcs	pc, fp, r0, asr #4
    3a9c:	ldmdavs	r2, {r0, r2, r3, r7, fp, lr}^
    3aa0:	movwls	r4, #1144	; 0x478
    3aa4:	andls	r4, r1, #140, 22	; 0x23000
    3aa8:	ldrbtmi	r4, [fp], #-2700	; 0xfffff574
    3aac:			; <UNDEFINED> instruction: 0xf004447a
    3ab0:	stmibmi	fp, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3ab4:	andcs	r2, r0, r5, lsl #4
    3ab8:			; <UNDEFINED> instruction: 0xf7fe4479
    3abc:	stmibmi	r9, {r1, r8, sl, fp, sp, lr, pc}
    3ac0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ac4:	ldr	r4, [sl, r4, lsl #12]!
    3ac8:	andcs	r4, r5, #2211840	; 0x21c000
    3acc:			; <UNDEFINED> instruction: 0xf7fe4479
    3ad0:			; <UNDEFINED> instruction: 0xf005ecf8
    3ad4:	stmibmi	r5, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
    3ad8:	strtmi	r2, [r0], -r5, lsl #4
    3adc:			; <UNDEFINED> instruction: 0xf7fe4479
    3ae0:	stmibmi	r3, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    3ae4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3ae8:	strtmi	r4, [r0], -r5, lsl #12
    3aec:	stcl	7, cr15, [r8], #1016	; 0x3f8
    3af0:	strtmi	r4, [r8], -r1, lsl #12
    3af4:			; <UNDEFINED> instruction: 0xf8a4f005
    3af8:	andcs	r4, r5, #2064384	; 0x1f8000
    3afc:	ldrbtmi	r2, [r9], #-0
    3b00:	ldcl	7, cr15, [lr], {254}	; 0xfe
    3b04:			; <UNDEFINED> instruction: 0xf87ef005
    3b08:	andcs	r4, r5, #2015232	; 0x1ec000
    3b0c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    3b10:	ldcl	7, cr15, [r6], {254}	; 0xfe
    3b14:	andcs	r4, r5, #1982464	; 0x1e4000
    3b18:			; <UNDEFINED> instruction: 0x46044479
    3b1c:			; <UNDEFINED> instruction: 0xf7fe4648
    3b20:			; <UNDEFINED> instruction: 0x4601ecd0
    3b24:			; <UNDEFINED> instruction: 0xf0054620
    3b28:	ldmdbmi	r5!, {r0, r1, r3, r7, fp, ip, sp, lr, pc}^
    3b2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3b30:	stcl	7, cr15, [r6], {254}	; 0xfe
    3b34:	vbic.i16	d22, #145	; 0x0091
    3b38:			; <UNDEFINED> instruction: 0xf005010b
    3b3c:	ldmdbmi	r1!, {r0, r1, r5, r6, fp, ip, sp, lr, pc}^
    3b40:	andcs	r4, r5, #72, 12	; 0x4800000
    3b44:			; <UNDEFINED> instruction: 0xf7fe4479
    3b48:	stmdbls	r6, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    3b4c:			; <UNDEFINED> instruction: 0xf878f005
    3b50:	andcs	r4, r5, #1785856	; 0x1b4000
    3b54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3b58:	ldc	7, cr15, [r2], #1016	; 0x3f8
    3b5c:			; <UNDEFINED> instruction: 0xf870f005
    3b60:	andcs	r4, r5, #1736704	; 0x1a8000
    3b64:	ldrbtmi	r2, [r9], #-0
    3b68:	stc	7, cr15, [sl], #1016	; 0x3f8
    3b6c:			; <UNDEFINED> instruction: 0xf84af005
    3b70:	andcs	r4, r5, #1687552	; 0x19c000
    3b74:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    3b78:	stc	7, cr15, [r2], #1016	; 0x3f8
    3b7c:			; <UNDEFINED> instruction: 0xf860f005
    3b80:	andeq	r5, r2, r0, ror ip
    3b84:	andeq	r0, r0, r4, lsl #5
    3b88:	andeq	r5, r2, r4, ror #24
    3b8c:	andeq	lr, r0, r2, lsl #29
    3b90:	andeq	lr, r0, r0, lsr pc
    3b94:	ldrdeq	r0, [r0], -r8
    3b98:	andeq	lr, r0, r0, asr pc
    3b9c:	andeq	lr, r0, r6, ror #30
    3ba0:	andeq	r0, r0, r8, asr #5
    3ba4:	andeq	pc, r0, lr, ror r3	; <UNPREDICTABLE>
    3ba8:	andeq	pc, r0, lr, ror r3	; <UNPREDICTABLE>
    3bac:	andeq	pc, r0, r2, ror #6
    3bb0:	andeq	pc, r0, r4, ror #6
    3bb4:	andeq	r0, r0, r0, lsr #5
    3bb8:	ldrdeq	r0, [r0], -ip
    3bbc:	andeq	pc, r0, lr, lsr #7
    3bc0:			; <UNDEFINED> instruction: 0xfffffc5d
    3bc4:	muleq	r0, r0, r2
    3bc8:	muleq	r0, ip, r4
    3bcc:	andeq	pc, r0, sl, ror #7
    3bd0:	ldrdeq	pc, [r0], -lr
    3bd4:	andeq	pc, r0, lr, asr #7
    3bd8:	andeq	r0, r0, r4, asr #5
    3bdc:			; <UNDEFINED> instruction: 0xfffffbdf
    3be0:	andeq	r5, r2, ip, lsr #19
    3be4:	andeq	lr, r0, r6, ror ip
    3be8:	muleq	r0, r0, r1
    3bec:	andeq	lr, r0, r8, lsr #23
    3bf0:	andeq	lr, r0, lr, asr ip
    3bf4:	ldrdeq	lr, [r0], -r4
    3bf8:	andeq	lr, r0, sl, lsr ip
    3bfc:	andeq	lr, r0, r2, asr #25
    3c00:	andeq	lr, r0, lr, asr #26
    3c04:	andeq	r4, r2, sl, ror #26
    3c08:	muleq	r0, r8, fp
    3c0c:	andeq	lr, r0, sl, asr #27
    3c10:	andeq	lr, r0, r8, lsl lr
    3c14:	andeq	lr, r0, r8, lsl fp
    3c18:	andeq	pc, r0, ip, ror r3	; <UNPREDICTABLE>
    3c1c:	andeq	lr, r0, ip, ror #21
    3c20:	andeq	lr, r0, r8, lsr #29
    3c24:	andeq	pc, r0, sl, lsl #3
    3c28:	andeq	lr, r0, r8, asr lr
    3c2c:	andeq	pc, r0, r4, lsr #32
    3c30:	ldrdeq	lr, [r0], -sl
    3c34:	andeq	lr, r0, ip, ror #28
    3c38:	andeq	pc, r0, r2, lsr #32
    3c3c:	muleq	r0, r4, lr
    3c40:	andeq	lr, r0, r0, ror #29
    3c44:	andeq	lr, r0, r8, asr #29
    3c48:	muleq	r0, r6, lr
    3c4c:	muleq	r0, lr, r7
    3c50:	andeq	lr, r0, r2, lsl #16
    3c54:	andeq	lr, r0, r0, asr #14
    3c58:	andeq	lr, r0, r0, ror #15
    3c5c:	andeq	lr, r0, ip, lsr #22
    3c60:	andeq	lr, r0, sl, asr #20
    3c64:			; <UNDEFINED> instruction: 0x0000ebbe
    3c68:	andeq	lr, r0, sl, lsl #23
    3c6c:	andeq	lr, r0, r0, lsr #17
    3c70:	strdeq	lr, [r0], -r8
    3c74:	andeq	lr, r0, lr, ror #20
    3c78:	andeq	lr, r0, r6, lsr #14
    3c7c:	andeq	lr, r0, ip, lsl #14
    3c80:	andeq	lr, r0, sl, asr fp
    3c84:	ldrdeq	lr, [r0], -ip
    3c88:	andeq	lr, r0, r8, lsl #18
    3c8c:			; <UNDEFINED> instruction: 0x0000e9b8
    3c90:	andeq	lr, r0, ip, ror r9
    3c94:	andeq	lr, r0, ip, asr fp
    3c98:	andeq	lr, r0, sl, lsr #23
    3c9c:	andeq	lr, r0, ip, lsr #11
    3ca0:	andeq	lr, r0, r6, lsl #24
    3ca4:	andeq	lr, r0, r8, lsl #11
    3ca8:	ldrdeq	lr, [r0], -r8
    3cac:	andeq	lr, r0, r6, lsr #11
    3cb0:	andeq	r0, r0, r8, lsl #5
    3cb4:	andeq	lr, r0, r0, lsl fp
    3cb8:	andeq	lr, r0, r6, lsr r5
    3cbc:	andeq	lr, r0, lr, lsl #11
    3cc0:	andeq	lr, r0, r0, ror #22
    3cc4:	andeq	lr, r0, r0, asr #24
    3cc8:	andeq	lr, r0, r0, ror #25
    3ccc:	andeq	lr, r0, ip, ror #21
    3cd0:	andeq	lr, r0, lr, lsr #10
    3cd4:	andeq	lr, r0, r0, lsr #22
    3cd8:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    3cdc:	andeq	lr, r0, r0, lsr #25
    3ce0:	andeq	lr, r0, r8, lsl #21
    3ce4:	andeq	lr, r0, lr, ror #9
    3ce8:	andeq	lr, r0, r0, lsl #14
    3cec:	andeq	lr, r0, r0, lsr fp
    3cf0:	andeq	lr, r0, sl, lsl #9
    3cf4:	andeq	lr, r0, sl, asr #12
    3cf8:	ldrdeq	lr, [r0], -r6
    3cfc:	muleq	r0, r8, r4
    3d00:	andeq	lr, r0, r6, asr #13
    3d04:	andeq	lr, r0, r4, lsl #22
    3d08:	andeq	lr, r0, r2, asr r6
    3d0c:	muleq	r0, sl, r5
    3d10:			; <UNDEFINED> instruction: 0x0000e8b6
    3d14:	ldrmi	r2, [r4], -r0, lsl #16
    3d18:			; <UNDEFINED> instruction: 0xf04f460d
    3d1c:	strlt	r0, [r8, #-517]	; 0xfffffdfb
    3d20:	stmdbmi	r9, {r3, r8, r9, fp, ip, lr, pc}
    3d24:	ldrbtmi	r2, [r9], #-0
    3d28:	bl	ff2c1d28 <fchmod@plt+0xff2bf2dc>
    3d2c:	strtmi	r4, [r1], -sl, lsr #12
    3d30:			; <UNDEFINED> instruction: 0xff68f004
    3d34:	andcs	r4, r0, r5, lsl #18
    3d38:			; <UNDEFINED> instruction: 0xf7fe4479
    3d3c:	strtmi	lr, [sl], -r2, asr #23
    3d40:			; <UNDEFINED> instruction: 0xf0044621
    3d44:	svclt	0x0000ff7d
    3d48:	andeq	lr, r0, r2, lsr sl
    3d4c:	andeq	lr, r0, r8, asr #20
    3d50:	ldrsbtgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3d54:	ldrlt	r4, [r0, #-1538]!	; 0xfffff9fe
    3d58:	cfldrsmi	mvf4, [ip], {252}	; 0xfc
    3d5c:	blmi	730040 <fchmod@plt+0x72d5f4>
    3d60:	andls	sl, r1, r3, lsl #26
    3d64:	andls	r2, r0, #1073741824	; 0x40000000
    3d68:			; <UNDEFINED> instruction: 0xf85c447b
    3d6c:	sbccs	r4, r8, #4
    3d70:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    3d74:			; <UNDEFINED> instruction: 0xf04f9435
    3d78:			; <UNDEFINED> instruction: 0xf7fe0400
    3d7c:			; <UNDEFINED> instruction: 0xf009ece0
    3d80:			; <UNDEFINED> instruction: 0xb1a8f9eb
    3d84:			; <UNDEFINED> instruction: 0x46044913
    3d88:	andcs	r2, r0, r5, lsl #4
    3d8c:			; <UNDEFINED> instruction: 0xf7fe4479
    3d90:	andcs	lr, r0, #152, 22	; 0x26000
    3d94:	strtmi	r4, [r0], -r1, lsl #12
    3d98:	blx	33fdc4 <fchmod@plt+0x33d378>
    3d9c:	blmi	2d65dc <fchmod@plt+0x2d3b90>
    3da0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3da4:	blls	d5de14 <fchmod@plt+0xd5b3c8>
    3da8:	qaddle	r4, sl, sl
    3dac:	ldclt	0, cr11, [r0, #-220]!	; 0xffffff24
    3db0:	andcs	r4, r5, #163840	; 0x28000
    3db4:			; <UNDEFINED> instruction: 0xf7fe4479
    3db8:	strmi	lr, [r1], -r4, lsl #23
    3dbc:			; <UNDEFINED> instruction: 0xf0024628
    3dc0:			; <UNDEFINED> instruction: 0xf7fef9cb
    3dc4:	svclt	0x0000eb8a
    3dc8:			; <UNDEFINED> instruction: 0x00024fb0
    3dcc:	andeq	r0, r0, r4, lsl #5
    3dd0:	andeq	lr, r0, ip, lsr sl
    3dd4:	andeq	lr, r0, r0, lsr sl
    3dd8:	andeq	r4, r2, r8, ror #30
    3ddc:	andeq	lr, r0, r8, lsl #20
    3de0:			; <UNDEFINED> instruction: 0x4607b5f8
    3de4:	strcs	r4, [r0], #-1550	; 0xfffff9f2
    3de8:			; <UNDEFINED> instruction: 0x46381935
    3dec:			; <UNDEFINED> instruction: 0xf0054629
    3df0:	smlattcs	sl, fp, r9, pc	; <UNPREDICTABLE>
    3df4:	strtmi	r1, [r8], -r2, lsl #28
    3df8:	cfstrsle	mvf4, [r8, #-80]	; 0xffffffb0
    3dfc:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    3e00:	ldmdblt	r8!, {r0, r9, sp}
    3e04:	stclle	12, cr2, [pc, #152]!	; 3ea4 <fchmod@plt+0x1458>
    3e08:			; <UNDEFINED> instruction: 0x46205530
    3e0c:			; <UNDEFINED> instruction: 0x4614bdf8
    3e10:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    3e14:	subvc	r2, r3, r0, lsl #6
    3e18:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    3e1c:	svcmi	0x00f0e92d
    3e20:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    3e24:	sbclt	r8, r9, r2, lsl #22
    3e28:	andls	sl, lr, #3264	; 0xcc0
    3e2c:	ldmcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e30:			; <UNDEFINED> instruction: 0xf8df9306
    3e34:	ldrbtmi	r3, [sl], #-2236	; 0xfffff744
    3e38:	ldmpl	r3, {r1, r4, r8, ip, pc}^
    3e3c:	movtls	r6, #30747	; 0x781b
    3e40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e44:	blx	fedbfe52 <fchmod@plt+0xfedbd406>
    3e48:	andcs	r4, r8, #42991616	; 0x2900000
    3e4c:	stmibvs	r0, {r0, r7, r9, sl, lr}
    3e50:			; <UNDEFINED> instruction: 0xffc6f7ff
    3e54:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3e58:	movwls	r4, #62587	; 0xf47b
    3e5c:	vmull.p8	<illegal reg q8.5>, d0, d4
    3e60:	bls	ce4e0c <fchmod@plt+0xce23c0>
    3e64:	msrmi	CPSR_c, #70254592	; 0x4300000
    3e68:	msrcs	SPSR_c, #1879048204	; 0x7000000c
    3e6c:	mulsle	fp, sl, r2
    3e70:			; <UNDEFINED> instruction: 0xf6429a33
    3e74:	vbic.i32	d22, #12288	; 0x00003000
    3e78:	addsmi	r3, sl, #-469762048	; 0xe4000000
    3e7c:	bichi	pc, r2, r0
    3e80:	ldmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e84:	andcs	r4, r7, #40, 12	; 0x2800000
    3e88:			; <UNDEFINED> instruction: 0xf7fe4479
    3e8c:	stmdacs	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    3e90:	tsthi	r3, #0	; <UNPREDICTABLE>
    3e94:	stmdane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3e98:	andcs	r2, r0, r5, lsl #4
    3e9c:			; <UNDEFINED> instruction: 0xf7fe4479
    3ea0:			; <UNDEFINED> instruction: 0x4651eb10
    3ea4:	cdp2	0, 10, cr15, cr14, cr4, {0}
    3ea8:			; <UNDEFINED> instruction: 0xf6469a34
    3eac:			; <UNDEFINED> instruction: 0xf6c00363
    3eb0:	addsmi	r2, sl, #-134217728	; 0xf8000000
    3eb4:			; <UNDEFINED> instruction: 0xf89dd1dc
    3eb8:	blcs	10210 <fchmod@plt+0xd7c4>
    3ebc:			; <UNDEFINED> instruction: 0x4698d1d8
    3ec0:	movwcs	r2, #512	; 0x200
    3ec4:	tstcs	r6, #3358720	; 0x334000
    3ec8:	msrmi	CPSR_fsx, #1879048196	; 0x70000004
    3ecc:	msrcs	SPSR_c, #1879048204	; 0x7000000c
    3ed0:	vcgt.s8	d25, d6, d12
    3ed4:			; <UNDEFINED> instruction: 0xf6c65364
    3ed8:	stcge	3, cr1, [r4, #-392]!	; 0xfffffe78
    3edc:	bge	43f704 <fchmod@plt+0x43ccb8>
    3ee0:			; <UNDEFINED> instruction: 0xf04f4647
    3ee4:			; <UNDEFINED> instruction: 0x46983bff
    3ee8:	msrvc	(UNDEF: 99), r6
    3eec:	rsbsvc	pc, r2, #73400320	; 0x4600000
    3ef0:	msrmi	SPSR_fiq, r7
    3ef4:	rsbvs	pc, ip, #203423744	; 0xc200000
    3ef8:	andls	r9, sl, #-1073741823	; 0xc0000001
    3efc:	rsbvs	pc, r1, #73400320	; 0x4600000
    3f00:	eorcs	pc, sp, #1610612748	; 0x6000000c
    3f04:			; <UNDEFINED> instruction: 0xf6469208
    3f08:	vmlal.s<illegal width 8>	q11, d7, d1[6]
    3f0c:	andls	r2, sp, #268435462	; 0x10000006
    3f10:			; <UNDEFINED> instruction: 0x0018f8d9
    3f14:			; <UNDEFINED> instruction: 0x4629223c
    3f18:			; <UNDEFINED> instruction: 0xf956f005
    3f1c:			; <UNDEFINED> instruction: 0xf040283c
    3f20:			; <UNDEFINED> instruction: 0x4628831b
    3f24:	blx	ffe3ff32 <fchmod@plt+0xffe3d4e6>
    3f28:	stmdacs	r0, {r2, r9, sl, lr}
    3f2c:	movwhi	pc, #41024	; 0xa040	; <UNPREDICTABLE>
    3f30:			; <UNDEFINED> instruction: 0xf0014628
    3f34:			; <UNDEFINED> instruction: 0x4629fb95
    3f38:			; <UNDEFINED> instruction: 0xf0014648
    3f3c:	strmi	pc, [r2], r7, lsr #23
    3f40:	stmdblt	pc!, {r1, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    3f44:	strbmi	r6, [r3, #-2091]	; 0xfffff7d5
    3f48:			; <UNDEFINED> instruction: 0xf8dfd031
    3f4c:	andcs	r1, r5, #180, 14	; 0x2d00000
    3f50:	ldrbtmi	r2, [r9], #-0
    3f54:	b	fed41f54 <fchmod@plt+0xfed3f508>
    3f58:	bne	43f7c0 <fchmod@plt+0x43cd74>
    3f5c:	cdp2	0, 5, cr15, cr2, cr4, {0}
    3f60:	umullscc	pc, r0, sp, r8	; <UNPREDICTABLE>
    3f64:			; <UNDEFINED> instruction: 0xf0002b5f
    3f68:	stmdavs	fp!, {r0, r2, r3, r5, r7, pc}
    3f6c:	addsmi	r9, r3, #28672	; 0x7000
    3f70:			; <UNDEFINED> instruction: 0xf1bbd062
    3f74:			; <UNDEFINED> instruction: 0xf0400f01
    3f78:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, r7, r9, pc}
    3f7c:	msrne	SPSR_s, #1610612740	; 0x60000004
    3f80:	cmnne	r4, #1610612748	; 0x6000000c	; <UNPREDICTABLE>
    3f84:			; <UNDEFINED> instruction: 0xf0004299
    3f88:			; <UNDEFINED> instruction: 0xf8df80b9
    3f8c:	andcs	r1, r5, #120, 14	; 0x1e00000
    3f90:	cdp	0, 1, cr2, cr8, cr0, {0}
    3f94:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
    3f98:			; <UNDEFINED> instruction: 0x476cf8df
    3f9c:	b	fe441f9c <fchmod@plt+0xfe43f550>
    3fa0:			; <UNDEFINED> instruction: 0x462b447c
    3fa4:	andscs	r4, r0, #84934656	; 0x5100000
    3fa8:			; <UNDEFINED> instruction: 0xf0049400
    3fac:	blls	983860 <fchmod@plt+0x980e14>
    3fb0:	addsmi	r9, r3, #8, 20	; 0x8000
    3fb4:	blls	9b86e0 <fchmod@plt+0x9b5c94>
    3fb8:	addsmi	r9, r3, #53248	; 0xd000
    3fbc:			; <UNDEFINED> instruction: 0xf8bdd1c5
    3fc0:	blcs	1e50238 <fchmod@plt+0x1e4d7ec>
    3fc4:	stfnep	f5, [r2], {193}	; 0xc1
    3fc8:	andsls	r4, r3, #4, 12	; 0x400000
    3fcc:			; <UNDEFINED> instruction: 0xf0054610
    3fd0:	bls	50261c <fchmod@plt+0x4ffbd0>
    3fd4:	andeq	pc, r1, #34	; 0x22
    3fd8:	strmi	r4, [r2], r1, lsl #12
    3fdc:			; <UNDEFINED> instruction: 0x0018f8d9
    3fe0:			; <UNDEFINED> instruction: 0xf8f2f005
    3fe4:			; <UNDEFINED> instruction: 0xf1461c63
    3fe8:			; <UNDEFINED> instruction: 0xf0230600
    3fec:	ldrls	r0, [r1], -r1, lsl #6
    3ff0:	pkhbtmi	r9, r4, r0, lsl #6
    3ff4:	ldmib	sp, {r0, r1, r6, r7, r8, r9, sl, ip}^
    3ff8:	addmi	r0, fp, #16, 2
    3ffc:	strmi	fp, [r4, #3848]	; 0xf08
    4000:	msrhi	CPSR_f, #64	; 0x40
    4004:	ldrbmi	r2, [r0], -sl, lsl #2
    4008:	andvc	pc, r4, sl, lsl #16
    400c:	bl	17c200c <fchmod@plt+0x17bf5c0>
    4010:			; <UNDEFINED> instruction: 0xf0002800
    4014:	ldmdage	r8, {r1, r2, r3, r4, r6, r7, r9, pc}
    4018:			; <UNDEFINED> instruction: 0xf0034651
    401c:	strmi	pc, [r4], -sp, asr #21
    4020:			; <UNDEFINED> instruction: 0xf0402800
    4024:	blls	624b60 <fchmod@plt+0x622114>
    4028:			; <UNDEFINED> instruction: 0xf0402b02
    402c:	ldrbmi	r8, [r0], -r0, asr #5
    4030:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4034:	strb	r2, [fp, -r1, lsl #14]!
    4038:	bls	2aacd4 <fchmod@plt+0x2a8288>
    403c:			; <UNDEFINED> instruction: 0xd1984293
    4040:			; <UNDEFINED> instruction: 0x1098f8bd
    4044:	cmnne	r4, #1610612740	; 0x60000004	; <UNPREDICTABLE>
    4048:			; <UNDEFINED> instruction: 0xd1924299
    404c:	umullscc	pc, sl, sp, r8	; <UNPREDICTABLE>
    4050:	orrle	r2, lr, r2, ror fp
    4054:	addseq	pc, fp, sp, lsl #2
    4058:			; <UNDEFINED> instruction: 0xf97af003
    405c:	svclt	0x00182805
    4060:	svclt	0x008c2802
    4064:	strcs	r2, [r0, -r1, lsl #14]
    4068:	sbcshi	pc, r7, #0, 4
    406c:	ldrcc	lr, [r6], #-2525	; 0xfffff623
    4070:			; <UNDEFINED> instruction: 0xf0404323
    4074:			; <UNDEFINED> instruction: 0xf04f82c3
    4078:	stmib	sp, {r0, r8, r9, fp}^
    407c:	blls	1ad8dc <fchmod@plt+0x1aae90>
    4080:			; <UNDEFINED> instruction: 0xf383fab3
    4084:	adcsmi	r0, fp, #1490944	; 0x16c000
    4088:			; <UNDEFINED> instruction: 0xf11ad04c
    408c:			; <UNDEFINED> instruction: 0xf8d90201
    4090:			; <UNDEFINED> instruction: 0xf1460018
    4094:	ldmdbge	sl, {r8, r9}
    4098:	andeq	pc, r1, #34	; 0x22
    409c:	mrscs	r9, (UNDEF: 16)
    40a0:	cdp2	0, 14, cr15, cr14, cr1, {0}
    40a4:			; <UNDEFINED> instruction: 0xf1712800
    40a8:	ble	ff0c4cb0 <fchmod@plt+0xff0c2264>
    40ac:			; <UNDEFINED> instruction: 0x165cf8df
    40b0:	andcs	r2, r0, r5, lsl #4
    40b4:			; <UNDEFINED> instruction: 0xf7fe4479
    40b8:			; <UNDEFINED> instruction: 0xf8d9ea04
    40bc:	bls	7080c4 <fchmod@plt+0x705678>
    40c0:	stc2	0, cr15, [r0, #16]!
    40c4:			; <UNDEFINED> instruction: 0xf8d91c42
    40c8:			; <UNDEFINED> instruction: 0xf1410018
    40cc:			; <UNDEFINED> instruction: 0xf0220300
    40d0:	ldmdbge	sl, {r0, r9}
    40d4:	strtmi	r9, [r1], -r0, lsl #2
    40d8:	cdp2	0, 13, cr15, cr2, cr1, {0}
    40dc:			; <UNDEFINED> instruction: 0xf1712800
    40e0:	ble	fe9c4ce8 <fchmod@plt+0xfe9c229c>
    40e4:			; <UNDEFINED> instruction: 0x1628f8df
    40e8:	strtmi	r2, [r0], -r5, lsl #4
    40ec:			; <UNDEFINED> instruction: 0xf7fe4479
    40f0:			; <UNDEFINED> instruction: 0xf8d9e9e8
    40f4:	bls	7080fc <fchmod@plt+0x7056b0>
    40f8:	stc2	0, cr15, [r4, #16]
    40fc:	bls	31e2b0 <fchmod@plt+0x31b864>
    4100:			; <UNDEFINED> instruction: 0xf47f4293
    4104:	stmdage	r6!, {r1, r6, r8, r9, sl, fp, sp, pc}
    4108:	bleq	4024c <fchmod@plt+0x3d800>
    410c:			; <UNDEFINED> instruction: 0xf920f003
    4110:			; <UNDEFINED> instruction: 0xd1b41c43
    4114:	ldrbne	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4118:	mrc	6, 0, r4, cr8, cr8, {2}
    411c:	andcs	sl, r5, #16, 20	; 0x10000
    4120:	add	r4, r0, #2030043136	; 0x79000000
    4124:	strmi	r9, [r7], -r6, lsl #22
    4128:	andsge	pc, ip, sp, asr #17
    412c:	fstmdbxle	r4!, {d2-d1}	;@ Deprecated
    4130:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    4134:	andcs	r2, r0, r5, lsl #4
    4138:			; <UNDEFINED> instruction: 0xf7fe4479
    413c:	ldmib	sp, {r1, r6, r7, r8, fp, sp, lr, pc}^
    4140:	blls	6555a0 <fchmod@plt+0x652b54>
    4144:	stmib	sp, {r3, r4, r9, fp, ip, pc}^
    4148:	ldmib	r9, {r1, r8, sl, lr}^
    414c:	stmib	sp, {r2, r8, sl, lr}^
    4150:	strmi	r4, [r1], -r0, lsl #10
    4154:			; <UNDEFINED> instruction: 0xf7fe2001
    4158:			; <UNDEFINED> instruction: 0x9c0feb28
    415c:	ldrcc	pc, [ip, #2271]!	; 0x8df
    4160:			; <UNDEFINED> instruction: 0xf8df2205
    4164:			; <UNDEFINED> instruction: 0x200015bc
    4168:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    416c:			; <UNDEFINED> instruction: 0xf7fe681d
    4170:	strmi	lr, [r1], -r8, lsr #19
    4174:			; <UNDEFINED> instruction: 0xf0054628
    4178:	stmdage	r2!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    417c:			; <UNDEFINED> instruction: 0xf9a6f005
    4180:			; <UNDEFINED> instruction: 0xffeaf008
    4184:	ldmiblt	r8!, {r0, r2, r9, sl, lr}^
    4188:			; <UNDEFINED> instruction: 0xf7fe9822
    418c:	blls	8ff274 <fchmod@plt+0x8fc828>
    4190:	tstcs	r2, r7, lsl #20
    4194:			; <UNDEFINED> instruction: 0x0018f8d9
    4198:	movwcs	r9, #17152	; 0x4300
    419c:	bge	6a89ac <fchmod@plt+0x6a5f60>
    41a0:	strtmi	r9, [r9], -r1, lsl #2
    41a4:	strtmi	r9, [sl], -r4, lsl #4
    41a8:			; <UNDEFINED> instruction: 0xf0019603
    41ac:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    41b0:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    41b4:	rsbhi	pc, r5, #192, 4
    41b8:			; <UNDEFINED> instruction: 0xf7fe9823
    41bc:	stmdacs	r0, {r5, sl, fp, sp, lr, pc}
    41c0:	subshi	pc, r7, #64	; 0x40
    41c4:	b	1c421c4 <fchmod@plt+0x1c3f778>
    41c8:			; <UNDEFINED> instruction: 0xf7fe9823
    41cc:	blls	3bf234 <fchmod@plt+0x3bc7e8>
    41d0:			; <UNDEFINED> instruction: 0xf0402b00
    41d4:			; <UNDEFINED> instruction: 0xf00880c4
    41d8:			; <UNDEFINED> instruction: 0x2601ffbf
    41dc:	stmdacs	r0, {r2, r9, sl, lr}
    41e0:	sbchi	pc, sl, r0, asr #32
    41e4:	ldrne	pc, [ip, #-2271]!	; 0xfffff721
    41e8:	andcs	r2, r0, r5, lsl #4
    41ec:	ldrbtmi	r9, [r9], #-3106	; 0xfffff3de
    41f0:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41f4:			; <UNDEFINED> instruction: 0x46214632
    41f8:	ldrtmi	r4, [r8], -r3, lsl #12
    41fc:			; <UNDEFINED> instruction: 0xf946f003
    4200:	ldrb	r2, [pc, r0]
    4204:			; <UNDEFINED> instruction: 0xf7fe4628
    4208:	tstcs	sl, r6, asr sl
    420c:	strtmi	r4, [r8], -r7, lsl #12
    4210:	b	1742210 <fchmod@plt+0x173f7c4>
    4214:			; <UNDEFINED> instruction: 0xf0002800
    4218:	strtmi	r8, [r9], -r5, lsr #4
    421c:			; <UNDEFINED> instruction: 0xf003a818
    4220:	strmi	pc, [r5], -fp, asr #19
    4224:			; <UNDEFINED> instruction: 0xf0402800
    4228:			; <UNDEFINED> instruction: 0xf10d8258
    422c:			; <UNDEFINED> instruction: 0xf8d908f4
    4230:	andcs	r0, r1, #24
    4234:			; <UNDEFINED> instruction: 0xf7ff4641
    4238:	mcrne	13, 0, pc, cr4, cr3, {6}	; <UNPREDICTABLE>
    423c:	subhi	pc, r8, #192, 4
    4240:	strbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4244:			; <UNDEFINED> instruction: 0xf10daa15
    4248:	andls	r0, r0, #1275068417	; 0x4c000001
    424c:	bge	595438 <fchmod@plt+0x5929ec>
    4250:			; <UNDEFINED> instruction: 0xf7fe4640
    4254:	stmdacs	r2, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    4258:	eorshi	pc, r1, #64	; 0x40
    425c:			; <UNDEFINED> instruction: 0x3053f89d
    4260:			; <UNDEFINED> instruction: 0xf0402b0a
    4264:	blls	5a4b1c <fchmod@plt+0x5a20d0>
    4268:	movwls	r9, #32279	; 0x7e17
    426c:	blcs	2ae8c <fchmod@plt+0x28440>
    4270:	blcs	7838c <fchmod@plt+0x75940>
    4274:			; <UNDEFINED> instruction: 0xf8dfdd40
    4278:	andcs	r1, r5, #180, 8	; 0xb4000000
    427c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4280:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4284:			; <UNDEFINED> instruction: 0xa010f8d9
    4288:	ldrsblt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    428c:	strbmi	r4, [r0], -r1, lsl #12
    4290:			; <UNDEFINED> instruction: 0xf7fe910a
    4294:			; <UNDEFINED> instruction: 0xf8d9ea10
    4298:	bl	feea42f0 <fchmod@plt+0xfeea18a4>
    429c:			; <UNDEFINED> instruction: 0xf8dd030b
    42a0:	movwls	ip, #32860	; 0x805c
    42a4:	movweq	lr, #52072	; 0xcb68
    42a8:	ldmib	sp, {r0, r3, r8, r9, ip, pc}^
    42ac:	stmdbls	sl, {r3, r8, r9, sp}
    42b0:	andgt	pc, ip, sp, asr #17
    42b4:	andlt	pc, r8, sp, asr #17
    42b8:	stmdage	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    42bc:			; <UNDEFINED> instruction: 0xf04f1a12
    42c0:			; <UNDEFINED> instruction: 0xf1630001
    42c4:	blne	ff484ecc <fchmod@plt+0xff482480>
    42c8:	movweq	pc, #355	; 0x163	; <UNPREDICTABLE>
    42cc:	movwcs	lr, #18893	; 0x49cd
    42d0:	tstcs	r8, #3620864	; 0x374000
    42d4:	b	1a422d4 <fchmod@plt+0x1a3f888>
    42d8:			; <UNDEFINED> instruction: 0xf8df9c0f
    42dc:	strtmi	r3, [r8], -r0, asr #8
    42e0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    42e4:	stmiapl	r3!, {r0, r2, r9, sp}^
    42e8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    42ec:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42f0:	strtmi	r4, [r8], -r1, lsl #12
    42f4:			; <UNDEFINED> instruction: 0xf908f005
    42f8:	ldrmi	r2, [pc], -r1, lsl #6
    42fc:			; <UNDEFINED> instruction: 0x4640e73d
    4300:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4304:			; <UNDEFINED> instruction: 0x1010f8d9
    4308:	ldrtmi	r9, [r3], -r7, lsl #20
    430c:			; <UNDEFINED> instruction: 0x5014f8d9
    4310:	smlabbls	sl, r9, sl, r1
    4314:	streq	lr, [r6], #-2917	; 0xfffff49b
    4318:			; <UNDEFINED> instruction: 0xf8d9940b
    431c:	ldmib	sp, {r3, r4, ip}^
    4320:	bne	915750 <fchmod@plt+0x912d04>
    4324:			; <UNDEFINED> instruction: 0xf165a81a
    4328:	andls	r0, r0, r0, lsl #10
    432c:	strmi	r1, [r8], -r4, ror #23
    4330:			; <UNDEFINED> instruction: 0xf1659906
    4334:			; <UNDEFINED> instruction: 0xf0010500
    4338:	stmdacs	r0, {r0, r1, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    433c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4340:	strls	fp, [r7], #-4004	; 0xfffff05c
    4344:	ble	ff5d5c04 <fchmod@plt+0xff5d31b8>
    4348:	andcs	r4, r5, #4096000	; 0x3e8000
    434c:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    4350:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4354:	ldrdne	pc, [r0], -r9
    4358:			; <UNDEFINED> instruction: 0xf0049a1c
    435c:	stmdage	r4!, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
    4360:			; <UNDEFINED> instruction: 0xf8b4f005
    4364:			; <UNDEFINED> instruction: 0xf0089e25
    4368:			; <UNDEFINED> instruction: 0x4604fef7
    436c:	teqle	sl, r0, lsl #16
    4370:			; <UNDEFINED> instruction: 0xf7fe9824
    4374:	ldr	lr, [r5, -r4, asr #22]!
    4378:			; <UNDEFINED> instruction: 0xf7fe9822
    437c:	strbmi	lr, [r8], -r0, asr #22
    4380:			; <UNDEFINED> instruction: 0xf954f001
    4384:	andcs	r4, r5, #236, 18	; 0x3b0000
    4388:	ldrbtmi	r2, [r9], #-0
    438c:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4390:	strmi	r2, [r1], -r2, lsl #4
    4394:			; <UNDEFINED> instruction: 0xf0084620
    4398:	stclne	15, cr15, [fp], #-52	; 0xffffffcc
    439c:	stmibmi	r7!, {r1, r3, ip, lr, pc}^
    43a0:	andcs	r2, r0, r5, lsl #4
    43a4:			; <UNDEFINED> instruction: 0xf7fe4479
    43a8:	andcs	lr, r0, #140, 16	; 0x8c0000
    43ac:	strtmi	r4, [r8], -r1, lsl #12
    43b0:			; <UNDEFINED> instruction: 0xff00f008
    43b4:	blls	62abd4 <fchmod@plt+0x628188>
    43b8:	svclt	0x00183a00
    43bc:	blcs	cbc8 <fchmod@plt+0xa17c>
    43c0:	andcs	fp, r0, #24, 30	; 0x60
    43c4:			; <UNDEFINED> instruction: 0xf0402a00
    43c8:	bmi	ff7645f8 <fchmod@plt+0xff761bac>
    43cc:	ldrbtmi	r4, [sl], #-3016	; 0xfffff438
    43d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    43d4:	subsmi	r9, sl, r7, asr #22
    43d8:	cmphi	lr, r0, asr #32	; <UNPREDICTABLE>
    43dc:	ldc	0, cr11, [sp], #292	; 0x124
    43e0:	pop	{r1, r8, r9, fp, pc}
    43e4:	stmdals	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    43e8:	bl	2423e8 <fchmod@plt+0x23f99c>
    43ec:			; <UNDEFINED> instruction: 0xf0014648
    43f0:	stmdals	r5!, {r0, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    43f4:	bl	c23f4 <fchmod@plt+0xbf9a8>
    43f8:	cdp2	0, 10, cr15, cr14, cr8, {0}
    43fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    4400:	ldmibmi	r0, {r0, r1, r5, r6, r8, ip, lr, pc}^
    4404:	ldrbtmi	sl, [r9], #-3101	; 0xfffff3e3
    4408:	tstls	r6, r0, lsr #12
    440c:			; <UNDEFINED> instruction: 0xf001460a
    4410:	stmdbls	r6, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4414:			; <UNDEFINED> instruction: 0xf0014620
    4418:	blls	3c3b8c <fchmod@plt+0x3c1140>
    441c:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    4420:			; <UNDEFINED> instruction: 0xf0002b03
    4424:	blls	3a4724 <fchmod@plt+0x3a1cd8>
    4428:			; <UNDEFINED> instruction: 0xf100079e
    442c:	blls	3a4704 <fchmod@plt+0x3a1cb8>
    4430:			; <UNDEFINED> instruction: 0xf14007dd
    4434:	stmibmi	r4, {r0, r1, r8, pc}^
    4438:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    443c:	stc2l	0, cr15, [r8, #4]
    4440:	ldrbeq	r9, [r8, -lr, lsl #22]
    4444:	adchi	pc, r1, r0, lsl #2
    4448:	ldreq	r9, [r9, -lr, lsl #22]
    444c:	sbchi	pc, r8, r0, lsl #2
    4450:			; <UNDEFINED> instruction: 0x462049be
    4454:			; <UNDEFINED> instruction: 0xf0014479
    4458:	ldmibmi	sp!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    445c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4460:	ldc2	0, cr15, [r6, #4]!
    4464:			; <UNDEFINED> instruction: 0x462049bb
    4468:			; <UNDEFINED> instruction: 0xf0014479
    446c:			; <UNDEFINED> instruction: 0x2100fdb1
    4470:			; <UNDEFINED> instruction: 0xf0049824
    4474:	stmdals	r4!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4478:	b	ff042478 <fchmod@plt+0xff03fa2c>
    447c:	ldrbtmi	r4, [r8], #-2230	; 0xfffff74a
    4480:	b	fe742480 <fchmod@plt+0xfe73fa34>
    4484:			; <UNDEFINED> instruction: 0xb1ab9b12
    4488:	mvnsne	pc, r0, asr #4
    448c:			; <UNDEFINED> instruction: 0xf7fe4618
    4490:	cmplt	r8, r8, ror #18
    4494:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4498:	blcs	45e4ac <fchmod@plt+0x45ba60>
    449c:	tsthi	r7, r0, asr #32	; <UNPREDICTABLE>
    44a0:	ldrbeq	r9, [sl], lr, lsl #22
    44a4:	rscshi	pc, sl, r0, lsl #2
    44a8:			; <UNDEFINED> instruction: 0xf7fe9812
    44ac:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    44b0:	addshi	pc, ip, r0, asr #32
    44b4:			; <UNDEFINED> instruction: 0xf0014620
    44b8:	stmibmi	r8!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    44bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    44c0:	svc	0x00fef7fd
    44c4:	blx	ff2c04ee <fchmod@plt+0xff2bdaa2>
    44c8:	stmdals	r4!, {r2, r5, r6, r7, sl, sp, lr, pc}
    44cc:	b	fe5c24cc <fchmod@plt+0xfe5bfa80>
    44d0:	ldrtmi	r4, [r0], -r3, lsr #19
    44d4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    44d8:	cdp2	0, 6, cr15, cr12, cr8, {0}
    44dc:	blls	67e22c <fchmod@plt+0x67b7e0>
    44e0:			; <UNDEFINED> instruction: 0xf43f2b00
    44e4:			; <UNDEFINED> instruction: 0xf64caf72
    44e8:			; <UNDEFINED> instruction: 0xf64945cd
    44ec:			; <UNDEFINED> instruction: 0xf6491498
    44f0:	vqadd.s8	d17, d22, d9
    44f4:			; <UNDEFINED> instruction: 0xf6cc6767
    44f8:			; <UNDEFINED> instruction: 0xf6c145cc
    44fc:			; <UNDEFINED> instruction: 0xf6c11499
    4500:	vshr.s64	d17, d9, #58
    4504:	strcs	r6, [r0], -r6, ror #14
    4508:	blx	fe1fc52e <fchmod@plt+0xfe1f9ae2>
    450c:	ldrbne	r6, [fp, r3, lsl #2]
    4510:			; <UNDEFINED> instruction: 0x03a1ebd3
    4514:	svcge	0x0059f43f
    4518:	blx	155d7a <fchmod@plt+0x15332e>
    451c:	bl	fec14930 <fchmod@plt+0xfec11ee4>
    4520:	ldmle	r2!, {r0, r4, r5, r6, r8, r9, sl, fp}^
    4524:	tstls	r9, #-2147483647	; 0x80000001
    4528:	adccc	pc, r3, #64, 4
    452c:	mlsle	pc, r3, r2, r4	; <UNPREDICTABLE>
    4530:	msrvc	SPSR_fc, #683671552	; 0x28c00000
    4534:			; <UNDEFINED> instruction: 0xf63f2b01
    4538:	stmmi	sl, {r3, r6, r8, r9, sl, fp, sp, pc}
    453c:			; <UNDEFINED> instruction: 0xf7ff4478
    4540:	strb	pc, [r2, -r7, lsl #24]	; <UNPREDICTABLE>
    4544:	andcs	r4, r5, #136, 18	; 0x220000
    4548:	ldrbtmi	r2, [r9], #-0
    454c:	svc	0x00b8f7fd
    4550:	bne	43fdb8 <fchmod@plt+0x43d36c>
    4554:	blx	15c056e <fchmod@plt+0x15bdb22>
    4558:	bge	43fdc0 <fchmod@plt+0x43d374>
    455c:	stmibmi	r3, {r2, r9, sl, lr}
    4560:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4564:			; <UNDEFINED> instruction: 0xf7fd2000
    4568:	ldrbmi	lr, [r1], -ip, lsr #31
    456c:	strtmi	r4, [r0], -r2, lsl #12
    4570:	blx	ff442576 <fchmod@plt+0xff43fb2a>
    4574:	andcs	r4, r5, #2064384	; 0x1f8000
    4578:	andcs	r4, r0, lr, ror ip
    457c:	mrc	4, 0, r4, cr8, cr9, {3}
    4580:			; <UNDEFINED> instruction: 0xf7fdaa10
    4584:	ldrbtmi	lr, [ip], #-3998	; 0xfffff062
    4588:	ldmdbmi	fp!, {r0, r1, r3, r8, sl, sp, lr, pc}^
    458c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4590:	ldc2	0, cr15, [lr, #-4]
    4594:	ldmdbmi	r9!, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    4598:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    459c:	ldc2	0, cr15, [r8, #-4]
    45a0:	ldmdbmi	r7!, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    45a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    45a8:	ldc2	0, cr15, [r2, #-4]
    45ac:	ldmdbmi	r5!, {r3, r6, r8, r9, sl, sp, lr, pc}^
    45b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45b4:	svc	0x0084f7fd
    45b8:	andsne	lr, r8, #3620864	; 0x374000
    45bc:	blx	8c05d6 <fchmod@plt+0x8bdb8a>
    45c0:	andcs	r4, r5, #1851392	; 0x1c4000
    45c4:	ldrbtmi	r2, [r9], #-0
    45c8:	svc	0x007af7fd
    45cc:			; <UNDEFINED> instruction: 0xf0044621
    45d0:	stmdbmi	lr!, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
    45d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    45d8:	svc	0x0072f7fd
    45dc:	blx	4c05f6 <fchmod@plt+0x4bdbaa>
    45e0:	strtmi	r4, [r0], -fp, ror #18
    45e4:			; <UNDEFINED> instruction: 0xf0014479
    45e8:			; <UNDEFINED> instruction: 0xe731fcf3
    45ec:	andcs	r4, r5, #1720320	; 0x1a4000
    45f0:	ldrbtmi	r2, [r9], #-0
    45f4:	svc	0x0064f7fd
    45f8:	blx	8c0612 <fchmod@plt+0x8bdbc6>
    45fc:	andcs	r4, r5, #1671168	; 0x198000
    4600:	ldrbtmi	r2, [r9], #-0
    4604:	svc	0x005cf7fd
    4608:	bne	43fe70 <fchmod@plt+0x43d424>
    460c:	blx	ffec0624 <fchmod@plt+0xffebdbd8>
    4610:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    4614:	blx	fe74261a <fchmod@plt+0xfe73fbce>
    4618:	mrc	6, 0, lr, cr8, cr7, {6}
    461c:			; <UNDEFINED> instruction: 0x4620aa10
    4620:	andcs	r4, r5, #1556480	; 0x17c000
    4624:			; <UNDEFINED> instruction: 0xf7fd4479
    4628:	strtmi	lr, [fp], -ip, asr #30
    462c:	andscs	r4, r0, #84934656	; 0x5100000
    4630:	blx	ffa40648 <fchmod@plt+0xffa3dbfc>
    4634:	andcs	r4, r5, #1490944	; 0x16c000
    4638:			; <UNDEFINED> instruction: 0xe7934479
    463c:			; <UNDEFINED> instruction: 0xf44f9b0e
    4640:	bmi	1660cd0 <fchmod@plt+0x165e284>
    4644:	movwls	r4, #2137	; 0x859
    4648:	blmi	1655838 <fchmod@plt+0x1652dec>
    464c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    4650:	blx	440668 <fchmod@plt+0x43dc1c>
    4654:			; <UNDEFINED> instruction: 0x46644957
    4658:	bge	43fec0 <fchmod@plt+0x43d474>
    465c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    4660:	str	r2, [r0, r5, lsl #4]
    4664:	andcs	r4, r5, #84, 18	; 0x150000
    4668:			; <UNDEFINED> instruction: 0xf7fd4479
    466c:			; <UNDEFINED> instruction: 0xf004ef2a
    4670:	ldmdbmi	r2, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    4674:	strtmi	r2, [r8], -r5, lsl #4
    4678:			; <UNDEFINED> instruction: 0xf7fd4479
    467c:			; <UNDEFINED> instruction: 0xf004ef22
    4680:	stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4684:	strtmi	r2, [r8], -r5, lsl #4
    4688:			; <UNDEFINED> instruction: 0xf7fd4479
    468c:			; <UNDEFINED> instruction: 0xf8d9ef1a
    4690:	bls	708698 <fchmod@plt+0x705c4c>
    4694:	blx	fedc06ac <fchmod@plt+0xfedbdc60>
    4698:	svc	0x001ef7fd
    469c:	andcs	r4, r5, #1196032	; 0x124000
    46a0:	ldrbtmi	r2, [r9], #-0
    46a4:	svc	0x000cf7fd
    46a8:			; <UNDEFINED> instruction: 0xf0049912
    46ac:	stmdbmi	r6, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    46b0:	andcs	r2, r0, r5, lsl #4
    46b4:			; <UNDEFINED> instruction: 0xf7fd4479
    46b8:			; <UNDEFINED> instruction: 0xf004ef04
    46bc:	stmdbmi	r3, {r0, r6, r7, r9, fp, ip, sp, lr, pc}^
    46c0:	andcs	r2, r0, r5, lsl #4
    46c4:			; <UNDEFINED> instruction: 0xf7fd4479
    46c8:			; <UNDEFINED> instruction: 0x4641eefc
    46cc:	blx	fe6c06e4 <fchmod@plt+0xfe6bdc98>
    46d0:			; <UNDEFINED> instruction: 0x4628493f
    46d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    46d8:	ldmdbmi	lr!, {r0, r2, r6, r8, r9, sl, sp, lr, pc}
    46dc:	andcs	r2, r0, r5, lsl #4
    46e0:			; <UNDEFINED> instruction: 0xf7fd4479
    46e4:	strtmi	lr, [r9], -lr, ror #29
    46e8:	blx	fe340700 <fchmod@plt+0xfe33dcb4>
    46ec:	ldrdeq	r4, [r2], -r2
    46f0:	andeq	r0, r0, r4, lsl #5
    46f4:			; <UNDEFINED> instruction: 0x00024eb0
    46f8:	andeq	lr, r0, r0, ror #25
    46fc:	andeq	lr, r0, r8, lsr sp
    4700:	strdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4704:	andeq	lr, r0, r2, lsl sl
    4708:	andeq	lr, r0, ip, lsr #14
    470c:	andeq	lr, r0, r4, lsl #17
    4710:	andeq	lr, r0, ip, asr #16
    4714:	andeq	lr, r0, r4, asr #16
    4718:	andeq	lr, r0, ip, ror #17
    471c:	andeq	r0, r0, r8, asr #5
    4720:	andeq	lr, r0, r2, ror r3
    4724:	andeq	lr, r0, lr, ror #20
    4728:	andeq	lr, r0, r0, asr r8
    472c:	andeq	lr, r0, sl, lsl #17
    4730:	strdeq	lr, [r0], -r4
    4734:	andeq	lr, r0, r6, lsl #15
    4738:	andeq	lr, r0, r2, asr #19
    473c:			; <UNDEFINED> instruction: 0x0000e9b8
    4740:	andeq	r4, r2, sl, lsr r9
    4744:	andeq	lr, r0, lr, lsl #5
    4748:	andeq	lr, r0, sl, asr #16
    474c:	andeq	lr, r0, ip, ror r8
    4750:	andeq	sp, r0, r6, lsr sl
    4754:	andeq	lr, r0, ip, ror #16
    4758:	andeq	lr, r0, sl, lsr #1
    475c:			; <UNDEFINED> instruction: 0x0000e6b2
    4760:			; <UNDEFINED> instruction: 0x0000e1be
    4764:	andeq	sp, r0, r4, asr #20
    4768:	ldrdeq	lr, [r0], -r2
    476c:	andeq	lr, r0, r2, lsr #5
    4770:	andeq	lr, r0, ip, lsr #8
    4774:	andeq	lr, r0, r6, lsl #2
    4778:	andeq	lr, r0, sl, lsr r7
    477c:	andeq	lr, r0, r6, ror #13
    4780:	ldrdeq	lr, [r0], -r6
    4784:	andeq	lr, r0, lr, asr #6
    4788:	andeq	lr, r0, r2, lsl r3
    478c:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
    4790:	andeq	lr, r0, r8, ror #13
    4794:	andeq	lr, r0, sl, lsr r7
    4798:	andeq	lr, r0, r6, ror #7
    479c:	andeq	lr, r0, r2, asr r7
    47a0:	andeq	lr, r0, r0, asr #6
    47a4:	andeq	lr, r0, r0, lsr #3
    47a8:	andeq	lr, r0, r4, ror r8
    47ac:	andeq	lr, r0, r0, ror #12
    47b0:	andeq	lr, r0, sl, lsr r6
    47b4:	andeq	lr, r0, r2, lsr r2
    47b8:	andeq	lr, r0, ip, asr #4
    47bc:	andeq	lr, r0, r4, asr #11
    47c0:	andeq	lr, r0, r4, ror r5
    47c4:	andeq	lr, r0, r6, ror #12
    47c8:	andeq	lr, r0, r8, lsr r6
    47cc:	andeq	lr, r0, r0, ror #7
    47d0:	andeq	lr, r0, sl, lsr #7
    47d4:	strdeq	lr, [r0], -r8
    47d8:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    47dc:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
    47e0:	stmdavs	r4, {r0, r1, r3, r6, r8, ip, sp, pc}^
    47e4:			; <UNDEFINED> instruction: 0x4618b99c
    47e8:	movwcs	r4, #5666	; 0x1622
    47ec:			; <UNDEFINED> instruction: 0xf7ff4621
    47f0:			; <UNDEFINED> instruction: 0x4620fb15
    47f4:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    47f8:	andcs	r4, r5, #24, 12	; 0x1800000
    47fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4800:	blmi	200188 <fchmod@plt+0x1fd73c>
    4804:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4808:			; <UNDEFINED> instruction: 0xf0056819
    480c:	stmdbmi	r5, {r0, r3, r6, fp, ip, sp, lr, pc}
    4810:	andcs	r2, r0, r5, lsl #4
    4814:			; <UNDEFINED> instruction: 0xe7f24479
    4818:	andeq	r4, r2, sl, lsr #10
    481c:	andeq	lr, r0, r0, ror r5
    4820:	andeq	r0, r0, r8, lsl #5
    4824:	andeq	lr, r0, ip, ror r5
    4828:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    482c:	ldrbtmi	r4, [sp], #-3342	; 0xfffff2f2
    4830:	stmdavs	r4, {r0, r1, r3, r6, r8, ip, sp, pc}^
    4834:			; <UNDEFINED> instruction: 0x4618b99c
    4838:	strtmi	r4, [r3], -r2, lsr #12
    483c:			; <UNDEFINED> instruction: 0xf7ff4621
    4840:	strtmi	pc, [r0], -sp, ror #21
    4844:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    4848:	andcs	r4, r5, #24, 12	; 0x1800000
    484c:			; <UNDEFINED> instruction: 0xf7fd4479
    4850:	blmi	200138 <fchmod@plt+0x1fd6ec>
    4854:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4858:			; <UNDEFINED> instruction: 0xf0056819
    485c:	stmdbmi	r5, {r0, r5, fp, ip, sp, lr, pc}
    4860:	andcs	r2, r0, r5, lsl #4
    4864:			; <UNDEFINED> instruction: 0xe7f24479
    4868:	ldrdeq	r4, [r2], -sl
    486c:	andeq	lr, r0, r0, lsr #10
    4870:	andeq	r0, r0, r8, lsl #5
    4874:	andeq	lr, r0, ip, lsr #10
    4878:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
    487c:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    4880:	stmdavs	r1, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    4884:	stmvs	r2, {r0, r6, r8, ip, sp, pc}
    4888:	ldrmi	fp, [r8], -sl, lsr #19
    488c:	movwcs	r2, #4610	; 0x1202
    4890:	blx	ff142894 <fchmod@plt+0xff13fe48>
    4894:	ldclt	0, cr2, [r0, #-0]
    4898:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    489c:	stmdbmi	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    48a0:	andcs	r4, r5, #24, 12	; 0x1800000
    48a4:			; <UNDEFINED> instruction: 0xf7fd4479
    48a8:	blmi	2400e0 <fchmod@plt+0x23d694>
    48ac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    48b0:			; <UNDEFINED> instruction: 0xf0046819
    48b4:	stmdbmi	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    48b8:	andcs	r2, r0, r5, lsl #4
    48bc:			; <UNDEFINED> instruction: 0xe7f24479
    48c0:	andeq	r4, r2, sl, lsl #9
    48c4:	andeq	sp, r0, r6, ror #13
    48c8:	andeq	lr, r0, r8, asr #9
    48cc:	andeq	r0, r0, r8, lsl #5
    48d0:	andeq	lr, r0, r4, lsl #10
    48d4:	cfldr32mi	mvfx11, [r5, #-448]	; 0xfffffe40
    48d8:	ldrbtmi	r4, [sp], #-2837	; 0xfffff4eb
    48dc:	stmiapl	fp!, {r1, r2, fp, sp, lr}^
    48e0:	blcs	1e954 <fchmod@plt+0x1bf08>
    48e4:	andcs	fp, r6, #12, 30	; 0x30
    48e8:	cmplt	lr, r7, lsl #4
    48ec:	biclt	r6, r1, r1, asr #16
    48f0:	stmiblt	ip, {r2, r7, fp, sp, lr}
    48f4:			; <UNDEFINED> instruction: 0x46234630
    48f8:	blx	fe4428fc <fchmod@plt+0xfe43feb0>
    48fc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4900:	ldrtmi	r4, [r0], -ip, lsl #18
    4904:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4908:	ldcl	7, cr15, [sl, #1012]	; 0x3f4
    490c:	stmiapl	fp!, {r1, r3, r8, r9, fp, lr}^
    4910:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    4914:			; <UNDEFINED> instruction: 0xffc4f004
    4918:	andcs	r4, r5, #8, 18	; 0x20000
    491c:	ldrbtmi	r2, [r9], #-0
    4920:			; <UNDEFINED> instruction: 0x4608e7f2
    4924:	andcs	r4, r5, #98304	; 0x18000
    4928:			; <UNDEFINED> instruction: 0xe7ed4479
    492c:	andeq	r4, r2, lr, lsr #8
    4930:	andeq	r0, r0, r0, ror #4
    4934:	strdeq	lr, [r0], -r2
    4938:	andeq	r0, r0, r8, lsl #5
    493c:	andeq	lr, r0, r2, lsr #9
    4940:	andeq	lr, r0, r4, lsl #10
    4944:	tstcs	r1, r3, lsl #22
    4948:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
    494c:	mulsvs	r9, fp, r8
    4950:	svclt	0x00c0f7ff
    4954:			; <UNDEFINED> instruction: 0x000243be
    4958:	andeq	r0, r0, r0, ror #4
    495c:	mvnsmi	lr, sp, lsr #18
    4960:			; <UNDEFINED> instruction: 0xf8df6804
    4964:	ldrbtmi	r8, [r8], #156	; 0x9c
    4968:	eorsle	r2, r9, r0, lsl #24
    496c:	blcs	b62a00 <fchmod@plt+0xb5ffb4>
    4970:	stmdavs	r6, {r1, r2, r5, ip, lr, pc}^
    4974:	eorsle	r2, sp, r0, lsl #28
    4978:	svccs	0x00006887
    497c:	bmi	878e58 <fchmod@plt+0x87640c>
    4980:	stmdami	r1!, {r0, r4, r5, r9, sl, lr}
    4984:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    4988:	blx	15c09b0 <fchmod@plt+0x15bdf64>
    498c:			; <UNDEFINED> instruction: 0x46314a1f
    4990:			; <UNDEFINED> instruction: 0xf858463b
    4994:	ldmdavs	r2, {r1, sp}
    4998:	svclt	0x000c2a00
    499c:	andcs	r2, r7, #1610612736	; 0x60000000
    49a0:	strtmi	r4, [r0], -r5, lsl #12
    49a4:	blx	ec29a8 <fchmod@plt+0xebff5c>
    49a8:	strtmi	r4, [r9], -r0, lsr #12
    49ac:	andscs	r2, r2, #67108864	; 0x4000000
    49b0:	blx	d429b4 <fchmod@plt+0xd3ff68>
    49b4:			; <UNDEFINED> instruction: 0xf7fd4628
    49b8:	ldrtmi	lr, [r8], -r6, lsr #26
    49bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    49c0:	blcs	22b54 <fchmod@plt+0x20108>
    49c4:	ldmdbmi	r2, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    49c8:	andcs	r4, r5, #24, 12	; 0x1800000
    49cc:			; <UNDEFINED> instruction: 0xf7fd4479
    49d0:	blmi	43ffb8 <fchmod@plt+0x43d56c>
    49d4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    49d8:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    49dc:			; <UNDEFINED> instruction: 0xff60f004
    49e0:	strtmi	r4, [r0], -sp, lsl #18
    49e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    49e8:	stmdbmi	ip, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    49ec:	andcs	r2, r0, r5, lsl #4
    49f0:			; <UNDEFINED> instruction: 0xe7ec4479
    49f4:	ldrtmi	r4, [r0], -sl, lsl #18
    49f8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    49fc:	svclt	0x0000e7e7
    4a00:	andeq	r4, r2, r2, lsr #7
    4a04:	strdeq	sp, [r0], -ip
    4a08:			; <UNDEFINED> instruction: 0x0000d6b2
    4a0c:	andeq	r0, r0, r0, ror #4
    4a10:	andeq	lr, r0, ip, lsr #9
    4a14:	andeq	r0, r0, r8, lsl #5
    4a18:	andeq	lr, r0, r2, lsl r4
    4a1c:	ldrdeq	lr, [r0], -r0
    4a20:	andeq	lr, r0, r2, lsr r4
    4a24:	strlt	r6, [r0, #-2056]	; 0xfffff7f8
    4a28:	andls	fp, r1, r3, lsl #1
    4a2c:	cdp2	0, 8, cr15, cr14, cr6, {0}
    4a30:	andlt	r9, r3, r1, lsl #16
    4a34:	bl	142bb0 <fchmod@plt+0x140164>
    4a38:	stcllt	7, cr15, [r2], #1012	; 0x3f4
    4a3c:	svcmi	0x00f0e92d
    4a40:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    4a44:	bmi	1327654 <fchmod@plt+0x1324c08>
    4a48:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
    4a4c:	blpl	142bac <fchmod@plt+0x140160>
    4a50:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
    4a54:	movwls	r6, #55323	; 0xd81b
    4a58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a5c:	stmib	sp, {r8, r9, sp}^
    4a60:	movwls	r3, #49930	; 0xc30a
    4a64:	subsle	r2, pc, r0, lsl #26
    4a68:	svcge	0x000a4a45
    4a6c:			; <UNDEFINED> instruction: 0xa114f8df
    4a70:	beq	440298 <fchmod@plt+0x43d84c>
    4a74:	sxtab16mi	r4, r9, sl, ror #8
    4a78:			; <UNDEFINED> instruction: 0x469844fa
    4a7c:	bcs	fe4402a4 <fchmod@plt+0xfe43d858>
    4a80:			; <UNDEFINED> instruction: 0xf7fde014
    4a84:	andcs	lr, r5, #80, 28	; 0x500
    4a88:	blcs	9ea9c <fchmod@plt+0x9c050>
    4a8c:	mrc	1, 0, sp, cr8, cr12, {2}
    4a90:	mulcs	r0, r0, sl
    4a94:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    4a98:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx10
    4a9c:			; <UNDEFINED> instruction: 0xf1081a10
    4aa0:			; <UNDEFINED> instruction: 0xf0080801
    4aa4:			; <UNDEFINED> instruction: 0xf856f8db
    4aa8:	cmplt	r5, #4, 22	; 0x1000
    4aac:			; <UNDEFINED> instruction: 0xf0084638
    4ab0:	strtmi	pc, [fp], -fp, lsr #29
    4ab4:	ldrbmi	r4, [r1], -sl, asr #12
    4ab8:			; <UNDEFINED> instruction: 0xf0084638
    4abc:	stmdals	ip, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4ac0:			; <UNDEFINED> instruction: 0xf7fd2100
    4ac4:	mcrne	13, 0, lr, cr4, cr14, {4}
    4ac8:	andcs	sp, r0, #224256	; 0x36c00
    4acc:			; <UNDEFINED> instruction: 0xf04fab07
    4ad0:	movwls	r3, #19711	; 0x4cff
    4ad4:	blcc	c18 <calloc@plt-0x170c>
    4ad8:	ldrmi	r2, [r1], -r1, lsl #6
    4adc:	stmib	sp, {r1, r8, sl, sp}^
    4ae0:	stmib	sp, {r1, sl, fp, ip, sp, pc}^
    4ae4:	movwcs	r3, #17664	; 0x4500
    4ae8:			; <UNDEFINED> instruction: 0xf95ef001
    4aec:			; <UNDEFINED> instruction: 0xf1712800
    4af0:	blle	7456f8 <fchmod@plt+0x742cac>
    4af4:			; <UNDEFINED> instruction: 0xf7fd4620
    4af8:			; <UNDEFINED> instruction: 0xf856ef82
    4afc:	vstrcs	d5, [r0, #-16]
    4b00:			; <UNDEFINED> instruction: 0x4638d1d4
    4b04:			; <UNDEFINED> instruction: 0xffb8f008
    4b08:	svceq	0x0000f1b8
    4b0c:	bmi	7b8fb0 <fchmod@plt+0x7b6564>
    4b10:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    4b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b18:	subsmi	r9, sl, sp, lsl #22
    4b1c:	andlt	sp, pc, sp, lsl r1	; <UNPREDICTABLE>
    4b20:	blhi	bfe1c <fchmod@plt+0xbd3d0>
    4b24:	svchi	0x00f0e8bd
    4b28:			; <UNDEFINED> instruction: 0xf008a80a
    4b2c:	strb	pc, [lr, r5, lsr #31]!	; <UNPREDICTABLE>
    4b30:	andcs	r4, r5, #360448	; 0x58000
    4b34:	ldrbtmi	r2, [r9], #-0
    4b38:	stcl	7, cr15, [r2], {253}	; 0xfd
    4b3c:	bcs	4403a4 <fchmod@plt+0x43d958>
    4b40:	stmdbls	ip, {r0, r3, r8, r9, fp, ip, pc}
    4b44:			; <UNDEFINED> instruction: 0xf85ef004
    4b48:	andcs	r4, r0, r1, lsl r9
    4b4c:			; <UNDEFINED> instruction: 0xf7fd4479
    4b50:			; <UNDEFINED> instruction: 0x464aecb8
    4b54:			; <UNDEFINED> instruction: 0xf0044629
    4b58:			; <UNDEFINED> instruction: 0xf7fdf873
    4b5c:	andcs	lr, r5, #48640	; 0xbe00
    4b60:	andls	r4, r0, #12, 18	; 0x30000
    4b64:	bmi	31640c <fchmod@plt+0x3139c0>
    4b68:			; <UNDEFINED> instruction: 0x46434479
    4b6c:			; <UNDEFINED> instruction: 0xf7fd447a
    4b70:			; <UNDEFINED> instruction: 0x4641ef54
    4b74:			; <UNDEFINED> instruction: 0xf846f004
    4b78:			; <UNDEFINED> instruction: 0x000242be
    4b7c:	andeq	r0, r0, r4, lsl #5
    4b80:	andeq	lr, r0, r4, lsl #9
    4b84:	andeq	sp, r0, r0, asr #11
    4b88:	strdeq	r4, [r2], -r6
    4b8c:	muleq	r0, r2, r3
    4b90:	ldrdeq	lr, [r0], -ip
    4b94:	andeq	lr, r0, ip, lsr #8
    4b98:	strdeq	lr, [r0], -ip
    4b9c:			; <UNDEFINED> instruction: 0xf1007cc3
    4ba0:	blcs	b853f4 <fchmod@plt+0xb829a8>
    4ba4:	stclvc	0, cr13, [r3], {4}
    4ba8:	andle	r2, r6, lr, lsr #22
    4bac:	ldrbmi	r2, [r0, -r1]!
    4bb0:	blcs	22d04 <fchmod@plt+0x202b8>
    4bb4:			; <UNDEFINED> instruction: 0x4618d1f7
    4bb8:	ldmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
    4bbc:	blcs	b913c8 <fchmod@plt+0xb8e97c>
    4bc0:	ldmdavc	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4bc4:	rscsle	r2, r2, r0, lsl #16
    4bc8:	svclt	0x0000e7f0
    4bcc:	mvnsmi	lr, sp, lsr #18
    4bd0:	stmdavs	r1, {r0, r2, r3, r9, sl, lr}
    4bd4:	ldcmi	6, cr4, [sl], {30}
    4bd8:	stcne	6, cr4, [sl, #-92]	; 0xffffffa4
    4bdc:	ldrbtmi	r6, [ip], #-2059	; 0xfffff7f5
    4be0:	eorvs	r6, fp, r2
    4be4:	ldmdami	r7, {r0, r1, r6, r7, r8, ip, sp, pc}
    4be8:			; <UNDEFINED> instruction: 0xf0064478
    4bec:			; <UNDEFINED> instruction: 0xf7fdfcb3
    4bf0:	strmi	lr, [r4], -lr, ror #28
    4bf4:	strmi	fp, [r3], -r0, ror #3
    4bf8:	ldmdami	r3, {r3, r4, r5, sp, lr}
    4bfc:			; <UNDEFINED> instruction: 0xf04f2201
    4c00:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    4c04:			; <UNDEFINED> instruction: 0xf97ef004
    4c08:	ldrtmi	r6, [r3], -r8, lsr #16
    4c0c:	andcs	r4, sl, #34603008	; 0x2100000
    4c10:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4c14:	stmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c18:	ldrmi	r4, [r8], -ip, lsl #18
    4c1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4c20:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4c24:	stmiapl	r3!, {r1, r3, r8, r9, fp, lr}^
    4c28:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    4c2c:	cdp2	0, 3, cr15, cr8, cr4, {0}
    4c30:	andcs	r4, r5, #8, 18	; 0x20000
    4c34:			; <UNDEFINED> instruction: 0xf7fd4479
    4c38:			; <UNDEFINED> instruction: 0xf004ec44
    4c3c:	svclt	0x0000f801
    4c40:	andeq	r4, r2, sl, lsr #2
    4c44:	andeq	sp, r0, ip, asr #18
    4c48:			; <UNDEFINED> instruction: 0xfffffe1f
    4c4c:	andeq	lr, r0, lr, asr #2
    4c50:	andeq	r0, r0, r8, lsl #5
    4c54:	muleq	r0, r4, r3
    4c58:	svcmi	0x00f0e92d
    4c5c:	blhi	c0118 <fchmod@plt+0xbd6cc>
    4c60:	cdpmi	15, 12, cr4, cr15, cr14, {6}
    4c64:	ldrbtmi	r4, [pc], #-3279	; 4c6c <fchmod@plt+0x2220>
    4c68:	cfstr32pl	mvfx15, [r5, #692]	; 0x2b4
    4c6c:	addlt	r4, r5, lr, ror r4
    4c70:			; <UNDEFINED> instruction: 0xf50d4acd
    4c74:	stfges	f5, [sp, #-532]	; 0xfffffdec
    4c78:	tstcc	ip, r9, lsl #12
    4c7c:			; <UNDEFINED> instruction: 0xf10d593c
    4c80:	vmov.16	d8[0], r0
    4c84:	stmdavs	r4!, {r4, r9, fp}
    4c88:			; <UNDEFINED> instruction: 0xf04f600c
    4c8c:	strcs	r0, [r0], #-1024	; 0xfffffc00
    4c90:	ldrbmi	r9, [r9], -sp, lsl #8
    4c94:	strmi	lr, [r1], #-2501	; 0xfffff63b
    4c98:	bmi	ff11af6c <fchmod@plt+0xff118520>
    4c9c:			; <UNDEFINED> instruction: 0xf7fd447a
    4ca0:	mcrrne	14, 6, lr, r6, cr14
    4ca4:			; <UNDEFINED> instruction: 0xf0009005
    4ca8:	adcmi	r8, r0, #-2147483630	; 0x80000012
    4cac:	adcshi	pc, r6, r0, asr #6
    4cb0:	movwls	sl, #35628	; 0x8b2c
    4cb4:	orrpl	pc, r5, #54525952	; 0x3400000
    4cb8:	stmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    4cbc:	strtmi	r3, [r2], r8, lsl #6
    4cc0:	ands	r9, r2, sl, lsl #6
    4cc4:	andcs	r4, r5, #3047424	; 0x2e8000
    4cc8:			; <UNDEFINED> instruction: 0xf7fd4479
    4ccc:			; <UNDEFINED> instruction: 0x4632ebfa
    4cd0:	andcs	r4, r1, r1, lsl #12
    4cd4:	stcl	7, cr15, [r8, #-1012]!	; 0xfffffc0c
    4cd8:			; <UNDEFINED> instruction: 0xf10a4638
    4cdc:			; <UNDEFINED> instruction: 0xf7fd0a01
    4ce0:	blls	17fb30 <fchmod@plt+0x17d0e4>
    4ce4:			; <UNDEFINED> instruction: 0xf0004553
    4ce8:			; <UNDEFINED> instruction: 0xf8db8099
    4cec:	strtmi	r3, [r8], -r0
    4cf0:	eorvc	pc, sl, r3, asr r8	; <UNPREDICTABLE>
    4cf4:	stc2	0, cr15, [r8, #32]
    4cf8:	strtmi	r4, [r8], -lr, lsr #19
    4cfc:	ldreq	pc, [r3], -r7, lsl #2
    4d00:	bcs	440568 <fchmod@plt+0x43db1c>
    4d04:			; <UNDEFINED> instruction: 0x46334479
    4d08:	cdp2	0, 2, cr15, cr4, cr8, {0}
    4d0c:	strbmi	r6, [sl], -r9, lsr #17
    4d10:			; <UNDEFINED> instruction: 0xf7fd2003
    4d14:	strmi	lr, [r4], -r2, asr #28
    4d18:			; <UNDEFINED> instruction: 0xf0402800
    4d1c:			; <UNDEFINED> instruction: 0xf8d98105
    4d20:	vst4.8	{d3-d6}, [r3 :64], r0
    4d24:			; <UNDEFINED> instruction: 0xf5b34370
    4d28:	bicle	r4, fp, r0, lsl #30
    4d2c:	stmiavs	r8!, {r1, r5, r7, r8, fp, lr}
    4d30:			; <UNDEFINED> instruction: 0xf7fd4479
    4d34:	strmi	lr, [r0], sl, ror #27
    4d38:			; <UNDEFINED> instruction: 0xf0002800
    4d3c:	blls	2251d0 <fchmod@plt+0x222784>
    4d40:	andsvc	r3, ip, r8, lsl #22
    4d44:			; <UNDEFINED> instruction: 0xf7fd9306
    4d48:	stmdacs	r3!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    4d4c:	eor	sp, fp, r3, lsl #2
    4d50:	svclt	0x0008280a
    4d54:	strbmi	r3, [r0], -r1, lsl #8
    4d58:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4d5c:	mvnsle	r1, r2, asr #24
    4d60:			; <UNDEFINED> instruction: 0xf7fd4640
    4d64:	stmdacs	r0, {r1, r5, r6, r8, r9, fp, sp, lr, pc}
    4d68:	rscshi	pc, r3, r0, asr #32
    4d6c:	strbmi	r9, [r0], -r7
    4d70:	stcl	7, cr15, [ip, #-1012]	; 0xfffffc0c
    4d74:	ldmibmi	r1, {r0, r1, r2, r8, r9, fp, ip, pc}
    4d78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4d7c:			; <UNDEFINED> instruction: 0xf7fd4618
    4d80:			; <UNDEFINED> instruction: 0xf8d9eba0
    4d84:	bls	190dcc <fchmod@plt+0x18e380>
    4d88:	svceq	0x0040f013
    4d8c:	strls	r9, [r2], -r0, lsl #8
    4d90:	strtcs	fp, [sl], #-3860	; 0xfffff0ec
    4d94:	andls	r2, r3, #32, 8	; 0x20000000
    4d98:	movwcs	lr, #51673	; 0xc9d9
    4d9c:	strmi	r9, [r1], -r1, lsl #8
    4da0:			; <UNDEFINED> instruction: 0xf7fd2001
    4da4:	ldr	lr, [r7, r2, lsl #26]
    4da8:			; <UNDEFINED> instruction: 0xf7fd4640
    4dac:	stmdacs	r1!, {r5, r9, sl, fp, sp, lr, pc}
    4db0:			; <UNDEFINED> instruction: 0x4640d1d1
    4db4:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    4db8:	rscsle	r2, sl, r0, lsr #16
    4dbc:	vmla.i8	d25, d2, d6
    4dc0:	cdp	2, 0, cr1, cr8, cr3, {1}
    4dc4:	strls	r5, [fp], #-2704	; 0xfffff570
    4dc8:	andsls	pc, ip, sp, asr #17
    4dcc:	andhi	r4, sl, r5, lsl #12
    4dd0:	bls	2168bc <fchmod@plt+0x213e70>
    4dd4:	bcc	1aca04 <fchmod@plt+0x1a9fb8>
    4dd8:	and	r4, sl, r4, lsl r6
    4ddc:			; <UNDEFINED> instruction: 0xf0001c69
    4de0:			; <UNDEFINED> instruction: 0xf804809a
    4de4:	strbmi	r5, [r0], -r1, lsl #22
    4de8:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4dec:			; <UNDEFINED> instruction: 0x460542bc
    4df0:	tstcs	r4, r5
    4df4:			; <UNDEFINED> instruction: 0xf0014628
    4df8:	stmdacs	r0, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}
    4dfc:	strtmi	sp, [fp], -lr, ror #1
    4e00:			; <UNDEFINED> instruction: 0xf1a34622
    4e04:	strbmi	r0, [pc], -sl, lsl #8
    4e08:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    4e0c:	cdp	3, 1, cr2, cr8, cr0, {0}
    4e10:			; <UNDEFINED> instruction: 0xf8dd5a90
    4e14:	stmdbeq	r4!, {r2, r3, r4, ip, pc}^
    4e18:			; <UNDEFINED> instruction: 0xe79c7013
    4e1c:	ldrdeq	pc, [r0], -fp
    4e20:			; <UNDEFINED> instruction: 0xf7fd4c67
    4e24:			; <UNDEFINED> instruction: 0x4628eaf0
    4e28:	stc2l	0, cr15, [lr], #32
    4e2c:	stmdbmi	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    4e30:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx8
    4e34:			; <UNDEFINED> instruction: 0x46232a10
    4e38:			; <UNDEFINED> instruction: 0xf0084479
    4e3c:	stmdbmi	r2!, {r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}^
    4e40:	ldrbtmi	r6, [r9], #-2216	; 0xfffff758
    4e44:	stcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    4e48:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    4e4c:			; <UNDEFINED> instruction: 0xf8ddd055
    4e50:			; <UNDEFINED> instruction: 0xf04f9024
    4e54:	and	r0, r8, r1, lsl #16
    4e58:			; <UNDEFINED> instruction: 0xf1a44620
    4e5c:			; <UNDEFINED> instruction: 0xf7fd080a
    4e60:	blx	fee40370 <fchmod@plt+0xfee3d924>
    4e64:	b	140308c <fchmod@plt+0x1400640>
    4e68:			; <UNDEFINED> instruction: 0x46381858
    4e6c:	ldc	7, cr15, [lr, #1012]!	; 0x3f4
    4e70:	strmi	r1, [r4], -r3, asr #24
    4e74:	blmi	1578ea8 <fchmod@plt+0x157645c>
    4e78:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4e7c:			; <UNDEFINED> instruction: 0xf1b86831
    4e80:	rscle	r0, r9, r0, lsl #30
    4e84:			; <UNDEFINED> instruction: 0xf7fd2020
    4e88:	ldmdavs	r1!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
    4e8c:			; <UNDEFINED> instruction: 0xf1b8e7e4
    4e90:	eorle	r0, sl, r0, lsl #30
    4e94:			; <UNDEFINED> instruction: 0xf7fd4638
    4e98:	stmdacs	r0, {r3, r6, r7, r9, fp, sp, lr, pc}
    4e9c:	ldrtmi	sp, [r8], -r6, ror #2
    4ea0:	ldc	7, cr15, [r4], #1012	; 0x3f4
    4ea4:	andcs	r9, r5, #2304	; 0x900
    4ea8:	andcs	r4, r0, r8, asr #22
    4eac:	stmiapl	r3!, {r3, r6, r8, fp, lr}^
    4eb0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    4eb4:	bl	142eb0 <fchmod@plt+0x140464>
    4eb8:	strtmi	r4, [r0], -r1, lsl #12
    4ebc:	blx	940ed6 <fchmod@plt+0x93e48a>
    4ec0:			; <UNDEFINED> instruction: 0xf0084628
    4ec4:	stmdbmi	r3, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    4ec8:			; <UNDEFINED> instruction: 0xf50d4a36
    4ecc:	ldrbtmi	r5, [r9], #-901	; 0xfffffc7b
    4ed0:	stmpl	sl, {r2, r3, r8, r9, ip, sp}
    4ed4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4ed8:	cmple	sp, r1, asr r0
    4edc:	cfstr32pl	mvfx15, [r5, #52]	; 0x34
    4ee0:	ldc	0, cr11, [sp], #20
    4ee4:	pop	{r1, r8, r9, fp, pc}
    4ee8:	bls	268eb0 <fchmod@plt+0x266464>
    4eec:	blmi	dccf1c <fchmod@plt+0xdca4d0>
    4ef0:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ef4:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    4ef8:			; <UNDEFINED> instruction: 0xf7fde7cc
    4efc:	andcs	lr, r5, #20, 24	; 0x1400
    4f00:	ldrtmi	r6, [r8], -r3, lsl #16
    4f04:			; <UNDEFINED> instruction: 0xd1282b02
    4f08:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    4f0c:	b	ff642f08 <fchmod@plt+0xff6404bc>
    4f10:	cdp2	0, 7, cr15, cr14, cr7, {0}
    4f14:	strtmi	lr, [r3], -r6, asr #15
    4f18:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx15
    4f1c:			; <UNDEFINED> instruction: 0x9c0b5a90
    4f20:			; <UNDEFINED> instruction: 0x901cf8dd
    4f24:			; <UNDEFINED> instruction: 0xe7167018
    4f28:	andcs	r4, r5, #44, 18	; 0xb0000
    4f2c:	andcs	r4, r0, r9, ror r4
    4f30:	b	ff1c2f2c <fchmod@plt+0xff1c04e0>
    4f34:	bcs	44079c <fchmod@plt+0x43dd50>
    4f38:			; <UNDEFINED> instruction: 0xf0034631
    4f3c:	stmdbmi	r8!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    4f40:	andcs	r4, r5, #32, 12	; 0x2000000
    4f44:			; <UNDEFINED> instruction: 0xf7fd4479
    4f48:			; <UNDEFINED> instruction: 0xee18eabc
    4f4c:			; <UNDEFINED> instruction: 0xf0031a10
    4f50:	stmdbmi	r4!, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    4f54:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4f58:	stmdbmi	r3!, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    4f5c:			; <UNDEFINED> instruction: 0xf7fd4479
    4f60:			; <UNDEFINED> instruction: 0xee18eab0
    4f64:			; <UNDEFINED> instruction: 0x46212a10
    4f68:	cdp2	0, 6, cr15, cr10, cr3, {0}
    4f6c:	andcs	r4, r5, #507904	; 0x7c000
    4f70:	ldrbtmi	r2, [r9], #-0
    4f74:	b	fe942f70 <fchmod@plt+0xfe940524>
    4f78:			; <UNDEFINED> instruction: 0xee18491d
    4f7c:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
    4f80:	cdp2	0, 5, cr15, cr14, cr3, {0}
    4f84:	andcs	r4, r5, #442368	; 0x6c000
    4f88:			; <UNDEFINED> instruction: 0xf7fd4479
    4f8c:			; <UNDEFINED> instruction: 0xee18ea9a
    4f90:			; <UNDEFINED> instruction: 0x46312a10
    4f94:	cdp2	0, 5, cr15, cr4, cr3, {0}
    4f98:	b	fe7c2f94 <fchmod@plt+0xfe7c0548>
    4f9c:	andeq	r4, r2, r2, lsr #1
    4fa0:	muleq	r2, ip, r0
    4fa4:	andeq	r0, r0, r4, lsl #5
    4fa8:	andeq	r0, r0, r0, ror r2
    4fac:			; <UNDEFINED> instruction: 0xfffffefd
    4fb0:	andeq	lr, r0, r8, ror #7
    4fb4:	andeq	sp, r0, r4, lsr r3
    4fb8:	andeq	sp, r0, r0, lsl #23
    4fbc:	andeq	lr, r0, r6, lsl #6
    4fc0:	andeq	sp, r0, r4, lsr #5
    4fc4:	andeq	sp, r0, r0, lsl #4
    4fc8:	andeq	sp, r0, lr, ror #20
    4fcc:	andeq	r0, r0, r8, asr #5
    4fd0:	andeq	sp, r0, ip, lsr #12
    4fd4:	andeq	r3, r2, sl, lsr lr
    4fd8:	andeq	lr, r0, lr, asr #3
    4fdc:	andeq	lr, r0, r4, ror #1
    4fe0:	andeq	lr, r0, ip, lsr #1
    4fe4:	andeq	lr, r0, r2, lsl #2
    4fe8:	strdeq	lr, [r0], -ip
    4fec:	andeq	lr, r0, r6, ror #1
    4ff0:	andeq	sp, r0, r2, asr r1
    4ff4:	andeq	lr, r0, ip, lsr #1
    4ff8:	bmi	91748c <fchmod@plt+0x914a40>
    4ffc:	blmi	9161e8 <fchmod@plt+0x91379c>
    5000:	addlt	fp, fp, r0, lsr r5
    5004:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    5008:	ldmdavs	r2, {r1, r2, r8, fp, sp, pc}
    500c:			; <UNDEFINED> instruction: 0xf04f9209
    5010:	bmi	805818 <fchmod@plt+0x802dcc>
    5014:	ldmpl	fp, {r0, ip, pc}
    5018:			; <UNDEFINED> instruction: 0xf0066818
    501c:	movtlt	pc, #36679	; 0x8f47	; <UNPREDICTABLE>
    5020:	strmi	r2, [r4], -r1, lsl #6
    5024:	stmdbge	r3, {r2, r9, fp, sp, pc}
    5028:			; <UNDEFINED> instruction: 0xf7ffa801
    502c:	bmi	6c4770 <fchmod@plt+0x6c1d24>
    5030:	stmdbls	r4, {r1, r3, r4, fp, lr}
    5034:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    5038:	cdp2	0, 15, cr15, cr14, cr7, {0}
    503c:	tstcs	r7, r5, lsl #20
    5040:			; <UNDEFINED> instruction: 0xf0054605
    5044:	stmdbls	r5, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    5048:			; <UNDEFINED> instruction: 0xf1014620
    504c:			; <UNDEFINED> instruction: 0xf007026c
    5050:	strtmi	pc, [r0], -r5, asr #16
    5054:			; <UNDEFINED> instruction: 0xff1af006
    5058:			; <UNDEFINED> instruction: 0xf7fd4628
    505c:	bmi	43f7b4 <fchmod@plt+0x43cd68>
    5060:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    5064:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5068:	subsmi	r9, sl, r9, lsl #22
    506c:	andcs	sp, r0, sl, lsl #2
    5070:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
    5074:	andcs	r4, r5, #180224	; 0x2c000
    5078:			; <UNDEFINED> instruction: 0xf7fd4479
    507c:	stmdbls	r8, {r1, r5, r9, fp, sp, lr, pc}
    5080:	stc2l	0, cr15, [r0, #12]
    5084:	b	a43080 <fchmod@plt+0xa40634>
    5088:	andeq	r3, r2, ip, lsl #26
    508c:	andeq	r0, r0, r4, lsl #5
    5090:	andeq	r3, r2, r2, lsl #26
    5094:	andeq	r0, r0, ip, ror #5
    5098:	muleq	r0, ip, r0
    509c:	andeq	sp, r0, r2
    50a0:	andeq	r3, r2, r6, lsr #25
    50a4:	andeq	lr, r0, r8, lsl #1
    50a8:	blmi	657910 <fchmod@plt+0x654ec4>
    50ac:	ldrbtmi	fp, [sl], #-1280	; 0xfffffb00
    50b0:	andls	fp, r1, r7, lsl #1
    50b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    50b8:			; <UNDEFINED> instruction: 0xf04f9305
    50bc:	stmdavs	r3, {r8, r9}
    50c0:	stmdavs	r3, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    50c4:	bge	131638 <fchmod@plt+0x12ebec>
    50c8:	stmdage	r1, {r0, r1, r8, fp, sp, pc}
    50cc:			; <UNDEFINED> instruction: 0xf7ff2301
    50d0:	bls	846cc <fchmod@plt+0x81c80>
    50d4:	ldrdeq	lr, [r3, -sp]
    50d8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    50dc:	stmdage	r1, {r3, sp, lr, pc}
    50e0:	stmdbge	r3, {r2, r9, fp, sp, pc}
    50e4:			; <UNDEFINED> instruction: 0xf7ff2302
    50e8:	stmdals	r4, {r0, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    50ec:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
    50f0:	blmi	1d7918 <fchmod@plt+0x1d4ecc>
    50f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    50f8:	blls	15f168 <fchmod@plt+0x15c71c>
    50fc:	qaddle	r4, sl, r3
    5100:	andlt	r2, r7, r0
    5104:	blx	143282 <fchmod@plt+0x140836>
    5108:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    510c:	andeq	r3, r2, sl, asr ip
    5110:	andeq	r0, r0, r4, lsl #5
    5114:	andeq	r3, r2, r4, lsl ip
    5118:	svcmi	0x00f0e92d
    511c:	stclmi	0, cr11, [r9, #-564]	; 0xfffffdcc
    5120:	mcrrmi	3, 0, r2, r9, cr1
    5124:	ldrbtmi	sl, [sp], #-2566	; 0xfffff5fa
    5128:	stmdbge	r5, {r0, r1, ip, pc}
    512c:	stmdbpl	ip!, {r0, r1, fp, sp, pc}
    5130:	stmdavs	r4!, {r1, r2, r6, r9, sl, fp, lr}
    5134:			; <UNDEFINED> instruction: 0xf04f940b
    5138:			; <UNDEFINED> instruction: 0xf7ff0400
    513c:	stcls	13, cr15, [r3], {71}	; 0x47
    5140:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    5144:	rsbsle	r2, r4, r0, lsl #22
    5148:	movwcs	r6, #2151	; 0x867
    514c:	stmdami	r1, {r6, r9, fp, lr}^
    5150:	stmdaeq	r3, {r0, r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    5154:	ldrbtmi	r9, [sl], #-2310	; 0xfffff6fa
    5158:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    515c:	movwls	r3, #41736	; 0xa308
    5160:			; <UNDEFINED> instruction: 0xf04fbf18
    5164:			; <UNDEFINED> instruction: 0xf0070801
    5168:	bge	204b0c <fchmod@plt+0x2020c0>
    516c:			; <UNDEFINED> instruction: 0x46052117
    5170:	stc2	0, cr15, [r2, #20]
    5174:	stcge	6, cr4, [r8, #-160]	; 0xffffff60
    5178:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    517c:	cmnlt	r3, #2293760	; 0x230000
    5180:	vstrge	d4, [r8, #-212]	; 0xffffff2c
    5184:	ldrsbge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    5188:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    518c:	strd	r4, [r7], -sl
    5190:	ldrbmi	r9, [r1], -sl, lsl #20
    5194:			; <UNDEFINED> instruction: 0xf7fd2001
    5198:			; <UNDEFINED> instruction: 0xf854eb08
    519c:	mvnslt	r3, r4, lsl #30
    51a0:			; <UNDEFINED> instruction: 0xf0084628
    51a4:	stmdavs	r1!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    51a8:			; <UNDEFINED> instruction: 0xf0054648
    51ac:	strmi	pc, [r2], -r9, ror #28
    51b0:	eorsle	r2, r0, r0, lsl #16
    51b4:	strbmi	r9, [r3], -r7, lsl #18
    51b8:	strtmi	r9, [r8], -r0
    51bc:	ldrdlt	pc, [ip], -r2
    51c0:	rsbeq	pc, ip, #1073741824	; 0x40000000
    51c4:			; <UNDEFINED> instruction: 0x462847d8
    51c8:	blx	fff411f2 <fchmod@plt+0xfff3e7a6>
    51cc:	bicsle	r2, pc, r0, lsl #30
    51d0:			; <UNDEFINED> instruction: 0xf7fd980a
    51d4:			; <UNDEFINED> instruction: 0xf854ea2e
    51d8:	blcs	14df0 <fchmod@plt+0x123a4>
    51dc:	blmi	839964 <fchmod@plt+0x836f18>
    51e0:	stmdbmi	r0!, {r0, r2, r9, sp}
    51e4:	ldmpl	r3!, {sp}^
    51e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    51ec:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    51f0:	strtmi	r4, [r0], -r1, lsl #12
    51f4:			; <UNDEFINED> instruction: 0xf988f004
    51f8:			; <UNDEFINED> instruction: 0xf0084628
    51fc:	bmi	6c42f8 <fchmod@plt+0x6c18ac>
    5200:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    5204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5208:	subsmi	r9, sl, fp, lsl #22
    520c:	andcs	sp, r0, r8, lsl r1
    5210:	pop	{r0, r2, r3, ip, sp, pc}
    5214:	blls	1e91dc <fchmod@plt+0x1e6790>
    5218:			; <UNDEFINED> instruction: 0xf8d36821
    521c:			; <UNDEFINED> instruction: 0xf00500a8
    5220:	strmi	pc, [r1], -r5, asr #28
    5224:	sbcle	r2, lr, r0, lsl #16
    5228:	strtmi	r4, [r8], -r2, asr #12
    522c:			; <UNDEFINED> instruction: 0xf884f003
    5230:	bmi	3bf15c <fchmod@plt+0x3bc710>
    5234:	ldrdeq	lr, [r5, -sp]
    5238:			; <UNDEFINED> instruction: 0xf7ff447a
    523c:			; <UNDEFINED> instruction: 0xe7defbff
    5240:	stmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5244:	andeq	r3, r2, r2, ror #23
    5248:	andeq	r0, r0, r4, lsl #5
    524c:	andeq	r3, r2, r8, asr #23
    5250:	andeq	ip, r0, sl, ror pc
    5254:	andeq	ip, r0, r0, ror #29
    5258:	andeq	r0, r0, r4, lsr #5
    525c:	andeq	r0, r1, r0, ror #2
    5260:	andeq	r0, r0, r8, asr #5
    5264:	strdeq	sp, [r0], -r4
    5268:	andeq	r3, r2, r6, lsl #22
    526c:	andeq	r2, r2, r8, ror #31
    5270:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    5274:	ldrbtmi	r4, [sp], #-3340	; 0xfffff2f4
    5278:	stmdavs	r4, {r0, r1, r3, r6, r8, ip, sp, pc}^
    527c:			; <UNDEFINED> instruction: 0x4618b93c
    5280:	strtmi	r2, [r3], -r1, lsl #4
    5284:			; <UNDEFINED> instruction: 0xf7fe4621
    5288:	strtmi	pc, [r0], -r9, asr #27
    528c:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5290:	andcs	r2, r0, r5, lsl #4
    5294:			; <UNDEFINED> instruction: 0xf7fd4479
    5298:	blmi	17f6f0 <fchmod@plt+0x17cca4>
    529c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    52a0:			; <UNDEFINED> instruction: 0xf0046819
    52a4:	svclt	0x0000fafd
    52a8:	muleq	r2, r2, sl
    52ac:	andeq	sp, r0, r8, lsl #29
    52b0:	andeq	r0, r0, r8, lsl #5
    52b4:	andcs	r4, r5, #344064	; 0x54000
    52b8:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    52bc:	ldcmi	0, cr2, [r4], {-0}
    52c0:	ldm	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52c4:	bmi	517f18 <fchmod@plt+0x5154cc>
    52c8:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    52cc:	ldrbtmi	r4, [sl], #-3347	; 0xfffff2ed
    52d0:	andcs	r4, r1, r1, lsl #12
    52d4:	b	1a432d0 <fchmod@plt+0x1a40884>
    52d8:	andcs	r4, r5, #278528	; 0x44000
    52dc:	ldrbtmi	r2, [r9], #-0
    52e0:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    52e4:	andcs	r4, r1, r1, lsl #12
    52e8:	b	17c32e4 <fchmod@plt+0x17c0898>
    52ec:	stmdbmi	sp, {r0, r1, r5, r9, sl, lr}
    52f0:	stmdbpl	r3!, {r0, r2, r9, sp}^
    52f4:	ldrbtmi	r2, [r9], #-0
    52f8:			; <UNDEFINED> instruction: 0xf7fd681c
    52fc:	strmi	lr, [r1], -r2, ror #17
    5300:			; <UNDEFINED> instruction: 0xf0044620
    5304:	andcs	pc, r0, r1, lsl #18
    5308:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    530c:	andeq	sp, r0, r2, lsl #29
    5310:	andeq	r3, r2, r0, asr #20
    5314:	andeq	sp, r0, r6, lsr #29
    5318:	andeq	sp, r0, r6, ror #4
    531c:	andeq	r0, r0, r8, asr #5
    5320:	andeq	sp, r0, r2, lsr #29
    5324:	andeq	sp, r0, r6, ror #3
    5328:	andcs	r4, r5, #737280	; 0xb4000
    532c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    5330:	stcmi	0, cr2, [ip], #-0
    5334:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5338:	ldrbtmi	r4, [ip], #-2603	; 0xfffff5d5
    533c:			; <UNDEFINED> instruction: 0x4601447a
    5340:			; <UNDEFINED> instruction: 0xf7fd2001
    5344:	stmdbmi	r9!, {r1, r4, r5, r9, fp, sp, lr, pc}
    5348:	andcs	r2, r0, r5, lsl #4
    534c:			; <UNDEFINED> instruction: 0xf7fd4479
    5350:			; <UNDEFINED> instruction: 0x4601e8b8
    5354:			; <UNDEFINED> instruction: 0xf7fd2001
    5358:	stmdbmi	r5!, {r3, r5, r9, fp, sp, lr, pc}
    535c:	andcs	r2, r0, r5, lsl #4
    5360:			; <UNDEFINED> instruction: 0xf7fd4479
    5364:	strmi	lr, [r1], -lr, lsr #17
    5368:			; <UNDEFINED> instruction: 0xf7fd2001
    536c:	stmdbmi	r1!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    5370:	andcs	r2, r0, r5, lsl #4
    5374:			; <UNDEFINED> instruction: 0xf7fd4479
    5378:	strmi	lr, [r1], -r4, lsr #17
    537c:			; <UNDEFINED> instruction: 0xf7fd2001
    5380:	ldmdbmi	sp, {r2, r4, r9, fp, sp, lr, pc}
    5384:	andcs	r2, r0, r5, lsl #4
    5388:			; <UNDEFINED> instruction: 0xf7fd4479
    538c:			; <UNDEFINED> instruction: 0x4601e89a
    5390:			; <UNDEFINED> instruction: 0xf7fd2001
    5394:	ldmdbmi	r9, {r1, r3, r9, fp, sp, lr, pc}
    5398:	andcs	r2, r0, r5, lsl #4
    539c:			; <UNDEFINED> instruction: 0xf7fd4479
    53a0:			; <UNDEFINED> instruction: 0x4601e890
    53a4:			; <UNDEFINED> instruction: 0xf7fd2001
    53a8:	ldmdbmi	r5, {r9, fp, sp, lr, pc}
    53ac:	andcs	r2, r0, r5, lsl #4
    53b0:			; <UNDEFINED> instruction: 0xf7fd4479
    53b4:	strmi	lr, [r1], -r6, lsl #17
    53b8:			; <UNDEFINED> instruction: 0xf7fd2001
    53bc:	blmi	47fb9c <fchmod@plt+0x47d150>
    53c0:	andcs	r4, r5, #278528	; 0x44000
    53c4:	stmiapl	r3!, {sp}^
    53c8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    53cc:	ldmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53d0:	strtmi	r4, [r0], -r1, lsl #12
    53d4:			; <UNDEFINED> instruction: 0xf898f004
    53d8:			; <UNDEFINED> instruction: 0xf7fd2000
    53dc:	svclt	0x0000e966
    53e0:	andeq	sp, r0, lr, asr #29
    53e4:	andeq	r3, r2, lr, asr #19
    53e8:	strdeq	sp, [r0], -r8
    53ec:	ldrdeq	sp, [r0], -r8
    53f0:	andeq	lr, r0, r4, ror r1
    53f4:	ldrdeq	lr, [r0], -r4
    53f8:	andeq	lr, r0, ip, ror #4
    53fc:	andeq	lr, r0, r0, lsl #13
    5400:	andeq	lr, r0, r4, lsl r8
    5404:	andeq	r0, r0, r8, asr #5
    5408:	andeq	sp, r0, r4, lsl r1
    540c:			; <UNDEFINED> instruction: 0x4605b538
    5410:	stc2	0, cr15, [sl], #-16
    5414:	strmi	r2, [r4], -r9, lsl #16
    5418:	blmi	1fb42c <fchmod@plt+0x1f89e0>
    541c:	addsvs	r4, r8, fp, ror r4
    5420:	stmdbmi	r6, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    5424:	andcs	r2, r0, r5, lsl #4
    5428:			; <UNDEFINED> instruction: 0xf7fd4479
    542c:	stmdbvc	r9!, {r1, r3, r6, fp, sp, lr, pc}
    5430:			; <UNDEFINED> instruction: 0xf0044622
    5434:	svclt	0x0000fa35
    5438:	andeq	r3, r2, r8, ror #23
    543c:	andeq	lr, r0, r4, ror #16
    5440:			; <UNDEFINED> instruction: 0x4608b510
    5444:			; <UNDEFINED> instruction: 0xf001460c
    5448:	blmi	2052dc <fchmod@plt+0x202890>
    544c:	subsvs	r4, r8, fp, ror r4
    5450:	andle	r3, r0, r1
    5454:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    5458:	andcs	r2, r0, r5, lsl #4
    545c:			; <UNDEFINED> instruction: 0xf7fd4479
    5460:			; <UNDEFINED> instruction: 0x4621e830
    5464:	blx	74147c <fchmod@plt+0x73ea30>
    5468:			; <UNDEFINED> instruction: 0x00023bb8
    546c:	andeq	lr, r0, r8, asr r8
    5470:			; <UNDEFINED> instruction: 0x4608b510
    5474:			; <UNDEFINED> instruction: 0xf001460c
    5478:	blmi	4c51ac <fchmod@plt+0x4c2760>
    547c:	andsvs	r4, r8, fp, ror r4
    5480:	andle	r1, r4, r3, asr #24
    5484:	andsle	r2, r4, r4, lsl #16
    5488:	andle	r2, r9, r3, lsl #16
    548c:	stmdbmi	lr, {r4, r8, sl, fp, ip, sp, pc}
    5490:	andcs	r2, r0, r5, lsl #4
    5494:			; <UNDEFINED> instruction: 0xf7fd4479
    5498:			; <UNDEFINED> instruction: 0x4621e814
    549c:	blx	414b4 <fchmod@plt+0x3ea68>
    54a0:	andcs	r4, r5, #163840	; 0x28000
    54a4:	ldrbtmi	r2, [r9], #-0
    54a8:	stmda	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    54ac:			; <UNDEFINED> instruction: 0xf0044621
    54b0:	stmdbmi	r7, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    54b4:	andcs	r2, r0, r5, lsl #4
    54b8:			; <UNDEFINED> instruction: 0xf7fd4479
    54bc:	strtmi	lr, [r1], -r2, lsl #16
    54c0:			; <UNDEFINED> instruction: 0xf9eef004
    54c4:	andeq	r3, r2, r8, lsl #23
    54c8:	andeq	lr, r0, r4, asr #16
    54cc:	andeq	lr, r0, r2, lsl #17
    54d0:	andeq	lr, r0, r0, asr #16
    54d4:			; <UNDEFINED> instruction: 0x460eb570
    54d8:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    54dc:	andeq	pc, ip, r4, lsl #2
    54e0:			; <UNDEFINED> instruction: 0xf86af002
    54e4:	stmiavs	r3!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    54e8:	andle	r2, r8, r2, lsl #22
    54ec:	stmdbvs	r2!, {r0, r1, r4, r6, r8, fp, ip, sp, pc}
    54f0:	mvnscc	pc, #1342177284	; 0x50000004
    54f4:	movweq	pc, #58048	; 0xe2c0	; <UNPREDICTABLE>
    54f8:			; <UNDEFINED> instruction: 0xd103429a
    54fc:	stmdbvs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5500:	rscsle	r2, fp, r0, lsl #22
    5504:	andcs	r4, r5, #163840	; 0x28000
    5508:	ldrbtmi	r2, [r9], #-0
    550c:	svc	0x00d8f7fc
    5510:			; <UNDEFINED> instruction: 0xf0044631
    5514:	stmdbmi	r7, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}
    5518:	andcs	r4, r5, #5242880	; 0x500000
    551c:	ldrbtmi	r2, [r9], #-0
    5520:	svc	0x00cef7fc
    5524:			; <UNDEFINED> instruction: 0xf0044629
    5528:	svclt	0x0000f9bb
    552c:	andeq	r3, r2, sl, lsr #22
    5530:	andeq	lr, r0, r6, ror r8
    5534:	andeq	lr, r0, r2, asr #16
    5538:			; <UNDEFINED> instruction: 0xb09db5f0
    553c:			; <UNDEFINED> instruction: 0x46054c18
    5540:			; <UNDEFINED> instruction: 0x466a4b18
    5544:	andcs	r4, r3, ip, ror r4
    5548:	strmi	r5, [ip], -r3, ror #17
    554c:	tstls	fp, #1769472	; 0x1b0000
    5550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5554:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5558:	strhtcs	fp, [r0], -r0
    555c:	cdp2	0, 12, cr15, cr10, cr3, {0}
    5560:	ldmib	sp, {r2, r4, r9, fp, ip, pc}^
    5564:	stmdbls	r4, {r2, r3, r8, r9, sl, sp, lr}
    5568:	addvs	r4, r2, lr, lsl #22
    556c:	andvs	r4, r5, lr, lsl #20
    5570:	subvs	r4, r1, sl, ror r4
    5574:	strvs	lr, [r4, -r0, asr #19]
    5578:	ldmpl	r3, {r2, r7, r8, sp, lr}^
    557c:	blls	6df5ec <fchmod@plt+0x6dcba0>
    5580:	qaddle	r4, sl, sl
    5584:	ldcllt	0, cr11, [r0, #116]!	; 0x74
    5588:	andcs	r4, r5, #8, 18	; 0x20000
    558c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    5590:			; <UNDEFINED> instruction: 0xf7fc4478
    5594:			; <UNDEFINED> instruction: 0xf003ef96
    5598:			; <UNDEFINED> instruction: 0xf7fcfb53
    559c:	svclt	0x0000ef9e
    55a0:	andeq	r3, r2, r4, asr #15
    55a4:	andeq	r0, r0, r4, lsl #5
    55a8:	muleq	r2, r8, r7
    55ac:	andeq	lr, r0, sl, lsl #20
    55b0:	andeq	r0, r1, r0, ror #10
    55b4:			; <UNDEFINED> instruction: 0x4604b510
    55b8:	blcs	b635cc <fchmod@plt+0xb60b80>
    55bc:	stmdavc	r1, {r1, r2, r8, ip, lr, pc}^
    55c0:	strtmi	fp, [r0], -r1, lsr #18
    55c4:			; <UNDEFINED> instruction: 0x4010e8bd
    55c8:	svclt	0x00b6f7ff
    55cc:	strtmi	r2, [r0], -r0, lsl #2
    55d0:	ldmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55d4:	ble	ffd0cde0 <fchmod@plt+0xffd0a394>
    55d8:	andcs	r4, r5, #4, 18	; 0x10000
    55dc:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    55e0:			; <UNDEFINED> instruction: 0xf7fc4478
    55e4:	strtmi	lr, [r1], -lr, ror #30
    55e8:	blx	ac15fe <fchmod@plt+0xabebb2>
    55ec:	ldrdeq	lr, [r0], -r2
    55f0:	andeq	r0, r1, r0, lsl r5
    55f4:			; <UNDEFINED> instruction: 0x4604b510
    55f8:	svc	0x00e4f7fc
    55fc:	blle	10ce08 <fchmod@plt+0x10a3bc>
    5600:	pop	{r5, r9, sl, lr}
    5604:			; <UNDEFINED> instruction: 0xf7ff4010
    5608:	stmdbmi	r5, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
    560c:	stmdami	r5, {r0, r2, r9, sp}
    5610:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5614:	svc	0x0054f7fc
    5618:			; <UNDEFINED> instruction: 0xf0034621
    561c:	svclt	0x0000fb11
    5620:	andeq	lr, r0, r0, asr #19
    5624:	ldrdeq	r0, [r1], -lr
    5628:	ldrbmi	r6, [r0, -r1, lsl #1]!
    562c:			; <UNDEFINED> instruction: 0x4604b510
    5630:			; <UNDEFINED> instruction: 0xf7fd6980
    5634:	stmdblt	r0!, {r2, r5, r6, r7, r8, fp, sp, lr, pc}
    5638:	pop	{r5, r9, sl, lr}
    563c:			; <UNDEFINED> instruction: 0xf7fc4010
    5640:	stmdbmi	r5, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    5644:	stmdami	r5, {r0, r2, r9, sp}
    5648:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    564c:	svc	0x0038f7fc
    5650:			; <UNDEFINED> instruction: 0xf0036821
    5654:	svclt	0x0000faf5
    5658:	andeq	lr, r0, r4, lsr #19
    565c:	andeq	r0, r1, r6, lsr #9
    5660:	movweq	pc, #61696	; 0xf100	; <UNPREDICTABLE>
    5664:	strcs	fp, [r0], #-1040	; 0xfffffbf0
    5668:			; <UNDEFINED> instruction: 0xf8134619
    566c:	bcs	80fa78 <fchmod@plt+0x80d02c>
    5670:	addmi	sp, r1, #1073741825	; 0x40000001
    5674:	mvnsle	r7, ip, asr r0
    5678:	blmi	1437f4 <fchmod@plt+0x140da8>
    567c:	bcs	bd7444 <fchmod@plt+0xbd49f8>
    5680:	movwcs	sp, #506	; 0x1fa
    5684:			; <UNDEFINED> instruction: 0xf85d700b
    5688:	ldrbmi	r4, [r0, -r4, lsl #22]!
    568c:	teqeq	r0, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    5690:	push	{r1, r3, r9, sp}
    5694:			; <UNDEFINED> instruction: 0x468841f0
    5698:			; <UNDEFINED> instruction: 0xf8934605
    569c:	ldrmi	ip, [ip], -r0
    56a0:	movwcc	r3, #6657	; 0x1a01
    56a4:	svceq	0x0020f1bc
    56a8:	bcs	39ac4 <fchmod@plt+0x37078>
    56ac:	strdcs	sp, [r0], -r5
    56b0:	pop	{r8, sp}
    56b4:	bl	a5e7c <fchmod@plt+0xa3430>
    56b8:	andcs	r0, r0, r4, lsl #28
    56bc:	ands	r2, r5, r0, lsl #2
    56c0:	bl	104b6d0 <fchmod@plt+0x1048c84>
    56c4:	ldmne	r2, {r0, r8, r9}
    56c8:	ldmdane	r2, {r0, r1, r3, r4, r6, r8, lr}
    56cc:	movweq	lr, #15169	; 0x3b41
    56d0:	bl	10cb930 <fchmod@plt+0x10c8ee4>
    56d4:	bl	5872e8 <fchmod@plt+0x58489c>
    56d8:	bl	11c5710 <fchmod@plt+0x11c2cc4>
    56dc:	strmi	r7, [r6, #492]!	; 0x1ec
    56e0:			; <UNDEFINED> instruction: 0xf814d0e7
    56e4:			; <UNDEFINED> instruction: 0xf1bccf01
    56e8:	rscle	r0, r2, r0, lsr #30
    56ec:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
    56f0:			; <UNDEFINED> instruction: 0xf38cfa5f
    56f4:	stmible	r3!, {r0, r3, r8, r9, fp, sp}^
    56f8:	andcs	r4, r5, #81920	; 0x14000
    56fc:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    5700:			; <UNDEFINED> instruction: 0xf7fc4478
    5704:	stmdavs	sl!, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    5708:	strbmi	r7, [r3], -r1, lsr #16
    570c:	blx	1ec1720 <fchmod@plt+0x1ebecd4>
    5710:	andeq	lr, r0, sl, lsl #18
    5714:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    5718:	mlascc	sl, r0, r8, pc	; <UNPREDICTABLE>
    571c:	andle	r2, r1, r0, ror #22
    5720:	ldrbmi	r2, [r0, -r1]!
    5724:	mlascc	fp, r0, r8, pc	; <UNPREDICTABLE>
    5728:	mvnsle	r2, sl, lsl #22
    572c:	ldrbmi	r2, [r0, -r0]!
    5730:	andcs	r4, r8, #163840	; 0x28000
    5734:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    5738:	stmibvs	r0, {r2, r9, sl, lr}
    573c:	stc2l	0, cr15, [lr, #-12]!
    5740:	blle	f748 <fchmod@plt+0xccfc>
    5744:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
    5748:	stmdami	r6, {r0, r2, r9, sp}
    574c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5750:	mrc	7, 5, APSR_nzcv, cr6, cr12, {7}
    5754:			; <UNDEFINED> instruction: 0xf0036821
    5758:	svclt	0x0000fa73
    575c:	andeq	sp, r0, r2, asr #1
    5760:	strdeq	lr, [r0], -ip
    5764:	andeq	r0, r1, r2, lsr #7
    5768:	blmi	e98054 <fchmod@plt+0xe95608>
    576c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    5770:	addslt	r6, fp, lr, asr #16
    5774:			; <UNDEFINED> instruction: 0x460558d3
    5778:	ldrtmi	r4, [r0], -ip, lsl #12
    577c:	tstls	r9, #1769472	; 0x1b0000
    5780:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5784:	svc	0x0096f7fc
    5788:	ldmdale	r0!, {r0, r1, r2, r3, fp, sp}
    578c:	movwcs	lr, #18900	; 0x49d4
    5790:	ldmib	r1, {r0, r2, r3, r5, r8, sp, pc}^
    5794:	addsmi	r0, r0, #0, 2
    5798:	blle	1215e04 <fchmod@plt+0x12133b8>
    579c:	svcge	0x00096a60
    57a0:			; <UNDEFINED> instruction: 0xc01cf8d4
    57a4:	movwcs	lr, #27085	; 0x69cd
    57a8:	bvs	84e4a4 <fchmod@plt+0x84ba58>
    57ac:			; <UNDEFINED> instruction: 0x4c2a69a2
    57b0:			; <UNDEFINED> instruction: 0x0c04e9cd
    57b4:	tstls	r3, r8, lsr r6
    57b8:	andls	r4, r2, #124, 8	; 0x7c000000
    57bc:	andcs	r4, r1, #26214400	; 0x1900000
    57c0:	strls	r9, [r0], #-1537	; 0xfffff9ff
    57c4:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57c8:			; <UNDEFINED> instruction: 0x4602283c
    57cc:	stmibvs	r8!, {r0, r2, r5, r8, ip, lr, pc}
    57d0:			; <UNDEFINED> instruction: 0xf0034639
    57d4:	stmdacs	r0, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}
    57d8:	bmi	83c434 <fchmod@plt+0x8399e8>
    57dc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    57e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57e4:	subsmi	r9, sl, r9, lsl fp
    57e8:	andslt	sp, fp, fp, lsl #2
    57ec:	ldmdbmi	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    57f0:	ldmdami	ip, {r0, r2, r9, sp}
    57f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    57f8:	mcr	7, 3, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    57fc:			; <UNDEFINED> instruction: 0xf0036861
    5800:			; <UNDEFINED> instruction: 0xf7fcfa01
    5804:	ldmdbmi	r8, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    5808:	ldmdami	r8, {r0, r2, r9, sp}
    580c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5810:	mrc	7, 2, APSR_nzcv, cr6, cr12, {7}
    5814:			; <UNDEFINED> instruction: 0xf0036829
    5818:	ldmdbmi	r5, {r0, r1, r4, r9, fp, ip, sp, lr, pc}
    581c:	ldmdami	r5, {r0, r2, r9, sp}
    5820:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5824:	mcr	7, 2, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    5828:			; <UNDEFINED> instruction: 0xf0036829
    582c:	ldmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5830:	ldmdami	r2, {r0, r2, r9, sp}
    5834:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    5838:	mcr	7, 2, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    583c:	movwcs	lr, #18900	; 0x49d4
    5840:			; <UNDEFINED> instruction: 0xf9e0f003
    5844:	andhi	pc, r0, pc, lsr #7
    5848:	strpl	lr, [fp], #-1023	; 0xfffffc01
    584c:	andeq	r0, r0, r2
    5850:	muleq	r2, sl, r5
    5854:	andeq	r0, r0, r4, lsl #5
    5858:	strdeq	lr, [r0], -r0
    585c:	andeq	r3, r2, sl, lsr #10
    5860:	andeq	lr, r0, r0, ror r8
    5864:	strdeq	r0, [r1], -sl
    5868:	andeq	lr, r0, ip, lsr r8
    586c:	andeq	r0, r1, r2, ror #5
    5870:	andeq	lr, r0, ip, lsr #17
    5874:	andeq	r0, r1, lr, asr #5
    5878:	andeq	lr, r0, r4, asr r8
    587c:			; <UNDEFINED> instruction: 0x000102ba
    5880:	strdlt	fp, [sp], r0
    5884:	bmi	9170e4 <fchmod@plt+0x914698>
    5888:	ldrmi	r9, [ip], -r4, lsl #6
    588c:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    5890:	strmi	r6, [r5], -r7, lsl #17
    5894:	vtst.8	<illegal reg q10.5>, q12, <illegal reg q1.5>
    5898:	ldmdavs	fp, {r2, r5, r7, r9, ip}
    589c:			; <UNDEFINED> instruction: 0xf04f930b
    58a0:	mrsls	r0, SP_irq
    58a4:	movwcs	r4, #1641	; 0x669
    58a8:	movwls	r9, #20999	; 0x5207
    58ac:	movwcc	lr, #35277	; 0x89cd
    58b0:			; <UNDEFINED> instruction: 0xf7ff9706
    58b4:	stmibvs	r8!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    58b8:	ldrtmi	r4, [r1], -r2, lsr #12
    58bc:	stc2	0, cr15, [lr], #12
    58c0:	blle	74f8c8 <fchmod@plt+0x74ce7c>
    58c4:	strle	r0, [r9], #-2019	; 0xfffff81d
    58c8:	blmi	518124 <fchmod@plt+0x5156d8>
    58cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    58d0:	blls	2df940 <fchmod@plt+0x2dcef4>
    58d4:	tstle	sp, sl, asr r0
    58d8:	ldcllt	0, cr11, [r0, #52]!	; 0x34
    58dc:	andcs	r4, r1, #278528	; 0x44000
    58e0:	ldrbtmi	r6, [r9], #-2472	; 0xfffff658
    58e4:	ldc2	0, cr15, [sl], {3}
    58e8:	ble	ffb4f8f0 <fchmod@plt+0xffb4cea4>
    58ec:	andcs	r4, r5, #229376	; 0x38000
    58f0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    58f4:			; <UNDEFINED> instruction: 0xf7fc4478
    58f8:	stmdavs	r9!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    58fc:			; <UNDEFINED> instruction: 0xf9a0f003
    5900:	andcs	r4, r5, #180224	; 0x2c000
    5904:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    5908:			; <UNDEFINED> instruction: 0xf7fc4478
    590c:	stmdavs	r9!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5910:			; <UNDEFINED> instruction: 0xf996f003
    5914:	stcl	7, cr15, [r0, #1008]!	; 0x3f0
    5918:	andeq	r3, r2, sl, ror r4
    591c:	andeq	r0, r0, r4, lsl #5
    5920:	andeq	r3, r2, ip, lsr r4
    5924:	andeq	sp, r0, lr, ror #23
    5928:	andeq	lr, r0, r6, asr r7
    592c:	strdeq	r0, [r1], -ip
    5930:	andeq	lr, r0, r2, asr #14
    5934:	andeq	r0, r1, r8, ror #3
    5938:	mvnsmi	lr, #737280	; 0xb4000
    593c:	bmi	f17384 <fchmod@plt+0xf14938>
    5940:	blmi	f31be4 <fchmod@plt+0xf2f198>
    5944:	ldrbtmi	sl, [sl], #-3338	; 0xfffff2f6
    5948:			; <UNDEFINED> instruction: 0x672ee9dd
    594c:	strmi	r4, [r9], r4, lsl #12
    5950:	mcrcs	8, 0, r5, cr1, cr3, {6}
    5954:			; <UNDEFINED> instruction: 0x9325681b
    5958:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    595c:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
    5960:	stmiavs	r3!, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}
    5964:	strtmi	r4, [r0], -r9, lsr #12
    5968:	vrshl.s8	d18, d0, d8
    596c:			; <UNDEFINED> instruction: 0xf8cd12a4
    5970:	tstls	r0, #44	; 0x2c
    5974:	ldrcs	lr, [r1, #-2509]	; 0xfffff633
    5978:	strvs	lr, [lr, -sp, asr #19]
    597c:			; <UNDEFINED> instruction: 0xf7ff9513
    5980:	stmibvs	r3!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5984:	stceq	0, cr15, [r2], {79}	; 0x4f
    5988:	strtmi	r4, [sl], -r0, asr #12
    598c:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
    5990:	movwls	r6, #1794	; 0x702
    5994:			; <UNDEFINED> instruction: 0xf8cdab07
    5998:	movwls	ip, #16388	; 0x4004
    599c:			; <UNDEFINED> instruction: 0xf0002304
    59a0:	stmdacs	r0, {r0, r1, r9, fp, ip, sp, lr, pc}
    59a4:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    59a8:			; <UNDEFINED> instruction: 0xf006db36
    59ac:	strtmi	r0, [fp], -r1, lsl #4
    59b0:	tstle	sp, r3, lsl r3
    59b4:	blmi	7d823c <fchmod@plt+0x7d57f0>
    59b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59bc:	blls	95fa2c <fchmod@plt+0x95cfe0>
    59c0:	qsuble	r4, sl, r7
    59c4:	pop	{r0, r1, r2, r5, ip, sp, pc}
    59c8:			; <UNDEFINED> instruction: 0x464183f0
    59cc:	strtmi	r2, [sl], -r3
    59d0:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    59d4:			; <UNDEFINED> instruction: 0x6716e9dd
    59d8:	sbcle	r2, r2, r0, lsl #16
    59dc:	andcs	r4, r5, #376832	; 0x5c000
    59e0:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    59e4:			; <UNDEFINED> instruction: 0xf7fc4478
    59e8:	strbmi	lr, [r9], -ip, ror #26
    59ec:			; <UNDEFINED> instruction: 0xf928f003
    59f0:	andcs	r4, r1, #20, 18	; 0x50000
    59f4:	ldrbtmi	r6, [r9], #-2464	; 0xfffff660
    59f8:	ldc2	0, cr15, [r0], {3}
    59fc:	ble	ff64fa04 <fchmod@plt+0xff64cfb8>
    5a00:	andcs	r4, r5, #278528	; 0x44000
    5a04:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    5a08:			; <UNDEFINED> instruction: 0xf7fc4478
    5a0c:	stmdavs	r1!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    5a10:			; <UNDEFINED> instruction: 0xf916f003
    5a14:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    5a18:	andcs	r4, r5, #212992	; 0x34000
    5a1c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    5a20:			; <UNDEFINED> instruction: 0xf7fc4478
    5a24:	stmdavs	r2!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    5a28:	strbmi	r9, [r9], -r9, lsl #22
    5a2c:			; <UNDEFINED> instruction: 0xf8eaf003
    5a30:	andeq	r3, r2, r2, asr #7
    5a34:	andeq	r0, r0, r4, lsl #5
    5a38:	andeq	r3, r2, r0, asr r3
    5a3c:	andeq	lr, r0, r2, lsl r7
    5a40:	andeq	r0, r1, ip, lsl #2
    5a44:	ldrdeq	sp, [r0], -sl
    5a48:	andeq	lr, r0, r2, asr #12
    5a4c:	andeq	r0, r1, r8, ror #1
    5a50:	strdeq	lr, [r0], -sl
    5a54:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    5a58:			; <UNDEFINED> instruction: 0x46014a1c
    5a5c:	push	{r2, r3, r4, r8, r9, fp, lr}
    5a60:	ldrbtmi	r4, [sl], #-2032	; 0xfffff810
    5a64:	strmi	fp, [r1], r8, lsl #1
    5a68:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
    5a6c:	ldrsbge	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    5a70:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    5a74:			; <UNDEFINED> instruction: 0xf04f9307
    5a78:			; <UNDEFINED> instruction: 0xf0080300
    5a7c:			; <UNDEFINED> instruction: 0xf8dffd7f
    5a80:			; <UNDEFINED> instruction: 0xf10a8054
    5a84:	ldrbmi	r0, [r4], -r0, lsr #14
    5a88:			; <UNDEFINED> instruction: 0xf81544f8
    5a8c:	strtmi	r6, [r0], -r1, lsl #22
    5a90:	strcc	r4, [r2], #-1603	; 0xfffff9bd
    5a94:	rscscc	pc, pc, #79	; 0x4f
    5a98:	strls	r2, [r0], -r1, lsl #2
    5a9c:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    5aa0:	ldrhle	r4, [r2, #44]!	; 0x2c
    5aa4:	movwcs	r4, #2572	; 0xa0c
    5aa8:	eorcc	pc, r0, sl, lsl #17
    5aac:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5ab0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ab4:	subsmi	r9, sl, r7, lsl #22
    5ab8:	strbmi	sp, [r8], -r5, lsl #2
    5abc:	pop	{r3, ip, sp, pc}
    5ac0:			; <UNDEFINED> instruction: 0xf7fc47f0
    5ac4:			; <UNDEFINED> instruction: 0xf7fcbc9d
    5ac8:	svclt	0x0000ed08
    5acc:	andeq	r3, r2, r6, lsr #5
    5ad0:	andeq	r0, r0, r4, lsl #5
    5ad4:	andeq	lr, r0, r0, asr #13
    5ad8:	andeq	r3, r2, sl, asr r2
    5adc:	svcmi	0x00f0e92d
    5ae0:	strmi	fp, [r3], r7, lsl #1
    5ae4:	andmi	pc, r0, pc, asr #8
    5ae8:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    5aec:	tstls	r3, r7, lsl #12
    5af0:	svcmi	0x0000f5b4
    5af4:	streq	lr, [r5], -r4, lsl #20
    5af8:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
    5afc:	svclt	0x00b49205
    5b00:	movwcs	r2, #769	; 0x301
    5b04:	svccc	0x00fff1b6
    5b08:	movwcs	fp, #3852	; 0xf0c
    5b0c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    5b10:			; <UNDEFINED> instruction: 0xf0402b00
    5b14:			; <UNDEFINED> instruction: 0xf00380ba
    5b18:	blls	104ad4 <fchmod@plt+0x102088>
    5b1c:	blcs	15fc90 <fchmod@plt+0x15d244>
    5b20:			; <UNDEFINED> instruction: 0xf0004682
    5b24:			; <UNDEFINED> instruction: 0x465180bd
    5b28:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5b2c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5b30:			; <UNDEFINED> instruction: 0xf8cd46ba
    5b34:			; <UNDEFINED> instruction: 0xf1bab010
    5b38:	ldclle	15, cr0, [r7, #-0]
    5b3c:	ldmdavs	r3, {r2, r9, fp, ip, pc}^
    5b40:	blcs	1fb88 <fchmod@plt+0x1d13c>
    5b44:	sbchi	pc, r1, r0, asr #32
    5b48:	tstls	r2, r2, asr r6
    5b4c:	blx	f41b62 <fchmod@plt+0xf3f116>
    5b50:	stmdacs	r0, {r1, r8, fp, ip, pc}
    5b54:	strbvc	lr, [r0, pc, asr #20]!
    5b58:	strmi	r4, [r6], -r3, lsl #13
    5b5c:	b	15bc8d8 <fchmod@plt+0x15b9e8c>
    5b60:	suble	r0, r3, r7, lsl #6
    5b64:	stmdaeq	r6, {r3, r4, r8, r9, fp, sp, lr, pc}
    5b68:	stmdbeq	r7, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
    5b6c:	svclt	0x00081c6b
    5b70:	svccc	0x00fff1b4
    5b74:	blne	fe939ba0 <fchmod@plt+0xfe937154>
    5b78:	bl	19574c8 <fchmod@plt+0x1954a7c>
    5b7c:	ldrbne	r0, [r3, r7, lsl #10]
    5b80:	bl	1d570d8 <fchmod@plt+0x1d5468c>
    5b84:	svclt	0x00b80303
    5b88:	stmdals	r3, {r1, r5, r7, r9, sl, lr}
    5b8c:	blcs	11fca0 <fchmod@plt+0x11d254>
    5b90:	bls	179fe4 <fchmod@plt+0x177598>
    5b94:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    5b98:	andsle	r2, fp, r2, lsl #22
    5b9c:	sbcle	r2, sl, r3, lsl #22
    5ba0:	eorsle	r2, r4, r1, lsl #22
    5ba4:	orrcs	r4, sl, r6, asr sl
    5ba8:	movwls	r4, #2134	; 0x856
    5bac:	blmi	1596d9c <fchmod@plt+0x1594350>
    5bb0:	ldrbtmi	r3, [r8], #-548	; 0xfffffddc
    5bb4:			; <UNDEFINED> instruction: 0xf002447b
    5bb8:	blcs	185934 <fchmod@plt+0x182ee8>
    5bbc:	stmdavs	r0, {r1, r3, r4, r5, r6, r8, ip, lr, pc}
    5bc0:	tstls	r2, sl, asr r6
    5bc4:	mcrr2	0, 0, pc, ip, cr8	; <UNPREDICTABLE>
    5bc8:	stmdbls	r2, {r0, r2, r9, fp, ip, pc}
    5bcc:	ldmdavs	r0, {r0, r1, r4, r6, fp, sp, lr}
    5bd0:	mvnle	r2, r2, lsl #22
    5bd4:	tstls	r2, sl, asr r6
    5bd8:	blx	841bee <fchmod@plt+0x83f1a2>
    5bdc:	stmdacs	r0, {r1, r8, fp, ip, pc}
    5be0:	mvnvc	lr, #323584	; 0x4f000
    5be4:	blle	c173f4 <fchmod@plt+0xc149a8>
    5be8:			; <UNDEFINED> instruction: 0xd1a44313
    5bec:	strmi	r9, [sl], r3, lsl #22
    5bf0:	blcs	15fd64 <fchmod@plt+0x15d318>
    5bf4:			; <UNDEFINED> instruction: 0x4650d073
    5bf8:	stc	7, cr15, [r4], {252}	; 0xfc
    5bfc:			; <UNDEFINED> instruction: 0xf1752c01
    5c00:	ble	bc6808 <fchmod@plt+0xbc3dbc>
    5c04:	strbmi	r4, [r9], -r0, asr #12
    5c08:	pop	{r0, r1, r2, ip, sp, pc}
    5c0c:	usub8mi	r8, sl, r0
    5c10:			; <UNDEFINED> instruction: 0xf0079102
    5c14:	stmdbls	r2, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5c18:	ldmdami	ip!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    5c1c:	ldmdbmi	ip!, {r1, r3, r7, r9, sl, lr}
    5c20:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    5c24:			; <UNDEFINED> instruction: 0xf7fc4479
    5c28:	strmi	lr, [r1], -ip, asr #24
    5c2c:			; <UNDEFINED> instruction: 0xf0039812
    5c30:	blls	1044ec <fchmod@plt+0x101aa0>
    5c34:	blcs	15fda8 <fchmod@plt+0x15d35c>
    5c38:			; <UNDEFINED> instruction: 0x4650d056
    5c3c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5c40:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5c44:	bl	ff7c3c3c <fchmod@plt+0xff7c11f0>
    5c48:	pkhtbmi	lr, sl, ip, asr #15
    5c4c:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    5c50:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    5c54:			; <UNDEFINED> instruction: 0xf7fc4479
    5c58:			; <UNDEFINED> instruction: 0x4601ec34
    5c5c:			; <UNDEFINED> instruction: 0xf0039812
    5c60:			; <UNDEFINED> instruction: 0xe7e6fa15
    5c64:	andcs	r4, r5, #737280	; 0xb4000
    5c68:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    5c6c:			; <UNDEFINED> instruction: 0xf7fc4478
    5c70:	strmi	lr, [r1], -r8, lsr #24
    5c74:			; <UNDEFINED> instruction: 0xf0039812
    5c78:	b	14043d4 <fchmod@plt+0x1401988>
    5c7c:	strmi	r7, [r0], r0, ror #19
    5c80:	strbmi	r4, [r9], -r0, asr #12
    5c84:	pop	{r0, r1, r2, ip, sp, pc}
    5c88:	qsub8mi	r8, r7, r0
    5c8c:	stccs	6, cr4, [r0], {32}
    5c90:	svcge	0x0041f47f
    5c94:	strtmi	r9, [r2], r3, lsl #22
    5c98:	blcs	15fe0c <fchmod@plt+0x15d3c0>
    5c9c:	svcge	0x0043f47f
    5ca0:			; <UNDEFINED> instruction: 0xf0032060
    5ca4:	stmdbls	r3, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    5ca8:	strvs	r6, [r2, #2058]	; 0x80a
    5cac:			; <UNDEFINED> instruction: 0xf0076008
    5cb0:	ldr	pc, [r8, -r7, ror #31]!
    5cb4:	cmpcs	r2, fp, lsl sl
    5cb8:	movwls	r4, #2075	; 0x81b
    5cbc:	blmi	6d6eac <fchmod@plt+0x6d4460>
    5cc0:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    5cc4:			; <UNDEFINED> instruction: 0xf002447b
    5cc8:	bmi	685824 <fchmod@plt+0x682dd8>
    5ccc:	ldmdami	r9, {r0, r2, r3, r4, r7, r8, sp}
    5cd0:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    5cd4:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    5cd8:			; <UNDEFINED> instruction: 0xf002447b
    5cdc:	blls	105810 <fchmod@plt+0x102dc4>
    5ce0:			; <UNDEFINED> instruction: 0xf7ff6818
    5ce4:			; <UNDEFINED> instruction: 0xe786feb9
    5ce8:			; <UNDEFINED> instruction: 0xf04f9b03
    5cec:			; <UNDEFINED> instruction: 0xf04f38ff
    5cf0:	ldmdavs	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp}
    5cf4:	mrc2	7, 5, pc, cr0, cr15, {7}
    5cf8:			; <UNDEFINED> instruction: 0xf7fc4650
    5cfc:	str	lr, [r1, r4, lsl #23]
    5d00:	andeq	lr, r0, ip, lsr #12
    5d04:	andeq	lr, r0, r6, asr #11
    5d08:	andeq	lr, r0, ip, lsr #11
    5d0c:	andeq	pc, r0, lr, asr #29
    5d10:	andeq	lr, r0, ip, lsr #10
    5d14:	muleq	r0, lr, lr
    5d18:	andeq	lr, r0, r0, asr #10
    5d1c:	andeq	lr, r0, sl, lsr r5
    5d20:	andeq	pc, r0, r4, lsl #29
    5d24:	andeq	lr, r0, ip, lsl r5
    5d28:			; <UNDEFINED> instruction: 0x0000e4b6
    5d2c:	muleq	r0, ip, r4
    5d30:	andeq	lr, r0, r6, lsl #10
    5d34:	andeq	lr, r0, r2, lsr #9
    5d38:	andeq	lr, r0, r8, lsl #9
    5d3c:	mvnsmi	lr, sp, lsr #18
    5d40:	addlt	r2, r2, r5, lsl #20
    5d44:	stmdavc	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5d48:	bcs	139d68 <fchmod@plt+0x13731c>
    5d4c:			; <UNDEFINED> instruction: 0x4638d11a
    5d50:	andlt	r4, r2, r1, asr #12
    5d54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d58:	rsbcs	r4, r0, r4, lsl #12
    5d5c:			; <UNDEFINED> instruction: 0xf003460d
    5d60:	strmi	pc, [r6], -r9, asr #21
    5d64:			; <UNDEFINED> instruction: 0xf0076585
    5d68:	strtmi	pc, [r1], -fp, lsl #31
    5d6c:			; <UNDEFINED> instruction: 0x4630463a
    5d70:	blx	1dc1d9a <fchmod@plt+0x1dbf34e>
    5d74:			; <UNDEFINED> instruction: 0xf7ff4630
    5d78:	ldrtmi	pc, [r8], -pc, ror #28	; <UNPREDICTABLE>
    5d7c:	andlt	r4, r2, r1, asr #12
    5d80:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5d84:	cmpcs	r2, r5, lsl #22
    5d88:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    5d8c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    5d90:	blmi	117600 <fchmod@plt+0x114bb4>
    5d94:	ldrbtmi	r3, [fp], #-524	; 0xfffffdf4
    5d98:	cdp2	0, 6, cr15, cr12, cr2, {0}
    5d9c:	andeq	lr, r0, lr, asr #8
    5da0:	andeq	lr, r0, sl, ror #7
    5da4:	andeq	lr, r0, sl, asr #7
    5da8:	mvnsmi	lr, #737280	; 0xb4000
    5dac:			; <UNDEFINED> instruction: 0xf8dfb08d
    5db0:			; <UNDEFINED> instruction: 0x460cc058
    5db4:	ldrmi	r9, [r6], -r5
    5db8:	ldrbtmi	r9, [ip], #3864	; 0xf18
    5dbc:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5dc0:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    5dc4:	strls	sl, [r2, -r7, lsl #18]
    5dc8:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5dcc:			; <UNDEFINED> instruction: 0x5714e9dd
    5dd0:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    5dd4:	andls	r6, fp, r0, lsl #16
    5dd8:	andeq	pc, r0, pc, asr #32
    5ddc:	stmib	sp, {r0, r2, fp, sp, pc}^
    5de0:	strls	r6, [r6], #-775	; 0xfffffcf9
    5de4:	strpl	lr, [r9, -sp, asr #19]
    5de8:	mrc2	7, 3, pc, cr8, cr15, {7}
    5dec:	blmi	1d8614 <fchmod@plt+0x1d5bc8>
    5df0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5df4:	blls	2dfe64 <fchmod@plt+0x2dd418>
    5df8:	qaddle	r4, sl, r2
    5dfc:	pop	{r0, r2, r3, ip, sp, pc}
    5e00:			; <UNDEFINED> instruction: 0xf7fc83f0
    5e04:	svclt	0x0000eb6a
    5e08:	andeq	r2, r2, lr, asr #30
    5e0c:	andeq	r0, r0, r4, lsl #5
    5e10:	andeq	r2, r2, r8, lsl pc
    5e14:	mvnsmi	lr, #737280	; 0xb4000
    5e18:			; <UNDEFINED> instruction: 0xf8dfb08d
    5e1c:			; <UNDEFINED> instruction: 0x460cc058
    5e20:	ldrmi	r9, [r6], -r5
    5e24:	ldrbtmi	r9, [ip], #3864	; 0xf18
    5e28:	ldmdbhi	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5e2c:	ldmdami	r2, {r0, r3, r9, fp, sp, pc}
    5e30:	strls	sl, [r2, -r7, lsl #18]
    5e34:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5e38:			; <UNDEFINED> instruction: 0x5714e9dd
    5e3c:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    5e40:	andls	r6, fp, r0, lsl #16
    5e44:	andeq	pc, r0, pc, asr #32
    5e48:	stmib	sp, {r0, r2, fp, sp, pc}^
    5e4c:	strls	r6, [r6], #-775	; 0xfffffcf9
    5e50:	strpl	lr, [r9, -sp, asr #19]
    5e54:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5e58:	blmi	1d8680 <fchmod@plt+0x1d5c34>
    5e5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5e60:	blls	2dfed0 <fchmod@plt+0x2dd484>
    5e64:	qaddle	r4, sl, r2
    5e68:	pop	{r0, r2, r3, ip, sp, pc}
    5e6c:			; <UNDEFINED> instruction: 0xf7fc83f0
    5e70:	svclt	0x0000eb34
    5e74:	andeq	r2, r2, r2, ror #29
    5e78:	andeq	r0, r0, r4, lsl #5
    5e7c:	andeq	r2, r2, ip, lsr #29
    5e80:	strdlt	fp, [sp], r0
    5e84:	strmi	r4, [lr], -fp, lsr #30
    5e88:	stmdbmi	fp!, {r1, r2, r8, ip, pc}
    5e8c:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    5e90:	stmdavs	r9, {r1, r4, r8, r9, sl, fp, ip, pc}
    5e94:			; <UNDEFINED> instruction: 0xf04f910b
    5e98:	andls	r0, r5, r0, lsl #2
    5e9c:	teqle	sl, r0, lsl #28
    5ea0:	tstls	r0, r1, lsl #2
    5ea4:			; <UNDEFINED> instruction: 0x461d4614
    5ea8:	bl	1ec3ea0 <fchmod@plt+0x1ec1454>
    5eac:	svclt	0x00083101
    5eb0:	svccc	0x00fff1b0
    5eb4:	bmi	879ee8 <fchmod@plt+0x87749c>
    5eb8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    5ebc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ec0:	subsmi	r9, sl, fp, lsl #22
    5ec4:			; <UNDEFINED> instruction: 0x4620d133
    5ec8:	andlt	r4, sp, r9, lsr #12
    5ecc:			; <UNDEFINED> instruction: 0xf7fcbdf0
    5ed0:	stmdavs	r3, {r1, r3, r5, sl, fp, sp, lr, pc}
    5ed4:	andle	r2, sp, sp, lsl fp
    5ed8:	andcs	r4, r5, #409600	; 0x64000
    5edc:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    5ee0:			; <UNDEFINED> instruction: 0xf7fc4478
    5ee4:	strmi	lr, [r1], -lr, ror #21
    5ee8:			; <UNDEFINED> instruction: 0xf0034638
    5eec:	strbne	pc, [r5, pc, asr #17]	; <UNPREDICTABLE>
    5ef0:	strb	r4, [r0, r4, lsl #12]!
    5ef4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    5ef8:	stmdbge	r9, {r0, r1, r2, r9, fp, sp, pc}
    5efc:	strls	sl, [r2, -r5, lsl #16]
    5f00:	movwcs	r2, #17411	; 0x4403
    5f04:	strls	r9, [r7], -r8, lsl #8
    5f08:	movwls	r9, #42505	; 0xa609
    5f0c:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    5f10:	strmi	r4, [sp], -r4, lsl #12
    5f14:	bmi	33fe58 <fchmod@plt+0x33d40c>
    5f18:	orrvc	pc, r9, pc, asr #8
    5f1c:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
    5f20:	eorscc	r4, r4, #2046820352	; 0x7a000000
    5f24:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    5f28:			; <UNDEFINED> instruction: 0xf0029600
    5f2c:			; <UNDEFINED> instruction: 0xf7fcfda3
    5f30:	svclt	0x0000ead4
    5f34:	andeq	r2, r2, ip, ror lr
    5f38:	andeq	r0, r0, r4, lsl #5
    5f3c:	andeq	r2, r2, lr, asr #28
    5f40:	andeq	lr, r0, sl, ror #5
    5f44:	andeq	pc, r0, r0, lsl ip	; <UNPREDICTABLE>
    5f48:			; <UNDEFINED> instruction: 0x0000e2b8
    5f4c:	andeq	lr, r0, ip, lsr r2
    5f50:	andeq	lr, r0, r2, asr r2
    5f54:	sbclt	r4, r0, #4, 22	; 0x1000
    5f58:			; <UNDEFINED> instruction: 0xf833447b
    5f5c:	andmi	r3, fp, #16
    5f60:	andcs	fp, r1, r4, lsl pc
    5f64:	ldrbmi	r2, [r0, -r0]!
    5f68:	andeq	lr, r0, r0, asr #5
    5f6c:	andcc	lr, r2, #208, 18	; 0x340000
    5f70:	bne	ff4d237c <fchmod@plt+0xff4cf930>
    5f74:	blle	169a8 <fchmod@plt+0x13f5c>
    5f78:	ldrmi	r4, [r1], #-1904	; 0xfffff890
    5f7c:			; <UNDEFINED> instruction: 0x4604b510
    5f80:	stmdbvs	r0, {r0, r1, r3, r6}
    5f84:	rscvs	r0, r3, r9, asr #1
    5f88:			; <UNDEFINED> instruction: 0xf9c4f003
    5f8c:	ldflts	f6, [r0, #-128]	; 0xffffff80
    5f90:			; <UNDEFINED> instruction: 0x4604b538
    5f94:	cmplt	r2, r1, asr #32
    5f98:	strcs	r6, [r0, #-2]
    5f9c:	eorcs	r2, r8, sl, lsl #6
    5fa0:	rscvs	r6, r3, r5, lsr #1
    5fa4:			; <UNDEFINED> instruction: 0xf9a6f003
    5fa8:	andvs	r6, r5, r0, lsr #2
    5fac:			; <UNDEFINED> instruction: 0x4608bd38
    5fb0:	blx	ff1c1fcc <fchmod@plt+0xff1bf580>
    5fb4:	ldrb	r6, [r0, r0, lsr #32]!
    5fb8:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    5fbc:	stmib	r0, {r2, r9, sl, lr}^
    5fc0:	stmib	r0, {r8, sl, ip, lr}^
    5fc4:	stmdbvs	r0, {r1, r8, sl, ip, lr}
    5fc8:	b	743fc0 <fchmod@plt+0x741574>
    5fcc:	ldflts	f6, [r8, #-148]!	; 0xffffff6c
    5fd0:			; <UNDEFINED> instruction: 0x4604b538
    5fd4:	tstcs	r1, sp, lsl #12
    5fd8:			; <UNDEFINED> instruction: 0xffc8f7ff
    5fdc:	stmdbvs	r2!, {r0, r1, r5, r7, fp, sp, lr}
    5fe0:	mrane	r2, r9, acc0
    5fe4:	bl	9e270 <fchmod@plt+0x9b824>
    5fe8:			; <UNDEFINED> instruction: 0xf8420183
    5fec:	subvs	r5, r8, r3, lsr #32
    5ff0:	svclt	0x0000bd38
    5ff4:			; <UNDEFINED> instruction: 0x460eb5f8
    5ff8:	strmi	r6, [r7], -r9, lsl #16
    5ffc:			; <UNDEFINED> instruction: 0x4632b1f9
    6000:			; <UNDEFINED> instruction: 0xf8522100
    6004:	strmi	r5, [ip], -r4, lsl #30
    6008:	stfcss	f3, [r0, #-4]
    600c:			; <UNDEFINED> instruction: 0x4638d1f9
    6010:	streq	lr, [r4, #2822]	; 0xb06
    6014:			; <UNDEFINED> instruction: 0xffaaf7ff
    6018:			; <UNDEFINED> instruction: 0xf8d768b8
    601c:	svcne	0x0033c010
    6020:	addeq	lr, r0, #12, 22	; 0x3000
    6024:	svcne	0x0004f853
    6028:			; <UNDEFINED> instruction: 0xf842429d
    602c:	mvnsle	r1, r4, lsl #22
    6030:	movwcs	r3, #1
    6034:	adcsvs	r4, ip, r4, lsl #8
    6038:	eorcc	pc, r4, ip, asr #16
    603c:			; <UNDEFINED> instruction: 0xf7ffbdf8
    6040:			; <UNDEFINED> instruction: 0xf8d7ff95
    6044:	ldmvs	ip!, {r4, lr, pc}
    6048:			; <UNDEFINED> instruction: 0xf84c2300
    604c:	ldcllt	0, cr3, [r8, #144]!	; 0x90
    6050:	blmi	8588d8 <fchmod@plt+0x855e8c>
    6054:	ldrlt	r4, [r0, #1146]!	; 0x47a
    6058:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
    605c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    6060:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    6064:			; <UNDEFINED> instruction: 0xf04f9301
    6068:	stcne	3, cr0, [fp, #-0]
    606c:	movtlt	r9, #37632	; 0x9300
    6070:	movwcc	r2, #16640	; 0x4100
    6074:	strmi	r9, [ip], -r0, lsl #6
    6078:			; <UNDEFINED> instruction: 0xf8533101
    607c:	bcs	11094 <fchmod@plt+0xe648>
    6080:			; <UNDEFINED> instruction: 0x4638d1f7
    6084:			; <UNDEFINED> instruction: 0xff72f7ff
    6088:			; <UNDEFINED> instruction: 0xf8d768b8
    608c:	svcne	0x002bc010
    6090:	streq	lr, [r4, #2821]	; 0xb05
    6094:	addeq	lr, r0, #12, 22	; 0x3000
    6098:	svcne	0x0004f853
    609c:			; <UNDEFINED> instruction: 0xf842429d
    60a0:	mvnsle	r1, r4, lsl #22
    60a4:	strmi	r3, [r4], #-1
    60a8:	bmi	31e3a0 <fchmod@plt+0x31b954>
    60ac:			; <UNDEFINED> instruction: 0xf84c2300
    60b0:	blmi	252148 <fchmod@plt+0x24f6fc>
    60b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    60b8:	blls	60128 <fchmod@plt+0x5d6dc>
    60bc:	qaddle	r4, sl, r7
    60c0:	ldclt	0, cr11, [r0, #8]!
    60c4:			; <UNDEFINED> instruction: 0xff52f7ff
    60c8:			; <UNDEFINED> instruction: 0xc010f8d7
    60cc:			; <UNDEFINED> instruction: 0xe7ec68bc
    60d0:	b	c40c8 <fchmod@plt+0xc167c>
    60d4:			; <UNDEFINED> instruction: 0x00022cb4
    60d8:	andeq	r0, r0, r4, lsl #5
    60dc:	andeq	r2, r2, r4, asr ip
    60e0:	bmi	3f3124 <fchmod@plt+0x3f06d8>
    60e4:	addlt	fp, r3, r0, lsl #10
    60e8:	blmi	3b0500 <fchmod@plt+0x3adab4>
    60ec:			; <UNDEFINED> instruction: 0xf851447a
    60f0:	ldmpl	r3, {r2, r8, r9, fp}^
    60f4:	movwls	r6, #6171	; 0x181b
    60f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    60fc:			; <UNDEFINED> instruction: 0xf7ff9100
    6100:	bmi	285fa4 <fchmod@plt+0x283558>
    6104:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    6108:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    610c:	subsmi	r9, sl, r1, lsl #22
    6110:	andlt	sp, r3, r4, lsl #2
    6114:	bl	144290 <fchmod@plt+0x141844>
    6118:	ldrbmi	fp, [r0, -r4]!
    611c:	ldmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6120:	andeq	r2, r2, ip, lsl ip
    6124:	andeq	r0, r0, r4, lsl #5
    6128:	andeq	r2, r2, r2, lsl #24
    612c:	strmi	r6, [r4], -r1, lsl #18
    6130:	stmdavs	r0, {r3, r8, sl, ip, sp, pc}^
    6134:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6138:	stmdami	r6, {r0, r2, r8, fp, lr}
    613c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6140:			; <UNDEFINED> instruction: 0xf7fc4478
    6144:	ldmib	r4, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    6148:			; <UNDEFINED> instruction: 0xf0021200
    614c:	svclt	0x0000fd79
    6150:	ldrdeq	lr, [r0], -sl
    6154:			; <UNDEFINED> instruction: 0x0000f9b0
    6158:	strmi	fp, [sp], -r0, lsl #10
    615c:	strmi	fp, [r4], -r3, lsl #1
    6160:	bmi	5727e8 <fchmod@plt+0x56fd9c>
    6164:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    6168:	andcs	r4, r0, r9, ror r4
    616c:	andls	r4, r0, r3, lsr #12
    6170:			; <UNDEFINED> instruction: 0xf7fc4608
    6174:	ldmdbmi	r2, {r1, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    6178:	andcs	r4, r5, #1179648	; 0x120000
    617c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6180:	ldmib	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6184:	strtmi	r4, [r9], -r2, lsr #12
    6188:	ldc2l	0, cr15, [sl, #-8]
    618c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    6190:	b	10c4188 <fchmod@plt+0x10c173c>
    6194:	cmplt	r8, r1, lsl #12
    6198:	tstlt	r3, r3, lsl #16
    619c:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    61a0:	bmi	300134 <fchmod@plt+0x2fd6e8>
    61a4:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    61a8:			; <UNDEFINED> instruction: 0xe7de4479
    61ac:	stmdbmi	fp, {r1, r3, r9, fp, lr}
    61b0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    61b4:	svclt	0x0000e7d9
    61b8:	ldrdeq	lr, [r0], -r6
    61bc:	ldrdeq	lr, [r0], -r0
    61c0:	muleq	r0, ip, r2
    61c4:	andeq	pc, r0, r2, ror r9	; <UNPREDICTABLE>
    61c8:			; <UNDEFINED> instruction: 0x0000e2b2
    61cc:	muleq	r0, r6, r2
    61d0:	andeq	lr, r0, lr, lsl #5
    61d4:	muleq	r0, r0, r2
    61d8:	andeq	lr, r0, r4, lsl #5
    61dc:	andeq	lr, r0, r6, lsl #5
    61e0:	svclt	0x00004770
    61e4:	stmdblt	r3, {r0, r1, r7, fp, sp, lr}
    61e8:	ldrbmi	r6, [r0, -r3]!
    61ec:	stmdblt	fp, {r0, r1, r7, fp, sp, lr}
    61f0:	addvs	r2, r3, r1, lsl #6
    61f4:	svclt	0x00004770
    61f8:	svcmi	0x00f0e92d
    61fc:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    6200:	blmi	17e8e18 <fchmod@plt+0x17e63cc>
    6204:	bcs	441a30 <fchmod@plt+0x43efe4>
    6208:	addlt	r4, r9, lr, asr sl
    620c:	beq	fe441a34 <fchmod@plt+0xfe43efe8>
    6210:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6214:	movwls	r6, #30747	; 0x781b
    6218:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    621c:	bl	1bc4214 <fchmod@plt+0x1bc17c8>
    6220:			; <UNDEFINED> instruction: 0xf868f003
    6224:	beq	441a4c <fchmod@plt+0x43f000>
    6228:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    622c:			; <UNDEFINED> instruction: 0xf0034681
    6230:	strmi	pc, [r0], r1, ror #16
    6234:	ldm	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6238:			; <UNDEFINED> instruction: 0xf0002800
    623c:	strmi	r8, [r5], -r5, lsl #1
    6240:	b	fc4238 <fchmod@plt+0xfc17ec>
    6244:			; <UNDEFINED> instruction: 0xf7fc4604
    6248:	stmdacs	r0, {r1, r3, r6, r7, fp, sp, lr, pc}
    624c:	addshi	pc, r2, r0, asr #32
    6250:			; <UNDEFINED> instruction: 0xf10d463b
    6254:			; <UNDEFINED> instruction: 0xf10d0b04
    6258:			; <UNDEFINED> instruction: 0x464f0a10
    625c:	ldrmi	r4, [r9], r6, lsl #12
    6260:	bne	441ac8 <fchmod@plt+0x43f07c>
    6264:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
    6268:			; <UNDEFINED> instruction: 0xf0020a90
    626c:	cmnlt	r0, #692	; 0x2b4	; <UNPREDICTABLE>
    6270:	bcc	441ad8 <fchmod@plt+0x43f08c>
    6274:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    6278:	and	r3, r3, r1
    627c:	andcc	lr, r2, #3620864	; 0x374000
    6280:	rscle	r4, sp, #-1610612727	; 0xa0000009
    6284:			; <UNDEFINED> instruction: 0x4651465a
    6288:	stmib	sp, {r3, r5, r9, sl, lr}^
    628c:	strls	r8, [r6], -r4, lsl #14
    6290:	b	ff6c4288 <fchmod@plt+0xff6c183c>
    6294:			; <UNDEFINED> instruction: 0xf7fc4604
    6298:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
    629c:	bls	1ba7b8 <fchmod@plt+0x1b7d6c>
    62a0:	stmdbls	r4, {r3, r6, r9, sl, lr}
    62a4:			; <UNDEFINED> instruction: 0xffbaf002
    62a8:	addmi	r9, r3, #6144	; 0x1800
    62ac:	stfcsd	f5, [r0], {43}	; 0x2b
    62b0:	strtmi	sp, [r8], -r4, ror #3
    62b4:	b	1442ac <fchmod@plt+0x141860>
    62b8:			; <UNDEFINED> instruction: 0xf7fc4604
    62bc:	stmdacs	r0, {r4, r7, fp, sp, lr, pc}
    62c0:	ldmdbmi	r1!, {r2, r3, r4, r6, r7, ip, lr, pc}
    62c4:	ldmdami	r1!, {r0, r2, r9, sp}
    62c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    62cc:			; <UNDEFINED> instruction: 0x4628e032
    62d0:	bl	16c42c8 <fchmod@plt+0x16c187c>
    62d4:	beq	441b3c <fchmod@plt+0x43f0f0>
    62d8:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    62dc:			; <UNDEFINED> instruction: 0xf7fc4640
    62e0:			; <UNDEFINED> instruction: 0x4648e892
    62e4:	bl	fe2c42dc <fchmod@plt+0xfe2c1890>
    62e8:	teqle	r6, r0, lsl #16
    62ec:	blmi	918b94 <fchmod@plt+0x916148>
    62f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    62f4:	blls	1e0364 <fchmod@plt+0x1dd918>
    62f8:	teqle	r9, sl, asr r0
    62fc:	ldc	0, cr11, [sp], #36	; 0x24
    6300:	pop	{r2, r8, r9, fp, pc}
    6304:			; <UNDEFINED> instruction: 0xf7fc8ff0
    6308:	stmdavs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    630c:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6310:	andcs	r4, r5, #32, 18	; 0x80000
    6314:			; <UNDEFINED> instruction: 0x46044479
    6318:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    631c:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6320:	bne	441b8c <fchmod@plt+0x43f140>
    6324:			; <UNDEFINED> instruction: 0xf0024622
    6328:	ldmdbmi	ip, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
    632c:	ldmdami	ip, {r0, r2, r9, sp}
    6330:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6334:	stmia	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6338:	strtmi	r4, [r0], -r5, lsl #12
    633c:	stmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6340:	strtmi	r4, [r8], -r1, lsl #12
    6344:	mrrc2	0, 0, pc, lr, cr2	; <UNPREDICTABLE>
    6348:	andcs	r4, r5, #360448	; 0x58000
    634c:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    6350:			; <UNDEFINED> instruction: 0xf7fc4478
    6354:			; <UNDEFINED> instruction: 0xf002e8b6
    6358:	ldmdbmi	r4, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    635c:	ldmdami	r4, {r0, r2, r9, sp}
    6360:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6364:	stmia	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6368:	bne	441bd4 <fchmod@plt+0x43f188>
    636c:	stc2l	0, cr15, [r8], #-8
    6370:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6374:	andcs	r4, r5, #245760	; 0x3c000
    6378:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    637c:			; <UNDEFINED> instruction: 0xe7d94478
    6380:	andeq	r0, r0, r4, lsl #5
    6384:	strdeq	r2, [r2], -r8
    6388:	andeq	lr, r0, ip, lsr #3
    638c:	andeq	pc, r0, r6, lsr #16
    6390:	andeq	r2, r2, r8, lsl sl
    6394:	andeq	lr, r0, r0, lsr #3
    6398:	ldrdeq	pc, [r0], -r6
    639c:	andeq	lr, r0, r0, ror #2
    63a0:			; <UNDEFINED> instruction: 0x0000f7be
    63a4:	strdeq	lr, [r0], -sl
    63a8:	andeq	pc, r0, r0, lsr #15
    63ac:	andeq	lr, r0, r8, ror r1
    63b0:	andeq	pc, r0, lr, lsl #15
    63b4:	strdeq	lr, [r0], -sl
    63b8:	andeq	pc, r0, r4, ror r7	; <UNPREDICTABLE>
    63bc:	svcmi	0x00f0e92d
    63c0:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    63c4:	strmi	r8, [pc], -r4, lsl #22
    63c8:			; <UNDEFINED> instruction: 0xee094a7b
    63cc:	blmi	1ed4c14 <fchmod@plt+0x1ed21c8>
    63d0:	addlt	r4, r9, sl, ror r4
    63d4:	beq	fe441bfc <fchmod@plt+0xfe43f1b0>
    63d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    63dc:			; <UNDEFINED> instruction: 0xf04f9307
    63e0:			; <UNDEFINED> instruction: 0xf7fb0300
    63e4:	strmi	lr, [r4], -r6, lsr #31
    63e8:			; <UNDEFINED> instruction: 0xff84f002
    63ec:	beq	441c14 <fchmod@plt+0x43f1c8>
    63f0:	ldmib	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    63f4:			; <UNDEFINED> instruction: 0xf0024681
    63f8:			; <UNDEFINED> instruction: 0x4680ff7d
    63fc:	b	feac43f4 <fchmod@plt+0xfeac19a8>
    6400:			; <UNDEFINED> instruction: 0xf0002800
    6404:	stmiavs	r9!, {r0, r1, r2, r3, r5, r7, pc}
    6408:			; <UNDEFINED> instruction: 0xf7fc4606
    640c:	strmi	lr, [r2], r2, lsl #16
    6410:	svc	0x00e4f7fb
    6414:			; <UNDEFINED> instruction: 0xf0402800
    6418:			; <UNDEFINED> instruction: 0x463b8096
    641c:	beq	442858 <fchmod@plt+0x43fe0c>
    6420:	bleq	14285c <fchmod@plt+0x13fe10>
    6424:	strmi	r4, [r5], -r7, asr #12
    6428:			; <UNDEFINED> instruction: 0x464e46b0
    642c:	mrc	6, 0, r4, cr8, cr9, {4}
    6430:			; <UNDEFINED> instruction: 0x46221a10
    6434:	beq	fe441c9c <fchmod@plt+0xfe43f250>
    6438:	cdp2	0, 12, cr15, cr6, cr2, {0}
    643c:	cdp	3, 1, cr11, cr8, cr8, {3}
    6440:	strls	r3, [r3, #-2576]	; 0xfffff5f0
    6444:	andcc	lr, r1, sp, asr #19
    6448:	bls	1be47c <fchmod@plt+0x1bba30>
    644c:	stmdbls	r4, {r3, r6, r9, sl, lr}
    6450:	cdp2	0, 14, cr15, cr4, cr2, {0}
    6454:	addmi	r9, r3, #6144	; 0x1800
    6458:	ldmib	sp, {r1, r2, r4, r6, r8, ip, lr, pc}^
    645c:	addsmi	r3, sl, #536870912	; 0x20000000
    6460:	ldrbmi	sp, [sl], -r5, ror #5
    6464:			; <UNDEFINED> instruction: 0x46404651
    6468:	strvc	lr, [r4], -sp, asr #19
    646c:			; <UNDEFINED> instruction: 0xf7fb9506
    6470:	strmi	lr, [r4], -ip, ror #30
    6474:	svc	0x00b2f7fb
    6478:	rscle	r2, r6, r0, lsl #16
    647c:	andcs	r4, r5, #80, 18	; 0x140000
    6480:	ldrbtmi	r4, [r9], #-2128	; 0xfffff7b0
    6484:			; <UNDEFINED> instruction: 0xf7fc4478
    6488:			; <UNDEFINED> instruction: 0x4605e81c
    648c:			; <UNDEFINED> instruction: 0xf7fc4620
    6490:			; <UNDEFINED> instruction: 0x4601e8fa
    6494:			; <UNDEFINED> instruction: 0xf0024628
    6498:			; <UNDEFINED> instruction: 0x464bfbb5
    649c:			; <UNDEFINED> instruction: 0x464e46b1
    64a0:	ldrmi	r4, [r9], r4, lsl #12
    64a4:			; <UNDEFINED> instruction: 0x46404651
    64a8:	strvc	lr, [r4], -sp, asr #19
    64ac:			; <UNDEFINED> instruction: 0xf7fc9406
    64b0:	strmi	lr, [r5], -r8, lsl #20
    64b4:	svc	0x0092f7fb
    64b8:	cmnle	lr, r0, lsl #16
    64bc:	strbmi	r9, [r8], -r6, lsl #20
    64c0:			; <UNDEFINED> instruction: 0xf0029904
    64c4:	blls	1c5f78 <fchmod@plt+0x1c352c>
    64c8:	cmple	r4, r3, lsl #5
    64cc:	mvnle	r2, r0, lsl #26
    64d0:	ldrtmi	r4, [r0], -r6, asr #12
    64d4:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    64d8:	beq	441d40 <fchmod@plt+0x43f2f4>
    64dc:	svc	0x0092f7fb
    64e0:			; <UNDEFINED> instruction: 0xf7fb4638
    64e4:			; <UNDEFINED> instruction: 0x4648ef90
    64e8:	b	fe2444e0 <fchmod@plt+0xfe241a94>
    64ec:	bmi	db4cb4 <fchmod@plt+0xdb2268>
    64f0:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    64f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    64f8:	subsmi	r9, sl, r7, lsl #22
    64fc:	andlt	sp, r9, r1, lsr #2
    6500:	blhi	1417fc <fchmod@plt+0x13edb0>
    6504:	svchi	0x00f0e8bd
    6508:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    650c:			; <UNDEFINED> instruction: 0xf7fc6800
    6510:	stmdbmi	lr!, {r1, r5, r7, fp, sp, lr, pc}
    6514:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6518:	stmdami	sp!, {r2, r9, sl, lr}
    651c:			; <UNDEFINED> instruction: 0xf7fb4478
    6520:	mrc	15, 0, lr, cr9, cr0, {6}
    6524:			; <UNDEFINED> instruction: 0x46221a10
    6528:	blx	fe2c253a <fchmod@plt+0xfe2bfaee>
    652c:	andcs	r4, r5, #671744	; 0xa4000
    6530:	ldrbtmi	r4, [r9], #-2089	; 0xfffff7d7
    6534:			; <UNDEFINED> instruction: 0xf7fb4478
    6538:	cdp	15, 1, cr14, cr9, cr4, {6}
    653c:			; <UNDEFINED> instruction: 0xf0021a10
    6540:			; <UNDEFINED> instruction: 0xf7fbfb7f
    6544:	stmdbmi	r5!, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    6548:	stmdami	r5!, {r0, r2, r9, sp}
    654c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6550:	svc	0x00b6f7fb
    6554:	ldrbmi	r4, [r0], -r4, lsl #12
    6558:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    655c:	strtmi	r4, [r0], -r1, lsl #12
    6560:	blx	1442572 <fchmod@plt+0x143fb26>
    6564:	andcs	r4, r5, #507904	; 0x7c000
    6568:	ldrbtmi	r4, [r9], #-2079	; 0xfffff7e1
    656c:			; <UNDEFINED> instruction: 0xf7fb4478
    6570:			; <UNDEFINED> instruction: 0xf002efa8
    6574:			; <UNDEFINED> instruction: 0xf7fcfb47
    6578:	stmdavs	r0, {r1, r2, r4, r6, r7, fp, sp, lr, pc}
    657c:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6580:	andcs	r4, r5, #425984	; 0x68000
    6584:			; <UNDEFINED> instruction: 0x46044479
    6588:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    658c:	svc	0x0098f7fb
    6590:	bne	441dfc <fchmod@plt+0x43f3b0>
    6594:			; <UNDEFINED> instruction: 0xf0024622
    6598:	ldmdbmi	r6, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    659c:	ldmdami	r6, {r0, r2, r9, sp}
    65a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    65a4:	svc	0x008cf7fb
    65a8:	strtmi	r4, [r8], -r4, lsl #12
    65ac:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    65b0:	strtmi	r4, [r0], -r1, lsl #12
    65b4:	blx	9c25c6 <fchmod@plt+0x9bfb7a>
    65b8:	andeq	r2, r2, r8, lsr r9
    65bc:	andeq	r0, r0, r4, lsl #5
    65c0:	andeq	lr, r0, lr
    65c4:	andeq	pc, r0, ip, ror #12
    65c8:	andeq	r2, r2, r6, lsl r8
    65cc:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    65d0:	ldrdeq	pc, [r0], -r4
    65d4:	andeq	sp, r0, r6, lsr #31
    65d8:			; <UNDEFINED> instruction: 0x0000f5bc
    65dc:	andeq	sp, r0, r8, asr #31
    65e0:	andeq	pc, r0, r2, lsr #11
    65e4:	andeq	sp, r0, lr, lsl #31
    65e8:	andeq	pc, r0, r4, lsl #11
    65ec:	andeq	sp, r0, r0, lsr pc
    65f0:	andeq	pc, r0, r6, ror #10
    65f4:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    65f8:	andeq	pc, r0, lr, asr #10
    65fc:			; <UNDEFINED> instruction: 0xf7fc4608
    6600:	svclt	0x0000b883
    6604:	mvnsmi	lr, #737280	; 0xb4000
    6608:	ldcmi	6, cr4, [pc], #-576	; 63d0 <fchmod@plt+0x3984>
    660c:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    6610:	addlt	r4, r3, lr, lsr sl
    6614:			; <UNDEFINED> instruction: 0x460f447c
    6618:			; <UNDEFINED> instruction: 0xf50d493d
    661c:	stmiapl	r2!, {r7, r8, r9, ip, lr}
    6620:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    6624:	andsvs	r6, sl, r2, lsl r8
    6628:	andeq	pc, r0, #79	; 0x4f
    662c:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6630:	subsle	r2, ip, r0, lsl #16
    6634:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6638:	strmi	sl, [r6], -r1, lsl #26
    663c:	strtmi	lr, [r2], -r6
    6640:	ldrtmi	r4, [r8], -r9, lsr #12
    6644:	stc2l	0, cr15, [sl, #8]!
    6648:	teqle	r5, r4, lsl #5
    664c:	addpl	pc, r0, #1325400064	; 0x4f000000
    6650:	ldrtmi	r4, [r0], -r9, lsr #12
    6654:	stmdb	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6658:	blle	54de70 <fchmod@plt+0x54b424>
    665c:	ldrtmi	sp, [r8], -pc, ror #3
    6660:	stmib	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6664:	teqle	r8, r0, lsl #16
    6668:			; <UNDEFINED> instruction: 0xf50d492a
    666c:	bmi	9db474 <fchmod@plt+0x9d8a28>
    6670:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    6674:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6678:	subsmi	r6, r1, sl, lsl r8
    667c:			; <UNDEFINED> instruction: 0xf50dd141
    6680:	andlt	r5, r3, r0, lsl #27
    6684:	mvnshi	lr, #12386304	; 0xbd0000
    6688:	smlatbeq	r8, r9, r1, pc	; <UNPREDICTABLE>
    668c:	movwcs	r4, #1584	; 0x630
    6690:	stccc	8, cr15, [r8], {73}	; 0x49
    6694:	svc	0x003af7fb
    6698:	stccc	8, cr15, [r8], {89}	; 0x59
    669c:	strmi	r3, [r4], -r6, lsl #6
    66a0:	ldmdbmi	sp, {r2, r4, ip, lr, pc}
    66a4:	ldmdami	sp, {r0, r2, r9, sp}
    66a8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    66ac:	svc	0x0008f7fb
    66b0:	strbmi	r4, [r1], -r2, lsr #12
    66b4:	blx	fe9c26c4 <fchmod@plt+0xfe9bfc78>
    66b8:	andcs	r4, r5, #409600	; 0x64000
    66bc:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    66c0:			; <UNDEFINED> instruction: 0xf7fb4478
    66c4:			; <UNDEFINED> instruction: 0x4641eefe
    66c8:	blx	feec26d8 <fchmod@plt+0xfeebfc8c>
    66cc:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    66d0:			; <UNDEFINED> instruction: 0xf7fb6800
    66d4:	strmi	lr, [r4], -r0, asr #31
    66d8:	ldmdbmi	r3, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    66dc:	ldmdami	r3, {r0, r2, r9, sp}
    66e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    66e4:	mcr	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    66e8:			; <UNDEFINED> instruction: 0xf0024641
    66ec:	ldmdbmi	r0, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    66f0:	ldmdami	r0, {r0, r2, r9, sp}
    66f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    66f8:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    66fc:			; <UNDEFINED> instruction: 0xf0024641
    6700:			; <UNDEFINED> instruction: 0xf7fbfa81
    6704:	svclt	0x0000eeea
    6708:	strdeq	r2, [r2], -r4
    670c:	andeq	r0, r0, r4, lsl #5
    6710:	andeq	ip, r0, lr, lsl #5
    6714:	muleq	r2, r6, r6
    6718:	andeq	sp, r0, ip, asr #29
    671c:	andeq	pc, r0, r6, asr #8
    6720:	ldrdeq	sp, [r0], -sl
    6724:	andeq	pc, r0, r0, lsr r4	; <UNPREDICTABLE>
    6728:			; <UNDEFINED> instruction: 0x0000deb8
    672c:	andeq	pc, r0, lr, lsl #8
    6730:	andeq	sp, r0, r8, asr lr
    6734:	strdeq	pc, [r0], -sl
    6738:	ldrsbgt	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    673c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6740:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    6744:	umulllt	r6, r6, r5, r8	; <UNPREDICTABLE>
    6748:	ldrbtmi	r4, [ip], #3673	; 0xe59
    674c:			; <UNDEFINED> instruction: 0xf10d4a59
    6750:	strls	r0, [r1, #-2328]	; 0xfffff6e8
    6754:	streq	pc, [ip], #-425	; 0xfffffe57
    6758:			; <UNDEFINED> instruction: 0xf50d447a
    675c:	andls	r5, r0, #128, 10	; 0x20000000
    6760:			; <UNDEFINED> instruction: 0xf85c3514
    6764:	ldrmi	r6, [sl], r6
    6768:	strmi	r2, [r8], r6, lsl #6
    676c:	eorvs	r6, lr, r6, lsr r8
    6770:	streq	pc, [r0], -pc, asr #32
    6774:			; <UNDEFINED> instruction: 0x46074619
    6778:	strtmi	r2, [r0], -r1, lsl #4
    677c:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6780:	strbmi	r4, [r0], -r1, lsr #12
    6784:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6788:			; <UNDEFINED> instruction: 0xf0002800
    678c:	stcge	0, cr8, [r5, #-528]	; 0xfffffdf0
    6790:	and	r4, r6, r6, lsl #12
    6794:	strtmi	r4, [r9], -r2, lsr #12
    6798:			; <UNDEFINED> instruction: 0xf7fc4630
    679c:	addmi	lr, r4, #208, 16	; 0xd00000
    67a0:	vst4.8	{d29,d31,d33,d35}, [pc :256], r3
    67a4:	strtmi	r5, [r9], -r0, lsl #5
    67a8:			; <UNDEFINED> instruction: 0xf0024638
    67ac:	cdpne	13, 0, cr15, cr4, cr13, {0}
    67b0:	mvnle	sp, r1, lsr #22
    67b4:			; <UNDEFINED> instruction: 0xf1a94623
    67b8:			; <UNDEFINED> instruction: 0x46310010
    67bc:	strls	r4, [r0], #-1570	; 0xfffff9de
    67c0:	svc	0x008af7fb
    67c4:	ldccc	8, cr15, [r0], {89}	; 0x59
    67c8:	teqle	sl, r0, lsl #22
    67cc:			; <UNDEFINED> instruction: 0xf7fc4640
    67d0:	stmdacs	r0, {r1, r2, r4, r8, fp, sp, lr, pc}
    67d4:	ldmdbmi	r8!, {r2, r3, r6, r8, ip, lr, pc}
    67d8:	orrpl	pc, r0, #54525952	; 0x3400000
    67dc:	tstcc	r4, #52, 20	; 0x34000
    67e0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    67e4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    67e8:	cmple	r2, r1, asr r0
    67ec:	cfstr32pl	mvfx15, [r0, #52]	; 0x34
    67f0:	pop	{r1, r2, ip, sp, pc}
    67f4:	ldmdbmi	r1!, {r4, r5, r6, r7, r8, r9, sl, pc}
    67f8:	ldmdami	r1!, {r0, r2, r9, sp}
    67fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6800:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    6804:			; <UNDEFINED> instruction: 0xf0024651
    6808:			; <UNDEFINED> instruction: 0xf1a9fa1b
    680c:			; <UNDEFINED> instruction: 0x46300110
    6810:	mrc	7, 3, APSR_nzcv, cr12, cr11, {7}
    6814:	ldccc	8, cr15, [r0], {89}	; 0x59
    6818:	strmi	r3, [r4], -r6, lsl #6
    681c:	stmdbmi	r9!, {r1, r3, ip, lr, pc}
    6820:	stmdami	r9!, {r0, r2, r9, sp}
    6824:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6828:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    682c:	ldrbmi	r4, [r1], -r2, lsr #12
    6830:			; <UNDEFINED> instruction: 0xf9e8f002
    6834:	svc	0x0076f7fb
    6838:			; <UNDEFINED> instruction: 0xf7fb6800
    683c:	strmi	lr, [r4], -ip, lsl #30
    6840:	stmdbmi	r2!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6844:	stmdami	r2!, {r0, r2, r9, sp}
    6848:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    684c:	mrc	7, 1, APSR_nzcv, cr8, cr11, {7}
    6850:	ldccc	8, cr15, [r0], {89}	; 0x59
    6854:	strmi	r3, [r4], -r6, lsl #6
    6858:	ldmdbmi	lr, {r2, r4, ip, lr, pc}
    685c:	ldmdami	lr, {r0, r2, r9, sp}
    6860:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6864:	mcr	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    6868:	ldrbmi	r4, [r1], -r2, lsr #12
    686c:			; <UNDEFINED> instruction: 0xf9caf002
    6870:	andcs	r4, r5, #425984	; 0x68000
    6874:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    6878:			; <UNDEFINED> instruction: 0xf7fb4478
    687c:	ldrbmi	lr, [r1], -r2, lsr #28
    6880:			; <UNDEFINED> instruction: 0xf9def002
    6884:	svc	0x004ef7fb
    6888:			; <UNDEFINED> instruction: 0xf7fb6800
    688c:	strmi	lr, [r4], -r4, ror #29
    6890:			; <UNDEFINED> instruction: 0xf7fbe7e3
    6894:	ldmdbmi	r3, {r1, r5, r9, sl, fp, sp, lr, pc}
    6898:	ldmdami	r3, {r0, r2, r9, sp}
    689c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    68a0:	mcr	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    68a4:			; <UNDEFINED> instruction: 0xf0024651
    68a8:	svclt	0x0000f9ad
    68ac:			; <UNDEFINED> instruction: 0x000225be
    68b0:	andeq	r0, r0, r4, lsl #5
    68b4:	andeq	sp, r0, r0, ror #28
    68b8:	andeq	r2, r2, r8, lsr #10
    68bc:	andeq	sp, r0, ip, ror #27
    68c0:	strdeq	pc, [r0], -r2
    68c4:	andeq	sp, r0, r4, ror #27
    68c8:	andeq	pc, r0, sl, asr #5
    68cc:	andeq	sp, r0, r8, ror #27
    68d0:	andeq	pc, r0, r6, lsr #5
    68d4:	andeq	sp, r0, r8, lsr #27
    68d8:	andeq	pc, r0, lr, lsl #5
    68dc:	andeq	sp, r0, r2, lsr #26
    68e0:	andeq	pc, r0, r8, ror r2	; <UNPREDICTABLE>
    68e4:	andeq	sp, r0, r0, lsr #26
    68e8:	andeq	pc, r0, r2, asr r2	; <UNPREDICTABLE>
    68ec:	mvnsmi	lr, #737280	; 0xb4000
    68f0:	ldcmi	6, cr4, [pc], #-576	; 66b8 <fchmod@plt+0x3c6c>
    68f4:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    68f8:	addlt	r4, r3, lr, lsr sl
    68fc:			; <UNDEFINED> instruction: 0x460f447c
    6900:			; <UNDEFINED> instruction: 0xf50d493d
    6904:	stmiapl	r2!, {r7, r8, r9, ip, lr}
    6908:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    690c:	andsvs	r6, sl, r2, lsl r8
    6910:	andeq	pc, r0, #79	; 0x4f
    6914:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    6918:	subsle	r2, ip, r0, lsl #16
    691c:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    6920:	strmi	sl, [r6], -r1, lsl #26
    6924:	strtmi	lr, [r2], -r6
    6928:	ldrtmi	r4, [r8], -r9, lsr #12
    692c:	ldc2l	0, cr15, [r6], #-8
    6930:	teqle	r5, r4, lsl #5
    6934:	addpl	pc, r0, #1325400064	; 0x4f000000
    6938:	ldrtmi	r4, [r0], -r9, lsr #12
    693c:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    6940:	blle	54e158 <fchmod@plt+0x54b70c>
    6944:	ldrtmi	sp, [r8], -pc, ror #3
    6948:	ldmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    694c:	teqle	r8, r0, lsl #16
    6950:			; <UNDEFINED> instruction: 0xf50d492a
    6954:	bmi	9db75c <fchmod@plt+0x9d8d10>
    6958:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    695c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6960:	subsmi	r6, r1, sl, lsl r8
    6964:			; <UNDEFINED> instruction: 0xf50dd141
    6968:	andlt	r5, r3, r0, lsl #27
    696c:	mvnshi	lr, #12386304	; 0xbd0000
    6970:	smlatbeq	r8, r9, r1, pc	; <UNPREDICTABLE>
    6974:	movwcs	r4, #1584	; 0x630
    6978:	stccc	8, cr15, [r8], {73}	; 0x49
    697c:	mrc	7, 7, APSR_nzcv, cr6, cr11, {7}
    6980:	stccc	8, cr15, [r8], {89}	; 0x59
    6984:	strmi	r3, [r4], -r1, lsl #6
    6988:	ldmdbmi	sp, {r2, r4, ip, lr, pc}
    698c:	ldmdami	sp, {r0, r2, r9, sp}
    6990:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6994:	ldc	7, cr15, [r4, #1004]	; 0x3ec
    6998:	strbmi	r4, [r1], -r2, lsr #12
    699c:			; <UNDEFINED> instruction: 0xf932f002
    69a0:	andcs	r4, r5, #409600	; 0x64000
    69a4:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    69a8:			; <UNDEFINED> instruction: 0xf7fb4478
    69ac:	strbmi	lr, [r1], -sl, lsl #27
    69b0:			; <UNDEFINED> instruction: 0xf946f002
    69b4:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    69b8:			; <UNDEFINED> instruction: 0xf7fb6800
    69bc:	strmi	lr, [r4], -ip, asr #28
    69c0:	ldmdbmi	r3, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    69c4:	ldmdami	r3, {r0, r2, r9, sp}
    69c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    69cc:	ldcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    69d0:			; <UNDEFINED> instruction: 0xf0024641
    69d4:	ldmdbmi	r0, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
    69d8:	ldmdami	r0, {r0, r2, r9, sp}
    69dc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    69e0:	stcl	7, cr15, [lr, #-1004]!	; 0xfffffc14
    69e4:			; <UNDEFINED> instruction: 0xf0024641
    69e8:			; <UNDEFINED> instruction: 0xf7fbf90d
    69ec:	svclt	0x0000ed76
    69f0:	andeq	r2, r2, ip, lsl #8
    69f4:	andeq	r0, r0, r4, lsl #5
    69f8:	andeq	fp, r0, r6, lsr #31
    69fc:	andeq	r2, r2, lr, lsr #7
    6a00:	andeq	sp, r0, r0, ror #25
    6a04:	andeq	pc, r0, lr, asr r1	; <UNPREDICTABLE>
    6a08:	andeq	sp, r0, lr, ror #25
    6a0c:	andeq	pc, r0, r8, asr #2
    6a10:	andeq	sp, r0, ip, asr #25
    6a14:	andeq	pc, r0, r6, lsr #2
    6a18:	andeq	sp, r0, ip, ror #24
    6a1c:	andeq	pc, r0, r2, lsl r1	; <UNPREDICTABLE>
    6a20:	mvnsmi	lr, #737280	; 0xb4000
    6a24:	ldmdami	r6, {r0, r1, r2, r9, sl, lr}^
    6a28:	ldmdbmi	r6, {r2, r3, r9, sl, lr}^
    6a2c:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    6a30:	ldmdavs	r5, {r3, r4, r5, r6, sl, lr}^
    6a34:	ldrmi	fp, [r8], r1, lsl #1
    6a38:			; <UNDEFINED> instruction: 0xf50d5841
    6a3c:	stccs	3, cr5, [r1, #-512]	; 0xfffffe00
    6a40:	tsteq	ip, #-1073741824	; 0xc0000000	; <UNPREDICTABLE>
    6a44:	andsvs	r6, r9, r9, lsl #16
    6a48:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    6a4c:	rsbcs	fp, r6, r8, lsl #30
    6a50:	stccs	0, cr13, [r2, #-44]	; 0xffffffd4
    6a54:	rsbcs	fp, r8, r8, lsl #30
    6a58:	stccs	0, cr13, [r3, #-28]	; 0xffffffe4
    6a5c:	subscs	fp, r2, r8, lsl #30
    6a60:	stccs	0, cr13, [r4, #-12]
    6a64:	subcs	fp, r6, ip, lsl #30
    6a68:	ldmvs	r1, {r5, sp}
    6a6c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    6a70:	streq	pc, [ip, #-425]	; 0xfffffe57
    6a74:	movwcs	r4, #27204	; 0x6a44
    6a78:	andne	lr, r1, sp, asr #19
    6a7c:			; <UNDEFINED> instruction: 0x4619447a
    6a80:	strtmi	r9, [r8], -r0, lsl #4
    6a84:			; <UNDEFINED> instruction: 0xf7fb2201
    6a88:			; <UNDEFINED> instruction: 0x4629efd6
    6a8c:			; <UNDEFINED> instruction: 0xf7fb4620
    6a90:			; <UNDEFINED> instruction: 0x4606ecf2
    6a94:	suble	r2, pc, r0, lsl #16
    6a98:	and	sl, r6, r7, lsl #26
    6a9c:	strtmi	r4, [r9], -r2, lsr #12
    6aa0:			; <UNDEFINED> instruction: 0xf7fb4630
    6aa4:	addmi	lr, r4, #2464	; 0x9a0
    6aa8:	vst4.8	{d29,d31,d33,d35}, [pc :128], r0
    6aac:	strtmi	r5, [r9], -r0, lsl #5
    6ab0:			; <UNDEFINED> instruction: 0xf0024638
    6ab4:	vmlane.f64	d15, d20, d9
    6ab8:	mvnle	sp, sp, lsr #22
    6abc:			; <UNDEFINED> instruction: 0xf7fb4630
    6ac0:	strmi	lr, [r3], -sl, asr #24
    6ac4:	ldceq	8, cr15, [r0], {73}	; 0x49
    6ac8:	cmple	r1, r0, lsl #16
    6acc:			; <UNDEFINED> instruction: 0xf50d492f
    6ad0:	bmi	b1b8d8 <fchmod@plt+0xb18e8c>
    6ad4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    6ad8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    6adc:	subsmi	r6, r1, sl, lsl r8
    6ae0:			; <UNDEFINED> instruction: 0xf50dd134
    6ae4:	andlt	r5, r1, r1, lsl #27
    6ae8:	mvnshi	lr, #12386304	; 0xbd0000
    6aec:	tsteq	r0, r9, lsr #3	; <UNPREDICTABLE>
    6af0:			; <UNDEFINED> instruction: 0xf7fb4630
    6af4:			; <UNDEFINED> instruction: 0xf859ee3c
    6af8:	movwcc	r3, #7184	; 0x1c10
    6afc:	andsle	r4, r4, r4, lsl #12
    6b00:	andcs	r4, r5, #573440	; 0x8c000
    6b04:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    6b08:			; <UNDEFINED> instruction: 0xf7fb4478
    6b0c:			; <UNDEFINED> instruction: 0x4622ecda
    6b10:			; <UNDEFINED> instruction: 0xf0024641
    6b14:	stmdbmi	r0!, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    6b18:	stmdami	r0!, {r0, r2, r9, sp}
    6b1c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6b20:	stcl	7, cr15, [lr], {251}	; 0xfb
    6b24:			; <UNDEFINED> instruction: 0xf0024641
    6b28:			; <UNDEFINED> instruction: 0xf7fbf88b
    6b2c:	stmdavs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6b30:	ldc	7, cr15, [r0, #1004]	; 0x3ec
    6b34:	strb	r4, [r3, r4, lsl #12]!
    6b38:	andcs	r4, r5, #409600	; 0x64000
    6b3c:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    6b40:			; <UNDEFINED> instruction: 0xf7fb4478
    6b44:			; <UNDEFINED> instruction: 0x4641ecbe
    6b48:			; <UNDEFINED> instruction: 0xf85cf002
    6b4c:	stcl	7, cr15, [r4], {251}	; 0xfb
    6b50:	andle	r3, sp, r1, lsl #6
    6b54:	ldcl	7, cr15, [r2], #1004	; 0x3ec
    6b58:	ldmdbmi	r3, {r2, r9, sl, lr}
    6b5c:	ldmdami	r3, {r0, r2, r9, sp}
    6b60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6b64:	stc	7, cr15, [ip], #1004	; 0x3ec
    6b68:	strbmi	r4, [r1], -r2, lsr #12
    6b6c:			; <UNDEFINED> instruction: 0xf84af002
    6b70:	ldcl	7, cr15, [r8, #1004]	; 0x3ec
    6b74:			; <UNDEFINED> instruction: 0xf7fb6800
    6b78:	strmi	lr, [r4], -lr, ror #26
    6b7c:	svclt	0x0000e7ed
    6b80:	ldrdeq	r2, [r2], -r8
    6b84:	andeq	r0, r0, r4, lsl #5
    6b88:	andeq	sp, r0, r8, lsr ip
    6b8c:	andeq	r2, r2, r2, lsr r2
    6b90:	strdeq	sp, [r0], -lr
    6b94:	andeq	lr, r0, r8, ror #31
    6b98:	andeq	sp, r0, r8, asr #23
    6b9c:	ldrdeq	lr, [r0], -r2
    6ba0:	andeq	sp, r0, lr, ror fp
    6ba4:			; <UNDEFINED> instruction: 0x0000efb0
    6ba8:	andeq	sp, r0, r8, asr #23
    6bac:	andeq	lr, r0, lr, lsl #31
    6bb0:	strdlt	fp, [fp], r0
    6bb4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6bb8:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6bbc:	strvs	lr, [r2, -sp, asr #19]
    6bc0:	cfmul32mi	mvfx2, mvfx6, mvfx2
    6bc4:	strls	sl, [r1, #-2822]	; 0xfffff4fa
    6bc8:	ldcmi	6, cr4, [r5, #-80]	; 0xffffffb0
    6bcc:	tstls	r0, lr, ror r4
    6bd0:	movwls	r2, #16896	; 0x4200
    6bd4:	ldmdbpl	r5!, {r0, r4, r9, sl, lr}^
    6bd8:	stmdavs	sp!, {r2, r8, r9, sp}
    6bdc:			; <UNDEFINED> instruction: 0xf04f9509
    6be0:			; <UNDEFINED> instruction: 0xf7ff0500
    6be4:	stmdacs	r0, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    6be8:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6bec:	bmi	37d818 <fchmod@plt+0x37adcc>
    6bf0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6bf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bf8:	subsmi	r9, sl, r9, lsl #22
    6bfc:	andlt	sp, fp, ip, lsl #2
    6c00:	stmdbmi	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6c04:	stmdami	r9, {r0, r2, r9, sp}
    6c08:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6c0c:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6c10:	strtmi	r9, [r1], -r8, lsl #20
    6c14:			; <UNDEFINED> instruction: 0xfff6f001
    6c18:	mrrc	7, 15, pc, lr, cr11	; <UNPREDICTABLE>
    6c1c:	andeq	r2, r2, ip, lsr r1
    6c20:	andeq	r0, r0, r4, lsl #5
    6c24:	andeq	r2, r2, r6, lsl r1
    6c28:	andeq	sp, r0, r4, asr #22
    6c2c:	andeq	lr, r0, r6, ror #29
    6c30:	strdlt	fp, [fp], r0
    6c34:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    6c38:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6c3c:	strvs	lr, [r2, -sp, asr #19]
    6c40:	cfmul32mi	mvfx2, mvfx6, mvfx2
    6c44:	strls	r2, [r1, #-512]	; 0xfffffe00
    6c48:	ldcmi	6, cr4, [r5, #-112]	; 0xffffff90
    6c4c:	tstls	r0, lr, ror r4
    6c50:	movwls	sl, #19206	; 0x4b06
    6c54:	ldmdbpl	r5!, {r0, r4, r9, sl, lr}^
    6c58:	stmdavs	sp!, {r2, r8, r9, sp}
    6c5c:			; <UNDEFINED> instruction: 0xf04f9509
    6c60:			; <UNDEFINED> instruction: 0xf7ff0500
    6c64:	stmdacs	r0, {r0, r5, r7, fp, ip, sp, lr, pc}
    6c68:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    6c6c:	bmi	37d898 <fchmod@plt+0x37ae4c>
    6c70:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6c74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6c78:	subsmi	r9, sl, r9, lsl #22
    6c7c:	andlt	sp, fp, ip, lsl #2
    6c80:	stmdbmi	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    6c84:	stmdami	r9, {r0, r2, r9, sp}
    6c88:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6c8c:	ldc	7, cr15, [r8], {251}	; 0xfb
    6c90:	strtmi	r9, [r1], -r8, lsl #20
    6c94:			; <UNDEFINED> instruction: 0xffb6f001
    6c98:	ldc	7, cr15, [lr], {251}	; 0xfb
    6c9c:	strheq	r2, [r2], -ip
    6ca0:	andeq	r0, r0, r4, lsl #5
    6ca4:	muleq	r2, r6, r0
    6ca8:	andeq	sp, r0, r4, asr #21
    6cac:	andeq	lr, r0, r6, ror #28
    6cb0:	addlt	fp, r3, r0, lsl #10
    6cb4:	vqdmulh.s<illegal width 8>	d20, d0, d5
    6cb8:	bmi	153338 <fchmod@plt+0x1508ec>
    6cbc:	ldrbtmi	r9, [fp], #-0
    6cc0:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    6cc4:			; <UNDEFINED> instruction: 0xf0014478
    6cc8:	svclt	0x0000fed5
    6ccc:	andeq	sp, r0, lr, lsr #21
    6cd0:	andeq	sp, r0, r6, asr #25
    6cd4:	andeq	sp, r0, ip, asr #21
    6cd8:			; <UNDEFINED> instruction: 0x46064d3a
    6cdc:	ldrbtmi	fp, [sp], #-1408	; 0xfffffa80
    6ce0:	ldmdbmi	r9!, {r0, r1, r2, r3, r9, sl, lr}
    6ce4:			; <UNDEFINED> instruction: 0x46284614
    6ce8:	andcs	r4, r5, #2030043136	; 0x79000000
    6cec:	bl	ffa44ce0 <fchmod@plt+0xffa42294>
    6cf0:	andcs	r4, r5, #884736	; 0xd8000
    6cf4:	ldrbtmi	r6, [r9], #-2102	; 0xfffff7ca
    6cf8:			; <UNDEFINED> instruction: 0x4603683f
    6cfc:	ldrmi	r4, [sp], -r8, lsr #12
    6d00:	bl	ff7c4cf4 <fchmod@plt+0xff7c22a8>
    6d04:	strmi	r1, [r2], -r3, ror #29
    6d08:	stmdale	pc, {r0, r1, r2, r8, r9, fp, sp}	; <UNPREDICTABLE>
    6d0c:			; <UNDEFINED> instruction: 0xf003e8df
    6d10:	andscs	r0, sp, #4, 28	; 0x40
    6d14:	subne	r3, r5, #2949120	; 0x2d0000
    6d18:	tstle	r7, sl, lsl #30
    6d1c:	andcs	r4, r5, #44, 18	; 0xb0000
    6d20:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    6d24:			; <UNDEFINED> instruction: 0xf7fb4478
    6d28:	strmi	lr, [r2], -ip, asr #23
    6d2c:			; <UNDEFINED> instruction: 0x46284631
    6d30:			; <UNDEFINED> instruction: 0xff68f001
    6d34:	ldrble	r0, [r9, #1915]!	; 0x77b
    6d38:	andcs	r4, r5, #638976	; 0x9c000
    6d3c:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    6d40:			; <UNDEFINED> instruction: 0xf7fb4478
    6d44:			; <UNDEFINED> instruction: 0x4602ebbe
    6d48:	strdcs	lr, [ip], -r0
    6d4c:	stc	7, cr15, [r2], {251}	; 0xfb
    6d50:	strb	r4, [fp, r2, lsl #12]!
    6d54:	strble	r0, [r9, #1912]!	; 0x778
    6d58:	andcs	r4, r5, #540672	; 0x84000
    6d5c:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    6d60:			; <UNDEFINED> instruction: 0xf7fb4478
    6d64:	strmi	lr, [r2], -lr, lsr #23
    6d68:	svccs	0x0014e7e0
    6d6c:	ldmdbmi	lr, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    6d70:	ldmdami	lr, {r0, r2, r9, sp}
    6d74:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6d78:	bl	fe8c4d6c <fchmod@plt+0xfe8c2320>
    6d7c:	ldrb	r4, [r5, r2, lsl #12]
    6d80:	andsle	r2, r5, sl, lsl #30
    6d84:	bicsle	r2, r1, r4, lsl pc
    6d88:	andcs	r4, r5, #409600	; 0x64000
    6d8c:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    6d90:			; <UNDEFINED> instruction: 0xf7fb4478
    6d94:			; <UNDEFINED> instruction: 0x4602eb96
    6d98:	ldrbeq	lr, [r9, -r8, asr #15]!
    6d9c:	ldmdbmi	r6, {r1, r2, r6, r7, r8, sl, ip, lr, pc}
    6da0:	ldmdami	r6, {r0, r2, r9, sp}
    6da4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6da8:	bl	fe2c4d9c <fchmod@plt+0xfe2c2350>
    6dac:	ldr	r4, [sp, r2, lsl #12]!
    6db0:	andcs	r4, r5, #311296	; 0x4c000
    6db4:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    6db8:			; <UNDEFINED> instruction: 0xf7fb4478
    6dbc:	strmi	lr, [r2], -r2, lsl #23
    6dc0:	svclt	0x0000e7b4
    6dc4:	andeq	lr, r0, r2, lsl lr
    6dc8:	andeq	sp, r0, r8, asr #21
    6dcc:	andeq	sp, r0, lr, asr #21
    6dd0:	andeq	sp, r0, sl, ror #22
    6dd4:	andeq	lr, r0, ip, asr #27
    6dd8:	andeq	sp, r0, sl, lsl fp
    6ddc:			; <UNDEFINED> instruction: 0x0000edb0
    6de0:	andeq	sp, r0, lr, ror sl
    6de4:	muleq	r0, r0, sp
    6de8:	strdeq	sp, [r0], -ip
    6dec:	andeq	lr, r0, sl, ror sp
    6df0:	andeq	sp, r0, sl, lsl #21
    6df4:	andeq	lr, r0, r0, ror #26
    6df8:	muleq	r0, r8, sl
    6dfc:	andeq	lr, r0, sl, asr #26
    6e00:	andeq	sp, r0, r2, asr #20
    6e04:	andeq	lr, r0, r8, lsr sp
    6e08:			; <UNDEFINED> instruction: 0x4604b510
    6e0c:	stmiavs	r1!, {r3, r9, sl, lr}^
    6e10:	b	ff344e04 <fchmod@plt+0xff3423b8>
    6e14:	stmdale	r0, {r0, fp, sp}
    6e18:			; <UNDEFINED> instruction: 0x4602bd10
    6e1c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6e20:			; <UNDEFINED> instruction: 0xf7ff4620
    6e24:	svclt	0x0000ff59
    6e28:			; <UNDEFINED> instruction: 0x4604b510
    6e2c:	stmiavs	r1!, {r3, r9, sl, lr}
    6e30:	rscscc	pc, pc, #79	; 0x4f
    6e34:	mvnscc	pc, #79	; 0x4f
    6e38:	tsteq	r0, r1, asr #32	; <UNPREDICTABLE>
    6e3c:			; <UNDEFINED> instruction: 0xf7fb60a1
    6e40:	stmdblt	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    6e44:			; <UNDEFINED> instruction: 0x4602bd10
    6e48:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6e4c:			; <UNDEFINED> instruction: 0xf7ff4620
    6e50:	svclt	0x0000ff43
    6e54:			; <UNDEFINED> instruction: 0x4604b510
    6e58:	strmi	fp, [r8], -r2, lsl #1
    6e5c:	movwcs	r6, #2209	; 0x8a1
    6e60:	rscscc	pc, pc, #79	; 0x4f
    6e64:			; <UNDEFINED> instruction: 0xf0419300
    6e68:			; <UNDEFINED> instruction: 0xf04f0110
    6e6c:	strdvs	r3, [r1], pc	; <UNPREDICTABLE>
    6e70:	ldc	7, cr15, [lr], #-1004	; 0xfffffc14
    6e74:	andlt	fp, r2, r8, lsl #18
    6e78:			; <UNDEFINED> instruction: 0x4602bd10
    6e7c:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6e80:			; <UNDEFINED> instruction: 0xf7ff4620
    6e84:	svclt	0x0000ff29
    6e88:	mvnsmi	lr, #737280	; 0xb4000
    6e8c:	ldcmi	0, cr11, [r3], #-636	; 0xfffffd84
    6e90:	blmi	cd8898 <fchmod@plt+0xcd5e4c>
    6e94:	ldrbtmi	r4, [ip], #-1645	; 0xfffff993
    6e98:			; <UNDEFINED> instruction: 0x46892270
    6e9c:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    6ea0:	ldmdavs	fp, {r8, sp}
    6ea4:			; <UNDEFINED> instruction: 0xf04f931d
    6ea8:			; <UNDEFINED> instruction: 0xf7fb0300
    6eac:			; <UNDEFINED> instruction: 0xf8d8ec70
    6eb0:	tstcs	r4, r4
    6eb4:	ldrdcc	pc, [r8], -r8
    6eb8:	ldmdavs	r1, {r0, r1, r2, r8, ip, pc}^
    6ebc:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    6ec0:	stmdbcs	r5, {r1, r4, r7, fp, sp, lr}
    6ec4:	andcc	pc, r8, r8, asr #17
    6ec8:			; <UNDEFINED> instruction: 0xf042bf08
    6ecc:	andls	r4, r5, #0, 4
    6ed0:	stc	7, cr15, [r2, #-1004]	; 0xfffffc14
    6ed4:	strmi	r2, [fp], -r0, lsl #18
    6ed8:	stmdacs	r2, {r3, r8, r9, sl, fp, ip, sp, pc}
    6edc:			; <UNDEFINED> instruction: 0xf04fbf3c
    6ee0:	strcs	r6, [r0, -r0, lsl #12]
    6ee4:	stmdaeq	r6, {r2, r3, r8, r9, ip, lr, pc}^
    6ee8:	b	118906c <fchmod@plt+0x1186620>
    6eec:	smlabtcs	r0, r1, r6, r7
    6ef0:			; <UNDEFINED> instruction: 0xf06f42b9
    6ef4:	svclt	0x00084000
    6ef8:	svclt	0x003c42b0
    6efc:	strmi	r4, [pc], -r6, lsl #12
    6f00:	ldcl	7, cr15, [r2], {251}	; 0xfb
    6f04:	stmiblt	r8, {r0, ip, pc}
    6f08:	movwls	r2, #4865	; 0x1301
    6f0c:	strbmi	r4, [r8], -r9, lsr #12
    6f10:	stc	7, cr15, [r8], {251}	; 0xfb
    6f14:	bmi	4f563c <fchmod@plt+0x4f2bf0>
    6f18:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    6f1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f20:	subsmi	r9, sl, sp, lsl fp
    6f24:	andslt	sp, pc, r7, lsl r1	; <UNPREDICTABLE>
    6f28:	mvnshi	lr, #12386304	; 0xbd0000
    6f2c:	stmible	sp!, {r0, fp, sp}^
    6f30:	and	r1, r2, r4, asr #28
    6f34:	cfstrscc	mvf9, [r1], {1}
    6f38:	strtmi	sp, [r8], -r8, ror #1
    6f3c:	b	feb44f30 <fchmod@plt+0xfeb424e4>
    6f40:	svclt	0x000842b9
    6f44:	rscsle	r4, r5, #176, 4
    6f48:	strmi	lr, [r2], -r0, ror #15
    6f4c:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    6f50:			; <UNDEFINED> instruction: 0xf7ff4640
    6f54:			; <UNDEFINED> instruction: 0xf7fbfec1
    6f58:	svclt	0x0000eac0
    6f5c:	andeq	r1, r2, r2, ror lr
    6f60:	andeq	r0, r0, r4, lsl #5
    6f64:	andeq	r1, r2, lr, ror #27
    6f68:			; <UNDEFINED> instruction: 0x460db570
    6f6c:	addslt	r4, sl, sl, lsl r9
    6f70:			; <UNDEFINED> instruction: 0x46044b1a
    6f74:	stmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}^
    6f78:	stmiapl	fp, {r0, r9, sl, fp, sp, pc}^
    6f7c:	ldmdavs	fp, {r0, r4, r7, fp, sp, lr}
    6f80:			; <UNDEFINED> instruction: 0xf04f9319
    6f84:	stmvs	r3, {r8, r9}
    6f88:			; <UNDEFINED> instruction: 0xf0436850
    6f8c:	adcvs	r0, r3, r8, lsl #6
    6f90:	ldrtmi	r2, [r0], -r5, lsl #16
    6f94:			; <UNDEFINED> instruction: 0xf041bf08
    6f98:			; <UNDEFINED> instruction: 0xf7fb4100
    6f9c:	ldmdblt	r0!, {r1, r3, r8, sl, fp, sp, lr, pc}^
    6fa0:			; <UNDEFINED> instruction: 0x46284631
    6fa4:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
    6fa8:	bmi	3755b0 <fchmod@plt+0x372b64>
    6fac:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    6fb0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6fb4:	subsmi	r9, sl, r9, lsl fp
    6fb8:	andslt	sp, sl, r6, lsl #2
    6fbc:	andcs	fp, r8, #112, 26	; 0x1c00
    6fc0:	stmiane	r1!, {r5, r9, sl, lr}
    6fc4:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6fc8:	b	fe1c4fbc <fchmod@plt+0xfe1c2570>
    6fcc:			; <UNDEFINED> instruction: 0xf1044602
    6fd0:	strtmi	r0, [r0], -r8, lsl #2
    6fd4:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    6fd8:	muleq	r2, r4, sp
    6fdc:	andeq	r0, r0, r4, lsl #5
    6fe0:	andeq	r1, r2, sl, asr sp
    6fe4:	ldrbmi	lr, [r0, sp, lsr #18]!
    6fe8:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    6fec:	addlt	r4, r8, r7, asr #30
    6ff0:			; <UNDEFINED> instruction: 0xf50d4d47
    6ff4:	ldrbtmi	r5, [pc], #-769	; 6ffc <fchmod@plt+0x45b0>
    6ff8:	strmi	r4, [r6], -ip, ror #12
    6ffc:	ldmdbpl	sp!, {r2, r3, r4, r8, r9, ip, sp}^
    7000:	ldrmi	r4, [r0], sl, lsl #13
    7004:	subscs	r2, r8, #0, 2
    7008:			; <UNDEFINED> instruction: 0xf50d4620
    700c:	stmdavs	sp!, {r1, r7, r8, r9, sl, ip, lr}
    7010:			; <UNDEFINED> instruction: 0xf04f601d
    7014:	ldrcc	r0, [ip, -r0, lsl #10]
    7018:	bl	fee4500c <fchmod@plt+0xfee425c0>
    701c:	andcs	r2, r0, #134217728	; 0x8000000
    7020:	stmib	r6, {r4, r5, r9, sl, lr}^
    7024:	strtmi	r3, [r1], -r2, lsl #4
    7028:	vst2.8	{d22,d24}, [pc :256], r3
    702c:	smlawbvs	r7, r0, r2, r5
    7030:			; <UNDEFINED> instruction: 0xf10d6162
    7034:			; <UNDEFINED> instruction: 0x4798095c
    7038:			; <UNDEFINED> instruction: 0xf00368b3
    703c:			; <UNDEFINED> instruction: 0xf0430318
    7040:	adcsvs	r0, r3, r4, lsl #6
    7044:	stmiblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    7048:	blcs	e141c <fchmod@plt+0xde9d0>
    704c:	vst4.8	{d29-d32}, [pc]!
    7050:	strbmi	r5, [r9], -r0, lsl #5
    7054:			; <UNDEFINED> instruction: 0xf0024650
    7058:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, fp, ip, sp, lr, pc}
    705c:	svclt	0x0008db3f
    7060:	stmib	r4, {r0, r1, r8, r9, sp}^
    7064:	svclt	0x00089000
    7068:	ldmdbvs	r3!, {r0, r1, r4, r5, r6, r7, sp, lr}^
    706c:	ldrtmi	r4, [r0], -r1, lsr #12
    7070:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    7074:	svclt	0x00182801
    7078:	strmi	r2, [r5], -r0, lsl #22
    707c:	stmdbvs	r2!, {r1, r5, r6, r7, r8, ip, lr, pc}
    7080:			; <UNDEFINED> instruction: 0x46404639
    7084:			; <UNDEFINED> instruction: 0xf0021bd2
    7088:	stmdacs	r0, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
    708c:	vstrcs	d13, [r1, #-116]	; 0xffffff8c
    7090:	orrpl	pc, r0, #1325400064	; 0x4f000000
    7094:	cmnvs	r3, r7, lsr #2
    7098:			; <UNDEFINED> instruction: 0x4630d1d4
    709c:			; <UNDEFINED> instruction: 0x462169b3
    70a0:			; <UNDEFINED> instruction: 0x46404798
    70a4:	stc	7, cr15, [sl], #1004	; 0x3ec
    70a8:	ldmdbmi	sl, {r3, r5, r8, r9, fp, ip, sp, pc}
    70ac:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
    70b0:	tstcc	ip, #94208	; 0x17000
    70b4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    70b8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    70bc:	tstle	r8, r1, asr r0
    70c0:	cfstr32pl	mvfx15, [r1, #-52]	; 0xffffffcc
    70c4:	pop	{r3, ip, sp, pc}
    70c8:	ldmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    70cc:	ldmdami	r3, {r0, r2, r9, sp}
    70d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    70d4:	ldmib	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70d8:			; <UNDEFINED> instruction: 0xf0016831
    70dc:	ldmdbmi	r0, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    70e0:	ldmdami	r0, {r0, r2, r9, sp}
    70e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    70e8:	stmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    70ec:			; <UNDEFINED> instruction: 0xf0016831
    70f0:			; <UNDEFINED> instruction: 0xf7fbfda7
    70f4:	stmdbmi	ip, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    70f8:	stmdami	ip, {r0, r2, r9, sp}
    70fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7100:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7104:			; <UNDEFINED> instruction: 0xf0016831
    7108:	svclt	0x0000fd9b
    710c:	andeq	r1, r2, r2, lsl sp
    7110:	andeq	r0, r0, r4, lsl #5
    7114:	andeq	r1, r2, r4, asr ip
    7118:	strdeq	sp, [r0], -r4
    711c:	andeq	lr, r0, lr, lsl sl
    7120:	andeq	sp, r0, ip, asr #15
    7124:	andeq	lr, r0, sl, lsl #20
    7128:	andeq	sp, r0, r0, ror #15
    712c:	strdeq	lr, [r0], -r2
    7130:			; <UNDEFINED> instruction: 0x460fb5f0
    7134:	strmi	fp, [r1], -r9, lsl #1
    7138:			; <UNDEFINED> instruction: 0x463a4610
    713c:	andls	r4, r1, r0, lsl pc
    7140:	ldrbtmi	r4, [pc], #-2064	; 7148 <fchmod@plt+0x46fc>
    7144:	ldcmi	14, cr4, [r1, #-64]	; 0xffffffc0
    7148:	ldrbtmi	r5, [lr], #-2104	; 0xfffff7c8
    714c:	ldrbtmi	r4, [sp], #-3088	; 0xfffff3f0
    7150:	andls	r6, r7, r0, lsl #16
    7154:	andeq	pc, r0, pc, asr #32
    7158:	movwls	r4, #1640	; 0x668
    715c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    7160:	strls	r6, [r6], #-1284	; 0xfffffafc
    7164:			; <UNDEFINED> instruction: 0xff3ef7ff
    7168:	blmi	199998 <fchmod@plt+0x196f4c>
    716c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7170:	blls	1e11e0 <fchmod@plt+0x1de794>
    7174:	qaddle	r4, sl, r1
    7178:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    717c:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7180:	andeq	r1, r2, r6, asr #23
    7184:	andeq	r0, r0, r4, lsl #5
    7188:			; <UNDEFINED> instruction: 0xfffffd3b
    718c:			; <UNDEFINED> instruction: 0xfffffcb7
    7190:			; <UNDEFINED> instruction: 0xfffff49d
    7194:	muleq	r2, ip, fp
    7198:			; <UNDEFINED> instruction: 0x460eb570
    719c:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    71a0:	ldrmi	r4, [r0], -r1, lsl #12
    71a4:	mrcmi	6, 0, r4, cr2, cr2, {1}
    71a8:	ldrbtmi	fp, [ip], #136	; 0x88
    71ac:	andls	r4, r0, r1, lsl sp
    71b0:			; <UNDEFINED> instruction: 0xf85c4668
    71b4:	ldrbtmi	r6, [sp], #-6
    71b8:	blmi	41a1fc <fchmod@plt+0x4177b0>
    71bc:			; <UNDEFINED> instruction: 0x96076836
    71c0:	streq	pc, [r0], -pc, asr #32
    71c4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    71c8:	ldrbtmi	r5, [fp], #-1028	; 0xfffffbfc
    71cc:			; <UNDEFINED> instruction: 0xf7ff9306
    71d0:	bmi	306dfc <fchmod@plt+0x3043b0>
    71d4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    71d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    71dc:	subsmi	r9, sl, r7, lsl #22
    71e0:	andlt	sp, r8, r1, lsl #2
    71e4:			; <UNDEFINED> instruction: 0xf7fbbd70
    71e8:	svclt	0x0000e978
    71ec:	andeq	r1, r2, lr, asr fp
    71f0:	andeq	r0, r0, r4, lsl #5
    71f4:			; <UNDEFINED> instruction: 0xfffffc9b
    71f8:			; <UNDEFINED> instruction: 0xfffffc41
    71fc:			; <UNDEFINED> instruction: 0xfffff42f
    7200:	andeq	r1, r2, r2, lsr fp
    7204:	strdlt	fp, [r9], r0
    7208:	pkhbtmi	r4, ip, r7, lsl #12
    720c:	strmi	r9, [r1], -r1, lsl #14
    7210:	uqadd16mi	r4, r2, r0
    7214:	strbtmi	r9, [r8], -r0, lsl #6
    7218:	ldrbtmi	r4, [pc], #-2831	; 7220 <fchmod@plt+0x47d4>
    721c:	ldcmi	14, cr4, [r0, #-60]	; 0xffffffc4
    7220:	ldrbtmi	r5, [lr], #-2299	; 0xfffff705
    7224:	ldrbtmi	r4, [sp], #-3087	; 0xfffff3f1
    7228:	movwls	r6, #30747	; 0x781b
    722c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7230:	strvs	lr, [r4, #-2509]	; 0xfffff633
    7234:	strls	r4, [r6], #-1148	; 0xfffffb84
    7238:	mrc2	7, 6, pc, cr4, cr15, {7}
    723c:	blmi	199a6c <fchmod@plt+0x197020>
    7240:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7244:	blls	1e12b4 <fchmod@plt+0x1de868>
    7248:	qaddle	r4, sl, r1
    724c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    7250:	stmdb	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7254:	andeq	r1, r2, lr, ror #21
    7258:	andeq	r0, r0, r4, lsl #5
    725c:			; <UNDEFINED> instruction: 0xfffffd43
    7260:			; <UNDEFINED> instruction: 0xfffffbdf
    7264:			; <UNDEFINED> instruction: 0xfffff3c5
    7268:	andeq	r1, r2, r8, asr #21
    726c:			; <UNDEFINED> instruction: 0x460eb570
    7270:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    7274:	ldrmi	r4, [r0], -r1, lsl #12
    7278:	mrcmi	6, 0, r4, cr2, cr2, {1}
    727c:	ldrbtmi	fp, [ip], #136	; 0x88
    7280:	andls	r4, r0, r1, lsl sp
    7284:			; <UNDEFINED> instruction: 0xf85c4668
    7288:	ldrbtmi	r6, [sp], #-6
    728c:	blmi	41a2d0 <fchmod@plt+0x417884>
    7290:			; <UNDEFINED> instruction: 0x96076836
    7294:	streq	pc, [r0], -pc, asr #32
    7298:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    729c:	ldrbtmi	r5, [fp], #-1028	; 0xfffffbfc
    72a0:			; <UNDEFINED> instruction: 0xf7ff9306
    72a4:	bmi	306d28 <fchmod@plt+0x3042dc>
    72a8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    72ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    72b0:	subsmi	r9, sl, r7, lsl #22
    72b4:	andlt	sp, r8, r1, lsl #2
    72b8:			; <UNDEFINED> instruction: 0xf7fbbd70
    72bc:	svclt	0x0000e90e
    72c0:	andeq	r1, r2, sl, lsl #21
    72c4:	andeq	r0, r0, r4, lsl #5
    72c8:			; <UNDEFINED> instruction: 0xfffffb9b
    72cc:			; <UNDEFINED> instruction: 0xfffffb6d
    72d0:			; <UNDEFINED> instruction: 0xfffff35b
    72d4:	andeq	r1, r2, lr, asr sl
    72d8:	strlt	r2, [r8, #-2053]	; 0xfffff7fb
    72dc:	bmi	13d2f8 <fchmod@plt+0x13a8ac>
    72e0:			; <UNDEFINED> instruction: 0xf852447a
    72e4:	ldmdavs	r8, {r5, ip, sp}
    72e8:			; <UNDEFINED> instruction: 0xf7ffbd08
    72ec:	svclt	0x0000fce1
    72f0:	andeq	r0, r2, r8, asr #30
    72f4:	strlt	r2, [r8, #-2053]	; 0xfffff7fb
    72f8:	bmi	13d314 <fchmod@plt+0x13a8c8>
    72fc:			; <UNDEFINED> instruction: 0xf852447a
    7300:	ldmdavs	r8, {r5, ip, sp}^
    7304:			; <UNDEFINED> instruction: 0xf7ffbd08
    7308:	svclt	0x0000fcd3
    730c:	andeq	r0, r2, ip, lsr #30
    7310:			; <UNDEFINED> instruction: 0x4606b570
    7314:	ldrtmi	r4, [r1], -ip, lsl #26
    7318:	strcs	r4, [r0], #-2060	; 0xfffff7f4
    731c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    7320:			; <UNDEFINED> instruction: 0xf7fb3504
    7324:	cmplt	r0, ip, lsr #16
    7328:	cfstrscs	mvf3, [r6], {1}
    732c:			; <UNDEFINED> instruction: 0xf855d009
    7330:	ldrtmi	r3, [r1], -r4, lsl #22
    7334:			; <UNDEFINED> instruction: 0xf7fb6818
    7338:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
    733c:			; <UNDEFINED> instruction: 0x4620d1f4
    7340:			; <UNDEFINED> instruction: 0xf04fbd70
    7344:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    7348:	andeq	r0, r2, ip, lsl #30
    734c:	ldrdeq	sp, [r0], -r6
    7350:			; <UNDEFINED> instruction: 0x4606b570
    7354:	ldrtmi	r4, [r1], -ip, lsl #26
    7358:	strcs	r4, [r0], #-2060	; 0xfffff7f4
    735c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    7360:			; <UNDEFINED> instruction: 0xf7fb3504
    7364:	cmplt	r0, ip, lsl #16
    7368:	cfstrscs	mvf3, [r6], {1}
    736c:			; <UNDEFINED> instruction: 0xf855d009
    7370:	ldrtmi	r3, [r1], -r4, lsl #22
    7374:			; <UNDEFINED> instruction: 0xf7fb6858
    7378:	stmdacs	r0, {r1, fp, sp, lr, pc}
    737c:			; <UNDEFINED> instruction: 0x4620d1f4
    7380:			; <UNDEFINED> instruction: 0xf04fbd70
    7384:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    7388:	andeq	r0, r2, ip, asr #29
    738c:	muleq	r0, r2, r2
    7390:	ldrlt	r4, [r0, #-2328]	; 0xfffff6e8
    7394:			; <UNDEFINED> instruction: 0x46044479
    7398:	svc	0x00f0f7fa
    739c:	ldmdbmi	r6, {r3, r8, r9, ip, sp, pc}
    73a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73a4:	svc	0x00eaf7fa
    73a8:	ldmdbmi	r4, {r5, r6, r7, r8, ip, sp, pc}
    73ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73b0:	svc	0x00e4f7fa
    73b4:	ldmdbmi	r2, {r6, r7, r8, ip, sp, pc}
    73b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73bc:	svc	0x00def7fa
    73c0:	ldmdbmi	r0, {r5, r7, r8, ip, sp, pc}
    73c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73c8:	svc	0x00d8f7fa
    73cc:	stmdbmi	lr, {r7, r8, ip, sp, pc}
    73d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    73d4:	svc	0x00d2f7fa
    73d8:	svclt	0x00142800
    73dc:	rscscc	pc, pc, pc, asr #32
    73e0:	ldclt	0, cr2, [r0, #-20]	; 0xffffffec
    73e4:	ldclt	0, cr2, [r0, #-4]
    73e8:	ldclt	0, cr2, [r0, #-8]
    73ec:	ldclt	0, cr2, [r0, #-12]
    73f0:	ldclt	0, cr2, [r0, #-16]
    73f4:	andeq	sp, r0, r0, ror #10
    73f8:	andeq	sp, r0, sl, asr r5
    73fc:	andeq	sp, r0, sl, asr r5
    7400:	andeq	sp, r0, r6, asr r5
    7404:	andeq	sp, r0, lr, asr #10
    7408:	andeq	sp, r0, sl, asr #10
    740c:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    7410:	ldmdale	r0!, {r0, r2, r8, r9, fp, sp}
    7414:			; <UNDEFINED> instruction: 0x46044d1a
    7418:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    741c:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    7420:			; <UNDEFINED> instruction: 0x479868db
    7424:	blcs	216b8 <fchmod@plt+0x1ec6c>
    7428:	stmdavs	r3!, {r0, r2, r3, r4, r8, r9, fp, ip, lr, pc}^
    742c:			; <UNDEFINED> instruction: 0xb1ab2001
    7430:	stmdacs	r1, {r5, fp, sp, lr}
    7434:	blcs	17b488 <fchmod@plt+0x178a3c>
    7438:	stmdacs	r2, {r3, r8, r9, sl, fp, ip, sp, pc}
    743c:	andcs	fp, r1, ip, lsl #30
    7440:	andle	r2, fp, r0
    7444:	andcs	r4, r5, #245760	; 0x3c000
    7448:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    744c:			; <UNDEFINED> instruction: 0xf7fb4478
    7450:			; <UNDEFINED> instruction: 0x4601e838
    7454:			; <UNDEFINED> instruction: 0xf0014630
    7458:	andcs	pc, r0, r5, ror #27
    745c:	blcc	76a24 <fchmod@plt+0x73fd8>
    7460:	stmiale	pc!, {r0, r1, r8, r9, fp, sp}^	; <UNPREDICTABLE>
    7464:	stmdavs	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    7468:	stmdale	r7, {r0, r2, fp, sp}
    746c:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
    7470:	umlalvs	r6, r3, fp, r8
    7474:			; <UNDEFINED> instruction: 0x4618e7d9
    7478:	ldc2	7, cr15, [sl], {255}	; 0xff
    747c:	ldc2	7, cr15, [r8], {255}	; 0xff
    7480:	andeq	r0, r2, lr, lsl #28
    7484:	ldrdeq	sp, [r0], -sl
    7488:	andeq	lr, r0, r4, lsr #13
    748c:	ldrblt	fp, [r0, #1032]!	; 0x408
    7490:	blge	2f36b0 <fchmod@plt+0x2f0c64>
    7494:	ldrsbt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7498:	svcge	0x0002460d
    749c:	blgt	1455f0 <fchmod@plt+0x142ba4>
    74a0:			; <UNDEFINED> instruction: 0x460444fe
    74a4:			; <UNDEFINED> instruction: 0x46384616
    74a8:			; <UNDEFINED> instruction: 0xf8df4661
    74ac:	ldrmi	ip, [sl], -r8, rrx
    74b0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    74b4:	ldrdgt	pc, [r0], -ip
    74b8:	andsgt	pc, r4, sp, asr #17
    74bc:	stceq	0, cr15, [r0], {79}	; 0x4f
    74c0:	movwcs	r9, #769	; 0x301
    74c4:	movwcc	lr, #10701	; 0x29cd
    74c8:			; <UNDEFINED> instruction: 0xf0069304
    74cc:			; <UNDEFINED> instruction: 0x2c05f9e3
    74d0:	blmi	47d538 <fchmod@plt+0x47aaec>
    74d4:	bls	118da0 <fchmod@plt+0x116354>
    74d8:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    74dc:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    74e0:			; <UNDEFINED> instruction: 0x4798695b
    74e4:			; <UNDEFINED> instruction: 0xf0064638
    74e8:	bmi	34600c <fchmod@plt+0x3435c0>
    74ec:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    74f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    74f4:	subsmi	r9, sl, r5, lsl #22
    74f8:	andlt	sp, r6, r7, lsl #2
    74fc:	ldrhtmi	lr, [r0], #141	; 0x8d
    7500:	ldrbmi	fp, [r0, -r1]!
    7504:			; <UNDEFINED> instruction: 0xf7ff4620
    7508:			; <UNDEFINED> instruction: 0xf7fafbd3
    750c:	svclt	0x0000efe6
    7510:	andeq	r1, r2, r8, ror #16
    7514:	andeq	r0, r0, r4, lsl #5
    7518:	andeq	r0, r2, lr, asr #26
    751c:	andeq	r1, r2, sl, lsl r8
    7520:	ldrblt	fp, [r0, #1032]!	; 0x408
    7524:	blge	37374c <fchmod@plt+0x370d00>
    7528:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    752c:	svcge	0x0004460d
    7530:	blvs	145684 <fchmod@plt+0x142c38>
    7534:	andls	r4, r1, #252, 8	; 0xfc000000
    7538:	ldrtmi	r4, [r8], -r4, lsl #12
    753c:	mrcmi	6, 0, r4, cr11, cr1, {1}
    7540:			; <UNDEFINED> instruction: 0xf85c461a
    7544:	ldmdavs	r6!, {r1, r2, sp, lr}
    7548:			; <UNDEFINED> instruction: 0xf04f9607
    754c:	movwls	r0, #13824	; 0x3600
    7550:	movwcs	r9, #3585	; 0xe01
    7554:	movwcc	lr, #18893	; 0x49cd
    7558:			; <UNDEFINED> instruction: 0xf0069306
    755c:			; <UNDEFINED> instruction: 0xf8d4f99b
    7560:			; <UNDEFINED> instruction: 0xf1bee000
    7564:	ldmdale	sl, {r0, r2, r8, r9, sl, fp}
    7568:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    756c:	blls	198dfc <fchmod@plt+0x1963b0>
    7570:	ldrbtmi	r4, [ip], #1585	; 0x631
    7574:			; <UNDEFINED> instruction: 0xf85c4628
    7578:	stmdbvs	r4!, {r1, r2, r3, r5, lr}
    757c:	ldrtmi	r4, [r8], -r0, lsr #15
    7580:	blx	1ec35a0 <fchmod@plt+0x1ec0b54>
    7584:	blmi	259db8 <fchmod@plt+0x25736c>
    7588:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    758c:	blls	1e15fc <fchmod@plt+0x1debb0>
    7590:	qaddle	r4, sl, r7
    7594:	pop	{r3, ip, sp, pc}
    7598:	strdlt	r4, [r1], -r0
    759c:			; <UNDEFINED> instruction: 0x46704770
    75a0:	blx	fe1c55a6 <fchmod@plt+0xfe1c2b5a>
    75a4:	svc	0x0098f7fa
    75a8:	ldrdeq	r1, [r2], -r4
    75ac:	andeq	r0, r0, r4, lsl #5
    75b0:			; <UNDEFINED> instruction: 0x00020cb6
    75b4:	andeq	r1, r2, r0, lsl #15
    75b8:	ldrbmi	lr, [r0, sp, lsr #18]!
    75bc:	stmdavc	r8, {r1, r2, r9, sl, lr}
    75c0:	rsbsle	r2, fp, r0, lsl #16
    75c4:	strbmi	pc, [ip], #1612	; 0x64c	; <UNPREDICTABLE>
    75c8:			; <UNDEFINED> instruction: 0xf6c0460f
    75cc:	strmi	r4, [r9], ip, asr #9
    75d0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    75d4:	ands	r2, r6, sl, lsl #10
    75d8:			; <UNDEFINED> instruction: 0xf89945a0
    75dc:	svclt	0x00083000
    75e0:			; <UNDEFINED> instruction: 0xf1a32201
    75e4:	svclt	0x00180330
    75e8:	ldmdale	r3, {r9, sp}^
    75ec:	svclt	0x00d42b07
    75f0:			; <UNDEFINED> instruction: 0xf0022200
    75f4:	blx	147e02 <fchmod@plt+0x1453b6>
    75f8:	bcs	15620 <fchmod@plt+0x12bd4>
    75fc:			; <UNDEFINED> instruction: 0xf819d14a
    7600:	stmdacs	r0, {r0, r8, r9, sl, fp}
    7604:			; <UNDEFINED> instruction: 0x2120d04f
    7608:	stc2	7, cr15, [r4], #1016	; 0x3f8
    760c:	mvnle	r2, r0, lsl #16
    7610:	subsle	r4, r3, pc, asr #10
    7614:	mulcc	r0, r9, r8
    7618:	cmple	r6, lr, lsr #22
    761c:	mulcc	r1, r9, r8
    7620:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    7624:	rsble	r2, r2, r0, lsl #22
    7628:	strbmi	pc, [ip, #1612]	; 0x64c	; <UNPREDICTABLE>
    762c:			; <UNDEFINED> instruction: 0xf6c04604
    7630:	strbmi	r4, [sl], ip, asr #11
    7634:	ands	r2, r6, sl, lsl #14
    7638:			; <UNDEFINED> instruction: 0xf89a42ac
    763c:	svclt	0x00083000
    7640:			; <UNDEFINED> instruction: 0xf1a32201
    7644:	svclt	0x00180330
    7648:	stmdale	r0, {r9, sp}^
    764c:	svclt	0x00d42b07
    7650:			; <UNDEFINED> instruction: 0xf0022200
    7654:	blx	1c7e62 <fchmod@plt+0x1c5416>
    7658:	bcs	14670 <fchmod@plt+0x11c24>
    765c:			; <UNDEFINED> instruction: 0xf81ad137
    7660:	blcs	1726c <fchmod@plt+0x14820>
    7664:			; <UNDEFINED> instruction: 0x4618d03c
    7668:			; <UNDEFINED> instruction: 0xf7fe2120
    766c:	stmdacs	r0, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    7670:	ldrbmi	sp, [r1, #482]	; 0x1e2
    7674:			; <UNDEFINED> instruction: 0xf89ad03b
    7678:	blcs	293680 <fchmod@plt+0x290c34>
    767c:	blcs	372e4 <fchmod@plt+0x34898>
    7680:	ldmdbmi	pc, {r4, r5, ip, lr, pc}	; <UNPREDICTABLE>
    7684:	ldmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    7688:			; <UNDEFINED> instruction: 0x47f0e8bd
    768c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7690:	svclt	0x0014f7fa
    7694:	andcs	r4, r5, #28, 18	; 0x70000
    7698:	pop	{r2, r3, r4, fp, lr}
    769c:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
    76a0:			; <UNDEFINED> instruction: 0xf7fa4478
    76a4:	strbmi	fp, [pc, #-3851]	; 67a1 <fchmod@plt+0x3d55>
    76a8:	ldmdbmi	r9, {r3, ip, lr, pc}
    76ac:	ldmdami	r9, {r0, r2, r9, sp}
    76b0:			; <UNDEFINED> instruction: 0x47f0e8bd
    76b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    76b8:	svclt	0x0000f7fa
    76bc:	andcs	r4, r5, #360448	; 0x58000
    76c0:	pop	{r1, r2, r4, fp, lr}
    76c4:	ldrbtmi	r4, [r9], #-2032	; 0xfffff810
    76c8:			; <UNDEFINED> instruction: 0xf7fa4478
    76cc:	ldmdbmi	r4, {r0, r1, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}
    76d0:	ldmdami	r4, {r0, r2, r9, sp}
    76d4:			; <UNDEFINED> instruction: 0x47f0e8bd
    76d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    76dc:	mcrlt	7, 7, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    76e0:	ldrdle	r4, [r4], -r1
    76e4:	stmib	r6, {sp}^
    76e8:	pop	{sl, pc}
    76ec:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, pc}
    76f0:	stmdami	lr, {r0, r2, r9, sp}
    76f4:			; <UNDEFINED> instruction: 0x47f0e8bd
    76f8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    76fc:	mrclt	7, 6, APSR_nzcv, cr14, cr10, {7}
    7700:	ldrdeq	sp, [r0], -r4
    7704:	andeq	lr, r0, r2, ror #8
    7708:	andeq	sp, r0, r2, lsr #6
    770c:	andeq	lr, r0, r0, asr r4
    7710:	andeq	sp, r0, r8, lsr r3
    7714:	andeq	lr, r0, sl, lsr r4
    7718:	andeq	sp, r0, lr, asr #5
    771c:	andeq	lr, r0, r8, lsr #8
    7720:	andeq	sp, r0, ip, asr r3
    7724:	andeq	lr, r0, r6, lsl r4
    7728:	andeq	sp, r0, r0, lsl r3
    772c:	strdeq	lr, [r0], -r6
    7730:	ldrblt	r6, [r0, #-2058]!	; 0xfffff7f6
    7734:	ldmdavs	r6, {r1, r7, ip, sp, pc}^
    7738:	ldrbeq	fp, [fp, lr, lsr #6]
    773c:	strle	r4, [sl], #-1541	; 0xfffff9fb
    7740:			; <UNDEFINED> instruction: 0xf7fa4630
    7744:			; <UNDEFINED> instruction: 0x4631efb8
    7748:	strtmi	r4, [r8], -r2, lsl #12
    774c:	pop	{r1, ip, sp, pc}
    7750:			; <UNDEFINED> instruction: 0xf0064070
    7754:	strmi	fp, [ip], -r5, lsr #18
    7758:	andcs	r4, r9, #245760	; 0x3c000
    775c:			; <UNDEFINED> instruction: 0xf0064479
    7760:	stmdavs	r3!, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    7764:			; <UNDEFINED> instruction: 0x46086859
    7768:			; <UNDEFINED> instruction: 0xf7fa9101
    776c:	stmdbls	r1, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    7770:	strtmi	r4, [r8], -r2, lsl #12
    7774:			; <UNDEFINED> instruction: 0xf914f006
    7778:	tstcs	sl, r8, lsr #12
    777c:	pop	{r1, ip, sp, pc}
    7780:			; <UNDEFINED> instruction: 0xf0064070
    7784:	blmi	175930 <fchmod@plt+0x172ee4>
    7788:	bmi	14fc88 <fchmod@plt+0x14d23c>
    778c:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    7790:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7794:			; <UNDEFINED> instruction: 0xf96ef001
    7798:	andeq	sp, r0, r4, asr r3
    779c:	strdeq	sp, [r0], -r2
    77a0:	ldrdeq	sp, [r0], -r0
    77a4:	andeq	sp, r0, r2, lsl #6
    77a8:			; <UNDEFINED> instruction: 0xf102b570
    77ac:	strmi	r0, [r5], -ip, lsr #8
    77b0:			; <UNDEFINED> instruction: 0x4620461e
    77b4:	blx	2437d4 <fchmod@plt+0x240d88>
    77b8:	ldrbeq	fp, [r3, r8, asr #3]!
    77bc:	strtmi	sp, [r1], -r6, lsl #8
    77c0:	andcs	r4, r1, #40, 12	; 0x2800000
    77c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    77c8:	bllt	ff7437dc <fchmod@plt+0xff740d90>
    77cc:	strtmi	r4, [r8], -r8, lsl #18
    77d0:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    77d4:			; <UNDEFINED> instruction: 0xf8e4f006
    77d8:	strtmi	r4, [r8], -r1, lsr #12
    77dc:			; <UNDEFINED> instruction: 0xf0032201
    77e0:			; <UNDEFINED> instruction: 0x4628fbd1
    77e4:	pop	{r1, r3, r8, sp}
    77e8:			; <UNDEFINED> instruction: 0xf0064070
    77ec:	ldcllt	8, cr11, [r0, #-212]!	; 0xffffff2c
    77f0:	andeq	sp, r0, sl, ror #5
    77f4:			; <UNDEFINED> instruction: 0x460cb5f8
    77f8:	addsmi	r3, r1, #44, 2
    77fc:	ldcllt	0, cr13, [r8]
    7800:	streq	pc, [r0, -r4, lsl #2]!
    7804:	ldrmi	r4, [sp], -r6, lsl #12
    7808:			; <UNDEFINED> instruction: 0xf0064638
    780c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    7810:	stmdbvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    7814:	blcs	f684 <fchmod@plt+0xcc38>
    7818:	bcs	77480 <fchmod@plt+0x74a34>
    781c:	strbeq	sp, [fp, pc, ror #19]!
    7820:	ldrtmi	sp, [r9], -r6, lsl #8
    7824:	andcs	r4, r1, #48, 12	; 0x3000000
    7828:	ldrhtmi	lr, [r8], #141	; 0x8d
    782c:	bllt	feac3840 <fchmod@plt+0xfeac0df4>
    7830:	ldrtmi	r4, [r0], -r8, lsl #18
    7834:	ldrbtmi	r2, [r9], #-528	; 0xfffffdf0
    7838:			; <UNDEFINED> instruction: 0xf8b2f006
    783c:			; <UNDEFINED> instruction: 0x46304639
    7840:			; <UNDEFINED> instruction: 0xf0032201
    7844:			; <UNDEFINED> instruction: 0x4630fb9f
    7848:	pop	{r1, r3, r8, sp}
    784c:			; <UNDEFINED> instruction: 0xf00640f8
    7850:	svclt	0x0000b803
    7854:	muleq	r0, r2, r2
    7858:	svclt	0x00004770
    785c:	stmibvs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}^
    7860:	stmdavc	r2!, {r2, r3, r8, ip, sp, pc}
    7864:			; <UNDEFINED> instruction: 0xbd38b902
    7868:			; <UNDEFINED> instruction: 0x460507db
    786c:	strtmi	sp, [r0], -r9, lsl #8
    7870:	svc	0x0020f7fa
    7874:	strmi	r4, [r2], -r1, lsr #12
    7878:	pop	{r3, r5, r9, sl, lr}
    787c:			; <UNDEFINED> instruction: 0xf0064038
    7880:	stmdbmi	r9, {r0, r1, r2, r3, r7, fp, ip, sp, pc}
    7884:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
    7888:			; <UNDEFINED> instruction: 0xf88af006
    788c:			; <UNDEFINED> instruction: 0xf7fa4620
    7890:	qadd16mi	lr, r1, r2
    7894:	strtmi	r4, [r8], -r2, lsl #12
    7898:			; <UNDEFINED> instruction: 0xf882f006
    789c:	tstcs	sl, r8, lsr #12
    78a0:	ldrhtmi	lr, [r8], -sp
    78a4:	svclt	0x00d8f005
    78a8:	andeq	sp, r0, r6, asr r2
    78ac:	addlt	fp, r3, r0, lsr r5
    78b0:	stmdbls	r6, {r2, r9, sl, lr}
    78b4:	ldmdapl	r5, {r3, r8, fp, sp, lr}
    78b8:	stmdavc	sl!, {r0, r2, r3, r8, ip, sp, pc}
    78bc:	andlt	fp, r3, sl, lsl #18
    78c0:			; <UNDEFINED> instruction: 0x07dbbd30
    78c4:	strtmi	sp, [r8], -sl, lsl #8
    78c8:	mrc	7, 7, APSR_nzcv, cr4, cr10, {7}
    78cc:	strmi	r4, [r2], -r9, lsr #12
    78d0:	andlt	r4, r3, r0, lsr #12
    78d4:	ldrhtmi	lr, [r0], -sp
    78d8:	stmdalt	r2!, {r1, r2, ip, sp, lr, pc}^
    78dc:	strmi	r6, [r8], -r9, lsl #16
    78e0:			; <UNDEFINED> instruction: 0xf7fa9101
    78e4:	stmdbls	r1, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    78e8:	strtmi	r4, [r0], -r2, lsl #12
    78ec:			; <UNDEFINED> instruction: 0xf858f006
    78f0:	andcs	r4, r2, #163840	; 0x28000
    78f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    78f8:			; <UNDEFINED> instruction: 0xf852f006
    78fc:			; <UNDEFINED> instruction: 0xf7fa4628
    7900:			; <UNDEFINED> instruction: 0x4629eeda
    7904:	strtmi	r4, [r0], -r2, lsl #12
    7908:			; <UNDEFINED> instruction: 0xf84af006
    790c:	tstcs	sl, r0, lsr #12
    7910:	pop	{r0, r1, ip, sp, pc}
    7914:			; <UNDEFINED> instruction: 0xf0054030
    7918:	svclt	0x0000bf9f
    791c:	andeq	sp, r0, sl, lsr #4
    7920:			; <UNDEFINED> instruction: 0xf101b5f0
    7924:	addlt	r0, r3, ip, ror #8
    7928:	mcrls	2, 0, r4, cr8, cr4, {4}
    792c:	andlt	sp, r3, r1
    7930:			; <UNDEFINED> instruction: 0xf8d1bdf0
    7934:	stccs	0, cr4, [r0], {176}	; 0xb0
    7938:	ldmdbvs	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    793c:	bcs	1dbcc <fchmod@plt+0x1b180>
    7940:			; <UNDEFINED> instruction: 0xf013d0f5
    7944:	strmi	r0, [r5], -r1, lsl #14
    7948:			; <UNDEFINED> instruction: 0x2120d11a
    794c:			; <UNDEFINED> instruction: 0xf0054628
    7950:	ldmdbvs	r3!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7954:	strmi	r5, [r8], -r1, ror #17
    7958:			; <UNDEFINED> instruction: 0xf7fa9101
    795c:	stmdbls	r1, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    7960:	strtmi	r4, [r8], -r2, lsl #12
    7964:			; <UNDEFINED> instruction: 0xf81cf006
    7968:	stccs	8, cr6, [r0], {36}	; 0x24
    796c:	svccs	0x0000d1ed
    7970:			; <UNDEFINED> instruction: 0x4628d0dd
    7974:	andlt	r2, r3, sl, lsl #2
    7978:	ldrhtmi	lr, [r0], #141	; 0x8d
    797c:	svclt	0x006cf005
    7980:			; <UNDEFINED> instruction: 0x46086831
    7984:			; <UNDEFINED> instruction: 0xf7fa9101
    7988:	stmdbls	r1, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    798c:	strtmi	r4, [r8], -r2, lsl #12
    7990:			; <UNDEFINED> instruction: 0xf806f006
    7994:			; <UNDEFINED> instruction: 0x4628213a
    7998:			; <UNDEFINED> instruction: 0xff5ef005
    799c:	svclt	0x0000e7d5
    79a0:	addlt	fp, r3, r0, lsr r5
    79a4:	stmdbls	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl}
    79a8:	vldrpl.16	s13, [r2, #-26]	; 0xffffffe6	; <UNPREDICTABLE>
    79ac:	cmnlt	r2, #125829120	; 0x7800000
    79b0:	strmi	r6, [r4], -r9, lsl #16
    79b4:	tstls	r1, r8, lsl #12
    79b8:	mrc	7, 3, APSR_nzcv, cr12, cr10, {7}
    79bc:	strmi	r9, [r2], -r1, lsl #18
    79c0:			; <UNDEFINED> instruction: 0xf0054620
    79c4:	ldmdbmi	r3, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    79c8:	andcs	r4, r2, #32, 12	; 0x2000000
    79cc:			; <UNDEFINED> instruction: 0xf0054479
    79d0:	ldmdbmi	r1, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    79d4:	andcs	r4, r3, #32, 12	; 0x2000000
    79d8:			; <UNDEFINED> instruction: 0xf0054479
    79dc:	strtmi	pc, [r0], -r1, ror #31
    79e0:	andlt	r2, r3, sl, lsl #2
    79e4:	ldrhtmi	lr, [r0], -sp
    79e8:	svclt	0x0036f005
    79ec:	stmdbmi	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
    79f0:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    79f4:	pop	{r0, r1, ip, sp, pc}
    79f8:			; <UNDEFINED> instruction: 0xf0054030
    79fc:	stmdbmi	r8, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    7a00:	ldrbtmi	r2, [r9], #-514	; 0xfffffdfe
    7a04:	pop	{r0, r1, ip, sp, pc}
    7a08:			; <UNDEFINED> instruction: 0xf0054030
    7a0c:	andlt	fp, r3, r9, asr #31
    7a10:	svclt	0x0000bd30
    7a14:	andeq	sp, r0, r4, asr r1
    7a18:	andeq	sp, r0, r0, lsl r1
    7a1c:	strdeq	sp, [r0], -r6
    7a20:	andeq	sp, r0, sl, ror #1
    7a24:	addlt	fp, r2, r0, ror r5
    7a28:	stcmi	6, cr4, [r1, #-16]!
    7a2c:	ldrbeq	r9, [fp, r6, lsl #18]
    7a30:	stmdbvs	r8, {r0, r2, r3, r4, r5, r6, sl, lr}
    7a34:	strle	r5, [r7, #-2070]!	; 0xfffff7ea
    7a38:	eorsle	r2, r7, r0, lsl #28
    7a3c:	strmi	r6, [r8], -r9, lsl #16
    7a40:			; <UNDEFINED> instruction: 0xf7fa9101
    7a44:	stmdbls	r1, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    7a48:	strtmi	r4, [r0], -r2, lsl #12
    7a4c:			; <UNDEFINED> instruction: 0xffa8f005
    7a50:	andcs	r4, r2, #24, 18	; 0x60000
    7a54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7a58:			; <UNDEFINED> instruction: 0xffa2f005
    7a5c:	blx	d0696 <fchmod@plt+0xcdc4a>
    7a60:	blmi	585280 <fchmod@plt+0x582834>
    7a64:	ldmibpl	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7a68:	tstls	r1, r8, lsl #12
    7a6c:	mcr	7, 1, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    7a70:	strmi	r9, [r2], -r1, lsl #18
    7a74:			; <UNDEFINED> instruction: 0xf0054620
    7a78:	qadd8mi	pc, r0, r3	; <UNPREDICTABLE>
    7a7c:	andlt	r2, r2, sl, lsl #2
    7a80:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7a84:	cdplt	0, 14, cr15, cr8, cr5, {0}
    7a88:	bmi	2d06c0 <fchmod@plt+0x2cdc74>
    7a8c:			; <UNDEFINED> instruction: 0xf606fb03
    7a90:	ldmibpl	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    7a94:	tstls	r1, r8, lsl #12
    7a98:	mcr	7, 0, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    7a9c:	strmi	r9, [r2], -r1, lsl #18
    7aa0:	andlt	r4, r2, r0, lsr #12
    7aa4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7aa8:	svclt	0x007af005
    7aac:	ldcllt	0, cr11, [r0, #-8]!
    7ab0:	ldrdeq	r1, [r2], -r8
    7ab4:	andeq	sp, r0, sl, asr #1
    7ab8:	andeq	r0, r0, ip, asr #5
    7abc:			; <UNDEFINED> instruction: 0x4614b530
    7ac0:	ldrdlt	r6, [r3], r2
    7ac4:	stmdals	r6, {r0, r2, r9, sl, lr}
    7ac8:	ldmvs	r1, {r1, r3, r7, r8, ip, sp, pc}
    7acc:	stmdble	lr, {r0, r8, fp, sp}
    7ad0:	strle	r0, [lr], #-2011	; 0xfffff825
    7ad4:			; <UNDEFINED> instruction: 0x46086851
    7ad8:			; <UNDEFINED> instruction: 0xf7fa9101
    7adc:	stmdbls	r1, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    7ae0:	strtmi	r4, [r8], -r2, lsl #12
    7ae4:	pop	{r0, r1, ip, sp, pc}
    7ae8:			; <UNDEFINED> instruction: 0xf0054030
    7aec:	andlt	fp, r3, r9, asr pc
    7af0:	stmdavs	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
    7af4:	tstls	r1, r8, lsl #12
    7af8:	ldcl	7, cr15, [ip, #1000]	; 0x3e8
    7afc:	strmi	r9, [r2], -r1, lsl #18
    7b00:			; <UNDEFINED> instruction: 0xf0054628
    7b04:	stmdbmi	ip, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    7b08:	strtmi	r2, [r8], -r2, lsl #4
    7b0c:			; <UNDEFINED> instruction: 0xf0054479
    7b10:	stmiavs	r3!, {r0, r1, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    7b14:			; <UNDEFINED> instruction: 0x46086859
    7b18:			; <UNDEFINED> instruction: 0xf7fa9101
    7b1c:	stmdbls	r1, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    7b20:	strtmi	r4, [r8], -r2, lsl #12
    7b24:			; <UNDEFINED> instruction: 0xff3cf005
    7b28:	tstcs	sl, r8, lsr #12
    7b2c:	pop	{r0, r1, ip, sp, pc}
    7b30:			; <UNDEFINED> instruction: 0xf0054030
    7b34:	svclt	0x0000be91
    7b38:	andeq	sp, r0, r4, lsl r0
    7b3c:			; <UNDEFINED> instruction: 0x460cb530
    7b40:	addlt	r6, r5, r9, asr #18
    7b44:	eorsle	r2, r0, r6, lsl #18
    7b48:			; <UNDEFINED> instruction: 0x07dbdc31
    7b4c:	ldrle	r4, [r1], #-1541	; 0xfffff9fb
    7b50:			; <UNDEFINED> instruction: 0xf0044620
    7b54:			; <UNDEFINED> instruction: 0x4601fed3
    7b58:	tstls	r3, r0, lsr #12
    7b5c:	cdp2	0, 12, cr15, cr14, cr4, {0}
    7b60:	stc	7, cr15, [r8, #1000]!	; 0x3e8
    7b64:	strmi	r9, [r2], -r3, lsl #18
    7b68:	andlt	r4, r5, r8, lsr #12
    7b6c:	ldrhtmi	lr, [r0], -sp
    7b70:	svclt	0x0016f005
    7b74:	andcs	r4, sl, #376832	; 0x5c000
    7b78:			; <UNDEFINED> instruction: 0xf0054479
    7b7c:	qadd16mi	pc, r0, r1	; <UNPREDICTABLE>
    7b80:	cdp2	0, 11, cr15, cr12, cr4, {0}
    7b84:	strtmi	r4, [r0], -r1, lsl #12
    7b88:			; <UNDEFINED> instruction: 0xf0049103
    7b8c:			; <UNDEFINED> instruction: 0xf7fafeb7
    7b90:	stmdbls	r3, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
    7b94:	strtmi	r4, [r8], -r2, lsl #12
    7b98:			; <UNDEFINED> instruction: 0xff02f005
    7b9c:	tstcs	sl, r8, lsr #12
    7ba0:	pop	{r0, r2, ip, sp, pc}
    7ba4:			; <UNDEFINED> instruction: 0xf0054030
    7ba8:	andlt	fp, r5, r7, asr lr
    7bac:			; <UNDEFINED> instruction: 0x4611bd30
    7bb0:	andcs	r4, r3, #32, 12	; 0x2000000
    7bb4:	ldc2l	0, cr15, [r6, #16]!
    7bb8:	blmi	1e2148 <fchmod@plt+0x1df6fc>
    7bbc:	ldrbtmi	r2, [fp], #-494	; 0xfffffe12
    7bc0:	andeq	lr, r0, #3358720	; 0x334000
    7bc4:	andeq	pc, r8, #-1073741824	; 0xc0000000
    7bc8:	blmi	159be0 <fchmod@plt+0x157194>
    7bcc:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    7bd0:			; <UNDEFINED> instruction: 0xff50f000
    7bd4:	andeq	ip, r0, r0, lsr #31
    7bd8:	andeq	sp, r0, r2, lsr #5
    7bdc:	andeq	ip, r0, r8, asr #29
    7be0:	andeq	ip, r0, r2, lsr #30
    7be4:			; <UNDEFINED> instruction: 0xf101b570
    7be8:	adcsmi	r0, r2, #44, 12	; 0x2c00000
    7bec:	andle	fp, r1, r4, lsl #1
    7bf0:	ldcllt	0, cr11, [r0, #-16]!
    7bf4:	stmvs	r9, {r2, r3, r9, sl, lr}
    7bf8:	vmla.i8	d2, d0, d4
    7bfc:	stmiavs	r1!, {r2, r3, r8, pc}^
    7c00:	vmla.i8	d2, d0, d1
    7c04:			; <UNDEFINED> instruction: 0x4605811c
    7c08:	stmdacs	r7, {r5, r8, fp, sp, lr}
    7c0c:	mrshi	pc, (UNDEF: 99)	; <UNPREDICTABLE>
    7c10:			; <UNDEFINED> instruction: 0xf000e8df
    7c14:	streq	r4, [r4], #-1092	; 0xfffffbbc
    7c18:	orrvs	sl, r2, #4, 4	; 0x40000000
    7c1c:	ldrdne	pc, [r0], #132	; 0x84
    7c20:			; <UNDEFINED> instruction: 0xf0402900
    7c24:	ldrbeq	r8, [fp, r0, lsr #2]
    7c28:	adcshi	pc, r3, r0, lsl #2
    7c2c:			; <UNDEFINED> instruction: 0xf0044620
    7c30:			; <UNDEFINED> instruction: 0x4601fe3b
    7c34:	tstls	r3, r0, lsr #12
    7c38:	cdp2	0, 3, cr15, cr6, cr4, {0}
    7c3c:	ldc	7, cr15, [sl, #-1000]!	; 0xfffffc18
    7c40:	strmi	r9, [r2], -r3, lsl #18
    7c44:			; <UNDEFINED> instruction: 0xf0054628
    7c48:	msrcs	R8_usr, fp
    7c4c:			; <UNDEFINED> instruction: 0xf0054628
    7c50:	strtmi	pc, [r0], -r3, lsl #28
    7c54:	cdp2	0, 3, cr15, cr6, cr4, {0}
    7c58:	strtmi	r4, [r0], -r1, lsl #12
    7c5c:			; <UNDEFINED> instruction: 0xf0049103
    7c60:			; <UNDEFINED> instruction: 0xf7fafe31
    7c64:	stmdbls	r3, {r3, r5, r8, sl, fp, sp, lr, pc}
    7c68:	strtmi	r4, [r8], -r2, lsl #12
    7c6c:	cdp2	0, 9, cr15, cr8, cr5, {0}
    7c70:	strtmi	r2, [r8], -r0, lsr #2
    7c74:	ldc2l	0, cr15, [r0, #20]!
    7c78:			; <UNDEFINED> instruction: 0xf0044620
    7c7c:			; <UNDEFINED> instruction: 0x4601fe31
    7c80:	tstls	r3, r0, lsr #12
    7c84:	cdp2	0, 2, cr15, cr12, cr4, {0}
    7c88:	ldc	7, cr15, [r4, #-1000]	; 0xfffffc18
    7c8c:	strmi	r9, [r2], -r3, lsl #18
    7c90:	andlt	r4, r4, r8, lsr #12
    7c94:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7c98:	cdplt	0, 8, cr15, cr2, cr5, {0}
    7c9c:	ldrdne	pc, [r0], #132	; 0x84
    7ca0:			; <UNDEFINED> instruction: 0xf8d4b919
    7ca4:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    7ca8:			; <UNDEFINED> instruction: 0x4611d0bd
    7cac:	andcs	r4, r3, #32, 12	; 0x2000000
    7cb0:	ldc2l	0, cr15, [r8, #-16]!
    7cb4:	strtmi	r4, [r0], -r3, lsl #12
    7cb8:			; <UNDEFINED> instruction: 0xf004461c
    7cbc:	blmi	1f47508 <fchmod@plt+0x1f44abc>
    7cc0:	tstne	fp, r0, asr #4	; <UNPREDICTABLE>
    7cc4:			; <UNDEFINED> instruction: 0xf103447b
    7cc8:	blmi	1e88520 <fchmod@plt+0x1e85ad4>
    7ccc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7cd0:	ldmdami	r9!, {lr}^
    7cd4:			; <UNDEFINED> instruction: 0xf0004478
    7cd8:			; <UNDEFINED> instruction: 0xf8d4fecd
    7cdc:	ldmdblt	r9, {r6, r7, ip}
    7ce0:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    7ce4:	addsle	r2, lr, r0, lsl #18
    7ce8:			; <UNDEFINED> instruction: 0x46204611
    7cec:			; <UNDEFINED> instruction: 0xf0042203
    7cf0:			; <UNDEFINED> instruction: 0x4603fd59
    7cf4:	ldrmi	r4, [ip], -r0, lsr #12
    7cf8:	ldc2l	0, cr15, [r2, #16]!
    7cfc:	vqdmulh.s<illegal width 8>	q10, q0, <illegal reg q15.5>
    7d00:	ldrbtmi	r1, [fp], #-289	; 0xfffffedf
    7d04:	andseq	pc, r4, #-1073741824	; 0xc0000000
    7d08:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    7d0c:	andmi	lr, r0, sp, asr #19
    7d10:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    7d14:	cdp2	0, 10, cr15, cr14, cr0, {0}
    7d18:	ldrdne	pc, [r0], #132	; 0x84
    7d1c:			; <UNDEFINED> instruction: 0xf8d4b121
    7d20:	stmdbcs	r0, {r2, r4, r5, r7, ip}
    7d24:	svcge	0x007ff43f
    7d28:			; <UNDEFINED> instruction: 0x46204611
    7d2c:			; <UNDEFINED> instruction: 0xf0042203
    7d30:			; <UNDEFINED> instruction: 0x4603fd39
    7d34:	ldrmi	r4, [ip], -r0, lsr #12
    7d38:	ldc2l	0, cr15, [r2, #16]
    7d3c:			; <UNDEFINED> instruction: 0xf44f4b62
    7d40:	ldrbtmi	r7, [fp], #-398	; 0xfffffe72
    7d44:	andseq	pc, r4, #-1073741824	; 0xc0000000
    7d48:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    7d4c:	andmi	lr, r0, sp, asr #19
    7d50:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    7d54:	cdp2	0, 8, cr15, cr14, cr0, {0}
    7d58:	ldrsbtne	pc, [r4], r4	; <UNPREDICTABLE>
    7d5c:			; <UNDEFINED> instruction: 0xf47f2900
    7d60:	ldrmi	sl, [r1], -r2, ror #30
    7d64:	andcs	r4, r3, #32, 12	; 0x2000000
    7d68:	ldc2	0, cr15, [ip, #-16]
    7d6c:	strtmi	r4, [r0], -r3, lsl #12
    7d70:			; <UNDEFINED> instruction: 0xf004461c
    7d74:	blmi	1607450 <fchmod@plt+0x1604a04>
    7d78:	tstne	r7, r0, asr #4	; <UNPREDICTABLE>
    7d7c:			; <UNDEFINED> instruction: 0xf103447b
    7d80:	blmi	15485d8 <fchmod@plt+0x1545b8c>
    7d84:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7d88:	ldmdami	r4, {lr}^
    7d8c:			; <UNDEFINED> instruction: 0xf0004478
    7d90:	ldmdbmi	r3, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    7d94:	strtmi	r2, [r8], -r8, lsl #4
    7d98:			; <UNDEFINED> instruction: 0xf0054479
    7d9c:	strtmi	pc, [r0], -r1, lsl #28
    7da0:	stc2	0, cr15, [r2, #16]
    7da4:	strtmi	r4, [r0], -r1, lsl #12
    7da8:			; <UNDEFINED> instruction: 0xf0049103
    7dac:			; <UNDEFINED> instruction: 0xf7fafd7d
    7db0:	stmdbls	r3, {r1, r7, sl, fp, sp, lr, pc}
    7db4:	strtmi	r4, [r8], -r2, lsl #12
    7db8:	ldc2l	0, cr15, [r2, #20]!
    7dbc:	strtmi	r2, [r8], -r0, lsr #2
    7dc0:	stc2l	0, cr15, [sl, #-20]	; 0xffffffec
    7dc4:			; <UNDEFINED> instruction: 0xf0044620
    7dc8:			; <UNDEFINED> instruction: 0x4601fd7d
    7dcc:	tstls	r3, r0, lsr #12
    7dd0:	ldc2l	0, cr15, [r8, #-16]!
    7dd4:	stcl	7, cr15, [lr], #-1000	; 0xfffffc18
    7dd8:	strmi	r9, [r2], -r3, lsl #18
    7ddc:			; <UNDEFINED> instruction: 0xf0054628
    7de0:	ldrdcs	pc, [r0, -pc]!	; <UNPREDICTABLE>
    7de4:			; <UNDEFINED> instruction: 0xf0054628
    7de8:			; <UNDEFINED> instruction: 0x4620fd37
    7dec:	ldc2l	0, cr15, [r8, #-16]!
    7df0:	strtmi	r4, [r0], -r1, lsl #12
    7df4:			; <UNDEFINED> instruction: 0xf0049103
    7df8:			; <UNDEFINED> instruction: 0xf7fafd73
    7dfc:	stmdbls	r3, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    7e00:	strtmi	r4, [r8], -r2, lsl #12
    7e04:	stc2l	0, cr15, [ip, #20]
    7e08:	tstcs	sl, r8, lsr #12
    7e0c:	pop	{r2, ip, sp, pc}
    7e10:			; <UNDEFINED> instruction: 0xf0054070
    7e14:	ldrmi	fp, [r1], -r1, lsr #26
    7e18:	andcs	r4, r3, #32, 12	; 0x2000000
    7e1c:	stc2l	0, cr15, [r2], {4}
    7e20:	blmi	c220b0 <fchmod@plt+0xc1f664>
    7e24:	tstne	r1, r0, asr #4	; <UNPREDICTABLE>
    7e28:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7e2c:			; <UNDEFINED> instruction: 0xf1030200
    7e30:	stmdami	sp!, {r2, r4, r9}
    7e34:	ldrbtmi	r4, [r8], #-2861	; 0xfffff4d3
    7e38:			; <UNDEFINED> instruction: 0xf000447b
    7e3c:			; <UNDEFINED> instruction: 0x4611fe1b
    7e40:	andcs	r4, r3, #32, 12	; 0x2000000
    7e44:	stc2	0, cr15, [lr], #16
    7e48:	blmi	a621d8 <fchmod@plt+0xa5f78c>
    7e4c:	orrvc	pc, r2, pc, asr #8
    7e50:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7e54:			; <UNDEFINED> instruction: 0xf1030200
    7e58:	stmdami	r6!, {r2, r4, r9}
    7e5c:	ldrbtmi	r4, [r8], #-2854	; 0xfffff4da
    7e60:			; <UNDEFINED> instruction: 0xf000447b
    7e64:	ldrmi	pc, [r1], -r7, lsl #28
    7e68:	andcs	r4, r3, #32, 12	; 0x2000000
    7e6c:	ldc2	0, cr15, [sl], {4}
    7e70:	strtmi	r4, [r0], -r3, lsl #12
    7e74:			; <UNDEFINED> instruction: 0xf004461c
    7e78:	blmi	84734c <fchmod@plt+0x844900>
    7e7c:	orrvc	pc, r9, pc, asr #8
    7e80:			; <UNDEFINED> instruction: 0xf103447b
    7e84:	blmi	7886dc <fchmod@plt+0x785c90>
    7e88:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7e8c:	ldmdami	sp, {lr}
    7e90:			; <UNDEFINED> instruction: 0xf0004478
    7e94:	bmi	747658 <fchmod@plt+0x744c0c>
    7e98:	msrne	SP_usr, r0
    7e9c:	andls	r4, r0, fp, lsl fp
    7ea0:	ldmdami	fp, {r1, r3, r4, r5, r6, sl, lr}
    7ea4:	ldrbtmi	r3, [fp], #-532	; 0xfffffdec
    7ea8:			; <UNDEFINED> instruction: 0xf0004478
    7eac:	svclt	0x0000fde3
    7eb0:	muleq	r0, ip, r1
    7eb4:	andeq	ip, r0, r8, lsr #29
    7eb8:	andeq	ip, r0, r0, asr #27
    7ebc:	andeq	sp, r0, lr, asr r1
    7ec0:	andeq	ip, r0, sl, ror #28
    7ec4:	andeq	ip, r0, r2, lsl #27
    7ec8:	andeq	sp, r0, lr, lsl r1
    7ecc:	andeq	ip, r0, r2, asr #29
    7ed0:	andeq	ip, r0, r2, asr #26
    7ed4:	andeq	sp, r0, r4, ror #1
    7ed8:	andeq	ip, r0, r8, asr lr
    7edc:	andeq	ip, r0, r8, lsl #26
    7ee0:	andeq	ip, r0, ip, asr #29
    7ee4:	andeq	sp, r0, r8, lsr r0
    7ee8:	andeq	ip, r0, lr, asr ip
    7eec:	andeq	ip, r0, ip, ror #25
    7ef0:	andeq	sp, r0, r0, lsl r0
    7ef4:	andeq	ip, r0, r6, lsr ip
    7ef8:	andeq	ip, r0, ip, ror #25
    7efc:	andeq	ip, r0, r0, ror #31
    7f00:	andeq	ip, r0, r4, lsr #26
    7f04:	andeq	ip, r0, r4, lsl #24
    7f08:	andeq	ip, r0, r0, asr #31
    7f0c:	andeq	ip, r0, r2, lsr #27
    7f10:	andeq	ip, r0, ip, ror #23
    7f14:	mvnsmi	lr, #737280	; 0xb4000
    7f18:	stmvs	ip, {r0, r2, r7, ip, sp, pc}
    7f1c:	rsbsle	r2, r0, r0, lsl #24
    7f20:	strmi	r4, [lr], -r5, asr #30
    7f24:			; <UNDEFINED> instruction: 0x9114f8df
    7f28:	stmdbmi	r5, {r0, r2, r9, sl, lr}^
    7f2c:			; <UNDEFINED> instruction: 0xf8df447f
    7f30:	ldrbtmi	r8, [r9], #276	; 0x114
    7f34:	ldrbtmi	r4, [r8], #1145	; 0x479
    7f38:	bvs	18fff58 <fchmod@plt+0x18fd50c>
    7f3c:	stmiavs	r4!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    7f40:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
    7f44:	subsle	r2, ip, r0, lsl #24
    7f48:	adcsmi	r6, r3, #2293760	; 0x230000
    7f4c:			; <UNDEFINED> instruction: 0x4608d15c
    7f50:			; <UNDEFINED> instruction: 0xf7fa9103
    7f54:	stmdbls	r3, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    7f58:	strtmi	r4, [r8], -r2, lsl #12
    7f5c:	stc2	0, cr15, [r0, #-20]!	; 0xffffffec
    7f60:	ldmdavs	r9, {r0, r1, r5, r6, fp, sp, lr}^
    7f64:	tstls	r3, r8, lsl #12
    7f68:	bl	fe945f58 <fchmod@plt+0xfe94350c>
    7f6c:	strmi	r9, [r2], -r3, lsl #18
    7f70:			; <UNDEFINED> instruction: 0xf0054628
    7f74:			; <UNDEFINED> instruction: 0xf894fd15
    7f78:	blcs	14020 <fchmod@plt+0x115d4>
    7f7c:	stmdbvs	r1!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    7f80:			; <UNDEFINED> instruction: 0xf0064628
    7f84:	bvs	1906f90 <fchmod@plt+0x1904544>
    7f88:	sbcsle	r2, r8, r0, lsl #22
    7f8c:	ldrtmi	r2, [r9], -r2, lsl #4
    7f90:			; <UNDEFINED> instruction: 0xf0054628
    7f94:	bvs	18c73b0 <fchmod@plt+0x18c4964>
    7f98:	blcs	10f8ec <fchmod@plt+0x10cea0>
    7f9c:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    7fa0:	strcs	pc, [fp, #-3]!
    7fa4:	andeq	r1, r3, lr, lsl r8
    7fa8:	andcs	r4, r2, #40, 18	; 0xa0000
    7fac:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    7fb0:	ldc2l	0, cr15, [r6], #20
    7fb4:			; <UNDEFINED> instruction: 0x21204628
    7fb8:	mcrr2	0, 0, pc, lr, cr5	; <UNPREDICTABLE>
    7fbc:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    7fc0:	andcs	r4, r1, #40, 12	; 0x2800000
    7fc4:			; <UNDEFINED> instruction: 0xffdef002
    7fc8:	strtmi	r2, [r8], -r9, lsr #2
    7fcc:	mcrr2	0, 0, pc, r4, cr5	; <UNPREDICTABLE>
    7fd0:	andcs	lr, r2, #47448064	; 0x2d40000
    7fd4:	strtmi	r4, [r8], -r1, asr #12
    7fd8:	stc2l	0, cr15, [r2], #20
    7fdc:	ldmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7fe0:	strtmi	r2, [r8], -r2, lsl #4
    7fe4:			; <UNDEFINED> instruction: 0xf0054479
    7fe8:	ubfx	pc, fp, #25, #4
    7fec:	strbmi	r2, [r9], -r2, lsl #4
    7ff0:			; <UNDEFINED> instruction: 0xf0054628
    7ff4:			; <UNDEFINED> instruction: 0xe7ddfcd5
    7ff8:			; <UNDEFINED> instruction: 0x4628213d
    7ffc:	stc2	0, cr15, [ip], #-20	; 0xffffffec
    8000:	ldrdlt	lr, [r5], -r8
    8004:	mvnshi	lr, #12386304	; 0xbd0000
    8008:	vst1.8	{d20-d21}, [pc :64], r2
    800c:	blmi	4a4688 <fchmod@plt+0x4a1c3c>
    8010:	ldrbtmi	r4, [sl], #-2066	; 0xfffff7ee
    8014:	eorcc	r4, r0, #2063597568	; 0x7b000000
    8018:			; <UNDEFINED> instruction: 0xf0004478
    801c:	blmi	4474d0 <fchmod@plt+0x444a84>
    8020:			; <UNDEFINED> instruction: 0x71aaf44f
    8024:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    8028:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    802c:	blmi	39989c <fchmod@plt+0x396e50>
    8030:	ldrbtmi	r3, [fp], #-544	; 0xfffffde0
    8034:	ldc2	0, cr15, [lr, #-0]
    8038:	andeq	ip, r0, r0, ror sp
    803c:	andeq	ip, r0, sl, ror sp
    8040:			; <UNDEFINED> instruction: 0x0000b6bc
    8044:	andeq	ip, r0, r2, ror sp
    8048:	andeq	ip, r0, sl, lsl #27
    804c:	strdeq	ip, [r0], -r2
    8050:	andeq	ip, r0, r0, asr #25
    8054:	andeq	ip, r0, lr, asr #28
    8058:	andeq	ip, r0, ip, asr ip
    805c:	andeq	ip, r0, ip, ror sl
    8060:	andeq	ip, r0, sl, lsr lr
    8064:	andeq	ip, r0, sl, ror #20
    8068:	andeq	ip, r0, lr, ror ip
    806c:	svcmi	0x00f0e92d
    8070:	ldmdavs	r4, {r0, r2, r7, ip, sp, pc}
    8074:	stccs	13, cr9, [r0], {14}
    8078:			; <UNDEFINED> instruction: 0xf8dfd037
    807c:	strmi	fp, [pc], -r8, lsr #1
    8080:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
    8084:	ldrbtmi	r4, [fp], #1681	; 0x691
    8088:	ldrbtmi	r4, [sl], #1542	; 0x606
    808c:			; <UNDEFINED> instruction: 0x21004698
    8090:			; <UNDEFINED> instruction: 0xf018e009
    8094:	tstle	r5, r1, lsl #30
    8098:	ldrtmi	r4, [r0], -r1, lsr #12
    809c:			; <UNDEFINED> instruction: 0xff3af7ff
    80a0:	stmdavs	r4!, {r0, r8, sp}^
    80a4:	stmiavs	r2!, {r2, r4, r5, r6, r7, r8, ip, sp, pc}^
    80a8:	addsmi	r6, sl, #704512	; 0xac000
    80ac:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    80b0:			; <UNDEFINED> instruction: 0xd12442ba
    80b4:	rscle	r2, ip, r0, lsl #18
    80b8:	ldrbmi	r2, [r1], -r2, lsl #4
    80bc:			; <UNDEFINED> instruction: 0xf0054630
    80c0:	strb	pc, [r9, pc, ror #24]!	; <UNPREDICTABLE>
    80c4:	strmi	r6, [r8], -r9, lsr #16
    80c8:			; <UNDEFINED> instruction: 0xf7fa9103
    80cc:	stmdbls	r3, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    80d0:	ldrtmi	r4, [r0], -r2, lsl #12
    80d4:	stc2l	0, cr15, [r4], #-20	; 0xffffffec
    80d8:	ldrbmi	r2, [r9], -r2, lsl #4
    80dc:			; <UNDEFINED> instruction: 0xf0054630
    80e0:			; <UNDEFINED> instruction: 0xe7d9fc5f
    80e4:	svceq	0x0001ea18
    80e8:	andlt	sp, r5, r2, lsl #2
    80ec:	svchi	0x00f0e8bd
    80f0:	tstcs	sl, r0, lsr r6
    80f4:	pop	{r0, r2, ip, sp, pc}
    80f8:			; <UNDEFINED> instruction: 0xf0054ff0
    80fc:	strbmi	fp, [r9], -sp, lsr #23
    8100:	ldrtmi	r2, [r8], -r3, lsl #4
    8104:	blx	13c411e <fchmod@plt+0x13c16d2>
    8108:	vqdmulh.s<illegal width 8>	d20, d0, d8
    810c:	ldrbtmi	r1, [fp], #-361	; 0xfffffe97
    8110:	eorseq	pc, r4, #-1073741824	; 0xc0000000
    8114:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    8118:	stmdami	r6, {ip, pc}
    811c:			; <UNDEFINED> instruction: 0xf0004478
    8120:	svclt	0x0000fca9
    8124:	muleq	r0, sl, sl
    8128:	andeq	ip, r0, r6, ror ip
    812c:	andeq	ip, r0, r2, asr sp
    8130:			; <UNDEFINED> instruction: 0x0000cbba
    8134:	andeq	ip, r0, r8, ror r9
    8138:	mvnsmi	lr, sp, lsr #18
    813c:	blvs	fe53434c <fchmod@plt+0xfe531900>
    8140:	eorsle	r2, sp, r0, lsl #24
    8144:	ldrmi	r3, [r6], -ip, ror #2
    8148:	eorsle	r4, r9, sl, lsl #5
    814c:	smuadeq	r1, r3, r0
    8150:	teqle	r8, r5, lsl #12
    8154:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    8158:	strdcs	r4, [r0, -r8]!
    815c:			; <UNDEFINED> instruction: 0xf0054628
    8160:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    8164:	tstls	r1, r8, lsl #12
    8168:	b	fe946158 <fchmod@plt+0xfe94370c>
    816c:	strmi	r9, [r2], -r1, lsl #18
    8170:			; <UNDEFINED> instruction: 0xf0054628
    8174:	msrcs	CPSR_, r5, lsl ip
    8178:			; <UNDEFINED> instruction: 0xf0054628
    817c:	stmiavs	r1!, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    8180:	tstls	r1, r8, lsl #12
    8184:	b	fe5c6174 <fchmod@plt+0xfe5c3728>
    8188:	strmi	r9, [r2], -r1, lsl #18
    818c:			; <UNDEFINED> instruction: 0xf0054628
    8190:	blvc	9071b4 <fchmod@plt+0x904768>
    8194:	stmdavs	r4!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
    8198:	strtmi	r2, [r8], -sl, lsl #2
    819c:	blvs	fecf4794 <fchmod@plt+0xfecf1d48>
    81a0:	smullsle	r4, sl, ip, r2
    81a4:	blx	16441c2 <fchmod@plt+0x1641776>
    81a8:			; <UNDEFINED> instruction: 0x4641e7d7
    81ac:	andcs	r4, r9, #40, 12	; 0x2800000
    81b0:	blx	ffdc41ce <fchmod@plt+0xffdc1782>
    81b4:	tstcs	sl, r4, lsr #16
    81b8:	stccs	6, cr4, [r0], {40}	; 0x28
    81bc:	ldmdblt	r7, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    81c0:	pop	{r1, ip, sp, pc}
    81c4:	stmdbmi	r8, {r4, r5, r6, r7, r8, pc}
    81c8:	ldrbtmi	r2, [r9], #-523	; 0xfffffdf5
    81cc:	blx	ffa441ea <fchmod@plt+0xffa4179e>
    81d0:			; <UNDEFINED> instruction: 0x2c006bb4
    81d4:			; <UNDEFINED> instruction: 0x4628d1be
    81d8:	andlt	r2, r2, sl, lsl #2
    81dc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    81e0:	bllt	ec41fc <fchmod@plt+0xec17b0>
    81e4:			; <UNDEFINED> instruction: 0x0000cbb8
    81e8:	andeq	ip, r0, sl, lsr fp
    81ec:			; <UNDEFINED> instruction: 0x460eb5f0
    81f0:	addlt	r3, r5, ip, ror #2
    81f4:	andsle	r4, ip, sl, lsl #5
    81f8:	ldrdmi	pc, [r0], #134	; 0x86
    81fc:	ldmdbvs	r1!, {r2, r3, r6, r7, r8, ip, sp, pc}
    8200:	stmdbcs	r1, {r0, r2, r8, fp, ip, sp}
    8204:			; <UNDEFINED> instruction: 0xf013d827
    8208:	strmi	r0, [r5], -r1, lsl #14
    820c:			; <UNDEFINED> instruction: 0x2120d113
    8210:			; <UNDEFINED> instruction: 0xf0054628
    8214:	stmdavs	r1!, {r0, r5, r8, r9, fp, ip, sp, lr, pc}^
    8218:	tstls	r3, r8, lsl #12
    821c:	b	12c620c <fchmod@plt+0x12c37c0>
    8220:	strmi	r9, [r2], -r3, lsl #18
    8224:			; <UNDEFINED> instruction: 0xf0054628
    8228:	stmdavs	r4!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    822c:	mvnle	r2, r0, lsl #24
    8230:	andlt	fp, r5, r7, asr r9
    8234:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    8238:	ldrbtmi	r2, [r9], #-529	; 0xfffffdef
    823c:	blx	fec4425a <fchmod@plt+0xfec4180e>
    8240:	ldrdmi	pc, [r0], #134	; 0x86
    8244:	mvnle	r2, r0, lsl #24
    8248:	tstcs	sl, r8, lsr #12
    824c:	pop	{r0, r2, ip, sp, pc}
    8250:			; <UNDEFINED> instruction: 0xf00540f0
    8254:	ldrmi	fp, [r1], -r1, lsl #22
    8258:	andcs	r4, r3, #48, 12	; 0x3000000
    825c:	blx	fe8c4274 <fchmod@plt+0xfe8c1828>
    8260:	ldrtmi	r4, [r0], -r4, lsl #12
    8264:	blx	f4427e <fchmod@plt+0xf41832>
    8268:			; <UNDEFINED> instruction: 0xf44f4b07
    826c:	ldrbtmi	r7, [fp], #-463	; 0xfffffe31
    8270:	subeq	pc, r4, #-1073741824	; 0xc0000000
    8274:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    8278:	andmi	lr, r0, sp, asr #19
    827c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    8280:	blx	ffe4428a <fchmod@plt+0xffe4183e>
    8284:	andeq	ip, r0, lr, lsl fp
    8288:	strdeq	ip, [r0], -r2
    828c:	andeq	ip, r0, r6, lsr #21
    8290:	andeq	ip, r0, r6, lsl r8
    8294:			; <UNDEFINED> instruction: 0x460eb5f0
    8298:	addlt	r3, r3, ip, ror #2
    829c:	andsle	r4, r9, sl, lsl #5
    82a0:	ldrsbtmi	pc, [r4], r6	; <UNPREDICTABLE>
    82a4:	ldmdbvs	r1!, {r2, r4, r5, r7, r8, ip, sp, pc}
    82a8:	stmdbcs	r3, {r1, r8, fp, ip, sp}
    82ac:			; <UNDEFINED> instruction: 0xf013d824
    82b0:	strmi	r0, [r5], -r1, lsl #14
    82b4:			; <UNDEFINED> instruction: 0x2120d110
    82b8:			; <UNDEFINED> instruction: 0xf0054628
    82bc:	stmdavs	r1!, {r0, r2, r3, r6, r7, r9, fp, ip, sp, lr, pc}^
    82c0:	strtmi	r2, [r8], -r1, lsl #6
    82c4:	eoreq	pc, ip, #1073741824	; 0x40000000
    82c8:	blx	5c42e0 <fchmod@plt+0x5c1894>
    82cc:	stccs	8, cr6, [r0], {228}	; 0xe4
    82d0:	ldmdblt	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    82d4:	ldcllt	0, cr11, [r0, #12]!
    82d8:	andscs	r4, r1, #311296	; 0x4c000
    82dc:			; <UNDEFINED> instruction: 0xf0054479
    82e0:			; <UNDEFINED> instruction: 0xf8d6fb5f
    82e4:	stccs	0, cr4, [r0], {180}	; 0xb4
    82e8:	strtmi	sp, [r8], -r5, ror #3
    82ec:	andlt	r2, r3, sl, lsl #2
    82f0:	ldrhtmi	lr, [r0], #141	; 0x8d
    82f4:	blt	fec44310 <fchmod@plt+0xfec418c4>
    82f8:			; <UNDEFINED> instruction: 0x46304611
    82fc:			; <UNDEFINED> instruction: 0xf0042203
    8300:			; <UNDEFINED> instruction: 0x4604fa51
    8304:			; <UNDEFINED> instruction: 0xf0044630
    8308:	blmi	246ebc <fchmod@plt+0x244470>
    830c:			; <UNDEFINED> instruction: 0x11b7f240
    8310:			; <UNDEFINED> instruction: 0xf103447b
    8314:	blmi	188c5c <fchmod@plt+0x186210>
    8318:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    831c:	stmdami	r5, {lr}
    8320:			; <UNDEFINED> instruction: 0xf0004478
    8324:	svclt	0x0000fba7
    8328:	andeq	ip, r0, r0, asr #21
    832c:	andeq	ip, r0, r0, asr fp
    8330:	andeq	ip, r0, r4, asr sl
    8334:	andeq	ip, r0, r4, ror r7
    8338:	ldrlt	r0, [r0, #-2003]!	; 0xfffff82d
    833c:	addlt	r4, r3, r4, lsl #12
    8340:	strle	r4, [ip], #-1549	; 0xfffff9f3
    8344:	strmi	r6, [r8], -r9, lsl #17
    8348:			; <UNDEFINED> instruction: 0xf7fa9101
    834c:	stmdbls	r1, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    8350:	strtmi	r4, [r0], -r2, lsl #12
    8354:	pop	{r0, r1, ip, sp, pc}
    8358:			; <UNDEFINED> instruction: 0xf0054030
    835c:	stmdavs	r9, {r0, r5, r8, r9, fp, ip, sp, pc}^
    8360:	tstls	r1, r8, lsl #12
    8364:	stmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8368:	strmi	r9, [r2], -r1, lsl #18
    836c:			; <UNDEFINED> instruction: 0xf0054620
    8370:	stmdbmi	fp, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    8374:	strtmi	r2, [r0], -r2, lsl #4
    8378:			; <UNDEFINED> instruction: 0xf0054479
    837c:	stmiavs	r9!, {r0, r4, r8, r9, fp, ip, sp, lr, pc}
    8380:	tstls	r1, r8, lsl #12
    8384:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8388:	strmi	r9, [r2], -r1, lsl #18
    838c:			; <UNDEFINED> instruction: 0xf0054620
    8390:	strtmi	pc, [r0], -r7, lsl #22
    8394:	andlt	r2, r3, sl, lsl #2
    8398:	ldrhtmi	lr, [r0], -sp
    839c:	blt	17443b8 <fchmod@plt+0x174196c>
    83a0:	andeq	ip, r0, r8, lsr #15
    83a4:	push	{r0, r4, r8, r9, fp, lr}
    83a8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    83ac:	addlt	r4, r2, r0, lsl ip
    83b0:	ldrmi	r4, [r7], -r5, lsl #12
    83b4:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    83b8:	pkhtbmi	fp, r8, fp, asr #2
    83bc:	movwcs	r9, #5120	; 0x1400
    83c0:	ldrtmi	r6, [sl], -r6, ror #17
    83c4:	strtmi	r4, [r8], -r1, asr #12
    83c8:			; <UNDEFINED> instruction: 0xf85447b0
    83cc:	blcs	18024 <fchmod@plt+0x155d8>
    83d0:	blvs	fff3cba8 <fchmod@plt+0xfff3a15c>
    83d4:			; <UNDEFINED> instruction: 0x4621b13c
    83d8:	strtmi	r2, [r8], -r1, lsl #4
    83dc:			; <UNDEFINED> instruction: 0xffacf7ff
    83e0:	stccs	8, cr6, [r0], {36}	; 0x24
    83e4:	strdlt	sp, [r2], -r7
    83e8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    83ec:	andeq	r0, r2, lr, asr r9
    83f0:	andeq	r0, r0, r4, lsr #5
    83f4:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    83f8:	mvnsmi	lr, sp, lsr #18
    83fc:			; <UNDEFINED> instruction: 0x461d4614
    8400:	blmi	859c70 <fchmod@plt+0x857224>
    8404:	ldrbtmi	fp, [ip], #134	; 0x86
    8408:	strmi	sl, [r6], -r2, lsl #30
    840c:			; <UNDEFINED> instruction: 0xf85c4688
    8410:	strtmi	r3, [r1], -r3
    8414:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    8418:			; <UNDEFINED> instruction: 0xf04f9305
    841c:	movwcs	r0, #768	; 0x300
    8420:	movwcc	lr, #10701	; 0x29cd
    8424:			; <UNDEFINED> instruction: 0xf7ff9304
    8428:			; <UNDEFINED> instruction: 0x4638ffbd
    842c:	blx	ff2c4448 <fchmod@plt+0xff2c19fc>
    8430:	ldrtmi	r9, [r1], -r4, lsl #16
    8434:	b	ff246424 <fchmod@plt+0xff2439d8>
    8438:	blle	352440 <fchmod@plt+0x34f9f4>
    843c:			; <UNDEFINED> instruction: 0xf0054638
    8440:	bmi	4c70b4 <fchmod@plt+0x4c4668>
    8444:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    8448:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    844c:	subsmi	r9, sl, r5, lsl #22
    8450:	andlt	sp, r6, r5, lsl r1
    8454:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8458:	andcs	r4, r5, #212992	; 0x34000
    845c:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    8460:			; <UNDEFINED> instruction: 0xf7fa4478
    8464:	strtmi	lr, [r9], -lr, lsr #16
    8468:	andls	r2, r1, r1, lsl #4
    846c:	stcls	6, cr4, [r1], {32}
    8470:			; <UNDEFINED> instruction: 0xf998f004
    8474:	strmi	r4, [r1], -r2, asr #12
    8478:			; <UNDEFINED> instruction: 0xf0004620
    847c:			; <UNDEFINED> instruction: 0xf7fafbe1
    8480:	svclt	0x0000e82c
    8484:	andeq	r0, r2, r2, lsl #18
    8488:	andeq	r0, r0, r4, lsl #5
    848c:	andeq	r0, r2, r2, asr #17
    8490:	andeq	ip, r0, r2, asr r9
    8494:	muleq	r0, r0, r6
    8498:	svcmi	0x00f0e92d
    849c:	blmi	11746c8 <fchmod@plt+0x1171c7c>
    84a0:	smuadeq	r1, r2, r0
    84a4:	strmi	r9, [r0], r1, lsl #2
    84a8:	vstrmi.16	s9, [r4, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
    84ac:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
    84b0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    84b4:			; <UNDEFINED> instruction: 0xf04f9307
    84b8:			; <UNDEFINED> instruction: 0xf04f0300
    84bc:	stmib	sp, {r8, r9}^
    84c0:	movwls	r3, #25348	; 0x6304
    84c4:			; <UNDEFINED> instruction: 0xf8dfd152
    84c8:	ldrbtmi	fp, [fp], #248	; 0xf8
    84cc:	vst2.8	{d20,d22}, [pc :256]!
    84d0:	andcs	r5, r0, #0, 6
    84d4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    84d8:	ldmdb	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    84dc:	stmdacs	r0, {r2, r9, sl, lr}
    84e0:			; <UNDEFINED> instruction: 0xf10dd15b
    84e4:	vmlage.f16	s0, s8, s16	; <UNPREDICTABLE>
    84e8:			; <UNDEFINED> instruction: 0xf0034648
    84ec:	blmi	dc7138 <fchmod@plt+0xdc46ec>
    84f0:	stmiapl	r9!, {r3, r6, r9, sl, lr}^
    84f4:	blx	15c450a <fchmod@plt+0x15c1abe>
    84f8:	blcs	2f108 <fchmod@plt+0x2c6bc>
    84fc:	blls	ff998 <fchmod@plt+0xfcf4c>
    8500:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    8504:	beq	1b44920 <fchmod@plt+0x1b41ed4>
    8508:			; <UNDEFINED> instruction: 0xf105b90f
    850c:	ldrbmi	r0, [r1], -ip, lsr #20
    8510:			; <UNDEFINED> instruction: 0xf0034628
    8514:	lsllt	pc, r5, #21	; <UNPREDICTABLE>
    8518:			; <UNDEFINED> instruction: 0x46294652
    851c:			; <UNDEFINED> instruction: 0xf7ff4630
    8520:	tstcs	sl, r1, asr #30	; <UNPREDICTABLE>
    8524:			; <UNDEFINED> instruction: 0xf0054630
    8528:			; <UNDEFINED> instruction: 0x4630f997
    852c:	blx	12c4548 <fchmod@plt+0x12c1afc>
    8530:	strbmi	r9, [r1], -r6, lsl #16
    8534:	b	1246524 <fchmod@plt+0x1243ad8>
    8538:	blle	6d2540 <fchmod@plt+0x6cfaf4>
    853c:			; <UNDEFINED> instruction: 0xf0054630
    8540:	blls	c6ad4 <fchmod@plt+0xc4088>
    8544:	adcmi	r3, r3, #16777216	; 0x1000000
    8548:			; <UNDEFINED> instruction: 0x4648dcd9
    854c:	blx	c44562 <fchmod@plt+0xc41b16>
    8550:			; <UNDEFINED> instruction: 0xf0054630
    8554:	bmi	786fa0 <fchmod@plt+0x784554>
    8558:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    855c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8560:	subsmi	r9, sl, r7, lsl #22
    8564:	andlt	sp, r9, r3, lsr #2
    8568:	svchi	0x00f0e8bd
    856c:	ldrdlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8570:			; <UNDEFINED> instruction: 0xe7ab44fb
    8574:	andcs	r4, r5, #376832	; 0x5c000
    8578:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    857c:			; <UNDEFINED> instruction: 0xf7f94478
    8580:	ldrbmi	lr, [r1], -r0, lsr #31
    8584:	strmi	r2, [r4], -r1, lsl #4
    8588:			; <UNDEFINED> instruction: 0xf0044628
    858c:	blls	86a58 <fchmod@plt+0x8400c>
    8590:			; <UNDEFINED> instruction: 0x46024659
    8594:			; <UNDEFINED> instruction: 0xf0004620
    8598:	ldmdbmi	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    859c:	ldmdami	r0, {r0, r2, r9, sp}
    85a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    85a4:	svc	0x008cf7f9
    85a8:			; <UNDEFINED> instruction: 0xf0004659
    85ac:			; <UNDEFINED> instruction: 0xf7f9fb49
    85b0:	svclt	0x0000ef94
    85b4:	andeq	r0, r0, r4, lsl #5
    85b8:	andeq	r0, r2, ip, asr r8
    85bc:	andeq	r0, r2, sl, asr r8
    85c0:	andeq	ip, r0, r2, lsr #18
    85c4:	strdeq	r0, [r2], -lr
    85c8:	muleq	r0, r8, r2
    85cc:	andeq	r0, r2, lr, lsr #15
    85d0:	andeq	ip, r0, r0, ror r8
    85d4:	andeq	ip, r0, r6, lsr #17
    85d8:	andeq	sp, r0, r4, ror r5
    85dc:	andeq	ip, r0, r4, asr r8
    85e0:	andeq	sp, r0, lr, asr #10
    85e4:			; <UNDEFINED> instruction: 0x460db570
    85e8:	strmi	r2, [r6], -r1, lsl #2
    85ec:			; <UNDEFINED> instruction: 0xf9f4f006
    85f0:			; <UNDEFINED> instruction: 0xf0064604
    85f4:	stmiavs	r0!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}^
    85f8:	ldrtmi	r4, [r1], -sl, lsr #12
    85fc:			; <UNDEFINED> instruction: 0xff4cf7ff
    8600:	strtmi	r0, [r0], -fp, lsr #15
    8604:			; <UNDEFINED> instruction: 0xf006d409
    8608:			; <UNDEFINED> instruction: 0x4620fa71
    860c:	blx	fecc462c <fchmod@plt+0xfecc1be0>
    8610:	pop	{r5, r9, sl, lr}
    8614:			; <UNDEFINED> instruction: 0xf0064070
    8618:			; <UNDEFINED> instruction: 0xf006bb05
    861c:	strtmi	pc, [r0], -fp, lsr #20
    8620:	blx	1944640 <fchmod@plt+0x1941bf4>
    8624:			; <UNDEFINED> instruction: 0xf0064620
    8628:	strtmi	pc, [r0], -r5, lsr #21
    862c:	blx	ffec464c <fchmod@plt+0xffec1c00>
    8630:	pop	{r4, r5, r9, sl, lr}
    8634:			; <UNDEFINED> instruction: 0xf0064070
    8638:	svclt	0x0000bfe9
    863c:	bmi	79b2b8 <fchmod@plt+0x79886c>
    8640:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    8644:			; <UNDEFINED> instruction: 0x468043f0
    8648:	umulllt	r5, r9, fp, r8
    864c:	ldcmi	8, cr4, [ip], {27}
    8650:			; <UNDEFINED> instruction: 0xf8d34478
    8654:			; <UNDEFINED> instruction: 0xf0069000
    8658:	ldrbtmi	pc, [ip], #-2891	; 0xfffff4b5	; <UNPREDICTABLE>
    865c:			; <UNDEFINED> instruction: 0xf0049007
    8660:			; <UNDEFINED> instruction: 0x4605f9f3
    8664:			; <UNDEFINED> instruction: 0xf0064620
    8668:	strmi	pc, [r6], -r3, asr #22
    866c:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    8670:	blx	fc4692 <fchmod@plt+0xfc1c46>
    8674:	andcs	r4, r5, #20, 18	; 0x50000
    8678:			; <UNDEFINED> instruction: 0x46074479
    867c:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    8680:	svc	0x001ef7f9
    8684:	strtmi	r4, [r0], -r2, lsl #12
    8688:			; <UNDEFINED> instruction: 0xf0064614
    868c:	blls	207358 <fchmod@plt+0x20490c>
    8690:			; <UNDEFINED> instruction: 0xf8cd2101
    8694:	strls	r8, [r3], #-20	; 0xffffffec
    8698:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    869c:	strmi	r5, [r2], -r0, lsl #12
    86a0:	bmi	2eceb8 <fchmod@plt+0x2ea46c>
    86a4:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    86a8:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86ac:	pop	{r0, r3, ip, sp, pc}
    86b0:	svclt	0x000083f0
    86b4:	andeq	r0, r2, r8, asr #13
    86b8:	muleq	r0, r4, r2
    86bc:	andeq	ip, r0, ip, ror #16
    86c0:	andeq	ip, r0, sl, ror #16
    86c4:	andeq	ip, r0, lr, asr r8
    86c8:	andeq	fp, r0, r8, lsl #31
    86cc:	andeq	sp, r0, r2, ror r4
    86d0:	andeq	ip, r0, lr, lsr #16
    86d4:	andcs	r4, r5, #30720	; 0x7800
    86d8:	mvnsmi	lr, #737280	; 0xb4000
    86dc:	cfldrsmi	mvf4, [sp], {123}	; 0x7b
    86e0:	strmi	r4, [r8], r7, lsl #12
    86e4:	ldmdbmi	sp, {r2, r3, r4, fp, lr}
    86e8:	ldmdbpl	sp, {r0, r3, r7, ip, sp, pc}
    86ec:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    86f0:			; <UNDEFINED> instruction: 0xf8d54c1b
    86f4:			; <UNDEFINED> instruction: 0xf7f99000
    86f8:	ldrbtmi	lr, [ip], #-3812	; 0xfffff11c
    86fc:	ldmdami	r9, {r1, r9, sl, lr}
    8700:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    8704:	blx	ffd44724 <fchmod@plt+0xffd41cd8>
    8708:			; <UNDEFINED> instruction: 0xf0049006
    870c:			; <UNDEFINED> instruction: 0x4605f99d
    8710:			; <UNDEFINED> instruction: 0xf0064620
    8714:	strmi	pc, [r6], -sp, ror #21
    8718:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    871c:	blx	ffa4473c <fchmod@plt+0xffa41cf0>
    8720:	strtmi	r4, [r0], -r1, lsl #12
    8724:			; <UNDEFINED> instruction: 0xf006460c
    8728:	blls	1c72bc <fchmod@plt+0x1c4870>
    872c:	bls	1d0b38 <fchmod@plt+0x1ce0ec>
    8730:	andshi	pc, r4, sp, asr #17
    8734:	strls	r9, [r2], #-1795	; 0xfffff8fd
    8738:	strls	r9, [r0, #-1537]	; 0xfffff9ff
    873c:	strbmi	r4, [r8], -r4, lsl #13
    8740:	andsgt	pc, r0, sp, asr #17
    8744:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8748:	pop	{r0, r3, ip, sp, pc}
    874c:	svclt	0x000083f0
    8750:	andeq	r0, r2, ip, lsr #12
    8754:	muleq	r0, r4, r2
    8758:	andeq	sp, r0, r4, lsl #8
    875c:	strdeq	ip, [r0], -sl
    8760:	andeq	ip, r0, sl, asr #15
    8764:			; <UNDEFINED> instruction: 0x0000c7ba
    8768:			; <UNDEFINED> instruction: 0x0000c7b2
    876c:			; <UNDEFINED> instruction: 0x4604b510
    8770:	andcs	r4, r5, #81920	; 0x14000
    8774:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    8778:			; <UNDEFINED> instruction: 0xf7f94478
    877c:	strtmi	lr, [r1], -r2, lsr #29
    8780:			; <UNDEFINED> instruction: 0x4010e8bd
    8784:	svclt	0x0000e7a6
    8788:	andeq	ip, r0, sl, lsl #15
    878c:	andeq	sp, r0, r8, ror r3
    8790:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    8794:	ldrblt	r4, [r0, #-1547]!	; 0xfffff9f5
    8798:	mcrmi	4, 1, r4, cr8, cr12, {7}
    879c:	strmi	fp, [ip], -r6, lsl #1
    87a0:	strls	r4, [r3], #-1538	; 0xfffff9fe
    87a4:			; <UNDEFINED> instruction: 0xf85c4605
    87a8:	stmdage	r4, {r1, r2, sp, lr}
    87ac:	ldmdavs	r6!, {r0, r8, sp}
    87b0:			; <UNDEFINED> instruction: 0xf04f9605
    87b4:	strcs	r0, [r0], -r0, lsl #12
    87b8:			; <UNDEFINED> instruction: 0xf7f99604
    87bc:	cdpne	15, 0, cr14, cr6, cr12, {6}
    87c0:	bmi	7ff424 <fchmod@plt+0x7fc9d8>
    87c4:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
    87c8:	ldrbtmi	r9, [fp], #-3332	; 0xfffff2fc
    87cc:	cmncc	r4, #20, 16	; 0x140000
    87d0:	addsmi	r6, r8, #160, 18	; 0x280000
    87d4:			; <UNDEFINED> instruction: 0xf7f9d001
    87d8:			; <UNDEFINED> instruction: 0x61a5ee16
    87dc:	blmi	5db04c <fchmod@plt+0x5d8600>
    87e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    87e4:	blls	162854 <fchmod@plt+0x15fe08>
    87e8:	qsuble	r4, sl, r2
    87ec:	andlt	r4, r6, r0, lsr r6
    87f0:	bmi	5b7db8 <fchmod@plt+0x5b536c>
    87f4:	orrpl	pc, r0, #1325400064	; 0x4f000000
    87f8:	ldrmi	r9, [r9], -r1, lsl #8
    87fc:	strls	r4, [r0, #-1146]	; 0xfffffb86
    8800:	ldrbtcc	r4, [r4], #-1556	; 0xfffff9ec
    8804:	strtmi	r2, [r0], -r1, lsl #4
    8808:	mrc	7, 0, APSR_nzcv, cr10, cr9, {7}
    880c:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    8810:			; <UNDEFINED> instruction: 0xf5b0681d
    8814:	svclt	0x00b45f80
    8818:			; <UNDEFINED> instruction: 0xf04f4606
    881c:	stmibvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}
    8820:	andle	r4, r1, r0, lsr #5
    8824:	stcl	7, cr15, [lr, #996]!	; 0x3e4
    8828:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    882c:			; <UNDEFINED> instruction: 0x61ab3374
    8830:			; <UNDEFINED> instruction: 0xf7f9e7d4
    8834:	svclt	0x0000ee52
    8838:	andeq	r0, r2, r0, ror r5
    883c:	andeq	r0, r0, r4, lsl #5
    8840:	andeq	r2, r2, lr, lsl #18
    8844:	andeq	r2, r2, r6, lsl r9
    8848:	andeq	r0, r2, r8, lsr #10
    884c:	andeq	r2, r2, r4, ror #17
    8850:	andeq	r2, r2, r6, asr #17
    8854:			; <UNDEFINED> instruction: 0x000228b6
    8858:			; <UNDEFINED> instruction: 0x460db570
    885c:	rscslt	r4, r4, pc, asr #18
    8860:	strmi	r4, [r4], -pc, asr #20
    8864:	stmiavs	r3, {r0, r3, r4, r5, r6, sl, lr}^
    8868:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    886c:			; <UNDEFINED> instruction: 0xf04f9273
    8870:	tstlt	r3, r0, lsl #4
    8874:	stmibvs	r0, {r0, r8, fp, sp, lr}
    8878:	mcrmi	7, 2, r4, cr10, cr8, {4}
    887c:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    8880:	rsbsvs	r3, r3, r1, lsl #6
    8884:	svclt	0x00d82b03
    8888:	cfldr64le	mvdx9, [sp], {8}
    888c:	stmdbvs	r1!, {r1, r2, r6, r8, r9, fp, lr}^
    8890:	bmi	1199a84 <fchmod@plt+0x1197038>
    8894:	ldrbtmi	r9, [sl], #-262	; 0xfffffefa
    8898:	andls	r6, r4, #1769472	; 0x1b0000
    889c:	movwls	r4, #10820	; 0x2a44
    88a0:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    88a4:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    88a8:	blmi	10ed4bc <fchmod@plt+0x10eaa70>
    88ac:	movwls	r4, #5243	; 0x147b
    88b0:	mvnlt	r9, r6, lsl #22
    88b4:	andls	r2, r7, #0, 4
    88b8:	blge	1ef0dc <fchmod@plt+0x1ec690>
    88bc:	vstmdble	r5!, {s4}
    88c0:	stmdbls	r8, {r1, r2, fp, ip, pc}
    88c4:	andmi	r6, r1, r0, asr #18
    88c8:	stmdals	r6, {r3, r8, ip, pc}
    88cc:	stmibvs	r0, {r3, r8, fp, ip, pc}
    88d0:	tstls	r8, r1, lsl #6
    88d4:	blls	1aecf4 <fchmod@plt+0x1ac2a8>
    88d8:	stmdbls	r1, {r2, r3, fp, sp, lr}
    88dc:	andle	r4, r2, fp, lsl #5
    88e0:			; <UNDEFINED> instruction: 0xf7f99806
    88e4:	strls	lr, [r6], #-3472	; 0xfffff270
    88e8:	blcs	2f508 <fchmod@plt+0x2cabc>
    88ec:	bmi	cfd07c <fchmod@plt+0xcfa630>
    88f0:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    88f4:	subsvs	r3, r3, r1, lsl #22
    88f8:	blmi	a5b1c4 <fchmod@plt+0xa58778>
    88fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8900:	blls	1ce2970 <fchmod@plt+0x1cdff24>
    8904:	qdaddle	r4, sl, r7
    8908:	ldcllt	0, cr11, [r0, #-464]!	; 0xfffffe30
    890c:	ldmdavs	r8, {r1, r2, r9, fp, ip, pc}
    8910:	sbceq	lr, r0, #2048	; 0x800
    8914:			; <UNDEFINED> instruction: 0xb19a6892
    8918:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}
    891c:	bl	aed44 <fchmod@plt+0xac2f8>
    8920:	ldmdavs	fp, {r0, r1, r6, r7, r8, r9}^
    8924:	andle	r4, fp, r9, lsl r2
    8928:			; <UNDEFINED> instruction: 0xf7f9a810
    892c:	bicslt	lr, r8, lr, asr sp
    8930:	tstcs	r6, r9, lsl #16
    8934:			; <UNDEFINED> instruction: 0xff90f7ff
    8938:	ldrmi	r9, [sl], -r3, lsl #22
    893c:	andsvs	r9, r3, r2, lsl #22
    8940:	movwcc	r9, #6919	; 0x1b07
    8944:	ldr	r9, [r7, r7, lsl #6]!
    8948:	andcs	r4, r5, #491520	; 0x78000
    894c:	ldmvs	r3!, {r1, r2, r3, r4, fp, lr}
    8950:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8954:	adcsvs	r3, r3, r1, lsl #6
    8958:	ldc	7, cr15, [r2, #996]!	; 0x3e4
    895c:			; <UNDEFINED> instruction: 0xf7ff2100
    8960:	andcs	pc, r0, #5, 30
    8964:	ldr	r9, [r1, r8, lsl #4]
    8968:	blge	26f184 <fchmod@plt+0x26c738>
    896c:	stmib	sp, {r0, r2, r3, ip, pc}^
    8970:	andsvs	r0, r3, lr
    8974:	sfmls	f2, 4, [r6], {1}
    8978:	andls	r9, r9, r7, lsl #18
    897c:	stmdals	r4, {r1, r2, r8, sl, fp, ip, pc}
    8980:	strbeq	lr, [r1], #2820	; 0xb04
    8984:	stmiavs	r4!, {r1, r2, r8, fp, ip, pc}
    8988:			; <UNDEFINED> instruction: 0x3120900c
    898c:	bge	42d1bc <fchmod@plt+0x42a770>
    8990:	andls	r6, fp, #232, 18	; 0x3a0000
    8994:	strb	r4, [pc, r0, lsr #15]
    8998:	ldc	7, cr15, [lr, #996]	; 0x3e4
    899c:	andeq	r0, r2, r4, lsr #9
    89a0:	andeq	r0, r0, r4, lsl #5
    89a4:	andeq	r2, r2, r8, asr r8
    89a8:	andeq	r2, r2, r4, asr #16
    89ac:			; <UNDEFINED> instruction: 0xfffffed3
    89b0:	andeq	r2, r2, r2, lsr r8
    89b4:	andeq	r2, r2, lr, lsr #16
    89b8:	andeq	r2, r2, r4, lsr r8
    89bc:	andeq	r2, r2, r4, ror #15
    89c0:	andeq	r0, r2, ip, lsl #8
    89c4:	andeq	ip, r0, r8, asr #11
    89c8:	muleq	r0, lr, r1
    89cc:			; <UNDEFINED> instruction: 0x4605b538
    89d0:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    89d4:	ldmdavs	sl, {r0, r3, r4, fp, sp, lr}
    89d8:	stmdavs	r1!, {r2, r3, r6, r8, fp, sp, lr}
    89dc:	cmpvs	r1, r3, lsr #17
    89e0:	stmdavs	r2!, {r0, r1, r4, r8, ip, sp, pc}^
    89e4:	tstle	r2, r0, lsl r2
    89e8:	tstlt	r3, r3, lsr #18
    89ec:	andsmi	r6, r5, #14811136	; 0xe20000
    89f0:	blmi	2fce18 <fchmod@plt+0x2fa3cc>
    89f4:	addsmi	r4, ip, #2063597568	; 0x7b000000
    89f8:	strtmi	sp, [r0], -lr
    89fc:	ldrhtmi	lr, [r8], -sp
    8a00:	ldcllt	7, cr15, [lr], #996	; 0x3e4
    8a04:			; <UNDEFINED> instruction: 0xf10469e0
    8a08:	ldrmi	r0, [r8, r0, lsr #2]
    8a0c:	stmibvs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8a10:	msreq	CPSR_, r4, lsl #2
    8a14:			; <UNDEFINED> instruction: 0xe7e74798
    8a18:	svclt	0x0000bd38
    8a1c:	andeq	r2, r2, r2, lsl #14
    8a20:	andeq	r2, r2, ip, ror #13
    8a24:	strmi	r4, [r1], -sp, lsl #22
    8a28:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    8a2c:	stmdavs	r2!, {r2, r3, r4, fp, sp, lr}
    8a30:	bfieq	r6, sl, #0, #4
    8a34:	svclt	0x00444620
    8a38:	stmib	r4, {r8, r9, sp}^
    8a3c:			; <UNDEFINED> instruction: 0xf7ff3303
    8a40:	blmi	208674 <fchmod@plt+0x205c28>
    8a44:	ldrbtmi	r6, [fp], #-2464	; 0xfffff660
    8a48:	addsmi	r3, r8, #116, 6	; 0xd0000001
    8a4c:			; <UNDEFINED> instruction: 0xf7f9d001
    8a50:			; <UNDEFINED> instruction: 0x4620ecda
    8a54:			; <UNDEFINED> instruction: 0x4010e8bd
    8a58:	ldcllt	7, cr15, [r2], {249}	; 0xf9
    8a5c:	andeq	r2, r2, sl, lsr #13
    8a60:	muleq	r2, sl, r6
    8a64:	strlt	r2, [r8, #-2]
    8a68:			; <UNDEFINED> instruction: 0xffdcf7ff
    8a6c:			; <UNDEFINED> instruction: 0xf7f92002
    8a70:	svclt	0x0000ee1c
    8a74:	strmi	fp, [r5], -r8, lsl #8
    8a78:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    8a7c:	blge	474cbc <fchmod@plt+0x472270>
    8a80:	bmi	a5a4d4 <fchmod@plt+0xa57a88>
    8a84:			; <UNDEFINED> instruction: 0xf853460e
    8a88:			; <UNDEFINED> instruction: 0xf8df4b04
    8a8c:	strtmi	sl, [r0], -r0, lsr #1
    8a90:	ldrmi	r4, [r9], -r7, lsr #24
    8a94:	ldrbtmi	r4, [ip], #-1274	; 0xfffffb06
    8a98:	stcmi	8, cr5, [r6], #-648	; 0xfffffd78
    8a9c:	andls	r6, sp, #1179648	; 0x120000
    8aa0:	andeq	pc, r0, #79	; 0x4f
    8aa4:			; <UNDEFINED> instruction: 0xf7ff930c
    8aa8:	bmi	90847c <fchmod@plt+0x905a30>
    8aac:	stmdami	r3!, {r2, r3, r4, r5, r6, sl, lr}
    8ab0:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    8ab4:	ldmdavs	pc, {r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    8ab8:			; <UNDEFINED> instruction: 0xf91af006
    8abc:			; <UNDEFINED> instruction: 0xf003900b
    8ac0:	strmi	pc, [r4], -r3, asr #31
    8ac4:			; <UNDEFINED> instruction: 0xf0064650
    8ac8:	pkhbtmi	pc, r0, r3, lsl #18	; <UNPREDICTABLE>
    8acc:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    8ad0:			; <UNDEFINED> instruction: 0xf90ef006
    8ad4:	andcs	r4, r5, #442368	; 0x6c000
    8ad8:	sxtab16mi	r4, r1, r9, ror #8
    8adc:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    8ae0:	stcl	7, cr15, [lr], #996	; 0x3e4
    8ae4:	ldrbmi	r4, [r0], -r2, lsl #12
    8ae8:			; <UNDEFINED> instruction: 0xf0064692
    8aec:			; <UNDEFINED> instruction: 0xf8dff901
    8af0:	qaddcs	ip, ip, r1
    8af4:	ldrbtmi	r4, [ip], #2582	; 0xa16
    8af8:	ldrbtmi	r9, [sl], #-2827	; 0xfffff4f5
    8afc:	ldrtmi	r4, [r8], -r6, lsl #13
    8b00:	ldrdvc	pc, [r0], -ip
    8b04:			; <UNDEFINED> instruction: 0xf8cd69bf
    8b08:			; <UNDEFINED> instruction: 0xf8cde01c
    8b0c:			; <UNDEFINED> instruction: 0xf8cdb00c
    8b10:	smladls	r8, r8, r0, sl
    8b14:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    8b18:	strpl	lr, [r1], -sp, asr #19
    8b1c:			; <UNDEFINED> instruction: 0xf7f99400
    8b20:			; <UNDEFINED> instruction: 0xf7f9ee62
    8b24:	svclt	0x0000ef5e
    8b28:	andeq	r0, r0, r4, lsl #5
    8b2c:	andeq	ip, r0, r0, lsr r4
    8b30:	andeq	r0, r2, r2, ror r2
    8b34:	andeq	r0, r2, ip, asr r2
    8b38:	muleq	r0, r4, r2
    8b3c:	andeq	ip, r0, r8, lsl #8
    8b40:	strdeq	ip, [r0], -lr
    8b44:	andeq	ip, r0, r0, ror r4
    8b48:	andeq	sp, r0, r2, lsl r0
    8b4c:	ldrdeq	r2, [r2], -lr
    8b50:	andeq	ip, r0, lr, asr r4
    8b54:	strlt	r4, [r0, #-3104]	; 0xfffff3e0
    8b58:	addlt	r4, r3, ip, ror r4
    8b5c:	bllt	6e2df0 <fchmod@plt+0x6e03a4>
    8b60:	blcs	22bf4 <fchmod@plt+0x201a8>
    8b64:	stmdavs	r3!, {r1, r4, r5, ip, lr, pc}
    8b68:	stmdblt	r3!, {r0, r1, r3, r4, r6, fp, sp, lr}^
    8b6c:	ldmvs	fp, {r0, r1, r5, fp, sp, lr}
    8b70:	blmi	69a9d8 <fchmod@plt+0x697f8c>
    8b74:	vpmin.s8	d20, d0, d10
    8b78:	ldmdami	sl, {r0, r1, r2, r4, r5, r7, r8, ip}
    8b7c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8b80:			; <UNDEFINED> instruction: 0xf7ff4478
    8b84:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8b88:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
    8b8c:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
    8b90:			; <UNDEFINED> instruction: 0x11bbf240
    8b94:	bmi	55b7ec <fchmod@plt+0x558da0>
    8b98:	ldrbtmi	r6, [fp], #-2116	; 0xfffff7bc
    8b9c:	ldrbtmi	r4, [sl], #-2068	; 0xfffff7ec
    8ba0:	strls	r4, [r0], #-1144	; 0xfffffb88
    8ba4:			; <UNDEFINED> instruction: 0xff66f7ff
    8ba8:	andcs	r4, r5, #294912	; 0x48000
    8bac:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    8bb0:			; <UNDEFINED> instruction: 0xf7f94478
    8bb4:	stmdavs	r3!, {r1, r2, r7, sl, fp, sp, lr, pc}
    8bb8:			; <UNDEFINED> instruction: 0xf7ff6999
    8bbc:	andcs	pc, r2, fp, lsl #27
    8bc0:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8bc4:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}
    8bc8:	mrc	7, 1, APSR_nzcv, cr8, cr9, {7}
    8bcc:	andcs	r4, r5, #180224	; 0x2c000
    8bd0:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    8bd4:			; <UNDEFINED> instruction: 0xe7ec4478
    8bd8:	andeq	r2, r2, ip, ror r5
    8bdc:	andeq	ip, r0, r0, asr #8
    8be0:	andeq	ip, r0, sl, lsr #10
    8be4:	andeq	ip, r0, r4, ror #8
    8be8:	andeq	ip, r0, r6, ror #8
    8bec:	andeq	ip, r0, sl, lsl #10
    8bf0:	andeq	ip, r0, r4, asr #8
    8bf4:	andeq	ip, r0, sl, asr #7
    8bf8:	andeq	ip, r0, r0, asr #30
    8bfc:	andeq	ip, r0, sl, asr #7
    8c00:	andeq	ip, r0, ip, lsl pc
    8c04:	bmi	275c48 <fchmod@plt+0x2731fc>
    8c08:	addlt	fp, r3, r0, lsl #10
    8c0c:	blmi	233024 <fchmod@plt+0x2305d8>
    8c10:			; <UNDEFINED> instruction: 0xf851447a
    8c14:	ldmpl	r3, {r2, r8, r9, fp}^
    8c18:	movwls	r6, #6171	; 0x181b
    8c1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c20:			; <UNDEFINED> instruction: 0xf7ff9100
    8c24:			; <UNDEFINED> instruction: 0xf7fffdb5
    8c28:	svclt	0x0000ff95
    8c2c:	strdeq	r0, [r2], -r8
    8c30:	andeq	r0, r0, r4, lsl #5
    8c34:			; <UNDEFINED> instruction: 0xf7ffb508
    8c38:			; <UNDEFINED> instruction: 0xf7fffdab
    8c3c:	svclt	0x0000ff8b
    8c40:	bmi	735c84 <fchmod@plt+0x733238>
    8c44:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    8c48:	addlt	fp, r9, r0, lsl #10
    8c4c:	stcge	8, cr5, [sl], {211}	; 0xd3
    8c50:	movwls	r6, #30747	; 0x781b
    8c54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c58:	stcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8c5c:	blpl	146db4 <fchmod@plt+0x144368>
    8c60:	strls	r4, [r5], #-1569	; 0xfffff9df
    8c64:	strtmi	r6, [r8], -r6, lsl #16
    8c68:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
    8c6c:	stcle	8, cr2, [r1], {-0}
    8c70:			; <UNDEFINED> instruction: 0xff70f7ff
    8c74:	movwcs	r4, #3089	; 0xc11
    8c78:	ldrtmi	r9, [r0], -r6, lsl #6
    8c7c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    8c80:	movwls	r6, #14747	; 0x399b
    8c84:	stcl	7, cr15, [r6], #996	; 0x3e4
    8c88:	tstcs	r1, sp, lsl #20
    8c8c:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    8c90:	stmdage	r6, {ip, pc}
    8c94:	ldc	7, cr15, [sl], #996	; 0x3e4
    8c98:	stclle	8, cr2, [r9]
    8c9c:	blmi	262d34 <fchmod@plt+0x2602e8>
    8ca0:	stmibvs	r0!, {r1, r2, r8, sl, fp, ip, pc}
    8ca4:	cmncc	r4, #2063597568	; 0x7b000000
    8ca8:	mulle	r1, r8, r2
    8cac:	bl	feac6c98 <fchmod@plt+0xfeac424c>
    8cb0:	ldrb	r6, [sp, r5, lsr #3]
    8cb4:	andeq	r0, r2, r2, asr #1
    8cb8:	andeq	r0, r0, r4, lsl #5
    8cbc:	andeq	r2, r2, r8, asr r4
    8cc0:	muleq	r0, r2, r3
    8cc4:	andeq	r2, r2, ip, lsr r4
    8cc8:	andscs	fp, ip, r8, lsl #10
    8ccc:	ldc	7, cr15, [r6], #996	; 0x3e4
    8cd0:	bmi	2751d8 <fchmod@plt+0x27278c>
    8cd4:	stmib	r0, {r8, sp}^
    8cd8:	ldrbtmi	r1, [sl], #-261	; 0xfffffefb
    8cdc:	andsvs	r6, r0, r1, lsl r8
    8ce0:	stclt	0, cr6, [r8, #-4]
    8ce4:	andcs	r4, r5, #81920	; 0x14000
    8ce8:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    8cec:			; <UNDEFINED> instruction: 0xf7f94478
    8cf0:			; <UNDEFINED> instruction: 0xf7ffebe8
    8cf4:	svclt	0x0000ffa5
    8cf8:	strdeq	r2, [r2], -sl
    8cfc:	andeq	ip, r0, lr, lsr r3
    8d00:	andeq	ip, r0, r4, lsl #28
    8d04:			; <UNDEFINED> instruction: 0x4615b570
    8d08:	strmi	r4, [lr], -r4, lsl #12
    8d0c:			; <UNDEFINED> instruction: 0xffdcf7ff
    8d10:	andcs	r4, r0, #4, 22	; 0x1000
    8d14:	addsvs	r4, sl, fp, ror r4
    8d18:	smlabtvs	r5, r6, r0, r6
    8d1c:	strcs	lr, [r1], #-2496	; 0xfffff640
    8d20:	svclt	0x0000bd70
    8d24:	andeq	r2, r2, r0, asr #7
    8d28:			; <UNDEFINED> instruction: 0xf7ffb510
    8d2c:	andcs	pc, r0, #820	; 0x334
    8d30:			; <UNDEFINED> instruction: 0x4c064b05
    8d34:	ldrbtmi	r4, [fp], #-2310	; 0xfffff6fa
    8d38:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    8d3c:	stmib	r0, {r1, r3, r4, r7, sp, lr}^
    8d40:	tstvs	r2, r2, lsl #8
    8d44:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
    8d48:	muleq	r2, lr, r3
    8d4c:			; <UNDEFINED> instruction: 0xfffff901
    8d50:			; <UNDEFINED> instruction: 0xfffffd27
    8d54:	strdlt	fp, [r3], r0
    8d58:	ldrmi	r4, [r6], -pc, lsl #12
    8d5c:			; <UNDEFINED> instruction: 0xf7ff4605
    8d60:	stcmi	15, cr15, [r6], {179}	; 0xb3
    8d64:	andcs	r2, r0, #1073741824	; 0x40000000
    8d68:	adcvs	r4, r2, ip, ror r4
    8d6c:	sbcvs	r9, r7, r1
    8d70:	stmib	r0, {r1, r2, r8, sp, lr}^
    8d74:	andlt	r1, r3, r1, lsl #10
    8d78:	svclt	0x0000bdf0
    8d7c:	andeq	r2, r2, ip, ror #6
    8d80:			; <UNDEFINED> instruction: 0x4605b538
    8d84:	strmi	r2, [ip], -r8, lsr #32
    8d88:	mrrc	7, 15, pc, r8, cr9	; <UNPREDICTABLE>
    8d8c:	bmi	3f5394 <fchmod@plt+0x3f2948>
    8d90:	stmib	r0, {r8, r9, sp}^
    8d94:	ldrbtmi	r5, [sl], #-1029	; 0xfffffbfb
    8d98:	ldmdavs	r1, {r0, r1, r7, sp, lr}
    8d9c:	stmdbvs	r9, {r1, r4, fp, sp, lr}^
    8da0:	tstvs	r3, r3, asr #32
    8da4:	sbcvs	r6, r3, r1
    8da8:	movwcc	lr, #31168	; 0x79c0
    8dac:	ldflts	f6, [r8, #-320]!	; 0xfffffec0
    8db0:	andcs	r4, r5, #7168	; 0x1c00
    8db4:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    8db8:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    8dbc:	ldrbtmi	r6, [r8], #-2204	; 0xfffff764
    8dc0:	addsvs	r3, ip, r1, lsl #8
    8dc4:	bl	1f46db0 <fchmod@plt+0x1f44364>
    8dc8:			; <UNDEFINED> instruction: 0xff3af7ff
    8dcc:	andeq	r2, r2, lr, lsr r3
    8dd0:	andeq	r2, r2, lr, lsl r3
    8dd4:	muleq	r0, r2, r2
    8dd8:	andeq	ip, r0, r2, lsr sp
    8ddc:	svcmi	0x00f0e92d
    8de0:	ldcmi	0, cr11, [sp, #-524]!	; 0xfffffdf4
    8de4:	ldcmi	6, cr4, [sp], #-524	; 0xfffffdf4
    8de8:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    8dec:	ldrmi	r9, [r0], ip, lsl #28
    8df0:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r9, sl, lr}
    8df4:	streq	pc, [sl, #-262]	; 0xfffffefa
    8df8:	beq	44f3c <fchmod@plt+0x424f0>
    8dfc:	strls	r6, [r1], #-2084	; 0xfffff7dc
    8e00:	streq	pc, [r0], #-79	; 0xffffffb1
    8e04:	adceq	r4, sp, r6, lsr ip
    8e08:			; <UNDEFINED> instruction: 0x4628447c
    8e0c:	ldrdgt	pc, [r8], -r4
    8e10:	movweq	pc, #4364	; 0x110c	; <UNPREDICTABLE>
    8e14:	stcls	0, cr6, [sp], {163}	; 0xa3
    8e18:	ldc	7, cr15, [r0], {249}	; 0xf9
    8e1c:	eorsle	r2, sl, r0, lsl #16
    8e20:	mvnscc	pc, pc, asr #32
    8e24:			; <UNDEFINED> instruction: 0xf1002300
    8e28:	ldmdane	r2!, {r5, sl, fp}^
    8e2c:	andlt	pc, r8, r0, asr #17
    8e30:	andls	pc, r4, r0, asr #17
    8e34:	andshi	pc, r0, r0, asr #17
    8e38:	bicvs	r6, r6, r7, asr #1
    8e3c:	stmib	r0, {sl, ip, pc}^
    8e40:	cmnlt	r6, r5, lsl #6
    8e44:	tsteq	ip, r0, lsl #2	; <UNPREDICTABLE>
    8e48:	strls	r3, [r0], #-1028	; 0xfffffbfc
    8e4c:			; <UNDEFINED> instruction: 0xf8543a01
    8e50:			; <UNDEFINED> instruction: 0xf8413c04
    8e54:	mrrcne	15, 0, r3, r3, cr4	; <UNPREDICTABLE>
    8e58:	stfccd	f5, [r8, #-984]!	; 0xfffffc28
    8e5c:	blmi	85a114 <fchmod@plt+0x8576c8>
    8e60:			; <UNDEFINED> instruction: 0xf8cc2200
    8e64:	ldrbtmi	r2, [fp], #-0
    8e68:	ldmdavs	ip, {r0, r1, r2, r3, r4, r9, fp, lr}
    8e6c:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    8e70:	stmdbvs	r4!, {r4, r7, r9, lr}^
    8e74:	cmpvs	r8, r4
    8e78:	ldmvs	sl, {r3, r4, ip, lr, pc}
    8e7c:	addsvs	r3, sl, r1, lsl #20
    8e80:	blmi	59b6f0 <fchmod@plt+0x598ca4>
    8e84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8e88:	blls	62ef8 <fchmod@plt+0x604ac>
    8e8c:	qaddle	r4, sl, fp
    8e90:	pop	{r0, r1, ip, sp, pc}
    8e94:	mrccs	15, 0, r8, cr4, cr0, {7}
    8e98:			; <UNDEFINED> instruction: 0xf7f9d815
    8e9c:			; <UNDEFINED> instruction: 0xf8d0ec44
    8ea0:	ldmdami	r3, {sp, pc}
    8ea4:			; <UNDEFINED> instruction: 0xe7bb4478
    8ea8:	bl	5c6e94 <fchmod@plt+0x5c4448>
    8eac:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    8eb0:	andcs	r4, r5, #16, 18	; 0x40000
    8eb4:			; <UNDEFINED> instruction: 0xf8c04479
    8eb8:	stmdami	pc, {sp, pc}	; <UNPREDICTABLE>
    8ebc:			; <UNDEFINED> instruction: 0xf7f94478
    8ec0:			; <UNDEFINED> instruction: 0xf7ffeb00
    8ec4:	stmdbmi	sp, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    8ec8:	stmdami	sp, {r0, r2, r9, sp}
    8ecc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8ed0:	b	ffdc6ebc <fchmod@plt+0xffdc4470>
    8ed4:	mrc2	7, 5, pc, cr4, cr15, {7}
    8ed8:	andeq	pc, r1, lr, lsl pc	; <UNPREDICTABLE>
    8edc:	andeq	r0, r0, r4, lsl #5
    8ee0:	andeq	r2, r2, ip, asr #5
    8ee4:	andeq	r2, r2, lr, ror #4
    8ee8:	andeq	r2, r2, r4, ror r2
    8eec:	andeq	pc, r1, r4, lsl #29
    8ef0:	andeq	r2, r2, ip, lsr r2
    8ef4:	muleq	r0, r8, r1
    8ef8:	andeq	ip, r0, r4, lsr ip
    8efc:	andeq	ip, r0, r4, lsr #3
    8f00:	andeq	ip, r0, r2, lsr #24
    8f04:	movwcs	fp, #1036	; 0x40c
    8f08:	addlt	fp, r5, r0, lsr r5
    8f0c:	ldrd	pc, [r8], #-143	; 0xffffff71
    8f10:			; <UNDEFINED> instruction: 0xf8dfac08
    8f14:	ldrmi	ip, [sl], -r8, asr #32
    8f18:			; <UNDEFINED> instruction: 0xf85444fe
    8f1c:			; <UNDEFINED> instruction: 0xf85e5b04
    8f20:			; <UNDEFINED> instruction: 0xf8dcc00c
    8f24:			; <UNDEFINED> instruction: 0xf8cdc000
    8f28:			; <UNDEFINED> instruction: 0xf04fc00c
    8f2c:	stmib	sp, {sl, fp}^
    8f30:	strls	r5, [r2], #-1024	; 0xfffffc00
    8f34:			; <UNDEFINED> instruction: 0xff52f7ff
    8f38:	blmi	21b764 <fchmod@plt+0x218d18>
    8f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f40:	blls	e2fb0 <fchmod@plt+0xe0564>
    8f44:	qaddle	r4, sl, r4
    8f48:	pop	{r0, r2, ip, sp, pc}
    8f4c:	andlt	r4, r2, r0, lsr r0
    8f50:			; <UNDEFINED> instruction: 0xf7f94770
    8f54:	svclt	0x0000eac2
    8f58:	strdeq	pc, [r1], -r0
    8f5c:	andeq	r0, r0, r4, lsl #5
    8f60:	andeq	pc, r1, ip, asr #27
    8f64:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    8f68:	ldrbtmi	fp, [ip], #1328	; 0x530
    8f6c:	addlt	r4, r5, lr, lsl #26
    8f70:			; <UNDEFINED> instruction: 0xf85cac08
    8f74:	stmdavs	sp!, {r0, r2, ip, lr}
    8f78:			; <UNDEFINED> instruction: 0xf04f9503
    8f7c:			; <UNDEFINED> instruction: 0xf8540500
    8f80:	stmib	sp, {r2, r8, r9, fp, ip, lr}^
    8f84:	strls	r5, [r2], #-1024	; 0xfffffc00
    8f88:			; <UNDEFINED> instruction: 0xff28f7ff
    8f8c:	blmi	19b7b0 <fchmod@plt+0x198d64>
    8f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8f94:	blls	e3004 <fchmod@plt+0xe05b8>
    8f98:	qaddle	r4, sl, r1
    8f9c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    8fa0:	b	fe6c6f8c <fchmod@plt+0xfe6c4540>
    8fa4:	muleq	r1, lr, sp
    8fa8:	andeq	r0, r0, r4, lsl #5
    8fac:	andeq	pc, r1, r8, ror sp	; <UNPREDICTABLE>
    8fb0:	stmdavs	r0, {r3, r4, r8, ip, sp, pc}
    8fb4:	svclt	0x00183800
    8fb8:	ldrbmi	r2, [r0, -r1]!
    8fbc:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    8fc0:	ldcmi	0, cr11, [r5], {135}	; 0x87
    8fc4:	blmi	5737f0 <fchmod@plt+0x570da4>
    8fc8:			; <UNDEFINED> instruction: 0xf852447c
    8fcc:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    8fd0:	movwls	r6, #22555	; 0x581b
    8fd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fd8:	stmib	sp, {r8, r9, sp}^
    8fdc:	stmib	sp, {r0, r8, r9, sp}^
    8fe0:	cmplt	r0, r3, lsl #6
    8fe4:	subvs	r4, r3, r4, lsl #12
    8fe8:	stmdage	r2, {r0, r8, r9, sp}
    8fec:			; <UNDEFINED> instruction: 0xf0046023
    8ff0:	blls	14813c <fchmod@plt+0x1456f0>
    8ff4:	bmi	2a1288 <fchmod@plt+0x29e83c>
    8ff8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    8ffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9000:	subsmi	r9, sl, r5, lsl #22
    9004:			; <UNDEFINED> instruction: 0xf04fd106
    9008:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    900c:			; <UNDEFINED> instruction: 0x4010e8bd
    9010:	ldrbmi	fp, [r0, -r3]!
    9014:	b	1847000 <fchmod@plt+0x18445b4>
    9018:	andeq	pc, r1, r0, asr #26
    901c:	andeq	r0, r0, r4, lsl #5
    9020:	andeq	pc, r1, lr, lsl #26
    9024:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    9028:	ldcmi	0, cr11, [r5], {135}	; 0x87
    902c:	blmi	573858 <fchmod@plt+0x570e0c>
    9030:			; <UNDEFINED> instruction: 0xf852447c
    9034:	stmiapl	r3!, {r2, r8, r9, fp, ip}^
    9038:	movwls	r6, #22555	; 0x581b
    903c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9040:	stmib	sp, {r8, r9, sp}^
    9044:	stmib	sp, {r0, r8, r9, sp}^
    9048:	cmplt	r0, r3, lsl #6
    904c:	subvs	r4, r3, r4, lsl #12
    9050:	stmdage	r2, {r1, r8, r9, sp}
    9054:			; <UNDEFINED> instruction: 0xf0046023
    9058:	blls	1480d4 <fchmod@plt+0x145688>
    905c:	bmi	2a12f0 <fchmod@plt+0x29e8a4>
    9060:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9064:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9068:	subsmi	r9, sl, r5, lsl #22
    906c:			; <UNDEFINED> instruction: 0xf04fd106
    9070:	strdlt	r3, [r7], -pc	; <UNPREDICTABLE>
    9074:			; <UNDEFINED> instruction: 0x4010e8bd
    9078:	ldrbmi	fp, [r0, -r3]!
    907c:	b	b47068 <fchmod@plt+0xb4461c>
    9080:	ldrdeq	pc, [r1], -r8
    9084:	andeq	r0, r0, r4, lsl #5
    9088:	andeq	pc, r1, r6, lsr #25
    908c:	bmi	8360cc <fchmod@plt+0x833680>
    9090:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
    9094:	strdlt	fp, [r8], r0
    9098:			; <UNDEFINED> instruction: 0x460458d3
    909c:	ldmdavs	fp, {r0, r2, r3, r9, sl, fp, sp, pc}
    90a0:			; <UNDEFINED> instruction: 0xf04f9307
    90a4:			; <UNDEFINED> instruction: 0xf7f90300
    90a8:			; <UNDEFINED> instruction: 0xf856eb3e
    90ac:	tstls	r1, r4, lsl #22
    90b0:	ldrtmi	r6, [r8], -r7, lsl #16
    90b4:	b	ff3c70a0 <fchmod@plt+0xff3c4654>
    90b8:	strmi	r9, [r2], -r1, lsl #18
    90bc:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    90c0:	cdp2	0, 11, cr15, cr10, cr3, {0}
    90c4:	strls	r2, [r3], -r0, lsl #6
    90c8:	movwcc	lr, #18893	; 0x49cd
    90cc:	strmi	r9, [r5], -r6, lsl #6
    90d0:	movwcs	fp, #8524	; 0x214c
    90d4:	eorvs	r4, r3, r1, lsl #12
    90d8:	ldrtmi	sl, [r2], -r4, lsl #16
    90dc:			; <UNDEFINED> instruction: 0xf0046067
    90e0:	blls	1c804c <fchmod@plt+0x1c5600>
    90e4:	strtmi	r6, [r8], -r3, lsr #1
    90e8:	stmib	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    90ec:	blmi	25b920 <fchmod@plt+0x258ed4>
    90f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    90f4:	blls	1e3164 <fchmod@plt+0x1e0718>
    90f8:	qaddle	r4, sl, r6
    90fc:	rscscc	pc, pc, pc, asr #32
    9100:	pop	{r3, ip, sp, pc}
    9104:	strdlt	r4, [r3], -r0
    9108:			; <UNDEFINED> instruction: 0xf7f94770
    910c:	svclt	0x0000e9e6
    9110:	andeq	pc, r1, r6, ror ip	; <UNPREDICTABLE>
    9114:	andeq	r0, r0, r4, lsl #5
    9118:	strdeq	fp, [r0], -lr
    911c:	andeq	pc, r1, r8, lsl ip	; <UNPREDICTABLE>
    9120:			; <UNDEFINED> instruction: 0xf8dfb40e
    9124:	ldrlt	ip, [r0, #-100]	; 0xffffff9c
    9128:	bge	1f5344 <fchmod@plt+0x1f28f8>
    912c:	ldrbtmi	r4, [ip], #2839	; 0xb17
    9130:			; <UNDEFINED> instruction: 0xf8524604
    9134:	stmdage	r2, {r2, r8, r9, fp, ip}
    9138:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    913c:	movwls	r6, #14363	; 0x381b
    9140:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9144:			; <UNDEFINED> instruction: 0xf0009201
    9148:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    914c:	blcs	633dc <fchmod@plt+0x60990>
    9150:	tstle	r3, r2, lsl #18
    9154:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    9158:	ldc2l	0, cr15, [sl, #-12]
    915c:			; <UNDEFINED> instruction: 0xf7f99802
    9160:	bmi	3436b0 <fchmod@plt+0x340c64>
    9164:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    9168:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    916c:	subsmi	r9, sl, r3, lsl #22
    9170:	andlt	sp, r5, r8, lsl #2
    9174:			; <UNDEFINED> instruction: 0x4010e8bd
    9178:	ldrbmi	fp, [r0, -r3]!
    917c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    9180:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    9184:	stmib	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9188:	ldrdeq	pc, [r1], -sl
    918c:	andeq	r0, r0, r4, lsl #5
    9190:	andeq	fp, r0, sl, asr #29
    9194:	andeq	pc, r1, r2, lsr #23
    9198:	andeq	fp, r0, r2, lsr #29
    919c:	movwcs	r6, #2186	; 0x88a
    91a0:	stmdavs	ip, {r4, sl, ip, sp, pc}
    91a4:	andvs	r6, fp, r4
    91a8:	blmi	147324 <fchmod@plt+0x1448d8>
    91ac:	addvs	r6, fp, r2, lsl #1
    91b0:	svclt	0x00004770
    91b4:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    91b8:	stmib	r0, {r2, r9, sl, lr}^
    91bc:	stmvs	r0, {r8, sl, ip, lr}
    91c0:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    91c4:	ldclt	0, cr6, [r8, #-660]!	; 0xfffffd6c
    91c8:	mvnsmi	lr, #737280	; 0xb4000
    91cc:	tstlt	r2, #22020096	; 0x1500000
    91d0:	strmi	r4, [r9], r0, lsl #13
    91d4:	strmi	r2, [pc], -r0, lsl #12
    91d8:	ldrtmi	r4, [r9], -sl, lsr #12
    91dc:			; <UNDEFINED> instruction: 0xf7f94640
    91e0:	mcrrne	8, 15, lr, r3, cr2
    91e4:	andle	r4, r9, r4, lsl #12
    91e8:	bne	b75670 <fchmod@plt+0xb72c24>
    91ec:	bl	25a20c <fchmod@plt+0x2577c0>
    91f0:	mvnsle	r0, r6, lsl #14
    91f4:			; <UNDEFINED> instruction: 0x46204634
    91f8:	mvnshi	lr, #12386304	; 0xbd0000
    91fc:	b	fe4c71e8 <fchmod@plt+0xfe4c479c>
    9200:	blcs	2e3214 <fchmod@plt+0x2e07c8>
    9204:	blcs	138e6c <fchmod@plt+0x136420>
    9208:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    920c:	rsbsmi	sp, r4, #243	; 0xf3
    9210:	pop	{r5, r9, sl, lr}
    9214:			; <UNDEFINED> instruction: 0x461483f8
    9218:	svclt	0x0000e7ed
    921c:	mvnsmi	lr, #737280	; 0xb4000
    9220:	tstlt	r2, #22020096	; 0x1500000
    9224:	strmi	r4, [r9], r0, lsl #13
    9228:	strmi	r2, [pc], -r0, lsl #12
    922c:	ldrtmi	r4, [r9], -sl, lsr #12
    9230:			; <UNDEFINED> instruction: 0xf7f94640
    9234:	mcrrne	10, 12, lr, r3, cr6
    9238:	andle	r4, r9, r4, lsl #12
    923c:	bne	b756c4 <fchmod@plt+0xb72c78>
    9240:	bl	25a260 <fchmod@plt+0x257814>
    9244:	mvnsle	r0, r6, lsl #14
    9248:			; <UNDEFINED> instruction: 0x46204634
    924c:	mvnshi	lr, #12386304	; 0xbd0000
    9250:	b	1a4723c <fchmod@plt+0x1a447f0>
    9254:	blcs	2e3268 <fchmod@plt+0x2e081c>
    9258:	blcs	138ec0 <fchmod@plt+0x136474>
    925c:	cdpcs	0, 0, cr13, cr0, cr6, {7}
    9260:	rsbsmi	sp, r4, #243	; 0xf3
    9264:	pop	{r5, r9, sl, lr}
    9268:			; <UNDEFINED> instruction: 0x461483f8
    926c:	svclt	0x0000e7ed
    9270:			; <UNDEFINED> instruction: 0xf7f9b508
    9274:	eorcs	lr, r6, #88, 20	; 0x58000
    9278:			; <UNDEFINED> instruction: 0xf04f4603
    927c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    9280:	svclt	0x0000bd08
    9284:			; <UNDEFINED> instruction: 0x4604b510
    9288:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    928c:	stmib	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9290:	stmdbmi	r9, {r3, r6, r8, ip, sp, pc}
    9294:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9298:	bl	15c7284 <fchmod@plt+0x15c4838>
    929c:	pop	{r5, r9, sl, lr}
    92a0:			; <UNDEFINED> instruction: 0xf7f94010
    92a4:	stmdbmi	r5, {r0, r4, r6, r8, fp, ip, sp, pc}
    92a8:	ldrbtmi	r2, [r9], #-6
    92ac:	b	ff647298 <fchmod@plt+0xff64484c>
    92b0:	svclt	0x0000e7ef
    92b4:	andeq	fp, r0, sl, lsr lr
    92b8:	andeq	fp, r0, sl, asr #28
    92bc:	andeq	sl, r0, r6, asr #6
    92c0:	andcs	fp, r5, #8, 10	; 0x2000000
    92c4:			; <UNDEFINED> instruction: 0x4c084b07
    92c8:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    92cc:	ldmdbpl	ip, {r3, fp, lr}
    92d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    92d4:	movwcc	r6, #6179	; 0x1823
    92d8:			; <UNDEFINED> instruction: 0xf7f96023
    92dc:			; <UNDEFINED> instruction: 0xf7ffe8f2
    92e0:	svclt	0x0000fcaf
    92e4:	andeq	pc, r1, r0, asr #20
    92e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    92ec:	andeq	fp, r0, ip, lsr #28
    92f0:	andeq	ip, r0, lr, lsl r8
    92f4:			; <UNDEFINED> instruction: 0xf7f9b508
    92f8:	smlatblt	r0, r2, r9, lr
    92fc:			; <UNDEFINED> instruction: 0xf7ffbd08
    9300:	svclt	0x0000ffdf
    9304:			; <UNDEFINED> instruction: 0xf7f9b508
    9308:	tstlt	r0, lr, lsl #16
    930c:			; <UNDEFINED> instruction: 0xf7ffbd08
    9310:	svclt	0x0000ffd7
    9314:			; <UNDEFINED> instruction: 0xf7f9b508
    9318:	tstlt	r0, r6, lsl #18
    931c:			; <UNDEFINED> instruction: 0xf7ffbd08
    9320:	svclt	0x0000ffcf
    9324:			; <UNDEFINED> instruction: 0xf7f9b508
    9328:	ldrdlt	lr, [r0, -r2]
    932c:			; <UNDEFINED> instruction: 0xf7ffbd08
    9330:	svclt	0x0000ffc7
    9334:			; <UNDEFINED> instruction: 0xf7f9b508
    9338:	tstlt	r0, lr, ror r8
    933c:			; <UNDEFINED> instruction: 0xf7ffbd08
    9340:	svclt	0x0000ffbf
    9344:			; <UNDEFINED> instruction: 0x460a4613
    9348:	tstcs	r1, r0, lsl r5
    934c:	b	c7338 <fchmod@plt+0xc48ec>
    9350:	ldrbtmi	r4, [ip], #-3081	; 0xfffff3f7
    9354:	blle	1335c <fchmod@plt+0x10910>
    9358:	blmi	2387a0 <fchmod@plt+0x235d54>
    935c:	stmdbmi	r8, {r0, r2, r9, sp}
    9360:	stmiapl	r4!, {r3, fp, lr}^
    9364:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9368:	movwcc	r6, #6179	; 0x1823
    936c:			; <UNDEFINED> instruction: 0xf7f96023
    9370:			; <UNDEFINED> instruction: 0xf7ffe8a8
    9374:	svclt	0x0000fc65
    9378:			; <UNDEFINED> instruction: 0x0001f9b6
    937c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9380:	muleq	r0, r8, sp
    9384:	andeq	ip, r0, sl, lsl #15
    9388:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    938c:	addlt	fp, r2, r0, lsl #10
    9390:	bge	dbfd0 <fchmod@plt+0xd9584>
    9394:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    9398:	blne	1474e8 <fchmod@plt+0x144a9c>
    939c:	movwls	r6, #6171	; 0x181b
    93a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    93a4:			; <UNDEFINED> instruction: 0xf7ff9200
    93a8:	bmi	2892e4 <fchmod@plt+0x286898>
    93ac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    93b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    93b4:	subsmi	r9, sl, r1, lsl #22
    93b8:	andlt	sp, r2, r4, lsl #2
    93bc:	bl	147538 <fchmod@plt+0x144aec>
    93c0:	ldrbmi	fp, [r0, -r3]!
    93c4:	stm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93c8:	andeq	pc, r1, r4, ror r9	; <UNPREDICTABLE>
    93cc:	andeq	r0, r0, r4, lsl #5
    93d0:	andeq	pc, r1, sl, asr r9	; <UNPREDICTABLE>
    93d4:			; <UNDEFINED> instruction: 0x4604b538
    93d8:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    93dc:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    93e0:	blle	133e8 <fchmod@plt+0x1099c>
    93e4:	blmi	2388cc <fchmod@plt+0x235e80>
    93e8:	stmdbmi	r8, {r0, r2, r9, sp}
    93ec:	stmiapl	sp!, {r3, fp, lr}^
    93f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    93f4:	movwcc	r6, #6187	; 0x182b
    93f8:			; <UNDEFINED> instruction: 0xf7f9602b
    93fc:	strtmi	lr, [r1], -r2, ror #16
    9400:	ldc2	7, cr15, [lr], {255}	; 0xff
    9404:	andeq	pc, r1, sl, lsr #18
    9408:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    940c:	andeq	fp, r0, r8, lsr #26
    9410:	strdeq	ip, [r0], -lr
    9414:			; <UNDEFINED> instruction: 0x460cb570
    9418:	addlt	r4, r4, r2, lsr #18
    941c:	strmi	r4, [r6], -r2, lsr #20
    9420:	blmi	89a60c <fchmod@plt+0x897bc0>
    9424:	stmpl	sl, {r1, r5, r8, sl, fp, lr}
    9428:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    942c:	andls	r6, r3, #1179648	; 0x120000
    9430:	andeq	pc, r0, #79	; 0x4f
    9434:	muleq	r7, r3, r8
    9438:	stm	r3, {r0, r1, r3, r5, r6, r9, sl, lr}
    943c:	ldrtmi	r0, [r0], -r7
    9440:			; <UNDEFINED> instruction: 0xf7f94621
    9444:	adcmi	lr, r0, #6946816	; 0x6a0000
    9448:	blmi	6bd4cc <fchmod@plt+0x6baa80>
    944c:	stmiapl	sl!, {r1, sl, fp, sp}^
    9450:			; <UNDEFINED> instruction: 0xf1036813
    9454:	andsvs	r0, r3, r1, lsl #6
    9458:	andeq	pc, r5, #79	; 0x4f
    945c:	ldmdbmi	r6, {r2, r3, sl, fp, ip, lr, pc}
    9460:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    9464:			; <UNDEFINED> instruction: 0xf7f94478
    9468:	blge	143520 <fchmod@plt+0x140ad4>
    946c:	streq	lr, [r4], #2819	; 0xb03
    9470:	ldcne	8, cr15, [r0], {84}	; 0x54
    9474:	blx	ff94747a <fchmod@plt+0xff944a2e>
    9478:	ldmdami	r2, {r0, r4, r8, fp, lr}
    947c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9480:	ldmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9484:			; <UNDEFINED> instruction: 0xf7ff4621
    9488:	bmi	4083fc <fchmod@plt+0x4059b0>
    948c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    9490:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9494:	subsmi	r9, sl, r3, lsl #22
    9498:	andlt	sp, r4, r1, lsl #2
    949c:			; <UNDEFINED> instruction: 0xf7f9bd70
    94a0:	svclt	0x0000e81c
    94a4:	andeq	pc, r1, r8, ror #17
    94a8:	andeq	r0, r0, r4, lsl #5
    94ac:	strdeq	pc, [r1], -r8
    94b0:	ldrdeq	pc, [r1], -lr
    94b4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    94b8:	andeq	fp, r0, lr, asr #25
    94bc:	andeq	ip, r0, ip, lsl #13
    94c0:	muleq	r0, ip, ip
    94c4:	andeq	ip, r0, r2, ror r6
    94c8:	andeq	pc, r1, sl, ror r8	; <UNPREDICTABLE>
    94cc:			; <UNDEFINED> instruction: 0xf7f9b510
    94d0:	blmi	283b68 <fchmod@plt+0x28111c>
    94d4:	stmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    94d8:	stcmi	13, cr11, [r8], {16}
    94dc:	stmdbmi	r8, {r0, r2, r9, sp}
    94e0:	ldmdbpl	ip, {r3, fp, lr}
    94e4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    94e8:	movwcc	r6, #6179	; 0x1823
    94ec:			; <UNDEFINED> instruction: 0xf7f86023
    94f0:			; <UNDEFINED> instruction: 0xf7ffefe8
    94f4:	svclt	0x0000fba5
    94f8:	andeq	pc, r1, r4, lsr r8	; <UNPREDICTABLE>
    94fc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9500:	andeq	fp, r0, r4, ror #24
    9504:	andeq	ip, r0, sl, lsl #12
    9508:			; <UNDEFINED> instruction: 0x4604b538
    950c:			; <UNDEFINED> instruction: 0xf7f8460d
    9510:	strtmi	lr, [r0], -r0, ror #30
    9514:	svc	0x0088f7f8
    9518:			; <UNDEFINED> instruction: 0xf7f9b120
    951c:	stmdavs	r3, {r2, r8, fp, sp, lr, pc}
    9520:	tstle	r0, r0, lsr #22
    9524:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9528:	stmdami	r5, {r0, r2, r9, sp}
    952c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9530:	svc	0x00c6f7f8
    9534:			; <UNDEFINED> instruction: 0xf7ff4629
    9538:	svclt	0x0000fb83
    953c:	andeq	fp, r0, r4, lsr ip
    9540:	andeq	ip, r0, r2, asr #11
    9544:			; <UNDEFINED> instruction: 0x460db538
    9548:	strmi	r2, [r4], -r1, lsl #2
    954c:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9550:	andle	r1, r8, r3, asr #24
    9554:	andeq	pc, r1, #64	; 0x40
    9558:	strtmi	r2, [r0], -r2, lsl #2
    955c:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9560:	andle	r3, sl, r1
    9564:	stmdbmi	sl, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    9568:	stmdami	sl, {r0, r2, r9, sp}
    956c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9570:	svc	0x00a6f7f8
    9574:			; <UNDEFINED> instruction: 0xf7ff4629
    9578:	stmdbmi	r7, {r0, r1, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    957c:	stmdami	r7, {r0, r2, r9, sp}
    9580:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9584:	svc	0x009cf7f8
    9588:			; <UNDEFINED> instruction: 0xf7ff4629
    958c:	svclt	0x0000fb59
    9590:	andeq	fp, r0, ip, lsl #24
    9594:	andeq	ip, r0, r2, lsl #11
    9598:	andeq	fp, r0, r8, lsr #24
    959c:	andeq	ip, r0, lr, ror #10
    95a0:	strmi	fp, [sp], -ip, lsl #8
    95a4:	addlt	fp, r5, r0, lsl #10
    95a8:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    95ac:	ldmdbmi	r0, {r1, r2, r8, r9, fp, sp, pc}
    95b0:	ldrbtmi	r4, [ip], #1540	; 0x604
    95b4:	blcs	147708 <fchmod@plt+0x144cbc>
    95b8:			; <UNDEFINED> instruction: 0xf85ca801
    95bc:	stmdavs	r9, {r0, ip}
    95c0:			; <UNDEFINED> instruction: 0xf04f9103
    95c4:	ldrmi	r0, [r1], -r0, lsl #2
    95c8:	movwls	r4, #9754	; 0x261a
    95cc:	movwls	r2, #4864	; 0x1300
    95d0:	mrc2	7, 5, pc, cr8, cr15, {7}
    95d4:	stmdami	r8, {r0, r1, r2, r8, fp, lr}
    95d8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    95dc:			; <UNDEFINED> instruction: 0xf7f84478
    95e0:	blls	853a8 <fchmod@plt+0x8295c>
    95e4:	strtmi	r4, [r1], -sl, lsr #12
    95e8:	blx	3475ee <fchmod@plt+0x344ba2>
    95ec:	andeq	pc, r1, r6, asr r7	; <UNPREDICTABLE>
    95f0:	andeq	r0, r0, r4, lsl #5
    95f4:	strdeq	fp, [r0], -sl
    95f8:	andeq	ip, r0, r4, lsl r5
    95fc:			; <UNDEFINED> instruction: 0x4604b510
    9600:	stmdacs	lr!, {r6, r7, sl, fp, ip, sp, lr}
    9604:	ldrcc	sp, [r3], #-16
    9608:	teqcs	r8, r0, ror #2
    960c:	stc2	7, cr15, [r2], #1008	; 0x3f0
    9610:	stmdavc	r3!, {r5, r8, fp, ip, sp, pc}
    9614:	svclt	0x00182b5f
    9618:	tstle	r5, sp, lsr #22
    961c:	svceq	0x0001f814
    9620:	mvnsle	r2, r0, lsl #16
    9624:	ldclt	0, cr2, [r0, #-4]
    9628:	ldclt	0, cr2, [r0, #-0]
    962c:	svcmi	0x00f0e92d
    9630:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    9634:	bmi	fe22c244 <fchmod@plt+0xfe2297f8>
    9638:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    963c:	vqdmlal.s32	q2, d29, d8
    9640:	mcr	13, 0, r4, cr8, cr4, {0}
    9644:	ldmpl	r3, {r4, r9, fp}^
    9648:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    964c:	strcc	pc, [ip], #-2253	; 0xfffff733
    9650:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9654:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9658:			; <UNDEFINED> instruction: 0xf0002800
    965c:	movwcs	r8, #187	; 0xbb
    9660:	strmi	sl, [r0], r3, lsl #26
    9664:	movwls	r4, #5785	; 0x1699
    9668:	vst1.16	{d20-d22}, [pc], r2
    966c:	strtmi	r6, [r8], -r0, lsl #3
    9670:	mrc	7, 6, APSR_nzcv, cr4, cr8, {7}
    9674:			; <UNDEFINED> instruction: 0xf0002800
    9678:	blls	69888 <fchmod@plt+0x66e3c>
    967c:	movwcc	r4, #5672	; 0x1628
    9680:			; <UNDEFINED> instruction: 0xf7f99301
    9684:			; <UNDEFINED> instruction: 0x4604e818
    9688:	cmplt	ip, lr, lsr #16
    968c:	stceq	8, cr15, [r1, #-88]	; 0xffffffa8
    9690:			; <UNDEFINED> instruction: 0xf7fc2104
    9694:	mcrne	12, 3, pc, cr3, cr15, {2}	; <UNPREDICTABLE>
    9698:			; <UNDEFINED> instruction: 0x461cb110
    969c:	mvnsle	r2, r0, lsl #24
    96a0:	andls	pc, r4, r5, lsl #16
    96a4:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    96a8:	stmdacs	r3!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    96ac:	qadd16mi	fp, ip, r8
    96b0:	ldrd	sp, [r1], -sl
    96b4:	svceq	0x0001f814
    96b8:			; <UNDEFINED> instruction: 0xf7fc2138
    96bc:	stmdacs	r0, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
    96c0:	stmdavc	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    96c4:	rscsle	r2, r5, sp, lsr #28
    96c8:	stmdavc	r3!, {r1, r2, r4, r5, r7, r8, ip, sp, pc}^
    96cc:	blcs	f65754 <fchmod@plt+0xf62d08>
    96d0:	stclne	15, cr11, [r6], #-72	; 0xffffffb8
    96d4:	stmiavc	r3!, {r1, r2, r5, r7, sl, fp, ip}
    96d8:			; <UNDEFINED> instruction: 0xf816e001
    96dc:	ldrmi	r3, [r8], -r1, lsl #30
    96e0:			; <UNDEFINED> instruction: 0xf7fc2104
    96e4:	stmdacs	r0, {r0, r1, r2, r4, r5, sl, fp, ip, sp, lr, pc}
    96e8:			; <UNDEFINED> instruction: 0x4630d1f7
    96ec:	stc2	0, cr15, [sl], #-12
    96f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    96f4:	adchi	pc, r8, r0
    96f8:	and	r4, r9, r4, asr r6
    96fc:	ldrtmi	r4, [r8], -r9, lsr #12
    9700:	mrc	7, 1, APSR_nzcv, cr12, cr8, {7}
    9704:	subsle	r2, r3, r0, lsl #16
    9708:	bcs	a3998 <fchmod@plt+0xa0f4c>
    970c:	strtcc	sp, [r4], #-20	; 0xffffffec
    9710:	svccs	0x00006827
    9714:	stmdbvc	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    9718:	mvnsle	r2, r0, lsl #22
    971c:	andcs	r4, r5, #1327104	; 0x144000
    9720:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    9724:			; <UNDEFINED> instruction: 0xf7f84478
    9728:	stmdbls	r1, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    972c:	strmi	r4, [r2], -fp, lsr #12
    9730:	beq	444f98 <fchmod@plt+0x44254c>
    9734:			; <UNDEFINED> instruction: 0xff34f7ff
    9738:			; <UNDEFINED> instruction: 0xf7f84638
    973c:	stcpl	15, cr14, [r9], #-752	; 0xfffffd10
    9740:	pushcs	{r0, r1, r7, r9, sl, lr}
    9744:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    9748:	strmi	sp, [r2], -r1, ror #3
    974c:			; <UNDEFINED> instruction: 0x46284639
    9750:	stmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9754:	bicsle	r2, sl, r0, lsl #16
    9758:			; <UNDEFINED> instruction: 0xf10b6963
    975c:	stmiane	lr!, {r0, r9}
    9760:	ldrtmi	fp, [r0], -r3, ror #22
    9764:			; <UNDEFINED> instruction: 0xf7ff6924
    9768:			; <UNDEFINED> instruction: 0x4642fddd
    976c:	orrvs	pc, r0, pc, asr #8
    9770:	strtmi	r6, [r8], -r0, lsr #32
    9774:	mrc	7, 2, APSR_nzcv, cr2, cr8, {7}
    9778:			; <UNDEFINED> instruction: 0xf47f2800
    977c:			; <UNDEFINED> instruction: 0x4640af7e
    9780:	mrc	7, 2, APSR_nzcv, cr2, cr8, {7}
    9784:	cmple	r9, r0, lsl #16
    9788:			; <UNDEFINED> instruction: 0xf7f94640
    978c:	stmdacs	r0, {r6, fp, sp, lr, pc}
    9790:	bmi	dbdcd4 <fchmod@plt+0xdbb288>
    9794:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    9798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    979c:	strcc	pc, [ip], #-2269	; 0xfffff723
    97a0:	cmple	r7, sl, asr r0
    97a4:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    97a8:	blhi	c4aa4 <fchmod@plt+0xc2058>
    97ac:	svchi	0x00f0e8bd
    97b0:	teqlt	fp, r3, lsr #17
    97b4:	stmdbvs	r3!, {r1, r2, r5, r6, r8, r9, ip, sp, pc}^
    97b8:	sbcsle	r2, r2, r0, lsl #22
    97bc:			; <UNDEFINED> instruction: 0x46204631
    97c0:			; <UNDEFINED> instruction: 0xe7514798
    97c4:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    97c8:	mvnsle	r2, r0, lsl #22
    97cc:	stmiavs	r3!, {r1, r5, r7, r8, fp, sp, lr}^
    97d0:	smlald	r6, r9, sl, r0
    97d4:	svc	0x00a6f7f8
    97d8:	strmi	r6, [r4], -r3, lsl #16
    97dc:	sbcsle	r2, r8, r2, lsl #22
    97e0:	andcs	r4, r5, #573440	; 0x8c000
    97e4:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    97e8:			; <UNDEFINED> instruction: 0xf7f84478
    97ec:	strmi	lr, [r5], -sl, ror #28
    97f0:			; <UNDEFINED> instruction: 0xf7f86820
    97f4:	mrc	15, 0, lr, cr8, cr0, {1}
    97f8:			; <UNDEFINED> instruction: 0x46021a10
    97fc:			; <UNDEFINED> instruction: 0xf0034628
    9800:	strb	pc, [r6, r7, lsl #20]	; <UNPREDICTABLE>
    9804:	andcs	r4, r5, #28, 18	; 0x70000
    9808:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
    980c:			; <UNDEFINED> instruction: 0xe78a4478
    9810:	andcs	r4, r5, #442368	; 0x6c000
    9814:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    9818:			; <UNDEFINED> instruction: 0xe7844478
    981c:	andcs	r4, r5, #425984	; 0x68000
    9820:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    9824:			; <UNDEFINED> instruction: 0xf7f84478
    9828:	cdp	14, 1, cr14, cr8, cr12, {2}
    982c:			; <UNDEFINED> instruction: 0xf7ff1a10
    9830:	ldmdbmi	r7, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    9834:	ldmdami	r7, {r0, r2, r9, sp}
    9838:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    983c:	mcr	7, 2, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9840:	bne	4450a8 <fchmod@plt+0x44265c>
    9844:			; <UNDEFINED> instruction: 0xf9fcf7ff
    9848:	andcs	r4, r5, #311296	; 0x4c000
    984c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    9850:			; <UNDEFINED> instruction: 0xe7684478
    9854:	mcr	7, 2, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    9858:	andeq	pc, r1, lr, asr #13
    985c:	andeq	r0, r0, r4, lsl #5
    9860:	andeq	r9, r0, r8, ror #4
    9864:			; <UNDEFINED> instruction: 0x0000bbb2
    9868:	andeq	ip, r0, ip, asr #7
    986c:	andeq	pc, r1, r2, ror r5	; <UNPREDICTABLE>
    9870:	andeq	fp, r0, lr, lsl #20
    9874:	andeq	ip, r0, r8, lsl #6
    9878:	andeq	fp, r0, r6, asr sl
    987c:	andeq	ip, r0, r4, ror #5
    9880:	andeq	fp, r0, r6, lsr sl
    9884:	ldrdeq	ip, [r0], -r8
    9888:	andeq	fp, r0, sl, asr sl
    988c:	andeq	ip, r0, ip, asr #5
    9890:	andeq	fp, r0, r0, ror sl
    9894:			; <UNDEFINED> instruction: 0x0000c2b6
    9898:	andeq	fp, r0, r2, ror #19
    989c:	andeq	ip, r0, r0, lsr #5
    98a0:	cfldrsmi	mvf11, [r1], {15}
    98a4:	addlt	fp, r5, r0, lsl #10
    98a8:	blmi	4340c8 <fchmod@plt+0x43167c>
    98ac:	stmdage	r1, {r2, r3, r4, r5, r6, sl, lr}
    98b0:	blne	147a00 <fchmod@plt+0x144fb4>
    98b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    98b8:			; <UNDEFINED> instruction: 0xf04f9303
    98bc:	movwcs	r0, #768	; 0x300
    98c0:	andcc	lr, r1, #3358720	; 0x334000
    98c4:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    98c8:	andcs	r4, r5, #9216	; 0x2400
    98cc:	ldrbtmi	r4, [fp], #-2057	; 0xfffff7f7
    98d0:	ldrbtmi	r9, [r8], #-3073	; 0xfffff3ff
    98d4:			; <UNDEFINED> instruction: 0xf7f86819
    98d8:			; <UNDEFINED> instruction: 0x4621edf4
    98dc:	stmdami	r6, {r1, r9, sl, lr}
    98e0:			; <UNDEFINED> instruction: 0xf7ff4478
    98e4:	svclt	0x0000f98f
    98e8:	andeq	pc, r1, ip, asr r4	; <UNPREDICTABLE>
    98ec:	andeq	r0, r0, r4, lsl #5
    98f0:	andeq	r2, r2, r6, lsl #17
    98f4:	andeq	ip, r0, lr, lsl r2
    98f8:	andeq	fp, r0, r8, lsl #20
    98fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    9900:	cdpmi	6, 4, cr4, cr1, cr2, {0}
    9904:	blmi	105b13c <fchmod@plt+0x10586f0>
    9908:	ldrbtmi	r4, [lr], #-1541	; 0xfffff9fb
    990c:	stmdami	r1, {r6, r8, fp, lr}^
    9910:	ldmpl	r3!, {r1, r7, ip, sp, pc}^
    9914:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9918:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
    991c:			; <UNDEFINED> instruction: 0xf04f9301
    9920:			; <UNDEFINED> instruction: 0xf0030300
    9924:			; <UNDEFINED> instruction: 0xf8dffa89
    9928:	ldrbtmi	ip, [lr], #-244	; 0xffffff0c
    992c:			; <UNDEFINED> instruction: 0x46694a3c
    9930:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
    9934:	andcc	pc, ip, r6, asr r8	; <UNPREDICTABLE>
    9938:			; <UNDEFINED> instruction: 0xf7f94607
    993c:			; <UNDEFINED> instruction: 0xf1b0e820
    9940:	blle	130bd48 <fchmod@plt+0x13092fc>
    9944:			; <UNDEFINED> instruction: 0xf8dfd01a
    9948:			; <UNDEFINED> instruction: 0x2600a0dc
    994c:	blls	1ad3c <fchmod@plt+0x182f0>
    9950:			; <UNDEFINED> instruction: 0x46504639
    9954:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    9958:			; <UNDEFINED> instruction: 0xf0033213
    995c:	strtmi	pc, [r1], -sp, ror #20
    9960:			; <UNDEFINED> instruction: 0xf7ff4680
    9964:	blls	492f8 <fchmod@plt+0x468ac>
    9968:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    996c:			; <UNDEFINED> instruction: 0xf7f83601
    9970:	strbmi	lr, [r0], -sl, asr #26
    9974:	stcl	7, cr15, [r6, #-992]	; 0xfffffc20
    9978:	strhle	r4, [r8, #81]!	; 0x51
    997c:			; <UNDEFINED> instruction: 0xf7f84638
    9980:	stmdals	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    9984:	ldc	7, cr15, [lr, #-992]!	; 0xfffffc20
    9988:	strtmi	r4, [sl], -r7, lsr #18
    998c:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    9990:			; <UNDEFINED> instruction: 0xf0034478
    9994:			; <UNDEFINED> instruction: 0x4621fa51
    9998:			; <UNDEFINED> instruction: 0xf7ff4606
    999c:	ldrtmi	pc, [r0], -r7, asr #28	; <UNPREDICTABLE>
    99a0:	ldc	7, cr15, [r0, #-992]!	; 0xfffffc20
    99a4:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
    99a8:	mrc	7, 1, APSR_nzcv, cr6, cr8, {7}
    99ac:	cmplt	r8, r1, lsl #12
    99b0:	strtmi	r4, [sl], -r0, lsr #16
    99b4:			; <UNDEFINED> instruction: 0xf0034478
    99b8:			; <UNDEFINED> instruction: 0x4621fa3f
    99bc:			; <UNDEFINED> instruction: 0xf7ff4604
    99c0:			; <UNDEFINED> instruction: 0x4620fe35
    99c4:	ldc	7, cr15, [lr, #-992]	; 0xfffffc20
    99c8:	blmi	41c23c <fchmod@plt+0x4197f0>
    99cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    99d0:	blls	63a40 <fchmod@plt+0x60ff4>
    99d4:	qaddle	r4, sl, fp
    99d8:	pop	{r1, ip, sp, pc}
    99dc:			; <UNDEFINED> instruction: 0xf7f887f0
    99e0:	stmdavs	r3, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
    99e4:	tstle	r5, r2, lsl #22
    99e8:			; <UNDEFINED> instruction: 0xf7f84638
    99ec:	strb	lr, [fp, ip, lsl #26]
    99f0:	ldcl	7, cr15, [r2, #-992]!	; 0xfffffc20
    99f4:	andcs	r4, r5, #278528	; 0x44000
    99f8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    99fc:			; <UNDEFINED> instruction: 0xf7f84478
    9a00:	ldrtmi	lr, [r9], -r0, ror #26
    9a04:			; <UNDEFINED> instruction: 0xf91cf7ff
    9a08:	strdeq	pc, [r1], -lr
    9a0c:	andeq	r0, r0, r4, lsl #5
    9a10:	ldrdeq	fp, [r0], -ip
    9a14:	andeq	fp, r0, r6, ror #19
    9a18:	ldrdeq	pc, [r1], -lr
    9a1c:	andeq	r0, r0, r0, ror r2
    9a20:			; <UNDEFINED> instruction: 0xfffffcc7
    9a24:	andeq	r8, r0, ip, ror #13
    9a28:	andeq	fp, r0, r2, ror #18
    9a2c:	andeq	fp, r0, r4, lsr #19
    9a30:	muleq	r0, sl, r9
    9a34:	muleq	r0, r4, r9
    9a38:	andeq	pc, r1, ip, lsr r3	; <UNPREDICTABLE>
    9a3c:	andeq	fp, r0, lr, lsl #18
    9a40:	strdeq	ip, [r0], -r4
    9a44:	svcmi	0x00f0e92d
    9a48:	ldclmi	0, cr11, [r8], #-524	; 0xfffffdf4
    9a4c:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    9a50:	ldcne	0, cr6, [ip, #-136]	; 0xffffff78
    9a54:	andvs	r6, r4, fp, asr r8
    9a58:	subsle	r2, r3, r0, lsl #22
    9a5c:	ldrsbhi	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    9a60:	bmi	1d1b284 <fchmod@plt+0x1d18838>
    9a64:	ldrbtmi	r4, [r8], #1550	; 0x60e
    9a68:	andls	r4, r1, #2046820352	; 0x7a000000
    9a6c:	bcs	b67adc <fchmod@plt+0xb65090>
    9a70:	ldmdavc	sl, {r3, r6, r8, ip, lr, pc}^
    9a74:	suble	r2, r5, r0, lsl #20
    9a78:	bleq	145e90 <fchmod@plt+0x143444>
    9a7c:	andlt	pc, r0, r7, asr #17
    9a80:	bcs	b67af0 <fchmod@plt+0xb650a4>
    9a84:	ldmdavc	sl, {r0, r2, r8, ip, lr, pc}^
    9a88:	tstle	r2, sp, lsr #20
    9a8c:	bcs	27cfc <fchmod@plt+0x252b0>
    9a90:	ldmdavc	sp, {r3, r4, r5, ip, lr, pc}^
    9a94:	subsle	r2, r4, sp, lsr #26
    9a98:	stccs	6, cr4, [r0, #-368]	; 0xfffffe90
    9a9c:			; <UNDEFINED> instruction: 0xf103d02f
    9aa0:	ldrtmi	r0, [r4], -r1, lsl #20
    9aa4:	adcmi	lr, fp, #2
    9aa8:	strtcc	sp, [r4], #-17	; 0xffffffef
    9aac:	stmdbvc	r3!, {r1, r5, fp, sp, lr}
    9ab0:	mvnsle	r2, r0, lsl #20
    9ab4:	mvnsle	r2, r0, lsl #22
    9ab8:	andcs	r4, r5, #1556480	; 0x17c000
    9abc:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
    9ac0:			; <UNDEFINED> instruction: 0xf7f84478
    9ac4:			; <UNDEFINED> instruction: 0xf89aecfe
    9ac8:			; <UNDEFINED> instruction: 0xf7ff1000
    9acc:	stmiavs	r1!, {r0, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    9ad0:	streq	pc, [r1, #-266]	; 0xfffffef6
    9ad4:	mulcc	r1, sl, r8
    9ad8:	ldmiblt	r3!, {r0, r3, r4, r5, r7, r8, ip, sp, pc}^
    9adc:	ldcne	8, cr6, [sl, #-236]	; 0xffffff14
    9ae0:	ldmdavs	r9, {r1, r3, r4, r5, sp, lr}
    9ae4:			; <UNDEFINED> instruction: 0xf0002900
    9ae8:	strtmi	r8, [sl], sp, lsl #1
    9aec:	movwlt	r6, #14691	; 0x3963
    9af0:	ldrmi	r4, [r8, r0, lsr #12]
    9af4:	mulpl	r0, sl, r8
    9af8:	bicsle	r2, r2, r0, lsl #26
    9afc:	stmdavs	r3!, {r2, r3, r4, r5, fp, sp, lr}
    9b00:			; <UNDEFINED> instruction: 0xd1b32b00
    9b04:	pop	{r0, r1, ip, sp, pc}
    9b08:	blcs	f6dad0 <fchmod@plt+0xf6b084>
    9b0c:	stmdbvs	r3!, {r4, r5, r6, ip, lr, pc}^
    9b10:			; <UNDEFINED> instruction: 0x4620b193
    9b14:	ldrmi	r4, [r8, sl, lsr #13]
    9b18:	blcs	f83ad0 <fchmod@plt+0xf81084>
    9b1c:			; <UNDEFINED> instruction: 0xf10abf04
    9b20:			; <UNDEFINED> instruction: 0xf8dd0102
    9b24:	rscle	sl, r1, r4
    9b28:	strtmi	r6, [r9], -r3, ror #18
    9b2c:	blcs	1b63c <fchmod@plt+0x18bf0>
    9b30:	stmdbvs	r3!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    9b34:	bfi	r6, r9, #0, #30
    9b38:	strtmi	r6, [sl], r2, lsr #19
    9b3c:	andsvs	r6, sl, r3, ror #17
    9b40:			; <UNDEFINED> instruction: 0xf103e7d8
    9b44:	ldrtmi	r0, [r5], -r2, lsl #20
    9b48:			; <UNDEFINED> instruction: 0x4650e019
    9b4c:			; <UNDEFINED> instruction: 0xf7f89100
    9b50:			; <UNDEFINED> instruction: 0xb320ec16
    9b54:	strmi	r9, [r8], -r0, lsl #18
    9b58:	stc	7, cr15, [ip, #992]!	; 0x3e0
    9b5c:	strmi	r9, [r1], r0, lsl #18
    9b60:	ldrbmi	r4, [r0], -r2, lsl #12
    9b64:	svc	0x0036f7f8
    9b68:	stmiavs	fp!, {r6, r8, fp, ip, sp, pc}
    9b6c:	andeq	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
    9b70:	svclt	0x00142b02
    9b74:			; <UNDEFINED> instruction: 0x212d213d
    9b78:	andsle	r4, r8, r8, lsl #5
    9b7c:	stmdavs	r9!, {r2, r5, r8, sl, ip, sp}
    9b80:	mvnle	r2, r0, lsl #18
    9b84:	blcs	28038 <fchmod@plt+0x255ec>
    9b88:	pushmi	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9b8c:	stmdami	sp!, {r0, r2, r9, sp}
    9b90:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9b94:	ldc	7, cr15, [r4], {248}	; 0xf8
    9b98:			; <UNDEFINED> instruction: 0xf7ff4651
    9b9c:	stmiavs	r9!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    9ba0:	stmdbvs	fp!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    9ba4:	strtmi	fp, [r8], -r3, lsl #3
    9ba8:	ldmdavs	ip!, {r3, r4, r7, r8, r9, sl, lr}
    9bac:			; <UNDEFINED> instruction: 0xf109e7a7
    9bb0:	bl	28a3bc <fchmod@plt+0x287970>
    9bb4:	blcs	9fc4 <fchmod@plt+0x7578>
    9bb8:	stmdbvs	fp!, {r1, r2, r3, r5, ip, lr, pc}^
    9bbc:	mvnsle	r2, r0, lsl #22
    9bc0:	ldmdavs	ip!, {r0, r1, r3, r5, r8, fp, sp, lr}
    9bc4:			; <UNDEFINED> instruction: 0xe79a6019
    9bc8:	ldrbmi	r6, [ip], -sl, lsr #19
    9bcc:	andsvs	r6, sl, fp, ror #17
    9bd0:	stmdavs	r1!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    9bd4:	eorsvs	r3, ip, r8, lsl #8
    9bd8:	mvnle	r2, r0, lsl #18
    9bdc:	andcs	r4, r5, #425984	; 0x68000
    9be0:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    9be4:			; <UNDEFINED> instruction: 0xf7f84478
    9be8:	stmdavs	r9!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    9bec:	mrc2	7, 2, pc, cr8, cr15, {7}
    9bf0:	andcs	r4, r5, #376832	; 0x5c000
    9bf4:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    9bf8:			; <UNDEFINED> instruction: 0xf7f84478
    9bfc:	stmdbvc	r1!, {r1, r5, r6, sl, fp, sp, lr, pc}
    9c00:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    9c04:	andcs	r4, r5, #20, 18	; 0x50000
    9c08:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    9c0c:			; <UNDEFINED> instruction: 0xf7f84478
    9c10:	stmdbvc	r1!, {r3, r4, r6, sl, fp, sp, lr, pc}
    9c14:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    9c18:	andcs	r4, r5, #278528	; 0x44000
    9c1c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    9c20:			; <UNDEFINED> instruction: 0xf7f84478
    9c24:	stmdavs	r9!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}
    9c28:	mrc2	7, 1, pc, cr10, cr15, {7}
    9c2c:	andeq	r2, r2, r6, lsl #14
    9c30:	andeq	r9, r0, sl, lsl #23
    9c34:	andeq	r9, r0, r8, lsl #23
    9c38:	ldrdeq	fp, [r0], -r6
    9c3c:	andeq	ip, r0, r0, lsr r0
    9c40:	andeq	fp, r0, r8, asr r8
    9c44:	andeq	fp, r0, lr, asr pc
    9c48:	andeq	fp, r0, r2, ror r7
    9c4c:	andeq	fp, r0, ip, lsl #30
    9c50:	andeq	fp, r0, lr, asr #15
    9c54:	strdeq	fp, [r0], -r8
    9c58:	muleq	r0, lr, r7
    9c5c:	andeq	fp, r0, r4, ror #29
    9c60:	andeq	fp, r0, r2, asr r7
    9c64:	ldrdeq	fp, [r0], -r0
    9c68:	blmi	89c4f4 <fchmod@plt+0x899aa8>
    9c6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9c70:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    9c74:	strmi	r4, [r5], -ip, lsl #12
    9c78:	movwls	r6, #6171	; 0x181b
    9c7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9c80:	ldcl	7, cr15, [r0, #-992]	; 0xfffffc20
    9c84:	strbtmi	r2, [r9], -r0, lsl #4
    9c88:	strmi	r6, [r6], -r2
    9c8c:			; <UNDEFINED> instruction: 0xf7f84620
    9c90:	bls	44aa0 <fchmod@plt+0x42054>
    9c94:	andle	r4, r5, r2, lsr #5
    9c98:	svceq	0x00c37812
    9c9c:	svclt	0x00182a00
    9ca0:	cmnlt	r3, r1, lsl #6
    9ca4:	andcs	r6, r5, #2818048	; 0x2b0000
    9ca8:	ldmdbmi	r3, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
    9cac:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    9cb0:			; <UNDEFINED> instruction: 0xf7f84478
    9cb4:	stmdavs	r9!, {r1, r2, sl, fp, sp, lr, pc}
    9cb8:			; <UNDEFINED> instruction: 0xf7ff4622
    9cbc:	ldmdavs	r3!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9cc0:	mvnle	r2, r0, lsl #22
    9cc4:	blmi	2dc504 <fchmod@plt+0x2d9ab8>
    9cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9ccc:	blls	63d3c <fchmod@plt+0x612f0>
    9cd0:	qaddle	r4, sl, fp
    9cd4:	ldcllt	0, cr11, [r0, #-8]!
    9cd8:	stmdami	fp, {r1, r3, r8, fp, lr}
    9cdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9ce0:	bl	ffbc7cc8 <fchmod@plt+0xffbc527c>
    9ce4:	strtmi	r7, [r2], -r9, lsr #18
    9ce8:	ldc2l	7, cr15, [sl, #1020]	; 0x3fc
    9cec:	bl	ffd47cd4 <fchmod@plt+0xffd45288>
    9cf0:	muleq	r1, ip, r0
    9cf4:	andeq	r0, r0, r4, lsl #5
    9cf8:	andeq	fp, r0, lr, asr #14
    9cfc:	andeq	fp, r0, r0, asr #28
    9d00:	andeq	pc, r1, r0, asr #32
    9d04:	andeq	fp, r0, r4, asr #14
    9d08:	andeq	fp, r0, r2, lsl lr
    9d0c:			; <UNDEFINED> instruction: 0x4604b510
    9d10:	andcs	r4, r5, #81920	; 0x14000
    9d14:	ldrbtmi	r4, [r9], #-2053	; 0xfffff7fb
    9d18:			; <UNDEFINED> instruction: 0xf7f84478
    9d1c:	stmdavs	r1!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    9d20:			; <UNDEFINED> instruction: 0x4010e8bd
    9d24:	svclt	0x0074f002
    9d28:	andeq	fp, r0, lr, lsr #14
    9d2c:	ldrdeq	fp, [r0], -r8
    9d30:			; <UNDEFINED> instruction: 0x4604b530
    9d34:	addlt	r4, r3, pc, lsl #26
    9d38:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9d3c:	svclt	0x00182b00
    9d40:	tstle	r2, r0, lsl #16
    9d44:	andlt	r6, r3, r8, rrx
    9d48:	stmdbmi	fp, {r4, r5, r8, sl, fp, ip, sp, pc}
    9d4c:	stmdami	fp, {r0, r2, r9, sp}
    9d50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9d54:	bl	fed47d3c <fchmod@plt+0xfed452f0>
    9d58:	stmdbvc	r1!, {r0, r2, r3, r5, r6, fp, sp, lr}
    9d5c:	stmdbvc	fp!, {r1, r5, fp, sp, lr}
    9d60:	stmdavs	ip!, {r8, fp, sp}
    9d64:	tstcs	r8, r8, lsl #30
    9d68:	strls	r2, [r0], #-2816	; 0xfffff500
    9d6c:	movwcs	fp, #36616	; 0x8f08
    9d70:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    9d74:	andeq	r2, r2, ip, lsl r4
    9d78:	andeq	fp, r0, ip, lsl #14
    9d7c:	muleq	r0, lr, sp
    9d80:	ldrbmi	lr, [r0, sp, lsr #18]!
    9d84:	mcrrmi	6, 8, r4, r7, cr8
    9d88:	blmi	11f5fa0 <fchmod@plt+0x11f3554>
    9d8c:	stmibvs	sp, {r0, r7, r9, sl, lr}^
    9d90:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
    9d94:			; <UNDEFINED> instruction: 0x4692447b
    9d98:	and	r2, r4, r7, lsl #14
    9d9c:	svccc	0x0014f854
    9da0:	movtlt	r3, #46340	; 0xb504
    9da4:	adcsmi	r6, lr, #6750208	; 0x670000
    9da8:			; <UNDEFINED> instruction: 0xf8d8d1f8
    9dac:	ldrmi	r1, [r8], -r0
    9db0:			; <UNDEFINED> instruction: 0xf7f84632
    9db4:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    9db8:	stmdavs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}
    9dbc:	eorvs	r1, sl, sl, asr ip
    9dc0:	cmple	ip, r0, lsl #22
    9dc4:	andeq	pc, r8, r8, lsl #2
    9dc8:			; <UNDEFINED> instruction: 0xf0039003
    9dcc:			; <UNDEFINED> instruction: 0xf8d8fd1d
    9dd0:			; <UNDEFINED> instruction: 0xf8d82018
    9dd4:	stmdals	r3, {r2, ip}
    9dd8:	stc2l	0, cr15, [r2, #12]!
    9ddc:			; <UNDEFINED> instruction: 0xf0039803
    9de0:	strls	pc, [r0], #-3569	; 0xfffff20f
    9de4:			; <UNDEFINED> instruction: 0xf8d8464a
    9de8:	stmiavs	r4!, {r4, ip, sp}
    9dec:	ldrdeq	lr, [r0, -sl]
    9df0:	andlt	r4, r4, r0, lsr #15
    9df4:			; <UNDEFINED> instruction: 0x87f0e8bd
    9df8:	stclle	14, cr2, [ip, #-4]
    9dfc:	ldrdcc	pc, [r4], -sl
    9e00:	cmplt	r4, #220, 22	; 0x37000
    9e04:	ldrdvc	pc, [r0], -r8
    9e08:	ldrmi	lr, [ip], -r0
    9e0c:	ldrtmi	r6, [r2], -r5, ror #16
    9e10:			; <UNDEFINED> instruction: 0x46284639
    9e14:	stc	7, cr15, [ip], {248}	; 0xf8
    9e18:	strtmi	fp, [r8], -r0, lsr #18
    9e1c:	mcrr	7, 15, pc, sl, cr8	; <UNPREDICTABLE>
    9e20:	andsle	r4, sp, r6, lsl #5
    9e24:	blcs	23eb8 <fchmod@plt+0x2146c>
    9e28:	andcs	sp, ip, pc, ror #3
    9e2c:			; <UNDEFINED> instruction: 0xf8a6f007
    9e30:			; <UNDEFINED> instruction: 0x1014f8d8
    9e34:			; <UNDEFINED> instruction: 0xf8d84605
    9e38:			; <UNDEFINED> instruction: 0xf0070000
    9e3c:			; <UNDEFINED> instruction: 0xf8d8f953
    9e40:	rsbvs	r1, r8, r8, lsl r0
    9e44:	ldrdeq	pc, [r4], -r8
    9e48:			; <UNDEFINED> instruction: 0xf94cf007
    9e4c:	eorvs	r2, fp, r0, lsl #6
    9e50:	eorvs	r6, r5, r8, lsr #1
    9e54:	pop	{r2, ip, sp, pc}
    9e58:			; <UNDEFINED> instruction: 0xf10387f0
    9e5c:			; <UNDEFINED> instruction: 0xe7e4043c
    9e60:	andcs	r4, r5, #294912	; 0x48000
    9e64:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    9e68:			; <UNDEFINED> instruction: 0xf7f84478
    9e6c:			; <UNDEFINED> instruction: 0xf8d8eb2a
    9e70:			; <UNDEFINED> instruction: 0xf8d83000
    9e74:			; <UNDEFINED> instruction: 0x46012014
    9e78:			; <UNDEFINED> instruction: 0xf0004648
    9e7c:	stmdbmi	sp, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9e80:	stmdami	sp, {r0, r2, r9, sp}
    9e84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9e88:	bl	6c7e70 <fchmod@plt+0x6c5424>
    9e8c:	strmi	r6, [r1], -r2, lsr #16
    9e90:			; <UNDEFINED> instruction: 0xf0004648
    9e94:	stmdbmi	r9, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9e98:	stmdami	r9, {r0, r2, r9, sp}
    9e9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    9ea0:	svclt	0x0000e7e3
    9ea4:	andeq	lr, r1, r0, ror #22
    9ea8:	strdeq	fp, [r0], -r8
    9eac:	andeq	fp, r0, sl, ror r6
    9eb0:	andeq	fp, r0, r8, lsl #25
    9eb4:	andeq	fp, r0, r0, lsl r6
    9eb8:	andeq	fp, r0, sl, ror #24
    9ebc:	andeq	fp, r0, r8, lsl r6
    9ec0:	andeq	fp, r0, r2, asr ip
    9ec4:			; <UNDEFINED> instruction: 0x4606b570
    9ec8:			; <UNDEFINED> instruction: 0x46142034
    9ecc:			; <UNDEFINED> instruction: 0xf7ff460d
    9ed0:	movwcs	pc, #2577	; 0xa11	; <UNPREDICTABLE>
    9ed4:	movwcc	lr, #10688	; 0x29c0
    9ed8:	streq	r6, [r3, r3, lsl #2]!
    9edc:			; <UNDEFINED> instruction: 0xf004bf48
    9ee0:	addvs	r0, r6, #67108864	; 0x4000000
    9ee4:	mvnmi	fp, #344	; 0x158
    9ee8:	movweq	pc, #12739	; 0x31c3	; <UNPREDICTABLE>
    9eec:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9ef0:	andvs	r6, r3, r4, asr #32
    9ef4:	stmib	r0, {r8, r9, sp}^
    9ef8:	stmib	r0, {r0, r1, r3, r8, r9, ip, lr}^
    9efc:	ldcllt	3, cr3, [r0, #-20]!	; 0xffffffec
    9f00:	strbeq	fp, [sl, #1392]	; 0x570
    9f04:			; <UNDEFINED> instruction: 0x460d4e18
    9f08:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    9f0c:	stmdavc	r3, {r1, r8, sl, ip, lr, pc}
    9f10:	andsle	r2, r7, sp, lsr #22
    9f14:	strtmi	r2, [r0], -r0, lsl #2
    9f18:	bl	1cc7f00 <fchmod@plt+0x1cc54b4>
    9f1c:	strmi	r1, [r1], -r3, asr #24
    9f20:			; <UNDEFINED> instruction: 0xf045d018
    9f24:	strtmi	r0, [r0], -r0, lsl #5
    9f28:			; <UNDEFINED> instruction: 0xffccf7ff
    9f2c:	andcs	r4, r1, #960	; 0x3c0
    9f30:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    9f34:	msreq	CPSR_fs, #0, 2
    9f38:	ldmdbpl	r0!, {r2, r9, sl, lr}^
    9f3c:			; <UNDEFINED> instruction: 0xffe2f7fe
    9f40:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    9f44:	stmdbcs	r0, {r0, r6, fp, ip, sp, lr}
    9f48:	strtmi	sp, [sl], -r4, ror #3
    9f4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9f50:	svclt	0x00b8f7ff
    9f54:	andcs	r4, r5, #98304	; 0x18000
    9f58:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    9f5c:			; <UNDEFINED> instruction: 0xf7f84478
    9f60:			; <UNDEFINED> instruction: 0x4621eab0
    9f64:	mcr2	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    9f68:	strdeq	lr, [r1], -lr	; <UNPREDICTABLE>
    9f6c:	ldrdeq	r0, [r0], -r4
    9f70:			; <UNDEFINED> instruction: 0x0000b5b6
    9f74:	muleq	r0, r4, fp
    9f78:			; <UNDEFINED> instruction: 0x4604b5f0
    9f7c:	adclt	r4, r9, pc, lsr sp
    9f80:	bge	31cc84 <fchmod@plt+0x31a238>
    9f84:	bvs	ff85b180 <fchmod@plt+0xff858734>
    9f88:	stmiapl	fp!, {r0, r1, sp}^
    9f8c:			; <UNDEFINED> instruction: 0x9327681b
    9f90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f94:	b	ffcc7f7c <fchmod@plt+0xffcc5530>
    9f98:	suble	r3, pc, r1
    9f9c:			; <UNDEFINED> instruction: 0xf4039b10
    9fa0:			; <UNDEFINED> instruction: 0xf5b34370
    9fa4:	eorle	r5, r3, r0, lsl #31
    9fa8:			; <UNDEFINED> instruction: 0x0118e9dd
    9fac:			; <UNDEFINED> instruction: 0xf1712801
    9fb0:	ble	38abb8 <fchmod@plt+0x38816c>
    9fb4:	rsbvs	r2, r3, #0, 6
    9fb8:	eorvs	r4, r3, #24, 12	; 0x1800000
    9fbc:	blmi	c1c888 <fchmod@plt+0xc19e3c>
    9fc0:	mvnvs	r4, sl, ror r4
    9fc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9fc8:	subsmi	r9, sl, r7, lsr #22
    9fcc:	eorlt	sp, r9, r4, lsr r1
    9fd0:			; <UNDEFINED> instruction: 0xf7ffbdf0
    9fd4:	bls	648618 <fchmod@plt+0x645bcc>
    9fd8:	eorvs	r4, r0, #1048576	; 0x100000
    9fdc:			; <UNDEFINED> instruction: 0xf7ff6ae0
    9fe0:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    9fe4:	bvs	840cbc <fchmod@plt+0x83e270>
    9fe8:	strmi	r9, [r3], #-2840	; 0xfffff4e8
    9fec:	strb	r6, [r5, r3, ror #4]!
    9ff0:	blge	2527f8 <fchmod@plt+0x24fdac>
    9ff4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    9ff8:	stcge	3, cr9, [r6, #-16]
    9ffc:	ldrmi	r2, [r1], -r1, lsl #6
    a000:	movwpl	lr, #2509	; 0x9cd
    a004:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    a008:	stmib	sp, {r2, r8, r9, sp}^
    a00c:	bvs	ff823c1c <fchmod@plt+0xff8211d0>
    a010:	andcs	lr, r6, #3358720	; 0x334000
    a014:			; <UNDEFINED> instruction: 0xf7fb9208
    a018:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a01c:			; <UNDEFINED> instruction: 0xf1714606
    a020:	blle	7cac28 <fchmod@plt+0x7c81dc>
    a024:			; <UNDEFINED> instruction: 0xf0034628
    a028:	strtmi	pc, [r8], -sp, asr #25
    a02c:	ldc2	0, cr15, [ip, #-12]
    a030:	stmib	r4, {r1, r2, sl, lr}^
    a034:	strb	r0, [r1, r8, lsl #12]
    a038:	b	13c8020 <fchmod@plt+0x13c55d4>
    a03c:	andcs	r4, r5, #294912	; 0x48000
    a040:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
    a044:			; <UNDEFINED> instruction: 0xf7f84478
    a048:	bvs	fe884940 <fchmod@plt+0xfe881ef4>
    a04c:	ldc2l	7, cr15, [r8, #1016]!	; 0x3f8
    a050:	andcs	r4, r5, #245760	; 0x3c000
    a054:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    a058:			; <UNDEFINED> instruction: 0xf7f84478
    a05c:	bvs	fe88492c <fchmod@plt+0xfe881ee0>
    a060:	stc2l	7, cr15, [lr, #1016]!	; 0x3f8
    a064:	andcs	r4, r5, #12, 18	; 0x30000
    a068:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    a06c:			; <UNDEFINED> instruction: 0xf7f84478
    a070:	bvs	fe884918 <fchmod@plt+0xfe881ecc>
    a074:			; <UNDEFINED> instruction: 0xf7fe9a0b
    a078:	svclt	0x0000fdc5
    a07c:	andeq	lr, r1, r4, lsl #27
    a080:	andeq	r0, r0, r4, lsl #5
    a084:	andeq	lr, r1, r8, asr #26
    a088:	andeq	fp, r0, r6, lsl #10
    a08c:	andeq	fp, r0, ip, lsr #21
    a090:	andeq	fp, r0, lr, lsr r5
    a094:	muleq	r0, r8, sl
    a098:	andeq	fp, r0, r6, lsl #10
    a09c:	andeq	fp, r0, r4, lsl #21
    a0a0:	svcmi	0x00f8e92d
    a0a4:			; <UNDEFINED> instruction: 0xf8d44604
    a0a8:	bvs	3a140 <fchmod@plt+0x376f4>
    a0ac:	vrshl.s8	d20, d4, d16
    a0b0:	strmi	r8, [lr], -sl, lsl #2
    a0b4:			; <UNDEFINED> instruction: 0x469a4691
    a0b8:	blvs	9020d8 <fchmod@plt+0x8ff68c>
    a0bc:			; <UNDEFINED> instruction: 0xf1034560
    a0c0:			; <UNDEFINED> instruction: 0x63230301
    a0c4:	rscshi	pc, pc, r0
    a0c8:	eorvs	r3, r0, #1
    a0cc:	stcpl	8, cr15, [r1], {16}
    a0d0:	mvneq	pc, #5
    a0d4:	rscsle	r2, r0, sl, lsl #22
    a0d8:			; <UNDEFINED> instruction: 0xf0804560
    a0dc:			; <UNDEFINED> instruction: 0xf8df80f4
    a0e0:	svcmi	0x0093824c
    a0e4:	ldrbtmi	r4, [pc], #-1272	; a0ec <fchmod@plt+0x76a0>
    a0e8:			; <UNDEFINED> instruction: 0xf1004560
    a0ec:	ldrshtvs	r3, [r3], -pc
    a0f0:	rsc	sp, fp, ip, lsl #6
    a0f4:	nopeq	{37}	; 0x25
    a0f8:	blcs	6a4988 <fchmod@plt+0x6a1f3c>
    a0fc:	bvs	187e1e8 <fchmod@plt+0x187b79c>
    a100:	eorvs	r1, r3, #21248	; 0x5300
    a104:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    a108:	sbcshi	pc, r6, r0, lsl #1
    a10c:	strtmi	r2, [r8], -r4, lsl #2
    a110:			; <UNDEFINED> instruction: 0xff20f7fb
    a114:	rscle	r2, sp, r0, lsl #16
    a118:	ldmdavs	r1!, {r1, r5, r9, fp, sp, lr}
    a11c:	blcc	50a70 <fchmod@plt+0x4e024>
    a120:	blcs	226f4 <fchmod@plt+0x1fca8>
    a124:	sbcshi	pc, r4, r0
    a128:	blcs	b6815c <fchmod@plt+0xb65710>
    a12c:	rscshi	pc, r8, r0
    a130:	addsmi	r6, r3, #405504	; 0x63000
    a134:	rsc	sp, sp, lr, lsl #16
    a138:	strtmi	r2, [r8], -r4, lsl #2
    a13c:			; <UNDEFINED> instruction: 0xff0af7fb
    a140:	bicslt	r4, r0, r3, lsl #13
    a144:	ldrdcs	lr, [r8, -r4]
    a148:	eorvs	r1, r3, #21248	; 0x5300
    a14c:	ldmdavc	r5, {r0, r1, r3, r7, r9, lr}
    a150:	rschi	pc, r0, r0, lsl #1
    a154:	mvnle	r2, sl, lsl #26
    a158:	andcs	r4, r5, #1933312	; 0x1d8000
    a15c:	ldrbtmi	r4, [r9], #-2166	; 0xfffff78a
    a160:			; <UNDEFINED> instruction: 0xf7f84478
    a164:	ldmdavs	r3!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}
    a168:			; <UNDEFINED> instruction: 0x46016972
    a16c:			; <UNDEFINED> instruction: 0xf0004620
    a170:	ldmdavs	r1!, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    a174:	blcc	50ac8 <fchmod@plt+0x4e07c>
    a178:	ldmib	r4, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    a17c:	addsmi	r3, r3, #8, 4	; 0x80000000
    a180:	sbchi	pc, r8, r0, lsl #1
    a184:			; <UNDEFINED> instruction: 0xf0002d1a
    a188:	ldccs	0, cr8, [sl, #-764]!	; 0xfffffd04
    a18c:	adcshi	pc, r6, r0, asr #32
    a190:	eorvs	r1, r1, #22784	; 0x5900
    a194:	stccs	8, cr7, [sl, #-116]	; 0xffffff8c
    a198:	addhi	pc, fp, r0
    a19c:	strtmi	r2, [r8], -r4, lsl #2
    a1a0:	mrc2	7, 6, pc, cr8, cr11, {7}
    a1a4:	andcc	lr, r8, #212, 18	; 0x350000
    a1a8:	addsmi	fp, sl, #56, 2
    a1ac:	stmdbmi	r3!, {r4, r5, r6, r7, fp, ip, lr, pc}^
    a1b0:	stmdami	r3!, {r0, r2, r9, sp}^
    a1b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a1b8:	addsmi	lr, r3, #55312384	; 0x34c0000
    a1bc:	lfmcs	f5, 1, [sl, #-988]	; 0xfffffc24
    a1c0:	addshi	pc, r6, r0
    a1c4:	rsbsvs	r3, r3, r1, lsl #22
    a1c8:			; <UNDEFINED> instruction: 0xf1bbe030
    a1cc:	andle	r0, pc, r0, lsl #30
    a1d0:	andcs	r6, r5, #6488064	; 0x630000
    a1d4:			; <UNDEFINED> instruction: 0xf140059b
    a1d8:	strbmi	r8, [r1], -r6, lsl #1
    a1dc:			; <UNDEFINED> instruction: 0xf7f84638
    a1e0:	ldmdbvs	r2!, {r4, r5, r6, r8, fp, sp, lr, pc}^
    a1e4:			; <UNDEFINED> instruction: 0x46016833
    a1e8:			; <UNDEFINED> instruction: 0xf0004620
    a1ec:	bvs	18c9970 <fchmod@plt+0x18c6f24>
    a1f0:	blvs	8e4a7c <fchmod@plt+0x8e2030>
    a1f4:			; <UNDEFINED> instruction: 0xf1034291
    a1f8:			; <UNDEFINED> instruction: 0x63230301
    a1fc:	sfmne	f5, 3, [fp], {46}	; 0x2e
    a200:	addsmi	r6, sl, #805306370	; 0x30000002
    a204:	stmdble	sl!, {r0, r2, r3, fp, ip, sp, lr}
    a208:	eorle	r2, r8, sl, lsl #26
    a20c:	strtmi	r2, [r8], -r4, lsl #2
    a210:	mcr2	7, 5, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    a214:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a218:	ldmib	r4, {r0, r1, r4, r6, ip, lr, pc}^
    a21c:	sfmcc	f5, 4, [r1, #-32]	; 0xffffffe0
    a220:	adcmi	r6, sl, #1342177282	; 0x50000002
    a224:			; <UNDEFINED> instruction: 0x1c6bd90c
    a228:	stmdavc	sp!, {r0, r1, r5, r9, sp, lr}
    a22c:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    a230:	sbcle	r2, sl, sl, lsl #22
    a234:	svceq	0x0000f1bb
    a238:	bvs	97e660 <fchmod@plt+0x97bc14>
    a23c:	ldmle	r2!, {r1, r3, r5, r7, r9, lr}^
    a240:	andcs	r4, r5, #64, 18	; 0x100000
    a244:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
    a248:			; <UNDEFINED> instruction: 0xe78a4478
    a24c:	tstcs	r4, r8, lsr #12
    a250:	mcr2	7, 4, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    a254:	bvs	18a4af0 <fchmod@plt+0x18a20a4>
    a258:	strb	r4, [r2, r3, lsl #13]!
    a25c:	ldmdavs	r1!, {r0, r1, r3, r9, sl, lr}^
    a260:			; <UNDEFINED> instruction: 0x1e531a5a
    a264:	stmdblt	fp!, {r0, r1, r4, r5, r7, r8, sp, lr}
    a268:	ldmibvs	r3!, {r2, r3, sp, lr, pc}
    a26c:			; <UNDEFINED> instruction: 0x61b33b01
    a270:	ldmdavs	r1!, {r0, r1, r6, r8, ip, sp, pc}^
    a274:	tstcs	r4, fp, lsl #8
    a278:	stceq	8, cr15, [r1], {19}
    a27c:	mcr2	7, 3, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    a280:	mvnsle	r2, r0, lsl #16
    a284:	ldrbmi	r4, [r2], -r0, lsr #12
    a288:			; <UNDEFINED> instruction: 0x47c84631
    a28c:			; <UNDEFINED> instruction: 0x0c08e9d4
    a290:	andle	r4, r4, #96, 10	; 0x18000000
    a294:	tsteq	r0, #37	; 0x25	; <UNPREDICTABLE>
    a298:			; <UNDEFINED> instruction: 0xf47f2b0a
    a29c:	stccs	15, cr10, [sl, #-148]	; 0xffffff6c
    a2a0:	blvs	8f9ebc <fchmod@plt+0x8f7470>
    a2a4:	andcs	r2, r1, r1
    a2a8:	svclt	0x0008181b
    a2ac:	pop	{r0, r1, r5, r8, r9, sp, lr}
    a2b0:	addmi	r8, sl, #248, 30	; 0x3e0
    a2b4:	ldrb	sp, [sl, -r7, lsl #17]!
    a2b8:			; <UNDEFINED> instruction: 0x461a6831
    a2bc:	blcc	50c30 <fchmod@plt+0x4e1e4>
    a2c0:	bvs	903f80 <fchmod@plt+0x901534>
    a2c4:	andcs	lr, r0, fp, asr #15
    a2c8:	svchi	0x00f8e8bd
    a2cc:	cmnvs	r3, r0, lsl #6
    a2d0:	andcs	r4, r5, #491520	; 0x78000
    a2d4:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    a2d8:			; <UNDEFINED> instruction: 0xf7f84478
    a2dc:			; <UNDEFINED> instruction: 0x4601e8f2
    a2e0:			; <UNDEFINED> instruction: 0xf0004620
    a2e4:	ldmdbmi	fp, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    a2e8:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    a2ec:			; <UNDEFINED> instruction: 0xe7384478
    a2f0:	andcs	r4, r5, #425984	; 0x68000
    a2f4:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    a2f8:			; <UNDEFINED> instruction: 0xe7324478
    a2fc:	andcs	r4, r5, #409600	; 0x64000
    a300:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    a304:			; <UNDEFINED> instruction: 0xe72c4478
    a308:	andcs	r4, r5, #24, 18	; 0x60000
    a30c:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    a310:			; <UNDEFINED> instruction: 0xe7264478
    a314:	andcs	r4, r5, #376832	; 0x5c000
    a318:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    a31c:			; <UNDEFINED> instruction: 0xe7204478
    a320:	andcs	r4, r5, #360448	; 0x58000
    a324:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    a328:			; <UNDEFINED> instruction: 0xe71a4478
    a32c:	strdeq	fp, [r0], -r4
    a330:	andeq	fp, r0, sl, lsl #20
    a334:	andeq	fp, r0, r2, ror #11
    a338:	muleq	r0, r0, r9
    a33c:	muleq	r0, ip, r4
    a340:	andeq	fp, r0, sl, lsr r9
    a344:			; <UNDEFINED> instruction: 0x0000b4b6
    a348:	andeq	fp, r0, r8, lsr #17
    a34c:	andeq	fp, r0, r2, ror #5
    a350:	andeq	fp, r0, r8, lsl r8
    a354:	andeq	fp, r0, lr, ror #7
    a358:	andeq	fp, r0, r4, lsl #16
    a35c:	muleq	r0, lr, r3
    a360:	strdeq	fp, [r0], -r8
    a364:	andeq	fp, r0, r2, lsr #6
    a368:	andeq	fp, r0, ip, ror #15
    a36c:	andeq	fp, r0, sl, ror #5
    a370:	andeq	fp, r0, r0, ror #15
    a374:	andeq	fp, r0, r6, asr #8
    a378:	ldrdeq	fp, [r0], -r4
    a37c:	andeq	fp, r0, r6, lsr #5
    a380:	andeq	fp, r0, r8, asr #15
    a384:	ldrlt	r6, [r0, #-2115]	; 0xfffff7bd
    a388:			; <UNDEFINED> instruction: 0x4604061b
    a38c:	stmibvs	r0!, {r3, sl, ip, lr, pc}^
    a390:			; <UNDEFINED> instruction: 0xf7f8b108
    a394:			; <UNDEFINED> instruction: 0x4620e838
    a398:			; <UNDEFINED> instruction: 0x4010e8bd
    a39c:	ldmdalt	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a3a0:			; <UNDEFINED> instruction: 0xf7fe2001
    a3a4:	bvs	ff848ff8 <fchmod@plt+0xff8465ac>
    a3a8:	bl	a48390 <fchmod@plt+0xa45944>
    a3ac:	rscle	r2, lr, r0, lsl #16
    a3b0:	andcs	r4, r5, #4, 18	; 0x10000
    a3b4:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    a3b8:			; <UNDEFINED> instruction: 0xf7f84478
    a3bc:	bvs	fe8845cc <fchmod@plt+0xfe881b80>
    a3c0:	ldc2	7, cr15, [lr], #-1016	; 0xfffffc08
    a3c4:	andeq	fp, r0, lr, asr #7
    a3c8:	andeq	fp, r0, r8, lsr r7
    a3cc:			; <UNDEFINED> instruction: 0x4694b4f0
    a3d0:	cmnlt	r7, pc, lsl #16
    a3d4:	strhlt	r6, [ip, #-140]	; 0xffffff74
    a3d8:			; <UNDEFINED> instruction: 0x5603e9d4
    a3dc:	rscsvs	fp, r5, r6, lsr r3
    a3e0:	smlattlt	r5, r5, r8, r6
    a3e4:	stmiavs	r4!, {r1, r2, r3, r5, r8, sp, lr}
    a3e8:	mvnsle	r2, r0, lsl #24
    a3ec:	svccs	0x0000687f
    a3f0:			; <UNDEFINED> instruction: 0x4662d1f0
    a3f4:			; <UNDEFINED> instruction: 0xf1bc2700
    a3f8:	eorle	r0, r2, r0, lsl #30
    a3fc:	mulsvs	r0, r4, r8
    a400:	ands	fp, fp, r4, ror #18
    a404:	strbeq	pc, [r0, #262]!	; 0x106	; <UNPREDICTABLE>
    a408:	ldrdvs	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    a40c:	strvs	lr, [r3, -r4, asr #19]
    a410:	tstlt	r6, lr, lsr #16
    a414:	eorvs	r6, ip, r4, lsr r1
    a418:	cmnlt	ip, r4, lsr #17
    a41c:	blcs	245bc <fchmod@plt+0x21b70>
    a420:			; <UNDEFINED> instruction: 0xf106d1f0
    a424:			; <UNDEFINED> instruction: 0xf8d605e4
    a428:	strb	r6, [pc, r4, ror #1]!
    a42c:	tstlt	r3, r2, ror #16
    a430:	rscpl	pc, r0, r2, asr #17
    a434:			; <UNDEFINED> instruction: 0xf8c2e7d5
    a438:	ldrb	r5, [r2, r4, ror #1]
    a43c:	bcs	2458c <fchmod@plt+0x21b40>
    a440:	ldfltp	f5, [r0], #880	; 0x370
    a444:	andgt	pc, r0, r1, asr #17
    a448:	svclt	0x00004770
    a44c:	svcmi	0x00f0e92d
    a450:	stc	6, cr4, [sp, #-16]!
    a454:			; <UNDEFINED> instruction: 0xf04f8b06
    a458:	stmdavs	r2, {r8, fp}^
    a45c:			; <UNDEFINED> instruction: 0x3740f8df
    a460:			; <UNDEFINED> instruction: 0xf8df0792
    a464:	rscslt	r2, r5, r0, asr #14
    a468:	ldrbtmi	sl, [sl], #-3336	; 0xfffff2f8
    a46c:	sqtgee	f1, f3
    a470:			; <UNDEFINED> instruction: 0x1734f8df
    a474:	bcs	445ca4 <fchmod@plt+0x443258>
    a478:	vmla.f32	s18, s18, s6
    a47c:	ldrbtmi	r5, [r9], #-2704	; 0xfffff570
    a480:	bvs	fe445ca8 <fchmod@plt+0xfe44325c>
    a484:	beq	12468c0 <fchmod@plt+0x1243e74>
    a488:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    a48c:			; <UNDEFINED> instruction: 0xf04f9373
    a490:			; <UNDEFINED> instruction: 0xf04f0300
    a494:	stmib	sp, {r8, r9}^
    a498:	stmib	sp, {r3, r8, r9, ip, sp}^
    a49c:	movwls	r3, #49930	; 0xc30a
    a4a0:	movwcc	lr, #22981	; 0x59c5
    a4a4:			; <UNDEFINED> instruction: 0x3704f8df
    a4a8:	svclt	0x005861ee
    a4ac:	ldrbtmi	sl, [fp], #-3357	; 0xfffff2e3
    a4b0:	stcge	15, cr11, [sp, #-288]!	; 0xfffffee0
    a4b4:	bcc	2f0d0 <fchmod@plt+0x2c684>
    a4b8:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    a4bc:	svclt	0x0018ae10
    a4c0:	andls	r2, r2, #268435456	; 0x10000000
    a4c4:			; <UNDEFINED> instruction: 0xf8df447b
    a4c8:	orrvs	r2, r5, ip, ror #13
    a4cc:	bcc	445cf4 <fchmod@plt+0x4432a8>
    a4d0:	blge	19b6c0 <fchmod@plt+0x198c74>
    a4d4:	andsge	pc, r8, sp, asr #17
    a4d8:	bcs	fe445d08 <fchmod@plt+0xfe4432bc>
    a4dc:	andsge	pc, r4, r0, asr #17
    a4e0:	bcc	445d0c <fchmod@plt+0x4432c0>
    a4e4:	addscs	r6, r8, #93	; 0x5d
    a4e8:	mufe	f2, f0, f0
    a4ec:			; <UNDEFINED> instruction: 0xf7f80a90
    a4f0:	ldrtmi	lr, [r0], -lr, asr #18
    a4f4:	blx	1f46500 <fchmod@plt+0x1f43ab4>
    a4f8:	bcc	445d64 <fchmod@plt+0x443318>
    a4fc:	bcs	445d64 <fchmod@plt+0x443318>
    a500:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    a504:			; <UNDEFINED> instruction: 0xf7ff1a90
    a508:	stmdacs	r0, {r0, r1, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a50c:	adchi	pc, r7, #0
    a510:			; <UNDEFINED> instruction: 0xf1b99b02
    a514:	svclt	0x00080f00
    a518:	blcs	13120 <fchmod@plt+0x106d4>
    a51c:	sbcshi	pc, r8, #64	; 0x40
    a520:			; <UNDEFINED> instruction: 0x462068b3
    a524:	bcs	445d94 <fchmod@plt+0x443348>
    a528:			; <UNDEFINED> instruction: 0xf0006859
    a52c:	stmdavs	r3!, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    a530:	strle	r0, [r4], #-1947	; 0xfffff865
    a534:			; <UNDEFINED> instruction: 0xf03369b3
    a538:			; <UNDEFINED> instruction: 0xf0000302
    a53c:	mnfem	f0, #0.0
    a540:			; <UNDEFINED> instruction: 0xf1052a90
    a544:			; <UNDEFINED> instruction: 0x46200114
    a548:			; <UNDEFINED> instruction: 0xff9af000
    a54c:			; <UNDEFINED> instruction: 0x2668f8df
    a550:	tsteq	r8, r5, lsl #2	; <UNPREDICTABLE>
    a554:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    a558:			; <UNDEFINED> instruction: 0xff92f000
    a55c:			; <UNDEFINED> instruction: 0x265cf8df
    a560:	strtmi	r6, [r0], -r9, lsr #22
    a564:			; <UNDEFINED> instruction: 0xf000447a
    a568:	stmdavs	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    a56c:			; <UNDEFINED> instruction: 0xf140079f
    a570:	stmiavs	fp!, {r0, r3, r5, r6, r7, r8, pc}^
    a574:	blcs	247e8 <fchmod@plt+0x21d9c>
    a578:	mvnhi	pc, r0
    a57c:			; <UNDEFINED> instruction: 0xf0002b01
    a580:	blcs	12a9e0 <fchmod@plt+0x127f94>
    a584:	stmiavs	fp!, {r0, r1, r8, ip, lr, pc}
    a588:			; <UNDEFINED> instruction: 0xf0002b01
    a58c:	strtmi	r8, [r9], -r6, asr #5
    a590:			; <UNDEFINED> instruction: 0xf0024650
    a594:	stmdavs	sl!, {r0, r5, r6, r7, fp, ip, sp, lr, pc}
    a598:	cmnlt	sl, r8, lsr #2
    a59c:	ldmdblt	r3, {r0, r1, r4, r7, fp, sp, lr}
    a5a0:	ldmvs	fp, {r0, r3, sp, lr, pc}
    a5a4:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    a5a8:	mvnsle	r2, r0, lsl #18
    a5ac:	cmpvs	r9, r9, ror #17
    a5b0:	blcs	24824 <fchmod@plt+0x21dd8>
    a5b4:	ldmdavs	r2, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    a5b8:	mvnle	r2, r0, lsl #20
    a5bc:	ldrdgt	pc, [r4], -r4
    a5c0:			; <UNDEFINED> instruction: 0xf01c69b3
    a5c4:	tstle	r9, r2, lsl #28
    a5c8:	svcne	0x00996af2
    a5cc:			; <UNDEFINED> instruction: 0xf0002a00
    a5d0:	blcs	2ae58 <fchmod@plt+0x2840c>
    a5d4:	stmdbcs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    a5d8:	addhi	pc, r5, #64, 4
    a5dc:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    a5e0:			; <UNDEFINED> instruction: 0xf0002f00
    a5e4:	cosne<illegal precision>	f0, f0
    a5e8:	vpmax.s8	d2, d0, d3
    a5ec:			; <UNDEFINED> instruction: 0xf8d68221
    a5f0:	tstlt	sl, r8, asr #1
    a5f4:	blcs	59210 <fchmod@plt+0x567c4>
    a5f8:	subhi	pc, ip, #0, 4
    a5fc:	svceq	0x0000f1be
    a600:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    a604:	blcs	64698 <fchmod@plt+0x61c4c>
    a608:	ldmibvs	r1!, {r3, r8, r9, sl, fp, ip, sp, pc}
    a60c:	bicshi	pc, sp, r0
    a610:	ldmdavs	r8, {r0, r1, r4, r5, r7, fp, sp, lr}^
    a614:	cdp2	0, 3, cr15, cr12, cr1, {0}
    a618:	blcs	646ac <fchmod@plt+0x61c60>
    a61c:	svclt	0x001c4680
    a620:	strmi	r2, [r3], -r0
    a624:	tsthi	r0, r0	; <UNPREDICTABLE>
    a628:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
    a62c:	strtmi	r2, [r4], r0, lsl #14
    a630:	teqlt	sl, sl, lsl #18
    a634:	strcc	r6, [r1, -ip, asr #22]
    a638:	svclt	0x00182a01
    a63c:	svclt	0x000c2c01
    a640:	movwcc	r3, #4097	; 0x1001
    a644:	stmdbcs	r0, {r0, r3, r6, fp, sp, lr}
    a648:	blcs	7ee18 <fchmod@plt+0x7c3cc>
    a64c:	vmax.u8	q2, q0, q10
    a650:			; <UNDEFINED> instruction: 0xf0038227
    a654:	stmdacs	r0, {r0, r8, r9}
    a658:	sadd16mi	fp, r8, r4
    a65c:	stmdacs	r0, {sp}
    a660:	subshi	pc, r0, #64	; 0x40
    a664:			; <UNDEFINED> instruction: 0xf0014640
    a668:	adcsmi	pc, r8, #3522560	; 0x35c000
    a66c:	eorhi	pc, r3, #64	; 0x40
    a670:	strbmi	r6, [r0], -r3, lsr #16
    a674:			; <UNDEFINED> instruction: 0xf0002b03
    a678:	blcs	6accc <fchmod@plt+0x68280>
    a67c:	cmphi	fp, r0	; <UNPREDICTABLE>
    a680:			; <UNDEFINED> instruction: 0xf9caf001
    a684:	stcle	8, cr2, [r3, #-4]
    a688:	blcs	6493c <fchmod@plt+0x61ef0>
    a68c:	rsbhi	pc, r0, #64	; 0x40
    a690:	strbmi	r6, [r0], -r3, lsr #16
    a694:			; <UNDEFINED> instruction: 0xf0002b01
    a698:			; <UNDEFINED> instruction: 0xf0018085
    a69c:	stmdacs	r1, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    a6a0:	cmnle	pc, r0, asr #12
    a6a4:	cdp2	0, 4, cr15, cr12, cr1, {0}
    a6a8:	strmi	r6, [r7], -r3, asr #22
    a6ac:	tstle	r3, r1, lsl #22
    a6b0:	blcs	64964 <fchmod@plt+0x61f18>
    a6b4:	mvnhi	pc, r0
    a6b8:	ldreq	r6, [r8, r3, ror #16]
    a6bc:			; <UNDEFINED> instruction: 0xf107bf4c
    a6c0:			; <UNDEFINED> instruction: 0xf107086c
    a6c4:	ldreq	r0, [r9], ip, lsr #16
    a6c8:	addshi	pc, sp, r0, lsl #2
    a6cc:	bcs	e475c <fchmod@plt+0xe1d10>
    a6d0:	addshi	pc, r9, r0
    a6d4:	ldmibvs	r1!, {r1, r4, r5, r6, r9, fp, sp, lr}^
    a6d8:	subsle	r2, r5, r0, lsl #20
    a6dc:	stmdacs	r0, {r4, fp, ip, sp, lr}
    a6e0:			; <UNDEFINED> instruction: 0x0718d052
    a6e4:	ldmibvs	r8!, {r0, r1, r2, r3, r6, r8, sl, ip, lr, pc}^
    a6e8:	suble	r2, ip, r0, lsl #16
    a6ec:	stmdacs	r0, {fp, ip, sp, lr}
    a6f0:	stmdbcs	r6, {r0, r3, r6, ip, lr, pc}
    a6f4:	ldmdbvs	sl!, {r1, ip, lr, pc}^
    a6f8:	suble	r2, r9, r6, lsl #20
    a6fc:	stmdavs	sl!, {r0, r6, r9, sl, lr}
    a700:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    a704:			; <UNDEFINED> instruction: 0xf1054638
    a708:			; <UNDEFINED> instruction: 0xf7ff0b40
    a70c:			; <UNDEFINED> instruction: 0x46c4fe5f
    a710:	strbmi	r4, [r6], r8, lsr #13
    a714:	ldfeqd	f7, [r0], {12}
    a718:			; <UNDEFINED> instruction: 0x000fe8be
    a71c:	ldmdaeq	r0, {r3, r8, ip, sp, lr, pc}
    a720:			; <UNDEFINED> instruction: 0xf84c45de
    a724:			; <UNDEFINED> instruction: 0xf84c0c10
    a728:			; <UNDEFINED> instruction: 0xf84c1c0c
    a72c:			; <UNDEFINED> instruction: 0xf84c2c08
    a730:	mvnle	r3, r4, lsl #24
    a734:			; <UNDEFINED> instruction: 0xf0136863
    a738:			; <UNDEFINED> instruction: 0xf0000802
    a73c:			; <UNDEFINED> instruction: 0x06db8094
    a740:			; <UNDEFINED> instruction: 0xf8d6bf5c
    a744:			; <UNDEFINED> instruction: 0xf8c730b8
    a748:	blls	d6a10 <fchmod@plt+0xd3fc4>
    a74c:	andsvs	fp, pc, r3, lsl #2
    a750:			; <UNDEFINED> instruction: 0xf1096a22
    a754:	bvs	18ccb60 <fchmod@plt+0x18ca114>
    a758:			; <UNDEFINED> instruction: 0xf4ff429a
    a75c:	stmdage	sl, {r2, r6, r7, r9, sl, fp, sp, pc}
    a760:			; <UNDEFINED> instruction: 0xf98af003
    a764:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a768:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a76c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a770:	blls	1ce47e0 <fchmod@plt+0x1ce1d94>
    a774:			; <UNDEFINED> instruction: 0xf040405a
    a778:			; <UNDEFINED> instruction: 0x46488211
    a77c:	ldc	0, cr11, [sp], #468	; 0x1d4
    a780:	pop	{r1, r2, r8, r9, fp, pc}
    a784:	ldrshvs	r8, [sl, #240]!	; 0xf0
    a788:	adcsle	r2, r7, r6, lsl #18
    a78c:	ldrtle	r0, [r2], #1818	; 0x71a
    a790:	ldmibvs	r3!, {r0, r3, r4, r5, r6, r8, sp, lr}^
    a794:	svclt	0x00182b05
    a798:			; <UNDEFINED> instruction: 0xd1af6863
    a79c:	stmdavs	r3!, {r1, r4, r5, r9, fp, sp, lr}^
    a7a0:			; <UNDEFINED> instruction: 0xe7ab61ba
    a7a4:			; <UNDEFINED> instruction: 0xf00168e9
    a7a8:			; <UNDEFINED> instruction: 0x4607fe1b
    a7ac:			; <UNDEFINED> instruction: 0xf8dfe784
    a7b0:	andcs	r1, r5, #20, 8	; 0x14000000
    a7b4:	ldreq	pc, [r0], #-2271	; 0xfffff721
    a7b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a7bc:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a7c0:	strcs	pc, [r8], #-2271	; 0xfffff721
    a7c4:			; <UNDEFINED> instruction: 0x4601447a
    a7c8:			; <UNDEFINED> instruction: 0xf0004620
    a7cc:	stmiavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    a7d0:	stmdblt	r3!, {r0, r1, r3, r4, r7, fp, sp, lr}
    a7d4:			; <UNDEFINED> instruction: 0xf0032001
    a7d8:	stmvs	r3, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a7dc:	blcs	62b84 <fchmod@plt+0x60138>
    a7e0:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    a7e4:	blcs	64a98 <fchmod@plt+0x6204c>
    a7e8:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
    a7ec:	andcs	r4, r5, #248, 18	; 0x3e0000
    a7f0:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
    a7f4:			; <UNDEFINED> instruction: 0xf7f74478
    a7f8:	bmi	ffe06190 <fchmod@plt+0xffe03744>
    a7fc:			; <UNDEFINED> instruction: 0x4601447a
    a800:			; <UNDEFINED> instruction: 0xf0004620
    a804:			; <UNDEFINED> instruction: 0xf108fabb
    a808:	ldrbmi	r0, [r8], -ip, lsr #22
    a80c:			; <UNDEFINED> instruction: 0xf9dcf003
    a810:			; <UNDEFINED> instruction: 0xf0402800
    a814:	stmdavs	r3!, {r0, r2, r4, r5, r6, r7, pc}^
    a818:	ldmibvs	r1!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    a81c:			; <UNDEFINED> instruction: 0xf0002900
    a820:	stmdavs	r3!, {r3, r5, r7, pc}
    a824:			; <UNDEFINED> instruction: 0xf43f2b01
    a828:			; <UNDEFINED> instruction: 0xf00caef3
    a82c:	b	170d83c <fchmod@plt+0x170adf0>
    a830:			; <UNDEFINED> instruction: 0xf47f0301
    a834:	ldmdbvs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}^
    a838:	movwmi	r6, #47411	; 0xb933
    a83c:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    a840:			; <UNDEFINED> instruction: 0xf0014628
    a844:	uxtab	pc, r3, r5, ror #16	; <UNPREDICTABLE>
    a848:			; <UNDEFINED> instruction: 0x460369b0
    a84c:			; <UNDEFINED> instruction: 0xf43f2800
    a850:	stmiavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    a854:	svclt	0x00182801
    a858:	svclt	0x000b2b01
    a85c:	andcs	r2, r0, r1
    a860:	movwcs	r2, #4864	; 0x1300
    a864:	ldmdbvs	r1!, {r5, r6, r7, r9, sl, sp, lr, pc}
    a868:			; <UNDEFINED> instruction: 0xf0014638
    a86c:			; <UNDEFINED> instruction: 0x4651f85f
    a870:			; <UNDEFINED> instruction: 0xf0014638
    a874:	ldmibvs	r1!, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
    a878:			; <UNDEFINED> instruction: 0xf0014638
    a87c:	bge	6c88e0 <fchmod@plt+0x6c5e94>
    a880:	msreq	CPSR_, #-1073741823	; 0xc0000001
    a884:	ldrd	pc, [r8], #134	; 0x86
    a888:			; <UNDEFINED> instruction: 0xf107ca07
    a88c:	stm	r3, {r2, r4, r5, r7, sl, fp}
    a890:	ldmib	sp, {r0, r1, r2}^
    a894:			; <UNDEFINED> instruction: 0xf8c7013f
    a898:			; <UNDEFINED> instruction: 0xf8c780b0
    a89c:	strmi	lr, [r3], -r0, asr #1
    a8a0:	andeq	lr, r3, ip, lsl #17
    a8a4:	ldrb	fp, [r0, -r8, lsr #18]
    a8a8:	ldmvs	fp, {r0, r1, r2, r3, r4, sp, lr}^
    a8ac:			; <UNDEFINED> instruction: 0xf43f2b00
    a8b0:	ldmdavs	r8, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
    a8b4:	rscsle	r4, r7, r0, asr r5
    a8b8:			; <UNDEFINED> instruction: 0xf0012103
    a8bc:			; <UNDEFINED> instruction: 0x4629ffbb
    a8c0:	strmi	r2, [r4], -r3, lsl #4
    a8c4:			; <UNDEFINED> instruction: 0xf0014650
    a8c8:	blmi	ff14a71c <fchmod@plt+0xff147cd0>
    a8cc:	mvnne	pc, r0, asr #4
    a8d0:			; <UNDEFINED> instruction: 0xf103447b
    a8d4:	blmi	ff08b12c <fchmod@plt+0xff0886e0>
    a8d8:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a8dc:	stmiami	r1, {lr}^
    a8e0:			; <UNDEFINED> instruction: 0xf7fe4478
    a8e4:	blcs	188c08 <fchmod@plt+0x1861bc>
    a8e8:	msrhi	CPSR_sx, r0
    a8ec:	ldrdcs	pc, [r8], #134	; 0x86
    a8f0:			; <UNDEFINED> instruction: 0xf47f2a00
    a8f4:	blcs	1b62f8 <fchmod@plt+0x1b38ac>
    a8f8:	msrhi	CPSR_s, r0
    a8fc:	smlsdeq	r3, lr, sl, lr
    a900:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {3}
    a904:	blcs	257b8 <fchmod@plt+0x22d6c>
    a908:	ldmibmi	r7!, {r0, r1, r4, r5, ip, lr, pc}
    a90c:	ldmmi	r7!, {r0, r2, r9, sp}
    a910:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a914:	ldcl	7, cr15, [r4, #988]	; 0x3dc
    a918:	ldrbmi	r9, [r0], -r4
    a91c:			; <UNDEFINED> instruction: 0xffe0f001
    a920:	strmi	r9, [r2], -r4, lsl #18
    a924:			; <UNDEFINED> instruction: 0xf0004620
    a928:			; <UNDEFINED> instruction: 0xf8d4fa41
    a92c:			; <UNDEFINED> instruction: 0x63afc004
    a930:	cdpeq	0, 0, cr15, cr2, cr12, {0}
    a934:	ldmibvs	r3!, {r1, r5, r6, r9, sl, sp, lr, pc}
    a938:			; <UNDEFINED> instruction: 0xf47f2b00
    a93c:			; <UNDEFINED> instruction: 0xf001aea1
    a940:	strt	pc, [r5], fp, ror #16
    a944:	blcs	a5018 <fchmod@plt+0xa25cc>
    a948:	svcge	0x0041f67f
    a94c:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    a950:			; <UNDEFINED> instruction: 0xf47f2b00
    a954:	stmibmi	r6!, {r0, r1, r4, r9, sl, fp, sp, pc}
    a958:	stmiami	r6!, {r0, r2, r9, sp}
    a95c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    a960:	stc	7, cr15, [lr, #988]!	; 0x3dc
    a964:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
    a968:	strtmi	r4, [r0], -r1, lsl #12
    a96c:	blx	7c6974 <fchmod@plt+0x7c3f28>
    a970:	ldmdbvs	r1!, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
    a974:	cmnle	fp, r0, lsl #18
    a978:	blcc	a4e4c <fchmod@plt+0xa2400>
    a97c:	ldmdble	sp, {r1, r8, r9, fp, sp}
    a980:	blcs	64a14 <fchmod@plt+0x61fc8>
    a984:	svcge	0x0051f47f
    a988:	blcs	64e5c <fchmod@plt+0x62410>
    a98c:	tstcs	r0, r8, lsl pc
    a990:			; <UNDEFINED> instruction: 0xf8d4d026
    a994:			; <UNDEFINED> instruction: 0xf01cc004
    a998:			; <UNDEFINED> instruction: 0xf43f0f02
    a99c:	ldrt	sl, [r7], -sp, asr #30
    a9a0:			; <UNDEFINED> instruction: 0xf83af001
    a9a4:	strbmi	r2, [r0], -r1, lsl #16
    a9a8:	mrcge	4, 7, APSR_nzcv, cr12, cr15, {3}
    a9ac:	blcs	64c60 <fchmod@plt+0x62214>
    a9b0:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    a9b4:	stc2l	0, cr15, [r4], {1}
    a9b8:	ldrbt	r4, [sp], -r7, lsl #12
    a9bc:			; <UNDEFINED> instruction: 0xf0004650
    a9c0:	stmdavs	r3!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a9c4:	blcs	65090 <fchmod@plt+0x62644>
    a9c8:	stmdbcs	r0, {r0, r1, r2, r4, r8, ip, lr, pc}
    a9cc:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    a9d0:	stmdbcs	r0, {r0, r4, r5, r6, r8, fp, sp, lr}
    a9d4:	ldmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
    a9d8:	svclt	0x00182b01
    a9dc:	bicsle	r2, r8, r0, lsl #2
    a9e0:	ldmvs	fp, {r0, r1, r3, r5, r6, r7, fp, sp, lr}
    a9e4:	svclt	0x001c2b01
    a9e8:	ldrdgt	pc, [r4], -r4
    a9ec:	bicsle	r2, r2, r0, lsl #2
    a9f0:	ldrbmi	r2, [r0], -r0, lsl #2
    a9f4:			; <UNDEFINED> instruction: 0xff9af000
    a9f8:			; <UNDEFINED> instruction: 0xf8d469b1
    a9fc:	ldr	ip, [r4, -r4]
    aa00:	eoreq	pc, ip, r5, lsl #2
    aa04:			; <UNDEFINED> instruction: 0xf0034659
    aa08:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    aa0c:	svcge	0x0003f6bf
    aa10:	stmdbcs	r1, {r0, r3, r5, r6, r8, sl, sp, lr, pc}
    aa14:	ldrsbtvc	pc, [ip], r6	; <UNPREDICTABLE>
    aa18:	stclge	6, cr15, [r2, #252]!	; 0xfc
    aa1c:	eoreq	pc, ip, #1073741825	; 0x40000001
    aa20:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    aa24:	stm	r8, {r0, r1, r2, r9, fp, lr, pc}
    aa28:	svccs	0x00000007
    aa2c:	svcge	0x005ef43f
    aa30:	andcs	r4, r5, #1867776	; 0x1c8000
    aa34:	ldrbtmi	r4, [r9], #-2162	; 0xfffff78e
    aa38:			; <UNDEFINED> instruction: 0xf7f74478
    aa3c:	andls	lr, r2, r2, asr #26
    aa40:			; <UNDEFINED> instruction: 0xf0014650
    aa44:	stmdbls	r2, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    aa48:	strtmi	r4, [r0], -r2, lsl #12
    aa4c:			; <UNDEFINED> instruction: 0xf996f000
    aa50:	blcs	64ae4 <fchmod@plt+0x62098>
    aa54:	tstcs	r0, r8, lsl pc
    aa58:	mcrge	4, 7, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    aa5c:	stmdage	sl, {r0, r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    aa60:			; <UNDEFINED> instruction: 0xf80af003
    aa64:			; <UNDEFINED> instruction: 0xf1b99b02
    aa68:	svclt	0x00180f00
    aa6c:	blcs	13674 <fchmod@plt+0x10c28>
    aa70:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    aa74:	andcs	r4, r5, #1622016	; 0x18c000
    aa78:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
    aa7c:			; <UNDEFINED> instruction: 0xf7f74478
    aa80:	bvs	fe885f08 <fchmod@plt+0xfe8834bc>
    aa84:			; <UNDEFINED> instruction: 0xf8bef7fe
    aa88:	strbmi	r6, [r0], -r9, ror #17
    aa8c:	stc2	0, cr15, [r8], #4
    aa90:	ldr	r4, [r1], -r7, lsl #12
    aa94:	andcs	r4, r5, #1523712	; 0x174000
    aa98:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
    aa9c:			; <UNDEFINED> instruction: 0xe7cc4478
    aaa0:	andcs	r4, r5, #92, 18	; 0x170000
    aaa4:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
    aaa8:			; <UNDEFINED> instruction: 0xf7f74478
    aaac:	strmi	lr, [r1], -sl, lsl #26
    aab0:			; <UNDEFINED> instruction: 0xf0004620
    aab4:			; <UNDEFINED> instruction: 0xf8d8f963
    aab8:	vst4.8	{d16-d19}, [pc], r4
    aabc:	blmi	15e71a0 <fchmod@plt+0x15e4754>
    aac0:	andls	r4, r0, r7, asr sl
    aac4:	ldmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    aac8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    aacc:			; <UNDEFINED> instruction: 0xffd2f7fd
    aad0:	andcs	r4, r5, #1392640	; 0x154000
    aad4:	ldrbtmi	r4, [r9], #-2133	; 0xfffff7ab
    aad8:			; <UNDEFINED> instruction: 0xf7f74478
    aadc:			; <UNDEFINED> instruction: 0x4601ecf2
    aae0:			; <UNDEFINED> instruction: 0xf0004620
    aae4:	ldmdbmi	r2, {r0, r1, r3, r6, r8, fp, ip, sp, lr, pc}^
    aae8:	ldmdami	r2, {r0, r2, r9, sp}^
    aaec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    aaf0:	stcl	7, cr15, [r6], #988	; 0x3dc
    aaf4:	bmi	145d83c <fchmod@plt+0x145adf0>
    aaf8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    aafc:	strtmi	r4, [r0], -r1, lsl #12
    ab00:			; <UNDEFINED> instruction: 0xf93cf000
    ab04:	andcs	r4, r5, #1277952	; 0x138000
    ab08:	ldrbtmi	r4, [r9], #-2126	; 0xfffff7b2
    ab0c:			; <UNDEFINED> instruction: 0xf7f74478
    ab10:			; <UNDEFINED> instruction: 0x4601ecd8
    ab14:			; <UNDEFINED> instruction: 0xf0004620
    ab18:	stmdbmi	fp, {r0, r4, r5, r8, fp, ip, sp, lr, pc}^
    ab1c:	stmdami	fp, {r0, r2, r9, sp}^
    ab20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ab24:	stcl	7, cr15, [ip], {247}	; 0xf7
    ab28:	bmi	129d854 <fchmod@plt+0x129ae08>
    ab2c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ab30:	strtmi	r4, [r0], -r1, lsl #12
    ab34:			; <UNDEFINED> instruction: 0xf922f000
    ab38:	ldrmi	r4, [sl], -r7, asr #18
    ab3c:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    ab40:			; <UNDEFINED> instruction: 0xe77a4478
    ab44:	andcs	r4, r5, #1146880	; 0x118000
    ab48:	ldrbtmi	r4, [r9], #-2118	; 0xfffff7ba
    ab4c:			; <UNDEFINED> instruction: 0xe7744478
    ab50:	andcs	r4, r5, #1130496	; 0x114000
    ab54:	strcs	r4, [ip], #-2117	; 0xfffff7bb
    ab58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ab5c:	ldc	7, cr15, [r0], #988	; 0x3dc
    ab60:	strtmi	r2, [r9], -r3, lsl #4
    ab64:	ldrbmi	r4, [r0], -r6, lsl #12
    ab68:	cdp2	0, 4, cr15, cr2, cr1, {0}
    ab6c:	strmi	r2, [r7], -r1, lsl #2
    ab70:	eoreq	pc, ip, r5, lsl #2
    ab74:	blx	1ac6b7c <fchmod@plt+0x1ac4130>
    ab78:	blmi	f64e34 <fchmod@plt+0xf623e8>
    ab7c:	blx	11c46a <fchmod@plt+0x119a1e>
    ab80:	strmi	pc, [r2], -r5, lsl #8
    ab84:	ldrdeq	pc, [r4], -r8
    ab88:	stmdals	r5, {r0, ip, pc}
    ab8c:	ldrtmi	r5, [r0], -r5, asr #17
    ab90:	stmdbpl	ip!, {r3, r4, r5, r8, r9, fp, lr}
    ab94:	strls	r4, [r0], #-1147	; 0xfffffb85
    ab98:			; <UNDEFINED> instruction: 0xf834f7fe
    ab9c:	ldc	7, cr15, [ip], {247}	; 0xf7
    aba0:	andeq	r0, r0, r4, lsl #5
    aba4:	andeq	fp, r0, r2, lsr #32
    aba8:	andeq	lr, r1, sl, lsl #17
    abac:	andeq	lr, r1, sl, asr r8
    abb0:			; <UNDEFINED> instruction: 0xfffff8b9
    abb4:	andeq	fp, r0, r4, lsl r3
    abb8:	muleq	r0, sl, r2
    abbc:	andeq	fp, r0, ip, asr #29
    abc0:	muleq	r1, ip, r5
    abc4:	andeq	fp, r0, r8, rrx
    abc8:	andeq	fp, r0, r6, lsr r3
    abcc:	andeq	fp, r0, ip, asr #32
    abd0:	andeq	fp, r0, sl, asr #32
    abd4:	strdeq	fp, [r0], -ip
    abd8:	andeq	fp, r0, r4, ror r0
    abdc:			; <UNDEFINED> instruction: 0x0000b4b0
    abe0:	strdeq	fp, [r0], -r0
    abe4:	andeq	fp, r0, r4, asr r2
    abe8:	strheq	fp, [r0], -ip
    abec:	ldrdeq	fp, [r0], -lr
    abf0:	andeq	sl, r0, r0, lsr #29
    abf4:	muleq	r0, r2, r1
    abf8:	andeq	sl, r0, sl, lsr #29
    abfc:	ldrdeq	sl, [r0], -r6
    ac00:	strheq	fp, [r0], -r8
    ac04:	muleq	r0, r6, r1
    ac08:	andeq	fp, r0, r4, ror r0
    ac0c:	ldrdeq	sl, [r0], -r2
    ac10:	andeq	fp, r0, r4, asr r0
    ac14:	andeq	sl, r0, r2, ror #30
    ac18:	andeq	fp, r0, r8, asr #32
    ac1c:	andeq	fp, r0, r4, lsr r0
    ac20:			; <UNDEFINED> instruction: 0x0000b2b8
    ac24:	andeq	fp, r0, sl, rrx
    ac28:	ldrdeq	sl, [r0], -r6
    ac2c:	andeq	fp, r0, r8, lsl r0
    ac30:	andeq	sl, r0, r8, asr #27
    ac34:	andeq	fp, r0, r2
    ac38:	strdeq	sl, [r0], -ip
    ac3c:	andeq	sl, r0, r2, lsl #28
    ac40:	andeq	sl, r0, lr, ror #30
    ac44:	andeq	sl, r0, r4, ror #31
    ac48:	andeq	sl, r0, r4, ror #26
    ac4c:	andeq	sl, r0, lr, asr #31
    ac50:	andeq	fp, r0, r4, lsr #22
    ac54:	andeq	sl, r0, r2, asr #26
    ac58:	strdeq	sl, [r0], -lr
    ac5c:			; <UNDEFINED> instruction: 0x0000afb0
    ac60:	andeq	sl, r0, r2, asr lr
    ac64:	andeq	sl, r0, r4, lsr #31
    ac68:	strdeq	sl, [r0], -r8
    ac6c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    ac70:	andeq	r0, r0, ip, asr #5
    ac74:	andeq	fp, r0, r8, lsr #32
    ac78:			; <UNDEFINED> instruction: 0x4615b538
    ac7c:			; <UNDEFINED> instruction: 0xf940f7ff
    ac80:			; <UNDEFINED> instruction: 0xf7ff4604
    ac84:			; <UNDEFINED> instruction: 0x4629f979
    ac88:			; <UNDEFINED> instruction: 0xf7ff4620
    ac8c:			; <UNDEFINED> instruction: 0x4605fbdf
    ac90:			; <UNDEFINED> instruction: 0xf7ff4620
    ac94:			; <UNDEFINED> instruction: 0x4628fb77
    ac98:	svclt	0x0000bd38
    ac9c:			; <UNDEFINED> instruction: 0xf5adb5f0
    aca0:	stcmi	13, cr7, [ip, #-28]!	; 0xffffffe4
    aca4:	blmi	b368c0 <fchmod@plt+0xb33e74>
    aca8:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    acac:	ldrtmi	r4, [r8], -lr, lsl #12
    acb0:	stmiapl	fp!, {r0, r5, r7, r9, fp, sp, lr}^
    acb4:	addvc	pc, r0, #1325400064	; 0x4f000000
    acb8:	orrls	r6, r5, #1769472	; 0x1b0000
    acbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    acc0:			; <UNDEFINED> instruction: 0xf8e4f002
    acc4:	tstlt	r0, #96, 18	; 0x180000
    acc8:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    accc:	stmibvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    acd0:			; <UNDEFINED> instruction: 0xf0012201
    acd4:	stclge	13, cr15, [r5, #-564]	; 0xfffffdcc
    acd8:	addvc	pc, r0, #1325400064	; 0x4f000000
    acdc:	strtmi	r4, [r8], -r1, lsl #12
    ace0:			; <UNDEFINED> instruction: 0xf8d4f002
    ace4:	ldmdami	lr, {r0, r2, r3, r4, r8, fp, lr}
    ace8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    acec:			; <UNDEFINED> instruction: 0xf7f74478
    acf0:	blvs	945c98 <fchmod@plt+0x94324c>
    acf4:	addvs	pc, r0, #1325400064	; 0x4f000000
    acf8:	strls	r2, [r2, #-257]	; 0xfffffeff
    acfc:	stmib	sp, {r0, r1, r9, sl, ip, pc}^
    ad00:	strmi	r7, [r3], -r0, lsl #8
    ad04:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    ad08:	ldc	7, cr15, [r8, #-988]	; 0xfffffc24
    ad0c:	ldmdbmi	r6, {r1, r4, sp, lr, pc}
    ad10:	ldmdami	r6, {r0, r2, r9, sp}
    ad14:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ad18:	bl	ff4c8cfc <fchmod@plt+0xff4c62b0>
    ad1c:			; <UNDEFINED> instruction: 0xf44f6b24
    ad20:	smlabbcs	r1, r0, r2, r6
    ad24:	strls	r9, [r0, -r2, lsl #12]
    ad28:	strmi	r9, [r3], -r1, lsl #8
    ad2c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    ad30:	stc	7, cr15, [r4, #-988]	; 0xfffffc24
    ad34:	blmi	21d578 <fchmod@plt+0x21ab2c>
    ad38:	stmdami	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    ad3c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    ad40:	blls	fe164db0 <fchmod@plt+0xfe162364>
    ad44:	qaddle	r4, sl, r2
    ad48:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
    ad4c:			; <UNDEFINED> instruction: 0xf7f7bdf0
    ad50:	svclt	0x0000ebc4
    ad54:	andeq	lr, r1, lr, asr r0
    ad58:	andeq	r0, r0, r4, lsl #5
    ad5c:	strheq	fp, [r0], -sl
    ad60:	andeq	sl, r0, r4, lsl #28
    ad64:	andeq	r1, r2, r6, asr r4
    ad68:	ldrdeq	fp, [r0], -r0
    ad6c:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    ad70:	andeq	r1, r2, lr, lsr #8
    ad74:	ldrdeq	sp, [r1], -r0
    ad78:	andeq	r1, r2, lr, lsl r4
    ad7c:	stmdbmi	r9, {r1, r2, r3, sl, ip, sp, pc}
    ad80:	addlt	fp, r2, r0, lsl #10
    ad84:	blge	dd5ac <fchmod@plt+0xdab60>
    ad88:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    ad8c:	blne	148ee0 <fchmod@plt+0x146494>
    ad90:	andls	r6, r1, #1179648	; 0x120000
    ad94:	andeq	pc, r0, #79	; 0x4f
    ad98:			; <UNDEFINED> instruction: 0xf7ff9300
    ad9c:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ada0:			; <UNDEFINED> instruction: 0xff48f7fd
    ada4:	andeq	sp, r1, r0, lsl #31
    ada8:	andeq	r0, r0, r4, lsl #5
    adac:	ldmdbmi	r1, {r1, r2, r3, sl, ip, sp, pc}
    adb0:	addlt	fp, r2, r0, lsl #10
    adb4:	blge	dd5fc <fchmod@plt+0xdabb0>
    adb8:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    adbc:	blne	148f10 <fchmod@plt+0x1464c4>
    adc0:	andls	r6, r1, #1179648	; 0x120000
    adc4:	andeq	pc, r0, #79	; 0x4f
    adc8:			; <UNDEFINED> instruction: 0xf7ff9300
    adcc:	stmdbls	r0, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    add0:	cdp2	0, 14, cr15, cr6, cr1, {0}
    add4:	blmi	21d600 <fchmod@plt+0x21abb4>
    add8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    addc:	blls	64e4c <fchmod@plt+0x62400>
    ade0:	qaddle	r4, sl, r4
    ade4:			; <UNDEFINED> instruction: 0xf85db002
    ade8:	andlt	lr, r3, r4, lsl #22
    adec:			; <UNDEFINED> instruction: 0xf7f74770
    adf0:	svclt	0x0000eb74
    adf4:	andeq	sp, r1, r0, asr pc
    adf8:	andeq	r0, r0, r4, lsl #5
    adfc:	andeq	sp, r1, r0, lsr pc
    ae00:	ldrlt	fp, [r0, #-1038]	; 0xfffffbf2
    ae04:	ldcmi	0, cr11, [r9], {133}	; 0x85
    ae08:	bmi	675a2c <fchmod@plt+0x672fe0>
    ae0c:			; <UNDEFINED> instruction: 0xf853447c
    ae10:	stmiapl	r2!, {r2, r8, r9, fp, ip}
    ae14:	ldmdavs	r2, {r2, r9, sl, lr}
    ae18:			; <UNDEFINED> instruction: 0xf04f9203
    ae1c:	movwls	r0, #4608	; 0x1200
    ae20:			; <UNDEFINED> instruction: 0xff3cf7ff
    ae24:	strmi	r9, [r1], -r1, lsl #20
    ae28:			; <UNDEFINED> instruction: 0xf7fea802
    ae2c:	stmiavs	r3!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
    ae30:	blcs	652c0 <fchmod@plt+0x62874>
    ae34:	tstle	r3, r2, lsl #18
    ae38:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    ae3c:	cdp2	0, 14, cr15, cr8, cr1, {0}
    ae40:			; <UNDEFINED> instruction: 0xf7f79802
    ae44:	bmi	3459cc <fchmod@plt+0x342f80>
    ae48:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    ae4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ae50:	subsmi	r9, sl, r3, lsl #22
    ae54:	andlt	sp, r5, r8, lsl #2
    ae58:			; <UNDEFINED> instruction: 0x4010e8bd
    ae5c:	ldrbmi	fp, [r0, -r3]!
    ae60:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    ae64:	mcr2	7, 6, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    ae68:	bl	dc8e4c <fchmod@plt+0xdc6400>
    ae6c:	strdeq	sp, [r1], -ip
    ae70:	andeq	r0, r0, r4, lsl #5
    ae74:	andeq	sl, r0, r6, ror #3
    ae78:			; <UNDEFINED> instruction: 0x0001debe
    ae7c:			; <UNDEFINED> instruction: 0x0000a1be
    ae80:			; <UNDEFINED> instruction: 0x4603b538
    ae84:	cmnlt	r8, r0, lsl #16
    ae88:	and	r4, r1, sp, lsl #12
    ae8c:	cmplt	r8, r0, ror #18
    ae90:	ldrmi	r4, [ip], -r9, lsr #12
    ae94:	bl	19c8e78 <fchmod@plt+0x19c642c>
    ae98:	tsteq	r4, #4, 2	; <UNPREDICTABLE>
    ae9c:	mvnsle	r2, r0, lsl #16
    aea0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    aea4:	strtmi	r4, [r0], -r4, lsl #12
    aea8:	svclt	0x0000bd38
    aeac:			; <UNDEFINED> instruction: 0x4604b538
    aeb0:	strmi	fp, [sp], -r8, asr #2
    aeb4:	stmdavs	r4!, {r0, sp, lr, pc}
    aeb8:	stmdavs	r0!, {r2, r3, r5, r8, ip, sp, pc}^
    aebc:			; <UNDEFINED> instruction: 0xf7f74629
    aec0:	stmdacs	r0, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
    aec4:			; <UNDEFINED> instruction: 0x4620d1f7
    aec8:	svclt	0x0000bd38
    aecc:			; <UNDEFINED> instruction: 0x4605b570
    aed0:	addlt	r7, r4, r0, lsl #16
    aed4:	teqcs	r8, r0	; <illegal shifter operand>
    aed8:			; <UNDEFINED> instruction: 0xf83cf7fb
    aedc:	eorsle	r2, r7, r0, lsl #16
    aee0:	blmi	88f3c <fchmod@plt+0x864f0>
    aee4:	mnfmi<illegal precision>	f3, f4
    aee8:	teqcs	r8, lr, ror r4
    aeec:			; <UNDEFINED> instruction: 0xf7fb4620
    aef0:			; <UNDEFINED> instruction: 0x4621f831
    aef4:	ldrtmi	r4, [r0], -r3, lsl #12
    aef8:			; <UNDEFINED> instruction: 0xf7f7b913
    aefc:	teqlt	r0, r8, ror #23
    af00:	blmi	88f5c <fchmod@plt+0x86510>
    af04:	mvnsle	r2, r0, lsl #24
    af08:	andlt	r2, r4, r0
    af0c:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    af10:	ldmdami	r6, {r0, r2, r9, sp}
    af14:	cfldrsmi	mvf4, [r6, #-484]	; 0xfffffe1c
    af18:			; <UNDEFINED> instruction: 0xf7f74478
    af1c:	ldrbtmi	lr, [sp], #-2770	; 0xfffff52e
    af20:	strvs	pc, [r0, #1285]	; 0x505
    af24:			; <UNDEFINED> instruction: 0x46192396
    af28:	stmib	sp, {r0, r9, sp}^
    af2c:	andls	r4, r0, r1, lsl #12
    af30:			; <UNDEFINED> instruction: 0xf7f74628
    af34:	strtmi	lr, [r8], -r0, lsl #27
    af38:	ldcllt	0, cr11, [r0, #-16]!
    af3c:	andcs	r4, r5, #212992	; 0x34000
    af40:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
    af44:	andlt	r4, r4, r8, ror r4
    af48:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    af4c:	blt	fedc8f30 <fchmod@plt+0xfedc64e4>
    af50:	andcs	r4, r5, #163840	; 0x28000
    af54:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    af58:	andlt	r4, r4, r8, ror r4
    af5c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    af60:	blt	feb48f44 <fchmod@plt+0xfeb464f8>
    af64:	andeq	fp, r0, r4, lsr #3
    af68:	andeq	sl, r0, r0, asr #30
    af6c:	ldrdeq	sl, [r0], -r8
    af70:	andeq	r1, r2, lr, lsr r2
    af74:	andeq	sl, r0, lr, asr #29
    af78:	andeq	sl, r0, ip, lsr #23
    af7c:	ldrdeq	sl, [r0], -r2
    af80:	muleq	r0, r8, fp
    af84:	ldrblt	r2, [r0, #2561]!	; 0xa01
    af88:	addlt	r4, r5, r6, lsl #12
    af8c:	eorsle	r4, r6, ip, lsl #12
    af90:	andle	r2, ip, r2, lsl #20
    af94:	blmi	a775e4 <fchmod@plt+0xa74b98>
    af98:	stmdami	r9!, {r0, r5, r7, r8, sp}
    af9c:	andls	r4, r0, #2063597568	; 0x7b000000
    afa0:			; <UNDEFINED> instruction: 0x461a4478
    afa4:	andcc	r4, r8, #39936	; 0x9c00
    afa8:			; <UNDEFINED> instruction: 0xf7fd447b
    afac:	stmdavs	pc, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    afb0:	ldrtmi	r4, [sl], -r5, lsr #18
    afb4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    afb8:	stc2l	0, cr15, [ip], {2}
    afbc:	teqlt	sp, r5, ror #16
    afc0:			; <UNDEFINED> instruction: 0xf7f74628
    afc4:			; <UNDEFINED> instruction: 0x4629eb78
    afc8:	ldrtmi	r4, [r0], -r2, lsl #12
    afcc:	stc2l	0, cr15, [r8], #8
    afd0:	orrslt	r6, r5, r5, lsr #17
    afd4:	orrlt	r7, r3, fp, lsr #16
    afd8:			; <UNDEFINED> instruction: 0x212d4630
    afdc:	ldc2	0, cr15, [ip], #-8
    afe0:	strmi	r6, [r8], -r1, lsr #17
    afe4:			; <UNDEFINED> instruction: 0xf7f79103
    afe8:	stmdbls	r3, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    afec:	ldrtmi	r4, [r0], -r2, lsl #12
    aff0:	pop	{r0, r2, ip, sp, pc}
    aff4:			; <UNDEFINED> instruction: 0xf00240f0
    aff8:	ldrdlt	fp, [r5], -r3
    affc:	stmdavs	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    b000:	bicsle	r2, r5, r0, lsl #30
    b004:	cmnlt	r5, sp, asr #16
    b008:			; <UNDEFINED> instruction: 0x4628213a
    b00c:	bl	17c8ff0 <fchmod@plt+0x17c65a4>
    b010:	bicle	r2, sp, r0, lsl #16
    b014:	stmdacs	r0, {r5, r7, fp, sp, lr}
    b018:	ldrsbcs	sp, [sl, -r2]!
    b01c:	bl	15c9000 <fchmod@plt+0x15c65b4>
    b020:	bicle	r2, r5, r0, lsl #16
    b024:	stmvs	sp, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    b028:	rscle	r2, r6, r0, lsl #26
    b02c:			; <UNDEFINED> instruction: 0x4628213a
    b030:	bl	1349014 <fchmod@plt+0x13465c8>
    b034:			; <UNDEFINED> instruction: 0xd1bb2800
    b038:	svclt	0x0000e7cc
    b03c:	strdeq	fp, [r0], -r0
    b040:	andeq	sl, r0, r8, lsr #30
    b044:	strdeq	sl, [r0], -r8
    b048:	andeq	sl, r0, r6, ror #29
    b04c:	addlt	fp, r2, r0, ror r5
    b050:	strmi	r4, [r5], -lr, lsl #12
    b054:	ldc2	0, cr15, [r8, #8]!
    b058:	bmi	677d00 <fchmod@plt+0x6752b4>
    b05c:	ldrbtmi	r2, [sl], #-780	; 0xfffffcf4
    b060:	addsmi	pc, ip, r2, lsl #4
    b064:	ldrmi	pc, [r8], #2258	; 0x8d2
    b068:			; <UNDEFINED> instruction: 0xf1042c09
    b06c:	blx	cb47a <fchmod@plt+0xc8a2e>
    b070:	svclt	0x00120004
    b074:	ldrne	pc, [r8], #2242	; 0x8c2
    b078:			; <UNDEFINED> instruction: 0xf8c22300
    b07c:	mulls	r1, r8, r4
    b080:	blx	ff0c7092 <fchmod@plt+0xff0c4646>
    b084:	stmdals	r1, {r1, r4, r5, r9, sl, lr}
    b088:			; <UNDEFINED> instruction: 0xf7ff4629
    b08c:	stmdals	r1, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b090:	ldc2	0, cr15, [r8], {2}
    b094:	andcs	r4, ip, #11264	; 0x2c00
    b098:	blx	9c28e <fchmod@plt+0x99842>
    b09c:			; <UNDEFINED> instruction: 0xf8d43404
    b0a0:	andlt	r0, r2, r4, lsr #9
    b0a4:	stcmi	13, cr11, [r8], {112}	; 0x70
    b0a8:	stmdami	r8, {r0, r2, r9, sp}
    b0ac:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    b0b0:			; <UNDEFINED> instruction: 0xf7f74621
    b0b4:	adcmi	lr, r0, #24576	; 0x6000
    b0b8:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
    b0bc:			; <UNDEFINED> instruction: 0xe7f04478
    b0c0:	strdeq	r1, [r2], -lr
    b0c4:	andeq	r1, r2, r4, asr #1
    b0c8:	andeq	sl, r0, ip, lsr lr
    b0cc:	andeq	sl, r0, r2, asr #20
    b0d0:	andeq	sl, r0, r4, lsr lr
    b0d4:	mvnsmi	lr, #737280	; 0xb4000
    b0d8:	bmi	feb1c93c <fchmod@plt+0xfeb19ef0>
    b0dc:	blmi	feb1c8fc <fchmod@plt+0xfeb19eb0>
    b0e0:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    b0e4:	strmi	r7, [ip], -r8, lsl #16
    b0e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    b0ec:			; <UNDEFINED> instruction: 0xf04f9301
    b0f0:	stmdblt	r8!, {r8, r9}
    b0f4:			; <UNDEFINED> instruction: 0xf814e096
    b0f8:	stmdacs	r0, {r0, r8, r9, sl, fp}
    b0fc:	addshi	pc, r2, r0
    b100:			; <UNDEFINED> instruction: 0xf7fa2101
    b104:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b108:	stmdavc	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b10c:			; <UNDEFINED> instruction: 0xf0002800
    b110:	strtmi	r8, [r5], -r9, lsl #1
    b114:			; <UNDEFINED> instruction: 0xf815e002
    b118:			; <UNDEFINED> instruction: 0xb1a80f01
    b11c:			; <UNDEFINED> instruction: 0xf7fa2101
    b120:	stmdacs	r0, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    b124:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
    b128:	ldmdblt	r8, {r3, r5, r7, r9, sl, lr}
    b12c:			; <UNDEFINED> instruction: 0xf818e00c
    b130:	cmplt	r8, r1, lsl #30
    b134:			; <UNDEFINED> instruction: 0xf7fa2101
    b138:	stmdacs	r0, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    b13c:			; <UNDEFINED> instruction: 0xf898d1f7
    b140:	blcs	17148 <fchmod@plt+0x146fc>
    b144:	addhi	pc, r5, r0, asr #32
    b148:			; <UNDEFINED> instruction: 0x4620213a
    b14c:	b	fefc9130 <fchmod@plt+0xfefc66e4>
    b150:	mvnslt	r4, r0, lsl #13
    b154:	b	ff9c9138 <fchmod@plt+0xff9c66ec>
    b158:	andcs	r2, sl, #0, 6
    b15c:	andvs	r4, r3, r9, ror #12
    b160:	strtmi	r4, [r0], -r1, lsl #13
    b164:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b168:	adcmi	r9, r2, #0, 20
    b16c:	sbcshi	pc, ip, r0
    b170:	cmnle	sl, r2, asr #10
    b174:	vmlal.s8	q9, d0, d0
    b178:			; <UNDEFINED> instruction: 0xf8d980ef
    b17c:	stmdbcs	r2!, {ip}
    b180:	rscshi	pc, r6, r0
    b184:	mrrcne	8, 5, r7, r4, cr1
    b188:			; <UNDEFINED> instruction: 0xf0002900
    b18c:	ldrsbtvs	r8, [r0], -r9
    b190:	eorsvs	lr, r0, r0
    b194:	strtmi	r1, [r0], -r9, lsr #22
    b198:			; <UNDEFINED> instruction: 0xffa4f005
    b19c:	rsbsvs	r2, r0, sp, lsr #2
    b1a0:			; <UNDEFINED> instruction: 0xf7f74605
    b1a4:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    b1a8:	addshi	pc, r3, r0
    b1ac:	andcs	r4, r0, #3145728	; 0x300000
    b1b0:	blcs	891c4 <fchmod@plt+0x86778>
    b1b4:	bcs	292c4 <fchmod@plt+0x26878>
    b1b8:	addshi	pc, lr, r0
    b1bc:	adcsvs	r6, r3, r5, ror r8
    b1c0:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    b1c4:	addhi	pc, ip, r0
    b1c8:	stfnee	f2, [ip], #-128	; 0xffffff80
    b1cc:	mcr2	7, 6, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    b1d0:			; <UNDEFINED> instruction: 0xf0002800
    b1d4:	stmdavc	r8!, {r0, r2, r3, r4, r7, pc}^
    b1d8:	subsle	r2, r2, r0, lsl #16
    b1dc:	ldrbtmi	r4, [sp], #-3437	; 0xfffff293
    b1e0:			; <UNDEFINED> instruction: 0xf814e003
    b1e4:	stmdacs	r0, {r0, r8, r9, sl, fp}
    b1e8:			; <UNDEFINED> instruction: 0x2120d04b
    b1ec:	mrc2	7, 5, pc, cr2, cr10, {7}
    b1f0:	mvnsle	r2, r0, lsl #16
    b1f4:	tstcs	r8, r0, lsr #16
    b1f8:	mcr2	7, 5, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    b1fc:	mvnsle	r2, r0, lsl #16
    b200:	strtmi	r7, [r8], -r1, lsr #16
    b204:	b	18c91e8 <fchmod@plt+0x18c679c>
    b208:	mvnle	r2, r0, lsl #16
    b20c:	andcs	r4, r5, #1605632	; 0x188000
    b210:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
    b214:			; <UNDEFINED> instruction: 0xf7f74478
    b218:			; <UNDEFINED> instruction: 0x4601e954
    b21c:			; <UNDEFINED> instruction: 0xf7fd4638
    b220:	and	pc, sl, sp, asr #29
    b224:	andcs	r4, r5, #1540096	; 0x178000
    b228:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
    b22c:			; <UNDEFINED> instruction: 0xf7f74478
    b230:	strmi	lr, [r1], -r8, asr #18
    b234:			; <UNDEFINED> instruction: 0xf7fd4638
    b238:	bmi	170ae14 <fchmod@plt+0x17083c8>
    b23c:	ldrbtmi	r4, [sl], #-2900	; 0xfffff4ac
    b240:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b244:	subsmi	r9, sl, r1, lsl #22
    b248:	addshi	pc, lr, r0, asr #32
    b24c:	pop	{r0, r1, ip, sp, pc}
    b250:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}^
    b254:	ldmdami	r6, {r0, r2, r9, sp}^
    b258:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b25c:	ldmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b260:	ldrtmi	r4, [r8], -r1, lsl #12
    b264:	mrc2	7, 6, pc, cr14, cr13, {7}
    b268:	ldmdbmi	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    b26c:	ldmdami	r2, {r0, r2, r9, sp}^
    b270:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b274:	stmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b278:	ldrtmi	r4, [r8], -r1, lsl #12
    b27c:	mrc2	7, 6, pc, cr2, cr13, {7}
    b280:	ldmvs	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b284:	tstlt	r0, #32, 16	; 0x200000
    b288:	ldrbtmi	r4, [sp], #-3404	; 0xfffff2b4
    b28c:			; <UNDEFINED> instruction: 0xf814e002
    b290:	mvnlt	r0, r1, lsl #30
    b294:			; <UNDEFINED> instruction: 0xf7fa2120
    b298:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    b29c:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    b2a0:			; <UNDEFINED> instruction: 0xf7fa2118
    b2a4:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    b2a8:	stmdavc	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    b2ac:			; <UNDEFINED> instruction: 0xf7f74628
    b2b0:	stmdacs	r0, {r1, r2, r3, r9, fp, sp, lr, pc}
    b2b4:	stmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}^
    b2b8:	stmdami	r2, {r0, r2, r9, sp}^
    b2bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b2c0:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b2c4:	ldrtmi	r4, [r8], -r1, lsl #12
    b2c8:	mrc2	7, 3, pc, cr8, cr13, {7}
    b2cc:			; <UNDEFINED> instruction: 0x2000e7b5
    b2d0:	blmi	f851a4 <fchmod@plt+0xf82758>
    b2d4:	adcsvs	r4, r3, fp, ror r4
    b2d8:	stmdacs	r0, {r3, r5, fp, ip, sp, lr}
    b2dc:	svcge	0x0074f47f
    b2e0:	andcs	r4, r5, #950272	; 0xe8000
    b2e4:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
    b2e8:			; <UNDEFINED> instruction: 0xf7f74478
    b2ec:	strmi	lr, [r1], -sl, ror #17
    b2f0:			; <UNDEFINED> instruction: 0xf7fd4638
    b2f4:			; <UNDEFINED> instruction: 0xe7a0fe97
    b2f8:	andcs	r4, r5, #884736	; 0xd8000
    b2fc:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    b300:			; <UNDEFINED> instruction: 0xf7f74478
    b304:			; <UNDEFINED> instruction: 0x4601e8de
    b308:			; <UNDEFINED> instruction: 0xf7fd4638
    b30c:	ldr	pc, [r4, fp, lsl #29]
    b310:	andcs	r4, r5, #819200	; 0xc8000
    b314:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    b318:			; <UNDEFINED> instruction: 0xf7f74478
    b31c:			; <UNDEFINED> instruction: 0x4601e8d2
    b320:			; <UNDEFINED> instruction: 0xf7fd4638
    b324:	str	pc, [r8, fp, asr #28]
    b328:	andcs	r4, r5, #753664	; 0xb8000
    b32c:	ldrbtmi	r4, [r9], #-2094	; 0xfffff7d2
    b330:			; <UNDEFINED> instruction: 0xf7f74478
    b334:	strmi	lr, [r1], -r6, asr #17
    b338:			; <UNDEFINED> instruction: 0xf7fd4638
    b33c:			; <UNDEFINED> instruction: 0xe77cfe73
    b340:	andcs	r4, r5, #688128	; 0xa8000
    b344:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    b348:			; <UNDEFINED> instruction: 0xf7f74478
    b34c:			; <UNDEFINED> instruction: 0x4601e8ba
    b350:			; <UNDEFINED> instruction: 0xf7fd4638
    b354:	ldrb	pc, [r0, -r7, ror #28]!	; <UNPREDICTABLE>
    b358:	andcs	r4, r5, #622592	; 0x98000
    b35c:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    b360:			; <UNDEFINED> instruction: 0xf7f74478
    b364:	strmi	lr, [r1], -lr, lsr #17
    b368:			; <UNDEFINED> instruction: 0xf7fd4638
    b36c:			; <UNDEFINED> instruction: 0xe764fe5b
    b370:	andcs	r4, r5, #557056	; 0x88000
    b374:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    b378:			; <UNDEFINED> instruction: 0xf7f74478
    b37c:	strmi	lr, [r1], -r2, lsr #17
    b380:			; <UNDEFINED> instruction: 0xf7fd4638
    b384:	ldrb	pc, [r8, -pc, asr #28]	; <UNPREDICTABLE>
    b388:	stmia	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b38c:	andeq	sp, r1, r6, lsr #24
    b390:	andeq	r0, r0, r4, lsl #5
    b394:	andeq	sl, r0, lr, lsr lr
    b398:	andeq	sl, r0, r2, lsl lr
    b39c:	ldrdeq	sl, [r0], -ip
    b3a0:	andeq	sl, r0, sl, asr #28
    b3a4:	andeq	sl, r0, r4, asr #17
    b3a8:	andeq	sp, r1, sl, asr #21
    b3ac:	andeq	sl, r0, r0, lsr #25
    b3b0:	muleq	r0, r6, r8
    b3b4:	andeq	sl, r0, r8, asr #25
    b3b8:	andeq	sl, r0, lr, ror r8
    b3bc:			; <UNDEFINED> instruction: 0x0000adbe
    b3c0:	muleq	r0, r0, sp
    b3c4:	andeq	sl, r0, r2, lsr r8
    b3c8:	andeq	r8, r0, ip, lsl r3
    b3cc:	strdeq	sl, [r0], -r2
    b3d0:	andeq	sl, r0, r8, lsl #16
    b3d4:			; <UNDEFINED> instruction: 0x0000acbe
    b3d8:	strdeq	sl, [r0], -r0
    b3dc:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b3e0:	ldrdeq	sl, [r0], -r8
    b3e4:	andeq	sl, r0, lr, ror #23
    b3e8:	andeq	sl, r0, r0, asr #15
    b3ec:	andeq	sl, r0, lr, asr #24
    b3f0:	andeq	sl, r0, r8, lsr #15
    b3f4:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b3f8:	muleq	r0, r0, r7
    b3fc:	andeq	sl, r0, r2, lsl #24
    b400:	andeq	sl, r0, r8, ror r7
    b404:			; <UNDEFINED> instruction: 0xf100b570
    b408:	addlt	r0, r2, r8, lsl #12
    b40c:	strmi	r4, [r4], -sp, lsl #12
    b410:	andls	r4, r1, #48, 12	; 0x3000000
    b414:	mcr2	7, 6, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    b418:	ldrtmi	r9, [r2], -r1, lsl #18
    b41c:			; <UNDEFINED> instruction: 0xf7ff4628
    b420:	cmplt	r0, r9, asr lr	; <UNPREDICTABLE>
    b424:	ldrbeq	r6, [fp], -r3, ror #16
    b428:			; <UNDEFINED> instruction: 0xf04fbf57
    b42c:			; <UNDEFINED> instruction: 0xf04f30ff
    b430:	movwcs	r3, #8447	; 0x20ff
    b434:	andlt	r6, r2, r3, lsr #1
    b438:	svclt	0x0000bd70
    b43c:			; <UNDEFINED> instruction: 0x4604b538
    b440:	tstlt	r1, r5, lsl r6
    b444:	cmnlt	r3, fp, lsl #16
    b448:	stmdbmi	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    b44c:	stmdami	r9, {r0, r2, r9, sp}
    b450:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b454:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b458:	strmi	r4, [r1], -sl, lsr #12
    b45c:			; <UNDEFINED> instruction: 0xf7ff4620
    b460:	stmdbmi	r5, {r0, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    b464:	stmdami	r5, {r0, r2, r9, sp}
    b468:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b46c:	svclt	0x0000e7f2
    b470:	andeq	sl, r0, ip, lsr #7
    b474:	muleq	r0, lr, r6
    b478:			; <UNDEFINED> instruction: 0x0000a3b8
    b47c:	andeq	sl, r0, r6, lsl #13
    b480:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    b484:	ldrmi	r4, [r6], -r5, lsl #12
    b488:	ldmdavc	fp, {r0, r1, r7, r8, ip, sp, pc}
    b48c:	ldfltp	f3, [r0, #-12]!
    b490:	andcs	r4, r5, #245760	; 0x3c000
    b494:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    b498:			; <UNDEFINED> instruction: 0xf7f74478
    b49c:			; <UNDEFINED> instruction: 0x4632e812
    b4a0:	strtmi	r4, [r8], -r1, lsl #12
    b4a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b4a8:	stclt	7, cr15, [r0], {255}	; 0xff
    b4ac:	stmdami	sl, {r2, r3, r9, sl, lr}
    b4b0:	andcs	r4, r5, #163840	; 0x28000
    b4b4:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    b4b8:	stmda	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b4bc:			; <UNDEFINED> instruction: 0x46014632
    b4c0:			; <UNDEFINED> instruction: 0xf7ff4628
    b4c4:	blmi	1ca698 <fchmod@plt+0x1c7c4c>
    b4c8:	tstcc	r8, #2063597568	; 0x7b000000
    b4cc:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    b4d0:	andeq	sl, r0, sl, lsl #7
    b4d4:	andeq	sl, r0, r8, asr r6
    b4d8:	andeq	sl, r0, ip, lsr r6
    b4dc:	andeq	sl, r0, r6, asr #6
    b4e0:	andeq	sl, r0, r4, asr #23
    b4e4:			; <UNDEFINED> instruction: 0x4604b538
    b4e8:	stmdavc	r2, {r6, r7, r8, ip, sp, pc}
    b4ec:			; <UNDEFINED> instruction: 0xf7f7b1ba
    b4f0:	cdpne	8, 4, cr14, cr2, cr2, {7}
    b4f4:	bcs	11788 <fchmod@plt+0xed3c>
    b4f8:	strcs	fp, [r0, #-4040]	; 0xfffff038
    b4fc:	and	sp, ip, r4, lsl #24
    b500:	subsvc	r1, sp, sl, lsl fp
    b504:	vstrle	s4, [r8, #-0]
    b508:	stmdbne	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
    b50c:	rscsle	r2, r7, pc, lsr #18
    b510:	stmdacs	pc!, {r3, r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
    b514:	stmdbcs	lr!, {r3, r8, r9, sl, fp, ip, sp, pc}
    b518:	mrrcne	0, 15, sp, r0, cr2
    b51c:			; <UNDEFINED> instruction: 0x4610bd38
    b520:	svclt	0x0000bd38
    b524:	and	r7, r5, r3, lsl #16
    b528:	blcs	be963c <fchmod@plt+0xbe6bf0>
    b52c:	andcc	sp, r1, r6, lsl #2
    b530:	svccc	0x0001f810
    b534:	rscsle	r2, fp, pc, lsr #22
    b538:	rscsle	r2, r5, lr, lsr #22
    b53c:	svclt	0x00004770
    b540:			; <UNDEFINED> instruction: 0x212fb510
    b544:			; <UNDEFINED> instruction: 0xf7f74604
    b548:	smlatblt	r8, r4, r9, lr
    b54c:	ldclt	0, cr3, [r0, #-4]
    b550:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    b554:	stmdami	sl, {r1, r9, sl, lr}
    b558:	addlt	fp, r3, r0, lsl #10
    b55c:	andls	r4, r1, #120, 8	; 0x78000000
    b560:	ldmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b564:	strmi	r9, [r1], -r1, lsl #20
    b568:	stmdami	r6, {r4, r5, r8, ip, sp, pc}
    b56c:	andlt	r4, r3, r8, ror r4
    b570:	bl	1496ec <fchmod@plt+0x146ca0>
    b574:	stcllt	0, cr15, [r0], #-4
    b578:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
    b57c:	svclt	0x0000e7f5
    b580:	andeq	sl, r0, r4, asr fp
    b584:	andeq	sl, r0, ip, asr #22
    b588:	andeq	sl, r0, lr, lsr #22
    b58c:	mvnsmi	lr, #737280	; 0xb4000
    b590:	addlt	r4, r3, r0, lsl #13
    b594:	stmdavc	ip, {r1, r3, r5, r8, r9, ip, sp, pc}
    b598:			; <UNDEFINED> instruction: 0xf8dfb3ac
    b59c:	mcrrne	0, 7, r9, pc, cr0
    b5a0:			; <UNDEFINED> instruction: 0x46064615
    b5a4:	strd	r4, [ip], -r9
    b5a8:	svceq	0x0080f014
    b5ac:	tstle	ip, r3, lsr r6
    b5b0:	stccs	13, cr3, [r0, #-4]
    b5b4:			; <UNDEFINED> instruction: 0xf803dd13
    b5b8:	ldrmi	r4, [lr], -r1, lsl #22
    b5bc:	blmi	89620 <fchmod@plt+0x86bd4>
    b5c0:	ldfcsp	f3, [ip], {108}	; 0x6c
    b5c4:	stfccd	f5, [r2, #-960]	; 0xfffffc40
    b5c8:	stccs	6, cr4, [r0, #-204]	; 0xffffff34
    b5cc:			; <UNDEFINED> instruction: 0xf803dd07
    b5d0:	rsbsvc	r4, r4, r2, lsl #22
    b5d4:			; <UNDEFINED> instruction: 0xf817461e
    b5d8:			; <UNDEFINED> instruction: 0x2c004b01
    b5dc:	movwcs	sp, #497	; 0x1f1
    b5e0:			; <UNDEFINED> instruction: 0x46407033
    b5e4:	pop	{r0, r1, ip, sp, pc}
    b5e8:	stccc	3, cr8, [r4, #-960]	; 0xfffffc40
    b5ec:	stccs	6, cr4, [r0, #-192]	; 0xffffff40
    b5f0:			; <UNDEFINED> instruction: 0xf04f464b
    b5f4:			; <UNDEFINED> instruction: 0xf04f32ff
    b5f8:	ldflee	f0, [r0, #4]!
    b5fc:	strcc	r9, [r4], -r0, lsl #8
    b600:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b604:			; <UNDEFINED> instruction: 0x4606e7da
    b608:	svclt	0x0000e7e9
    b60c:	andeq	sl, r0, r4, lsr #22
    b610:	ldrlt	r6, [r0, #-2315]	; 0xfffff6f5
    b614:	rsbsmi	pc, r0, #50331648	; 0x3000000
    b618:	svcmi	0x0000f5b2
    b61c:	andsle	r4, lr, r4, lsl #12
    b620:	mvnmi	pc, #50331648	; 0x3000000
    b624:	svcmi	0x0080f5b3
    b628:			; <UNDEFINED> instruction: 0xf5b2bf18
    b62c:	svclt	0x00144f20
    b630:	movwcs	r2, #769	; 0x301
    b634:	svcpl	0x0080f5b2
    b638:	movwcs	fp, #3852	; 0xf0c
    b63c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    b640:	vst4.8	{d27,d29,d31,d33}, [pc :128], fp
    b644:	strtmi	r7, [r0], -r0, asr #3
    b648:	ldmib	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b64c:	strtmi	fp, [r0], -r8, ror #18
    b650:	svc	0x0056f7f6
    b654:	svclt	0x00183800
    b658:	submi	r2, r0, #1
    b65c:			; <UNDEFINED> instruction: 0xf413bd10
    b660:	svclt	0x00146f60
    b664:	movwcs	r2, #769	; 0x301
    b668:			; <UNDEFINED> instruction: 0xf04fe7ea
    b66c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    b670:	ldrdgt	pc, [ip], #-143	; 0xffffff71
    b674:	ldrlt	r4, [r0, #-2835]!	; 0xfffff4ed
    b678:			; <UNDEFINED> instruction: 0xb09d44fc
    b67c:			; <UNDEFINED> instruction: 0xf85c4604
    b680:	andcs	r3, r3, r3
    b684:	strtmi	r4, [r1], -sp, ror #12
    b688:	ldmdavs	fp, {r1, r3, r5, r9, sl, lr}
    b68c:			; <UNDEFINED> instruction: 0xf04f931b
    b690:			; <UNDEFINED> instruction: 0xf7f70300
    b694:	stmdblt	r8!, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    b698:	strtmi	r4, [r0], -r9, lsr #12
    b69c:			; <UNDEFINED> instruction: 0xffb8f7ff
    b6a0:	blmi	21decc <fchmod@plt+0x21b480>
    b6a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b6a8:	blls	6e5718 <fchmod@plt+0x6e2ccc>
    b6ac:	qaddle	r4, sl, r4
    b6b0:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    b6b4:	rscscc	pc, pc, pc, asr #32
    b6b8:			; <UNDEFINED> instruction: 0xf7f6e7f2
    b6bc:	svclt	0x0000ef0e
    b6c0:	muleq	r1, r0, r6
    b6c4:	andeq	r0, r0, r4, lsl #5
    b6c8:	andeq	sp, r1, r4, ror #12
    b6cc:			; <UNDEFINED> instruction: 0x4605b5f8
    b6d0:	mrc	7, 6, APSR_nzcv, cr12, cr6, {7}
    b6d4:			; <UNDEFINED> instruction: 0xf7f7b1d8
    b6d8:	stmdavs	r7, {r1, r2, r5, fp, sp, lr, pc}
    b6dc:	svccs	0x00144606
    b6e0:			; <UNDEFINED> instruction: 0x4628d11e
    b6e4:			; <UNDEFINED> instruction: 0xffc4f7ff
    b6e8:			; <UNDEFINED> instruction: 0x46046837
    b6ec:	blmi	4f9c34 <fchmod@plt+0x4f71e8>
    b6f0:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    b6f4:	subcs	r4, r0, sl, lsr #12
    b6f8:			; <UNDEFINED> instruction: 0xf0034479
    b6fc:	eorsvs	pc, r7, r9, lsl #30
    b700:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b704:			; <UNDEFINED> instruction: 0xf7f64638
    b708:	strmi	lr, [r3], -r6, lsr #31
    b70c:	stmdbmi	sp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    b710:	strtmi	r4, [sl], -r4, lsl #12
    b714:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    b718:	cdp2	0, 15, cr15, cr10, cr3, {0}
    b71c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b720:			; <UNDEFINED> instruction: 0xf04f4638
    b724:			; <UNDEFINED> instruction: 0xf7f634ff
    b728:	stmdbmi	r7, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    b72c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    b730:	subcs	r4, r0, r3, lsl #12
    b734:	cdp2	0, 14, cr15, cr12, cr3, {0}
    b738:			; <UNDEFINED> instruction: 0xe7e16037
    b73c:	andeq	sl, r0, r0, ror #19
    b740:	andeq	sl, r0, r4, lsl sl
    b744:			; <UNDEFINED> instruction: 0x0000a9be
    b748:	andeq	sl, r0, r2, asr #19
    b74c:	addlt	fp, r2, r0, ror r5
    b750:			; <UNDEFINED> instruction: 0xf7ff4604
    b754:	stmdavc	r3, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    b758:	subsle	r2, sl, r0, lsl #22
    b75c:	andcs	r4, r8, r2, asr #20
    b760:	strtmi	r4, [r3], -r2, asr #18
    b764:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b768:	cdp2	0, 13, cr15, cr2, cr3, {0}
    b76c:			; <UNDEFINED> instruction: 0xf7f64620
    b770:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    b774:			; <UNDEFINED> instruction: 0xf7f6d035
    b778:	stmdavs	r2, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b77c:	bcs	a1cf98 <fchmod@plt+0xa1a54c>
    b780:	bcs	bb3e8 <fchmod@plt+0xb899c>
    b784:	bcs	53f840 <fchmod@plt+0x53cdf4>
    b788:	bcs	7bf820 <fchmod@plt+0x7bcdd4>
    b78c:	bcs	9ff840 <fchmod@plt+0x9fcdf4>
    b790:	bcs	47b3f8 <fchmod@plt+0x4789ac>
    b794:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
    b798:			; <UNDEFINED> instruction: 0xd12c2500
    b79c:	ldc2l	0, cr15, [ip], {1}
    b7a0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    b7a4:	bmi	cbf8a8 <fchmod@plt+0xcbce5c>
    b7a8:	ldmdbmi	r2!, {r0, r1, r5, r9, sl, lr}
    b7ac:	ldrbtmi	r2, [sl], #-8
    b7b0:			; <UNDEFINED> instruction: 0xf0034479
    b7b4:	ldmdbmi	r0!, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    b7b8:	andcs	r4, r5, #48, 16	; 0x300000
    b7bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b7c0:	mrc	7, 3, APSR_nzcv, cr14, cr6, {7}
    b7c4:	strmi	r4, [r1], -sl, lsr #12
    b7c8:	andlt	r4, r2, r0, lsr r6
    b7cc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b7d0:	ldcllt	0, cr15, [r0], #4
    b7d4:			; <UNDEFINED> instruction: 0xf7ff4620
    b7d8:	tstlt	r0, fp, asr #30	; <UNPREDICTABLE>
    b7dc:	bcs	52588c <fchmod@plt+0x522e40>
    b7e0:	ldrdlt	sp, [r2], -r3
    b7e4:	tstcs	r0, r0, ror sp
    b7e8:			; <UNDEFINED> instruction: 0xf7f74620
    b7ec:	stmdacs	r0, {r3, fp, sp, lr, pc}
    b7f0:	tstcs	lr, #11264	; 0x2c00
    b7f4:	stmdbmi	r2!, {r0, r1, r3, r5, sp, lr}
    b7f8:	stmdami	r2!, {r0, r2, r9, sp}
    b7fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b800:	mrc	7, 2, APSR_nzcv, cr14, cr6, {7}
    b804:			; <UNDEFINED> instruction: 0xf7fd4621
    b808:	stmdavs	fp!, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}
    b80c:	mvnsle	r2, r2, lsl #22
    b810:	blmi	7857b4 <fchmod@plt+0x782d68>
    b814:	bmi	753e10 <fchmod@plt+0x7513c4>
    b818:	ldrbtmi	r4, [fp], #-2077	; 0xfffff7e3
    b81c:	strls	r4, [r0], #-1146	; 0xfffffb86
    b820:			; <UNDEFINED> instruction: 0xf7fd4478
    b824:	blmi	709cc8 <fchmod@plt+0x70727c>
    b828:	andmi	lr, r0, sp, asr #19
    b82c:	bmi	69ca20 <fchmod@plt+0x699fd4>
    b830:			; <UNDEFINED> instruction: 0x46194d1a
    b834:			; <UNDEFINED> instruction: 0x4618461c
    b838:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    b83c:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    b840:	mrc	7, 0, APSR_nzcv, cr2, cr6, {7}
    b844:	andcs	r4, r5, #376832	; 0x5c000
    b848:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b84c:	mrc	7, 1, APSR_nzcv, cr8, cr6, {7}
    b850:	andcs	r4, r5, #344064	; 0x54000
    b854:			; <UNDEFINED> instruction: 0x46064479
    b858:			; <UNDEFINED> instruction: 0xf7f64628
    b85c:			; <UNDEFINED> instruction: 0x4622ee32
    b860:	ldrtmi	r4, [r0], -r1, lsl #12
    b864:			; <UNDEFINED> instruction: 0xf9ecf7fd
    b868:	andeq	sl, r0, r0, ror sl
    b86c:	andeq	sl, r0, sl, lsl #20
    b870:	andeq	sl, r0, r6, lsr #20
    b874:	andeq	sl, r0, ip, lsl #20
    b878:	andeq	sl, r0, r8, ror #19
    b87c:	andeq	sl, r0, r2, lsr r3
    b880:	andeq	sl, r0, ip, ror r9
    b884:	strdeq	sl, [r0], -r2
    b888:	andeq	sl, r0, r2, lsl r9
    b88c:			; <UNDEFINED> instruction: 0x0000a9b8
    b890:	andeq	sl, r0, r0, lsr r9
    b894:	andeq	r6, r0, r4, lsl pc
    b898:	andeq	sl, r0, r6, ror #18
    b89c:			; <UNDEFINED> instruction: 0x0000a2b4
    b8a0:	andeq	sl, r0, lr, asr r9
    b8a4:	andeq	r8, r0, lr, asr #23
    b8a8:	andeq	sl, r0, r0, asr r9
    b8ac:	addmi	r6, sl, #32768	; 0x8000
    b8b0:	ldrlt	sp, [r0, #-22]	; 0xffffffea
    b8b4:	stmdavs	r4, {r1, r7, ip, sp, pc}
    b8b8:	ldrdcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    b8bc:	movwcc	fp, #6482	; 0x1952
    b8c0:	rsccc	pc, r8, r4, asr #17
    b8c4:	blle	3164cc <fchmod@plt+0x313a80>
    b8c8:	tstvs	r1, r1, lsl #6
    b8cc:	sbcscc	pc, r1, r0, lsl #17
    b8d0:	ldclt	0, cr11, [r0, #-8]
    b8d4:	mvnsle	r2, r0, lsl #18
    b8d8:			; <UNDEFINED> instruction: 0xf8c43b01
    b8dc:	ldrb	r3, [r1, r8, ror #1]!
    b8e0:	movwls	r4, #6000	; 0x1770
    b8e4:	stmdavs	r0!, {r1, r2, r3, r5, r8, sp}^
    b8e8:	bmi	15e500 <fchmod@plt+0x15bab4>
    b8ec:	ldrbtmi	r9, [fp], #-0
    b8f0:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    b8f4:			; <UNDEFINED> instruction: 0xf7fd4478
    b8f8:	svclt	0x0000f8bd
    b8fc:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    b900:	andeq	sl, r0, r2, asr #18
    b904:	andeq	sl, r0, r8, lsr #18
    b908:	tstmi	r9, #12779520	; 0xc30000
    b90c:	ldrbmi	r6, [r0, -r1, asr #1]!
    b910:	b	8e5c24 <fchmod@plt+0x8e31d8>
    b914:	sbcvs	r0, r1, r1, lsl #2
    b918:	svclt	0x00004770
    b91c:	sbcvs	r2, r3, r0, lsl #6
    b920:	svclt	0x00004770
    b924:	sbcvs	r6, r3, fp, asr #17
    b928:	svclt	0x00004770
    b92c:	ldrbmi	r6, [r0, -r1, lsl #1]!
    b930:			; <UNDEFINED> instruction: 0x4604b538
    b934:	eorcc	r2, ip, r0, lsl #10
    b938:	eorvs	r7, r5, r5, lsr #2
    b93c:	strpl	lr, [r4, #-2500]	; 0xfffff63c
    b940:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    b944:	stmib	r4, {r0, r2, r5, r9, sp, lr}^
    b948:			; <UNDEFINED> instruction: 0xf0025509
    b94c:	stmib	r4, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
    b950:	cfldr32lt	mvfx5, [r8, #-56]!	; 0xffffffc8
    b954:			; <UNDEFINED> instruction: 0x4604b538
    b958:	movwcs	r2, #25856	; 0x6500
    b95c:			; <UNDEFINED> instruction: 0xf8403020
    b960:			; <UNDEFINED> instruction: 0x61253c0c
    b964:	sbcspl	pc, r1, r4, lsl #17
    b968:	strpl	lr, [r2, #-2500]	; 0xfffff63c
    b96c:	strpl	lr, [r6, #-2500]	; 0xfffff63c
    b970:			; <UNDEFINED> instruction: 0xf924f002
    b974:	movwcs	r2, #512	; 0x200
    b978:	subseq	pc, r8, r4, lsl #2
    b97c:	teqcs	r2, #196, 18	; 0x310000
    b980:	sbcspl	pc, r0, r4, lsl #17
    b984:	sbcpl	pc, r4, r4, asr #17
    b988:	adcspl	pc, r0, r4, asr #17
    b98c:	adcpl	pc, ip, r4, asr #17
    b990:	strpl	lr, [sp, #-2500]!	; 0xfffff63c
    b994:	strpl	lr, [pc, #-2500]!	; afd8 <fchmod@plt+0x858c>
    b998:	eorspl	pc, r0, r4, lsl #17
    b99c:	stmib	r4, {r0, r2, r5, r6, r7, r9, sp, lr}^
    b9a0:	stmib	r4, {r0, r1, r2, r3, r8, sl, ip, lr}^
    b9a4:	strbtvs	r5, [r5], #1297	; 0x511
    b9a8:	ldrpl	lr, [r4, #-2500]	; 0xfffff63c
    b9ac:			; <UNDEFINED> instruction: 0xf906f002
    b9b0:	addseq	pc, r8, r4, lsl #2
    b9b4:	ldrpl	lr, [r9, #-2500]	; 0xfffff63c
    b9b8:	rsbspl	pc, r0, r4, lsl #17
    b9bc:	stmib	r4, {r0, r2, r5, r6, r7, r9, sl, sp, lr}^
    b9c0:	stmib	r4, {r0, r1, r2, r3, r4, r8, sl, ip, lr}^
    b9c4:			; <UNDEFINED> instruction: 0xf8c45521
    b9c8:	stmib	r4, {r2, r3, r7, ip, lr}^
    b9cc:			; <UNDEFINED> instruction: 0xf0025524
    b9d0:			; <UNDEFINED> instruction: 0x4628f8f5
    b9d4:	strpl	lr, [r9, #-2500]!	; 0xfffff63c
    b9d8:	cdp2	0, 8, cr15, cr8, cr2, {0}
    b9dc:	strmi	r6, [r3], -r5, ror #6
    b9e0:			; <UNDEFINED> instruction: 0x63a34628
    b9e4:	cdp2	0, 8, cr15, cr2, cr2, {0}
    b9e8:	andspl	lr, sp, r4, asr #19
    b9ec:	svclt	0x0000bd38
    b9f0:			; <UNDEFINED> instruction: 0x4604b538
    b9f4:	andcc	r2, r8, r0, lsl #10
    b9f8:	stmib	r4, {r0, r2, r5, r6, sp, lr}^
    b9fc:			; <UNDEFINED> instruction: 0xf7ff5538
    ba00:			; <UNDEFINED> instruction: 0xf8c4ffa9
    ba04:	stmib	r4, {r3, r5, r6, r7, ip, lr}^
    ba08:	cfldr32lt	mvfx4, [r8, #-8]!
    ba0c:	stmib	r1, {r0, r1, r6, r7, fp, sp, lr}^
    ba10:	sbcvs	r0, r1, r0, lsl #6
    ba14:	svclt	0x00004770
    ba18:	ldrdeq	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    ba1c:	svclt	0x00004770
    ba20:	msreq	CPSR_fs, #0, 2
    ba24:	strlt	r4, [r0, #-665]	; 0xfffffd67
    ba28:	eorsle	fp, r3, r3, lsl #1
    ba2c:	tstlt	fp, fp, lsl #16
    ba30:	andlt	r2, r3, r1
    ba34:	blx	149bb2 <fchmod@plt+0x147166>
    ba38:	tstlt	r3, fp, asr #18
    ba3c:	blcs	29ab0 <fchmod@plt+0x27064>
    ba40:	stmibvs	fp, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ba44:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    ba48:	mvnsle	r2, r0, lsl #22
    ba4c:	tstlt	r3, fp, asr #20
    ba50:	blcs	29ac4 <fchmod@plt+0x27078>
    ba54:	bvs	fe30020c <fchmod@plt+0xfe2fd7c0>
    ba58:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    ba5c:	mvnle	r2, r0, lsl #22
    ba60:	tstlt	r3, fp, lsl #20
    ba64:	blcs	29ad8 <fchmod@plt+0x2708c>
    ba68:	stmibvs	fp, {r1, r5, r6, r7, r8, ip, lr, pc}^
    ba6c:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    ba70:	bicsle	r2, sp, r0, lsl #22
    ba74:	eoreq	pc, ip, r1, lsl #2
    ba78:			; <UNDEFINED> instruction: 0xf0029101
    ba7c:	stmdbls	r1, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
    ba80:	bicsle	r2, r5, r0, lsl #16
    ba84:	blcs	268b8 <fchmod@plt+0x23e6c>
    ba88:	blvs	ff2401d8 <fchmod@plt+0xff23d78c>
    ba8c:	svclt	0x00183800
    ba90:	strb	r2, [lr, r1]
    ba94:	blcs	25ca8 <fchmod@plt+0x2325c>
    ba98:	stmiavs	r3, {r1, r3, r6, r7, r8, ip, lr, pc}^
    ba9c:	blcs	2fea8 <fchmod@plt+0x2d45c>
    baa0:	stmdbvs	r3, {r1, r2, r6, r7, r8, ip, lr, pc}
    baa4:	bicle	r2, r3, r0, lsl #22
    baa8:			; <UNDEFINED> instruction: 0xf0023020
    baac:	stmdbls	r1, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
    bab0:	adcsle	r2, fp, r0, lsl #16
    bab4:	svclt	0x0000e7bc
    bab8:	mvnsmi	lr, #737280	; 0xb4000
    babc:	ldmdavs	r3, {r2, r4, r9, sl, lr}
    bac0:	strmi	r4, [pc], -r6, lsl #12
    bac4:	movwcs	fp, #787	; 0x313
    bac8:	svcne	0x0004f852
    bacc:	addseq	r3, r8, r1, lsl #6
    bad0:	mvnsle	r2, r0, lsl #18
    bad4:			; <UNDEFINED> instruction: 0xf7fd6033
    bad8:	stmdavs	r3!, {r0, r2, r3, sl, fp, ip, sp, lr, pc}
    badc:	rsbsvs	r4, r0, r5, lsl #12
    bae0:			; <UNDEFINED> instruction: 0xf64fb193
    bae4:			; <UNDEFINED> instruction: 0xf6cf79fc
    bae8:	bl	fea6a2ec <fchmod@plt+0xfea678a0>
    baec:	strcc	r0, [r4], #-2308	; 0xfffff6fc
    baf0:	ldmdavs	r5!, {sp, lr, pc}^
    baf4:	bl	25d35c <fchmod@plt+0x25a910>
    baf8:	ldrmi	r0, [r8, r4, lsl #16]!
    bafc:	blcc	149c54 <fchmod@plt+0x147208>
    bb00:	andeq	pc, r8, r5, asr #16
    bb04:	mvnsle	r2, r0, lsl #22
    bb08:	mvnshi	lr, #12386304	; 0xbd0000
    bb0c:			; <UNDEFINED> instruction: 0xe7e14618
    bb10:	addlt	fp, r2, r0, ror r5
    bb14:			; <UNDEFINED> instruction: 0xf0004605
    bb18:	strcs	pc, [r0], #-3271	; 0xfffff339
    bb1c:	addeq	r6, r0, r8, lsr #32
    bb20:	blx	ffa49b1e <fchmod@plt+0xffa470d2>
    bb24:			; <UNDEFINED> instruction: 0xf0006068
    bb28:	strmi	pc, [r6], -r5, asr #25
    bb2c:	stmdavs	fp!, {r0, r1, sp, lr, pc}^
    bb30:	eoreq	pc, r4, r3, asr #16
    bb34:	ldrtmi	r3, [r0], -r1, lsl #8
    bb38:	stc2l	0, cr15, [sl]
    bb3c:	mvnsle	r2, r0, lsl #16
    bb40:			; <UNDEFINED> instruction: 0xf0004630
    bb44:	stmdavs	fp!, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    bb48:	smlatble	r1, r3, r2, r4
    bb4c:	ldcllt	0, cr11, [r0, #-8]!
    bb50:	cmpcs	sp, r5, lsl #20
    bb54:	movwls	r4, #6149	; 0x1805
    bb58:	blmi	15cd48 <fchmod@plt+0x15a2fc>
    bb5c:	strls	r4, [r0], #-1144	; 0xfffffb88
    bb60:			; <UNDEFINED> instruction: 0xf7fc447b
    bb64:	svclt	0x0000ff87
    bb68:	andeq	sl, r0, r0, asr #14
    bb6c:	andeq	sl, r0, ip, lsl r7
    bb70:	andeq	sl, r0, r4, ror #13
    bb74:	blcs	25b88 <fchmod@plt+0x2313c>
    bb78:	push	{r1, r4, r8, sl, fp, ip, lr, pc}
    bb7c:			; <UNDEFINED> instruction: 0x460541f0
    bb80:	ldrmi	r4, [r7], -r8, lsl #13
    bb84:	stmdavs	lr!, {sl, sp}^
    bb88:			; <UNDEFINED> instruction: 0x4628463a
    bb8c:	eorne	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    bb90:	tstlt	r9, r1, lsl #8
    bb94:	stmdavs	fp!, {r6, r7, r8, r9, sl, lr}
    bb98:	lfmle	f4, 2, [r4], #652	; 0x28c
    bb9c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bba0:	svclt	0x00004770
    bba4:	andcs	r4, r4, #11534336	; 0xb00000
    bba8:	stmdavs	r0, {r0, fp, sp, lr}^
    bbac:	mrclt	7, 5, APSR_nzcv, cr2, cr6, {7}
    bbb0:	strcs	fp, [r0, #-1336]	; 0xfffffac8
    bbb4:	andvs	r4, r5, r4, lsl #12
    bbb8:			; <UNDEFINED> instruction: 0xf7f66840
    bbbc:	rsbvs	lr, r5, r4, lsr #24
    bbc0:	svclt	0x0000bd38
    bbc4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    bbc8:	ldrbtmi	r4, [ip], #2836	; 0xb14
    bbcc:	addlt	fp, r6, r0, lsl r5
    bbd0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    bbd4:	stmdage	r2, {r2, r9, sl, lr}
    bbd8:	movwls	r6, #22555	; 0x581b
    bbdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bbe0:	cdp2	0, 14, cr15, cr10, cr0, {0}
    bbe4:	strmi	r9, [r8], -r3, lsl #18
    bbe8:			; <UNDEFINED> instruction: 0xf7f69101
    bbec:	stmdbls	r1, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    bbf0:	strtmi	r4, [r0], -r2, lsl #12
    bbf4:	cdp2	0, 13, cr15, cr4, cr1, {0}
    bbf8:			; <UNDEFINED> instruction: 0xf0014620
    bbfc:	bmi	24b790 <fchmod@plt+0x248d44>
    bc00:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    bc04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bc08:	subsmi	r9, sl, r5, lsl #22
    bc0c:	andlt	sp, r6, r1, lsl #2
    bc10:			; <UNDEFINED> instruction: 0xf7f6bd10
    bc14:	svclt	0x0000ec62
    bc18:	andeq	sp, r1, lr, lsr r1
    bc1c:	andeq	r0, r0, r4, lsl #5
    bc20:	andeq	sp, r1, r6, lsl #2
    bc24:	cdplt	0, 10, cr15, cr8, cr0, {0}
    bc28:			; <UNDEFINED> instruction: 0x4605b538
    bc2c:	ldrsblt	r6, [ip, #-148]	; 0xffffff6c
    bc30:	strtmi	r4, [r0], -r7, lsl #18
    bc34:			; <UNDEFINED> instruction: 0xf7f64479
    bc38:			; <UNDEFINED> instruction: 0x4621ebb4
    bc3c:	strtmi	r4, [r8], -r2, lsl #12
    bc40:	ldrhtmi	lr, [r8], -sp
    bc44:	cdplt	0, 10, cr15, cr12, cr1, {0}
    bc48:	ldmdavs	ip, {r0, r1, r3, fp, sp, lr}^
    bc4c:	svclt	0x0000e7f0
    bc50:	andeq	r8, r0, r4, lsl #29
    bc54:			; <UNDEFINED> instruction: 0xf8df460b
    bc58:	ldrlt	ip, [r0, #-68]	; 0xffffffbc
    bc5c:	ldrmi	r4, [r8], -r4, lsl #12
    bc60:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    bc64:	ldrmi	fp, [r1], -r2, lsl #1
    bc68:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    bc6c:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    bc70:			; <UNDEFINED> instruction: 0xf04f9301
    bc74:			; <UNDEFINED> instruction: 0xf0000300
    bc78:	bls	4b40c <fchmod@plt+0x489c0>
    bc7c:	strtmi	r4, [r0], -r1, lsl #12
    bc80:	cdp2	0, 8, cr15, cr14, cr1, {0}
    bc84:	blmi	19e4a8 <fchmod@plt+0x19ba5c>
    bc88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bc8c:	blls	65cfc <fchmod@plt+0x632b0>
    bc90:	qaddle	r4, sl, r1
    bc94:	ldclt	0, cr11, [r0, #-8]
    bc98:	ldc	7, cr15, [lr], {246}	; 0xf6
    bc9c:	andeq	sp, r1, r6, lsr #1
    bca0:	andeq	r0, r0, r4, lsl #5
    bca4:	andeq	sp, r1, r0, lsl #1
    bca8:			; <UNDEFINED> instruction: 0xf0002301
    bcac:	svclt	0x0000bd25
    bcb0:			; <UNDEFINED> instruction: 0x460cb570
    bcb4:	ldrmi	r6, [r6], -fp, lsl #18
    bcb8:	addslt	r4, ip, r0, lsr #18
    bcbc:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
    bcc0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bcc4:			; <UNDEFINED> instruction: 0xf04f921b
    bcc8:	stmdblt	fp, {r9}^
    bccc:	blmi	71e548 <fchmod@plt+0x71bafc>
    bcd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bcd4:	blls	6e5d44 <fchmod@plt+0x6e32f8>
    bcd8:	qsuble	r4, sl, ip
    bcdc:	ldcllt	0, cr11, [r0, #-112]!	; 0xffffff90
    bce0:			; <UNDEFINED> instruction: 0x46314a19
    bce4:	strtmi	r4, [r0], -r5, lsl #12
    bce8:			; <UNDEFINED> instruction: 0xf003447a
    bcec:			; <UNDEFINED> instruction: 0x466af91f
    bcf0:	andcs	r4, r3, r1, lsl #12
    bcf4:	mrc	7, 2, APSR_nzcv, cr0, cr6, {7}
    bcf8:	ble	555d00 <fchmod@plt+0x5532b4>
    bcfc:	ldc	7, cr15, [r2, #-984]	; 0xfffffc28
    bd00:	blcs	a5d14 <fchmod@plt+0xa32c8>
    bd04:	ldmdbmi	r1, {r1, r5, r6, r7, ip, lr, pc}
    bd08:	ldmdami	r1, {r0, r2, r9, sp}
    bd0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    bd10:	bl	ff5c9cf0 <fchmod@plt+0xff5c72a4>
    bd14:	andcs	r4, r1, #51380224	; 0x3100000
    bd18:	strtmi	r4, [r0], -r5, lsl #12
    bd1c:	stc2l	0, cr15, [r2, #-0]
    bd20:	strtmi	r4, [r8], -r1, lsl #12
    bd24:			; <UNDEFINED> instruction: 0xff8cf7fc
    bd28:	strtmi	r4, [r8], -sl, lsl #18
    bd2c:	ldrbtmi	r9, [r9], #-2580	; 0xfffff5ec
    bd30:	cdp2	0, 1, cr15, cr0, cr1, {0}
    bd34:			; <UNDEFINED> instruction: 0xf7f6e7ca
    bd38:	svclt	0x0000ebd0
    bd3c:	andeq	sp, r1, sl, asr #32
    bd40:	andeq	r0, r0, r4, lsl #5
    bd44:	andeq	sp, r1, r8, lsr r0
    bd48:	andeq	sl, r0, ip, asr #11
    bd4c:			; <UNDEFINED> instruction: 0x0000a5b0
    bd50:	andeq	r9, r0, r2, ror #27
    bd54:	andeq	sl, r0, r6, asr #11
    bd58:			; <UNDEFINED> instruction: 0x460cb530
    bd5c:	strmi	fp, [r5], -r3, lsl #1
    bd60:			; <UNDEFINED> instruction: 0xf0034608
    bd64:			; <UNDEFINED> instruction: 0xf894f983
    bd68:	ldrdlt	r3, [r3]
    bd6c:	ldrdmi	pc, [r4], #132	; 0x84
    bd70:			; <UNDEFINED> instruction: 0x2120b1ac
    bd74:			; <UNDEFINED> instruction: 0xf0014628
    bd78:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    bd7c:			; <UNDEFINED> instruction: 0x46086859
    bd80:			; <UNDEFINED> instruction: 0xf7f69101
    bd84:	stmdbls	r1, {r3, r4, r7, sl, fp, sp, lr, pc}
    bd88:	strtmi	r4, [r8], -r2, lsl #12
    bd8c:	cdp2	0, 0, cr15, cr8, cr1, {0}
    bd90:	strtmi	r2, [r8], -sl, lsl #2
    bd94:	stc2l	0, cr15, [r0, #-4]!
    bd98:	stccs	8, cr6, [r0], {36}	; 0x24
    bd9c:	andlt	sp, r3, r9, ror #3
    bda0:	svclt	0x0000bd30
    bda4:	msreq	CPSR_fs, #1073741824	; 0x40000000
    bda8:	mulle	r0, r3, r2
    bdac:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    bdb0:	addlt	r4, r3, r5, lsl #12
    bdb4:	strmi	r4, [ip], -r8, lsl #12
    bdb8:	stc2	0, cr15, [r4]
    bdbc:	strtmi	r4, [r0], -r1, lsl #12
    bdc0:			; <UNDEFINED> instruction: 0xf0009101
    bdc4:			; <UNDEFINED> instruction: 0xf7f6fd7f
    bdc8:	stmdbls	r1, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    bdcc:	strtmi	r4, [r8], -r2, lsl #12
    bdd0:	pop	{r0, r1, ip, sp, pc}
    bdd4:			; <UNDEFINED> instruction: 0xf0014030
    bdd8:	svclt	0x0000bde3
    bddc:	msreq	CPSR_fs, #1073741824	; 0x40000000
    bde0:	mulle	r0, r3, r2
    bde4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    bde8:	addlt	r4, r3, r5, lsl #12
    bdec:	strmi	r4, [ip], -r8, lsl #12
    bdf0:	ldc2l	0, cr15, [r6, #-0]
    bdf4:	strtmi	r4, [r0], -r1, lsl #12
    bdf8:			; <UNDEFINED> instruction: 0xf0009101
    bdfc:			; <UNDEFINED> instruction: 0xf7f6fd71
    be00:	stmdbls	r1, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    be04:	strtmi	r4, [r8], -r2, lsl #12
    be08:	pop	{r0, r1, ip, sp, pc}
    be0c:			; <UNDEFINED> instruction: 0xf0014030
    be10:	svclt	0x0000bdc7
    be14:	msreq	CPSR_fs, #1073741824	; 0x40000000
    be18:	mulle	r0, r3, r2
    be1c:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    be20:	addlt	r4, r3, r5, lsl #12
    be24:	strmi	r4, [ip], -r8, lsl #12
    be28:	ldc2	0, cr15, [lr, #-0]
    be2c:	strtmi	r4, [r0], -r1, lsl #12
    be30:			; <UNDEFINED> instruction: 0xf0009101
    be34:			; <UNDEFINED> instruction: 0xf7f6fd39
    be38:	stmdbls	r1, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}
    be3c:	strtmi	r4, [r8], -r2, lsl #12
    be40:	pop	{r0, r1, ip, sp, pc}
    be44:			; <UNDEFINED> instruction: 0xf0014030
    be48:	svclt	0x0000bdab
    be4c:			; <UNDEFINED> instruction: 0xf101b538
    be50:	addsmi	r0, r3, #44, 6	; 0xb0000000
    be54:	ldclt	0, cr13, [r8, #-0]
    be58:	strmi	r4, [r8], -r5, lsl #12
    be5c:			; <UNDEFINED> instruction: 0xf000460c
    be60:	strmi	pc, [r1], -fp, lsl #26
    be64:			; <UNDEFINED> instruction: 0xf0014628
    be68:			; <UNDEFINED> instruction: 0x4620fcf7
    be6c:	stc2	0, cr15, [ip, #-0]
    be70:	strtmi	r4, [r8], -r1, lsl #12
    be74:	ldc2l	0, cr15, [r0], #4
    be78:			; <UNDEFINED> instruction: 0xf0004620
    be7c:	strmi	pc, [r1], -sp, lsl #26
    be80:	pop	{r3, r5, r9, sl, lr}
    be84:			; <UNDEFINED> instruction: 0xf0014038
    be88:	svclt	0x0000bce7
    be8c:	ldrlt	fp, [r8, #-352]!	; 0xfffffea0
    be90:	strtmi	r4, [r5], -r4, lsl #12
    be94:	stmdbvs	r8!, {r2, r5, fp, sp, lr}
    be98:	b	fed49e78 <fchmod@plt+0xfed4742c>
    be9c:			; <UNDEFINED> instruction: 0xf7f64628
    bea0:			; <UNDEFINED> instruction: 0x2c00eab2
    bea4:	ldfltd	f5, [r8, #-980]!	; 0xfffffc2c
    bea8:	svclt	0x00004770
    beac:	svcmi	0x00f0e92d
    beb0:	ldmdbmi	pc!, {r0, r3, r7, r9, sl, lr}^	; <UNPREDICTABLE>
    beb4:	bmi	1ff80c8 <fchmod@plt+0x1ff567c>
    beb8:	stmdavc	r3, {r0, r3, r4, r5, r6, sl, lr}
    bebc:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    bec0:			; <UNDEFINED> instruction: 0xf04f9201
    bec4:	blcs	c6cc <fchmod@plt+0x9c80>
    bec8:	adchi	pc, r0, r0
    becc:	strmi	r2, [r5], -r0, lsl #12
    bed0:	stmdaeq	sp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bed4:	sub	r4, r5, r7, lsr r6
    bed8:	blcs	1eea08c <fchmod@plt+0x1ee7640>
    bedc:	cmncs	sp, r2, asr r1
    bee0:			; <UNDEFINED> instruction: 0xf7f64628
    bee4:			; <UNDEFINED> instruction: 0x4604ebf4
    bee8:			; <UNDEFINED> instruction: 0xf0002800
    beec:			; <UNDEFINED> instruction: 0xf10580cf
    bef0:	teqcs	fp, r2, lsl #22
    bef4:	beq	306d7c <fchmod@plt+0x304330>
    bef8:			; <UNDEFINED> instruction: 0x46524658
    befc:	ldcl	7, cr15, [r8], #-984	; 0xfffffc28
    bf00:	mvnlt	r4, r5, lsl #12
    bf04:	stc	7, cr15, [lr], {246}	; 0xf6
    bf08:	strbtmi	r2, [r9], -r0, lsl #4
    bf0c:	strmi	r6, [r2], r2
    bf10:			; <UNDEFINED> instruction: 0xf7f61c68
    bf14:	blls	4681c <fchmod@plt+0x43dd0>
    bf18:	blcs	1f69f8c <fchmod@plt+0x1f67540>
    bf1c:	addhi	pc, sp, r0, asr #32
    bf20:	ldrdcc	pc, [r0], -sl
    bf24:			; <UNDEFINED> instruction: 0xf0002b22
    bf28:	stmdacs	r0, {r0, r2, r5, r7, pc}
    bf2c:	beq	306dc8 <fchmod@plt+0x30437c>
    bf30:	submi	fp, r0, #732	; 0x2dc
    bf34:	movwcs	r6, #4272	; 0x10b0
    bf38:	svclt	0x00b860b0
    bf3c:	movwcs	r6, #8435	; 0x20f3
    bf40:	andeq	pc, r1, sl, lsl #2
    bf44:	stclne	0, cr6, [r5], #-460	; 0xfffffe34
    bf48:			; <UNDEFINED> instruction: 0xf9d4f7fd
    bf4c:			; <UNDEFINED> instruction: 0x46594652
    bf50:			; <UNDEFINED> instruction: 0xf7f66130
    bf54:	ldmdbvs	r3!, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    bf58:			; <UNDEFINED> instruction: 0xf8032200
    bf5c:	stmdavc	fp!, {r1, r3, sp}
    bf60:	subsle	r2, r2, r0, lsl #22
    bf64:	mcrcs	0, 0, r2, cr0, cr4, {0}
    bf68:			; <UNDEFINED> instruction: 0xf7fdd05d
    bf6c:	movwcs	pc, #2499	; 0x9c3	; <UNPREDICTABLE>
    bf70:	movwcc	lr, #2496	; 0x9c0
    bf74:	stmib	r0, {r0, r1, r8, sp, lr}^
    bf78:	eorsvs	r3, r0, r2, lsl #6
    bf7c:	stmdavc	fp!, {r1, r2, r9, sl, lr}
    bf80:	adcle	r2, r9, r4, lsr #22
    bf84:	and	r4, r2, ip, lsr #12
    bf88:	blcs	1eea09c <fchmod@plt+0x1ee7650>
    bf8c:	stclne	0, cr13, [r0], #-28	; 0xffffffe4
    bf90:			; <UNDEFINED> instruction: 0xf7f62124
    bf94:	stmdavc	r3, {r4, r5, r9, fp, sp, lr, pc}
    bf98:	blcs	1d7b0 <fchmod@plt+0x1ad64>
    bf9c:			; <UNDEFINED> instruction: 0xf104d1f4
    bfa0:	movwcs	r3, #6911	; 0x1aff
    bfa4:	andeq	lr, r5, sl, lsr #23
    bfa8:	andcc	r6, r2, r3, ror r0
    bfac:			; <UNDEFINED> instruction: 0xf9a2f7fd
    bfb0:	teqvs	r0, sl, lsr #11
    bfb4:			; <UNDEFINED> instruction: 0xf04fd323
    bfb8:	tstcs	sl, r9, lsl #24
    bfbc:	strmi	lr, [sl, #3]!
    bfc0:	andeq	pc, r1, r0, lsl #2
    bfc4:			; <UNDEFINED> instruction: 0x462bd31b
    bfc8:	blcs	8a01c <fchmod@plt+0x875d0>
    bfcc:	svclt	0x001c2a5c
    bfd0:	ldrmi	r7, [sp], -r2
    bfd4:	stmdavc	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    bfd8:	blcs	1c993e8 <fchmod@plt+0x1c9699c>
    bfdc:			; <UNDEFINED> instruction: 0xf880bf08
    bfe0:	rscle	r8, ip, r0
    bfe4:	svclt	0x00082b74
    bfe8:	andgt	pc, r0, r0, lsl #17
    bfec:	blcs	1bc0390 <fchmod@plt+0x1bbd944>
    bff0:	andvc	fp, r1, ip, lsl #30
    bff4:	strmi	r7, [sl, #3]!
    bff8:	andeq	pc, r1, r0, lsl #2
    bffc:	strtmi	sp, [r5], -r3, ror #5
    c000:	andvc	r2, r3, r0, lsl #6
    c004:	blcs	2a0b8 <fchmod@plt+0x2766c>
    c008:	bllt	10006c0 <fchmod@plt+0xffdc74>
    c00c:	andcs	r4, r5, #688128	; 0xa8000
    c010:	strcs	r4, [r0, -sl, lsr #16]
    c014:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c018:	b	14c9ff8 <fchmod@plt+0x14c75ac>
    c01c:	strbmi	r4, [r8], -r1, lsl #12
    c020:			; <UNDEFINED> instruction: 0xf800f7fd
    c024:			; <UNDEFINED> instruction: 0xf7fde01a
    c028:	stmib	r0, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
    c02c:	strmi	r6, [r7], -r0, lsl #12
    c030:	stmib	r0, {r1, r2, r8, sp, lr}^
    c034:	strmi	r6, [r6], -r2, lsl #12
    c038:	stmdbmi	r1!, {r0, r5, r7, r8, r9, sl, sp, lr, pc}
    c03c:	stmdami	r1!, {r0, r2, r9, sp}
    c040:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c044:	b	f4a024 <fchmod@plt+0xf475d8>
    c048:	ldmdavc	sl, {r8, r9, fp, ip, pc}
    c04c:	strbmi	r4, [r8], -r1, lsl #12
    c050:			; <UNDEFINED> instruction: 0xffe8f7fc
    c054:	smladxcs	r0, r8, r6, r4
    c058:			; <UNDEFINED> instruction: 0xff18f7ff
    c05c:	blmi	55e8cc <fchmod@plt+0x55be80>
    c060:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c064:	blls	660d4 <fchmod@plt+0x63688>
    c068:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    c06c:	andlt	r4, r3, r8, lsr r6
    c070:	svchi	0x00f0e8bd
    c074:	andcs	r4, r5, #344064	; 0x54000
    c078:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    c07c:			; <UNDEFINED> instruction: 0xf7f64478
    c080:	strmi	lr, [r1], -r0, lsr #20
    c084:			; <UNDEFINED> instruction: 0xf7fc4648
    c088:	strb	pc, [r3, sp, asr #31]!	; <UNPREDICTABLE>
    c08c:	andcs	r4, r5, #278528	; 0x44000
    c090:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    c094:			; <UNDEFINED> instruction: 0xf7f64478
    c098:			; <UNDEFINED> instruction: 0x4601ea14
    c09c:			; <UNDEFINED> instruction: 0xf7fc4648
    c0a0:	ldrtmi	pc, [r8], -r1, asr #31	; <UNPREDICTABLE>
    c0a4:	mrc2	7, 7, pc, cr2, cr15, {7}
    c0a8:	ldrb	r4, [r7, r7, lsr #12]
    c0ac:	b	54a08c <fchmod@plt+0x547640>
    c0b0:	andeq	ip, r1, r0, asr lr
    c0b4:	andeq	r0, r0, r4, lsl #5
    c0b8:	strdeq	r9, [r0], -ip
    c0bc:	ldrdeq	r9, [r0], -sl
    c0c0:	ldrdeq	sl, [r0], -r0
    c0c4:	andeq	r9, r0, lr, lsr #21
    c0c8:	andeq	ip, r1, r8, lsr #25
    c0cc:			; <UNDEFINED> instruction: 0x0000a2be
    c0d0:	andeq	r9, r0, r4, ror sl
    c0d4:	andeq	sl, r0, r6, ror #4
    c0d8:	andeq	r9, r0, ip, asr sl
    c0dc:	svcmi	0x00f0e92d
    c0e0:	blhi	c759c <fchmod@plt+0xc4b50>
    c0e4:			; <UNDEFINED> instruction: 0xf8df4b5f
    c0e8:	addslt	fp, r7, r0, lsl #3
    c0ec:	cfstrsge	mvf4, [fp, #-1004]	; 0xfffffc14
    c0f0:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    c0f4:			; <UNDEFINED> instruction: 0xf10d9207
    c0f8:	bmi	170e180 <fchmod@plt+0x170b734>
    c0fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c100:	tstls	r5, #1769472	; 0x1b0000
    c104:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c108:	stmib	sp, {r8, r9, sp}^
    c10c:	stmib	sp, {r3, r8, r9, ip, sp}^
    c110:	stmib	sp, {r1, r3, r8, r9, ip, sp}^
    c114:	stmib	sp, {r2, r3, r8, r9, ip, sp}^
    c118:	tstls	r0, #939524096	; 0x38000000
    c11c:	subsle	r2, r8, r0, lsl #16
    c120:	ldrdge	pc, [ip, #-143]	; 0xffffff71
    c124:	bne	44794c <fchmod@plt+0x444f00>
    c128:	mrcge	15, 0, r4, cr1, cr2, {2}
    c12c:	ldrbtmi	r4, [sl], #2898	; 0xb52
    c130:	cfstrsge	mvf4, [fp, #-508]	; 0xfffffe04
    c134:			; <UNDEFINED> instruction: 0xf10d447b
    c138:			; <UNDEFINED> instruction: 0xf10d0938
    c13c:	strmi	r0, [r4], -r0, lsr #16
    c140:	strls	r9, [r5, -r6, lsl #6]
    c144:	stmiavs	r3!, {r3, r4, sp, lr, pc}^
    c148:	stmdblt	fp, {r1, r2, r8, fp, ip, pc}
    c14c:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
    c150:	andne	lr, r1, #3358720	; 0x334000
    c154:	bls	154d9c <fchmod@plt+0x152350>
    c158:			; <UNDEFINED> instruction: 0x46304619
    c15c:	andcs	r9, r1, #0, 4
    c160:	stcl	7, cr15, [r8], #-984	; 0xfffffc28
    c164:	blcs	662f8 <fchmod@plt+0x638ac>
    c168:	blcs	c01b8 <fchmod@plt+0xbd76c>
    c16c:	strtmi	sp, [r8], -r7, asr #32
    c170:	blx	12c817e <fchmod@plt+0x12c5732>
    c174:	movwlt	r6, #18468	; 0x4824
    c178:	bcs	26408 <fchmod@plt+0x239bc>
    c17c:			; <UNDEFINED> instruction: 0xf8dad1e3
    c180:	eorshi	r3, r3, r0
    c184:			; <UNDEFINED> instruction: 0xf88d0c1b
    c188:	stmdavs	r3!, {r1, r2, r6, ip, sp}^
    c18c:	mvnle	r2, r1, lsl #22
    c190:	ldrtmi	r6, [r1], -r2, lsr #18
    c194:			; <UNDEFINED> instruction: 0xf0014628
    c198:	stmiavs	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c19c:	tstlt	r3, fp, lsl #20
    c1a0:	svclt	0x0028429a
    c1a4:	stmdbls	sp, {r1, r3, r4, r9, sl, lr}
    c1a8:			; <UNDEFINED> instruction: 0xf0014640
    c1ac:			; <UNDEFINED> instruction: 0x4628fbf9
    c1b0:	blx	ac81be <fchmod@plt+0xac5772>
    c1b4:	stccs	8, cr6, [r0], {36}	; 0x24
    c1b8:	blls	2c0938 <fchmod@plt+0x2bdeec>
    c1bc:	strbmi	fp, [r0], -fp, asr #2
    c1c0:	stc2	0, cr15, [r0], {1}
    c1c4:	stmdals	sl, {r1, r2, r3, r5, r8, r9, fp, lr}
    c1c8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    c1cc:			; <UNDEFINED> instruction: 0xf7f66819
    c1d0:			; <UNDEFINED> instruction: 0x4648ebfc
    c1d4:	mrrc2	0, 0, pc, r0, cr1	; <UNPREDICTABLE>
    c1d8:			; <UNDEFINED> instruction: 0xf0014628
    c1dc:	strbmi	pc, [r0], -sp, asr #24	; <UNPREDICTABLE>
    c1e0:	mcrr2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    c1e4:	blmi	7dea88 <fchmod@plt+0x7dc03c>
    c1e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c1ec:	blls	56625c <fchmod@plt+0x563810>
    c1f0:	teqle	r4, sl, asr r0
    c1f4:	ldc	0, cr11, [sp], #92	; 0x5c
    c1f8:	pop	{r1, r8, r9, fp, pc}
    c1fc:	blmi	8b01c4 <fchmod@plt+0x8ad778>
    c200:			; <UNDEFINED> instruction: 0xf85b6921
    c204:			; <UNDEFINED> instruction: 0xf7fe0003
    c208:	lsrlt	pc, fp, lr	; <UNPREDICTABLE>
    c20c:	movwcs	r9, #0
    c210:	strbmi	r6, [r8], -r2, asr #17
    c214:	bne	447a7c <fchmod@plt+0x445030>
    c218:	bls	1dda7c <fchmod@plt+0x1db030>
    c21c:			; <UNDEFINED> instruction: 0x464847b8
    c220:	blx	ff44822e <fchmod@plt+0xff4457e2>
    c224:			; <UNDEFINED> instruction: 0x46319a10
    c228:			; <UNDEFINED> instruction: 0xf0014628
    c22c:			; <UNDEFINED> instruction: 0x4648fb93
    c230:	blx	ffac823c <fchmod@plt+0xffac57f0>
    c234:	ldmdami	r5, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    c238:	ldrbtmi	r6, [r8], #-2337	; 0xfffff6df
    c23c:	mcr2	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    c240:	mvnle	r2, r0, lsl #16
    c244:	stmdbvs	r1!, {r0, r1, r2, r8, r9, fp, ip, pc}
    c248:			; <UNDEFINED> instruction: 0xf7fe6bd8
    c24c:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    c250:	stmvs	r2, {r0, r2, r3, r7, ip, lr, pc}
    c254:			; <UNDEFINED> instruction: 0x46284631
    c258:	blx	1f48266 <fchmod@plt+0x1f4581a>
    c25c:			; <UNDEFINED> instruction: 0xf7f6e79d
    c260:	svclt	0x0000e93c
    c264:	andeq	r0, r0, r4, lsl #5
    c268:	andeq	ip, r1, ip, lsl ip
    c26c:	andeq	ip, r1, ip, lsl #24
    c270:			; <UNDEFINED> instruction: 0x000091be
    c274:	andeq	sl, r0, r4, lsr #4
    c278:	andeq	r5, r0, r0, ror #26
    c27c:	andeq	r7, r0, r2, lsr #9
    c280:	andeq	r0, r0, r8, asr #5
    c284:	andeq	ip, r1, r0, lsr #22
    c288:	andeq	r0, r0, r4, lsr #5
    c28c:	muleq	r1, r6, r0
    c290:			; <UNDEFINED> instruction: 0xf7fdb570
    c294:	stmdavc	r4, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
    c298:	strmi	r4, [r5], -r6, lsl #12
    c29c:	tstcs	r8, ip, asr r1
    c2a0:			; <UNDEFINED> instruction: 0xf7f94620
    c2a4:	tstlt	r8, r7, asr lr	; <UNPREDICTABLE>
    c2a8:	strteq	pc, [r0], #-68	; 0xffffffbc
    c2ac:			; <UNDEFINED> instruction: 0xf815702c
    c2b0:	stccs	15, cr4, [r0], {1}
    c2b4:			; <UNDEFINED> instruction: 0x4630d1f3
    c2b8:			; <UNDEFINED> instruction: 0xf0004d1f
    c2bc:			; <UNDEFINED> instruction: 0xf248fe57
    c2c0:	vrsra.s8	q8, <illegal reg q8.5>, #8
    c2c4:			; <UNDEFINED> instruction: 0xf64f0307
    c2c8:	ldrbtmi	r7, [sp], #-497	; 0xfffffe0f
    c2cc:	andcc	pc, r0, #166912	; 0x28c00
    c2d0:	blx	4f222 <fchmod@plt+0x4c7d6>
    c2d4:			; <UNDEFINED> instruction: 0xf8550312
    c2d8:	bl	15c36c <fchmod@plt+0x159920>
    c2dc:	ldmdblt	ip, {r0, r1, r7, r8, sl}
    c2e0:	strtmi	lr, [r5], -lr
    c2e4:	cmplt	ip, r4, lsr #16
    c2e8:	ldrtmi	r6, [r1], -r0, ror #16
    c2ec:	ldmdb	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c2f0:	mvnsle	r2, r0, lsl #16
    c2f4:			; <UNDEFINED> instruction: 0xf7f64630
    c2f8:	stmdavs	ip!, {r1, r2, r7, fp, sp, lr, pc}
    c2fc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    c300:			; <UNDEFINED> instruction: 0xf00420f0
    c304:			; <UNDEFINED> instruction: 0x4604fe3b
    c308:	blx	1cca30e <fchmod@plt+0x1cc78c2>
    c30c:			; <UNDEFINED> instruction: 0xf0044630
    c310:	blmi	2cbd34 <fchmod@plt+0x2c92e8>
    c314:			; <UNDEFINED> instruction: 0x4602447b
    c318:	andcs	r6, r0, #98	; 0x62
    c31c:	ldmib	r3, {r1, r5, sp, lr}^
    c320:	ldrtmi	r1, [r0], -r0, lsl #4
    c324:	tstcc	r1, ip, lsr #32
    c328:	stmib	r3, {r0, r9, ip, sp}^
    c32c:			; <UNDEFINED> instruction: 0xf7f61200
    c330:	strtmi	lr, [r0], -sl, ror #16
    c334:	svclt	0x0000bd70
    c338:	andeq	r0, r2, lr, lsr #7
    c33c:	andeq	r0, r2, ip, asr r3
    c340:	addlt	fp, r2, r0, lsl r5
    c344:			; <UNDEFINED> instruction: 0xf7ff4604
    c348:	cmnlt	r0, r7, ror #22	; <UNPREDICTABLE>
    c34c:	svclt	0x00182801
    c350:	mrsle	r2, (UNDEF: 8)
    c354:			; <UNDEFINED> instruction: 0xf10469a3
    c358:	stmdblt	r3!, {r3}
    c35c:			; <UNDEFINED> instruction: 0xb1b86840
    c360:	blcs	26774 <fchmod@plt+0x23d28>
    c364:	strdlt	sp, [r2], -sl
    c368:			; <UNDEFINED> instruction: 0xf104bd10
    c36c:	strmi	r0, [r3], -r8
    c370:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    c374:	bcs	5ab8c <fchmod@plt+0x58140>
    c378:	ldmdavs	fp, {r0, r1, r2, r8, fp, ip, lr, pc}^
    c37c:	rscsle	r2, r2, r0, lsl #22
    c380:	ldmvs	r2, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
    c384:	bcs	5ab9c <fchmod@plt+0x58150>
    c388:			; <UNDEFINED> instruction: 0x4618d8f7
    c38c:	ldclt	0, cr11, [r0, #-8]
    c390:	orrcs	r6, r4, r0, ror #16
    c394:	bmi	15efac <fchmod@plt+0x15c560>
    c398:	ldrbtmi	r9, [fp], #-0
    c39c:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    c3a0:			; <UNDEFINED> instruction: 0xf7fc4478
    c3a4:	svclt	0x0000fb67
    c3a8:	muleq	r0, lr, r0
    c3ac:	strdeq	sl, [r0], -r6
    c3b0:	andeq	sl, r0, r8, asr #1
    c3b4:			; <UNDEFINED> instruction: 0xf7ffb510
    c3b8:	strmi	pc, [r4], -fp, ror #30
    c3bc:			; <UNDEFINED> instruction: 0xffc0f7ff
    c3c0:	ldfltd	f3, [r0, #-0]
    c3c4:	andcs	r4, r5, #4, 18	; 0x10000
    c3c8:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    c3cc:			; <UNDEFINED> instruction: 0xf7f64478
    c3d0:	stmdavs	r1!, {r3, r4, r5, r6, fp, sp, lr, pc}^
    c3d4:	ldc2	7, cr15, [r6], {252}	; 0xfc
    c3d8:	strheq	sl, [r0], -lr
    c3dc:	andeq	r9, r0, r4, lsr #14
    c3e0:	mvnsmi	lr, sp, lsr #18
    c3e4:	stmvs	fp, {r0, r5, r6, r8, r9, ip, sp, pc}
    c3e8:	blcs	1dc28 <fchmod@plt+0x1b1dc>
    c3ec:	stcvs	0, cr13, [r3], {50}	; 0x32
    c3f0:	streq	pc, [r8, #-256]	; 0xffffff00
    c3f4:	ldmvs	sl, {r7, r9, sl, lr}
    c3f8:	stmiavs	r2, {r1, r3, r4, r6, r8, fp, ip, sp, pc}^
    c3fc:	strvs	fp, [r1], #-2378	; 0xfffff6b6
    c400:	addne	pc, r0, r0, asr #17
    c404:	pop	{r3, r5, r9, sl, lr}
    c408:	stmdavs	ip!, {r4, r5, r6, r7, r8, pc}^
    c40c:	blvs	fe8f88a4 <fchmod@plt+0xfe8f5e58>
    c410:	addsmi	r4, lr, #38797312	; 0x2500000
    c414:	udf	#23833	; 0x5d19
    c418:			; <UNDEFINED> instruction: 0xf00420d8
    c41c:	strmi	pc, [r7], -pc, lsr #27
    c420:	blx	fe64a424 <fchmod@plt+0xfe6479d8>
    c424:	stmib	r7, {r4, r9, fp, lr}^
    c428:	ldrbtmi	r8, [sl], #-1024	; 0xfffffc00
    c42c:			; <UNDEFINED> instruction: 0x67be63be
    c430:	rsbvs	r6, pc, r3, asr r8	; <UNPREDICTABLE>
    c434:	movwcc	r4, #5693	; 0x163d
    c438:	subsvs	r4, r3, r8, lsr #12
    c43c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    c440:			; <UNDEFINED> instruction: 0x21b34a0a
    c444:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    c448:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c44c:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    c450:	blx	44a44a <fchmod@plt+0x4479fe>
    c454:			; <UNDEFINED> instruction: 0x21b54a08
    c458:	stmdami	r9, {r3, r8, r9, fp, lr}
    c45c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    c460:	ldrbtmi	r3, [r8], #-536	; 0xfffffde8
    c464:	blx	1ca45e <fchmod@plt+0x1c7a12>
    c468:	andeq	r0, r2, r6, asr #4
    c46c:	andeq	sl, r0, ip, asr #2
    c470:	andeq	sl, r0, r2, lsl #1
    c474:	andeq	sl, r0, sl, lsl r0
    c478:	andeq	sl, r0, r8, lsr r1
    c47c:	andeq	sl, r0, r6, lsl #1
    c480:	andeq	sl, r0, r6
    c484:	addlt	fp, r3, r0, lsl #10
    c488:			; <UNDEFINED> instruction: 0xf7ff9101
    c48c:	stmdbls	r1, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    c490:			; <UNDEFINED> instruction: 0xf85db003
    c494:			; <UNDEFINED> instruction: 0xf7ffeb04
    c498:	svclt	0x0000bfa3
    c49c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c4a0:			; <UNDEFINED> instruction: 0x47706818
    c4a4:	ldrdeq	r0, [r2], -r2
    c4a8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    c4ac:			; <UNDEFINED> instruction: 0x47706858
    c4b0:	andeq	r0, r2, r6, asr #3
    c4b4:	andcs	fp, r8, r8, lsl #10
    c4b8:			; <UNDEFINED> instruction: 0xff1cf7fc
    c4bc:	stmib	r0, {r9, sp}^
    c4c0:	sfmlt	f2, 4, [r8, #-0]
    c4c4:	stmdavs	r4, {r4, r5, sl, ip, sp, pc}
    c4c8:	stmdavs	r3, {r2, r7, r8, fp, ip, sp, pc}^
    c4cc:	ldrbvc	pc, [r0, #1615]!	; 0x64f	; <UNPREDICTABLE>
    c4d0:	addseq	r4, sl, lr, lsl #18
    c4d4:	bcc	11d6c0 <fchmod@plt+0x11ac74>
    c4d8:	adcmi	r4, fp, #285212672	; 0x11000000
    c4dc:			; <UNDEFINED> instruction: 0xf851dc0b
    c4e0:	cmplt	sl, r4, lsl #30
    c4e4:	streq	pc, [r8], #-258	; 0xfffffefe
    c4e8:	subvs	r3, r3, r1, lsl #6
    c4ec:	stmdavs	r3!, {r2, r5, fp, sp, lr}
    c4f0:	movwcc	fp, #33083	; 0x813b
    c4f4:	strtmi	r6, [r0], -r3
    c4f8:			; <UNDEFINED> instruction: 0x4770bc30
    c4fc:	subvs	r3, r3, r1, lsl #6
    c500:	andvs	lr, r3, fp, ror #15
    c504:	ldclt	6, cr4, [r0], #-128	; 0xffffff80
    c508:	svclt	0x00004770
    c50c:	andeq	r0, r2, r4, lsr #3
    c510:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
    c514:	stmdavs	r3, {r0, r2, r7, r8, fp, ip, sp, pc}^
    c518:	ldrbtvc	pc, [r0], #1615	; 0x64f	; <UNPREDICTABLE>
    c51c:	addseq	r4, sl, pc, lsl #18
    c520:	bcc	11d70c <fchmod@plt+0x11acc0>
    c524:	adcmi	r4, r3, #285212672	; 0x11000000
    c528:			; <UNDEFINED> instruction: 0xf851dc09
    c52c:	cmplt	sl, r4, lsl #30
    c530:	streq	pc, [r8, #-258]	; 0xfffffefe
    c534:	subvs	r3, r3, r1, lsl #6
    c538:	teqlt	r3, fp, ror #16
    c53c:	strtmi	r6, [r8], -r3
    c540:			; <UNDEFINED> instruction: 0x4770bc30
    c544:	subvs	r3, r3, r1, lsl #6
    c548:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c54c:	blcs	265c0 <fchmod@plt+0x23b74>
    c550:	movwcc	sp, #33012	; 0x80f4
    c554:	strtmi	r6, [r8], -r3
    c558:			; <UNDEFINED> instruction: 0x4770bc30
    c55c:	andeq	r0, r2, r8, asr r1
    c560:	svclt	0x004ef7f5
    c564:			; <UNDEFINED> instruction: 0xf002b510
    c568:	strcs	pc, [r0], #-2305	; 0xfffff6ff
    c56c:	cdp2	0, 1, cr15, cr8, cr4, {0}
    c570:	stmdami	r9, {r3, r8, r9, fp, lr}
    c574:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    c578:	rsbscc	pc, pc, #12582912	; 0xc00000
    c57c:	blcc	11d764 <fchmod@plt+0x11ad18>
    c580:	rsbsvc	pc, r0, #8388608	; 0x800000
    c584:	strmi	lr, [r0], #-2496	; 0xfffff640
    c588:	svcne	0x0004f843
    c58c:			; <UNDEFINED> instruction: 0xd1fb4293
    c590:	svclt	0x0000bd10
    c594:	andeq	r0, r2, r2, lsl #2
    c598:	strdeq	r0, [r2], -r4
    c59c:	svcmi	0x00f0e92d
    c5a0:	mcrrmi	6, 0, r4, ip, cr7
    c5a4:	blhi	c7a60 <fchmod@plt+0xc5014>
    c5a8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    c5ac:	addseq	fp, fp, r5, lsl #1
    c5b0:			; <UNDEFINED> instruction: 0xf7fc1c58
    c5b4:	stmdavs	r2!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    c5b8:	svclt	0x00a22a00
    c5bc:	bl	149c4 <fchmod@plt+0x11f78>
    c5c0:	svcne	0x00030282
    c5c4:	blle	ddfcc <fchmod@plt+0xdb580>
    c5c8:	svcne	0x0004f843
    c5cc:			; <UNDEFINED> instruction: 0xd1fb429a
    c5d0:	stclmi	3, cr2, [r1, #-0]
    c5d4:			; <UNDEFINED> instruction: 0x469a461e
    c5d8:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
    c5dc:			; <UNDEFINED> instruction: 0xf5059302
    c5e0:	blmi	f9abe4 <fchmod@plt+0xf98198>
    c5e4:			; <UNDEFINED> instruction: 0xf8df3d04
    c5e8:			; <UNDEFINED> instruction: 0xf509b0f8
    c5ec:	ldrbtmi	r7, [fp], #-2416	; 0xfffff690
    c5f0:	mcr	4, 0, r4, cr8, cr11, {7}
    c5f4:			; <UNDEFINED> instruction: 0xf8553a10
    c5f8:	bcs	18210 <fchmod@plt+0x157c4>
    c5fc:	strcs	sp, [r0], #-90	; 0xffffffa6
    c600:	strcc	r6, [r1], #-2066	; 0xfffff7ee
    c604:	mvnsle	r2, r0, lsl #20
    c608:	tstcs	r1, r3, asr r6
    c60c:			; <UNDEFINED> instruction: 0x4638465a
    c610:	strmi	r9, [lr], #-1024	; 0xfffffc00
    c614:	stmia	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c618:	bl	217624 <fchmod@plt+0x214bd8>
    c61c:	svclt	0x001e0184
    c620:	movwcc	r9, #6915	; 0x1b03
    c624:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
    c628:			; <UNDEFINED> instruction: 0xf10a45a9
    c62c:			; <UNDEFINED> instruction: 0xf1020a01
    c630:	andvs	r0, sl, r1, lsl #4
    c634:	blmi	b00db8 <fchmod@plt+0xafe36c>
    c638:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    c63c:	svclt	0x00c82c00
    c640:	orreq	lr, r4, #8, 22	; 0x2000
    c644:	sub	sp, r2, r2, lsl #24
    c648:	andle	r3, r3, r1, lsl #24
    c64c:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    c650:	rscsle	r2, r9, r0, lsl #20
    c654:			; <UNDEFINED> instruction: 0x9090f8df
    c658:	streq	lr, [r4, #2824]	; 0xb08
    c65c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
    c660:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
    c664:	strbmi	r4, [sl], -r3, lsr #12
    c668:	tstcs	r1, r1, lsl #24
    c66c:			; <UNDEFINED> instruction: 0x96004638
    c670:	ldm	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c674:	mvnsle	r1, r3, ror #24
    c678:	bmi	71dfd8 <fchmod@plt+0x71b58c>
    c67c:	blls	94a88 <fchmod@plt+0x9203c>
    c680:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    c684:	stmia	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c688:	bmi	67329c <fchmod@plt+0x670850>
    c68c:	ldrtmi	r2, [r8], -r1, lsl #2
    c690:	movwls	r4, #1146	; 0x47a
    c694:			; <UNDEFINED> instruction: 0xf7f64633
    c698:	ldmdbmi	r6, {r1, r2, r5, r7, fp, sp, lr, pc}
    c69c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    c6a0:			; <UNDEFINED> instruction: 0xff32f7fc
    c6a4:	andlt	r4, r5, r0, asr #12
    c6a8:	blhi	c79a4 <fchmod@plt+0xc4f58>
    c6ac:	svcmi	0x00f0e8bd
    c6b0:	mcrlt	7, 5, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    c6b4:	tstcs	r1, r2, lsl #24
    c6b8:	ldrbmi	r9, [r3], -r0, lsl #4
    c6bc:	bcs	447f24 <fchmod@plt+0x4454d8>
    c6c0:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    c6c4:			; <UNDEFINED> instruction: 0xf7f69402
    c6c8:	strbmi	lr, [r1], -lr, lsl #17
    c6cc:	blle	ff546580 <fchmod@plt+0xff543b34>
    c6d0:	svclt	0x0000e7c0
    c6d4:	andeq	r0, r2, r8, asr #1
    c6d8:	muleq	r2, lr, r0
    c6dc:	andeq	r9, r0, lr, lsl #30
    c6e0:	andeq	r9, r0, ip, lsl #30
    c6e4:	andeq	r0, r2, r8, lsr r0
    c6e8:	andeq	r9, r0, lr, lsl #30
    c6ec:	muleq	r0, r6, lr
    c6f0:	andeq	r9, r0, r4, lsr #29
    c6f4:			; <UNDEFINED> instruction: 0x00009ebe
    c6f8:	ldrblt	r6, [r0, #-2057]!	; 0xfffff7f7
    c6fc:	stmdavs	r9, {r1, r7, ip, sp, pc}^
    c700:	ldrmi	r4, [r6], -r4, lsl #12
    c704:			; <UNDEFINED> instruction: 0x4608461d
    c708:			; <UNDEFINED> instruction: 0xf7f59101
    c70c:	stmdbls	r1, {r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    c710:	strtmi	r4, [r0], -r2, lsl #12
    c714:			; <UNDEFINED> instruction: 0xf944f001
    c718:	stmvs	fp, {r0, r4, r5, r6, r7, fp, sp, lr}
    c71c:	stmdble	r6, {r0, r8, r9, fp, sp}
    c720:	ldmvs	r2!, {r1, r8, sl, fp, sp}
    c724:	stccs	0, cr13, [r3, #-44]	; 0xffffffd4
    c728:	stccs	0, cr13, [r1, #-48]	; 0xffffffd0
    c72c:	strtmi	sp, [r0], -r5
    c730:	pop	{r1, ip, sp, pc}
    c734:			; <UNDEFINED> instruction: 0xf0014070
    c738:	bcs	7ac54 <fchmod@plt+0x78208>
    c73c:	blcc	14074c <fchmod@plt+0x13dd00>
    c740:	ldmible	r4!, {r0, r8, r9, fp, sp}^
    c744:			; <UNDEFINED> instruction: 0xf0024620
    c748:			; <UNDEFINED> instruction: 0x4620f81f
    c74c:	pop	{r1, ip, sp, pc}
    c750:			; <UNDEFINED> instruction: 0xf0014070
    c754:	svclt	0x0000b937
    c758:	strdlt	fp, [r3], r0
    c75c:	stmdavs	r2, {r0, r1, r2, r3, r6, r7, fp, sp, lr}
    c760:	ldmdavs	r6, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    c764:	ldmdble	r7, {r0, r8, r9, fp, sp}
    c768:	ldrtmi	r4, [r0], -r4, lsl #12
    c76c:			; <UNDEFINED> instruction: 0xf7f5460d
    c770:	strmi	lr, [r6], -r2, lsr #31
    c774:			; <UNDEFINED> instruction: 0xf7f56878
    c778:	ldrtmi	lr, [r0], #-3998	; 0xfffff062
    c77c:			; <UNDEFINED> instruction: 0xf0043002
    c780:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    c784:	strcs	r6, [r0, #-2081]	; 0xfffff7df
    c788:	ldmdavs	fp, {r0, r2, r9, fp, lr}^
    c78c:	ldrbtmi	r6, [sl], #-2121	; 0xfffff7b7
    c790:	strmi	r9, [r6], -r0, lsl #10
    c794:	blx	4879e <fchmod@plt+0x45d52>
    c798:	andlt	r4, r3, r0, lsr r6
    c79c:	svclt	0x0000bdf0
    c7a0:	andeq	r8, r0, lr, lsl r6
    c7a4:			; <UNDEFINED> instruction: 0x4603b410
    c7a8:	stmiavs	r0!, {r2, r3, r6, r7, fp, sp, lr}
    c7ac:	stmdble	r6, {r0, fp, sp}
    c7b0:	stmvs	ip, {r1, r9, fp, sp}
    c7b4:	bcs	1007e4 <fchmod@plt+0xfdd98>
    c7b8:	bcs	807ec <fchmod@plt+0x7dda0>
    c7bc:	ldmdavs	fp, {r2, ip, lr, pc}
    c7c0:			; <UNDEFINED> instruction: 0xf85d6858
    c7c4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    c7c8:	andle	r2, r2, r1, lsl #24
    c7cc:	stmdacs	r1, {r2, fp, ip, sp}
    c7d0:	stmdbvs	r8, {r0, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    c7d4:	mvnsle	r2, r0, lsl #16
    c7d8:	blmi	14a954 <fchmod@plt+0x147f08>
    c7dc:			; <UNDEFINED> instruction: 0xf7ff4618
    c7e0:	svclt	0x0000bfbb
    c7e4:			; <UNDEFINED> instruction: 0xf100460a
    c7e8:			; <UNDEFINED> instruction: 0xf7ff012c
    c7ec:	svclt	0x0000bfdb
    c7f0:			; <UNDEFINED> instruction: 0x4603b510
    c7f4:	addlt	r6, r2, ip, asr #17
    c7f8:	stmdacs	r1, {r5, r7, fp, sp, lr}
    c7fc:	bcs	c2c1c <fchmod@plt+0xc01d0>
    c800:	andle	r6, r9, ip, lsl #17
    c804:	andle	r2, sl, r3, lsl #20
    c808:	andle	r2, r3, r1, lsl #20
    c80c:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}^
    c810:	ldclt	0, cr11, [r0, #-8]
    c814:	andle	r2, r2, r1, lsl #24
    c818:	stmdacs	r1, {r2, fp, ip, sp}
    c81c:	stmdbvs	r8, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
    c820:	mvnsle	r2, r0, lsl #16
    c824:	tstls	r1, r8, lsl r6
    c828:			; <UNDEFINED> instruction: 0xff96f7ff
    c82c:	tstvs	r8, r1, lsl #18
    c830:	svclt	0x0000e7ee
    c834:			; <UNDEFINED> instruction: 0xf100460a
    c838:			; <UNDEFINED> instruction: 0xf7ff012c
    c83c:	svclt	0x0000bfd9
    c840:			; <UNDEFINED> instruction: 0x4615b538
    c844:	cmplt	r4, ip, asr #18
    c848:	strtmi	r4, [r0], -r8, lsl #18
    c84c:			; <UNDEFINED> instruction: 0xf7f54479
    c850:	strmi	lr, [r3], -r8, lsr #27
    c854:	eorvs	r4, fp, r0, lsr #12
    c858:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    c85c:	stmdami	r5, {r0, r2, r9, sp}
    c860:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    c864:	mcr	7, 1, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    c868:	strb	r4, [sp, r4, lsl #12]!
    c86c:	andeq	r6, r0, r4, lsl #25
    c870:	andeq	r9, r0, r8, asr lr
    c874:	andeq	r9, r0, lr, lsl #5
    c878:	stmvs	r2, {r1, r8, r9, fp, lr}
    c87c:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    c880:	svclt	0x00004770
    c884:	andeq	r9, r0, r8, asr lr
    c888:	stmdbvs	r2, {r1, r8, r9, fp, lr}
    c88c:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    c890:	svclt	0x00004770
    c894:	andeq	r9, r0, r0, asr lr
    c898:	stmiavs	r2, {r1, r8, r9, fp, lr}^
    c89c:	cfldrspl	mvf4, [r8], {123}	; 0x7b
    c8a0:	svclt	0x00004770
    c8a4:	andeq	r9, r0, ip, asr #28
    c8a8:	movwcs	r6, #51328	; 0xc880
    c8ac:	bmi	11ecc0 <fchmod@plt+0x11c274>
    c8b0:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    c8b4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c8b8:			; <UNDEFINED> instruction: 0x477058d0
    c8bc:	andeq	ip, r1, r4, asr r4
    c8c0:	andeq	r0, r0, r8, ror r2
    c8c4:	movwcs	r6, #51392	; 0xc8c0
    c8c8:	bmi	11ecdc <fchmod@plt+0x11c290>
    c8cc:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    c8d0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c8d4:			; <UNDEFINED> instruction: 0x477058d0
    c8d8:	andeq	ip, r1, r8, lsr r4
    c8dc:	andeq	r0, r0, r8, ror #5
    c8e0:	movwcs	r6, #51456	; 0xc900
    c8e4:	bmi	11ecf8 <fchmod@plt+0x11c2ac>
    c8e8:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    c8ec:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    c8f0:			; <UNDEFINED> instruction: 0x477058d0
    c8f4:	andeq	ip, r1, ip, lsl r4
    c8f8:	andeq	r0, r0, ip, ror #4
    c8fc:	blmi	1a6e0c <fchmod@plt+0x1a43c0>
    c900:	ldrbtmi	r2, [fp], #-2565	; 0xfffff5fb
    c904:	tstcs	ip, r6
    c908:	blx	5e922 <fchmod@plt+0x5bed6>
    c90c:	ldmdapl	fp, {r1, r9, ip, sp, lr, pc}
    c910:			; <UNDEFINED> instruction: 0x47705898
    c914:	ldrbmi	r6, [r0, -r0, lsl #19]!
    c918:	andeq	ip, r1, r6, lsl #8
    c91c:	andeq	r0, r0, r8, lsr #5
    c920:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    c924:	stmdavs	r2!, {r0, r2, r3, fp, sp, lr}
    c928:	ldmdavs	r0, {r0, r1, r3, r5, fp, sp, lr}^
    c92c:			; <UNDEFINED> instruction: 0xf7f56859
    c930:	stmiblt	r0!, {r1, r2, r5, r8, sl, fp, sp, lr, pc}^
    c934:	blvs	fea677c4 <fchmod@plt+0xfea64d78>
    c938:	andsle	r4, r8, sl, lsl #5
    c93c:	blcs	66b90 <fchmod@plt+0x64144>
    c940:	blvs	1842da0 <fchmod@plt+0x1840354>
    c944:	andle	r2, r2, r1, lsl #16
    c948:	blcs	5b560 <fchmod@plt+0x58b14>
    c94c:	stmvs	fp, {r4, r8, fp, ip, lr, pc}
    c950:	stmdble	fp, {r0, r8, r9, fp, sp}
    c954:	stmdacs	r1, {r3, r5, r6, r8, r9, fp, sp, lr}
    c958:	blcc	140968 <fchmod@plt+0x13df1c>
    c95c:	stmdble	r5, {r0, r8, r9, fp, sp}
    c960:	ldrhtmi	lr, [r8], -sp
    c964:	ldmdavs	r0, {r0, r3, r6, fp, sp, lr}^
    c968:	stclt	7, cr15, [r6, #-980]	; 0xfffffc2c
    c96c:	ldclt	0, cr2, [r8, #-4]!
    c970:	rscscc	pc, pc, pc, asr #32
    c974:	svclt	0x0000bd38
    c978:			; <UNDEFINED> instruction: 0x4605b538
    c97c:			; <UNDEFINED> instruction: 0x461469d0
    c980:	smlawbcs	r8, r0, r1, fp
    c984:	mcr	7, 5, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    c988:	stfnep	f3, [r4], {96}	; 0x60
    c98c:	strtmi	r4, [r0], -r9, lsl #18
    c990:			; <UNDEFINED> instruction: 0xf7f54479
    c994:	strtmi	lr, [r1], -r6, lsl #26
    c998:	strtmi	r4, [r8], -r2, lsl #12
    c99c:	ldrhtmi	lr, [r8], -sp
    c9a0:	svclt	0x00fef000
    c9a4:	msreq	CPSR_fs, r4, lsl #2
    c9a8:	andcs	r4, r1, #40, 12	; 0x2800000
    c9ac:	ldrhtmi	lr, [r8], -sp
    c9b0:	blt	ffa4a9b0 <fchmod@plt+0xffa47f64>
    c9b4:	andeq	r9, r0, r8, lsl #10
    c9b8:			; <UNDEFINED> instruction: 0x4604b510
    c9bc:	addlt	r4, sl, r8, lsl r8
    c9c0:	ldrbtmi	r4, [r8], #-2840	; 0xfffff4e8
    c9c4:	stmdage	r6, {r0, r1, r6, r7, fp, ip, lr}
    c9c8:	movwls	r6, #38939	; 0x981b
    c9cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c9d0:	andls	r2, r1, r0, lsl #6
    c9d4:	movwcc	lr, #27085	; 0x69cd
    c9d8:			; <UNDEFINED> instruction: 0xf7ff9308
    c9dc:	stmdals	r1, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c9e0:			; <UNDEFINED> instruction: 0xfff0f000
    c9e4:	bge	f2e0c <fchmod@plt+0xf03c0>
    c9e8:			; <UNDEFINED> instruction: 0xf7fe4620
    c9ec:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    c9f0:	bmi	38361c <fchmod@plt+0x380bd0>
    c9f4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    c9f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c9fc:	subsmi	r9, sl, r9, lsl #22
    ca00:	andlt	sp, sl, ip, lsl #2
    ca04:	stmdbmi	r9, {r4, r8, sl, fp, ip, sp, pc}
    ca08:	stmdami	r9, {r0, r2, r9, sp}
    ca0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ca10:	ldcl	7, cr15, [r6, #-980]	; 0xfffffc2c
    ca14:	stmdbls	r8, {r0, r2, r9, fp, ip, pc}
    ca18:			; <UNDEFINED> instruction: 0xf8f4f7fc
    ca1c:	ldcl	7, cr15, [ip, #-980]	; 0xfffffc2c
    ca20:	andeq	ip, r1, r6, asr #6
    ca24:	andeq	r0, r0, r4, lsl #5
    ca28:	andeq	ip, r1, r2, lsl r3
    ca2c:	andeq	r9, r0, r0, ror #25
    ca30:	andeq	r9, r0, r2, ror #1
    ca34:			; <UNDEFINED> instruction: 0xf7feb508
    ca38:	blmi	cc04c <fchmod@plt+0xc9600>
    ca3c:	andsvs	r4, r8, fp, ror r4
    ca40:	svclt	0x0000bd08
    ca44:	andeq	pc, r5, r0, lsl #24
    ca48:	bmi	19f664 <fchmod@plt+0x19cc18>
    ca4c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    ca50:	tstlt	r0, r8, lsl r8
    ca54:	stmdbmi	r4, {r4, r5, r6, r8, r9, sl, lr}
    ca58:	ldmdavs	r0, {r1, r4, r6, fp, ip, lr}
    ca5c:			; <UNDEFINED> instruction: 0x47706018
    ca60:	strdeq	pc, [r5], -r0
    ca64:			; <UNDEFINED> instruction: 0x0001c2ba
    ca68:	andeq	r0, r0, r0, ror #5
    ca6c:			; <UNDEFINED> instruction: 0xf7ffb508
    ca70:	blmi	20c9fc <fchmod@plt+0x209fb0>
    ca74:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    ca78:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    ca7c:			; <UNDEFINED> instruction: 0xf862f000
    ca80:			; <UNDEFINED> instruction: 0xf952f7fc
    ca84:			; <UNDEFINED> instruction: 0x4008e8bd
    ca88:			; <UNDEFINED> instruction: 0xf7f52012
    ca8c:	svclt	0x0000bf69
    ca90:	muleq	r1, r2, r2
    ca94:	andeq	r0, r0, r8, asr #5
    ca98:			; <UNDEFINED> instruction: 0xf7fb2001
    ca9c:	svclt	0x0000bfc3
    caa0:	bmi	79f71c <fchmod@plt+0x79ccd0>
    caa4:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    caa8:			; <UNDEFINED> instruction: 0x468043f0
    caac:	umulllt	r5, r9, fp, r8
    cab0:	ldcmi	8, cr4, [ip], {27}
    cab4:			; <UNDEFINED> instruction: 0xf8d34478
    cab8:			; <UNDEFINED> instruction: 0xf0029000
    cabc:	ldrbtmi	pc, [ip], #-2329	; 0xfffff6e7	; <UNPREDICTABLE>
    cac0:			; <UNDEFINED> instruction: 0xf7ff9007
    cac4:	strmi	pc, [r5], -r1, asr #31
    cac8:			; <UNDEFINED> instruction: 0xf0024620
    cacc:			; <UNDEFINED> instruction: 0x4606f911
    cad0:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    cad4:			; <UNDEFINED> instruction: 0xf90cf002
    cad8:	andcs	r4, r5, #20, 18	; 0x50000
    cadc:			; <UNDEFINED> instruction: 0x46074479
    cae0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    cae4:	stcl	7, cr15, [ip], #980	; 0x3d4
    cae8:	strtmi	r4, [r0], -r2, lsl #12
    caec:			; <UNDEFINED> instruction: 0xf0024614
    caf0:	blls	20aef4 <fchmod@plt+0x2084a8>
    caf4:			; <UNDEFINED> instruction: 0xf8cd2101
    caf8:	strls	r8, [r3], #-20	; 0xffffffec
    cafc:	stmib	sp, {r1, r8, r9, sl, ip, pc}^
    cb00:	strmi	r5, [r2], -r0, lsl #12
    cb04:	bmi	2f131c <fchmod@plt+0x2ee8d0>
    cb08:	ldrbtmi	r4, [sl], #-1608	; 0xfffff9b8
    cb0c:	mcr	7, 3, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
    cb10:	pop	{r0, r3, ip, sp, pc}
    cb14:	svclt	0x000083f0
    cb18:	andeq	ip, r1, r4, ror #4
    cb1c:	muleq	r0, r4, r2
    cb20:	andeq	r8, r0, r8, lsl #8
    cb24:	andeq	r8, r0, r6, lsl #8
    cb28:	andeq	r9, r0, sl, lsr ip
    cb2c:	andeq	r9, r0, r8, lsr ip
    cb30:	andeq	r9, r0, lr
    cb34:	andeq	r8, r0, sl, asr #7
    cb38:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    cb3c:			; <UNDEFINED> instruction: 0x47706018
    cb40:	strdeq	ip, [r1], -r2
    cb44:			; <UNDEFINED> instruction: 0x4604b510
    cb48:	mcr	7, 2, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    cb4c:	svc	0x002af7f5
    cb50:	movwcs	fp, #312	; 0x138
    cb54:	ldrmi	r4, [r9], -r0, lsr #12
    cb58:	pop	{r1, r9, sp}
    cb5c:			; <UNDEFINED> instruction: 0xf7f54010
    cb60:	bmi	17c394 <fchmod@plt+0x179948>
    cb64:	ldrmi	r4, [r9], -r3, lsl #12
    cb68:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    cb6c:			; <UNDEFINED> instruction: 0x4010e8bd
    cb70:			; <UNDEFINED> instruction: 0xf7f56812
    cb74:	svclt	0x0000be01
    cb78:	andeq	ip, r1, r2, asr #9
    cb7c:	blmi	11f390 <fchmod@plt+0x11c944>
    cb80:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    cb84:	andsvs	r6, r9, r0, lsl r0
    cb88:	svclt	0x00004770
    cb8c:			; <UNDEFINED> instruction: 0x0001c4b0
    cb90:			; <UNDEFINED> instruction: 0x0005fabe
    cb94:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    cb98:			; <UNDEFINED> instruction: 0x47706858
    cb9c:	andeq	pc, r5, sl, lsr #21
    cba0:			; <UNDEFINED> instruction: 0x4603b530
    cba4:	addlt	r4, r3, r5, lsl ip
    cba8:	ldrsbgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cbac:	ldcmi	6, cr4, [r5, #-40]	; 0xffffffd8
    cbb0:	ldrbtmi	r4, [ip], #1148	; 0x47c
    cbb4:	stmdavs	r3!, {r0, r3, r4, r9, sl, lr}^
    cbb8:			; <UNDEFINED> instruction: 0xf85c4668
    cbbc:	movwcc	r5, #4101	; 0x1005
    cbc0:	strls	r6, [r1, #-2093]	; 0xfffff7d3
    cbc4:	streq	pc, [r0, #-79]	; 0xffffffb1
    cbc8:	strcs	r6, [r0, #-99]	; 0xffffff9d
    cbcc:			; <UNDEFINED> instruction: 0xf7fc9500
    cbd0:	blmi	38babc <fchmod@plt+0x389070>
    cbd4:	ldrbtmi	r6, [fp], #-2081	; 0xfffff7df
    cbd8:	ldmdavs	fp, {fp, ip, pc}
    cbdc:	stmdals	r0, {r3, r4, r7, r8, r9, sl, lr}
    cbe0:	ldc	7, cr15, [r0], {245}	; 0xf5
    cbe4:	blmi	1df410 <fchmod@plt+0x1dc9c4>
    cbe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cbec:	blls	66c5c <fchmod@plt+0x64210>
    cbf0:	qaddle	r4, sl, r1
    cbf4:	ldclt	0, cr11, [r0, #-12]!
    cbf8:	stcl	7, cr15, [lr], #-980	; 0xfffffc2c
    cbfc:	muleq	r5, r0, sl
    cc00:	andeq	ip, r1, r6, asr r1
    cc04:	andeq	r0, r0, r4, lsl #5
    cc08:	andeq	ip, r1, sl, asr r4
    cc0c:	andeq	ip, r1, r0, lsr #2
    cc10:	bmi	3f9c54 <fchmod@plt+0x3f7208>
    cc14:	addlt	fp, r3, r0, lsl #10
    cc18:	blmi	3b7030 <fchmod@plt+0x3b45e4>
    cc1c:			; <UNDEFINED> instruction: 0xf851447a
    cc20:	ldmpl	r3, {r2, r8, r9, fp}^
    cc24:	movwls	r6, #6171	; 0x181b
    cc28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cc2c:			; <UNDEFINED> instruction: 0xf7ff9100
    cc30:	bmi	28cb14 <fchmod@plt+0x28a0c8>
    cc34:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    cc38:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    cc3c:	subsmi	r9, sl, r1, lsl #22
    cc40:	andlt	sp, r3, r4, lsl #2
    cc44:	bl	14adc0 <fchmod@plt+0x148374>
    cc48:	ldrbmi	fp, [r0, -r4]!
    cc4c:	mcrr	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
    cc50:	andeq	ip, r1, ip, ror #1
    cc54:	andeq	r0, r0, r4, lsl #5
    cc58:	ldrdeq	ip, [r1], -r2
    cc5c:	ldrlt	fp, [r0, #-1039]!	; 0xfffffbf1
    cc60:	stcmi	0, cr11, [r0], #-556	; 0xfffffdd4
    cc64:	blmi	8374a4 <fchmod@plt+0x834a58>
    cc68:	ldrbtmi	sl, [ip], #-2055	; 0xfffff7f9
    cc6c:	blne	14adbc <fchmod@plt+0x148370>
    cc70:	ldcmi	8, cr5, [lr], {227}	; 0xe3
    cc74:	movwls	r6, #38939	; 0x981b
    cc78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cc7c:	movwcs	r9, #520	; 0x208
    cc80:			; <UNDEFINED> instruction: 0xf7fc9307
    cc84:	blmi	6cba08 <fchmod@plt+0x6c8fbc>
    cc88:	ldmdami	sl, {r2, r3, r4, r5, r6, sl, lr}
    cc8c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    cc90:			; <UNDEFINED> instruction: 0xf002681d
    cc94:	andls	pc, r5, sp, lsr #16
    cc98:	mrc2	7, 6, pc, cr6, cr15, {7}
    cc9c:	ldmdami	r6, {r2, r9, sl, lr}
    cca0:			; <UNDEFINED> instruction: 0xf0024478
    cca4:	bls	20ad40 <fchmod@plt+0x2082f4>
    cca8:	strls	r9, [r0], #-2821	; 0xfffff4fb
    ccac:	stmib	sp, {r0, r9, sl, lr}^
    ccb0:	bmi	4914bc <fchmod@plt+0x48ea70>
    ccb4:	strtmi	r2, [r8], -r1, lsl #2
    ccb8:			; <UNDEFINED> instruction: 0xf7f5447a
    ccbc:	stmdals	r7, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    ccc0:	bl	fe84ac9c <fchmod@plt+0xfe848250>
    ccc4:	blmi	21f504 <fchmod@plt+0x21cab8>
    ccc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cccc:	blls	266d3c <fchmod@plt+0x2642f0>
    ccd0:	qaddle	r4, sl, r4
    ccd4:	pop	{r0, r1, r3, ip, sp, pc}
    ccd8:	andlt	r4, r4, r0, lsr r0
    ccdc:			; <UNDEFINED> instruction: 0xf7f54770
    cce0:	svclt	0x0000ebfc
    cce4:	muleq	r1, lr, r0
    cce8:	andeq	r0, r0, r4, lsl #5
    ccec:	andeq	ip, r1, r0, lsl #1
    ccf0:	muleq	r0, r4, r2
    ccf4:	andeq	r8, r0, lr, lsr #4
    ccf8:	andeq	r8, r0, r4, lsr #4
    ccfc:	andeq	r8, r0, r4, lsr #4
    cd00:	andeq	ip, r1, r0, asr #32
    cd04:			; <UNDEFINED> instruction: 0xf8dfb40f
    cd08:	strlt	ip, [r0, #-120]	; 0xffffff88
    cd0c:	bge	2b8f38 <fchmod@plt+0x2b64ec>
    cd10:	ldrbtmi	r4, [ip], #2844	; 0xb1c
    cd14:			; <UNDEFINED> instruction: 0xf852a805
    cd18:			; <UNDEFINED> instruction: 0xf85c1b04
    cd1c:	ldmdavs	fp, {r0, r1, ip, sp}
    cd20:			; <UNDEFINED> instruction: 0xf04f9307
    cd24:	andls	r0, r6, #0, 6
    cd28:	blx	34ad22 <fchmod@plt+0x3482d6>
    cd2c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    cd30:			; <UNDEFINED> instruction: 0xffdef001
    cd34:			; <UNDEFINED> instruction: 0xf7ff9003
    cd38:	strmi	pc, [r3], -r7, lsl #29
    cd3c:	movwls	r4, #10259	; 0x2813
    cd40:			; <UNDEFINED> instruction: 0xf0014478
    cd44:	stmdbls	r5, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    cd48:	andcc	lr, r2, #3620864	; 0x374000
    cd4c:	ldmdbmi	r0, {r0, r8, ip, pc}
    cd50:	andls	r4, r0, r9, ror r4
    cd54:			; <UNDEFINED> instruction: 0xf7f52001
    cd58:	stmdals	r5, {r3, r5, r8, sl, fp, sp, lr, pc}
    cd5c:	bl	14cad38 <fchmod@plt+0x14c82ec>
    cd60:	blmi	21f598 <fchmod@plt+0x21cb4c>
    cd64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cd68:	blls	1e6dd8 <fchmod@plt+0x1e438c>
    cd6c:	qaddle	r4, sl, r4
    cd70:			; <UNDEFINED> instruction: 0xf85db009
    cd74:	andlt	lr, r4, r4, lsl #22
    cd78:			; <UNDEFINED> instruction: 0xf7f54770
    cd7c:	svclt	0x0000ebae
    cd80:	strdeq	fp, [r1], -r6
    cd84:	andeq	r0, r0, r4, lsl #5
    cd88:	andeq	r8, r0, lr, lsl #3
    cd8c:	andeq	r8, r0, r4, lsl #3
    cd90:	andeq	r8, r0, ip, lsl #3
    cd94:	andeq	fp, r1, r4, lsr #31
    cd98:	bmi	679ddc <fchmod@plt+0x677390>
    cd9c:	strdlt	fp, [r3], r0
    cda0:	vstrge	d4, [r8, #-96]	; 0xffffffa0
    cda4:	mcrls	4, 0, r4, cr9, cr10, {3}
    cda8:	blvc	14af04 <fchmod@plt+0x1484b8>
    cdac:	strcc	r5, [r4, #-2259]	; 0xfffff72d
    cdb0:	movwls	r6, #6171	; 0x181b
    cdb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cdb8:	cmnlt	lr, r0, lsl #10
    cdbc:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
    cdc0:	ldcl	7, cr15, [r8], #-980	; 0xfffffc2c
    cdc4:			; <UNDEFINED> instruction: 0x46044631
    cdc8:	ldrtmi	r4, [r8], -r2, lsl #12
    cdcc:			; <UNDEFINED> instruction: 0xf7f54427
    cdd0:			; <UNDEFINED> instruction: 0xf855eb40
    cdd4:	strls	r6, [r0, #-3076]	; 0xfffff3fc
    cdd8:	mvnle	r2, r0, lsl #28
    cddc:	movwcs	r4, #2570	; 0xa0a
    cde0:	blmi	228ed4 <fchmod@plt+0x226488>
    cde4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    cde8:	blls	66e58 <fchmod@plt+0x6440c>
    cdec:	qaddle	r4, sl, r5
    cdf0:	andlt	r4, r3, r8, lsr r6
    cdf4:	ldrhtmi	lr, [r0], #141	; 0x8d
    cdf8:	ldrbmi	fp, [r0, -r4]!
    cdfc:	bl	1b4add8 <fchmod@plt+0x1b4838c>
    ce00:	andeq	fp, r1, r4, ror #30
    ce04:	andeq	r0, r0, r4, lsl #5
    ce08:	andeq	fp, r1, r4, lsr #30
    ce0c:			; <UNDEFINED> instruction: 0x460db570
    ce10:			; <UNDEFINED> instruction: 0xf7f54606
    ce14:			; <UNDEFINED> instruction: 0x4604ec50
    ce18:			; <UNDEFINED> instruction: 0xf7f54628
    ce1c:	addmi	lr, r4, #76, 24	; 0x4c00
    ce20:	andcs	fp, r0, r8, lsr pc
    ce24:	bne	841a48 <fchmod@plt+0x83effc>
    ce28:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    ce2c:	b	fe9cae08 <fchmod@plt+0xfe9c83bc>
    ce30:			; <UNDEFINED> instruction: 0xf080fab0
    ce34:			; <UNDEFINED> instruction: 0xbd700940
    ce38:			; <UNDEFINED> instruction: 0xf8dfb40f
    ce3c:	strlt	ip, [r0, #-68]	; 0xffffffbc
    ce40:	bge	1b905c <fchmod@plt+0x1b6610>
    ce44:	ldrbtmi	r4, [ip], #2831	; 0xb0f
    ce48:			; <UNDEFINED> instruction: 0xf852a802
    ce4c:			; <UNDEFINED> instruction: 0xf85c1b04
    ce50:	ldmdavs	fp, {r0, r1, ip, sp}
    ce54:			; <UNDEFINED> instruction: 0xf04f9303
    ce58:	andls	r0, r1, #0, 6
    ce5c:	blx	1ccae54 <fchmod@plt+0x1cc8408>
    ce60:	blmi	21f68c <fchmod@plt+0x21cc40>
    ce64:	stmdals	r2, {r1, r3, r4, r5, r6, sl, lr}
    ce68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce6c:	subsmi	r9, sl, r3, lsl #22
    ce70:	andlt	sp, r5, r4, lsl #2
    ce74:	bl	14aff0 <fchmod@plt+0x1485a4>
    ce78:	ldrbmi	fp, [r0, -r4]!
    ce7c:	bl	b4ae58 <fchmod@plt+0xb4840c>
    ce80:	andeq	fp, r1, r2, asr #29
    ce84:	andeq	r0, r0, r4, lsl #5
    ce88:	andeq	fp, r1, r4, lsr #29
    ce8c:			; <UNDEFINED> instruction: 0x4605b470
    ce90:	ands	fp, fp, sl, lsr r9
    ce94:	strtmi	r2, [r8], -r1, lsl #22
    ce98:			; <UNDEFINED> instruction: 0xf811d916
    ce9c:			; <UNDEFINED> instruction: 0xf8003b01
    cea0:	stmdavc	ip, {r0, r8, r9, fp, ip, sp}
    cea4:	lognedp	f3, #4.0
    cea8:	strmi	r2, [r5], -r5, lsr #24
    ceac:	svclt	0x001c461e
    ceb0:			; <UNDEFINED> instruction: 0x46324613
    ceb4:	bcs	c1674 <fchmod@plt+0xbec28>
    ceb8:	andeq	pc, r2, #-2147483608	; 0x80000028
    cebc:	blcs	832e8 <fchmod@plt+0x8089c>
    cec0:	blmi	8aedc <fchmod@plt+0x88490>
    cec4:	stmiale	r8!, {r3, r5, r9, sl, lr}^
    cec8:	eorvc	r2, fp, r0, lsl #6
    cecc:	ldcllt	6, cr4, [r0], #-160	; 0xffffff60
    ced0:			; <UNDEFINED> instruction: 0x46054770
    ced4:	eorvc	r2, fp, r0, lsl #6
    ced8:	svclt	0x0000e7f8
    cedc:	mvnsmi	lr, sp, lsr #18
    cee0:			; <UNDEFINED> instruction: 0xf7f54605
    cee4:	subeq	lr, r0, r8, ror #23
    cee8:	blx	14aee0 <fchmod@plt+0x148494>
    ceec:	strmi	r7, [r7], -fp, lsr #16
    cef0:	mvnslt	r4, r6, lsl #12
    cef4:	ldmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    cef8:	strtmi	lr, [r3], -r7
    cefc:			; <UNDEFINED> instruction: 0x461e4634
    cf00:	blcc	8af5c <fchmod@plt+0x88510>
    cf04:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    cf08:	ldrmi	fp, [r8], -r3, lsr #3
    cf0c:			; <UNDEFINED> instruction: 0xf7f92120
    cf10:	ldclne	8, cr15, [r4], #-132	; 0xffffff7c
    cf14:	mvnsle	r2, r0, lsl #16
    cf18:	tstcs	r8, r8, lsr #16
    cf1c:			; <UNDEFINED> instruction: 0xf81af7f9
    cf20:	stmdblt	r0!, {r0, r1, r5, r9, sl, lr}^
    cf24:	blhi	caf44 <fchmod@plt+0xc84f8>
    cf28:	blcc	8af84 <fchmod@plt+0x88538>
    cf2c:	stmdavc	fp!, {r0, r1, r5, ip, sp, lr}
    cf30:	mvnle	r2, r0, lsl #22
    cf34:	ldrtmi	r2, [r8], -r0, lsl #6
    cf38:	pop	{r0, r1, r4, r5, ip, sp, lr}
    cf3c:			; <UNDEFINED> instruction: 0x463481f0
    cf40:	bfi	r4, lr, #12, #18
    cf44:			; <UNDEFINED> instruction: 0x4604b538
    cf48:	stccs	8, cr7, [r7, #-20]!	; 0xffffffec
    cf4c:	stccs	15, cr11, [r2, #-96]!	; 0xffffffa0
    cf50:			; <UNDEFINED> instruction: 0xf7f5d109
    cf54:	stmdacc	r1, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    cf58:	adcmi	r5, fp, #8960	; 0x2300
    cf5c:	movwcs	fp, #3843	; 0xf03
    cf60:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    cf64:	strtmi	r2, [r0], -r0, lsl #8
    cf68:	svclt	0x0000bd38
    cf6c:	strmi	r7, [r2], -r3, lsl #16
    cf70:	sbcpl	pc, r5, r9, asr #12
    cf74:	vrhadd.s8	<illegal reg q13.5>, q0, <illegal reg q13.5>
    cf78:	vsra.s64	d17, d3, #56
    cf7c:	vmov.i32	d17, #12	; 0x0000000c
    cf80:	subsmi	r1, r8, r0, lsl #2
    cf84:	svccc	0x0001f812
    cf88:			; <UNDEFINED> instruction: 0xf000fb01
    cf8c:	mvnsle	r2, r0, lsl #22
    cf90:	vqshl.s8	q10, q8, #0
    cf94:			; <UNDEFINED> instruction: 0x4770101c
    cf98:	ldrbmi	lr, [r0, sp, lsr #18]!
    cf9c:	ldcmi	0, cr11, [pc], {132}	; 0x84
    cfa0:			; <UNDEFINED> instruction: 0xf8df2602
    cfa4:	strcs	r9, [r3, #-124]	; 0xffffff84
    cfa8:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    cfac:	svcmi	0x001e447c
    cfb0:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    cfb4:			; <UNDEFINED> instruction: 0x4621447f
    cfb8:	strtmi	r2, [r8], -r0, lsl #4
    cfbc:			; <UNDEFINED> instruction: 0xf7f5348c
    cfc0:	stmdblt	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}^
    cfc4:			; <UNDEFINED> instruction: 0xf04f2e01
    cfc8:			; <UNDEFINED> instruction: 0xf04f0502
    cfcc:	mvnsle	r0, r1, lsl #12
    cfd0:	pop	{r2, ip, sp, pc}
    cfd4:	blmi	56ef9c <fchmod@plt+0x56c550>
    cfd8:	andcs	r4, r5, #76546048	; 0x4900000
    cfdc:	ldmpl	fp!, {r6, r9, sl, lr}^
    cfe0:	ldrdge	pc, [r0], -r3
    cfe4:	b	1b4afc0 <fchmod@plt+0x1b48574>
    cfe8:	strtmi	r4, [r8], -r2, lsl #12
    cfec:			; <UNDEFINED> instruction: 0xf7f59203
    cff0:	andls	lr, r2, r0, asr #21
    cff4:	bl	fe5cafd0 <fchmod@plt+0xfe5c8584>
    cff8:			; <UNDEFINED> instruction: 0xf7f56800
    cffc:	ldmib	sp, {r2, r3, r5, r8, r9, fp, sp, lr, pc}^
    d000:	strmi	r3, [r1], -r2, lsl #4
    d004:	tstls	r0, r0, asr r6
    d008:			; <UNDEFINED> instruction: 0xf7f52101
    d00c:	blmi	247fc4 <fchmod@plt+0x245578>
    d010:	ldmdavs	r3, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d014:	andsvs	r3, r3, r1, lsl #6
    d018:	svclt	0x0000e7d4
    d01c:	muleq	r5, ip, r6
    d020:	andeq	r9, r0, ip, ror #14
    d024:	andeq	r8, r0, lr, lsr fp
    d028:	andeq	fp, r1, r4, asr sp
    d02c:	muleq	r0, r4, r2
    d030:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d034:	andcs	r4, r5, #13312	; 0x3400
    d038:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    d03c:	strmi	r4, [r4], -ip, lsl #26
    d040:	addlt	r4, r5, ip, lsl #18
    d044:	ldmdbpl	fp, {r2, r3, fp, lr}^
    d048:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d04c:			; <UNDEFINED> instruction: 0xf7f5681d
    d050:	andls	lr, r3, r8, lsr sl
    d054:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    d058:	tstcs	r1, r3, lsl #20
    d05c:	strmi	r9, [r3], -r0, lsl #8
    d060:			; <UNDEFINED> instruction: 0xf7f54628
    d064:	andlt	lr, r5, r0, asr #23
    d068:	svclt	0x0000bd30
    d06c:	andeq	fp, r1, lr, asr #25
    d070:	muleq	r0, r4, r2
    d074:	strdeq	r9, [r0], -r8
    d078:	andeq	r8, r0, r6, lsr #21
    d07c:	bmi	b1f530 <fchmod@plt+0xb1cae4>
    d080:	blmi	b1e26c <fchmod@plt+0xb1b820>
    d084:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    d088:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    d08c:	strbtmi	r4, [sp], -sl, lsr #18
    d090:	eorls	r6, r3, #1179648	; 0x120000
    d094:	andeq	pc, r0, #79	; 0x4f
    d098:	addcs	r4, ip, #40, 30	; 0xa0
    d09c:	ldmdapl	ip, {r1, r2, r9, sl, lr}^
    d0a0:	tstcs	r0, pc, ror r4
    d0a4:	stmdavs	r3!, {r3, r5, r9, sl, lr}
    d0a8:	eorvs	r3, r3, r1, lsl #6
    d0ac:	bl	1bcb088 <fchmod@plt+0x1bc863c>
    d0b0:			; <UNDEFINED> instruction: 0xf7f5a801
    d0b4:			; <UNDEFINED> instruction: 0x4629ebdc
    d0b8:	andcs	r4, r3, sl, lsr r6
    d0bc:	movwls	r2, #769	; 0x301
    d0c0:			; <UNDEFINED> instruction: 0x93212300
    d0c4:	b	184b0a0 <fchmod@plt+0x1848654>
    d0c8:			; <UNDEFINED> instruction: 0xf107b9d0
    d0cc:	strtmi	r0, [r9], -ip, lsl #5
    d0d0:			; <UNDEFINED> instruction: 0xf7f52002
    d0d4:			; <UNDEFINED> instruction: 0x4602ea5a
    d0d8:	ldmdami	r9, {r3, r5, r8, r9, fp, ip, sp, pc}
    d0dc:	mvnscc	pc, pc, asr #32
    d0e0:			; <UNDEFINED> instruction: 0xf7fb4478
    d0e4:	stmdavs	r3!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    d0e8:	blcc	5f948 <fchmod@plt+0x5cefc>
    d0ec:	blmi	425180 <fchmod@plt+0x422734>
    d0f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d0f4:	blls	8e7164 <fchmod@plt+0x8e4718>
    d0f8:	tstle	r2, sl, asr r0
    d0fc:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    d100:	ldmdbmi	r1, {r0, r1, r8, sl, sp}
    d104:	ldmdami	r1, {r0, r2, r9, sp}
    d108:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d10c:	ldmib	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d110:	strtmi	r4, [r8], -r4, lsl #12
    d114:	b	b4b0f0 <fchmod@plt+0xb486a4>
    d118:			; <UNDEFINED> instruction: 0x46014632
    d11c:			; <UNDEFINED> instruction: 0xf7fb4620
    d120:			; <UNDEFINED> instruction: 0xf7f5fd8f
    d124:	strcs	lr, [r2, #-2522]	; 0xfffff626
    d128:	svclt	0x0000e7eb
    d12c:	andeq	fp, r1, r8, lsl #25
    d130:	andeq	r0, r0, r4, lsl #5
    d134:	andeq	fp, r1, lr, ror ip
    d138:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d13c:	andeq	pc, r5, r8, lsr #11
    d140:			; <UNDEFINED> instruction: 0xfffffeb5
    d144:	andeq	fp, r1, r8, lsl ip
    d148:	andeq	r9, r0, r0, asr r6
    d14c:	andeq	r8, r0, r6, ror #19
    d150:			; <UNDEFINED> instruction: 0xf7fb2001
    d154:	svclt	0x0000bc3b
    d158:			; <UNDEFINED> instruction: 0xf7f5b510
    d15c:	blmi	407fb4 <fchmod@plt+0x405568>
    d160:	cfstrdne	mvd4, [r2], {123}	; 0x7b
    d164:	stmdacs	r0, {r0, r1, r3, ip, lr, pc}
    d168:	stcle	6, cr4, [r6], {4}
    d16c:	andcs	r4, r0, #12, 16	; 0xc0000
    d170:	ldmdapl	r8, {r2, r3, r8, fp, lr}
    d174:			; <UNDEFINED> instruction: 0xf7fb4479
    d178:	strtmi	pc, [r0], -r5, asr #27
    d17c:	stcmi	13, cr11, [sl], {16}
    d180:	stmdbmi	sl, {r0, r2, r9, sp}
    d184:	ldmdbpl	ip, {r1, r3, fp, lr}
    d188:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d18c:	movwcc	r6, #6179	; 0x1823
    d190:			; <UNDEFINED> instruction: 0xf7f56023
    d194:			; <UNDEFINED> instruction: 0xf7fbe996
    d198:	svclt	0x0000fd53
    d19c:	andeq	fp, r1, r8, lsr #23
    d1a0:	muleq	r0, ip, r2
    d1a4:			; <UNDEFINED> instruction: 0xfffffebd
    d1a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d1ac:	andeq	r9, r0, r4, lsl #12
    d1b0:	andeq	r8, r0, r6, ror #18
    d1b4:	mvnsmi	lr, #737280	; 0xb4000
    d1b8:	bmi	155ea18 <fchmod@plt+0x155bfcc>
    d1bc:	blmi	15793d8 <fchmod@plt+0x157698c>
    d1c0:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    d1c4:	svcmi	0x0054447a
    d1c8:	strmi	r4, [r8], r5, lsl #12
    d1cc:	ldrbtmi	r5, [pc], #-2259	; d1d4 <fchmod@plt+0xa788>
    d1d0:	movwls	r6, #14363	; 0x381b
    d1d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d1d8:			; <UNDEFINED> instruction: 0xf7f5e004
    d1dc:	stmdavs	r3, {r2, r5, r7, r9, fp, sp, lr, pc}
    d1e0:	tstle	r7, r4, lsl #22
    d1e4:	strbmi	r2, [r9], -r0, lsl #4
    d1e8:			; <UNDEFINED> instruction: 0xf7f54628
    d1ec:	mcrrne	9, 14, lr, r2, cr0	; <UNPREDICTABLE>
    d1f0:	rscsle	r4, r2, r4, lsl #12
    d1f4:	cmnle	ip, r5, lsr #5
    d1f8:	stcls	7, cr0, [r2], {115}	; 0x73
    d1fc:	bmi	1202630 <fchmod@plt+0x11ffbe4>
    d200:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    d204:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d208:	subsmi	r9, sl, r3, lsl #22
    d20c:	strtmi	sp, [r0], -pc, ror #2
    d210:	pop	{r0, r2, ip, sp, pc}
    d214:			; <UNDEFINED> instruction: 0x07f583f0
    d218:	blmi	1082260 <fchmod@plt+0x107f814>
    d21c:	ldrbeq	pc, [pc, #-20]!	; d210 <fchmod@plt+0xa7c4>	; <UNPREDICTABLE>
    d220:			; <UNDEFINED> instruction: 0xd11058ff
    d224:	strcs	pc, [r7], #-964	; 0xfffffc3c
    d228:	rscle	r2, r8, r0, lsl #24
    d22c:	strbtle	r0, [r6], #1840	; 0x730
    d230:	andcs	r4, r5, #60, 18	; 0xf0000
    d234:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    d238:	eors	r4, sl, r8, ror r4
    d23c:			; <UNDEFINED> instruction: 0xf0144b3b
    d240:	ldmpl	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, sl}^	; <UNPREDICTABLE>
    d244:	stclne	0, cr13, [fp], #-952	; 0xfffffc48
    d248:	movteq	pc, #25411	; 0x6343	; <UNPREDICTABLE>
    d24c:	vstmdble	r6!, {d2-d1}
    d250:	movweq	pc, #53669	; 0xd1a5	; <UNPREDICTABLE>
    d254:			; <UNDEFINED> instruction: 0xf383fab3
    d258:	b	4cf7cc <fchmod@plt+0x4ccd80>
    d25c:	cmple	r4, r6, asr r3
    d260:	svclt	0x00480731
    d264:	strble	r4, [sl], #1580	; 0x62c
    d268:	eorle	r2, sl, r2, lsl #26
    d26c:	andcs	r4, r5, #48, 28	; 0x300
    d270:	ldrbtmi	r4, [lr], #-2352	; 0xfffff6d0
    d274:			; <UNDEFINED> instruction: 0x46304479
    d278:	stmdb	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d27c:	strtmi	r4, [r8], -r3, lsl #12
    d280:			; <UNDEFINED> instruction: 0xf7f5461d
    d284:			; <UNDEFINED> instruction: 0x0622e976
    d288:	strtle	r9, [r6], #-1
    d28c:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    d290:	strbmi	r9, [r1], -r1, lsl #20
    d294:			; <UNDEFINED> instruction: 0xf04f4628
    d298:			; <UNDEFINED> instruction: 0x47b834ff
    d29c:	ldreq	lr, [r3, -pc, lsr #15]!
    d2a0:			; <UNDEFINED> instruction: 0xf04fbf48
    d2a4:	strtle	r3, [sl], #1279	; 0x4ff
    d2a8:	andcs	r4, r5, #36, 18	; 0x90000
    d2ac:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    d2b0:			; <UNDEFINED> instruction: 0xf7f54478
    d2b4:	strtmi	lr, [r2], -r6, lsl #18
    d2b8:			; <UNDEFINED> instruction: 0xf04f4641
    d2bc:			; <UNDEFINED> instruction: 0x47b834ff
    d2c0:	stmdbmi	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    d2c4:	stmdami	r0!, {r0, r2, r9, sp}
    d2c8:	ldrbtcc	pc, [pc], #79	; d2d0 <fchmod@plt+0xa884>	; <UNPREDICTABLE>
    d2cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d2d0:	ldm	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d2d4:	ldrmi	r4, [r8, r1, asr #12]!
    d2d8:	ldmdbmi	ip, {r0, r4, r7, r8, r9, sl, sp, lr, pc}
    d2dc:	andcs	r4, r5, #48, 12	; 0x3000000
    d2e0:			; <UNDEFINED> instruction: 0xf7f54479
    d2e4:	strmi	lr, [r3], -lr, ror #17
    d2e8:	strcs	lr, [r0], #-2002	; 0xfffff82e
    d2ec:			; <UNDEFINED> instruction: 0xf7f5e787
    d2f0:	blmi	6076c8 <fchmod@plt+0x604c7c>
    d2f4:	ldmdbmi	r7, {r0, r2, r9, sp}
    d2f8:	ldmpl	ip!, {r0, r1, r2, r4, fp, lr}^
    d2fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d300:	movwcc	r6, #6179	; 0x1823
    d304:			; <UNDEFINED> instruction: 0xf7f56023
    d308:			; <UNDEFINED> instruction: 0x4641e8dc
    d30c:	ldc2	7, cr15, [r8], {251}	; 0xfb
    d310:	andeq	fp, r1, r4, asr #22
    d314:	andeq	r0, r0, r4, lsl #5
    d318:	andeq	fp, r1, sl, lsr fp
    d31c:	andeq	fp, r1, r6, lsl #22
    d320:			; <UNDEFINED> instruction: 0x000002b0
    d324:	andeq	r9, r0, r2, lsl #11
    d328:			; <UNDEFINED> instruction: 0x000088b8
    d32c:	andeq	r0, r0, r4, ror r2
    d330:	andeq	r8, r0, lr, ror r8
    d334:	muleq	r0, r0, r5
    d338:	andeq	r6, r0, r2, ror #6
    d33c:	muleq	r0, r2, r5
    d340:	andeq	r8, r0, r0, asr #16
    d344:	andeq	r9, r0, r8, lsl r5
    d348:	andeq	r8, r0, r2, lsr #16
    d34c:	andeq	r9, r0, r0, asr r5
    d350:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d354:	muleq	r0, ip, r4
    d358:	strdeq	r8, [r0], -r2
    d35c:	stmdavs	fp, {r1, fp, sp, lr}
    d360:	ldmdbvs	r9, {r4, r6, r8, fp, sp, lr}^
    d364:	stmdalt	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d368:	stmibvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}
    d36c:	ldfltd	f3, [r8, #-12]!
    d370:	rsbcs	r4, r8, r4, lsl #12
    d374:			; <UNDEFINED> instruction: 0xf7fb460d
    d378:			; <UNDEFINED> instruction: 0x4601ffbd
    d37c:			; <UNDEFINED> instruction: 0x61a168e0
    d380:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
    d384:	stmibvs	r3!, {r0, r1, r8, r9, fp, ip, lr, pc}
    d388:	mvnvs	r6, fp, lsl r9
    d38c:	stmdbmi	r5, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d390:	stmdami	r5, {r0, r2, r9, sp}
    d394:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d398:	ldm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d39c:			; <UNDEFINED> instruction: 0xf7fb68e1
    d3a0:	svclt	0x0000fc4f
    d3a4:	ldrdeq	r9, [r0], -ip
    d3a8:	andeq	r8, r0, sl, asr r7
    d3ac:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
    d3b0:	cmnlt	fp, r6, lsl #12
    d3b4:	ldmvs	r3!, {sl, sp}
    d3b8:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    d3bc:	stmiavs	r8!, {r0, sl, ip, sp}^
    d3c0:	stmda	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3c4:			; <UNDEFINED> instruction: 0xf7f54628
    d3c8:	bvs	1d07448 <fchmod@plt+0x1d049fc>
    d3cc:	mvnsle	r4, #156, 4	; 0xc0000009
    d3d0:	pop	{r4, r5, r7, fp, sp, lr}
    d3d4:			; <UNDEFINED> instruction: 0xf7f54070
    d3d8:	svclt	0x0000b813
    d3dc:	ldrbmi	r6, [r0, -r0, asr #18]!
    d3e0:	ldrbmi	r6, [r0, -r0, asr #17]!
    d3e4:	ldrbmi	r6, [r0, -r0, lsl #18]!
    d3e8:	ldrbmi	r6, [r0, -r0, asr #19]!
    d3ec:	bmi	160004 <fchmod@plt+0x15d5b8>
    d3f0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    d3f4:	ldmpl	r9, {r2, r9, sl, lr}
    d3f8:			; <UNDEFINED> instruction: 0xffb6f7ff
    d3fc:	vldrlt.16	s12, [r0, #-320]	; 0xfffffec0	; <UNPREDICTABLE>
    d400:	andeq	fp, r1, r8, lsl r9
    d404:			; <UNDEFINED> instruction: 0x000002b8
    d408:	ldrbmi	r6, [r0, -r0, lsl #16]!
    d40c:	mvnsmi	lr, sp, lsr #18
    d410:	andscs	r4, ip, r7, lsl #12
    d414:	ldrmi	r4, [r4], -lr, lsl #12
    d418:			; <UNDEFINED> instruction: 0xff6cf7fb
    d41c:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    d420:			; <UNDEFINED> instruction: 0x460544f8
    d424:	stccs	0, cr6, [r0], {198}	; 0xc6
    d428:	ldm	r4, {r1, r3, r4, r5, ip, lr, pc}
    d42c:			; <UNDEFINED> instruction: 0xf1050007
    d430:	stm	r3, {r4, r8, r9}
    d434:			; <UNDEFINED> instruction: 0x212c0007
    d438:			; <UNDEFINED> instruction: 0xf7fb2001
    d43c:	movwcs	pc, #3939	; 0xf63	; <UNPREDICTABLE>
    d440:	ldrtmi	r4, [r8], -r4, lsl #12
    d444:			; <UNDEFINED> instruction: 0xf7fb6023
    d448:	rscvs	pc, r0, sp, ror #30
    d44c:			; <UNDEFINED> instruction: 0xf7f54606
    d450:			; <UNDEFINED> instruction: 0x212fe932
    d454:	ldrtmi	r4, [r0], -r3, lsl #12
    d458:	ldrtmi	r6, [r3], #-547	; 0xfffffddd
    d45c:			; <UNDEFINED> instruction: 0xf7f56123
    d460:	tstlt	r0, r8, lsl sl
    d464:	blmi	454584 <fchmod@plt+0x451b38>
    d468:	cmnvs	r6, r0, lsr #12
    d46c:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d470:			; <UNDEFINED> instruction: 0xff7af7ff
    d474:	vst2.<illegal width 64>	{d6,d8}, [r3 :128], r3
    d478:			; <UNDEFINED> instruction: 0xf5b34370
    d47c:	andle	r4, r9, r0, lsl #31
    d480:	andcs	r4, r5, #180224	; 0x2c000
    d484:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    d488:			; <UNDEFINED> instruction: 0xf7f54478
    d48c:			; <UNDEFINED> instruction: 0x4639e81a
    d490:	blx	fee4b486 <fchmod@plt+0xfee48a3a>
    d494:	stmib	r5, {r3, r5, r9, sl, lr}^
    d498:	eorvs	r4, ip, r1, lsl #8
    d49c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    d4a0:	strmi	lr, [r4], #-2496	; 0xfffff640
    d4a4:	strb	r6, [r6, r4, lsl #3]
    d4a8:	andeq	fp, r1, r8, ror #17
    d4ac:			; <UNDEFINED> instruction: 0x000002b8
    d4b0:	andeq	r9, r0, r6, lsl #8
    d4b4:	andeq	r8, r0, r8, ror #12
    d4b8:	ldrbmi	r6, [r0, -r0, lsl #17]!
    d4bc:	svcmi	0x00f0e92d
    d4c0:	blhi	c897c <fchmod@plt+0xc5f30>
    d4c4:	cdpmi	8, 9, cr6, cr14, cr4, {4}
    d4c8:	ldrbtmi	fp, [lr], #-131	; 0xffffff7d
    d4cc:	stmibvs	r3!, {r2, r4, r5, r7, r8, ip, sp, pc}^
    d4d0:	vst1.8	{d4-d6}, [r3], r5
    d4d4:			; <UNDEFINED> instruction: 0xf5b34370
    d4d8:	eorle	r4, r8, r0, lsl #31
    d4dc:	stmdblt	r4!, {r2, r5, r6, fp, sp, lr}^
    d4e0:	ldmib	r6, {r1, r2, r3, r5, r6, fp, sp, lr}^
    d4e4:	bvs	fec9a4ec <fchmod@plt+0xfec97aa0>
    d4e8:	rsbvs	fp, fp, r4, ror r1
    d4ec:			; <UNDEFINED> instruction: 0x4630b11a
    d4f0:			; <UNDEFINED> instruction: 0xff5cf7ff
    d4f4:	blcs	276a8 <fchmod@plt+0x24c5c>
    d4f8:	strdvs	sp, [ip], r1	; <UNPREDICTABLE>
    d4fc:	andlt	r4, r3, r0, lsr #12
    d500:	blhi	c87fc <fchmod@plt+0xc5db0>
    d504:	svchi	0x00f0e8bd
    d508:			; <UNDEFINED> instruction: 0xf0002b00
    d50c:	ldmib	r3, {r1, r5, r6, r7, pc}^
    d510:	rsbvs	r1, r9, r0, lsl #8
    d514:			; <UNDEFINED> instruction: 0x4630b112
    d518:			; <UNDEFINED> instruction: 0xff48f7ff
    d51c:	bvs	fe0e75e4 <fchmod@plt+0xfe0e4b98>
    d520:			; <UNDEFINED> instruction: 0xf7ffb10b
    d524:	stmdavs	fp!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    d528:	bicsle	r2, r8, r0, lsl #22
    d52c:	stmibvs	r3, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d530:			; <UNDEFINED> instruction: 0x4620b11b
    d534:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    d538:	stmiavs	fp!, {r4, r6, r7, r8, ip, lr, pc}^
    d53c:	ldrdge	pc, [r0], -r5
    d540:	movwls	r0, #1946	; 0x79a
    d544:	addhi	pc, ip, r0, lsl #2
    d548:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    d54c:	bcc	448d74 <fchmod@plt+0x446328>
    d550:			; <UNDEFINED> instruction: 0xf7f568e0
    d554:	strmi	lr, [r7], -sl, asr #16
    d558:			; <UNDEFINED> instruction: 0xf0002800
    d55c:			; <UNDEFINED> instruction: 0xf8df80e6
    d560:	blmi	1eb1d08 <fchmod@plt+0x1eaf2bc>
    d564:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
    d568:	ldrtmi	r9, [r8], -r1, lsl #6
    d56c:	stmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d570:	stmdacs	r0, {r1, r2, r9, sl, lr}
    d574:	ldclvc	0, cr13, [r3], #304	; 0x130
    d578:	bleq	509998 <fchmod@plt+0x506f4c>
    d57c:	rsbsle	r2, r4, lr, lsr #22
    d580:	blcs	bac954 <fchmod@plt+0xba9f08>
    d584:	ldmib	r4, {r0, r3, r4, r5, r6, ip, lr, pc}^
    d588:	addmi	r3, fp, #1073741826	; 0x40000002
    d58c:	addhi	pc, r3, r0, lsl #1
    d590:	andcs	r2, r1, ip, lsr #2
    d594:	mrc2	7, 5, pc, cr6, cr11, {7}
    d598:	stmiavs	r1!, {r1, r3, r4, r6, r9, sl, lr}^
    d59c:	andvs	r4, r4, r0, lsl #13
    d5a0:			; <UNDEFINED> instruction: 0xf7ff4648
    d5a4:			; <UNDEFINED> instruction: 0xf8c8fc49
    d5a8:	strmi	r0, [r3], ip
    d5ac:	stm	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5b0:	ldrdcs	pc, [r0], -r8
    d5b4:	eoreq	pc, r0, r8, asr #17
    d5b8:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
    d5bc:	movwcc	r6, #6672	; 0x1a10
    d5c0:	ldrbmi	r3, [fp], #-1
    d5c4:	stmib	r8, {r3, r4, r6, sl, lr}^
    d5c8:	blls	195e0 <fchmod@plt+0x16b94>
    d5cc:	strle	r0, [lr], #-2011	; 0xfffff825
    d5d0:	blcc	6c8a4 <fchmod@plt+0x69e58>
    d5d4:	blcs	2fa148 <fchmod@plt+0x2f76fc>
    d5d8:	bls	83604 <fchmod@plt+0x80bb8>
    d5dc:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    d5e0:	addmi	pc, r0, #587202560	; 0x23000000
    d5e4:	svclt	0x00182a00
    d5e8:	svcmi	0x0020f5b3
    d5ec:	mrc	1, 0, sp, cr8, cr13, {3}
    d5f0:			; <UNDEFINED> instruction: 0x46401a10
    d5f4:	mrc2	7, 5, pc, cr8, cr15, {7}
    d5f8:	ldrtmi	r6, [r8], -r3, ror #20
    d5fc:	mrrcne	8, 10, r6, sl, cr1
    d600:	eorhi	pc, r3, r1, asr #16
    d604:			; <UNDEFINED> instruction: 0xf7f56262
    d608:			; <UNDEFINED> instruction: 0x4606e956
    d60c:			; <UNDEFINED> instruction: 0xd1b22800
    d610:			; <UNDEFINED> instruction: 0xf7f54638
    d614:	bvs	1887e44 <fchmod@plt+0x18853f8>
    d618:	cmple	r5, r0, lsl #18
    d61c:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    d620:	rsbvs	r6, ip, r3, lsr #1
    d624:	biclt	r6, r2, r2, lsr #16
    d628:	ldmib	r3, {r0, r1, r5, r7, r8, fp, sp, lr}^
    d62c:	and	r0, r1, r0, lsl #2
    d630:	orrslt	r6, r2, r2, lsl r8
    d634:	ldmib	r6, {r1, r2, r4, r7, r8, fp, sp, lr}^
    d638:	strmi	r8, [r9, #2304]	; 0x900
    d63c:	strmi	fp, [r0, #3848]	; 0xf08
    d640:	ldmib	r6, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    d644:	ldmib	r3, {r3, r4, r8, fp, pc}^
    d648:	ldrmi	r6, [r9, #1816]!	; 0x718
    d64c:	ldrmi	fp, [r0, #3848]!	; 0xf08
    d650:	svcge	0x0044f43f
    d654:	bcs	276a4 <fchmod@plt+0x24c58>
    d658:	stmiavs	r3!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    d65c:			; <UNDEFINED> instruction: 0xe73e681c
    d660:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, fp, lr}^
    d664:	bcc	448e8c <fchmod@plt+0x446440>
    d668:			; <UNDEFINED> instruction: 0xf89be772
    d66c:	blcs	19678 <fchmod@plt+0x16c2c>
    d670:	svcge	0x007bf43f
    d674:	blcs	baca48 <fchmod@plt+0xba9ffc>
    d678:			; <UNDEFINED> instruction: 0xf89bd185
    d67c:	blcs	b99688 <fchmod@plt+0xb96c3c>
    d680:			; <UNDEFINED> instruction: 0xf89bd181
    d684:	blcs	19694 <fchmod@plt+0x16c48>
    d688:	svcge	0x006ff43f
    d68c:	ldrdcc	lr, [r9, -r4]
    d690:			; <UNDEFINED> instruction: 0xf4ff428b
    d694:	hvclt	39677	; 0x9afd
    d698:	subeq	r2, sl, r8, asr r3
    d69c:			; <UNDEFINED> instruction: 0xf101fb03
    d6a0:	stmiavs	r0!, {r1, r5, r7, r9, sp, lr}
    d6a4:	mrc2	7, 1, pc, cr6, cr11, {7}
    d6a8:	ldrb	r6, [r1, -r0, lsr #1]!
    d6ac:	ldmdbvs	fp, {r0, r1, r5, r7, r8, fp, sp, lr}^
    d6b0:	svclt	0x00832b04
    d6b4:	adcvs	r0, r2, #90	; 0x5a
    d6b8:	movwcs	r2, #33112	; 0x8158
    d6bc:	cmpmi	r9, #568	; 0x238
    d6c0:	asrsvc	pc, pc, #8	; <UNPREDICTABLE>
    d6c4:	strb	r6, [ip, r3, lsr #5]!
    d6c8:			; <UNDEFINED> instruction: 0xb1a3696b
    d6cc:	ldrmi	r4, [r8, r0, lsr #12]
    d6d0:	tstlt	r2, r7, lsr #15
    d6d4:			; <UNDEFINED> instruction: 0xf7ff4630
    d6d8:	ldmvs	r0!, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    d6dc:			; <UNDEFINED> instruction: 0xf7f42400
    d6e0:			; <UNDEFINED> instruction: 0x4630ee92
    d6e4:	mcr	7, 4, pc, cr14, cr4, {7}	; <UNPREDICTABLE>
    d6e8:			; <UNDEFINED> instruction: 0xf8d8e707
    d6ec:	tstmi	r3, #28
    d6f0:	andscc	pc, ip, r8, asr #17
    d6f4:	blmi	6474fc <fchmod@plt+0x644ab0>
    d6f8:	stmiavs	r0!, {r2, r9, sp}
    d6fc:			; <UNDEFINED> instruction: 0xf7f5447b
    d700:	bvs	1907b38 <fchmod@plt+0x19050ec>
    d704:	cdpne	8, 5, cr6, cr15, cr6, {5}
    d708:	bl	1c173c <fchmod@plt+0x1becf0>
    d70c:	svcne	0x00180383
    d710:	ldmdavs	sl, {r0, r1, r4, r5, r9, sl, lr}
    d714:	svcne	0x0004f853
    d718:			; <UNDEFINED> instruction: 0x60514298
    d71c:	bl	1c1f08 <fchmod@plt+0x1bf4bc>
    d720:	ldmdavs	r3!, {r0, r1, r2, r7, r9, sl}
    d724:	subsvs	r2, sl, r0, lsl #4
    d728:	stmdbmi	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    d72c:	stmdami	ip, {r0, r2, r9, sp}
    d730:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d734:	mcr	7, 6, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
    d738:			; <UNDEFINED> instruction: 0xf7fb68e1
    d73c:	svclt	0x0000fa81
    d740:	andeq	fp, r1, lr, lsr r8
    d744:			; <UNDEFINED> instruction: 0x000002b8
    d748:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    d74c:	andeq	r9, r0, r6, ror #6
    d750:	andeq	pc, r5, r2, asr #2
    d754:	andeq	r0, r0, ip, lsl #5
    d758:			; <UNDEFINED> instruction: 0xfffffc5d
    d75c:	andeq	r9, r0, r0, lsl #3
    d760:			; <UNDEFINED> instruction: 0x000083be
    d764:	mcrlt	7, 2, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
    d768:			; <UNDEFINED> instruction: 0xf7ffb538
    d76c:	stmvs	r4, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    d770:	cmnlt	ip, r5, lsl #12
    d774:	strtmi	r6, [r0], -fp, lsr #18
    d778:	stmibvs	sl!, {r0, r1, r4, r5, r8, ip, sp, pc}
    d77c:			; <UNDEFINED> instruction: 0x4790b112
    d780:	stmdbvs	fp!, {r4, r8, fp, ip, sp, pc}
    d784:	ldrmi	r4, [r8, r0, lsr #12]
    d788:			; <UNDEFINED> instruction: 0xf7ff4628
    d78c:			; <UNDEFINED> instruction: 0x4604fe97
    d790:	mvnle	r2, r0, lsl #16
    d794:			; <UNDEFINED> instruction: 0xf7f44628
    d798:	andcs	lr, r0, r6, lsr lr
    d79c:	svclt	0x0000bd38
    d7a0:	stmdavs	r6, {r4, r5, r6, sl, ip, sp, pc}
    d7a4:	movwcs	fp, #350	; 0x15e
    d7a8:	stclpl	8, cr6, [r5], #528	; 0x210
    d7ac:	svclt	0x0008428d
    d7b0:			; <UNDEFINED> instruction: 0xf10354e2
    d7b4:	svclt	0x00080301
    d7b8:	addsmi	r6, lr, #393216	; 0x60000
    d7bc:	ldcllt	8, cr13, [r0], #-976	; 0xfffffc30
    d7c0:	svclt	0x00004770
    d7c4:			; <UNDEFINED> instruction: 0x4605b538
    d7c8:			; <UNDEFINED> instruction: 0xf7fb200c
    d7cc:	movwcs	pc, #3475	; 0xd93	; <UNPREDICTABLE>
    d7d0:	stmib	r0, {r2, r9, sl, lr}^
    d7d4:	ldmdblt	r5, {r8, sl, ip, sp}
    d7d8:	strtmi	r6, [r0], -r5, lsl #1
    d7dc:			; <UNDEFINED> instruction: 0x4628bd38
    d7e0:	stc2	7, cr15, [r8, #1004]	; 0x3ec
    d7e4:	strtmi	r6, [r0], -r0, lsr #1
    d7e8:	svclt	0x0000bd38
    d7ec:	movwcs	fp, #1296	; 0x510
    d7f0:	stmib	r0, {r2, r9, sl, lr}^
    d7f4:	stmdblt	r9, {r8, ip, sp}
    d7f8:	ldclt	0, cr6, [r0, #-516]	; 0xfffffdfc
    d7fc:			; <UNDEFINED> instruction: 0xf7fb4608
    d800:	adcvs	pc, r0, r9, ror sp	; <UNPREDICTABLE>
    d804:	svclt	0x0000bd10
    d808:	andvs	r2, r3, r0, lsl #6
    d80c:	svclt	0x00004770
    d810:	movwcs	lr, #2512	; 0x9d0
    d814:	addsmi	fp, r3, #16, 10	; 0x4000000
    d818:	movwle	fp, #49282	; 0xc082
    d81c:	addmi	r1, sl, #630784	; 0x9a000
    d820:	ldrmi	sp, [r9], #-519	; 0xfffffdf9
    d824:	stmvs	r0, {r2, r9, sl, lr}
    d828:	rsbvs	r0, r1, r9, asr #32
    d82c:	ldc2l	7, cr15, [r2, #-1004]!	; 0xfffffc14
    d830:	andlt	r6, r2, r0, lsr #1
    d834:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    d838:	movwls	r2, #4503	; 0x1197
    d83c:	ldrbtmi	r9, [r8], #-512	; 0xfffffe00
    d840:	bmi	120454 <fchmod@plt+0x11da08>
    d844:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    d848:			; <UNDEFINED> instruction: 0xf914f7fb
    d84c:	ldrdeq	r9, [r0], -lr
    d850:	strheq	r9, [r0], -r8
    d854:	andeq	r9, r0, r6, asr #2
    d858:			; <UNDEFINED> instruction: 0x4604b538
    d85c:	tstcs	r1, sp, lsl #12
    d860:			; <UNDEFINED> instruction: 0xffd6f7ff
    d864:	stmiavs	r2!, {r0, r1, r5, fp, sp, lr}
    d868:	eorvs	r1, r1, r9, asr ip
    d86c:	cfldrslt	mvf5, [r8, #-852]!	; 0xfffffcac
    d870:			; <UNDEFINED> instruction: 0x4604b570
    d874:	ldrmi	r4, [r1], -lr, lsl #12
    d878:			; <UNDEFINED> instruction: 0xf7ff4615
    d87c:	stmiavs	r0!, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d880:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    d884:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    d888:	svc	0x0080f7f4
    d88c:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    d890:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    d894:	addlt	fp, r6, r0, ror r5
    d898:			; <UNDEFINED> instruction: 0xe09cf8df
    d89c:			; <UNDEFINED> instruction: 0xf8df460e
    d8a0:	swpcs	ip, ip, [r0]
    d8a4:	stmib	sp, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    d8a8:	ldrmi	r6, [r5], -r0, lsl #4
    d8ac:			; <UNDEFINED> instruction: 0xf85e9504
    d8b0:			; <UNDEFINED> instruction: 0xf04fc00c
    d8b4:			; <UNDEFINED> instruction: 0x460433ff
    d8b8:	strmi	r2, [r8], -r1, lsl #4
    d8bc:	ldrdgt	pc, [r0], -ip
    d8c0:	andsgt	pc, r4, sp, asr #17
    d8c4:	stceq	0, cr15, [r0], {79}	; 0x4f
    d8c8:	ldc	7, cr15, [sl, #976]!	; 0x3d0
    d8cc:	blle	7950e0 <fchmod@plt+0x792694>
    d8d0:			; <UNDEFINED> instruction: 0x46201c59
    d8d4:			; <UNDEFINED> instruction: 0xf7ff9103
    d8d8:	stmdavs	r2!, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d8dc:	mvnscc	pc, #79	; 0x4f
    d8e0:	stmdbls	r3, {r5, r7, fp, sp, lr}
    d8e4:	strls	r4, [r1, #-1040]	; 0xfffffbf0
    d8e8:	strls	r2, [r0], -r1, lsl #4
    d8ec:	stc	7, cr15, [r8, #976]!	; 0x3d0
    d8f0:	blle	5d5104 <fchmod@plt+0x5d26b8>
    d8f4:	ldrmi	r6, [r3], #-2082	; 0xfffff7de
    d8f8:	eorvs	r4, r3, r1, lsl sl
    d8fc:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    d900:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d904:	subsmi	r9, sl, r5, lsl #22
    d908:	andlt	sp, r6, sl, lsl #2
    d90c:	stmdbmi	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    d910:	stmdami	sp, {r0, r2, r9, sp}
    d914:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    d918:	ldcl	7, cr15, [r2, #976]	; 0x3d0
    d91c:			; <UNDEFINED> instruction: 0xf990f7fb
    d920:	ldcl	7, cr15, [sl, #976]	; 0x3d0
    d924:	andcs	r4, r5, #147456	; 0x24000
    d928:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    d92c:			; <UNDEFINED> instruction: 0xf7f44478
    d930:			; <UNDEFINED> instruction: 0xf7fbedc8
    d934:	svclt	0x0000f985
    d938:	andeq	fp, r1, r4, ror #8
    d93c:	andeq	r0, r0, r4, lsl #5
    d940:	andeq	fp, r1, sl, lsl #8
    d944:	andeq	r9, r0, r4, lsr #32
    d948:	ldrdeq	r8, [r0], -sl
    d94c:	andeq	r9, r0, lr
    d950:	andeq	r8, r0, r4, asr #3
    d954:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    d958:	addlt	fp, r2, r0, lsl #10
    d95c:	bge	e059c <fchmod@plt+0xddb50>
    d960:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    d964:	blne	14bab4 <fchmod@plt+0x149068>
    d968:	movwls	r6, #6171	; 0x181b
    d96c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d970:			; <UNDEFINED> instruction: 0xf7ff9200
    d974:	bmi	28d7b8 <fchmod@plt+0x28ad6c>
    d978:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    d97c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d980:	subsmi	r9, sl, r1, lsl #22
    d984:	andlt	sp, r2, r4, lsl #2
    d988:	bl	14bb04 <fchmod@plt+0x1490b8>
    d98c:	ldrbmi	fp, [r0, -r3]!
    d990:	stc	7, cr15, [r2, #976]!	; 0x3d0
    d994:	andeq	fp, r1, r8, lsr #7
    d998:	andeq	r0, r0, r4, lsl #5
    d99c:	andeq	fp, r1, lr, lsl #7
    d9a0:			; <UNDEFINED> instruction: 0x4604b570
    d9a4:	ldrmi	r4, [r1], -lr, lsl #12
    d9a8:			; <UNDEFINED> instruction: 0xf7ff4615
    d9ac:	stmiavs	r0!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d9b0:	stmdavs	r3!, {r1, r3, r5, r9, sl, lr}
    d9b4:	ldrmi	r4, [r8], #-1585	; 0xfffff9cf
    d9b8:	stcl	7, cr15, [sl, #-976]	; 0xfffffc30
    d9bc:	strtmi	r6, [sl], #-2082	; 0xfffff7de
    d9c0:	ldcllt	0, cr6, [r0, #-136]!	; 0xffffff78
    d9c4:	ldrlt	r2, [r0, #-257]	; 0xfffffeff
    d9c8:			; <UNDEFINED> instruction: 0xf7ff4604
    d9cc:	stmiavs	r2!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    d9d0:	stmdavs	r3!, {r8, sp}
    d9d4:	cfldrslt	mvf5, [r0, #-836]	; 0xfffffcbc
    d9d8:	tstcs	r1, r0, lsl r5
    d9dc:			; <UNDEFINED> instruction: 0xf7ff4604
    d9e0:	stmiavs	r2!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    d9e4:	stmdavs	r3!, {r8, sp}
    d9e8:	stmiavs	r0!, {r0, r4, r6, r7, sl, ip, lr}
    d9ec:	svclt	0x0000bd10
    d9f0:	strmi	r6, [fp], -r2, asr #16
    d9f4:	movwle	r4, #4746	; 0x128a
    d9f8:	ldrbmi	r6, [r0, -r1]!
    d9fc:			; <UNDEFINED> instruction: 0x21a64807
    da00:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    da04:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    da08:	strmi	r3, [r2], -r0, lsl #4
    da0c:	andcc	r4, ip, #4, 22	; 0x1000
    da10:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    da14:			; <UNDEFINED> instruction: 0xf7fb4478
    da18:	svclt	0x0000f82d
    da1c:	andeq	r8, r0, sl, lsl #31
    da20:	andeq	r8, r0, r6, asr pc
    da24:	andeq	r8, r0, r8, lsl #30
    da28:	andvs	r6, fp, r3, lsl #16
    da2c:	svclt	0x00004770
    da30:	stmdavs	r2, {r0, r1, r3, fp, sp, lr}^
    da34:	stmdale	r1, {r0, r1, r4, r7, r9, lr}
    da38:	ldrbmi	r6, [r0, -r3]!
    da3c:			; <UNDEFINED> instruction: 0x21a64807
    da40:	ldrbtmi	fp, [r8], #-1280	; 0xfffffb00
    da44:	stmib	sp, {r0, r1, r7, ip, sp, pc}^
    da48:	strmi	r3, [r2], -r0, lsl #4
    da4c:	andcc	r4, ip, #4, 22	; 0x1000
    da50:	ldrbtmi	r4, [fp], #-2052	; 0xfffff7fc
    da54:			; <UNDEFINED> instruction: 0xf7fb4478
    da58:	svclt	0x0000f80d
    da5c:	andeq	r8, r0, sl, asr #30
    da60:	andeq	r8, r0, r6, lsl pc
    da64:	andeq	r8, r0, r8, asr #29
    da68:	andcs	r4, r0, #3145728	; 0x300000
    da6c:	stmib	r3, {r7, fp, sp, lr}^
    da70:	andsvs	r2, sl, r1, lsl #4
    da74:	svclt	0x00004770
    da78:			; <UNDEFINED> instruction: 0x4604b510
    da7c:			; <UNDEFINED> instruction: 0xf7f46880
    da80:	movwcs	lr, #3266	; 0xcc2
    da84:	movwcc	lr, #6596	; 0x19c4
    da88:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    da8c:			; <UNDEFINED> instruction: 0x4604b510
    da90:			; <UNDEFINED> instruction: 0xf7f46880
    da94:			; <UNDEFINED> instruction: 0x4620ecb8
    da98:			; <UNDEFINED> instruction: 0x4010e8bd
    da9c:	ldclt	7, cr15, [r0], #976	; 0x3d0
    daa0:			; <UNDEFINED> instruction: 0x2120b510
    daa4:			; <UNDEFINED> instruction: 0xf7f84604
    daa8:	tstlt	r8, r5, asr sl	; <UNPREDICTABLE>
    daac:	ldclt	0, cr2, [r0, #-0]
    dab0:			; <UNDEFINED> instruction: 0x46202118
    dab4:	blx	13cba9c <fchmod@plt+0x13c9050>
    dab8:			; <UNDEFINED> instruction: 0x2c7eb930
    dabc:			; <UNDEFINED> instruction: 0xf504d006
    dac0:	stccs	0, cr7, [r0], {128}	; 0x80
    dac4:	ldclt	0, cr13, [r0, #-968]	; 0xfffffc38
    dac8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    dacc:	rscscc	pc, pc, pc, asr #32
    dad0:	svclt	0x0000bd10
    dad4:			; <UNDEFINED> instruction: 0x460eb5f8
    dad8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    dadc:	stmdavc	r0, {r1, r2, r3, r4, r6, ip, lr, pc}
    dae0:	subsle	r2, r8, r0, lsl #28
    dae4:	ldmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    dae8:	subsle	r2, ip, r0, lsl #22
    daec:	ands	r4, r3, r7, lsr r6
    daf0:			; <UNDEFINED> instruction: 0x2120783b
    daf4:	bicslt	r4, fp, r8, lsl r6
    daf8:	blx	b4bae0 <fchmod@plt+0xb49094>
    dafc:	cmple	r5, r0, lsl #16
    db00:	strcc	r7, [r1, -r8, lsr #16]
    db04:			; <UNDEFINED> instruction: 0xffccf7ff
    db08:	ldmdavc	r0!, {r2, r9, sl, lr}
    db0c:			; <UNDEFINED> instruction: 0xffc8f7ff
    db10:	smlabble	sl, r4, r2, r4
    db14:	svceq	0x0001f815
    db18:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, lr}
    db1c:			; <UNDEFINED> instruction: 0x2120d0e8
    db20:	blx	64bb08 <fchmod@plt+0x6490bc>
    db24:	mvnle	r2, r0, lsl #16
    db28:	bne	947ad8 <fchmod@plt+0x94508c>
    db2c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    db30:	ldmdacs	r0!, {r3, r5, fp, ip, sp, lr}
    db34:			; <UNDEFINED> instruction: 0xf815d109
    db38:	ldmdacs	r0!, {r0, r8, r9, sl, fp}
    db3c:	blcs	c41f30 <fchmod@plt+0xc3f4e4>
    db40:			; <UNDEFINED> instruction: 0xf816d103
    db44:	blcs	c1d750 <fchmod@plt+0xc1ad04>
    db48:	strcs	sp, [r0], #-251	; 0xffffff05
    db4c:	ldmdavc	r0!, {r1, r3, sp, lr, pc}
    db50:	blx	4bb38 <fchmod@plt+0x490ec>
    db54:	ldmdblt	r4, {r5, r6, r8, ip, sp, pc}
    db58:	ldmdavc	r0!, {r2, r3, r5, fp, ip, sp, lr}
    db5c:			; <UNDEFINED> instruction: 0xf8151a24
    db60:	strcc	r0, [r1], -r1, lsl #30
    db64:			; <UNDEFINED> instruction: 0xf7f82120
    db68:	strdcs	pc, [r0, -r5]!
    db6c:	mvnle	r2, r0, lsl #16
    db70:			; <UNDEFINED> instruction: 0x21207828
    db74:			; <UNDEFINED> instruction: 0xf9eef7f8
    db78:	ldmdavc	r0!, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
    db7c:			; <UNDEFINED> instruction: 0xf7f82120
    db80:	stmiblt	r0!, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    db84:	bicsle	r2, r1, r0, lsl #24
    db88:	str	r7, [fp, r8, lsr #16]!
    db8c:	ldmdavc	fp!, {r3, r5, fp, ip, sp, lr}
    db90:	sbcsle	r2, r0, r0, lsr r8
    db94:	mcrmi	7, 0, lr, cr7, cr7, {6}
    db98:			; <UNDEFINED> instruction: 0xe7a3447e
    db9c:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    dba0:	orrsle	r2, pc, r0, lsl #28
    dba4:			; <UNDEFINED> instruction: 0x4604e7f7
    dba8:	strcs	lr, [r1], #-1984	; 0xfffff840
    dbac:			; <UNDEFINED> instruction: 0xf04fe7be
    dbb0:			; <UNDEFINED> instruction: 0xe7bb34ff
    dbb4:	andeq	r5, r0, r8, asr sl
    dbb8:	andeq	r5, r0, r2, asr sl
    dbbc:	stmib	r0, {r8, r9, sp}^
    dbc0:	addvs	r3, r3, r0, lsl #6
    dbc4:	svclt	0x00004770
    dbc8:	ldmdblt	fp, {r0, r1, fp, sp, lr}
    dbcc:	tstlt	fp, r3, asr #16
    dbd0:	tstlt	fp, fp, lsl r8
    dbd4:	ldrbmi	r2, [r0, -r1]!
    dbd8:	smlawblt	r0, r0, r8, r6
    dbdc:	stmdacc	r0, {fp, ip, sp, lr}
    dbe0:	andcs	fp, r1, r8, lsl pc
    dbe4:			; <UNDEFINED> instruction: 0x47704770
    dbe8:	ldrlt	r6, [r8, #-2050]!	; 0xfffff7fe
    dbec:	addsmi	r6, sl, #720896	; 0xb0000
    dbf0:	movwle	sp, #59405	; 0xe80d
    dbf4:	strmi	r4, [sp], -r4, lsl #12
    dbf8:	stmdavs	r9, {r6, fp, sp, lr}^
    dbfc:			; <UNDEFINED> instruction: 0xff6af7ff
    dc00:	ldfltd	f3, [r8, #-0]
    dc04:	stmiavs	r0!, {r0, r3, r5, r7, fp, sp, lr}
    dc08:	ldrhtmi	lr, [r8], -sp
    dc0c:	andcs	lr, r1, r2, ror #14
    dc10:			; <UNDEFINED> instruction: 0xf04fbd38
    dc14:	ldclt	0, cr3, [r8, #-1020]!	; 0xfffffc04
    dc18:	andcs	fp, r1, r9, lsl #18
    dc1c:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    dc20:	addlt	r4, r2, ip, lsl #12
    dc24:			; <UNDEFINED> instruction: 0xf7ff4611
    dc28:	mcrne	15, 3, pc, cr3, cr15, {6}	; <UNPREDICTABLE>
    dc2c:	ldmdale	r6, {r2, r8, r9, fp, sp}
    dc30:			; <UNDEFINED> instruction: 0xf003e8df
    dc34:	bleq	40ec58 <fchmod@plt+0x40c20c>
    dc38:	bicmi	r0, r0, #3
    dc3c:	andlt	r0, r2, r0, asr #31
    dc40:	blx	fec3d088 <fchmod@plt+0xfec3a63c>
    dc44:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    dc48:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    dc4c:	ldrdcs	fp, [r0], -r4
    dc50:	ldrb	r2, [r4, r1]!
    dc54:	svclt	0x00cc2800
    dc58:	andcs	r2, r1, r0
    dc5c:	blmi	187c20 <fchmod@plt+0x1851d4>
    dc60:	bmi	156374 <fchmod@plt+0x153928>
    dc64:	ldrbtmi	r4, [fp], #-2053	; 0xfffff7fb
    dc68:	strls	r4, [r0], #-1146	; 0xfffffb86
    dc6c:			; <UNDEFINED> instruction: 0xf7fa4478
    dc70:	svclt	0x0000ff01
    dc74:	andeq	r7, r0, sl, asr #32
    dc78:	andeq	r8, r0, ip, asr sp
    dc7c:	andeq	r8, r0, ip, lsr sp
    dc80:	vqshl.s8	d27, d16, d2
    dc84:	strcs	r3, [r0], #-513	; 0xfffffdff
    dc88:	subvc	pc, r5, #1610612748	; 0x6000000c
    dc8c:			; <UNDEFINED> instruction: 0xf64a2500
    dc90:	stmib	r0, {r0, r3, r7, r8, r9, ip, sp}^
    dc94:			; <UNDEFINED> instruction: 0xf6ce4504
    dc98:	andvs	r7, r2, sp, asr #7
    dc9c:	rscsmi	pc, lr, #80740352	; 0x4d00000
    dca0:			; <UNDEFINED> instruction: 0xf6c96043
    dca4:	vqsub.s8	d16, d21, d26
    dca8:	addvs	r4, r2, r6, ror r3
    dcac:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    dcb0:	ldclt	0, cr6, [r0], #-780	; 0xfffffcf4
    dcb4:	svclt	0x00004770
    dcb8:			; <UNDEFINED> instruction: 0x2798f8df
    dcbc:	stfeqp	f7, [r0], {1}
    dcc0:			; <UNDEFINED> instruction: 0x3794f8df
    dcc4:	push	{r1, r3, r4, r5, r6, sl, lr}
    dcc8:			; <UNDEFINED> instruction: 0xb0954ff0
    dccc:	svcge	0x000358d3
    dcd0:	strmi	r4, [r5], -ip, lsl #12
    dcd4:	tstls	r3, #1769472	; 0x1b0000
    dcd8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dcdc:	ldrcc	r6, [r0], #-2080	; 0xfffff7e0
    dce0:	stcne	8, cr15, [ip], {84}	; 0x54
    dce4:			; <UNDEFINED> instruction: 0xf854463e
    dce8:	ldrcc	r2, [r0, -r8, lsl #24]
    dcec:	stccc	8, cr15, [r4], {84}	; 0x54
    dcf0:	strgt	r4, [pc], -r4, ror #10
    dcf4:	ldmib	r5, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    dcf8:	vrhadd.s8	d19, d10, d2
    dcfc:	vqshl.s8	q10, q12, #5
    dd00:	stmdavs	r8!, {r1, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    dd04:			; <UNDEFINED> instruction: 0x0c01ea83
    dd08:	b	33491c <fchmod@plt+0x331ed0>
    dd0c:			; <UNDEFINED> instruction: 0xf24b0c00
    dd10:	ldrmi	r7, [pc], #-598	; dd18 <fchmod@plt+0xb2cc>
    dd14:	strmi	r6, [r4], -fp, lsr #16
    dd18:			; <UNDEFINED> instruction: 0x0c01ea8c
    dd1c:	stmiavs	fp!, {r0, r1, r2, r3, r4, sl, lr}
    dd20:	sbceq	pc, r7, #216006656	; 0xce00000
    dd24:	ldrhmi	r4, [r8], #-76	; 0xffffffb4
    dd28:	bl	134940 <fchmod@plt+0x131ef4>
    dd2c:			; <UNDEFINED> instruction: 0xf64c6c7c
    dd30:	ldrmi	r6, [sl], #-3822	; 0xfffff112
    dd34:	b	280e8 <fchmod@plt+0x2569c>
    dd38:	b	fe10dd70 <fchmod@plt+0xfe10b324>
    dd3c:	ldrmi	r0, [sl], #-268	; 0xfffffef4
    dd40:	vmlal.s8	q11, d28, d27
    dd44:			; <UNDEFINED> instruction: 0xf6401ebd
    dd48:	subsmi	r7, r8, pc, lsr #15
    dd4c:	bicseq	pc, fp, #1879048196	; 0x70000004
    dd50:	vmov.i32	d20, #2097152	; 0x00200000
    dd54:	vsubw.s8	q10, <illegal reg q7.5>, d16
    dd58:			; <UNDEFINED> instruction: 0xf8dd577c
    dd5c:	bl	339e54 <fchmod@plt+0x337408>
    dd60:	stmdals	r5, {r4, r5, r9, ip, lr}
    dd64:	streq	lr, [r2], -r1, lsl #20
    dd68:	strmi	r6, [r3], #-2217	; 0xfffff757
    dd6c:	strmi	r4, [fp], #-102	; 0xffffff9a
    dd70:	smlabbeq	r2, ip, sl, lr
    dd74:	blls	19edf4 <fchmod@plt+0x19c3a8>
    dd78:	vadd.i8	d25, d7, d7
    dd7c:	bl	943d0 <fchmod@plt+0x91984>
    dd80:	ldrmi	r3, [lr], #2294	; 0x8f6
    dd84:	tsteq	r8, r1, lsl #20
    dd88:	b	fe05f028 <fchmod@plt+0xfe05c5dc>
    dd8c:	b	fe08e1c4 <fchmod@plt+0xfe08b778>
    dd90:	ldrbtmi	r0, [r1], #-776	; 0xfffffcf8
    dd94:	ldrtmi	r4, [ip], #1031	; 0x407
    dd98:	bl	2355c0 <fchmod@plt+0x232b74>
    dd9c:	vand	d18, d28, d17
    dda0:	b	e5e50 <fchmod@plt+0xe3404>
    dda4:	vabdl.s8	q8, d4, d1
    dda8:	subsmi	r7, r7, r7, lsl #1
    ddac:	movweq	lr, #6792	; 0x1a88
    ddb0:	ldrtmi	r4, [r0], #-1127	; 0xfffffb99
    ddb4:	bls	25edfc <fchmod@plt+0x25c3b0>
    ddb8:	ldrbvs	lr, [r7, -r1, lsl #22]!
    ddbc:	cdppl	2, 0, cr15, cr1, cr9, {2}
    ddc0:	streq	lr, [r7], -r3, lsl #20
    ddc4:	tstvs	r3, #68, 4	; 0x40000004	; <UNPREDICTABLE>
    ddc8:	streq	lr, [r8], -r6, lsl #21
    ddcc:	teqeq	r0, #211812352	; 0xca00000	; <UNPREDICTABLE>
    ddd0:	b	fe05edf0 <fchmod@plt+0xfe05c3a4>
    ddd4:	ldrmi	r0, [r3], #-3079	; 0xfffff3f9
    ddd8:	cdppl	6, 4, cr15, cr6, cr15, {6}
    dddc:	eorspl	lr, r6, r7, lsl #22
    dde0:	streq	lr, [r8], -r3, lsl #22
    dde4:	movweq	lr, #2572	; 0xa0c
    dde8:	andeq	lr, r0, #552960	; 0x87000
    ddec:			; <UNDEFINED> instruction: 0xf649404b
    ddf0:	ldrtmi	r0, [r3], #-3288	; 0xfffff328
    ddf4:			; <UNDEFINED> instruction: 0xf6c69e0a
    ddf8:	strls	r1, [r1], #-3200	; 0xfffff380
    ddfc:	mvnscc	lr, #0, 22
    de00:	ldrbtmi	r4, [r1], #-1206	; 0xfffffb4a
    de04:	vmlaeq.f32	s28, s6, s4
    de08:	vmlaeq.f32	s28, s15, s28
    de0c:	andeq	lr, r3, #128, 20	; 0x80000
    de10:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
    de14:			; <UNDEFINED> instruction: 0xf6cf9e0c
    de18:	bl	e4480 <fchmod@plt+0xe1a34>
    de1c:	strmi	r2, [ip], #3774	; 0xebe
    de20:	b	9efc4 <fchmod@plt+0x9c578>
    de24:	b	fe310e64 <fchmod@plt+0xfe30e418>
    de28:			; <UNDEFINED> instruction: 0xf24f0c00
    de2c:	ldrtmi	r7, [ip], #687	; 0x2af
    de30:	subcc	pc, r4, #200, 12	; 0xc800000
    de34:	smlabbeq	lr, r3, sl, lr
    de38:	bl	39ef08 <fchmod@plt+0x39c4bc>
    de3c:	ldmdane	r6, {r2, r3, r4, r5, r6, sl, fp, sp, lr}
    de40:	andeq	lr, ip, #4096	; 0x1000
    de44:	subsmi	r9, sl, sp, lsl #16
    de48:	smlabbeq	ip, lr, sl, lr
    de4c:			; <UNDEFINED> instruction: 0xf5a04432
    de50:	cdpcc	6, 4, cr4, cr15, cr4, {1}
    de54:	bl	334e9c <fchmod@plt+0x332450>
    de58:	ldrtmi	r5, [r3], #-562	; 0xfffffdce
    de5c:	streq	lr, [r2], -r1, lsl #20
    de60:			; <UNDEFINED> instruction: 0x71bef24d
    de64:	streq	lr, [lr], -r6, lsl #21
    de68:	cmpne	ip, r8, asr #13	; <UNPREDICTABLE>
    de6c:	blls	39eeec <fchmod@plt+0x39c4a0>
    de70:	streq	lr, [r2, -ip, lsl #21]
    de74:	bl	9f100 <fchmod@plt+0x9c6b4>
    de78:	ldrmi	r3, [r9], #-1782	; 0xfffff90a
    de7c:	b	1df0bc <fchmod@plt+0x1dc670>
    de80:	b	fe04e2a0 <fchmod@plt+0xfe04b854>
    de84:	vrhadd.s8	d16, d1, d12
    de88:	ldrbtmi	r1, [r1], #-1826	; 0xfffff8de
    de8c:	ldrcc	pc, [r0, r6, asr #13]
    de90:	movweq	lr, #27266	; 0x6a82
    de94:	bl	19f018 <fchmod@plt+0x19c5cc>
    de98:	ldrtmi	r2, [ip], #433	; 0x1b1
    de9c:	streq	lr, [r1, -r3, lsl #20]
    dea0:	movweq	lr, #6790	; 0x1a86
    dea4:	strbmi	r4, [sl], #-87	; 0xffffffa9
    dea8:			; <UNDEFINED> instruction: 0xf8dd4467
    deac:	stcls	0, cr14, [r4], {68}	; 0x44
    deb0:	sfmpl	f7, 3, [r2], #-264	; 0xfffffef8
    deb4:	ldrbvs	lr, [r7, -r1, lsl #22]!
    deb8:	lfmvs	f7, 1, [lr], {207}	; 0xcf
    debc:	stmdbeq	r7, {r0, r1, r9, fp, sp, lr, pc}
    dec0:	orrcc	pc, lr, #68, 4	; 0x40000004
    dec4:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
    dec8:	cmnvs	r9, #-1610612724	; 0xa000000c	; <UNPREDICTABLE>
    decc:	b	fe05f118 <fchmod@plt+0xfe05c6cc>
    ded0:	ldrbtmi	r0, [r3], #-2055	; 0xfffff7f9
    ded4:	bl	1f4724 <fchmod@plt+0x1f1cd8>
    ded8:	ldrmi	r5, [lr], #-2361	; 0xfffff6c7
    dedc:	movweq	lr, #39432	; 0x9a08
    dee0:	stmdaeq	r1!, {r6, r9, sl, ip, sp, lr, pc}
    dee4:			; <UNDEFINED> instruction: 0xf6c4404b
    dee8:	ldrtmi	r1, [r3], #-2228	; 0xfffff74c
    deec:	beq	288910 <fchmod@plt+0x285ec4>
    def0:	strtmi	r4, [r4], #1168	; 0x490
    def4:	mvnscc	lr, #9216	; 0x2400
    def8:	b	29f004 <fchmod@plt+0x29c5b8>
    defc:	vadd.i8	d16, d11, d3
    df00:	b	fe21c808 <fchmod@plt+0xfe219dbc>
    df04:	vmlal.s8	q8, d12, d7
    df08:	strmi	r0, [r8], #2624	; 0xa40
    df0c:	strbtmi	r9, [r7], #-2313	; 0xfffff6f7
    df10:	bl	f4f50 <fchmod@plt+0xf2504>
    df14:	strmi	r2, [sl], #2232	; 0x8b8
    df18:	smlabbeq	r8, r3, sl, lr
    df1c:	b	5f24c <fchmod@plt+0x5c800>
    df20:			; <UNDEFINED> instruction: 0xf6450c09
    df24:	b	fe316470 <fchmod@plt+0xfe313a24>
    df28:	vmull.s8	q8, d2, d3
    df2c:	ldrtmi	r6, [ip], #350	; 0x15e
    df30:	cfstrsls	mvf4, [r3], {33}	; 0x21
    df34:	strvc	pc, [sl, ip, asr #4]!
    df38:	vldmiavs	ip!, {d30-<overflow reg d33>}
    df3c:	ldrne	pc, [r6, lr, asr #13]!
    df40:	streq	lr, [ip], -r8, lsl #21
    df44:	andsmi	r4, lr, r7, lsr #8
    df48:	stmdbeq	r8, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    df4c:	streq	lr, [r8], -r6, lsl #21
    df50:	ldrbmi	r4, [r6], #-1049	; 0xfffffbe7
    df54:			; <UNDEFINED> instruction: 0xf2419c08
    df58:	vmov.i16	q10, #768	; 0x0300
    df5c:	bl	318874 <fchmod@plt+0x315e28>
    df60:	strmi	r5, [r2], #1782	; 0x6f6
    df64:	streq	lr, [r6, -ip, lsl #21]
    df68:	cmpeq	sp, #268435460	; 0x10000004	; <UNPREDICTABLE>
    df6c:	stmdaeq	r8, {r0, r1, r2, r9, fp, sp, lr, pc}
    df70:	msrvs	CPSR_fsxc, #-805306356	; 0xd000000c
    df74:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
    df78:	strbmi	r4, [r1], #-1202	; 0xfffffb4e
    df7c:	strbtmi	r4, [r3], #-1059	; 0xfffffbdd
    df80:	bl	1b4fa4 <fchmod@plt+0x1b2558>
    df84:	b	fe19e650 <fchmod@plt+0xfe19bc04>
    df88:	b	1cfb94 <fchmod@plt+0x1cd148>
    df8c:	vabd.s8	d16, d14, d12
    df90:	rsbsmi	r6, r7, r1, lsl #25
    df94:	stceq	6, cr15, [r1], #820	; 0x334
    df98:			; <UNDEFINED> instruction: 0xf64f444f
    df9c:	vmul.f<illegal width 8>	d19, d30, d0[2]
    dfa0:	ldrmi	r7, [r4], #2515	; 0x9d3
    dfa4:	ldrcc	lr, [r7, -r1, lsl #22]!
    dfa8:	b	fe05f234 <fchmod@plt+0xfe05c7e8>
    dfac:	ldrtmi	r0, [r9], #2055	; 0x807
    dfb0:	streq	lr, [r6], -r8, lsl #20
    dfb4:	submi	r4, lr, ip, lsl #9
    dfb8:	ldrtmi	r9, [r3], #-3084	; 0xfffff3f4
    dfbc:	mvnsvs	lr, #7168	; 0x1c00
    dfc0:	stmdaeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    dfc4:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
    dfc8:	mvnpl	pc, ip, asr #12
    dfcc:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
    dfd0:	mvnne	pc, r2, asr #5
    dfd4:	strtmi	r4, [r1], #-1232	; 0xfffffb30
    dfd8:	vqshl.s8	d20, d9, d0
    dfdc:	bl	ecb3c <fchmod@plt+0xea0f0>
    dfe0:			; <UNDEFINED> instruction: 0xf2cc58f8
    dfe4:	b	fe0dc8c8 <fchmod@plt+0xfe0d9e7c>
    dfe8:	ldrbtmi	r0, [r2], #1544	; 0x608
    dfec:	stcls	0, cr4, [r6], {55}	; 0x37
    dff0:	strbmi	r4, [r2], #95	; 0x5f
    dff4:	bl	21f2ec <fchmod@plt+0x21c8a0>
    dff8:	b	fe2212f0 <fchmod@plt+0xfe21e8a4>
    dffc:	andsmi	r0, lr, ip, lsl #12
    e000:	orrpl	pc, r7, #64, 12	; 0x4000000
    e004:	streq	lr, [r8], -r6, lsl #21
    e008:	bicsmi	pc, r5, #-268435444	; 0xf000000c
    e00c:	strtmi	r4, [r3], #-1102	; 0xfffffbb2
    e010:	strbtmi	r9, [r3], #-3083	; 0xfffff3f5
    e014:	ldrtcc	lr, [r6], -ip, lsl #22
    e018:	streq	lr, [r6, -ip, lsl #21]
    e01c:	streq	lr, [r8, -r7, lsl #20]
    e020:	stmiami	sp!, {r0, r6, r9, ip, sp, lr, pc}^
    e024:	streq	lr, [ip, -r7, lsl #21]
    e028:	ldmdapl	sl, {r2, r6, r7, r9, ip, sp, lr, pc}^
    e02c:	strtmi	r4, [r0], #1081	; 0x439
    e030:	cfldrsls	mvf4, [r0], {176}	; 0xb0
    e034:	mvnsvs	lr, r6, lsl #22
    e038:	streq	lr, [r1, -r6, lsl #21]
    e03c:	streq	lr, [ip, -r7, lsl #20]
    e040:	stcne	6, cr15, [r5], {78}	; 0x4e
    e044:			; <UNDEFINED> instruction: 0xf6ca4077
    e048:	ldrbmi	r1, [r7], #-3299	; 0xfffff31d
    e04c:	strmi	r4, [ip], #1188	; 0x4a4
    e050:	bl	7506c <fchmod@plt+0x72620>
    e054:	vaba.s8	<illegal reg q10.5>, q13, <illegal reg q11.5>
    e058:	b	fe05cc40 <fchmod@plt+0xfe05a1f4>
    e05c:			; <UNDEFINED> instruction: 0xf6cf0907
    e060:	b	260c24 <fchmod@plt+0x25e1d8>
    e064:	strtmi	r0, [r2], #1542	; 0x606
    e068:	ldrtmi	r4, [sl], #78	; 0x4e
    e06c:	vqshl.s8	d20, d19, d0
    e070:			; <UNDEFINED> instruction: 0xf2c626d9
    e074:	stcls	6, cr7, [r8], {111}	; 0x6f
    e078:			; <UNDEFINED> instruction: 0x43b3eb07
    e07c:	stmdbeq	r3, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    e080:	stmdbeq	r1, {r0, r3, r9, fp, sp, lr, pc}
    e084:	b	fe2744b4 <fchmod@plt+0xfe271a68>
    e088:	strbmi	r0, [r1], #2311	; 0x907
    e08c:	ldmne	r1!, {r1, r2, r3, sl, lr}^
    e090:	stmmi	sl, {r2, r6, r9, sl, ip, sp, lr, pc}
    e094:	ldmdbcc	r9!, {r0, r1, r8, r9, fp, sp, lr, pc}
    e098:	stmdapl	sl!, {r3, r6, r7, r9, sl, ip, sp, lr, pc}
    e09c:	streq	lr, [r9], -r3, lsl #21
    e0a0:	ldrsbtmi	r4, [r7], -r8
    e0a4:	subsmi	r4, pc, r8, asr #9
    e0a8:			; <UNDEFINED> instruction: 0xf5a444bc
    e0ac:	vqshl.s64	d2, d24, #39	; 0x27
    e0b0:	stcls	7, cr6, [lr], {190}	; 0xbe
    e0b4:	fldmiaxvs	ip!, {d30-d33}	;@ Deprecated
    e0b8:	streq	lr, [ip], -r9, lsl #21
    e0bc:	b	fe0de190 <fchmod@plt+0xfe0db744>
    e0c0:	ldrmi	r0, [sl], #777	; 0x309
    e0c4:	movweq	lr, #51975	; 0xcb07
    e0c8:	bpl	ffec8d00 <fchmod@plt+0xffec62b4>
    e0cc:	streq	lr, [sl], -ip, lsl #21
    e0d0:	streq	lr, [r9], -r6, lsl #20
    e0d4:	stmibvs	r1, {r0, r1, r2, r3, r6, r9, ip, sp, lr, pc}
    e0d8:	streq	lr, [ip], -r6, lsl #21
    e0dc:	ldmdbvc	r1!, {r3, r6, r7, r9, ip, sp, lr, pc}^
    e0e0:	stmdbls	fp, {r1, r2, r3, sl, lr}
    e0e4:	ldrtmi	lr, [r6], sl, lsl #22
    e0e8:	b	fe29f314 <fchmod@plt+0xfe29c8c8>
    e0ec:	ldrbmi	r0, [r1], #1798	; 0x706
    e0f0:	tsteq	ip, r7, lsl #20
    e0f4:	sfmne	f7, 1, [r2], #-280	; 0xfffffee8
    e0f8:	smlabbeq	sl, r1, sl, lr
    e0fc:	ldcpl	6, cr15, [sp], {198}	; 0xc6
    e100:	strtmi	r4, [r4], #1089	; 0x441
    e104:			; <UNDEFINED> instruction: 0xf64344b4
    e108:	bl	190140 <fchmod@plt+0x18d6f4>
    e10c:			; <UNDEFINED> instruction: 0xf6cf3131
    e110:	submi	r5, pc, r5, ror #17
    e114:	ldrmi	r4, [pc], #-78	; e11c <fchmod@plt+0xb6d0>
    e118:	strmi	r4, [r8], #1264	; 0x4f0
    e11c:	bl	75134 <fchmod@plt+0x726e8>
    e120:			; <UNDEFINED> instruction: 0xf64e7737
    e124:	rsbsmi	r2, lr, r4, asr #6
    e128:	strbmi	r4, [lr], #-121	; 0xffffff87
    e12c:			; <UNDEFINED> instruction: 0x43bef2ca
    e130:	cfstrsls	mvf4, [r7], {35}	; 0x23
    e134:	ldrbtpl	lr, [r6], -r7, lsl #22
    e138:	rsbsmi	r4, r1, fp, lsr r4
    e13c:	strbtmi	r4, [r1], #-119	; 0xffffff89
    e140:	stmibvc	r9!, {r2, r3, r6, r9, sl, ip, sp, lr, pc}
    e144:	ldmibcc	lr, {r2, r6, r7, r9, sl, ip, sp, lr, pc}^
    e148:	stclcc	6, cr15, [r0], #-272	; 0xfffffef0
    e14c:	teqmi	r1, r6, lsl #22
    e150:	submi	r4, pc, r1, lsr #9
    e154:	strbmi	r4, [r7], #-1201	; 0xfffffb4f
    e158:	stcls	0, cr4, [sl], {78}	; 0x4e
    e15c:	lfmvs	f7, 1, [fp], #828	; 0x33c
    e160:	ldrbcs	lr, [r7, -r1, lsl #22]!
    e164:	bmi	1c4ba98 <fchmod@plt+0x1c4904c>
    e168:	strtmi	r4, [r4], #126	; 0x7e
    e16c:	strmi	r4, [ip], #1054	; 0x41e
    e170:			; <UNDEFINED> instruction: 0xf6474079
    e174:	bl	1e7094 <fchmod@plt+0x1e4648>
    e178:			; <UNDEFINED> instruction: 0xf6c27636
    e17c:			; <UNDEFINED> instruction: 0x4071039b
    e180:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
    e184:	ldmdbls	r0, {r0, r3, r7, sl, lr}
    e188:	bvs	ff00bcbc <fchmod@plt+0xff009270>
    e18c:	bl	1b51a0 <fchmod@plt+0x1b2754>
    e190:	strmi	r5, [fp], #-2425	; 0xfffff687
    e194:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
    e198:	strbtmi	r1, [r0], #2457	; 0x999
    e19c:	movweq	lr, #39558	; 0x9a86
    e1a0:	vshl.s8	d20, d2, d18
    e1a4:	bl	26d594 <fchmod@plt+0x26ab48>
    e1a8:	ldrtmi	r4, [sl], #2104	; 0x838
    e1ac:	movweq	lr, #35459	; 0x8a83
    e1b0:	stccs	6, cr15, [r1], #824	; 0x338
    e1b4:	strtmi	r4, [r4], #1107	; 0x453
    e1b8:	b	fe25f4f0 <fchmod@plt+0xfe25caa4>
    e1bc:	bl	2105e4 <fchmod@plt+0x20db98>
    e1c0:	stcls	3, cr2, [r6], {115}	; 0x73
    e1c4:	stmdbeq	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
    e1c8:	beq	fe18aadc <fchmod@plt+0xfe188090>
    e1cc:	vmls.i<illegal width 8>	d20, d13, d1[2]
    e1d0:	strtmi	r4, [r2], #2799	; 0xaef
    e1d4:	bl	f5200 <fchmod@plt+0xf27b4>
    e1d8:	strbmi	r7, [r2], #305	; 0x131
    e1dc:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
    e1e0:	streq	lr, [r1, -r3, lsl #21]
    e1e4:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
    e1e8:	stmdbpl	r5, {r0, r6, r9, sl, ip, sp, lr, pc}
    e1ec:	vmls.i<illegal width 8>	d20, d16, d0[1]
    e1f0:	strtmi	r4, [r1], #2440	; 0x988
    e1f4:	ldmdaeq	r9!, {r0, r2, r3, r6, r9, ip, sp, lr, pc}
    e1f8:			; <UNDEFINED> instruction: 0x5c7ceb01
    e1fc:	b	fe1df468 <fchmod@plt+0xfe1dca1c>
    e200:	blls	30fe38 <fchmod@plt+0x30d3ec>
    e204:	b	fe05f368 <fchmod@plt+0xfe05c91c>
    e208:			; <UNDEFINED> instruction: 0xf6cd060c
    e20c:	stcls	8, cr1, [r5], {212}	; 0xd4
    e210:	ldrmi	lr, [r7, -ip, lsl #22]!
    e214:			; <UNDEFINED> instruction: 0x407e4498
    e218:	mvnne	pc, #76546048	; 0x4900000
    e21c:	vmls.i<illegal width 8>	d20, d14, d2[3]
    e220:	ldrbmi	r6, [fp], #-987	; 0xfffffc25
    e224:	bl	1df44c <fchmod@plt+0x1dca00>
    e228:	strbtmi	r2, [r3], #-1654	; 0xfffff98a
    e22c:			; <UNDEFINED> instruction: 0x0c07ea8c
    e230:	mvnsmi	pc, r7, asr #12
    e234:			; <UNDEFINED> instruction: 0x0c06ea8c
    e238:			; <UNDEFINED> instruction: 0x71a2f6c1
    e23c:	ldrmi	r4, [r1], #-1220	; 0xfffffb3c
    e240:	rsbsmi	r4, r7, r9, lsr r4
    e244:			; <UNDEFINED> instruction: 0x7c3ceb06
    e248:	stmdavs	r5!, {r0, r2, r6, r9, ip, sp, lr, pc}^
    e24c:	streq	lr, [ip, -r7, lsl #21]
    e250:	stmiami	ip!, {r2, r3, r6, r7, r9, ip, sp, lr, pc}
    e254:	strtmi	r4, [r0], #1083	; 0x43b
    e258:	b	fe19f520 <fchmod@plt+0xfe19cad4>
    e25c:	bl	30fa94 <fchmod@plt+0x30d048>
    e260:	stcls	3, cr5, [r3], {115}	; 0x73
    e264:	b	fe31e3e4 <fchmod@plt+0xfe31b998>
    e268:	ldrtmi	r0, [r1], #-2563	; 0xfffff5fd
    e26c:	stmdbcs	r4, {r1, r6, r9, ip, sp, lr, pc}^
    e270:	stmdbmi	r9!, {r0, r1, r2, r3, r6, r7, r9, ip, sp, lr, pc}
    e274:	ldrvc	pc, [r7, pc, asr #12]
    e278:	teqmi	r1, r3, lsl #22
    e27c:	b	fe29f508 <fchmod@plt+0xfe29cabc>
    e280:			; <UNDEFINED> instruction: 0x9c0a0a01
    e284:	vmls.i<illegal width 8>	d20, d20, d2[0]
    e288:	strtmi	r3, [r7], #-1834	; 0xfffff8d6
    e28c:	bl	5f5c4 <fchmod@plt+0x5cb78>
    e290:	ldrmi	r2, [pc], #-2682	; e298 <fchmod@plt+0xb84c>
    e294:	movweq	lr, #14954	; 0x3a6a
    e298:	ldmdaeq	r9!, {r1, r3, r6, r9, ip, sp, lr, pc}
    e29c:			; <UNDEFINED> instruction: 0xf6cf404b
    e2a0:	ldrmi	r4, [ip], #2195	; 0x893
    e2a4:	vqdmulh.s<illegal width 8>	d25, d2, d8
    e2a8:			; <UNDEFINED> instruction: 0xf6ca36a7
    e2ac:	bl	29bd04 <fchmod@plt+0x2992b8>
    e2b0:	ldrmi	r6, [r8], #2492	; 0x9bc
    e2b4:			; <UNDEFINED> instruction: 0x0c01ea69
    e2b8:	b	fe334ed8 <fchmod@plt+0xfe33248c>
    e2bc:	ldrbmi	r0, [r0], #3082	; 0xc0a
    e2c0:	ldrbtmi	r4, [r6], #-1212	; 0xfffffb44
    e2c4:	ldrmi	pc, [r2, ip, asr #12]
    e2c8:	strvc	pc, [ip, -r8, asr #13]
    e2cc:	fldmiaxpl	ip!, {d14-d17}	;@ Deprecated
    e2d0:	b	1b1f310 <fchmod@plt+0x1b1c8c4>
    e2d4:	ldrmi	r0, [pc], #-2570	; e2dc <fchmod@plt+0xb890>
    e2d8:	beq	288d08 <fchmod@plt+0x2862bc>
    e2dc:			; <UNDEFINED> instruction: 0xf6459b04
    e2e0:	vqrdmlah.s<illegal width 8>	d17, d22, d3[0]
    e2e4:	ldrbmi	r5, [lr], #3675	; 0xe5b
    e2e8:			; <UNDEFINED> instruction: 0xf6454456
    e2ec:			; <UNDEFINED> instruction: 0xf2c85bd1
    e2f0:	ldrmi	r5, [fp], #2948	; 0xb84
    e2f4:	bl	334f28 <fchmod@plt+0x3324dc>
    e2f8:			; <UNDEFINED> instruction: 0xf6474676
    e2fc:			; <UNDEFINED> instruction: 0xf6c66a4f
    e300:	strbmi	r7, [lr], #2728	; 0xaa8
    e304:	b	199f574 <fchmod@plt+0x199cb28>
    e308:	b	fe0cef34 <fchmod@plt+0xfe0cc4e8>
    e30c:	vcgt.s8	d16, d14, d12
    e310:	strbmi	r6, [r3], #-2528	; 0xfffff620
    e314:	stmdbvs	ip!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}
    e318:	strbtmi	r4, [r7], #-1169	; 0xfffffb6f
    e31c:	rscscs	lr, r3, #6144	; 0x1800
    e320:	b	18b474c <fchmod@plt+0x18b1d00>
    e324:			; <UNDEFINED> instruction: 0xf5a00c0c
    e328:	b	fe312530 <fchmod@plt+0xfe30fae4>
    e32c:	vcgt.s8	d16, d4, d6
    e330:	ldrbtmi	r3, [r3], #-2068	; 0xfffff7ec
    e334:	stmdacc	r1, {r1, r3, r6, r7, r9, ip, sp, lr, pc}
    e338:			; <UNDEFINED> instruction: 0xf6a04488
    e33c:	bl	9a550 <fchmod@plt+0x97b04>
    e340:	ldmdbls	r0, {r0, r1, r4, r5, r7, r8, r9, sp, lr}
    e344:	vqshl.s8	d20, d16, d1
    e348:	b	18d5dd4 <fchmod@plt+0x18d3388>
    e34c:			; <UNDEFINED> instruction: 0xf6c40606
    e350:	strmi	r6, [lr], #3592	; 0xe08
    e354:	smlabbeq	r2, r6, sl, lr
    e358:	ldrmi	r4, [r3], #1081	; 0x439
    e35c:	cfstrsls	mvf4, [r7], {154}	; 0x9a
    e360:			; <UNDEFINED> instruction: 0x51b1eb03
    e364:	stcvs	6, cr15, [r2], {71}	; 0x47
    e368:	andeq	lr, r2, #397312	; 0x61000
    e36c:	subsmi	r4, sl, r9, lsl #9
    e370:	lfmvc	f7, 3, [r3], {207}	; 0xcf
    e374:	strtmi	r4, [r4], #1026	; 0x402
    e378:			; <UNDEFINED> instruction: 0xf24f9c0e
    e37c:	bl	58058 <fchmod@plt+0x5560c>
    e380:			; <UNDEFINED> instruction: 0xf6cb4272
    e384:	b	18a4074 <fchmod@plt+0x18a1628>
    e388:	ldrmi	r0, [r0], #771	; 0x303
    e38c:	strtmi	r4, [r7], #-75	; 0xffffffb5
    e390:	stmdals	r5, {r0, r1, r3, r4, r6, sl, lr}
    e394:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
    e398:	ldrbcs	pc, [r7], r2, asr #13	; <UNPREDICTABLE>
    e39c:	mvnscs	lr, #2048	; 0x800
    e3a0:	b	18df3c0 <fchmod@plt+0x18dc974>
    e3a4:	ldrmi	r0, [lr], #257	; 0x101
    e3a8:	stcls	0, cr4, [ip], {81}	; 0x51
    e3ac:	vqshl.s8	q10, <illegal reg q0.5>, <illegal reg q6.5>
    e3b0:			; <UNDEFINED> instruction: 0xf6ce3091
    e3b4:	bl	da5d4 <fchmod@plt+0xd7b88>
    e3b8:	strtmi	r6, [r0], #-433	; 0xfffffe4f
    e3bc:	andeq	lr, r2, #397312	; 0x61000
    e3c0:	subsmi	r4, sl, ip, lsl #9
    e3c4:	bl	5f4f4 <fchmod@plt+0x5caa8>
    e3c8:	b	18a2e98 <fchmod@plt+0x18a044c>
    e3cc:	ldrmi	r0, [r7], #-771	; 0xfffffcfd
    e3d0:	ldrmi	r4, [r8], #75	; 0x4b
    e3d4:	bl	a8488 <fchmod@plt+0xa5a3c>
    e3d8:	b	1a205c0 <fchmod@plt+0x1a1db74>
    e3dc:	strbmi	r0, [r6], #-257	; 0xfffffeff
    e3e0:	strmi	r4, [lr], #81	; 0x51
    e3e4:	vmovcs.f64	d30, #232	; 0xbf400000 -0.750
    e3e8:	andeq	lr, r2, #450560	; 0x6e000
    e3ec:	b	fe09f5b4 <fchmod@plt+0xfe09cb68>
    e3f0:	ldrmi	r0, [r4], #520	; 0x208
    e3f4:	bl	3a0c60 <fchmod@plt+0x39e214>
    e3f8:	ldrbtmi	r6, [sl], #-3260	; 0xfffff344
    e3fc:	stmdaeq	r8, {r2, r3, r5, r6, r9, fp, sp, lr, pc}
    e400:	b	fe21f594 <fchmod@plt+0xfe21cb48>
    e404:	eorvs	r0, fp, lr, lsl #16
    e408:	stmiavs	fp!, {r0, r1, r2, r6, sl, lr}^
    e40c:	ldrpl	lr, [r7, ip, lsl #22]!
    e410:	vmlseq.f32	s28, s28, s15
    e414:	b	fe39f508 <fchmod@plt+0xfe39cabc>
    e418:	rscvs	r0, fp, ip, lsl #28
    e41c:	stmiavs	fp!, {r1, r2, r4, r5, r6, sl, lr}
    e420:	bl	1f542c <fchmod@plt+0x1f29e0>
    e424:	b	199fe04 <fchmod@plt+0x199d3b8>
    e428:	ldrtmi	r0, [r4], #-3084	; 0xfffff3f4
    e42c:	streq	lr, [r7, -ip, lsl #21]
    e430:	blmi	25f4b0 <fchmod@plt+0x25ca64>
    e434:	adcvs	r4, lr, r8, lsr r4
    e438:	rscscs	lr, r0, r4, lsl #22
    e43c:	ldmpl	r3, {r3, r5, r6, sp, lr}^
    e440:	blls	4e84b0 <fchmod@plt+0x4e5a64>
    e444:	qaddle	r4, sl, r2
    e448:	pop	{r0, r2, r4, ip, sp, pc}
    e44c:			; <UNDEFINED> instruction: 0xf7f48ff0
    e450:	svclt	0x0000e844
    e454:	andeq	fp, r1, r4, asr #32
    e458:	andeq	r0, r0, r4, lsl #5
    e45c:	andeq	sl, r1, lr, lsl #18
    e460:	ldrbmi	lr, [r0, sp, lsr #18]!
    e464:	stmdbvs	r2, {r0, r1, r2, r4, r9, sl, lr}
    e468:	stmdbvs	r4, {r0, r1, r3, r4, r5, r6, r7}^
    e46c:	vrsubhn.i16	d20, q1, <illegal reg q2.5>
    e470:	ldmne	fp, {r0, r2, r6, r7, fp}
    e474:	subsvc	lr, r7, pc, asr #20
    e478:	subeq	pc, r0, #200, 2	; 0x32
    e47c:	andeq	lr, r0, r4, asr #22
    e480:			; <UNDEFINED> instruction: 0x460e42ba
    e484:	cmnvs	r8, fp, lsr #2
    e488:			; <UNDEFINED> instruction: 0xf1b8d816
    e48c:	tstle	pc, r0, lsl #30
    e490:	ldmdble	r4, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, sp}
    e494:			; <UNDEFINED> instruction: 0xf1a7460c
    e498:			; <UNDEFINED> instruction: 0xf0260640
    e49c:			; <UNDEFINED> instruction: 0x3640063f
    e4a0:	strtmi	r4, [r1], -r6, lsr #8
    e4a4:	strbcc	r4, [r0], #-1576	; 0xfffff9d8
    e4a8:	stc2	7, cr15, [r6], {255}	; 0xff
    e4ac:	ldrhle	r4, [r8, #36]!	; 0x24
    e4b0:	ldreq	pc, [pc, -r7]!
    e4b4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e4b8:	pop	{r0, r1, r2, r3, r8, fp, ip, sp, pc}
    e4bc:			; <UNDEFINED> instruction: 0xf10587f0
    e4c0:			; <UNDEFINED> instruction: 0x463a0018
    e4c4:	ldrtmi	r4, [r1], -r0, asr #8
    e4c8:			; <UNDEFINED> instruction: 0x47f0e8bd
    e4cc:	svclt	0x00bef7f3
    e4d0:	beq	64a8ec <fchmod@plt+0x647ea0>
    e4d4:	bl	29e1dc <fchmod@plt+0x29b790>
    e4d8:	stmne	ip, {r3}
    e4dc:			; <UNDEFINED> instruction: 0xf7f34447
    e4e0:			; <UNDEFINED> instruction: 0x4651efb8
    e4e4:			; <UNDEFINED> instruction: 0xf7ff4628
    e4e8:	svccs	0x003ffbe7
    e4ec:			; <UNDEFINED> instruction: 0xf04fd8d3
    e4f0:	strtmi	r0, [r6], -r0, lsl #18
    e4f4:	ldrb	r4, [pc, r8, asr #13]
    e4f8:	blmi	760d70 <fchmod@plt+0x75e324>
    e4fc:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    e500:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    e504:	ldmdavs	fp, {r2, r9, sl, lr}
    e508:			; <UNDEFINED> instruction: 0xf04f9303
    e50c:	ldmib	r0, {r8, r9}^
    e510:	vsubw.u8	<illegal reg q8.5>, <illegal reg q0.5>, d4
    e514:			; <UNDEFINED> instruction: 0xf1c000c5
    e518:	tstls	r1, r0, asr #4
    e51c:	b	13d8d44 <fchmod@plt+0x13d62f8>
    e520:			; <UNDEFINED> instruction: 0xf88d6113
    e524:	b	13d2558 <fchmod@plt+0x13cfb0c>
    e528:			; <UNDEFINED> instruction: 0xf88d4113
    e52c:	svclt	0x0098100a
    e530:	addeq	pc, r0, #192, 2	; 0x30
    e534:	bcc	220978 <fchmod@plt+0x21df2c>
    e538:			; <UNDEFINED> instruction: 0xf88d4620
    e53c:	ldrbtmi	r3, [r9], #-8
    e540:			; <UNDEFINED> instruction: 0xf88d0a1b
    e544:			; <UNDEFINED> instruction: 0xf7ff3009
    e548:	andcs	pc, r8, #556	; 0x22c
    e54c:	strtmi	sl, [r0], -r1, lsl #18
    e550:			; <UNDEFINED> instruction: 0xff86f7ff
    e554:	blmi	1a0d7c <fchmod@plt+0x19e330>
    e558:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e55c:	blls	e85cc <fchmod@plt+0xe5b80>
    e560:	qaddle	r4, sl, r1
    e564:	ldclt	0, cr11, [r0, #-16]
    e568:	svc	0x00b6f7f3
    e56c:	andeq	sl, r1, ip, lsl #16
    e570:	andeq	r0, r0, r4, lsl #5
    e574:	strdeq	sl, [r1], -r6
    e578:			; <UNDEFINED> instruction: 0x0001a7b0
    e57c:			; <UNDEFINED> instruction: 0x4604b538
    e580:	strmi	r4, [sp], -r8, lsl #12
    e584:			; <UNDEFINED> instruction: 0xffb8f7ff
    e588:	svcne	0x002ab1d4
    e58c:	andeq	pc, ip, r5, lsl #2
    e590:			; <UNDEFINED> instruction: 0xf8524623
    e594:	addmi	r4, r2, #4, 30
    e598:	ldrvs	lr, [r4], #-2639	; 0xfffff5b1
    e59c:	ldmdahi	r1, {r2, r3, r4, r6, r7, ip, sp, lr}^
    e5a0:	ldmdavs	r4, {r0, r3, r4, r7, ip, sp, lr}
    e5a4:	ldrcs	lr, [r4], #-2639	; 0xfffff5b1
    e5a8:	ldmdavs	r1, {r2, r3, r4, r6, ip, sp, lr}
    e5ac:	blne	14c5c0 <fchmod@plt+0x149b74>
    e5b0:	strtmi	sp, [r8], -pc, ror #3
    e5b4:	pop	{r3, r4, r6, r9, sp}
    e5b8:	tstcs	r0, r8, lsr r0
    e5bc:	stmialt	r4!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e5c0:	svclt	0x0000bd38
    e5c4:			; <UNDEFINED> instruction: 0x4604b530
    e5c8:	addlt	r7, r5, r0, lsl #16
    e5cc:	eorsle	r2, r0, r0, lsl #16
    e5d0:			; <UNDEFINED> instruction: 0xf7f72138
    e5d4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    e5d8:	stmdavc	r0!, {r0, r2, r4, r5, ip, lr, pc}^
    e5dc:	cmplt	r8, r1, lsl #8
    e5e0:	mcrne	1, 3, r2, cr5, cr8, {1}
    e5e4:	ldc2	7, cr15, [r6], #988	; 0x3dc
    e5e8:	stmdavc	r3!, {r4, r8, fp, ip, sp, pc}
    e5ec:	tstle	r6, sp, lsr #22
    e5f0:	svceq	0x0001f814
    e5f4:	mvnsle	r2, r0, lsl #16
    e5f8:	andlt	r2, r5, r0
    e5fc:	blcs	3dac4 <fchmod@plt+0x3b078>
    e600:	ldmdbmi	r6, {r1, r3, r4, r5, r6, r7, ip, lr, pc}
    e604:	ldmdami	r6, {r0, r2, r9, sp}
    e608:	cfldrsmi	mvf4, [r6], {121}	; 0x79
    e60c:			; <UNDEFINED> instruction: 0xf7f34478
    e610:	stmdavc	sl!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    e614:	cfldrsmi	mvf4, [r4, #-496]	; 0xfffffe10
    e618:	andls	r2, r1, #1476395010	; 0x58000002
    e61c:			; <UNDEFINED> instruction: 0x4619447d
    e620:	strls	r2, [r2, #-513]	; 0xfffffdff
    e624:	strtmi	r9, [r0], -r0
    e628:	b	14c600 <fchmod@plt+0x149bb4>
    e62c:	andlt	r4, r5, r0, lsr #12
    e630:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
    e634:	stmdami	lr, {r0, r2, r9, sp}
    e638:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e63c:	pop	{r0, r2, ip, sp, pc}
    e640:			; <UNDEFINED> instruction: 0xf7f34030
    e644:	stmdbmi	fp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    e648:	stmdami	fp, {r0, r2, r9, sp}
    e64c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e650:	pop	{r0, r2, ip, sp, pc}
    e654:			; <UNDEFINED> instruction: 0xf7f34030
    e658:	svclt	0x0000bf31
    e65c:	andeq	r7, r0, ip, asr #16
    e660:	andeq	r7, r0, r4, ror #9
    e664:	andeq	lr, r5, r4, asr r1
    e668:	andeq	r3, r0, r8, ror r8
    e66c:	ldrdeq	r7, [r0], -r8
    e670:			; <UNDEFINED> instruction: 0x000074b6
    e674:	andeq	r8, r0, ip, lsl #7
    e678:	andeq	r7, r0, r2, lsr #9
    e67c:			; <UNDEFINED> instruction: 0x4606b5f8
    e680:	ldrbtmi	r4, [ip], #-3089	; 0xfffff3ef
    e684:	strtmi	lr, [ip], -r0
    e688:	ldrtmi	r6, [r1], -r0, ror #16
    e68c:	mrc	7, 3, APSR_nzcv, cr6, cr3, {7}
    e690:	stmdavs	r5!, {r6, r7, r8, ip, sp, pc}
    e694:	mvnsle	r2, r0, lsl #26
    e698:			; <UNDEFINED> instruction: 0xf7ff4630
    e69c:			; <UNDEFINED> instruction: 0x4603ff93
    e6a0:			; <UNDEFINED> instruction: 0xf04f2b00
    e6a4:	svclt	0x0014000c
    e6a8:	strcs	r2, [r7, -r2, lsl #14]
    e6ac:	stc2l	0, cr15, [r6], #-8
    e6b0:	ldrtmi	r4, [r0], -r3, lsl #12
    e6b4:			; <UNDEFINED> instruction: 0x461e601d
    e6b8:	ldc2	0, cr15, [r2], #8
    e6bc:	streq	lr, [r1, -r6, asr #19]
    e6c0:	ldrtmi	r6, [r4], -r6, lsr #32
    e6c4:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    e6c8:	strdeq	sl, [r1], -r2
    e6cc:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
    e6d0:	ldrb	fp, [r3, r3, lsl #2]
    e6d4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    e6d8:			; <UNDEFINED> instruction: 0x47703018
    e6dc:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    e6e0:	ldrbmi	r3, [r0, -ip]!
    e6e4:	muleq	r1, lr, r9
    e6e8:	muleq	r1, r6, r9
    e6ec:	stmdale	r4!, {r0, r1, r2, fp, sp}
    e6f0:			; <UNDEFINED> instruction: 0xf000e8df
    e6f4:	ldreq	r0, [r7], #-3859	; 0xfffff0ed
    e6f8:	ldrne	r0, [r7, -r8, lsl #24]
    e6fc:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    e700:	ldrbmi	r3, [r0, -r4, lsr #32]!
    e704:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    e708:			; <UNDEFINED> instruction: 0x47703030
    e70c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    e710:	stmdami	lr, {r4, r5, r6, r8, r9, sl, lr}
    e714:	andscc	r4, r8, r8, ror r4
    e718:	stmdami	sp, {r4, r5, r6, r8, r9, sl, lr}
    e71c:	andcc	r4, ip, r8, ror r4
    e720:	strlt	r4, [r0, #-1904]	; 0xfffff890
    e724:	blmi	2fa938 <fchmod@plt+0x2f7eec>
    e728:	bmi	2d6e18 <fchmod@plt+0x2d43cc>
    e72c:	ldrbtmi	r9, [fp], #-0
    e730:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    e734:			; <UNDEFINED> instruction: 0xf7fa4478
    e738:	mulcs	r0, sp, r9
    e73c:	svclt	0x00004770
    e740:	andeq	sl, r1, r6, ror r9
    e744:	andeq	sl, r1, lr, ror #18
    e748:	andeq	sl, r1, r6, ror #18
    e74c:	andeq	sl, r1, r0, ror #18
    e750:	andeq	sl, r1, r8, asr r9
    e754:	andeq	r8, r0, sl, asr #5
    e758:	andeq	r8, r0, r2, ror r3
    e75c:	andeq	r8, r0, r8, ror #5
    e760:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    e764:	svclt	0x00004770
    e768:	andeq	sl, r1, r2, lsl r9
    e76c:	tstcs	r0, r4, lsl #20
    e770:	ldrbtmi	r4, [sl], #-2820	; 0xfffff4fc
    e774:	subsvs	r4, r1, #2063597568	; 0x7b000000
    e778:	addsne	pc, r6, r3, lsl #17
    e77c:	svclt	0x00004770
    e780:	andeq	sl, r1, r2, lsl #18
    e784:	strdeq	sp, [r5], -r4
    e788:	ldrlt	r6, [r0, #-2187]!	; 0xfffff775
    e78c:	addlt	r2, r3, r1, lsl #22
    e790:	smlabteq	r0, sp, r9, lr
    e794:	andlt	sp, r3, r1, lsl #16
    e798:			; <UNDEFINED> instruction: 0x460cbd30
    e79c:			; <UNDEFINED> instruction: 0x4605213a
    e7a0:			; <UNDEFINED> instruction: 0xf85af7ff
    e7a4:	strmi	r6, [r8], -r1, ror #16
    e7a8:			; <UNDEFINED> instruction: 0xf7f39100
    e7ac:	stmdbls	r0, {r2, r7, r8, r9, sl, fp, sp, lr, pc}
    e7b0:	strtmi	r4, [r8], -r2, lsl #12
    e7b4:	pop	{r0, r1, ip, sp, pc}
    e7b8:			; <UNDEFINED> instruction: 0xf7ff4030
    e7bc:	svclt	0x0000b8f1
    e7c0:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
    e7c4:	blcs	7ac58 <fchmod@plt+0x7820c>
    e7c8:	stmdavs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    e7cc:	ldclt	0, cr13, [r0, #-52]	; 0xffffffcc
    e7d0:	andcs	r4, r5, #12, 24	; 0xc00
    e7d4:	ldrbtmi	r4, [ip], #-2060	; 0xfffff7f4
    e7d8:			; <UNDEFINED> instruction: 0x46214478
    e7dc:	mrc	7, 3, APSR_nzcv, cr0, cr3, {7}
    e7e0:	mvnsle	r4, r0, lsr #5
    e7e4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    e7e8:	stcmi	13, cr11, [r9], {16}
    e7ec:	stmdami	r9, {r0, r2, r9, sp}
    e7f0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    e7f4:			; <UNDEFINED> instruction: 0xf7f34621
    e7f8:	adcmi	lr, r0, #100, 28	; 0x640
    e7fc:	stmdami	r6, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    e800:	cfldrslt	mvf4, [r0, #-480]	; 0xfffffe20
    e804:	andeq	r8, r0, sl, ror #4
    e808:	andeq	r7, r0, r8, lsl r3
    e80c:	andeq	r7, r0, sl, lsl #14
    e810:	andeq	r8, r0, r4, ror #4
    e814:	strdeq	r7, [r0], -lr
    e818:	andeq	r8, r0, r8, lsr r2
    e81c:	orrslt	fp, r8, r8, lsl #10
    e820:	cmnlt	fp, r3, lsl #16
    e824:			; <UNDEFINED> instruction: 0xff2af7ff
    e828:	blcs	1e8a3c <fchmod@plt+0x1e5ff0>
    e82c:	stclt	0, cr13, [r8, #-0]
    e830:	andcs	r4, r1, #7168	; 0x1c00
    e834:	addvs	r2, r1, r6, lsl #2
    e838:			; <UNDEFINED> instruction: 0xf883447b
    e83c:	stclt	0, cr2, [r8, #-600]	; 0xfffffda8
    e840:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    e844:			; <UNDEFINED> instruction: 0xe7ef3018
    e848:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    e84c:	strb	r3, [fp, ip]!
    e850:	andeq	sp, r5, r0, lsr pc
    e854:	andeq	sl, r1, r2, lsr r8
    e858:	andeq	sl, r1, sl, lsr #16
    e85c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    e860:	teqlt	fp, fp, asr sl
    e864:	bcs	1a8ad4 <fchmod@plt+0x1a6088>
    e868:	addsmi	fp, r8, #8, 30
    e86c:	ldmdavs	fp, {r0, r1, ip, lr, pc}
    e870:	mvnsle	r2, r0, lsl #22
    e874:	bmi	16063c <fchmod@plt+0x15dbf0>
    e878:	andcs	r2, r7, r1, lsl #2
    e87c:	ldrbtmi	r6, [sl], #-152	; 0xffffff68
    e880:	addsne	pc, r6, r2, lsl #17
    e884:	svclt	0x00004770
    e888:	andeq	sl, r1, r6, lsl r8
    e88c:	andeq	sp, r5, sl, ror #29
    e890:	blmi	861118 <fchmod@plt+0x85e6cc>
    e894:	stmdami	r1!, {r1, r3, r4, r5, r6, sl, lr}
    e898:			; <UNDEFINED> instruction: 0xf6adb570
    e89c:	ldmpl	r3, {r3, r8, sl, fp}^
    e8a0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    e8a4:	stmdacc	r4, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
    e8a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e8ac:	blx	1aca8b4 <fchmod@plt+0x1ac7e68>
    e8b0:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
    e8b4:			; <UNDEFINED> instruction: 0xf7f44606
    e8b8:	movwlt	lr, #2088	; 0x828
    e8bc:	strmi	sl, [r5], -r1, lsl #24
    e8c0:	strtmi	lr, [r0], -r2
    e8c4:			; <UNDEFINED> instruction: 0xffaaf7ff
    e8c8:			; <UNDEFINED> instruction: 0x462a4633
    e8cc:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    e8d0:			; <UNDEFINED> instruction: 0xf0034620
    e8d4:	stmdacs	r0, {r0, r6, r7, fp, ip, sp, lr, pc}
    e8d8:			; <UNDEFINED> instruction: 0x4630daf3
    e8dc:	ldc	7, cr15, [r2, #972]	; 0x3cc
    e8e0:			; <UNDEFINED> instruction: 0xf7f34628
    e8e4:	bmi	40a73c <fchmod@plt+0x407cf0>
    e8e8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    e8ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e8f0:	stmdacc	r4, {r0, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    e8f4:	qaddle	r4, sl, fp
    e8f8:	stceq	6, cr15, [r8, #-52]	; 0xffffffcc
    e8fc:	blmi	2bdec4 <fchmod@plt+0x2bb478>
    e900:	andcs	r4, r1, #48, 12	; 0x3000000
    e904:			; <UNDEFINED> instruction: 0xf883447b
    e908:			; <UNDEFINED> instruction: 0xf7f32096
    e90c:			; <UNDEFINED> instruction: 0xe7eaed7c
    e910:	stcl	7, cr15, [r2, #972]!	; 0x3cc
    e914:	andeq	sl, r1, r4, ror r4
    e918:	andeq	r0, r0, r4, lsl #5
    e91c:	andeq	r8, r0, ip, asr #3
    e920:	strdeq	r3, [r0], -lr
    e924:	andeq	sl, r1, lr, lsl r4
    e928:	andeq	sp, r5, r4, ror #28
    e92c:	blmi	8fc114 <fchmod@plt+0x8f96c8>
    e930:			; <UNDEFINED> instruction: 0xf893447b
    e934:	stmdblt	r3, {r1, r2, r4, r7, ip, sp}
    e938:	stmdami	r1!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    e93c:	ldrbtmi	r4, [r8], #-3105	; 0xfffff3df
    e940:			; <UNDEFINED> instruction: 0xf0004e21
    e944:	tstcs	r0, pc, lsl sl	; <UNPREDICTABLE>
    e948:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    e94c:			; <UNDEFINED> instruction: 0xf0004607
    e950:	strmi	pc, [r5], -r3, asr #16
    e954:			; <UNDEFINED> instruction: 0xf85ef000
    e958:	stmdavs	r4!, {r0, sp, lr, pc}
    e95c:	stmiavs	r3!, {r2, r5, r7, r8, ip, sp, pc}
    e960:	blcs	5d57c <fchmod@plt+0x5ab30>
    e964:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
    e968:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}^
    e96c:			; <UNDEFINED> instruction: 0xf7f32101
    e970:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    e974:	ldmdbmi	r5, {r0, r4, r5, r6, r7, r9, fp, ip, lr, pc}
    e978:	ldmdami	r5, {r0, r2, r9, sp}
    e97c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    e980:	ldc	7, cr15, [lr, #972]	; 0x3cc
    e984:			; <UNDEFINED> instruction: 0xf95cf7fa
    e988:			; <UNDEFINED> instruction: 0xf0004628
    e98c:			; <UNDEFINED> instruction: 0x4628f873
    e990:			; <UNDEFINED> instruction: 0xf8acf000
    e994:			; <UNDEFINED> instruction: 0xf0004628
    e998:	strtmi	pc, [r8], -sp, ror #17
    e99c:			; <UNDEFINED> instruction: 0xf942f000
    e9a0:			; <UNDEFINED> instruction: 0xf9eaf000
    e9a4:	cdp2	0, 1, cr15, cr6, cr0, {0}
    e9a8:	ldrtmi	r4, [r8], -sl, lsl #22
    e9ac:			; <UNDEFINED> instruction: 0xf883447b
    e9b0:	pop	{r1, r2, r4, r7, lr}
    e9b4:			; <UNDEFINED> instruction: 0xf7f340f8
    e9b8:	svclt	0x0000bd23
    e9bc:	andeq	sp, r5, r8, lsr lr
    e9c0:	andeq	r8, r0, lr, lsr #2
    e9c4:	andeq	sl, r1, ip, lsr #14
    e9c8:	muleq	r0, sl, r5
    e9cc:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    e9d0:	andeq	r7, r0, r2, ror r1
    e9d4:			; <UNDEFINED> instruction: 0x0005ddbc
    e9d8:			; <UNDEFINED> instruction: 0x4605b570
    e9dc:			; <UNDEFINED> instruction: 0x460e2010
    e9e0:	stc2	7, cr15, [r8], {250}	; 0xfa
    e9e4:	strmi	r2, [r4], -r0, lsl #6
    e9e8:	rscvs	r4, r3, r8, lsr #12
    e9ec:			; <UNDEFINED> instruction: 0xf7fa6026
    e9f0:	bmi	1cdc5c <fchmod@plt+0x1cb210>
    e9f4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    e9f8:	stmdami	r5, {r5, r6, sp, lr}
    e9fc:			; <UNDEFINED> instruction: 0xf7fe4478
    ea00:			; <UNDEFINED> instruction: 0x4603fa1b
    ea04:	adcvs	r4, r3, r0, lsr #12
    ea08:	svclt	0x0000bd70
    ea0c:	strheq	r8, [r0], -lr
    ea10:	andeq	r3, r0, r8, lsl #25
    ea14:	ldrblt	r4, [r0, #-2322]!	; 0xfffff6ee
    ea18:			; <UNDEFINED> instruction: 0x46044479
    ea1c:			; <UNDEFINED> instruction: 0xf7f36880
    ea20:	ldcmi	15, cr14, [r0, #-464]	; 0xfffffe30
    ea24:	rscvs	r4, r0, sp, ror r4
    ea28:			; <UNDEFINED> instruction: 0xf7f3b178
    ea2c:			; <UNDEFINED> instruction: 0xf44feed0
    ea30:			; <UNDEFINED> instruction: 0xf7f471d2
    ea34:	stmdami	ip, {r2, r3, fp, sp, lr, pc}
    ea38:	andcs	r6, r1, #14876672	; 0xe30000
    ea3c:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    ea40:	pop	{r3, r5, fp, ip, lr}
    ea44:			; <UNDEFINED> instruction: 0xf7fa4070
    ea48:	stmdbmi	r8, {r0, r2, r3, r4, r6, r9, fp, ip, sp, pc}
    ea4c:	stmdami	r8, {r0, r2, r9, sp}
    ea50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ea54:	ldc	7, cr15, [r4, #-972]!	; 0xfffffc34
    ea58:			; <UNDEFINED> instruction: 0xf7fa68a1
    ea5c:	svclt	0x0000f8f1
    ea60:	andeq	r8, r0, r4, lsr #1
    ea64:	andeq	sl, r1, r4, ror #5
    ea68:			; <UNDEFINED> instruction: 0x000002bc
    ea6c:	andeq	r8, r0, r0, ror r0
    ea70:	muleq	r0, lr, r0
    ea74:			; <UNDEFINED> instruction: 0x4604b510
    ea78:			; <UNDEFINED> instruction: 0xf7f368c0
    ea7c:	ldmdblt	r0, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    ea80:			; <UNDEFINED> instruction: 0xf7f368e0
    ea84:	ldmiblt	r0, {r1, r2, r5, r7, sl, fp, sp, lr, pc}^
    ea88:			; <UNDEFINED> instruction: 0xf7f368e0
    ea8c:			; <UNDEFINED> instruction: 0xf7f3eea0
    ea90:	ldmdblt	r0, {r3, r5, r6, sl, fp, sp, lr, pc}^
    ea94:	stmdbmi	pc, {r4, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    ea98:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    ea9c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    eaa0:	stc	7, cr15, [lr, #-972]	; 0xfffffc34
    eaa4:			; <UNDEFINED> instruction: 0xf7fa68a1
    eaa8:	stmdbmi	ip, {r0, r1, r3, r6, r7, fp, ip, sp, lr, pc}
    eaac:	stmdami	ip, {r0, r2, r9, sp}
    eab0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    eab4:	stc	7, cr15, [r4, #-972]	; 0xfffffc34
    eab8:			; <UNDEFINED> instruction: 0xf7fa68a1
    eabc:	stmdbmi	r9, {r0, r6, r7, fp, ip, sp, lr, pc}
    eac0:	stmdami	r9, {r0, r2, r9, sp}
    eac4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    eac8:	ldcl	7, cr15, [sl], #972	; 0x3cc
    eacc:			; <UNDEFINED> instruction: 0xf7fa68a1
    ead0:	svclt	0x0000f8b7
    ead4:	andeq	r8, r0, r8, asr #32
    ead8:	andeq	r7, r0, r2, asr r0
    eadc:	andeq	r8, r0, ip, ror r0
    eae0:	andeq	r7, r0, lr, lsr r0
    eae4:	andeq	r8, r0, r4, asr #32
    eae8:	andeq	r7, r0, sl, lsr #32
    eaec:			; <UNDEFINED> instruction: 0x4604b510
    eaf0:			; <UNDEFINED> instruction: 0xf7f92001
    eaf4:	stmiavs	r0!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    eaf8:	mcr	7, 4, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    eafc:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    eb00:	andcs	r4, r5, #4, 18	; 0x10000
    eb04:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    eb08:			; <UNDEFINED> instruction: 0xf7f34478
    eb0c:	stmiavs	r1!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    eb10:			; <UNDEFINED> instruction: 0xf896f7fa
    eb14:	andeq	r8, r0, sl, asr #32
    eb18:	andeq	r6, r0, r8, ror #31
    eb1c:			; <UNDEFINED> instruction: 0x4604b510
    eb20:			; <UNDEFINED> instruction: 0xf7f36880
    eb24:	ldmiblt	r8, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    eb28:			; <UNDEFINED> instruction: 0xf7f36860
    eb2c:			; <UNDEFINED> instruction: 0xb120ecea
    eb30:	ldcl	7, cr15, [r8, #972]!	; 0x3cc
    eb34:	blcs	a8b48 <fchmod@plt+0xa60fc>
    eb38:	ldfltd	f5, [r0, #-0]
    eb3c:	andcs	r4, r5, #147456	; 0x24000
    eb40:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    eb44:			; <UNDEFINED> instruction: 0xf7f34478
    eb48:	stmdavs	r1!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    eb4c:			; <UNDEFINED> instruction: 0xf878f7fa
    eb50:	andcs	r4, r5, #98304	; 0x18000
    eb54:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    eb58:			; <UNDEFINED> instruction: 0xf7f34478
    eb5c:	stmiavs	r1!, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    eb60:			; <UNDEFINED> instruction: 0xf86ef7fa
    eb64:	andeq	r8, r0, r2, lsr r0
    eb68:	andeq	r6, r0, ip, lsr #31
    eb6c:	andeq	r8, r0, lr, lsl r0
    eb70:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    eb74:			; <UNDEFINED> instruction: 0x4604b538
    eb78:	ldrdcc	lr, [r0, -r0]
    eb7c:	strle	r0, [r4], #-2011	; 0xfffff825
    eb80:			; <UNDEFINED> instruction: 0xf7f368a0
    eb84:	ldmiblt	r0!, {r1, r2, r7, r8, sl, fp, sp, lr, pc}^
    eb88:	bmi	7be070 <fchmod@plt+0x7bb624>
    eb8c:	ldrbtmi	r4, [sl], #-2078	; 0xfffff7e2
    eb90:			; <UNDEFINED> instruction: 0xf7fe4478
    eb94:			; <UNDEFINED> instruction: 0x4605f951
    eb98:	ldc	7, cr15, [r2], #972	; 0x3cc
    eb9c:			; <UNDEFINED> instruction: 0xf7f3b120
    eba0:	stmdavs	r3, {r1, r6, r7, r8, sl, fp, sp, lr, pc}
    eba4:	tstle	r8, r2, lsl #22
    eba8:	strtmi	r6, [r9], -r0, ror #16
    ebac:	mcr	7, 0, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
    ebb0:			; <UNDEFINED> instruction: 0xf7f3b120
    ebb4:	stmdavs	r3, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    ebb8:	tstle	r8, r2, lsl #22
    ebbc:			; <UNDEFINED> instruction: 0xf7f34628
    ebc0:	stmdavs	r1!, {r1, r5, sl, fp, sp, lr, pc}^
    ebc4:	ldmdbmi	r1, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    ebc8:	ldmdami	r1, {r0, r2, r9, sp}
    ebcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ebd0:	ldcl	7, cr15, [r6], #-972	; 0xfffffc34
    ebd4:			; <UNDEFINED> instruction: 0xf7fa6861
    ebd8:	stmdbmi	lr, {r0, r1, r4, r5, fp, ip, sp, lr, pc}
    ebdc:	stmdami	lr, {r0, r2, r9, sp}
    ebe0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ebe4:	stcl	7, cr15, [ip], #-972	; 0xfffffc34
    ebe8:			; <UNDEFINED> instruction: 0xf7fa4629
    ebec:	stmdbmi	fp, {r0, r3, r5, fp, ip, sp, lr, pc}
    ebf0:	stmdami	fp, {r0, r2, r9, sp}
    ebf4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ebf8:	stcl	7, cr15, [r2], #-972	; 0xfffffc34
    ebfc:			; <UNDEFINED> instruction: 0xf7fa4629
    ec00:	svclt	0x0000f81f
    ec04:	strdeq	r7, [r0], -lr
    ec08:	strdeq	r3, [r0], -r4
    ec0c:	andeq	r8, r0, r0, lsl r0
    ec10:	andeq	r6, r0, r2, lsr #30
    ec14:			; <UNDEFINED> instruction: 0x00007fb4
    ec18:	andeq	r6, r0, lr, lsl #30
    ec1c:	andeq	r7, r0, r4, asr #31
    ec20:	strdeq	r6, [r0], -sl
    ec24:			; <UNDEFINED> instruction: 0x4604b510
    ec28:			; <UNDEFINED> instruction: 0xf7f36880
    ec2c:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    ec30:	bl	ffa4cc04 <fchmod@plt+0xffa4a1b8>
    ec34:	pop	{r5, r9, sl, lr}
    ec38:			; <UNDEFINED> instruction: 0xf7f34010
    ec3c:	svclt	0x0000bbe1
    ec40:	stmdavs	ip, {r4, r8, sl, ip, sp, pc}
    ec44:			; <UNDEFINED> instruction: 0xf7f36820
    ec48:	stmdavs	r0!, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    ec4c:			; <UNDEFINED> instruction: 0x4010e8bd
    ec50:	mrclt	7, 6, APSR_nzcv, cr2, cr3, {7}
    ec54:			; <UNDEFINED> instruction: 0xf7f36808
    ec58:	svclt	0x0000bdd7
    ec5c:			; <UNDEFINED> instruction: 0xf7f36808
    ec60:	svclt	0x0000bee1
    ec64:	ldmdavs	r8, {r0, r1, r3, fp, sp, lr}
    ec68:	mcrlt	7, 6, pc, cr6, cr3, {7}	; <UNPREDICTABLE>
    ec6c:			; <UNDEFINED> instruction: 0xf7f36808
    ec70:	svclt	0x0000bc45
    ec74:	ldrlt	r4, [r0, #-2326]	; 0xfffff6ea
    ec78:			; <UNDEFINED> instruction: 0x46044479
    ec7c:	bl	1fccc50 <fchmod@plt+0x1fca204>
    ec80:	ldmdbmi	r4, {r3, r4, r5, r7, r8, ip, sp, pc}
    ec84:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    ec88:	bl	1e4cc5c <fchmod@plt+0x1e4a210>
    ec8c:	ldmdbmi	r2, {r6, r8, fp, ip, sp, pc}
    ec90:	blmi	49749c <fchmod@plt+0x494a50>
    ec94:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
    ec98:	andvs	r4, sl, fp, ror r4
    ec9c:	ldclt	0, cr7, [r0, #-104]	; 0xffffff98
    eca0:	andcs	r4, r0, #245760	; 0x3c000
    eca4:	ldrmi	r4, [r0], -pc, lsl #22
    eca8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    ecac:	andsvc	r6, sl, sl
    ecb0:	blmi	37e0f8 <fchmod@plt+0x37b6ac>
    ecb4:	andcs	r2, r2, #1
    ecb8:	andsvs	r4, sl, fp, ror r4
    ecbc:	mrc	7, 3, APSR_nzcv, cr2, cr3, {7}
    ecc0:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    ecc4:	svclt	0x00183800
    ecc8:	andsvc	r2, r8, r1
    eccc:	svclt	0x0000bd10
    ecd0:	andeq	r7, r0, r4, lsl #31
    ecd4:	andeq	r7, r0, lr, ror pc
    ecd8:	andeq	sl, r1, sl, lsl r4
    ecdc:	andeq	sp, r5, r7, ror #22
    ece0:	andeq	sl, r1, r8, lsl #8
    ece4:	andeq	sp, r5, r5, asr fp
    ece8:	strdeq	sl, [r1], -r8
    ecec:	andeq	sp, r5, sp, lsr fp
    ecf0:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    ecf4:			; <UNDEFINED> instruction: 0x4604447b
    ecf8:	movwcc	r6, #6171	; 0x181b
    ecfc:	blmi	2c2d20 <fchmod@plt+0x2c02d4>
    ed00:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ed04:			; <UNDEFINED> instruction: 0x4c09b908
    ed08:			; <UNDEFINED> instruction: 0x4620447c
    ed0c:	stmdami	r8, {r4, r8, sl, fp, ip, sp, pc}
    ed10:			; <UNDEFINED> instruction: 0xf7f34478
    ed14:	tstlt	r0, r2, lsl #25
    ed18:			; <UNDEFINED> instruction: 0xffacf7ff
    ed1c:	stmdami	r5, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ed20:			; <UNDEFINED> instruction: 0xe7f94478
    ed24:			; <UNDEFINED> instruction: 0x0001a3bc
    ed28:	strdeq	sp, [r5], -pc	; <UNPREDICTABLE>
    ed2c:	andeq	r4, r0, r8, ror #17
    ed30:	strdeq	r7, [r0], -ip
    ed34:	ldrdeq	r7, [r0], -ip
    ed38:	tstlt	r8, r8, lsl #10
    ed3c:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    ed40:	stclt	0, cr6, [r8, #-64]	; 0xffffffc0
    ed44:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    ed48:	stcl	7, cr15, [r6], #-972	; 0xfffffc34
    ed4c:	blmi	1fb1b4 <fchmod@plt+0x1f8768>
    ed50:	andsvs	r4, r8, fp, ror r4
    ed54:	blmi	1be17c <fchmod@plt+0x1bb730>
    ed58:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    ed5c:	andsvs	r4, r8, r8, ror r4
    ed60:	svclt	0x0000bd08
    ed64:	andeq	sl, r1, r6, ror r3
    ed68:	andeq	r7, r0, r2, ror #29
    ed6c:	andeq	sl, r1, r4, ror #6
    ed70:	andeq	sl, r1, sl, asr r3
    ed74:			; <UNDEFINED> instruction: 0x00007ebc
    ed78:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    ed7c:			; <UNDEFINED> instruction: 0x47706818
    ed80:	andeq	sl, r1, sl, lsr r3
    ed84:	strmi	r4, [r2], -r3, lsl #22
    ed88:	ldrbtmi	r4, [fp], #-2051	; 0xfffff7fd
    ed8c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    ed90:	ldmdalt	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ed94:	andeq	sl, r1, sl, lsr #6
    ed98:	andeq	r3, r0, ip, lsr #5
    ed9c:	blmi	f21690 <fchmod@plt+0xf1ec44>
    eda0:	ldmdami	ip!, {r1, r3, r4, r5, r6, sl, lr}
    eda4:			; <UNDEFINED> instruction: 0xb09fb5f0
    eda8:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    edac:	tstls	sp, #1769472	; 0x1b0000
    edb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    edb4:			; <UNDEFINED> instruction: 0xffe6f7ff
    edb8:	strmi	r2, [r6], -r0, lsl #2
    edbc:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    edc0:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
    edc4:	strmi	r6, [r5], -r7, asr #16
    edc8:			; <UNDEFINED> instruction: 0xf7f34638
    edcc:			; <UNDEFINED> instruction: 0x4604ed9e
    edd0:	eorsle	r2, r3, r0, lsl #16
    edd4:	bge	a12a0 <fchmod@plt+0x9e854>
    edd8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
    eddc:	b	ffb4cdb0 <fchmod@plt+0xffb4a364>
    ede0:	stmdacs	r1, {r0, r9, fp, ip, pc}
    ede4:	strtmi	sp, [r0], -r7, asr #2
    ede8:			; <UNDEFINED> instruction: 0xf7f39201
    edec:	ldmib	sp, {r4, r8, sl, fp, sp, lr, pc}^
    edf0:	svcmi	0x002b2401
    edf4:	stmiavs	r9!, {r0, r1, sp}
    edf8:	eorsvs	r4, ip, pc, ror r4
    edfc:	stcl	7, cr15, [ip, #972]	; 0x3cc
    ee00:	strtmi	fp, [r8], -r8, lsr #3
    ee04:			; <UNDEFINED> instruction: 0xff0ef7ff
    ee08:			; <UNDEFINED> instruction: 0xf7f34630
    ee0c:	blmi	989a04 <fchmod@plt+0x986fb8>
    ee10:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    ee14:	stmdale	r4!, {r0, sl, fp, sp}
    ee18:	blmi	7616ac <fchmod@plt+0x75ec60>
    ee1c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ee20:	blls	768e90 <fchmod@plt+0x766444>
    ee24:	tstle	sl, sl, asr r0
    ee28:	andslt	r4, pc, r0, lsr #12
    ee2c:	blmi	7fe5f4 <fchmod@plt+0x7fbba8>
    ee30:	andcs	r3, r1, #16777216	; 0x1000000
    ee34:	ldrbtmi	r6, [fp], #-60	; 0xffffffc4
    ee38:			; <UNDEFINED> instruction: 0xe7e2701a
    ee3c:	ldcl	7, cr15, [r2], #-972	; 0xfffffc34
    ee40:	blcs	a8e54 <fchmod@plt+0xa6408>
    ee44:	bge	bea6c <fchmod@plt+0xbc020>
    ee48:	ldmdbmi	r9, {r0, r1, r4, r6, r7, ip, lr, pc}
    ee4c:	ldmdami	r9, {r0, r2, r9, sp}
    ee50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ee54:	bl	d4ce28 <fchmod@plt+0xd4a3dc>
    ee58:			; <UNDEFINED> instruction: 0xf7f94639
    ee5c:			; <UNDEFINED> instruction: 0xf7f3fef1
    ee60:	ldmdbmi	r5, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    ee64:	ldmdami	r5, {r0, r2, r9, sp}
    ee68:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ee6c:	bl	a4ce40 <fchmod@plt+0xa4a3f4>
    ee70:			; <UNDEFINED> instruction: 0xf7f94621
    ee74:	ldmdbmi	r2, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ee78:	ldmdami	r2, {r0, r2, r9, sp}
    ee7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ee80:	bl	7cce54 <fchmod@plt+0x7ca408>
    ee84:			; <UNDEFINED> instruction: 0xf7f94639
    ee88:	svclt	0x0000febd
    ee8c:	andeq	r9, r1, r8, ror #30
    ee90:	andeq	r0, r0, r4, lsl #5
    ee94:	andeq	r7, r0, lr, lsl #29
    ee98:	andeq	r3, r0, lr, ror #21
    ee9c:	andeq	r7, r0, r6, lsl #29
    eea0:	andeq	sl, r1, r0, asr #5
    eea4:	andeq	sl, r1, r8, lsr #5
    eea8:	andeq	r9, r1, ip, ror #29
    eeac:	andeq	sp, r5, sl, asr #19
    eeb0:	strdeq	r7, [r0], -r4
    eeb4:	muleq	r0, lr, ip
    eeb8:	andeq	r7, r0, r4, lsr #28
    eebc:	andeq	r6, r0, r6, lsl #25
    eec0:	andeq	r7, r0, r8, ror #27
    eec4:	andeq	r6, r0, r2, ror ip
    eec8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    eecc:	stmdacs	r0, {r3, r4, fp, sp, lr}
    eed0:	ldrbmi	sp, [r0, -r0, lsl #22]!
    eed4:	svclt	0x0000e762
    eed8:	andeq	sl, r1, lr, ror #3
    eedc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    eee0:			; <UNDEFINED> instruction: 0x47706018
    eee4:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    eee8:	blmi	1bc310 <fchmod@plt+0x1b98c4>
    eeec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    eef0:	blle	d9af8 <fchmod@plt+0xd70ac>
    eef4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    eef8:	stclt	8, cr7, [r8, #-96]	; 0xffffffa0
    eefc:			; <UNDEFINED> instruction: 0xff4ef7ff
    ef00:	svclt	0x0000e7f8
    ef04:	andeq	sl, r1, ip, asr #3
    ef08:	andeq	sp, r5, sl, lsl #18
    ef0c:	cfstr32mi	mvfx11, [r5], {16}
    ef10:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    ef14:	ldfltd	f3, [r0, #-0]
    ef18:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    ef1c:			; <UNDEFINED> instruction: 0xff32f7ff
    ef20:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    ef24:	strdeq	sp, [r5], -r0
    ef28:	andeq	r4, r0, r2, lsl pc
    ef2c:	push	{r1, r4, r5, r8, r9, fp, lr}
    ef30:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    ef34:	strmi	fp, [r0], r2, lsl #1
    ef38:	ldrdls	pc, [r0], -r3
    ef3c:	ldrmi	r4, [r5], -pc, lsl #12
    ef40:	svceq	0x0000f1b9
    ef44:			; <UNDEFINED> instruction: 0x4c2ddb40
    ef48:			; <UNDEFINED> instruction: 0xf104447c
    ef4c:			; <UNDEFINED> instruction: 0xf7fe0008
    ef50:	stmdavs	r6!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}^
    ef54:	eorsle	r2, fp, r0, lsl #28
    ef58:			; <UNDEFINED> instruction: 0xf7f34630
    ef5c:			; <UNDEFINED> instruction: 0x4c28ebac
    ef60:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
    ef64:	strmi	r3, [r2], -r8, lsl #8
    ef68:			; <UNDEFINED> instruction: 0xf7fe4620
    ef6c:			; <UNDEFINED> instruction: 0x4620fd19
    ef70:			; <UNDEFINED> instruction: 0xf7fe212f
    ef74:			; <UNDEFINED> instruction: 0xf8d8fc71
    ef78:	ldmdavs	r9, {ip, sp}^
    ef7c:	tstls	r1, r8, lsl #12
    ef80:	bl	fe64cf54 <fchmod@plt+0xfe64a508>
    ef84:	strmi	r9, [r2], -r1, lsl #18
    ef88:			; <UNDEFINED> instruction: 0xf7fe4620
    ef8c:	ldmvs	fp!, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
    ef90:	svclt	0x00082b01
    ef94:	svceq	0x0001f1b9
    ef98:	ldcmi	0, cr13, [sl], {41}	; 0x29
    ef9c:	ldrbtmi	r2, [ip], #-302	; 0xfffffed2
    efa0:	streq	pc, [r8], -r4, lsl #2
    efa4:			; <UNDEFINED> instruction: 0xf7fe4630
    efa8:			; <UNDEFINED> instruction: 0x4628fc57
    efac:	bl	fe0ccf80 <fchmod@plt+0xfe0ca534>
    efb0:	strmi	r4, [r2], -r9, lsr #12
    efb4:			; <UNDEFINED> instruction: 0xf7fe4630
    efb8:			; <UNDEFINED> instruction: 0x4630fcf3
    efbc:	stc2	7, cr15, [r2, #-1016]	; 0xfffffc08
    efc0:	andlt	r6, r2, r0, lsr #18
    efc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    efc8:	mcr2	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    efcc:	ldr	r4, [sl, r1, lsl #13]!
    efd0:	ldrsbtge	pc, [r4], -pc	; <UNPREDICTABLE>
    efd4:			; <UNDEFINED> instruction: 0x465044fa
    efd8:	mrc2	7, 6, pc, cr4, cr15, {7}
    efdc:	rsbvs	r4, r0, r6, lsl #12
    efe0:			; <UNDEFINED> instruction: 0xd1b92800
    efe4:			; <UNDEFINED> instruction: 0xf7ff4650
    efe8:	rsbvs	pc, r0, sp, asr #29
    efec:	ldmvs	r9!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    eff0:			; <UNDEFINED> instruction: 0xf7ff4620
    eff4:	ldrb	pc, [r0, r9, asr #23]	; <UNPREDICTABLE>
    eff8:	andeq	sl, r1, r6, lsl #3
    effc:			; <UNDEFINED> instruction: 0x0005d8b8
    f000:	muleq	r5, lr, r8
    f004:	andeq	sp, r5, r2, ror #16
    f008:	andeq	r4, r0, r8, asr lr
    f00c:	cfstr32mi	mvfx11, [r6], {16}
    f010:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    f014:	ldmib	r6!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f018:	movwcs	r4, #2052	; 0x804
    f01c:	ldrbtmi	r6, [r8], #-99	; 0xffffff9d
    f020:	mrc2	7, 5, pc, cr0, cr15, {7}
    f024:	ldclt	0, cr6, [r0, #-384]	; 0xfffffe80
    f028:	strdeq	sp, [r5], -r0
    f02c:	andeq	r4, r0, lr, lsl #28
    f030:	stmdavs	r9, {r0, r1, fp, sp, lr}
    f034:	teqcs	r2, #3457024	; 0x34c000
    f038:	teqeq	r2, r1	; <illegal shifter operand>
    f03c:	bl	1cdfa4c <fchmod@plt+0x1cdd000>
    f040:	blle	19204c <fchmod@plt+0x18f600>
    f044:	bl	1c5fa8c <fchmod@plt+0x1c5d040>
    f048:	svclt	0x00b40303
    f04c:	andcs	r2, r0, r1
    f050:			; <UNDEFINED> instruction: 0xf04f4770
    f054:			; <UNDEFINED> instruction: 0x477030ff
    f058:	andcs	r4, r0, #3072	; 0xc00
    f05c:	sbcscs	pc, r0, r0, lsl #17
    f060:	andsvc	r4, sl, fp, ror r4
    f064:	svclt	0x00004770
    f068:			; <UNDEFINED> instruction: 0x0005d7b4
    f06c:	blmi	1aa1a18 <fchmod@plt+0x1a9efcc>
    f070:	push	{r1, r3, r4, r5, r6, sl, lr}
    f074:	strdlt	r4, [r9], r0
    f078:	smullsvc	pc, r0, r0, r8	; <UNPREDICTABLE>
    f07c:	stclmi	8, cr5, [r7], #-844	; 0xfffffcb4
    f080:	movwls	r6, #30747	; 0x781b
    f084:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f088:	ldrbtmi	r2, [ip], #-768	; 0xfffffd00
    f08c:	movwcc	lr, #6605	; 0x19cd
    f090:	movwcc	lr, #14797	; 0x39cd
    f094:	movwcc	lr, #22989	; 0x59cd
    f098:	bmi	187b61c <fchmod@plt+0x1878bd0>
    f09c:	ldrbtmi	r4, [sl], #-2910	; 0xfffff4a2
    f0a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f0a4:	subsmi	r9, sl, r7, lsl #22
    f0a8:	adcshi	pc, r2, r0, asr #32
    f0ac:	pop	{r0, r3, ip, sp, pc}
    f0b0:			; <UNDEFINED> instruction: 0x46058ff0
    f0b4:			; <UNDEFINED> instruction: 0xf97ef002
    f0b8:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
    f0bc:			; <UNDEFINED> instruction: 0xf8852301
    f0c0:	ubfx	r3, r0, #1, #11
    f0c4:			; <UNDEFINED> instruction: 0xf1054a57
    f0c8:	strtmi	r0, [r8], -ip, lsr #2
    f0cc:	ldrbtmi	sl, [sl], #-3588	; 0xfffff1fc
    f0d0:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    f0d4:			; <UNDEFINED> instruction: 0xff2af7ff
    f0d8:			; <UNDEFINED> instruction: 0x46324b53
    f0dc:			; <UNDEFINED> instruction: 0xf8544649
    f0e0:			; <UNDEFINED> instruction: 0xf8d88003
    f0e4:	movwcc	r3, #4096	; 0x1000
    f0e8:	andcc	pc, r0, r8, asr #17
    f0ec:	blx	fe24b0f6 <fchmod@plt+0xfe2486aa>
    f0f0:	blle	ed90f8 <fchmod@plt+0xed66ac>
    f0f4:	cdpcs	14, 0, cr9, cr0, cr1, {0}
    f0f8:			; <UNDEFINED> instruction: 0xf8ddd04f
    f0fc:			; <UNDEFINED> instruction: 0xf105a00c
    f100:	ldrbmi	r0, [r6], #-1220	; 0xfffffb3c
    f104:	tstle	r2, #746586112	; 0x2c800000
    f108:			; <UNDEFINED> instruction: 0xf810e047
    f10c:	bcs	bda118 <fchmod@plt+0xbd76cc>
    f110:	tstcs	r0, pc, lsr r0
    f114:			; <UNDEFINED> instruction: 0x4650701f
    f118:	ldc2	0, cr15, [r8, #4]!
    f11c:	strmi	r4, [r1], -r2, lsr #12
    f120:			; <UNDEFINED> instruction: 0xf0024628
    f124:	ldrbmi	pc, [lr, #-2401]	; 0xfffff69f	; <UNPREDICTABLE>
    f128:	ldmdble	r6!, {r2, r9, sl, lr}
    f12c:	bl	fe9a0c9c <fchmod@plt+0xfe99e250>
    f130:	tstcs	sl, sl, lsl #4
    f134:			; <UNDEFINED> instruction: 0xf7f34650
    f138:			; <UNDEFINED> instruction: 0x4603eb5c
    f13c:	rsble	r2, r1, r0, lsl #16
    f140:			; <UNDEFINED> instruction: 0xf1004550
    f144:	stmiale	r0!, {r0, r8, r9, fp}^
    f148:	mvnle	r4, r3, asr r5
    f14c:	andcs	r4, r5, #901120	; 0xdc000
    f150:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
    f154:			; <UNDEFINED> instruction: 0xf7f34478
    f158:			; <UNDEFINED> instruction: 0x2101e9b4
    f15c:	strtmi	r4, [r8], -r4, lsl #12
    f160:	blx	1a4d15e <fchmod@plt+0x1a4a712>
    f164:	strtmi	r4, [r0], -r1, lsl #12
    f168:	stc2l	7, cr15, [ip, #-996]	; 0xfffffc1c
    f16c:	blcs	b5d88 <fchmod@plt+0xb333c>
    f170:	stmdbvs	sl!, {r1, r2, r4, r5, r8, ip, lr, pc}
    f174:	ldrdcc	pc, [r0], -r8
    f178:			; <UNDEFINED> instruction: 0xf1032a01
    f17c:			; <UNDEFINED> instruction: 0xf8c833ff
    f180:	tstle	r6, r0
    f184:	movwcs	r2, #4608	; 0x1200
    f188:	sbccs	pc, r4, r5, asr #17
    f18c:	sbcscc	pc, r0, r5, lsl #17
    f190:	cdpne	7, 4, cr14, cr3, cr3, {4}
    f194:			; <UNDEFINED> instruction: 0xd1bc4553
    f198:			; <UNDEFINED> instruction: 0x4648e7d8
    f19c:	stc2l	7, cr15, [ip], #-1016	; 0xfffffc08
    f1a0:	ldrdcc	pc, [r0], -r8
    f1a4:			; <UNDEFINED> instruction: 0xf8852201
    f1a8:	blcc	574f0 <fchmod@plt+0x54aa4>
    f1ac:	andcc	pc, r0, r8, asr #17
    f1b0:			; <UNDEFINED> instruction: 0xf105e773
    f1b4:			; <UNDEFINED> instruction: 0xf7fe0020
    f1b8:	stmdacs	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    f1bc:	ldmdbmi	sp, {r1, r5, r6, r7, ip, lr, pc}
    f1c0:	ldmdami	sp, {r0, r2, r9, sp}
    f1c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f1c8:	ldmdb	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f1cc:	strmi	r2, [r4], -r1, lsl #2
    f1d0:			; <UNDEFINED> instruction: 0xf7fd4628
    f1d4:	strmi	pc, [r1], -pc, lsr #22
    f1d8:			; <UNDEFINED> instruction: 0xf7fd4620
    f1dc:	bfi	pc, r9, (invalid: 26:17)	; <UNPREDICTABLE>
    f1e0:	andcs	r4, r5, #360448	; 0x58000
    f1e4:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    f1e8:			; <UNDEFINED> instruction: 0xf7f34478
    f1ec:	tstcs	r1, sl, ror #18
    f1f0:	strtmi	r4, [r8], -r4, lsl #12
    f1f4:	blx	7cd1f2 <fchmod@plt+0x7ca7a6>
    f1f8:	strmi	r4, [r2], -r1, lsr #12
    f1fc:			; <UNDEFINED> instruction: 0xf7f94630
    f200:	ldr	pc, [r6, pc, lsl #31]!
    f204:	andcs	r4, r5, #245760	; 0x3c000
    f208:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    f20c:			; <UNDEFINED> instruction: 0xe7a24478
    f210:	stmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f214:	muleq	r1, r8, ip
    f218:	andeq	r0, r0, r4, lsl #5
    f21c:	andeq	r9, r1, lr, ror ip
    f220:	andeq	r9, r1, sl, ror #24
    f224:	andeq	r7, r0, r6, ror #3
    f228:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    f22c:	andeq	r7, r0, lr, asr #24
    f230:	muleq	r0, ip, r9
    f234:	andeq	r7, r0, ip, lsr fp
    f238:	andeq	r6, r0, sl, lsr #18
    f23c:	andeq	r7, r0, lr, ror #21
    f240:	andeq	r6, r0, r8, lsl #18
    f244:	andeq	r7, r0, r6, asr fp
    f248:	andeq	r6, r0, r4, ror #17
    f24c:	blmi	1961be4 <fchmod@plt+0x195f198>
    f250:	svcmi	0x00f0e92d
    f254:	cfstrdmi	mvd4, [r4], #-488	; 0xfffffe18
    f258:	ldmpl	r3, {r0, r1, r3, r4, r5, r7, ip, sp, pc}^
    f25c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    f260:			; <UNDEFINED> instruction: 0xf04f9339
    f264:	stmdavs	r3!, {r8, r9}^
    f268:	vqdmulh.s<illegal width 8>	d18, d0, d1
    f26c:			; <UNDEFINED> instruction: 0xf10d8089
    f270:			; <UNDEFINED> instruction: 0x46480914
    f274:	mcrr2	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
    f278:	mcr2	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    f27c:			; <UNDEFINED> instruction: 0xf7f3a90c
    f280:	stmdacs	r0, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    f284:	bls	185fbc <fchmod@plt+0x183570>
    f288:	vstrle	s5, [r4, #-0]
    f28c:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    f290:	bvs	30bbb0 <fchmod@plt+0x309164>
    f294:	beq	84bdcc <fchmod@plt+0x849380>
    f298:	ldrbtmi	r2, [fp], #1024	; 0x400
    f29c:			; <UNDEFINED> instruction: 0xf8539b06
    f2a0:	stmdbvs	fp!, {r2, r5, ip, lr}
    f2a4:	ldmib	r5, {r0, r1, r5, r7, r8, r9, ip, sp, pc}^
    f2a8:	b	15a8f78 <fchmod@plt+0x15a652c>
    f2ac:			; <UNDEFINED> instruction: 0xd12f0307
    f2b0:	mvnscc	pc, #79	; 0x4f
    f2b4:	msreq	CPSR_fs, r5, lsl #2
    f2b8:	rscscc	pc, pc, #79	; 0x4f
    f2bc:	stmib	r5, {r3, r5, r9, sl, lr}^
    f2c0:			; <UNDEFINED> instruction: 0x465a2332
    f2c4:	mrc2	7, 1, pc, cr2, cr15, {7}
    f2c8:			; <UNDEFINED> instruction: 0xf7f32100
    f2cc:			; <UNDEFINED> instruction: 0xf1b0e99a
    f2d0:	blle	7112d8 <fchmod@plt+0x70e88c>
    f2d4:	tstcs	r0, r4, asr #4
    f2d8:			; <UNDEFINED> instruction: 0xf7f3a827
    f2dc:	blls	389c44 <fchmod@plt+0x3871f8>
    f2e0:	ldrbmi	sl, [r1], -r2, lsr #20
    f2e4:	stmib	sp, {r6, r9, sl, lr}^
    f2e8:	ldrmi	r6, [lr], -r2, lsr #14
    f2ec:	movwcs	r1, #6111	; 0x17df
    f2f0:	strvs	lr, [r4, -sp, asr #19]!
    f2f4:	strcs	r9, [r0], -r8, lsr #6
    f2f8:			; <UNDEFINED> instruction: 0xf7f39626
    f2fc:	ldmdblt	r8, {r2, r3, r6, r8, fp, sp, lr, pc}
    f300:			; <UNDEFINED> instruction: 0x232ce9dd
    f304:	teqcs	r2, #3227648	; 0x314000
    f308:			; <UNDEFINED> instruction: 0xf7f34640
    f30c:	bls	18a0f4 <fchmod@plt+0x1876a8>
    f310:	addsmi	r3, r4, #16777216	; 0x1000000
    f314:	ldmdbmi	r6!, {r1, r6, r7, r8, r9, fp, ip, lr, pc}
    f318:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    f31c:	mcrr2	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    f320:	blcs	35f3c <fchmod@plt+0x334f0>
    f324:	ldcmi	13, cr13, [r3, #-92]!	; 0xffffffa4
    f328:	strcs	sl, [r0], #-3591	; 0xfffff1f9
    f32c:	and	r4, r3, sp, ror r4
    f330:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    f334:	ble	39fdac <fchmod@plt+0x39d360>
    f338:			; <UNDEFINED> instruction: 0xf8539b06
    f33c:			; <UNDEFINED> instruction: 0xf7ff0024
    f340:	stmdavs	fp!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    f344:	mvnsle	r2, r1, lsl #22
    f348:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    f34c:	blx	fe7cb35c <fchmod@plt+0xfe7c8910>
    f350:	addsmi	r9, ip, #5120	; 0x1400
    f354:			; <UNDEFINED> instruction: 0x4c28dbf0
    f358:			; <UNDEFINED> instruction: 0xf7fc4648
    f35c:	movwcs	pc, #7209	; 0x1c29	; <UNPREDICTABLE>
    f360:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    f364:	addsmi	r7, sp, #35	; 0x23
    f368:	bmi	9433e0 <fchmod@plt+0x940994>
    f36c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    f370:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f374:	subsmi	r9, sl, r9, lsr fp
    f378:	eorslt	sp, fp, pc, lsr #2
    f37c:	svchi	0x00f0e8bd
    f380:			; <UNDEFINED> instruction: 0xf892f7fd
    f384:	andcs	r4, r5, #491520	; 0x78000
    f388:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    f38c:	strmi	r6, [r5], -r3, rrx
    f390:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    f394:	ldm	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f398:	strmi	r4, [r1], -sl, lsr #12
    f39c:			; <UNDEFINED> instruction: 0xf002a807
    f3a0:			; <UNDEFINED> instruction: 0xe764fa51
    f3a4:			; <UNDEFINED> instruction: 0xf002a807
    f3a8:			; <UNDEFINED> instruction: 0xf001fa9d
    f3ac:	tstcs	r5, r9, ror #24	; <UNPREDICTABLE>
    f3b0:	tstls	r0, r5, lsl sl
    f3b4:	ldrbtmi	r4, [sl], #-2325	; 0xfffff6eb
    f3b8:			; <UNDEFINED> instruction: 0x46034479
    f3bc:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    f3c0:	bl	acd394 <fchmod@plt+0xaca948>
    f3c4:			; <UNDEFINED> instruction: 0xf0019003
    f3c8:	stmdbls	r3, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    f3cc:	strtmi	r4, [r8], -r2, lsl #12
    f3d0:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f3d4:	rsbvs	r2, r3, r2, lsl #6
    f3d8:			; <UNDEFINED> instruction: 0xf7f3e7c7
    f3dc:	svclt	0x0000e87e
    f3e0:			; <UNDEFINED> instruction: 0x00019ab4
    f3e4:	andeq	r0, r0, r4, lsl #5
    f3e8:			; <UNDEFINED> instruction: 0x0005d5b8
    f3ec:	andeq	r7, r0, sl, lsl r0
    f3f0:			; <UNDEFINED> instruction: 0xfffffd13
    f3f4:	andeq	sp, r5, r8, ror #9
    f3f8:			; <UNDEFINED> instruction: 0x0005d4b4
    f3fc:	muleq	r1, sl, r9
    f400:	andeq	r7, r0, r6, asr sl
    f404:	andeq	r6, r0, lr, asr r7
    f408:	andeq	r7, r0, r2, asr #20
    f40c:	andeq	r7, r0, r0, ror sl
    f410:	andeq	r6, r0, r2, lsr r7
    f414:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    f418:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}
    f41c:			; <UNDEFINED> instruction: 0x4770e716
    f420:	strdeq	sp, [r5], -lr
    f424:	tstcs	r2, r3, lsl #22
    f428:	ldmdavc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f42c:	stmdblt	r2, {r0, r3, r4, r6, sp, lr}
    f430:	ldrbmi	lr, [r0, -ip, lsl #14]!
    f434:	andeq	sp, r5, ip, ror #7
    f438:			; <UNDEFINED> instruction: 0x4614b5f8
    f43c:			; <UNDEFINED> instruction: 0x461e4a19
    f440:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    f444:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    f448:			; <UNDEFINED> instruction: 0xf7ff2100
    f44c:	strmi	pc, [r5], -r5, asr #21
    f450:	blx	ff84d454 <fchmod@plt+0xff84aa08>
    f454:	stmdavs	r2!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}^
    f458:	ldmibvs	r3, {r1, r2, r4, r8, ip, sp, pc}
    f45c:	tstle	r7, lr, lsl r2
    f460:	ldmdavs	r0, {r0, r3, r5, r6, r7, fp, sp, lr}^
    f464:	b	fec4d438 <fchmod@plt+0xfec4a9ec>
    f468:	andcs	r6, sl, r9, ror #17
    f46c:	b	ecd440 <fchmod@plt+0xeca9f4>
    f470:	stccs	8, cr6, [r0], {36}	; 0x24
    f474:	strtmi	sp, [r8], -pc, ror #3
    f478:	blx	fff4d47c <fchmod@plt+0xfff4aa30>
    f47c:			; <UNDEFINED> instruction: 0xf7ff4628
    f480:			; <UNDEFINED> instruction: 0x4628fb35
    f484:	blx	1dcd48a <fchmod@plt+0x1dcaa3e>
    f488:			; <UNDEFINED> instruction: 0xf7ff4628
    f48c:			; <UNDEFINED> instruction: 0xf7fffbcb
    f490:			; <UNDEFINED> instruction: 0xf000fd3d
    f494:	blmi	14d718 <fchmod@plt+0x14accc>
    f498:			; <UNDEFINED> instruction: 0xf8872200
    f49c:	ldrbtmi	r2, [fp], #-208	; 0xffffff30
    f4a0:	ldcllt	0, cr7, [r8, #104]!	; 0x68
    f4a4:	andeq	r6, r0, r2, ror lr
    f4a8:	andeq	sp, r5, r6, ror r3
    f4ac:	addlt	fp, r2, r0, lsl r5
    f4b0:	tstls	r1, r4, lsl #12
    f4b4:	stmib	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f4b8:			; <UNDEFINED> instruction: 0xf7fa9901
    f4bc:	strtmi	pc, [r0], -r3, asr #16
    f4c0:	blx	104d4be <fchmod@plt+0x104aa72>
    f4c4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    f4c8:	andlt	r6, r2, ip, lsl r0
    f4cc:	svclt	0x0000bd10
    f4d0:	andeq	sp, r5, r6, asr r3
    f4d4:	bmi	1e20f4 <fchmod@plt+0x1df6a8>
    f4d8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    f4dc:	subsvs	r6, r8, r9, lsl r8
    f4e0:	ldrbmi	fp, [r0, -r1, lsl #2]!
    f4e4:	ldmdapl	r2, {r2, r8, fp, lr}^
    f4e8:	andsvs	r6, sl, r2, lsl r8
    f4ec:	svclt	0x00004770
    f4f0:	andeq	sp, r5, r4, asr #6
    f4f4:	andeq	r9, r1, lr, lsr #16
    f4f8:	muleq	r0, r4, r2
    f4fc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    f500:	andsmi	r6, r8, #5963776	; 0x5b0000
    f504:	andcs	fp, r1, r4, lsl pc
    f508:	ldrbmi	r2, [r0, -r0]!
    f50c:	andeq	sp, r5, lr, lsl r3
    f510:	bmi	63c550 <fchmod@plt+0x639b04>
    f514:	ldrlt	r4, [r0, #-2840]!	; 0xfffff4e8
    f518:	cfldrsmi	mvf4, [r8], {122}	; 0x7a
    f51c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    f520:	cfstrsls	mvf4, [r5, #-496]	; 0xfffffe10
    f524:	movwls	r6, #6171	; 0x181b
    f528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f52c:	andsmi	r6, r8, #6488064	; 0x630000
    f530:	bmi	50357c <fchmod@plt+0x500b30>
    f534:	tstcs	r1, r3, lsl #12
    f538:	ldrbtmi	r6, [sl], #-2080	; 0xfffff7e0
    f53c:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f540:	tstcs	r1, r6, lsl #22
    f544:	strtmi	r6, [sl], -r0, lsr #16
    f548:			; <UNDEFINED> instruction: 0xf7f39300
    f54c:	stmdavs	r1!, {r1, r3, r7, fp, sp, lr, pc}
    f550:			; <UNDEFINED> instruction: 0xf7f3200a
    f554:	bmi	309c7c <fchmod@plt+0x307230>
    f558:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    f55c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f560:	subsmi	r9, sl, r1, lsl #22
    f564:	andlt	sp, r2, r4, lsl #2
    f568:	ldrhtmi	lr, [r0], -sp
    f56c:	ldrbmi	fp, [r0, -r3]!
    f570:	svc	0x00b2f7f2
    f574:	strdeq	r9, [r1], -r0
    f578:	andeq	r0, r0, r4, lsl #5
    f57c:	strdeq	sp, [r5], -ip
    f580:	andeq	r7, r0, sl, lsl r9
    f584:	andeq	r9, r1, lr, lsr #15
    f588:			; <UNDEFINED> instruction: 0x460cb510
    f58c:	ldmib	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f590:	blle	d9598 <fchmod@plt+0xd6b4c>
    f594:	mcr	7, 7, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
    f598:	vldrlt.16	s22, [r0, #-160]	; 0xffffff60	; <UNPREDICTABLE>
    f59c:	andcs	r4, r5, #147456	; 0x24000
    f5a0:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    f5a4:			; <UNDEFINED> instruction: 0xf7f24478
    f5a8:	strtmi	lr, [r1], -ip, lsl #31
    f5ac:	blx	124d59a <fchmod@plt+0x124ab4e>
    f5b0:	andcs	r4, r5, #98304	; 0x18000
    f5b4:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    f5b8:			; <UNDEFINED> instruction: 0xf7f24478
    f5bc:	strtmi	lr, [r1], -r2, lsl #31
    f5c0:	blx	fcd5ae <fchmod@plt+0xfcab62>
    f5c4:			; <UNDEFINED> instruction: 0x000078be
    f5c8:	andeq	r6, r0, ip, asr #10
    f5cc:	ldrdeq	r7, [r0], -lr
    f5d0:	andeq	r6, r0, r8, lsr r5
    f5d4:			; <UNDEFINED> instruction: 0x4605b538
    f5d8:	stmda	r6, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5dc:	strmi	fp, [r4], -r0, asr #2
    f5e0:			; <UNDEFINED> instruction: 0xf7ff4629
    f5e4:			; <UNDEFINED> instruction: 0x4620ffd1
    f5e8:	ldrhtmi	lr, [r8], -sp
    f5ec:	blt	6cd5c0 <fchmod@plt+0x6cab74>
    f5f0:	andcs	r4, r5, #4, 18	; 0x10000
    f5f4:	ldrbtmi	r4, [r9], #-2052	; 0xfffff7fc
    f5f8:			; <UNDEFINED> instruction: 0xf7f24478
    f5fc:	strtmi	lr, [r9], -r2, ror #30
    f600:	blx	7cd5ee <fchmod@plt+0x7caba2>
    f604:			; <UNDEFINED> instruction: 0x000078be
    f608:	strdeq	r6, [r0], -r8
    f60c:			; <UNDEFINED> instruction: 0xf7f9b510
    f610:	smlawbcs	pc, r9, lr, pc	; <UNPREDICTABLE>
    f614:			; <UNDEFINED> instruction: 0xf7f34604
    f618:			; <UNDEFINED> instruction: 0xb128e93c
    f61c:	andcs	r4, r0, #3145728	; 0x300000
    f620:	andsvc	r4, sl, r0, lsr #12
    f624:			; <UNDEFINED> instruction: 0xffd6f7ff
    f628:	pop	{r5, r9, sl, lr}
    f62c:			; <UNDEFINED> instruction: 0xf7f24010
    f630:	svclt	0x0000bee7
    f634:	mvnsmi	lr, sp, lsr #18
    f638:			; <UNDEFINED> instruction: 0xf7f24606
    f63c:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f640:	svcmi	0x0033d05c
    f644:	ldrbtmi	r4, [pc], #-1541	; f64c <fchmod@plt+0xcc00>
    f648:			; <UNDEFINED> instruction: 0xf7f34628
    f64c:	movwlt	lr, #35124	; 0x8934
    f650:			; <UNDEFINED> instruction: 0xf1007cc3
    f654:	blcs	b8fea8 <fchmod@plt+0xb8d45c>
    f658:	stclvc	0, cr13, [r3], {37}	; 0x25
    f65c:	eorle	r2, r8, lr, lsr #22
    f660:			; <UNDEFINED> instruction: 0x46384631
    f664:	blx	ffa4d662 <fchmod@plt+0xffa4ac16>
    f668:	strmi	r2, [r0], r1, lsl #2
    f66c:	svc	0x00c8f7f2
    f670:	blle	956e88 <fchmod@plt+0x95443c>
    f674:	mrc	7, 3, APSR_nzcv, cr4, cr2, {7}
    f678:	teqle	r5, r0, lsl #16
    f67c:			; <UNDEFINED> instruction: 0xf7f34620
    f680:	bllt	e49d80 <fchmod@plt+0xe47334>
    f684:			; <UNDEFINED> instruction: 0xf7f24640
    f688:			; <UNDEFINED> instruction: 0x4628eebe
    f68c:	ldmdb	r2, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f690:	bicsle	r2, sp, r0, lsl #16
    f694:	ldrtmi	r4, [r1], -r8, lsr #12
    f698:			; <UNDEFINED> instruction: 0xff76f7ff
    f69c:	pop	{r3, r5, r9, sl, lr}
    f6a0:			; <UNDEFINED> instruction: 0xf7f341f0
    f6a4:	ldmdavc	r3, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, pc}^
    f6a8:	sbcle	r2, sp, r0, lsl #22
    f6ac:	blcs	bae9c0 <fchmod@plt+0xbabf74>
    f6b0:	ldmdavc	r3, {r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    f6b4:	bicsle	r2, r3, lr, lsr #22
    f6b8:	blcs	2d90c <fchmod@plt+0x2aec0>
    f6bc:	strb	sp, [pc, r4, asr #1]
    f6c0:	andcs	r4, r5, #20, 18	; 0x50000
    f6c4:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    f6c8:			; <UNDEFINED> instruction: 0xf7f24478
    f6cc:			; <UNDEFINED> instruction: 0x4641eefa
    f6d0:	blx	fedcd6bc <fchmod@plt+0xfedcac70>
    f6d4:	andcs	r4, r5, #278528	; 0x44000
    f6d8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    f6dc:			; <UNDEFINED> instruction: 0xf7f24478
    f6e0:			; <UNDEFINED> instruction: 0x4641eef0
    f6e4:	blx	feb4d6d0 <fchmod@plt+0xfeb4ac84>
    f6e8:	andcs	r4, r5, #229376	; 0x38000
    f6ec:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    f6f0:			; <UNDEFINED> instruction: 0xf7f24478
    f6f4:	strbmi	lr, [r1], -r6, ror #29
    f6f8:	blx	fe8cd6e4 <fchmod@plt+0xfe8cac98>
    f6fc:	andcs	r4, r5, #180224	; 0x2c000
    f700:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    f704:			; <UNDEFINED> instruction: 0xf7f24478
    f708:			; <UNDEFINED> instruction: 0x4631eedc
    f70c:	blx	fe64d6f8 <fchmod@plt+0xfe64acac>
    f710:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    f714:	andeq	r7, r0, lr, lsl #16
    f718:	andeq	r6, r0, r8, lsr #8
    f71c:	andeq	r4, r0, r2, lsl r9
    f720:	andeq	r6, r0, r4, lsl r4
    f724:	andeq	r2, r0, sl, ror #31
    f728:	andeq	r6, r0, r0, lsl #8
    f72c:			; <UNDEFINED> instruction: 0x000077b2
    f730:	andeq	r6, r0, ip, ror #7
    f734:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    f738:	ldrbtmi	r4, [ip], #2857	; 0xb29
    f73c:	addslt	fp, sp, r0, lsr r5
    f740:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    f744:	strmi	r4, [r4], -sp, lsl #12
    f748:	strbtmi	r4, [sl], -r1, lsl #12
    f74c:	ldmdavs	fp, {r0, r1, sp}
    f750:			; <UNDEFINED> instruction: 0xf04f931b
    f754:			; <UNDEFINED> instruction: 0xf7f30300
    f758:	andcc	lr, r1, r0, lsr #18
    f75c:			; <UNDEFINED> instruction: 0xf7f2d10e
    f760:	stmdavs	r3, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f764:			; <UNDEFINED> instruction: 0xd1242b02
    f768:	blmi	761fe8 <fchmod@plt+0x75f59c>
    f76c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f770:	blls	6e97e0 <fchmod@plt+0x6e6d94>
    f774:	tstle	sl, sl, asr r0
    f778:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    f77c:	strtmi	r9, [r8], -r7, lsl #20
    f780:			; <UNDEFINED> instruction: 0xf7f29906
    f784:	andcc	lr, r1, sl, asr #31
    f788:	stmdbls	r4, {r0, r2, r3, r4, ip, lr, pc}
    f78c:	vld1.8	{d4-d6}, [r1 :128], r8
    f790:			; <UNDEFINED> instruction: 0xf7f34170
    f794:	andcc	lr, r1, lr, ror #17
    f798:	ldmdbmi	r3, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
    f79c:	ldmdami	r3, {r0, r2, r9, sp}
    f7a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f7a4:	mcr	7, 4, pc, cr12, cr2, {7}	; <UNPREDICTABLE>
    f7a8:			; <UNDEFINED> instruction: 0xf7f94629
    f7ac:			; <UNDEFINED> instruction: 0xf7f2fa49
    f7b0:	stmdbmi	pc, {r2, r4, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    f7b4:	stmdami	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    f7b8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f7bc:	mcr	7, 4, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    f7c0:			; <UNDEFINED> instruction: 0xf7f94621
    f7c4:	stmdbmi	ip, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    f7c8:	stmdami	ip, {r0, r2, r9, sp}
    f7cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f7d0:	mrc	7, 3, APSR_nzcv, cr6, cr2, {7}
    f7d4:			; <UNDEFINED> instruction: 0xf7f94629
    f7d8:	svclt	0x0000fa33
    f7dc:	andeq	r9, r1, lr, asr #11
    f7e0:	andeq	r0, r0, r4, lsl #5
    f7e4:	muleq	r1, ip, r5
    f7e8:	andeq	r7, r0, r8, lsr #15
    f7ec:	andeq	r6, r0, lr, asr #6
    f7f0:	andeq	r7, r0, r8, lsr r7
    f7f4:	andeq	r6, r0, r6, lsr r3
    f7f8:	andeq	r7, r0, r8, asr #14
    f7fc:	andeq	r6, r0, r2, lsr #6
    f800:			; <UNDEFINED> instruction: 0x4617b5f0
    f804:	addslt	r4, sp, fp, lsr sl
    f808:			; <UNDEFINED> instruction: 0x46044b3b
    f80c:			; <UNDEFINED> instruction: 0x4608447a
    f810:	tstcs	r0, lr, lsl #12
    f814:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f818:			; <UNDEFINED> instruction: 0xf04f931b
    f81c:			; <UNDEFINED> instruction: 0xf7fd0300
    f820:	strtmi	pc, [r0], -r5, ror #31
    f824:			; <UNDEFINED> instruction: 0xf7f22100
    f828:	cdpne	14, 0, cr14, cr5, cr12, {7}
    f82c:			; <UNDEFINED> instruction: 0x466adb3d
    f830:	andcs	r4, r3, r9, lsr #12
    f834:	mcr	7, 5, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
    f838:	blle	1119840 <fchmod@plt+0x1116df4>
    f83c:			; <UNDEFINED> instruction: 0xf4039b04
    f840:			; <UNDEFINED> instruction: 0xf5b34370
    f844:	tstle	r5, r0, lsl #30
    f848:	movwcs	lr, #51677	; 0xc9dd
    f84c:	tsteq	r3, r2, asr sl
    f850:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    f854:			; <UNDEFINED> instruction: 0x4611d01b
    f858:			; <UNDEFINED> instruction: 0xf7fd4630
    f85c:	bls	34f780 <fchmod@plt+0x34cd34>
    f860:			; <UNDEFINED> instruction: 0x462868b1
    f864:	ldc2	7, cr15, [r0], #996	; 0x3e4
    f868:	blle	e99870 <fchmod@plt+0xe96e24>
    f86c:	strcs	r9, [r0], #-2828	; 0xfffff4f4
    f870:	and	r6, ip, r3, lsr r0
    f874:	andcs	r4, r5, #540672	; 0x84000
    f878:	ldrbtmi	r4, [r9], #-2081	; 0xfffff7df
    f87c:			; <UNDEFINED> instruction: 0xf7f24478
    f880:	strtmi	lr, [r2], -r0, lsr #28
    f884:	ldrtmi	r4, [r8], -r1, lsl #12
    f888:	blx	ff34d876 <fchmod@plt+0xff34ae2a>
    f88c:	strtmi	r4, [r8], -r4, lsl #12
    f890:	ldm	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f894:	blmi	622108 <fchmod@plt+0x61f6bc>
    f898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f89c:	blls	6e990c <fchmod@plt+0x6e6ec0>
    f8a0:	qsuble	r4, sl, r4
    f8a4:	andslt	r4, sp, r0, lsr #12
    f8a8:	ldmdbmi	r7, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    f8ac:	ldmdami	r7, {r0, r2, r9, sp}
    f8b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8b4:	mcr	7, 0, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
    f8b8:	strmi	r4, [r1], -r2, lsr #12
    f8bc:			; <UNDEFINED> instruction: 0xf7f94638
    f8c0:	strmi	pc, [r4], -r5, ror #23
    f8c4:	ldmdbmi	r2, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f8c8:	ldmdami	r2, {r0, r2, r9, sp}
    f8cc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8d0:	ldcl	7, cr15, [r6, #968]!	; 0x3c8
    f8d4:	strmi	r4, [r1], -r2, lsr #12
    f8d8:			; <UNDEFINED> instruction: 0xf7f94638
    f8dc:			; <UNDEFINED> instruction: 0x4604fbd7
    f8e0:	stmdbmi	sp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    f8e4:	stmdami	sp, {r0, r2, r9, sp}
    f8e8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    f8ec:			; <UNDEFINED> instruction: 0xf7f2e7f0
    f8f0:	svclt	0x0000edf4
    f8f4:	strdeq	r9, [r1], -ip
    f8f8:	andeq	r0, r0, r4, lsl #5
    f8fc:	andeq	r7, r0, sl, lsl r7
    f900:	andeq	r6, r0, r4, ror r2
    f904:	andeq	r9, r1, r0, ror r4
    f908:	andeq	r7, r0, r4, asr #13
    f90c:	andeq	r6, r0, lr, lsr r2
    f910:			; <UNDEFINED> instruction: 0x000076b8
    f914:	andeq	r6, r0, r2, lsr #4
    f918:	andeq	r7, r0, r8, asr #13
    f91c:	andeq	r6, r0, r6, lsl #4
    f920:			; <UNDEFINED> instruction: 0x4616b570
    f924:	addlt	r4, lr, lr, lsl sl
    f928:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    f92c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    f930:			; <UNDEFINED> instruction: 0xf04f930d
    f934:	cdpne	3, 0, cr0, cr3, cr0, {0}
    f938:	bge	1465a4 <fchmod@plt+0x143b58>
    f93c:	movwcs	r2, #8461	; 0x210d
    f940:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    f944:	stmib	sp, {r2, r8, r9, ip, pc}^
    f948:	movwcs	r4, #1286	; 0x506
    f94c:	strmi	lr, [r8, #-2509]	; 0xfffff633
    f950:			; <UNDEFINED> instruction: 0xf7f2930a
    f954:	andcc	lr, r1, r0, lsl #31
    f958:	bmi	5039c0 <fchmod@plt+0x500f74>
    f95c:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    f960:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f964:	subsmi	r9, sl, sp, lsl #22
    f968:	andlt	sp, lr, lr, lsl #2
    f96c:	bmi	3fef34 <fchmod@plt+0x3fc4e8>
    f970:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    f974:	movwls	r2, #8574	; 0x217e
    f978:	blmi	3a0b68 <fchmod@plt+0x39e11c>
    f97c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    f980:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
    f984:			; <UNDEFINED> instruction: 0xf876f7f9
    f988:	stc	7, cr15, [r6, #968]!	; 0x3c8
    f98c:	andcs	r4, r5, #163840	; 0x28000
    f990:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    f994:			; <UNDEFINED> instruction: 0xf7f24478
    f998:			; <UNDEFINED> instruction: 0x4631ed94
    f99c:			; <UNDEFINED> instruction: 0xf950f7f9
    f9a0:	ldrdeq	r9, [r1], -lr
    f9a4:	andeq	r0, r0, r4, lsl #5
    f9a8:	andeq	r9, r1, sl, lsr #7
    f9ac:	andeq	r7, r0, ip, asr #14
    f9b0:	andeq	r7, r0, ip, asr r6
    f9b4:	andeq	r7, r0, lr, lsr r6
    f9b8:	andeq	r7, r0, r2, ror #12
    f9bc:	andeq	r6, r0, ip, asr r1
    f9c0:	ldmib	r1, {r0, r1, r3, fp, sp, lr}^
    f9c4:	ldmdavs	r8, {r0, r9, ip}
    f9c8:	svclt	0x00aaf7ff
    f9cc:	strdlt	fp, [fp], r0
    f9d0:			; <UNDEFINED> instruction: 0x460d4c1d
    f9d4:			; <UNDEFINED> instruction: 0x466a4b1d
    f9d8:	tstcs	ip, ip, ror r4
    f9dc:	strcs	r2, [r0, -r0, lsl #12]
    f9e0:	strcs	r5, [r0], #-2275	; 0xfffff71d
    f9e4:	movwls	r6, #38939	; 0x981b
    f9e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f9ec:	stmib	sp, {r0, r8, r9, sp}^
    f9f0:	movwls	r6, #1794	; 0x702
    f9f4:	strvs	lr, [r4, -sp, asr #19]
    f9f8:			; <UNDEFINED> instruction: 0xf7f29406
    f9fc:	andcc	lr, r1, ip, lsr #30
    fa00:			; <UNDEFINED> instruction: 0xf9bdd016
    fa04:	blcs	5ba0c <fchmod@plt+0x58fc0>
    fa08:	qadd16mi	fp, r0, r8
    fa0c:	bmi	443a38 <fchmod@plt+0x440fec>
    fa10:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    fa14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fa18:	subsmi	r9, sl, r9, lsl #22
    fa1c:	andlt	sp, fp, r2, lsl r1
    fa20:	stcls	13, cr11, [r6, #-960]	; 0xfffffc40
    fa24:	mrc	7, 1, APSR_nzcv, cr10, cr2, {7}
    fa28:	svclt	0x00181a28
    fa2c:	strb	r2, [lr, r1]!
    fa30:	andcs	r4, r5, #8, 18	; 0x20000
    fa34:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    fa38:			; <UNDEFINED> instruction: 0xf7f24478
    fa3c:	strtmi	lr, [r9], -r2, asr #26
    fa40:			; <UNDEFINED> instruction: 0xf8e0f7f9
    fa44:	stcl	7, cr15, [r8, #-968]	; 0xfffffc38
    fa48:	andeq	r9, r1, r0, lsr r3
    fa4c:	andeq	r0, r0, r4, lsl #5
    fa50:	strdeq	r9, [r1], -r6
    fa54:	ldrdeq	r7, [r0], -r2
    fa58:	strheq	r6, [r0], -r8
    fa5c:	mvnsmi	lr, #737280	; 0xb4000
    fa60:	ldrmi	r4, [r5], -lr, lsl #12
    fa64:	bmi	ae12b0 <fchmod@plt+0xade864>
    fa68:	blmi	ae12ec <fchmod@plt+0xade8a0>
    fa6c:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
    fa70:	stmdavs	r0, {r2, r9, sl, lr}
    fa74:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fa78:			; <UNDEFINED> instruction: 0xf04f58d3
    fa7c:	ldmdavs	fp, {r8, fp}
    fa80:			; <UNDEFINED> instruction: 0xf04f930b
    fa84:			; <UNDEFINED> instruction: 0xf7f90300
    fa88:	mcrcs	13, 0, pc, cr1, cr13, {2}	; <UNPREDICTABLE>
    fa8c:	bge	a9b14 <fchmod@plt+0xa70c8>
    fa90:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    fa94:	tstcs	lr, ip, lsl #30
    fa98:	movwls	r2, #8461	; 0x210d
    fa9c:	stmib	sp, {r8, r9, sp}^
    faa0:	stmib	sp, {r2, r8, fp, pc}^
    faa4:	movwls	r8, #35078	; 0x8906
    faa8:	mrc	7, 6, APSR_nzcv, cr4, cr2, {7}
    faac:	tstle	r9, r1
    fab0:	mrc	7, 1, APSR_nzcv, cr8, cr2, {7}
    fab4:	stmdavs	r3, {r0, r2, r9, sp}
    fab8:			; <UNDEFINED> instruction: 0xf0333b0b
    fabc:	tstle	r8, r2, lsl #6
    fac0:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    fac4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fac8:	ldcl	7, cr15, [sl], #968	; 0x3c8
    facc:			; <UNDEFINED> instruction: 0xf7f94639
    fad0:	ldmdbmi	r4, {r0, r3, r4, r7, fp, ip, sp, lr, pc}
    fad4:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
    fad8:			; <UNDEFINED> instruction: 0xf7f24478
    fadc:			; <UNDEFINED> instruction: 0x4639ecf2
    fae0:			; <UNDEFINED> instruction: 0xf8aef7f9
    fae4:			; <UNDEFINED> instruction: 0x46234811
    fae8:			; <UNDEFINED> instruction: 0xf04f2203
    faec:	ldrbtmi	r3, [r8], #-511	; 0xfffffe01
    faf0:	strls	r9, [r0, #-1793]	; 0xfffff8ff
    faf4:	blx	1cdae0 <fchmod@plt+0x1cb094>
    faf8:	blmi	1e2334 <fchmod@plt+0x1df8e8>
    fafc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fb00:	blls	2e9b70 <fchmod@plt+0x2e7124>
    fb04:	qaddle	r4, sl, r2
    fb08:	pop	{r0, r2, r3, ip, sp, pc}
    fb0c:			; <UNDEFINED> instruction: 0xf7f283f0
    fb10:	svclt	0x0000ece4
    fb14:	muleq	r1, sl, r2
    fb18:	andeq	r0, r0, r4, lsl #5
    fb1c:	andeq	r7, r0, ip, ror #10
    fb20:	andeq	r6, r0, sl, lsr #32
    fb24:	andeq	r7, r0, sl, ror r5
    fb28:	andeq	r6, r0, r8, lsl r0
    fb2c:			; <UNDEFINED> instruction: 0xfffffecf
    fb30:	andeq	r9, r1, ip, lsl #4
    fb34:	blmi	d6240c <fchmod@plt+0xd5f9c0>
    fb38:	push	{r1, r3, r4, r5, r6, sl, lr}
    fb3c:	strdlt	r4, [sl], r0
    fb40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb44:			; <UNDEFINED> instruction: 0xf04f9309
    fb48:	stmdacs	r0, {r8, r9}
    fb4c:	qaddcs	sp, r0, r0
    fb50:			; <UNDEFINED> instruction: 0xf7f24607
    fb54:	mcrne	13, 0, lr, cr4, cr6, {2}
    fb58:			; <UNDEFINED> instruction: 0xf8dfdb40
    fb5c:	andcs	r8, r5, #180	; 0xb4
    fb60:			; <UNDEFINED> instruction: 0xf04f492c
    fb64:	ldrbtmi	r3, [r8], #2815	; 0xaff
    fb68:	blcc	bcac <fchmod@plt+0x9260>
    fb6c:			; <UNDEFINED> instruction: 0x46404479
    fb70:	stc	7, cr15, [r6], #968	; 0x3c8
    fb74:	blx	164bb82 <fchmod@plt+0x1649136>
    fb78:	ldrmi	r2, [r1], -r0, lsl #4
    fb7c:	stmib	sp, {r1, r2, r8, r9, fp, sp, pc}^
    fb80:	movwls	sl, #19202	; 0x4b02
    fb84:	strmi	r2, [r6], -r1, lsl #6
    fb88:	stmib	sp, {r1, sp}^
    fb8c:	movwcs	r3, #16384	; 0x4000
    fb90:			; <UNDEFINED> instruction: 0xf7f64620
    fb94:	strmi	pc, [r5], -r9, lsl #18
    fb98:			; <UNDEFINED> instruction: 0xf0014630
    fb9c:			; <UNDEFINED> instruction: 0x4620fbf1
    fba0:	svc	0x002cf7f2
    fba4:	blle	29afac <fchmod@plt+0x298560>
    fba8:	blmi	62241c <fchmod@plt+0x61f9d0>
    fbac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    fbb0:	blls	269c20 <fchmod@plt+0x2671d4>
    fbb4:	qsuble	r4, sl, r5
    fbb8:	pop	{r1, r3, ip, sp, pc}
    fbbc:	stcls	13, cr8, [r7], {240}	; 0xf0
    fbc0:	rscsle	r2, r1, r0, lsr #24
    fbc4:	stc	7, cr15, [lr, #968]!	; 0x3c8
    fbc8:	andcs	r4, r5, #20, 18	; 0x50000
    fbcc:	andvs	r4, r4, r9, ror r4
    fbd0:			; <UNDEFINED> instruction: 0xf7f24640
    fbd4:			; <UNDEFINED> instruction: 0x4639ec76
    fbd8:			; <UNDEFINED> instruction: 0xf832f7f9
    fbdc:	andcs	r4, r5, #16, 18	; 0x40000
    fbe0:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    fbe4:			; <UNDEFINED> instruction: 0xf7f24478
    fbe8:	ldrtmi	lr, [r9], -ip, ror #24
    fbec:			; <UNDEFINED> instruction: 0xf828f7f9
    fbf0:	bicscs	r4, r1, sp, lsl #20
    fbf4:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
    fbf8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    fbfc:	ldrbtmi	r3, [r8], #-524	; 0xfffffdf4
    fc00:			; <UNDEFINED> instruction: 0xff38f7f8
    fc04:	stcl	7, cr15, [r8], #-968	; 0xfffffc38
    fc08:	ldrdeq	r9, [r1], -r0
    fc0c:	andeq	r0, r0, r4, lsl #5
    fc10:	andeq	r5, r0, sl, lsl #31
    fc14:	andeq	r7, r0, r0, lsr #10
    fc18:	andeq	r9, r1, ip, asr r1
    fc1c:	ldrdeq	r7, [r0], -r4
    fc20:	muleq	r0, r6, r4
    fc24:	andeq	r5, r0, ip, lsl #30
    fc28:	andeq	r7, r0, ip, asr #9
    fc2c:	andeq	r7, r0, sl, ror #8
    fc30:	ldrdeq	r7, [r0], -sl
    fc34:	mvnsmi	lr, #737280	; 0xb4000
    fc38:	streq	pc, [r8, -r0, lsl #2]
    fc3c:			; <UNDEFINED> instruction: 0x461d6814
    fc40:			; <UNDEFINED> instruction: 0x46164638
    fc44:			; <UNDEFINED> instruction: 0xf7f94689
    fc48:	stmdavc	r3!, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    fc4c:			; <UNDEFINED> instruction: 0x4628b333
    fc50:			; <UNDEFINED> instruction: 0xf0014621
    fc54:			; <UNDEFINED> instruction: 0x4680f97f
    fc58:	stmvs	r3, {r4, r5, r7, r8, ip, sp, pc}
    fc5c:	stmdavc	r0!, {r2, r3, r4, sl, lr}
    fc60:	strtmi	r2, [r5], -r4, lsl #2
    fc64:			; <UNDEFINED> instruction: 0xf7f63401
    fc68:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    fc6c:			; <UNDEFINED> instruction: 0xf019d1f7
    fc70:			; <UNDEFINED> instruction: 0xf8d80f01
    fc74:	tstle	lr, r4
    fc78:	cmnlt	r3, fp, lsr #16
    fc7c:	andcs	r4, r5, #344064	; 0x54000
    fc80:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    fc84:	and	r4, lr, r8, ror r4
    fc88:	svceq	0x0002f019
    fc8c:			; <UNDEFINED> instruction: 0x4605bf1c
    fc90:	rscscc	pc, pc, pc, asr #32
    fc94:	eorsvs	sp, r5, pc
    fc98:	mvnshi	lr, #12386304	; 0xbd0000
    fc9c:	andcs	r4, r5, #245760	; 0x3c000
    fca0:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    fca4:			; <UNDEFINED> instruction: 0xf7f24478
    fca8:	strmi	lr, [r1], -ip, lsl #24
    fcac:	pop	{r3, r4, r5, r9, sl, lr}
    fcb0:			; <UNDEFINED> instruction: 0xf7f943f8
    fcb4:	stmdbmi	fp, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, pc}
    fcb8:	stmdami	fp, {r0, r2, r9, sp}
    fcbc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    fcc0:	bl	fffcdc90 <fchmod@plt+0xfffcb244>
    fcc4:	strmi	r4, [r1], -r2, lsr #12
    fcc8:	pop	{r3, r4, r5, r9, sl, lr}
    fccc:			; <UNDEFINED> instruction: 0xf7f943f8
    fcd0:	svclt	0x0000b9a9
    fcd4:	andeq	r7, r0, sl, lsl #9
    fcd8:	andeq	r5, r0, ip, ror #28
    fcdc:	andeq	r7, r0, sl, lsr r4
    fce0:	andeq	r5, r0, ip, asr #28
    fce4:	andeq	r7, r0, r4, lsr r4
    fce8:	andeq	r5, r0, r2, lsr lr
    fcec:			; <UNDEFINED> instruction: 0x4605b5f0
    fcf0:	addlt	r6, r3, r4, lsl #16
    fcf4:	movwlt	r7, #34848	; 0x8820
    fcf8:			; <UNDEFINED> instruction: 0xf7f62102
    fcfc:	stmiblt	r8, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}^
    fd00:	tstlt	r8, #32, 16	; 0x200000
    fd04:	tstcs	r2, r7, lsr #12
    fd08:			; <UNDEFINED> instruction: 0xf924f7f6
    fd0c:	blne	ebc434 <fchmod@plt+0xeb99e8>
    fd10:	andls	r4, r1, #16, 28	; 0x100
    fd14:			; <UNDEFINED> instruction: 0x4630447e
    fd18:	ldc2l	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    fd1c:	strtmi	r9, [r1], -r1, lsl #20
    fd20:			; <UNDEFINED> instruction: 0xf7fd4630
    fd24:			; <UNDEFINED> instruction: 0x4630fe3d
    fd28:	mcr2	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    fd2c:	ldmvs	r0!, {r0, r1, r2, r3, r5, sp, lr}
    fd30:	ldcllt	0, cr11, [r0, #12]!
    fd34:	svceq	0x0001f814
    fd38:	bicsle	r2, sp, r0, lsl #16
    fd3c:	eorvs	r2, ip, r0
    fd40:			; <UNDEFINED> instruction: 0xf817e7f6
    fd44:	stmdacs	r0, {r0, r8, r9, sl, fp}
    fd48:	ubfx	sp, sp, #3, #1
    fd4c:	strtmi	r4, [r7], -r2, lsl #12
    fd50:	svclt	0x0000e7de
    fd54:	andeq	ip, r5, r0, lsl fp
    fd58:			; <UNDEFINED> instruction: 0x4607b5f0
    fd5c:	addlt	r3, r3, r1
    fd60:	ldrmi	r4, [r6], -r8, lsl #5
    fd64:			; <UNDEFINED> instruction: 0xf811d216
    fd68:	cdpne	12, 4, cr2, cr12, cr1, {0}
    fd6c:	andle	r2, r3, r0, lsr #20
    fd70:	stcpl	8, cr15, [r1, #-80]	; 0xffffffb0
    fd74:	mvnsle	r2, r0, lsr #26
    fd78:	andle	r4, fp, #160, 4
    fd7c:	addsmi	r1, r4, #1824	; 0x720
    fd80:	stmdals	r9, {r3, r9, ip, lr, pc}
    fd84:	bne	fe256f14 <fchmod@plt+0xfe2544c8>
    fd88:	andsvs	r6, sl, r4
    fd8c:	andsvs	r9, r9, r8, lsl #22
    fd90:	ldcllt	0, cr11, [r0, #12]!
    fd94:	andcs	r4, r5, #8, 18	; 0x20000
    fd98:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    fd9c:			; <UNDEFINED> instruction: 0xf7f24478
    fda0:	blne	ffd0abe8 <fchmod@plt+0xffd0819c>
    fda4:	blcs	ffea25c4 <fchmod@plt+0xffe9fb78>
    fda8:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    fdac:	mvnscs	fp, #168, 30	; 0x2a0
    fdb0:	stmdals	sl, {r0, r9, sl, lr}
    fdb4:			; <UNDEFINED> instruction: 0xffe2f7fa
    fdb8:	andeq	r7, r0, r6, lsl #7
    fdbc:	andeq	r5, r0, r4, asr sp
    fdc0:	andeq	r5, r0, lr, lsr #30
    fdc4:			; <UNDEFINED> instruction: 0x4605b5f8
    fdc8:			; <UNDEFINED> instruction: 0x461c4618
    fdcc:			; <UNDEFINED> instruction: 0xf7fb4616
    fdd0:	ldmdblt	r0!, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    fdd4:			; <UNDEFINED> instruction: 0xf7fc4620
    fdd8:	stmdavs	fp!, {r0, r1, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    fddc:	subsvs	r6, sl, r2, asr #16
    fde0:			; <UNDEFINED> instruction: 0x4607bdf8
    fde4:	stmdami	r7, {r1, r2, r8, fp, lr}
    fde8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    fdec:			; <UNDEFINED> instruction: 0xf7f24478
    fdf0:	bls	1cab98 <fchmod@plt+0x1c814c>
    fdf4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, sl, lr}
    fdf8:	ldrtmi	r4, [r0], -r1, lsl #12
    fdfc:			; <UNDEFINED> instruction: 0xffbef7fa
    fe00:	andeq	r7, r0, r6, ror #6
    fe04:	andeq	r5, r0, r4, lsl #26
    fe08:	ldrbmi	lr, [r0, sp, lsr #18]!
    fe0c:	ldmdavc	r9, {r0, r4, r7, r9, sl, lr}
    fe10:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, pc}
    fe14:	ldmdavs	r2, {r1, r2, r6, ip, lr, pc}^
    fe18:	ldrble	r0, [fp, #-1938]	; 0xfffff86e
    fe1c:	ldrmi	r4, [r8], -r5, lsl #12
    fe20:	svcvs	0x00b0f855
    fe24:			; <UNDEFINED> instruction: 0xf8fcf001
    fe28:	stmdavc	r0, {r1, r7, r9, sl, lr}
    fe2c:	eorsle	r2, r5, r0, lsl #16
    fe30:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    fe34:	and	r4, r2, r4, asr r6
    fe38:	svceq	0x0001f814
    fe3c:	tstcs	r4, r0, asr #2
    fe40:			; <UNDEFINED> instruction: 0xf888f7f6
    fe44:	rscsle	r2, r7, r0, lsl #16
    fe48:	tstlt	fp, r3, lsr #16
    fe4c:	blhi	8de64 <fchmod@plt+0x8b418>
    fe50:	orrslt	r6, r0, r8, lsr #16
    fe54:			; <UNDEFINED> instruction: 0x4605693b
    fe58:	andge	pc, r3, r0, asr #16
    fe5c:	ldmdblt	r8, {r5, fp, ip, sp, lr}
    fe60:			; <UNDEFINED> instruction: 0xf814e01c
    fe64:	biclt	r0, r8, r1, lsl #30
    fe68:			; <UNDEFINED> instruction: 0xf7f62104
    fe6c:	stmdacs	r0, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
    fe70:	stmdavc	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    fe74:	ssatmi	fp, #3, r0, lsl #3
    fe78:	bllt	bc9df0 <fchmod@plt+0xbc73a4>
    fe7c:			; <UNDEFINED> instruction: 0xf0012014
    fe80:	ldmdbvs	fp!, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    fe84:	stmib	r0, {r1, r2, sp, lr}^
    fe88:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
    fe8c:	eorvs	r6, r8, r1, lsl #12
    fe90:			; <UNDEFINED> instruction: 0xf8404605
    fe94:	stmdavc	r0!, {r0, r1, sp, pc}
    fe98:	mvnle	r2, r0, lsl #16
    fe9c:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}^
    fea0:			; <UNDEFINED> instruction: 0x87f0e8bd
    fea4:	andcs	r4, r5, #229376	; 0x38000
    fea8:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    feac:			; <UNDEFINED> instruction: 0xf7f24478
    feb0:	ldmdavs	sl!, {r3, r8, r9, fp, sp, lr, pc}
    feb4:	strbmi	r4, [r8], -r1, lsl #12
    feb8:			; <UNDEFINED> instruction: 0xff60f7fa
    febc:	andcs	r4, r5, #163840	; 0x28000
    fec0:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    fec4:			; <UNDEFINED> instruction: 0xe7f24478
    fec8:	andcs	r4, r5, #147456	; 0x24000
    fecc:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    fed0:			; <UNDEFINED> instruction: 0xe7ec4478
    fed4:	andcs	r4, r5, #8, 18	; 0x20000
    fed8:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    fedc:			; <UNDEFINED> instruction: 0xe7e64478
    fee0:	andeq	r7, r0, lr, asr #5
    fee4:	andeq	r5, r0, r4, asr #24
    fee8:	andeq	r7, r0, r6, asr r3
    feec:	andeq	r5, r0, ip, lsr #24
    fef0:	andeq	r7, r0, r6, lsl #6
    fef4:	andeq	r5, r0, r0, lsr #24
    fef8:	andeq	r7, r0, r2, asr #5
    fefc:	andeq	r5, r0, r4, lsl ip
    ff00:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
    ff04:	ldrlt	r4, [r8, #-1904]!	; 0xfffff890
    ff08:	bls	121770 <fchmod@plt+0x11ed24>
    ff0c:	ldmdbvs	r5, {r2, r3, r9, sl, lr}
    ff10:			; <UNDEFINED> instruction: 0xf886f001
    ff14:	ldflts	f5, [r8, #-384]!	; 0xfffffe80
    ff18:	addlt	fp, r2, r0, ror r5
    ff1c:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    ff20:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    ff24:	andlt	fp, r2, ip, lsl #18
    ff28:	ldcmi	13, cr11, [r3], {112}	; 0x70
    ff2c:			; <UNDEFINED> instruction: 0x460e4615
    ff30:	tstcs	r0, r1, lsl #20
    ff34:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    ff38:	mrc2	7, 3, pc, cr12, cr15, {7}
    ff3c:	stccc	6, cr4, [r0], {4}
    ff40:	andeq	pc, r8, r5, lsl #2
    ff44:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    ff48:			; <UNDEFINED> instruction: 0xf832f7f9
    ff4c:	blls	1be3d4 <fchmod@plt+0x1bb988>
    ff50:	ldrbtpl	r6, [r4], #2331	; 0x91b
    ff54:	ldcllt	0, cr11, [r0, #-8]!
    ff58:	andcs	r4, r5, #8, 18	; 0x20000
    ff5c:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
    ff60:			; <UNDEFINED> instruction: 0xf7f24478
    ff64:	bls	1caa24 <fchmod@plt+0x1c7fd8>
    ff68:	ldmdavs	r2, {r0, r1, r3, r5, r8, fp, sp, lr}
    ff6c:	strtmi	r4, [r8], -r1, lsl #12
    ff70:			; <UNDEFINED> instruction: 0xff04f7fa
    ff74:	andeq	r8, r1, r6, ror #27
    ff78:	andeq	r0, r0, ip, ror r2
    ff7c:	strdeq	r7, [r0], -lr
    ff80:	muleq	r0, r0, fp
    ff84:	addlt	fp, r2, r0, ror r5
    ff88:	ldmdavc	ip, {r0, r8, r9, ip, pc}
    ff8c:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    ff90:	andlt	fp, r2, ip, lsl #18
    ff94:	ldcmi	13, cr11, [r2], {112}	; 0x70
    ff98:			; <UNDEFINED> instruction: 0x460e4615
    ff9c:	tstcs	r0, r1, lsl #20
    ffa0:	ldmdbpl	fp, {r3, r5, r9, sl, lr}
    ffa4:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    ffa8:			; <UNDEFINED> instruction: 0xf1054604
    ffac:			; <UNDEFINED> instruction: 0xf7f80008
    ffb0:	stmdblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    ffb4:	ldmdbvs	fp, {r1, r2, r8, r9, fp, ip, pc}
    ffb8:	strdlt	r5, [r2], -r4
    ffbc:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    ffc0:	stmdami	r9, {r0, r2, r9, sp}
    ffc4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ffc8:	b	1ecdf98 <fchmod@plt+0x1ecb54c>
    ffcc:	stmdbvs	fp!, {r1, r2, r9, fp, ip, pc}
    ffd0:			; <UNDEFINED> instruction: 0x46016812
    ffd4:			; <UNDEFINED> instruction: 0xf7fa4628
    ffd8:	svclt	0x0000fed1
    ffdc:	andeq	r8, r1, sl, ror sp
    ffe0:	andeq	r0, r0, ip, asr #5
    ffe4:			; <UNDEFINED> instruction: 0x000072b8
    ffe8:	andeq	r5, r0, sl, lsr #22
    ffec:	strdlt	fp, [r3], r0
    fff0:			; <UNDEFINED> instruction: 0x461c4618
    fff4:	svcls	0x0008460d
    fff8:			; <UNDEFINED> instruction: 0xf7fe4616
    fffc:	stmvs	r3, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   10000:	blcs	a83a8 <fchmod@plt+0xa595c>
   10004:	andlt	sp, r3, r1
   10008:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1000c:	stmdami	fp, {r0, r2, r9, sp}
   10010:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10014:	b	154dfe4 <fchmod@plt+0x154b598>
   10018:	movwls	r6, #6203	; 0x183b
   1001c:	strtmi	r9, [r0], -r0
   10020:	blx	ff44e020 <fchmod@plt+0xff44b5d4>
   10024:	movwne	lr, #2525	; 0x9dd
   10028:	andls	r4, r8, r2, lsr #12
   1002c:	andlt	r4, r3, r0, lsr r6
   10030:	ldrhtmi	lr, [r0], #141	; 0x8d
   10034:	mrclt	7, 5, APSR_nzcv, cr10, cr10, {7}
   10038:	andeq	r7, r0, r0, lsr #5
   1003c:	ldrdeq	r5, [r0], -lr
   10040:	stmdblt	r2, {r1, r3, r4, fp, ip, sp, lr}
   10044:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   10048:	ldrmi	r4, [r8], -r4, lsl #12
   1004c:			; <UNDEFINED> instruction: 0xffe8f000
   10050:	ldflts	f6, [r0, #-896]	; 0xfffffc80
   10054:	mvnsmi	lr, sp, lsr #18
   10058:	ldrmi	fp, [r5], -r2, lsl #1
   1005c:	movwls	r4, #2593	; 0xa21
   10060:	ldmdavc	r9, {r2, r3, r4, r9, sl, lr}
   10064:	blmi	821254 <fchmod@plt+0x81e808>
   10068:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1006c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10070:			; <UNDEFINED> instruction: 0xf04f9301
   10074:	blmi	750c7c <fchmod@plt+0x74e230>
   10078:	ldmdblt	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1007c:	blmi	6a28f4 <fchmod@plt+0x69fea8>
   10080:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10084:	blls	6a0f4 <fchmod@plt+0x676a8>
   10088:	tstle	fp, sl, asr r0
   1008c:	pop	{r1, ip, sp, pc}
   10090:	svcmi	0x001881f0
   10094:	strbtmi	r4, [sl], -r6, lsl #12
   10098:	strtmi	r2, [r8], -r2, lsl #2
   1009c:			; <UNDEFINED> instruction: 0xf7ff59db
   100a0:	strmi	pc, [r7], -r9, asr #27
   100a4:	andeq	pc, r8, r5, lsl #2
   100a8:			; <UNDEFINED> instruction: 0xff82f7f8
   100ac:	blls	3e634 <fchmod@plt+0x3bbe8>
   100b0:	cmnvs	r7, fp, lsl #2
   100b4:	movwcs	lr, #22498	; 0x57e2
   100b8:	cmnvs	r3, r0, lsr #12
   100bc:			; <UNDEFINED> instruction: 0xffb0f000
   100c0:			; <UNDEFINED> instruction: 0xe7db61b0
   100c4:	b	24e094 <fchmod@plt+0x24b648>
   100c8:	andcs	r4, r5, #180224	; 0x2c000
   100cc:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   100d0:			; <UNDEFINED> instruction: 0xf7f24478
   100d4:			; <UNDEFINED> instruction: 0xf8d8e9f6
   100d8:	stmdbvs	fp!, {sp}
   100dc:	strtmi	r4, [r8], -r1, lsl #12
   100e0:	mcr2	7, 2, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
   100e4:	andeq	r8, r1, r4, lsr #25
   100e8:	andeq	r0, r0, r4, lsl #5
   100ec:	muleq	r1, r0, ip
   100f0:	andeq	r8, r1, r8, lsl #25
   100f4:	andeq	r0, r0, r8, lsr #5
   100f8:	andeq	r7, r0, sl, lsl r2
   100fc:	andeq	r5, r0, r0, lsr #20
   10100:			; <UNDEFINED> instruction: 0x4614b5f0
   10104:	addlt	r6, r5, r2, asr r8
   10108:	ldrbeq	r4, [r1, -pc, lsr #28]
   1010c:	ldrbtmi	r9, [lr], #-771	; 0xfffffcfd
   10110:	ldreq	sp, [r3, r0, asr #8]
   10114:	andlt	sp, r5, r1, lsl #10
   10118:	blmi	b3f8e0 <fchmod@plt+0xb3ce94>
   1011c:	andls	sl, r2, #12288	; 0x3000
   10120:	tstcs	r1, r5, lsl #12
   10124:	ldmpl	r3!, {r5, r9, sl, lr}^
   10128:	streq	pc, [r8, -r4, lsl #2]
   1012c:			; <UNDEFINED> instruction: 0xf7ff9301
   10130:	strmi	pc, [r3], -r1, lsl #27
   10134:	adcvs	r4, fp, r8, lsr r6
   10138:			; <UNDEFINED> instruction: 0xff3af7f8
   1013c:	stmdacs	r0, {r1, r9, fp, ip, pc}
   10140:	blmi	90461c <fchmod@plt+0x901bd0>
   10144:	andls	r2, r1, #1073741824	; 0x40000000
   10148:	ldmpl	r3!, {r5, r9, sl, lr}^
   1014c:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   10150:	ldrtmi	r4, [r8], -r3, lsl #12
   10154:			; <UNDEFINED> instruction: 0xf7f860eb
   10158:	bls	8fe0c <fchmod@plt+0x8d3c0>
   1015c:	bllt	1821968 <fchmod@plt+0x181ef1c>
   10160:			; <UNDEFINED> instruction: 0x46204b1c
   10164:			; <UNDEFINED> instruction: 0xf7ff58f3
   10168:	strmi	pc, [r3], -r5, ror #26
   1016c:			; <UNDEFINED> instruction: 0x612b4638
   10170:			; <UNDEFINED> instruction: 0xff1ef7f8
   10174:	sbcle	r2, lr, r0, lsl #16
   10178:	andcs	r4, r5, #376832	; 0x5c000
   1017c:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
   10180:			; <UNDEFINED> instruction: 0xf7f24478
   10184:	bls	2ca804 <fchmod@plt+0x2c7db8>
   10188:	ldmdavs	r2, {r0, r1, r5, r8, fp, sp, lr}
   1018c:	strtmi	r4, [r0], -r1, lsl #12
   10190:	ldc2l	7, cr15, [r4, #1000]!	; 0x3e8
   10194:	andcs	r4, r5, #294912	; 0x48000
   10198:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   1019c:			; <UNDEFINED> instruction: 0xf7f24478
   101a0:	blls	2ca7e8 <fchmod@plt+0x2c7d9c>
   101a4:			; <UNDEFINED> instruction: 0x4601681a
   101a8:			; <UNDEFINED> instruction: 0xf7fa4620
   101ac:	stmdbmi	lr, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   101b0:	stmdami	lr, {r0, r2, r9, sp}
   101b4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   101b8:	stmdbmi	sp, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   101bc:	stmdami	sp, {r0, r2, r9, sp}
   101c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   101c4:	svclt	0x0000e7dd
   101c8:	strdeq	r8, [r1], -sl
   101cc:	andeq	r0, r0, r8, ror r2
   101d0:	andeq	r0, r0, r8, ror #5
   101d4:	andeq	r0, r0, ip, ror #4
   101d8:	andeq	r7, r0, r2, lsl #4
   101dc:	andeq	r5, r0, r0, ror r9
   101e0:	andeq	r7, r0, r6, ror #2
   101e4:	andeq	r5, r0, r4, asr r9
   101e8:	andeq	r7, r0, r0, lsl #3
   101ec:	andeq	r5, r0, sl, lsr r9
   101f0:	muleq	r0, r8, r1
   101f4:	andeq	r5, r0, lr, lsr #18
   101f8:			; <UNDEFINED> instruction: 0x4614b570
   101fc:	ldrmi	r3, [sl], -ip, lsr #2
   10200:	cfmadd32ls	mvax1, mvfx4, mvfx4, mvfx0
   10204:			; <UNDEFINED> instruction: 0xf7fb461d
   10208:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   1020c:	vldmdblt	r0!, {d29-d28}
   10210:	andcs	r4, r5, #114688	; 0x1c000
   10214:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
   10218:			; <UNDEFINED> instruction: 0xf7f24478
   1021c:	ldmdavs	r2!, {r1, r4, r6, r8, fp, sp, lr, pc}
   10220:	strmi	r4, [r1], -fp, lsr #12
   10224:	pop	{r5, r9, sl, lr}
   10228:			; <UNDEFINED> instruction: 0xf7fa4070
   1022c:	svclt	0x0000bde9
   10230:	muleq	r0, r2, r1
   10234:	ldrdeq	r5, [r0], -r8
   10238:			; <UNDEFINED> instruction: 0x460cb5f0
   1023c:	addlt	r4, r3, sl, lsl r8
   10240:			; <UNDEFINED> instruction: 0x4616491a
   10244:	andcs	r4, r5, #120, 8	; 0x78000000
   10248:			; <UNDEFINED> instruction: 0x461d4479
   1024c:			; <UNDEFINED> instruction: 0xf7f29f08
   10250:	ldmdavs	sl!, {r3, r4, r5, r8, fp, sp, lr, pc}
   10254:	ldrtmi	r4, [r0], -r1, lsl #12
   10258:	stc2	7, cr15, [r8, #1000]!	; 0x3e8
   1025c:	movwlt	r7, #14379	; 0x382b
   10260:	bicslt	r6, r6, r6, ror #22
   10264:	biclt	r7, r3, r3, lsr r8
   10268:			; <UNDEFINED> instruction: 0xf7f26b20
   1026c:	strmi	lr, [r3], -r4, lsr #20
   10270:			; <UNDEFINED> instruction: 0x461e4630
   10274:	b	7ce244 <fchmod@plt+0x7cb7f8>
   10278:	andcc	r4, r2, r0, lsr r4
   1027c:	cdp2	0, 7, cr15, cr14, cr0, {0}
   10280:	blvs	9eb014 <fchmod@plt+0x9e85c8>
   10284:	rscscc	pc, pc, #79	; 0x4f
   10288:	stmib	sp, {r0, r8, sp}^
   1028c:	blmi	22ce94 <fchmod@plt+0x22a448>
   10290:			; <UNDEFINED> instruction: 0x4606447b
   10294:	b	14ce264 <fchmod@plt+0x14cb818>
   10298:	strtmi	r6, [r8], -r6, lsr #6
   1029c:	cdp2	0, 12, cr15, cr0, cr0, {0}
   102a0:	andlt	r6, r3, r0, ror #6
   102a4:	svclt	0x0000bdf0
   102a8:	andeq	r5, r0, ip, lsr #17
   102ac:	andeq	r7, r0, ip, ror r1
   102b0:	andeq	r7, r0, r0, asr r1
   102b4:			; <UNDEFINED> instruction: 0x4614b570
   102b8:	mcrls	8, 0, r6, cr4, cr2, {2}
   102bc:	ldrle	r0, [sl], #-1873	; 0xfffff8af
   102c0:	strle	r0, [r0, #-1938]	; 0xfffff86e
   102c4:			; <UNDEFINED> instruction: 0xf100bd70
   102c8:	ldrmi	r0, [sl], -r0, lsr #2
   102cc:	ldrmi	r4, [sp], -r0, lsr #12
   102d0:			; <UNDEFINED> instruction: 0xf898f7fb
   102d4:	ble	ffd5a2dc <fchmod@plt+0xffd57890>
   102d8:	andcs	r4, r5, #212992	; 0x34000
   102dc:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   102e0:			; <UNDEFINED> instruction: 0xf7f24478
   102e4:	ldmdavs	r2!, {r1, r2, r3, r5, r6, r7, fp, sp, lr, pc}
   102e8:	strmi	r4, [r1], -fp, lsr #12
   102ec:	pop	{r5, r9, sl, lr}
   102f0:			; <UNDEFINED> instruction: 0xf7fa4070
   102f4:	stmdbmi	r8, {r0, r2, r7, r8, sl, fp, ip, sp, pc}
   102f8:	stmdami	r8, {r0, r2, r9, sp}
   102fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10300:	ldm	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10304:			; <UNDEFINED> instruction: 0x46016832
   10308:			; <UNDEFINED> instruction: 0xf7fa4620
   1030c:	svclt	0x0000fd37
   10310:	andeq	r7, r0, sl, asr #1
   10314:	andeq	r5, r0, r0, lsl r8
   10318:	andeq	r7, r0, r4
   1031c:	strdeq	r5, [r0], -r2
   10320:	svcmi	0x00f0e92d
   10324:	stc	6, cr4, [sp, #-112]!	; 0xffffff90
   10328:			; <UNDEFINED> instruction: 0xf1018b02
   1032c:	blmi	15d2014 <fchmod@plt+0x15cf5c8>
   10330:			; <UNDEFINED> instruction: 0xf10db08d
   10334:	andls	r0, r5, #36, 22	; 0x9000
   10338:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
   1033c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10340:			; <UNDEFINED> instruction: 0xf04f930b
   10344:	blls	610f4c <fchmod@plt+0x60e500>
   10348:	blge	234f6c <fchmod@plt+0x232520>
   1034c:	blmi	1474f6c <fchmod@plt+0x1472520>
   10350:	mcr	4, 0, r4, cr8, cr11, {3}
   10354:			; <UNDEFINED> instruction: 0x46263a10
   10358:	blmi	8e3b8 <fchmod@plt+0x8b96c>
   1035c:	rsble	r2, fp, r0, lsl #24
   10360:	rscsle	r2, r9, sl, lsl #24
   10364:	cmnle	r4, r0, lsr #24
   10368:			; <UNDEFINED> instruction: 0x46347833
   1036c:	svclt	0x00182b00
   10370:	andle	r2, r5, sl, lsl #22
   10374:	svccc	0x0001f814
   10378:	svclt	0x00182b0a
   1037c:	mvnsle	r2, r0, lsl #22
   10380:	strtmi	r9, [r2], -r5, lsl #22
   10384:	strtmi	sl, [r1], -sl, lsl #26
   10388:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   1038c:	blls	1b4f9c <fchmod@plt+0x1b2550>
   10390:	ldrbmi	r9, [fp], -r1, lsl #6
   10394:	stc2l	7, cr15, [r0], #1020	; 0x3fc
   10398:	bcs	236bc8 <fchmod@plt+0x23417c>
   1039c:			; <UNDEFINED> instruction: 0xf04fd037
   103a0:	andscs	r0, r0, r0, lsl #16
   103a4:	stc2l	0, cr15, [sl]
   103a8:	ldrtmi	r4, [r0], -r5, lsl #12
   103ac:			; <UNDEFINED> instruction: 0xf8baf7fb
   103b0:	bl	fe8b6bd8 <fchmod@plt+0xfe8b418c>
   103b4:			; <UNDEFINED> instruction: 0xf1ba0a00
   103b8:	ldclle	15, cr0, [sl, #-0]
   103bc:			; <UNDEFINED> instruction: 0xf10a9004
   103c0:			; <UNDEFINED> instruction: 0xf0000002
   103c4:			; <UNDEFINED> instruction: 0xf04ffddb
   103c8:	stmdbls	r4, {r0, r1, r2, r3, r5, sl, fp}
   103cc:			; <UNDEFINED> instruction: 0xf04f4652
   103d0:	strmi	r0, [r6], -r0, lsl #18
   103d4:	blgt	8e3dc <fchmod@plt+0x8b990>
   103d8:	ldmda	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103dc:	andeq	lr, sl, #6144	; 0x1800
   103e0:	andls	pc, r1, r2, lsl #17
   103e4:	rsbvs	r9, lr, sl, lsl #16
   103e8:			; <UNDEFINED> instruction: 0xf0003001
   103ec:	bls	2cfb10 <fchmod@plt+0x2cd0c4>
   103f0:	strmi	r9, [r6], -r9, lsl #18
   103f4:	stmda	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   103f8:			; <UNDEFINED> instruction: 0xf8069a0a
   103fc:	adcvs	r9, lr, r2
   10400:	andls	pc, r0, r5, asr #17
   10404:	andhi	pc, ip, r5, lsl #17
   10408:			; <UNDEFINED> instruction: 0x462f603d
   1040c:	cdp	7, 1, cr14, cr8, cr3, {5}
   10410:	stmdals	r9, {r4, r9, fp, ip}
   10414:	stmda	r6, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10418:	bicle	r2, r0, r0, lsl #16
   1041c:	ldrtmi	r9, [r0], -r5, lsl #22
   10420:			; <UNDEFINED> instruction: 0xf04f9a06
   10424:	stmdbls	r8, {r0, fp}
   10428:	ldrbmi	r9, [fp], -r2, lsl #6
   1042c:	strtmi	r9, [r2], -r1, lsl #4
   10430:			; <UNDEFINED> instruction: 0xf7ff9500
   10434:			; <UNDEFINED> instruction: 0xe7b4fc91
   10438:	blmi	522c9c <fchmod@plt+0x520250>
   1043c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10440:	blls	2ea4b0 <fchmod@plt+0x2e7a64>
   10444:	tstle	r2, sl, asr r0
   10448:	ldc	0, cr11, [sp], #52	; 0x34
   1044c:	pop	{r1, r8, r9, fp, pc}
   10450:	ldmdbmi	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10454:	ldmdami	r2, {r0, r2, r9, sp}
   10458:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1045c:	ldmda	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10460:	strtmi	r9, [r3], -r7, lsl #20
   10464:			; <UNDEFINED> instruction: 0x46016812
   10468:			; <UNDEFINED> instruction: 0xf7fa9805
   1046c:			; <UNDEFINED> instruction: 0xf7f2fc87
   10470:	stmdbmi	ip, {r2, r4, r5, fp, sp, lr, pc}
   10474:	stmdami	ip, {r0, r2, r9, sp}
   10478:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1047c:	stmda	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10480:	ldmdavs	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
   10484:	stmdals	r5, {r0, r9, sl, lr}
   10488:	ldc2l	7, cr15, [r8], #-1000	; 0xfffffc18
   1048c:	andeq	r0, r0, r4, lsl #5
   10490:	andeq	r8, r1, lr, asr #19
   10494:	andeq	r7, r0, r4, asr r5
   10498:	andeq	r8, r1, ip, asr #17
   1049c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   104a0:	muleq	r0, r6, r6
   104a4:	andeq	r6, r0, ip, lsr #31
   104a8:	andeq	r5, r0, r6, ror r6
   104ac:	svcmi	0x00f0e92d
   104b0:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   104b4:	ldmdavc	fp, {r2, r8, r9, fp, pc}
   104b8:			; <UNDEFINED> instruction: 0xf8ddb08b
   104bc:	blcs	34644 <fchmod@plt+0x31bf8>
   104c0:	eorshi	pc, sl, #0
   104c4:	cdp	8, 0, cr6, cr8, cr11, {0}
   104c8:	blcs	1af10 <fchmod@plt+0x184c4>
   104cc:	eorshi	pc, r9, #0
   104d0:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
   104d4:	mvnsle	r2, r0, lsl #22
   104d8:	movwls	r1, #40211	; 0x9d13
   104dc:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   104e0:	strge	pc, [ip, #-2271]!	; 0xfffff721
   104e4:	movwls	r4, #29819	; 0x747b
   104e8:	ldrbtmi	r3, [sl], #804	; 0x324
   104ec:	streq	pc, [ip, -sl, lsl #2]
   104f0:	bcc	44bd18 <fchmod@plt+0x4492cc>
   104f4:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   104f8:	ldrbtmi	r2, [fp], #-16
   104fc:			; <UNDEFINED> instruction: 0xf0009306
   10500:			; <UNDEFINED> instruction: 0xf8dffd3d
   10504:			; <UNDEFINED> instruction: 0xf8d93514
   10508:	ldrbtmi	r2, [fp], #-16
   1050c:	bcc	44bd38 <fchmod@plt+0x4492ec>
   10510:	strmi	r2, [r1], -r0, lsl #6
   10514:	subvs	r6, r3, r3
   10518:	andls	r4, r5, r8, lsl #13
   1051c:	andvs	r9, r1, r9, lsl #16
   10520:	svccc	0x0008f848
   10524:	sbcvs	r1, sl, fp, lsl #26
   10528:	movwls	r7, #38960	; 0x9830
   1052c:			; <UNDEFINED> instruction: 0xf0002800
   10530:	ldrtmi	r8, [r5], -r3, lsl #1
   10534:			; <UNDEFINED> instruction: 0xf815e002
   10538:	orrslt	r0, r8, r1, lsl #30
   1053c:			; <UNDEFINED> instruction: 0xf7f52104
   10540:	ldmdblt	r8!, {r0, r3, r8, sl, fp, ip, sp, lr, pc}^
   10544:	blcs	1f2e5f8 <fchmod@plt+0x1f2bbac>
   10548:	blcs	ec01b0 <fchmod@plt+0xebd764>
   1054c:	mvnseq	pc, #3
   10550:	andcs	fp, r1, #20, 30	; 0x50
   10554:	blcs	a18d5c <fchmod@plt+0xa16310>
   10558:	movwcs	fp, #3852	; 0xf0c
   1055c:	movweq	pc, #4098	; 0x1002	; <UNPREDICTABLE>
   10560:	mvnle	r2, r0, lsl #22
   10564:	andls	r1, r4, #174080	; 0x2a800
   10568:	ldrtmi	sp, [r8], -r6, rrx
   1056c:			; <UNDEFINED> instruction: 0xf94cf7fd
   10570:	ldrtmi	r9, [r1], -r4, lsl #20
   10574:			; <UNDEFINED> instruction: 0xf7fd4638
   10578:			; <UNDEFINED> instruction: 0x4638fa13
   1057c:	blx	8ce578 <fchmod@plt+0x8cbb2c>
   10580:			; <UNDEFINED> instruction: 0x0014f8da
   10584:	stc2	7, cr15, [r2], #1000	; 0x3e8
   10588:	stmdacs	r0, {r2, r9, sl, lr}
   1058c:	bicshi	pc, fp, r0, asr #32
   10590:			; <UNDEFINED> instruction: 0xf000202c
   10594:	blls	18f968 <fchmod@plt+0x18cf1c>
   10598:			; <UNDEFINED> instruction: 0xf8da4606
   1059c:	eorsvs	r0, r3, r4, lsl r0
   105a0:	mrc2	7, 3, pc, cr6, cr11, {7}
   105a4:	streq	lr, [r1], #-2502	; 0xfffff63a
   105a8:	andvs	pc, r0, r8, asr #17
   105ac:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
   105b0:	strmi	lr, [r3], #-2502	; 0xfffff63a
   105b4:	eormi	pc, r9, r6, lsl #17
   105b8:	blcs	eae66c <fchmod@plt+0xeabc20>
   105bc:	msrhi	CPSR_f, r0
   105c0:			; <UNDEFINED> instruction: 0x2010f8d9
   105c4:	bcs	1d8218 <fchmod@plt+0x1d57cc>
   105c8:	blcs	80230 <fchmod@plt+0x7d7e4>
   105cc:	movwcs	fp, #3977	; 0xf89
   105d0:	cmnvs	r3, r1, lsl #6
   105d4:	svclt	0x00882301
   105d8:	eorcc	pc, r8, r6, lsl #17
   105dc:	tsthi	r0, r0, asr #4	; <UNPREDICTABLE>
   105e0:	tstcs	r4, r8, lsr #16
   105e4:	strcc	r4, [r1, #-1580]	; 0xfffff9d4
   105e8:	ldc2	7, cr15, [r4], #980	; 0x3d4
   105ec:	mvnsle	r2, r0, lsl #16
   105f0:	blcs	a2e684 <fchmod@plt+0xa2bc38>
   105f4:	rsbsvs	sp, r0, #46	; 0x2e
   105f8:	andseq	pc, r8, r6, lsl #2
   105fc:	blx	ff7ce5f8 <fchmod@plt+0xff7cbbac>
   10600:	blcs	b2e694 <fchmod@plt+0xb2bc48>
   10604:	blcs	4026c <fchmod@plt+0x3d820>
   10608:	sbcshi	pc, r5, r0
   1060c:			; <UNDEFINED> instruction: 0xf0402b7c
   10610:			; <UNDEFINED> instruction: 0xf8d981ab
   10614:	blcc	11c65c <fchmod@plt+0x119c10>
   10618:	vqdmulh.s<illegal width 8>	d18, d0, d3
   1061c:	strcc	r8, [r1], #-437	; 0xfffffe4b
   10620:	tstcs	r4, r0, lsr #16
   10624:	strcc	r4, [r1], #-1574	; 0xfffff9da
   10628:	ldc2	7, cr15, [r4], {245}	; 0xf5
   1062c:	mvnsle	r2, r0, lsl #16
   10630:	stmdacs	r0, {r4, r5, fp, ip, sp, lr}
   10634:	svcge	0x007df47f
   10638:	andcs	r4, r5, #248, 18	; 0x3e0000
   1063c:	ldrbtmi	r4, [r9], #-2296	; 0xfffff708
   10640:			; <UNDEFINED> instruction: 0xf7f14478
   10644:			; <UNDEFINED> instruction: 0xf8d9ef3e
   10648:	strmi	r2, [r1], -r0
   1064c:	beq	fe44beb4 <fchmod@plt+0xfe449468>
   10650:	blx	fe54e642 <fchmod@plt+0xfe54bbf6>
   10654:	strtmi	r4, [r5], -ip, lsr #12
   10658:			; <UNDEFINED> instruction: 0xf8142104
   1065c:			; <UNDEFINED> instruction: 0xf7f50b01
   10660:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   10664:			; <UNDEFINED> instruction: 0xf895d1f7
   10668:			; <UNDEFINED> instruction: 0xf00bb000
   1066c:	blcs	f11668 <fchmod@plt+0xf0ec1c>
   10670:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   10674:			; <UNDEFINED> instruction: 0xf1bb786b
   10678:	svclt	0x000c0f3c
   1067c:	andcs	r2, r4, #536870912	; 0x20000000
   10680:	rsbsvs	r2, r2, #62464	; 0xf400
   10684:	strcc	fp, [r2, #-3842]	; 0xfffff0fe
   10688:	andeq	pc, r1, #66	; 0x42
   1068c:	eorle	r6, r6, r2, ror r2
   10690:	svclt	0x0008459b
   10694:	eorle	r3, r2, r2, lsl #10
   10698:	rscseq	pc, sp, #3
   1069c:			; <UNDEFINED> instruction: 0xf0002a3c
   106a0:	stmibmi	r0!, {r0, r1, r2, r3, r4, r7, r8, pc}^
   106a4:	stmiami	r0!, {r0, r2, r9, sp}^
   106a8:	ldrbtmi	r4, [r9], #-1573	; 0xfffff9db
   106ac:			; <UNDEFINED> instruction: 0xf7f14478
   106b0:	blmi	ff7cc2d8 <fchmod@plt+0xff7c988c>
   106b4:	andlt	pc, ip, sp, asr #17
   106b8:			; <UNDEFINED> instruction: 0xf8cd447b
   106bc:	ldmdbvs	fp, {r3, ip, sp, pc}^
   106c0:	bllt	4adfc <fchmod@plt+0x483b0>
   106c4:	ldrdcs	pc, [r0], -r9
   106c8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   106cc:			; <UNDEFINED> instruction: 0xf7fa0a90
   106d0:	bvs	1d0f48c <fchmod@plt+0x1d0ca40>
   106d4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   106d8:	blcs	690ac <fchmod@plt+0x66660>
   106dc:			; <UNDEFINED> instruction: 0xf8d9d004
   106e0:	blcs	19c728 <fchmod@plt+0x199cdc>
   106e4:	rscshi	pc, pc, r0
   106e8:	tstcs	r4, r8, lsr #16
   106ec:	ldc2	7, cr15, [r2], #-980	; 0xfffffc2c
   106f0:	rsble	r2, sp, r0, lsl #16
   106f4:	strtmi	r4, [r5], -ip, lsr #12
   106f8:			; <UNDEFINED> instruction: 0xf8142104
   106fc:			; <UNDEFINED> instruction: 0xf7f50b01
   10700:	stmdacs	r0, {r0, r3, r5, sl, fp, ip, sp, lr, pc}
   10704:	stmdavc	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   10708:			; <UNDEFINED> instruction: 0xf1a0462c
   1070c:	stmdacs	r0, {r3, r5, r8, r9, fp}
   10710:			; <UNDEFINED> instruction: 0xf1bbbf18
   10714:	svclt	0x008c0f01
   10718:	bleq	8c85c <fchmod@plt+0x89e10>
   1071c:	bleq	4c860 <fchmod@plt+0x49e14>
   10720:	tstcs	r4, r5, lsl r9
   10724:	ldc2	7, cr15, [r6], {245}	; 0xf5
   10728:			; <UNDEFINED> instruction: 0xf0402800
   1072c:			; <UNDEFINED> instruction: 0xf81480be
   10730:			; <UNDEFINED> instruction: 0xf1a00f01
   10734:	stmdacs	r0, {r3, r5, r8, r9}
   10738:	blcs	803a0 <fchmod@plt+0x7d954>
   1073c:	strdcs	sp, [r4, -r1]
   10740:	bleq	18b5d8 <fchmod@plt+0x188b8c>
   10744:	stc2	7, cr15, [r6], {245}	; 0xf5
   10748:			; <UNDEFINED> instruction: 0xf814b130
   1074c:	tstcs	r4, r1, lsl #30
   10750:	stc2	7, cr15, [r0], {245}	; 0xf5
   10754:	mvnsle	r2, r0, lsl #16
   10758:	blcs	a2e7ec <fchmod@plt+0xa2bda0>
   1075c:	msrhi	CPSR_fsc, r0
   10760:			; <UNDEFINED> instruction: 0xf0402b29
   10764:	mrc	1, 0, r8, cr8, cr7, {0}
   10768:			; <UNDEFINED> instruction: 0xf7fd0a10
   1076c:	ldrbmi	pc, [sl], -sp, asr #16	; <UNPREDICTABLE>
   10770:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx9
   10774:			; <UNDEFINED> instruction: 0xf7fd0a10
   10778:	mrc	9, 0, APSR_nzcv, cr8, cr3, {0}
   1077c:			; <UNDEFINED> instruction: 0xf7fd0a10
   10780:	blls	20ec0c <fchmod@plt+0x20c1c0>
   10784:	beq	fe44bfec <fchmod@plt+0xfe4495a0>
   10788:	tsteq	r8, r6, lsl #2	; <UNPREDICTABLE>
   1078c:			; <UNDEFINED> instruction: 0xf7fa6ada
   10790:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   10794:	addshi	pc, r4, r0, asr #5
   10798:	stmdavc	r8!, {r0, r2, r5, r6, sl, fp, ip}
   1079c:	strtmi	r2, [ip], -r4, lsl #2
   107a0:			; <UNDEFINED> instruction: 0xf7f53501
   107a4:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   107a8:	stmdavc	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   107ac:	svclt	0x00182b2c
   107b0:			; <UNDEFINED> instruction: 0xf47f2b00
   107b4:	blcs	3c468 <fchmod@plt+0x39a1c>
   107b8:	adcshi	pc, lr, r0
   107bc:	stmdavc	r0!, {r0, sl, ip, sp}
   107c0:	strtmi	r2, [r6], -r4, lsl #2
   107c4:			; <UNDEFINED> instruction: 0xf7f53401
   107c8:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   107cc:			; <UNDEFINED> instruction: 0xe691d1f7
   107d0:	teqcs	r8, r8, lsr #16
   107d4:	blx	fefce7b2 <fchmod@plt+0xfefcbd66>
   107d8:	orrle	r2, fp, r0, lsl #16
   107dc:	andcs	r4, r5, #148, 18	; 0x250000
   107e0:	ldrbtmi	r4, [r9], #-2196	; 0xfffff76c
   107e4:			; <UNDEFINED> instruction: 0xf7f14478
   107e8:	blmi	fe50c1a0 <fchmod@plt+0xfe509754>
   107ec:	ldrdcs	pc, [r0], -r9
   107f0:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   107f4:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   107f8:			; <UNDEFINED> instruction: 0xf7fa0a90
   107fc:			; <UNDEFINED> instruction: 0xe779fad7
   10800:	andcs	r2, r3, r1, lsl #6
   10804:	eorcc	pc, r8, r6, lsl #17
   10808:			; <UNDEFINED> instruction: 0xff70f7fd
   1080c:			; <UNDEFINED> instruction: 0xe6e76170
   10810:	stclne	8, cr7, [ip], #-416	; 0xfffffe60
   10814:			; <UNDEFINED> instruction: 0xf0002800
   10818:	strtmi	r8, [r5], -r9, lsl #1
   1081c:			; <UNDEFINED> instruction: 0xf815e002
   10820:	cmplt	r0, r1, lsl #30
   10824:			; <UNDEFINED> instruction: 0xf7f52104
   10828:	ldmdblt	r0!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1082c:			; <UNDEFINED> instruction: 0xf003782b
   10830:	bcs	a11424 <fchmod@plt+0xa0e9d8>
   10834:	blcs	1f4049c <fchmod@plt+0x1f3da50>
   10838:	blne	ac5004 <fchmod@plt+0xac25b8>
   1083c:	rsbsle	r9, r5, r8, lsl #4
   10840:			; <UNDEFINED> instruction: 0xf1039b06
   10844:	andls	r0, r4, r8, lsl r0
   10848:			; <UNDEFINED> instruction: 0xffdef7fc
   1084c:	strtmi	r9, [r1], -r8, lsl #20
   10850:			; <UNDEFINED> instruction: 0xf7fd9804
   10854:	stmdals	r4, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   10858:			; <UNDEFINED> instruction: 0xf8b4f7fd
   1085c:	movwcs	r9, #2566	; 0xa06
   10860:	eorcc	pc, r8, r6, lsl #17
   10864:			; <UNDEFINED> instruction: 0xf7fd6a10
   10868:	stmvs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   1086c:	blcs	a8e34 <fchmod@plt+0xa63e8>
   10870:	mrcge	4, 5, APSR_nzcv, cr6, cr15, {3}
   10874:	bvs	637494 <fchmod@plt+0x634a48>
   10878:	mcr2	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
   1087c:			; <UNDEFINED> instruction: 0xf43f2800
   10880:	strmi	sl, [r4], -pc, lsr #29
   10884:	stmdami	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
   10888:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1088c:			; <UNDEFINED> instruction: 0xf7f14478
   10890:	bls	1cc0f8 <fchmod@plt+0x1c96ac>
   10894:	strls	r6, [r1], #-2387	; 0xfffff6ad
   10898:			; <UNDEFINED> instruction: 0xf8d96a14
   1089c:	strls	r2, [r0], #-0
   108a0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   108a4:			; <UNDEFINED> instruction: 0xf7fa0a90
   108a8:	stmdavc	r0!, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   108ac:	bleq	18b744 <fchmod@plt+0x188cf8>
   108b0:			; <UNDEFINED> instruction: 0xf1bbe74d
   108b4:			; <UNDEFINED> instruction: 0xd1250f3d
   108b8:	strtmi	r2, [r5], -r1, lsl #6
   108bc:			; <UNDEFINED> instruction: 0xe7136273
   108c0:	andcs	r4, r5, #96, 16	; 0x600000
   108c4:	bne	44c130 <fchmod@plt+0x4496e4>
   108c8:			; <UNDEFINED> instruction: 0xf7f14478
   108cc:	bls	20c0bc <fchmod@plt+0x209670>
   108d0:	ldmdbvs	r3, {r0, r2, r4, r6, r7, r9, fp, sp, lr}^
   108d4:	ldrdcs	pc, [r0], -r9
   108d8:	strmi	r9, [r1], -r0, lsl #10
   108dc:	beq	fe44c144 <fchmod@plt+0xfe4496f8>
   108e0:	blx	fe3ce8d0 <fchmod@plt+0xfe3cbe84>
   108e4:	ldmdbmi	r8, {r3, r4, r6, r8, r9, sl, sp, lr, pc}^
   108e8:	ldmdami	r8, {r0, r2, r9, sp}^
   108ec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   108f0:	stcl	7, cr15, [r6, #964]!	; 0x3c4
   108f4:	ldrdcs	pc, [r0], -r9
   108f8:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   108fc:			; <UNDEFINED> instruction: 0xf7fa0a90
   10900:	usat	pc, #17, r5, asr #20	; <UNPREDICTABLE>
   10904:	andcs	r4, r5, #1343488	; 0x148000
   10908:	ldrbtmi	r4, [r9], #-2130	; 0xfffff7ae
   1090c:			; <UNDEFINED> instruction: 0xf7f14478
   10910:	blmi	148c078 <fchmod@plt+0x148962c>
   10914:	ldrdcs	pc, [r0], -r9
   10918:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1091c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   10920:			; <UNDEFINED> instruction: 0xf7fa0a90
   10924:	movwcs	pc, #6723	; 0x1a43	; <UNPREDICTABLE>
   10928:			; <UNDEFINED> instruction: 0xe6dd6273
   1092c:	andcs	r4, r5, #1228800	; 0x12c000
   10930:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
   10934:	sxtab16	r4, r4, r8, ror #8
   10938:	ldc	0, cr11, [sp], #44	; 0x2c
   1093c:	pop	{r2, r8, r9, fp, pc}
   10940:	strdls	r8, [r9, -r0]
   10944:	stmdbmi	r7, {r1, r3, r6, r7, r8, sl, sp, lr, pc}^
   10948:	stmdami	r7, {r0, r2, r9, sp}^
   1094c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10950:	ldc	7, cr15, [r6, #964]!	; 0x3c4
   10954:			; <UNDEFINED> instruction: 0x3014f8da
   10958:			; <UNDEFINED> instruction: 0xf8d99400
   1095c:	strmi	r2, [r1], -r0
   10960:	beq	fe44c1c8 <fchmod@plt+0xfe44977c>
   10964:	blx	2ce954 <fchmod@plt+0x2cbf08>
   10968:	andcs	r4, r5, #64, 18	; 0x100000
   1096c:	ldrbtmi	r4, [r9], #-2112	; 0xfffff7c0
   10970:			; <UNDEFINED> instruction: 0xf7f14478
   10974:	ldmdavs	r3!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}^
   10978:	ldrdcs	pc, [r0], -r9
   1097c:			; <UNDEFINED> instruction: 0x4601685b
   10980:	beq	fe44c1e8 <fchmod@plt+0xfe44979c>
   10984:			; <UNDEFINED> instruction: 0xf9faf7fa
   10988:	andcs	r4, r5, #950272	; 0xe8000
   1098c:	ldrbtmi	r4, [r9], #-2106	; 0xfffff7c6
   10990:			; <UNDEFINED> instruction: 0xe6564478
   10994:	andcs	r4, r5, #933888	; 0xe4000
   10998:	strtcs	r4, [r0], #-2105	; 0xfffff7c7
   1099c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   109a0:	stc	7, cr15, [lr, #964]	; 0x3c4
   109a4:			; <UNDEFINED> instruction: 0xf8d94b37
   109a8:	ldrbtmi	r2, [fp], #-0
   109ac:	ldmdbvs	fp, {sl, ip, pc}^
   109b0:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx1
   109b4:			; <UNDEFINED> instruction: 0xf7fa0a90
   109b8:	ldmdbmi	r3!, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   109bc:	ldmdami	r3!, {r0, r2, r9, sp}
   109c0:	ldrbtmi	r2, [r9], #-1065	; 0xfffffbd7
   109c4:			; <UNDEFINED> instruction: 0xf7f14478
   109c8:	blmi	c8bfc0 <fchmod@plt+0xc89574>
   109cc:	ldrdcs	pc, [r0], -r9
   109d0:	strls	r4, [r0], #-1147	; 0xfffffb85
   109d4:			; <UNDEFINED> instruction: 0x4601695b
   109d8:	beq	fe44c240 <fchmod@plt+0xfe4497f4>
   109dc:			; <UNDEFINED> instruction: 0xf9cef7fa
   109e0:	andcs	r4, r5, #44, 18	; 0xb0000
   109e4:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
   109e8:	ldrbtmi	r9, [r8], #-772	; 0xfffffcfc
   109ec:	stcl	7, cr15, [r8, #-964]!	; 0xfffffc3c
   109f0:	blls	1232a0 <fchmod@plt+0x120854>
   109f4:			; <UNDEFINED> instruction: 0xf8cd447a
   109f8:	movwls	fp, #4096	; 0x1000
   109fc:			; <UNDEFINED> instruction: 0xf8d96953
   10a00:	strmi	r2, [r1], -r0
   10a04:	beq	fe44c26c <fchmod@plt+0xfe449820>
   10a08:			; <UNDEFINED> instruction: 0xf9b8f7fa
   10a0c:	andeq	ip, r5, r0, asr #6
   10a10:	andeq	ip, r5, sl, lsr r3
   10a14:	andeq	ip, r5, sl, lsr #6
   10a18:	andeq	r7, r0, r6, asr #4
   10a1c:	andeq	r6, r0, r2, lsr #28
   10a20:			; <UNDEFINED> instruction: 0x000054b0
   10a24:	andeq	r6, r0, r6, lsl pc
   10a28:	andeq	r5, r0, r4, asr #8
   10a2c:	andeq	ip, r5, ip, ror #2
   10a30:	andeq	r6, r0, sl, asr #29
   10a34:	andeq	r5, r0, ip, lsl #6
   10a38:	andeq	ip, r5, r4, lsr r0
   10a3c:	andeq	r6, r0, r6, lsr #25
   10a40:	andeq	r5, r0, r4, ror #4
   10a44:	andeq	r5, r0, r8, lsr #4
   10a48:	muleq	r0, r0, sp
   10a4c:	andeq	r5, r0, r2, lsl #4
   10a50:	andeq	r6, r0, sl, lsl #26
   10a54:	andeq	r5, r0, r4, ror #3
   10a58:	andeq	fp, r5, ip, lsl #30
   10a5c:	andeq	r6, r0, sl, lsr #23
   10a60:			; <UNDEFINED> instruction: 0x000051bc
   10a64:	andeq	r6, r0, r0, ror #22
   10a68:	andeq	r5, r0, r2, lsr #3
   10a6c:	andeq	r6, r0, r2, lsl lr
   10a70:	andeq	r5, r0, r0, lsl #3
   10a74:	andeq	r6, r0, r2, lsr lr
   10a78:	andeq	r5, r0, r0, ror #2
   10a7c:	andeq	r6, r0, r8, ror sp
   10a80:	andeq	r5, r0, r2, asr r1
   10a84:	andeq	fp, r5, sl, ror lr
   10a88:	andeq	r6, r0, r2, asr sp
   10a8c:	andeq	r5, r0, ip, lsr #2
   10a90:	andeq	fp, r5, r4, asr lr
   10a94:	muleq	r0, r6, fp
   10a98:	andeq	r5, r0, r6, lsl #2
   10a9c:	andeq	fp, r5, r0, lsr lr
   10aa0:	mvnsmi	lr, sp, lsr #18
   10aa4:	addlt	r4, r2, r7, lsl r6
   10aa8:	movwls	r6, #6226	; 0x1852
   10aac:	ldrtle	r0, [r0], #-1875	; 0xfffff8ad
   10ab0:	strmi	sl, [r5], -r1, lsl #28
   10ab4:			; <UNDEFINED> instruction: 0xf000e00b
   10ab8:	strmi	pc, [r0], r1, lsr #30
   10abc:	strtmi	fp, [r0], -r0, lsl #19
   10ac0:	blx	febccac8 <fchmod@plt+0xfebca07c>
   10ac4:	strtmi	r4, [r8], -r1, lsl #12
   10ac8:			; <UNDEFINED> instruction: 0xff3af000
   10acc:	ldrtmi	fp, [r0], -r8, lsr #3
   10ad0:			; <UNDEFINED> instruction: 0xf90cf7ff
   10ad4:	stmdacs	r0, {r2, r9, sl, lr}
   10ad8:	andlt	sp, r2, sp, ror #3
   10adc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10ae0:	andcs	r4, r5, #294912	; 0x48000
   10ae4:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   10ae8:			; <UNDEFINED> instruction: 0xf7f14478
   10aec:	strbmi	lr, [r3], -sl, ror #25
   10af0:	strmi	r4, [r1], -r2, lsr #12
   10af4:			; <UNDEFINED> instruction: 0xf7fa4638
   10af8:	stmdbmi	lr, {r0, r6, r8, fp, ip, sp, lr, pc}
   10afc:	stmdami	lr, {r0, r2, r9, sp}
   10b00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10b04:	ldcl	7, cr15, [ip], {241}	; 0xf1
   10b08:	strmi	r4, [r1], -r2, lsr #12
   10b0c:			; <UNDEFINED> instruction: 0xf7fa4638
   10b10:	stmdbmi	sl, {r0, r2, r4, r5, r8, fp, ip, sp, lr, pc}
   10b14:	stmdami	sl, {r0, r2, r9, sp}
   10b18:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10b1c:	ldcl	7, cr15, [r0], {241}	; 0xf1
   10b20:	ldmdavs	sl, {r3, r8, r9, fp, ip, pc}
   10b24:	ldrtmi	r4, [r8], -r1, lsl #12
   10b28:			; <UNDEFINED> instruction: 0xf928f7fa
   10b2c:	andeq	r6, r0, sl, lsl #26
   10b30:	andeq	r5, r0, r8
   10b34:	andeq	r6, r0, ip, lsl sp
   10b38:	andeq	r4, r0, lr, ror #31
   10b3c:	andeq	r6, r0, r8, ror #15
   10b40:	ldrdeq	r4, [r0], -r6
   10b44:	mvnsmi	lr, #737280	; 0xb4000
   10b48:	stmdami	fp!, {r1, r2, r9, sl, lr}
   10b4c:	stmdbmi	fp!, {r0, r1, r2, r7, ip, sp, pc}
   10b50:	ldrbtmi	r4, [r8], #-1681	; 0xfffff96f
   10b54:	stcls	8, cr6, [lr], {82}	; 0x52
   10b58:	stmdavs	r9, {r0, r6, fp, ip, lr}
   10b5c:			; <UNDEFINED> instruction: 0xf04f9105
   10b60:	movwls	r0, #4352	; 0x1100
   10b64:	ldrtle	r0, [r9], #-1875	; 0xfffff8ad
   10b68:			; <UNDEFINED> instruction: 0xf10daf01
   10b6c:	and	r0, fp, r8, lsl #16
   10b70:			; <UNDEFINED> instruction: 0xf0004641
   10b74:			; <UNDEFINED> instruction: 0x4604fdd7
   10b78:			; <UNDEFINED> instruction: 0x4631b1b8
   10b7c:			; <UNDEFINED> instruction: 0xff10f000
   10b80:	strtmi	fp, [r0], -r0, lsl #6
   10b84:			; <UNDEFINED> instruction: 0xff32f000
   10b88:			; <UNDEFINED> instruction: 0xf7ff4638
   10b8c:	strmi	pc, [r5], -pc, lsr #17
   10b90:	mvnle	r2, r0, lsl #16
   10b94:	blmi	663404 <fchmod@plt+0x6609b8>
   10b98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10b9c:	blls	16ac0c <fchmod@plt+0x1681c0>
   10ba0:	qsuble	r4, sl, r7
   10ba4:	pop	{r0, r1, r2, ip, sp, pc}
   10ba8:	ldmdbmi	r6, {r4, r5, r6, r7, r8, r9, pc}
   10bac:	ldmdami	r6, {r0, r2, r9, sp}
   10bb0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   10bb4:	stc	7, cr15, [r4], {241}	; 0xf1
   10bb8:	strtmi	r9, [sl], -r4, lsl #22
   10bbc:	strbmi	r4, [r8], -r1, lsl #12
   10bc0:			; <UNDEFINED> instruction: 0xf8dcf7fa
   10bc4:	andcs	r4, r5, #278528	; 0x44000
   10bc8:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   10bcc:			; <UNDEFINED> instruction: 0xf7f14478
   10bd0:			; <UNDEFINED> instruction: 0x462aec78
   10bd4:	strbmi	r4, [r8], -r1, lsl #12
   10bd8:			; <UNDEFINED> instruction: 0xf8d0f7fa
   10bdc:	andcs	r4, r5, #212992	; 0x34000
   10be0:	ldrbtmi	r4, [r9], #-2061	; 0xfffff7f3
   10be4:			; <UNDEFINED> instruction: 0xf7f14478
   10be8:	stmdavs	r2!, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
   10bec:	strbmi	r4, [r8], -r1, lsl #12
   10bf0:			; <UNDEFINED> instruction: 0xf8c4f7fa
   10bf4:	ldcl	7, cr15, [r0], #-964	; 0xfffffc3c
   10bf8:			; <UNDEFINED> instruction: 0x000181b6
   10bfc:	andeq	r0, r0, r4, lsl #5
   10c00:	andeq	r8, r1, r0, ror r1
   10c04:	muleq	r0, r0, ip
   10c08:	andeq	r4, r0, lr, lsr pc
   10c0c:	andeq	r6, r0, lr, lsr #25
   10c10:	andeq	r4, r0, r4, lsr #30
   10c14:	andeq	r6, r0, lr, lsl r7
   10c18:	andeq	r4, r0, ip, lsl #30
   10c1c:	andcs	r4, r0, #12, 16	; 0xc0000
   10c20:	ldrbtmi	r4, [r8], #-2316	; 0xfffff6f4
   10c24:			; <UNDEFINED> instruction: 0xf500b410
   10c28:	ldrbtmi	r2, [r9], #-1151	; 0xfffffb81
   10c2c:			; <UNDEFINED> instruction: 0xf6043804
   10c30:			; <UNDEFINED> instruction: 0xf85074e8
   10c34:	teqlt	r3, r4, lsl #30
   10c38:	andcs	lr, r6, #3194880	; 0x30c000
   10c3c:	andne	lr, r8, #3194880	; 0x30c000
   10c40:	blcs	2acb4 <fchmod@plt+0x28268>
   10c44:	adcmi	sp, r0, #248, 2	; 0x3e
   10c48:			; <UNDEFINED> instruction: 0xf85dd1f3
   10c4c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   10c50:	andeq	fp, r5, r6, lsr ip
   10c54:	andeq	r1, r0, sl, ror #4
   10c58:	tstcs	r0, r7, lsl #22
   10c5c:			; <UNDEFINED> instruction: 0xf503447b
   10c60:	blcc	119664 <fchmod@plt+0x116c18>
   10c64:	rscvc	pc, r8, #2097152	; 0x200000
   10c68:	svcne	0x0004f843
   10c6c:			; <UNDEFINED> instruction: 0xd1fb4293
   10c70:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   10c74:			; <UNDEFINED> instruction: 0x47706019
   10c78:	strdeq	fp, [r5], -ip
   10c7c:	andeq	fp, r5, r2, ror #23
   10c80:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   10c84:			; <UNDEFINED> instruction: 0x47706818
   10c88:	ldrdeq	fp, [r5], -r2
   10c8c:	mvnsmi	lr, #737280	; 0xb4000
   10c90:	strmi	fp, [lr], -r3, lsl #1
   10c94:			; <UNDEFINED> instruction: 0xf7fa4607
   10c98:			; <UNDEFINED> instruction: 0xf64ffc45
   10c9c:			; <UNDEFINED> instruction: 0xf2c074fb
   10ca0:	strmi	r0, [r5], -r3, lsl #8
   10ca4:			; <UNDEFINED> instruction: 0xf962f7fc
   10ca8:	movweq	pc, #4682	; 0x124a	; <UNPREDICTABLE>
   10cac:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
   10cb0:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   10cb4:	andcc	pc, r0, #166912	; 0x28c00
   10cb8:	blx	113e0a <fchmod@plt+0x1113be>
   10cbc:			; <UNDEFINED> instruction: 0xf8510312
   10cc0:	bl	60d54 <fchmod@plt+0x5e308>
   10cc4:	ldmdblt	ip, {r0, r1, r7, fp}
   10cc8:	stmdavs	r3!, {r0, r4, sp, lr, pc}
   10ccc:			; <UNDEFINED> instruction: 0x461cb173
   10cd0:	stmdavc	r2, {r5, r6, fp, sp, lr}
   10cd4:	cmple	fp, pc, lsr #20
   10cd8:	strtmi	r3, [r9], -r1
   10cdc:	bl	13ceca8 <fchmod@plt+0x13cc25c>
   10ce0:	mvnsle	r2, r0, lsl #16
   10ce4:	andlt	r4, r3, r0, lsr #12
   10ce8:	mvnshi	lr, #12386304	; 0xbd0000
   10cec:			; <UNDEFINED> instruction: 0xf01646a0
   10cf0:			; <UNDEFINED> instruction: 0xd12f0902
   10cf4:	adcmi	r2, pc, #40	; 0x28
   10cf8:	strcs	fp, [r0], -ip, lsr #30
   10cfc:	streq	pc, [r1], -r6
   10d00:			; <UNDEFINED> instruction: 0xf93cf000
   10d04:			; <UNDEFINED> instruction: 0xf8c04604
   10d08:	bllt	11b4d30 <fchmod@plt+0x11b22e4>
   10d0c:			; <UNDEFINED> instruction: 0xf7f14628
   10d10:	ldrdcc	lr, [r2], -r2
   10d14:			; <UNDEFINED> instruction: 0xf932f000
   10d18:	strtmi	r2, [r9], -pc, lsr #6
   10d1c:			; <UNDEFINED> instruction: 0xf8004606
   10d20:			; <UNDEFINED> instruction: 0xf7f13b01
   10d24:	rsbvs	lr, r6, sl, asr #24
   10d28:	movwcs	r4, #2071	; 0x817
   10d2c:	ldrbtmi	r4, [r8], #-2327	; 0xfffff6e9
   10d30:	ldrbtmi	r6, [r9], #-419	; 0xfffffe5d
   10d34:	stmdavs	r2, {r0, r1, r5, sp, lr}
   10d38:	andcc	r6, r1, #268435458	; 0x10000002
   10d3c:	movwcc	lr, #14788	; 0x39c4
   10d40:	strtmi	r6, [r0], -r2
   10d44:	rsbvs	r6, r3, #-1073741768	; 0xc0000038
   10d48:			; <UNDEFINED> instruction: 0xf8c86163
   10d4c:	andlt	r4, r3, r0
   10d50:	mvnshi	lr, #12386304	; 0xbd0000
   10d54:	strtmi	r2, [r0], -r0, lsl #8
   10d58:	pop	{r0, r1, ip, sp, pc}
   10d5c:			; <UNDEFINED> instruction: 0xf81583f0
   10d60:	blcs	bdfd6c <fchmod@plt+0xbdd320>
   10d64:			; <UNDEFINED> instruction: 0xf105bf04
   10d68:	strdvs	r3, [r5], #-95	; 0xffffffa1
   10d6c:	ldrb	sp, [fp, lr, asr #3]
   10d70:	cmpcs	ip, r7, lsl #22
   10d74:	andls	r4, r0, r7, lsl #20
   10d78:	stmdami	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
   10d7c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   10d80:	mrc2	7, 3, pc, cr8, cr7, {7}
   10d84:	andeq	fp, r5, r6, lsr #23
   10d88:	andeq	fp, r5, r6, lsr #22
   10d8c:	andeq	r1, r0, r2, ror #2
   10d90:	andeq	r6, r0, r8, lsr fp
   10d94:	andeq	r6, r0, r8, lsl #24
   10d98:	andeq	r6, r0, lr, asr fp
   10d9c:	svcmi	0x00f0e92d
   10da0:	mcrrmi	6, 0, r4, ip, cr7
   10da4:	blhi	cc260 <fchmod@plt+0xc9814>
   10da8:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   10dac:	addseq	fp, fp, r5, lsl #1
   10db0:			; <UNDEFINED> instruction: 0xf7f81c58
   10db4:	stmdavs	r2!, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
   10db8:	svclt	0x00a22a00
   10dbc:	bl	191c4 <fchmod@plt+0x16778>
   10dc0:	svcne	0x00030282
   10dc4:	blle	e27cc <fchmod@plt+0xdfd80>
   10dc8:	svcne	0x0004f843
   10dcc:			; <UNDEFINED> instruction: 0xd1fb429a
   10dd0:	stclmi	3, cr2, [r1, #-0]
   10dd4:			; <UNDEFINED> instruction: 0x469a461e
   10dd8:	ldrbtmi	r9, [sp], #-771	; 0xfffffcfd
   10ddc:			; <UNDEFINED> instruction: 0xf5059302
   10de0:	blmi	f9b3e4 <fchmod@plt+0xf98998>
   10de4:			; <UNDEFINED> instruction: 0xf8df3d04
   10de8:			; <UNDEFINED> instruction: 0xf609b0f8
   10dec:	ldrbtmi	r7, [fp], #-2536	; 0xfffff618
   10df0:	mcr	4, 0, r4, cr8, cr11, {7}
   10df4:			; <UNDEFINED> instruction: 0xf8553a10
   10df8:	bcs	1ca10 <fchmod@plt+0x19fc4>
   10dfc:	strcs	sp, [r0], #-90	; 0xffffffa6
   10e00:	strcc	r6, [r1], #-2066	; 0xfffff7ee
   10e04:	mvnsle	r2, r0, lsl #20
   10e08:	tstcs	r1, r3, asr r6
   10e0c:			; <UNDEFINED> instruction: 0x4638465a
   10e10:	strmi	r9, [lr], #-1024	; 0xfffffc00
   10e14:	stcl	7, cr15, [r6], #964	; 0x3c4
   10e18:	bl	21be24 <fchmod@plt+0x2193d8>
   10e1c:	svclt	0x001e0184
   10e20:	movwcc	r9, #6915	; 0x1b03
   10e24:	stmdavs	sl, {r0, r1, r8, r9, ip, pc}
   10e28:			; <UNDEFINED> instruction: 0xf10a45a9
   10e2c:			; <UNDEFINED> instruction: 0xf1020a01
   10e30:	andvs	r0, sl, r1, lsl #4
   10e34:	blmi	b055b8 <fchmod@plt+0xb02b6c>
   10e38:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   10e3c:	svclt	0x00c82c00
   10e40:	orreq	lr, r4, #8, 22	; 0x2000
   10e44:	sub	sp, r2, r2, lsl #24
   10e48:	andle	r3, r3, r1, lsl #24
   10e4c:	stmdbcs	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   10e50:	rscsle	r2, r9, r0, lsl #20
   10e54:			; <UNDEFINED> instruction: 0x9090f8df
   10e58:	streq	lr, [r4, #2824]	; 0xb08
   10e5c:	ldrbtmi	r4, [r9], #1714	; 0x6b2
   10e60:	stmdbvs	r4, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   10e64:	strbmi	r4, [sl], -r3, lsr #12
   10e68:	tstcs	r1, r1, lsl #24
   10e6c:			; <UNDEFINED> instruction: 0x96004638
   10e70:	ldc	7, cr15, [r8], #964	; 0x3c4
   10e74:	mvnsle	r1, r3, ror #24
   10e78:	bmi	7227d8 <fchmod@plt+0x71fd8c>
   10e7c:	blls	99288 <fchmod@plt+0x9683c>
   10e80:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
   10e84:	stc	7, cr15, [lr], #964	; 0x3c4
   10e88:	bmi	677a9c <fchmod@plt+0x675050>
   10e8c:	ldrtmi	r2, [r8], -r1, lsl #2
   10e90:	movwls	r4, #1146	; 0x47a
   10e94:			; <UNDEFINED> instruction: 0xf7f14633
   10e98:	ldmdbmi	r6, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
   10e9c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   10ea0:	blx	ccee8a <fchmod@plt+0xccc43e>
   10ea4:	andlt	r4, r5, r0, asr #12
   10ea8:	blhi	cc1a4 <fchmod@plt+0xc9758>
   10eac:	svcmi	0x00f0e8bd
   10eb0:	blt	fe9cee7c <fchmod@plt+0xfe9cc430>
   10eb4:	tstcs	r1, r2, lsl #24
   10eb8:	ldrbmi	r9, [r3], -r0, lsl #4
   10ebc:	bcs	44c724 <fchmod@plt+0x449cd8>
   10ec0:	strmi	r4, [ip], #-1592	; 0xfffff9c8
   10ec4:			; <UNDEFINED> instruction: 0xf7f19402
   10ec8:	strbmi	lr, [r1], -lr, lsl #25
   10ecc:	blle	ff54ad80 <fchmod@plt+0xff548334>
   10ed0:	svclt	0x0000e7c0
   10ed4:	andeq	fp, r5, ip, lsr #21
   10ed8:	andeq	fp, r5, lr, ror sl
   10edc:	andeq	r6, r0, lr, lsl #22
   10ee0:	andeq	r6, r0, ip, lsl #22
   10ee4:	andeq	fp, r5, ip, lsl sl
   10ee8:	strdeq	r6, [r0], -lr
   10eec:	muleq	r0, r6, sl
   10ef0:	andeq	r6, r0, r4, lsr #21
   10ef4:			; <UNDEFINED> instruction: 0x000056be
   10ef8:	andcs	fp, r8, r8, lsl #10
   10efc:			; <UNDEFINED> instruction: 0xf9faf7f8
   10f00:	stmib	r0, {r9, sp}^
   10f04:	sfmlt	f2, 4, [r8, #-0]
   10f08:	stmdavs	r5, {r4, r5, sl, ip, sp, pc}
   10f0c:	stmdavs	r3, {r0, r2, r4, r5, r7, r8, fp, ip, sp, pc}^
   10f10:	ldrbtvc	pc, [sl], #1615	; 0x64f	; <UNPREDICTABLE>
   10f14:	vqdmlal.s<illegal width 8>	q10, d0, d13
   10f18:	addseq	r0, sl, r3, lsl #8
   10f1c:	bcc	122108 <fchmod@plt+0x11f6bc>
   10f20:	and	r4, r4, r1, lsl r4
   10f24:	svccs	0x0004f851
   10f28:	movwcs	lr, #2496	; 0x9c0
   10f2c:	adcmi	fp, r3, #950272	; 0xe8000
   10f30:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
   10f34:			; <UNDEFINED> instruction: 0x4628ddf6
   10f38:			; <UNDEFINED> instruction: 0x4770bc30
   10f3c:	ldmdavs	r3, {r1, r3, r5, r9, sl, lr}
   10f40:	andvs	r4, r3, r5, lsl r6
   10f44:	ldclt	6, cr4, [r0], #-160	; 0xffffff60
   10f48:	svclt	0x00004770
   10f4c:	andeq	fp, r5, ip, lsr r9
   10f50:	blt	15cef1c <fchmod@plt+0x15cc4d0>
   10f54:			; <UNDEFINED> instruction: 0x460db538
   10f58:	cmnlt	r1, r1, lsl #16
   10f5c:	and	r4, r2, r4, lsl #12
   10f60:	strcc	r6, [ip], #-2273	; 0xfffff71f
   10f64:	stmiavs	r2!, {r0, r3, r4, r5, r8, ip, sp, pc}
   10f68:			; <UNDEFINED> instruction: 0xf7f14628
   10f6c:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   10f70:			; <UNDEFINED> instruction: 0x4620d1f6
   10f74:			; <UNDEFINED> instruction: 0x460cbd38
   10f78:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   10f7c:			; <UNDEFINED> instruction: 0x4604b570
   10f80:	addlt	r4, r2, pc, lsl sp
   10f84:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
   10f88:	stmdavc	sl!, {r3, r4, r5, r6, sl, lr}
   10f8c:	ldcmi	3, cr11, [lr, #-72]	; 0xffffffb8
   10f90:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   10f94:	bne	ff45d7ac <fchmod@plt+0xff45ad60>
   10f98:	blle	aa1a24 <fchmod@plt+0xa9efd8>
   10f9c:	strtmi	r4, [r3], #-2331	; 0xfffff6e5
   10fa0:	stmiavs	r8, {r0, r3, r4, r5, r6, sl, lr}^
   10fa4:	svclt	0x00024283
   10fa8:	mlami	ip, r1, r8, pc	; <UNPREDICTABLE>
   10fac:	streq	pc, [r2], #-68	; 0xffffffbc
   10fb0:	eormi	pc, ip, r1, lsl #17
   10fb4:	ldrbtmi	r4, [r9], #-2326	; 0xfffff6ea
   10fb8:	strtmi	r6, [r3], #-2508	; 0xfffff634
   10fbc:	movweq	lr, #18979	; 0x4a23
   10fc0:	svclt	0x00964293
   10fc4:	tstvs	sl, fp, lsl #2
   10fc8:	blmi	4a2838 <fchmod@plt+0x49fdec>
   10fcc:	sbcsvs	r4, sl, fp, ror r4
   10fd0:	ldcllt	0, cr11, [r0, #-8]!
   10fd4:			; <UNDEFINED> instruction: 0x46114e10
   10fd8:	stmibpl	r6, {r4, r8, r9, fp, lr}
   10fdc:	stcne	8, cr5, [r8, #-780]!	; 0xfffffcf4
   10fe0:			; <UNDEFINED> instruction: 0xf7f19600
   10fe4:	andcs	lr, r1, #548864	; 0x86000
   10fe8:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   10fec:	rsbvs	r7, fp, sl, lsr #32
   10ff0:	stcne	7, cr14, [r8, #-820]!	; 0xfffffccc
   10ff4:			; <UNDEFINED> instruction: 0xf7f14621
   10ff8:	ldmib	r5, {r2, r3, r4, r6, r9, fp, sp, lr, pc}^
   10ffc:	strb	r3, [sp, r4, lsl #4]
   11000:			; <UNDEFINED> instruction: 0x0015b8be
   11004:	andeq	r7, r1, r0, lsl #27
   11008:			; <UNDEFINED> instruction: 0x0015b8b4
   1100c:	andseq	fp, r5, r4, lsr #17
   11010:	andseq	fp, r5, lr, lsl #17
   11014:	andseq	fp, r5, r8, ror r8
   11018:	andeq	r0, r0, r0, lsl #5
   1101c:			; <UNDEFINED> instruction: 0x000002b4
   11020:			; <UNDEFINED> instruction: 0x4605b570
   11024:	addlt	r4, r2, r7, lsr #24
   11028:	ldrbtmi	r4, [ip], #-2087	; 0xfffff7d9
   1102c:	stmdavc	r2!, {r3, r4, r5, r6, sl, lr}
   11030:	eorsle	r2, r3, r0, lsl #20
   11034:	cfmadda32mi	mvax1, mvax4, mvfx5, mvfx8
   11038:	bl	f4f004 <fchmod@plt+0xf4c5b8>
   1103c:	cfstrdne	mvd4, [r1], {126}	; 0x7e
   11040:	ldmib	r6, {r2, r9, sl, lr}^
   11044:	stmdane	r3, {r2, r9}^
   11048:	teqle	r6, #-1610612727	; 0xa0000009
   1104c:	strtmi	r4, [r2], -r9, lsr #12
   11050:	ldmib	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11054:	andcs	r4, r0, lr, lsl sl
   11058:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   1105c:	movwcc	r1, #6411	; 0x190b
   11060:	strpl	r6, [r8, #-275]	; 0xfffffeed
   11064:	movweq	lr, #14802	; 0x39d2
   11068:	svclt	0x00024283
   1106c:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
   11070:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   11074:	eorne	pc, ip, r2, lsl #17
   11078:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   1107c:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
   11080:	b	8e2114 <fchmod@plt+0x8df6c8>
   11084:	tstvs	r3, r4, lsl #6
   11088:	svclt	0x0088428b
   1108c:	bmi	4a94d8 <fchmod@plt+0x4a6a8c>
   11090:	strmi	fp, [fp], -r8, lsl #31
   11094:	sbcsvs	r4, r3, sl, ror r4
   11098:	ldcllt	0, cr11, [r0, #-8]!
   1109c:	ldrmi	r4, [r1], -pc, lsl #28
   110a0:	stmibpl	r6, {r0, r1, r2, r3, r8, r9, fp, lr}
   110a4:	stcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
   110a8:			; <UNDEFINED> instruction: 0xf7f19600
   110ac:	andcs	lr, r1, #139264	; 0x22000
   110b0:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   110b4:	rsbvs	r7, r3, r2, lsr #32
   110b8:	ldcne	7, cr14, [r0, #-752]!	; 0xfffffd10
   110bc:	ldmib	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110c0:			; <UNDEFINED> instruction: 0xe7c36930
   110c4:	andseq	fp, r5, sl, lsl r8
   110c8:	ldrdeq	r7, [r1], -ip
   110cc:	andseq	fp, r5, r8, lsl #16
   110d0:	andseq	fp, r5, ip, ror #15
   110d4:	andseq	fp, r5, sl, asr #15
   110d8:			; <UNDEFINED> instruction: 0x0015b7b0
   110dc:	andeq	r0, r0, r0, lsl #5
   110e0:			; <UNDEFINED> instruction: 0x000002b4
   110e4:			; <UNDEFINED> instruction: 0x4605b5f0
   110e8:	addlt	r4, r3, r5, lsr #28
   110ec:	strmi	r4, [ip], -r5, lsr #16
   110f0:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
   110f4:	cmnlt	sl, #3276800	; 0x320000
   110f8:	stclne	14, cr4, [r1], #-140	; 0xffffff74
   110fc:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
   11100:	stmdane	r3, {r2, r9}^
   11104:	teqle	r6, #-1610612727	; 0xa0000009
   11108:	strtmi	r4, [r2], -r9, lsr #12
   1110c:	stmib	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11110:	andcs	r4, r0, lr, lsl sl
   11114:	ldmdbvs	r1, {r1, r3, r4, r5, r6, sl, lr}
   11118:	movwcc	r1, #6411	; 0x190b
   1111c:	strpl	r6, [r8, #-275]	; 0xfffffeed
   11120:	movweq	lr, #14802	; 0x39d2
   11124:	svclt	0x00024283
   11128:	mlane	ip, r2, r8, pc	; <UNPREDICTABLE>
   1112c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   11130:	eorne	pc, ip, r2, lsl #17
   11134:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
   11138:	ldmdbvs	r1, {r2, r4, r6, r7, r8, fp, sp, lr}^
   1113c:	b	8e21d0 <fchmod@plt+0x8df784>
   11140:	tstvs	r3, r4, lsl #6
   11144:	svclt	0x0088428b
   11148:	bmi	4a9594 <fchmod@plt+0x4a6b48>
   1114c:	strmi	fp, [fp], -r8, lsl #31
   11150:	sbcsvs	r4, r3, sl, ror r4
   11154:	ldcllt	0, cr11, [r0, #12]!
   11158:	ldrmi	r4, [r1], -pc, lsl #30
   1115c:	stmibpl	r7, {r0, r1, r2, r3, r8, r9, fp, lr}^
   11160:	ldcne	8, cr5, [r0, #-780]!	; 0xfffffcf4
   11164:			; <UNDEFINED> instruction: 0xf7f19700
   11168:	andcs	lr, r1, #196, 18	; 0x310000
   1116c:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   11170:	rsbsvs	r7, r3, r2, lsr r0
   11174:	ldcne	7, cr14, [r0, #-768]!	; 0xfffffd00
   11178:	ldmib	sl, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1117c:			; <UNDEFINED> instruction: 0xe7c36930
   11180:	andseq	fp, r5, r4, asr r7
   11184:	andeq	r7, r1, r6, lsl ip
   11188:	andseq	fp, r5, r8, asr #14
   1118c:	andseq	fp, r5, r0, lsr r7
   11190:	andseq	fp, r5, lr, lsl #14
   11194:			; <UNDEFINED> instruction: 0x0015b6f4
   11198:	andeq	r0, r0, r0, lsl #5
   1119c:			; <UNDEFINED> instruction: 0x000002b4
   111a0:	cfstr32mi	mvfx11, [r6], {16}
   111a4:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
   111a8:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   111ac:	tstcs	r0, r0, lsr #26
   111b0:	ldmib	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   111b4:	eorvc	r2, r3, r0, lsl #6
   111b8:	svclt	0x0000bd10
   111bc:	andseq	fp, r5, r0, lsr #13
   111c0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   111c4:			; <UNDEFINED> instruction: 0x47707018
   111c8:	strdeq	r7, [r1], -sl
   111cc:	andcs	fp, r0, r8, lsl #10
   111d0:	bl	ffa4f19c <fchmod@plt+0xffa4c750>
   111d4:	stmdami	pc, {r4, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   111d8:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   111dc:			; <UNDEFINED> instruction: 0xf7f12001
   111e0:	stmdacs	r0, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   111e4:	stmdami	ip, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   111e8:			; <UNDEFINED> instruction: 0xf7f14478
   111ec:	tstlt	r0, r6, lsl sl
   111f0:	blcs	2f204 <fchmod@plt+0x2c7b8>
   111f4:	stmdami	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
   111f8:			; <UNDEFINED> instruction: 0xf7f14478
   111fc:			; <UNDEFINED> instruction: 0xb128ea0e
   11200:	blcs	2f214 <fchmod@plt+0x2c7c8>
   11204:	stmdami	r6, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   11208:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   1120c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   11210:	svclt	0x0000bd08
   11214:	andeq	r6, r0, r0, asr #15
   11218:			; <UNDEFINED> instruction: 0x000067bc
   1121c:			; <UNDEFINED> instruction: 0x000067b8
   11220:	muleq	r0, r4, r7
   11224:	andeq	r6, r0, lr, lsl #15
   11228:			; <UNDEFINED> instruction: 0x21a44a4c
   1122c:	ldrbtmi	r4, [sl], #-2892	; 0xfffff4b4
   11230:	mvnsmi	lr, #737280	; 0xb4000
   11234:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   11238:	andcs	fp, r1, r7, lsr #1
   1123c:	ldmdavs	fp, {r0, r3, r6, r9, sl, fp, lr}
   11240:			; <UNDEFINED> instruction: 0xf04f9325
   11244:			; <UNDEFINED> instruction: 0xf7f80300
   11248:	ldrbtmi	pc, [lr], #-2141	; 0xfffff7a3	; <UNPREDICTABLE>
   1124c:	andcs	r4, r0, r4, lsl #12
   11250:	bl	fea4f21c <fchmod@plt+0xfea4c7d0>
   11254:	stmdacs	r0, {r0, r1, r9, sl, lr}
   11258:	eorvc	sp, r3, sp, asr r1
   1125c:			; <UNDEFINED> instruction: 0xf7ff6065
   11260:	stmdbmi	r1, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   11264:			; <UNDEFINED> instruction: 0x46074479
   11268:	stm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1126c:	ldrbtmi	r4, [sl], #-2623	; 0xfffff5c1
   11270:	ldmdblt	r8!, {r1, r4, fp, ip, sp, lr}^
   11274:	stmdblt	sl, {r5, ip, sp, lr}
   11278:	eorvc	r2, r3, r0, lsl #6
   1127c:	blmi	e23b74 <fchmod@plt+0xe21128>
   11280:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11284:	blls	96b2f4 <fchmod@plt+0x9688a8>
   11288:	qdaddle	r4, sl, fp
   1128c:	eorlt	r4, r7, r0, lsr #12
   11290:	mvnshi	lr, #12386304	; 0xbd0000
   11294:	rscle	r2, pc, r0, lsl #20
   11298:	blcs	2f32c <fchmod@plt+0x2c8e0>
   1129c:			; <UNDEFINED> instruction: 0xf10dd0ee
   112a0:			; <UNDEFINED> instruction: 0xf1040808
   112a4:			; <UNDEFINED> instruction: 0xf7f8009c
   112a8:	addcs	pc, ip, #278528	; 0x44000
   112ac:	strbmi	r2, [r0], -r0, lsl #2
   112b0:	b	1b4f27c <fchmod@plt+0x1b4c830>
   112b4:			; <UNDEFINED> instruction: 0xf7f1a803
   112b8:			; <UNDEFINED> instruction: 0xf104eada
   112bc:	strbmi	r0, [r1], -ip, lsl #4
   112c0:			; <UNDEFINED> instruction: 0xf04f200d
   112c4:			; <UNDEFINED> instruction: 0xf04f0801
   112c8:			; <UNDEFINED> instruction: 0xf8cd0900
   112cc:			; <UNDEFINED> instruction: 0xf8cd8008
   112d0:			; <UNDEFINED> instruction: 0xf7f1908c
   112d4:			; <UNDEFINED> instruction: 0xf7fbe95a
   112d8:			; <UNDEFINED> instruction: 0x4602ff3f
   112dc:	tstlt	r8, #160	; 0xa0
   112e0:			; <UNDEFINED> instruction: 0xf7f84640
   112e4:			; <UNDEFINED> instruction: 0x4641f877
   112e8:	addseq	pc, r8, r4, asr #17
   112ec:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
   112f0:			; <UNDEFINED> instruction: 0xf890f7f8
   112f4:			; <UNDEFINED> instruction: 0x009cf8d4
   112f8:	bl	fe04f2c4 <fchmod@plt+0xfe04c878>
   112fc:	ldrdeq	pc, [r0], r4	; <UNPREDICTABLE>
   11300:	bl	1f4f2cc <fchmod@plt+0x1f4c880>
   11304:			; <UNDEFINED> instruction: 0x464b481b
   11308:	strbmi	r4, [r9], -sl, asr #12
   1130c:	stmdavs	r0, {r4, r5, fp, ip, lr}
   11310:	b	d4f2dc <fchmod@plt+0xd4c890>
   11314:			; <UNDEFINED> instruction: 0x2001e7b2
   11318:	bl	114f2e4 <fchmod@plt+0x114c898>
   1131c:	svclt	0x00181e03
   11320:	ldr	r2, [sl, r1, lsl #6]
   11324:	ldm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11328:	ldmdbmi	r3, {r0, ip, pc}
   1132c:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
   11330:			; <UNDEFINED> instruction: 0xf7f14478
   11334:	bls	8ba9c <fchmod@plt+0x89050>
   11338:			; <UNDEFINED> instruction: 0x009cf8d4
   1133c:			; <UNDEFINED> instruction: 0xf7f84611
   11340:			; <UNDEFINED> instruction: 0xf8d4f869
   11344:			; <UNDEFINED> instruction: 0xf7f1009c
   11348:			; <UNDEFINED> instruction: 0xf8d4eb5a
   1134c:			; <UNDEFINED> instruction: 0xf7f100a0
   11350:			; <UNDEFINED> instruction: 0x4629eb56
   11354:			; <UNDEFINED> instruction: 0xf7f44638
   11358:	svclt	0x0000feff
   1135c:	ldrdeq	r7, [r1], -sl
   11360:	andeq	r0, r0, r4, lsl #5
   11364:			; <UNDEFINED> instruction: 0x00017abe
   11368:	andeq	r6, r0, r4, lsr r7
   1136c:	andeq	r7, r1, lr, asr #28
   11370:	andeq	r7, r1, r8, lsl #21
   11374:	andeq	r0, r0, r8, asr #5
   11378:	andeq	r6, r0, sl, lsl #13
   1137c:	muleq	r0, r0, r6
   11380:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   11384:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   11388:	strmi	r2, [r4], -r1, lsl #2
   1138c:			; <UNDEFINED> instruction: 0x0098f8d0
   11390:			; <UNDEFINED> instruction: 0xf840f7f8
   11394:	ldrdne	lr, [r1], -r4
   11398:			; <UNDEFINED> instruction: 0xf7fb2202
   1139c:			; <UNDEFINED> instruction: 0xf104ff0b
   113a0:	andcs	r0, r0, #12, 2
   113a4:			; <UNDEFINED> instruction: 0xf7f1200d
   113a8:			; <UNDEFINED> instruction: 0x4620e8f0
   113ac:			; <UNDEFINED> instruction: 0x4010e8bd
   113b0:	stmdalt	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   113b4:			; <UNDEFINED> instruction: 0xf8d0b430
   113b8:	orrlt	r5, r5, r4, asr #1
   113bc:			; <UNDEFINED> instruction: 0xf103686b
   113c0:	ldmvs	fp, {r3, sl}
   113c4:	and	fp, r7, r3, lsl r9
   113c8:			; <UNDEFINED> instruction: 0xb12b460c
   113cc:			; <UNDEFINED> instruction: 0x4619685a
   113d0:	addmi	r6, r2, #1769472	; 0x1b0000
   113d4:	strdvs	sp, [r3], -r8	; <UNPREDICTABLE>
   113d8:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   113dc:	movwcs	sp, #494	; 0x1ee
   113e0:	sbccc	pc, r4, r0, asr #17
   113e4:			; <UNDEFINED> instruction: 0x4770bc30
   113e8:			; <UNDEFINED> instruction: 0xf100b5f8
   113ec:	strmi	r0, [r6], -r4, asr #9
   113f0:	tstlt	r2, pc, lsl #12
   113f4:	stmdavs	r3!, {r2, r4, r9, sl, lr}
   113f8:	ldrmi	fp, [sl], -r3, lsr #2
   113fc:	blcs	2b470 <fchmod@plt+0x28a24>
   11400:			; <UNDEFINED> instruction: 0x4614d1fb
   11404:			; <UNDEFINED> instruction: 0xf7ff2008
   11408:	movwcs	pc, #3513	; 0xdb9	; <UNPREDICTABLE>
   1140c:	subvs	r4, r7, r5, lsl #12
   11410:	andcs	r6, r8, fp, lsr #32
   11414:			; <UNDEFINED> instruction: 0xf7ff6025
   11418:	stmdavs	sl!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   1141c:			; <UNDEFINED> instruction: 0x46036891
   11420:	andsvs	r6, r9, r6, asr #32
   11424:	addsvs	r4, r3, r8, lsr #12
   11428:	svclt	0x0000bdf8
   1142c:	addlt	fp, r2, r0, lsl r5
   11430:	stmdavs	r3, {r2, r6, r8, r9, fp, ip, sp, lr}^
   11434:	ldmvs	ip, {r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   11438:	stmvs	r3, {r2, r3, r5, r7, r8, fp, ip, sp, pc}
   1143c:	cmnmi	pc, #50331648	; 0x3000000	; <UNPREDICTABLE>
   11440:	svcvc	0x0080f5b3
   11444:			; <UNDEFINED> instruction: 0xf5b3d006
   11448:	svclt	0x00087f00
   1144c:	tstle	sl, r1
   11450:	ldclt	0, cr11, [r0, #-8]
   11454:			; <UNDEFINED> instruction: 0xf7fa6808
   11458:	stmdacs	r1, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   1145c:	andcs	fp, r0, ip, asr #31
   11460:	andlt	r2, r2, r1
   11464:	bne	ff4408ac <fchmod@plt+0xff43de60>
   11468:			; <UNDEFINED> instruction: 0xf080fab0
   1146c:	andlt	r0, r2, r0, asr #18
   11470:	ldmdavs	r1, {r4, r8, sl, fp, ip, sp, pc}^
   11474:	ldmdavs	r8, {r9, sp}^
   11478:	ldm	ip!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1147c:			; <UNDEFINED> instruction: 0xf080fab0
   11480:	andlt	r0, r2, r0, asr #18
   11484:	bmi	1808cc <fchmod@plt+0x17de80>
   11488:	stmdami	r5, {r1, r4, r5, r7, r8, sp}
   1148c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
   11490:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
   11494:			; <UNDEFINED> instruction: 0xf7f7447b
   11498:	svclt	0x0000faed
   1149c:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
   114a0:	andeq	r6, r0, r6, ror #10
   114a4:	andeq	r6, r0, r4, lsr r5
   114a8:	addvs	r2, r1, r0, lsl #6
   114ac:	movwcc	lr, #2496	; 0x9c0
   114b0:	stmib	r0, {r0, r1, r7, r8, pc}^
   114b4:	ldrbmi	r3, [r0, -r4, lsl #6]!
   114b8:	ldrblt	r7, [r0, #2819]!	; 0xb03
   114bc:	addlt	r4, r7, r4, lsl #12
   114c0:	eorsle	r2, ip, r0, lsl #22
   114c4:	blvc	186b654 <fchmod@plt+0x1868c08>
   114c8:	ldmiblt	r1!, {r0, r1, r4, r7, fp, sp, lr}
   114cc:	blcs	600d8 <fchmod@plt+0x5d68c>
   114d0:	stmiavs	r3!, {r0, r2, r4, r8, fp, ip, lr, pc}
   114d4:	strle	r0, [pc, #-1499]!	; 10f01 <fchmod@plt+0xe4b5>
   114d8:			; <UNDEFINED> instruction: 0xf7fa6820
   114dc:	stmdavs	r3!, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   114e0:	bllt	136b75c <fchmod@plt+0x1368d10>
   114e4:	blx	fe64f4d4 <fchmod@plt+0xfe64ca88>
   114e8:	stcle	8, cr2, [r5, #-4]!
   114ec:			; <UNDEFINED> instruction: 0xf7fd2005
   114f0:			; <UNDEFINED> instruction: 0x4603f8fd
   114f4:	rsbvs	r4, r3, r8, lsr #12
   114f8:	blcs	89570 <fchmod@plt+0x86b24>
   114fc:	ldmdavs	r0, {r2, r3, r4, r8, ip, lr, pc}^
   11500:			; <UNDEFINED> instruction: 0xf860f7fd
   11504:	andcs	r4, r5, #557056	; 0x88000
   11508:			; <UNDEFINED> instruction: 0x46054479
   1150c:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   11510:	svc	0x00d6f7f0
   11514:	strls	r6, [r3, #-2150]	; 0xfffff79a
   11518:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1151c:	ldrmi	r6, [r9], -r5, lsr #16
   11520:	andcs	r4, r1, #7424	; 0x1d00
   11524:	ldrbtmi	r6, [ip], #-2166	; 0xfffff78a
   11528:	rsbeq	lr, r1, sp, lsl #17
   1152c:			; <UNDEFINED> instruction: 0xf7f14620
   11530:	strtmi	lr, [r0], -r2, lsl #21
   11534:	ldcllt	0, cr11, [r0, #28]!
   11538:	andlt	r2, r7, r0
   1153c:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   11540:	stc2l	7, cr15, [r4], {249}	; 0xf9
   11544:	stmdacs	r0, {r0, r2, r9, sl, lr}
   11548:	stmdavs	r3!, {r2, r3, r4, r5, r7, ip, lr, pc}^
   1154c:			; <UNDEFINED> instruction: 0xb1e3689b
   11550:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
   11554:	andcs	r4, r5, #294912	; 0x48000
   11558:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   1155c:			; <UNDEFINED> instruction: 0xf7f04478
   11560:	stmdavs	r7!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   11564:	vst3.8	{d25,d27,d29}, [pc], r4
   11568:	stmdavs	r5!, {r7, r8, r9, sp, lr}
   1156c:	stcmi	6, cr4, [lr], {25}
   11570:	ldmdavs	pc!, {r0, r9, sp}^	; <UNPREDICTABLE>
   11574:	strls	r4, [r1, #-1148]	; 0xfffffb84
   11578:	strls	r9, [r3, -r2, lsl #12]
   1157c:	strtmi	r9, [r0], -r0
   11580:	b	164f54c <fchmod@plt+0x164cb00>
   11584:	andlt	r4, r7, r0, lsr #12
   11588:	mcrmi	13, 0, fp, cr8, cr0, {7}
   1158c:			; <UNDEFINED> instruction: 0xe7e1447e
   11590:	andeq	r6, r0, r0, asr #10
   11594:	andeq	r4, r0, r2, ror #11
   11598:	andseq	fp, r5, lr, asr #6
   1159c:	andeq	r3, r0, sl, asr r8
   115a0:			; <UNDEFINED> instruction: 0x000064be
   115a4:	muleq	r0, r4, r5
   115a8:	andseq	fp, r5, r0, lsl #6
   115ac:	andeq	r2, r0, r4, rrx
   115b0:			; <UNDEFINED> instruction: 0x4604b538
   115b4:	ldrmi	r6, [r0], -r1, lsr #32
   115b8:			; <UNDEFINED> instruction: 0xf888f7fd
   115bc:	andcs	r6, r0, #10682368	; 0xa30000
   115c0:	ldrbeq	r8, [fp, r2, lsr #3]
   115c4:	ldrle	r6, [r0, #-96]	; 0xffffffa0
   115c8:	strmi	r4, [r5], -sl, lsl #18
   115cc:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   115d0:	stmib	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   115d4:	movwcs	fp, #4360	; 0x1108
   115d8:	stmdbmi	r7, {r0, r1, r5, r8, r9, ip, sp, lr}
   115dc:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
   115e0:	stmib	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   115e4:	movwcs	fp, #4360	; 0x1108
   115e8:	strtmi	r7, [r0], -r3, ror #6
   115ec:	ldrhtmi	lr, [r8], -sp
   115f0:	svclt	0x0062f7ff
   115f4:	andeq	r6, r0, lr, lsr #9
   115f8:	muleq	r0, lr, r4
   115fc:	addlt	fp, r2, r0, lsl r5
   11600:	strmi	r4, [r8], -r4, lsl #12
   11604:			; <UNDEFINED> instruction: 0xf7f79201
   11608:	bls	91044 <fchmod@plt+0x8e5f8>
   1160c:	strtmi	r4, [r0], -r1, lsl #12
   11610:	pop	{r1, ip, sp, pc}
   11614:	bfi	r4, r0, #0, #12
   11618:			; <UNDEFINED> instruction: 0x460db570
   1161c:	teqcs	sl, r6, lsl #12
   11620:			; <UNDEFINED> instruction: 0xf7f14628
   11624:			; <UNDEFINED> instruction: 0x4604e854
   11628:	blne	107db70 <fchmod@plt+0x107b124>
   1162c:			; <UNDEFINED> instruction: 0xf7f74628
   11630:	strcc	pc, [r1], #-3713	; 0xfffff17f
   11634:	strmi	r4, [r1], -r2, lsr #12
   11638:	pop	{r4, r5, r9, sl, lr}
   1163c:			; <UNDEFINED> instruction: 0xe7b74070
   11640:			; <UNDEFINED> instruction: 0xf7f74628
   11644:	strtmi	pc, [r2], -pc, ror #28
   11648:	ldrtmi	r4, [r0], -r1, lsl #12
   1164c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   11650:	svclt	0x0000e7ae
   11654:			; <UNDEFINED> instruction: 0x460db570
   11658:	strmi	r7, [r4], -r3, lsl #22
   1165c:	ldrmi	r6, [r6], -r9, lsl #16
   11660:	stmdavs	r9, {fp, sp, lr}^
   11664:			; <UNDEFINED> instruction: 0xf7f0b933
   11668:	blx	fec4d098 <fchmod@plt+0xfec4a64c>
   1166c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11670:			; <UNDEFINED> instruction: 0xbd70b940
   11674:			; <UNDEFINED> instruction: 0xf7f02200
   11678:	blx	fec4d578 <fchmod@plt+0xfec4ab2c>
   1167c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   11680:	rscsle	r2, r6, r0, lsl #16
   11684:			; <UNDEFINED> instruction: 0x462968f2
   11688:	pop	{r5, r9, sl, lr}
   1168c:	uxtab16	r4, sp, r0
   11690:	ldrlt	r7, [r0, #-2819]	; 0xfffff4fd
   11694:	tstlt	fp, r4, lsl #12
   11698:			; <UNDEFINED> instruction: 0xff0cf7fa
   1169c:	ldflts	f6, [r0, #-128]	; 0xffffff80
   116a0:			; <UNDEFINED> instruction: 0xf7fa6800
   116a4:	strdcc	pc, [r8], -r5
   116a8:	ldflts	f6, [r0, #-384]	; 0xfffffe80
   116ac:			; <UNDEFINED> instruction: 0x4605b538
   116b0:	ldmdblt	fp, {r0, r1, r8, r9, fp, ip, sp, lr}
   116b4:			; <UNDEFINED> instruction: 0xf7ffe016
   116b8:	ldmdblt	r0, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   116bc:			; <UNDEFINED> instruction: 0xf7fa6928
   116c0:	strmi	pc, [r4], -r7, lsr #30
   116c4:			; <UNDEFINED> instruction: 0xf1044628
   116c8:	strtmi	r0, [r1], -ip, lsr #4
   116cc:	mvnsle	r2, r0, lsl #24
   116d0:	strtmi	r2, [r0], -r0, lsl #8
   116d4:	stmdavs	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   116d8:	cmnvs	fp, r2, lsr #23
   116dc:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   116e0:	mvnsle	r2, r0, lsl #16
   116e4:	strtmi	r6, [r8], -ip, ror #18
   116e8:	stccs	6, cr4, [r0], {33}	; 0x21
   116ec:			; <UNDEFINED> instruction: 0xe7efd1f3
   116f0:			; <UNDEFINED> instruction: 0x4604b510
   116f4:			; <UNDEFINED> instruction: 0xf7fa6900
   116f8:	movwcs	pc, #3891	; 0xf33	; <UNPREDICTABLE>
   116fc:	movwcc	lr, #18884	; 0x49c4
   11700:	svclt	0x0000bd10
   11704:			; <UNDEFINED> instruction: 0x4604b538
   11708:	strcs	r6, [r0, #-2048]	; 0xfffff800
   1170c:	mrc	7, 3, APSR_nzcv, cr10, cr0, {7}
   11710:	stmib	r4, {r5, r8, fp, sp, lr}^
   11714:			; <UNDEFINED> instruction: 0x81a55500
   11718:			; <UNDEFINED> instruction: 0xff22f7fa
   1171c:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   11720:	svclt	0x0000bd38
   11724:	blmi	7e3fa4 <fchmod@plt+0x7e1558>
   11728:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1172c:	strmi	fp, [sp], -r8, lsl #1
   11730:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
   11734:	strcs	r4, [r0], #-1537	; 0xfffff9ff
   11738:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   1173c:			; <UNDEFINED> instruction: 0xf04f9307
   11740:	vst2.8	{d16-d19}, [pc], r0
   11744:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
   11748:			; <UNDEFINED> instruction: 0xf8ad4401
   1174c:	stmib	sp, {r4, lr}^
   11750:	movwls	r4, #13317	; 0x3405
   11754:			; <UNDEFINED> instruction: 0xff60f7ff
   11758:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
   1175c:	stmvs	fp, {r0, r8}
   11760:			; <UNDEFINED> instruction: 0xf7fab183
   11764:	strmi	pc, [r4], -pc, lsl #29
   11768:			; <UNDEFINED> instruction: 0xf7ff4630
   1176c:	bmi	3d16a0 <fchmod@plt+0x3cec54>
   11770:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   11774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11778:	subsmi	r9, sl, r7, lsl #22
   1177c:	strtmi	sp, [r0], -sp, lsl #2
   11780:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   11784:	mrc2	7, 0, pc, cr6, cr10, {7}
   11788:	strb	r4, [sp, r4, lsl #12]!
   1178c:	strmi	r4, [r2], -r7, lsl #18
   11790:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   11794:	mcrr2	7, 15, pc, r6, cr7	; <UNPREDICTABLE>
   11798:			; <UNDEFINED> instruction: 0xf7f0e7e6
   1179c:	svclt	0x0000ee9e
   117a0:	ldrdeq	r7, [r1], -lr
   117a4:	andeq	r0, r0, r4, lsl #5
   117a8:	muleq	r1, r6, r5
   117ac:	andeq	r3, r0, sl, asr fp
   117b0:			; <UNDEFINED> instruction: 0x4617b5f0
   117b4:	addlt	r4, r9, pc, lsl sl
   117b8:			; <UNDEFINED> instruction: 0x460d4b1f
   117bc:	strcs	r4, [r0], #-1146	; 0xfffffb86
   117c0:	ldmpl	r3, {r0, r9, sl, fp, sp, pc}^
   117c4:	movwls	r6, #30747	; 0x781b
   117c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   117cc:	orrvc	pc, r0, #1325400064	; 0x4f000000
   117d0:	strmi	lr, [r1], #-2509	; 0xfffff633
   117d4:	andsmi	pc, r0, sp, lsr #17
   117d8:	strmi	lr, [r5], #-2509	; 0xfffff633
   117dc:			; <UNDEFINED> instruction: 0xf7f79303
   117e0:	strtmi	pc, [sl], -r1, lsr #27
   117e4:	ldrtmi	r4, [r0], -r1, lsl #12
   117e8:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   117ec:	ldmib	sp, {r6, r7, r8, fp, ip, sp, pc}^
   117f0:	stmvs	fp, {r0, r8}
   117f4:			; <UNDEFINED> instruction: 0xf7fab183
   117f8:	strmi	pc, [r4], -r5, asr #28
   117fc:			; <UNDEFINED> instruction: 0xf7ff4630
   11800:	bmi	3d160c <fchmod@plt+0x3cebc0>
   11804:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   11808:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1180c:	subsmi	r9, sl, r7, lsl #22
   11810:	strtmi	sp, [r0], -sp, lsl #2
   11814:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   11818:	stc2l	7, cr15, [ip, #1000]	; 0x3e8
   1181c:	strb	r4, [sp, r4, lsl #12]!
   11820:	strmi	r4, [r2], -r7, lsl #18
   11824:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   11828:	blx	fff4f80e <fchmod@plt+0xfff4cdc2>
   1182c:			; <UNDEFINED> instruction: 0xf7f0e7e6
   11830:	svclt	0x0000ee54
   11834:	andeq	r7, r1, ip, asr #10
   11838:	andeq	r0, r0, r4, lsl #5
   1183c:	andeq	r7, r1, r2, lsl #10
   11840:	andeq	r3, r0, r6, asr #21
   11844:			; <UNDEFINED> instruction: 0x4604b538
   11848:	subvs	r2, r2, r0, lsl #6
   1184c:	andcs	r6, r1, r1
   11850:	movwcc	lr, #10692	; 0x29c4
   11854:			; <UNDEFINED> instruction: 0xf7f1460d
   11858:	strtmi	lr, [sl], -r6, lsr #17
   1185c:	svclt	0x00142800
   11860:	movwcs	r2, #769	; 0x301
   11864:	andle	r7, r6, r3, lsr #8
   11868:	andcs	r4, r1, r6, lsl #18
   1186c:	ldrhtmi	lr, [r8], -sp
   11870:			; <UNDEFINED> instruction: 0xf7f04479
   11874:	stmdbmi	r4, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   11878:	pop	{r0, sp}
   1187c:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
   11880:	svclt	0x0090f7f0
   11884:	andeq	r6, r0, r8, lsr #4
   11888:	andeq	r3, r0, lr, ror #20
   1188c:			; <UNDEFINED> instruction: 0xb32b7c03
   11890:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   11894:	strmi	r3, [r4], -r1, lsl #6
   11898:	blx	19a32 <fchmod@plt+0x16fe6>
   1189c:	adcvs	pc, r3, r3
   118a0:			; <UNDEFINED> instruction: 0xf0006861
   118a4:	stmiavs	r3!, {r0, r2, r4, r6, r8, fp, ip, sp, lr, pc}^
   118a8:	ble	5a22bc <fchmod@plt+0x59f870>
   118ac:	bicmi	pc, sp, #76, 12	; 0x4c00000
   118b0:	addsne	pc, r9, #76546048	; 0x4900000
   118b4:	bicmi	pc, ip, #204, 12	; 0xcc00000
   118b8:	addsne	pc, r9, #202375168	; 0xc100000
   118bc:	movwcs	pc, #2819	; 0xb03	; <UNPREDICTABLE>
   118c0:	svccc	0x0033f1b3
   118c4:	stmdbmi	r6, {r0, r3, r9, ip, lr, pc}
   118c8:	rscvs	r4, r0, r3, lsl #12
   118cc:	stmdavs	r2!, {r0, sp}
   118d0:	pop	{r0, r3, r4, r5, r6, sl, lr}
   118d4:			; <UNDEFINED> instruction: 0xf7f04010
   118d8:	ldclt	15, cr11, [r0, #-404]	; 0xfffffe6c
   118dc:	svclt	0x00004770
   118e0:	andeq	r6, r0, ip, asr #3
   118e4:	stmdblt	r3, {r0, r1, sl, fp, ip, sp, lr}
   118e8:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
   118ec:	andcs	r6, r1, r2, lsl #16
   118f0:			; <UNDEFINED> instruction: 0xf7f04479
   118f4:	svclt	0x0000bf57
   118f8:	strdeq	r3, [r0], -ip
   118fc:	andcc	r7, r1, r3, lsl #16
   11900:	blcc	87def4 <fchmod@plt+0x87b4a8>
   11904:	stmdale	r5, {r0, r2, r3, r4, r6, r8, r9, fp, sp}
   11908:	blcc	8f950 <fchmod@plt+0x8cf04>
   1190c:	mvnsle	r2, r0, lsl #22
   11910:			; <UNDEFINED> instruction: 0x47704618
   11914:	andcs	r4, r5, #98304	; 0x18000
   11918:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
   1191c:			; <UNDEFINED> instruction: 0xf7f04478
   11920:	stmdbmi	r5, {r0, r2, r3, r6, r7, r8, sl, fp, ip, sp, pc}
   11924:	stmdami	r5, {r0, r2, r9, sp}
   11928:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1192c:	stcllt	7, cr15, [r6, #960]	; 0x3c0
   11930:			; <UNDEFINED> instruction: 0x000061b2
   11934:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   11938:	andeq	r6, r0, ip, ror r1
   1193c:	andeq	r4, r0, r6, asr #3
   11940:			; <UNDEFINED> instruction: 0x4606b570
   11944:	ldrdmi	pc, [r0], #128	; 0x80
   11948:	ldmdblt	r4, {r0, r2, r3, r9, sl, lr}
   1194c:	stmdavs	r4!, {r3, sp, lr, pc}
   11950:	stmdavs	r0!, {r2, r4, r5, r8, ip, sp, pc}^
   11954:			; <UNDEFINED> instruction: 0xf7f04629
   11958:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
   1195c:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
   11960:			; <UNDEFINED> instruction: 0xf7ff2008
   11964:			; <UNDEFINED> instruction: 0xf8d6fb0b
   11968:	strmi	r2, [r3], -r0, asr #1
   1196c:	andsvs	r6, sl, r5, asr #32
   11970:			; <UNDEFINED> instruction: 0xf8c62001
   11974:	ldcllt	0, cr3, [r0, #-768]!	; 0xfffffd00
   11978:			; <UNDEFINED> instruction: 0x4605b538
   1197c:			; <UNDEFINED> instruction: 0xffe0f7ff
   11980:	teqlt	r0, r4, lsl #12
   11984:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   11988:			; <UNDEFINED> instruction: 0xb1234628
   1198c:			; <UNDEFINED> instruction: 0xf7f92105
   11990:	strtmi	pc, [r0], -sp, lsl #31
   11994:	tstcs	r6, r8, lsr sp
   11998:			; <UNDEFINED> instruction: 0xff88f7f9
   1199c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   119a0:			; <UNDEFINED> instruction: 0x460db538
   119a4:	ldrsbtcc	pc, [r4], r1	; <UNPREDICTABLE>
   119a8:	ldmdblt	r3, {r2, r9, sl, lr}
   119ac:	ldmvs	fp, {r1, r2, sp, lr, pc}^
   119b0:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}^
   119b4:	mvnsle	r4, r2, lsr #5
   119b8:	ldclt	0, cr2, [r8, #-0]
   119bc:			; <UNDEFINED> instruction: 0xf7ff2014
   119c0:			; <UNDEFINED> instruction: 0xf8d4fadd
   119c4:			; <UNDEFINED> instruction: 0xf8d510bc
   119c8:	andcs	r3, r0, #184	; 0xb8
   119cc:	strpl	lr, [r0], #-2496	; 0xfffff640
   119d0:			; <UNDEFINED> instruction: 0xf8c46081
   119d4:	stmib	r0, {r2, r3, r4, r5, r7}^
   119d8:			; <UNDEFINED> instruction: 0xb1232303
   119dc:			; <UNDEFINED> instruction: 0xf8c560d8
   119e0:	strhcs	r0, [r1], -r8
   119e4:			; <UNDEFINED> instruction: 0xf8c5bd38
   119e8:			; <UNDEFINED> instruction: 0xe7f800b4
   119ec:	strmi	r4, [r1], -r7, lsl #22
   119f0:	and	r4, r2, fp, ror r4
   119f4:	addmi	r6, sl, #5898240	; 0x5a0000
   119f8:	ldmdavs	fp, {r1, r2, ip, lr, pc}
   119fc:	mvnsle	r2, r0, lsl #22
   11a00:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   11a04:	ldmlt	r8, {ip, sp, lr, pc}
   11a08:	svclt	0x00004770
   11a0c:	andseq	fp, r5, r4, lsl #5
   11a10:	andseq	fp, r5, r2, ror r2
   11a14:	blmi	27eefc <fchmod@plt+0x27c4b0>
   11a18:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   11a1c:	strmi	fp, [r5], -r4, ror #2
   11a20:	stmdavs	r4!, {r0, sp, lr, pc}
   11a24:	stmdavs	r0!, {r2, r6, r8, ip, sp, pc}^
   11a28:	ldrdcc	pc, [r0], #128	; 0x80
   11a2c:	mvnsle	r2, r0, lsl #22
   11a30:	stmdavs	r4!, {r3, r5, r7, r8, r9, sl, lr}
   11a34:	mvnsle	r2, r0, lsl #24
   11a38:	svclt	0x0000bd38
   11a3c:	andseq	fp, r5, ip, asr r2
   11a40:	cfstr32mi	mvfx11, [r4], {16}
   11a44:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   11a48:			; <UNDEFINED> instruction: 0xf86af000
   11a4c:	eorvs	r2, r3, r0, lsl #6
   11a50:	svclt	0x0000bd10
   11a54:	andseq	fp, r5, r0, lsr r2
   11a58:			; <UNDEFINED> instruction: 0x461eb570
   11a5c:	ldrmi	r4, [r5], -r4, lsl #12
   11a60:	ldcl	7, cr15, [ip], {240}	; 0xf0
   11a64:			; <UNDEFINED> instruction: 0x4620b158
   11a68:	mcr	7, 1, pc, cr4, cr0, {7}	; <UNPREDICTABLE>
   11a6c:	stmdacc	r1, {r6, r7, r8, ip, sp, pc}
   11a70:	blcs	2a8b04 <fchmod@plt+0x2a60b8>
   11a74:	movwcs	fp, #3844	; 0xf04
   11a78:	tstle	r7, r3, lsr #8
   11a7c:			; <UNDEFINED> instruction: 0x4628bd70
   11a80:	ldcl	7, cr15, [r2], {240}	; 0xf0
   11a84:			; <UNDEFINED> instruction: 0xf04fb9b0
   11a88:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
   11a8c:	andcs	r4, r5, #229376	; 0x38000
   11a90:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
   11a94:			; <UNDEFINED> instruction: 0xf7f04478
   11a98:			; <UNDEFINED> instruction: 0x4631ed14
   11a9c:			; <UNDEFINED> instruction: 0xf8b2f7f7
   11aa0:	andcs	r4, r5, #180224	; 0x2c000
   11aa4:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
   11aa8:			; <UNDEFINED> instruction: 0xf7f04478
   11aac:	ldrtmi	lr, [r1], -sl, lsl #26
   11ab0:			; <UNDEFINED> instruction: 0xf8a8f7f7
   11ab4:	andcs	r4, r5, #8, 18	; 0x20000
   11ab8:	ldrbtmi	r4, [r9], #-2056	; 0xfffff7f8
   11abc:			; <UNDEFINED> instruction: 0xf7f04478
   11ac0:	ldrtmi	lr, [r1], -r0, lsl #26
   11ac4:			; <UNDEFINED> instruction: 0xf8bcf7f7
   11ac8:	andeq	r6, r0, r6, lsr #1
   11acc:	andeq	r4, r0, ip, asr r0
   11ad0:	andeq	r6, r0, r6, rrx
   11ad4:	andeq	r4, r0, r8, asr #32
   11ad8:	andeq	r6, r0, sl, lsr r0
   11adc:	andeq	r4, r0, r4, lsr r0
   11ae0:			; <UNDEFINED> instruction: 0x461cb510
   11ae4:			; <UNDEFINED> instruction: 0xffb8f7ff
   11ae8:	blle	1baf0 <fchmod@plt+0x190a4>
   11aec:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
   11af0:	stmdami	r5, {r0, r2, r9, sp}
   11af4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   11af8:	stcl	7, cr15, [r2], #960	; 0x3c0
   11afc:			; <UNDEFINED> instruction: 0xf7f74621
   11b00:	svclt	0x0000f881
   11b04:	andeq	r6, r0, r4, ror r0
   11b08:	strdeq	r3, [r0], -sl
   11b0c:			; <UNDEFINED> instruction: 0x4605b538
   11b10:	strmi	r2, [ip], -r8
   11b14:	blx	ffbcfafa <fchmod@plt+0xffbcd0ae>
   11b18:	strmi	lr, [r0, #-2496]	; 0xfffff640
   11b1c:	svclt	0x0000bd38
   11b20:	ldrlt	fp, [r0, #-320]	; 0xfffffec0
   11b24:	strtmi	r4, [r0], -r4, lsl #12
   11b28:			; <UNDEFINED> instruction: 0xf7f06824
   11b2c:	stccs	12, cr14, [r0], {108}	; 0x6c
   11b30:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   11b34:	svclt	0x00004770
   11b38:			; <UNDEFINED> instruction: 0x4604b570
   11b3c:	stmdavs	r6!, {r3, sp}
   11b40:			; <UNDEFINED> instruction: 0xf7f7460d
   11b44:	stmib	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   11b48:	eorvs	r6, r0, r0, lsl #10
   11b4c:	svclt	0x0000bd70
   11b50:			; <UNDEFINED> instruction: 0xf0002900
   11b54:	b	fe032054 <fchmod@plt+0xfe02f608>
   11b58:	svclt	0x00480c01
   11b5c:	cdpne	2, 4, cr4, cr10, cr9, {2}
   11b60:	tsthi	pc, r0	; <UNPREDICTABLE>
   11b64:	svclt	0x00480003
   11b68:	addmi	r4, fp, #805306372	; 0x30000004
   11b6c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   11b70:			; <UNDEFINED> instruction: 0xf0004211
   11b74:	blx	fecf2008 <fchmod@plt+0xfecef5bc>
   11b78:	blx	fec8e58c <fchmod@plt+0xfec8bb40>
   11b7c:	bl	fe84dd88 <fchmod@plt+0xfe84b33c>
   11b80:			; <UNDEFINED> instruction: 0xf1c20202
   11b84:	andge	r0, r4, pc, lsl r2
   11b88:	andne	lr, r2, #0, 22
   11b8c:	andeq	pc, r0, pc, asr #32
   11b90:	svclt	0x00004697
   11b94:	andhi	pc, r0, pc, lsr #7
   11b98:	svcvc	0x00c1ebb3
   11b9c:	bl	10417a4 <fchmod@plt+0x103ed58>
   11ba0:	svclt	0x00280000
   11ba4:	bicvc	lr, r1, #166912	; 0x28c00
   11ba8:	svcvc	0x0081ebb3
   11bac:	bl	10417b4 <fchmod@plt+0x103ed68>
   11bb0:	svclt	0x00280000
   11bb4:	orrvc	lr, r1, #166912	; 0x28c00
   11bb8:	svcvc	0x0041ebb3
   11bbc:	bl	10417c4 <fchmod@plt+0x103ed78>
   11bc0:	svclt	0x00280000
   11bc4:	movtvc	lr, #7075	; 0x1ba3
   11bc8:	svcvc	0x0001ebb3
   11bcc:	bl	10417d4 <fchmod@plt+0x103ed88>
   11bd0:	svclt	0x00280000
   11bd4:	movwvc	lr, #7075	; 0x1ba3
   11bd8:	svcvs	0x00c1ebb3
   11bdc:	bl	10417e4 <fchmod@plt+0x103ed98>
   11be0:	svclt	0x00280000
   11be4:	bicvs	lr, r1, #166912	; 0x28c00
   11be8:	svcvs	0x0081ebb3
   11bec:	bl	10417f4 <fchmod@plt+0x103eda8>
   11bf0:	svclt	0x00280000
   11bf4:	orrvs	lr, r1, #166912	; 0x28c00
   11bf8:	svcvs	0x0041ebb3
   11bfc:	bl	1041804 <fchmod@plt+0x103edb8>
   11c00:	svclt	0x00280000
   11c04:	movtvs	lr, #7075	; 0x1ba3
   11c08:	svcvs	0x0001ebb3
   11c0c:	bl	1041814 <fchmod@plt+0x103edc8>
   11c10:	svclt	0x00280000
   11c14:	movwvs	lr, #7075	; 0x1ba3
   11c18:	svcpl	0x00c1ebb3
   11c1c:	bl	1041824 <fchmod@plt+0x103edd8>
   11c20:	svclt	0x00280000
   11c24:	bicpl	lr, r1, #166912	; 0x28c00
   11c28:	svcpl	0x0081ebb3
   11c2c:	bl	1041834 <fchmod@plt+0x103ede8>
   11c30:	svclt	0x00280000
   11c34:	orrpl	lr, r1, #166912	; 0x28c00
   11c38:	svcpl	0x0041ebb3
   11c3c:	bl	1041844 <fchmod@plt+0x103edf8>
   11c40:	svclt	0x00280000
   11c44:	movtpl	lr, #7075	; 0x1ba3
   11c48:	svcpl	0x0001ebb3
   11c4c:	bl	1041854 <fchmod@plt+0x103ee08>
   11c50:	svclt	0x00280000
   11c54:	movwpl	lr, #7075	; 0x1ba3
   11c58:	svcmi	0x00c1ebb3
   11c5c:	bl	1041864 <fchmod@plt+0x103ee18>
   11c60:	svclt	0x00280000
   11c64:	bicmi	lr, r1, #166912	; 0x28c00
   11c68:	svcmi	0x0081ebb3
   11c6c:	bl	1041874 <fchmod@plt+0x103ee28>
   11c70:	svclt	0x00280000
   11c74:	orrmi	lr, r1, #166912	; 0x28c00
   11c78:	svcmi	0x0041ebb3
   11c7c:	bl	1041884 <fchmod@plt+0x103ee38>
   11c80:	svclt	0x00280000
   11c84:	movtmi	lr, #7075	; 0x1ba3
   11c88:	svcmi	0x0001ebb3
   11c8c:	bl	1041894 <fchmod@plt+0x103ee48>
   11c90:	svclt	0x00280000
   11c94:	movwmi	lr, #7075	; 0x1ba3
   11c98:	svccc	0x00c1ebb3
   11c9c:	bl	10418a4 <fchmod@plt+0x103ee58>
   11ca0:	svclt	0x00280000
   11ca4:	biccc	lr, r1, #166912	; 0x28c00
   11ca8:	svccc	0x0081ebb3
   11cac:	bl	10418b4 <fchmod@plt+0x103ee68>
   11cb0:	svclt	0x00280000
   11cb4:	orrcc	lr, r1, #166912	; 0x28c00
   11cb8:	svccc	0x0041ebb3
   11cbc:	bl	10418c4 <fchmod@plt+0x103ee78>
   11cc0:	svclt	0x00280000
   11cc4:	movtcc	lr, #7075	; 0x1ba3
   11cc8:	svccc	0x0001ebb3
   11ccc:	bl	10418d4 <fchmod@plt+0x103ee88>
   11cd0:	svclt	0x00280000
   11cd4:	movwcc	lr, #7075	; 0x1ba3
   11cd8:	svccs	0x00c1ebb3
   11cdc:	bl	10418e4 <fchmod@plt+0x103ee98>
   11ce0:	svclt	0x00280000
   11ce4:	biccs	lr, r1, #166912	; 0x28c00
   11ce8:	svccs	0x0081ebb3
   11cec:	bl	10418f4 <fchmod@plt+0x103eea8>
   11cf0:	svclt	0x00280000
   11cf4:	orrcs	lr, r1, #166912	; 0x28c00
   11cf8:	svccs	0x0041ebb3
   11cfc:	bl	1041904 <fchmod@plt+0x103eeb8>
   11d00:	svclt	0x00280000
   11d04:	movtcs	lr, #7075	; 0x1ba3
   11d08:	svccs	0x0001ebb3
   11d0c:	bl	1041914 <fchmod@plt+0x103eec8>
   11d10:	svclt	0x00280000
   11d14:	movwcs	lr, #7075	; 0x1ba3
   11d18:	svcne	0x00c1ebb3
   11d1c:	bl	1041924 <fchmod@plt+0x103eed8>
   11d20:	svclt	0x00280000
   11d24:	bicne	lr, r1, #166912	; 0x28c00
   11d28:	svcne	0x0081ebb3
   11d2c:	bl	1041934 <fchmod@plt+0x103eee8>
   11d30:	svclt	0x00280000
   11d34:	orrne	lr, r1, #166912	; 0x28c00
   11d38:	svcne	0x0041ebb3
   11d3c:	bl	1041944 <fchmod@plt+0x103eef8>
   11d40:	svclt	0x00280000
   11d44:	movtne	lr, #7075	; 0x1ba3
   11d48:	svcne	0x0001ebb3
   11d4c:	bl	1041954 <fchmod@plt+0x103ef08>
   11d50:	svclt	0x00280000
   11d54:	movwne	lr, #7075	; 0x1ba3
   11d58:	svceq	0x00c1ebb3
   11d5c:	bl	1041964 <fchmod@plt+0x103ef18>
   11d60:	svclt	0x00280000
   11d64:	biceq	lr, r1, #166912	; 0x28c00
   11d68:	svceq	0x0081ebb3
   11d6c:	bl	1041974 <fchmod@plt+0x103ef28>
   11d70:	svclt	0x00280000
   11d74:	orreq	lr, r1, #166912	; 0x28c00
   11d78:	svceq	0x0041ebb3
   11d7c:	bl	1041984 <fchmod@plt+0x103ef38>
   11d80:	svclt	0x00280000
   11d84:	movteq	lr, #7075	; 0x1ba3
   11d88:	svceq	0x0001ebb3
   11d8c:	bl	1041994 <fchmod@plt+0x103ef48>
   11d90:	svclt	0x00280000
   11d94:	movweq	lr, #7075	; 0x1ba3
   11d98:	svceq	0x0000f1bc
   11d9c:	submi	fp, r0, #72, 30	; 0x120
   11da0:	b	fe723b68 <fchmod@plt+0xfe72111c>
   11da4:	svclt	0x00480f00
   11da8:	ldrbmi	r4, [r0, -r0, asr #4]!
   11dac:	andcs	fp, r0, r8, lsr pc
   11db0:	b	14019c8 <fchmod@plt+0x13fef7c>
   11db4:			; <UNDEFINED> instruction: 0xf04070ec
   11db8:	ldrbmi	r0, [r0, -r1]!
   11dbc:			; <UNDEFINED> instruction: 0xf281fab1
   11dc0:	andseq	pc, pc, #-2147483600	; 0x80000030
   11dc4:	svceq	0x0000f1bc
   11dc8:			; <UNDEFINED> instruction: 0xf002fa23
   11dcc:	submi	fp, r0, #72, 30	; 0x120
   11dd0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   11dd4:			; <UNDEFINED> instruction: 0xf06fbfc8
   11dd8:	svclt	0x00b84000
   11ddc:	andmi	pc, r0, pc, asr #32
   11de0:	stmdalt	lr, {ip, sp, lr, pc}
   11de4:	rscsle	r2, r4, r0, lsl #18
   11de8:	andmi	lr, r3, sp, lsr #18
   11dec:	mrc2	7, 5, pc, cr3, cr15, {7}
   11df0:			; <UNDEFINED> instruction: 0x4006e8bd
   11df4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   11df8:	smlatbeq	r3, r1, fp, lr
   11dfc:	svclt	0x00004770
   11e00:			; <UNDEFINED> instruction: 0xf04fb502
   11e04:			; <UNDEFINED> instruction: 0xf7f00008
   11e08:	vstrlt	s28, [r2, #-616]	; 0xfffffd98
   11e0c:	mvnsmi	lr, #737280	; 0xb4000
   11e10:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   11e14:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   11e18:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   11e1c:	b	1ccfde4 <fchmod@plt+0x1ccd398>
   11e20:	blne	1da301c <fchmod@plt+0x1da05d0>
   11e24:	strhle	r1, [sl], -r6
   11e28:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   11e2c:	svccc	0x0004f855
   11e30:	strbmi	r3, [sl], -r1, lsl #8
   11e34:	ldrtmi	r4, [r8], -r1, asr #12
   11e38:	adcmi	r4, r6, #152, 14	; 0x2600000
   11e3c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   11e40:	svclt	0x000083f8
   11e44:	andeq	r6, r1, sl, ror #7
   11e48:	andeq	r6, r1, r0, ror #7
   11e4c:	svclt	0x00004770
   11e50:	strmi	r4, [r1], -sl, lsl #12
   11e54:			; <UNDEFINED> instruction: 0xf7f02003
   11e58:	svclt	0x0000bd9d
   11e5c:	strmi	r4, [r1], -sl, lsl #12
   11e60:			; <UNDEFINED> instruction: 0xf7f02003
   11e64:	svclt	0x0000bdd1

Disassembly of section .fini:

00011e68 <.fini>:
   11e68:	push	{r3, lr}
   11e6c:	pop	{r3, pc}
