Ghidra,ps2sdk
REG_RCNT0_COUNT,R_EE_T0_COUNT
REG_RCNT0_MODE,R_EE_T0_MODE
REG_RCNT0_TARGET,R_EE_T0_COMP
REG_RCNT0_HOLD,R_EE_T0_HOLD
REG_RCNT1_COUNT,R_EE_T1_COUNT
REG_RCNT1_MODE,R_EE_T1_MODE
REG_RCNT1_TARGET,R_EE_T1_COMP
REG_RCNT1_HOLD,R_EE_T1_HOLD
REG_RCNT2_COUNT,R_EE_T2_COUNT
REG_RCNT2_MODE,R_EE_T2_MODE
REG_RCNT2_TARGET,R_EE_T2_COMP
REG_RCNT3_COUNT,R_EE_T3_COUNT
REG_RCNT3_MODE,R_EE_T3_MODE
REG_RCNT3_TARGET,R_EE_T3_COMP
REG_IPU_CMD,R_EE_IPU_CMD
REG_IPU_CTRL,R_EE_IPU_CTRL
REG_IPU_BP,R_EE_IPU_BP
REG_IPU_TOP,R_EE_IPU_TOP
REG_GIF_CTRL,R_EE_GIF_CTRL
REG_GIF_MODE,R_EE_GIF_MODE
REG_GIF_STAT,R_EE_GIF_STAT
REG_GIF_TAG0,R_EE_GIF_TAG0
REG_GIF_TAG1,R_EE_GIF_TAG1
REG_GIF_TAG2,R_EE_GIF_TAG2
REG_GIF_TAG3,R_EE_GIF_TAG3
REG_GIF_CNT,R_EE_GIF_CNT
REG_GIF_P3CNT,R_EE_GIF_P3CNT
REG_GIF_P3TAG,R_EE_GIF_P3TAG
REG_VIF0_STAT,R_EE_VIF0_STAT
REG_VIF0_FBRST,R_EE_VIF0_FBRST
REG_VIF0_ERR,R_EE_VIF0_ERR
REG_VIF0_MARK,R_EE_VIF0_MARK
REG_VIF0_CYCLE,R_EE_VIF0_CYCLE
REG_VIF0_MODE,R_EE_VIF0_MODE
REG_VIF0_NUM,R_EE_VIF0_NUM
REG_VIF0_MASK,R_EE_VIF0_MASK
REG_VIF0_CODE,R_EE_VIF0_CODE
REG_VIF0_ITOPS,R_EE_VIF0_ITOPS
REG_VIF0_ITOP,R_EE_VIF0_ITOP
REG_VIF0_ROW0,R_EE_VIF0_R0
REG_VIF0_ROW1,R_EE_VIF0_R1
REG_VIF0_ROW2,R_EE_VIF0_R2
REG_VIF0_ROW3,R_EE_VIF0_R3
REG_VIF0_COL0,R_EE_VIF0_C0
REG_VIF0_COL1,R_EE_VIF0_C1
REG_VIF0_COL2,R_EE_VIF0_C2
REG_VIF0_COL3,R_EE_VIF0_C3
REG_VIF1_STAT,R_EE_VIF1_STAT
REG_VIF1_FBRST,R_EE_VIF1_FBRST
REG_VIF1_ERR,R_EE_VIF1_ERR
REG_VIF1_MARK,R_EE_VIF1_MARK
REG_VIF1_CYCLE,R_EE_VIF1_CYCLE
REG_VIF1_MODE,R_EE_VIF1_MODE
REG_VIF1_NUM,R_EE_VIF1_NUM
REG_VIF1_MASK,R_EE_VIF1_MASK
REG_VIF1_CODE,R_EE_VIF1_CODE
REG_VIF1_ITOPS,R_EE_VIF1_ITOPS
REG_VIF1_BASE,R_EE_VIF1_BASE
REG_VIF1_OFST,R_EE_VIF1_OFST
REG_VIF1_TOPS,R_EE_VIF1_TOPS
REG_VIF1_ITOP,R_EE_VIF1_ITOP
REG_VIF1_TOP,R_EE_VIF1_TOP
REG_VIF1_ROW0,R_EE_VIF1_R0
REG_VIF1_ROW1,R_EE_VIF1_R1
REG_VIF1_ROW2,R_EE_VIF1_R2
REG_VIF1_ROW3,R_EE_VIF1_R3
REG_VIF1_COL0,R_EE_VIF1_C0
REG_VIF1_COL1,R_EE_VIF1_C1
REG_VIF1_COL2,R_EE_VIF1_C2
REG_VIF1_COL3,R_EE_VIF1_C3
REG_VIF0_FIFO,R_EE_VIF0_FIFO
REG_VIF1_FIFO,R_EE_VIF1_FIFO
REG_GIF_FIFO,R_EE_GIF_FIFO
REG_IPU_OUT_FIFO,R_EE_IPU_out_FIFO
REG_IPU_IN_FIFO,R_EE_IPU_in_FIFO
REG_DMAC_0_VIF0_CHCR,R_EE_D0_CHCR
REG_DMAC_0_VIF0_MADR,R_EE_D0_MADR
REG_DMAC_0_VIF0_QWC,R_EE_D0_QWC
REG_DMAC_0_VIF0_TADR,R_EE_D0_TADR
REG_DMAC_0_VIF0_ASR0,R_EE_D0_ASR0
REG_DMAC_0_VIF0_ASR1,R_EE_D0_ASR1
REG_DMAC_1_VIF1_CHCR,R_EE_D1_CHCR
REG_DMAC_1_VIF1_MADR,R_EE_D1_MADR
REG_DMAC_1_VIF1_QWC,R_EE_D1_QWC
REG_DMAC_1_VIF1_TADR,R_EE_D1_TADR
REG_DMAC_1_VIF1_ASR0,R_EE_D1_ASR0
REG_DMAC_1_VIF1_ASR1,R_EE_D1_ASR1
REG_DMAC_2_GIF_CHCR,R_EE_D2_CHCR
REG_DMAC_2_GIF_MADR,R_EE_D2_MADR
REG_DMAC_2_GIF_QWC,R_EE_D2_QWC
REG_DMAC_2_GIF_TADR,R_EE_D2_TADR
REG_DMAC_2_GIF_ASR0,R_EE_D2_ASR0
REG_DMAC_2_GIF_ASR1,R_EE_D2_ASR1
REG_DMAC_3_IPU_FROM_CHCR,R_EE_D3_CHCR
REG_DMAC_3_IPU_FROM_MADR,R_EE_D3_MADR
REG_DMAC_3_IPU_FROM_QWC,R_EE_D3_QWC
REG_DMAC_4_IPU_TO_CHCR,R_EE_D4_CHCR
REG_DMAC_4_IPU_TO_MADR,R_EE_D4_MADR
REG_DMAC_4_IPU_TO_QWC,R_EE_D4_QWC
REG_DMAC_4_IPU_TO_TADR,R_EE_D4_TADR
REG_DMAC_5_SIF0_CHCR,R_EE_D5_CHCR
REG_DMAC_5_SIF0_MADR,R_EE_D5_MADR
REG_DMAC_5_SIF0_QWC,R_EE_D5_QWC
REG_DMAC_6_SIF1_CHCR,R_EE_D6_CHCR
REG_DMAC_6_SIF1_MADR,R_EE_D6_MADR
REG_DMAC_6_SIF1_QWC,R_EE_D6_QWC
REG_DMAC_6_SIF1_TADR,R_EE_D6_TADR
REG_DMAC_7_SIF2_CHCR,R_EE_D7_CHCR
REG_DMAC_7_SIF2_MADR,R_EE_D7_MADR
REG_DMAC_7_SIF2_QWC,R_EE_D7_QWC
REG_DMAC_8_SPR_FROM_CHCR,R_EE_D8_CHCR
REG_DMAC_8_SPR_FROM_MADR,R_EE_D8_MADR
REG_DMAC_8_SPR_FROM_QWC,R_EE_D8_QWC
REG_DMAC_8_SPR_FROM_SADR,R_EE_D8_SADR
REG_DMAC_9_SPR_TO_CHCR,R_EE_D9_CHCR
REG_DMAC_9_SPR_TO_MADR,R_EE_D9_MADR
REG_DMAC_9_SPR_TO_QWC,R_EE_D9_QWC
REG_DMAC_9_SPR_TO_TADR,R_EE_D9_TADR
REG_DMAC_9_SPR_TO_SADR,R_EE_D9_SADR
REG_DMAC_CTRL,R_EE_D_CTRL
REG_DMAC_STAT,R_EE_D_STAT
REG_DMAC_PCR,R_EE_D_PCR
REG_DMAC_SQWC,R_EE_D_SQWC
REG_DMAC_RBSR,R_EE_D_RBSR
REG_DMAC_RBOR,R_EE_D_RBOR
REG_DMAC_STADR,R_EE_D_STADR
REG_INTC_STAT,R_EE_I_STAT
REG_INTC_MASK,R_EE_I_MASK
REG_SIO_LCR,R_EE_SIO_LCR
REG_SIO_LSR,R_EE_SIO_LSR
REG_SIO_IER,R_EE_SIO_IER
REG_SIO_ISR,R_EE_SIO_ISR
REG_SIO_FCR,R_EE_SIO_FCR
REG_SIO_BGR,R_EE_SIO_BRC
REG_SIO_TXFIFO,R_EE_SIO_TXFIFO
REG_SIO_RXFIFO,R_EE_SIO_RXFIFO
REG_SIF_MSCOM,R_EE_SBUS_REG_BASE
REG_SIF_SMCOM,R_EE_SBUS_SADDR
REG_SIF_MSFLAG,R_EE_SBUS_MSFLAG
REG_SIF_SMFLAG,R_EE_SBUS_SMFLAG
REG_SIF_CONTROL,R_EE_SBUS_REG40
REG_SIF_F250,R_EE_SBUS_REG50
REG_SIF_F260,R_EE_SBUS_REG60
REG_SIF_F300,R_EE_PGIF_REG_BASE
REG_SIF_F380,R_EE_PGIF_CFIFO_STAT
REG_DMAC_ENABLER,R_EE_D_ENABLER
REG_DMAC_ENABLEW,R_EE_D_ENABLEW
REG_GS_PMODE,R_EE_GS_PMODE
REG_GS_SMODE1,R_EE_GS_SMODE1
REG_GS_SMODE2,R_EE_GS_SMODE2
REG_GS_SRFSH,R_EE_GS_SRFSH
REG_GS_SYNCH1,R_EE_GS_SYNCH1
REG_GS_SYNCH2,R_EE_GS_SYNCH2
REG_GS_SYNCV,R_EE_GS_SYNCV
REG_GS_DISPFB1,R_EE_GS_DISPFB1
REG_GS_DISPLAY1,R_EE_GS_DISPLAY1
REG_GS_DISPFB2,R_EE_GS_DISPFB2
REG_GS_DISPLAY2,R_EE_GS_DISPLAY2
REG_GS_EXTBUF,R_EE_GS_EXTBUF
REG_GS_EXTDATA,R_EE_GS_EXTDATA
REG_GS_EXTWRITE,R_EE_GS_EXTWRITE
REG_GS_BGCOLOR,R_EE_GS_BGCOLOR
REG_GS_CSR,R_EE_GS_CSR
REG_GS_IMR,R_EE_GS_IMR
REG_GS_BUSDIR,R_EE_GS_BUSDIR
