

\resumeProjectHeading{\textbf{32-Bit RISC CPU Design \& Implementation} $|$ \emph{Verilog/VHDL, FPGA, Quartus II, ModelSim, Git}}{\textbf{Apr 2025}}
      \resumeProjectDescription{Individual project at university}
      {
      \textbf{Designed and implemented} a custom 32-bit RISC CPU in \textbf{Verilog/VHDL}, integrating a datapath, ALU, register file, control unit (FSM), and instruction memory to execute arithmetic, logic, and branching operations.
      % \textbf{Developed and implemented} a long-range communication system for a battle bot and controller, leveraging the \textbf{nRF24L01} module and \textbf{ESP32} for \textbf{reliable radio-frequency communication}.
      }
      \resumeItemListStart
        \resumeItem{\textbf{Engineered} a multi-cycle processor architecture with a \textbf{256-word x 32-bit RAM}, optimizing ALU and control logic for efficient instruction execution.}
        \resumeItem{\textbf{Simulated}, \textbf{verified}, and \textbf{synthesized} CPU performance in Quartus II, leveraging \textbf{ModelSim timing analysis} to optimize instruction latency and FSM transitions.}
        \resumeItem{Deployed on an Altera DE2 FPGA, validating execution with real-time hardware testing.}
        % \resumeItem{\textbf{Engineered} communication protocols to \textbf{improve transmission efficiency by 15\%}, reduce latency, and enhance data integrity over long distances. \textbf{Integrated ESP32} for real-time data transmission to a remote server and \textbf{conducted comprehensive testing and validation} to ensure scalability and reliable communication over distances \textbf{up to 25 meters}.}
        % \resumeItem{\textbf{Conducted comprehensive testing and validation} to ensure scalability and consistent communication across extended distances up to \textbf{25 meters}.}
      \resumeItemListEnd

