###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       139476   # Number of WRITE/WRITEP commands
num_reads_done                 =      1655289   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1290530   # Number of read row buffer hits
num_read_cmds                  =      1655281   # Number of READ/READP commands
num_writes_done                =       139498   # Number of read requests issued
num_write_row_hits             =        92538   # Number of write row buffer hits
num_act_cmds                   =       414914   # Number of ACT commands
num_pre_cmds                   =       414884   # Number of PRE commands
num_ondemand_pres              =       388495   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9505548   # Cyles of rank active rank.0
rank_active_cycles.1           =      9320448   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       494452   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       679552   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1678157   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        48458   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15234   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10644   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8438   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6436   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4243   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2972   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2207   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1703   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16360   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           27   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =           53   # Write cmd latency (cycles)
write_latency[80-99]           =          146   # Write cmd latency (cycles)
write_latency[100-119]         =          228   # Write cmd latency (cycles)
write_latency[120-139]         =          348   # Write cmd latency (cycles)
write_latency[140-159]         =          463   # Write cmd latency (cycles)
write_latency[160-179]         =          624   # Write cmd latency (cycles)
write_latency[180-199]         =          802   # Write cmd latency (cycles)
write_latency[200-]            =       136738   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       347241   # Read request latency (cycles)
read_latency[40-59]            =       149459   # Read request latency (cycles)
read_latency[60-79]            =       167573   # Read request latency (cycles)
read_latency[80-99]            =       107318   # Read request latency (cycles)
read_latency[100-119]          =        87869   # Read request latency (cycles)
read_latency[120-139]          =        77366   # Read request latency (cycles)
read_latency[140-159]          =        61533   # Read request latency (cycles)
read_latency[160-179]          =        51545   # Read request latency (cycles)
read_latency[180-199]          =        44314   # Read request latency (cycles)
read_latency[200-]             =       561063   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.96264e+08   # Write energy
read_energy                    =  6.67409e+09   # Read energy
act_energy                     =   1.1352e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.37337e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.26185e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93146e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81596e+09   # Active standby energy rank.1
average_read_latency           =      254.036   # Average read request latency (cycles)
average_interarrival           =       5.5714   # Average request interarrival latency (cycles)
total_energy                   =  2.15212e+10   # Total energy (pJ)
average_power                  =      2152.12   # Average power (mW)
average_bandwidth              =      15.3155   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       140293   # Number of WRITE/WRITEP commands
num_reads_done                 =      1695991   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1320616   # Number of read row buffer hits
num_read_cmds                  =      1695989   # Number of READ/READP commands
num_writes_done                =       140318   # Number of read requests issued
num_write_row_hits             =        91618   # Number of write row buffer hits
num_act_cmds                   =       427420   # Number of ACT commands
num_pre_cmds                   =       427390   # Number of PRE commands
num_ondemand_pres              =       400988   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9477986   # Cyles of rank active rank.0
rank_active_cycles.1           =      9385942   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       522014   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       614058   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1719861   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        48843   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15076   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10870   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8542   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6317   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4031   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2870   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2154   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1545   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16236   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           16   # Write cmd latency (cycles)
write_latency[40-59]           =           20   # Write cmd latency (cycles)
write_latency[60-79]           =           43   # Write cmd latency (cycles)
write_latency[80-99]           =           84   # Write cmd latency (cycles)
write_latency[100-119]         =          186   # Write cmd latency (cycles)
write_latency[120-139]         =          221   # Write cmd latency (cycles)
write_latency[140-159]         =          351   # Write cmd latency (cycles)
write_latency[160-179]         =          517   # Write cmd latency (cycles)
write_latency[180-199]         =          626   # Write cmd latency (cycles)
write_latency[200-]            =       138226   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       341734   # Read request latency (cycles)
read_latency[40-59]            =       149309   # Read request latency (cycles)
read_latency[60-79]            =       168436   # Read request latency (cycles)
read_latency[80-99]            =       108295   # Read request latency (cycles)
read_latency[100-119]          =        88910   # Read request latency (cycles)
read_latency[120-139]          =        78954   # Read request latency (cycles)
read_latency[140-159]          =        63783   # Read request latency (cycles)
read_latency[160-179]          =        53629   # Read request latency (cycles)
read_latency[180-199]          =        46642   # Read request latency (cycles)
read_latency[200-]             =       596294   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.00343e+08   # Write energy
read_energy                    =  6.83823e+09   # Read energy
act_energy                     =  1.16942e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.50567e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.94748e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91426e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85683e+09   # Active standby energy rank.1
average_read_latency           =      274.559   # Average read request latency (cycles)
average_interarrival           =      5.44552   # Average request interarrival latency (cycles)
total_energy                   =   2.1729e+10   # Total energy (pJ)
average_power                  =       2172.9   # Average power (mW)
average_bandwidth              =      15.6698   # Average bandwidth
