Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 05:09:31 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/rgb_tr/NonUniformILP/rgb_tr_NonUniformILP_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subtract1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 1.049ns (29.759%)  route 2.476ns (70.241%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 6.769 - 4.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.355ns (routing 0.921ns, distribution 1.434ns)
  Clock Net Delay (Destination): 2.102ns (routing 0.836ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.607     0.607 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.607    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.607 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.930    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.958 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=5038, routed)        2.355     3.313    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X126Y379       FDCE                                         r  Delay1No12_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y379       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.391 r  Delay1No12_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.446     3.837    Delay1No12_instance/Q[4]
    SLICE_X127Y383       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.960 r  Delay1No12_instance/geqOp_carry_i_14__1/O
                         net (fo=1, routed)           0.010     3.970    Subtract1_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X127Y383       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.125 r  Subtract1_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.151    Subtract1_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y384       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.166 r  Subtract1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.192    Subtract1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y385       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.244 r  Subtract1_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.308     4.552    Delay1No13_instance/CO[0]
    SLICE_X129Y384       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.163     4.715 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__1/O
                         net (fo=3, routed)           0.462     5.177    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X123Y384       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     5.274 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.157     5.431    Delay1No12_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X126Y384       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     5.556 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__1/O
                         net (fo=34, routed)          0.396     5.952    Delay1No13_instance/shiftVal__5[0]
    SLICE_X128Y380       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     6.104 r  Delay1No13_instance/shiftedFracY_d1[15]_i_2__1/O
                         net (fo=4, routed)           0.243     6.347    Delay1No12_instance/level2[2]
    SLICE_X131Y384       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     6.436 r  Delay1No12_instance/shiftedFracY_d1[3]_i_1__1/O
                         net (fo=2, routed)           0.402     6.838    Subtract1_1_impl_instance/FPAddSubOp_instance/level4__0[3]
    SLICE_X127Y383       FDRE                                         r  Subtract1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AV14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AV14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.356     4.356 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.356    clk_IBUF_inst/OUT
    AV14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.356 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.643    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.667 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=5038, routed)        2.102     6.769    Subtract1_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y383       FDRE                                         r  Subtract1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.457     7.227    
                         clock uncertainty           -0.035     7.191    
    SLICE_X127Y383       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.216    Subtract1_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  0.378    




