<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › mm › page.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>page.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003, 04, 05 Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> * Copyright (C) 2007  Maciej W. Rozycki</span>
<span class="cm"> * Copyright (C) 2008  Thiemo Seufer</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/proc_fs.h&gt;</span>

<span class="cp">#include &lt;asm/bugs.h&gt;</span>
<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/inst.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/prefetch.h&gt;</span>
<span class="cp">#include &lt;asm/bootinfo.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/war.h&gt;</span>

<span class="cp">#ifdef CONFIG_SIBYTE_DMA_PAGEOPS</span>
<span class="cp">#include &lt;asm/sibyte/sb1250.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_regs.h&gt;</span>
<span class="cp">#include &lt;asm/sibyte/sb1250_dma.h&gt;</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;asm/uasm.h&gt;</span>

<span class="cm">/* Registers used in the assembled routines. */</span>
<span class="cp">#define ZERO 0</span>
<span class="cp">#define AT 2</span>
<span class="cp">#define A0 4</span>
<span class="cp">#define A1 5</span>
<span class="cp">#define A2 6</span>
<span class="cp">#define T0 8</span>
<span class="cp">#define T1 9</span>
<span class="cp">#define T2 10</span>
<span class="cp">#define T3 11</span>
<span class="cp">#define T9 25</span>
<span class="cp">#define RA 31</span>

<span class="cm">/* Handle labels (which must be positive integers). */</span>
<span class="k">enum</span> <span class="n">label_id</span> <span class="p">{</span>
	<span class="n">label_clear_nopref</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">label_clear_pref</span><span class="p">,</span>
	<span class="n">label_copy_nopref</span><span class="p">,</span>
	<span class="n">label_copy_pref_both</span><span class="p">,</span>
	<span class="n">label_copy_pref_store</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">UASM_L_LA</span><span class="p">(</span><span class="n">_clear_nopref</span><span class="p">)</span>
<span class="n">UASM_L_LA</span><span class="p">(</span><span class="n">_clear_pref</span><span class="p">)</span>
<span class="n">UASM_L_LA</span><span class="p">(</span><span class="n">_copy_nopref</span><span class="p">)</span>
<span class="n">UASM_L_LA</span><span class="p">(</span><span class="n">_copy_pref_both</span><span class="p">)</span>
<span class="n">UASM_L_LA</span><span class="p">(</span><span class="n">_copy_pref_store</span><span class="p">)</span>

<span class="cm">/* We need one branch and therefore one relocation per target label. */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uasm_label</span> <span class="n">__cpuinitdata</span> <span class="n">labels</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uasm_reloc</span> <span class="n">__cpuinitdata</span> <span class="n">relocs</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

<span class="cp">#define cpu_is_r4600_v1_x()	((read_c0_prid() &amp; 0xfffffff0) == 0x00002010)</span>
<span class="cp">#define cpu_is_r4600_v2_x()	((read_c0_prid() &amp; 0xfffffff0) == 0x00002020)</span>

<span class="cm">/*</span>
<span class="cm"> * Maximum sizes:</span>
<span class="cm"> *</span>
<span class="cm"> * R4000 128 bytes S-cache:		0x058 bytes</span>
<span class="cm"> * R4600 v1.7:				0x05c bytes</span>
<span class="cm"> * R4600 v2.0:				0x060 bytes</span>
<span class="cm"> * With prefetching, 16 word strides	0x120 bytes</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">clear_page_array</span><span class="p">[</span><span class="mh">0x120</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_SIBYTE_DMA_PAGEOPS</span>
<span class="kt">void</span> <span class="n">clear_page_cpu</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">alias</span><span class="p">(</span><span class="s">&quot;clear_page_array&quot;</span><span class="p">)));</span>
<span class="cp">#else</span>
<span class="kt">void</span> <span class="n">clear_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">alias</span><span class="p">(</span><span class="s">&quot;clear_page_array&quot;</span><span class="p">)));</span>
<span class="cp">#endif</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">clear_page</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Maximum sizes:</span>
<span class="cm"> *</span>
<span class="cm"> * R4000 128 bytes S-cache:		0x11c bytes</span>
<span class="cm"> * R4600 v1.7:				0x080 bytes</span>
<span class="cm"> * R4600 v2.0:				0x07c bytes</span>
<span class="cm"> * With prefetching, 16 word strides	0x540 bytes</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">copy_page_array</span><span class="p">[</span><span class="mh">0x540</span> <span class="o">/</span> <span class="mi">4</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_SIBYTE_DMA_PAGEOPS</span>
<span class="kt">void</span>
<span class="n">copy_page_cpu</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">to</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">from</span><span class="p">)</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">alias</span><span class="p">(</span><span class="s">&quot;copy_page_array&quot;</span><span class="p">)));</span>
<span class="cp">#else</span>
<span class="kt">void</span> <span class="n">copy_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">to</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">from</span><span class="p">)</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">alias</span><span class="p">(</span><span class="s">&quot;copy_page_array&quot;</span><span class="p">)));</span>
<span class="cp">#endif</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">copy_page</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">pref_bias_clear_store</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">pref_bias_copy_load</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">pref_bias_copy_store</span> <span class="n">__cpuinitdata</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">pref_src_mode</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">pref_dst_mode</span> <span class="n">__cpuinitdata</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">clear_word_size</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">copy_word_size</span> <span class="n">__cpuinitdata</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">half_clear_loop_size</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">half_copy_loop_size</span> <span class="n">__cpuinitdata</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">cache_line_size</span> <span class="n">__cpuinitdata</span><span class="p">;</span>
<span class="cp">#define cache_line_mask() (cache_line_size - 1)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__cpuinit</span>
<span class="nf">pg_addiu</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg1</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg2</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span> <span class="o">&amp;&amp;</span> <span class="n">DADDI_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">r4k_daddiu_bug</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&gt;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">uasm_i_lui</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">uasm_rel_hi</span><span class="p">(</span><span class="n">off</span><span class="p">));</span>
			<span class="n">uasm_i_addiu</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">uasm_rel_lo</span><span class="p">(</span><span class="n">off</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">uasm_i_addiu</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">uasm_i_daddu</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg1</span><span class="p">,</span> <span class="n">reg2</span><span class="p">,</span> <span class="n">T9</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&gt;</span> <span class="mh">0x7fff</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">uasm_i_lui</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">uasm_rel_hi</span><span class="p">(</span><span class="n">off</span><span class="p">));</span>
			<span class="n">uasm_i_addiu</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">T9</span><span class="p">,</span> <span class="n">uasm_rel_lo</span><span class="p">(</span><span class="n">off</span><span class="p">));</span>
			<span class="n">UASM_i_ADDU</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg1</span><span class="p">,</span> <span class="n">reg2</span><span class="p">,</span> <span class="n">T9</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">UASM_i_ADDIU</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg1</span><span class="p">,</span> <span class="n">reg2</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">set_prefetch_parameters</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span> <span class="o">||</span> <span class="n">cpu_has_64bit_zero_reg</span><span class="p">)</span>
		<span class="n">clear_word_size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clear_word_size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span><span class="p">)</span>
		<span class="n">copy_word_size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">copy_word_size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The pref&#39;s used here are using &quot;streaming&quot; hints, which cause the</span>
<span class="cm">	 * copied data to be kicked out of the cache sooner.  A page copy often</span>
<span class="cm">	 * ends up copying a lot more data than is commonly used, so this seems</span>
<span class="cm">	 * to make sense in terms of reducing cache pollution, but I&#39;ve no real</span>
<span class="cm">	 * performance data to back this up.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_prefetch</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * XXX: Most prefetch bias values in here are based on</span>
<span class="cm">		 * guesswork.</span>
<span class="cm">		 */</span>
		<span class="n">cache_line_size</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CPU_R5500</span>:
		<span class="k">case</span> <span class="n">CPU_TX49XX</span>:
			<span class="cm">/* These processors only support the Pref_Load. */</span>
			<span class="n">pref_bias_copy_load</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">CPU_RM9000</span>:
			<span class="cm">/*</span>
<span class="cm">			 * As a workaround for erratum G105 which make the</span>
<span class="cm">			 * PrepareForStore hint unusable we fall back to</span>
<span class="cm">			 * StoreRetained on the RM9000.  Once it is known which</span>
<span class="cm">			 * versions of the RM9000 we&#39;ll be able to condition-</span>
<span class="cm">			 * alize this.</span>
<span class="cm">			 */</span>

		<span class="k">case</span> <span class="n">CPU_R10000</span>:
		<span class="k">case</span> <span class="n">CPU_R12000</span>:
		<span class="k">case</span> <span class="n">CPU_R14000</span>:
			<span class="cm">/*</span>
<span class="cm">			 * Those values have been experimentally tuned for an</span>
<span class="cm">			 * Origin 200.</span>
<span class="cm">			 */</span>
			<span class="n">pref_bias_clear_store</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
			<span class="n">pref_bias_copy_load</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
			<span class="n">pref_bias_copy_store</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
			<span class="n">pref_src_mode</span> <span class="o">=</span> <span class="n">Pref_LoadStreamed</span><span class="p">;</span>
			<span class="n">pref_dst_mode</span> <span class="o">=</span> <span class="n">Pref_StoreStreamed</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">CPU_SB1</span>:
		<span class="k">case</span> <span class="n">CPU_SB1A</span>:
			<span class="n">pref_bias_clear_store</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">pref_bias_copy_load</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">pref_bias_copy_store</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * SB1 pass1 Pref_LoadStreamed/Pref_StoreStreamed</span>
<span class="cm">			 * hints are broken.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">current_cpu_type</span><span class="p">()</span> <span class="o">==</span> <span class="n">CPU_SB1</span> <span class="o">&amp;&amp;</span>
			    <span class="p">(</span><span class="n">current_cpu_data</span><span class="p">.</span><span class="n">processor_id</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pref_src_mode</span> <span class="o">=</span> <span class="n">Pref_Load</span><span class="p">;</span>
				<span class="n">pref_dst_mode</span> <span class="o">=</span> <span class="n">Pref_Store</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">pref_src_mode</span> <span class="o">=</span> <span class="n">Pref_LoadStreamed</span><span class="p">;</span>
				<span class="n">pref_dst_mode</span> <span class="o">=</span> <span class="n">Pref_StoreStreamed</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">pref_bias_clear_store</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">pref_bias_copy_load</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
			<span class="n">pref_bias_copy_store</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
			<span class="n">pref_src_mode</span> <span class="o">=</span> <span class="n">Pref_LoadStreamed</span><span class="p">;</span>
			<span class="n">pref_dst_mode</span> <span class="o">=</span> <span class="n">Pref_PrepareForStore</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_s</span><span class="p">)</span>
			<span class="n">cache_line_size</span> <span class="o">=</span> <span class="n">cpu_scache_line_size</span><span class="p">();</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_p</span><span class="p">)</span>
			<span class="n">cache_line_size</span> <span class="o">=</span> <span class="n">cpu_dcache_line_size</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="cm">/*</span>
<span class="cm">	 * Too much unrolling will overflow the available space in</span>
<span class="cm">	 * clear_space_array / copy_page_array.</span>
<span class="cm">	 */</span>
	<span class="n">half_clear_loop_size</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">clear_word_size</span><span class="p">,</span>
				   <span class="n">max</span><span class="p">(</span><span class="n">cache_line_size</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">,</span>
				       <span class="mi">4</span> <span class="o">*</span> <span class="n">clear_word_size</span><span class="p">));</span>
	<span class="n">half_copy_loop_size</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">,</span>
				  <span class="n">max</span><span class="p">(</span><span class="n">cache_line_size</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">,</span>
				      <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_clear_store</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span> <span class="o">||</span> <span class="n">cpu_has_64bit_zero_reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uasm_i_sd</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">uasm_i_sw</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_clear_pref</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="n">cache_line_mask</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_clear_store</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uasm_i_pref</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">pref_dst_mode</span><span class="p">,</span> <span class="n">pref_bias_clear_store</span> <span class="o">+</span> <span class="n">off</span><span class="p">,</span>
			    <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cache_line_size</span> <span class="o">==</span> <span class="p">(</span><span class="n">half_clear_loop_size</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_s</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">uasm_i_cache</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">Create_Dirty_Excl_SD</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_p</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V1_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v1_x</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V2_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v2_x</span><span class="p">())</span>
				<span class="n">uasm_i_lw</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">AT</span><span class="p">);</span>

			<span class="n">uasm_i_cache</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">Create_Dirty_Excl_D</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_clear_page</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">off</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">clear_page_array</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uasm_label</span> <span class="o">*</span><span class="n">l</span> <span class="o">=</span> <span class="n">labels</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uasm_reloc</span> <span class="o">*</span><span class="n">r</span> <span class="o">=</span> <span class="n">relocs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">labels</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">labels</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">relocs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">relocs</span><span class="p">));</span>

	<span class="n">set_prefetch_parameters</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * This algorithm makes the following assumptions:</span>
<span class="cm">	 *   - The prefetch bias is a multiple of 2 words.</span>
<span class="cm">	 *   - The prefetch bias is less than one page.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pref_bias_clear_store</span> <span class="o">%</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">clear_word_size</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">&lt;</span> <span class="n">pref_bias_clear_store</span><span class="p">);</span>

	<span class="n">off</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="n">pref_bias_clear_store</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&gt;</span> <span class="mh">0xffff</span> <span class="o">||</span> <span class="o">!</span><span class="n">pref_bias_clear_store</span><span class="p">)</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">uasm_i_ori</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V2_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v2_x</span><span class="p">())</span>
		<span class="n">uasm_i_lui</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">AT</span><span class="p">,</span> <span class="mh">0xa000</span><span class="p">);</span>

	<span class="n">off</span> <span class="o">=</span> <span class="n">cache_line_size</span> <span class="o">?</span> <span class="n">min</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">pref_bias_clear_store</span> <span class="o">/</span> <span class="n">cache_line_size</span><span class="p">)</span>
	                        <span class="o">*</span> <span class="n">cache_line_size</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">off</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">build_clear_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">-</span><span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">-=</span> <span class="n">cache_line_size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">uasm_l_clear_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">build_clear_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_clear_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">+=</span> <span class="n">clear_word_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="n">half_clear_loop_size</span><span class="p">);</span>
	<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
	<span class="n">off</span> <span class="o">=</span> <span class="o">-</span><span class="n">off</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">build_clear_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">==</span> <span class="o">-</span><span class="n">clear_word_size</span><span class="p">)</span>
			<span class="n">uasm_il_bne</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">label_clear_pref</span><span class="p">);</span>
		<span class="n">build_clear_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">+=</span> <span class="n">clear_word_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_clear_store</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">pref_bias_clear_store</span><span class="p">);</span>
		<span class="n">uasm_l_clear_nopref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">build_clear_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="n">clear_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="n">half_clear_loop_size</span><span class="p">);</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="o">-</span><span class="n">off</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">==</span> <span class="o">-</span><span class="n">clear_word_size</span><span class="p">)</span>
				<span class="n">uasm_il_bne</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span>
					    <span class="n">label_clear_nopref</span><span class="p">);</span>
			<span class="n">build_clear_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="n">clear_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">uasm_i_jr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">RA</span><span class="p">);</span>
	<span class="n">uasm_i_nop</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">buf</span> <span class="o">&gt;</span> <span class="n">clear_page_array</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clear_page_array</span><span class="p">));</span>

	<span class="n">uasm_resolve_relocs</span><span class="p">(</span><span class="n">relocs</span><span class="p">,</span> <span class="n">labels</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Synthesized clear page handler (%u instructions).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">buf</span> <span class="o">-</span> <span class="n">clear_page_array</span><span class="p">));</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set push</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set noreorder</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">buf</span> <span class="o">-</span> <span class="n">clear_page_array</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.word 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clear_page_array</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set pop</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_copy_load</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uasm_i_ld</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">uasm_i_lw</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_copy_store</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_64bit_gp_regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uasm_i_sd</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">uasm_i_sw</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">build_copy_load_pref</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="n">cache_line_mask</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_copy_load</span><span class="p">)</span>
		<span class="n">uasm_i_pref</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">pref_src_mode</span><span class="p">,</span> <span class="n">pref_bias_copy_load</span> <span class="o">+</span> <span class="n">off</span><span class="p">,</span> <span class="n">A1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">build_copy_store_pref</span><span class="p">(</span><span class="n">u32</span> <span class="o">**</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">off</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="n">cache_line_mask</span><span class="p">())</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_copy_store</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uasm_i_pref</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">pref_dst_mode</span><span class="p">,</span> <span class="n">pref_bias_copy_store</span> <span class="o">+</span> <span class="n">off</span><span class="p">,</span>
			    <span class="n">A0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cache_line_size</span> <span class="o">==</span> <span class="p">(</span><span class="n">half_copy_loop_size</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_s</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">uasm_i_cache</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">Create_Dirty_Excl_SD</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_cache_cdex_p</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V1_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v1_x</span><span class="p">())</span> <span class="p">{</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
				<span class="n">uasm_i_nop</span><span class="p">(</span><span class="n">buf</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V2_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v2_x</span><span class="p">())</span>
				<span class="n">uasm_i_lw</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">ZERO</span><span class="p">,</span> <span class="n">AT</span><span class="p">);</span>

			<span class="n">uasm_i_cache</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">Create_Dirty_Excl_D</span><span class="p">,</span> <span class="n">off</span><span class="p">,</span> <span class="n">A0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">build_copy_page</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">off</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">copy_page_array</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uasm_label</span> <span class="o">*</span><span class="n">l</span> <span class="o">=</span> <span class="n">labels</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uasm_reloc</span> <span class="o">*</span><span class="n">r</span> <span class="o">=</span> <span class="n">relocs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">labels</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">labels</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">relocs</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">relocs</span><span class="p">));</span>

	<span class="n">set_prefetch_parameters</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * This algorithm makes the following assumptions:</span>
<span class="cm">	 *   - All prefetch biases are multiples of 8 words.</span>
<span class="cm">	 *   - The prefetch biases are less than one page.</span>
<span class="cm">	 *   - The store prefetch bias isn&#39;t greater than the load</span>
<span class="cm">	 *     prefetch bias.</span>
<span class="cm">	 */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pref_bias_copy_load</span> <span class="o">%</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pref_bias_copy_store</span> <span class="o">%</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">&lt;</span> <span class="n">pref_bias_copy_load</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pref_bias_copy_store</span> <span class="o">&gt;</span> <span class="n">pref_bias_copy_load</span><span class="p">);</span>

	<span class="n">off</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="n">pref_bias_copy_load</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">&gt;</span> <span class="mh">0xffff</span> <span class="o">||</span> <span class="o">!</span><span class="n">pref_bias_copy_load</span><span class="p">)</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">uasm_i_ori</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">R4600_V2_HIT_CACHEOP_WAR</span> <span class="o">&amp;&amp;</span> <span class="n">cpu_is_r4600_v2_x</span><span class="p">())</span>
		<span class="n">uasm_i_lui</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">AT</span><span class="p">,</span> <span class="mh">0xa000</span><span class="p">);</span>

	<span class="n">off</span> <span class="o">=</span> <span class="n">cache_line_size</span> <span class="o">?</span> <span class="n">min</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">pref_bias_copy_load</span> <span class="o">/</span> <span class="n">cache_line_size</span><span class="p">)</span> <span class="o">*</span>
	                        <span class="n">cache_line_size</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">off</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">-</span><span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">-=</span> <span class="n">cache_line_size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">off</span> <span class="o">=</span> <span class="n">cache_line_size</span> <span class="o">?</span> <span class="n">min</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">pref_bias_copy_store</span> <span class="o">/</span> <span class="n">cache_line_size</span><span class="p">)</span> <span class="o">*</span>
	                        <span class="n">cache_line_size</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">off</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">-</span><span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">-=</span> <span class="n">cache_line_size</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">uasm_l_copy_pref_both</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="n">half_copy_loop_size</span><span class="p">);</span>
	<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
	<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
	<span class="n">off</span> <span class="o">=</span> <span class="o">-</span><span class="n">off</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">==</span> <span class="o">-</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">))</span>
			<span class="n">uasm_il_bne</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">label_copy_pref_both</span><span class="p">);</span>
		<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_copy_load</span> <span class="o">-</span> <span class="n">pref_bias_copy_store</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span>
			 <span class="n">pref_bias_copy_load</span> <span class="o">-</span> <span class="n">pref_bias_copy_store</span><span class="p">);</span>
		<span class="n">uasm_l_copy_pref_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="n">half_copy_loop_size</span><span class="p">);</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="o">-</span><span class="n">off</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store_pref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">==</span> <span class="o">-</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">))</span>
				<span class="n">uasm_il_bne</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span>
					    <span class="n">label_copy_pref_store</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pref_bias_copy_store</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">pref_bias_copy_store</span><span class="p">);</span>
		<span class="n">uasm_l_copy_nopref</span><span class="p">(</span><span class="o">&amp;</span><span class="n">l</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="n">half_copy_loop_size</span><span class="p">);</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="n">A1</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">pg_addiu</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">off</span><span class="p">);</span>
		<span class="n">off</span> <span class="o">=</span> <span class="o">-</span><span class="n">off</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_load</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T0</span><span class="p">,</span> <span class="n">off</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T1</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T2</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">off</span> <span class="o">==</span> <span class="o">-</span><span class="p">(</span><span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">))</span>
				<span class="n">uasm_il_bne</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">,</span> <span class="n">A2</span><span class="p">,</span> <span class="n">A0</span><span class="p">,</span>
					    <span class="n">label_copy_nopref</span><span class="p">);</span>
			<span class="n">build_copy_store</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">T3</span><span class="p">,</span> <span class="n">off</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">);</span>
			<span class="n">off</span> <span class="o">+=</span> <span class="mi">4</span> <span class="o">*</span> <span class="n">copy_word_size</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">off</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">uasm_i_jr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">,</span> <span class="n">RA</span><span class="p">);</span>
	<span class="n">uasm_i_nop</span><span class="p">(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">buf</span> <span class="o">&gt;</span> <span class="n">copy_page_array</span> <span class="o">+</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">copy_page_array</span><span class="p">));</span>

	<span class="n">uasm_resolve_relocs</span><span class="p">(</span><span class="n">relocs</span><span class="p">,</span> <span class="n">labels</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Synthesized copy page handler (%u instructions).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="n">u32</span><span class="p">)(</span><span class="n">buf</span> <span class="o">-</span> <span class="n">copy_page_array</span><span class="p">));</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set push</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set noreorder</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">buf</span> <span class="o">-</span> <span class="n">copy_page_array</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.word 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">copy_page_array</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.set pop</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SIBYTE_DMA_PAGEOPS</span>

<span class="cm">/*</span>
<span class="cm"> * Pad descriptors to cacheline, since each is exclusively owned by a</span>
<span class="cm"> * particular CPU.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dmadscr</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">dscr_a</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">dscr_b</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pad_a</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pad_b</span><span class="p">;</span>
<span class="p">}</span> <span class="n">____cacheline_aligned_in_smp</span> <span class="n">page_descr</span><span class="p">[</span><span class="n">DM_NUM_CHANNELS</span><span class="p">];</span>

<span class="kt">void</span> <span class="nf">sb1_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DM_NUM_CHANNELS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">u64</span> <span class="n">base_val</span> <span class="o">=</span> <span class="n">CPHYSADDR</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">page_descr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">|</span>
				     <span class="n">V_DM_DSCR_BASE_RINGSZ</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">base_reg</span> <span class="o">=</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">R_DM_DSCR_BASE</span><span class="p">));</span>

		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">base_val</span><span class="p">,</span> <span class="n">base_reg</span><span class="p">);</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">base_val</span> <span class="o">|</span> <span class="n">M_DM_DSCR_BASE_RESET</span><span class="p">,</span> <span class="n">base_reg</span><span class="p">);</span>
		<span class="n">__raw_writeq</span><span class="p">(</span><span class="n">base_val</span> <span class="o">|</span> <span class="n">M_DM_DSCR_BASE_ENABL</span><span class="p">,</span> <span class="n">base_reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clear_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">to_phys</span> <span class="o">=</span> <span class="n">CPHYSADDR</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">page</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* if the page is not in KSEG0, use old way */</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">KSEGX</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">page</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">CKSEG0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">clear_page_cpu</span><span class="p">(</span><span class="n">page</span><span class="p">);</span>

	<span class="n">page_descr</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">dscr_a</span> <span class="o">=</span> <span class="n">to_phys</span> <span class="o">|</span> <span class="n">M_DM_DSCRA_ZERO_MEM</span> <span class="o">|</span>
				 <span class="n">M_DM_DSCRA_L2C_DEST</span> <span class="o">|</span> <span class="n">M_DM_DSCRA_INTERRUPT</span><span class="p">;</span>
	<span class="n">page_descr</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">dscr_b</span> <span class="o">=</span> <span class="n">V_DM_DSCRB_SRC_LENGTH</span><span class="p">(</span><span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_COUNT</span><span class="p">)));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t really want to do it this way, but there&#39;s no</span>
<span class="cm">	 * reliable way to delay completion detection.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_BASE_DEBUG</span><span class="p">)))</span>
		 <span class="o">&amp;</span> <span class="n">M_DM_DSCR_BASE_INTERRUPT</span><span class="p">))</span>
		<span class="p">;</span>
	<span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_BASE</span><span class="p">)));</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">copy_page</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">to</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">from</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">from_phys</span> <span class="o">=</span> <span class="n">CPHYSADDR</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">from</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">to_phys</span> <span class="o">=</span> <span class="n">CPHYSADDR</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">to</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* if any page is not in KSEG0, use old way */</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">long</span><span class="p">)</span><span class="n">KSEGX</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">to</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">CKSEG0</span>
	    <span class="o">||</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">KSEGX</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">from</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span><span class="n">CKSEG0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">copy_page_cpu</span><span class="p">(</span><span class="n">to</span><span class="p">,</span> <span class="n">from</span><span class="p">);</span>

	<span class="n">page_descr</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">dscr_a</span> <span class="o">=</span> <span class="n">to_phys</span> <span class="o">|</span> <span class="n">M_DM_DSCRA_L2C_DEST</span> <span class="o">|</span>
				 <span class="n">M_DM_DSCRA_INTERRUPT</span><span class="p">;</span>
	<span class="n">page_descr</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">dscr_b</span> <span class="o">=</span> <span class="n">from_phys</span> <span class="o">|</span> <span class="n">V_DM_DSCRB_SRC_LENGTH</span><span class="p">(</span><span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">__raw_writeq</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_COUNT</span><span class="p">)));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Don&#39;t really want to do it this way, but there&#39;s no</span>
<span class="cm">	 * reliable way to delay completion detection.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_BASE_DEBUG</span><span class="p">)))</span>
		 <span class="o">&amp;</span> <span class="n">M_DM_DSCR_BASE_INTERRUPT</span><span class="p">))</span>
		<span class="p">;</span>
	<span class="n">__raw_readq</span><span class="p">(</span><span class="n">IOADDR</span><span class="p">(</span><span class="n">A_DM_REGISTER</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">R_DM_DSCR_BASE</span><span class="p">)));</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SIBYTE_DMA_PAGEOPS */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
