{
  "module_name": "rot0_masks.h",
  "hash_id": "6d5f92b0e8f3434d318d2d01c271096621e962dc6b4df6b69dee38f5cc343e9f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/rot0_masks.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_ROT0_MASKS_H_\n#define ASIC_REG_ROT0_MASKS_H_\n\n \n\n \n#define ROT0_KMD_MODE_EN_SHIFT 0\n#define ROT0_KMD_MODE_EN_MASK 0x1\n\n \n#define ROT0_CPL_QUEUE_EN_Q_EN_SHIFT 0\n#define ROT0_CPL_QUEUE_EN_Q_EN_MASK 0x1\n\n \n#define ROT0_CPL_QUEUE_ADDR_L_VAL_SHIFT 0\n#define ROT0_CPL_QUEUE_ADDR_L_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_CPL_QUEUE_ADDR_H_VAL_SHIFT 0\n#define ROT0_CPL_QUEUE_ADDR_H_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_CPL_QUEUE_DATA_VAL_SHIFT 0\n#define ROT0_CPL_QUEUE_DATA_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_CPL_QUEUE_AWUSER_VAL_SHIFT 0\n#define ROT0_CPL_QUEUE_AWUSER_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_CPL_QUEUE_AXI_CACHE_SHIFT 0\n#define ROT0_CPL_QUEUE_AXI_CACHE_MASK 0xF\n#define ROT0_CPL_QUEUE_AXI_PROT_SHIFT 4\n#define ROT0_CPL_QUEUE_AXI_PROT_MASK 0x70\n\n \n#define ROT0_CPL_MSG_THRESHOLD_VAL_SHIFT 0\n#define ROT0_CPL_MSG_THRESHOLD_VAL_MASK 0x3F\n\n \n#define ROT0_CPL_MSG_AXI_CACHE_SHIFT 0\n#define ROT0_CPL_MSG_AXI_CACHE_MASK 0xF\n#define ROT0_CPL_MSG_AXI_PROT_SHIFT 4\n#define ROT0_CPL_MSG_AXI_PROT_MASK 0x70\n\n \n#define ROT0_AXI_WB_CACHE_SHIFT 0\n#define ROT0_AXI_WB_CACHE_MASK 0xF\n#define ROT0_AXI_WB_PROT_SHIFT 4\n#define ROT0_AXI_WB_PROT_MASK 0x70\n\n \n#define ROT0_ERR_CFG_STOP_ON_ERR_SHIFT 0\n#define ROT0_ERR_CFG_STOP_ON_ERR_MASK 0x1\n\n \n#define ROT0_ERR_STATUS_ROT_HBW_RD_SHIFT 0\n#define ROT0_ERR_STATUS_ROT_HBW_RD_MASK 0x1\n#define ROT0_ERR_STATUS_ROT_HBW_WR_SHIFT 1\n#define ROT0_ERR_STATUS_ROT_HBW_WR_MASK 0x2\n#define ROT0_ERR_STATUS_QMAN_HBW_RD_SHIFT 2\n#define ROT0_ERR_STATUS_QMAN_HBW_RD_MASK 0x4\n#define ROT0_ERR_STATUS_QMAN_HBW_WR_SHIFT 3\n#define ROT0_ERR_STATUS_QMAN_HBW_WR_MASK 0x8\n#define ROT0_ERR_STATUS_ROT_LBW_WR_SHIFT 4\n#define ROT0_ERR_STATUS_ROT_LBW_WR_MASK 0x10\n\n \n#define ROT0_WBC_MAX_OUTSTANDING_VAL_SHIFT 0\n#define ROT0_WBC_MAX_OUTSTANDING_VAL_MASK 0xFFFF\n\n \n#define ROT0_WBC_RL_SATURATION_SHIFT 0\n#define ROT0_WBC_RL_SATURATION_MASK 0xFF\n#define ROT0_WBC_RL_TIMEOUT_SHIFT 8\n#define ROT0_WBC_RL_TIMEOUT_MASK 0xFF00\n#define ROT0_WBC_RL_RST_TOKEN_SHIFT 16\n#define ROT0_WBC_RL_RST_TOKEN_MASK 0xFF0000\n#define ROT0_WBC_RL_RATE_LIMITER_EN_SHIFT 24\n#define ROT0_WBC_RL_RATE_LIMITER_EN_MASK 0x1000000\n\n \n#define ROT0_WBC_INFLIGHTS_VAL_SHIFT 0\n#define ROT0_WBC_INFLIGHTS_VAL_MASK 0xFFFF\n\n \n#define ROT0_WBC_INFO_EMPTY_SHIFT 0\n#define ROT0_WBC_INFO_EMPTY_MASK 0x1\n#define ROT0_WBC_INFO_AXI_IDLE_SHIFT 1\n#define ROT0_WBC_INFO_AXI_IDLE_MASK 0x2\n\n \n#define ROT0_WBC_MON_CNT_SHIFT 0\n#define ROT0_WBC_MON_CNT_MASK 0x1\n#define ROT0_WBC_MON_TS_SHIFT 8\n#define ROT0_WBC_MON_TS_MASK 0x300\n#define ROT0_WBC_MON_CONTEXT_ID_SHIFT 16\n#define ROT0_WBC_MON_CONTEXT_ID_MASK 0xFFFF0000\n\n \n#define ROT0_RSB_CAM_MAX_SIZE_DATA_SHIFT 0\n#define ROT0_RSB_CAM_MAX_SIZE_DATA_MASK 0xFFFF\n#define ROT0_RSB_CAM_MAX_SIZE_MD_SHIFT 16\n#define ROT0_RSB_CAM_MAX_SIZE_MD_MASK 0xFFFF0000\n\n \n#define ROT0_RSB_CFG_CACHE_DISABLE_SHIFT 0\n#define ROT0_RSB_CFG_CACHE_DISABLE_MASK 0x1\n#define ROT0_RSB_CFG_ENABLE_CGATE_SHIFT 1\n#define ROT0_RSB_CFG_ENABLE_CGATE_MASK 0x2\n\n \n#define ROT0_RSB_MAX_OS_VAL_SHIFT 0\n#define ROT0_RSB_MAX_OS_VAL_MASK 0xFFFF\n\n \n#define ROT0_RSB_RL_SATURATION_SHIFT 0\n#define ROT0_RSB_RL_SATURATION_MASK 0xFF\n#define ROT0_RSB_RL_TIMEOUT_SHIFT 8\n#define ROT0_RSB_RL_TIMEOUT_MASK 0xFF00\n#define ROT0_RSB_RL_RST_TOKEN_SHIFT 16\n#define ROT0_RSB_RL_RST_TOKEN_MASK 0xFF0000\n#define ROT0_RSB_RL_RATE_LIMITER_EN_SHIFT 24\n#define ROT0_RSB_RL_RATE_LIMITER_EN_MASK 0x1000000\n\n \n#define ROT0_RSB_INFLIGHTS_VAL_SHIFT 0\n#define ROT0_RSB_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_RSB_OCCUPANCY_VAL_SHIFT 0\n#define ROT0_RSB_OCCUPANCY_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_RSB_INFO_EMPTY_SHIFT 0\n#define ROT0_RSB_INFO_EMPTY_MASK 0x1\n#define ROT0_RSB_INFO_AXI_IDLE_SHIFT 1\n#define ROT0_RSB_INFO_AXI_IDLE_MASK 0x2\n\n \n#define ROT0_RSB_MON_CNT_SHIFT 0\n#define ROT0_RSB_MON_CNT_MASK 0x1FFF\n#define ROT0_RSB_MON_TS_SHIFT 16\n#define ROT0_RSB_MON_TS_MASK 0x30000\n\n \n#define ROT0_RSB_MON_CONTEXT_ID_VAL_SHIFT 0\n#define ROT0_RSB_MON_CONTEXT_ID_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_MSS_HALT_VAL_SHIFT 0\n#define ROT0_MSS_HALT_VAL_MASK 0x7\n\n \n#define ROT0_MSS_SEI_STATUS_I0_SHIFT 0\n#define ROT0_MSS_SEI_STATUS_I0_MASK 0x1\n#define ROT0_MSS_SEI_STATUS_I1_SHIFT 1\n#define ROT0_MSS_SEI_STATUS_I1_MASK 0x2\n#define ROT0_MSS_SEI_STATUS_I2_SHIFT 2\n#define ROT0_MSS_SEI_STATUS_I2_MASK 0x4\n#define ROT0_MSS_SEI_STATUS_I3_SHIFT 3\n#define ROT0_MSS_SEI_STATUS_I3_MASK 0x8\n#define ROT0_MSS_SEI_STATUS_I4_SHIFT 4\n#define ROT0_MSS_SEI_STATUS_I4_MASK 0x10\n#define ROT0_MSS_SEI_STATUS_I5_SHIFT 5\n#define ROT0_MSS_SEI_STATUS_I5_MASK 0x20\n#define ROT0_MSS_SEI_STATUS_I6_SHIFT 6\n#define ROT0_MSS_SEI_STATUS_I6_MASK 0x40\n#define ROT0_MSS_SEI_STATUS_I7_SHIFT 7\n#define ROT0_MSS_SEI_STATUS_I7_MASK 0x80\n#define ROT0_MSS_SEI_STATUS_I8_SHIFT 8\n#define ROT0_MSS_SEI_STATUS_I8_MASK 0x100\n#define ROT0_MSS_SEI_STATUS_I9_SHIFT 9\n#define ROT0_MSS_SEI_STATUS_I9_MASK 0x200\n#define ROT0_MSS_SEI_STATUS_I10_SHIFT 10\n#define ROT0_MSS_SEI_STATUS_I10_MASK 0x400\n#define ROT0_MSS_SEI_STATUS_I11_SHIFT 11\n#define ROT0_MSS_SEI_STATUS_I11_MASK 0x800\n#define ROT0_MSS_SEI_STATUS_I12_SHIFT 12\n#define ROT0_MSS_SEI_STATUS_I12_MASK 0x1000\n#define ROT0_MSS_SEI_STATUS_I13_SHIFT 13\n#define ROT0_MSS_SEI_STATUS_I13_MASK 0x2000\n#define ROT0_MSS_SEI_STATUS_I14_SHIFT 14\n#define ROT0_MSS_SEI_STATUS_I14_MASK 0x4000\n#define ROT0_MSS_SEI_STATUS_I15_SHIFT 15\n#define ROT0_MSS_SEI_STATUS_I15_MASK 0x8000\n#define ROT0_MSS_SEI_STATUS_I16_SHIFT 16\n#define ROT0_MSS_SEI_STATUS_I16_MASK 0x10000\n#define ROT0_MSS_SEI_STATUS_I17_SHIFT 17\n#define ROT0_MSS_SEI_STATUS_I17_MASK 0x20000\n#define ROT0_MSS_SEI_STATUS_I18_SHIFT 18\n#define ROT0_MSS_SEI_STATUS_I18_MASK 0x40000\n#define ROT0_MSS_SEI_STATUS_I19_SHIFT 19\n#define ROT0_MSS_SEI_STATUS_I19_MASK 0x80000\n#define ROT0_MSS_SEI_STATUS_I20_SHIFT 20\n#define ROT0_MSS_SEI_STATUS_I20_MASK 0x100000\n#define ROT0_MSS_SEI_STATUS_I21_SHIFT 21\n#define ROT0_MSS_SEI_STATUS_I21_MASK 0x200000\n\n \n#define ROT0_MSS_SEI_MASK_VAL_SHIFT 0\n#define ROT0_MSS_SEI_MASK_VAL_MASK 0x3FFFFF\n\n \n#define ROT0_MSS_SPI_STATUS_I0_SHIFT 0\n#define ROT0_MSS_SPI_STATUS_I0_MASK 0x1\n#define ROT0_MSS_SPI_STATUS_I1_SHIFT 1\n#define ROT0_MSS_SPI_STATUS_I1_MASK 0x2\n#define ROT0_MSS_SPI_STATUS_I2_SHIFT 2\n#define ROT0_MSS_SPI_STATUS_I2_MASK 0x4\n#define ROT0_MSS_SPI_STATUS_I3_SHIFT 3\n#define ROT0_MSS_SPI_STATUS_I3_MASK 0x8\n#define ROT0_MSS_SPI_STATUS_I4_SHIFT 4\n#define ROT0_MSS_SPI_STATUS_I4_MASK 0x10\n#define ROT0_MSS_SPI_STATUS_I5_SHIFT 5\n#define ROT0_MSS_SPI_STATUS_I5_MASK 0x20\n#define ROT0_MSS_SPI_STATUS_I6_SHIFT 6\n#define ROT0_MSS_SPI_STATUS_I6_MASK 0x40\n#define ROT0_MSS_SPI_STATUS_I7_SHIFT 7\n#define ROT0_MSS_SPI_STATUS_I7_MASK 0x80\n\n \n#define ROT0_MSS_SPI_MASK_VAL_SHIFT 0\n#define ROT0_MSS_SPI_MASK_VAL_MASK 0xFF\n\n \n#define ROT0_DISABLE_PAD_CALC_VAL_SHIFT 0\n#define ROT0_DISABLE_PAD_CALC_VAL_MASK 0x3\n\n \n#define ROT0_QMAN_CFG_FORCE_STOP_SHIFT 0\n#define ROT0_QMAN_CFG_FORCE_STOP_MASK 0x1\n\n \n#define ROT0_CLK_EN_LBW_CFG_DIS_SHIFT 0\n#define ROT0_CLK_EN_LBW_CFG_DIS_MASK 0x1\n#define ROT0_CLK_EN_DBG_CFG_DIS_SHIFT 4\n#define ROT0_CLK_EN_DBG_CFG_DIS_MASK 0x10\n#define ROT0_CLK_EN_SB_EMPTY_MASK_SHIFT 5\n#define ROT0_CLK_EN_SB_EMPTY_MASK_MASK 0x20\n\n \n#define ROT0_MRSB_CAM_MAX_SIZE_DATA_SHIFT 0\n#define ROT0_MRSB_CAM_MAX_SIZE_DATA_MASK 0xFFFF\n#define ROT0_MRSB_CAM_MAX_SIZE_MD_SHIFT 16\n#define ROT0_MRSB_CAM_MAX_SIZE_MD_MASK 0xFFFF0000\n\n \n#define ROT0_MRSB_CFG_CACHE_DISABLE_SHIFT 0\n#define ROT0_MRSB_CFG_CACHE_DISABLE_MASK 0x1\n#define ROT0_MRSB_CFG_ENABLE_CGATE_SHIFT 1\n#define ROT0_MRSB_CFG_ENABLE_CGATE_MASK 0x2\n\n \n#define ROT0_MRSB_MAX_OS_VAL_SHIFT 0\n#define ROT0_MRSB_MAX_OS_VAL_MASK 0xFFFF\n\n \n#define ROT0_MRSB_RL_SATURATION_SHIFT 0\n#define ROT0_MRSB_RL_SATURATION_MASK 0xFF\n#define ROT0_MRSB_RL_TIMEOUT_SHIFT 8\n#define ROT0_MRSB_RL_TIMEOUT_MASK 0xFF00\n#define ROT0_MRSB_RL_RST_TOKEN_SHIFT 16\n#define ROT0_MRSB_RL_RST_TOKEN_MASK 0xFF0000\n#define ROT0_MRSB_RL_RATE_LIMITER_EN_SHIFT 24\n#define ROT0_MRSB_RL_RATE_LIMITER_EN_MASK 0x1000000\n\n \n#define ROT0_MRSB_INFLIGHTS_VAL_SHIFT 0\n#define ROT0_MRSB_INFLIGHTS_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_MRSB_OCCUPANCY_VAL_SHIFT 0\n#define ROT0_MRSB_OCCUPANCY_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_MRSB_INFO_EMPTY_SHIFT 0\n#define ROT0_MRSB_INFO_EMPTY_MASK 0x1\n#define ROT0_MRSB_INFO_AXI_IDLE_SHIFT 1\n#define ROT0_MRSB_INFO_AXI_IDLE_MASK 0x2\n\n \n#define ROT0_MRSB_MON_CNT_SHIFT 0\n#define ROT0_MRSB_MON_CNT_MASK 0x1FFF\n#define ROT0_MRSB_MON_TS_SHIFT 16\n#define ROT0_MRSB_MON_TS_MASK 0x30000\n\n \n#define ROT0_MRSB_MON_CONTEXT_ID_VAL_SHIFT 0\n#define ROT0_MRSB_MON_CONTEXT_ID_VAL_MASK 0xFFFFFFFF\n\n \n#define ROT0_MSS_STS_IS_HALT_SHIFT 0\n#define ROT0_MSS_STS_IS_HALT_MASK 0x1\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}