name: RNG
description: Random number generator
groupName: RNG
source: STM32L052 SVD v1.1
registers:
  - name: CR
    displayName: CR
    description: control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: RNGEN
        description: Random number generator               enable
        bitOffset: 2
        bitWidth: 1
      - name: IE
        description: Interrupt enable
        bitOffset: 3
        bitWidth: 1
  - name: SR
    displayName: SR
    description: status register
    addressOffset: 4
    size: 32
    resetValue: 0
    fields:
      - name: DRDY
        description: Data ready
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: CECS
        description: Clock error current status
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: SECS
        description: Seed error current status
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: CEIS
        description: Clock error interrupt               status
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: SEIS
        description: Seed error interrupt               status
        bitOffset: 6
        bitWidth: 1
        access: read-write
  - name: DR
    displayName: DR
    description: data register
    addressOffset: 8
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: RNDATA
        description: Random data
        bitOffset: 0
        bitWidth: 32
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
