{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596186224916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596186224917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 17:03:44 2020 " "Processing started: Fri Jul 31 17:03:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596186224917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596186224917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596186224917 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_85c_slow.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_85c_slow.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186226603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_0c_slow.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_0c_slow.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186227332 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_min_1200mv_0c_fast.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_min_1200mv_0c_fast.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186228058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1.vho E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1.vho in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186228770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_85c_vhd_slow.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_85c_vhd_slow.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186229459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_8_1200mv_0c_vhd_slow.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_8_1200mv_0c_vhd_slow.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186230141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_min_1200mv_0c_vhd_fast.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_min_1200mv_0c_vhd_fast.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186230787 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SPP_MCTL_V1_vhd.sdo E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/ simulation " "Generated file SPP_MCTL_V1_vhd.sdo in folder \"E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1596186231423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596186231621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 17:03:51 2020 " "Processing ended: Fri Jul 31 17:03:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596186231621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596186231621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596186231621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596186231621 ""}
