// Seed: 1047352198
module module_0 (
    input wor id_0,
    input wor id_1
);
  initial #1;
  assign id_3 = 1;
  supply1 id_4;
  id_5(
      1, id_4 - 1, 1
  );
  wire id_6;
  assign id_4 = id_4;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    output wor id_11,
    output uwire id_12,
    input wor id_13
);
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10
  );
endmodule
