// Seed: 3831802290
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    output wire id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    input tri1 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wand id_18
);
  assign id_16 = -1 & -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    input supply1 _id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_1,
      id_1,
      id_3,
      id_5,
      id_4,
      id_1,
      id_3,
      id_1,
      id_4,
      id_4,
      id_1,
      id_5,
      id_1,
      id_4,
      id_3
  );
  assign modCall_1.id_11 = 0;
  case (1'b0)
    -1'b0: logic [-1 'b0 : id_0] id_7;
    default:
    logic id_8 = -1;
  endcase
endmodule
