// Seed: 877573315
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input id_10
);
  assign {1, 1} = 1 !== id_2[1];
  assign id_8   = (~(id_10 >>> id_9));
endmodule
