{
  "module_name": "rk3288-cru.h",
  "hash_id": "855a558cf09ea727020571d4ce3b8f80840c696b4f11601cc3a2a198dc56fe42",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/rk3288-cru.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3288_H\n#define _DT_BINDINGS_CLK_ROCKCHIP_RK3288_H\n\n \n#define PLL_APLL\t\t1\n#define PLL_DPLL\t\t2\n#define PLL_CPLL\t\t3\n#define PLL_GPLL\t\t4\n#define PLL_NPLL\t\t5\n#define ARMCLK\t\t\t6\n\n \n#define SCLK_GPU\t\t64\n#define SCLK_SPI0\t\t65\n#define SCLK_SPI1\t\t66\n#define SCLK_SPI2\t\t67\n#define SCLK_SDMMC\t\t68\n#define SCLK_SDIO0\t\t69\n#define SCLK_SDIO1\t\t70\n#define SCLK_EMMC\t\t71\n#define SCLK_TSADC\t\t72\n#define SCLK_SARADC\t\t73\n#define SCLK_PS2C\t\t74\n#define SCLK_NANDC0\t\t75\n#define SCLK_NANDC1\t\t76\n#define SCLK_UART0\t\t77\n#define SCLK_UART1\t\t78\n#define SCLK_UART2\t\t79\n#define SCLK_UART3\t\t80\n#define SCLK_UART4\t\t81\n#define SCLK_I2S0\t\t82\n#define SCLK_SPDIF\t\t83\n#define SCLK_SPDIF8CH\t\t84\n#define SCLK_TIMER0\t\t85\n#define SCLK_TIMER1\t\t86\n#define SCLK_TIMER2\t\t87\n#define SCLK_TIMER3\t\t88\n#define SCLK_TIMER4\t\t89\n#define SCLK_TIMER5\t\t90\n#define SCLK_TIMER6\t\t91\n#define SCLK_HSADC\t\t92\n#define SCLK_OTGPHY0\t\t93\n#define SCLK_OTGPHY1\t\t94\n#define SCLK_OTGPHY2\t\t95\n#define SCLK_OTG_ADP\t\t96\n#define SCLK_HSICPHY480M\t97\n#define SCLK_HSICPHY12M\t\t98\n#define SCLK_MACREF\t\t99\n#define SCLK_LCDC_PWM0\t\t100\n#define SCLK_LCDC_PWM1\t\t101\n#define SCLK_MAC_RX\t\t102\n#define SCLK_MAC_TX\t\t103\n#define SCLK_EDP_24M\t\t104\n#define SCLK_EDP\t\t105\n#define SCLK_RGA\t\t106\n#define SCLK_ISP\t\t107\n#define SCLK_ISP_JPE\t\t108\n#define SCLK_HDMI_HDCP\t\t109\n#define SCLK_HDMI_CEC\t\t110\n#define SCLK_HEVC_CABAC\t\t111\n#define SCLK_HEVC_CORE\t\t112\n#define SCLK_I2S0_OUT\t\t113\n#define SCLK_SDMMC_DRV\t\t114\n#define SCLK_SDIO0_DRV\t\t115\n#define SCLK_SDIO1_DRV\t\t116\n#define SCLK_EMMC_DRV\t\t117\n#define SCLK_SDMMC_SAMPLE\t118\n#define SCLK_SDIO0_SAMPLE\t119\n#define SCLK_SDIO1_SAMPLE\t120\n#define SCLK_EMMC_SAMPLE\t121\n#define SCLK_USBPHY480M_SRC\t122\n#define SCLK_PVTM_CORE\t\t123\n#define SCLK_PVTM_GPU\t\t124\n#define SCLK_CRYPTO\t\t125\n#define SCLK_MIPIDSI_24M\t126\n#define SCLK_VIP_OUT\t\t127\n\n#define SCLK_MAC\t\t151\n#define SCLK_MACREF_OUT\t\t152\n\n#define DCLK_VOP0\t\t190\n#define DCLK_VOP1\t\t191\n\n \n#define ACLK_GPU\t\t192\n#define ACLK_DMAC1\t\t193\n#define ACLK_DMAC2\t\t194\n#define ACLK_MMU\t\t195\n#define ACLK_GMAC\t\t196\n#define ACLK_VOP0\t\t197\n#define ACLK_VOP1\t\t198\n#define ACLK_CRYPTO\t\t199\n#define ACLK_RGA\t\t200\n#define ACLK_RGA_NIU\t\t201\n#define ACLK_IEP\t\t202\n#define ACLK_VIO0_NIU\t\t203\n#define ACLK_VIP\t\t204\n#define ACLK_ISP\t\t205\n#define ACLK_VIO1_NIU\t\t206\n#define ACLK_HEVC\t\t207\n#define ACLK_VCODEC\t\t208\n#define ACLK_CPU\t\t209\n#define ACLK_PERI\t\t210\n\n \n#define PCLK_GPIO0\t\t320\n#define PCLK_GPIO1\t\t321\n#define PCLK_GPIO2\t\t322\n#define PCLK_GPIO3\t\t323\n#define PCLK_GPIO4\t\t324\n#define PCLK_GPIO5\t\t325\n#define PCLK_GPIO6\t\t326\n#define PCLK_GPIO7\t\t327\n#define PCLK_GPIO8\t\t328\n#define PCLK_GRF\t\t329\n#define PCLK_SGRF\t\t330\n#define PCLK_PMU\t\t331\n#define PCLK_I2C0\t\t332\n#define PCLK_I2C1\t\t333\n#define PCLK_I2C2\t\t334\n#define PCLK_I2C3\t\t335\n#define PCLK_I2C4\t\t336\n#define PCLK_I2C5\t\t337\n#define PCLK_SPI0\t\t338\n#define PCLK_SPI1\t\t339\n#define PCLK_SPI2\t\t340\n#define PCLK_UART0\t\t341\n#define PCLK_UART1\t\t342\n#define PCLK_UART2\t\t343\n#define PCLK_UART3\t\t344\n#define PCLK_UART4\t\t345\n#define PCLK_TSADC\t\t346\n#define PCLK_SARADC\t\t347\n#define PCLK_SIM\t\t348\n#define PCLK_GMAC\t\t349\n#define PCLK_PWM\t\t350\n#define PCLK_RKPWM\t\t351\n#define PCLK_PS2C\t\t352\n#define PCLK_TIMER\t\t353\n#define PCLK_TZPC\t\t354\n#define PCLK_EDP_CTRL\t\t355\n#define PCLK_MIPI_DSI0\t\t356\n#define PCLK_MIPI_DSI1\t\t357\n#define PCLK_MIPI_CSI\t\t358\n#define PCLK_LVDS_PHY\t\t359\n#define PCLK_HDMI_CTRL\t\t360\n#define PCLK_VIO2_H2P\t\t361\n#define PCLK_CPU\t\t362\n#define PCLK_PERI\t\t363\n#define PCLK_DDRUPCTL0\t\t364\n#define PCLK_PUBL0\t\t365\n#define PCLK_DDRUPCTL1\t\t366\n#define PCLK_PUBL1\t\t367\n#define PCLK_WDT\t\t368\n#define PCLK_EFUSE256\t\t369\n#define PCLK_EFUSE1024\t\t370\n#define PCLK_ISP_IN\t\t371\n\n \n#define HCLK_GPS\t\t448\n#define HCLK_OTG0\t\t449\n#define HCLK_USBHOST0\t\t450\n#define HCLK_USBHOST1\t\t451\n#define HCLK_HSIC\t\t452\n#define HCLK_NANDC0\t\t453\n#define HCLK_NANDC1\t\t454\n#define HCLK_TSP\t\t455\n#define HCLK_SDMMC\t\t456\n#define HCLK_SDIO0\t\t457\n#define HCLK_SDIO1\t\t458\n#define HCLK_EMMC\t\t459\n#define HCLK_HSADC\t\t460\n#define HCLK_CRYPTO\t\t461\n#define HCLK_I2S0\t\t462\n#define HCLK_SPDIF\t\t463\n#define HCLK_SPDIF8CH\t\t464\n#define HCLK_VOP0\t\t465\n#define HCLK_VOP1\t\t466\n#define HCLK_ROM\t\t467\n#define HCLK_IEP\t\t468\n#define HCLK_ISP\t\t469\n#define HCLK_RGA\t\t470\n#define HCLK_VIO_AHB_ARBI\t471\n#define HCLK_VIO_NIU\t\t472\n#define HCLK_VIP\t\t473\n#define HCLK_VIO2_H2P\t\t474\n#define HCLK_HEVC\t\t475\n#define HCLK_VCODEC\t\t476\n#define HCLK_CPU\t\t477\n#define HCLK_PERI\t\t478\n\n#define CLK_NR_CLKS\t\t(HCLK_PERI + 1)\n\n \n#define SRST_CORE0\t\t0\n#define SRST_CORE1\t\t1\n#define SRST_CORE2\t\t2\n#define SRST_CORE3\t\t3\n#define SRST_CORE0_PO\t\t4\n#define SRST_CORE1_PO\t\t5\n#define SRST_CORE2_PO\t\t6\n#define SRST_CORE3_PO\t\t7\n#define SRST_PDCORE_STRSYS\t8\n#define SRST_PDBUS_STRSYS\t9\n#define SRST_L2C\t\t10\n#define SRST_TOPDBG\t\t11\n#define SRST_CORE0_DBG\t\t12\n#define SRST_CORE1_DBG\t\t13\n#define SRST_CORE2_DBG\t\t14\n#define SRST_CORE3_DBG\t\t15\n\n#define SRST_PDBUG_AHB_ARBITOR\t16\n#define SRST_EFUSE256\t\t17\n#define SRST_DMAC1\t\t18\n#define SRST_INTMEM\t\t19\n#define SRST_ROM\t\t20\n#define SRST_SPDIF8CH\t\t21\n#define SRST_TIMER\t\t22\n#define SRST_I2S0\t\t23\n#define SRST_SPDIF\t\t24\n#define SRST_TIMER0\t\t25\n#define SRST_TIMER1\t\t26\n#define SRST_TIMER2\t\t27\n#define SRST_TIMER3\t\t28\n#define SRST_TIMER4\t\t29\n#define SRST_TIMER5\t\t30\n#define SRST_EFUSE\t\t31\n\n#define SRST_GPIO0\t\t32\n#define SRST_GPIO1\t\t33\n#define SRST_GPIO2\t\t34\n#define SRST_GPIO3\t\t35\n#define SRST_GPIO4\t\t36\n#define SRST_GPIO5\t\t37\n#define SRST_GPIO6\t\t38\n#define SRST_GPIO7\t\t39\n#define SRST_GPIO8\t\t40\n#define SRST_I2C0\t\t42\n#define SRST_I2C1\t\t43\n#define SRST_I2C2\t\t44\n#define SRST_I2C3\t\t45\n#define SRST_I2C4\t\t46\n#define SRST_I2C5\t\t47\n\n#define SRST_DWPWM\t\t48\n#define SRST_MMC_PERI\t\t49\n#define SRST_PERIPH_MMU\t\t50\n#define SRST_DAP\t\t51\n#define SRST_DAP_SYS\t\t52\n#define SRST_TPIU\t\t53\n#define SRST_PMU_APB\t\t54\n#define SRST_GRF\t\t55\n#define SRST_PMU\t\t56\n#define SRST_PERIPH_AXI\t\t57\n#define SRST_PERIPH_AHB\t\t58\n#define SRST_PERIPH_APB\t\t59\n#define SRST_PERIPH_NIU\t\t60\n#define SRST_PDPERI_AHB_ARBI\t61\n#define SRST_EMEM\t\t62\n#define SRST_USB_PERI\t\t63\n\n#define SRST_DMAC2\t\t64\n#define SRST_MAC\t\t66\n#define SRST_GPS\t\t67\n#define SRST_RKPWM\t\t69\n#define SRST_CCP\t\t71\n#define SRST_USBHOST0\t\t72\n#define SRST_HSIC\t\t73\n#define SRST_HSIC_AUX\t\t74\n#define SRST_HSIC_PHY\t\t75\n#define SRST_HSADC\t\t76\n#define SRST_NANDC0\t\t77\n#define SRST_NANDC1\t\t78\n\n#define SRST_TZPC\t\t80\n#define SRST_SPI0\t\t83\n#define SRST_SPI1\t\t84\n#define SRST_SPI2\t\t85\n#define SRST_SARADC\t\t87\n#define SRST_PDALIVE_NIU\t88\n#define SRST_PDPMU_INTMEM\t89\n#define SRST_PDPMU_NIU\t\t90\n#define SRST_SGRF\t\t91\n\n#define SRST_VIO_ARBI\t\t96\n#define SRST_RGA_NIU\t\t97\n#define SRST_VIO0_NIU_AXI\t98\n#define SRST_VIO_NIU_AHB\t99\n#define SRST_LCDC0_AXI\t\t100\n#define SRST_LCDC0_AHB\t\t101\n#define SRST_LCDC0_DCLK\t\t102\n#define SRST_VIO1_NIU_AXI\t103\n#define SRST_VIP\t\t104\n#define SRST_RGA_CORE\t\t105\n#define SRST_IEP_AXI\t\t106\n#define SRST_IEP_AHB\t\t107\n#define SRST_RGA_AXI\t\t108\n#define SRST_RGA_AHB\t\t109\n#define SRST_ISP\t\t110\n#define SRST_EDP\t\t111\n\n#define SRST_VCODEC_AXI\t\t112\n#define SRST_VCODEC_AHB\t\t113\n#define SRST_VIO_H2P\t\t114\n#define SRST_MIPIDSI0\t\t115\n#define SRST_MIPIDSI1\t\t116\n#define SRST_MIPICSI\t\t117\n#define SRST_LVDS_PHY\t\t118\n#define SRST_LVDS_CON\t\t119\n#define SRST_GPU\t\t120\n#define SRST_HDMI\t\t121\n#define SRST_CORE_PVTM\t\t124\n#define SRST_GPU_PVTM\t\t125\n\n#define SRST_MMC0\t\t128\n#define SRST_SDIO0\t\t129\n#define SRST_SDIO1\t\t130\n#define SRST_EMMC\t\t131\n#define SRST_USBOTG_AHB\t\t132\n#define SRST_USBOTG_PHY\t\t133\n#define SRST_USBOTG_CON\t\t134\n#define SRST_USBHOST0_AHB\t135\n#define SRST_USBHOST0_PHY\t136\n#define SRST_USBHOST0_CON\t137\n#define SRST_USBHOST1_AHB\t138\n#define SRST_USBHOST1_PHY\t139\n#define SRST_USBHOST1_CON\t140\n#define SRST_USB_ADP\t\t141\n#define SRST_ACC_EFUSE\t\t142\n\n#define SRST_CORESIGHT\t\t144\n#define SRST_PD_CORE_AHB_NOC\t145\n#define SRST_PD_CORE_APB_NOC\t146\n#define SRST_PD_CORE_MP_AXI\t147\n#define SRST_GIC\t\t148\n#define SRST_LCDC_PWM0\t\t149\n#define SRST_LCDC_PWM1\t\t150\n#define SRST_VIO0_H2P_BRG\t151\n#define SRST_VIO1_H2P_BRG\t152\n#define SRST_RGA_H2P_BRG\t153\n#define SRST_HEVC\t\t154\n#define SRST_TSADC\t\t159\n\n#define SRST_DDRPHY0\t\t160\n#define SRST_DDRPHY0_APB\t161\n#define SRST_DDRCTRL0\t\t162\n#define SRST_DDRCTRL0_APB\t163\n#define SRST_DDRPHY0_CTRL\t164\n#define SRST_DDRPHY1\t\t165\n#define SRST_DDRPHY1_APB\t166\n#define SRST_DDRCTRL1\t\t167\n#define SRST_DDRCTRL1_APB\t168\n#define SRST_DDRPHY1_CTRL\t169\n#define SRST_DDRMSCH0\t\t170\n#define SRST_DDRMSCH1\t\t171\n#define SRST_CRYPTO\t\t174\n#define SRST_C2C_HOST\t\t175\n\n#define SRST_LCDC1_AXI\t\t176\n#define SRST_LCDC1_AHB\t\t177\n#define SRST_LCDC1_DCLK\t\t178\n#define SRST_UART0\t\t179\n#define SRST_UART1\t\t180\n#define SRST_UART2\t\t181\n#define SRST_UART3\t\t182\n#define SRST_UART4\t\t183\n#define SRST_SIMC\t\t186\n#define SRST_PS2C\t\t187\n#define SRST_TSP\t\t188\n#define SRST_TSP_CLKIN0\t\t189\n#define SRST_TSP_CLKIN1\t\t190\n#define SRST_TSP_27M\t\t191\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}