

================================================================
== Vitis HLS Report for 'beamformer_top'
================================================================
* Date:           Sat Feb 28 17:35:08 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        beamforming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5133|     5133|  17.093 us|  17.093 us|  5134|  5134|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_re = alloca i64 1" [beamformer.cpp:106]   --->   Operation 8 'alloca' 'weights_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_re_1 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 9 'alloca' 'weights_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_re_2 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 10 'alloca' 'weights_re_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_re_3 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 11 'alloca' 'weights_re_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_im = alloca i64 1" [beamformer.cpp:106]   --->   Operation 12 'alloca' 'weights_im' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_im_1 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 13 'alloca' 'weights_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_im_2 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 14 'alloca' 'weights_im_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_im_3 = alloca i64 1" [beamformer.cpp:106]   --->   Operation 15 'alloca' 'weights_im_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 16 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 17 [2/2] (0.07ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_weight_load, i16 %weights_im_3, i16 %weights_im_2, i16 %weights_im_1, i16 %weights_im, i16 %weights_re_3, i16 %weights_re_2, i16 %weights_re_1, i16 %weights_re, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 18 [1/2] (1.67ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_weight_load, i16 %weights_im_3, i16 %weights_im_2, i16 %weights_im_1, i16 %weights_im, i16 %weights_re_3, i16 %weights_re_2, i16 %weights_re_1, i16 %weights_re, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_21' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.07>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.07ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_subcarrier_loop, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, i16 %weights_re, i16 %weights_im, i16 %weights_re_1, i16 %weights_im_1, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, i16 %weights_re_2, i16 %weights_im_2, i16 %weights_re_3, i16 %weights_im_3, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.18>
ST_6 : Operation 22 [1/2] (1.18ns)   --->   "%call_ln0 = call void @beamformer_top_Pipeline_subcarrier_loop, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, i16 %weights_re, i16 %weights_im, i16 %weights_re_1, i16 %weights_im_1, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, i16 %weights_re_2, i16 %weights_im_2, i16 %weights_re_3, i16 %weights_im_3, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln89 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [beamformer.cpp:89]   --->   Operation 23 'spectopmodule' 'spectopmodule_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln89 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [beamformer.cpp:89]   --->   Operation 24 'specinterface' 'specinterface_ln89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 %in_stream_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_0_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_0_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_0_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_0_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 %in_stream_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_1_V_data_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_1_V_keep_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_1_V_strb_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_1_V_last_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 %out_stream_0_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_0_V_data_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_0_V_keep_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_0_V_strb_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_0_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 %out_stream_1_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_1_V_data_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_1_V_keep_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_1_V_strb_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_1_V_last_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_stream_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_stream_V_last_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_1_V_data_V, i4 %out_stream_1_V_keep_V, i4 %out_stream_1_V_strb_V, i1 0, i1 %out_stream_1_V_last_V, i1 0, i1 0, void @empty_2" [beamformer.cpp:121]   --->   Operation 50 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_0_V_data_V, i4 %out_stream_0_V_keep_V, i4 %out_stream_0_V_strb_V, i1 0, i1 %out_stream_0_V_last_V, i1 0, i1 0, void @empty_3" [beamformer.cpp:121]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_1_V_data_V, i4 %in_stream_1_V_keep_V, i4 %in_stream_1_V_strb_V, i1 0, i1 %in_stream_1_V_last_V, i1 0, i1 0, void @empty_4" [beamformer.cpp:121]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_0_V_data_V, i4 %in_stream_0_V_keep_V, i4 %in_stream_0_V_strb_V, i1 0, i1 %in_stream_0_V_last_V, i1 0, i1 0, void @empty_5" [beamformer.cpp:121]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln121 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6" [beamformer.cpp:121]   --->   Operation 54 'specaxissidechannel' 'specaxissidechannel_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln201 = ret" [beamformer.cpp:201]   --->   Operation 55 'ret' 'ret_ln201' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.079ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'beamformer_top_Pipeline_weight_load' [62]  (0.079 ns)

 <State 3>: 1.674ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'beamformer_top_Pipeline_weight_load' [62]  (1.674 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.079ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'beamformer_top_Pipeline_subcarrier_loop' [65]  (0.079 ns)

 <State 6>: 1.187ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'beamformer_top_Pipeline_subcarrier_loop' [65]  (1.187 ns)

 <State 7>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
