JDF B
// Created by Version 8.0 
PROJECT adc_refdes
DESIGN adc_refdes Normal
DEVKIT LFXP2-5E-5FT256C
ENTRY Pure Verilog HDL
TESTFIXTURE ..\..\..\testbench\verilog\adc_tf.v
MODULE ..\..\..\source\verilog\box_ave.v
MODSTYLE box_ave Normal
MODULE ..\..\..\source\verilog\sigmadelta_adc.v
MODSTYLE sigmadelta_adc Normal
MODULE ..\..\..\source\verilog\adc_top.v
MODSTYLE ADC_top Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
AUTO_READ_DESIGN TRUE
TOPMODULE ADC_top
