module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire n1,n2;
    add16 a1(.a(a[15:0]),.b(b[15:0]),.cin(1'b0),.sum(sum[15:0]),.cout(n1));
    add16 a2(.a(a[31:16]),.b(b[31:16]),.cin(n1),.sum(sum[31:16]),.cout(n2));
   

endmodule
