{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673998620984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673998620985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 02:37:00 2023 " "Processing started: Wed Jan 18 02:37:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673998620985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673998620985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673998620985 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673998621267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainControl " "Found entity 1: MainControl" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "_full_adder.v" "" { Text "C:/altera/1901042667_hw3/_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_8bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _8bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _8bit_adder " "Found entity 1: _8bit_adder" {  } { { "_8bit_adder.v" "" { Text "C:/altera/1901042667_hw3/_8bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bit_adder " "Found entity 1: _4bit_adder" {  } { { "_4bit_adder.v" "" { Text "C:/altera/1901042667_hw3/_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_xor " "Found entity 1: _32bit_xor" {  } { { "_32bit_xor.v" "" { Text "C:/altera/1901042667_hw3/_32bit_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_sub " "Found entity 1: _32bit_sub" {  } { { "_32bit_sub.v" "" { Text "C:/altera/1901042667_hw3/_32bit_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_slt " "Found entity 1: _32bit_slt" {  } { { "_32bit_slt.v" "" { Text "C:/altera/1901042667_hw3/_32bit_slt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_or " "Found entity 1: _32bit_or" {  } { { "_32bit_or.v" "" { Text "C:/altera/1901042667_hw3/_32bit_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_nor " "Found entity 1: _32bit_nor" {  } { { "_32bit_nor.v" "" { Text "C:/altera/1901042667_hw3/_32bit_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_and.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_and " "Found entity 1: _32bit_and" {  } { { "_32bit_and.v" "" { Text "C:/altera/1901042667_hw3/_32bit_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_adder " "Found entity 1: _32bit_adder" {  } { { "_32bit_adder.v" "" { Text "C:/altera/1901042667_hw3/_32bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test_bench.v " "Can't analyze file -- file test_bench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1673998621336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/altera/1901042667_hw3/mux8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/altera/1901042667_hw3/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/altera/1901042667_hw3/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/altera/1901042667_hw3/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit " "Found entity 1: ALU32bit" {  } { { "ALU32bit.v" "" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "C:/altera/1901042667_hw3/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_testbench " "Found entity 1: MIPS_testbench" {  } { { "MIPS_testbench.v" "" { Text "C:/altera/1901042667_hw3/MIPS_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/altera/1901042667_hw3/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectdestination.v 1 1 " "Found 1 design units, including 1 entities, in source file selectdestination.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectDestination " "Found entity 1: SelectDestination" {  } { { "SelectDestination.v" "" { Text "C:/altera/1901042667_hw3/SelectDestination.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectalusource.v 1 1 " "Found 1 design units, including 1 entities, in source file selectalusource.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectALUSource " "Found entity 1: SelectALUSource" {  } { { "SelectALUSource.v" "" { Text "C:/altera/1901042667_hw3/SelectALUSource.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/altera/1901042667_hw3/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeroperations.v 1 1 " "Found 1 design units, including 1 entities, in source file registeroperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerOperations " "Found entity 1: registerOperations" {  } { { "registerOperations.v" "" { Text "C:/altera/1901042667_hw3/registerOperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryoperations.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryoperations.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryOperations " "Found entity 1: memoryOperations" {  } { { "memoryOperations.v" "" { Text "C:/altera/1901042667_hw3/memoryOperations.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory_testbench " "Found entity 1: instructionMemory_testbench" {  } { { "instructionMemory_testbench.v" "" { Text "C:/altera/1901042667_hw3/instructionMemory_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainControl_testbench " "Found entity 1: MainControl_testbench" {  } { { "MainControl_testbench.v" "" { Text "C:/altera/1901042667_hw3/MainControl_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeroperations_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registeroperations_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerOperations_testbench " "Found entity 1: registerOperations_testbench" {  } { { "registerOperations_testbench.v" "" { Text "C:/altera/1901042667_hw3/registerOperations_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectdestination_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file selectdestination_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectDestination_testbench " "Found entity 1: SelectDestination_testbench" {  } { { "SelectDestination_testbench.v" "" { Text "C:/altera/1901042667_hw3/SelectDestination_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_testbench " "Found entity 1: mux2x1_testbench" {  } { { "mux2x1_testbench.v" "" { Text "C:/altera/1901042667_hw3/mux2x1_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl_testbench " "Found entity 1: ALUControl_testbench" {  } { { "ALUControl_testbench.v" "" { Text "C:/altera/1901042667_hw3/ALUControl_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit_testbench " "Found entity 1: ALU32bit_testbench" {  } { { "ALU32bit_testbench.v" "" { Text "C:/altera/1901042667_hw3/ALU32bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryoperations_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryoperations_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryOperations_testbench " "Found entity 1: memoryOperations_testbench" {  } { { "memoryOperations_testbench.v" "" { Text "C:/altera/1901042667_hw3/memoryOperations_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "specialtestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file specialtestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpecialTestBench " "Found entity 1: SpecialTestBench" {  } { { "SpecialTestBench.v" "" { Text "C:/altera/1901042667_hw3/SpecialTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673998621380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673998621380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C ALU32bit.v(9) " "Verilog HDL Implicit Net warning at ALU32bit.v(9): created implicit net for \"C\"" {  } { { "ALU32bit.v" "" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998621380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regDest MIPS.v(17) " "Verilog HDL Implicit Net warning at MIPS.v(17): created implicit net for \"regDest\"" {  } { { "MIPS.v" "" { Text "C:/altera/1901042667_hw3/MIPS.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998621380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memRead MIPS.v(27) " "Verilog HDL Implicit Net warning at MIPS.v(27): created implicit net for \"memRead\"" {  } { { "MIPS.v" "" { Text "C:/altera/1901042667_hw3/MIPS.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998621380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWrite MIPS.v(27) " "Verilog HDL Implicit Net warning at MIPS.v(27): created implicit net for \"memWrite\"" {  } { { "MIPS.v" "" { Text "C:/altera/1901042667_hw3/MIPS.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998621380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:myInstruction " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:myInstruction\"" {  } { { "MIPS.v" "myInstruction" { Text "C:/altera/1901042667_hw3/MIPS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "instructions instructionMemory.v(7) " "Verilog HDL warning at instructionMemory.v(7): object instructions used but never assigned" {  } { { "instructionMemory.v" "" { Text "C:/altera/1901042667_hw3/instructionMemory.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|instructionMemory:myInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControl MainControl:myMainControl " "Elaborating entity \"MainControl\" for hierarchy \"MainControl:myMainControl\"" {  } { { "MIPS.v" "myMainControl" { Text "C:/altera/1901042667_hw3/MIPS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(32) " "Verilog HDL warning at MainControl.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(33) " "Verilog HDL warning at MainControl.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(34) " "Verilog HDL warning at MainControl.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(35) " "Verilog HDL warning at MainControl.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(36) " "Verilog HDL warning at MainControl.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(37) " "Verilog HDL warning at MainControl.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(38) " "Verilog HDL warning at MainControl.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(39) " "Verilog HDL warning at MainControl.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(40) " "Verilog HDL warning at MainControl.v(40): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 40 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(41) " "Verilog HDL warning at MainControl.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(42) " "Verilog HDL warning at MainControl.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 MainControl.v(43) " "Verilog HDL warning at MainControl.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "MainControl.v" "" { Text "C:/altera/1901042667_hw3/MainControl.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|MainControl:myMainControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectDestination SelectDestination:Selection1 " "Elaborating entity \"SelectDestination\" for hierarchy \"SelectDestination:Selection1\"" {  } { { "MIPS.v" "Selection1" { Text "C:/altera/1901042667_hw3/MIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerOperations registerOperations:myRegister " "Elaborating entity \"registerOperations\" for hierarchy \"registerOperations:myRegister\"" {  } { { "MIPS.v" "myRegister" { Text "C:/altera/1901042667_hw3/MIPS.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:myALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:myALUControl\"" {  } { { "MIPS.v" "myALUControl" { Text "C:/altera/1901042667_hw3/MIPS.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ALUControl.v(35) " "Verilog HDL warning at ALUControl.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "ALUControl.v" "" { Text "C:/altera/1901042667_hw3/ALUControl.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|ALUControl:myALUControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ALUControl.v(41) " "Verilog HDL warning at ALUControl.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "ALUControl.v" "" { Text "C:/altera/1901042667_hw3/ALUControl.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|ALUControl:myALUControl"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 ALUControl.v(47) " "Verilog HDL warning at ALUControl.v(47): actual bit length 32 differs from formal bit length 1" {  } { { "ALUControl.v" "" { Text "C:/altera/1901042667_hw3/ALUControl.v" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1673998621435 "|MIPS|ALUControl:myALUControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:SelectSource " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:SelectSource\"" {  } { { "MIPS.v" "SelectSource" { Text "C:/altera/1901042667_hw3/MIPS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_or mux2x1:SelectSource\|_32bit_or:g00 " "Elaborating entity \"_32bit_or\" for hierarchy \"mux2x1:SelectSource\|_32bit_or:g00\"" {  } { { "mux2x1.v" "g00" { Text "C:/altera/1901042667_hw3/mux2x1.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32bit ALU32bit:myALU " "Elaborating entity \"ALU32bit\" for hierarchy \"ALU32bit:myALU\"" {  } { { "MIPS.v" "myALU" { Text "C:/altera/1901042667_hw3/MIPS.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_adder ALU32bit:myALU\|_32bit_adder:g0 " "Elaborating entity \"_32bit_adder\" for hierarchy \"ALU32bit:myALU\|_32bit_adder:g0\"" {  } { { "ALU32bit.v" "g0" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8bit_adder ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0 " "Elaborating entity \"_8bit_adder\" for hierarchy \"ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\"" {  } { { "_32bit_adder.v" "F0" { Text "C:/altera/1901042667_hw3/_32bit_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4bit_adder ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0 " "Elaborating entity \"_4bit_adder\" for hierarchy \"ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0\"" {  } { { "_8bit_adder.v" "A0" { Text "C:/altera/1901042667_hw3/_8bit_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0\|full_adder:FA0\"" {  } { { "_4bit_adder.v" "FA0" { Text "C:/altera/1901042667_hw3/_4bit_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0\|full_adder:FA0\|half_adder:sum_1 " "Elaborating entity \"half_adder\" for hierarchy \"ALU32bit:myALU\|_32bit_adder:g0\|_8bit_adder:F0\|_4bit_adder:A0\|full_adder:FA0\|half_adder:sum_1\"" {  } { { "_full_adder.v" "sum_1" { Text "C:/altera/1901042667_hw3/_full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_sub ALU32bit:myALU\|_32bit_sub:g2 " "Elaborating entity \"_32bit_sub\" for hierarchy \"ALU32bit:myALU\|_32bit_sub:g2\"" {  } { { "ALU32bit.v" "g2" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_xor ALU32bit:myALU\|_32bit_sub:g2\|_32bit_xor:g0 " "Elaborating entity \"_32bit_xor\" for hierarchy \"ALU32bit:myALU\|_32bit_sub:g2\|_32bit_xor:g0\"" {  } { { "_32bit_sub.v" "g0" { Text "C:/altera/1901042667_hw3/_32bit_sub.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_and ALU32bit:myALU\|_32bit_and:g5 " "Elaborating entity \"_32bit_and\" for hierarchy \"ALU32bit:myALU\|_32bit_and:g5\"" {  } { { "ALU32bit.v" "g5" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_slt ALU32bit:myALU\|_32bit_slt:g3 " "Elaborating entity \"_32bit_slt\" for hierarchy \"ALU32bit:myALU\|_32bit_slt:g3\"" {  } { { "ALU32bit.v" "g3" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_nor ALU32bit:myALU\|_32bit_nor:g4 " "Elaborating entity \"_32bit_nor\" for hierarchy \"ALU32bit:myALU\|_32bit_nor:g4\"" {  } { { "ALU32bit.v" "g4" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 ALU32bit:myALU\|mux8x1:g7 " "Elaborating entity \"mux8x1\" for hierarchy \"ALU32bit:myALU\|mux8x1:g7\"" {  } { { "ALU32bit.v" "g7" { Text "C:/altera/1901042667_hw3/ALU32bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 ALU32bit:myALU\|mux8x1:g7\|mux4x1:g0 " "Elaborating entity \"mux4x1\" for hierarchy \"ALU32bit:myALU\|mux8x1:g7\|mux4x1:g0\"" {  } { { "mux8x1.v" "g0" { Text "C:/altera/1901042667_hw3/mux8x1.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryOperations memoryOperations:myMemory " "Elaborating entity \"memoryOperations\" for hierarchy \"memoryOperations:myMemory\"" {  } { { "MIPS.v" "myMemory" { Text "C:/altera/1901042667_hw3/MIPS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673998621742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1673998622163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673998622422 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998622422 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "MIPS.v" "" { Text "C:/altera/1901042667_hw3/MIPS.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673998622447 "|MIPS|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1673998622447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673998622447 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673998622447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673998622447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673998622467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 02:37:02 2023 " "Processing ended: Wed Jan 18 02:37:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673998622467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673998622467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673998622467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673998622467 ""}
