# VHDL_ANALOG_MODELS
This repository implements some analog circuits models in VHDL for simulation purpose.



example of RC step response simulation:
![image](https://github.com/user-attachments/assets/8e810bd2-294a-4930-8f0c-339e4182d799)


# Quick run of Modelsim project

1- run the CREATE_DELETE_K.bat, this will create a virtual drive K pointing to the project directory.

2- open modelsim then open the project VHDL_MODELS.mpf

3- the have the project with all setup, compile and simulate.

