Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 0ab307901c794f87a3ee84dbd30f5c07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SortEngine_tb_behav xil_defaultlib.SortEngine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 20 for port 'sorted_data_out' [D:/OneDrive - HKUST Connect/HKUST/2023 Fall/ELEC4320/Workspace/FinalProject/FinalProject.srcs/sim_1/new/Testbench.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SortEngine
Compiling module xil_defaultlib.SortEngine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SortEngine_tb_behav
