[openram.globals/init_openram]: Initializing OpenRAM...
[openram.globals/setup_paths]: Setting up paths...
[openram.globals/setup_paths]: OpenRAM source code found in /home/bonal/PrivateRAM/compiler
[openram.globals/setup_paths]: Temporary files saved in /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/
[openram.globals/read_config]: Configuration file is /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8.py
[openram.globals/read_config]: Output saved in /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8/
[openram.globals/install_conda]: Creating conda setup...
[openram.globals/import_tech]: Importing technology: sky130
[openram.globals/import_tech]: Tech directory found in /home/bonal/PrivateRAM/technology:/home/bonal/.local/lib/python3.8/site-packages/openram/technology
[openram.globals/import_tech]: Adding technology path: /home/bonal/PrivateRAM/technology
[openram.globals/import_tech]: Adding technology path: /home/bonal/.local/lib/python3.8/site-packages/openram/technology
[openram.globals/purge_temp]: Purging temp directory: /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/
[openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[openram.characterizer/<module>]: Initializing characterizer...
[openram.globals/get_tool]: Finding mpi tool...
[openram.globals/get_tool]: Using mpi: /home/bonal/PrivateRAM/miniconda/bin/mpirun
[openram.characterizer/<module>]: Finding spice simulator: Xyce (/home/bonal/PrivateRAM/miniconda/bin/Xyce)
[openram.characterizer/<module>]: MPI for spice simulator: mpirun (/home/bonal/PrivateRAM/miniconda/bin/mpirun)
[openram.characterizer/<module>]: Simulation threads: 16
[openram.verify/<module>]: Initializing verify...
[openram.verify/<module>]: Finding DRC/LVS/PEX tools.
[openram.globals/get_tool]: Finding DRC tool...
[openram.globals/get_tool]: Using DRC: /home/bonal/PrivateRAM/miniconda/bin/magic
[openram.globals/get_tool]: Finding LVS tool...
[openram.globals/get_tool]: Using LVS: /home/bonal/PrivateRAM/miniconda/bin/netgen
[openram.globals/get_tool]: Finding PEX tool...
[openram.globals/get_tool]: Using PEX: /home/bonal/PrivateRAM/miniconda/bin/magic
|==============================================================================|
|=========                      OpenRAM v1.2.25                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
[openram.base.hierarchy_spice/sp_read]: opening /home/bonal/PrivateRAM/technology/sky130/sp_lib/sky130_fd_bd_sram__openram_dp_cell.sp
[openram.base.hierarchy_spice/sp_read]: opening /home/bonal/PrivateRAM/technology/sky130/lvs_lib/sky130_fd_bd_sram__openram_dp_cell.sp
[openram.base.hierarchy_layout/gds_read]: opening /home/bonal/PrivateRAM/technology/sky130/gds_lib/sky130_fd_bd_sram__openram_dp_cell.gds
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_0
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_1
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_2
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_3
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_4
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_5
[openram.base.hierarchy_layout/gds_read]: Creating layout structure sky130_sram_1kbyte_1rw1r_32x256_8_contact_6
[openram.modules.bitcell_2port/__init__]: Create bitcell with 2 ports
[openram.sram_config/recompute_sizes]: Recomputing with words per row: 2
[openram.sram_config/recompute_sizes]: Rows: 128 Cols: 64
[openram.sram_config/recompute_sizes]: Row addr size: 7 Col addr size: 1 Bank addr size: 8
[openram.sram_config/compute_sizes]: Set SRAM Words Per Row=2
LIB: Characterizing... 
[openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[openram.characterizer.lib/prepare_tables]: Loads: [ 1.7225  6.89   27.56  ]
[openram.characterizer.lib/prepare_tables]: self.load_slews : [(1.7225, 0.00125), (6.89, 0.00125), (27.56, 0.00125), (1.7225, 0.005), (6.89, 0.005), (27.56, 0.005), (1.7225, 0.04), (6.89, 0.04), (27.56, 0.04)]
[openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.8, 25)]
[openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.8, 25)
[openram.characterizer.lib/characterize_corners]: Writing to /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
[openram.characterizer.delay/recover_measurment_objects]: Delay measure file not found. Skipping measure recovery
[openram.characterizer.delay/find_feasible_period_one_port]: Trying feasible period: 10.0ns on Port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 3900.1 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=-0.00476404
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799996
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.78402
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=4.741791e-09
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=-0.005906084
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.77948
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.779539
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=-0.005861661
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.298769ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=-0.004738313
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.731061
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.732336
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=-0.004516496
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.799985
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=1.38695e-05
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 10.0 load 27.56 slew 0.04
		delay_hl=-2.195861 delay_lh=3.441209
		slew_hl=0.3452958 slew_lh=0.8939433999999999
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/find_feasible_period_one_port]: feasible_period passed for Port 0: 10.0ns feasible_delay 3.4412ns/3.4412ns slew 0.8939ns/0.3453ns 
[openram.characterizer.delay/find_feasible_period_one_port]: Found feasible_period for port 0: 10.0ns
[openram.characterizer.delay/find_feasible_period_one_port]: Trying feasible period: 10.0ns on Port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 3693.6 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=-0.00476404
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799996
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.78402
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=5.205725e-09
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=3.230948e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=3.580368e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.996417ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.000687321
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.771287
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.774585
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.0009594182
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=4.93608e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 10.0 load 27.56 slew 0.04
		delay_hl=-3.450973 delay_lh=3.165353
		slew_hl=0.3901951 slew_lh=0.7229415
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/find_feasible_period_one_port]: feasible_period passed for Port 1: 10.0ns feasible_delay 3.1654ns/3.1654ns slew 0.7229ns/0.3902ns 
[openram.characterizer.delay/find_feasible_period_one_port]: Found feasible_period for port 1: 10.0ns
[openram.characterizer.delay/find_feasible_period]: Found feasible_period: 10.0ns
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 0: 5.0ns (ub: 10.0 lb: 0.0)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 2498.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0002193254
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799998
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0004971626
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=0.0005965343
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799968
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.79997
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=0.0006476251
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.087439ns
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 0: 7.5ns (ub: 10.0 lb: 5.0)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 3205.1 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001312697
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.802961
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.01825652
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=5.593559e-06
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=6.263548e-06
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.2634440000000002ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=1.670824e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.860636
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864267
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=1.871001e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.279972e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 7.5 load 27.56 slew 0.04
		delay_hl=-0.9421829 delay_lh=3.405668
		slew_hl=0.34528559999999997 slew_lh=0.8926228
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/try_period]: Successful period 7.5, Port 0, delay_lh=3.405668ns, delay_hl=3.405668ns, slew_lh=0.8926228ns, slew_hl=0.34528559999999997ns
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 0: 6.25ns (ub: 7.5 lb: 5.0)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 2906.6 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001698184
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799998
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.000348778
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=4.996826e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799998
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799998
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=5.585287e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.2039600000000004ns
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 0: 6.875ns (ub: 7.5 lb: 6.25)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 3388.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001484661
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799978
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0002668871
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.617236e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.812992e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.2390369999999997ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.829391e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.861182
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864398
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.414084e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.192253e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.04
		delay_hl=-0.6283392 delay_lh=3.381605
		slew_hl=0.3454179 slew_lh=0.89238
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/try_period]: Successful period 6.875, Port 0, delay_lh=3.381605ns, delay_hl=3.381605ns, slew_lh=0.89238ns, slew_hl=0.3454179ns
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 0: 6.5625ns (ub: 6.875 lb: 6.25)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 2980.3 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001584351
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799998
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0003181855
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=2.82839e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=3.168827e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.223451ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=8.445376e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.861454
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864456
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=9.462156e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.042963e-08
[openram.characterizer.delay/check_valid_delays]: UNsuccessful simulation (in ns):
		period 6.5625 load 27.56 slew 0.04
		delay_hl=-0.47131470000000003 delay_lh=3.365767
		slew_hl=0.3454356 slew_lh=0.8920423
[openram.characterizer.delay/find_min_period_one_port]: MinPeriod Search Port 1: 6.875ns (ub: 10.0 lb: 6.875)
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 3050.9 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001484661
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799977
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0002636752
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=8.144474e-10
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.342875e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.9954039999999997ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.0006299753
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.773414
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775917
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.000933652
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=1.789076e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.04
		delay_hl=-1.88695 delay_lh=3.1644959999999998
		slew_hl=0.3914953 slew_lh=0.7207357
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/try_period]: Successful period 6.875, Port 1, delay_lh=3.1644959999999998ns, delay_hl=3.1644959999999998ns, slew_lh=0.7207357ns, slew_hl=0.3914953ns
[openram.characterizer.delay/analyze]: Min Period Found: 6.875ns
[openram.characterizer.delay/run_power_simulation]: Performing leakage power simulations.
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/power_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 607.6 seconds
[openram.characterizer.delay/run_power_simulation]: Leakage power of full array is 0.0009117994000000001 mW
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/power_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 621.6 seconds
[openram.characterizer.delay/run_power_simulation]: Leakage power of trimmed array is 0.0009117994000000001 mW
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5807.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001466694
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799806
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.0002879072
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.534706e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.69359e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.232904ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.583032e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862811
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864395
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.057567e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.214173e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.00125
		delay_hl=-0.8149065 delay_lh=2.8695030000000004
		slew_hl=0.055816040000000004 slew_lh=0.9131758000000001
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.115882e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.682022e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.989901ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001239291
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.773664
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.77497
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.001455023
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.272256e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.00125
		delay_hl=-2.09872 delay_lh=3.023857
		slew_hl=0.06530926000000001 slew_lh=0.7499494
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.00125 load=1.7225
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.1198699999999997 + 0.0 = 2.1198699999999997
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.355874 + 0.0 = 2.355874
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.3612360000000001 + 0.0 = 1.3612360000000001
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020412 + 0.0 = 1.020412
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.29759 + 0.0 = 2.29759
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.1556420000000003 + 0.0 = 2.1556420000000003
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.03546 + 0.0 = 1.03546
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.047797 + 0.0 = 1.047797
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.698078 + 0.0 = 2.698078
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.576081 + 0.0 = 2.576081
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.0720230000000002 + 0.0 = 1.0720230000000002
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.008227 + 0.0 = 1.008227
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5762.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.000146887
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799806
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.0002781009
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.52863e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.695495e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.232442ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.564874e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862422
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864395
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.063259e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.211999e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.00125
		delay_hl=-0.7704953 delay_lh=3.287338
		slew_hl=0.11195079999999999 slew_lh=0.9114321
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.11529e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.682664e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.989245ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001219174
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.773397
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.774965
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.001457048
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.228074e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.00125
		delay_hl=-2.048305 delay_lh=3.071017
		slew_hl=0.13012210000000002 slew_lh=0.7448898
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.00125 load=6.89
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.176244 + 0.0 = 2.176244
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.359569 + 0.0 = 2.359569
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.36775 + 0.0 = 1.36775
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020425 + 0.0 = 1.020425
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.365336 + 0.0 = 2.365336
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.157588 + 0.0 = 2.157588
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.035501 + 0.0 = 1.035501
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.047795 + 0.0 = 1.047795
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.774666 + 0.0 = 2.774666
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.576918 + 0.0 = 2.576918
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.072064 + 0.0 = 1.072064
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.0082419999999999 + 0.0 = 1.0082419999999999
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5779.6 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001474924
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799805
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.0002278986
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.509725e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.696871e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.231249ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.508394e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.861179
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864395
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.06737e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.203453e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.00125
		delay_hl=-0.6334468999999999 delay_lh=3.374516
		slew_hl=0.345391 slew_lh=0.8923268
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.10797e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.68264e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.987416ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001144591
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.77249
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.774975
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.001450768
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.032174e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.00125
		delay_hl=-1.892794 delay_lh=3.156483
		slew_hl=0.3914577 slew_lh=0.7208403
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.00125 load=27.56
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.3877260000000002 + 0.0 = 2.3877260000000002
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.399257 + 0.0 = 2.399257
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.432273 + 0.0 = 1.432273
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020427 + 0.0 = 1.020427
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.527128 + 0.0 = 2.527128
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.298405 + 0.0 = 2.298405
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.035447 + 0.0 = 1.035447
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.04772 + 0.0 = 1.04772
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 3.059918 + 0.0 = 3.059918
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.591824 + 0.0 = 2.591824
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.072011 + 0.0 = 1.072011
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.0082559999999998 + 0.0 = 1.0082559999999998
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5799.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001467603
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799824
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.000224638
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.544352e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.700152e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.23375ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.611832e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862812
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864396
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.07716e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.213335e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.005
		delay_hl=-0.8146479 delay_lh=2.869733
		slew_hl=0.05533822 slew_lh=0.9131714
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.143157e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.656756e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.9903980000000003ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001409517
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.773395
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775001
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.001419171
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.261952e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.005
		delay_hl=-2.098545 delay_lh=3.02436
		slew_hl=0.06537504999999999 slew_lh=0.7498981
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.005 load=1.7225
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.119952 + 0.0 = 2.119952
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.355217 + 0.0 = 2.355217
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.3592549999999999 + 0.0 = 1.3592549999999999
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020254 + 0.0 = 1.020254
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.29678 + 0.0 = 2.29678
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.155332 + 0.0 = 2.155332
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.034695 + 0.0 = 1.034695
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.048479 + 0.0 = 1.048479
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.697842 + 0.0 = 2.697842
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.576029 + 0.0 = 2.576029
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.071392 + 0.0 = 1.071392
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.008351 + 0.0 = 1.008351
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5881.6 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001469752
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799824
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.0002148971
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.53827e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.702191e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.233286ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.593656e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862425
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864396
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.083254e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.21106e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.005
		delay_hl=-0.7702605 delay_lh=3.2872749999999997
		slew_hl=0.1118783 slew_lh=0.9118497
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.142614e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.657518e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.9897430000000003ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001389512
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.77313
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.774994
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.001421963
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.217585e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.005
		delay_hl=-2.048108 delay_lh=3.07152
		slew_hl=0.13018649999999998 slew_lh=0.7449164
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.005 load=6.89
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.176322 + 0.0 = 2.176322
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.358981 + 0.0 = 2.358981
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.365775 + 0.0 = 1.365775
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020268 + 0.0 = 1.020268
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.36445 + 0.0 = 2.36445
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.157334 + 0.0 = 2.157334
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.034736 + 0.0 = 1.034736
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.0484769999999999 + 0.0 = 1.0484769999999999
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.774351 + 0.0 = 2.774351
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.576851 + 0.0 = 2.576851
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.071433 + 0.0 = 1.071433
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.0083659999999999 + 0.0 = 1.0083659999999999
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 6407.2 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001475814
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799823
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=-0.0001647697
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.519247e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.703439e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.2320860000000002ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.536825e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.861182
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864396
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.08698e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.202453e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.005
		delay_hl=-0.633228 delay_lh=3.374612
		slew_hl=0.3452958 slew_lh=0.8925594
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.135453e-09
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.657613e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.987914ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.001314665
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.772225
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775003
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.00141634
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.020863e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.005
		delay_hl=-1.892581 delay_lh=3.1569570000000002
		slew_hl=0.391476 slew_lh=0.7208084
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.005 load=27.56
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.387606 + 0.0 = 2.387606
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.398844 + 0.0 = 2.398844
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.430501 + 0.0 = 1.430501
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.020269 + 0.0 = 1.020269
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.523855 + 0.0 = 2.523855
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.300357 + 0.0 = 2.300357
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.034682 + 0.0 = 1.034682
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.048443 + 0.0 = 1.048443
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 3.059362 + 0.0 = 3.059362
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.592019 + 0.0 = 2.592019
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.0713789999999999 + 0.0 = 1.0713789999999999
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.008381 + 0.0 = 1.008381
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5586.9 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001478568
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799977
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0002031399
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.643873e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.809526e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.240707ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.908974e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862817
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864399
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.403728e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.20253e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.04
		delay_hl=-0.8097521 delay_lh=2.8765419999999997
		slew_hl=0.055471690000000004 slew_lh=0.9130609999999999
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=7.558502e-10
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.341128e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.997893ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.0007240248
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.774599
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775921
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.0009327529
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.050384e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 1.7225 slew 0.04
		delay_hl=-2.093154 delay_lh=3.0318050000000003
		slew_hl=0.06530950999999999 slew_lh=0.748962
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.04 load=1.7225
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.1178120000000002 + 0.0 = 2.1178120000000002
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.35577 + 0.0 = 2.35577
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.357334 + 0.0 = 1.357334
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.018351 + 0.0 = 1.018351
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.295945 + 0.0 = 2.295945
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.155713 + 0.0 = 2.155713
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.0344119999999999 + 0.0 = 1.0344119999999999
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.049051 + 0.0 = 1.049051
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.697251 + 0.0 = 2.697251
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.575529 + 0.0 = 2.575529
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.070931 + 0.0 = 1.070931
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.007443 + 0.0 = 1.007443
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5729.7 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001480779
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799977
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0002123991
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.637384e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.811534e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.240297ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.889583e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.862428
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864399
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.409728e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.200477e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.04
		delay_hl=-0.7653702 delay_lh=3.2944780000000002
		slew_hl=0.11214139999999999 slew_lh=0.9116821
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=7.548942e-10
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.342899e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.99723ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.0007032835
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.774332
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775908
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.0009395304
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=2.002548e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 6.89 slew 0.04
		delay_hl=-2.0427120000000003 delay_lh=3.078994
		slew_hl=0.1300401 slew_lh=0.7448606999999999
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.04 load=6.89
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.174058 + 0.0 = 2.174058
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.359515 + 0.0 = 2.359515
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.36395 + 0.0 = 1.36395
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.018363 + 0.0 = 1.018363
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.36288 + 0.0 = 2.36288
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.159123 + 0.0 = 2.159123
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.03444 + 0.0 = 1.03444
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.049047 + 0.0 = 1.049047
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.774072 + 0.0 = 2.774072
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.5763570000000002 + 0.0 = 2.5763570000000002
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.07096 + 0.0 = 1.07096
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.007453 + 0.0 = 1.007453
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (no positive clock edge)
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.simulation/add_write]: W data 1 address 00000001
[openram.characterizer.simulation/add_write]: W data 0 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_read]: R data 1 address 00000001 to set dout caps
[openram.characterizer.simulation/add_read]: R data 0 address 11111111 to check W0 worked
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle)
[openram.characterizer.simulation/add_write]: W data 1 address 11111111 to write value
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 0
[openram.characterizer.simulation/add_write]: W data 0 address 00000001 to clear din caps
[openram.characterizer.simulation/add_noop_clock_one_port]: Clock only on port 1
[openram.characterizer.simulation/add_read]: R data 0 address 00000001 to clear dout caps
[openram.characterizer.simulation/add_read]: R data 1 address 11111111 to check W1 worked
[openram.characterizer.simulation/add_noop_all_ports]: Idle cycle (if read takes >1 cycle))
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/delay_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 5598.8 seconds
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ZERO=0.0001486924
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_WRITE_ONE=1.799976
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_WRITE_ONE=0.0002626401
[openram.characterizer.delay/check_measurements]: Checking write values for port 0
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=1.617236e-05
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.799999
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.812992e-05
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 0
[openram.characterizer.delay/check_sen_measure]: s_en delay=3.2390369999999997ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=4.829391e-05
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.861182
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.864398
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=5.414084e-05
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=5.192253e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.04
		delay_hl=-0.6283392 delay_lh=3.381605
		slew_hl=0.3454179 slew_lh=0.89238
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ZERO=7.463407e-10
[openram.characterizer.delay/check_bit_measures]: v_q_a11111111_b31_READ_ONE=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ZERO=1.8
[openram.characterizer.delay/check_bit_measures]: v_qbar_a11111111_b31_READ_ONE=1.342877e-09
[openram.characterizer.delay/check_measurements]: Checking read delay values for port 1
[openram.characterizer.delay/check_sen_measure]: s_en delay=2.995406ns
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ZERO=0.0006300981
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ZERO=1.773415
[openram.characterizer.delay/check_read_debug_measures]: v_bl_READ_ONE=1.775917
[openram.characterizer.delay/check_read_debug_measures]: v_br_READ_ONE=0.0009336669
[openram.characterizer.delay/check_read_debug_measures]: v_delay_lh=1.8
[openram.characterizer.delay/check_read_debug_measures]: v_delay_hl=1.789065e-08
[openram.characterizer.delay/check_valid_delays]: Successful simulation (in ns):
		period 6.875 load 27.56 slew 0.04
		delay_hl=-1.88718 delay_lh=3.1644959999999998
		slew_hl=0.39150599999999997 slew_lh=0.7207367
[openram.characterizer.delay/check_valid_delays]: delay_hl captured precharge, using delay_lh instead
[openram.characterizer.delay/simulate_loads_and_slews]: Simulation Passed: Port All slew=0.04 load=27.56
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write1_power 2.382618 + 0.0 = 2.382618
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to write0_power 2.401408 + 0.0 = 2.401408
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write1_power 1.431335 + 0.0 = 1.431335
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_write0_power 1.018365 + 0.0 = 1.018365
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 2.490553 + 0.0 = 2.490553
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.336492 + 0.0 = 2.336492
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.034393 + 0.0 = 1.034393
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.049008 + 0.0 = 1.049008
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read1_power 3.055565 + 0.0 = 3.055565
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to read0_power 2.595291 + 0.0 = 2.595291
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read1_power 1.070912 + 0.0 = 1.070912
[openram.characterizer.delay/simulate_loads_and_slews]: Adding leakage offset to disabled_read0_power 1.007464 + 0.0 = 1.007464
[openram.characterizer.setup_hold/__init__]: Feasible period from technology file: 10 
[openram.characterizer.setup_hold/trim_file]: Trimmed 1 bank instantiations in sp file
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.7 seconds
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 2.002794e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 2.08987e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 2.002794e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 2.094199e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 2.002794e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 5.829932e-10 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 1 Ideal Clk-to-Q: 6.563209e-10 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.1 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002794e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.08987e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002794e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.094199e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002794e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 5.829932e-10 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.563209e-10 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.6 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.054335e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.141367e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.054335e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.14534e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.054335e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.069186e-10 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.799984e-10 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 87.0 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.060068e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.146555e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.060068e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.150924e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.060068e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.703125 Infeasible: 21.09375 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.703125 Infeasible: 21.09375 Feasible: 20.3125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 87.6 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.064853e-09 Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.151565e-09 Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.064853e-09 Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.155095e-09 Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.064853e-09 Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.703125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.703125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.6796875 Infeasible: 21.875 Feasible: 21.484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.6796875 Infeasible: 21.875 Feasible: 21.484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.6796875 Infeasible: 21.875 Feasible: 21.484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.6796875 Infeasible: 21.875 Feasible: 21.484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.6796875 Infeasible: 21.875 Feasible: 21.484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.5078125 Infeasible: 20.703125 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.5078125 Infeasible: 20.703125 Feasible: 20.3125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 84.2 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.101692e-09 Setup/Hold: 1.6796875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.18406e-09 Setup/Hold: 1.6796875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.101692e-09 Setup/Hold: 1.6796875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.188454e-09 Setup/Hold: 1.6796875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.101692e-09 Setup/Hold: 1.6796875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.5078125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.5078125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.77734375 Infeasible: 21.875 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.77734375 Infeasible: 21.875 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.77734375 Infeasible: 21.875 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.77734375 Infeasible: 21.875 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.77734375 Infeasible: 21.875 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.41015625 Infeasible: 20.5078125 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.41015625 Infeasible: 20.5078125 Feasible: 20.3125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.77734375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.77734375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.77734375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.77734375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.77734375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.335659e-10 Setup/Hold: 0.41015625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.035444e-10 Setup/Hold: 0.41015625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.728515625 Infeasible: 21.77734375 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.728515625 Infeasible: 21.77734375 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.728515625 Infeasible: 21.77734375 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.728515625 Infeasible: 21.77734375 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.728515625 Infeasible: 21.77734375 Feasible: 21.6796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.458984375 Infeasible: 20.5078125 Feasible: 20.41015625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.458984375 Infeasible: 20.5078125 Feasible: 20.41015625
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.2 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.131485e-09 Setup/Hold: 1.728515625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.210923e-09 Setup/Hold: 1.728515625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.131485e-09 Setup/Hold: 1.728515625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.215901e-09 Setup/Hold: 1.728515625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.131485e-09 Setup/Hold: 1.728515625
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.458984375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.458984375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7529296875 Infeasible: 21.77734375 Feasible: 21.728515625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7529296875 Infeasible: 21.77734375 Feasible: 21.728515625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7529296875 Infeasible: 21.77734375 Feasible: 21.728515625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7529296875 Infeasible: 21.77734375 Feasible: 21.728515625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7529296875 Infeasible: 21.77734375 Feasible: 21.728515625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.4345703125 Infeasible: 20.458984375 Feasible: 20.41015625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.4345703125 Infeasible: 20.458984375 Feasible: 20.41015625
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.1 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.160645e-09 Setup/Hold: 1.7529296875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.23892e-09 Setup/Hold: 1.7529296875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.160645e-09 Setup/Hold: 1.7529296875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.242612e-09 Setup/Hold: 1.7529296875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.160645e-09 Setup/Hold: 1.7529296875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 6.583589e-10 Setup/Hold: 0.4345703125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 7.272115e-10 Setup/Hold: 0.4345703125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.76513671875 Infeasible: 21.77734375 Feasible: 21.7529296875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.76513671875 Infeasible: 21.77734375 Feasible: 21.7529296875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.76513671875 Infeasible: 21.77734375 Feasible: 21.7529296875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.76513671875 Infeasible: 21.77734375 Feasible: 21.7529296875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.76513671875 Infeasible: 21.77734375 Feasible: 21.7529296875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.42236328125 Infeasible: 20.4345703125 Feasible: 20.41015625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.42236328125 Infeasible: 20.4345703125 Feasible: 20.41015625
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.8 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.193264e-09 Setup/Hold: 1.76513671875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.269469e-09 Setup/Hold: 1.76513671875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.193264e-09 Setup/Hold: 1.76513671875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.273243e-09 Setup/Hold: 1.76513671875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.193264e-09 Setup/Hold: 1.76513671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 6.427927e-10 Setup/Hold: 0.42236328125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.12329e-10 Setup/Hold: 0.42236328125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.771240234375 Infeasible: 21.77734375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.771240234375 Infeasible: 21.77734375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.771240234375 Infeasible: 21.77734375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.771240234375 Infeasible: 21.77734375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.771240234375 Infeasible: 21.77734375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.416259765625 Infeasible: 20.42236328125 Feasible: 20.41015625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.428466796875 Infeasible: 20.4345703125 Feasible: 20.42236328125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.771240234375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.771240234375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.771240234375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.771240234375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.771240234375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.372903e-10 Setup/Hold: 0.416259765625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.179363e-10 Setup/Hold: 0.428466796875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7681884765625 Infeasible: 21.771240234375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7681884765625 Infeasible: 21.771240234375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7681884765625 Infeasible: 21.771240234375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7681884765625 Infeasible: 21.771240234375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 21.7681884765625 Infeasible: 21.771240234375 Feasible: 21.76513671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.4193115234375 Infeasible: 20.42236328125 Feasible: 20.416259765625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 1 Target time: 20.4315185546875 Infeasible: 20.4345703125 Feasible: 20.428466796875
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.9 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 2.214508e-09 Setup/Hold: 1.7681884765625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.76513671875 vs 21.7681884765625
[openram.characterizer.setup_hold/bidir_search]: Signal addr0[0]: SETUP 1 = -1.7681884765625n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.289123e-09 Setup/Hold: 1.7681884765625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.7681884765625 vs 21.771240234375
[openram.characterizer.setup_hold/bidir_search]: Signal csb0: SETUP 1 = -1.7681884765625n
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 2.214508e-09 Setup/Hold: 1.7681884765625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.76513671875 vs 21.7681884765625
[openram.characterizer.setup_hold/bidir_search]: Signal din0[0]: SETUP 1 = -1.7681884765625n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.293536e-09 Setup/Hold: 1.7681884765625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.7681884765625 vs 21.771240234375
[openram.characterizer.setup_hold/bidir_search]: Signal web0: SETUP 1 = -1.7681884765625n
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: 2.214508e-09 Setup/Hold: 1.7681884765625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.76513671875 vs 21.7681884765625
[openram.characterizer.setup_hold/bidir_search]: Signal wmask0[0]: SETUP 1 = -1.7681884765625n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.395399e-10 Setup/Hold: 0.4193115234375
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 20.4193115234375 vs 20.42236328125
[openram.characterizer.setup_hold/bidir_search]: Signal addr1[0]: SETUP 1 = -0.4193115234375n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.214393e-10 Setup/Hold: 0.4315185546875
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 20.4315185546875 vs 20.4345703125
[openram.characterizer.setup_hold/bidir_search]: Signal csb1: SETUP 1 = -0.4315185546875n
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 87.0 seconds
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 2.049372e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 2.120562e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 2.049372e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 2.117664e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 2.049372e-09 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 6.24552e-10 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_init_check]: Checked initial SETUP time -7.5, data at 12.5, clock at 20 
[openram.characterizer.setup_hold/bidir_search_init_check]: *** SETUP CHECK: 0 Ideal Clk-to-Q: 7.022378e-10 Setup/Hold: -7.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 18.75 Infeasible: 25.0 Feasible: 12.5
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.9 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.049372e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.120562e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.049372e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.117664e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.049372e-09 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.24552e-10 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.022378e-10 Setup/Hold: -1.25
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.875 Infeasible: 25.0 Feasible: 18.75
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.6 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.3125 Infeasible: 21.875 Feasible: 18.75
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002889e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.074136e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002889e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.071089e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.002889e-09 Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.09375 Infeasible: 21.875 Feasible: 20.3125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 19.53125 Infeasible: 20.3125 Feasible: 18.75
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 19.53125 Infeasible: 20.3125 Feasible: 18.75
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 1.998172e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.070052e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 1.998172e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.066357e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 1.998172e-09 Setup/Hold: 1.09375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.245548e-10 Setup/Hold: -0.46875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.022414e-10 Setup/Hold: -0.46875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.484375 Infeasible: 21.875 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 19.921875 Infeasible: 20.3125 Feasible: 19.53125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 19.921875 Infeasible: 20.3125 Feasible: 19.53125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.4 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.239277e-10 Setup/Hold: -0.078125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 7.01477e-10 Setup/Hold: -0.078125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.2890625 Infeasible: 21.484375 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.2890625 Infeasible: 21.484375 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.2890625 Infeasible: 21.484375 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.2890625 Infeasible: 21.484375 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.2890625 Infeasible: 21.484375 Feasible: 21.09375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.1171875 Infeasible: 20.3125 Feasible: 19.921875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.1171875 Infeasible: 20.3125 Feasible: 19.921875
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.8 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.004561e-09 Setup/Hold: 1.2890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.076176e-09 Setup/Hold: 1.2890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.004561e-09 Setup/Hold: 1.2890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.07288e-09 Setup/Hold: 1.2890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.004561e-09 Setup/Hold: 1.2890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.060385e-10 Setup/Hold: 0.1171875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.840959e-10 Setup/Hold: 0.1171875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.38671875 Infeasible: 21.484375 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.38671875 Infeasible: 21.484375 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.38671875 Infeasible: 21.484375 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.38671875 Infeasible: 21.484375 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.38671875 Infeasible: 21.484375 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.21484375 Infeasible: 20.3125 Feasible: 20.1171875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.21484375 Infeasible: 20.3125 Feasible: 20.1171875
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.1 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.38671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.38671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.38671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.38671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.38671875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.061304e-10 Setup/Hold: 0.21484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.837137e-10 Setup/Hold: 0.21484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.337890625 Infeasible: 21.38671875 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.337890625 Infeasible: 21.38671875 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.337890625 Infeasible: 21.38671875 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.337890625 Infeasible: 21.38671875 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.337890625 Infeasible: 21.38671875 Feasible: 21.2890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.263671875 Infeasible: 20.3125 Feasible: 20.21484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.263671875 Infeasible: 20.3125 Feasible: 20.21484375
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 85.8 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.009842e-09 Setup/Hold: 1.337890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.081397e-09 Setup/Hold: 1.337890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.009842e-09 Setup/Hold: 1.337890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.077866e-09 Setup/Hold: 1.337890625
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.009842e-09 Setup/Hold: 1.337890625
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.263671875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.263671875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3623046875 Infeasible: 21.38671875 Feasible: 21.337890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3623046875 Infeasible: 21.38671875 Feasible: 21.337890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3623046875 Infeasible: 21.38671875 Feasible: 21.337890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3623046875 Infeasible: 21.38671875 Feasible: 21.337890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3623046875 Infeasible: 21.38671875 Feasible: 21.337890625
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.2392578125 Infeasible: 20.263671875 Feasible: 20.21484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.2392578125 Infeasible: 20.263671875 Feasible: 20.21484375
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.1 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.017638e-09 Setup/Hold: 1.3623046875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.089239e-09 Setup/Hold: 1.3623046875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.017638e-09 Setup/Hold: 1.3623046875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.085833e-09 Setup/Hold: 1.3623046875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.017638e-09 Setup/Hold: 1.3623046875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.079342e-10 Setup/Hold: 0.2392578125
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.860529e-10 Setup/Hold: 0.2392578125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.37451171875 Infeasible: 21.38671875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.37451171875 Infeasible: 21.38671875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.37451171875 Infeasible: 21.38671875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.37451171875 Infeasible: 21.38671875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.37451171875 Infeasible: 21.38671875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.25146484375 Infeasible: 20.263671875 Feasible: 20.2392578125
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.25146484375 Infeasible: 20.263671875 Feasible: 20.2392578125
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.7 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.37451171875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.37451171875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.37451171875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.37451171875
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.37451171875
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.111768e-10 Setup/Hold: 0.25146484375
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.890353e-10 Setup/Hold: 0.25146484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.368408203125 Infeasible: 21.37451171875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.368408203125 Infeasible: 21.37451171875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.368408203125 Infeasible: 21.37451171875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.368408203125 Infeasible: 21.37451171875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.368408203125 Infeasible: 21.37451171875 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.257568359375 Infeasible: 20.263671875 Feasible: 20.25146484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.257568359375 Infeasible: 20.263671875 Feasible: 20.25146484375
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.0 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.368408203125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.368408203125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.368408203125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.368408203125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 1.368408203125
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.257568359375
[openram.characterizer.setup_hold/bidir_search_step_check]: FAIL Clk-to-Q: False Setup/Hold: 0.257568359375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3653564453125 Infeasible: 21.368408203125 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3653564453125 Infeasible: 21.368408203125 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3653564453125 Infeasible: 21.368408203125 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3653564453125 Infeasible: 21.368408203125 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 21.3653564453125 Infeasible: 21.368408203125 Feasible: 21.3623046875
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.2545166015625 Infeasible: 20.257568359375 Feasible: 20.25146484375
[openram.characterizer.setup_hold/bidir_search_step]: SETUP value: 0 Target time: 20.2545166015625 Infeasible: 20.257568359375 Feasible: 20.25146484375
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 86.5 seconds
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.023249e-09 Setup/Hold: 1.3653564453125
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.3653564453125 vs 21.368408203125
[openram.characterizer.setup_hold/bidir_search]: Signal addr0[0]: SETUP 0 = -1.3653564453125n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.094214e-09 Setup/Hold: 1.3653564453125
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.3653564453125 vs 21.368408203125
[openram.characterizer.setup_hold/bidir_search]: Signal csb0: SETUP 0 = -1.3653564453125n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.023249e-09 Setup/Hold: 1.3653564453125
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.3653564453125 vs 21.368408203125
[openram.characterizer.setup_hold/bidir_search]: Signal din0[0]: SETUP 0 = -1.3653564453125n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.091411e-09 Setup/Hold: 1.3653564453125
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.3653564453125 vs 21.368408203125
[openram.characterizer.setup_hold/bidir_search]: Signal web0: SETUP 0 = -1.3653564453125n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 2.023249e-09 Setup/Hold: 1.3653564453125
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 21.3653564453125 vs 21.368408203125
[openram.characterizer.setup_hold/bidir_search]: Signal wmask0[0]: SETUP 0 = -1.3653564453125n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.176144e-10 Setup/Hold: 0.2545166015625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 20.2545166015625 vs 20.257568359375
[openram.characterizer.setup_hold/bidir_search]: Signal addr1[0]: SETUP 0 = -0.2545166015625n
[openram.characterizer.setup_hold/bidir_search_step_check]: PASS Clk-to-Q: 6.951056e-10 Setup/Hold: 0.2545166015625
[openram.characterizer.setup_hold/bidir_search_step_check]: CONVERGE 20.2545166015625 vs 20.257568359375
[openram.characterizer.setup_hold/bidir_search]: Signal csb1: SETUP 0 = -0.2545166015625n
[openram.characterizer.stimuli/run_sim]: source /home/bonal/PrivateRAM/miniconda/bin/activate && /home/bonal/PrivateRAM/miniconda/bin/mpirun -np 16 /home/bonal/PrivateRAM/miniconda/bin/Xyce -r /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.raw -o /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/timing.lis /home/bonal/tapeout/sky130_sram_1kbyte_1rw1r_32x256_8/tmp/sh_stim.sp && conda deactivate
[openram.characterizer.stimuli/run_sim]: *** Spice: 84.6 seconds
ERROR: file setup_hold.py: line 251: Initial hold time fails for data value feasible bound 27.5 Clk-to-Q False Setup/Hold 7.5

