Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Oct 22 19:04:59 2020
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file double_dds_wrapper_control_sets_placed.rpt
| Design       : double_dds_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    74 |
|    Minimum number of control sets                        |    74 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    74 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |    10 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             987 |          217 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             270 |           79 |
| Yes          | No                    | No                     |             443 |           94 |
| Yes          | No                    | Yes                    |             512 |          123 |
| Yes          | Yes                   | No                     |             655 |          169 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                      Enable Signal                                                                      |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                |                1 |              2 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_rst/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              5 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_rst/U0/SEQ/seq_cnt_en                                                                                                                  | double_dds_i/ps7_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                4 |              8 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                |                3 |              8 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                |                3 |              8 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                |                2 |              8 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dataReal_to_ram_1/U0/handle_comm/select_chan_s                                                                                             | double_dds_i/dataReal_to_ram_1/U0/handle_comm/s00_axi_reset_0                                                                                  |                3 |             12 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/adc1_offset/U0/add_constRealLogic/data_en_o                                                                                                | double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s0                                                |                4 |             13 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/adc2_offset/U0/add_constRealLogic/data_en_o                                                                                                | double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/sample_cpt_s0                                                |                4 |             13 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                |                4 |             13 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_rst_i_0 | double_dds_i/dds2_offset/U0/add_constRealLogic/data_en_o                                                                                                |                                                                                                                                                |                2 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/dds_ampl/U0/conf_sync/E[0]                                                                                                                 | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                2 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/mixer_sin_1/U0/redim_inst/data_en_in_s                                                                                                     | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                4 |             14 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                |                3 |             14 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                |                3 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/mixer_sin_1/U0/redim_inst/data_sof_o                                                                                                       | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                4 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/mixer_sin_2/U0/redim_inst/data_sof_o                                                                                                       | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                4 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/dds_ampl/U0/conf_sync/flipflops_vect[2]_2[3]                                                                                               | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                3 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/mixer_sin_2/U0/redim_inst/data_en_in_s                                                                                                     | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                4 |             14 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_rst_i_0 | double_dds_i/dds1_offset/U0/add_constRealLogic/data_en_o                                                                                                |                                                                                                                                                |                4 |             14 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                |                3 |             16 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             17 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                |                6 |             17 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                |                8 |             17 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             23 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         | double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_en_o                                                                | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |                8 |             28 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_rst_i_0 |                                                                                                                                                         |                                                                                                                                                |               11 |             29 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_arvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               15 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_1/U0/handle_comm/axi_awready_reg_2[0]                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                6 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds_ampl/U0/handle_comm/s00_axi_arvalid_0[0]                                                                                               | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               13 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds_ampl/U0/handle_comm/E[0]                                                                                                               | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                6 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_1/U0/handle_comm/axi_awready_reg_1[0]                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                6 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc2_offset/U0/add_constRealHandComm/s00_axi_arvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               15 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds2_offset/U0/add_constRealHandComm/s00_axi_awvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                8 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds2_offset/U0/add_constRealHandComm/s00_axi_arvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               14 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_1/U0/handle_comm/read_en_s                                                                                                     | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               11 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_2/U0/handle_comm/axi_awready_reg_2[0]                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                5 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds1_offset/U0/add_constRealHandComm/s00_axi_arvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               11 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dataReal_to_ram_1/U0/handle_comm/read_en_s                                                                                                 | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               17 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds1_offset/U0/add_constRealHandComm/s00_axi_awvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                5 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc1_offset/U0/add_constRealHandComm/s00_axi_awvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                6 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_2/U0/handle_comm/read_en_s                                                                                                     | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               12 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_2/U0/handle_comm/axi_awready_reg_1[0]                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                5 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc2_offset/U0/add_constRealHandComm/s00_axi_awvalid_0[0]                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                6 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds_ampl/U0/handle_comm/s00_axi_awvalid_0[0]                                                                                               | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                5 |             32 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                |                9 |             34 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                |                5 |             35 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         |                                                                                                                                                         | double_dds_i/nco_counter_1/U0/enable_syn/int_rst_s                                                                                             |               10 |             40 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         |                                                                                                                                                         | double_dds_i/nco_counter_2/U0/enable_syn/int_rst_s                                                                                             |               10 |             40 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                |                7 |             47 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                |                7 |             47 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                |                8 |             48 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                |               10 |             48 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                |                9 |             48 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                |               10 |             48 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_2/U0/handle_comm/E[0]                                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |                9 |             64 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc2_offset/U0/add_constRealHandComm/E[0]                                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               11 |             64 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/adc1_offset/U0/add_constRealHandComm/E[0]                                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               11 |             64 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/nco_counter_1/U0/handle_comm/E[0]                                                                                                          | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               14 |             64 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds1_offset/U0/add_constRealHandComm/E[0]                                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               10 |             64 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  | double_dds_i/dds2_offset/U0/add_constRealHandComm/E[0]                                                                                                  | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               11 |             64 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         |                                                                                                                                                         | double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/value[2]_3                                                                                |               15 |             65 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         | double_dds_i/ps7_rst/U0/peripheral_reset[0]                                                                                                    |               28 |             86 |
|  double_dds_i/ps7/inst/FCLK_CLK0                                  |                                                                                                                                                         |                                                                                                                                                |               86 |            341 |
|  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK         |                                                                                                                                                         |                                                                                                                                                |              121 |            618 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


