
Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 16:45:23 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_pixclk" 24.180000 MHz ;
            851 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 30.346ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.860ns  (42.2% logic, 57.8% route), 11 logic levels.

 Constraint Details:

     10.860ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.346ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.274     R17C30B.Q1 to     R18C30D.B1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R18C30D.B1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R19C32A.FCI to     R19C32A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R19C32A.F1 to     R18C31C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R18C31C.B1 to     R18C31C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R18C31C.F1 to    R18C31C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.860   (42.2% logic, 57.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.541ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.665ns  (44.3% logic, 55.7% route), 12 logic levels.

 Constraint Details:

     10.665ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_171 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.541ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.274     R17C30B.Q1 to     R18C30D.B1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R18C30D.B1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R19C32A.FCI to    R19C32A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R19C32A.FCO to    R19C32B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R19C32B.FCI to     R19C32B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R19C32B.F1 to     R18C30B.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R18C30B.D0 to     R18C30B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R18C30B.F0 to    R18C30B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.665   (44.3% logic, 55.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.579ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[3]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.627ns  (43.1% logic, 56.9% route), 11 logic levels.

 Constraint Details:

     10.627ns physical path delay genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.579ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q0 genblk4.u_colorbar_gen/SLICE_9 (from w_pixclk)
ROUTE         5     1.041     R17C30C.Q0 to     R18C30D.C1 genblk4.u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.452     R18C30D.C1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R19C32A.FCI to     R19C32A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R19C32A.F1 to     R18C31C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R18C31C.B1 to     R18C31C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R18C31C.F1 to    R18C31C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.627   (43.1% logic, 56.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.747ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[0]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.459ns  (43.8% logic, 56.2% route), 11 logic levels.

 Constraint Details:

     10.459ns physical path delay genblk4.u_colorbar_gen/SLICE_172 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.747ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_172 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30A.CLK to     R18C30A.Q0 genblk4.u_colorbar_gen/SLICE_172 (from w_pixclk)
ROUTE         6     0.873     R18C30A.Q0 to     R18C30D.A1 genblk4.u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.452     R18C30D.A1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R19C32A.FCI to     R19C32A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R19C32A.F1 to     R18C31C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R18C31C.B1 to     R18C31C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R18C31C.F1 to    R18C31C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.459   (43.8% logic, 56.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30A.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.774ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[3]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.432ns  (45.3% logic, 54.7% route), 12 logic levels.

 Constraint Details:

     10.432ns physical path delay genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_171 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.774ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_9 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30C.CLK to     R17C30C.Q0 genblk4.u_colorbar_gen/SLICE_9 (from w_pixclk)
ROUTE         5     1.041     R17C30C.Q0 to     R18C30D.C1 genblk4.u_colorbar_gen/pixcnt[3]
CTOF_DEL    ---     0.452     R18C30D.C1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R19C32A.FCI to    R19C32A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R19C32A.FCO to    R19C32B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R19C32B.FCI to     R19C32B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R19C32B.F1 to     R18C30B.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R18C30B.D0 to     R18C30B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R18C30B.F0 to    R18C30B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.432   (45.3% logic, 54.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[6]  (to w_pixclk +)

   Delay:              10.385ns  (42.7% logic, 57.3% route), 10 logic levels.

 Constraint Details:

     10.385ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.821ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.274     R17C30B.Q1 to     R18C30D.B1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R18C30D.B1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOF1_DE  ---     0.569    R19C31D.FCI to     R19C31D.F1 genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.851     R19C31D.F1 to     R18C31C.A0 genblk4.u_colorbar_gen/un2_linecnt_cry_5_0_S1
CTOF_DEL    ---     0.452     R18C31C.A0 to     R18C31C.F0 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R18C31C.F0 to    R18C31C.DI0 genblk4.u_colorbar_gen/un65_linecnt[6] (to w_pixclk)
                  --------
                   10.385   (42.7% logic, 57.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.928ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[8]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[8]  (to w_pixclk +)

   Delay:              10.278ns  (40.2% logic, 59.8% route), 10 logic levels.

 Constraint Details:

     10.278ns physical path delay genblk4.u_colorbar_gen/SLICE_174 to genblk4.u_colorbar_gen/SLICE_170 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.928ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_174 to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C31C.CLK to     R17C31C.Q0 genblk4.u_colorbar_gen/SLICE_174 (from w_pixclk)
ROUTE         4     1.272     R17C31C.Q0 to     R18C29C.A1 genblk4.u_colorbar_gen/pixcnt[8]
CTOF_DEL    ---     0.452     R18C29C.A1 to     R18C29C.F1 genblk4.u_colorbar_gen/SLICE_372
ROUTE         3     0.866     R18C29C.F1 to     R18C30B.A1 genblk4.u_colorbar_gen/N_20
CTOF_DEL    ---     0.452     R18C30B.A1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOF1_DE  ---     0.569    R19C32A.FCI to     R19C32A.F1 genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     1.180     R19C32A.F1 to     R18C31C.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_7_0_S1
CTOF_DEL    ---     0.452     R18C31C.B1 to     R18C31C.F1 genblk4.u_colorbar_gen/SLICE_170
ROUTE         1     0.000     R18C31C.F1 to    R18C31C.DI1 genblk4.u_colorbar_gen/un65_linecnt[8] (to w_pixclk)
                  --------
                   10.278   (40.2% logic, 59.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.936ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[4]  (to w_pixclk +)

   Delay:              10.270ns  (41.8% logic, 58.2% route), 9 logic levels.

 Constraint Details:

     10.270ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.936ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.274     R17C30B.Q1 to     R18C30D.B1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R18C30D.B1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF1_DE  ---     0.569    R19C31C.FCI to     R19C31C.F1 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.882     R19C31C.F1 to     R18C31D.B1 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S1
CTOF_DEL    ---     0.452     R18C31D.B1 to     R18C31D.F1 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R18C31D.F1 to    R18C31D.DI1 genblk4.u_colorbar_gen/un65_linecnt[4] (to w_pixclk)
                  --------
                   10.270   (41.8% logic, 58.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[0]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[10]  (to w_pixclk +)

   Delay:              10.264ns  (46.1% logic, 53.9% route), 12 logic levels.

 Constraint Details:

     10.264ns physical path delay genblk4.u_colorbar_gen/SLICE_172 to genblk4.u_colorbar_gen/SLICE_171 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.942ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_172 to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C30A.CLK to     R18C30A.Q0 genblk4.u_colorbar_gen/SLICE_172 (from w_pixclk)
ROUTE         6     0.873     R18C30A.Q0 to     R18C30D.A1 genblk4.u_colorbar_gen/pixcnt[0]
CTOF_DEL    ---     0.452     R18C30D.A1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOFCO_D  ---     0.146    R19C31C.FCI to    R19C31C.FCO genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.000    R19C31C.FCO to    R19C31D.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_4
FCITOFCO_D  ---     0.146    R19C31D.FCI to    R19C31D.FCO genblk4.u_colorbar_gen/SLICE_2
ROUTE         1     0.000    R19C31D.FCO to    R19C32A.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_6
FCITOFCO_D  ---     0.146    R19C32A.FCI to    R19C32A.FCO genblk4.u_colorbar_gen/SLICE_1
ROUTE         1     0.000    R19C32A.FCO to    R19C32B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_8
FCITOF1_DE  ---     0.569    R19C32B.FCI to     R19C32B.F1 genblk4.u_colorbar_gen/SLICE_0
ROUTE         1     0.839     R19C32B.F1 to     R18C30B.D0 genblk4.u_colorbar_gen/un2_linecnt_cry_9_0_S1
CTOF_DEL    ---     0.452     R18C30B.D0 to     R18C30B.F0 genblk4.u_colorbar_gen/SLICE_171
ROUTE         1     0.000     R18C30B.F0 to    R18C30B.DI0 genblk4.u_colorbar_gen/un65_linecnt[10] (to w_pixclk)
                  --------
                   10.264   (46.1% logic, 53.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30A.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/pixcnt[2]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/linecnt[3]  (to w_pixclk +)

   Delay:              10.240ns  (41.4% logic, 58.6% route), 9 logic levels.

 Constraint Details:

     10.240ns physical path delay genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169 meets
     41.356ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.206ns) by 30.966ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_10 to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C30B.CLK to     R17C30B.Q1 genblk4.u_colorbar_gen/SLICE_10 (from w_pixclk)
ROUTE         5     1.274     R17C30B.Q1 to     R18C30D.B1 genblk4.u_colorbar_gen/pixcnt[2]
CTOF_DEL    ---     0.452     R18C30D.B1 to     R18C30D.F1 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.384     R18C30D.F1 to     R18C30D.C0 genblk4.u_colorbar_gen/un5_pixcntlto9_0_a3_0
CTOF_DEL    ---     0.452     R18C30D.C0 to     R18C30D.F0 genblk4.u_colorbar_gen/SLICE_374
ROUTE         1     0.610     R18C30D.F0 to     R18C30B.B1 genblk4.u_colorbar_gen/N_50
CTOF_DEL    ---     0.452     R18C30B.B1 to     R18C30B.F1 genblk4.u_colorbar_gen/SLICE_171
ROUTE        13     1.301     R18C30B.F1 to     R18C32A.B1 genblk4.u_colorbar_gen/un5_pixcnt
CTOF_DEL    ---     0.452     R18C32A.B1 to     R18C32A.F1 genblk4.u_colorbar_gen/SLICE_376
ROUTE         1     1.530     R18C32A.F1 to     R19C31A.B0 genblk4.u_colorbar_gen/N_26_i
C0TOFCO_DE  ---     0.905     R19C31A.B0 to    R19C31A.FCO genblk4.u_colorbar_gen/SLICE_5
ROUTE         1     0.000    R19C31A.FCO to    R19C31B.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_0
FCITOFCO_D  ---     0.146    R19C31B.FCI to    R19C31B.FCO genblk4.u_colorbar_gen/SLICE_4
ROUTE         1     0.000    R19C31B.FCO to    R19C31C.FCI genblk4.u_colorbar_gen/un2_linecnt_cry_2
FCITOF0_DE  ---     0.517    R19C31C.FCI to     R19C31C.F0 genblk4.u_colorbar_gen/SLICE_3
ROUTE         1     0.904     R19C31C.F0 to     R18C31D.B0 genblk4.u_colorbar_gen/un2_linecnt_cry_3_0_S0
CTOF_DEL    ---     0.452     R18C31D.B0 to     R18C31D.F0 genblk4.u_colorbar_gen/SLICE_169
ROUTE         1     0.000     R18C31D.F0 to    R18C31D.DI0 genblk4.u_colorbar_gen/un65_linecnt[3] (to w_pixclk)
                  --------
                   10.240   (41.4% logic, 58.6% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C30B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_169:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31D.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   90.827MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           D0_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.111ns
         The internal maximum frequency of the following component is 450.045 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    TIOLOGIC   ECLK           DCK_MGIOL

   Delay:               2.222ns -- based on Minimum Pulse Width

Report:  450.045MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 13 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.387ns (weighted slack = -3.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               8.460ns  (26.2% logic, 73.8% route), 5 logic levels.

 Constraint Details:

      8.460ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 2.387ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C1 to     R15C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.839     R15C26A.F1 to     R16C28B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R16C28B.D0 to     R16C28B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     1.215     R16C28B.F0 to     R15C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    8.460   (26.2% logic, 73.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C26A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.455ns (weighted slack = -2.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.528ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      7.528ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 1.455ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29C.CLK to     R17C29C.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.303     R17C29C.Q0 to     R15C24A.D1 w_hsync
CTOF_DEL    ---     0.452     R15C24A.D1 to     R15C24A.F1 u_BYTE_PACKETIZER/SLICE_457
ROUTE         3     1.269     R15C24A.F1 to     R15C25B.B0 u_BYTE_PACKETIZER/HSYNC_end
CTOF_DEL    ---     0.452     R15C25B.B0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C1 to     R15C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.839     R15C26A.F1 to     R16C28B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R16C28B.D0 to     R16C28B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     1.215     R16C28B.F0 to     R15C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.528   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C26A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.131ns (weighted slack = -1.628ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[2]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_long_pkt_indicator

   Delay:               7.204ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.204ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_222 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 1.131ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C0 to     R15C26A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.250     R15C26A.F0 to     R16C25B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    7.204   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_222:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R16C25B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.131ns (weighted slack = -1.628ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[0]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[3]

   Delay:               7.204ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.204ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_411 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 1.131ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C0 to     R15C26A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.250     R15C26A.F0 to     R17C25B.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    7.204   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R17C25B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.131ns (weighted slack = -1.628ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_vc[1]  (to byte_clk +)

   Delay:               7.204ns  (24.5% logic, 75.5% route), 4 logic levels.

 Constraint Details:

      7.204ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 1.131ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C0 to     R15C26A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     1.250     R15C26A.F0 to     R17C25D.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    7.204   (24.5% logic, 75.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_408:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R17C25D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 1.052ns (weighted slack = -1.514ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/hsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               7.125ns  (31.1% logic, 68.9% route), 5 logic levels.

 Constraint Details:

      7.125ns physical path delay genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 1.052ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_307 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R17C29C.CLK to     R17C29C.Q0 genblk4.u_colorbar_gen/SLICE_307 (from w_pixclk)
ROUTE         4     1.303     R17C29C.Q0 to     R15C24A.D0 w_hsync
CTOF_DEL    ---     0.452     R15C24A.D0 to     R15C24A.F0 u_BYTE_PACKETIZER/SLICE_457
ROUTE         3     0.866     R15C24A.F0 to     R15C25B.A0 u_BYTE_PACKETIZER/HSYNC_start
CTOF_DEL    ---     0.452     R15C25B.A0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C1 to     R15C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.839     R15C26A.F1 to     R16C28B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R16C28B.D0 to     R16C28B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     1.215     R16C28B.F0 to     R15C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    7.125   (31.1% logic, 68.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R17C29C.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C26A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.775ns (weighted slack = -1.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[5]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[4]

   Delay:               6.848ns  (25.8% logic, 74.2% route), 4 logic levels.

 Constraint Details:

      6.848ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_220 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.775ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C0 to     R15C26A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     0.894     R15C26A.F0 to     R15C24D.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.848   (25.8% logic, 74.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_220:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C24D.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.775ns (weighted slack = -1.116ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/q_dt[1]  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/q_dt[0]

   Delay:               6.848ns  (25.8% logic, 74.2% route), 4 logic levels.

 Constraint Details:

      6.848ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_218 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.775ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C0 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C0 to     R15C26A.F0 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         6     0.894     R15C26A.F0 to     R15C24C.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i (to byte_clk)
                  --------
                    6.848   (25.8% logic, 74.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_218:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C24C.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.746ns (weighted slack = -1.074ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/q_WC[11]  (to byte_clk +)

   Delay:               6.819ns  (25.9% logic, 74.1% route), 4 logic levels.

 Constraint Details:

      6.819ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_406 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.746ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     2.034     R18C31B.Q0 to     R12C20D.C1 w_vsync
CTOF_DEL    ---     0.452     R12C20D.C1 to     R12C20D.F1 SLICE_284
ROUTE         1     1.470     R12C20D.F1 to     R15C25B.D0 u_BYTE_PACKETIZER/VSYNC_start
CTOF_DEL    ---     0.452     R15C25B.D0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R16C25B.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R16C25B.C1 to     R16C25B.F1 u_BYTE_PACKETIZER/SLICE_222
ROUTE         1     0.865     R16C25B.F1 to     R16C28B.CE u_BYTE_PACKETIZER/w_edge_detect (to byte_clk)
                  --------
                    6.819   (25.9% logic, 74.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R16C28B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.562ns (weighted slack = -0.809ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/vsync  (from w_pixclk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/PH_En  (to byte_clk +)

   Delay:               6.635ns  (33.4% logic, 66.6% route), 5 logic levels.

 Constraint Details:

      6.635ns physical path delay genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189 exceeds
      (delay constraint based on source clock period of 41.356ns and destination clock period of 13.333ns)
      9.262ns delay constraint less
      2.054ns skew and
      0.886ns feedback compensation and
      0.249ns CE_SET requirement (totaling 6.073ns) by 0.562ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_308 to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C31B.CLK to     R18C31B.Q0 genblk4.u_colorbar_gen/SLICE_308 (from w_pixclk)
ROUTE         7     1.295     R18C31B.Q0 to     R15C25B.D1 w_vsync
CTOF_DEL    ---     0.452     R15C25B.D1 to     R15C25B.F1 u_BYTE_PACKETIZER/SLICE_223
ROUTE         1     0.384     R15C25B.F1 to     R15C25B.C0 u_BYTE_PACKETIZER/VSYNC_end
CTOF_DEL    ---     0.452     R15C25B.C0 to     R15C25B.F0 u_BYTE_PACKETIZER/SLICE_223
ROUTE         5     0.685     R15C25B.F0 to     R15C26A.C1 u_BYTE_PACKETIZER/w_edge_detect_3
CTOF_DEL    ---     0.452     R15C26A.C1 to     R15C26A.F1 u_BYTE_PACKETIZER/u_packetheader/SLICE_189
ROUTE         1     0.839     R15C26A.F1 to     R16C28B.D0 u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1
CTOF_DEL    ---     0.452     R16C28B.D0 to     R16C28B.F0 u_BYTE_PACKETIZER/SLICE_406
ROUTE         1     1.215     R16C28B.F0 to     R15C26A.CE u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i (to byte_clk)
                  --------
                    6.635   (33.4% logic, 66.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     3.765        OSC.OSC to    R18C31B.CLK w_pixclk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_packetheader/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R15C26A.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  59.616MHz is the maximum frequency for this preference.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
This section of the Trace report will identify any inherent timing rule violations
in the design. These rules may be affected by other preferences.


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.747   (13.0% logic, 87.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.686   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.564   (13.4% logic, 86.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.732   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 2.061ns meets timing requirement of 6.691ns by 4.630ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.747   (13.0% logic, 87.0% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.169 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.686   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 1.832ns meets timing requirement of -6.576ns by 8.408ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    2.564   (13.4% logic, 86.6% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.189 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.732   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.576ns to 6.691ns

   Max skew of 1.254ns meets timing requirement of 6.691ns by 5.437ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.517     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.169 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.519   (54.8% logic, 45.2% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.755     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.755   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.973ns meets timing requirement of -6.576ns by 7.549ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.517     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.343  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.678 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    2.538   (13.5% logic, 86.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.543     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.189 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.565   (53.2% logic, 46.8% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.975ns  (22.1% logic, 77.9% route), 5 logic levels.

 Constraint Details:

     10.975ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.256ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     1.272     R12C16B.Q1 to     R11C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R11C17C.B1 to     R11C17C.F1 SLICE_444
ROUTE        64     2.302     R11C17C.F1 to     R12C19A.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R12C19A.C1 to     R12C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_91
ROUTE         1     0.885     R12C19A.F1 to     R12C19D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_0
CTOOFX_DEL  ---     0.661     R12C19D.B0 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_329
ROUTE         1     1.605   R12C19D.OFX0 to     R18C19D.A0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R18C19D.A0 to     R18C19D.F0 SLICE_285
ROUTE         1     2.485     R18C19D.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.975   (22.1% logic, 77.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.703ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     10.703ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.528ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.581     R12C16B.Q0 to     R12C20D.A0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C20D.A0 to     R12C20D.F0 SLICE_284
ROUTE        64     2.135     R12C20D.F0 to      R9C16A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C16A.B1 to      R9C16A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_94
ROUTE         1     1.180      R9C16A.F1 to     R10C17D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_60
CTOOFX_DEL  ---     0.661     R10C17D.B1 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_333
ROUTE         1     1.338   R10C17D.OFX0 to     R14C17A.A1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452     R14C17A.A1 to     R14C17A.F1 DataSPDT/SLICE_462
ROUTE         1     2.043     R14C17A.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.703   (22.7% logic, 77.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.531ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.700ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     10.700ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.531ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     1.272     R12C16B.Q1 to     R11C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R11C17C.B1 to     R11C17C.F1 SLICE_444
ROUTE        64     2.302     R11C17C.F1 to     R12C20A.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R12C20A.C1 to     R12C20A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_11/SLICE_103
ROUTE         1     0.610     R12C20A.F1 to     R12C19D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_48
CTOOFX_DEL  ---     0.661     R12C19D.B1 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_329
ROUTE         1     1.605   R12C19D.OFX0 to     R18C19D.A0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R18C19D.A0 to     R18C19D.F0 SLICE_285
ROUTE         1     2.485     R18C19D.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.700   (22.7% logic, 77.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.563ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.668ns  (22.7% logic, 77.3% route), 5 logic levels.

 Constraint Details:

     10.668ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.563ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     1.272     R12C16B.Q1 to     R11C17C.B1 u_LP_HS_DELAY_CNTRL/tmp1[2]
CTOF_DEL    ---     0.452     R11C17C.B1 to     R11C17C.F1 SLICE_444
ROUTE        64     2.278     R11C17C.F1 to     R11C16B.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R11C16B.C1 to     R11C16B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_122
ROUTE         1     1.252     R11C16B.F1 to     R12C18D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_26
CTOOFX_DEL  ---     0.661     R12C18D.A1 to   R12C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_2/SLICE_335
ROUTE         1     1.018   R12C18D.OFX0 to     R14C19C.C1 w_byte_D1_a[3]
CTOF_DEL    ---     0.452     R14C19C.C1 to     R14C19C.F1 DataSPDT/SLICE_460
ROUTE         1     2.422     R14C19C.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.668   (22.7% logic, 77.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.610ns  (18.6% logic, 81.4% route), 4 logic levels.

 Constraint Details:

     10.610ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.621ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     2.388     R12C16B.Q0 to     R12C17D.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C17D.B1 to     R12C17D.F1 SLICE_422
ROUTE        32     2.158     R12C17D.F1 to     R12C19D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CA5_c5
CTOOFX_DEL  ---     0.661     R12C19D.A1 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_329
ROUTE         1     1.605   R12C19D.OFX0 to     R18C19D.A0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R18C19D.A0 to     R18C19D.F0 SLICE_285
ROUTE         1     2.485     R18C19D.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.610   (18.6% logic, 81.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.621ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.610ns  (18.6% logic, 81.4% route), 4 logic levels.

 Constraint Details:

     10.610ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.621ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     2.388     R12C16B.Q0 to     R12C17D.B1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C17D.B1 to     R12C17D.F1 SLICE_422
ROUTE        32     2.158     R12C17D.F1 to     R12C19D.A0 u_LP_HS_DELAY_CNTRL/hold_data_CA5_c5
CTOOFX_DEL  ---     0.661     R12C19D.A0 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_329
ROUTE         1     1.605   R12C19D.OFX0 to     R18C19D.A0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R18C19D.A0 to     R18C19D.F0 SLICE_285
ROUTE         1     2.485     R18C19D.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.610   (18.6% logic, 81.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.636ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.595ns  (22.9% logic, 77.1% route), 5 logic levels.

 Constraint Details:

     10.595ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.636ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     0.892     R12C16B.Q0 to     R11C17C.D1 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R11C17C.D1 to     R11C17C.F1 SLICE_444
ROUTE        64     2.302     R11C17C.F1 to     R12C19A.C1 u_LP_HS_DELAY_CNTRL/tmp3[2]
CTOF_DEL    ---     0.452     R12C19A.C1 to     R12C19A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram/SLICE_91
ROUTE         1     0.885     R12C19A.F1 to     R12C19D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_0
CTOOFX_DEL  ---     0.661     R12C19D.B0 to   R12C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_3_RNILCPL4_0/SLICE_329
ROUTE         1     1.605   R12C19D.OFX0 to     R18C19D.A0 w_byte_D0_a[1]
CTOF_DEL    ---     0.452     R18C19D.A0 to     R18C19D.F0 SLICE_285
ROUTE         1     2.485     R18C19D.F0 to  IOL_T16A.TXD1 byte_D0_out[1] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.595   (22.9% logic, 77.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.791ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.440ns  (23.2% logic, 76.8% route), 5 logic levels.

 Constraint Details:

     10.440ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.791ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.581     R12C16B.Q0 to     R12C20D.A0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C20D.A0 to     R12C20D.F0 SLICE_284
ROUTE        64     2.770     R12C20D.F0 to      R9C16B.B0 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452      R9C16B.B0 to      R9C16B.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_95
ROUTE         1     0.904      R9C16B.F0 to      R9C17D.B1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_61
CTOOFX_DEL  ---     0.661      R9C17D.B1 to    R9C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_1/SLICE_332
ROUTE         1     1.180    R9C17D.OFX0 to      R7C16D.B1 w_byte_D1_a[6]
CTOF_DEL    ---     0.452      R7C16D.B1 to      R7C16D.F1 DataSPDT/SLICE_463
ROUTE         1     1.579      R7C16D.F1 to  IOL_T14A.TXD6 byte_D1_out[6] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.440   (23.2% logic, 76.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.415ns  (23.3% logic, 76.7% route), 5 logic levels.

 Constraint Details:

     10.415ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.816ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.581     R12C16B.Q0 to     R12C20D.A0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C20D.A0 to     R12C20D.F0 SLICE_284
ROUTE        64     1.716     R12C20D.F0 to     R11C16B.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R11C16B.B1 to     R11C16B.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_122
ROUTE         1     1.252     R11C16B.F1 to     R12C18D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_26
CTOOFX_DEL  ---     0.661     R12C18D.A1 to   R12C18D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1_RNIBGHI4_2/SLICE_335
ROUTE         1     1.018   R12C18D.OFX0 to     R14C19C.C1 w_byte_D1_a[3]
CTOF_DEL    ---     0.452     R14C19C.C1 to     R14C19C.F1 DataSPDT/SLICE_460
ROUTE         1     2.422     R14C19C.F1 to  IOL_T14A.TXD3 byte_D1_out[3] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.415   (23.3% logic, 76.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 3.819ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:              10.412ns  (23.3% logic, 76.7% route), 5 logic levels.

 Constraint Details:

     10.412ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL meets
     13.333ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.164ns DO_SET requirement (totaling 14.231ns) by 3.819ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     1.581     R12C16B.Q0 to     R12C20D.A0 u_LP_HS_DELAY_CNTRL/tmp1[1]
CTOF_DEL    ---     0.452     R12C20D.A0 to     R12C20D.F0 SLICE_284
ROUTE        64     2.139     R12C20D.F0 to     R10C17A.B1 u_LP_HS_DELAY_CNTRL/tmp1_i[1]
CTOF_DEL    ---     0.452     R10C17A.B1 to     R10C17A.F1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2/SLICE_130
ROUTE         1     0.885     R10C17A.F1 to     R10C17D.B0 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_12
CTOOFX_DEL  ---     0.661     R10C17D.B0 to   R10C17D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4_0/SLICE_333
ROUTE         1     1.338   R10C17D.OFX0 to     R14C17A.A1 w_byte_D1_a[5]
CTOF_DEL    ---     0.452     R14C17A.A1 to     R14C17A.F1 DataSPDT/SLICE_462
ROUTE         1     2.043     R14C17A.F1 to  IOL_T14A.TXD5 byte_D1_out[5] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                   10.412   (23.3% logic, 76.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     1.711    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    1.711   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.543     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.357  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     1.873 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    2.773   (12.9% logic, 87.1% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.886     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.886   (0.0% logic, 100.0% route), 1 logic levels.

Report:   99.236MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pixclk" 24.180000 MHz  |             |             |
;                                       |   24.180 MHz|   90.827 MHz|  11  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |  300.000 MHz|  450.045 MHz|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |   75.000 MHz|   59.616 MHz|   5 *
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |   75.000 MHz|   99.236 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_BYTE_PACKETIZER/w_edge_detect_3       |       5|      13|    100.00%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1_i                 |       6|       8|     61.54%
                                        |        |        |
w_vsync                                 |       7|       8|     61.54%
                                        |        |        |
u_BYTE_PACKETIZER/VSYNC_start           |       1|       7|     53.85%
                                        |        |        |
w_hsync                                 |       4|       5|     38.46%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_1                   |       1|       4|     30.77%
                                        |        |        |
u_BYTE_PACKETIZER/u_packetheader/un1_q_l|        |        |
ong_pkt_indicator_1_i                   |       1|       4|     30.77%
                                        |        |        |
u_BYTE_PACKETIZER/HSYNC_end             |       3|       4|     30.77%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC   Loads: 29
   Covered under: FREQUENCY NET "w_pixclk" 24.180000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 4

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 218
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 13  Score: 16902
Cumulative negative slack: 16902

Constraints cover 11848 paths, 7 nets, and 3746 connections (98.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon Feb 14 16:45:24 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_pixclk" 24.180000 MHz ;
            851 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[6]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.306ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.306ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.201ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26D.CLK to     R12C26D.Q1 genblk4.u_colorbar_gen/SLICE_15 (from w_pixclk)
ROUTE         2     0.173     R12C26D.Q1 to EBR_R13C24.DI6 w_pixdata[6] (to w_pixclk)
                  --------
                    0.306   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26D.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[4]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26C.CLK to     R12C26C.Q1 genblk4.u_colorbar_gen/SLICE_16 (from w_pixclk)
ROUTE         2     0.210     R12C26C.Q1 to EBR_R13C24.DI4 w_pixdata[4] (to w_pixclk)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26C.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[5]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.343ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.343ns physical path delay genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.238ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_15 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26D.CLK to     R12C26D.Q0 genblk4.u_colorbar_gen/SLICE_15 (from w_pixclk)
ROUTE         2     0.210     R12C26D.Q0 to EBR_R13C24.DI5 w_pixdata[5] (to w_pixclk)
                  --------
                    0.343   (38.8% logic, 61.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26D.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[1]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_17 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26B.CLK to     R12C26B.Q0 genblk4.u_colorbar_gen/SLICE_17 (from w_pixclk)
ROUTE         2     0.293     R12C26B.Q0 to EBR_R13C24.DI1 w_pixdata[1] (to w_pixclk)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26B.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[10]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.426ns  (31.2% logic, 68.8% route), 1 logic levels.

 Constraint Details:

      0.426ns physical path delay genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.321ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C27B.CLK to     R12C27B.Q1 genblk4.u_colorbar_gen/SLICE_13 (from w_pixclk)
ROUTE         2     0.293     R12C27B.Q1 to EBR_R13C27.DI2 w_pixdata[10] (to w_pixclk)
                  --------
                    0.426   (31.2% logic, 68.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27B.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C27.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[11]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.448ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.448ns physical path delay genblk4.u_colorbar_gen/SLICE_12 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.343ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_12 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C27C.CLK to     R12C27C.Q0 genblk4.u_colorbar_gen/SLICE_12 (from w_pixclk)
ROUTE         2     0.315     R12C27C.Q0 to EBR_R13C27.DI3 w_pixdata[11] (to w_pixclk)
                  --------
                    0.448   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27C.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C27.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.348ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[9]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.453ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.453ns physical path delay genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.348ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_13 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C27B.CLK to     R12C27B.Q0 genblk4.u_colorbar_gen/SLICE_13 (from w_pixclk)
ROUTE         2     0.320     R12C27B.Q0 to EBR_R13C27.DI1 w_pixdata[9] (to w_pixclk)
                  --------
                    0.453   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27B.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_15_8/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C27.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[3]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_16 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26C.CLK to     R12C26C.Q0 genblk4.u_colorbar_gen/SLICE_16 (from w_pixclk)
ROUTE         2     0.321     R12C26C.Q0 to EBR_R13C24.DI3 w_pixdata[3] (to w_pixclk)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26C.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[0]  (from w_pixclk +)
   Destination:    FIFO8KB    Port           u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0(ASIC)  (to w_pixclk +)

   Delay:               0.454ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.454ns physical path delay genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.349ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_18 to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26A.CLK to     R12C26A.Q1 genblk4.u_colorbar_gen/SLICE_18 (from w_pixclk)
ROUTE         2     0.321     R12C26A.Q1 to EBR_R13C24.DI0 w_pixdata[0] (to w_pixclk)
                  --------
                    0.454   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C26A.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to u_BYTE_PACKETIZER/u_parallel2byte/u_fifo_7_0/pixel2byte_fifo_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.497        OSC.OSC to *R_R13C24.CLKW w_pixclk
                  --------
                    1.497   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              genblk4.u_colorbar_gen/color_cntr[7]  (from w_pixclk +)
   Destination:    FF         Data in        genblk4.u_colorbar_gen/color_cntr[7]  (to w_pixclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay genblk4.u_colorbar_gen/SLICE_14 to genblk4.u_colorbar_gen/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path genblk4.u_colorbar_gen/SLICE_14 to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C27A.CLK to     R12C27A.Q0 genblk4.u_colorbar_gen/SLICE_14 (from w_pixclk)
ROUTE         2     0.132     R12C27A.Q0 to     R12C27A.A0 w_pixdata[7]
CTOF_DEL    ---     0.101     R12C27A.A0 to     R12C27A.F0 genblk4.u_colorbar_gen/SLICE_14
ROUTE         1     0.000     R12C27A.F0 to    R12C27A.DI0 genblk4.u_colorbar_gen/color_cntr_s[7] (to w_pixclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27A.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk5.u_OSCH to genblk4.u_colorbar_gen/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     1.443        OSC.OSC to    R12C27A.CLK w_pixclk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "CLKOS" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "byte_clk" 75.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.266ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.266ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.135ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C26D.CLK to     R17C26D.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_470 (from byte_clk)
ROUTE         1     0.133     R17C26D.Q1 to     R17C26C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[11]
ZERO_DEL    ---     0.000     R17C26C.D1 to   R17C26C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R17C26C.WDO3 to    R17C26B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD3_INT (to byte_clk)
                  --------
                    0.266   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C26D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C26B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/RAM1

   Delay:               0.269ns  (49.4% logic, 50.6% route), 2 logic levels.

 Constraint Details:

      0.269ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.138ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_470 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C26D.CLK to     R17C26D.Q0 u_BYTE_PACKETIZER/u_packetheader/SLICE_470 (from byte_clk)
ROUTE         1     0.136     R17C26D.Q0 to     R17C26C.C1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[10]
ZERO_DEL    ---     0.000     R17C26C.C1 to   R17C26C.WDO2 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.2
ROUTE         1     0.000   R17C26C.WDO2 to    R17C26B.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5/WD2_INT (to byte_clk)
                  --------
                    0.269   (49.4% logic, 50.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C26D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_5.3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C26B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hold_data[0][11]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/RAM1

   Delay:               0.271ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay SLICE_284 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_98 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.140ns

 Physical Path Details:

      Data path SLICE_284 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C20D.CLK to     R12C20D.Q1 SLICE_284 (from byte_clk)
ROUTE         4     0.138     R12C20D.Q1 to     R12C18C.D1 u_LP_HS_DELAY_CNTRL/hold_data[0][11]
ZERO_DEL    ---     0.000     R12C18C.D1 to   R12C18C.WDO3 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_96
ROUTE         1     0.000   R12C18C.WDO3 to    R12C18B.WD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/WD3_INT (to byte_clk)
                  --------
                    0.271   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to SLICE_284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C20D.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_13/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C18B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM0

   Delay:               0.278ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.145     R12C16B.Q1 to     R12C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R12C17C.C0 to  R12C17C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_132
ROUTE         2     0.000  R12C17C.WADO2 to   R12C17A.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WAD2_INT (to byte_clk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C17A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[2]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/RAM1

   Delay:               0.278ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      0.278ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_134 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.147ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16B.CLK to     R12C16B.Q1 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        21     0.145     R12C16B.Q1 to     R12C17C.C0 u_LP_HS_DELAY_CNTRL/tmp1[2]
ZERO_DEL    ---     0.000     R12C17C.C0 to  R12C17C.WADO2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_132
ROUTE         2     0.000  R12C17C.WADO2 to   R12C17B.WAD2 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/WAD2_INT (to byte_clk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_1/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C17B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.214ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[4]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/RAM0

   Delay:               0.345ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      0.345ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_77 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.214ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_77 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C27A.CLK to     R18C27A.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_77 (from byte_clk)
ROUTE         1     0.212     R18C27A.Q1 to     R16C27C.A1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[4]
ZERO_DEL    ---     0.000     R16C27C.A1 to   R16C27C.WDO0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.5
ROUTE         1     0.000   R16C27C.WDO0 to    R16C27A.WD0 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6/WD0_INT (to byte_clk)
                  --------
                    0.345   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R18C27A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_6.4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R16C27A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.220ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]  (from byte_clk +)
   Destination:    FF         Data in        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1  (to byte_clk +)
                   FF                        u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/RAM1

   Delay:               0.351ns  (37.9% logic, 62.1% route), 2 logic levels.

 Constraint Details:

      0.351ns physical path delay u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1 meets
      0.131ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.220ns

 Physical Path Details:

      Data path u_BYTE_PACKETIZER/u_packetheader/SLICE_79 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C26C.CLK to     R18C26C.Q1 u_BYTE_PACKETIZER/u_packetheader/SLICE_79 (from byte_clk)
ROUTE         1     0.218     R18C26C.Q1 to     R17C27C.D1 u_BYTE_PACKETIZER/u_packetheader/q_byte_data[15]
ZERO_DEL    ---     0.000     R17C27C.D1 to   R17C27C.WDO3 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4
ROUTE         1     0.000   R17C27C.WDO3 to    R17C27B.WD1 u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4/WD3_INT (to byte_clk)
                  --------
                    0.351   (37.9% logic, 62.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R18C26C.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/fifo_pfu_0_4.1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C27B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM0

   Delay:               0.361ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_118 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.230ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_54 (from byte_clk)
ROUTE        81     0.228     R12C16A.Q1 to     R10C16C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R10C16C.A0 to  R10C16C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_117
ROUTE         2     0.000  R10C16C.WADO0 to   R10C16A.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/WAD0_INT (to byte_clk)
                  --------
                    0.361   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C16A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R10C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[0]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM1  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/RAM1

   Delay:               0.361ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_119 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.230ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_54 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16A.CLK to     R12C16A.Q1 u_LP_HS_DELAY_CNTRL/SLICE_54 (from byte_clk)
ROUTE        81     0.228     R12C16A.Q1 to     R10C16C.A0 u_LP_HS_DELAY_CNTRL/tmp1[0]
ZERO_DEL    ---     0.000     R10C16C.A0 to  R10C16C.WADO0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_117
ROUTE         2     0.000  R10C16C.WADO0 to   R10C16B.WAD0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/WAD0_INT (to byte_clk)
                  --------
                    0.361   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C16A.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_6/SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R10C16B.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CF5[1]  (from byte_clk +)
   Destination:    FF         Data in        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0  (to byte_clk +)
                   FF                        u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/RAM0

   Delay:               0.361ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121 meets
      0.131ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.131ns) by 0.230ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_53 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C16B.CLK to     R12C16B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_53 (from byte_clk)
ROUTE        22     0.228     R12C16B.Q0 to     R11C16C.B0 u_LP_HS_DELAY_CNTRL/tmp1[1]
ZERO_DEL    ---     0.000     R11C16C.B0 to  R11C16C.WADO1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_120
ROUTE         2     0.000  R11C16C.WADO1 to   R11C16A.WAD1 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/WAD1_INT (to byte_clk)
                  --------
                    0.361   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R12C16B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0 to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_5/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       218     0.698    LPLL.CLKOS2 to    R11C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
            746 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.302ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_0

   Delay:               0.278ns  (47.8% logic, 52.2% route), 1 logic levels.

 Constraint Details:

      0.278ns physical path delay SLICE_444 to SLICE_444 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.302ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17C.CLK to     R11C17C.Q0 SLICE_444 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.145     R11C17C.Q0 to     R11C17C.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.278   (47.8% logic, 52.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_1  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_444 to SLICE_444 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17C.CLK to     R11C17C.Q1 SLICE_444 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         1     0.152     R11C17C.Q1 to     R11C17C.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_2 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_3  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_2  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_422 to SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_422 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17D.CLK to     R12C17D.Q1 SLICE_422 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.154     R12C17D.Q1 to     R12C17D.M0 u_DPHY_TX_INST/u_oDDRx4/opensync_0 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)
                   FF                        u_DPHY_TX_INST/u_oDDRx4/FF_2

   Delay:               0.395ns  (33.7% logic, 66.3% route), 1 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_444 to SLICE_422 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.419ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17C.CLK to     R11C17C.Q0 SLICE_444 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.262     R11C17C.Q0 to     R12C17D.CE u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.395   (33.7% logic, 66.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.423ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_0  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_3  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.404ns  (32.9% logic, 67.1% route), 1 logic levels.

 Constraint Details:

      0.404ns physical path delay SLICE_444 to SLICE_422 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.423ns

 Physical Path Details:

      Data path SLICE_444 to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17C.CLK to     R11C17C.Q0 SLICE_444 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         3     0.271     R11C17C.Q0 to     R12C17D.M1 u_DPHY_TX_INST/u_oDDRx4/FF_0_Q (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.404   (32.9% logic, 67.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DPHY_TX_INST/u_oDDRx4/FF_2  (from u_DPHY_TX_INST/u_oDDRx4/sclk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/FF_1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               0.583ns  (22.8% logic, 77.2% route), 1 logic levels.

 Constraint Details:

      0.583ns physical path delay SLICE_422 to SLICE_444 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.602ns

 Physical Path Details:

      Data path SLICE_422 to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C17D.CLK to     R12C17D.Q0 SLICE_422 (from u_DPHY_TX_INST/u_oDDRx4/sclk)
ROUTE         2     0.450     R12C17D.Q0 to     R11C17C.M1 u_DPHY_TX_INST/u_oDDRx4/opensync_1 (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    0.583   (22.8% logic, 77.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R12C17D.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC to SLICE_444:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.713 TCLKDIV0.CDIVX to    R11C17C.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    0.713   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B1  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.254ns  (42.5% logic, 57.5% route), 3 logic levels.

 Constraint Details:

      1.254ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_94 to D1_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.857ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_94 to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276     R9C16A.WCK to      R9C16A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_94 (from byte_clk)
ROUTE         1     0.137      R9C16A.F0 to      R9C17C.C1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_59
CTOOFX_DEL  ---     0.156      R9C17C.C1 to    R9C17C.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_2_RNIMHNN4/SLICE_334
ROUTE         1     0.135    R9C17C.OFX0 to      R7C17B.D1 w_byte_D1_a[4]
CTOF_DEL    ---     0.101      R7C17B.D1 to      R7C17B.F1 DataSPDT/SLICE_461
ROUTE         1     0.449      R7C17B.F1 to  IOL_T14A.TXD4 byte_D1_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.254   (42.5% logic, 57.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_14/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to     R9C16A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.924ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/RAM0  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst5_ODDRX4B0  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.321ns  (40.3% logic, 59.7% route), 3 logic levels.

 Constraint Details:

      1.321ns physical path delay u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_124 to D0_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.924ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_124 to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
CLKTOF_DEL  ---     0.276    R10C20A.WCK to     R10C20A.F0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_124 (from byte_clk)
ROUTE         1     0.130     R10C20A.F0 to     R10C19D.A1 u_LP_HS_DELAY_CNTRL/hold_data_CR31_ram_19
CTOOFX_DEL  ---     0.156     R10C19D.A1 to   R10C19D.OFX0 u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_0_RNI7GHI4/SLICE_326
ROUTE         1     0.349   R10C19D.OFX0 to      R7C17D.A0 w_byte_D0_a[4]
CTOF_DEL    ---     0.101      R7C17D.A0 to      R7C17D.F0 DataSPDT/SLICE_466
ROUTE         1     0.309      R7C17D.F0 to  IOL_T16A.TXD4 byte_D0_out[4] (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.321   (40.3% logic, 59.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/data_dly[54].hold_data_CR31_ram_4/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R10C20A.WCK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to D0_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.326ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      1.326ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_306 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.929ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_306 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_306 (from byte_clk)
ROUTE         1     0.524     R17C18B.Q0 to      R7C17B.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R7C17B.C0 to      R7C17B.F0 DataSPDT/SLICE_461
ROUTE         4     0.568      R7C17B.F0 to  IOL_T21A.TXD4 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.326   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_306:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C18B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_LP_HS_DELAY_CNTRL/hsxx_clk_en  (from byte_clk +)
   Destination:    FF         Data in        u_DPHY_TX_INST/u_oDDRx4/Inst6_ODDRX4B  (to u_DPHY_TX_INST/u_oDDRx4/sclk +)

   Delay:               1.326ns  (17.6% logic, 82.4% route), 2 logic levels.

 Constraint Details:

      1.326ns physical path delay u_LP_HS_DELAY_CNTRL/SLICE_306 to DCK_MGIOL meets
     -0.024ns DO_HLD and
      0.000ns delay constraint less
     -0.421ns skew less
      0.000ns feedback compensation requirement (totaling 0.397ns) by 0.929ns

 Physical Path Details:

      Data path u_LP_HS_DELAY_CNTRL/SLICE_306 to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18B.CLK to     R17C18B.Q0 u_LP_HS_DELAY_CNTRL/SLICE_306 (from byte_clk)
ROUTE         1     0.524     R17C18B.Q0 to      R7C17B.C0 w_hsxx_clk_en_a
CTOF_DEL    ---     0.101      R7C17B.C0 to      R7C17B.F0 DataSPDT/SLICE_461
ROUTE         4     0.568      R7C17B.F0 to  IOL_T21A.TXD2 hsxx_clk_en (to u_DPHY_TX_INST/u_oDDRx4/sclk)
                  --------
                    1.326   (17.6% logic, 82.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path genblk5.u_OSCH to u_LP_HS_DELAY_CNTRL/SLICE_306:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS2_D  ---     0.000      LPLL.CLKI to    LPLL.CLKOS2 genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE       218     0.698    LPLL.CLKOS2 to    R17C18B.CLK byte_clk
                  --------
                    0.698   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path genblk5.u_OSCH to DCK_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


================================================================================
Internal Preference: Timing Rule Check
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: D0_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.108   (11.7% logic, 88.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.340   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T16A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    0.975   (12.5% logic, 87.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T16A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.353   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: D1_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of 0.768ns meets timing requirement of 6.653ns by 5.885ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    1.108   (11.7% logic, 88.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.130 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.340   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of 0.622ns meets timing requirement of -6.625ns by 7.247ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T14A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkd)
                  --------
                    0.975   (12.5% logic, 87.5% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.132 *LKSYNC0.ECLKO to  IOL_T14A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkd
                  --------
                    0.353   (0.0% logic, 100.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.


Passed: DCK_MGIOL meets CLK to ECLK skew range from -6.625ns to 6.653ns

   Max skew of -0.054ns meets timing requirement of 6.653ns by 6.707ns

   Max CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.221     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.130  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.768 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    1.119   (11.6% logic, 88.4% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.210     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.130 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.173   (71.0% logic, 29.0% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.268     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.268   (0.0% logic, 100.0% route), 1 logic levels.

   Min skew of -0.222ns meets timing requirement of -6.625ns by 6.403ns

   Min CLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OP_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.210     LPLL.CLKOP to *LKSYNC0.ECLKI CLKOP
C2OUT_DEL   ---     0.000 *LKSYNC0.ECLKI to *LKSYNC0.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA
ROUTE         3     0.000 *LKSYNC0.ECLKO to  TCLKDIV0.CLKI u_DPHY_TX_INST/u_oDDRx4/eclkd
CLKOUT_DEL  ---     0.122  TCLKDIV0.CLKI to TCLKDIV0.CDIVX u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC
ROUTE         5     0.632 TCLKDIV0.CDIVX to   IOL_T21A.CLK u_DPHY_TX_INST/u_oDDRx4/sclk (to u_DPHY_TX_INST/u_oDDRx4/eclkc)
                  --------
                    0.964   (12.7% logic, 87.3% route), 3 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

   Max ECLK:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        29     0.000        OSC.OSC to      LPLL.CLKI w_pixclk
CLKI2OS_DE  ---     0.833      LPLL.CLKI to     LPLL.CLKOS genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         1     0.221     LPLL.CLKOS to *LKSYNC1.ECLKI CLKOS
C2OUT_DEL   ---     0.000 *LKSYNC1.ECLKI to *LKSYNC1.ECLKO u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA
ROUTE         1     0.132 *LKSYNC1.ECLKO to  IOL_T21A.ECLK u_DPHY_TX_INST/u_oDDRx4/eclkc
                  --------
                    1.186   (70.2% logic, 29.8% route), 2 logic levels.

   Feedback path:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0
ROUTE         2     0.315     LPLL.CLKOP to     LPLL.CLKFB CLKOP
                  --------
                    0.315   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pixclk" 24.180000 MHz  |             |             |
;                                       |     0.000 ns|     0.201 ns|   1  
                                        |             |             |
FREQUENCY NET "CLKOP" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "CLKOS" 300.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "byte_clk" 75.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.135 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_DPHY_TX_INST/u_oDDRx4/sclk"          |             |             |
75.000000 MHz ;                         |     0.000 ns|     0.302 ns|   1  
                                        |             |             |
Timing Rule Check                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC   Loads: 29
   Covered under: FREQUENCY NET "w_pixclk" 24.180000 MHz ;

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX   Loads: 5
   Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;   Transfers: 71

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkd   Source: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA.ECLKO   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 4

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 2

Clock Domain: u_DPHY_TX_INST/u_oDDRx4/eclkc   Source: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA.ECLKO   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: Timing Rule Check   Transfers: 2

   Clock Domain: u_DPHY_TX_INST/u_oDDRx4/sclk   Source: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC.CDIVX
      Covered under: Timing Rule Check   Transfers: 1

Clock Domain: byte_clk   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS2   Loads: 218
   Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pixclk   Source: genblk5.u_OSCH.OSC
      Covered under: FREQUENCY NET "byte_clk" 75.000000 MHz ;   Transfers: 3

Clock Domain: CLKOS   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOS   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLKOP   Source: genblk2.u_pll_pix2byte_RGB888_2lane/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 11848 paths, 7 nets, and 3746 connections (98.45% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 13 (setup), 0 (hold)
Score: 16902 (setup), 0 (hold)
Cumulative negative slack: 16902 (16902+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

