
Lora Mesh_1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d08  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000024c  08004ea8  08004ea8  00014ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050f4  080050f4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080050f4  080050f4  000150f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050fc  080050fc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050fc  080050fc  000150fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005100  08005100  00015100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005104  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a20  20000070  08005174  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a90  08005174  00020a90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ae1f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c4  00000000  00000000  0002aebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000908  00000000  00000000  0002d088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000810  00000000  00000000  0002d990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000170b8  00000000  00000000  0002e1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c481  00000000  00000000  00045258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00087922  00000000  00000000  000516d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8ffb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002df8  00000000  00000000  000d904c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004e90 	.word	0x08004e90

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004e90 	.word	0x08004e90

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <BUTTON_Press_Short_Callback>:
 */
//uint8_t tx_frame_data[] = {0x00, 0x11, 0x22, 0x33};
uint8_t tx_frame_data[255];
uint8_t tx_frame_len = 0;
void BUTTON_Press_Short_Callback(BUTTON_HandleTypedef *ButtonX)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af02      	add	r7, sp, #8
 800059a:	6078      	str	r0, [r7, #4]
	if(ButtonX == &btn)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <BUTTON_Press_Short_Callback+0x2c>)
 80005a0:	4293      	cmp	r3, r2
 80005a2:	d108      	bne.n	80005b6 <BUTTON_Press_Short_Callback+0x22>
	{
		FRAME_SYNC_Transmit(1, 1, 5, tx_frame_data, tx_frame_len);
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <BUTTON_Press_Short_Callback+0x30>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	9300      	str	r3, [sp, #0]
 80005aa:	4b07      	ldr	r3, [pc, #28]	; (80005c8 <BUTTON_Press_Short_Callback+0x34>)
 80005ac:	2205      	movs	r2, #5
 80005ae:	2101      	movs	r1, #1
 80005b0:	2001      	movs	r0, #1
 80005b2:	f002 fecf 	bl	8003354 <FRAME_SYNC_Transmit>
	}
}
 80005b6:	bf00      	nop
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000118 	.word	0x20000118
 80005c4:	20000233 	.word	0x20000233
 80005c8:	20000134 	.word	0x20000134

080005cc <FRAME_SYNC_RxCpltCallback>:

void FRAME_SYNC_RxCpltCallback(uint8_t *p_rx_data, uint8_t data_size)
{
 80005cc:	b590      	push	{r4, r7, lr}
 80005ce:	b09f      	sub	sp, #124	; 0x7c
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	70fb      	strb	r3, [r7, #3]
	char tx_str[100] = "\nData: ";
 80005d8:	4a27      	ldr	r2, [pc, #156]	; (8000678 <FRAME_SYNC_RxCpltCallback+0xac>)
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e2:	e883 0003 	stmia.w	r3, {r0, r1}
 80005e6:	f107 0318 	add.w	r3, r7, #24
 80005ea:	225c      	movs	r2, #92	; 0x5c
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f003 f9fc 	bl	80039ec <memset>
	for(int i = 0; i < data_size; i++)
 80005f4:	2300      	movs	r3, #0
 80005f6:	677b      	str	r3, [r7, #116]	; 0x74
 80005f8:	e015      	b.n	8000626 <FRAME_SYNC_RxCpltCallback+0x5a>
	{
		char temp_str[4];
		sprintf(temp_str, "%02X ", p_rx_data[i]);
 80005fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	4413      	add	r3, r2
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	461a      	mov	r2, r3
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	491c      	ldr	r1, [pc, #112]	; (800067c <FRAME_SYNC_RxCpltCallback+0xb0>)
 800060a:	4618      	mov	r0, r3
 800060c:	f003 f9f6 	bl	80039fc <siprintf>
		strcat(tx_str, temp_str);
 8000610:	f107 020c 	add.w	r2, r7, #12
 8000614:	f107 0310 	add.w	r3, r7, #16
 8000618:	4611      	mov	r1, r2
 800061a:	4618      	mov	r0, r3
 800061c:	f003 fa0e 	bl	8003a3c <strcat>
	for(int i = 0; i < data_size; i++)
 8000620:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000622:	3301      	adds	r3, #1
 8000624:	677b      	str	r3, [r7, #116]	; 0x74
 8000626:	78fb      	ldrb	r3, [r7, #3]
 8000628:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800062a:	429a      	cmp	r2, r3
 800062c:	dbe5      	blt.n	80005fa <FRAME_SYNC_RxCpltCallback+0x2e>
	}
	strcat(tx_str, "\nCRC Correct\n");
 800062e:	f107 0310 	add.w	r3, r7, #16
 8000632:	4618      	mov	r0, r3
 8000634:	f7ff fdd4 	bl	80001e0 <strlen>
 8000638:	4603      	mov	r3, r0
 800063a:	461a      	mov	r2, r3
 800063c:	f107 0310 	add.w	r3, r7, #16
 8000640:	4413      	add	r3, r2
 8000642:	4a0f      	ldr	r2, [pc, #60]	; (8000680 <FRAME_SYNC_RxCpltCallback+0xb4>)
 8000644:	461c      	mov	r4, r3
 8000646:	4613      	mov	r3, r2
 8000648:	cb07      	ldmia	r3!, {r0, r1, r2}
 800064a:	6020      	str	r0, [r4, #0]
 800064c:	6061      	str	r1, [r4, #4]
 800064e:	60a2      	str	r2, [r4, #8]
 8000650:	881b      	ldrh	r3, [r3, #0]
 8000652:	81a3      	strh	r3, [r4, #12]
	HAL_UART_Transmit(&huart6, (uint8_t *)tx_str, strlen(tx_str), 1000);
 8000654:	f107 0310 	add.w	r3, r7, #16
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff fdc1 	bl	80001e0 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	b29a      	uxth	r2, r3
 8000662:	f107 0110 	add.w	r1, r7, #16
 8000666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800066a:	4806      	ldr	r0, [pc, #24]	; (8000684 <FRAME_SYNC_RxCpltCallback+0xb8>)
 800066c:	f001 fc2b 	bl	8001ec6 <HAL_UART_Transmit>

}
 8000670:	bf00      	nop
 8000672:	377c      	adds	r7, #124	; 0x7c
 8000674:	46bd      	mov	sp, r7
 8000676:	bd90      	pop	{r4, r7, pc}
 8000678:	08004ec0 	.word	0x08004ec0
 800067c:	08004ea8 	.word	0x08004ea8
 8000680:	08004eb0 	.word	0x08004eb0
 8000684:	200000d0 	.word	0x200000d0

08000688 <FRAME_SYNC_RxFailCallback>:

void FRAME_SYNC_RxFailCallback(uint8_t *p_rx_data, uint8_t data_size)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b09c      	sub	sp, #112	; 0x70
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	char tx_str[100] = "\nCRC Fail\n";
 8000694:	4a10      	ldr	r2, [pc, #64]	; (80006d8 <FRAME_SYNC_RxFailCallback+0x50>)
 8000696:	f107 030c 	add.w	r3, r7, #12
 800069a:	ca07      	ldmia	r2, {r0, r1, r2}
 800069c:	c303      	stmia	r3!, {r0, r1}
 800069e:	801a      	strh	r2, [r3, #0]
 80006a0:	3302      	adds	r3, #2
 80006a2:	0c12      	lsrs	r2, r2, #16
 80006a4:	701a      	strb	r2, [r3, #0]
 80006a6:	f107 0317 	add.w	r3, r7, #23
 80006aa:	2259      	movs	r2, #89	; 0x59
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 f99c 	bl	80039ec <memset>
	HAL_UART_Transmit(&huart6, (uint8_t *)tx_str, strlen(tx_str), 1000);
 80006b4:	f107 030c 	add.w	r3, r7, #12
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fd91 	bl	80001e0 <strlen>
 80006be:	4603      	mov	r3, r0
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	f107 010c 	add.w	r1, r7, #12
 80006c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ca:	4804      	ldr	r0, [pc, #16]	; (80006dc <FRAME_SYNC_RxFailCallback+0x54>)
 80006cc:	f001 fbfb 	bl	8001ec6 <HAL_UART_Transmit>
}
 80006d0:	bf00      	nop
 80006d2:	3770      	adds	r7, #112	; 0x70
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	08004f24 	.word	0x08004f24
 80006dc:	200000d0 	.word	0x200000d0

080006e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart6.Instance)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681a      	ldr	r2, [r3, #0]
 80006ec:	4b11      	ldr	r3, [pc, #68]	; (8000734 <HAL_UART_RxCpltCallback+0x54>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	429a      	cmp	r2, r3
 80006f2:	d10a      	bne.n	800070a <HAL_UART_RxCpltCallback+0x2a>
	{
		COMMAND_LINE_Receive(uart_rx_buf);
 80006f4:	4b10      	ldr	r3, [pc, #64]	; (8000738 <HAL_UART_RxCpltCallback+0x58>)
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	4618      	mov	r0, r3
 80006fa:	f002 fd41 	bl	8003180 <COMMAND_LINE_Receive>
		HAL_UART_Receive_IT(&huart6, &uart_rx_buf, 1);
 80006fe:	2201      	movs	r2, #1
 8000700:	490d      	ldr	r1, [pc, #52]	; (8000738 <HAL_UART_RxCpltCallback+0x58>)
 8000702:	480c      	ldr	r0, [pc, #48]	; (8000734 <HAL_UART_RxCpltCallback+0x54>)
 8000704:	f001 fc71 	bl	8001fea <HAL_UART_Receive_IT>
	else if(huart->Instance == huart2.Instance)
	{
		UART_Receive(uart_rx_buf);
		HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
	}
}
 8000708:	e00f      	b.n	800072a <HAL_UART_RxCpltCallback+0x4a>
	else if(huart->Instance == huart2.Instance)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4b0b      	ldr	r3, [pc, #44]	; (800073c <HAL_UART_RxCpltCallback+0x5c>)
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	429a      	cmp	r2, r3
 8000714:	d109      	bne.n	800072a <HAL_UART_RxCpltCallback+0x4a>
		UART_Receive(uart_rx_buf);
 8000716:	4b08      	ldr	r3, [pc, #32]	; (8000738 <HAL_UART_RxCpltCallback+0x58>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	4618      	mov	r0, r3
 800071c:	f003 f8f0 	bl	8003900 <UART_Receive>
		HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
 8000720:	2201      	movs	r2, #1
 8000722:	4905      	ldr	r1, [pc, #20]	; (8000738 <HAL_UART_RxCpltCallback+0x58>)
 8000724:	4805      	ldr	r0, [pc, #20]	; (800073c <HAL_UART_RxCpltCallback+0x5c>)
 8000726:	f001 fc60 	bl	8001fea <HAL_UART_Receive_IT>
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	200000d0 	.word	0x200000d0
 8000738:	20000114 	.word	0x20000114
 800073c:	2000008c 	.word	0x2000008c

08000740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000744:	f000 fb4e 	bl	8000de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000748:	f000 f834 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800074c:	f000 f8ee 	bl	800092c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000750:	f000 f898 	bl	8000884 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8000754:	f000 f8c0 	bl	80008d8 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  BUTTON_Init(&btn, GPIOA, GPIO_PIN_0, 0);
 8000758:	2300      	movs	r3, #0
 800075a:	2201      	movs	r2, #1
 800075c:	490f      	ldr	r1, [pc, #60]	; (800079c <main+0x5c>)
 800075e:	4810      	ldr	r0, [pc, #64]	; (80007a0 <main+0x60>)
 8000760:	f002 fff2 	bl	8003748 <BUTTON_Init>
  BUTTON_Set_Callback_Function(NULL, NULL, BUTTON_Press_Short_Callback, NULL);
 8000764:	2300      	movs	r3, #0
 8000766:	4a0f      	ldr	r2, [pc, #60]	; (80007a4 <main+0x64>)
 8000768:	2100      	movs	r1, #0
 800076a:	2000      	movs	r0, #0
 800076c:	f003 f816 	bl	800379c <BUTTON_Set_Callback_Function>

  HAL_UART_Receive_IT(&huart6, &uart_rx_buf, 1);
 8000770:	2201      	movs	r2, #1
 8000772:	490d      	ldr	r1, [pc, #52]	; (80007a8 <main+0x68>)
 8000774:	480d      	ldr	r0, [pc, #52]	; (80007ac <main+0x6c>)
 8000776:	f001 fc38 	bl	8001fea <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &uart_rx_buf, 1);
 800077a:	2201      	movs	r2, #1
 800077c:	490a      	ldr	r1, [pc, #40]	; (80007a8 <main+0x68>)
 800077e:	480c      	ldr	r0, [pc, #48]	; (80007b0 <main+0x70>)
 8000780:	f001 fc33 	bl	8001fea <HAL_UART_Receive_IT>
  UART_Init();
 8000784:	f003 f8ae 	bl	80038e4 <UART_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  BUTTON_Handle(&btn);
 8000788:	4805      	ldr	r0, [pc, #20]	; (80007a0 <main+0x60>)
 800078a:	f002 ff45 	bl	8003618 <BUTTON_Handle>

	  UART_Handle();
 800078e:	f003 f8c7 	bl	8003920 <UART_Handle>

	  COMMAND_LINE_Handle();
 8000792:	f002 fc81 	bl	8003098 <COMMAND_LINE_Handle>

	  FRAME_SYNC_Handle();
 8000796:	f002 ff37 	bl	8003608 <FRAME_SYNC_Handle>
	  BUTTON_Handle(&btn);
 800079a:	e7f5      	b.n	8000788 <main+0x48>
 800079c:	40020000 	.word	0x40020000
 80007a0:	20000118 	.word	0x20000118
 80007a4:	08000595 	.word	0x08000595
 80007a8:	20000114 	.word	0x20000114
 80007ac:	200000d0 	.word	0x200000d0
 80007b0:	2000008c 	.word	0x2000008c

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b094      	sub	sp, #80	; 0x50
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0320 	add.w	r3, r7, #32
 80007be:	2230      	movs	r2, #48	; 0x30
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f003 f912 	bl	80039ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d8:	2300      	movs	r3, #0
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	4b27      	ldr	r3, [pc, #156]	; (800087c <SystemClock_Config+0xc8>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e0:	4a26      	ldr	r2, [pc, #152]	; (800087c <SystemClock_Config+0xc8>)
 80007e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e6:	6413      	str	r3, [r2, #64]	; 0x40
 80007e8:	4b24      	ldr	r3, [pc, #144]	; (800087c <SystemClock_Config+0xc8>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	4b21      	ldr	r3, [pc, #132]	; (8000880 <SystemClock_Config+0xcc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a20      	ldr	r2, [pc, #128]	; (8000880 <SystemClock_Config+0xcc>)
 80007fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000802:	6013      	str	r3, [r2, #0]
 8000804:	4b1e      	ldr	r3, [pc, #120]	; (8000880 <SystemClock_Config+0xcc>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000810:	2302      	movs	r3, #2
 8000812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000814:	2301      	movs	r3, #1
 8000816:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000818:	2310      	movs	r3, #16
 800081a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081c:	2302      	movs	r3, #2
 800081e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000820:	2300      	movs	r3, #0
 8000822:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000824:	2308      	movs	r3, #8
 8000826:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000828:	2364      	movs	r3, #100	; 0x64
 800082a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082c:	2302      	movs	r3, #2
 800082e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000830:	2304      	movs	r3, #4
 8000832:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 0320 	add.w	r3, r7, #32
 8000838:	4618      	mov	r0, r3
 800083a:	f000 fe9f 	bl	800157c <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000844:	f000 f8d2 	bl	80009ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084c:	2302      	movs	r3, #2
 800084e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2103      	movs	r1, #3
 8000864:	4618      	mov	r0, r3
 8000866:	f001 f901 	bl	8001a6c <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000870:	f000 f8bc 	bl	80009ec <Error_Handler>
  }
}
 8000874:	bf00      	nop
 8000876:	3750      	adds	r7, #80	; 0x50
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40023800 	.word	0x40023800
 8000880:	40007000 	.word	0x40007000

08000884 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000888:	4b11      	ldr	r3, [pc, #68]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 800088a:	4a12      	ldr	r2, [pc, #72]	; (80008d4 <MX_USART2_UART_Init+0x50>)
 800088c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800088e:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000890:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b0e      	ldr	r3, [pc, #56]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b06      	ldr	r3, [pc, #24]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_USART2_UART_Init+0x4c>)
 80008bc:	f001 fab6 	bl	8001e2c <HAL_UART_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008c6:	f000 f891 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	2000008c 	.word	0x2000008c
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80008dc:	4b11      	ldr	r3, [pc, #68]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008de:	4a12      	ldr	r2, [pc, #72]	; (8000928 <MX_USART6_UART_Init+0x50>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80008e2:	4b10      	ldr	r3, [pc, #64]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b0e      	ldr	r3, [pc, #56]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0b      	ldr	r3, [pc, #44]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b06      	ldr	r3, [pc, #24]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800090e:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_USART6_UART_Init+0x4c>)
 8000910:	f001 fa8c 	bl	8001e2c <HAL_UART_Init>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800091a:	f000 f867 	bl	80009ec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	200000d0 	.word	0x200000d0
 8000928:	40011400 	.word	0x40011400

0800092c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b088      	sub	sp, #32
 8000930:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000932:	f107 030c 	add.w	r3, r7, #12
 8000936:	2200      	movs	r2, #0
 8000938:	601a      	str	r2, [r3, #0]
 800093a:	605a      	str	r2, [r3, #4]
 800093c:	609a      	str	r2, [r3, #8]
 800093e:	60da      	str	r2, [r3, #12]
 8000940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	4b26      	ldr	r3, [pc, #152]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	4a25      	ldr	r2, [pc, #148]	; (80009e0 <MX_GPIO_Init+0xb4>)
 800094c:	f043 0301 	orr.w	r3, r3, #1
 8000950:	6313      	str	r3, [r2, #48]	; 0x30
 8000952:	4b23      	ldr	r3, [pc, #140]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	607b      	str	r3, [r7, #4]
 8000962:	4b1f      	ldr	r3, [pc, #124]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a1e      	ldr	r2, [pc, #120]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000968:	f043 0308 	orr.w	r3, r3, #8
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b1c      	ldr	r3, [pc, #112]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0308 	and.w	r3, r3, #8
 8000976:	607b      	str	r3, [r7, #4]
 8000978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	603b      	str	r3, [r7, #0]
 800097e:	4b18      	ldr	r3, [pc, #96]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a17      	ldr	r2, [pc, #92]	; (80009e0 <MX_GPIO_Init+0xb4>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b15      	ldr	r3, [pc, #84]	; (80009e0 <MX_GPIO_Init+0xb4>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	603b      	str	r3, [r7, #0]
 8000994:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800099c:	4811      	ldr	r0, [pc, #68]	; (80009e4 <MX_GPIO_Init+0xb8>)
 800099e:	f000 fdd3 	bl	8001548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009a2:	2301      	movs	r3, #1
 80009a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	f107 030c 	add.w	r3, r7, #12
 80009b2:	4619      	mov	r1, r3
 80009b4:	480c      	ldr	r0, [pc, #48]	; (80009e8 <MX_GPIO_Init+0xbc>)
 80009b6:	f000 fc2b 	bl	8001210 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80009ba:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80009be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	4619      	mov	r1, r3
 80009d2:	4804      	ldr	r0, [pc, #16]	; (80009e4 <MX_GPIO_Init+0xb8>)
 80009d4:	f000 fc1c 	bl	8001210 <HAL_GPIO_Init>

}
 80009d8:	bf00      	nop
 80009da:	3720      	adds	r7, #32
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	40023800 	.word	0x40023800
 80009e4:	40020c00 	.word	0x40020c00
 80009e8:	40020000 	.word	0x40020000

080009ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f0:	b672      	cpsid	i
}
 80009f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <Error_Handler+0x8>
	...

080009f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	4b10      	ldr	r3, [pc, #64]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a06:	4a0f      	ldr	r2, [pc, #60]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0e:	4b0d      	ldr	r3, [pc, #52]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	4b09      	ldr	r3, [pc, #36]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a22:	4a08      	ldr	r2, [pc, #32]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6413      	str	r3, [r2, #64]	; 0x40
 8000a2a:	4b06      	ldr	r3, [pc, #24]	; (8000a44 <HAL_MspInit+0x4c>)
 8000a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800

08000a48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08c      	sub	sp, #48	; 0x30
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a3a      	ldr	r2, [pc, #232]	; (8000b50 <HAL_UART_MspInit+0x108>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d134      	bne.n	8000ad4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61bb      	str	r3, [r7, #24]
 8000a6e:	4b39      	ldr	r3, [pc, #228]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a72:	4a38      	ldr	r2, [pc, #224]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a78:	6413      	str	r3, [r2, #64]	; 0x40
 8000a7a:	4b36      	ldr	r3, [pc, #216]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a82:	61bb      	str	r3, [r7, #24]
 8000a84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
 8000a8a:	4b32      	ldr	r3, [pc, #200]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	4a31      	ldr	r2, [pc, #196]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	6313      	str	r3, [r2, #48]	; 0x30
 8000a96:	4b2f      	ldr	r3, [pc, #188]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000aa2:	230c      	movs	r3, #12
 8000aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ab2:	2307      	movs	r3, #7
 8000ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	4619      	mov	r1, r3
 8000abc:	4826      	ldr	r0, [pc, #152]	; (8000b58 <HAL_UART_MspInit+0x110>)
 8000abe:	f000 fba7 	bl	8001210 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	2026      	movs	r0, #38	; 0x26
 8000ac8:	f000 fad9 	bl	800107e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000acc:	2026      	movs	r0, #38	; 0x26
 8000ace:	f000 faf2 	bl	80010b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000ad2:	e038      	b.n	8000b46 <HAL_UART_MspInit+0xfe>
  else if(huart->Instance==USART6)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a20      	ldr	r2, [pc, #128]	; (8000b5c <HAL_UART_MspInit+0x114>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d133      	bne.n	8000b46 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae6:	4a1b      	ldr	r2, [pc, #108]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000ae8:	f043 0320 	orr.w	r3, r3, #32
 8000aec:	6453      	str	r3, [r2, #68]	; 0x44
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000af0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000af2:	f003 0320 	and.w	r3, r3, #32
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000afa:	2300      	movs	r3, #0
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b02:	4a14      	ldr	r2, [pc, #80]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000b04:	f043 0304 	orr.w	r3, r3, #4
 8000b08:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0a:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <HAL_UART_MspInit+0x10c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	f003 0304 	and.w	r3, r3, #4
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b16:	23c0      	movs	r3, #192	; 0xc0
 8000b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b22:	2303      	movs	r3, #3
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000b26:	2308      	movs	r3, #8
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4619      	mov	r1, r3
 8000b30:	480b      	ldr	r0, [pc, #44]	; (8000b60 <HAL_UART_MspInit+0x118>)
 8000b32:	f000 fb6d 	bl	8001210 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000b36:	2200      	movs	r2, #0
 8000b38:	2100      	movs	r1, #0
 8000b3a:	2047      	movs	r0, #71	; 0x47
 8000b3c:	f000 fa9f 	bl	800107e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000b40:	2047      	movs	r0, #71	; 0x47
 8000b42:	f000 fab8 	bl	80010b6 <HAL_NVIC_EnableIRQ>
}
 8000b46:	bf00      	nop
 8000b48:	3730      	adds	r7, #48	; 0x30
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	40004400 	.word	0x40004400
 8000b54:	40023800 	.word	0x40023800
 8000b58:	40020000 	.word	0x40020000
 8000b5c:	40011400 	.word	0x40011400
 8000b60:	40020800 	.word	0x40020800

08000b64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <NMI_Handler+0x4>

08000b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <HardFault_Handler+0x4>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <MemManage_Handler+0x4>

08000b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb0:	f000 f96a 	bl	8000e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000bbc:	4802      	ldr	r0, [pc, #8]	; (8000bc8 <USART2_IRQHandler+0x10>)
 8000bbe:	f001 fa45 	bl	800204c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	2000008c 	.word	0x2000008c

08000bcc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000bd0:	4802      	ldr	r0, [pc, #8]	; (8000bdc <USART6_IRQHandler+0x10>)
 8000bd2:	f001 fa3b 	bl	800204c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	200000d0 	.word	0x200000d0

08000be0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
	return 1;
 8000be4:	2301      	movs	r3, #1
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr

08000bf0 <_kill>:

int _kill(int pid, int sig)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
 8000bf8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000bfa:	f002 febf 	bl	800397c <__errno>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2216      	movs	r2, #22
 8000c02:	601a      	str	r2, [r3, #0]
	return -1;
 8000c04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <_exit>:

void _exit (int status)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c18:	f04f 31ff 	mov.w	r1, #4294967295
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff ffe7 	bl	8000bf0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c22:	e7fe      	b.n	8000c22 <_exit+0x12>

08000c24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	60f8      	str	r0, [r7, #12]
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
 8000c34:	e00a      	b.n	8000c4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c36:	f3af 8000 	nop.w
 8000c3a:	4601      	mov	r1, r0
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	1c5a      	adds	r2, r3, #1
 8000c40:	60ba      	str	r2, [r7, #8]
 8000c42:	b2ca      	uxtb	r2, r1
 8000c44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	429a      	cmp	r2, r3
 8000c52:	dbf0      	blt.n	8000c36 <_read+0x12>
	}

return len;
 8000c54:	687b      	ldr	r3, [r7, #4]
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3718      	adds	r7, #24
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b086      	sub	sp, #24
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	60f8      	str	r0, [r7, #12]
 8000c66:	60b9      	str	r1, [r7, #8]
 8000c68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	617b      	str	r3, [r7, #20]
 8000c6e:	e009      	b.n	8000c84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	1c5a      	adds	r2, r3, #1
 8000c74:	60ba      	str	r2, [r7, #8]
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	3301      	adds	r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
 8000c84:	697a      	ldr	r2, [r7, #20]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	dbf1      	blt.n	8000c70 <_write+0x12>
	}
	return len;
 8000c8c:	687b      	ldr	r3, [r7, #4]
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	3718      	adds	r7, #24
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <_close>:

int _close(int file)
{
 8000c96:	b480      	push	{r7}
 8000c98:	b083      	sub	sp, #12
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b083      	sub	sp, #12
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
 8000cb6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cbe:	605a      	str	r2, [r3, #4]
	return 0;
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr

08000cce <_isatty>:

int _isatty(int file)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b083      	sub	sp, #12
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
	return 1;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	60f8      	str	r0, [r7, #12]
 8000cec:	60b9      	str	r1, [r7, #8]
 8000cee:	607a      	str	r2, [r7, #4]
	return 0;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3714      	adds	r7, #20
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
	...

08000d00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d08:	4a14      	ldr	r2, [pc, #80]	; (8000d5c <_sbrk+0x5c>)
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <_sbrk+0x60>)
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d14:	4b13      	ldr	r3, [pc, #76]	; (8000d64 <_sbrk+0x64>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d102      	bne.n	8000d22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d1c:	4b11      	ldr	r3, [pc, #68]	; (8000d64 <_sbrk+0x64>)
 8000d1e:	4a12      	ldr	r2, [pc, #72]	; (8000d68 <_sbrk+0x68>)
 8000d20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d22:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d207      	bcs.n	8000d40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d30:	f002 fe24 	bl	800397c <__errno>
 8000d34:	4603      	mov	r3, r0
 8000d36:	220c      	movs	r2, #12
 8000d38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	e009      	b.n	8000d54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d40:	4b08      	ldr	r3, [pc, #32]	; (8000d64 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d46:	4b07      	ldr	r3, [pc, #28]	; (8000d64 <_sbrk+0x64>)
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	4a05      	ldr	r2, [pc, #20]	; (8000d64 <_sbrk+0x64>)
 8000d50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d52:	68fb      	ldr	r3, [r7, #12]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20020000 	.word	0x20020000
 8000d60:	00000400 	.word	0x00000400
 8000d64:	20000234 	.word	0x20000234
 8000d68:	20000a90 	.word	0x20000a90

08000d6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d70:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <SystemInit+0x20>)
 8000d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d76:	4a05      	ldr	r2, [pc, #20]	; (8000d8c <SystemInit+0x20>)
 8000d78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dc8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d94:	480d      	ldr	r0, [pc, #52]	; (8000dcc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d96:	490e      	ldr	r1, [pc, #56]	; (8000dd0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d98:	4a0e      	ldr	r2, [pc, #56]	; (8000dd4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d9c:	e002      	b.n	8000da4 <LoopCopyDataInit>

08000d9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000da2:	3304      	adds	r3, #4

08000da4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da8:	d3f9      	bcc.n	8000d9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000daa:	4a0b      	ldr	r2, [pc, #44]	; (8000dd8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dac:	4c0b      	ldr	r4, [pc, #44]	; (8000ddc <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db0:	e001      	b.n	8000db6 <LoopFillZerobss>

08000db2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000db2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db4:	3204      	adds	r2, #4

08000db6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db8:	d3fb      	bcc.n	8000db2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000dba:	f7ff ffd7 	bl	8000d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dbe:	f002 fde3 	bl	8003988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dc2:	f7ff fcbd 	bl	8000740 <main>
  bx  lr    
 8000dc6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000dd4:	08005104 	.word	0x08005104
  ldr r2, =_sbss
 8000dd8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ddc:	20000a90 	.word	0x20000a90

08000de0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de0:	e7fe      	b.n	8000de0 <ADC_IRQHandler>
	...

08000de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000de8:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0d      	ldr	r2, [pc, #52]	; (8000e24 <HAL_Init+0x40>)
 8000dee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000df4:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a0a      	ldr	r2, [pc, #40]	; (8000e24 <HAL_Init+0x40>)
 8000dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e00:	4b08      	ldr	r3, [pc, #32]	; (8000e24 <HAL_Init+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a07      	ldr	r2, [pc, #28]	; (8000e24 <HAL_Init+0x40>)
 8000e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f92b 	bl	8001068 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e12:	200f      	movs	r0, #15
 8000e14:	f000 f808 	bl	8000e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e18:	f7ff fdee 	bl	80009f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40023c00 	.word	0x40023c00

08000e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <HAL_InitTick+0x54>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <HAL_InitTick+0x58>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 f943 	bl	80010d2 <HAL_SYSTICK_Config>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
 8000e54:	e00e      	b.n	8000e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2b0f      	cmp	r3, #15
 8000e5a:	d80a      	bhi.n	8000e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	6879      	ldr	r1, [r7, #4]
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	f000 f90b 	bl	800107e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e68:	4a06      	ldr	r2, [pc, #24]	; (8000e84 <HAL_InitTick+0x5c>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	e000      	b.n	8000e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	20000008 	.word	0x20000008
 8000e84:	20000004 	.word	0x20000004

08000e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <HAL_IncTick+0x20>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_IncTick+0x24>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4413      	add	r3, r2
 8000e98:	4a04      	ldr	r2, [pc, #16]	; (8000eac <HAL_IncTick+0x24>)
 8000e9a:	6013      	str	r3, [r2, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008
 8000eac:	20000238 	.word	0x20000238

08000eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <HAL_GetTick+0x14>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	20000238 	.word	0x20000238

08000ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efa:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	60d3      	str	r3, [r2, #12]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <__NVIC_GetPriorityGrouping+0x18>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	f003 0307 	and.w	r3, r3, #7
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	db0b      	blt.n	8000f56 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	f003 021f 	and.w	r2, r3, #31
 8000f44:	4907      	ldr	r1, [pc, #28]	; (8000f64 <__NVIC_EnableIRQ+0x38>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	095b      	lsrs	r3, r3, #5
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	e000e100 	.word	0xe000e100

08000f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	6039      	str	r1, [r7, #0]
 8000f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	db0a      	blt.n	8000f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	b2da      	uxtb	r2, r3
 8000f80:	490c      	ldr	r1, [pc, #48]	; (8000fb4 <__NVIC_SetPriority+0x4c>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	0112      	lsls	r2, r2, #4
 8000f88:	b2d2      	uxtb	r2, r2
 8000f8a:	440b      	add	r3, r1
 8000f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f90:	e00a      	b.n	8000fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	b2da      	uxtb	r2, r3
 8000f96:	4908      	ldr	r1, [pc, #32]	; (8000fb8 <__NVIC_SetPriority+0x50>)
 8000f98:	79fb      	ldrb	r3, [r7, #7]
 8000f9a:	f003 030f 	and.w	r3, r3, #15
 8000f9e:	3b04      	subs	r3, #4
 8000fa0:	0112      	lsls	r2, r2, #4
 8000fa2:	b2d2      	uxtb	r2, r2
 8000fa4:	440b      	add	r3, r1
 8000fa6:	761a      	strb	r2, [r3, #24]
}
 8000fa8:	bf00      	nop
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000e100 	.word	0xe000e100
 8000fb8:	e000ed00 	.word	0xe000ed00

08000fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b089      	sub	sp, #36	; 0x24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	f1c3 0307 	rsb	r3, r3, #7
 8000fd6:	2b04      	cmp	r3, #4
 8000fd8:	bf28      	it	cs
 8000fda:	2304      	movcs	r3, #4
 8000fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	3304      	adds	r3, #4
 8000fe2:	2b06      	cmp	r3, #6
 8000fe4:	d902      	bls.n	8000fec <NVIC_EncodePriority+0x30>
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3b03      	subs	r3, #3
 8000fea:	e000      	b.n	8000fee <NVIC_EncodePriority+0x32>
 8000fec:	2300      	movs	r3, #0
 8000fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ff4:	69bb      	ldr	r3, [r7, #24]
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43da      	mvns	r2, r3
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	401a      	ands	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001004:	f04f 31ff 	mov.w	r1, #4294967295
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	43d9      	mvns	r1, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	4313      	orrs	r3, r2
         );
}
 8001016:	4618      	mov	r0, r3
 8001018:	3724      	adds	r7, #36	; 0x24
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
	...

08001024 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3b01      	subs	r3, #1
 8001030:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001034:	d301      	bcc.n	800103a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001036:	2301      	movs	r3, #1
 8001038:	e00f      	b.n	800105a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800103a:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <SysTick_Config+0x40>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3b01      	subs	r3, #1
 8001040:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001042:	210f      	movs	r1, #15
 8001044:	f04f 30ff 	mov.w	r0, #4294967295
 8001048:	f7ff ff8e 	bl	8000f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800104c:	4b05      	ldr	r3, [pc, #20]	; (8001064 <SysTick_Config+0x40>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001052:	4b04      	ldr	r3, [pc, #16]	; (8001064 <SysTick_Config+0x40>)
 8001054:	2207      	movs	r2, #7
 8001056:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	e000e010 	.word	0xe000e010

08001068 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff ff29 	bl	8000ec8 <__NVIC_SetPriorityGrouping>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800107e:	b580      	push	{r7, lr}
 8001080:	b086      	sub	sp, #24
 8001082:	af00      	add	r7, sp, #0
 8001084:	4603      	mov	r3, r0
 8001086:	60b9      	str	r1, [r7, #8]
 8001088:	607a      	str	r2, [r7, #4]
 800108a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001090:	f7ff ff3e 	bl	8000f10 <__NVIC_GetPriorityGrouping>
 8001094:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001096:	687a      	ldr	r2, [r7, #4]
 8001098:	68b9      	ldr	r1, [r7, #8]
 800109a:	6978      	ldr	r0, [r7, #20]
 800109c:	f7ff ff8e 	bl	8000fbc <NVIC_EncodePriority>
 80010a0:	4602      	mov	r2, r0
 80010a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010a6:	4611      	mov	r1, r2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff ff5d 	bl	8000f68 <__NVIC_SetPriority>
}
 80010ae:	bf00      	nop
 80010b0:	3718      	adds	r7, #24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff31 	bl	8000f2c <__NVIC_EnableIRQ>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f7ff ffa2 	bl	8001024 <SysTick_Config>
 80010e0:	4603      	mov	r3, r0
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b084      	sub	sp, #16
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010f6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010f8:	f7ff feda 	bl	8000eb0 <HAL_GetTick>
 80010fc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d008      	beq.n	800111c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2280      	movs	r2, #128	; 0x80
 800110e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e052      	b.n	80011c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f022 0216 	bic.w	r2, r2, #22
 800112a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	695a      	ldr	r2, [r3, #20]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800113a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	2b00      	cmp	r3, #0
 8001142:	d103      	bne.n	800114c <HAL_DMA_Abort+0x62>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001148:	2b00      	cmp	r3, #0
 800114a:	d007      	beq.n	800115c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f022 0208 	bic.w	r2, r2, #8
 800115a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f022 0201 	bic.w	r2, r2, #1
 800116a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800116c:	e013      	b.n	8001196 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800116e:	f7ff fe9f 	bl	8000eb0 <HAL_GetTick>
 8001172:	4602      	mov	r2, r0
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b05      	cmp	r3, #5
 800117a:	d90c      	bls.n	8001196 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2220      	movs	r2, #32
 8001180:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2203      	movs	r2, #3
 8001186:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e015      	b.n	80011c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1e4      	bne.n	800116e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011a8:	223f      	movs	r2, #63	; 0x3f
 80011aa:	409a      	lsls	r2, r3
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2201      	movs	r2, #1
 80011b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011ca:	b480      	push	{r7}
 80011cc:	b083      	sub	sp, #12
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d004      	beq.n	80011e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2280      	movs	r2, #128	; 0x80
 80011e2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e00c      	b.n	8001202 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2205      	movs	r2, #5
 80011ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001200:	2300      	movs	r3, #0
}
 8001202:	4618      	mov	r0, r3
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
	...

08001210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001210:	b480      	push	{r7}
 8001212:	b089      	sub	sp, #36	; 0x24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800121a:	2300      	movs	r3, #0
 800121c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
 800122a:	e159      	b.n	80014e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800122c:	2201      	movs	r2, #1
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	4013      	ands	r3, r2
 800123e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	429a      	cmp	r2, r3
 8001246:	f040 8148 	bne.w	80014da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 0303 	and.w	r3, r3, #3
 8001252:	2b01      	cmp	r3, #1
 8001254:	d005      	beq.n	8001262 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800125e:	2b02      	cmp	r3, #2
 8001260:	d130      	bne.n	80012c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	2203      	movs	r2, #3
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	68da      	ldr	r2, [r3, #12]
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001298:	2201      	movs	r2, #1
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	091b      	lsrs	r3, r3, #4
 80012ae:	f003 0201 	and.w	r2, r3, #1
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	d017      	beq.n	8001300 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2203      	movs	r2, #3
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f003 0303 	and.w	r3, r3, #3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d123      	bne.n	8001354 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	08da      	lsrs	r2, r3, #3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3208      	adds	r2, #8
 8001314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	f003 0307 	and.w	r3, r3, #7
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	220f      	movs	r2, #15
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	691a      	ldr	r2, [r3, #16]
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	08da      	lsrs	r2, r3, #3
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	3208      	adds	r2, #8
 800134e:	69b9      	ldr	r1, [r7, #24]
 8001350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	2203      	movs	r2, #3
 8001360:	fa02 f303 	lsl.w	r3, r2, r3
 8001364:	43db      	mvns	r3, r3
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	4013      	ands	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	f003 0203 	and.w	r2, r3, #3
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4313      	orrs	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001390:	2b00      	cmp	r3, #0
 8001392:	f000 80a2 	beq.w	80014da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	4b57      	ldr	r3, [pc, #348]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 800139c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139e:	4a56      	ldr	r2, [pc, #344]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 80013a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013a4:	6453      	str	r3, [r2, #68]	; 0x44
 80013a6:	4b54      	ldr	r3, [pc, #336]	; (80014f8 <HAL_GPIO_Init+0x2e8>)
 80013a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013b2:	4a52      	ldr	r2, [pc, #328]	; (80014fc <HAL_GPIO_Init+0x2ec>)
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	089b      	lsrs	r3, r3, #2
 80013b8:	3302      	adds	r3, #2
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	f003 0303 	and.w	r3, r3, #3
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	220f      	movs	r2, #15
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4013      	ands	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a49      	ldr	r2, [pc, #292]	; (8001500 <HAL_GPIO_Init+0x2f0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d019      	beq.n	8001412 <HAL_GPIO_Init+0x202>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a48      	ldr	r2, [pc, #288]	; (8001504 <HAL_GPIO_Init+0x2f4>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d013      	beq.n	800140e <HAL_GPIO_Init+0x1fe>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a47      	ldr	r2, [pc, #284]	; (8001508 <HAL_GPIO_Init+0x2f8>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d00d      	beq.n	800140a <HAL_GPIO_Init+0x1fa>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a46      	ldr	r2, [pc, #280]	; (800150c <HAL_GPIO_Init+0x2fc>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d007      	beq.n	8001406 <HAL_GPIO_Init+0x1f6>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4a45      	ldr	r2, [pc, #276]	; (8001510 <HAL_GPIO_Init+0x300>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d101      	bne.n	8001402 <HAL_GPIO_Init+0x1f2>
 80013fe:	2304      	movs	r3, #4
 8001400:	e008      	b.n	8001414 <HAL_GPIO_Init+0x204>
 8001402:	2307      	movs	r3, #7
 8001404:	e006      	b.n	8001414 <HAL_GPIO_Init+0x204>
 8001406:	2303      	movs	r3, #3
 8001408:	e004      	b.n	8001414 <HAL_GPIO_Init+0x204>
 800140a:	2302      	movs	r3, #2
 800140c:	e002      	b.n	8001414 <HAL_GPIO_Init+0x204>
 800140e:	2301      	movs	r3, #1
 8001410:	e000      	b.n	8001414 <HAL_GPIO_Init+0x204>
 8001412:	2300      	movs	r3, #0
 8001414:	69fa      	ldr	r2, [r7, #28]
 8001416:	f002 0203 	and.w	r2, r2, #3
 800141a:	0092      	lsls	r2, r2, #2
 800141c:	4093      	lsls	r3, r2
 800141e:	69ba      	ldr	r2, [r7, #24]
 8001420:	4313      	orrs	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001424:	4935      	ldr	r1, [pc, #212]	; (80014fc <HAL_GPIO_Init+0x2ec>)
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	089b      	lsrs	r3, r3, #2
 800142a:	3302      	adds	r3, #2
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001432:	4b38      	ldr	r3, [pc, #224]	; (8001514 <HAL_GPIO_Init+0x304>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	4313      	orrs	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001456:	4a2f      	ldr	r2, [pc, #188]	; (8001514 <HAL_GPIO_Init+0x304>)
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800145c:	4b2d      	ldr	r3, [pc, #180]	; (8001514 <HAL_GPIO_Init+0x304>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	43db      	mvns	r3, r3
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4013      	ands	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	4313      	orrs	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001480:	4a24      	ldr	r2, [pc, #144]	; (8001514 <HAL_GPIO_Init+0x304>)
 8001482:	69bb      	ldr	r3, [r7, #24]
 8001484:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001486:	4b23      	ldr	r3, [pc, #140]	; (8001514 <HAL_GPIO_Init+0x304>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	43db      	mvns	r3, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4013      	ands	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014aa:	4a1a      	ldr	r2, [pc, #104]	; (8001514 <HAL_GPIO_Init+0x304>)
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b0:	4b18      	ldr	r3, [pc, #96]	; (8001514 <HAL_GPIO_Init+0x304>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	43db      	mvns	r3, r3
 80014ba:	69ba      	ldr	r2, [r7, #24]
 80014bc:	4013      	ands	r3, r2
 80014be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d003      	beq.n	80014d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014d4:	4a0f      	ldr	r2, [pc, #60]	; (8001514 <HAL_GPIO_Init+0x304>)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3301      	adds	r3, #1
 80014de:	61fb      	str	r3, [r7, #28]
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	2b0f      	cmp	r3, #15
 80014e4:	f67f aea2 	bls.w	800122c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014e8:	bf00      	nop
 80014ea:	bf00      	nop
 80014ec:	3724      	adds	r7, #36	; 0x24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40013800 	.word	0x40013800
 8001500:	40020000 	.word	0x40020000
 8001504:	40020400 	.word	0x40020400
 8001508:	40020800 	.word	0x40020800
 800150c:	40020c00 	.word	0x40020c00
 8001510:	40021000 	.word	0x40021000
 8001514:	40013c00 	.word	0x40013c00

08001518 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691a      	ldr	r2, [r3, #16]
 8001528:	887b      	ldrh	r3, [r7, #2]
 800152a:	4013      	ands	r3, r2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d002      	beq.n	8001536 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001530:	2301      	movs	r3, #1
 8001532:	73fb      	strb	r3, [r7, #15]
 8001534:	e001      	b.n	800153a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001536:	2300      	movs	r3, #0
 8001538:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	460b      	mov	r3, r1
 8001552:	807b      	strh	r3, [r7, #2]
 8001554:	4613      	mov	r3, r2
 8001556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001558:	787b      	ldrb	r3, [r7, #1]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800155e:	887a      	ldrh	r2, [r7, #2]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001564:	e003      	b.n	800156e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001566:	887b      	ldrh	r3, [r7, #2]
 8001568:	041a      	lsls	r2, r3, #16
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	619a      	str	r2, [r3, #24]
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001578:	4770      	bx	lr
	...

0800157c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e267      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	2b00      	cmp	r3, #0
 8001598:	d075      	beq.n	8001686 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800159a:	4b88      	ldr	r3, [pc, #544]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 800159c:	689b      	ldr	r3, [r3, #8]
 800159e:	f003 030c 	and.w	r3, r3, #12
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d00c      	beq.n	80015c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015a6:	4b85      	ldr	r3, [pc, #532]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ae:	2b08      	cmp	r3, #8
 80015b0:	d112      	bne.n	80015d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015b2:	4b82      	ldr	r3, [pc, #520]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015be:	d10b      	bne.n	80015d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	4b7e      	ldr	r3, [pc, #504]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d05b      	beq.n	8001684 <HAL_RCC_OscConfig+0x108>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d157      	bne.n	8001684 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e242      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015e0:	d106      	bne.n	80015f0 <HAL_RCC_OscConfig+0x74>
 80015e2:	4b76      	ldr	r3, [pc, #472]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a75      	ldr	r2, [pc, #468]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ec:	6013      	str	r3, [r2, #0]
 80015ee:	e01d      	b.n	800162c <HAL_RCC_OscConfig+0xb0>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015f8:	d10c      	bne.n	8001614 <HAL_RCC_OscConfig+0x98>
 80015fa:	4b70      	ldr	r3, [pc, #448]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a6f      	ldr	r2, [pc, #444]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001600:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	4b6d      	ldr	r3, [pc, #436]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a6c      	ldr	r2, [pc, #432]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 800160c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001610:	6013      	str	r3, [r2, #0]
 8001612:	e00b      	b.n	800162c <HAL_RCC_OscConfig+0xb0>
 8001614:	4b69      	ldr	r3, [pc, #420]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a68      	ldr	r2, [pc, #416]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 800161a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800161e:	6013      	str	r3, [r2, #0]
 8001620:	4b66      	ldr	r3, [pc, #408]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a65      	ldr	r2, [pc, #404]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001626:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800162a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d013      	beq.n	800165c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fc3c 	bl	8000eb0 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800163c:	f7ff fc38 	bl	8000eb0 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b64      	cmp	r3, #100	; 0x64
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e207      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800164e:	4b5b      	ldr	r3, [pc, #364]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0f0      	beq.n	800163c <HAL_RCC_OscConfig+0xc0>
 800165a:	e014      	b.n	8001686 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165c:	f7ff fc28 	bl	8000eb0 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001664:	f7ff fc24 	bl	8000eb0 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b64      	cmp	r3, #100	; 0x64
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e1f3      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001676:	4b51      	ldr	r3, [pc, #324]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f0      	bne.n	8001664 <HAL_RCC_OscConfig+0xe8>
 8001682:	e000      	b.n	8001686 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001684:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	2b00      	cmp	r3, #0
 8001690:	d063      	beq.n	800175a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001692:	4b4a      	ldr	r3, [pc, #296]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f003 030c 	and.w	r3, r3, #12
 800169a:	2b00      	cmp	r3, #0
 800169c:	d00b      	beq.n	80016b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800169e:	4b47      	ldr	r3, [pc, #284]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016a6:	2b08      	cmp	r3, #8
 80016a8:	d11c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016aa:	4b44      	ldr	r3, [pc, #272]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d116      	bne.n	80016e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b6:	4b41      	ldr	r3, [pc, #260]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d005      	beq.n	80016ce <HAL_RCC_OscConfig+0x152>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d001      	beq.n	80016ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e1c7      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ce:	4b3b      	ldr	r3, [pc, #236]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	4937      	ldr	r1, [pc, #220]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 80016de:	4313      	orrs	r3, r2
 80016e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016e2:	e03a      	b.n	800175a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d020      	beq.n	800172e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016ec:	4b34      	ldr	r3, [pc, #208]	; (80017c0 <HAL_RCC_OscConfig+0x244>)
 80016ee:	2201      	movs	r2, #1
 80016f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f2:	f7ff fbdd 	bl	8000eb0 <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f8:	e008      	b.n	800170c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016fa:	f7ff fbd9 	bl	8000eb0 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e1a8      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800170c:	4b2b      	ldr	r3, [pc, #172]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0f0      	beq.n	80016fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001718:	4b28      	ldr	r3, [pc, #160]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	4925      	ldr	r1, [pc, #148]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001728:	4313      	orrs	r3, r2
 800172a:	600b      	str	r3, [r1, #0]
 800172c:	e015      	b.n	800175a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800172e:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <HAL_RCC_OscConfig+0x244>)
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001734:	f7ff fbbc 	bl	8000eb0 <HAL_GetTick>
 8001738:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800173c:	f7ff fbb8 	bl	8000eb0 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b02      	cmp	r3, #2
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e187      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174e:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0308 	and.w	r3, r3, #8
 8001762:	2b00      	cmp	r3, #0
 8001764:	d036      	beq.n	80017d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d016      	beq.n	800179c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <HAL_RCC_OscConfig+0x248>)
 8001770:	2201      	movs	r2, #1
 8001772:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001774:	f7ff fb9c 	bl	8000eb0 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800177c:	f7ff fb98 	bl	8000eb0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e167      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <HAL_RCC_OscConfig+0x240>)
 8001790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0f0      	beq.n	800177c <HAL_RCC_OscConfig+0x200>
 800179a:	e01b      	b.n	80017d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800179c:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <HAL_RCC_OscConfig+0x248>)
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017a2:	f7ff fb85 	bl	8000eb0 <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017a8:	e00e      	b.n	80017c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017aa:	f7ff fb81 	bl	8000eb0 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d907      	bls.n	80017c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e150      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
 80017bc:	40023800 	.word	0x40023800
 80017c0:	42470000 	.word	0x42470000
 80017c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c8:	4b88      	ldr	r3, [pc, #544]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80017ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017cc:	f003 0302 	and.w	r3, r3, #2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d1ea      	bne.n	80017aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f000 8097 	beq.w	8001910 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017e2:	2300      	movs	r3, #0
 80017e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017e6:	4b81      	ldr	r3, [pc, #516]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d10f      	bne.n	8001812 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	4b7d      	ldr	r3, [pc, #500]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fa:	4a7c      	ldr	r2, [pc, #496]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80017fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001800:	6413      	str	r3, [r2, #64]	; 0x40
 8001802:	4b7a      	ldr	r3, [pc, #488]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800180e:	2301      	movs	r3, #1
 8001810:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001812:	4b77      	ldr	r3, [pc, #476]	; (80019f0 <HAL_RCC_OscConfig+0x474>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800181a:	2b00      	cmp	r3, #0
 800181c:	d118      	bne.n	8001850 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800181e:	4b74      	ldr	r3, [pc, #464]	; (80019f0 <HAL_RCC_OscConfig+0x474>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a73      	ldr	r2, [pc, #460]	; (80019f0 <HAL_RCC_OscConfig+0x474>)
 8001824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800182a:	f7ff fb41 	bl	8000eb0 <HAL_GetTick>
 800182e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001832:	f7ff fb3d 	bl	8000eb0 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e10c      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001844:	4b6a      	ldr	r3, [pc, #424]	; (80019f0 <HAL_RCC_OscConfig+0x474>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f0      	beq.n	8001832 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d106      	bne.n	8001866 <HAL_RCC_OscConfig+0x2ea>
 8001858:	4b64      	ldr	r3, [pc, #400]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800185a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800185c:	4a63      	ldr	r2, [pc, #396]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800185e:	f043 0301 	orr.w	r3, r3, #1
 8001862:	6713      	str	r3, [r2, #112]	; 0x70
 8001864:	e01c      	b.n	80018a0 <HAL_RCC_OscConfig+0x324>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	2b05      	cmp	r3, #5
 800186c:	d10c      	bne.n	8001888 <HAL_RCC_OscConfig+0x30c>
 800186e:	4b5f      	ldr	r3, [pc, #380]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001872:	4a5e      	ldr	r2, [pc, #376]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001874:	f043 0304 	orr.w	r3, r3, #4
 8001878:	6713      	str	r3, [r2, #112]	; 0x70
 800187a:	4b5c      	ldr	r3, [pc, #368]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800187c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800187e:	4a5b      	ldr	r2, [pc, #364]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6713      	str	r3, [r2, #112]	; 0x70
 8001886:	e00b      	b.n	80018a0 <HAL_RCC_OscConfig+0x324>
 8001888:	4b58      	ldr	r3, [pc, #352]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800188a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800188c:	4a57      	ldr	r2, [pc, #348]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800188e:	f023 0301 	bic.w	r3, r3, #1
 8001892:	6713      	str	r3, [r2, #112]	; 0x70
 8001894:	4b55      	ldr	r3, [pc, #340]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001898:	4a54      	ldr	r2, [pc, #336]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800189a:	f023 0304 	bic.w	r3, r3, #4
 800189e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d015      	beq.n	80018d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff fb02 	bl	8000eb0 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ae:	e00a      	b.n	80018c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018b0:	f7ff fafe 	bl	8000eb0 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80018be:	4293      	cmp	r3, r2
 80018c0:	d901      	bls.n	80018c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018c2:	2303      	movs	r3, #3
 80018c4:	e0cb      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c6:	4b49      	ldr	r3, [pc, #292]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80018c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d0ee      	beq.n	80018b0 <HAL_RCC_OscConfig+0x334>
 80018d2:	e014      	b.n	80018fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d4:	f7ff faec 	bl	8000eb0 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018da:	e00a      	b.n	80018f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018dc:	f7ff fae8 	bl	8000eb0 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e0b5      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018f2:	4b3e      	ldr	r3, [pc, #248]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80018f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1ee      	bne.n	80018dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018fe:	7dfb      	ldrb	r3, [r7, #23]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d105      	bne.n	8001910 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001904:	4b39      	ldr	r3, [pc, #228]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001908:	4a38      	ldr	r2, [pc, #224]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800190a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800190e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	2b00      	cmp	r3, #0
 8001916:	f000 80a1 	beq.w	8001a5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800191a:	4b34      	ldr	r3, [pc, #208]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	f003 030c 	and.w	r3, r3, #12
 8001922:	2b08      	cmp	r3, #8
 8001924:	d05c      	beq.n	80019e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	2b02      	cmp	r3, #2
 800192c:	d141      	bne.n	80019b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800192e:	4b31      	ldr	r3, [pc, #196]	; (80019f4 <HAL_RCC_OscConfig+0x478>)
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fabc 	bl	8000eb0 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193c:	f7ff fab8 	bl	8000eb0 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e087      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800194e:	4b27      	ldr	r3, [pc, #156]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1f0      	bne.n	800193c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	69da      	ldr	r2, [r3, #28]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	431a      	orrs	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001968:	019b      	lsls	r3, r3, #6
 800196a:	431a      	orrs	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001970:	085b      	lsrs	r3, r3, #1
 8001972:	3b01      	subs	r3, #1
 8001974:	041b      	lsls	r3, r3, #16
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800197c:	061b      	lsls	r3, r3, #24
 800197e:	491b      	ldr	r1, [pc, #108]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001984:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <HAL_RCC_OscConfig+0x478>)
 8001986:	2201      	movs	r2, #1
 8001988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198a:	f7ff fa91 	bl	8000eb0 <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001992:	f7ff fa8d 	bl	8000eb0 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b02      	cmp	r3, #2
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e05c      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x416>
 80019b0:	e054      	b.n	8001a5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <HAL_RCC_OscConfig+0x478>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7ff fa7a 	bl	8000eb0 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff fa76 	bl	8000eb0 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e045      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d2:	4b06      	ldr	r3, [pc, #24]	; (80019ec <HAL_RCC_OscConfig+0x470>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x444>
 80019de:	e03d      	b.n	8001a5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e038      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
 80019ec:	40023800 	.word	0x40023800
 80019f0:	40007000 	.word	0x40007000
 80019f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80019f8:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <HAL_RCC_OscConfig+0x4ec>)
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d028      	beq.n	8001a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d121      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d11a      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a28:	4013      	ands	r3, r2
 8001a2a:	687a      	ldr	r2, [r7, #4]
 8001a2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d111      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3e:	085b      	lsrs	r3, r3, #1
 8001a40:	3b01      	subs	r3, #1
 8001a42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d107      	bne.n	8001a58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e000      	b.n	8001a5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3718      	adds	r7, #24
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800

08001a6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b084      	sub	sp, #16
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d101      	bne.n	8001a80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e0cc      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a80:	4b68      	ldr	r3, [pc, #416]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	683a      	ldr	r2, [r7, #0]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d90c      	bls.n	8001aa8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a8e:	4b65      	ldr	r3, [pc, #404]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a96:	4b63      	ldr	r3, [pc, #396]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d001      	beq.n	8001aa8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e0b8      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d020      	beq.n	8001af6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0304 	and.w	r3, r3, #4
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d005      	beq.n	8001acc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ac0:	4b59      	ldr	r3, [pc, #356]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	4a58      	ldr	r2, [pc, #352]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001aca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0308 	and.w	r3, r3, #8
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ad8:	4b53      	ldr	r3, [pc, #332]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	4a52      	ldr	r2, [pc, #328]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ade:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ae2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae4:	4b50      	ldr	r3, [pc, #320]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	494d      	ldr	r1, [pc, #308]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0301 	and.w	r3, r3, #1
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d044      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d107      	bne.n	8001b1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0a:	4b47      	ldr	r3, [pc, #284]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d119      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e07f      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d003      	beq.n	8001b2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d107      	bne.n	8001b3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b2a:	4b3f      	ldr	r3, [pc, #252]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d109      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e06f      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b3a:	4b3b      	ldr	r3, [pc, #236]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e067      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b4a:	4b37      	ldr	r3, [pc, #220]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f023 0203 	bic.w	r2, r3, #3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	4934      	ldr	r1, [pc, #208]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b5c:	f7ff f9a8 	bl	8000eb0 <HAL_GetTick>
 8001b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b62:	e00a      	b.n	8001b7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b64:	f7ff f9a4 	bl	8000eb0 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e04f      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b7a:	4b2b      	ldr	r3, [pc, #172]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 020c 	and.w	r2, r3, #12
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d1eb      	bne.n	8001b64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b8c:	4b25      	ldr	r3, [pc, #148]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	683a      	ldr	r2, [r7, #0]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d20c      	bcs.n	8001bb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b9a:	4b22      	ldr	r3, [pc, #136]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	b2d2      	uxtb	r2, r2
 8001ba0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba2:	4b20      	ldr	r3, [pc, #128]	; (8001c24 <HAL_RCC_ClockConfig+0x1b8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	683a      	ldr	r2, [r7, #0]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d001      	beq.n	8001bb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e032      	b.n	8001c1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0304 	and.w	r3, r3, #4
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d008      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bc0:	4b19      	ldr	r3, [pc, #100]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	4916      	ldr	r1, [pc, #88]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0308 	and.w	r3, r3, #8
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d009      	beq.n	8001bf2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bde:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	490e      	ldr	r1, [pc, #56]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bf2:	f000 f821 	bl	8001c38 <HAL_RCC_GetSysClockFreq>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	091b      	lsrs	r3, r3, #4
 8001bfe:	f003 030f 	and.w	r3, r3, #15
 8001c02:	490a      	ldr	r1, [pc, #40]	; (8001c2c <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	5ccb      	ldrb	r3, [r1, r3]
 8001c06:	fa22 f303 	lsr.w	r3, r2, r3
 8001c0a:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c0e:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <HAL_RCC_ClockConfig+0x1c8>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff f908 	bl	8000e28 <HAL_InitTick>

  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40023c00 	.word	0x40023c00
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	08004f94 	.word	0x08004f94
 8001c30:	20000000 	.word	0x20000000
 8001c34:	20000004 	.word	0x20000004

08001c38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c3c:	b090      	sub	sp, #64	; 0x40
 8001c3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	637b      	str	r3, [r7, #52]	; 0x34
 8001c44:	2300      	movs	r3, #0
 8001c46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c48:	2300      	movs	r3, #0
 8001c4a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c50:	4b59      	ldr	r3, [pc, #356]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 030c 	and.w	r3, r3, #12
 8001c58:	2b08      	cmp	r3, #8
 8001c5a:	d00d      	beq.n	8001c78 <HAL_RCC_GetSysClockFreq+0x40>
 8001c5c:	2b08      	cmp	r3, #8
 8001c5e:	f200 80a1 	bhi.w	8001da4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d002      	beq.n	8001c6c <HAL_RCC_GetSysClockFreq+0x34>
 8001c66:	2b04      	cmp	r3, #4
 8001c68:	d003      	beq.n	8001c72 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c6a:	e09b      	b.n	8001da4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c6c:	4b53      	ldr	r3, [pc, #332]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x184>)
 8001c6e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001c70:	e09b      	b.n	8001daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c72:	4b53      	ldr	r3, [pc, #332]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c74:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001c76:	e098      	b.n	8001daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c78:	4b4f      	ldr	r3, [pc, #316]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c80:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c82:	4b4d      	ldr	r3, [pc, #308]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d028      	beq.n	8001ce0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c8e:	4b4a      	ldr	r3, [pc, #296]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	099b      	lsrs	r3, r3, #6
 8001c94:	2200      	movs	r2, #0
 8001c96:	623b      	str	r3, [r7, #32]
 8001c98:	627a      	str	r2, [r7, #36]	; 0x24
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4b47      	ldr	r3, [pc, #284]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ca4:	fb03 f201 	mul.w	r2, r3, r1
 8001ca8:	2300      	movs	r3, #0
 8001caa:	fb00 f303 	mul.w	r3, r0, r3
 8001cae:	4413      	add	r3, r2
 8001cb0:	4a43      	ldr	r2, [pc, #268]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cb2:	fba0 1202 	umull	r1, r2, r0, r2
 8001cb6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001cb8:	460a      	mov	r2, r1
 8001cba:	62ba      	str	r2, [r7, #40]	; 0x28
 8001cbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cbe:	4413      	add	r3, r2
 8001cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	61bb      	str	r3, [r7, #24]
 8001cc8:	61fa      	str	r2, [r7, #28]
 8001cca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001cd2:	f7fe fadd 	bl	8000290 <__aeabi_uldivmod>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4613      	mov	r3, r2
 8001cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cde:	e053      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce0:	4b35      	ldr	r3, [pc, #212]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	099b      	lsrs	r3, r3, #6
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	617a      	str	r2, [r7, #20]
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001cf2:	f04f 0b00 	mov.w	fp, #0
 8001cf6:	4652      	mov	r2, sl
 8001cf8:	465b      	mov	r3, fp
 8001cfa:	f04f 0000 	mov.w	r0, #0
 8001cfe:	f04f 0100 	mov.w	r1, #0
 8001d02:	0159      	lsls	r1, r3, #5
 8001d04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d08:	0150      	lsls	r0, r2, #5
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	ebb2 080a 	subs.w	r8, r2, sl
 8001d12:	eb63 090b 	sbc.w	r9, r3, fp
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d22:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d26:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d2a:	ebb2 0408 	subs.w	r4, r2, r8
 8001d2e:	eb63 0509 	sbc.w	r5, r3, r9
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	00eb      	lsls	r3, r5, #3
 8001d3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d40:	00e2      	lsls	r2, r4, #3
 8001d42:	4614      	mov	r4, r2
 8001d44:	461d      	mov	r5, r3
 8001d46:	eb14 030a 	adds.w	r3, r4, sl
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	eb45 030b 	adc.w	r3, r5, fp
 8001d50:	607b      	str	r3, [r7, #4]
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	f04f 0300 	mov.w	r3, #0
 8001d5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d5e:	4629      	mov	r1, r5
 8001d60:	028b      	lsls	r3, r1, #10
 8001d62:	4621      	mov	r1, r4
 8001d64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d68:	4621      	mov	r1, r4
 8001d6a:	028a      	lsls	r2, r1, #10
 8001d6c:	4610      	mov	r0, r2
 8001d6e:	4619      	mov	r1, r3
 8001d70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d72:	2200      	movs	r2, #0
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	60fa      	str	r2, [r7, #12]
 8001d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d7c:	f7fe fa88 	bl	8000290 <__aeabi_uldivmod>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4613      	mov	r3, r2
 8001d86:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	0c1b      	lsrs	r3, r3, #16
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	3301      	adds	r3, #1
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001d98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001da2:	e002      	b.n	8001daa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001da4:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x184>)
 8001da6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001da8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3740      	adds	r7, #64	; 0x40
 8001db0:	46bd      	mov	sp, r7
 8001db2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001db6:	bf00      	nop
 8001db8:	40023800 	.word	0x40023800
 8001dbc:	00f42400 	.word	0x00f42400
 8001dc0:	017d7840 	.word	0x017d7840

08001dc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000000 	.word	0x20000000

08001ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001de0:	f7ff fff0 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001de4:	4602      	mov	r2, r0
 8001de6:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	0a9b      	lsrs	r3, r3, #10
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	4903      	ldr	r1, [pc, #12]	; (8001e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df2:	5ccb      	ldrb	r3, [r1, r3]
 8001df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	08004fa4 	.word	0x08004fa4

08001e04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e08:	f7ff ffdc 	bl	8001dc4 <HAL_RCC_GetHCLKFreq>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	4b05      	ldr	r3, [pc, #20]	; (8001e24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	0b5b      	lsrs	r3, r3, #13
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	4903      	ldr	r1, [pc, #12]	; (8001e28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e1a:	5ccb      	ldrb	r3, [r1, r3]
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40023800 	.word	0x40023800
 8001e28:	08004fa4 	.word	0x08004fa4

08001e2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e03f      	b.n	8001ebe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d106      	bne.n	8001e58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7fe fdf8 	bl	8000a48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2224      	movs	r2, #36	; 0x24
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	68da      	ldr	r2, [r3, #12]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 fddf 	bl	8002a34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	691a      	ldr	r2, [r3, #16]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	695a      	ldr	r2, [r3, #20]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	68da      	ldr	r2, [r3, #12]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ea4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2220      	movs	r2, #32
 8001eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b08a      	sub	sp, #40	; 0x28
 8001eca:	af02      	add	r7, sp, #8
 8001ecc:	60f8      	str	r0, [r7, #12]
 8001ece:	60b9      	str	r1, [r7, #8]
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b20      	cmp	r3, #32
 8001ee4:	d17c      	bne.n	8001fe0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <HAL_UART_Transmit+0x2c>
 8001eec:	88fb      	ldrh	r3, [r7, #6]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e075      	b.n	8001fe2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d101      	bne.n	8001f04 <HAL_UART_Transmit+0x3e>
 8001f00:	2302      	movs	r3, #2
 8001f02:	e06e      	b.n	8001fe2 <HAL_UART_Transmit+0x11c>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2221      	movs	r2, #33	; 0x21
 8001f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f1a:	f7fe ffc9 	bl	8000eb0 <HAL_GetTick>
 8001f1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	88fa      	ldrh	r2, [r7, #6]
 8001f24:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	88fa      	ldrh	r2, [r7, #6]
 8001f2a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f34:	d108      	bne.n	8001f48 <HAL_UART_Transmit+0x82>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	691b      	ldr	r3, [r3, #16]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d104      	bne.n	8001f48 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	61bb      	str	r3, [r7, #24]
 8001f46:	e003      	b.n	8001f50 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2200      	movs	r2, #0
 8001f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f58:	e02a      	b.n	8001fb0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	697b      	ldr	r3, [r7, #20]
 8001f60:	2200      	movs	r2, #0
 8001f62:	2180      	movs	r1, #128	; 0x80
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 fb1f 	bl	80025a8 <UART_WaitOnFlagUntilTimeout>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e036      	b.n	8001fe2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10b      	bne.n	8001f92 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	881b      	ldrh	r3, [r3, #0]
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f88:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	61bb      	str	r3, [r7, #24]
 8001f90:	e007      	b.n	8001fa2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	781a      	ldrb	r2, [r3, #0]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f9c:	69fb      	ldr	r3, [r7, #28]
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1cf      	bne.n	8001f5a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	2140      	movs	r1, #64	; 0x40
 8001fc4:	68f8      	ldr	r0, [r7, #12]
 8001fc6:	f000 faef 	bl	80025a8 <UART_WaitOnFlagUntilTimeout>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e006      	b.n	8001fe2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2220      	movs	r2, #32
 8001fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	e000      	b.n	8001fe2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fe0:	2302      	movs	r3, #2
  }
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3720      	adds	r7, #32
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b084      	sub	sp, #16
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b20      	cmp	r3, #32
 8002002:	d11d      	bne.n	8002040 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d002      	beq.n	8002010 <HAL_UART_Receive_IT+0x26>
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d101      	bne.n	8002014 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002010:	2301      	movs	r3, #1
 8002012:	e016      	b.n	8002042 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_UART_Receive_IT+0x38>
 800201e:	2302      	movs	r3, #2
 8002020:	e00f      	b.n	8002042 <HAL_UART_Receive_IT+0x58>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2200      	movs	r2, #0
 800202e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	461a      	mov	r2, r3
 8002034:	68b9      	ldr	r1, [r7, #8]
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f000 fb24 	bl	8002684 <UART_Start_Receive_IT>
 800203c:	4603      	mov	r3, r0
 800203e:	e000      	b.n	8002042 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002040:	2302      	movs	r3, #2
  }
}
 8002042:	4618      	mov	r0, r3
 8002044:	3710      	adds	r7, #16
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b0ba      	sub	sp, #232	; 0xe8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002072:	2300      	movs	r3, #0
 8002074:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002078:	2300      	movs	r3, #0
 800207a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800207e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800208a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800208e:	2b00      	cmp	r3, #0
 8002090:	d10f      	bne.n	80020b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002096:	f003 0320 	and.w	r3, r3, #32
 800209a:	2b00      	cmp	r3, #0
 800209c:	d009      	beq.n	80020b2 <HAL_UART_IRQHandler+0x66>
 800209e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020a2:	f003 0320 	and.w	r3, r3, #32
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d003      	beq.n	80020b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 fc07 	bl	80028be <UART_Receive_IT>
      return;
 80020b0:	e256      	b.n	8002560 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80020b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 80de 	beq.w	8002278 <HAL_UART_IRQHandler+0x22c>
 80020bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d106      	bne.n	80020d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80d1 	beq.w	8002278 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00b      	beq.n	80020fa <HAL_UART_IRQHandler+0xae>
 80020e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d005      	beq.n	80020fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f043 0201 	orr.w	r2, r3, #1
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80020fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <HAL_UART_IRQHandler+0xd2>
 8002106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002116:	f043 0202 	orr.w	r2, r3, #2
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800211e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00b      	beq.n	8002142 <HAL_UART_IRQHandler+0xf6>
 800212a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	2b00      	cmp	r3, #0
 8002134:	d005      	beq.n	8002142 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f043 0204 	orr.w	r2, r3, #4
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002146:	f003 0308 	and.w	r3, r3, #8
 800214a:	2b00      	cmp	r3, #0
 800214c:	d011      	beq.n	8002172 <HAL_UART_IRQHandler+0x126>
 800214e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002152:	f003 0320 	and.w	r3, r3, #32
 8002156:	2b00      	cmp	r3, #0
 8002158:	d105      	bne.n	8002166 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800215a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800215e:	f003 0301 	and.w	r3, r3, #1
 8002162:	2b00      	cmp	r3, #0
 8002164:	d005      	beq.n	8002172 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216a:	f043 0208 	orr.w	r2, r3, #8
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 81ed 	beq.w	8002556 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800217c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002180:	f003 0320 	and.w	r3, r3, #32
 8002184:	2b00      	cmp	r3, #0
 8002186:	d008      	beq.n	800219a <HAL_UART_IRQHandler+0x14e>
 8002188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800218c:	f003 0320 	and.w	r3, r3, #32
 8002190:	2b00      	cmp	r3, #0
 8002192:	d002      	beq.n	800219a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 fb92 	bl	80028be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	695b      	ldr	r3, [r3, #20]
 80021a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021a4:	2b40      	cmp	r3, #64	; 0x40
 80021a6:	bf0c      	ite	eq
 80021a8:	2301      	moveq	r3, #1
 80021aa:	2300      	movne	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	f003 0308 	and.w	r3, r3, #8
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d103      	bne.n	80021c6 <HAL_UART_IRQHandler+0x17a>
 80021be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d04f      	beq.n	8002266 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 fa9a 	bl	8002700 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d6:	2b40      	cmp	r3, #64	; 0x40
 80021d8:	d141      	bne.n	800225e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3314      	adds	r3, #20
 80021e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80021e8:	e853 3f00 	ldrex	r3, [r3]
 80021ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80021f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80021f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80021f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	3314      	adds	r3, #20
 8002202:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002206:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800220a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002212:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002216:	e841 2300 	strex	r3, r2, [r1]
 800221a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800221e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1d9      	bne.n	80021da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800222a:	2b00      	cmp	r3, #0
 800222c:	d013      	beq.n	8002256 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002232:	4a7d      	ldr	r2, [pc, #500]	; (8002428 <HAL_UART_IRQHandler+0x3dc>)
 8002234:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe ffc5 	bl	80011ca <HAL_DMA_Abort_IT>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d016      	beq.n	8002274 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800224a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002250:	4610      	mov	r0, r2
 8002252:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002254:	e00e      	b.n	8002274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f990 	bl	800257c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800225c:	e00a      	b.n	8002274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f98c 	bl	800257c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002264:	e006      	b.n	8002274 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f988 	bl	800257c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002272:	e170      	b.n	8002556 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002274:	bf00      	nop
    return;
 8002276:	e16e      	b.n	8002556 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	2b01      	cmp	r3, #1
 800227e:	f040 814a 	bne.w	8002516 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002286:	f003 0310 	and.w	r3, r3, #16
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 8143 	beq.w	8002516 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 813c 	beq.w	8002516 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800229e:	2300      	movs	r3, #0
 80022a0:	60bb      	str	r3, [r7, #8]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022be:	2b40      	cmp	r3, #64	; 0x40
 80022c0:	f040 80b4 	bne.w	800242c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f000 8140 	beq.w	800255a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022e2:	429a      	cmp	r2, r3
 80022e4:	f080 8139 	bcs.w	800255a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022ee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022fa:	f000 8088 	beq.w	800240e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	330c      	adds	r3, #12
 8002304:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002308:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800230c:	e853 3f00 	ldrex	r3, [r3]
 8002310:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002314:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800231c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	330c      	adds	r3, #12
 8002326:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800232a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800232e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002332:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002336:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800233a:	e841 2300 	strex	r3, r2, [r1]
 800233e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002342:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1d9      	bne.n	80022fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	3314      	adds	r3, #20
 8002350:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002352:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002354:	e853 3f00 	ldrex	r3, [r3]
 8002358:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800235a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800235c:	f023 0301 	bic.w	r3, r3, #1
 8002360:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	3314      	adds	r3, #20
 800236a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800236e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002372:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002374:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002376:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800237a:	e841 2300 	strex	r3, r2, [r1]
 800237e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002380:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1e1      	bne.n	800234a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	3314      	adds	r3, #20
 800238c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800238e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002390:	e853 3f00 	ldrex	r3, [r3]
 8002394:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002396:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800239c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	3314      	adds	r3, #20
 80023a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80023aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80023ac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80023b0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80023b2:	e841 2300 	strex	r3, r2, [r1]
 80023b6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80023b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1e3      	bne.n	8002386 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2220      	movs	r2, #32
 80023c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	330c      	adds	r3, #12
 80023d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023d6:	e853 3f00 	ldrex	r3, [r3]
 80023da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80023dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023de:	f023 0310 	bic.w	r3, r3, #16
 80023e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	330c      	adds	r3, #12
 80023ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80023f0:	65ba      	str	r2, [r7, #88]	; 0x58
 80023f2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80023f6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023f8:	e841 2300 	strex	r3, r2, [r1]
 80023fc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80023fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1e3      	bne.n	80023cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe fe6e 	bl	80010ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002416:	b29b      	uxth	r3, r3
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	b29b      	uxth	r3, r3
 800241c:	4619      	mov	r1, r3
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f8b6 	bl	8002590 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002424:	e099      	b.n	800255a <HAL_UART_IRQHandler+0x50e>
 8002426:	bf00      	nop
 8002428:	080027c7 	.word	0x080027c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002434:	b29b      	uxth	r3, r3
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002440:	b29b      	uxth	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	f000 808b 	beq.w	800255e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002448:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800244c:	2b00      	cmp	r3, #0
 800244e:	f000 8086 	beq.w	800255e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	330c      	adds	r3, #12
 8002458:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800245a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800245c:	e853 3f00 	ldrex	r3, [r3]
 8002460:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002464:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002468:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	330c      	adds	r3, #12
 8002472:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002476:	647a      	str	r2, [r7, #68]	; 0x44
 8002478:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800247a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800247c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800247e:	e841 2300 	strex	r3, r2, [r1]
 8002482:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1e3      	bne.n	8002452 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	3314      	adds	r3, #20
 8002490:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002494:	e853 3f00 	ldrex	r3, [r3]
 8002498:	623b      	str	r3, [r7, #32]
   return(result);
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	f023 0301 	bic.w	r3, r3, #1
 80024a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	3314      	adds	r3, #20
 80024aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80024ae:	633a      	str	r2, [r7, #48]	; 0x30
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80024b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024b6:	e841 2300 	strex	r3, r2, [r1]
 80024ba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80024bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1e3      	bne.n	800248a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2220      	movs	r2, #32
 80024c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	330c      	adds	r3, #12
 80024d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	e853 3f00 	ldrex	r3, [r3]
 80024de:	60fb      	str	r3, [r7, #12]
   return(result);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f023 0310 	bic.w	r3, r3, #16
 80024e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	330c      	adds	r3, #12
 80024f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80024f4:	61fa      	str	r2, [r7, #28]
 80024f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024f8:	69b9      	ldr	r1, [r7, #24]
 80024fa:	69fa      	ldr	r2, [r7, #28]
 80024fc:	e841 2300 	strex	r3, r2, [r1]
 8002500:	617b      	str	r3, [r7, #20]
   return(result);
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1e3      	bne.n	80024d0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002508:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800250c:	4619      	mov	r1, r3
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f83e 	bl	8002590 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002514:	e023      	b.n	800255e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800251a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800251e:	2b00      	cmp	r3, #0
 8002520:	d009      	beq.n	8002536 <HAL_UART_IRQHandler+0x4ea>
 8002522:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002526:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f000 f95d 	bl	80027ee <UART_Transmit_IT>
    return;
 8002534:	e014      	b.n	8002560 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800253a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00e      	beq.n	8002560 <HAL_UART_IRQHandler+0x514>
 8002542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800254a:	2b00      	cmp	r3, #0
 800254c:	d008      	beq.n	8002560 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f000 f99d 	bl	800288e <UART_EndTransmit_IT>
    return;
 8002554:	e004      	b.n	8002560 <HAL_UART_IRQHandler+0x514>
    return;
 8002556:	bf00      	nop
 8002558:	e002      	b.n	8002560 <HAL_UART_IRQHandler+0x514>
      return;
 800255a:	bf00      	nop
 800255c:	e000      	b.n	8002560 <HAL_UART_IRQHandler+0x514>
      return;
 800255e:	bf00      	nop
  }
}
 8002560:	37e8      	adds	r7, #232	; 0xe8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop

08002568 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002570:	bf00      	nop
 8002572:	370c      	adds	r7, #12
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b090      	sub	sp, #64	; 0x40
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	603b      	str	r3, [r7, #0]
 80025b4:	4613      	mov	r3, r2
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025b8:	e050      	b.n	800265c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c0:	d04c      	beq.n	800265c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d007      	beq.n	80025d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80025c8:	f7fe fc72 	bl	8000eb0 <HAL_GetTick>
 80025cc:	4602      	mov	r2, r0
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d241      	bcs.n	800265c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	330c      	adds	r3, #12
 80025de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e2:	e853 3f00 	ldrex	r3, [r3]
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	330c      	adds	r3, #12
 80025f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025f8:	637a      	str	r2, [r7, #52]	; 0x34
 80025fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002600:	e841 2300 	strex	r3, r2, [r1]
 8002604:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1e5      	bne.n	80025d8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	3314      	adds	r3, #20
 8002612:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	e853 3f00 	ldrex	r3, [r3]
 800261a:	613b      	str	r3, [r7, #16]
   return(result);
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	63bb      	str	r3, [r7, #56]	; 0x38
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	3314      	adds	r3, #20
 800262a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800262c:	623a      	str	r2, [r7, #32]
 800262e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002630:	69f9      	ldr	r1, [r7, #28]
 8002632:	6a3a      	ldr	r2, [r7, #32]
 8002634:	e841 2300 	strex	r3, r2, [r1]
 8002638:	61bb      	str	r3, [r7, #24]
   return(result);
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d1e5      	bne.n	800260c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2220      	movs	r2, #32
 800264c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e00f      	b.n	800267c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	4013      	ands	r3, r2
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	429a      	cmp	r2, r3
 800266a:	bf0c      	ite	eq
 800266c:	2301      	moveq	r3, #1
 800266e:	2300      	movne	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	461a      	mov	r2, r3
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	429a      	cmp	r2, r3
 8002678:	d09f      	beq.n	80025ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3740      	adds	r7, #64	; 0x40
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	4613      	mov	r3, r2
 8002690:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	88fa      	ldrh	r2, [r7, #6]
 800269c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	88fa      	ldrh	r2, [r7, #6]
 80026a2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2222      	movs	r2, #34	; 0x22
 80026ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d007      	beq.n	80026d2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	68da      	ldr	r2, [r3, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026d0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	695a      	ldr	r2, [r3, #20]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 0201 	orr.w	r2, r2, #1
 80026e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	68da      	ldr	r2, [r3, #12]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f042 0220 	orr.w	r2, r2, #32
 80026f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80026f2:	2300      	movs	r3, #0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002700:	b480      	push	{r7}
 8002702:	b095      	sub	sp, #84	; 0x54
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	330c      	adds	r3, #12
 800270e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002712:	e853 3f00 	ldrex	r3, [r3]
 8002716:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800271a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800271e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	330c      	adds	r3, #12
 8002726:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002728:	643a      	str	r2, [r7, #64]	; 0x40
 800272a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800272c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800272e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002730:	e841 2300 	strex	r3, r2, [r1]
 8002734:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002738:	2b00      	cmp	r3, #0
 800273a:	d1e5      	bne.n	8002708 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	3314      	adds	r3, #20
 8002742:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002744:	6a3b      	ldr	r3, [r7, #32]
 8002746:	e853 3f00 	ldrex	r3, [r3]
 800274a:	61fb      	str	r3, [r7, #28]
   return(result);
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	64bb      	str	r3, [r7, #72]	; 0x48
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3314      	adds	r3, #20
 800275a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800275c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800275e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002762:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002764:	e841 2300 	strex	r3, r2, [r1]
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1e5      	bne.n	800273c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002774:	2b01      	cmp	r3, #1
 8002776:	d119      	bne.n	80027ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	330c      	adds	r3, #12
 800277e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	e853 3f00 	ldrex	r3, [r3]
 8002786:	60bb      	str	r3, [r7, #8]
   return(result);
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f023 0310 	bic.w	r3, r3, #16
 800278e:	647b      	str	r3, [r7, #68]	; 0x44
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	330c      	adds	r3, #12
 8002796:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002798:	61ba      	str	r2, [r7, #24]
 800279a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800279c:	6979      	ldr	r1, [r7, #20]
 800279e:	69ba      	ldr	r2, [r7, #24]
 80027a0:	e841 2300 	strex	r3, r2, [r1]
 80027a4:	613b      	str	r3, [r7, #16]
   return(result);
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1e5      	bne.n	8002778 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2220      	movs	r2, #32
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80027ba:	bf00      	nop
 80027bc:	3754      	adds	r7, #84	; 0x54
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b084      	sub	sp, #16
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f7ff fecb 	bl	800257c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80027e6:	bf00      	nop
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}

080027ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b21      	cmp	r3, #33	; 0x21
 8002800:	d13e      	bne.n	8002880 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800280a:	d114      	bne.n	8002836 <UART_Transmit_IT+0x48>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d110      	bne.n	8002836 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a1b      	ldr	r3, [r3, #32]
 8002818:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	881b      	ldrh	r3, [r3, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002828:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	1c9a      	adds	r2, r3, #2
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	621a      	str	r2, [r3, #32]
 8002834:	e008      	b.n	8002848 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	1c59      	adds	r1, r3, #1
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	6211      	str	r1, [r2, #32]
 8002840:	781a      	ldrb	r2, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800284c:	b29b      	uxth	r3, r3
 800284e:	3b01      	subs	r3, #1
 8002850:	b29b      	uxth	r3, r3
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	4619      	mov	r1, r3
 8002856:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002858:	2b00      	cmp	r3, #0
 800285a:	d10f      	bne.n	800287c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	68da      	ldr	r2, [r3, #12]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800286a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800287a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	e000      	b.n	8002882 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002880:	2302      	movs	r3, #2
  }
}
 8002882:	4618      	mov	r0, r3
 8002884:	3714      	adds	r7, #20
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b082      	sub	sp, #8
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2220      	movs	r2, #32
 80028aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f7ff fe5a 	bl	8002568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b08c      	sub	sp, #48	; 0x30
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b22      	cmp	r3, #34	; 0x22
 80028d0:	f040 80ab 	bne.w	8002a2a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028dc:	d117      	bne.n	800290e <UART_Receive_IT+0x50>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d113      	bne.n	800290e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80028e6:	2300      	movs	r3, #0
 80028e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002900:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002906:	1c9a      	adds	r2, r3, #2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	629a      	str	r2, [r3, #40]	; 0x28
 800290c:	e026      	b.n	800295c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002914:	2300      	movs	r3, #0
 8002916:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002920:	d007      	beq.n	8002932 <UART_Receive_IT+0x74>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10a      	bne.n	8002940 <UART_Receive_IT+0x82>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d106      	bne.n	8002940 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	b2da      	uxtb	r2, r3
 800293a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800293c:	701a      	strb	r2, [r3, #0]
 800293e:	e008      	b.n	8002952 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800294c:	b2da      	uxtb	r2, r3
 800294e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002950:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002956:	1c5a      	adds	r2, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002960:	b29b      	uxth	r3, r3
 8002962:	3b01      	subs	r3, #1
 8002964:	b29b      	uxth	r3, r3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	4619      	mov	r1, r3
 800296a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800296c:	2b00      	cmp	r3, #0
 800296e:	d15a      	bne.n	8002a26 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68da      	ldr	r2, [r3, #12]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f022 0220 	bic.w	r2, r2, #32
 800297e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800298e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	695a      	ldr	r2, [r3, #20]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d135      	bne.n	8002a1c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	330c      	adds	r3, #12
 80029bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	e853 3f00 	ldrex	r3, [r3]
 80029c4:	613b      	str	r3, [r7, #16]
   return(result);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f023 0310 	bic.w	r3, r3, #16
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	330c      	adds	r3, #12
 80029d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d6:	623a      	str	r2, [r7, #32]
 80029d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029da:	69f9      	ldr	r1, [r7, #28]
 80029dc:	6a3a      	ldr	r2, [r7, #32]
 80029de:	e841 2300 	strex	r3, r2, [r1]
 80029e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80029e4:	69bb      	ldr	r3, [r7, #24]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1e5      	bne.n	80029b6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0310 	and.w	r3, r3, #16
 80029f4:	2b10      	cmp	r3, #16
 80029f6:	d10a      	bne.n	8002a0e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a12:	4619      	mov	r1, r3
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff fdbb 	bl	8002590 <HAL_UARTEx_RxEventCallback>
 8002a1a:	e002      	b.n	8002a22 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7fd fe5f 	bl	80006e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e002      	b.n	8002a2c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002a26:	2300      	movs	r3, #0
 8002a28:	e000      	b.n	8002a2c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002a2a:	2302      	movs	r3, #2
  }
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3730      	adds	r7, #48	; 0x30
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a38:	b0c0      	sub	sp, #256	; 0x100
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a50:	68d9      	ldr	r1, [r3, #12]
 8002a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	ea40 0301 	orr.w	r3, r0, r1
 8002a5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	431a      	orrs	r2, r3
 8002a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a78:	69db      	ldr	r3, [r3, #28]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a8c:	f021 010c 	bic.w	r1, r1, #12
 8002a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002a9a:	430b      	orrs	r3, r1
 8002a9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002aaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aae:	6999      	ldr	r1, [r3, #24]
 8002ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	ea40 0301 	orr.w	r3, r0, r1
 8002aba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	4b8f      	ldr	r3, [pc, #572]	; (8002d00 <UART_SetConfig+0x2cc>)
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d005      	beq.n	8002ad4 <UART_SetConfig+0xa0>
 8002ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	4b8d      	ldr	r3, [pc, #564]	; (8002d04 <UART_SetConfig+0x2d0>)
 8002ad0:	429a      	cmp	r2, r3
 8002ad2:	d104      	bne.n	8002ade <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ad4:	f7ff f996 	bl	8001e04 <HAL_RCC_GetPCLK2Freq>
 8002ad8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002adc:	e003      	b.n	8002ae6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ade:	f7ff f97d 	bl	8001ddc <HAL_RCC_GetPCLK1Freq>
 8002ae2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002af0:	f040 810c 	bne.w	8002d0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002af8:	2200      	movs	r2, #0
 8002afa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002afe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002b02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002b06:	4622      	mov	r2, r4
 8002b08:	462b      	mov	r3, r5
 8002b0a:	1891      	adds	r1, r2, r2
 8002b0c:	65b9      	str	r1, [r7, #88]	; 0x58
 8002b0e:	415b      	adcs	r3, r3
 8002b10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002b12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002b16:	4621      	mov	r1, r4
 8002b18:	eb12 0801 	adds.w	r8, r2, r1
 8002b1c:	4629      	mov	r1, r5
 8002b1e:	eb43 0901 	adc.w	r9, r3, r1
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 0300 	mov.w	r3, #0
 8002b2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b36:	4690      	mov	r8, r2
 8002b38:	4699      	mov	r9, r3
 8002b3a:	4623      	mov	r3, r4
 8002b3c:	eb18 0303 	adds.w	r3, r8, r3
 8002b40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002b44:	462b      	mov	r3, r5
 8002b46:	eb49 0303 	adc.w	r3, r9, r3
 8002b4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002b5a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002b5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002b62:	460b      	mov	r3, r1
 8002b64:	18db      	adds	r3, r3, r3
 8002b66:	653b      	str	r3, [r7, #80]	; 0x50
 8002b68:	4613      	mov	r3, r2
 8002b6a:	eb42 0303 	adc.w	r3, r2, r3
 8002b6e:	657b      	str	r3, [r7, #84]	; 0x54
 8002b70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002b74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002b78:	f7fd fb8a 	bl	8000290 <__aeabi_uldivmod>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4b61      	ldr	r3, [pc, #388]	; (8002d08 <UART_SetConfig+0x2d4>)
 8002b82:	fba3 2302 	umull	r2, r3, r3, r2
 8002b86:	095b      	lsrs	r3, r3, #5
 8002b88:	011c      	lsls	r4, r3, #4
 8002b8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002b94:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002b98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002b9c:	4642      	mov	r2, r8
 8002b9e:	464b      	mov	r3, r9
 8002ba0:	1891      	adds	r1, r2, r2
 8002ba2:	64b9      	str	r1, [r7, #72]	; 0x48
 8002ba4:	415b      	adcs	r3, r3
 8002ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ba8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002bac:	4641      	mov	r1, r8
 8002bae:	eb12 0a01 	adds.w	sl, r2, r1
 8002bb2:	4649      	mov	r1, r9
 8002bb4:	eb43 0b01 	adc.w	fp, r3, r1
 8002bb8:	f04f 0200 	mov.w	r2, #0
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002bc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002bc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002bcc:	4692      	mov	sl, r2
 8002bce:	469b      	mov	fp, r3
 8002bd0:	4643      	mov	r3, r8
 8002bd2:	eb1a 0303 	adds.w	r3, sl, r3
 8002bd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002bda:	464b      	mov	r3, r9
 8002bdc:	eb4b 0303 	adc.w	r3, fp, r3
 8002be0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002bf0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002bf4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	18db      	adds	r3, r3, r3
 8002bfc:	643b      	str	r3, [r7, #64]	; 0x40
 8002bfe:	4613      	mov	r3, r2
 8002c00:	eb42 0303 	adc.w	r3, r2, r3
 8002c04:	647b      	str	r3, [r7, #68]	; 0x44
 8002c06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002c0e:	f7fd fb3f 	bl	8000290 <__aeabi_uldivmod>
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	4611      	mov	r1, r2
 8002c18:	4b3b      	ldr	r3, [pc, #236]	; (8002d08 <UART_SetConfig+0x2d4>)
 8002c1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002c1e:	095b      	lsrs	r3, r3, #5
 8002c20:	2264      	movs	r2, #100	; 0x64
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	1acb      	subs	r3, r1, r3
 8002c28:	00db      	lsls	r3, r3, #3
 8002c2a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002c2e:	4b36      	ldr	r3, [pc, #216]	; (8002d08 <UART_SetConfig+0x2d4>)
 8002c30:	fba3 2302 	umull	r2, r3, r3, r2
 8002c34:	095b      	lsrs	r3, r3, #5
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c3c:	441c      	add	r4, r3
 8002c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c42:	2200      	movs	r2, #0
 8002c44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c48:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002c4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002c50:	4642      	mov	r2, r8
 8002c52:	464b      	mov	r3, r9
 8002c54:	1891      	adds	r1, r2, r2
 8002c56:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c58:	415b      	adcs	r3, r3
 8002c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c60:	4641      	mov	r1, r8
 8002c62:	1851      	adds	r1, r2, r1
 8002c64:	6339      	str	r1, [r7, #48]	; 0x30
 8002c66:	4649      	mov	r1, r9
 8002c68:	414b      	adcs	r3, r1
 8002c6a:	637b      	str	r3, [r7, #52]	; 0x34
 8002c6c:	f04f 0200 	mov.w	r2, #0
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002c78:	4659      	mov	r1, fp
 8002c7a:	00cb      	lsls	r3, r1, #3
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c82:	4651      	mov	r1, sl
 8002c84:	00ca      	lsls	r2, r1, #3
 8002c86:	4610      	mov	r0, r2
 8002c88:	4619      	mov	r1, r3
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	4642      	mov	r2, r8
 8002c8e:	189b      	adds	r3, r3, r2
 8002c90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002c94:	464b      	mov	r3, r9
 8002c96:	460a      	mov	r2, r1
 8002c98:	eb42 0303 	adc.w	r3, r2, r3
 8002c9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002cac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002cb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	18db      	adds	r3, r3, r3
 8002cb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002cba:	4613      	mov	r3, r2
 8002cbc:	eb42 0303 	adc.w	r3, r2, r3
 8002cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002cc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002cca:	f7fd fae1 	bl	8000290 <__aeabi_uldivmod>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4b0d      	ldr	r3, [pc, #52]	; (8002d08 <UART_SetConfig+0x2d4>)
 8002cd4:	fba3 1302 	umull	r1, r3, r3, r2
 8002cd8:	095b      	lsrs	r3, r3, #5
 8002cda:	2164      	movs	r1, #100	; 0x64
 8002cdc:	fb01 f303 	mul.w	r3, r1, r3
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	3332      	adds	r3, #50	; 0x32
 8002ce6:	4a08      	ldr	r2, [pc, #32]	; (8002d08 <UART_SetConfig+0x2d4>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	095b      	lsrs	r3, r3, #5
 8002cee:	f003 0207 	and.w	r2, r3, #7
 8002cf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4422      	add	r2, r4
 8002cfa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002cfc:	e105      	b.n	8002f0a <UART_SetConfig+0x4d6>
 8002cfe:	bf00      	nop
 8002d00:	40011000 	.word	0x40011000
 8002d04:	40011400 	.word	0x40011400
 8002d08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d10:	2200      	movs	r2, #0
 8002d12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002d16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002d1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002d1e:	4642      	mov	r2, r8
 8002d20:	464b      	mov	r3, r9
 8002d22:	1891      	adds	r1, r2, r2
 8002d24:	6239      	str	r1, [r7, #32]
 8002d26:	415b      	adcs	r3, r3
 8002d28:	627b      	str	r3, [r7, #36]	; 0x24
 8002d2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d2e:	4641      	mov	r1, r8
 8002d30:	1854      	adds	r4, r2, r1
 8002d32:	4649      	mov	r1, r9
 8002d34:	eb43 0501 	adc.w	r5, r3, r1
 8002d38:	f04f 0200 	mov.w	r2, #0
 8002d3c:	f04f 0300 	mov.w	r3, #0
 8002d40:	00eb      	lsls	r3, r5, #3
 8002d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d46:	00e2      	lsls	r2, r4, #3
 8002d48:	4614      	mov	r4, r2
 8002d4a:	461d      	mov	r5, r3
 8002d4c:	4643      	mov	r3, r8
 8002d4e:	18e3      	adds	r3, r4, r3
 8002d50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002d54:	464b      	mov	r3, r9
 8002d56:	eb45 0303 	adc.w	r3, r5, r3
 8002d5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002d6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	f04f 0300 	mov.w	r3, #0
 8002d76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	008b      	lsls	r3, r1, #2
 8002d7e:	4621      	mov	r1, r4
 8002d80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d84:	4621      	mov	r1, r4
 8002d86:	008a      	lsls	r2, r1, #2
 8002d88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002d8c:	f7fd fa80 	bl	8000290 <__aeabi_uldivmod>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4b60      	ldr	r3, [pc, #384]	; (8002f18 <UART_SetConfig+0x4e4>)
 8002d96:	fba3 2302 	umull	r2, r3, r3, r2
 8002d9a:	095b      	lsrs	r3, r3, #5
 8002d9c:	011c      	lsls	r4, r3, #4
 8002d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002da2:	2200      	movs	r2, #0
 8002da4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002da8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002dac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002db0:	4642      	mov	r2, r8
 8002db2:	464b      	mov	r3, r9
 8002db4:	1891      	adds	r1, r2, r2
 8002db6:	61b9      	str	r1, [r7, #24]
 8002db8:	415b      	adcs	r3, r3
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dc0:	4641      	mov	r1, r8
 8002dc2:	1851      	adds	r1, r2, r1
 8002dc4:	6139      	str	r1, [r7, #16]
 8002dc6:	4649      	mov	r1, r9
 8002dc8:	414b      	adcs	r3, r1
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	f04f 0200 	mov.w	r2, #0
 8002dd0:	f04f 0300 	mov.w	r3, #0
 8002dd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dd8:	4659      	mov	r1, fp
 8002dda:	00cb      	lsls	r3, r1, #3
 8002ddc:	4651      	mov	r1, sl
 8002dde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002de2:	4651      	mov	r1, sl
 8002de4:	00ca      	lsls	r2, r1, #3
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	4642      	mov	r2, r8
 8002dee:	189b      	adds	r3, r3, r2
 8002df0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002df4:	464b      	mov	r3, r9
 8002df6:	460a      	mov	r2, r1
 8002df8:	eb42 0303 	adc.w	r3, r2, r3
 8002dfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	67bb      	str	r3, [r7, #120]	; 0x78
 8002e0a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002e0c:	f04f 0200 	mov.w	r2, #0
 8002e10:	f04f 0300 	mov.w	r3, #0
 8002e14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002e18:	4649      	mov	r1, r9
 8002e1a:	008b      	lsls	r3, r1, #2
 8002e1c:	4641      	mov	r1, r8
 8002e1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e22:	4641      	mov	r1, r8
 8002e24:	008a      	lsls	r2, r1, #2
 8002e26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002e2a:	f7fd fa31 	bl	8000290 <__aeabi_uldivmod>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4b39      	ldr	r3, [pc, #228]	; (8002f18 <UART_SetConfig+0x4e4>)
 8002e34:	fba3 1302 	umull	r1, r3, r3, r2
 8002e38:	095b      	lsrs	r3, r3, #5
 8002e3a:	2164      	movs	r1, #100	; 0x64
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	3332      	adds	r3, #50	; 0x32
 8002e46:	4a34      	ldr	r2, [pc, #208]	; (8002f18 <UART_SetConfig+0x4e4>)
 8002e48:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e52:	441c      	add	r4, r3
 8002e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e58:	2200      	movs	r2, #0
 8002e5a:	673b      	str	r3, [r7, #112]	; 0x70
 8002e5c:	677a      	str	r2, [r7, #116]	; 0x74
 8002e5e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002e62:	4642      	mov	r2, r8
 8002e64:	464b      	mov	r3, r9
 8002e66:	1891      	adds	r1, r2, r2
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	415b      	adcs	r3, r3
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e72:	4641      	mov	r1, r8
 8002e74:	1851      	adds	r1, r2, r1
 8002e76:	6039      	str	r1, [r7, #0]
 8002e78:	4649      	mov	r1, r9
 8002e7a:	414b      	adcs	r3, r1
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	f04f 0200 	mov.w	r2, #0
 8002e82:	f04f 0300 	mov.w	r3, #0
 8002e86:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002e8a:	4659      	mov	r1, fp
 8002e8c:	00cb      	lsls	r3, r1, #3
 8002e8e:	4651      	mov	r1, sl
 8002e90:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e94:	4651      	mov	r1, sl
 8002e96:	00ca      	lsls	r2, r1, #3
 8002e98:	4610      	mov	r0, r2
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	4642      	mov	r2, r8
 8002ea0:	189b      	adds	r3, r3, r2
 8002ea2:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ea4:	464b      	mov	r3, r9
 8002ea6:	460a      	mov	r2, r1
 8002ea8:	eb42 0303 	adc.w	r3, r2, r3
 8002eac:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	663b      	str	r3, [r7, #96]	; 0x60
 8002eb8:	667a      	str	r2, [r7, #100]	; 0x64
 8002eba:	f04f 0200 	mov.w	r2, #0
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002ec6:	4649      	mov	r1, r9
 8002ec8:	008b      	lsls	r3, r1, #2
 8002eca:	4641      	mov	r1, r8
 8002ecc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ed0:	4641      	mov	r1, r8
 8002ed2:	008a      	lsls	r2, r1, #2
 8002ed4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ed8:	f7fd f9da 	bl	8000290 <__aeabi_uldivmod>
 8002edc:	4602      	mov	r2, r0
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4b0d      	ldr	r3, [pc, #52]	; (8002f18 <UART_SetConfig+0x4e4>)
 8002ee2:	fba3 1302 	umull	r1, r3, r3, r2
 8002ee6:	095b      	lsrs	r3, r3, #5
 8002ee8:	2164      	movs	r1, #100	; 0x64
 8002eea:	fb01 f303 	mul.w	r3, r1, r3
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	3332      	adds	r3, #50	; 0x32
 8002ef4:	4a08      	ldr	r2, [pc, #32]	; (8002f18 <UART_SetConfig+0x4e4>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	095b      	lsrs	r3, r3, #5
 8002efc:	f003 020f 	and.w	r2, r3, #15
 8002f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4422      	add	r2, r4
 8002f08:	609a      	str	r2, [r3, #8]
}
 8002f0a:	bf00      	nop
 8002f0c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002f10:	46bd      	mov	sp, r7
 8002f12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f16:	bf00      	nop
 8002f18:	51eb851f 	.word	0x51eb851f

08002f1c <update_crc_32>:
 *
 * The function update_crc_32() calculates a new CRC-32 value based on the
 * previous value of the CRC and the next byte of the data to be checked.
 */

uint32_t update_crc_32( uint32_t crc, unsigned char c ) {
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	70fb      	strb	r3, [r7, #3]

	uint32_t tmp;
	uint32_t long_c;

	long_c = 0x000000ffL & (uint32_t) c;
 8002f28:	78fb      	ldrb	r3, [r7, #3]
 8002f2a:	60fb      	str	r3, [r7, #12]

	if ( ! crc_tab32_init ) init_crc32_tab();
 8002f2c:	4b0d      	ldr	r3, [pc, #52]	; (8002f64 <update_crc_32+0x48>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	f083 0301 	eor.w	r3, r3, #1
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <update_crc_32+0x22>
 8002f3a:	f000 f817 	bl	8002f6c <init_crc32_tab>

	tmp = crc ^ long_c;
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4053      	eors	r3, r2
 8002f44:	60bb      	str	r3, [r7, #8]
	crc = (crc >> 8) ^ crc_tab32[ tmp & 0xff ];
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	0a1a      	lsrs	r2, r3, #8
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	4906      	ldr	r1, [pc, #24]	; (8002f68 <update_crc_32+0x4c>)
 8002f50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f54:	4053      	eors	r3, r2
 8002f56:	607b      	str	r3, [r7, #4]

	return crc & 0xffffffffL;;
 8002f58:	687b      	ldr	r3, [r7, #4]

}  /* update_crc_32 */
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	2000023c 	.word	0x2000023c
 8002f68:	20000240 	.word	0x20000240

08002f6c <init_crc32_tab>:
 * For optimal speed, the CRC32 calculation uses a table with pre-calculated
 * bit patterns which are used in the XOR operations in the program. This table
 * is generated once, the first time the CRC update routine is called.
 */

static void init_crc32_tab( void ) {
 8002f6c:	b480      	push	{r7}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af00      	add	r7, sp, #0

	uint32_t i;
	uint32_t j;
	uint32_t crc;

	for (i=0; i<256; i++) {
 8002f72:	2300      	movs	r3, #0
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	e020      	b.n	8002fba <init_crc32_tab+0x4e>

		crc = i;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	607b      	str	r3, [r7, #4]

		for (j=0; j<8; j++) {
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	e010      	b.n	8002fa4 <init_crc32_tab+0x38>

			if ( crc & 0x00000001L ) crc = ( crc >> 1 ) ^ CRC_POLY_32;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <init_crc32_tab+0x2c>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	085a      	lsrs	r2, r3, #1
 8002f90:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <init_crc32_tab+0x68>)
 8002f92:	4053      	eors	r3, r2
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	e002      	b.n	8002f9e <init_crc32_tab+0x32>
			else                     crc =   crc >> 1;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	085b      	lsrs	r3, r3, #1
 8002f9c:	607b      	str	r3, [r7, #4]
		for (j=0; j<8; j++) {
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	3301      	adds	r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	2b07      	cmp	r3, #7
 8002fa8:	d9eb      	bls.n	8002f82 <init_crc32_tab+0x16>
		}

		crc_tab32[i] = crc;
 8002faa:	490b      	ldr	r1, [pc, #44]	; (8002fd8 <init_crc32_tab+0x6c>)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (i=0; i<256; i++) {
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2bff      	cmp	r3, #255	; 0xff
 8002fbe:	d9db      	bls.n	8002f78 <init_crc32_tab+0xc>
	}

	crc_tab32_init = true;
 8002fc0:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <init_crc32_tab+0x70>)
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	701a      	strb	r2, [r3, #0]

}  /* init_crc32_tab */
 8002fc6:	bf00      	nop
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	edb88320 	.word	0xedb88320
 8002fd8:	20000240 	.word	0x20000240
 8002fdc:	2000023c 	.word	0x2000023c

08002fe0 <str2hex>:
uint8_t cl_buf[255];
uint8_t cl_pointer = 0;
uint8_t cl_flag = 0;

static uint8_t str2hex(char *str)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b087      	sub	sp, #28
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
	uint8_t result = 0;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++)
 8002fec:	2300      	movs	r3, #0
 8002fee:	613b      	str	r3, [r7, #16]
 8002ff0:	e047      	b.n	8003082 <str2hex+0xa2>
	{
		uint8_t temp_data;
		if(str[i] >= '0' && str[i] <= '9')
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b2f      	cmp	r3, #47	; 0x2f
 8002ffc:	d90c      	bls.n	8003018 <str2hex+0x38>
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	4413      	add	r3, r2
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b39      	cmp	r3, #57	; 0x39
 8003008:	d806      	bhi.n	8003018 <str2hex+0x38>
		{
			temp_data = str[i] - '0';
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	4413      	add	r3, r2
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	3b30      	subs	r3, #48	; 0x30
 8003014:	73fb      	strb	r3, [r7, #15]
 8003016:	e024      	b.n	8003062 <str2hex+0x82>
		}
		else if(str[i] >= 'A' && str[i] <= 'F')
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	4413      	add	r3, r2
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	2b40      	cmp	r3, #64	; 0x40
 8003022:	d90c      	bls.n	800303e <str2hex+0x5e>
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	4413      	add	r3, r2
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b46      	cmp	r3, #70	; 0x46
 800302e:	d806      	bhi.n	800303e <str2hex+0x5e>
		{
			temp_data = str[i] - 55;
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	4413      	add	r3, r2
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	3b37      	subs	r3, #55	; 0x37
 800303a:	73fb      	strb	r3, [r7, #15]
 800303c:	e011      	b.n	8003062 <str2hex+0x82>
		}
		else if(str[i] >= 'a' && str[i] <= 'f')
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	4413      	add	r3, r2
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	2b60      	cmp	r3, #96	; 0x60
 8003048:	d90b      	bls.n	8003062 <str2hex+0x82>
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	4413      	add	r3, r2
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	2b66      	cmp	r3, #102	; 0x66
 8003054:	d805      	bhi.n	8003062 <str2hex+0x82>
		{
			temp_data = str[i] - 87;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	4413      	add	r3, r2
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	3b57      	subs	r3, #87	; 0x57
 8003060:	73fb      	strb	r3, [r7, #15]
		}
		result |= temp_data << ((1 - i) * 4);
 8003062:	7bfa      	ldrb	r2, [r7, #15]
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	f1c3 0301 	rsb	r3, r3, #1
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	b25a      	sxtb	r2, r3
 8003072:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003076:	4313      	orrs	r3, r2
 8003078:	b25b      	sxtb	r3, r3
 800307a:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < 2; i++)
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	3301      	adds	r3, #1
 8003080:	613b      	str	r3, [r7, #16]
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	2b01      	cmp	r3, #1
 8003086:	ddb4      	ble.n	8002ff2 <str2hex+0x12>
	}
	return result;
 8003088:	7dfb      	ldrb	r3, [r7, #23]
}
 800308a:	4618      	mov	r0, r3
 800308c:	371c      	adds	r7, #28
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <COMMAND_LINE_Handle>:
void COMMAND_LINE_Init()
{

}

void COMMAND_LINE_Handle(){
 8003098:	b580      	push	{r7, lr}
 800309a:	b08e      	sub	sp, #56	; 0x38
 800309c:	af00      	add	r7, sp, #0
	if(cl_flag)
 800309e:	4b2f      	ldr	r3, [pc, #188]	; (800315c <COMMAND_LINE_Handle+0xc4>)
 80030a0:	781b      	ldrb	r3, [r3, #0]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d055      	beq.n	8003152 <COMMAND_LINE_Handle+0xba>
	{
		char *arg_list[10];
		uint8_t arg_num = 0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

		char *temp_token = strtok((char *)cl_buf, " ");
 80030ac:	492c      	ldr	r1, [pc, #176]	; (8003160 <COMMAND_LINE_Handle+0xc8>)
 80030ae:	482d      	ldr	r0, [pc, #180]	; (8003164 <COMMAND_LINE_Handle+0xcc>)
 80030b0:	f000 fcea 	bl	8003a88 <strtok>
 80030b4:	6338      	str	r0, [r7, #48]	; 0x30
		while(temp_token != NULL)
 80030b6:	e00f      	b.n	80030d8 <COMMAND_LINE_Handle+0x40>
		{
			arg_list[arg_num++] = temp_token;
 80030b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	f887 2037 	strb.w	r2, [r7, #55]	; 0x37
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	3338      	adds	r3, #56	; 0x38
 80030c6:	443b      	add	r3, r7
 80030c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80030ca:	f843 2c38 	str.w	r2, [r3, #-56]
			temp_token = strtok(NULL, " ");
 80030ce:	4924      	ldr	r1, [pc, #144]	; (8003160 <COMMAND_LINE_Handle+0xc8>)
 80030d0:	2000      	movs	r0, #0
 80030d2:	f000 fcd9 	bl	8003a88 <strtok>
 80030d6:	6338      	str	r0, [r7, #48]	; 0x30
		while(temp_token != NULL)
 80030d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1ec      	bne.n	80030b8 <COMMAND_LINE_Handle+0x20>
		}

		if(strstr(arg_list[0], "DATA") != NULL)
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	4921      	ldr	r1, [pc, #132]	; (8003168 <COMMAND_LINE_Handle+0xd0>)
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 fcb9 	bl	8003a5a <strstr>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d02b      	beq.n	8003146 <COMMAND_LINE_Handle+0xae>
		{
			tx_frame_len = arg_num - 1;
 80030ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80030f2:	3b01      	subs	r3, #1
 80030f4:	b2da      	uxtb	r2, r3
 80030f6:	4b1d      	ldr	r3, [pc, #116]	; (800316c <COMMAND_LINE_Handle+0xd4>)
 80030f8:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < arg_num - 1; i++)
 80030fa:	2300      	movs	r3, #0
 80030fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030fe:	e013      	b.n	8003128 <COMMAND_LINE_Handle+0x90>
			{
				tx_frame_data[i] = str2hex(arg_list[i + 1]);
 8003100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003102:	3301      	adds	r3, #1
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	3338      	adds	r3, #56	; 0x38
 8003108:	443b      	add	r3, r7
 800310a:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff ff66 	bl	8002fe0 <str2hex>
 8003114:	4603      	mov	r3, r0
 8003116:	4619      	mov	r1, r3
 8003118:	4a15      	ldr	r2, [pc, #84]	; (8003170 <COMMAND_LINE_Handle+0xd8>)
 800311a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800311c:	4413      	add	r3, r2
 800311e:	460a      	mov	r2, r1
 8003120:	701a      	strb	r2, [r3, #0]
			for(int i = 0; i < arg_num - 1; i++)
 8003122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003124:	3301      	adds	r3, #1
 8003126:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003128:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800312c:	3b01      	subs	r3, #1
 800312e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003130:	429a      	cmp	r2, r3
 8003132:	dbe5      	blt.n	8003100 <COMMAND_LINE_Handle+0x68>
			}
			uint8_t temp_str[] = "OK\n";
 8003134:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <COMMAND_LINE_Handle+0xdc>)
 8003136:	62bb      	str	r3, [r7, #40]	; 0x28
			HAL_UART_Transmit(&huart6, temp_str, 3, 100);
 8003138:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800313c:	2364      	movs	r3, #100	; 0x64
 800313e:	2203      	movs	r2, #3
 8003140:	480d      	ldr	r0, [pc, #52]	; (8003178 <COMMAND_LINE_Handle+0xe0>)
 8003142:	f7fe fec0 	bl	8001ec6 <HAL_UART_Transmit>
		}

		cl_pointer = 0;
 8003146:	4b0d      	ldr	r3, [pc, #52]	; (800317c <COMMAND_LINE_Handle+0xe4>)
 8003148:	2200      	movs	r2, #0
 800314a:	701a      	strb	r2, [r3, #0]
		cl_flag = 0;
 800314c:	4b03      	ldr	r3, [pc, #12]	; (800315c <COMMAND_LINE_Handle+0xc4>)
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
	}
}
 8003152:	bf00      	nop
 8003154:	3738      	adds	r7, #56	; 0x38
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20000740 	.word	0x20000740
 8003160:	08004f88 	.word	0x08004f88
 8003164:	20000640 	.word	0x20000640
 8003168:	08004f8c 	.word	0x08004f8c
 800316c:	20000233 	.word	0x20000233
 8003170:	20000134 	.word	0x20000134
 8003174:	000a4b4f 	.word	0x000a4b4f
 8003178:	200000d0 	.word	0x200000d0
 800317c:	2000073f 	.word	0x2000073f

08003180 <COMMAND_LINE_Receive>:

void COMMAND_LINE_Receive(uint8_t rx_data)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	71fb      	strb	r3, [r7, #7]
	if(rx_data != '\n')
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	2b0a      	cmp	r3, #10
 800318e:	d00a      	beq.n	80031a6 <COMMAND_LINE_Receive+0x26>
	{
		cl_buf[cl_pointer++] = rx_data;
 8003190:	4b0c      	ldr	r3, [pc, #48]	; (80031c4 <COMMAND_LINE_Receive+0x44>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	b2d1      	uxtb	r1, r2
 8003198:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <COMMAND_LINE_Receive+0x44>)
 800319a:	7011      	strb	r1, [r2, #0]
 800319c:	4619      	mov	r1, r3
 800319e:	4a0a      	ldr	r2, [pc, #40]	; (80031c8 <COMMAND_LINE_Receive+0x48>)
 80031a0:	79fb      	ldrb	r3, [r7, #7]
 80031a2:	5453      	strb	r3, [r2, r1]
	else
	{
		cl_buf[cl_pointer] = '\0';
		cl_flag = 1;
	}
}
 80031a4:	e008      	b.n	80031b8 <COMMAND_LINE_Receive+0x38>
		cl_buf[cl_pointer] = '\0';
 80031a6:	4b07      	ldr	r3, [pc, #28]	; (80031c4 <COMMAND_LINE_Receive+0x44>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	461a      	mov	r2, r3
 80031ac:	4b06      	ldr	r3, [pc, #24]	; (80031c8 <COMMAND_LINE_Receive+0x48>)
 80031ae:	2100      	movs	r1, #0
 80031b0:	5499      	strb	r1, [r3, r2]
		cl_flag = 1;
 80031b2:	4b06      	ldr	r3, [pc, #24]	; (80031cc <COMMAND_LINE_Receive+0x4c>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	701a      	strb	r2, [r3, #0]
}
 80031b8:	bf00      	nop
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr
 80031c4:	2000073f 	.word	0x2000073f
 80031c8:	20000640 	.word	0x20000640
 80031cc:	20000740 	.word	0x20000740

080031d0 <FRAME_SYNC_Byte_Transmit>:
extern UART_HandleTypeDef FRAME_SYNC_huart;

FRAME_SYNC_DATA_t FS_Data = {};

__weak void FRAME_SYNC_Byte_Transmit(uint8_t tx_data)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	4603      	mov	r3, r0
 80031d8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&FRAME_SYNC_huart, &tx_data, 1, 100);
 80031da:	1df9      	adds	r1, r7, #7
 80031dc:	2364      	movs	r3, #100	; 0x64
 80031de:	2201      	movs	r2, #1
 80031e0:	4803      	ldr	r0, [pc, #12]	; (80031f0 <FRAME_SYNC_Byte_Transmit+0x20>)
 80031e2:	f7fe fe70 	bl	8001ec6 <HAL_UART_Transmit>
}
 80031e6:	bf00      	nop
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	2000008c 	.word	0x2000008c

080031f4 <Rx_Reset>:

static void Rx_Reset()
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
	FS_Data.rx_checksum = 0xFFFFFFFF;
 80031f8:	4b0a      	ldr	r3, [pc, #40]	; (8003224 <Rx_Reset+0x30>)
 80031fa:	f04f 32ff 	mov.w	r2, #4294967295
 80031fe:	609a      	str	r2, [r3, #8]
	FS_Data.rx_state = SEARCHING_STX;
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <Rx_Reset+0x30>)
 8003202:	2200      	movs	r2, #0
 8003204:	731a      	strb	r2, [r3, #12]
	FS_Data.rx_num_crc_byte = 0;
 8003206:	4b07      	ldr	r3, [pc, #28]	; (8003224 <Rx_Reset+0x30>)
 8003208:	2200      	movs	r2, #0
 800320a:	74da      	strb	r2, [r3, #19]
	FS_Data.rx_crc = 0;
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <Rx_Reset+0x30>)
 800320e:	2200      	movs	r2, #0
 8003210:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	FS_Data.rx_pointer = 0;
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <Rx_Reset+0x30>)
 8003216:	2200      	movs	r2, #0
 8003218:	735a      	strb	r2, [r3, #13]
}
 800321a:	bf00      	nop
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr
 8003224:	20000744 	.word	0x20000744

08003228 <CRC_Update>:

static void CRC_Update(uint32_t *crc, uint8_t data)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	70fb      	strb	r3, [r7, #3]
	*crc = update_crc_32(*crc, data);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	4611      	mov	r1, r2
 800323c:	4618      	mov	r0, r3
 800323e:	f7ff fe6d 	bl	8002f1c <update_crc_32>
 8003242:	4602      	mov	r2, r0
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	601a      	str	r2, [r3, #0]
}
 8003248:	bf00      	nop
 800324a:	3708      	adds	r7, #8
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <validate_packet>:

static void validate_packet()
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af02      	add	r7, sp, #8
	uint8_t temp_data = 0;
 8003256:	2300      	movs	r3, #0
 8003258:	71fb      	strb	r3, [r7, #7]
	FS_Data.rx_checksum = ~FS_Data.rx_checksum;
 800325a:	4b3c      	ldr	r3, [pc, #240]	; (800334c <validate_packet+0xfc>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	43db      	mvns	r3, r3
 8003260:	4a3a      	ldr	r2, [pc, #232]	; (800334c <validate_packet+0xfc>)
 8003262:	6093      	str	r3, [r2, #8]
	if(FS_Data.rx_crc != FS_Data.rx_checksum)
 8003264:	4b39      	ldr	r3, [pc, #228]	; (800334c <validate_packet+0xfc>)
 8003266:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800326a:	4b38      	ldr	r3, [pc, #224]	; (800334c <validate_packet+0xfc>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	429a      	cmp	r2, r3
 8003270:	d014      	beq.n	800329c <validate_packet+0x4c>
	{
		temp_data = NACK;
 8003272:	23fe      	movs	r3, #254	; 0xfe
 8003274:	71fb      	strb	r3, [r7, #7]
		FRAME_SYNC_Transmit(FS_Data.rx_src_id, FS_Data.rx_src_id, 1, &temp_data, 1);
 8003276:	4b35      	ldr	r3, [pc, #212]	; (800334c <validate_packet+0xfc>)
 8003278:	7c18      	ldrb	r0, [r3, #16]
 800327a:	4b34      	ldr	r3, [pc, #208]	; (800334c <validate_packet+0xfc>)
 800327c:	7c19      	ldrb	r1, [r3, #16]
 800327e:	1dfb      	adds	r3, r7, #7
 8003280:	2201      	movs	r2, #1
 8003282:	9200      	str	r2, [sp, #0]
 8003284:	2201      	movs	r2, #1
 8003286:	f000 f865 	bl	8003354 <FRAME_SYNC_Transmit>
		FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 800328a:	4b30      	ldr	r3, [pc, #192]	; (800334c <validate_packet+0xfc>)
 800328c:	7c9b      	ldrb	r3, [r3, #18]
 800328e:	4619      	mov	r1, r3
 8003290:	482f      	ldr	r0, [pc, #188]	; (8003350 <validate_packet+0x100>)
 8003292:	f7fd f9f9 	bl	8000688 <FRAME_SYNC_RxFailCallback>
		Rx_Reset();
 8003296:	f7ff ffad 	bl	80031f4 <Rx_Reset>
 800329a:	e054      	b.n	8003346 <validate_packet+0xf6>
		return;
	}

	switch(FS_Data.rx_buf[0])
 800329c:	4b2b      	ldr	r3, [pc, #172]	; (800334c <validate_packet+0xfc>)
 800329e:	7d1b      	ldrb	r3, [r3, #20]
 80032a0:	2bfe      	cmp	r3, #254	; 0xfe
 80032a2:	d00f      	beq.n	80032c4 <validate_packet+0x74>
 80032a4:	2bff      	cmp	r3, #255	; 0xff
 80032a6:	d118      	bne.n	80032da <validate_packet+0x8a>
	{
		case ACK:
			if(FS_Data.device_state == FRAME_SYNC_WAITING_ACK)
 80032a8:	4b28      	ldr	r3, [pc, #160]	; (800334c <validate_packet+0xfc>)
 80032aa:	785b      	ldrb	r3, [r3, #1]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d143      	bne.n	8003338 <validate_packet+0xe8>
			{
				FS_Data.device_state = FRAME_SYNC_READY_TO_TRANSMIT;
 80032b0:	4b26      	ldr	r3, [pc, #152]	; (800334c <validate_packet+0xfc>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	705a      	strb	r2, [r3, #1]
				FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032b6:	4b25      	ldr	r3, [pc, #148]	; (800334c <validate_packet+0xfc>)
 80032b8:	7c9b      	ldrb	r3, [r3, #18]
 80032ba:	4619      	mov	r1, r3
 80032bc:	4824      	ldr	r0, [pc, #144]	; (8003350 <validate_packet+0x100>)
 80032be:	f7fd f985 	bl	80005cc <FRAME_SYNC_RxCpltCallback>
			}
			break;
 80032c2:	e039      	b.n	8003338 <validate_packet+0xe8>
		case NACK:
			// Re-transmit
			if(FS_Data.device_state == FRAME_SYNC_WAITING_ACK)
 80032c4:	4b21      	ldr	r3, [pc, #132]	; (800334c <validate_packet+0xfc>)
 80032c6:	785b      	ldrb	r3, [r3, #1]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d137      	bne.n	800333c <validate_packet+0xec>
			{
				FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032cc:	4b1f      	ldr	r3, [pc, #124]	; (800334c <validate_packet+0xfc>)
 80032ce:	7c9b      	ldrb	r3, [r3, #18]
 80032d0:	4619      	mov	r1, r3
 80032d2:	481f      	ldr	r0, [pc, #124]	; (8003350 <validate_packet+0x100>)
 80032d4:	f7fd f97a 	bl	80005cc <FRAME_SYNC_RxCpltCallback>
			}
			break;
 80032d8:	e030      	b.n	800333c <validate_packet+0xec>
		default:
			if(FS_Data.rx_temp_des_id == FS_Data.my_id)
 80032da:	4b1c      	ldr	r3, [pc, #112]	; (800334c <validate_packet+0xfc>)
 80032dc:	7bda      	ldrb	r2, [r3, #15]
 80032de:	4b1b      	ldr	r3, [pc, #108]	; (800334c <validate_packet+0xfc>)
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d12c      	bne.n	8003340 <validate_packet+0xf0>
			{
				temp_data = ACK;
 80032e6:	23ff      	movs	r3, #255	; 0xff
 80032e8:	71fb      	strb	r3, [r7, #7]
				FRAME_SYNC_Transmit(FS_Data.rx_src_id, FS_Data.rx_src_id, 1, &temp_data, 1);
 80032ea:	4b18      	ldr	r3, [pc, #96]	; (800334c <validate_packet+0xfc>)
 80032ec:	7c18      	ldrb	r0, [r3, #16]
 80032ee:	4b17      	ldr	r3, [pc, #92]	; (800334c <validate_packet+0xfc>)
 80032f0:	7c19      	ldrb	r1, [r3, #16]
 80032f2:	1dfb      	adds	r3, r7, #7
 80032f4:	2201      	movs	r2, #1
 80032f6:	9200      	str	r2, [sp, #0]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f000 f82b 	bl	8003354 <FRAME_SYNC_Transmit>
				FRAME_SYNC_RxCpltCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80032fe:	4b13      	ldr	r3, [pc, #76]	; (800334c <validate_packet+0xfc>)
 8003300:	7c9b      	ldrb	r3, [r3, #18]
 8003302:	4619      	mov	r1, r3
 8003304:	4812      	ldr	r0, [pc, #72]	; (8003350 <validate_packet+0x100>)
 8003306:	f7fd f961 	bl	80005cc <FRAME_SYNC_RxCpltCallback>
				if(FS_Data.rx_final_des_id != FS_Data.my_id)
 800330a:	4b10      	ldr	r3, [pc, #64]	; (800334c <validate_packet+0xfc>)
 800330c:	7b9a      	ldrb	r2, [r3, #14]
 800330e:	4b0f      	ldr	r3, [pc, #60]	; (800334c <validate_packet+0xfc>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d014      	beq.n	8003340 <validate_packet+0xf0>
				{
					FRAME_SYNC_Transmit(FS_Data.rx_final_des_id, FS_Data.rx_temp_des_id + 1, FS_Data.rx_time_to_live - 1, FS_Data.rx_buf, FS_Data.rx_length);
 8003316:	4b0d      	ldr	r3, [pc, #52]	; (800334c <validate_packet+0xfc>)
 8003318:	7b98      	ldrb	r0, [r3, #14]
 800331a:	4b0c      	ldr	r3, [pc, #48]	; (800334c <validate_packet+0xfc>)
 800331c:	7bdb      	ldrb	r3, [r3, #15]
 800331e:	3301      	adds	r3, #1
 8003320:	b2d9      	uxtb	r1, r3
 8003322:	4b0a      	ldr	r3, [pc, #40]	; (800334c <validate_packet+0xfc>)
 8003324:	7c5b      	ldrb	r3, [r3, #17]
 8003326:	3b01      	subs	r3, #1
 8003328:	b2da      	uxtb	r2, r3
 800332a:	4b08      	ldr	r3, [pc, #32]	; (800334c <validate_packet+0xfc>)
 800332c:	7c9b      	ldrb	r3, [r3, #18]
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	4b07      	ldr	r3, [pc, #28]	; (8003350 <validate_packet+0x100>)
 8003332:	f000 f80f 	bl	8003354 <FRAME_SYNC_Transmit>
				}
			}

			break;
 8003336:	e003      	b.n	8003340 <validate_packet+0xf0>
			break;
 8003338:	bf00      	nop
 800333a:	e002      	b.n	8003342 <validate_packet+0xf2>
			break;
 800333c:	bf00      	nop
 800333e:	e000      	b.n	8003342 <validate_packet+0xf2>
			break;
 8003340:	bf00      	nop
	}
	Rx_Reset();
 8003342:	f7ff ff57 	bl	80031f4 <Rx_Reset>
}
 8003346:	3708      	adds	r7, #8
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	20000744 	.word	0x20000744
 8003350:	20000758 	.word	0x20000758

08003354 <FRAME_SYNC_Transmit>:
{
	FS_Data = *p_new_data;
}

void FRAME_SYNC_Transmit(uint8_t final_des_id, uint8_t temp_des_id, uint8_t time_to_live, uint8_t *tx_frame, uint8_t size)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	603b      	str	r3, [r7, #0]
 800335c:	4603      	mov	r3, r0
 800335e:	71fb      	strb	r3, [r7, #7]
 8003360:	460b      	mov	r3, r1
 8003362:	71bb      	strb	r3, [r7, #6]
 8003364:	4613      	mov	r3, r2
 8003366:	717b      	strb	r3, [r7, #5]
	if(FS_Data.device_state != FRAME_SYNC_READY_TO_TRANSMIT) return;
 8003368:	4b3d      	ldr	r3, [pc, #244]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 800336a:	785b      	ldrb	r3, [r3, #1]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d171      	bne.n	8003454 <FRAME_SYNC_Transmit+0x100>
	if(time_to_live == 0) return;
 8003370:	797b      	ldrb	r3, [r7, #5]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d070      	beq.n	8003458 <FRAME_SYNC_Transmit+0x104>
	FS_Data.tx_checksum = 0xFFFFFFFF;
 8003376:	4b3a      	ldr	r3, [pc, #232]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 8003378:	f04f 32ff 	mov.w	r2, #4294967295
 800337c:	605a      	str	r2, [r3, #4]

	// Transmit STX
	FRAME_SYNC_Byte_Transmit(STX);
 800337e:	2002      	movs	r0, #2
 8003380:	f7ff ff26 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit final destination device id
	CRC_Update(&FS_Data.tx_checksum, final_des_id);
 8003384:	79fb      	ldrb	r3, [r7, #7]
 8003386:	4619      	mov	r1, r3
 8003388:	4836      	ldr	r0, [pc, #216]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 800338a:	f7ff ff4d 	bl	8003228 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(final_des_id);
 800338e:	79fb      	ldrb	r3, [r7, #7]
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff ff1d 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit temporary destination device id
	CRC_Update(&FS_Data.tx_checksum, temp_des_id);
 8003396:	79bb      	ldrb	r3, [r7, #6]
 8003398:	4619      	mov	r1, r3
 800339a:	4832      	ldr	r0, [pc, #200]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 800339c:	f7ff ff44 	bl	8003228 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(temp_des_id);
 80033a0:	79bb      	ldrb	r3, [r7, #6]
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff ff14 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit source device id
	CRC_Update(&FS_Data.tx_checksum, FS_Data.my_id);
 80033a8:	4b2d      	ldr	r3, [pc, #180]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	4619      	mov	r1, r3
 80033ae:	482d      	ldr	r0, [pc, #180]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 80033b0:	f7ff ff3a 	bl	8003228 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(FS_Data.my_id);
 80033b4:	4b2a      	ldr	r3, [pc, #168]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff09 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit time to live
	CRC_Update(&FS_Data.tx_checksum, time_to_live);
 80033be:	797b      	ldrb	r3, [r7, #5]
 80033c0:	4619      	mov	r1, r3
 80033c2:	4828      	ldr	r0, [pc, #160]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 80033c4:	f7ff ff30 	bl	8003228 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(time_to_live);
 80033c8:	797b      	ldrb	r3, [r7, #5]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff ff00 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit data length
	CRC_Update(&FS_Data.tx_checksum, size);
 80033d0:	7e3b      	ldrb	r3, [r7, #24]
 80033d2:	4619      	mov	r1, r3
 80033d4:	4823      	ldr	r0, [pc, #140]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 80033d6:	f7ff ff27 	bl	8003228 <CRC_Update>
	FRAME_SYNC_Byte_Transmit(size);
 80033da:	7e3b      	ldrb	r3, [r7, #24]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff fef7 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit data
	for(int i = 0; i < size; i++)
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	e011      	b.n	800340c <FRAME_SYNC_Transmit+0xb8>
	{
		CRC_Update(&FS_Data.tx_checksum, tx_frame[i]);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	4413      	add	r3, r2
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	4619      	mov	r1, r3
 80033f2:	481c      	ldr	r0, [pc, #112]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 80033f4:	f7ff ff18 	bl	8003228 <CRC_Update>
		FRAME_SYNC_Byte_Transmit(tx_frame[i]);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	4413      	add	r3, r2
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff fee5 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>
	for(int i = 0; i < size; i++)
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	3301      	adds	r3, #1
 800340a:	60fb      	str	r3, [r7, #12]
 800340c:	7e3b      	ldrb	r3, [r7, #24]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	429a      	cmp	r2, r3
 8003412:	dbe9      	blt.n	80033e8 <FRAME_SYNC_Transmit+0x94>
	}

	// Transmit crc
	FS_Data.tx_checksum = ~FS_Data.tx_checksum;
 8003414:	4b12      	ldr	r3, [pc, #72]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	43db      	mvns	r3, r3
 800341a:	4a11      	ldr	r2, [pc, #68]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 800341c:	6053      	str	r3, [r2, #4]
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 0));
 800341e:	4b11      	ldr	r3, [pc, #68]	; (8003464 <FRAME_SYNC_Transmit+0x110>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff fed4 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 1));
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <FRAME_SYNC_Transmit+0x114>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fecf 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 2));
 8003432:	4b0e      	ldr	r3, [pc, #56]	; (800346c <FRAME_SYNC_Transmit+0x118>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f7ff feca 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>
	FRAME_SYNC_Byte_Transmit(*((uint8_t *)&FS_Data.tx_checksum + 3));
 800343c:	4b0c      	ldr	r3, [pc, #48]	; (8003470 <FRAME_SYNC_Transmit+0x11c>)
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff fec5 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	// Transmit ETX
	FRAME_SYNC_Byte_Transmit(ETX);
 8003446:	2003      	movs	r0, #3
 8003448:	f7ff fec2 	bl	80031d0 <FRAME_SYNC_Byte_Transmit>

	FS_Data.device_state = FRAME_SYNC_WAITING_ACK;
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <FRAME_SYNC_Transmit+0x10c>)
 800344e:	2201      	movs	r2, #1
 8003450:	705a      	strb	r2, [r3, #1]
 8003452:	e002      	b.n	800345a <FRAME_SYNC_Transmit+0x106>
	if(FS_Data.device_state != FRAME_SYNC_READY_TO_TRANSMIT) return;
 8003454:	bf00      	nop
 8003456:	e000      	b.n	800345a <FRAME_SYNC_Transmit+0x106>
	if(time_to_live == 0) return;
 8003458:	bf00      	nop
}
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	20000744 	.word	0x20000744
 8003464:	20000748 	.word	0x20000748
 8003468:	20000749 	.word	0x20000749
 800346c:	2000074a 	.word	0x2000074a
 8003470:	2000074b 	.word	0x2000074b

08003474 <FRAME_SYNC_Receive>:

void FRAME_SYNC_Receive(uint8_t rx_data)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]
	switch(FS_Data.rx_state)
 800347e:	4b5f      	ldr	r3, [pc, #380]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003480:	7b1b      	ldrb	r3, [r3, #12]
 8003482:	2b08      	cmp	r3, #8
 8003484:	f200 80aa 	bhi.w	80035dc <FRAME_SYNC_Receive+0x168>
 8003488:	a201      	add	r2, pc, #4	; (adr r2, 8003490 <FRAME_SYNC_Receive+0x1c>)
 800348a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348e:	bf00      	nop
 8003490:	080034b5 	.word	0x080034b5
 8003494:	080034dd 	.word	0x080034dd
 8003498:	080034f5 	.word	0x080034f5
 800349c:	0800350d 	.word	0x0800350d
 80034a0:	08003525 	.word	0x08003525
 80034a4:	0800353d 	.word	0x0800353d
 80034a8:	08003555 	.word	0x08003555
 80034ac:	08003589 	.word	0x08003589
 80034b0:	080035bf 	.word	0x080035bf
	{
		case SEARCHING_STX:
			if(rx_data == STX)
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d107      	bne.n	80034ca <FRAME_SYNC_Receive+0x56>
			{
				FS_Data.rx_checksum = 0xFFFFFFFF;
 80034ba:	4b50      	ldr	r3, [pc, #320]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80034bc:	f04f 32ff 	mov.w	r2, #4294967295
 80034c0:	609a      	str	r2, [r3, #8]
				FS_Data.rx_state = RECEIVING_FINAL_DES_ID;
 80034c2:	4b4e      	ldr	r3, [pc, #312]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	731a      	strb	r2, [r3, #12]
			else
			{
				Rx_Reset();
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
			}
			break;
 80034c8:	e08d      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
				Rx_Reset();
 80034ca:	f7ff fe93 	bl	80031f4 <Rx_Reset>
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80034ce:	4b4b      	ldr	r3, [pc, #300]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80034d0:	7c9b      	ldrb	r3, [r3, #18]
 80034d2:	4619      	mov	r1, r3
 80034d4:	484a      	ldr	r0, [pc, #296]	; (8003600 <FRAME_SYNC_Receive+0x18c>)
 80034d6:	f7fd f8d7 	bl	8000688 <FRAME_SYNC_RxFailCallback>
			break;
 80034da:	e084      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_FINAL_DES_ID:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 80034dc:	79fb      	ldrb	r3, [r7, #7]
 80034de:	4619      	mov	r1, r3
 80034e0:	4848      	ldr	r0, [pc, #288]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 80034e2:	f7ff fea1 	bl	8003228 <CRC_Update>
			FS_Data.rx_final_des_id = rx_data;
 80034e6:	4a45      	ldr	r2, [pc, #276]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80034e8:	79fb      	ldrb	r3, [r7, #7]
 80034ea:	7393      	strb	r3, [r2, #14]
			FS_Data.rx_state = RECEIVING_TEMP_DES_ID;
 80034ec:	4b43      	ldr	r3, [pc, #268]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80034ee:	2202      	movs	r2, #2
 80034f0:	731a      	strb	r2, [r3, #12]
			break;
 80034f2:	e078      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_TEMP_DES_ID:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	4619      	mov	r1, r3
 80034f8:	4842      	ldr	r0, [pc, #264]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 80034fa:	f7ff fe95 	bl	8003228 <CRC_Update>
			FS_Data.rx_temp_des_id = rx_data;
 80034fe:	4a3f      	ldr	r2, [pc, #252]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	73d3      	strb	r3, [r2, #15]
			FS_Data.rx_state = RECEIVING_SRC_ID;
 8003504:	4b3d      	ldr	r3, [pc, #244]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003506:	2203      	movs	r2, #3
 8003508:	731a      	strb	r2, [r3, #12]
			break;
 800350a:	e06c      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_SRC_ID:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	4619      	mov	r1, r3
 8003510:	483c      	ldr	r0, [pc, #240]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 8003512:	f7ff fe89 	bl	8003228 <CRC_Update>
			FS_Data.rx_src_id = rx_data;
 8003516:	4a39      	ldr	r2, [pc, #228]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003518:	79fb      	ldrb	r3, [r7, #7]
 800351a:	7413      	strb	r3, [r2, #16]
			FS_Data.rx_state = RECEIVING_TIME_TO_LIVE;
 800351c:	4b37      	ldr	r3, [pc, #220]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800351e:	2204      	movs	r2, #4
 8003520:	731a      	strb	r2, [r3, #12]
			break;
 8003522:	e060      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_TIME_TO_LIVE:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 8003524:	79fb      	ldrb	r3, [r7, #7]
 8003526:	4619      	mov	r1, r3
 8003528:	4836      	ldr	r0, [pc, #216]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 800352a:	f7ff fe7d 	bl	8003228 <CRC_Update>
			FS_Data.rx_time_to_live = rx_data;
 800352e:	4a33      	ldr	r2, [pc, #204]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003530:	79fb      	ldrb	r3, [r7, #7]
 8003532:	7453      	strb	r3, [r2, #17]
			FS_Data.rx_state = RECEIVING_DATA_LEN;
 8003534:	4b31      	ldr	r3, [pc, #196]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003536:	2205      	movs	r2, #5
 8003538:	731a      	strb	r2, [r3, #12]
			break;
 800353a:	e054      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_DATA_LEN:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 800353c:	79fb      	ldrb	r3, [r7, #7]
 800353e:	4619      	mov	r1, r3
 8003540:	4830      	ldr	r0, [pc, #192]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 8003542:	f7ff fe71 	bl	8003228 <CRC_Update>
			FS_Data.rx_length = rx_data;
 8003546:	4a2d      	ldr	r2, [pc, #180]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003548:	79fb      	ldrb	r3, [r7, #7]
 800354a:	7493      	strb	r3, [r2, #18]
			FS_Data.rx_state = RECEIVING_DATA;
 800354c:	4b2b      	ldr	r3, [pc, #172]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800354e:	2206      	movs	r2, #6
 8003550:	731a      	strb	r2, [r3, #12]
			break;
 8003552:	e048      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		case RECEIVING_DATA:
			CRC_Update(&FS_Data.rx_checksum, rx_data);
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	4619      	mov	r1, r3
 8003558:	482a      	ldr	r0, [pc, #168]	; (8003604 <FRAME_SYNC_Receive+0x190>)
 800355a:	f7ff fe65 	bl	8003228 <CRC_Update>
			FS_Data.rx_buf[FS_Data.rx_pointer++] = rx_data;
 800355e:	4b27      	ldr	r3, [pc, #156]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003560:	7b5b      	ldrb	r3, [r3, #13]
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	b2d1      	uxtb	r1, r2
 8003566:	4a25      	ldr	r2, [pc, #148]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003568:	7351      	strb	r1, [r2, #13]
 800356a:	461a      	mov	r2, r3
 800356c:	4b23      	ldr	r3, [pc, #140]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800356e:	4413      	add	r3, r2
 8003570:	79fa      	ldrb	r2, [r7, #7]
 8003572:	751a      	strb	r2, [r3, #20]
			if(FS_Data.rx_pointer == FS_Data.rx_length)
 8003574:	4b21      	ldr	r3, [pc, #132]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003576:	7b5a      	ldrb	r2, [r3, #13]
 8003578:	4b20      	ldr	r3, [pc, #128]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800357a:	7c9b      	ldrb	r3, [r3, #18]
 800357c:	429a      	cmp	r2, r3
 800357e:	d12f      	bne.n	80035e0 <FRAME_SYNC_Receive+0x16c>
			{
				FS_Data.rx_state = RECEIVING_CRC;
 8003580:	4b1e      	ldr	r3, [pc, #120]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003582:	2207      	movs	r2, #7
 8003584:	731a      	strb	r2, [r3, #12]
			}
			break;
 8003586:	e02b      	b.n	80035e0 <FRAME_SYNC_Receive+0x16c>
		case RECEIVING_CRC:
			FS_Data.rx_crc |= (uint32_t)rx_data << ((FS_Data.rx_num_crc_byte) * 8);
 8003588:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800358a:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800358e:	79f9      	ldrb	r1, [r7, #7]
 8003590:	4b1a      	ldr	r3, [pc, #104]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 8003592:	7cdb      	ldrb	r3, [r3, #19]
 8003594:	00db      	lsls	r3, r3, #3
 8003596:	fa01 f303 	lsl.w	r3, r1, r3
 800359a:	4313      	orrs	r3, r2
 800359c:	4a17      	ldr	r2, [pc, #92]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 800359e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
			FS_Data.rx_num_crc_byte++;
 80035a2:	4b16      	ldr	r3, [pc, #88]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035a4:	7cdb      	ldrb	r3, [r3, #19]
 80035a6:	3301      	adds	r3, #1
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4b14      	ldr	r3, [pc, #80]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035ac:	74da      	strb	r2, [r3, #19]
			if(FS_Data.rx_num_crc_byte == 4)
 80035ae:	4b13      	ldr	r3, [pc, #76]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035b0:	7cdb      	ldrb	r3, [r3, #19]
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d116      	bne.n	80035e4 <FRAME_SYNC_Receive+0x170>
			{
				FS_Data.rx_state = RECEIVING_ETX;
 80035b6:	4b11      	ldr	r3, [pc, #68]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035b8:	2208      	movs	r2, #8
 80035ba:	731a      	strb	r2, [r3, #12]
			}
			break;
 80035bc:	e012      	b.n	80035e4 <FRAME_SYNC_Receive+0x170>
		case RECEIVING_ETX:
			if(rx_data == ETX)
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d102      	bne.n	80035ca <FRAME_SYNC_Receive+0x156>
			{
				validate_packet();
 80035c4:	f7ff fe44 	bl	8003250 <validate_packet>
			else
			{
				Rx_Reset();
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
			}
			break;
 80035c8:	e00d      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
				Rx_Reset();
 80035ca:	f7ff fe13 	bl	80031f4 <Rx_Reset>
				FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
 80035ce:	4b0b      	ldr	r3, [pc, #44]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035d0:	7c9b      	ldrb	r3, [r3, #18]
 80035d2:	4619      	mov	r1, r3
 80035d4:	480a      	ldr	r0, [pc, #40]	; (8003600 <FRAME_SYNC_Receive+0x18c>)
 80035d6:	f7fd f857 	bl	8000688 <FRAME_SYNC_RxFailCallback>
			break;
 80035da:	e004      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
		default:
			break;
 80035dc:	bf00      	nop
 80035de:	e002      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
			break;
 80035e0:	bf00      	nop
 80035e2:	e000      	b.n	80035e6 <FRAME_SYNC_Receive+0x172>
			break;
 80035e4:	bf00      	nop
	}

	FS_Data.last_receive_byte_timer = HAL_GetTick();
 80035e6:	f7fd fc63 	bl	8000eb0 <HAL_GetTick>
 80035ea:	4603      	mov	r3, r0
 80035ec:	4a03      	ldr	r2, [pc, #12]	; (80035fc <FRAME_SYNC_Receive+0x188>)
 80035ee:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118

}
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000744 	.word	0x20000744
 8003600:	20000758 	.word	0x20000758
 8003604:	2000074c 	.word	0x2000074c

08003608 <FRAME_SYNC_Handle>:

void FRAME_SYNC_Handle(){
 8003608:	b480      	push	{r7}
 800360a:	af00      	add	r7, sp, #0
//	if(FS_Data.rx_state != SEARCHING_STX && (HAL_GetTick() - FS_Data.last_receive_byte_timer > 500))
//	{
//		Rx_Reset();
//		FRAME_SYNC_RxFailCallback(FS_Data.rx_buf, FS_Data.rx_length);
//	}
}
 800360c:	bf00      	nop
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
	...

08003618 <BUTTON_Handle>:
button_callback_function_t __BUTTON_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Releasing_Callback = NULL;
button_callback_function_t __BUTTON_Short_Pressing_Callback = NULL;
button_callback_function_t __BUTTON_Long_Pressing_Callback = NULL;

void BUTTON_Handle(BUTTON_HandleTypedef *ButtonX){
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
	uint8_t state = HAL_GPIO_ReadPin(ButtonX->GPIOx, ButtonX->GPIO_Pin);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	695a      	ldr	r2, [r3, #20]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	8b1b      	ldrh	r3, [r3, #24]
 8003628:	4619      	mov	r1, r3
 800362a:	4610      	mov	r0, r2
 800362c:	f7fd ff74 	bl	8001518 <HAL_GPIO_ReadPin>
 8003630:	4603      	mov	r3, r0
 8003632:	73fb      	strb	r3, [r7, #15]
	if(state != ButtonX->BTN_Filter){
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	789b      	ldrb	r3, [r3, #2]
 8003638:	7bfa      	ldrb	r2, [r7, #15]
 800363a:	429a      	cmp	r2, r3
 800363c:	d00a      	beq.n	8003654 <BUTTON_Handle+0x3c>
		ButtonX->BTN_Filter = state;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7bfa      	ldrb	r2, [r7, #15]
 8003642:	709a      	strb	r2, [r3, #2]
		ButtonX->is_debouncing = 1;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	70da      	strb	r2, [r3, #3]
		ButtonX->time_debounce = HAL_GetTick();
 800364a:	f7fd fc31 	bl	8000eb0 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	609a      	str	r2, [r3, #8]
	}

	if(ButtonX->is_debouncing && (HAL_GetTick() - ButtonX->time_debounce >= 15)){
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	78db      	ldrb	r3, [r3, #3]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00e      	beq.n	800367a <BUTTON_Handle+0x62>
 800365c:	f7fd fc28 	bl	8000eb0 <HAL_GetTick>
 8003660:	4602      	mov	r2, r0
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b0e      	cmp	r3, #14
 800366a:	d906      	bls.n	800367a <BUTTON_Handle+0x62>
		ButtonX->BTN_Current = ButtonX->BTN_Filter;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	789a      	ldrb	r2, [r3, #2]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	701a      	strb	r2, [r3, #0]
		ButtonX->is_debouncing = 0;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	70da      	strb	r2, [r3, #3]
	}

	if(ButtonX->BTN_Current != ButtonX->BTN_Last){
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	781a      	ldrb	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	785b      	ldrb	r3, [r3, #1]
 8003682:	429a      	cmp	r2, r3
 8003684:	d03c      	beq.n	8003700 <BUTTON_Handle+0xe8>
		if(ButtonX->BTN_Current == !ButtonX->releasing_state){
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	461a      	mov	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	7c1b      	ldrb	r3, [r3, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	bf0c      	ite	eq
 8003694:	2301      	moveq	r3, #1
 8003696:	2300      	movne	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	429a      	cmp	r2, r3
 800369c:	d110      	bne.n	80036c0 <BUTTON_Handle+0xa8>
			if(__BUTTON_Pressing_Callback != NULL){
 800369e:	4b26      	ldr	r3, [pc, #152]	; (8003738 <BUTTON_Handle+0x120>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d003      	beq.n	80036ae <BUTTON_Handle+0x96>
				__BUTTON_Pressing_Callback(ButtonX);
 80036a6:	4b24      	ldr	r3, [pc, #144]	; (8003738 <BUTTON_Handle+0x120>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	4798      	blx	r3
			}
			ButtonX->is_press = 1;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	711a      	strb	r2, [r3, #4]
			ButtonX->time_start_press = HAL_GetTick();
 80036b4:	f7fd fbfc 	bl	8000eb0 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	60da      	str	r2, [r3, #12]
 80036be:	e01b      	b.n	80036f8 <BUTTON_Handle+0xe0>
		}
		else{
			ButtonX->is_press = 0;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	711a      	strb	r2, [r3, #4]
			if(HAL_GetTick() - ButtonX->time_start_press <= 1000){
 80036c6:	f7fd fbf3 	bl	8000eb0 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036d6:	d807      	bhi.n	80036e8 <BUTTON_Handle+0xd0>
				if(__BUTTON_Short_Pressing_Callback != NULL){
 80036d8:	4b18      	ldr	r3, [pc, #96]	; (800373c <BUTTON_Handle+0x124>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <BUTTON_Handle+0xd0>
					__BUTTON_Short_Pressing_Callback(ButtonX);
 80036e0:	4b16      	ldr	r3, [pc, #88]	; (800373c <BUTTON_Handle+0x124>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	4798      	blx	r3
				}
			}
			if(__BUTTON_Releasing_Callback != NULL){
 80036e8:	4b15      	ldr	r3, [pc, #84]	; (8003740 <BUTTON_Handle+0x128>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d003      	beq.n	80036f8 <BUTTON_Handle+0xe0>
				__BUTTON_Releasing_Callback(ButtonX);
 80036f0:	4b13      	ldr	r3, [pc, #76]	; (8003740 <BUTTON_Handle+0x128>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	4798      	blx	r3
			}
		}
		ButtonX->BTN_Last = ButtonX->BTN_Current;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	781a      	ldrb	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	705a      	strb	r2, [r3, #1]
	}

	if(ButtonX->is_press && (HAL_GetTick() - ButtonX->time_start_press >= TIME_FOR_LONG_PRESSING)){
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	791b      	ldrb	r3, [r3, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d013      	beq.n	8003730 <BUTTON_Handle+0x118>
 8003708:	f7fd fbd2 	bl	8000eb0 <HAL_GetTick>
 800370c:	4602      	mov	r2, r0
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003718:	d30a      	bcc.n	8003730 <BUTTON_Handle+0x118>
		if(__BUTTON_Long_Pressing_Callback != NULL){
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <BUTTON_Handle+0x12c>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <BUTTON_Handle+0x112>
			__BUTTON_Long_Pressing_Callback(ButtonX);
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <BUTTON_Handle+0x12c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	4798      	blx	r3
		}
		ButtonX->is_press = 0;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	711a      	strb	r2, [r3, #4]
	}
}
 8003730:	bf00      	nop
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000964 	.word	0x20000964
 800373c:	2000096c 	.word	0x2000096c
 8003740:	20000968 	.word	0x20000968
 8003744:	20000970 	.word	0x20000970

08003748 <BUTTON_Init>:

void BUTTON_Init(BUTTON_HandleTypedef *ButtonX, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t releasing_state){
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	4611      	mov	r1, r2
 8003754:	461a      	mov	r2, r3
 8003756:	460b      	mov	r3, r1
 8003758:	80fb      	strh	r3, [r7, #6]
 800375a:	4613      	mov	r3, r2
 800375c:	717b      	strb	r3, [r7, #5]
	ButtonX->GPIOx = GPIOx;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	68ba      	ldr	r2, [r7, #8]
 8003762:	615a      	str	r2, [r3, #20]
	ButtonX->GPIO_Pin = GPIO_Pin;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	88fa      	ldrh	r2, [r7, #6]
 8003768:	831a      	strh	r2, [r3, #24]
	ButtonX->releasing_state = releasing_state;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	797a      	ldrb	r2, [r7, #5]
 800376e:	741a      	strb	r2, [r3, #16]
	ButtonX->BTN_Current = releasing_state;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	797a      	ldrb	r2, [r7, #5]
 8003774:	701a      	strb	r2, [r3, #0]
	ButtonX->BTN_Last = releasing_state;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	797a      	ldrb	r2, [r7, #5]
 800377a:	705a      	strb	r2, [r3, #1]
	ButtonX->BTN_Filter = releasing_state;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	797a      	ldrb	r2, [r7, #5]
 8003780:	709a      	strb	r2, [r3, #2]
	ButtonX->is_debouncing = 0;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	70da      	strb	r2, [r3, #3]
	ButtonX->is_press = 0;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	711a      	strb	r2, [r3, #4]
}
 800378e:	bf00      	nop
 8003790:	3714      	adds	r7, #20
 8003792:	46bd      	mov	sp, r7
 8003794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003798:	4770      	bx	lr
	...

0800379c <BUTTON_Set_Callback_Function>:

void BUTTON_Set_Callback_Function(button_callback_function_t p_pressing_callback_function,
								button_callback_function_t p_releasing_callback_function,
								button_callback_function_t p_short_pressing_callback_function,
								button_callback_function_t p_long_pressing_callback_function){
 800379c:	b480      	push	{r7}
 800379e:	b085      	sub	sp, #20
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
 80037a8:	603b      	str	r3, [r7, #0]
	__BUTTON_Pressing_Callback = p_pressing_callback_function;
 80037aa:	4a09      	ldr	r2, [pc, #36]	; (80037d0 <BUTTON_Set_Callback_Function+0x34>)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6013      	str	r3, [r2, #0]
	__BUTTON_Releasing_Callback = p_releasing_callback_function;
 80037b0:	4a08      	ldr	r2, [pc, #32]	; (80037d4 <BUTTON_Set_Callback_Function+0x38>)
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	6013      	str	r3, [r2, #0]
	__BUTTON_Short_Pressing_Callback = p_short_pressing_callback_function;
 80037b6:	4a08      	ldr	r2, [pc, #32]	; (80037d8 <BUTTON_Set_Callback_Function+0x3c>)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6013      	str	r3, [r2, #0]
	__BUTTON_Long_Pressing_Callback = p_long_pressing_callback_function;
 80037bc:	4a07      	ldr	r2, [pc, #28]	; (80037dc <BUTTON_Set_Callback_Function+0x40>)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	6013      	str	r3, [r2, #0]
}
 80037c2:	bf00      	nop
 80037c4:	3714      	adds	r7, #20
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	20000964 	.word	0x20000964
 80037d4:	20000968 	.word	0x20000968
 80037d8:	2000096c 	.word	0x2000096c
 80037dc:	20000970 	.word	0x20000970

080037e0 <RING_BUFFER_Init>:
#include "ring_buffer.h"

void RING_BUFFER_Init(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t * p_buffer, uint16_t p_max_length){
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	4613      	mov	r3, r2
 80037ec:	80fb      	strh	r3, [r7, #6]
	p_ring_buffer->buffer = p_buffer;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	601a      	str	r2, [r3, #0]
	p_ring_buffer->head = 0;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	809a      	strh	r2, [r3, #4]
	p_ring_buffer->tail = 0;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2200      	movs	r2, #0
 80037fe:	80da      	strh	r2, [r3, #6]
	p_ring_buffer->max_length = p_max_length;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	88fa      	ldrh	r2, [r7, #6]
 8003804:	811a      	strh	r2, [r3, #8]
}
 8003806:	bf00      	nop
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr

08003812 <RING_BUFFER_Push>:

int8_t RING_BUFFER_Push(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t p_data){
 8003812:	b480      	push	{r7}
 8003814:	b085      	sub	sp, #20
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	460b      	mov	r3, r1
 800381c:	70fb      	strb	r3, [r7, #3]
	uint16_t t_next;

	t_next = p_ring_buffer->head + 1;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	889b      	ldrh	r3, [r3, #4]
 8003822:	3301      	adds	r3, #1
 8003824:	81fb      	strh	r3, [r7, #14]
	if(t_next >= p_ring_buffer->max_length)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	891b      	ldrh	r3, [r3, #8]
 800382a:	89fa      	ldrh	r2, [r7, #14]
 800382c:	429a      	cmp	r2, r3
 800382e:	d301      	bcc.n	8003834 <RING_BUFFER_Push+0x22>
		t_next = 0;
 8003830:	2300      	movs	r3, #0
 8003832:	81fb      	strh	r3, [r7, #14]

	if(t_next == p_ring_buffer->tail)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	88db      	ldrh	r3, [r3, #6]
 8003838:	89fa      	ldrh	r2, [r7, #14]
 800383a:	429a      	cmp	r2, r3
 800383c:	d102      	bne.n	8003844 <RING_BUFFER_Push+0x32>
		return -1;
 800383e:	f04f 33ff 	mov.w	r3, #4294967295
 8003842:	e00a      	b.n	800385a <RING_BUFFER_Push+0x48>

	p_ring_buffer->buffer[p_ring_buffer->head] = p_data;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	8892      	ldrh	r2, [r2, #4]
 800384c:	4413      	add	r3, r2
 800384e:	78fa      	ldrb	r2, [r7, #3]
 8003850:	701a      	strb	r2, [r3, #0]
	p_ring_buffer->head = t_next;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	89fa      	ldrh	r2, [r7, #14]
 8003856:	809a      	strh	r2, [r3, #4]

	return 0;
 8003858:	2300      	movs	r3, #0
}
 800385a:	4618      	mov	r0, r3
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <RING_BUFFER_Pop>:

int8_t RING_BUFFER_Pop(RING_BUFFER_HandleTypeDef *p_ring_buffer, uint8_t * p_data){
 8003866:	b480      	push	{r7}
 8003868:	b085      	sub	sp, #20
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
 800386e:	6039      	str	r1, [r7, #0]
	uint16_t t_next;

	if(p_ring_buffer->tail == p_ring_buffer->head)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	88da      	ldrh	r2, [r3, #6]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	889b      	ldrh	r3, [r3, #4]
 8003878:	429a      	cmp	r2, r3
 800387a:	d102      	bne.n	8003882 <RING_BUFFER_Pop+0x1c>
		return -1;
 800387c:	f04f 33ff 	mov.w	r3, #4294967295
 8003880:	e016      	b.n	80038b0 <RING_BUFFER_Pop+0x4a>

	t_next = p_ring_buffer->tail + 1;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	88db      	ldrh	r3, [r3, #6]
 8003886:	3301      	adds	r3, #1
 8003888:	81fb      	strh	r3, [r7, #14]
	if(t_next >= p_ring_buffer->max_length)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	891b      	ldrh	r3, [r3, #8]
 800388e:	89fa      	ldrh	r2, [r7, #14]
 8003890:	429a      	cmp	r2, r3
 8003892:	d301      	bcc.n	8003898 <RING_BUFFER_Pop+0x32>
		t_next = 0;
 8003894:	2300      	movs	r3, #0
 8003896:	81fb      	strh	r3, [r7, #14]

	*p_data = p_ring_buffer->buffer[p_ring_buffer->tail];
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	88d2      	ldrh	r2, [r2, #6]
 80038a0:	4413      	add	r3, r2
 80038a2:	781a      	ldrb	r2, [r3, #0]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	701a      	strb	r2, [r3, #0]
	p_ring_buffer->tail = t_next;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	89fa      	ldrh	r2, [r7, #14]
 80038ac:	80da      	strh	r2, [r3, #6]

	return 0;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3714      	adds	r7, #20
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <RING_BUFFER_Available>:

uint16_t RING_BUFFER_Available(RING_BUFFER_HandleTypeDef *p_ring_buffer){
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
//	} else if(p_ring_buffer->head < p_ring_buffer->tail){
//		return p_ring_buffer->max_length - (p_ring_buffer->head - p_ring_buffer->tail);
//	} else if(p_ring_buffer->head == p_ring_buffer->tail){
//		return 0;
//	}
	return (p_ring_buffer->head == p_ring_buffer->tail) ? 0 : 1;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	889a      	ldrh	r2, [r3, #4]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	88db      	ldrh	r3, [r3, #6]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	bf14      	ite	ne
 80038d0:	2301      	movne	r3, #1
 80038d2:	2300      	moveq	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	b29b      	uxth	r3, r3
}
 80038d8:	4618      	mov	r0, r3
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <UART_Init>:
static uint8_t uart_buffer[UART_MAX_LEN];
RING_BUFFER_HandleTypeDef uart_ring_buffer;

extern UART_HandleTypeDef huart2;

void UART_Init(){
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
	RING_BUFFER_Init(&uart_ring_buffer, uart_buffer, UART_MAX_LEN);
 80038e8:	22ff      	movs	r2, #255	; 0xff
 80038ea:	4903      	ldr	r1, [pc, #12]	; (80038f8 <UART_Init+0x14>)
 80038ec:	4803      	ldr	r0, [pc, #12]	; (80038fc <UART_Init+0x18>)
 80038ee:	f7ff ff77 	bl	80037e0 <RING_BUFFER_Init>
}
 80038f2:	bf00      	nop
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000974 	.word	0x20000974
 80038fc:	20000a74 	.word	0x20000a74

08003900 <UART_Receive>:

void UART_Receive(uint8_t Rx_Buffer){
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	71fb      	strb	r3, [r7, #7]
	RING_BUFFER_Push(&uart_ring_buffer, Rx_Buffer);
 800390a:	79fb      	ldrb	r3, [r7, #7]
 800390c:	4619      	mov	r1, r3
 800390e:	4803      	ldr	r0, [pc, #12]	; (800391c <UART_Receive+0x1c>)
 8003910:	f7ff ff7f 	bl	8003812 <RING_BUFFER_Push>
}
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	20000a74 	.word	0x20000a74

08003920 <UART_Handle>:

__weak void UART_Handle(){
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
	if(UART_Available() != 0){
 8003926:	f000 f81f 	bl	8003968 <UART_Available>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d007      	beq.n	8003940 <UART_Handle+0x20>
		uint8_t t_data = UART_Read();
 8003930:	f000 f80a 	bl	8003948 <UART_Read>
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
		FRAME_SYNC_Receive(t_data);
 8003938:	79fb      	ldrb	r3, [r7, #7]
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff fd9a 	bl	8003474 <FRAME_SYNC_Receive>
	}
}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <UART_Read>:

uint8_t UART_Read(){
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
	uint8_t t_data;
	RING_BUFFER_Pop(&uart_ring_buffer, &t_data);
 800394e:	1dfb      	adds	r3, r7, #7
 8003950:	4619      	mov	r1, r3
 8003952:	4804      	ldr	r0, [pc, #16]	; (8003964 <UART_Read+0x1c>)
 8003954:	f7ff ff87 	bl	8003866 <RING_BUFFER_Pop>
	return t_data;
 8003958:	79fb      	ldrb	r3, [r7, #7]
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	20000a74 	.word	0x20000a74

08003968 <UART_Available>:

uint16_t UART_Available(){
 8003968:	b580      	push	{r7, lr}
 800396a:	af00      	add	r7, sp, #0
	return RING_BUFFER_Available(&uart_ring_buffer);
 800396c:	4802      	ldr	r0, [pc, #8]	; (8003978 <UART_Available+0x10>)
 800396e:	f7ff ffa5 	bl	80038bc <RING_BUFFER_Available>
 8003972:	4603      	mov	r3, r0
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	20000a74 	.word	0x20000a74

0800397c <__errno>:
 800397c:	4b01      	ldr	r3, [pc, #4]	; (8003984 <__errno+0x8>)
 800397e:	6818      	ldr	r0, [r3, #0]
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	2000000c 	.word	0x2000000c

08003988 <__libc_init_array>:
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	4d0d      	ldr	r5, [pc, #52]	; (80039c0 <__libc_init_array+0x38>)
 800398c:	4c0d      	ldr	r4, [pc, #52]	; (80039c4 <__libc_init_array+0x3c>)
 800398e:	1b64      	subs	r4, r4, r5
 8003990:	10a4      	asrs	r4, r4, #2
 8003992:	2600      	movs	r6, #0
 8003994:	42a6      	cmp	r6, r4
 8003996:	d109      	bne.n	80039ac <__libc_init_array+0x24>
 8003998:	4d0b      	ldr	r5, [pc, #44]	; (80039c8 <__libc_init_array+0x40>)
 800399a:	4c0c      	ldr	r4, [pc, #48]	; (80039cc <__libc_init_array+0x44>)
 800399c:	f001 fa78 	bl	8004e90 <_init>
 80039a0:	1b64      	subs	r4, r4, r5
 80039a2:	10a4      	asrs	r4, r4, #2
 80039a4:	2600      	movs	r6, #0
 80039a6:	42a6      	cmp	r6, r4
 80039a8:	d105      	bne.n	80039b6 <__libc_init_array+0x2e>
 80039aa:	bd70      	pop	{r4, r5, r6, pc}
 80039ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80039b0:	4798      	blx	r3
 80039b2:	3601      	adds	r6, #1
 80039b4:	e7ee      	b.n	8003994 <__libc_init_array+0xc>
 80039b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ba:	4798      	blx	r3
 80039bc:	3601      	adds	r6, #1
 80039be:	e7f2      	b.n	80039a6 <__libc_init_array+0x1e>
 80039c0:	080050fc 	.word	0x080050fc
 80039c4:	080050fc 	.word	0x080050fc
 80039c8:	080050fc 	.word	0x080050fc
 80039cc:	08005100 	.word	0x08005100

080039d0 <memcpy>:
 80039d0:	440a      	add	r2, r1
 80039d2:	4291      	cmp	r1, r2
 80039d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80039d8:	d100      	bne.n	80039dc <memcpy+0xc>
 80039da:	4770      	bx	lr
 80039dc:	b510      	push	{r4, lr}
 80039de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039e6:	4291      	cmp	r1, r2
 80039e8:	d1f9      	bne.n	80039de <memcpy+0xe>
 80039ea:	bd10      	pop	{r4, pc}

080039ec <memset>:
 80039ec:	4402      	add	r2, r0
 80039ee:	4603      	mov	r3, r0
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d100      	bne.n	80039f6 <memset+0xa>
 80039f4:	4770      	bx	lr
 80039f6:	f803 1b01 	strb.w	r1, [r3], #1
 80039fa:	e7f9      	b.n	80039f0 <memset+0x4>

080039fc <siprintf>:
 80039fc:	b40e      	push	{r1, r2, r3}
 80039fe:	b500      	push	{lr}
 8003a00:	b09c      	sub	sp, #112	; 0x70
 8003a02:	ab1d      	add	r3, sp, #116	; 0x74
 8003a04:	9002      	str	r0, [sp, #8]
 8003a06:	9006      	str	r0, [sp, #24]
 8003a08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003a0c:	4809      	ldr	r0, [pc, #36]	; (8003a34 <siprintf+0x38>)
 8003a0e:	9107      	str	r1, [sp, #28]
 8003a10:	9104      	str	r1, [sp, #16]
 8003a12:	4909      	ldr	r1, [pc, #36]	; (8003a38 <siprintf+0x3c>)
 8003a14:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a18:	9105      	str	r1, [sp, #20]
 8003a1a:	6800      	ldr	r0, [r0, #0]
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	a902      	add	r1, sp, #8
 8003a20:	f000 fa02 	bl	8003e28 <_svfiprintf_r>
 8003a24:	9b02      	ldr	r3, [sp, #8]
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
 8003a2a:	b01c      	add	sp, #112	; 0x70
 8003a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a30:	b003      	add	sp, #12
 8003a32:	4770      	bx	lr
 8003a34:	2000000c 	.word	0x2000000c
 8003a38:	ffff0208 	.word	0xffff0208

08003a3c <strcat>:
 8003a3c:	b510      	push	{r4, lr}
 8003a3e:	4602      	mov	r2, r0
 8003a40:	7814      	ldrb	r4, [r2, #0]
 8003a42:	4613      	mov	r3, r2
 8003a44:	3201      	adds	r2, #1
 8003a46:	2c00      	cmp	r4, #0
 8003a48:	d1fa      	bne.n	8003a40 <strcat+0x4>
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003a50:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003a54:	2a00      	cmp	r2, #0
 8003a56:	d1f9      	bne.n	8003a4c <strcat+0x10>
 8003a58:	bd10      	pop	{r4, pc}

08003a5a <strstr>:
 8003a5a:	780a      	ldrb	r2, [r1, #0]
 8003a5c:	b570      	push	{r4, r5, r6, lr}
 8003a5e:	b96a      	cbnz	r2, 8003a7c <strstr+0x22>
 8003a60:	bd70      	pop	{r4, r5, r6, pc}
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d109      	bne.n	8003a7a <strstr+0x20>
 8003a66:	460c      	mov	r4, r1
 8003a68:	4605      	mov	r5, r0
 8003a6a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0f6      	beq.n	8003a60 <strstr+0x6>
 8003a72:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003a76:	429e      	cmp	r6, r3
 8003a78:	d0f7      	beq.n	8003a6a <strstr+0x10>
 8003a7a:	3001      	adds	r0, #1
 8003a7c:	7803      	ldrb	r3, [r0, #0]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ef      	bne.n	8003a62 <strstr+0x8>
 8003a82:	4618      	mov	r0, r3
 8003a84:	e7ec      	b.n	8003a60 <strstr+0x6>
	...

08003a88 <strtok>:
 8003a88:	4b16      	ldr	r3, [pc, #88]	; (8003ae4 <strtok+0x5c>)
 8003a8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003a8c:	681e      	ldr	r6, [r3, #0]
 8003a8e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8003a90:	4605      	mov	r5, r0
 8003a92:	b9fc      	cbnz	r4, 8003ad4 <strtok+0x4c>
 8003a94:	2050      	movs	r0, #80	; 0x50
 8003a96:	9101      	str	r1, [sp, #4]
 8003a98:	f000 f882 	bl	8003ba0 <malloc>
 8003a9c:	9901      	ldr	r1, [sp, #4]
 8003a9e:	65b0      	str	r0, [r6, #88]	; 0x58
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	b920      	cbnz	r0, 8003aae <strtok+0x26>
 8003aa4:	4b10      	ldr	r3, [pc, #64]	; (8003ae8 <strtok+0x60>)
 8003aa6:	4811      	ldr	r0, [pc, #68]	; (8003aec <strtok+0x64>)
 8003aa8:	2157      	movs	r1, #87	; 0x57
 8003aaa:	f000 f849 	bl	8003b40 <__assert_func>
 8003aae:	e9c0 4400 	strd	r4, r4, [r0]
 8003ab2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003ab6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003aba:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8003abe:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8003ac2:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003ac6:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8003aca:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8003ace:	6184      	str	r4, [r0, #24]
 8003ad0:	7704      	strb	r4, [r0, #28]
 8003ad2:	6244      	str	r4, [r0, #36]	; 0x24
 8003ad4:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	4628      	mov	r0, r5
 8003ada:	b002      	add	sp, #8
 8003adc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003ae0:	f000 b806 	b.w	8003af0 <__strtok_r>
 8003ae4:	2000000c 	.word	0x2000000c
 8003ae8:	08004fb0 	.word	0x08004fb0
 8003aec:	08004fc7 	.word	0x08004fc7

08003af0 <__strtok_r>:
 8003af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003af2:	b908      	cbnz	r0, 8003af8 <__strtok_r+0x8>
 8003af4:	6810      	ldr	r0, [r2, #0]
 8003af6:	b188      	cbz	r0, 8003b1c <__strtok_r+0x2c>
 8003af8:	4604      	mov	r4, r0
 8003afa:	4620      	mov	r0, r4
 8003afc:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003b00:	460f      	mov	r7, r1
 8003b02:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003b06:	b91e      	cbnz	r6, 8003b10 <__strtok_r+0x20>
 8003b08:	b965      	cbnz	r5, 8003b24 <__strtok_r+0x34>
 8003b0a:	6015      	str	r5, [r2, #0]
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	e005      	b.n	8003b1c <__strtok_r+0x2c>
 8003b10:	42b5      	cmp	r5, r6
 8003b12:	d1f6      	bne.n	8003b02 <__strtok_r+0x12>
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f0      	bne.n	8003afa <__strtok_r+0xa>
 8003b18:	6014      	str	r4, [r2, #0]
 8003b1a:	7003      	strb	r3, [r0, #0]
 8003b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b1e:	461c      	mov	r4, r3
 8003b20:	e00c      	b.n	8003b3c <__strtok_r+0x4c>
 8003b22:	b915      	cbnz	r5, 8003b2a <__strtok_r+0x3a>
 8003b24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003b28:	460e      	mov	r6, r1
 8003b2a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8003b2e:	42ab      	cmp	r3, r5
 8003b30:	d1f7      	bne.n	8003b22 <__strtok_r+0x32>
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f3      	beq.n	8003b1e <__strtok_r+0x2e>
 8003b36:	2300      	movs	r3, #0
 8003b38:	f804 3c01 	strb.w	r3, [r4, #-1]
 8003b3c:	6014      	str	r4, [r2, #0]
 8003b3e:	e7ed      	b.n	8003b1c <__strtok_r+0x2c>

08003b40 <__assert_func>:
 8003b40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b42:	4614      	mov	r4, r2
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <__assert_func+0x2c>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4605      	mov	r5, r0
 8003b4c:	68d8      	ldr	r0, [r3, #12]
 8003b4e:	b14c      	cbz	r4, 8003b64 <__assert_func+0x24>
 8003b50:	4b07      	ldr	r3, [pc, #28]	; (8003b70 <__assert_func+0x30>)
 8003b52:	9100      	str	r1, [sp, #0]
 8003b54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003b58:	4906      	ldr	r1, [pc, #24]	; (8003b74 <__assert_func+0x34>)
 8003b5a:	462b      	mov	r3, r5
 8003b5c:	f000 f80e 	bl	8003b7c <fiprintf>
 8003b60:	f000 fe20 	bl	80047a4 <abort>
 8003b64:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <__assert_func+0x38>)
 8003b66:	461c      	mov	r4, r3
 8003b68:	e7f3      	b.n	8003b52 <__assert_func+0x12>
 8003b6a:	bf00      	nop
 8003b6c:	2000000c 	.word	0x2000000c
 8003b70:	08005024 	.word	0x08005024
 8003b74:	08005031 	.word	0x08005031
 8003b78:	0800505f 	.word	0x0800505f

08003b7c <fiprintf>:
 8003b7c:	b40e      	push	{r1, r2, r3}
 8003b7e:	b503      	push	{r0, r1, lr}
 8003b80:	4601      	mov	r1, r0
 8003b82:	ab03      	add	r3, sp, #12
 8003b84:	4805      	ldr	r0, [pc, #20]	; (8003b9c <fiprintf+0x20>)
 8003b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b8a:	6800      	ldr	r0, [r0, #0]
 8003b8c:	9301      	str	r3, [sp, #4]
 8003b8e:	f000 fa75 	bl	800407c <_vfiprintf_r>
 8003b92:	b002      	add	sp, #8
 8003b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b98:	b003      	add	sp, #12
 8003b9a:	4770      	bx	lr
 8003b9c:	2000000c 	.word	0x2000000c

08003ba0 <malloc>:
 8003ba0:	4b02      	ldr	r3, [pc, #8]	; (8003bac <malloc+0xc>)
 8003ba2:	4601      	mov	r1, r0
 8003ba4:	6818      	ldr	r0, [r3, #0]
 8003ba6:	f000 b86f 	b.w	8003c88 <_malloc_r>
 8003baa:	bf00      	nop
 8003bac:	2000000c 	.word	0x2000000c

08003bb0 <_free_r>:
 8003bb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	d044      	beq.n	8003c40 <_free_r+0x90>
 8003bb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bba:	9001      	str	r0, [sp, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f1a1 0404 	sub.w	r4, r1, #4
 8003bc2:	bfb8      	it	lt
 8003bc4:	18e4      	addlt	r4, r4, r3
 8003bc6:	f001 f82f 	bl	8004c28 <__malloc_lock>
 8003bca:	4a1e      	ldr	r2, [pc, #120]	; (8003c44 <_free_r+0x94>)
 8003bcc:	9801      	ldr	r0, [sp, #4]
 8003bce:	6813      	ldr	r3, [r2, #0]
 8003bd0:	b933      	cbnz	r3, 8003be0 <_free_r+0x30>
 8003bd2:	6063      	str	r3, [r4, #4]
 8003bd4:	6014      	str	r4, [r2, #0]
 8003bd6:	b003      	add	sp, #12
 8003bd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003bdc:	f001 b82a 	b.w	8004c34 <__malloc_unlock>
 8003be0:	42a3      	cmp	r3, r4
 8003be2:	d908      	bls.n	8003bf6 <_free_r+0x46>
 8003be4:	6825      	ldr	r5, [r4, #0]
 8003be6:	1961      	adds	r1, r4, r5
 8003be8:	428b      	cmp	r3, r1
 8003bea:	bf01      	itttt	eq
 8003bec:	6819      	ldreq	r1, [r3, #0]
 8003bee:	685b      	ldreq	r3, [r3, #4]
 8003bf0:	1949      	addeq	r1, r1, r5
 8003bf2:	6021      	streq	r1, [r4, #0]
 8003bf4:	e7ed      	b.n	8003bd2 <_free_r+0x22>
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	b10b      	cbz	r3, 8003c00 <_free_r+0x50>
 8003bfc:	42a3      	cmp	r3, r4
 8003bfe:	d9fa      	bls.n	8003bf6 <_free_r+0x46>
 8003c00:	6811      	ldr	r1, [r2, #0]
 8003c02:	1855      	adds	r5, r2, r1
 8003c04:	42a5      	cmp	r5, r4
 8003c06:	d10b      	bne.n	8003c20 <_free_r+0x70>
 8003c08:	6824      	ldr	r4, [r4, #0]
 8003c0a:	4421      	add	r1, r4
 8003c0c:	1854      	adds	r4, r2, r1
 8003c0e:	42a3      	cmp	r3, r4
 8003c10:	6011      	str	r1, [r2, #0]
 8003c12:	d1e0      	bne.n	8003bd6 <_free_r+0x26>
 8003c14:	681c      	ldr	r4, [r3, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	6053      	str	r3, [r2, #4]
 8003c1a:	4421      	add	r1, r4
 8003c1c:	6011      	str	r1, [r2, #0]
 8003c1e:	e7da      	b.n	8003bd6 <_free_r+0x26>
 8003c20:	d902      	bls.n	8003c28 <_free_r+0x78>
 8003c22:	230c      	movs	r3, #12
 8003c24:	6003      	str	r3, [r0, #0]
 8003c26:	e7d6      	b.n	8003bd6 <_free_r+0x26>
 8003c28:	6825      	ldr	r5, [r4, #0]
 8003c2a:	1961      	adds	r1, r4, r5
 8003c2c:	428b      	cmp	r3, r1
 8003c2e:	bf04      	itt	eq
 8003c30:	6819      	ldreq	r1, [r3, #0]
 8003c32:	685b      	ldreq	r3, [r3, #4]
 8003c34:	6063      	str	r3, [r4, #4]
 8003c36:	bf04      	itt	eq
 8003c38:	1949      	addeq	r1, r1, r5
 8003c3a:	6021      	streq	r1, [r4, #0]
 8003c3c:	6054      	str	r4, [r2, #4]
 8003c3e:	e7ca      	b.n	8003bd6 <_free_r+0x26>
 8003c40:	b003      	add	sp, #12
 8003c42:	bd30      	pop	{r4, r5, pc}
 8003c44:	20000a80 	.word	0x20000a80

08003c48 <sbrk_aligned>:
 8003c48:	b570      	push	{r4, r5, r6, lr}
 8003c4a:	4e0e      	ldr	r6, [pc, #56]	; (8003c84 <sbrk_aligned+0x3c>)
 8003c4c:	460c      	mov	r4, r1
 8003c4e:	6831      	ldr	r1, [r6, #0]
 8003c50:	4605      	mov	r5, r0
 8003c52:	b911      	cbnz	r1, 8003c5a <sbrk_aligned+0x12>
 8003c54:	f000 fcd6 	bl	8004604 <_sbrk_r>
 8003c58:	6030      	str	r0, [r6, #0]
 8003c5a:	4621      	mov	r1, r4
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	f000 fcd1 	bl	8004604 <_sbrk_r>
 8003c62:	1c43      	adds	r3, r0, #1
 8003c64:	d00a      	beq.n	8003c7c <sbrk_aligned+0x34>
 8003c66:	1cc4      	adds	r4, r0, #3
 8003c68:	f024 0403 	bic.w	r4, r4, #3
 8003c6c:	42a0      	cmp	r0, r4
 8003c6e:	d007      	beq.n	8003c80 <sbrk_aligned+0x38>
 8003c70:	1a21      	subs	r1, r4, r0
 8003c72:	4628      	mov	r0, r5
 8003c74:	f000 fcc6 	bl	8004604 <_sbrk_r>
 8003c78:	3001      	adds	r0, #1
 8003c7a:	d101      	bne.n	8003c80 <sbrk_aligned+0x38>
 8003c7c:	f04f 34ff 	mov.w	r4, #4294967295
 8003c80:	4620      	mov	r0, r4
 8003c82:	bd70      	pop	{r4, r5, r6, pc}
 8003c84:	20000a84 	.word	0x20000a84

08003c88 <_malloc_r>:
 8003c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c8c:	1ccd      	adds	r5, r1, #3
 8003c8e:	f025 0503 	bic.w	r5, r5, #3
 8003c92:	3508      	adds	r5, #8
 8003c94:	2d0c      	cmp	r5, #12
 8003c96:	bf38      	it	cc
 8003c98:	250c      	movcc	r5, #12
 8003c9a:	2d00      	cmp	r5, #0
 8003c9c:	4607      	mov	r7, r0
 8003c9e:	db01      	blt.n	8003ca4 <_malloc_r+0x1c>
 8003ca0:	42a9      	cmp	r1, r5
 8003ca2:	d905      	bls.n	8003cb0 <_malloc_r+0x28>
 8003ca4:	230c      	movs	r3, #12
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	2600      	movs	r6, #0
 8003caa:	4630      	mov	r0, r6
 8003cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cb0:	4e2e      	ldr	r6, [pc, #184]	; (8003d6c <_malloc_r+0xe4>)
 8003cb2:	f000 ffb9 	bl	8004c28 <__malloc_lock>
 8003cb6:	6833      	ldr	r3, [r6, #0]
 8003cb8:	461c      	mov	r4, r3
 8003cba:	bb34      	cbnz	r4, 8003d0a <_malloc_r+0x82>
 8003cbc:	4629      	mov	r1, r5
 8003cbe:	4638      	mov	r0, r7
 8003cc0:	f7ff ffc2 	bl	8003c48 <sbrk_aligned>
 8003cc4:	1c43      	adds	r3, r0, #1
 8003cc6:	4604      	mov	r4, r0
 8003cc8:	d14d      	bne.n	8003d66 <_malloc_r+0xde>
 8003cca:	6834      	ldr	r4, [r6, #0]
 8003ccc:	4626      	mov	r6, r4
 8003cce:	2e00      	cmp	r6, #0
 8003cd0:	d140      	bne.n	8003d54 <_malloc_r+0xcc>
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	4631      	mov	r1, r6
 8003cd6:	4638      	mov	r0, r7
 8003cd8:	eb04 0803 	add.w	r8, r4, r3
 8003cdc:	f000 fc92 	bl	8004604 <_sbrk_r>
 8003ce0:	4580      	cmp	r8, r0
 8003ce2:	d13a      	bne.n	8003d5a <_malloc_r+0xd2>
 8003ce4:	6821      	ldr	r1, [r4, #0]
 8003ce6:	3503      	adds	r5, #3
 8003ce8:	1a6d      	subs	r5, r5, r1
 8003cea:	f025 0503 	bic.w	r5, r5, #3
 8003cee:	3508      	adds	r5, #8
 8003cf0:	2d0c      	cmp	r5, #12
 8003cf2:	bf38      	it	cc
 8003cf4:	250c      	movcc	r5, #12
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	4638      	mov	r0, r7
 8003cfa:	f7ff ffa5 	bl	8003c48 <sbrk_aligned>
 8003cfe:	3001      	adds	r0, #1
 8003d00:	d02b      	beq.n	8003d5a <_malloc_r+0xd2>
 8003d02:	6823      	ldr	r3, [r4, #0]
 8003d04:	442b      	add	r3, r5
 8003d06:	6023      	str	r3, [r4, #0]
 8003d08:	e00e      	b.n	8003d28 <_malloc_r+0xa0>
 8003d0a:	6822      	ldr	r2, [r4, #0]
 8003d0c:	1b52      	subs	r2, r2, r5
 8003d0e:	d41e      	bmi.n	8003d4e <_malloc_r+0xc6>
 8003d10:	2a0b      	cmp	r2, #11
 8003d12:	d916      	bls.n	8003d42 <_malloc_r+0xba>
 8003d14:	1961      	adds	r1, r4, r5
 8003d16:	42a3      	cmp	r3, r4
 8003d18:	6025      	str	r5, [r4, #0]
 8003d1a:	bf18      	it	ne
 8003d1c:	6059      	strne	r1, [r3, #4]
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	bf08      	it	eq
 8003d22:	6031      	streq	r1, [r6, #0]
 8003d24:	5162      	str	r2, [r4, r5]
 8003d26:	604b      	str	r3, [r1, #4]
 8003d28:	4638      	mov	r0, r7
 8003d2a:	f104 060b 	add.w	r6, r4, #11
 8003d2e:	f000 ff81 	bl	8004c34 <__malloc_unlock>
 8003d32:	f026 0607 	bic.w	r6, r6, #7
 8003d36:	1d23      	adds	r3, r4, #4
 8003d38:	1af2      	subs	r2, r6, r3
 8003d3a:	d0b6      	beq.n	8003caa <_malloc_r+0x22>
 8003d3c:	1b9b      	subs	r3, r3, r6
 8003d3e:	50a3      	str	r3, [r4, r2]
 8003d40:	e7b3      	b.n	8003caa <_malloc_r+0x22>
 8003d42:	6862      	ldr	r2, [r4, #4]
 8003d44:	42a3      	cmp	r3, r4
 8003d46:	bf0c      	ite	eq
 8003d48:	6032      	streq	r2, [r6, #0]
 8003d4a:	605a      	strne	r2, [r3, #4]
 8003d4c:	e7ec      	b.n	8003d28 <_malloc_r+0xa0>
 8003d4e:	4623      	mov	r3, r4
 8003d50:	6864      	ldr	r4, [r4, #4]
 8003d52:	e7b2      	b.n	8003cba <_malloc_r+0x32>
 8003d54:	4634      	mov	r4, r6
 8003d56:	6876      	ldr	r6, [r6, #4]
 8003d58:	e7b9      	b.n	8003cce <_malloc_r+0x46>
 8003d5a:	230c      	movs	r3, #12
 8003d5c:	603b      	str	r3, [r7, #0]
 8003d5e:	4638      	mov	r0, r7
 8003d60:	f000 ff68 	bl	8004c34 <__malloc_unlock>
 8003d64:	e7a1      	b.n	8003caa <_malloc_r+0x22>
 8003d66:	6025      	str	r5, [r4, #0]
 8003d68:	e7de      	b.n	8003d28 <_malloc_r+0xa0>
 8003d6a:	bf00      	nop
 8003d6c:	20000a80 	.word	0x20000a80

08003d70 <__ssputs_r>:
 8003d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d74:	688e      	ldr	r6, [r1, #8]
 8003d76:	429e      	cmp	r6, r3
 8003d78:	4682      	mov	sl, r0
 8003d7a:	460c      	mov	r4, r1
 8003d7c:	4690      	mov	r8, r2
 8003d7e:	461f      	mov	r7, r3
 8003d80:	d838      	bhi.n	8003df4 <__ssputs_r+0x84>
 8003d82:	898a      	ldrh	r2, [r1, #12]
 8003d84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d88:	d032      	beq.n	8003df0 <__ssputs_r+0x80>
 8003d8a:	6825      	ldr	r5, [r4, #0]
 8003d8c:	6909      	ldr	r1, [r1, #16]
 8003d8e:	eba5 0901 	sub.w	r9, r5, r1
 8003d92:	6965      	ldr	r5, [r4, #20]
 8003d94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d98:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d9c:	3301      	adds	r3, #1
 8003d9e:	444b      	add	r3, r9
 8003da0:	106d      	asrs	r5, r5, #1
 8003da2:	429d      	cmp	r5, r3
 8003da4:	bf38      	it	cc
 8003da6:	461d      	movcc	r5, r3
 8003da8:	0553      	lsls	r3, r2, #21
 8003daa:	d531      	bpl.n	8003e10 <__ssputs_r+0xa0>
 8003dac:	4629      	mov	r1, r5
 8003dae:	f7ff ff6b 	bl	8003c88 <_malloc_r>
 8003db2:	4606      	mov	r6, r0
 8003db4:	b950      	cbnz	r0, 8003dcc <__ssputs_r+0x5c>
 8003db6:	230c      	movs	r3, #12
 8003db8:	f8ca 3000 	str.w	r3, [sl]
 8003dbc:	89a3      	ldrh	r3, [r4, #12]
 8003dbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dc2:	81a3      	strh	r3, [r4, #12]
 8003dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8003dc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dcc:	6921      	ldr	r1, [r4, #16]
 8003dce:	464a      	mov	r2, r9
 8003dd0:	f7ff fdfe 	bl	80039d0 <memcpy>
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003dda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dde:	81a3      	strh	r3, [r4, #12]
 8003de0:	6126      	str	r6, [r4, #16]
 8003de2:	6165      	str	r5, [r4, #20]
 8003de4:	444e      	add	r6, r9
 8003de6:	eba5 0509 	sub.w	r5, r5, r9
 8003dea:	6026      	str	r6, [r4, #0]
 8003dec:	60a5      	str	r5, [r4, #8]
 8003dee:	463e      	mov	r6, r7
 8003df0:	42be      	cmp	r6, r7
 8003df2:	d900      	bls.n	8003df6 <__ssputs_r+0x86>
 8003df4:	463e      	mov	r6, r7
 8003df6:	6820      	ldr	r0, [r4, #0]
 8003df8:	4632      	mov	r2, r6
 8003dfa:	4641      	mov	r1, r8
 8003dfc:	f000 fefa 	bl	8004bf4 <memmove>
 8003e00:	68a3      	ldr	r3, [r4, #8]
 8003e02:	1b9b      	subs	r3, r3, r6
 8003e04:	60a3      	str	r3, [r4, #8]
 8003e06:	6823      	ldr	r3, [r4, #0]
 8003e08:	4433      	add	r3, r6
 8003e0a:	6023      	str	r3, [r4, #0]
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	e7db      	b.n	8003dc8 <__ssputs_r+0x58>
 8003e10:	462a      	mov	r2, r5
 8003e12:	f000 ff15 	bl	8004c40 <_realloc_r>
 8003e16:	4606      	mov	r6, r0
 8003e18:	2800      	cmp	r0, #0
 8003e1a:	d1e1      	bne.n	8003de0 <__ssputs_r+0x70>
 8003e1c:	6921      	ldr	r1, [r4, #16]
 8003e1e:	4650      	mov	r0, sl
 8003e20:	f7ff fec6 	bl	8003bb0 <_free_r>
 8003e24:	e7c7      	b.n	8003db6 <__ssputs_r+0x46>
	...

08003e28 <_svfiprintf_r>:
 8003e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e2c:	4698      	mov	r8, r3
 8003e2e:	898b      	ldrh	r3, [r1, #12]
 8003e30:	061b      	lsls	r3, r3, #24
 8003e32:	b09d      	sub	sp, #116	; 0x74
 8003e34:	4607      	mov	r7, r0
 8003e36:	460d      	mov	r5, r1
 8003e38:	4614      	mov	r4, r2
 8003e3a:	d50e      	bpl.n	8003e5a <_svfiprintf_r+0x32>
 8003e3c:	690b      	ldr	r3, [r1, #16]
 8003e3e:	b963      	cbnz	r3, 8003e5a <_svfiprintf_r+0x32>
 8003e40:	2140      	movs	r1, #64	; 0x40
 8003e42:	f7ff ff21 	bl	8003c88 <_malloc_r>
 8003e46:	6028      	str	r0, [r5, #0]
 8003e48:	6128      	str	r0, [r5, #16]
 8003e4a:	b920      	cbnz	r0, 8003e56 <_svfiprintf_r+0x2e>
 8003e4c:	230c      	movs	r3, #12
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	f04f 30ff 	mov.w	r0, #4294967295
 8003e54:	e0d1      	b.n	8003ffa <_svfiprintf_r+0x1d2>
 8003e56:	2340      	movs	r3, #64	; 0x40
 8003e58:	616b      	str	r3, [r5, #20]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8003e5e:	2320      	movs	r3, #32
 8003e60:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e64:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e68:	2330      	movs	r3, #48	; 0x30
 8003e6a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004014 <_svfiprintf_r+0x1ec>
 8003e6e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e72:	f04f 0901 	mov.w	r9, #1
 8003e76:	4623      	mov	r3, r4
 8003e78:	469a      	mov	sl, r3
 8003e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e7e:	b10a      	cbz	r2, 8003e84 <_svfiprintf_r+0x5c>
 8003e80:	2a25      	cmp	r2, #37	; 0x25
 8003e82:	d1f9      	bne.n	8003e78 <_svfiprintf_r+0x50>
 8003e84:	ebba 0b04 	subs.w	fp, sl, r4
 8003e88:	d00b      	beq.n	8003ea2 <_svfiprintf_r+0x7a>
 8003e8a:	465b      	mov	r3, fp
 8003e8c:	4622      	mov	r2, r4
 8003e8e:	4629      	mov	r1, r5
 8003e90:	4638      	mov	r0, r7
 8003e92:	f7ff ff6d 	bl	8003d70 <__ssputs_r>
 8003e96:	3001      	adds	r0, #1
 8003e98:	f000 80aa 	beq.w	8003ff0 <_svfiprintf_r+0x1c8>
 8003e9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e9e:	445a      	add	r2, fp
 8003ea0:	9209      	str	r2, [sp, #36]	; 0x24
 8003ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	f000 80a2 	beq.w	8003ff0 <_svfiprintf_r+0x1c8>
 8003eac:	2300      	movs	r3, #0
 8003eae:	f04f 32ff 	mov.w	r2, #4294967295
 8003eb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003eb6:	f10a 0a01 	add.w	sl, sl, #1
 8003eba:	9304      	str	r3, [sp, #16]
 8003ebc:	9307      	str	r3, [sp, #28]
 8003ebe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ec2:	931a      	str	r3, [sp, #104]	; 0x68
 8003ec4:	4654      	mov	r4, sl
 8003ec6:	2205      	movs	r2, #5
 8003ec8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003ecc:	4851      	ldr	r0, [pc, #324]	; (8004014 <_svfiprintf_r+0x1ec>)
 8003ece:	f7fc f98f 	bl	80001f0 <memchr>
 8003ed2:	9a04      	ldr	r2, [sp, #16]
 8003ed4:	b9d8      	cbnz	r0, 8003f0e <_svfiprintf_r+0xe6>
 8003ed6:	06d0      	lsls	r0, r2, #27
 8003ed8:	bf44      	itt	mi
 8003eda:	2320      	movmi	r3, #32
 8003edc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ee0:	0711      	lsls	r1, r2, #28
 8003ee2:	bf44      	itt	mi
 8003ee4:	232b      	movmi	r3, #43	; 0x2b
 8003ee6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003eea:	f89a 3000 	ldrb.w	r3, [sl]
 8003eee:	2b2a      	cmp	r3, #42	; 0x2a
 8003ef0:	d015      	beq.n	8003f1e <_svfiprintf_r+0xf6>
 8003ef2:	9a07      	ldr	r2, [sp, #28]
 8003ef4:	4654      	mov	r4, sl
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	f04f 0c0a 	mov.w	ip, #10
 8003efc:	4621      	mov	r1, r4
 8003efe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f02:	3b30      	subs	r3, #48	; 0x30
 8003f04:	2b09      	cmp	r3, #9
 8003f06:	d94e      	bls.n	8003fa6 <_svfiprintf_r+0x17e>
 8003f08:	b1b0      	cbz	r0, 8003f38 <_svfiprintf_r+0x110>
 8003f0a:	9207      	str	r2, [sp, #28]
 8003f0c:	e014      	b.n	8003f38 <_svfiprintf_r+0x110>
 8003f0e:	eba0 0308 	sub.w	r3, r0, r8
 8003f12:	fa09 f303 	lsl.w	r3, r9, r3
 8003f16:	4313      	orrs	r3, r2
 8003f18:	9304      	str	r3, [sp, #16]
 8003f1a:	46a2      	mov	sl, r4
 8003f1c:	e7d2      	b.n	8003ec4 <_svfiprintf_r+0x9c>
 8003f1e:	9b03      	ldr	r3, [sp, #12]
 8003f20:	1d19      	adds	r1, r3, #4
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	9103      	str	r1, [sp, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	bfbb      	ittet	lt
 8003f2a:	425b      	neglt	r3, r3
 8003f2c:	f042 0202 	orrlt.w	r2, r2, #2
 8003f30:	9307      	strge	r3, [sp, #28]
 8003f32:	9307      	strlt	r3, [sp, #28]
 8003f34:	bfb8      	it	lt
 8003f36:	9204      	strlt	r2, [sp, #16]
 8003f38:	7823      	ldrb	r3, [r4, #0]
 8003f3a:	2b2e      	cmp	r3, #46	; 0x2e
 8003f3c:	d10c      	bne.n	8003f58 <_svfiprintf_r+0x130>
 8003f3e:	7863      	ldrb	r3, [r4, #1]
 8003f40:	2b2a      	cmp	r3, #42	; 0x2a
 8003f42:	d135      	bne.n	8003fb0 <_svfiprintf_r+0x188>
 8003f44:	9b03      	ldr	r3, [sp, #12]
 8003f46:	1d1a      	adds	r2, r3, #4
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	9203      	str	r2, [sp, #12]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	bfb8      	it	lt
 8003f50:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f54:	3402      	adds	r4, #2
 8003f56:	9305      	str	r3, [sp, #20]
 8003f58:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004024 <_svfiprintf_r+0x1fc>
 8003f5c:	7821      	ldrb	r1, [r4, #0]
 8003f5e:	2203      	movs	r2, #3
 8003f60:	4650      	mov	r0, sl
 8003f62:	f7fc f945 	bl	80001f0 <memchr>
 8003f66:	b140      	cbz	r0, 8003f7a <_svfiprintf_r+0x152>
 8003f68:	2340      	movs	r3, #64	; 0x40
 8003f6a:	eba0 000a 	sub.w	r0, r0, sl
 8003f6e:	fa03 f000 	lsl.w	r0, r3, r0
 8003f72:	9b04      	ldr	r3, [sp, #16]
 8003f74:	4303      	orrs	r3, r0
 8003f76:	3401      	adds	r4, #1
 8003f78:	9304      	str	r3, [sp, #16]
 8003f7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f7e:	4826      	ldr	r0, [pc, #152]	; (8004018 <_svfiprintf_r+0x1f0>)
 8003f80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f84:	2206      	movs	r2, #6
 8003f86:	f7fc f933 	bl	80001f0 <memchr>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d038      	beq.n	8004000 <_svfiprintf_r+0x1d8>
 8003f8e:	4b23      	ldr	r3, [pc, #140]	; (800401c <_svfiprintf_r+0x1f4>)
 8003f90:	bb1b      	cbnz	r3, 8003fda <_svfiprintf_r+0x1b2>
 8003f92:	9b03      	ldr	r3, [sp, #12]
 8003f94:	3307      	adds	r3, #7
 8003f96:	f023 0307 	bic.w	r3, r3, #7
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	9303      	str	r3, [sp, #12]
 8003f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fa0:	4433      	add	r3, r6
 8003fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa4:	e767      	b.n	8003e76 <_svfiprintf_r+0x4e>
 8003fa6:	fb0c 3202 	mla	r2, ip, r2, r3
 8003faa:	460c      	mov	r4, r1
 8003fac:	2001      	movs	r0, #1
 8003fae:	e7a5      	b.n	8003efc <_svfiprintf_r+0xd4>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	3401      	adds	r4, #1
 8003fb4:	9305      	str	r3, [sp, #20]
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	f04f 0c0a 	mov.w	ip, #10
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fc2:	3a30      	subs	r2, #48	; 0x30
 8003fc4:	2a09      	cmp	r2, #9
 8003fc6:	d903      	bls.n	8003fd0 <_svfiprintf_r+0x1a8>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d0c5      	beq.n	8003f58 <_svfiprintf_r+0x130>
 8003fcc:	9105      	str	r1, [sp, #20]
 8003fce:	e7c3      	b.n	8003f58 <_svfiprintf_r+0x130>
 8003fd0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003fd4:	4604      	mov	r4, r0
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e7f0      	b.n	8003fbc <_svfiprintf_r+0x194>
 8003fda:	ab03      	add	r3, sp, #12
 8003fdc:	9300      	str	r3, [sp, #0]
 8003fde:	462a      	mov	r2, r5
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	; (8004020 <_svfiprintf_r+0x1f8>)
 8003fe2:	a904      	add	r1, sp, #16
 8003fe4:	4638      	mov	r0, r7
 8003fe6:	f3af 8000 	nop.w
 8003fea:	1c42      	adds	r2, r0, #1
 8003fec:	4606      	mov	r6, r0
 8003fee:	d1d6      	bne.n	8003f9e <_svfiprintf_r+0x176>
 8003ff0:	89ab      	ldrh	r3, [r5, #12]
 8003ff2:	065b      	lsls	r3, r3, #25
 8003ff4:	f53f af2c 	bmi.w	8003e50 <_svfiprintf_r+0x28>
 8003ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ffa:	b01d      	add	sp, #116	; 0x74
 8003ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004000:	ab03      	add	r3, sp, #12
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	462a      	mov	r2, r5
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <_svfiprintf_r+0x1f8>)
 8004008:	a904      	add	r1, sp, #16
 800400a:	4638      	mov	r0, r7
 800400c:	f000 f9d4 	bl	80043b8 <_printf_i>
 8004010:	e7eb      	b.n	8003fea <_svfiprintf_r+0x1c2>
 8004012:	bf00      	nop
 8004014:	08005060 	.word	0x08005060
 8004018:	0800506a 	.word	0x0800506a
 800401c:	00000000 	.word	0x00000000
 8004020:	08003d71 	.word	0x08003d71
 8004024:	08005066 	.word	0x08005066

08004028 <__sfputc_r>:
 8004028:	6893      	ldr	r3, [r2, #8]
 800402a:	3b01      	subs	r3, #1
 800402c:	2b00      	cmp	r3, #0
 800402e:	b410      	push	{r4}
 8004030:	6093      	str	r3, [r2, #8]
 8004032:	da08      	bge.n	8004046 <__sfputc_r+0x1e>
 8004034:	6994      	ldr	r4, [r2, #24]
 8004036:	42a3      	cmp	r3, r4
 8004038:	db01      	blt.n	800403e <__sfputc_r+0x16>
 800403a:	290a      	cmp	r1, #10
 800403c:	d103      	bne.n	8004046 <__sfputc_r+0x1e>
 800403e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004042:	f000 baef 	b.w	8004624 <__swbuf_r>
 8004046:	6813      	ldr	r3, [r2, #0]
 8004048:	1c58      	adds	r0, r3, #1
 800404a:	6010      	str	r0, [r2, #0]
 800404c:	7019      	strb	r1, [r3, #0]
 800404e:	4608      	mov	r0, r1
 8004050:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004054:	4770      	bx	lr

08004056 <__sfputs_r>:
 8004056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004058:	4606      	mov	r6, r0
 800405a:	460f      	mov	r7, r1
 800405c:	4614      	mov	r4, r2
 800405e:	18d5      	adds	r5, r2, r3
 8004060:	42ac      	cmp	r4, r5
 8004062:	d101      	bne.n	8004068 <__sfputs_r+0x12>
 8004064:	2000      	movs	r0, #0
 8004066:	e007      	b.n	8004078 <__sfputs_r+0x22>
 8004068:	f814 1b01 	ldrb.w	r1, [r4], #1
 800406c:	463a      	mov	r2, r7
 800406e:	4630      	mov	r0, r6
 8004070:	f7ff ffda 	bl	8004028 <__sfputc_r>
 8004074:	1c43      	adds	r3, r0, #1
 8004076:	d1f3      	bne.n	8004060 <__sfputs_r+0xa>
 8004078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800407c <_vfiprintf_r>:
 800407c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004080:	460d      	mov	r5, r1
 8004082:	b09d      	sub	sp, #116	; 0x74
 8004084:	4614      	mov	r4, r2
 8004086:	4698      	mov	r8, r3
 8004088:	4606      	mov	r6, r0
 800408a:	b118      	cbz	r0, 8004094 <_vfiprintf_r+0x18>
 800408c:	6983      	ldr	r3, [r0, #24]
 800408e:	b90b      	cbnz	r3, 8004094 <_vfiprintf_r+0x18>
 8004090:	f000 fcaa 	bl	80049e8 <__sinit>
 8004094:	4b89      	ldr	r3, [pc, #548]	; (80042bc <_vfiprintf_r+0x240>)
 8004096:	429d      	cmp	r5, r3
 8004098:	d11b      	bne.n	80040d2 <_vfiprintf_r+0x56>
 800409a:	6875      	ldr	r5, [r6, #4]
 800409c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800409e:	07d9      	lsls	r1, r3, #31
 80040a0:	d405      	bmi.n	80040ae <_vfiprintf_r+0x32>
 80040a2:	89ab      	ldrh	r3, [r5, #12]
 80040a4:	059a      	lsls	r2, r3, #22
 80040a6:	d402      	bmi.n	80040ae <_vfiprintf_r+0x32>
 80040a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040aa:	f000 fd3b 	bl	8004b24 <__retarget_lock_acquire_recursive>
 80040ae:	89ab      	ldrh	r3, [r5, #12]
 80040b0:	071b      	lsls	r3, r3, #28
 80040b2:	d501      	bpl.n	80040b8 <_vfiprintf_r+0x3c>
 80040b4:	692b      	ldr	r3, [r5, #16]
 80040b6:	b9eb      	cbnz	r3, 80040f4 <_vfiprintf_r+0x78>
 80040b8:	4629      	mov	r1, r5
 80040ba:	4630      	mov	r0, r6
 80040bc:	f000 fb04 	bl	80046c8 <__swsetup_r>
 80040c0:	b1c0      	cbz	r0, 80040f4 <_vfiprintf_r+0x78>
 80040c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80040c4:	07dc      	lsls	r4, r3, #31
 80040c6:	d50e      	bpl.n	80040e6 <_vfiprintf_r+0x6a>
 80040c8:	f04f 30ff 	mov.w	r0, #4294967295
 80040cc:	b01d      	add	sp, #116	; 0x74
 80040ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040d2:	4b7b      	ldr	r3, [pc, #492]	; (80042c0 <_vfiprintf_r+0x244>)
 80040d4:	429d      	cmp	r5, r3
 80040d6:	d101      	bne.n	80040dc <_vfiprintf_r+0x60>
 80040d8:	68b5      	ldr	r5, [r6, #8]
 80040da:	e7df      	b.n	800409c <_vfiprintf_r+0x20>
 80040dc:	4b79      	ldr	r3, [pc, #484]	; (80042c4 <_vfiprintf_r+0x248>)
 80040de:	429d      	cmp	r5, r3
 80040e0:	bf08      	it	eq
 80040e2:	68f5      	ldreq	r5, [r6, #12]
 80040e4:	e7da      	b.n	800409c <_vfiprintf_r+0x20>
 80040e6:	89ab      	ldrh	r3, [r5, #12]
 80040e8:	0598      	lsls	r0, r3, #22
 80040ea:	d4ed      	bmi.n	80040c8 <_vfiprintf_r+0x4c>
 80040ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80040ee:	f000 fd1a 	bl	8004b26 <__retarget_lock_release_recursive>
 80040f2:	e7e9      	b.n	80040c8 <_vfiprintf_r+0x4c>
 80040f4:	2300      	movs	r3, #0
 80040f6:	9309      	str	r3, [sp, #36]	; 0x24
 80040f8:	2320      	movs	r3, #32
 80040fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80040fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004102:	2330      	movs	r3, #48	; 0x30
 8004104:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80042c8 <_vfiprintf_r+0x24c>
 8004108:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800410c:	f04f 0901 	mov.w	r9, #1
 8004110:	4623      	mov	r3, r4
 8004112:	469a      	mov	sl, r3
 8004114:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004118:	b10a      	cbz	r2, 800411e <_vfiprintf_r+0xa2>
 800411a:	2a25      	cmp	r2, #37	; 0x25
 800411c:	d1f9      	bne.n	8004112 <_vfiprintf_r+0x96>
 800411e:	ebba 0b04 	subs.w	fp, sl, r4
 8004122:	d00b      	beq.n	800413c <_vfiprintf_r+0xc0>
 8004124:	465b      	mov	r3, fp
 8004126:	4622      	mov	r2, r4
 8004128:	4629      	mov	r1, r5
 800412a:	4630      	mov	r0, r6
 800412c:	f7ff ff93 	bl	8004056 <__sfputs_r>
 8004130:	3001      	adds	r0, #1
 8004132:	f000 80aa 	beq.w	800428a <_vfiprintf_r+0x20e>
 8004136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004138:	445a      	add	r2, fp
 800413a:	9209      	str	r2, [sp, #36]	; 0x24
 800413c:	f89a 3000 	ldrb.w	r3, [sl]
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 80a2 	beq.w	800428a <_vfiprintf_r+0x20e>
 8004146:	2300      	movs	r3, #0
 8004148:	f04f 32ff 	mov.w	r2, #4294967295
 800414c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004150:	f10a 0a01 	add.w	sl, sl, #1
 8004154:	9304      	str	r3, [sp, #16]
 8004156:	9307      	str	r3, [sp, #28]
 8004158:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800415c:	931a      	str	r3, [sp, #104]	; 0x68
 800415e:	4654      	mov	r4, sl
 8004160:	2205      	movs	r2, #5
 8004162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004166:	4858      	ldr	r0, [pc, #352]	; (80042c8 <_vfiprintf_r+0x24c>)
 8004168:	f7fc f842 	bl	80001f0 <memchr>
 800416c:	9a04      	ldr	r2, [sp, #16]
 800416e:	b9d8      	cbnz	r0, 80041a8 <_vfiprintf_r+0x12c>
 8004170:	06d1      	lsls	r1, r2, #27
 8004172:	bf44      	itt	mi
 8004174:	2320      	movmi	r3, #32
 8004176:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800417a:	0713      	lsls	r3, r2, #28
 800417c:	bf44      	itt	mi
 800417e:	232b      	movmi	r3, #43	; 0x2b
 8004180:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004184:	f89a 3000 	ldrb.w	r3, [sl]
 8004188:	2b2a      	cmp	r3, #42	; 0x2a
 800418a:	d015      	beq.n	80041b8 <_vfiprintf_r+0x13c>
 800418c:	9a07      	ldr	r2, [sp, #28]
 800418e:	4654      	mov	r4, sl
 8004190:	2000      	movs	r0, #0
 8004192:	f04f 0c0a 	mov.w	ip, #10
 8004196:	4621      	mov	r1, r4
 8004198:	f811 3b01 	ldrb.w	r3, [r1], #1
 800419c:	3b30      	subs	r3, #48	; 0x30
 800419e:	2b09      	cmp	r3, #9
 80041a0:	d94e      	bls.n	8004240 <_vfiprintf_r+0x1c4>
 80041a2:	b1b0      	cbz	r0, 80041d2 <_vfiprintf_r+0x156>
 80041a4:	9207      	str	r2, [sp, #28]
 80041a6:	e014      	b.n	80041d2 <_vfiprintf_r+0x156>
 80041a8:	eba0 0308 	sub.w	r3, r0, r8
 80041ac:	fa09 f303 	lsl.w	r3, r9, r3
 80041b0:	4313      	orrs	r3, r2
 80041b2:	9304      	str	r3, [sp, #16]
 80041b4:	46a2      	mov	sl, r4
 80041b6:	e7d2      	b.n	800415e <_vfiprintf_r+0xe2>
 80041b8:	9b03      	ldr	r3, [sp, #12]
 80041ba:	1d19      	adds	r1, r3, #4
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	9103      	str	r1, [sp, #12]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bfbb      	ittet	lt
 80041c4:	425b      	neglt	r3, r3
 80041c6:	f042 0202 	orrlt.w	r2, r2, #2
 80041ca:	9307      	strge	r3, [sp, #28]
 80041cc:	9307      	strlt	r3, [sp, #28]
 80041ce:	bfb8      	it	lt
 80041d0:	9204      	strlt	r2, [sp, #16]
 80041d2:	7823      	ldrb	r3, [r4, #0]
 80041d4:	2b2e      	cmp	r3, #46	; 0x2e
 80041d6:	d10c      	bne.n	80041f2 <_vfiprintf_r+0x176>
 80041d8:	7863      	ldrb	r3, [r4, #1]
 80041da:	2b2a      	cmp	r3, #42	; 0x2a
 80041dc:	d135      	bne.n	800424a <_vfiprintf_r+0x1ce>
 80041de:	9b03      	ldr	r3, [sp, #12]
 80041e0:	1d1a      	adds	r2, r3, #4
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	9203      	str	r2, [sp, #12]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	bfb8      	it	lt
 80041ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80041ee:	3402      	adds	r4, #2
 80041f0:	9305      	str	r3, [sp, #20]
 80041f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80042d8 <_vfiprintf_r+0x25c>
 80041f6:	7821      	ldrb	r1, [r4, #0]
 80041f8:	2203      	movs	r2, #3
 80041fa:	4650      	mov	r0, sl
 80041fc:	f7fb fff8 	bl	80001f0 <memchr>
 8004200:	b140      	cbz	r0, 8004214 <_vfiprintf_r+0x198>
 8004202:	2340      	movs	r3, #64	; 0x40
 8004204:	eba0 000a 	sub.w	r0, r0, sl
 8004208:	fa03 f000 	lsl.w	r0, r3, r0
 800420c:	9b04      	ldr	r3, [sp, #16]
 800420e:	4303      	orrs	r3, r0
 8004210:	3401      	adds	r4, #1
 8004212:	9304      	str	r3, [sp, #16]
 8004214:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004218:	482c      	ldr	r0, [pc, #176]	; (80042cc <_vfiprintf_r+0x250>)
 800421a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800421e:	2206      	movs	r2, #6
 8004220:	f7fb ffe6 	bl	80001f0 <memchr>
 8004224:	2800      	cmp	r0, #0
 8004226:	d03f      	beq.n	80042a8 <_vfiprintf_r+0x22c>
 8004228:	4b29      	ldr	r3, [pc, #164]	; (80042d0 <_vfiprintf_r+0x254>)
 800422a:	bb1b      	cbnz	r3, 8004274 <_vfiprintf_r+0x1f8>
 800422c:	9b03      	ldr	r3, [sp, #12]
 800422e:	3307      	adds	r3, #7
 8004230:	f023 0307 	bic.w	r3, r3, #7
 8004234:	3308      	adds	r3, #8
 8004236:	9303      	str	r3, [sp, #12]
 8004238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800423a:	443b      	add	r3, r7
 800423c:	9309      	str	r3, [sp, #36]	; 0x24
 800423e:	e767      	b.n	8004110 <_vfiprintf_r+0x94>
 8004240:	fb0c 3202 	mla	r2, ip, r2, r3
 8004244:	460c      	mov	r4, r1
 8004246:	2001      	movs	r0, #1
 8004248:	e7a5      	b.n	8004196 <_vfiprintf_r+0x11a>
 800424a:	2300      	movs	r3, #0
 800424c:	3401      	adds	r4, #1
 800424e:	9305      	str	r3, [sp, #20]
 8004250:	4619      	mov	r1, r3
 8004252:	f04f 0c0a 	mov.w	ip, #10
 8004256:	4620      	mov	r0, r4
 8004258:	f810 2b01 	ldrb.w	r2, [r0], #1
 800425c:	3a30      	subs	r2, #48	; 0x30
 800425e:	2a09      	cmp	r2, #9
 8004260:	d903      	bls.n	800426a <_vfiprintf_r+0x1ee>
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0c5      	beq.n	80041f2 <_vfiprintf_r+0x176>
 8004266:	9105      	str	r1, [sp, #20]
 8004268:	e7c3      	b.n	80041f2 <_vfiprintf_r+0x176>
 800426a:	fb0c 2101 	mla	r1, ip, r1, r2
 800426e:	4604      	mov	r4, r0
 8004270:	2301      	movs	r3, #1
 8004272:	e7f0      	b.n	8004256 <_vfiprintf_r+0x1da>
 8004274:	ab03      	add	r3, sp, #12
 8004276:	9300      	str	r3, [sp, #0]
 8004278:	462a      	mov	r2, r5
 800427a:	4b16      	ldr	r3, [pc, #88]	; (80042d4 <_vfiprintf_r+0x258>)
 800427c:	a904      	add	r1, sp, #16
 800427e:	4630      	mov	r0, r6
 8004280:	f3af 8000 	nop.w
 8004284:	4607      	mov	r7, r0
 8004286:	1c78      	adds	r0, r7, #1
 8004288:	d1d6      	bne.n	8004238 <_vfiprintf_r+0x1bc>
 800428a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800428c:	07d9      	lsls	r1, r3, #31
 800428e:	d405      	bmi.n	800429c <_vfiprintf_r+0x220>
 8004290:	89ab      	ldrh	r3, [r5, #12]
 8004292:	059a      	lsls	r2, r3, #22
 8004294:	d402      	bmi.n	800429c <_vfiprintf_r+0x220>
 8004296:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004298:	f000 fc45 	bl	8004b26 <__retarget_lock_release_recursive>
 800429c:	89ab      	ldrh	r3, [r5, #12]
 800429e:	065b      	lsls	r3, r3, #25
 80042a0:	f53f af12 	bmi.w	80040c8 <_vfiprintf_r+0x4c>
 80042a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80042a6:	e711      	b.n	80040cc <_vfiprintf_r+0x50>
 80042a8:	ab03      	add	r3, sp, #12
 80042aa:	9300      	str	r3, [sp, #0]
 80042ac:	462a      	mov	r2, r5
 80042ae:	4b09      	ldr	r3, [pc, #36]	; (80042d4 <_vfiprintf_r+0x258>)
 80042b0:	a904      	add	r1, sp, #16
 80042b2:	4630      	mov	r0, r6
 80042b4:	f000 f880 	bl	80043b8 <_printf_i>
 80042b8:	e7e4      	b.n	8004284 <_vfiprintf_r+0x208>
 80042ba:	bf00      	nop
 80042bc:	080050b4 	.word	0x080050b4
 80042c0:	080050d4 	.word	0x080050d4
 80042c4:	08005094 	.word	0x08005094
 80042c8:	08005060 	.word	0x08005060
 80042cc:	0800506a 	.word	0x0800506a
 80042d0:	00000000 	.word	0x00000000
 80042d4:	08004057 	.word	0x08004057
 80042d8:	08005066 	.word	0x08005066

080042dc <_printf_common>:
 80042dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042e0:	4616      	mov	r6, r2
 80042e2:	4699      	mov	r9, r3
 80042e4:	688a      	ldr	r2, [r1, #8]
 80042e6:	690b      	ldr	r3, [r1, #16]
 80042e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042ec:	4293      	cmp	r3, r2
 80042ee:	bfb8      	it	lt
 80042f0:	4613      	movlt	r3, r2
 80042f2:	6033      	str	r3, [r6, #0]
 80042f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80042f8:	4607      	mov	r7, r0
 80042fa:	460c      	mov	r4, r1
 80042fc:	b10a      	cbz	r2, 8004302 <_printf_common+0x26>
 80042fe:	3301      	adds	r3, #1
 8004300:	6033      	str	r3, [r6, #0]
 8004302:	6823      	ldr	r3, [r4, #0]
 8004304:	0699      	lsls	r1, r3, #26
 8004306:	bf42      	ittt	mi
 8004308:	6833      	ldrmi	r3, [r6, #0]
 800430a:	3302      	addmi	r3, #2
 800430c:	6033      	strmi	r3, [r6, #0]
 800430e:	6825      	ldr	r5, [r4, #0]
 8004310:	f015 0506 	ands.w	r5, r5, #6
 8004314:	d106      	bne.n	8004324 <_printf_common+0x48>
 8004316:	f104 0a19 	add.w	sl, r4, #25
 800431a:	68e3      	ldr	r3, [r4, #12]
 800431c:	6832      	ldr	r2, [r6, #0]
 800431e:	1a9b      	subs	r3, r3, r2
 8004320:	42ab      	cmp	r3, r5
 8004322:	dc26      	bgt.n	8004372 <_printf_common+0x96>
 8004324:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004328:	1e13      	subs	r3, r2, #0
 800432a:	6822      	ldr	r2, [r4, #0]
 800432c:	bf18      	it	ne
 800432e:	2301      	movne	r3, #1
 8004330:	0692      	lsls	r2, r2, #26
 8004332:	d42b      	bmi.n	800438c <_printf_common+0xb0>
 8004334:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004338:	4649      	mov	r1, r9
 800433a:	4638      	mov	r0, r7
 800433c:	47c0      	blx	r8
 800433e:	3001      	adds	r0, #1
 8004340:	d01e      	beq.n	8004380 <_printf_common+0xa4>
 8004342:	6823      	ldr	r3, [r4, #0]
 8004344:	68e5      	ldr	r5, [r4, #12]
 8004346:	6832      	ldr	r2, [r6, #0]
 8004348:	f003 0306 	and.w	r3, r3, #6
 800434c:	2b04      	cmp	r3, #4
 800434e:	bf08      	it	eq
 8004350:	1aad      	subeq	r5, r5, r2
 8004352:	68a3      	ldr	r3, [r4, #8]
 8004354:	6922      	ldr	r2, [r4, #16]
 8004356:	bf0c      	ite	eq
 8004358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800435c:	2500      	movne	r5, #0
 800435e:	4293      	cmp	r3, r2
 8004360:	bfc4      	itt	gt
 8004362:	1a9b      	subgt	r3, r3, r2
 8004364:	18ed      	addgt	r5, r5, r3
 8004366:	2600      	movs	r6, #0
 8004368:	341a      	adds	r4, #26
 800436a:	42b5      	cmp	r5, r6
 800436c:	d11a      	bne.n	80043a4 <_printf_common+0xc8>
 800436e:	2000      	movs	r0, #0
 8004370:	e008      	b.n	8004384 <_printf_common+0xa8>
 8004372:	2301      	movs	r3, #1
 8004374:	4652      	mov	r2, sl
 8004376:	4649      	mov	r1, r9
 8004378:	4638      	mov	r0, r7
 800437a:	47c0      	blx	r8
 800437c:	3001      	adds	r0, #1
 800437e:	d103      	bne.n	8004388 <_printf_common+0xac>
 8004380:	f04f 30ff 	mov.w	r0, #4294967295
 8004384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004388:	3501      	adds	r5, #1
 800438a:	e7c6      	b.n	800431a <_printf_common+0x3e>
 800438c:	18e1      	adds	r1, r4, r3
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	2030      	movs	r0, #48	; 0x30
 8004392:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004396:	4422      	add	r2, r4
 8004398:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800439c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043a0:	3302      	adds	r3, #2
 80043a2:	e7c7      	b.n	8004334 <_printf_common+0x58>
 80043a4:	2301      	movs	r3, #1
 80043a6:	4622      	mov	r2, r4
 80043a8:	4649      	mov	r1, r9
 80043aa:	4638      	mov	r0, r7
 80043ac:	47c0      	blx	r8
 80043ae:	3001      	adds	r0, #1
 80043b0:	d0e6      	beq.n	8004380 <_printf_common+0xa4>
 80043b2:	3601      	adds	r6, #1
 80043b4:	e7d9      	b.n	800436a <_printf_common+0x8e>
	...

080043b8 <_printf_i>:
 80043b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043bc:	7e0f      	ldrb	r7, [r1, #24]
 80043be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80043c0:	2f78      	cmp	r7, #120	; 0x78
 80043c2:	4691      	mov	r9, r2
 80043c4:	4680      	mov	r8, r0
 80043c6:	460c      	mov	r4, r1
 80043c8:	469a      	mov	sl, r3
 80043ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80043ce:	d807      	bhi.n	80043e0 <_printf_i+0x28>
 80043d0:	2f62      	cmp	r7, #98	; 0x62
 80043d2:	d80a      	bhi.n	80043ea <_printf_i+0x32>
 80043d4:	2f00      	cmp	r7, #0
 80043d6:	f000 80d8 	beq.w	800458a <_printf_i+0x1d2>
 80043da:	2f58      	cmp	r7, #88	; 0x58
 80043dc:	f000 80a3 	beq.w	8004526 <_printf_i+0x16e>
 80043e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043e8:	e03a      	b.n	8004460 <_printf_i+0xa8>
 80043ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043ee:	2b15      	cmp	r3, #21
 80043f0:	d8f6      	bhi.n	80043e0 <_printf_i+0x28>
 80043f2:	a101      	add	r1, pc, #4	; (adr r1, 80043f8 <_printf_i+0x40>)
 80043f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80043f8:	08004451 	.word	0x08004451
 80043fc:	08004465 	.word	0x08004465
 8004400:	080043e1 	.word	0x080043e1
 8004404:	080043e1 	.word	0x080043e1
 8004408:	080043e1 	.word	0x080043e1
 800440c:	080043e1 	.word	0x080043e1
 8004410:	08004465 	.word	0x08004465
 8004414:	080043e1 	.word	0x080043e1
 8004418:	080043e1 	.word	0x080043e1
 800441c:	080043e1 	.word	0x080043e1
 8004420:	080043e1 	.word	0x080043e1
 8004424:	08004571 	.word	0x08004571
 8004428:	08004495 	.word	0x08004495
 800442c:	08004553 	.word	0x08004553
 8004430:	080043e1 	.word	0x080043e1
 8004434:	080043e1 	.word	0x080043e1
 8004438:	08004593 	.word	0x08004593
 800443c:	080043e1 	.word	0x080043e1
 8004440:	08004495 	.word	0x08004495
 8004444:	080043e1 	.word	0x080043e1
 8004448:	080043e1 	.word	0x080043e1
 800444c:	0800455b 	.word	0x0800455b
 8004450:	682b      	ldr	r3, [r5, #0]
 8004452:	1d1a      	adds	r2, r3, #4
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	602a      	str	r2, [r5, #0]
 8004458:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800445c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004460:	2301      	movs	r3, #1
 8004462:	e0a3      	b.n	80045ac <_printf_i+0x1f4>
 8004464:	6820      	ldr	r0, [r4, #0]
 8004466:	6829      	ldr	r1, [r5, #0]
 8004468:	0606      	lsls	r6, r0, #24
 800446a:	f101 0304 	add.w	r3, r1, #4
 800446e:	d50a      	bpl.n	8004486 <_printf_i+0xce>
 8004470:	680e      	ldr	r6, [r1, #0]
 8004472:	602b      	str	r3, [r5, #0]
 8004474:	2e00      	cmp	r6, #0
 8004476:	da03      	bge.n	8004480 <_printf_i+0xc8>
 8004478:	232d      	movs	r3, #45	; 0x2d
 800447a:	4276      	negs	r6, r6
 800447c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004480:	485e      	ldr	r0, [pc, #376]	; (80045fc <_printf_i+0x244>)
 8004482:	230a      	movs	r3, #10
 8004484:	e019      	b.n	80044ba <_printf_i+0x102>
 8004486:	680e      	ldr	r6, [r1, #0]
 8004488:	602b      	str	r3, [r5, #0]
 800448a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800448e:	bf18      	it	ne
 8004490:	b236      	sxthne	r6, r6
 8004492:	e7ef      	b.n	8004474 <_printf_i+0xbc>
 8004494:	682b      	ldr	r3, [r5, #0]
 8004496:	6820      	ldr	r0, [r4, #0]
 8004498:	1d19      	adds	r1, r3, #4
 800449a:	6029      	str	r1, [r5, #0]
 800449c:	0601      	lsls	r1, r0, #24
 800449e:	d501      	bpl.n	80044a4 <_printf_i+0xec>
 80044a0:	681e      	ldr	r6, [r3, #0]
 80044a2:	e002      	b.n	80044aa <_printf_i+0xf2>
 80044a4:	0646      	lsls	r6, r0, #25
 80044a6:	d5fb      	bpl.n	80044a0 <_printf_i+0xe8>
 80044a8:	881e      	ldrh	r6, [r3, #0]
 80044aa:	4854      	ldr	r0, [pc, #336]	; (80045fc <_printf_i+0x244>)
 80044ac:	2f6f      	cmp	r7, #111	; 0x6f
 80044ae:	bf0c      	ite	eq
 80044b0:	2308      	moveq	r3, #8
 80044b2:	230a      	movne	r3, #10
 80044b4:	2100      	movs	r1, #0
 80044b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044ba:	6865      	ldr	r5, [r4, #4]
 80044bc:	60a5      	str	r5, [r4, #8]
 80044be:	2d00      	cmp	r5, #0
 80044c0:	bfa2      	ittt	ge
 80044c2:	6821      	ldrge	r1, [r4, #0]
 80044c4:	f021 0104 	bicge.w	r1, r1, #4
 80044c8:	6021      	strge	r1, [r4, #0]
 80044ca:	b90e      	cbnz	r6, 80044d0 <_printf_i+0x118>
 80044cc:	2d00      	cmp	r5, #0
 80044ce:	d04d      	beq.n	800456c <_printf_i+0x1b4>
 80044d0:	4615      	mov	r5, r2
 80044d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80044d6:	fb03 6711 	mls	r7, r3, r1, r6
 80044da:	5dc7      	ldrb	r7, [r0, r7]
 80044dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80044e0:	4637      	mov	r7, r6
 80044e2:	42bb      	cmp	r3, r7
 80044e4:	460e      	mov	r6, r1
 80044e6:	d9f4      	bls.n	80044d2 <_printf_i+0x11a>
 80044e8:	2b08      	cmp	r3, #8
 80044ea:	d10b      	bne.n	8004504 <_printf_i+0x14c>
 80044ec:	6823      	ldr	r3, [r4, #0]
 80044ee:	07de      	lsls	r6, r3, #31
 80044f0:	d508      	bpl.n	8004504 <_printf_i+0x14c>
 80044f2:	6923      	ldr	r3, [r4, #16]
 80044f4:	6861      	ldr	r1, [r4, #4]
 80044f6:	4299      	cmp	r1, r3
 80044f8:	bfde      	ittt	le
 80044fa:	2330      	movle	r3, #48	; 0x30
 80044fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004500:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004504:	1b52      	subs	r2, r2, r5
 8004506:	6122      	str	r2, [r4, #16]
 8004508:	f8cd a000 	str.w	sl, [sp]
 800450c:	464b      	mov	r3, r9
 800450e:	aa03      	add	r2, sp, #12
 8004510:	4621      	mov	r1, r4
 8004512:	4640      	mov	r0, r8
 8004514:	f7ff fee2 	bl	80042dc <_printf_common>
 8004518:	3001      	adds	r0, #1
 800451a:	d14c      	bne.n	80045b6 <_printf_i+0x1fe>
 800451c:	f04f 30ff 	mov.w	r0, #4294967295
 8004520:	b004      	add	sp, #16
 8004522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004526:	4835      	ldr	r0, [pc, #212]	; (80045fc <_printf_i+0x244>)
 8004528:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800452c:	6829      	ldr	r1, [r5, #0]
 800452e:	6823      	ldr	r3, [r4, #0]
 8004530:	f851 6b04 	ldr.w	r6, [r1], #4
 8004534:	6029      	str	r1, [r5, #0]
 8004536:	061d      	lsls	r5, r3, #24
 8004538:	d514      	bpl.n	8004564 <_printf_i+0x1ac>
 800453a:	07df      	lsls	r7, r3, #31
 800453c:	bf44      	itt	mi
 800453e:	f043 0320 	orrmi.w	r3, r3, #32
 8004542:	6023      	strmi	r3, [r4, #0]
 8004544:	b91e      	cbnz	r6, 800454e <_printf_i+0x196>
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	f023 0320 	bic.w	r3, r3, #32
 800454c:	6023      	str	r3, [r4, #0]
 800454e:	2310      	movs	r3, #16
 8004550:	e7b0      	b.n	80044b4 <_printf_i+0xfc>
 8004552:	6823      	ldr	r3, [r4, #0]
 8004554:	f043 0320 	orr.w	r3, r3, #32
 8004558:	6023      	str	r3, [r4, #0]
 800455a:	2378      	movs	r3, #120	; 0x78
 800455c:	4828      	ldr	r0, [pc, #160]	; (8004600 <_printf_i+0x248>)
 800455e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004562:	e7e3      	b.n	800452c <_printf_i+0x174>
 8004564:	0659      	lsls	r1, r3, #25
 8004566:	bf48      	it	mi
 8004568:	b2b6      	uxthmi	r6, r6
 800456a:	e7e6      	b.n	800453a <_printf_i+0x182>
 800456c:	4615      	mov	r5, r2
 800456e:	e7bb      	b.n	80044e8 <_printf_i+0x130>
 8004570:	682b      	ldr	r3, [r5, #0]
 8004572:	6826      	ldr	r6, [r4, #0]
 8004574:	6961      	ldr	r1, [r4, #20]
 8004576:	1d18      	adds	r0, r3, #4
 8004578:	6028      	str	r0, [r5, #0]
 800457a:	0635      	lsls	r5, r6, #24
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	d501      	bpl.n	8004584 <_printf_i+0x1cc>
 8004580:	6019      	str	r1, [r3, #0]
 8004582:	e002      	b.n	800458a <_printf_i+0x1d2>
 8004584:	0670      	lsls	r0, r6, #25
 8004586:	d5fb      	bpl.n	8004580 <_printf_i+0x1c8>
 8004588:	8019      	strh	r1, [r3, #0]
 800458a:	2300      	movs	r3, #0
 800458c:	6123      	str	r3, [r4, #16]
 800458e:	4615      	mov	r5, r2
 8004590:	e7ba      	b.n	8004508 <_printf_i+0x150>
 8004592:	682b      	ldr	r3, [r5, #0]
 8004594:	1d1a      	adds	r2, r3, #4
 8004596:	602a      	str	r2, [r5, #0]
 8004598:	681d      	ldr	r5, [r3, #0]
 800459a:	6862      	ldr	r2, [r4, #4]
 800459c:	2100      	movs	r1, #0
 800459e:	4628      	mov	r0, r5
 80045a0:	f7fb fe26 	bl	80001f0 <memchr>
 80045a4:	b108      	cbz	r0, 80045aa <_printf_i+0x1f2>
 80045a6:	1b40      	subs	r0, r0, r5
 80045a8:	6060      	str	r0, [r4, #4]
 80045aa:	6863      	ldr	r3, [r4, #4]
 80045ac:	6123      	str	r3, [r4, #16]
 80045ae:	2300      	movs	r3, #0
 80045b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045b4:	e7a8      	b.n	8004508 <_printf_i+0x150>
 80045b6:	6923      	ldr	r3, [r4, #16]
 80045b8:	462a      	mov	r2, r5
 80045ba:	4649      	mov	r1, r9
 80045bc:	4640      	mov	r0, r8
 80045be:	47d0      	blx	sl
 80045c0:	3001      	adds	r0, #1
 80045c2:	d0ab      	beq.n	800451c <_printf_i+0x164>
 80045c4:	6823      	ldr	r3, [r4, #0]
 80045c6:	079b      	lsls	r3, r3, #30
 80045c8:	d413      	bmi.n	80045f2 <_printf_i+0x23a>
 80045ca:	68e0      	ldr	r0, [r4, #12]
 80045cc:	9b03      	ldr	r3, [sp, #12]
 80045ce:	4298      	cmp	r0, r3
 80045d0:	bfb8      	it	lt
 80045d2:	4618      	movlt	r0, r3
 80045d4:	e7a4      	b.n	8004520 <_printf_i+0x168>
 80045d6:	2301      	movs	r3, #1
 80045d8:	4632      	mov	r2, r6
 80045da:	4649      	mov	r1, r9
 80045dc:	4640      	mov	r0, r8
 80045de:	47d0      	blx	sl
 80045e0:	3001      	adds	r0, #1
 80045e2:	d09b      	beq.n	800451c <_printf_i+0x164>
 80045e4:	3501      	adds	r5, #1
 80045e6:	68e3      	ldr	r3, [r4, #12]
 80045e8:	9903      	ldr	r1, [sp, #12]
 80045ea:	1a5b      	subs	r3, r3, r1
 80045ec:	42ab      	cmp	r3, r5
 80045ee:	dcf2      	bgt.n	80045d6 <_printf_i+0x21e>
 80045f0:	e7eb      	b.n	80045ca <_printf_i+0x212>
 80045f2:	2500      	movs	r5, #0
 80045f4:	f104 0619 	add.w	r6, r4, #25
 80045f8:	e7f5      	b.n	80045e6 <_printf_i+0x22e>
 80045fa:	bf00      	nop
 80045fc:	08005071 	.word	0x08005071
 8004600:	08005082 	.word	0x08005082

08004604 <_sbrk_r>:
 8004604:	b538      	push	{r3, r4, r5, lr}
 8004606:	4d06      	ldr	r5, [pc, #24]	; (8004620 <_sbrk_r+0x1c>)
 8004608:	2300      	movs	r3, #0
 800460a:	4604      	mov	r4, r0
 800460c:	4608      	mov	r0, r1
 800460e:	602b      	str	r3, [r5, #0]
 8004610:	f7fc fb76 	bl	8000d00 <_sbrk>
 8004614:	1c43      	adds	r3, r0, #1
 8004616:	d102      	bne.n	800461e <_sbrk_r+0x1a>
 8004618:	682b      	ldr	r3, [r5, #0]
 800461a:	b103      	cbz	r3, 800461e <_sbrk_r+0x1a>
 800461c:	6023      	str	r3, [r4, #0]
 800461e:	bd38      	pop	{r3, r4, r5, pc}
 8004620:	20000a8c 	.word	0x20000a8c

08004624 <__swbuf_r>:
 8004624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004626:	460e      	mov	r6, r1
 8004628:	4614      	mov	r4, r2
 800462a:	4605      	mov	r5, r0
 800462c:	b118      	cbz	r0, 8004636 <__swbuf_r+0x12>
 800462e:	6983      	ldr	r3, [r0, #24]
 8004630:	b90b      	cbnz	r3, 8004636 <__swbuf_r+0x12>
 8004632:	f000 f9d9 	bl	80049e8 <__sinit>
 8004636:	4b21      	ldr	r3, [pc, #132]	; (80046bc <__swbuf_r+0x98>)
 8004638:	429c      	cmp	r4, r3
 800463a:	d12b      	bne.n	8004694 <__swbuf_r+0x70>
 800463c:	686c      	ldr	r4, [r5, #4]
 800463e:	69a3      	ldr	r3, [r4, #24]
 8004640:	60a3      	str	r3, [r4, #8]
 8004642:	89a3      	ldrh	r3, [r4, #12]
 8004644:	071a      	lsls	r2, r3, #28
 8004646:	d52f      	bpl.n	80046a8 <__swbuf_r+0x84>
 8004648:	6923      	ldr	r3, [r4, #16]
 800464a:	b36b      	cbz	r3, 80046a8 <__swbuf_r+0x84>
 800464c:	6923      	ldr	r3, [r4, #16]
 800464e:	6820      	ldr	r0, [r4, #0]
 8004650:	1ac0      	subs	r0, r0, r3
 8004652:	6963      	ldr	r3, [r4, #20]
 8004654:	b2f6      	uxtb	r6, r6
 8004656:	4283      	cmp	r3, r0
 8004658:	4637      	mov	r7, r6
 800465a:	dc04      	bgt.n	8004666 <__swbuf_r+0x42>
 800465c:	4621      	mov	r1, r4
 800465e:	4628      	mov	r0, r5
 8004660:	f000 f92e 	bl	80048c0 <_fflush_r>
 8004664:	bb30      	cbnz	r0, 80046b4 <__swbuf_r+0x90>
 8004666:	68a3      	ldr	r3, [r4, #8]
 8004668:	3b01      	subs	r3, #1
 800466a:	60a3      	str	r3, [r4, #8]
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	6022      	str	r2, [r4, #0]
 8004672:	701e      	strb	r6, [r3, #0]
 8004674:	6963      	ldr	r3, [r4, #20]
 8004676:	3001      	adds	r0, #1
 8004678:	4283      	cmp	r3, r0
 800467a:	d004      	beq.n	8004686 <__swbuf_r+0x62>
 800467c:	89a3      	ldrh	r3, [r4, #12]
 800467e:	07db      	lsls	r3, r3, #31
 8004680:	d506      	bpl.n	8004690 <__swbuf_r+0x6c>
 8004682:	2e0a      	cmp	r6, #10
 8004684:	d104      	bne.n	8004690 <__swbuf_r+0x6c>
 8004686:	4621      	mov	r1, r4
 8004688:	4628      	mov	r0, r5
 800468a:	f000 f919 	bl	80048c0 <_fflush_r>
 800468e:	b988      	cbnz	r0, 80046b4 <__swbuf_r+0x90>
 8004690:	4638      	mov	r0, r7
 8004692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004694:	4b0a      	ldr	r3, [pc, #40]	; (80046c0 <__swbuf_r+0x9c>)
 8004696:	429c      	cmp	r4, r3
 8004698:	d101      	bne.n	800469e <__swbuf_r+0x7a>
 800469a:	68ac      	ldr	r4, [r5, #8]
 800469c:	e7cf      	b.n	800463e <__swbuf_r+0x1a>
 800469e:	4b09      	ldr	r3, [pc, #36]	; (80046c4 <__swbuf_r+0xa0>)
 80046a0:	429c      	cmp	r4, r3
 80046a2:	bf08      	it	eq
 80046a4:	68ec      	ldreq	r4, [r5, #12]
 80046a6:	e7ca      	b.n	800463e <__swbuf_r+0x1a>
 80046a8:	4621      	mov	r1, r4
 80046aa:	4628      	mov	r0, r5
 80046ac:	f000 f80c 	bl	80046c8 <__swsetup_r>
 80046b0:	2800      	cmp	r0, #0
 80046b2:	d0cb      	beq.n	800464c <__swbuf_r+0x28>
 80046b4:	f04f 37ff 	mov.w	r7, #4294967295
 80046b8:	e7ea      	b.n	8004690 <__swbuf_r+0x6c>
 80046ba:	bf00      	nop
 80046bc:	080050b4 	.word	0x080050b4
 80046c0:	080050d4 	.word	0x080050d4
 80046c4:	08005094 	.word	0x08005094

080046c8 <__swsetup_r>:
 80046c8:	4b32      	ldr	r3, [pc, #200]	; (8004794 <__swsetup_r+0xcc>)
 80046ca:	b570      	push	{r4, r5, r6, lr}
 80046cc:	681d      	ldr	r5, [r3, #0]
 80046ce:	4606      	mov	r6, r0
 80046d0:	460c      	mov	r4, r1
 80046d2:	b125      	cbz	r5, 80046de <__swsetup_r+0x16>
 80046d4:	69ab      	ldr	r3, [r5, #24]
 80046d6:	b913      	cbnz	r3, 80046de <__swsetup_r+0x16>
 80046d8:	4628      	mov	r0, r5
 80046da:	f000 f985 	bl	80049e8 <__sinit>
 80046de:	4b2e      	ldr	r3, [pc, #184]	; (8004798 <__swsetup_r+0xd0>)
 80046e0:	429c      	cmp	r4, r3
 80046e2:	d10f      	bne.n	8004704 <__swsetup_r+0x3c>
 80046e4:	686c      	ldr	r4, [r5, #4]
 80046e6:	89a3      	ldrh	r3, [r4, #12]
 80046e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80046ec:	0719      	lsls	r1, r3, #28
 80046ee:	d42c      	bmi.n	800474a <__swsetup_r+0x82>
 80046f0:	06dd      	lsls	r5, r3, #27
 80046f2:	d411      	bmi.n	8004718 <__swsetup_r+0x50>
 80046f4:	2309      	movs	r3, #9
 80046f6:	6033      	str	r3, [r6, #0]
 80046f8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80046fc:	81a3      	strh	r3, [r4, #12]
 80046fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004702:	e03e      	b.n	8004782 <__swsetup_r+0xba>
 8004704:	4b25      	ldr	r3, [pc, #148]	; (800479c <__swsetup_r+0xd4>)
 8004706:	429c      	cmp	r4, r3
 8004708:	d101      	bne.n	800470e <__swsetup_r+0x46>
 800470a:	68ac      	ldr	r4, [r5, #8]
 800470c:	e7eb      	b.n	80046e6 <__swsetup_r+0x1e>
 800470e:	4b24      	ldr	r3, [pc, #144]	; (80047a0 <__swsetup_r+0xd8>)
 8004710:	429c      	cmp	r4, r3
 8004712:	bf08      	it	eq
 8004714:	68ec      	ldreq	r4, [r5, #12]
 8004716:	e7e6      	b.n	80046e6 <__swsetup_r+0x1e>
 8004718:	0758      	lsls	r0, r3, #29
 800471a:	d512      	bpl.n	8004742 <__swsetup_r+0x7a>
 800471c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800471e:	b141      	cbz	r1, 8004732 <__swsetup_r+0x6a>
 8004720:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004724:	4299      	cmp	r1, r3
 8004726:	d002      	beq.n	800472e <__swsetup_r+0x66>
 8004728:	4630      	mov	r0, r6
 800472a:	f7ff fa41 	bl	8003bb0 <_free_r>
 800472e:	2300      	movs	r3, #0
 8004730:	6363      	str	r3, [r4, #52]	; 0x34
 8004732:	89a3      	ldrh	r3, [r4, #12]
 8004734:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004738:	81a3      	strh	r3, [r4, #12]
 800473a:	2300      	movs	r3, #0
 800473c:	6063      	str	r3, [r4, #4]
 800473e:	6923      	ldr	r3, [r4, #16]
 8004740:	6023      	str	r3, [r4, #0]
 8004742:	89a3      	ldrh	r3, [r4, #12]
 8004744:	f043 0308 	orr.w	r3, r3, #8
 8004748:	81a3      	strh	r3, [r4, #12]
 800474a:	6923      	ldr	r3, [r4, #16]
 800474c:	b94b      	cbnz	r3, 8004762 <__swsetup_r+0x9a>
 800474e:	89a3      	ldrh	r3, [r4, #12]
 8004750:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004754:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004758:	d003      	beq.n	8004762 <__swsetup_r+0x9a>
 800475a:	4621      	mov	r1, r4
 800475c:	4630      	mov	r0, r6
 800475e:	f000 fa09 	bl	8004b74 <__smakebuf_r>
 8004762:	89a0      	ldrh	r0, [r4, #12]
 8004764:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004768:	f010 0301 	ands.w	r3, r0, #1
 800476c:	d00a      	beq.n	8004784 <__swsetup_r+0xbc>
 800476e:	2300      	movs	r3, #0
 8004770:	60a3      	str	r3, [r4, #8]
 8004772:	6963      	ldr	r3, [r4, #20]
 8004774:	425b      	negs	r3, r3
 8004776:	61a3      	str	r3, [r4, #24]
 8004778:	6923      	ldr	r3, [r4, #16]
 800477a:	b943      	cbnz	r3, 800478e <__swsetup_r+0xc6>
 800477c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004780:	d1ba      	bne.n	80046f8 <__swsetup_r+0x30>
 8004782:	bd70      	pop	{r4, r5, r6, pc}
 8004784:	0781      	lsls	r1, r0, #30
 8004786:	bf58      	it	pl
 8004788:	6963      	ldrpl	r3, [r4, #20]
 800478a:	60a3      	str	r3, [r4, #8]
 800478c:	e7f4      	b.n	8004778 <__swsetup_r+0xb0>
 800478e:	2000      	movs	r0, #0
 8004790:	e7f7      	b.n	8004782 <__swsetup_r+0xba>
 8004792:	bf00      	nop
 8004794:	2000000c 	.word	0x2000000c
 8004798:	080050b4 	.word	0x080050b4
 800479c:	080050d4 	.word	0x080050d4
 80047a0:	08005094 	.word	0x08005094

080047a4 <abort>:
 80047a4:	b508      	push	{r3, lr}
 80047a6:	2006      	movs	r0, #6
 80047a8:	f000 faa2 	bl	8004cf0 <raise>
 80047ac:	2001      	movs	r0, #1
 80047ae:	f7fc fa2f 	bl	8000c10 <_exit>
	...

080047b4 <__sflush_r>:
 80047b4:	898a      	ldrh	r2, [r1, #12]
 80047b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ba:	4605      	mov	r5, r0
 80047bc:	0710      	lsls	r0, r2, #28
 80047be:	460c      	mov	r4, r1
 80047c0:	d458      	bmi.n	8004874 <__sflush_r+0xc0>
 80047c2:	684b      	ldr	r3, [r1, #4]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	dc05      	bgt.n	80047d4 <__sflush_r+0x20>
 80047c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	dc02      	bgt.n	80047d4 <__sflush_r+0x20>
 80047ce:	2000      	movs	r0, #0
 80047d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80047d6:	2e00      	cmp	r6, #0
 80047d8:	d0f9      	beq.n	80047ce <__sflush_r+0x1a>
 80047da:	2300      	movs	r3, #0
 80047dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80047e0:	682f      	ldr	r7, [r5, #0]
 80047e2:	602b      	str	r3, [r5, #0]
 80047e4:	d032      	beq.n	800484c <__sflush_r+0x98>
 80047e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80047e8:	89a3      	ldrh	r3, [r4, #12]
 80047ea:	075a      	lsls	r2, r3, #29
 80047ec:	d505      	bpl.n	80047fa <__sflush_r+0x46>
 80047ee:	6863      	ldr	r3, [r4, #4]
 80047f0:	1ac0      	subs	r0, r0, r3
 80047f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80047f4:	b10b      	cbz	r3, 80047fa <__sflush_r+0x46>
 80047f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80047f8:	1ac0      	subs	r0, r0, r3
 80047fa:	2300      	movs	r3, #0
 80047fc:	4602      	mov	r2, r0
 80047fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004800:	6a21      	ldr	r1, [r4, #32]
 8004802:	4628      	mov	r0, r5
 8004804:	47b0      	blx	r6
 8004806:	1c43      	adds	r3, r0, #1
 8004808:	89a3      	ldrh	r3, [r4, #12]
 800480a:	d106      	bne.n	800481a <__sflush_r+0x66>
 800480c:	6829      	ldr	r1, [r5, #0]
 800480e:	291d      	cmp	r1, #29
 8004810:	d82c      	bhi.n	800486c <__sflush_r+0xb8>
 8004812:	4a2a      	ldr	r2, [pc, #168]	; (80048bc <__sflush_r+0x108>)
 8004814:	40ca      	lsrs	r2, r1
 8004816:	07d6      	lsls	r6, r2, #31
 8004818:	d528      	bpl.n	800486c <__sflush_r+0xb8>
 800481a:	2200      	movs	r2, #0
 800481c:	6062      	str	r2, [r4, #4]
 800481e:	04d9      	lsls	r1, r3, #19
 8004820:	6922      	ldr	r2, [r4, #16]
 8004822:	6022      	str	r2, [r4, #0]
 8004824:	d504      	bpl.n	8004830 <__sflush_r+0x7c>
 8004826:	1c42      	adds	r2, r0, #1
 8004828:	d101      	bne.n	800482e <__sflush_r+0x7a>
 800482a:	682b      	ldr	r3, [r5, #0]
 800482c:	b903      	cbnz	r3, 8004830 <__sflush_r+0x7c>
 800482e:	6560      	str	r0, [r4, #84]	; 0x54
 8004830:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004832:	602f      	str	r7, [r5, #0]
 8004834:	2900      	cmp	r1, #0
 8004836:	d0ca      	beq.n	80047ce <__sflush_r+0x1a>
 8004838:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800483c:	4299      	cmp	r1, r3
 800483e:	d002      	beq.n	8004846 <__sflush_r+0x92>
 8004840:	4628      	mov	r0, r5
 8004842:	f7ff f9b5 	bl	8003bb0 <_free_r>
 8004846:	2000      	movs	r0, #0
 8004848:	6360      	str	r0, [r4, #52]	; 0x34
 800484a:	e7c1      	b.n	80047d0 <__sflush_r+0x1c>
 800484c:	6a21      	ldr	r1, [r4, #32]
 800484e:	2301      	movs	r3, #1
 8004850:	4628      	mov	r0, r5
 8004852:	47b0      	blx	r6
 8004854:	1c41      	adds	r1, r0, #1
 8004856:	d1c7      	bne.n	80047e8 <__sflush_r+0x34>
 8004858:	682b      	ldr	r3, [r5, #0]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d0c4      	beq.n	80047e8 <__sflush_r+0x34>
 800485e:	2b1d      	cmp	r3, #29
 8004860:	d001      	beq.n	8004866 <__sflush_r+0xb2>
 8004862:	2b16      	cmp	r3, #22
 8004864:	d101      	bne.n	800486a <__sflush_r+0xb6>
 8004866:	602f      	str	r7, [r5, #0]
 8004868:	e7b1      	b.n	80047ce <__sflush_r+0x1a>
 800486a:	89a3      	ldrh	r3, [r4, #12]
 800486c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004870:	81a3      	strh	r3, [r4, #12]
 8004872:	e7ad      	b.n	80047d0 <__sflush_r+0x1c>
 8004874:	690f      	ldr	r7, [r1, #16]
 8004876:	2f00      	cmp	r7, #0
 8004878:	d0a9      	beq.n	80047ce <__sflush_r+0x1a>
 800487a:	0793      	lsls	r3, r2, #30
 800487c:	680e      	ldr	r6, [r1, #0]
 800487e:	bf08      	it	eq
 8004880:	694b      	ldreq	r3, [r1, #20]
 8004882:	600f      	str	r7, [r1, #0]
 8004884:	bf18      	it	ne
 8004886:	2300      	movne	r3, #0
 8004888:	eba6 0807 	sub.w	r8, r6, r7
 800488c:	608b      	str	r3, [r1, #8]
 800488e:	f1b8 0f00 	cmp.w	r8, #0
 8004892:	dd9c      	ble.n	80047ce <__sflush_r+0x1a>
 8004894:	6a21      	ldr	r1, [r4, #32]
 8004896:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004898:	4643      	mov	r3, r8
 800489a:	463a      	mov	r2, r7
 800489c:	4628      	mov	r0, r5
 800489e:	47b0      	blx	r6
 80048a0:	2800      	cmp	r0, #0
 80048a2:	dc06      	bgt.n	80048b2 <__sflush_r+0xfe>
 80048a4:	89a3      	ldrh	r3, [r4, #12]
 80048a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048aa:	81a3      	strh	r3, [r4, #12]
 80048ac:	f04f 30ff 	mov.w	r0, #4294967295
 80048b0:	e78e      	b.n	80047d0 <__sflush_r+0x1c>
 80048b2:	4407      	add	r7, r0
 80048b4:	eba8 0800 	sub.w	r8, r8, r0
 80048b8:	e7e9      	b.n	800488e <__sflush_r+0xda>
 80048ba:	bf00      	nop
 80048bc:	20400001 	.word	0x20400001

080048c0 <_fflush_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	690b      	ldr	r3, [r1, #16]
 80048c4:	4605      	mov	r5, r0
 80048c6:	460c      	mov	r4, r1
 80048c8:	b913      	cbnz	r3, 80048d0 <_fflush_r+0x10>
 80048ca:	2500      	movs	r5, #0
 80048cc:	4628      	mov	r0, r5
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	b118      	cbz	r0, 80048da <_fflush_r+0x1a>
 80048d2:	6983      	ldr	r3, [r0, #24]
 80048d4:	b90b      	cbnz	r3, 80048da <_fflush_r+0x1a>
 80048d6:	f000 f887 	bl	80049e8 <__sinit>
 80048da:	4b14      	ldr	r3, [pc, #80]	; (800492c <_fflush_r+0x6c>)
 80048dc:	429c      	cmp	r4, r3
 80048de:	d11b      	bne.n	8004918 <_fflush_r+0x58>
 80048e0:	686c      	ldr	r4, [r5, #4]
 80048e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d0ef      	beq.n	80048ca <_fflush_r+0xa>
 80048ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80048ec:	07d0      	lsls	r0, r2, #31
 80048ee:	d404      	bmi.n	80048fa <_fflush_r+0x3a>
 80048f0:	0599      	lsls	r1, r3, #22
 80048f2:	d402      	bmi.n	80048fa <_fflush_r+0x3a>
 80048f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80048f6:	f000 f915 	bl	8004b24 <__retarget_lock_acquire_recursive>
 80048fa:	4628      	mov	r0, r5
 80048fc:	4621      	mov	r1, r4
 80048fe:	f7ff ff59 	bl	80047b4 <__sflush_r>
 8004902:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004904:	07da      	lsls	r2, r3, #31
 8004906:	4605      	mov	r5, r0
 8004908:	d4e0      	bmi.n	80048cc <_fflush_r+0xc>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	059b      	lsls	r3, r3, #22
 800490e:	d4dd      	bmi.n	80048cc <_fflush_r+0xc>
 8004910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004912:	f000 f908 	bl	8004b26 <__retarget_lock_release_recursive>
 8004916:	e7d9      	b.n	80048cc <_fflush_r+0xc>
 8004918:	4b05      	ldr	r3, [pc, #20]	; (8004930 <_fflush_r+0x70>)
 800491a:	429c      	cmp	r4, r3
 800491c:	d101      	bne.n	8004922 <_fflush_r+0x62>
 800491e:	68ac      	ldr	r4, [r5, #8]
 8004920:	e7df      	b.n	80048e2 <_fflush_r+0x22>
 8004922:	4b04      	ldr	r3, [pc, #16]	; (8004934 <_fflush_r+0x74>)
 8004924:	429c      	cmp	r4, r3
 8004926:	bf08      	it	eq
 8004928:	68ec      	ldreq	r4, [r5, #12]
 800492a:	e7da      	b.n	80048e2 <_fflush_r+0x22>
 800492c:	080050b4 	.word	0x080050b4
 8004930:	080050d4 	.word	0x080050d4
 8004934:	08005094 	.word	0x08005094

08004938 <std>:
 8004938:	2300      	movs	r3, #0
 800493a:	b510      	push	{r4, lr}
 800493c:	4604      	mov	r4, r0
 800493e:	e9c0 3300 	strd	r3, r3, [r0]
 8004942:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004946:	6083      	str	r3, [r0, #8]
 8004948:	8181      	strh	r1, [r0, #12]
 800494a:	6643      	str	r3, [r0, #100]	; 0x64
 800494c:	81c2      	strh	r2, [r0, #14]
 800494e:	6183      	str	r3, [r0, #24]
 8004950:	4619      	mov	r1, r3
 8004952:	2208      	movs	r2, #8
 8004954:	305c      	adds	r0, #92	; 0x5c
 8004956:	f7ff f849 	bl	80039ec <memset>
 800495a:	4b05      	ldr	r3, [pc, #20]	; (8004970 <std+0x38>)
 800495c:	6263      	str	r3, [r4, #36]	; 0x24
 800495e:	4b05      	ldr	r3, [pc, #20]	; (8004974 <std+0x3c>)
 8004960:	62a3      	str	r3, [r4, #40]	; 0x28
 8004962:	4b05      	ldr	r3, [pc, #20]	; (8004978 <std+0x40>)
 8004964:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004966:	4b05      	ldr	r3, [pc, #20]	; (800497c <std+0x44>)
 8004968:	6224      	str	r4, [r4, #32]
 800496a:	6323      	str	r3, [r4, #48]	; 0x30
 800496c:	bd10      	pop	{r4, pc}
 800496e:	bf00      	nop
 8004970:	08004d29 	.word	0x08004d29
 8004974:	08004d4b 	.word	0x08004d4b
 8004978:	08004d83 	.word	0x08004d83
 800497c:	08004da7 	.word	0x08004da7

08004980 <_cleanup_r>:
 8004980:	4901      	ldr	r1, [pc, #4]	; (8004988 <_cleanup_r+0x8>)
 8004982:	f000 b8af 	b.w	8004ae4 <_fwalk_reent>
 8004986:	bf00      	nop
 8004988:	080048c1 	.word	0x080048c1

0800498c <__sfmoreglue>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	2268      	movs	r2, #104	; 0x68
 8004990:	1e4d      	subs	r5, r1, #1
 8004992:	4355      	muls	r5, r2
 8004994:	460e      	mov	r6, r1
 8004996:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800499a:	f7ff f975 	bl	8003c88 <_malloc_r>
 800499e:	4604      	mov	r4, r0
 80049a0:	b140      	cbz	r0, 80049b4 <__sfmoreglue+0x28>
 80049a2:	2100      	movs	r1, #0
 80049a4:	e9c0 1600 	strd	r1, r6, [r0]
 80049a8:	300c      	adds	r0, #12
 80049aa:	60a0      	str	r0, [r4, #8]
 80049ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80049b0:	f7ff f81c 	bl	80039ec <memset>
 80049b4:	4620      	mov	r0, r4
 80049b6:	bd70      	pop	{r4, r5, r6, pc}

080049b8 <__sfp_lock_acquire>:
 80049b8:	4801      	ldr	r0, [pc, #4]	; (80049c0 <__sfp_lock_acquire+0x8>)
 80049ba:	f000 b8b3 	b.w	8004b24 <__retarget_lock_acquire_recursive>
 80049be:	bf00      	nop
 80049c0:	20000a89 	.word	0x20000a89

080049c4 <__sfp_lock_release>:
 80049c4:	4801      	ldr	r0, [pc, #4]	; (80049cc <__sfp_lock_release+0x8>)
 80049c6:	f000 b8ae 	b.w	8004b26 <__retarget_lock_release_recursive>
 80049ca:	bf00      	nop
 80049cc:	20000a89 	.word	0x20000a89

080049d0 <__sinit_lock_acquire>:
 80049d0:	4801      	ldr	r0, [pc, #4]	; (80049d8 <__sinit_lock_acquire+0x8>)
 80049d2:	f000 b8a7 	b.w	8004b24 <__retarget_lock_acquire_recursive>
 80049d6:	bf00      	nop
 80049d8:	20000a8a 	.word	0x20000a8a

080049dc <__sinit_lock_release>:
 80049dc:	4801      	ldr	r0, [pc, #4]	; (80049e4 <__sinit_lock_release+0x8>)
 80049de:	f000 b8a2 	b.w	8004b26 <__retarget_lock_release_recursive>
 80049e2:	bf00      	nop
 80049e4:	20000a8a 	.word	0x20000a8a

080049e8 <__sinit>:
 80049e8:	b510      	push	{r4, lr}
 80049ea:	4604      	mov	r4, r0
 80049ec:	f7ff fff0 	bl	80049d0 <__sinit_lock_acquire>
 80049f0:	69a3      	ldr	r3, [r4, #24]
 80049f2:	b11b      	cbz	r3, 80049fc <__sinit+0x14>
 80049f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049f8:	f7ff bff0 	b.w	80049dc <__sinit_lock_release>
 80049fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004a00:	6523      	str	r3, [r4, #80]	; 0x50
 8004a02:	4b13      	ldr	r3, [pc, #76]	; (8004a50 <__sinit+0x68>)
 8004a04:	4a13      	ldr	r2, [pc, #76]	; (8004a54 <__sinit+0x6c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	62a2      	str	r2, [r4, #40]	; 0x28
 8004a0a:	42a3      	cmp	r3, r4
 8004a0c:	bf04      	itt	eq
 8004a0e:	2301      	moveq	r3, #1
 8004a10:	61a3      	streq	r3, [r4, #24]
 8004a12:	4620      	mov	r0, r4
 8004a14:	f000 f820 	bl	8004a58 <__sfp>
 8004a18:	6060      	str	r0, [r4, #4]
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f000 f81c 	bl	8004a58 <__sfp>
 8004a20:	60a0      	str	r0, [r4, #8]
 8004a22:	4620      	mov	r0, r4
 8004a24:	f000 f818 	bl	8004a58 <__sfp>
 8004a28:	2200      	movs	r2, #0
 8004a2a:	60e0      	str	r0, [r4, #12]
 8004a2c:	2104      	movs	r1, #4
 8004a2e:	6860      	ldr	r0, [r4, #4]
 8004a30:	f7ff ff82 	bl	8004938 <std>
 8004a34:	68a0      	ldr	r0, [r4, #8]
 8004a36:	2201      	movs	r2, #1
 8004a38:	2109      	movs	r1, #9
 8004a3a:	f7ff ff7d 	bl	8004938 <std>
 8004a3e:	68e0      	ldr	r0, [r4, #12]
 8004a40:	2202      	movs	r2, #2
 8004a42:	2112      	movs	r1, #18
 8004a44:	f7ff ff78 	bl	8004938 <std>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	61a3      	str	r3, [r4, #24]
 8004a4c:	e7d2      	b.n	80049f4 <__sinit+0xc>
 8004a4e:	bf00      	nop
 8004a50:	08004fac 	.word	0x08004fac
 8004a54:	08004981 	.word	0x08004981

08004a58 <__sfp>:
 8004a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a5a:	4607      	mov	r7, r0
 8004a5c:	f7ff ffac 	bl	80049b8 <__sfp_lock_acquire>
 8004a60:	4b1e      	ldr	r3, [pc, #120]	; (8004adc <__sfp+0x84>)
 8004a62:	681e      	ldr	r6, [r3, #0]
 8004a64:	69b3      	ldr	r3, [r6, #24]
 8004a66:	b913      	cbnz	r3, 8004a6e <__sfp+0x16>
 8004a68:	4630      	mov	r0, r6
 8004a6a:	f7ff ffbd 	bl	80049e8 <__sinit>
 8004a6e:	3648      	adds	r6, #72	; 0x48
 8004a70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004a74:	3b01      	subs	r3, #1
 8004a76:	d503      	bpl.n	8004a80 <__sfp+0x28>
 8004a78:	6833      	ldr	r3, [r6, #0]
 8004a7a:	b30b      	cbz	r3, 8004ac0 <__sfp+0x68>
 8004a7c:	6836      	ldr	r6, [r6, #0]
 8004a7e:	e7f7      	b.n	8004a70 <__sfp+0x18>
 8004a80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004a84:	b9d5      	cbnz	r5, 8004abc <__sfp+0x64>
 8004a86:	4b16      	ldr	r3, [pc, #88]	; (8004ae0 <__sfp+0x88>)
 8004a88:	60e3      	str	r3, [r4, #12]
 8004a8a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004a8e:	6665      	str	r5, [r4, #100]	; 0x64
 8004a90:	f000 f847 	bl	8004b22 <__retarget_lock_init_recursive>
 8004a94:	f7ff ff96 	bl	80049c4 <__sfp_lock_release>
 8004a98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004a9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004aa0:	6025      	str	r5, [r4, #0]
 8004aa2:	61a5      	str	r5, [r4, #24]
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	4629      	mov	r1, r5
 8004aa8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004aac:	f7fe ff9e 	bl	80039ec <memset>
 8004ab0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004ab4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004ab8:	4620      	mov	r0, r4
 8004aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004abc:	3468      	adds	r4, #104	; 0x68
 8004abe:	e7d9      	b.n	8004a74 <__sfp+0x1c>
 8004ac0:	2104      	movs	r1, #4
 8004ac2:	4638      	mov	r0, r7
 8004ac4:	f7ff ff62 	bl	800498c <__sfmoreglue>
 8004ac8:	4604      	mov	r4, r0
 8004aca:	6030      	str	r0, [r6, #0]
 8004acc:	2800      	cmp	r0, #0
 8004ace:	d1d5      	bne.n	8004a7c <__sfp+0x24>
 8004ad0:	f7ff ff78 	bl	80049c4 <__sfp_lock_release>
 8004ad4:	230c      	movs	r3, #12
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	e7ee      	b.n	8004ab8 <__sfp+0x60>
 8004ada:	bf00      	nop
 8004adc:	08004fac 	.word	0x08004fac
 8004ae0:	ffff0001 	.word	0xffff0001

08004ae4 <_fwalk_reent>:
 8004ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ae8:	4606      	mov	r6, r0
 8004aea:	4688      	mov	r8, r1
 8004aec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004af0:	2700      	movs	r7, #0
 8004af2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004af6:	f1b9 0901 	subs.w	r9, r9, #1
 8004afa:	d505      	bpl.n	8004b08 <_fwalk_reent+0x24>
 8004afc:	6824      	ldr	r4, [r4, #0]
 8004afe:	2c00      	cmp	r4, #0
 8004b00:	d1f7      	bne.n	8004af2 <_fwalk_reent+0xe>
 8004b02:	4638      	mov	r0, r7
 8004b04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b08:	89ab      	ldrh	r3, [r5, #12]
 8004b0a:	2b01      	cmp	r3, #1
 8004b0c:	d907      	bls.n	8004b1e <_fwalk_reent+0x3a>
 8004b0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b12:	3301      	adds	r3, #1
 8004b14:	d003      	beq.n	8004b1e <_fwalk_reent+0x3a>
 8004b16:	4629      	mov	r1, r5
 8004b18:	4630      	mov	r0, r6
 8004b1a:	47c0      	blx	r8
 8004b1c:	4307      	orrs	r7, r0
 8004b1e:	3568      	adds	r5, #104	; 0x68
 8004b20:	e7e9      	b.n	8004af6 <_fwalk_reent+0x12>

08004b22 <__retarget_lock_init_recursive>:
 8004b22:	4770      	bx	lr

08004b24 <__retarget_lock_acquire_recursive>:
 8004b24:	4770      	bx	lr

08004b26 <__retarget_lock_release_recursive>:
 8004b26:	4770      	bx	lr

08004b28 <__swhatbuf_r>:
 8004b28:	b570      	push	{r4, r5, r6, lr}
 8004b2a:	460e      	mov	r6, r1
 8004b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b30:	2900      	cmp	r1, #0
 8004b32:	b096      	sub	sp, #88	; 0x58
 8004b34:	4614      	mov	r4, r2
 8004b36:	461d      	mov	r5, r3
 8004b38:	da08      	bge.n	8004b4c <__swhatbuf_r+0x24>
 8004b3a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	602a      	str	r2, [r5, #0]
 8004b42:	061a      	lsls	r2, r3, #24
 8004b44:	d410      	bmi.n	8004b68 <__swhatbuf_r+0x40>
 8004b46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b4a:	e00e      	b.n	8004b6a <__swhatbuf_r+0x42>
 8004b4c:	466a      	mov	r2, sp
 8004b4e:	f000 f951 	bl	8004df4 <_fstat_r>
 8004b52:	2800      	cmp	r0, #0
 8004b54:	dbf1      	blt.n	8004b3a <__swhatbuf_r+0x12>
 8004b56:	9a01      	ldr	r2, [sp, #4]
 8004b58:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004b5c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004b60:	425a      	negs	r2, r3
 8004b62:	415a      	adcs	r2, r3
 8004b64:	602a      	str	r2, [r5, #0]
 8004b66:	e7ee      	b.n	8004b46 <__swhatbuf_r+0x1e>
 8004b68:	2340      	movs	r3, #64	; 0x40
 8004b6a:	2000      	movs	r0, #0
 8004b6c:	6023      	str	r3, [r4, #0]
 8004b6e:	b016      	add	sp, #88	; 0x58
 8004b70:	bd70      	pop	{r4, r5, r6, pc}
	...

08004b74 <__smakebuf_r>:
 8004b74:	898b      	ldrh	r3, [r1, #12]
 8004b76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004b78:	079d      	lsls	r5, r3, #30
 8004b7a:	4606      	mov	r6, r0
 8004b7c:	460c      	mov	r4, r1
 8004b7e:	d507      	bpl.n	8004b90 <__smakebuf_r+0x1c>
 8004b80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004b84:	6023      	str	r3, [r4, #0]
 8004b86:	6123      	str	r3, [r4, #16]
 8004b88:	2301      	movs	r3, #1
 8004b8a:	6163      	str	r3, [r4, #20]
 8004b8c:	b002      	add	sp, #8
 8004b8e:	bd70      	pop	{r4, r5, r6, pc}
 8004b90:	ab01      	add	r3, sp, #4
 8004b92:	466a      	mov	r2, sp
 8004b94:	f7ff ffc8 	bl	8004b28 <__swhatbuf_r>
 8004b98:	9900      	ldr	r1, [sp, #0]
 8004b9a:	4605      	mov	r5, r0
 8004b9c:	4630      	mov	r0, r6
 8004b9e:	f7ff f873 	bl	8003c88 <_malloc_r>
 8004ba2:	b948      	cbnz	r0, 8004bb8 <__smakebuf_r+0x44>
 8004ba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ba8:	059a      	lsls	r2, r3, #22
 8004baa:	d4ef      	bmi.n	8004b8c <__smakebuf_r+0x18>
 8004bac:	f023 0303 	bic.w	r3, r3, #3
 8004bb0:	f043 0302 	orr.w	r3, r3, #2
 8004bb4:	81a3      	strh	r3, [r4, #12]
 8004bb6:	e7e3      	b.n	8004b80 <__smakebuf_r+0xc>
 8004bb8:	4b0d      	ldr	r3, [pc, #52]	; (8004bf0 <__smakebuf_r+0x7c>)
 8004bba:	62b3      	str	r3, [r6, #40]	; 0x28
 8004bbc:	89a3      	ldrh	r3, [r4, #12]
 8004bbe:	6020      	str	r0, [r4, #0]
 8004bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bc4:	81a3      	strh	r3, [r4, #12]
 8004bc6:	9b00      	ldr	r3, [sp, #0]
 8004bc8:	6163      	str	r3, [r4, #20]
 8004bca:	9b01      	ldr	r3, [sp, #4]
 8004bcc:	6120      	str	r0, [r4, #16]
 8004bce:	b15b      	cbz	r3, 8004be8 <__smakebuf_r+0x74>
 8004bd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bd4:	4630      	mov	r0, r6
 8004bd6:	f000 f91f 	bl	8004e18 <_isatty_r>
 8004bda:	b128      	cbz	r0, 8004be8 <__smakebuf_r+0x74>
 8004bdc:	89a3      	ldrh	r3, [r4, #12]
 8004bde:	f023 0303 	bic.w	r3, r3, #3
 8004be2:	f043 0301 	orr.w	r3, r3, #1
 8004be6:	81a3      	strh	r3, [r4, #12]
 8004be8:	89a0      	ldrh	r0, [r4, #12]
 8004bea:	4305      	orrs	r5, r0
 8004bec:	81a5      	strh	r5, [r4, #12]
 8004bee:	e7cd      	b.n	8004b8c <__smakebuf_r+0x18>
 8004bf0:	08004981 	.word	0x08004981

08004bf4 <memmove>:
 8004bf4:	4288      	cmp	r0, r1
 8004bf6:	b510      	push	{r4, lr}
 8004bf8:	eb01 0402 	add.w	r4, r1, r2
 8004bfc:	d902      	bls.n	8004c04 <memmove+0x10>
 8004bfe:	4284      	cmp	r4, r0
 8004c00:	4623      	mov	r3, r4
 8004c02:	d807      	bhi.n	8004c14 <memmove+0x20>
 8004c04:	1e43      	subs	r3, r0, #1
 8004c06:	42a1      	cmp	r1, r4
 8004c08:	d008      	beq.n	8004c1c <memmove+0x28>
 8004c0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c12:	e7f8      	b.n	8004c06 <memmove+0x12>
 8004c14:	4402      	add	r2, r0
 8004c16:	4601      	mov	r1, r0
 8004c18:	428a      	cmp	r2, r1
 8004c1a:	d100      	bne.n	8004c1e <memmove+0x2a>
 8004c1c:	bd10      	pop	{r4, pc}
 8004c1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c26:	e7f7      	b.n	8004c18 <memmove+0x24>

08004c28 <__malloc_lock>:
 8004c28:	4801      	ldr	r0, [pc, #4]	; (8004c30 <__malloc_lock+0x8>)
 8004c2a:	f7ff bf7b 	b.w	8004b24 <__retarget_lock_acquire_recursive>
 8004c2e:	bf00      	nop
 8004c30:	20000a88 	.word	0x20000a88

08004c34 <__malloc_unlock>:
 8004c34:	4801      	ldr	r0, [pc, #4]	; (8004c3c <__malloc_unlock+0x8>)
 8004c36:	f7ff bf76 	b.w	8004b26 <__retarget_lock_release_recursive>
 8004c3a:	bf00      	nop
 8004c3c:	20000a88 	.word	0x20000a88

08004c40 <_realloc_r>:
 8004c40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c44:	4680      	mov	r8, r0
 8004c46:	4614      	mov	r4, r2
 8004c48:	460e      	mov	r6, r1
 8004c4a:	b921      	cbnz	r1, 8004c56 <_realloc_r+0x16>
 8004c4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c50:	4611      	mov	r1, r2
 8004c52:	f7ff b819 	b.w	8003c88 <_malloc_r>
 8004c56:	b92a      	cbnz	r2, 8004c64 <_realloc_r+0x24>
 8004c58:	f7fe ffaa 	bl	8003bb0 <_free_r>
 8004c5c:	4625      	mov	r5, r4
 8004c5e:	4628      	mov	r0, r5
 8004c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c64:	f000 f8fa 	bl	8004e5c <_malloc_usable_size_r>
 8004c68:	4284      	cmp	r4, r0
 8004c6a:	4607      	mov	r7, r0
 8004c6c:	d802      	bhi.n	8004c74 <_realloc_r+0x34>
 8004c6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c72:	d812      	bhi.n	8004c9a <_realloc_r+0x5a>
 8004c74:	4621      	mov	r1, r4
 8004c76:	4640      	mov	r0, r8
 8004c78:	f7ff f806 	bl	8003c88 <_malloc_r>
 8004c7c:	4605      	mov	r5, r0
 8004c7e:	2800      	cmp	r0, #0
 8004c80:	d0ed      	beq.n	8004c5e <_realloc_r+0x1e>
 8004c82:	42bc      	cmp	r4, r7
 8004c84:	4622      	mov	r2, r4
 8004c86:	4631      	mov	r1, r6
 8004c88:	bf28      	it	cs
 8004c8a:	463a      	movcs	r2, r7
 8004c8c:	f7fe fea0 	bl	80039d0 <memcpy>
 8004c90:	4631      	mov	r1, r6
 8004c92:	4640      	mov	r0, r8
 8004c94:	f7fe ff8c 	bl	8003bb0 <_free_r>
 8004c98:	e7e1      	b.n	8004c5e <_realloc_r+0x1e>
 8004c9a:	4635      	mov	r5, r6
 8004c9c:	e7df      	b.n	8004c5e <_realloc_r+0x1e>

08004c9e <_raise_r>:
 8004c9e:	291f      	cmp	r1, #31
 8004ca0:	b538      	push	{r3, r4, r5, lr}
 8004ca2:	4604      	mov	r4, r0
 8004ca4:	460d      	mov	r5, r1
 8004ca6:	d904      	bls.n	8004cb2 <_raise_r+0x14>
 8004ca8:	2316      	movs	r3, #22
 8004caa:	6003      	str	r3, [r0, #0]
 8004cac:	f04f 30ff 	mov.w	r0, #4294967295
 8004cb0:	bd38      	pop	{r3, r4, r5, pc}
 8004cb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004cb4:	b112      	cbz	r2, 8004cbc <_raise_r+0x1e>
 8004cb6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004cba:	b94b      	cbnz	r3, 8004cd0 <_raise_r+0x32>
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f000 f831 	bl	8004d24 <_getpid_r>
 8004cc2:	462a      	mov	r2, r5
 8004cc4:	4601      	mov	r1, r0
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ccc:	f000 b818 	b.w	8004d00 <_kill_r>
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d00a      	beq.n	8004cea <_raise_r+0x4c>
 8004cd4:	1c59      	adds	r1, r3, #1
 8004cd6:	d103      	bne.n	8004ce0 <_raise_r+0x42>
 8004cd8:	2316      	movs	r3, #22
 8004cda:	6003      	str	r3, [r0, #0]
 8004cdc:	2001      	movs	r0, #1
 8004cde:	e7e7      	b.n	8004cb0 <_raise_r+0x12>
 8004ce0:	2400      	movs	r4, #0
 8004ce2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	4798      	blx	r3
 8004cea:	2000      	movs	r0, #0
 8004cec:	e7e0      	b.n	8004cb0 <_raise_r+0x12>
	...

08004cf0 <raise>:
 8004cf0:	4b02      	ldr	r3, [pc, #8]	; (8004cfc <raise+0xc>)
 8004cf2:	4601      	mov	r1, r0
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	f7ff bfd2 	b.w	8004c9e <_raise_r>
 8004cfa:	bf00      	nop
 8004cfc:	2000000c 	.word	0x2000000c

08004d00 <_kill_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	4d07      	ldr	r5, [pc, #28]	; (8004d20 <_kill_r+0x20>)
 8004d04:	2300      	movs	r3, #0
 8004d06:	4604      	mov	r4, r0
 8004d08:	4608      	mov	r0, r1
 8004d0a:	4611      	mov	r1, r2
 8004d0c:	602b      	str	r3, [r5, #0]
 8004d0e:	f7fb ff6f 	bl	8000bf0 <_kill>
 8004d12:	1c43      	adds	r3, r0, #1
 8004d14:	d102      	bne.n	8004d1c <_kill_r+0x1c>
 8004d16:	682b      	ldr	r3, [r5, #0]
 8004d18:	b103      	cbz	r3, 8004d1c <_kill_r+0x1c>
 8004d1a:	6023      	str	r3, [r4, #0]
 8004d1c:	bd38      	pop	{r3, r4, r5, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000a8c 	.word	0x20000a8c

08004d24 <_getpid_r>:
 8004d24:	f7fb bf5c 	b.w	8000be0 <_getpid>

08004d28 <__sread>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d30:	f000 f89c 	bl	8004e6c <_read_r>
 8004d34:	2800      	cmp	r0, #0
 8004d36:	bfab      	itete	ge
 8004d38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004d3a:	89a3      	ldrhlt	r3, [r4, #12]
 8004d3c:	181b      	addge	r3, r3, r0
 8004d3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004d42:	bfac      	ite	ge
 8004d44:	6563      	strge	r3, [r4, #84]	; 0x54
 8004d46:	81a3      	strhlt	r3, [r4, #12]
 8004d48:	bd10      	pop	{r4, pc}

08004d4a <__swrite>:
 8004d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d4e:	461f      	mov	r7, r3
 8004d50:	898b      	ldrh	r3, [r1, #12]
 8004d52:	05db      	lsls	r3, r3, #23
 8004d54:	4605      	mov	r5, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	4616      	mov	r6, r2
 8004d5a:	d505      	bpl.n	8004d68 <__swrite+0x1e>
 8004d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d60:	2302      	movs	r3, #2
 8004d62:	2200      	movs	r2, #0
 8004d64:	f000 f868 	bl	8004e38 <_lseek_r>
 8004d68:	89a3      	ldrh	r3, [r4, #12]
 8004d6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004d6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d72:	81a3      	strh	r3, [r4, #12]
 8004d74:	4632      	mov	r2, r6
 8004d76:	463b      	mov	r3, r7
 8004d78:	4628      	mov	r0, r5
 8004d7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004d7e:	f000 b817 	b.w	8004db0 <_write_r>

08004d82 <__sseek>:
 8004d82:	b510      	push	{r4, lr}
 8004d84:	460c      	mov	r4, r1
 8004d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d8a:	f000 f855 	bl	8004e38 <_lseek_r>
 8004d8e:	1c43      	adds	r3, r0, #1
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	bf15      	itete	ne
 8004d94:	6560      	strne	r0, [r4, #84]	; 0x54
 8004d96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004d9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004d9e:	81a3      	strheq	r3, [r4, #12]
 8004da0:	bf18      	it	ne
 8004da2:	81a3      	strhne	r3, [r4, #12]
 8004da4:	bd10      	pop	{r4, pc}

08004da6 <__sclose>:
 8004da6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004daa:	f000 b813 	b.w	8004dd4 <_close_r>
	...

08004db0 <_write_r>:
 8004db0:	b538      	push	{r3, r4, r5, lr}
 8004db2:	4d07      	ldr	r5, [pc, #28]	; (8004dd0 <_write_r+0x20>)
 8004db4:	4604      	mov	r4, r0
 8004db6:	4608      	mov	r0, r1
 8004db8:	4611      	mov	r1, r2
 8004dba:	2200      	movs	r2, #0
 8004dbc:	602a      	str	r2, [r5, #0]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	f7fb ff4d 	bl	8000c5e <_write>
 8004dc4:	1c43      	adds	r3, r0, #1
 8004dc6:	d102      	bne.n	8004dce <_write_r+0x1e>
 8004dc8:	682b      	ldr	r3, [r5, #0]
 8004dca:	b103      	cbz	r3, 8004dce <_write_r+0x1e>
 8004dcc:	6023      	str	r3, [r4, #0]
 8004dce:	bd38      	pop	{r3, r4, r5, pc}
 8004dd0:	20000a8c 	.word	0x20000a8c

08004dd4 <_close_r>:
 8004dd4:	b538      	push	{r3, r4, r5, lr}
 8004dd6:	4d06      	ldr	r5, [pc, #24]	; (8004df0 <_close_r+0x1c>)
 8004dd8:	2300      	movs	r3, #0
 8004dda:	4604      	mov	r4, r0
 8004ddc:	4608      	mov	r0, r1
 8004dde:	602b      	str	r3, [r5, #0]
 8004de0:	f7fb ff59 	bl	8000c96 <_close>
 8004de4:	1c43      	adds	r3, r0, #1
 8004de6:	d102      	bne.n	8004dee <_close_r+0x1a>
 8004de8:	682b      	ldr	r3, [r5, #0]
 8004dea:	b103      	cbz	r3, 8004dee <_close_r+0x1a>
 8004dec:	6023      	str	r3, [r4, #0]
 8004dee:	bd38      	pop	{r3, r4, r5, pc}
 8004df0:	20000a8c 	.word	0x20000a8c

08004df4 <_fstat_r>:
 8004df4:	b538      	push	{r3, r4, r5, lr}
 8004df6:	4d07      	ldr	r5, [pc, #28]	; (8004e14 <_fstat_r+0x20>)
 8004df8:	2300      	movs	r3, #0
 8004dfa:	4604      	mov	r4, r0
 8004dfc:	4608      	mov	r0, r1
 8004dfe:	4611      	mov	r1, r2
 8004e00:	602b      	str	r3, [r5, #0]
 8004e02:	f7fb ff54 	bl	8000cae <_fstat>
 8004e06:	1c43      	adds	r3, r0, #1
 8004e08:	d102      	bne.n	8004e10 <_fstat_r+0x1c>
 8004e0a:	682b      	ldr	r3, [r5, #0]
 8004e0c:	b103      	cbz	r3, 8004e10 <_fstat_r+0x1c>
 8004e0e:	6023      	str	r3, [r4, #0]
 8004e10:	bd38      	pop	{r3, r4, r5, pc}
 8004e12:	bf00      	nop
 8004e14:	20000a8c 	.word	0x20000a8c

08004e18 <_isatty_r>:
 8004e18:	b538      	push	{r3, r4, r5, lr}
 8004e1a:	4d06      	ldr	r5, [pc, #24]	; (8004e34 <_isatty_r+0x1c>)
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	4604      	mov	r4, r0
 8004e20:	4608      	mov	r0, r1
 8004e22:	602b      	str	r3, [r5, #0]
 8004e24:	f7fb ff53 	bl	8000cce <_isatty>
 8004e28:	1c43      	adds	r3, r0, #1
 8004e2a:	d102      	bne.n	8004e32 <_isatty_r+0x1a>
 8004e2c:	682b      	ldr	r3, [r5, #0]
 8004e2e:	b103      	cbz	r3, 8004e32 <_isatty_r+0x1a>
 8004e30:	6023      	str	r3, [r4, #0]
 8004e32:	bd38      	pop	{r3, r4, r5, pc}
 8004e34:	20000a8c 	.word	0x20000a8c

08004e38 <_lseek_r>:
 8004e38:	b538      	push	{r3, r4, r5, lr}
 8004e3a:	4d07      	ldr	r5, [pc, #28]	; (8004e58 <_lseek_r+0x20>)
 8004e3c:	4604      	mov	r4, r0
 8004e3e:	4608      	mov	r0, r1
 8004e40:	4611      	mov	r1, r2
 8004e42:	2200      	movs	r2, #0
 8004e44:	602a      	str	r2, [r5, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	f7fb ff4c 	bl	8000ce4 <_lseek>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	d102      	bne.n	8004e56 <_lseek_r+0x1e>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	b103      	cbz	r3, 8004e56 <_lseek_r+0x1e>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	bd38      	pop	{r3, r4, r5, pc}
 8004e58:	20000a8c 	.word	0x20000a8c

08004e5c <_malloc_usable_size_r>:
 8004e5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e60:	1f18      	subs	r0, r3, #4
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	bfbc      	itt	lt
 8004e66:	580b      	ldrlt	r3, [r1, r0]
 8004e68:	18c0      	addlt	r0, r0, r3
 8004e6a:	4770      	bx	lr

08004e6c <_read_r>:
 8004e6c:	b538      	push	{r3, r4, r5, lr}
 8004e6e:	4d07      	ldr	r5, [pc, #28]	; (8004e8c <_read_r+0x20>)
 8004e70:	4604      	mov	r4, r0
 8004e72:	4608      	mov	r0, r1
 8004e74:	4611      	mov	r1, r2
 8004e76:	2200      	movs	r2, #0
 8004e78:	602a      	str	r2, [r5, #0]
 8004e7a:	461a      	mov	r2, r3
 8004e7c:	f7fb fed2 	bl	8000c24 <_read>
 8004e80:	1c43      	adds	r3, r0, #1
 8004e82:	d102      	bne.n	8004e8a <_read_r+0x1e>
 8004e84:	682b      	ldr	r3, [r5, #0]
 8004e86:	b103      	cbz	r3, 8004e8a <_read_r+0x1e>
 8004e88:	6023      	str	r3, [r4, #0]
 8004e8a:	bd38      	pop	{r3, r4, r5, pc}
 8004e8c:	20000a8c 	.word	0x20000a8c

08004e90 <_init>:
 8004e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e92:	bf00      	nop
 8004e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e96:	bc08      	pop	{r3}
 8004e98:	469e      	mov	lr, r3
 8004e9a:	4770      	bx	lr

08004e9c <_fini>:
 8004e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9e:	bf00      	nop
 8004ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ea2:	bc08      	pop	{r3}
 8004ea4:	469e      	mov	lr, r3
 8004ea6:	4770      	bx	lr
