lib_name: span_ion
cell_name: cfd_signal
pins: [ "OUT", "VDD", "VSS", "IIN", "SEL_DAC", "VREF_PREAMP", "VREF_DELAY", "RST_PEAK", "VOUTCM_LED", "VOUTCM_ZCD", "VREFP_ZCD", "VREFN_ZCD", "VREFP_LED", "VREFN_LED" ]
instances:
  XDELAY:
    lib_name: span_ion
    cell_name: delay_tt1
    instpins:
      VREF:
        direction: input
        net_name: "VREF_DELAY"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT_DELAY"
        num_bits: 1
      VIN:
        direction: input
        net_name: "VOUT_PREAMP"
        num_bits: 1
  XPEAK:
    lib_name: span_ion
    cell_name: peak_detector_basic3
    instpins:
      RST:
        direction: input
        net_name: "RST_PEAK"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT_PEAK"
        num_bits: 1
      VIN:
        direction: input
        net_name: "VOUT_PREAMP"
        num_bits: 1
  XCOMP_LED:
    lib_name: span_ion
    cell_name: comparator_fd_az
    instpins:
      OUT:
        direction: output
        net_name: "VOUT_LED"
        num_bits: 1
      VREFN:
        direction: input
        net_name: "VREFN_LED"
        num_bits: 1
      VREFP:
        direction: input
        net_name: "VREFP_LED"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      PHI:
        direction: input
        net_name: "PHI_LED"
        num_bits: 1
      PHI_EARLY:
        direction: input
        net_name: "PHI_EARLY_LED"
        num_bits: 1
      PHI_EARLYb:
        direction: input
        net_name: "PHI_EARLYb_LED"
        num_bits: 1
      PHIb:
        direction: input
        net_name: "PHIb_LED"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VOUT_DAC"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VOUT_PREAMP"
        num_bits: 1
      VOUTCM:
        direction: input
        net_name: "VOUTCM_LED"
        num_bits: 1
  XCOMP_ZCD:
    lib_name: span_ion
    cell_name: comparator_fd_az
    instpins:
      OUT:
        direction: output
        net_name: "VOUT_ZCD"
        num_bits: 1
      VREFN:
        direction: input
        net_name: "VREFN_ZCD"
        num_bits: 1
      VREFP:
        direction: input
        net_name: "VREFP_ZCD"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      PHI:
        direction: input
        net_name: "PHI_ZCD"
        num_bits: 1
      PHI_EARLY:
        direction: input
        net_name: "PHI_EARLY_ZCD"
        num_bits: 1
      PHI_EARLYb:
        direction: input
        net_name: "PHI_EARLYb_ZCD"
        num_bits: 1
      PHIb:
        direction: input
        net_name: "PHIb_ZCD"
        num_bits: 1
      VINN:
        direction: input
        net_name: "VOUT_ATTEN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VOUT_DELAY"
        num_bits: 1
      VOUTCM:
        direction: input
        net_name: "VOUTCM_ZCD"
        num_bits: 1
  XMEGANOR:
    lib_name: bag2_digital
    cell_name: nor
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "OUT_LOGIC"
        num_bits: 1
      in:
        direction: input
        net_name: "net1"
        num_bits: 1
  XONESHOT:
    lib_name: span_ion
    cell_name: one_shot_nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      out:
        direction: output
        net_name: "OUT"
        num_bits: 1
      outb:
        direction: output
        net_name: "OUTb"
        num_bits: 1
      in:
        direction: input
        net_name: "OUT_LOGIC"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN10:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  XRDAC:
    lib_name: bag2_analog
    cell_name: dac_rladder
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT_DAC"
        num_bits: 1
      S:
        direction: input
        net_name: "SEL_DAC"
        num_bits: 1
  XPREAMP:
    lib_name: span_ion
    cell_name: preamp
    instpins:
      RSTb:
        direction: input
        net_name: "net08"
        num_bits: 1
      RST:
        direction: input
        net_name: "net09"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT_PREAMP"
        num_bits: 1
      IIN:
        direction: input
        net_name: "IIN"
        num_bits: 1
      VREF:
        direction: input
        net_name: "VREF_PREAMP"
        num_bits: 1
